// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_bin_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_0_V_address0,
        wt_mem_0_V_ce0,
        wt_mem_0_V_q0,
        wt_mem_1_V_address0,
        wt_mem_1_V_ce0,
        wt_mem_1_V_q0,
        nc_V,
        dmem_0_0_V_address0,
        dmem_0_0_V_ce0,
        dmem_0_0_V_we0,
        dmem_0_0_V_d0,
        dmem_0_0_V_q0,
        dmem_0_1_V_address0,
        dmem_0_1_V_ce0,
        dmem_0_1_V_we0,
        dmem_0_1_V_d0,
        dmem_0_1_V_q0,
        dmem_1_0_V_address0,
        dmem_1_0_V_ce0,
        dmem_1_0_V_we0,
        dmem_1_0_V_d0,
        dmem_1_0_V_q0,
        dmem_1_1_V_address0,
        dmem_1_1_V_ce0,
        dmem_1_1_V_we0,
        dmem_1_1_V_d0,
        dmem_1_1_V_q0,
        d_i_idx_V,
        d_o_idx_V,
        n_inputs,
        o_index_V,
        new_batch_V,
        width_mode_V,
        norm_mode_V
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_pp0_stage0 = 11'd8;
parameter    ap_ST_fsm_state11 = 11'd16;
parameter    ap_ST_fsm_state12 = 11'd32;
parameter    ap_ST_fsm_state13 = 11'd64;
parameter    ap_ST_fsm_pp1_stage0 = 11'd128;
parameter    ap_ST_fsm_state16 = 11'd256;
parameter    ap_ST_fsm_pp2_stage0 = 11'd512;
parameter    ap_ST_fsm_state21 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] wt_mem_0_V_address0;
output   wt_mem_0_V_ce0;
input  [63:0] wt_mem_0_V_q0;
output  [11:0] wt_mem_1_V_address0;
output   wt_mem_1_V_ce0;
input  [63:0] wt_mem_1_V_q0;
input  [15:0] nc_V;
output  [9:0] dmem_0_0_V_address0;
output   dmem_0_0_V_ce0;
output   dmem_0_0_V_we0;
output  [63:0] dmem_0_0_V_d0;
input  [63:0] dmem_0_0_V_q0;
output  [9:0] dmem_0_1_V_address0;
output   dmem_0_1_V_ce0;
output   dmem_0_1_V_we0;
output  [63:0] dmem_0_1_V_d0;
input  [63:0] dmem_0_1_V_q0;
output  [9:0] dmem_1_0_V_address0;
output   dmem_1_0_V_ce0;
output   dmem_1_0_V_we0;
output  [63:0] dmem_1_0_V_d0;
input  [63:0] dmem_1_0_V_q0;
output  [9:0] dmem_1_1_V_address0;
output   dmem_1_1_V_ce0;
output   dmem_1_1_V_we0;
output  [63:0] dmem_1_1_V_d0;
input  [63:0] dmem_1_1_V_q0;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [15:0] n_inputs;
input  [15:0] o_index_V;
input  [0:0] new_batch_V;
input  [1:0] width_mode_V;
input  [1:0] norm_mode_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_0_V_ce0;
reg wt_mem_1_V_ce0;
reg[9:0] dmem_0_0_V_address0;
reg dmem_0_0_V_ce0;
reg dmem_0_0_V_we0;
reg[9:0] dmem_0_1_V_address0;
reg dmem_0_1_V_ce0;
reg dmem_0_1_V_we0;
reg[9:0] dmem_1_0_V_address0;
reg dmem_1_0_V_ce0;
reg dmem_1_0_V_we0;
reg[9:0] dmem_1_1_V_address0;
reg dmem_1_1_V_ce0;
reg dmem_1_1_V_we0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] wt_addr_V;
reg   [2:0] wt_offset_V;
reg   [63:0] outword_V;
reg   [7:0] t_V_reg_6177;
reg   [7:0] t_V_2_reg_6188;
reg   [7:0] ap_reg_pp0_iter1_t_V_2_reg_6188;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] ap_reg_pp0_iter2_t_V_2_reg_6188;
reg   [7:0] ap_reg_pp0_iter3_t_V_2_reg_6188;
reg   [6:0] p_9_reg_6200;
reg   [1:0] line_buffer_0_0_2_8_reg_6221;
reg   [1:0] line_buffer_0_0_2_7_reg_6245;
reg   [1:0] line_buffer_0_0_2_6_reg_6269;
reg   [1:0] line_buffer_0_0_2_5_reg_6293;
reg   [1:0] line_buffer_0_0_2_4_reg_6317;
reg   [1:0] line_buffer_0_0_2_3_reg_6341;
reg   [1:0] line_buffer_0_0_2_2_reg_6365;
reg   [1:0] line_buffer_0_0_2_1_reg_6389;
reg   [1:0] line_buffer_0_0_2_9_reg_6413;
reg   [1:0] line_buffer_0_1_0_1_3_reg_7334;
reg   [1:0] p_0168_0_i_0_1_1_reg_7358;
reg   [1:0] line_buffer_1_0_2_8_reg_8086;
reg   [1:0] line_buffer_1_0_2_7_reg_8110;
reg   [1:0] line_buffer_1_0_2_6_reg_8134;
reg   [1:0] line_buffer_1_0_2_5_reg_8158;
reg   [1:0] line_buffer_1_0_2_4_reg_8182;
reg   [1:0] line_buffer_1_0_2_3_reg_8206;
reg   [1:0] line_buffer_1_0_2_2_reg_8230;
reg   [1:0] line_buffer_1_0_2_1_reg_8254;
reg   [1:0] line_buffer_1_0_2_9_reg_8278;
reg   [1:0] line_buffer_1_1_0_1_3_reg_9199;
reg   [1:0] p_0168_0_i_1_1_1_reg_9223;
reg   [11:0] fixed_temp_V_s_reg_18085;
reg   [11:0] fixed_temp_V_62_reg_18096;
reg   [11:0] fixed_temp_V_61_reg_18107;
reg   [11:0] fixed_temp_V_60_reg_18118;
reg   [11:0] fixed_temp_V_59_reg_18129;
reg   [11:0] fixed_temp_V_58_reg_18140;
reg   [11:0] fixed_temp_V_57_reg_18151;
reg   [11:0] fixed_temp_V_56_reg_18162;
reg   [11:0] fixed_temp_V_55_reg_18173;
reg   [11:0] fixed_temp_V_54_reg_18184;
reg   [11:0] fixed_temp_V_53_reg_18195;
reg   [11:0] fixed_temp_V_52_reg_18206;
reg   [11:0] fixed_temp_V_51_reg_18217;
reg   [11:0] fixed_temp_V_50_reg_18228;
reg   [11:0] fixed_temp_V_49_reg_18239;
reg   [11:0] fixed_temp_V_48_reg_18250;
reg   [11:0] fixed_temp_V_47_reg_18261;
reg   [11:0] fixed_temp_V_46_reg_18272;
reg   [11:0] fixed_temp_V_45_reg_18283;
reg   [11:0] fixed_temp_V_44_reg_18294;
reg   [11:0] fixed_temp_V_43_reg_18305;
reg   [11:0] fixed_temp_V_42_reg_18316;
reg   [11:0] fixed_temp_V_41_reg_18327;
reg   [11:0] fixed_temp_V_40_reg_18338;
reg   [11:0] fixed_temp_V_39_reg_18349;
reg   [11:0] fixed_temp_V_38_reg_18360;
reg   [11:0] fixed_temp_V_37_reg_18371;
reg   [11:0] fixed_temp_V_36_reg_18382;
reg   [11:0] fixed_temp_V_35_reg_18393;
reg   [11:0] fixed_temp_V_34_reg_18404;
reg   [11:0] fixed_temp_V_33_reg_18415;
reg   [11:0] fixed_temp_V_32_reg_18426;
reg   [11:0] fixed_temp_V_31_reg_18437;
reg   [11:0] fixed_temp_V_30_reg_18448;
reg   [11:0] fixed_temp_V_29_reg_18459;
reg   [11:0] fixed_temp_V_28_reg_18470;
reg   [11:0] fixed_temp_V_27_reg_18481;
reg   [11:0] fixed_temp_V_26_reg_18492;
reg   [11:0] fixed_temp_V_25_reg_18503;
reg   [11:0] fixed_temp_V_24_reg_18514;
reg   [11:0] fixed_temp_V_23_reg_18525;
reg   [11:0] fixed_temp_V_22_reg_18536;
reg   [11:0] fixed_temp_V_21_reg_18547;
reg   [11:0] fixed_temp_V_20_reg_18558;
reg   [11:0] fixed_temp_V_19_reg_18569;
reg   [11:0] fixed_temp_V_18_reg_18580;
reg   [11:0] fixed_temp_V_17_reg_18591;
reg   [11:0] fixed_temp_V_16_reg_18602;
reg   [11:0] fixed_temp_V_15_reg_18613;
reg   [11:0] fixed_temp_V_14_reg_18624;
reg   [11:0] fixed_temp_V_13_reg_18635;
reg   [11:0] fixed_temp_V_12_reg_18646;
reg   [11:0] fixed_temp_V_11_reg_18657;
reg   [11:0] fixed_temp_V_10_reg_18668;
reg   [11:0] fixed_temp_V_9_reg_18679;
reg   [11:0] fixed_temp_V_8_reg_18690;
reg   [11:0] fixed_temp_V_7_reg_18701;
reg   [11:0] fixed_temp_V_6_reg_18712;
reg   [11:0] fixed_temp_V_5_reg_18723;
reg   [11:0] fixed_temp_V_4_reg_18734;
reg   [11:0] fixed_temp_V_3_reg_18745;
reg   [11:0] fixed_temp_V_2_reg_18756;
reg   [11:0] fixed_temp_V_1_reg_18767;
reg   [11:0] fixed_temp_V_reg_18778;
reg   [5:0] p_3_reg_18789;
reg   [4:0] p_2_reg_18798;
reg   [4:0] ap_reg_pp2_iter1_p_2_reg_18798;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state17_pp2_stage0_iter0;
wire    ap_block_state18_pp2_stage0_iter1;
wire    ap_block_state19_pp2_stage0_iter2;
wire    ap_block_state20_pp2_stage0_iter3;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] d_o_idx_V_read_read_fu_3280_p2;
wire   [2:0] log_slice_V_fu_19615_p1;
reg   [2:0] log_slice_V_reg_45699;
wire   [4:0] words_per_image_V_fu_19638_p2;
reg   [4:0] words_per_image_V_reg_45719;
reg   [14:0] n_phases_cast_reg_45729;
wire   [4:0] tmp_113_cast1_fu_19654_p1;
reg   [4:0] tmp_113_cast1_reg_45734;
wire   [11:0] images_per_phase_fu_19674_p2;
reg   [11:0] images_per_phase_reg_45750;
wire   [0:0] tmp_1225_fu_19722_p1;
reg   [0:0] tmp_1225_reg_45756;
wire   [0:0] rb_0_fu_19734_p2;
reg   [0:0] rb_0_reg_45771;
wire   [0:0] lb_1_fu_19740_p2;
reg   [0:0] lb_1_reg_45780;
wire   [0:0] rb_1_fu_19754_p2;
reg   [0:0] rb_1_reg_45788;
wire   [0:0] tmp_1227_fu_19760_p3;
reg   [0:0] tmp_1227_reg_45800;
wire   [0:0] lb_2_fu_19768_p2;
reg   [0:0] lb_2_reg_45816;
wire   [0:0] rb_2_fu_19784_p2;
reg   [0:0] rb_2_reg_45825;
wire   [0:0] lb_3_fu_19790_p2;
reg   [0:0] lb_3_reg_45835;
wire   [0:0] rb_3_fu_19810_p2;
reg   [0:0] rb_3_reg_45849;
wire   [0:0] lb_4_fu_19832_p2;
reg   [0:0] lb_4_reg_45859;
wire   [0:0] rb_4_fu_19848_p2;
reg   [0:0] rb_4_reg_45873;
wire   [0:0] lb_5_fu_19868_p2;
reg   [0:0] lb_5_reg_45883;
wire   [0:0] rb_5_fu_19880_p2;
reg   [0:0] rb_5_reg_45897;
wire   [0:0] lb_6_fu_19896_p2;
reg   [0:0] lb_6_reg_45907;
wire   [0:0] rb_6_fu_19912_p2;
reg   [0:0] rb_6_reg_45921;
wire   [0:0] lb_7_fu_19922_p2;
reg   [0:0] lb_7_reg_45931;
wire   [0:0] rb_7_fu_19934_p2;
reg   [0:0] rb_7_reg_45942;
wire   [5:0] i_V_fu_19946_p2;
wire    ap_CS_fsm_state2;
wire   [8:0] tmp_123_cast_fu_20020_p1;
reg   [8:0] tmp_123_cast_reg_50195;
wire   [0:0] tmp_107_fu_19940_p2;
wire   [14:0] rhs_V_fu_20023_p1;
reg   [14:0] rhs_V_reg_50200;
wire   [9:0] tmp_1230_fu_20026_p1;
reg   [9:0] tmp_1230_reg_50205;
wire   [2:0] tmp_1231_fu_20038_p1;
reg   [2:0] tmp_1231_reg_50210;
reg   [0:0] tmp_1232_reg_50214;
reg   [0:0] tmp_1233_reg_50218;
reg   [0:0] tmp_1234_reg_50222;
reg   [0:0] tmp_1235_reg_50226;
reg   [0:0] tmp_1236_reg_50230;
wire   [2:0] tmp_110_fu_20106_p2;
reg   [2:0] tmp_110_reg_50234;
reg   [0:0] tmp_1237_reg_50238;
wire   [0:0] cond6_fu_20126_p2;
reg   [0:0] cond6_reg_50242;
reg   [0:0] tmp_1238_reg_50346;
wire   [2:0] tmp_111_fu_20146_p2;
reg   [2:0] tmp_111_reg_50350;
reg   [0:0] tmp_1239_reg_50372;
reg   [0:0] tmp_1240_reg_50376;
wire   [2:0] tmp_1241_fu_20180_p1;
reg   [2:0] tmp_1241_reg_50380;
wire   [0:0] cond7_fu_20184_p2;
reg   [0:0] cond7_reg_50384;
reg   [0:0] tmp_1242_reg_50406;
wire   [2:0] tmp_1243_fu_20204_p1;
reg   [2:0] tmp_1243_reg_50410;
wire   [2:0] r_V_64_0_4_cast_fu_20208_p2;
reg   [2:0] r_V_64_0_4_cast_reg_50414;
reg   [0:0] tmp_1244_reg_50418;
reg   [0:0] tmp_1245_reg_50422;
wire   [2:0] tmp_1246_fu_20236_p1;
reg   [2:0] tmp_1246_reg_50426;
reg   [0:0] tmp_1247_reg_50430;
wire   [2:0] tmp_1248_fu_20254_p1;
reg   [2:0] tmp_1248_reg_50434;
reg   [0:0] tmp_1249_reg_50438;
wire   [2:0] tmp_1250_fu_20272_p1;
reg   [2:0] tmp_1250_reg_50442;
wire   [0:0] cond_fu_20276_p2;
reg   [0:0] cond_reg_50446;
wire   [2:0] tmp_1251_fu_20282_p1;
reg   [2:0] tmp_1251_reg_50470;
wire   [2:0] s_idx_V_0_7_t_fu_20286_p2;
reg   [2:0] s_idx_V_0_7_t_reg_50474;
wire   [0:0] cond1_fu_20292_p2;
reg   [0:0] cond1_reg_50498;
wire   [0:0] tmp_143_fu_20298_p2;
reg   [0:0] tmp_143_reg_50572;
wire   [0:0] tmp_148_fu_20304_p2;
reg   [0:0] tmp_148_reg_50586;
wire   [0:0] tmp_149_fu_20310_p2;
reg   [0:0] tmp_149_reg_50600;
wire   [0:0] tmp_150_fu_20316_p2;
reg   [0:0] tmp_150_reg_50614;
wire   [0:0] tmp_151_fu_20322_p2;
reg   [0:0] tmp_151_reg_50628;
wire   [0:0] tmp_152_fu_20328_p2;
reg   [0:0] tmp_152_reg_50642;
wire   [0:0] tmp_153_fu_20334_p2;
reg   [0:0] tmp_153_reg_50656;
wire   [0:0] tmp_154_fu_20340_p2;
reg   [0:0] tmp_154_reg_50670;
wire   [0:0] tmp_155_fu_20346_p2;
reg   [0:0] tmp_155_reg_50684;
wire   [0:0] tmp_156_fu_20352_p2;
reg   [0:0] tmp_156_reg_50698;
wire   [0:0] tmp_157_fu_20358_p2;
reg   [0:0] tmp_157_reg_50712;
wire   [0:0] tmp_158_fu_20364_p2;
reg   [0:0] tmp_158_reg_50726;
wire   [0:0] tmp_159_fu_20370_p2;
reg   [0:0] tmp_159_reg_50740;
wire   [0:0] tmp_160_fu_20376_p2;
reg   [0:0] tmp_160_reg_50754;
wire   [0:0] tmp_161_fu_20382_p2;
reg   [0:0] tmp_161_reg_50768;
wire   [0:0] tmp_162_fu_20388_p2;
reg   [0:0] tmp_162_reg_50782;
wire   [0:0] tmp_163_fu_20394_p2;
reg   [0:0] tmp_163_reg_50796;
wire   [0:0] tmp_164_fu_20400_p2;
reg   [0:0] tmp_164_reg_50810;
wire   [0:0] tmp_165_fu_20406_p2;
reg   [0:0] tmp_165_reg_50824;
wire   [0:0] tmp_166_fu_20412_p2;
reg   [0:0] tmp_166_reg_50838;
wire   [0:0] tmp_167_fu_20418_p2;
reg   [0:0] tmp_167_reg_50852;
wire   [0:0] tmp_168_fu_20424_p2;
reg   [0:0] tmp_168_reg_50922;
wire   [0:0] tmp_169_fu_20430_p2;
reg   [0:0] tmp_169_reg_51016;
wire   [0:0] tmp_170_fu_20436_p2;
reg   [0:0] tmp_170_reg_51104;
wire   [0:0] tmp_171_fu_20442_p2;
reg   [0:0] tmp_171_reg_51180;
wire   [6:0] tmp_230_fu_20451_p2;
reg   [6:0] tmp_230_reg_51278;
wire   [0:0] sel_tmp79_fu_20457_p2;
reg   [0:0] sel_tmp79_reg_51283;
wire   [0:0] sel_tmp80_fu_20462_p2;
reg   [0:0] sel_tmp80_reg_51289;
wire   [0:0] sel_tmp81_fu_20467_p2;
reg   [0:0] sel_tmp81_reg_51295;
wire   [0:0] sel_tmp82_fu_20472_p2;
reg   [0:0] sel_tmp82_reg_51301;
wire   [0:0] sel_tmp83_fu_20477_p2;
reg   [0:0] sel_tmp83_reg_51307;
wire   [0:0] sel_tmp84_fu_20482_p2;
reg   [0:0] sel_tmp84_reg_51313;
wire   [0:0] sel_tmp85_fu_20487_p2;
reg   [0:0] sel_tmp85_reg_51319;
wire   [0:0] sel_tmp86_fu_20492_p2;
reg   [0:0] sel_tmp86_reg_51325;
wire   [0:0] sel_tmp87_fu_20497_p2;
reg   [0:0] sel_tmp87_reg_51331;
wire   [0:0] sel_tmp89_fu_20507_p2;
reg   [0:0] sel_tmp89_reg_51337;
wire   [0:0] sel_tmp90_fu_20513_p2;
reg   [0:0] sel_tmp90_reg_51343;
wire   [0:0] sel_tmp91_fu_20519_p2;
reg   [0:0] sel_tmp91_reg_51349;
wire   [0:0] sel_tmp93_fu_20530_p2;
reg   [0:0] sel_tmp93_reg_51355;
wire   [0:0] sel_tmp94_fu_20536_p2;
reg   [0:0] sel_tmp94_reg_51361;
wire   [0:0] tmp_172_fu_20542_p2;
reg   [0:0] tmp_172_reg_51367;
wire   [0:0] sel_tmp95_fu_20547_p2;
reg   [0:0] sel_tmp95_reg_51373;
wire   [0:0] sel_tmp96_fu_20553_p2;
reg   [0:0] sel_tmp96_reg_51393;
wire   [0:0] tmp_173_fu_20565_p2;
reg   [0:0] tmp_173_reg_51413;
wire   [0:0] sel_tmp98_fu_20570_p2;
reg   [0:0] sel_tmp98_reg_51419;
wire   [0:0] sel_tmp99_fu_20576_p2;
reg   [0:0] sel_tmp99_reg_51425;
wire   [0:0] sel_tmp100_fu_20582_p2;
reg   [0:0] sel_tmp100_reg_51445;
wire   [0:0] tmp_174_fu_20594_p2;
reg   [0:0] tmp_174_reg_51465;
wire   [0:0] sel_tmp102_fu_20599_p2;
reg   [0:0] sel_tmp102_reg_51471;
wire   [0:0] sel_tmp103_fu_20605_p2;
reg   [0:0] sel_tmp103_reg_51477;
wire   [0:0] sel_tmp104_fu_20611_p2;
reg   [0:0] sel_tmp104_reg_51483;
wire   [0:0] sel_tmp105_fu_20617_p2;
reg   [0:0] sel_tmp105_reg_51503;
wire   [0:0] sel_tmp106_fu_20623_p2;
reg   [0:0] sel_tmp106_reg_51523;
wire   [0:0] sel_tmp107_fu_20629_p2;
reg   [0:0] sel_tmp107_reg_51543;
wire   [0:0] tmp_175_fu_20646_p2;
reg   [0:0] tmp_175_reg_51563;
wire   [0:0] sel_tmp110_fu_20651_p2;
reg   [0:0] sel_tmp110_reg_51569;
wire   [0:0] sel_tmp111_fu_20657_p2;
reg   [0:0] sel_tmp111_reg_51575;
wire   [0:0] sel_tmp112_fu_20663_p2;
reg   [0:0] sel_tmp112_reg_51581;
wire   [0:0] sel_tmp113_fu_20669_p2;
reg   [0:0] sel_tmp113_reg_51587;
wire   [0:0] sel_tmp114_fu_20675_p2;
reg   [0:0] sel_tmp114_reg_51607;
wire   [0:0] sel_tmp115_fu_20681_p2;
reg   [0:0] sel_tmp115_reg_51627;
wire   [0:0] sel_tmp116_fu_20687_p2;
reg   [0:0] sel_tmp116_reg_51647;
wire   [0:0] sel_tmp117_fu_20693_p2;
reg   [0:0] sel_tmp117_reg_51667;
wire   [0:0] tmp_176_fu_20710_p2;
reg   [0:0] tmp_176_reg_51687;
wire   [0:0] sel_tmp120_fu_20715_p2;
reg   [0:0] sel_tmp120_reg_51693;
wire   [0:0] sel_tmp121_fu_20721_p2;
reg   [0:0] sel_tmp121_reg_51699;
wire   [0:0] sel_tmp122_fu_20727_p2;
reg   [0:0] sel_tmp122_reg_51705;
wire   [0:0] sel_tmp123_fu_20733_p2;
reg   [0:0] sel_tmp123_reg_51711;
wire   [0:0] sel_tmp124_fu_20739_p2;
reg   [0:0] sel_tmp124_reg_51717;
wire   [0:0] sel_tmp125_fu_20745_p2;
reg   [0:0] sel_tmp125_reg_51737;
wire   [0:0] sel_tmp126_fu_20751_p2;
reg   [0:0] sel_tmp126_reg_51757;
wire   [0:0] sel_tmp127_fu_20757_p2;
reg   [0:0] sel_tmp127_reg_51777;
wire   [0:0] sel_tmp128_fu_20763_p2;
reg   [0:0] sel_tmp128_reg_51797;
wire   [0:0] sel_tmp129_fu_20769_p2;
reg   [0:0] sel_tmp129_reg_51817;
wire   [0:0] tmp_177_fu_20786_p2;
reg   [0:0] tmp_177_reg_51837;
wire   [0:0] sel_tmp132_fu_20791_p2;
reg   [0:0] sel_tmp132_reg_51843;
wire   [0:0] sel_tmp133_fu_20797_p2;
reg   [0:0] sel_tmp133_reg_51849;
wire   [0:0] sel_tmp134_fu_20803_p2;
reg   [0:0] sel_tmp134_reg_51855;
wire   [0:0] sel_tmp135_fu_20809_p2;
reg   [0:0] sel_tmp135_reg_51861;
wire   [0:0] sel_tmp136_fu_20815_p2;
reg   [0:0] sel_tmp136_reg_51867;
wire   [0:0] tmp_114_fu_20825_p2;
wire    ap_CS_fsm_state3;
wire   [14:0] r_V_fu_45587_p2;
reg   [14:0] r_V_reg_51877;
wire   [5:0] i_V_5_cast_fu_20830_p1;
reg   [5:0] i_V_5_cast_reg_51882;
wire   [0:0] exitcond1_fu_20833_p2;
reg   [0:0] exitcond1_reg_51888;
reg   [0:0] ap_reg_pp0_iter1_exitcond1_reg_51888;
reg   [0:0] ap_reg_pp0_iter2_exitcond1_reg_51888;
reg   [0:0] ap_reg_pp0_iter3_exitcond1_reg_51888;
wire   [6:0] count_V_fu_20838_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] first_wrd_fu_20844_p2;
reg   [0:0] first_wrd_reg_51897;
reg   [0:0] ap_reg_pp0_iter1_first_wrd_reg_51897;
reg   [0:0] ap_reg_pp0_iter2_first_wrd_reg_51897;
reg   [0:0] ap_reg_pp0_iter3_first_wrd_reg_51897;
reg   [0:0] ap_reg_pp0_iter4_first_wrd_reg_51897;
reg   [0:0] ap_reg_pp0_iter5_first_wrd_reg_51897;
wire   [0:0] last_wrd_fu_20854_p2;
reg   [0:0] last_wrd_reg_51948;
reg   [0:0] ap_reg_pp0_iter1_last_wrd_reg_51948;
reg   [0:0] ap_reg_pp0_iter2_last_wrd_reg_51948;
wire   [7:0] p_01571_1_fu_20888_p3;
wire   [7:0] wrd_phase_V_1_fu_20896_p3;
reg   [7:0] wrd_phase_V_1_reg_52179;
reg   [1:0] old_word_buffer_0_7_48_reg_52184;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_0_7_48_reg_52184;
reg   [1:0] old_word_buffer_0_7_49_reg_52193;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193;
reg   [1:0] old_word_buffer_1_7_42_reg_52212;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212;
reg   [1:0] old_word_buffer_1_7_49_reg_52231;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_1_7_49_reg_52231;
reg   [2:0] wt_offset_V_load_reg_52240;
reg   [2:0] ap_reg_pp0_iter2_wt_offset_V_load_reg_52240;
wire   [0:0] tmp_130_fu_20930_p2;
wire   [1:0] word_buffer_0_0_1_fu_21230_p3;
reg   [1:0] word_buffer_0_0_1_reg_52260;
reg   [0:0] tmp_1276_reg_52266;
wire   [1:0] word_buffer_0_0_3_fu_21254_p3;
reg   [1:0] word_buffer_0_0_3_reg_52271;
reg   [0:0] tmp_1278_reg_52277;
wire   [1:0] word_buffer_0_0_5_fu_21278_p3;
reg   [1:0] word_buffer_0_0_5_reg_52282;
reg   [0:0] tmp_1280_reg_52288;
wire   [1:0] word_buffer_0_0_7_fu_21302_p3;
reg   [1:0] word_buffer_0_0_7_reg_52293;
reg   [0:0] tmp_1282_reg_52299;
wire   [1:0] word_buffer_0_0_9_fu_21326_p3;
reg   [1:0] word_buffer_0_0_9_reg_52304;
reg   [0:0] tmp_1290_reg_52310;
reg   [0:0] tmp_1291_reg_52315;
reg   [0:0] tmp_1298_reg_52320;
wire   [1:0] word_buffer_0_2_9_fu_21558_p3;
reg   [1:0] word_buffer_0_2_9_reg_52325;
reg   [0:0] tmp_1306_reg_52331;
wire   [1:0] word_buffer_0_3_9_fu_21678_p3;
reg   [1:0] word_buffer_0_3_9_reg_52336;
reg   [0:0] tmp_1314_reg_52342;
reg   [0:0] tmp_1315_reg_52347;
reg   [0:0] tmp_1322_reg_52352;
reg   [0:0] tmp_1323_reg_52357;
reg   [0:0] tmp_1330_reg_52362;
reg   [0:0] tmp_1331_reg_52367;
wire   [1:0] word_buffer_1_0_1_fu_22145_p3;
reg   [1:0] word_buffer_1_0_1_reg_52372;
reg   [0:0] tmp_1340_reg_52378;
wire   [1:0] word_buffer_1_0_3_fu_22169_p3;
reg   [1:0] word_buffer_1_0_3_reg_52383;
reg   [0:0] tmp_1342_reg_52389;
wire   [1:0] word_buffer_1_0_5_fu_22193_p3;
reg   [1:0] word_buffer_1_0_5_reg_52394;
reg   [0:0] tmp_1344_reg_52400;
wire   [1:0] word_buffer_1_0_7_fu_22217_p3;
reg   [1:0] word_buffer_1_0_7_reg_52405;
reg   [0:0] tmp_1346_reg_52411;
wire   [1:0] word_buffer_1_0_9_fu_22241_p3;
reg   [1:0] word_buffer_1_0_9_reg_52416;
reg   [0:0] tmp_1354_reg_52422;
reg   [0:0] tmp_1355_reg_52427;
reg   [0:0] tmp_1362_reg_52432;
wire   [1:0] word_buffer_1_2_9_fu_22473_p3;
reg   [1:0] word_buffer_1_2_9_reg_52437;
reg   [0:0] tmp_1370_reg_52443;
wire   [1:0] word_buffer_1_3_9_fu_22593_p3;
reg   [1:0] word_buffer_1_3_9_reg_52448;
reg   [0:0] tmp_1378_reg_52454;
reg   [0:0] tmp_1379_reg_52459;
reg   [0:0] tmp_1386_reg_52464;
reg   [0:0] tmp_1387_reg_52469;
reg   [0:0] tmp_1394_reg_52474;
reg   [0:0] tmp_1395_reg_52479;
wire   [1:0] word_buffer_1_7_8_1_fu_23049_p3;
reg   [1:0] word_buffer_1_7_8_1_reg_52484;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_8_1_reg_52484;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_8_1_reg_52484;
wire   [1:0] word_buffer_1_7_7_1_fu_23056_p3;
reg   [1:0] word_buffer_1_7_7_1_reg_52490;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_7_1_reg_52490;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_7_1_reg_52490;
wire   [1:0] word_buffer_1_7_6_1_fu_23063_p3;
reg   [1:0] word_buffer_1_7_6_1_reg_52496;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_6_1_reg_52496;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_6_1_reg_52496;
wire   [1:0] word_buffer_1_7_5_1_fu_23070_p3;
reg   [1:0] word_buffer_1_7_5_1_reg_52503;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_5_1_reg_52503;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_5_1_reg_52503;
wire   [1:0] word_buffer_1_7_4_1_fu_23077_p3;
reg   [1:0] word_buffer_1_7_4_1_reg_52510;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_4_1_reg_52510;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_4_1_reg_52510;
wire   [1:0] word_buffer_1_7_3_1_fu_23084_p3;
reg   [1:0] word_buffer_1_7_3_1_reg_52517;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_3_1_reg_52517;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_3_1_reg_52517;
wire   [1:0] word_buffer_1_7_2_1_fu_23091_p3;
reg   [1:0] word_buffer_1_7_2_1_reg_52524;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_7_2_1_reg_52524;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_2_1_reg_52524;
wire   [1:0] word_buffer_1_6_7_1_fu_23098_p3;
reg   [1:0] word_buffer_1_6_7_1_reg_52531;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_6_7_1_reg_52531;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_7_1_reg_52531;
wire   [1:0] word_buffer_1_6_6_1_fu_23105_p3;
reg   [1:0] word_buffer_1_6_6_1_reg_52539;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_6_6_1_reg_52539;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_6_1_reg_52539;
wire   [1:0] word_buffer_1_6_5_1_fu_23112_p3;
reg   [1:0] word_buffer_1_6_5_1_reg_52548;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_6_5_1_reg_52548;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_5_1_reg_52548;
wire   [1:0] word_buffer_1_6_4_1_fu_23119_p3;
reg   [1:0] word_buffer_1_6_4_1_reg_52557;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_6_4_1_reg_52557;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_4_1_reg_52557;
wire   [1:0] word_buffer_1_6_3_1_fu_23126_p3;
reg   [1:0] word_buffer_1_6_3_1_reg_52566;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_6_3_1_reg_52566;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_3_1_reg_52566;
wire   [1:0] word_buffer_1_6_2_1_fu_23133_p3;
reg   [1:0] word_buffer_1_6_2_1_reg_52575;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_6_2_1_reg_52575;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_2_1_reg_52575;
wire   [1:0] word_buffer_1_5_7_1_fu_23140_p3;
reg   [1:0] word_buffer_1_5_7_1_reg_52584;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_7_1_reg_52584;
wire   [1:0] word_buffer_1_5_6_1_fu_23147_p3;
reg   [1:0] word_buffer_1_5_6_1_reg_52594;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_6_1_reg_52594;
wire   [1:0] word_buffer_1_5_5_1_fu_23154_p3;
reg   [1:0] word_buffer_1_5_5_1_reg_52605;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_5_1_reg_52605;
wire   [1:0] word_buffer_1_5_4_1_fu_23161_p3;
reg   [1:0] word_buffer_1_5_4_1_reg_52616;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_4_1_reg_52616;
wire   [1:0] word_buffer_1_5_3_1_fu_23168_p3;
reg   [1:0] word_buffer_1_5_3_1_reg_52627;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_3_1_reg_52627;
wire   [1:0] word_buffer_1_5_2_1_fu_23175_p3;
reg   [1:0] word_buffer_1_5_2_1_reg_52638;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_2_1_reg_52638;
wire   [1:0] word_buffer_1_4_7_1_fu_23182_p3;
reg   [1:0] word_buffer_1_4_7_1_reg_52649;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_7_1_reg_52649;
wire   [1:0] word_buffer_1_4_6_1_fu_23189_p3;
reg   [1:0] word_buffer_1_4_6_1_reg_52661;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_6_1_reg_52661;
wire   [1:0] word_buffer_1_4_5_1_fu_23196_p3;
reg   [1:0] word_buffer_1_4_5_1_reg_52674;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_5_1_reg_52674;
wire   [1:0] word_buffer_1_4_4_1_fu_23203_p3;
reg   [1:0] word_buffer_1_4_4_1_reg_52687;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_4_1_reg_52687;
wire   [1:0] word_buffer_1_4_3_1_fu_23210_p3;
reg   [1:0] word_buffer_1_4_3_1_reg_52700;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_3_1_reg_52700;
wire   [1:0] word_buffer_1_4_2_1_fu_23217_p3;
reg   [1:0] word_buffer_1_4_2_1_reg_52713;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_2_1_reg_52713;
wire   [1:0] word_buffer_1_3_7_1_fu_23224_p3;
reg   [1:0] word_buffer_1_3_7_1_reg_52726;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_7_1_reg_52726;
wire   [1:0] word_buffer_1_3_6_1_fu_23231_p3;
reg   [1:0] word_buffer_1_3_6_1_reg_52740;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_6_1_reg_52740;
wire   [1:0] word_buffer_1_3_5_1_fu_23238_p3;
reg   [1:0] word_buffer_1_3_5_1_reg_52755;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_5_1_reg_52755;
wire   [1:0] word_buffer_1_3_4_1_fu_23245_p3;
reg   [1:0] word_buffer_1_3_4_1_reg_52770;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_4_1_reg_52770;
wire   [1:0] word_buffer_1_3_3_1_fu_23252_p3;
reg   [1:0] word_buffer_1_3_3_1_reg_52785;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_3_1_reg_52785;
wire   [1:0] word_buffer_1_3_2_1_fu_23259_p3;
reg   [1:0] word_buffer_1_3_2_1_reg_52800;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_2_1_reg_52800;
wire   [1:0] word_buffer_1_2_7_1_fu_23266_p3;
reg   [1:0] word_buffer_1_2_7_1_reg_52815;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_7_1_reg_52815;
wire   [1:0] word_buffer_1_2_6_1_fu_23273_p3;
reg   [1:0] word_buffer_1_2_6_1_reg_52831;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_6_1_reg_52831;
wire   [1:0] word_buffer_1_2_5_1_fu_23280_p3;
reg   [1:0] word_buffer_1_2_5_1_reg_52848;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_5_1_reg_52848;
wire   [1:0] word_buffer_1_2_4_1_fu_23287_p3;
reg   [1:0] word_buffer_1_2_4_1_reg_52865;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_4_1_reg_52865;
wire   [1:0] word_buffer_1_2_3_1_fu_23294_p3;
reg   [1:0] word_buffer_1_2_3_1_reg_52882;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_3_1_reg_52882;
wire   [1:0] word_buffer_1_2_2_1_fu_23301_p3;
reg   [1:0] word_buffer_1_2_2_1_reg_52899;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_2_1_reg_52899;
wire   [1:0] word_buffer_1_1_7_1_fu_23308_p3;
reg   [1:0] word_buffer_1_1_7_1_reg_52916;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_7_1_reg_52916;
wire   [1:0] word_buffer_1_1_6_1_fu_23315_p3;
reg   [1:0] word_buffer_1_1_6_1_reg_52934;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_6_1_reg_52934;
wire   [1:0] word_buffer_1_1_5_1_fu_23322_p3;
reg   [1:0] word_buffer_1_1_5_1_reg_52953;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_5_1_reg_52953;
wire   [1:0] word_buffer_1_1_4_1_fu_23329_p3;
reg   [1:0] word_buffer_1_1_4_1_reg_52972;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_4_1_reg_52972;
wire   [1:0] word_buffer_1_1_3_1_fu_23336_p3;
reg   [1:0] word_buffer_1_1_3_1_reg_52991;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_3_1_reg_52991;
wire   [1:0] word_buffer_1_1_2_1_fu_23343_p3;
reg   [1:0] word_buffer_1_1_2_1_reg_53010;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_2_1_reg_53010;
wire   [1:0] word_buffer_0_7_8_1_fu_23350_p3;
reg   [1:0] word_buffer_0_7_8_1_reg_53029;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_8_1_reg_53029;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_8_1_reg_53029;
wire   [1:0] word_buffer_0_7_7_1_fu_23357_p3;
reg   [1:0] word_buffer_0_7_7_1_reg_53035;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_7_1_reg_53035;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_7_1_reg_53035;
wire   [1:0] word_buffer_0_7_6_1_fu_23364_p3;
reg   [1:0] word_buffer_0_7_6_1_reg_53041;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_6_1_reg_53041;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_6_1_reg_53041;
wire   [1:0] word_buffer_0_7_5_1_fu_23371_p3;
reg   [1:0] word_buffer_0_7_5_1_reg_53048;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_5_1_reg_53048;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_5_1_reg_53048;
wire   [1:0] word_buffer_0_7_4_1_fu_23378_p3;
reg   [1:0] word_buffer_0_7_4_1_reg_53055;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_4_1_reg_53055;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_4_1_reg_53055;
wire   [1:0] word_buffer_0_7_3_1_fu_23385_p3;
reg   [1:0] word_buffer_0_7_3_1_reg_53062;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_3_1_reg_53062;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_3_1_reg_53062;
wire   [1:0] word_buffer_0_7_2_1_fu_23392_p3;
reg   [1:0] word_buffer_0_7_2_1_reg_53069;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_7_2_1_reg_53069;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_2_1_reg_53069;
wire   [1:0] word_buffer_0_6_7_1_fu_23399_p3;
reg   [1:0] word_buffer_0_6_7_1_reg_53076;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_6_7_1_reg_53076;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_7_1_reg_53076;
wire   [1:0] word_buffer_0_6_6_1_fu_23406_p3;
reg   [1:0] word_buffer_0_6_6_1_reg_53084;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_6_6_1_reg_53084;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_6_1_reg_53084;
wire   [1:0] word_buffer_0_6_5_1_fu_23413_p3;
reg   [1:0] word_buffer_0_6_5_1_reg_53093;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_6_5_1_reg_53093;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_5_1_reg_53093;
wire   [1:0] word_buffer_0_6_4_1_fu_23420_p3;
reg   [1:0] word_buffer_0_6_4_1_reg_53102;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_6_4_1_reg_53102;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_4_1_reg_53102;
wire   [1:0] word_buffer_0_6_3_1_fu_23427_p3;
reg   [1:0] word_buffer_0_6_3_1_reg_53111;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_6_3_1_reg_53111;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_3_1_reg_53111;
wire   [1:0] word_buffer_0_6_2_1_fu_23434_p3;
reg   [1:0] word_buffer_0_6_2_1_reg_53120;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_6_2_1_reg_53120;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_2_1_reg_53120;
wire   [1:0] word_buffer_0_5_7_1_fu_23441_p3;
reg   [1:0] word_buffer_0_5_7_1_reg_53129;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_7_1_reg_53129;
wire   [1:0] word_buffer_0_5_6_1_fu_23448_p3;
reg   [1:0] word_buffer_0_5_6_1_reg_53139;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_6_1_reg_53139;
wire   [1:0] word_buffer_0_5_5_1_fu_23455_p3;
reg   [1:0] word_buffer_0_5_5_1_reg_53150;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_5_1_reg_53150;
wire   [1:0] word_buffer_0_5_4_1_fu_23462_p3;
reg   [1:0] word_buffer_0_5_4_1_reg_53161;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_4_1_reg_53161;
wire   [1:0] word_buffer_0_5_3_1_fu_23469_p3;
reg   [1:0] word_buffer_0_5_3_1_reg_53172;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_5_3_1_reg_53172;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_3_1_reg_53172;
wire   [1:0] word_buffer_0_5_2_1_fu_23476_p3;
reg   [1:0] word_buffer_0_5_2_1_reg_53183;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_2_1_reg_53183;
wire   [1:0] word_buffer_0_4_7_1_fu_23483_p3;
reg   [1:0] word_buffer_0_4_7_1_reg_53194;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_7_1_reg_53194;
wire   [1:0] word_buffer_0_4_6_1_fu_23490_p3;
reg   [1:0] word_buffer_0_4_6_1_reg_53206;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_6_1_reg_53206;
wire   [1:0] word_buffer_0_4_5_1_fu_23497_p3;
reg   [1:0] word_buffer_0_4_5_1_reg_53219;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_5_1_reg_53219;
wire   [1:0] word_buffer_0_4_4_1_fu_23504_p3;
reg   [1:0] word_buffer_0_4_4_1_reg_53232;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_4_1_reg_53232;
wire   [1:0] word_buffer_0_4_3_1_fu_23511_p3;
reg   [1:0] word_buffer_0_4_3_1_reg_53245;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_3_1_reg_53245;
wire   [1:0] word_buffer_0_4_2_1_fu_23518_p3;
reg   [1:0] word_buffer_0_4_2_1_reg_53258;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_2_1_reg_53258;
wire   [1:0] word_buffer_0_3_7_1_fu_23525_p3;
reg   [1:0] word_buffer_0_3_7_1_reg_53271;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_7_1_reg_53271;
wire   [1:0] word_buffer_0_3_6_1_fu_23532_p3;
reg   [1:0] word_buffer_0_3_6_1_reg_53285;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_6_1_reg_53285;
wire   [1:0] word_buffer_0_3_5_1_fu_23539_p3;
reg   [1:0] word_buffer_0_3_5_1_reg_53300;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_5_1_reg_53300;
wire   [1:0] word_buffer_0_3_4_1_fu_23546_p3;
reg   [1:0] word_buffer_0_3_4_1_reg_53315;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_4_1_reg_53315;
wire   [1:0] word_buffer_0_3_3_1_fu_23553_p3;
reg   [1:0] word_buffer_0_3_3_1_reg_53330;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_3_1_reg_53330;
wire   [1:0] word_buffer_0_3_2_1_fu_23560_p3;
reg   [1:0] word_buffer_0_3_2_1_reg_53345;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_2_1_reg_53345;
wire   [1:0] word_buffer_0_2_7_1_fu_23567_p3;
reg   [1:0] word_buffer_0_2_7_1_reg_53360;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_7_1_reg_53360;
wire   [1:0] word_buffer_0_2_6_1_fu_23574_p3;
reg   [1:0] word_buffer_0_2_6_1_reg_53376;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_6_1_reg_53376;
wire   [1:0] word_buffer_0_2_5_1_fu_23581_p3;
reg   [1:0] word_buffer_0_2_5_1_reg_53393;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_5_1_reg_53393;
wire   [1:0] word_buffer_0_2_4_1_fu_23588_p3;
reg   [1:0] word_buffer_0_2_4_1_reg_53410;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_4_1_reg_53410;
wire   [1:0] word_buffer_0_2_3_1_fu_23595_p3;
reg   [1:0] word_buffer_0_2_3_1_reg_53427;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_3_1_reg_53427;
wire   [1:0] word_buffer_0_2_2_1_fu_23602_p3;
reg   [1:0] word_buffer_0_2_2_1_reg_53444;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_2_1_reg_53444;
wire   [1:0] word_buffer_0_1_7_1_fu_23609_p3;
reg   [1:0] word_buffer_0_1_7_1_reg_53461;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_7_1_reg_53461;
wire   [1:0] word_buffer_0_1_6_1_fu_23616_p3;
reg   [1:0] word_buffer_0_1_6_1_reg_53479;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_6_1_reg_53479;
wire   [1:0] word_buffer_0_1_5_1_fu_23623_p3;
reg   [1:0] word_buffer_0_1_5_1_reg_53498;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_5_1_reg_53498;
wire   [1:0] word_buffer_0_1_4_1_fu_23630_p3;
reg   [1:0] word_buffer_0_1_4_1_reg_53517;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_4_1_reg_53517;
wire   [1:0] word_buffer_0_1_3_1_fu_23637_p3;
reg   [1:0] word_buffer_0_1_3_1_reg_53536;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_3_1_reg_53536;
wire   [1:0] word_buffer_0_1_2_1_fu_23644_p3;
reg   [1:0] word_buffer_0_1_2_1_reg_53555;
reg   [1:0] ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_2_1_reg_53555;
wire   [1:0] old_word_buffer_V_lo_35_fu_23692_p3;
reg   [1:0] old_word_buffer_V_lo_35_reg_53574;
wire   [1:0] old_word_buffer_V_lo_43_fu_23730_p3;
reg   [1:0] old_word_buffer_V_lo_43_reg_53586;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_43_reg_53586;
wire   [1:0] old_word_buffer_V_lo_51_fu_23761_p3;
reg   [1:0] old_word_buffer_V_lo_51_reg_53597;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_51_reg_53597;
wire   [1:0] old_word_buffer_V_lo_59_fu_23788_p3;
reg   [1:0] old_word_buffer_V_lo_59_reg_53607;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_59_reg_53607;
wire   [1:0] old_word_buffer_V_lo_67_fu_23808_p3;
reg   [1:0] old_word_buffer_V_lo_67_reg_53616;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_67_reg_53616;
reg   [1:0] old_word_buffer_0_6_108_reg_53624;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_0_6_108_reg_53624;
reg   [1:0] old_word_buffer_0_1_46_reg_53629;
reg   [1:0] old_word_buffer_0_2_47_reg_53634;
reg   [1:0] old_word_buffer_0_3_47_reg_53639;
reg   [1:0] old_word_buffer_0_4_47_reg_53644;
reg   [1:0] old_word_buffer_0_5_47_reg_53649;
reg   [1:0] old_word_buffer_0_6_49_reg_53654;
wire   [1:0] old_word_buffer_V_lo_3_fu_23889_p3;
reg   [1:0] old_word_buffer_V_lo_3_reg_53659;
wire   [1:0] old_word_buffer_V_lo_7_fu_23939_p3;
reg   [1:0] old_word_buffer_V_lo_7_reg_53670;
wire   [0:0] sel_tmp424_fu_23951_p2;
reg   [0:0] sel_tmp424_reg_53680;
wire   [1:0] old_word_buffer_V_lo_11_fu_23989_p3;
reg   [1:0] old_word_buffer_V_lo_11_reg_53689;
wire   [0:0] brmerge18_fu_23996_p2;
reg   [0:0] brmerge18_reg_53698;
wire   [1:0] old_word_buffer_V_lo_15_fu_24023_p3;
reg   [1:0] old_word_buffer_V_lo_15_reg_53704;
wire   [1:0] old_word_buffer_V_lo_19_fu_24043_p3;
reg   [1:0] old_word_buffer_V_lo_19_reg_53712;
reg   [1:0] old_word_buffer_0_6_78_reg_53719;
wire   [1:0] old_word_buffer_V_lo_115_fu_24094_p3;
reg   [1:0] old_word_buffer_V_lo_115_reg_53724;
wire   [1:0] old_word_buffer_V_lo_123_fu_24132_p3;
reg   [1:0] old_word_buffer_V_lo_123_reg_53736;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_123_reg_53736;
wire   [1:0] old_word_buffer_V_lo_131_fu_24163_p3;
reg   [1:0] old_word_buffer_V_lo_131_reg_53747;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_131_reg_53747;
wire   [1:0] old_word_buffer_V_lo_139_fu_24190_p3;
reg   [1:0] old_word_buffer_V_lo_139_reg_53757;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_139_reg_53757;
wire   [1:0] old_word_buffer_V_lo_147_fu_24210_p3;
reg   [1:0] old_word_buffer_V_lo_147_reg_53766;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_V_lo_147_reg_53766;
reg   [1:0] old_word_buffer_1_6_108_reg_53774;
reg   [1:0] ap_reg_pp0_iter2_old_word_buffer_1_6_108_reg_53774;
reg   [1:0] old_word_buffer_1_1_46_reg_53779;
reg   [1:0] old_word_buffer_1_2_47_reg_53784;
reg   [1:0] old_word_buffer_1_3_47_reg_53789;
reg   [1:0] old_word_buffer_1_4_47_reg_53794;
reg   [1:0] old_word_buffer_1_5_47_reg_53799;
reg   [1:0] old_word_buffer_1_6_49_reg_53804;
wire   [1:0] old_word_buffer_V_lo_83_fu_24291_p3;
reg   [1:0] old_word_buffer_V_lo_83_reg_53809;
wire   [1:0] old_word_buffer_V_lo_87_fu_24341_p3;
reg   [1:0] old_word_buffer_V_lo_87_reg_53820;
wire   [0:0] sel_tmp903_fu_24353_p2;
reg   [0:0] sel_tmp903_reg_53830;
wire   [1:0] old_word_buffer_V_lo_91_fu_24391_p3;
reg   [1:0] old_word_buffer_V_lo_91_reg_53839;
wire   [0:0] brmerge45_fu_24398_p2;
reg   [0:0] brmerge45_reg_53848;
wire   [1:0] old_word_buffer_V_lo_95_fu_24425_p3;
reg   [1:0] old_word_buffer_V_lo_95_reg_53854;
wire   [1:0] old_word_buffer_V_lo_99_fu_24445_p3;
reg   [1:0] old_word_buffer_V_lo_99_reg_53862;
reg   [1:0] old_word_buffer_1_6_78_reg_53869;
reg   [1:0] old_word_buffer_0_4_29_reg_53874;
reg   [1:0] old_word_buffer_0_1_28_reg_53886;
reg   [1:0] old_word_buffer_0_1_29_reg_53892;
reg   [1:0] old_word_buffer_0_1_30_reg_53898;
reg   [1:0] old_word_buffer_0_1_31_reg_53904;
reg   [1:0] old_word_buffer_0_1_32_reg_53910;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_0_1_32_reg_53910;
reg   [1:0] old_word_buffer_0_2_29_reg_53917;
reg   [1:0] old_word_buffer_0_2_30_reg_53925;
reg   [1:0] old_word_buffer_0_2_31_reg_53933;
reg   [1:0] old_word_buffer_0_2_32_reg_53941;
reg   [1:0] old_word_buffer_0_2_33_reg_53949;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_0_2_33_reg_53949;
reg   [1:0] old_word_buffer_0_3_29_reg_53958;
reg   [1:0] old_word_buffer_0_3_30_reg_53968;
reg   [1:0] old_word_buffer_0_3_31_reg_53978;
reg   [1:0] old_word_buffer_0_3_32_reg_53988;
reg   [1:0] old_word_buffer_0_3_33_reg_53998;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_0_3_33_reg_53998;
reg   [1:0] old_word_buffer_0_4_30_reg_54009;
reg   [1:0] old_word_buffer_0_4_31_reg_54021;
reg   [1:0] old_word_buffer_0_4_32_reg_54033;
reg   [1:0] old_word_buffer_0_4_33_reg_54045;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_0_4_33_reg_54045;
reg   [1:0] old_word_buffer_0_5_29_reg_54058;
reg   [1:0] old_word_buffer_0_5_30_reg_54072;
reg   [1:0] old_word_buffer_0_5_31_reg_54086;
reg   [1:0] old_word_buffer_0_5_32_reg_54100;
reg   [1:0] old_word_buffer_0_5_33_reg_54114;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_0_5_33_reg_54114;
reg   [1:0] old_word_buffer_0_6_31_reg_54129;
reg   [1:0] old_word_buffer_0_6_32_reg_54144;
reg   [1:0] old_word_buffer_0_6_33_reg_54159;
reg   [1:0] old_word_buffer_0_6_34_reg_54174;
reg   [1:0] old_word_buffer_0_6_35_reg_54189;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_0_6_35_reg_54189;
reg   [1:0] old_word_buffer_0_7_42_reg_54206;
reg   [1:0] old_word_buffer_0_7_43_reg_54213;
reg   [1:0] old_word_buffer_0_7_44_reg_54230;
reg   [1:0] old_word_buffer_0_7_45_reg_54237;
reg   [1:0] old_word_buffer_0_7_46_reg_54254;
reg   [1:0] old_word_buffer_0_7_47_reg_54261;
reg   [1:0] old_word_buffer_1_1_28_reg_54278;
reg   [1:0] old_word_buffer_1_1_29_reg_54284;
reg   [1:0] old_word_buffer_1_1_30_reg_54290;
reg   [1:0] old_word_buffer_1_1_31_reg_54296;
reg   [1:0] old_word_buffer_1_1_32_reg_54302;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_1_1_32_reg_54302;
reg   [1:0] old_word_buffer_1_2_29_reg_54309;
reg   [1:0] old_word_buffer_1_2_30_reg_54317;
reg   [1:0] old_word_buffer_1_2_31_reg_54325;
reg   [1:0] old_word_buffer_1_2_32_reg_54333;
reg   [1:0] old_word_buffer_1_2_33_reg_54341;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_1_2_33_reg_54341;
reg   [1:0] old_word_buffer_1_3_29_reg_54350;
reg   [1:0] old_word_buffer_1_3_30_reg_54360;
reg   [1:0] old_word_buffer_1_3_31_reg_54370;
reg   [1:0] old_word_buffer_1_3_32_reg_54380;
reg   [1:0] old_word_buffer_1_3_33_reg_54390;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_1_3_33_reg_54390;
reg   [1:0] old_word_buffer_1_4_29_reg_54401;
reg   [1:0] old_word_buffer_1_4_30_reg_54413;
reg   [1:0] old_word_buffer_1_4_31_reg_54425;
reg   [1:0] old_word_buffer_1_4_32_reg_54437;
reg   [1:0] old_word_buffer_1_4_33_reg_54449;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_1_4_33_reg_54449;
reg   [1:0] old_word_buffer_1_5_29_reg_54462;
reg   [1:0] old_word_buffer_1_5_30_reg_54476;
reg   [1:0] old_word_buffer_1_5_31_reg_54490;
reg   [1:0] old_word_buffer_1_5_32_reg_54504;
reg   [1:0] old_word_buffer_1_5_33_reg_54518;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_1_5_33_reg_54518;
reg   [1:0] old_word_buffer_1_6_31_reg_54533;
reg   [1:0] old_word_buffer_1_6_32_reg_54548;
reg   [1:0] old_word_buffer_1_6_33_reg_54563;
reg   [1:0] old_word_buffer_1_6_34_reg_54578;
reg   [1:0] old_word_buffer_1_6_35_reg_54593;
reg   [1:0] ap_reg_pp0_iter3_old_word_buffer_1_6_35_reg_54593;
reg   [1:0] old_word_buffer_1_7_43_reg_54610;
reg   [1:0] old_word_buffer_1_7_44_reg_54617;
reg   [1:0] old_word_buffer_1_7_45_reg_54634;
reg   [1:0] old_word_buffer_1_7_46_reg_54641;
reg   [1:0] old_word_buffer_1_7_47_reg_54658;
reg   [1:0] old_word_buffer_1_7_48_reg_54664;
reg   [63:0] wt_mem_0_V_load_reg_54681;
reg   [63:0] wt_mem_1_V_load_reg_54686;
wire   [1:0] word_buffer_1_7_1_fu_25587_p3;
reg   [1:0] word_buffer_1_7_1_reg_54691;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_1_reg_54691;
wire   [1:0] word_buffer_1_7_0_fu_25594_p3;
reg   [1:0] word_buffer_1_7_0_reg_54697;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_0_reg_54697;
wire   [1:0] word_buffer_1_7_1_1_fu_25601_p3;
reg   [1:0] word_buffer_1_7_1_1_reg_54703;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_1_1_reg_54703;
wire   [1:0] word_buffer_1_7_0_1_fu_25608_p3;
reg   [1:0] word_buffer_1_7_0_1_reg_54711;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_7_0_1_reg_54711;
wire   [1:0] word_buffer_1_6_1_fu_25615_p3;
reg   [1:0] word_buffer_1_6_1_reg_54719;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_1_reg_54719;
wire   [1:0] word_buffer_1_6_0_fu_25622_p3;
reg   [1:0] word_buffer_1_6_0_reg_54726;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_0_reg_54726;
wire   [1:0] word_buffer_1_6_1_1_fu_25629_p3;
reg   [1:0] word_buffer_1_6_1_1_reg_54733;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_1_1_reg_54733;
wire   [1:0] word_buffer_1_6_0_1_fu_25636_p3;
reg   [1:0] word_buffer_1_6_0_1_reg_54743;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_6_0_1_reg_54743;
wire   [1:0] word_buffer_1_5_1_fu_25643_p3;
reg   [1:0] word_buffer_1_5_1_reg_54753;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_1_reg_54753;
wire   [1:0] word_buffer_1_5_0_fu_25650_p3;
reg   [1:0] word_buffer_1_5_0_reg_54762;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_0_reg_54762;
wire   [1:0] word_buffer_1_5_1_1_fu_25657_p3;
reg   [1:0] word_buffer_1_5_1_1_reg_54771;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_1_1_reg_54771;
wire   [1:0] word_buffer_1_5_0_1_fu_25664_p3;
reg   [1:0] word_buffer_1_5_0_1_reg_54783;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_5_0_1_reg_54783;
wire   [1:0] word_buffer_1_4_1_fu_25671_p3;
reg   [1:0] word_buffer_1_4_1_reg_54795;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_1_reg_54795;
wire   [1:0] word_buffer_1_4_0_fu_25677_p3;
reg   [1:0] word_buffer_1_4_0_reg_54806;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_0_reg_54806;
wire   [1:0] word_buffer_1_4_1_1_fu_25684_p3;
reg   [1:0] word_buffer_1_4_1_1_reg_54818;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_1_1_reg_54818;
wire   [1:0] word_buffer_1_4_0_1_fu_25690_p3;
reg   [1:0] word_buffer_1_4_0_1_reg_54832;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_4_0_1_reg_54832;
wire   [1:0] word_buffer_1_3_1_fu_25697_p3;
reg   [1:0] word_buffer_1_3_1_reg_54846;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_1_reg_54846;
wire   [1:0] word_buffer_1_3_0_fu_25703_p3;
reg   [1:0] word_buffer_1_3_0_reg_54858;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_0_reg_54858;
wire   [1:0] word_buffer_1_3_1_1_fu_25710_p3;
reg   [1:0] word_buffer_1_3_1_1_reg_54872;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_1_1_reg_54872;
wire   [1:0] word_buffer_1_3_0_1_fu_25716_p3;
reg   [1:0] word_buffer_1_3_0_1_reg_54888;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_3_0_1_reg_54888;
wire   [1:0] word_buffer_1_2_1_fu_25723_p3;
reg   [1:0] word_buffer_1_2_1_reg_54904;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_1_reg_54904;
wire   [1:0] word_buffer_1_1_1_fu_25730_p3;
reg   [1:0] word_buffer_1_1_1_reg_54917;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_1_reg_54917;
wire   [1:0] word_buffer_1_1_0_fu_25736_p3;
reg   [1:0] word_buffer_1_1_0_reg_54929;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_0_reg_54929;
wire   [1:0] word_buffer_1_1_1_1_fu_25743_p3;
reg   [1:0] word_buffer_1_1_1_1_reg_54946;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_1_1_reg_54946;
wire   [1:0] word_buffer_1_1_0_1_fu_25749_p3;
reg   [1:0] word_buffer_1_1_0_1_reg_54966;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_1_0_1_reg_54966;
wire   [1:0] word_buffer_1_0_7_1_fu_25756_p3;
reg   [1:0] word_buffer_1_0_7_1_reg_54985;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_7_1_reg_54985;
wire   [1:0] word_buffer_1_0_6_1_fu_25762_p3;
reg   [1:0] word_buffer_1_0_6_1_reg_54998;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_6_1_reg_54998;
wire   [1:0] word_buffer_1_0_5_1_fu_25769_p3;
reg   [1:0] word_buffer_1_0_5_1_reg_55017;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_5_1_reg_55017;
wire   [1:0] word_buffer_1_0_4_1_fu_25775_p3;
reg   [1:0] word_buffer_1_0_4_1_reg_55030;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_4_1_reg_55030;
wire   [1:0] word_buffer_1_0_3_1_fu_25782_p3;
reg   [1:0] word_buffer_1_0_3_1_reg_55049;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_3_1_reg_55049;
wire   [1:0] word_buffer_1_0_2_1_fu_25788_p3;
reg   [1:0] word_buffer_1_0_2_1_reg_55062;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_2_1_reg_55062;
wire   [1:0] word_buffer_1_0_1_1_fu_25795_p3;
reg   [1:0] word_buffer_1_0_1_1_reg_55081;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_0_1_1_reg_55081;
wire   [1:0] word_buffer_1_2_0_fu_25801_p3;
reg   [1:0] word_buffer_1_2_0_reg_55094;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_0_reg_55094;
wire   [1:0] word_buffer_1_2_1_1_fu_25808_p3;
reg   [1:0] word_buffer_1_2_1_1_reg_55111;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_1_1_reg_55111;
wire   [1:0] word_buffer_0_7_1_fu_25815_p3;
reg   [1:0] word_buffer_0_7_1_reg_55129;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_1_reg_55129;
wire   [1:0] word_buffer_0_7_0_fu_25822_p3;
reg   [1:0] word_buffer_0_7_0_reg_55135;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_0_reg_55135;
wire   [1:0] word_buffer_0_7_1_1_fu_25829_p3;
reg   [1:0] word_buffer_0_7_1_1_reg_55141;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_1_1_reg_55141;
wire   [1:0] word_buffer_0_7_0_1_fu_25836_p3;
reg   [1:0] word_buffer_0_7_0_1_reg_55149;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_7_0_1_reg_55149;
wire   [1:0] word_buffer_0_6_1_fu_25843_p3;
reg   [1:0] word_buffer_0_6_1_reg_55157;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_1_reg_55157;
wire   [1:0] word_buffer_0_6_0_fu_25850_p3;
reg   [1:0] word_buffer_0_6_0_reg_55164;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_0_reg_55164;
wire   [1:0] word_buffer_0_6_1_1_fu_25857_p3;
reg   [1:0] word_buffer_0_6_1_1_reg_55171;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_1_1_reg_55171;
wire   [1:0] word_buffer_0_6_0_1_fu_25864_p3;
reg   [1:0] word_buffer_0_6_0_1_reg_55181;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_6_0_1_reg_55181;
wire   [1:0] word_buffer_0_5_1_fu_25871_p3;
reg   [1:0] word_buffer_0_5_1_reg_55191;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_1_reg_55191;
wire   [1:0] word_buffer_0_5_0_fu_25878_p3;
reg   [1:0] word_buffer_0_5_0_reg_55200;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_0_reg_55200;
wire   [1:0] word_buffer_0_5_1_1_fu_25885_p3;
reg   [1:0] word_buffer_0_5_1_1_reg_55209;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_1_1_reg_55209;
wire   [1:0] word_buffer_0_5_0_1_fu_25892_p3;
reg   [1:0] word_buffer_0_5_0_1_reg_55221;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_5_0_1_reg_55221;
wire   [1:0] word_buffer_0_4_1_fu_25899_p3;
reg   [1:0] word_buffer_0_4_1_reg_55233;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_1_reg_55233;
wire   [1:0] word_buffer_0_4_0_fu_25905_p3;
reg   [1:0] word_buffer_0_4_0_reg_55244;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_0_reg_55244;
wire   [1:0] word_buffer_0_4_1_1_fu_25912_p3;
reg   [1:0] word_buffer_0_4_1_1_reg_55256;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_1_1_reg_55256;
wire   [1:0] word_buffer_0_4_0_1_fu_25918_p3;
reg   [1:0] word_buffer_0_4_0_1_reg_55270;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_4_0_1_reg_55270;
wire   [1:0] word_buffer_0_3_1_fu_25925_p3;
reg   [1:0] word_buffer_0_3_1_reg_55284;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_1_reg_55284;
wire   [1:0] word_buffer_0_3_0_fu_25931_p3;
reg   [1:0] word_buffer_0_3_0_reg_55296;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_0_reg_55296;
wire   [1:0] word_buffer_0_3_1_1_fu_25938_p3;
reg   [1:0] word_buffer_0_3_1_1_reg_55310;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_1_1_reg_55310;
wire   [1:0] word_buffer_0_3_0_1_fu_25944_p3;
reg   [1:0] word_buffer_0_3_0_1_reg_55326;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_3_0_1_reg_55326;
wire   [1:0] word_buffer_0_2_1_fu_25951_p3;
reg   [1:0] word_buffer_0_2_1_reg_55342;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_1_reg_55342;
wire   [1:0] word_buffer_0_2_0_fu_25958_p3;
reg   [1:0] word_buffer_0_2_0_reg_55355;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_0_reg_55355;
wire   [1:0] word_buffer_0_2_1_1_fu_25965_p3;
reg   [1:0] word_buffer_0_2_1_1_reg_55370;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_1_1_reg_55370;
wire   [1:0] word_buffer_0_2_0_1_fu_25972_p3;
reg   [1:0] word_buffer_0_2_0_1_reg_55388;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_2_0_1_reg_55388;
wire   [1:0] word_buffer_0_1_1_fu_25979_p3;
reg   [1:0] word_buffer_0_1_1_reg_55405;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_1_reg_55405;
wire   [1:0] word_buffer_0_1_0_fu_25985_p3;
reg   [1:0] word_buffer_0_1_0_reg_55417;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_0_reg_55417;
wire   [1:0] word_buffer_0_1_1_1_fu_25992_p3;
reg   [1:0] word_buffer_0_1_1_1_reg_55434;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_1_1_reg_55434;
wire   [1:0] word_buffer_0_1_0_1_fu_25998_p3;
reg   [1:0] word_buffer_0_1_0_1_reg_55454;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_1_0_1_reg_55454;
wire   [1:0] word_buffer_0_0_7_1_fu_26005_p3;
reg   [1:0] word_buffer_0_0_7_1_reg_55473;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_7_1_reg_55473;
wire   [1:0] word_buffer_0_0_6_1_fu_26011_p3;
reg   [1:0] word_buffer_0_0_6_1_reg_55486;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_6_1_reg_55486;
wire   [1:0] word_buffer_0_0_5_1_fu_26018_p3;
reg   [1:0] word_buffer_0_0_5_1_reg_55505;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_5_1_reg_55505;
wire   [1:0] word_buffer_0_0_4_1_fu_26024_p3;
reg   [1:0] word_buffer_0_0_4_1_reg_55518;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_4_1_reg_55518;
wire   [1:0] word_buffer_0_0_3_1_fu_26031_p3;
reg   [1:0] word_buffer_0_0_3_1_reg_55537;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_3_1_reg_55537;
wire   [1:0] word_buffer_0_0_2_1_fu_26037_p3;
reg   [1:0] word_buffer_0_0_2_1_reg_55550;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_2_1_reg_55550;
wire   [1:0] word_buffer_0_0_1_1_fu_26044_p3;
reg   [1:0] word_buffer_0_0_1_1_reg_55569;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_0_0_1_1_reg_55569;
wire   [1:0] word_buffer_1_2_0_1_fu_26050_p3;
reg   [1:0] word_buffer_1_2_0_1_reg_55582;
reg   [1:0] ap_reg_pp0_iter3_word_buffer_1_2_0_1_reg_55582;
wire   [1:0] old_word_buffer_V_lo_159_fu_26110_p3;
wire   [1:0] old_word_buffer_V_lo_30_fu_26152_p3;
wire   [1:0] old_word_buffer_V_lo_31_fu_26194_p3;
wire   [1:0] old_word_buffer_V_lo_32_fu_26236_p3;
wire   [1:0] old_word_buffer_V_lo_33_fu_26278_p3;
wire   [1:0] old_word_buffer_V_lo_34_fu_26320_p3;
wire   [1:0] old_word_buffer_V_lo_36_fu_26361_p3;
wire   [1:0] old_word_buffer_0_0_52_fu_26368_p3;
wire   [1:0] old_word_buffer_0_0_53_fu_26374_p3;
wire   [1:0] old_word_buffer_0_0_54_fu_26381_p3;
wire   [1:0] old_word_buffer_0_0_55_fu_26387_p3;
wire   [1:0] old_word_buffer_0_0_56_fu_26394_p3;
wire   [1:0] old_word_buffer_0_0_57_fu_26400_p3;
wire   [1:0] old_word_buffer_0_0_58_fu_26407_p3;
wire   [1:0] old_word_buffer_0_0_59_fu_26413_p3;
wire   [1:0] p_word_buffer_0_1_1_fu_26424_p3;
wire   [1:0] word_buffer_V_load_1_fu_26432_p3;
wire   [1:0] word_buffer_V_load_1_1_fu_26439_p3;
wire   [1:0] word_buffer_V_load_1_2_fu_26445_p3;
wire   [1:0] word_buffer_V_load_1_3_fu_26451_p3;
wire   [1:0] word_buffer_V_load_1_4_fu_26457_p3;
wire   [1:0] word_buffer_V_load_1_5_fu_26463_p3;
wire   [1:0] word_buffer_V_load_1_6_fu_26469_p3;
wire   [1:0] word_buffer_V_load_1_7_fu_26475_p3;
wire   [1:0] old_word_buffer_V_lo_37_fu_26537_p3;
reg   [1:0] old_word_buffer_V_lo_37_reg_55766;
wire   [1:0] old_word_buffer_V_lo_39_fu_26572_p3;
reg   [1:0] old_word_buffer_V_lo_39_reg_55777;
wire   [1:0] old_word_buffer_V_lo_41_fu_26607_p3;
reg   [1:0] old_word_buffer_V_lo_41_reg_55788;
wire   [1:0] p_0362_0_i_0_1_fu_26649_p3;
reg   [1:0] p_0362_0_i_0_1_reg_55799;
wire   [1:0] word_buffer_V_load_1_8_fu_26663_p3;
wire   [1:0] word_buffer_V_load_1_9_fu_26676_p3;
wire   [1:0] word_buffer_V_load_1_55_fu_26688_p3;
wire   [1:0] word_buffer_V_load_1_10_fu_26700_p3;
wire   [1:0] old_word_buffer_V_lo_45_fu_26751_p3;
reg   [1:0] old_word_buffer_V_lo_45_reg_55838;
wire   [1:0] old_word_buffer_V_lo_47_fu_26779_p3;
reg   [1:0] old_word_buffer_V_lo_47_reg_55848;
wire   [1:0] old_word_buffer_V_lo_49_fu_26807_p3;
reg   [1:0] old_word_buffer_V_lo_49_reg_55858;
wire   [1:0] p_0362_0_i_0_2_fu_26842_p3;
reg   [1:0] p_0362_0_i_0_2_reg_55868;
wire   [1:0] word_buffer_V_load_1_11_fu_26863_p3;
wire   [1:0] word_buffer_V_load_1_12_fu_26882_p3;
wire   [1:0] word_buffer_V_load_1_13_fu_26900_p3;
wire   [1:0] word_buffer_V_load_1_14_fu_26918_p3;
wire   [1:0] old_word_buffer_V_lo_53_fu_26968_p3;
reg   [1:0] old_word_buffer_V_lo_53_reg_55910;
wire   [1:0] old_word_buffer_V_lo_55_fu_26989_p3;
reg   [1:0] old_word_buffer_V_lo_55_reg_55919;
wire   [1:0] old_word_buffer_V_lo_57_fu_27010_p3;
reg   [1:0] old_word_buffer_V_lo_57_reg_55928;
wire   [1:0] p_0362_0_i_0_3_fu_27038_p3;
reg   [1:0] p_0362_0_i_0_3_reg_55937;
wire   [1:0] word_buffer_V_load_1_15_fu_27066_p3;
wire   [1:0] word_buffer_V_load_1_16_fu_27091_p3;
wire   [1:0] word_buffer_V_load_1_17_fu_27115_p3;
wire   [1:0] word_buffer_V_load_1_18_fu_27139_p3;
wire   [0:0] brmerge7_fu_27145_p2;
reg   [0:0] brmerge7_reg_55982;
wire   [1:0] old_word_buffer_V_lo_61_fu_27183_p3;
reg   [1:0] old_word_buffer_V_lo_61_reg_55988;
wire   [1:0] old_word_buffer_V_lo_63_fu_27197_p3;
reg   [1:0] old_word_buffer_V_lo_63_reg_55996;
wire   [1:0] old_word_buffer_V_lo_65_fu_27211_p3;
reg   [1:0] old_word_buffer_V_lo_65_reg_56004;
wire   [1:0] p_0362_0_i_0_4_fu_27232_p3;
reg   [1:0] p_0362_0_i_0_4_reg_56012;
wire   [1:0] sel_tmp316_fu_27246_p3;
reg   [1:0] sel_tmp316_reg_56020;
wire   [1:0] sel_tmp320_fu_27259_p3;
reg   [1:0] sel_tmp320_reg_56025;
wire   [1:0] sel_tmp324_fu_27271_p3;
reg   [1:0] sel_tmp324_reg_56030;
wire   [1:0] sel_tmp328_fu_27283_p3;
reg   [1:0] sel_tmp328_reg_56035;
wire   [0:0] brmerge9_fu_27289_p2;
reg   [0:0] brmerge9_reg_56040;
wire   [0:0] sel_tmp331_fu_27293_p2;
reg   [0:0] sel_tmp331_reg_56045;
wire   [1:0] sel_tmp335_fu_27317_p3;
reg   [1:0] sel_tmp335_reg_56052;
reg   [1:0] old_word_buffer_0_6_105_reg_56057;
reg   [1:0] old_word_buffer_0_6_106_reg_56062;
reg   [1:0] old_word_buffer_0_6_107_reg_56067;
wire   [1:0] p_0362_0_i_0_5_fu_27347_p3;
reg   [1:0] p_0362_0_i_0_5_reg_56072;
wire   [1:0] sel_tmp343_fu_27361_p3;
reg   [1:0] sel_tmp343_reg_56078;
wire   [1:0] word_buffer_V_load_1_24_fu_27398_p3;
reg   [1:0] word_buffer_V_load_1_24_reg_56083;
wire   [1:0] sel_tmp353_fu_27410_p3;
reg   [1:0] sel_tmp353_reg_56094;
wire   [1:0] sel_tmp358_fu_27422_p3;
reg   [1:0] sel_tmp358_reg_56099;
wire   [0:0] brmerge11_fu_27428_p2;
reg   [0:0] brmerge11_reg_56104;
wire   [0:0] sel_tmp362_fu_27432_p2;
reg   [0:0] sel_tmp362_reg_56109;
wire   [1:0] sel_tmp368_fu_27469_p3;
reg   [1:0] sel_tmp368_reg_56116;
wire   [1:0] p_0362_0_i_0_6_fu_27480_p3;
wire   [1:0] tmp_201_fu_27508_p10;
reg   [1:0] tmp_201_reg_56126;
wire   [1:0] tmp_203_fu_27550_p10;
reg   [1:0] tmp_203_reg_56131;
wire   [1:0] tmp_205_fu_27592_p10;
reg   [1:0] tmp_205_reg_56136;
wire   [1:0] tmp_207_fu_27616_p10;
reg   [1:0] tmp_207_reg_56141;
wire   [1:0] old_word_buffer_V_lo_fu_27683_p3;
wire   [1:0] old_word_buffer_V_lo_1_fu_27743_p3;
wire   [1:0] old_word_buffer_V_lo_2_fu_27803_p3;
reg   [1:0] old_word_buffer_0_6_54_reg_56179;
wire   [0:0] sel_tmp395_fu_27833_p2;
reg   [0:0] sel_tmp395_reg_56184;
wire   [1:0] sel_tmp403_fu_27882_p3;
reg   [1:0] sel_tmp403_reg_56190;
wire   [1:0] old_word_buffer_V_lo_4_fu_27933_p3;
wire   [1:0] old_word_buffer_V_lo_5_fu_27983_p3;
wire   [1:0] old_word_buffer_V_lo_6_fu_28033_p3;
wire   [1:0] p_0133_0_i_0_2_fu_28122_p3;
reg   [1:0] p_0133_0_i_0_2_reg_56225;
wire   [1:0] old_word_buffer_V_lo_8_fu_28163_p3;
wire   [1:0] old_word_buffer_V_lo_9_fu_28203_p3;
wire   [1:0] old_word_buffer_V_lo_10_fu_28243_p3;
wire   [1:0] p_0133_0_i_0_3_fu_28322_p3;
reg   [1:0] p_0133_0_i_0_3_reg_56263;
wire   [1:0] old_word_buffer_V_lo_12_fu_28352_p3;
wire   [1:0] old_word_buffer_V_lo_13_fu_28382_p3;
wire   [1:0] old_word_buffer_V_lo_14_fu_28412_p3;
wire   [1:0] p_0133_0_i_0_4_fu_28480_p3;
reg   [1:0] p_0133_0_i_0_4_reg_56297;
wire   [1:0] old_word_buffer_V_lo_16_fu_28501_p3;
wire   [1:0] old_word_buffer_V_lo_17_fu_28521_p3;
wire   [1:0] old_word_buffer_V_lo_18_fu_28541_p3;
wire   [1:0] p_0133_0_i_0_5_fu_28593_p3;
reg   [1:0] p_0133_0_i_0_5_reg_56327;
wire   [1:0] old_word_buffer_V_lo_20_fu_28604_p3;
wire   [1:0] old_word_buffer_V_lo_21_fu_28611_p3;
wire   [1:0] old_word_buffer_V_lo_22_fu_28621_p3;
wire   [1:0] old_word_buffer_V_lo_23_fu_28628_p3;
wire   [1:0] old_word_buffer_V_lo_24_fu_28638_p3;
wire   [1:0] old_word_buffer_V_lo_25_fu_28645_p3;
wire   [1:0] old_word_buffer_V_lo_26_fu_28652_p3;
wire   [1:0] old_word_buffer_V_lo_27_fu_28657_p3;
wire   [1:0] p_0133_0_i_0_6_fu_28680_p3;
reg   [1:0] p_0133_0_i_0_6_reg_56375;
reg   [1:0] old_word_buffer_0_7_65_reg_56381;
wire   [1:0] old_word_buffer_V_lo_79_fu_28744_p3;
wire   [1:0] old_word_buffer_V_lo_110_fu_28786_p3;
wire   [1:0] old_word_buffer_V_lo_111_fu_28828_p3;
wire   [1:0] old_word_buffer_V_lo_112_fu_28870_p3;
wire   [1:0] old_word_buffer_V_lo_113_fu_28912_p3;
wire   [1:0] old_word_buffer_V_lo_114_fu_28954_p3;
wire   [1:0] old_word_buffer_V_lo_116_fu_28995_p3;
wire   [1:0] old_word_buffer_1_0_52_fu_29002_p3;
wire   [1:0] old_word_buffer_1_0_53_fu_29008_p3;
wire   [1:0] old_word_buffer_1_0_54_fu_29015_p3;
wire   [1:0] old_word_buffer_1_0_55_fu_29021_p3;
wire   [1:0] old_word_buffer_1_0_56_fu_29028_p3;
wire   [1:0] old_word_buffer_1_0_57_fu_29034_p3;
wire   [1:0] old_word_buffer_1_0_58_fu_29041_p3;
wire   [1:0] old_word_buffer_1_0_59_fu_29047_p3;
wire   [1:0] p_word_buffer_1_1_1_fu_29058_p3;
wire   [1:0] word_buffer_V_load_1_27_fu_29066_p3;
wire   [1:0] word_buffer_V_load_1_28_fu_29073_p3;
wire   [1:0] word_buffer_V_load_1_29_fu_29079_p3;
wire   [1:0] word_buffer_V_load_1_30_fu_29085_p3;
wire   [1:0] word_buffer_V_load_1_31_fu_29091_p3;
wire   [1:0] word_buffer_V_load_1_32_fu_29097_p3;
wire   [1:0] word_buffer_V_load_1_33_fu_29103_p3;
wire   [1:0] word_buffer_V_load_1_34_fu_29109_p3;
wire   [1:0] old_word_buffer_V_lo_117_fu_29171_p3;
reg   [1:0] old_word_buffer_V_lo_117_reg_56555;
wire   [1:0] old_word_buffer_V_lo_119_fu_29206_p3;
reg   [1:0] old_word_buffer_V_lo_119_reg_56566;
wire   [1:0] old_word_buffer_V_lo_121_fu_29241_p3;
reg   [1:0] old_word_buffer_V_lo_121_reg_56577;
wire   [1:0] p_0362_0_i_1_1_fu_29283_p3;
reg   [1:0] p_0362_0_i_1_1_reg_56588;
wire   [1:0] word_buffer_V_load_1_35_fu_29297_p3;
wire   [1:0] word_buffer_V_load_1_36_fu_29310_p3;
wire   [1:0] word_buffer_V_load_1_37_fu_29322_p3;
wire   [1:0] word_buffer_V_load_1_38_fu_29334_p3;
wire   [1:0] old_word_buffer_V_lo_125_fu_29385_p3;
reg   [1:0] old_word_buffer_V_lo_125_reg_56627;
wire   [1:0] old_word_buffer_V_lo_127_fu_29413_p3;
reg   [1:0] old_word_buffer_V_lo_127_reg_56637;
wire   [1:0] old_word_buffer_V_lo_129_fu_29441_p3;
reg   [1:0] old_word_buffer_V_lo_129_reg_56647;
wire   [1:0] p_0362_0_i_1_2_fu_29476_p3;
reg   [1:0] p_0362_0_i_1_2_reg_56657;
wire   [1:0] word_buffer_V_load_1_39_fu_29497_p3;
wire   [1:0] word_buffer_V_load_1_40_fu_29516_p3;
wire   [1:0] word_buffer_V_load_1_41_fu_29534_p3;
wire   [1:0] word_buffer_V_load_1_42_fu_29552_p3;
wire   [1:0] old_word_buffer_V_lo_133_fu_29602_p3;
reg   [1:0] old_word_buffer_V_lo_133_reg_56699;
wire   [1:0] old_word_buffer_V_lo_135_fu_29623_p3;
reg   [1:0] old_word_buffer_V_lo_135_reg_56708;
wire   [1:0] old_word_buffer_V_lo_137_fu_29644_p3;
reg   [1:0] old_word_buffer_V_lo_137_reg_56717;
wire   [1:0] p_0362_0_i_1_3_fu_29672_p3;
reg   [1:0] p_0362_0_i_1_3_reg_56726;
wire   [1:0] word_buffer_V_load_1_43_fu_29700_p3;
wire   [1:0] word_buffer_V_load_1_44_fu_29725_p3;
wire   [1:0] word_buffer_V_load_1_45_fu_29749_p3;
wire   [1:0] word_buffer_V_load_1_46_fu_29773_p3;
wire   [0:0] brmerge34_fu_29779_p2;
reg   [0:0] brmerge34_reg_56771;
wire   [1:0] old_word_buffer_V_lo_141_fu_29817_p3;
reg   [1:0] old_word_buffer_V_lo_141_reg_56777;
wire   [1:0] old_word_buffer_V_lo_143_fu_29831_p3;
reg   [1:0] old_word_buffer_V_lo_143_reg_56785;
wire   [1:0] old_word_buffer_V_lo_145_fu_29845_p3;
reg   [1:0] old_word_buffer_V_lo_145_reg_56793;
wire   [1:0] p_0362_0_i_1_4_fu_29866_p3;
reg   [1:0] p_0362_0_i_1_4_reg_56801;
wire   [1:0] sel_tmp795_fu_29880_p3;
reg   [1:0] sel_tmp795_reg_56809;
wire   [1:0] sel_tmp799_fu_29893_p3;
reg   [1:0] sel_tmp799_reg_56814;
wire   [1:0] sel_tmp803_fu_29905_p3;
reg   [1:0] sel_tmp803_reg_56819;
wire   [1:0] sel_tmp807_fu_29917_p3;
reg   [1:0] sel_tmp807_reg_56824;
wire   [0:0] brmerge36_fu_29923_p2;
reg   [0:0] brmerge36_reg_56829;
wire   [0:0] sel_tmp810_fu_29927_p2;
reg   [0:0] sel_tmp810_reg_56834;
wire   [1:0] sel_tmp814_fu_29951_p3;
reg   [1:0] sel_tmp814_reg_56841;
reg   [1:0] old_word_buffer_1_6_105_reg_56846;
reg   [1:0] old_word_buffer_1_6_106_reg_56851;
wire   [1:0] old_word_buffer_V_lo_153_fu_29974_p3;
reg   [1:0] old_word_buffer_V_lo_153_reg_56856;
wire   [1:0] p_0362_0_i_1_5_fu_29988_p3;
reg   [1:0] p_0362_0_i_1_5_reg_56862;
wire   [1:0] sel_tmp822_fu_30002_p3;
reg   [1:0] sel_tmp822_reg_56868;
wire   [1:0] sel_tmp827_fu_30015_p3;
reg   [1:0] sel_tmp827_reg_56873;
wire   [1:0] sel_tmp832_fu_30027_p3;
reg   [1:0] sel_tmp832_reg_56878;
wire   [1:0] sel_tmp837_fu_30039_p3;
reg   [1:0] sel_tmp837_reg_56883;
wire   [0:0] brmerge38_fu_30045_p2;
reg   [0:0] brmerge38_reg_56888;
wire   [0:0] sel_tmp841_fu_30049_p2;
reg   [0:0] sel_tmp841_reg_56893;
wire   [1:0] sel_tmp847_fu_30086_p3;
reg   [1:0] sel_tmp847_reg_56900;
wire   [1:0] p_0362_0_i_1_6_fu_30097_p3;
wire   [1:0] tmp_221_fu_30125_p10;
reg   [1:0] tmp_221_reg_56910;
wire   [1:0] tmp_223_fu_30167_p10;
reg   [1:0] tmp_223_reg_56915;
wire   [1:0] tmp_225_fu_30209_p10;
reg   [1:0] tmp_225_reg_56920;
wire   [1:0] tmp_227_fu_30233_p10;
reg   [1:0] tmp_227_reg_56925;
wire   [1:0] old_word_buffer_V_lo_80_fu_30300_p3;
wire   [1:0] old_word_buffer_V_lo_81_fu_30360_p3;
wire   [1:0] old_word_buffer_V_lo_82_fu_30420_p3;
reg   [1:0] old_word_buffer_1_6_54_reg_56963;
wire   [0:0] sel_tmp874_fu_30450_p2;
reg   [0:0] sel_tmp874_reg_56968;
wire   [1:0] sel_tmp882_fu_30499_p3;
reg   [1:0] sel_tmp882_reg_56974;
wire   [1:0] old_word_buffer_V_lo_84_fu_30550_p3;
wire   [1:0] old_word_buffer_V_lo_85_fu_30600_p3;
wire   [1:0] old_word_buffer_V_lo_86_fu_30650_p3;
wire   [1:0] p_0133_0_i_1_2_fu_30739_p3;
reg   [1:0] p_0133_0_i_1_2_reg_57009;
wire   [1:0] old_word_buffer_V_lo_88_fu_30780_p3;
wire   [1:0] old_word_buffer_V_lo_89_fu_30820_p3;
wire   [1:0] old_word_buffer_V_lo_90_fu_30860_p3;
wire   [1:0] p_0133_0_i_1_3_fu_30939_p3;
reg   [1:0] p_0133_0_i_1_3_reg_57047;
wire   [1:0] old_word_buffer_V_lo_92_fu_30969_p3;
wire   [1:0] old_word_buffer_V_lo_93_fu_30999_p3;
wire   [1:0] old_word_buffer_V_lo_94_fu_31029_p3;
wire   [1:0] p_0133_0_i_1_4_fu_31097_p3;
reg   [1:0] p_0133_0_i_1_4_reg_57081;
wire   [1:0] old_word_buffer_V_lo_96_fu_31118_p3;
wire   [1:0] old_word_buffer_V_lo_97_fu_31138_p3;
wire   [1:0] old_word_buffer_V_lo_98_fu_31158_p3;
wire   [1:0] p_0133_0_i_1_5_fu_31210_p3;
reg   [1:0] p_0133_0_i_1_5_reg_57111;
wire   [1:0] old_word_buffer_V_lo_100_fu_31221_p3;
wire   [1:0] old_word_buffer_V_lo_101_fu_31228_p3;
wire   [1:0] old_word_buffer_V_lo_102_fu_31238_p3;
wire   [1:0] old_word_buffer_V_lo_103_fu_31245_p3;
wire   [1:0] old_word_buffer_V_lo_104_fu_31255_p3;
wire   [1:0] old_word_buffer_V_lo_105_fu_31262_p3;
wire   [1:0] old_word_buffer_V_lo_106_fu_31269_p3;
wire   [1:0] old_word_buffer_V_lo_107_fu_31274_p3;
wire   [1:0] p_0133_0_i_1_6_fu_31297_p3;
reg   [1:0] p_0133_0_i_1_6_reg_57159;
reg   [1:0] old_word_buffer_1_7_65_reg_57165;
wire   [1:0] p_0280_0_i_0_1_fu_32483_p3;
wire   [0:0] brmerge2_fu_32490_p2;
wire   [1:0] word_buffer_V_load_6_fu_32494_p3;
wire   [1:0] old_word_buffer_V_lo_38_fu_32522_p3;
wire   [1:0] old_word_buffer_V_lo_40_fu_32551_p3;
wire   [1:0] old_word_buffer_V_lo_42_fu_32580_p3;
wire   [1:0] old_word_buffer_V_lo_44_fu_32609_p3;
wire   [1:0] p_0280_0_i_0_2_fu_32653_p3;
wire   [0:0] brmerge4_fu_32661_p2;
wire   [1:0] old_word_buffer_V_lo_46_fu_32682_p3;
wire   [1:0] old_word_buffer_V_lo_48_fu_32705_p3;
wire   [1:0] old_word_buffer_V_lo_50_fu_32728_p3;
wire   [1:0] old_word_buffer_V_lo_52_fu_32751_p3;
wire   [1:0] p_0280_0_i_0_3_fu_32803_p3;
wire   [0:0] brmerge6_fu_32811_p2;
wire   [1:0] old_word_buffer_V_lo_54_fu_32826_p3;
wire   [1:0] old_word_buffer_V_lo_56_fu_32843_p3;
wire   [1:0] old_word_buffer_V_lo_58_fu_32860_p3;
wire   [1:0] old_word_buffer_V_lo_60_fu_32877_p3;
wire   [1:0] p_0280_0_i_0_4_fu_32936_p3;
wire   [0:0] brmerge8_fu_32943_p2;
wire   [1:0] old_word_buffer_V_lo_62_fu_32952_p3;
wire   [1:0] old_word_buffer_V_lo_64_fu_32963_p3;
wire   [1:0] old_word_buffer_V_lo_66_fu_32974_p3;
wire   [1:0] old_word_buffer_V_lo_68_fu_32985_p3;
wire   [1:0] p_0280_0_i_0_5_fu_33115_p3;
wire   [0:0] brmerge10_fu_33122_p2;
wire   [1:0] old_word_buffer_V_lo_69_fu_33126_p3;
wire   [1:0] old_word_buffer_V_lo_70_fu_33131_p3;
wire   [1:0] old_word_buffer_V_lo_71_fu_33136_p3;
wire   [1:0] old_word_buffer_V_lo_72_fu_33141_p3;
wire   [1:0] old_word_buffer_V_lo_73_fu_33146_p3;
wire   [1:0] old_word_buffer_V_lo_74_fu_33151_p3;
wire   [1:0] old_word_buffer_V_lo_75_fu_33156_p3;
wire   [1:0] old_word_buffer_V_lo_76_fu_33161_p3;
wire   [1:0] old_word_buffer_V_lo_78_fu_33166_p3;
wire   [1:0] p_0280_0_i_0_6_fu_33294_p3;
wire   [0:0] brmerge12_fu_33301_p2;
wire   [1:0] tmp_191_fu_33305_p10;
wire   [1:0] tmp_192_fu_33318_p10;
wire   [1:0] tmp_193_fu_33331_p10;
wire   [1:0] tmp_194_fu_33344_p10;
wire   [1:0] tmp_195_fu_33357_p10;
wire   [1:0] tmp_196_fu_33370_p10;
wire   [1:0] tmp_197_fu_33383_p10;
wire   [1:0] tmp_198_fu_33396_p10;
wire   [1:0] line_buffer_0_7_2_fu_33427_p3;
reg   [1:0] line_buffer_0_7_2_reg_57500;
wire   [1:0] line_buffer_0_7_2_9_fu_33453_p3;
reg   [1:0] line_buffer_0_7_2_9_reg_57505;
wire   [1:0] tmp_202_fu_33464_p10;
wire   [1:0] tmp_204_fu_33481_p10;
wire   [1:0] tmp_206_fu_33498_p10;
wire   [1:0] tmp_208_fu_33515_p10;
wire   [0:0] brmerge27_fu_33529_p2;
wire   [1:0] tmp_209_fu_33536_p10;
wire   [1:0] p_word_buffer_V_load_s_fu_33551_p3;
wire   [1:0] p_0133_0_i_0_1_fu_33586_p3;
reg   [1:0] p_0133_0_i_0_1_reg_57544;
wire   [1:0] word_buffer_V_load_2_fu_33594_p3;
wire   [1:0] word_buffer_V_load_2_1_fu_33599_p3;
wire   [1:0] word_buffer_V_load_2_2_fu_33604_p3;
wire   [1:0] word_buffer_V_load_2_3_fu_33609_p3;
wire   [1:0] word_buffer_V_load_2_4_fu_33614_p3;
wire   [1:0] word_buffer_V_load_2_5_fu_33619_p3;
wire   [1:0] word_buffer_V_load_2_6_fu_33624_p3;
wire   [1:0] word_buffer_V_load_2_7_fu_33629_p3;
wire   [1:0] p_0196_0_i_0_2_fu_33634_p3;
wire   [1:0] word_buffer_V_load_5_fu_33640_p3;
wire   [0:0] brmerge17_fu_33645_p2;
wire   [1:0] word_buffer_V_load_2_8_fu_33654_p3;
wire   [1:0] word_buffer_V_load_2_9_fu_33665_p3;
wire   [1:0] word_buffer_V_load_2_95_fu_33676_p3;
wire   [1:0] word_buffer_V_load_2_10_fu_33687_p3;
wire   [1:0] word_buffer_V_load_2_11_fu_33698_p3;
wire   [1:0] word_buffer_V_load_2_12_fu_33709_p3;
wire   [1:0] word_buffer_V_load_2_13_fu_33720_p3;
wire   [1:0] word_buffer_V_load_2_14_fu_33731_p3;
wire   [1:0] p_0196_0_i_0_3_fu_33743_p3;
wire   [0:0] brmerge19_fu_33749_p2;
wire   [1:0] word_buffer_V_load_2_15_fu_33764_p3;
wire   [1:0] word_buffer_V_load_2_16_fu_33781_p3;
wire   [1:0] word_buffer_V_load_2_17_fu_33798_p3;
wire   [1:0] word_buffer_V_load_2_18_fu_33815_p3;
wire   [1:0] word_buffer_V_load_2_19_fu_33832_p3;
wire   [1:0] word_buffer_V_load_2_20_fu_33849_p3;
wire   [1:0] word_buffer_V_load_2_21_fu_33866_p3;
wire   [1:0] word_buffer_V_load_2_22_fu_33883_p3;
wire   [1:0] p_0196_0_i_0_4_fu_33901_p3;
wire   [0:0] brmerge21_fu_33907_p2;
wire   [1:0] word_buffer_V_load_2_23_fu_33928_p3;
wire   [1:0] word_buffer_V_load_2_24_fu_33951_p3;
wire   [1:0] word_buffer_V_load_2_25_fu_33974_p3;
wire   [1:0] word_buffer_V_load_2_26_fu_33997_p3;
wire   [1:0] word_buffer_V_load_2_27_fu_34020_p3;
wire   [1:0] word_buffer_V_load_2_28_fu_34043_p3;
wire   [1:0] word_buffer_V_load_2_29_fu_34066_p3;
wire   [1:0] word_buffer_V_load_2_30_fu_34089_p3;
wire   [1:0] p_0196_0_i_0_5_fu_34113_p3;
wire   [0:0] brmerge23_fu_34119_p2;
wire   [1:0] word_buffer_V_load_2_31_fu_34146_p3;
wire   [1:0] word_buffer_V_load_2_32_fu_34175_p3;
wire   [1:0] word_buffer_V_load_2_33_fu_34204_p3;
wire   [1:0] word_buffer_V_load_2_34_fu_34233_p3;
wire   [1:0] word_buffer_V_load_2_35_fu_34262_p3;
wire   [1:0] word_buffer_V_load_2_36_fu_34291_p3;
wire   [1:0] word_buffer_V_load_2_37_fu_34320_p3;
wire   [1:0] word_buffer_V_load_2_38_fu_34349_p3;
wire   [1:0] p_0196_0_i_0_6_fu_34379_p3;
wire   [0:0] brmerge25_fu_34385_p2;
wire   [1:0] old_word_buffer_V_lo_29_fu_34389_p3;
wire   [1:0] word_buffer_V_load_2_39_fu_34424_p3;
wire   [1:0] word_buffer_V_load_2_40_fu_34459_p3;
wire   [1:0] word_buffer_V_load_2_41_fu_34494_p3;
wire   [1:0] word_buffer_V_load_2_42_fu_34529_p3;
wire   [1:0] word_buffer_V_load_2_43_fu_34564_p3;
wire   [1:0] word_buffer_V_load_2_44_fu_34599_p3;
wire   [1:0] word_buffer_V_load_2_45_fu_34634_p3;
wire   [1:0] word_buffer_V_load_2_46_fu_34669_p3;
wire   [1:0] p_0196_0_i_0_7_fu_34705_p3;
wire   [1:0] storemerge5_fu_34711_p3;
wire   [1:0] p_0168_0_i_0_7_1_fu_34717_p3;
wire   [1:0] storemerge6_fu_34723_p3;
wire   [1:0] p_0168_0_i_0_7_3_fu_34729_p3;
wire   [1:0] storemerge7_fu_34735_p3;
wire   [1:0] p_0168_0_i_0_7_5_fu_34741_p3;
wire   [1:0] storemerge8_fu_34747_p3;
wire   [1:0] p_0168_0_i_0_7_7_fu_34753_p3;
wire   [1:0] p_0133_0_i_0_7_fu_34763_p3;
wire   [1:0] p_0280_0_i_1_1_fu_34779_p3;
wire   [0:0] brmerge29_fu_34786_p2;
wire   [1:0] word_buffer_V_load_6_1_fu_34790_p3;
wire   [1:0] old_word_buffer_V_lo_118_fu_34818_p3;
wire   [1:0] old_word_buffer_V_lo_120_fu_34847_p3;
wire   [1:0] old_word_buffer_V_lo_122_fu_34876_p3;
wire   [1:0] old_word_buffer_V_lo_124_fu_34905_p3;
wire   [1:0] p_0280_0_i_1_2_fu_34949_p3;
wire   [0:0] brmerge31_fu_34957_p2;
wire   [1:0] old_word_buffer_V_lo_126_fu_34978_p3;
wire   [1:0] old_word_buffer_V_lo_128_fu_35001_p3;
wire   [1:0] old_word_buffer_V_lo_130_fu_35024_p3;
wire   [1:0] old_word_buffer_V_lo_132_fu_35047_p3;
wire   [1:0] p_0280_0_i_1_3_fu_35099_p3;
wire   [0:0] brmerge33_fu_35107_p2;
wire   [1:0] old_word_buffer_V_lo_134_fu_35122_p3;
wire   [1:0] old_word_buffer_V_lo_136_fu_35139_p3;
wire   [1:0] old_word_buffer_V_lo_138_fu_35156_p3;
wire   [1:0] old_word_buffer_V_lo_140_fu_35173_p3;
wire   [1:0] p_0280_0_i_1_4_fu_35232_p3;
wire   [0:0] brmerge35_fu_35239_p2;
wire   [1:0] old_word_buffer_V_lo_142_fu_35248_p3;
wire   [1:0] old_word_buffer_V_lo_144_fu_35259_p3;
wire   [1:0] old_word_buffer_V_lo_146_fu_35270_p3;
wire   [1:0] old_word_buffer_V_lo_148_fu_35281_p3;
wire   [1:0] p_0280_0_i_1_5_fu_35411_p3;
wire   [0:0] brmerge37_fu_35418_p2;
wire   [1:0] old_word_buffer_V_lo_149_fu_35422_p3;
wire   [1:0] old_word_buffer_V_lo_150_fu_35427_p3;
wire   [1:0] old_word_buffer_V_lo_151_fu_35432_p3;
wire   [1:0] old_word_buffer_V_lo_152_fu_35437_p3;
wire   [1:0] old_word_buffer_V_lo_154_fu_35442_p3;
wire   [1:0] old_word_buffer_V_lo_155_fu_35447_p3;
wire   [1:0] old_word_buffer_V_lo_156_fu_35452_p3;
wire   [1:0] old_word_buffer_V_lo_158_fu_35457_p3;
wire   [1:0] p_0280_0_i_1_6_fu_35615_p3;
wire   [0:0] brmerge39_fu_35622_p2;
wire   [1:0] tmp_211_fu_35626_p10;
wire   [1:0] tmp_212_fu_35639_p10;
wire   [1:0] tmp_213_fu_35652_p10;
wire   [1:0] tmp_214_fu_35665_p10;
wire   [1:0] tmp_215_fu_35678_p10;
wire   [1:0] tmp_216_fu_35691_p10;
wire   [1:0] tmp_217_fu_35704_p10;
wire   [1:0] tmp_218_fu_35717_p10;
wire   [1:0] line_buffer_1_7_2_fu_35744_p3;
reg   [1:0] line_buffer_1_7_2_reg_58459;
wire   [1:0] line_buffer_1_7_2_9_fu_35766_p3;
reg   [1:0] line_buffer_1_7_2_9_reg_58464;
wire   [1:0] tmp_222_fu_35777_p10;
wire   [1:0] tmp_224_fu_35794_p10;
wire   [1:0] tmp_226_fu_35811_p10;
wire   [1:0] tmp_228_fu_35828_p10;
wire   [1:0] tmp_229_fu_35845_p10;
wire   [1:0] p_word_buffer_V_load_1_fu_35860_p3;
wire   [1:0] p_0133_0_i_1_1_fu_35895_p3;
reg   [1:0] p_0133_0_i_1_1_reg_58499;
wire   [1:0] word_buffer_V_load_2_47_fu_35903_p3;
wire   [1:0] word_buffer_V_load_2_48_fu_35908_p3;
wire   [1:0] word_buffer_V_load_2_49_fu_35913_p3;
wire   [1:0] word_buffer_V_load_2_50_fu_35918_p3;
wire   [1:0] word_buffer_V_load_2_51_fu_35923_p3;
wire   [1:0] word_buffer_V_load_2_52_fu_35928_p3;
wire   [1:0] word_buffer_V_load_2_53_fu_35933_p3;
wire   [1:0] word_buffer_V_load_2_54_fu_35938_p3;
wire   [1:0] p_0196_0_i_1_2_fu_35943_p3;
wire   [1:0] word_buffer_V_load_5_1_fu_35949_p3;
wire   [0:0] brmerge44_fu_35954_p2;
wire   [1:0] word_buffer_V_load_2_55_fu_35963_p3;
wire   [1:0] word_buffer_V_load_2_56_fu_35974_p3;
wire   [1:0] word_buffer_V_load_2_57_fu_35985_p3;
wire   [1:0] word_buffer_V_load_2_58_fu_35996_p3;
wire   [1:0] word_buffer_V_load_2_59_fu_36007_p3;
wire   [1:0] word_buffer_V_load_2_60_fu_36018_p3;
wire   [1:0] word_buffer_V_load_2_61_fu_36029_p3;
wire   [1:0] word_buffer_V_load_2_62_fu_36040_p3;
wire   [1:0] p_0196_0_i_1_3_fu_36052_p3;
wire   [0:0] brmerge46_fu_36058_p2;
wire   [1:0] word_buffer_V_load_2_63_fu_36073_p3;
wire   [1:0] word_buffer_V_load_2_64_fu_36090_p3;
wire   [1:0] word_buffer_V_load_2_65_fu_36107_p3;
wire   [1:0] word_buffer_V_load_2_66_fu_36124_p3;
wire   [1:0] word_buffer_V_load_2_67_fu_36141_p3;
wire   [1:0] word_buffer_V_load_2_68_fu_36158_p3;
wire   [1:0] word_buffer_V_load_2_69_fu_36175_p3;
wire   [1:0] word_buffer_V_load_2_70_fu_36192_p3;
wire   [1:0] p_0196_0_i_1_4_fu_36210_p3;
wire   [0:0] brmerge48_fu_36216_p2;
wire   [1:0] word_buffer_V_load_2_71_fu_36237_p3;
wire   [1:0] word_buffer_V_load_2_72_fu_36260_p3;
wire   [1:0] word_buffer_V_load_2_73_fu_36283_p3;
wire   [1:0] word_buffer_V_load_2_74_fu_36306_p3;
wire   [1:0] word_buffer_V_load_2_75_fu_36329_p3;
wire   [1:0] word_buffer_V_load_2_76_fu_36352_p3;
wire   [1:0] word_buffer_V_load_2_77_fu_36375_p3;
wire   [1:0] word_buffer_V_load_2_78_fu_36398_p3;
wire   [1:0] p_0196_0_i_1_5_fu_36422_p3;
wire   [0:0] brmerge50_fu_36428_p2;
wire   [1:0] word_buffer_V_load_2_79_fu_36455_p3;
wire   [1:0] word_buffer_V_load_2_80_fu_36484_p3;
wire   [1:0] word_buffer_V_load_2_81_fu_36513_p3;
wire   [1:0] word_buffer_V_load_2_82_fu_36542_p3;
wire   [1:0] word_buffer_V_load_2_83_fu_36571_p3;
wire   [1:0] word_buffer_V_load_2_84_fu_36600_p3;
wire   [1:0] word_buffer_V_load_2_85_fu_36629_p3;
wire   [1:0] word_buffer_V_load_2_86_fu_36658_p3;
wire   [1:0] p_0196_0_i_1_6_fu_36688_p3;
wire   [0:0] brmerge52_fu_36694_p2;
wire   [1:0] old_word_buffer_V_lo_109_fu_36698_p3;
wire   [1:0] word_buffer_V_load_2_87_fu_36733_p3;
wire   [1:0] word_buffer_V_load_2_88_fu_36768_p3;
wire   [1:0] word_buffer_V_load_2_89_fu_36803_p3;
wire   [1:0] word_buffer_V_load_2_90_fu_36838_p3;
wire   [1:0] word_buffer_V_load_2_91_fu_36873_p3;
wire   [1:0] word_buffer_V_load_2_92_fu_36908_p3;
wire   [1:0] word_buffer_V_load_2_93_fu_36943_p3;
wire   [1:0] word_buffer_V_load_2_94_fu_36978_p3;
wire   [1:0] p_0196_0_i_1_7_fu_37014_p3;
wire   [1:0] storemerge1_fu_37020_p3;
wire   [1:0] p_0168_0_i_1_7_1_fu_37026_p3;
wire   [1:0] storemerge2_fu_37032_p3;
wire   [1:0] p_0168_0_i_1_7_3_fu_37038_p3;
wire   [1:0] storemerge3_fu_37044_p3;
wire   [1:0] p_0168_0_i_1_7_5_fu_37050_p3;
wire   [1:0] storemerge4_fu_37056_p3;
wire   [1:0] p_0168_0_i_1_7_7_fu_37062_p3;
wire   [1:0] p_0133_0_i_1_7_fu_37072_p3;
wire   [0:0] brmerge15_fu_37801_p2;
wire   [0:0] brmerge42_fu_38557_p2;
wire   [6:0] tmp_1531_fu_38639_p1;
reg   [6:0] tmp_1531_reg_59098;
reg   [4:0] fixed_buffer_0_V_ad_1_reg_59103;
wire   [5:0] tmp669_fu_40688_p2;
reg   [5:0] tmp669_reg_59109;
reg   [4:0] fixed_buffer_1_V_ad_1_reg_59114;
wire   [5:0] tmp670_fu_40702_p2;
reg   [5:0] tmp670_reg_59120;
reg   [4:0] fixed_buffer_2_V_ad_1_reg_59125;
wire   [5:0] tmp671_fu_40716_p2;
reg   [5:0] tmp671_reg_59131;
reg   [4:0] fixed_buffer_3_V_ad_1_reg_59136;
wire   [5:0] tmp672_fu_40730_p2;
reg   [5:0] tmp672_reg_59142;
reg   [4:0] fixed_buffer_4_V_ad_1_reg_59147;
wire   [5:0] tmp673_fu_40744_p2;
reg   [5:0] tmp673_reg_59153;
reg   [4:0] fixed_buffer_5_V_ad_1_reg_59158;
wire   [5:0] tmp674_fu_40758_p2;
reg   [5:0] tmp674_reg_59164;
reg   [4:0] fixed_buffer_6_V_ad_1_reg_59169;
wire   [5:0] tmp675_fu_40772_p2;
reg   [5:0] tmp675_reg_59175;
reg   [4:0] fixed_buffer_7_V_ad_1_reg_59180;
wire   [5:0] tmp676_fu_40786_p2;
reg   [5:0] tmp676_reg_59186;
reg   [4:0] fixed_buffer_8_V_ad_1_reg_59191;
wire   [5:0] tmp677_fu_40800_p2;
reg   [5:0] tmp677_reg_59197;
reg   [4:0] fixed_buffer_9_V_ad_1_reg_59202;
wire   [5:0] tmp678_fu_40814_p2;
reg   [5:0] tmp678_reg_59208;
reg   [4:0] fixed_buffer_10_V_a_1_reg_59213;
wire   [5:0] tmp679_fu_40828_p2;
reg   [5:0] tmp679_reg_59219;
reg   [4:0] fixed_buffer_11_V_a_1_reg_59224;
wire   [5:0] tmp680_fu_40842_p2;
reg   [5:0] tmp680_reg_59230;
reg   [4:0] fixed_buffer_12_V_a_1_reg_59235;
wire   [5:0] tmp681_fu_40856_p2;
reg   [5:0] tmp681_reg_59241;
reg   [4:0] fixed_buffer_13_V_a_1_reg_59246;
wire   [5:0] tmp682_fu_40870_p2;
reg   [5:0] tmp682_reg_59252;
reg   [4:0] fixed_buffer_14_V_a_1_reg_59257;
wire   [5:0] tmp683_fu_40884_p2;
reg   [5:0] tmp683_reg_59263;
reg   [4:0] fixed_buffer_15_V_a_1_reg_59268;
wire   [5:0] tmp684_fu_40898_p2;
reg   [5:0] tmp684_reg_59274;
reg   [4:0] fixed_buffer_16_V_a_1_reg_59279;
wire   [5:0] tmp685_fu_40912_p2;
reg   [5:0] tmp685_reg_59285;
reg   [4:0] fixed_buffer_17_V_a_1_reg_59290;
wire   [5:0] tmp686_fu_40926_p2;
reg   [5:0] tmp686_reg_59296;
reg   [4:0] fixed_buffer_18_V_a_1_reg_59301;
wire   [5:0] tmp687_fu_40940_p2;
reg   [5:0] tmp687_reg_59307;
reg   [4:0] fixed_buffer_19_V_a_1_reg_59312;
wire   [5:0] tmp688_fu_40954_p2;
reg   [5:0] tmp688_reg_59318;
reg   [4:0] fixed_buffer_20_V_a_1_reg_59323;
wire   [5:0] tmp689_fu_40968_p2;
reg   [5:0] tmp689_reg_59329;
reg   [4:0] fixed_buffer_21_V_a_1_reg_59334;
wire   [5:0] tmp690_fu_40982_p2;
reg   [5:0] tmp690_reg_59340;
reg   [4:0] fixed_buffer_22_V_a_1_reg_59345;
wire   [5:0] tmp691_fu_40996_p2;
reg   [5:0] tmp691_reg_59351;
reg   [4:0] fixed_buffer_23_V_a_1_reg_59356;
wire   [5:0] tmp692_fu_41010_p2;
reg   [5:0] tmp692_reg_59362;
reg   [4:0] fixed_buffer_24_V_a_1_reg_59367;
wire   [5:0] tmp693_fu_41024_p2;
reg   [5:0] tmp693_reg_59373;
reg   [4:0] fixed_buffer_25_V_a_1_reg_59378;
wire   [5:0] tmp694_fu_41038_p2;
reg   [5:0] tmp694_reg_59384;
reg   [4:0] fixed_buffer_26_V_a_1_reg_59389;
wire   [5:0] tmp695_fu_41052_p2;
reg   [5:0] tmp695_reg_59395;
reg   [4:0] fixed_buffer_27_V_a_1_reg_59400;
wire   [5:0] tmp696_fu_41066_p2;
reg   [5:0] tmp696_reg_59406;
reg   [4:0] fixed_buffer_28_V_a_1_reg_59411;
wire   [5:0] tmp697_fu_41080_p2;
reg   [5:0] tmp697_reg_59417;
reg   [4:0] fixed_buffer_29_V_a_1_reg_59422;
wire   [5:0] tmp698_fu_41094_p2;
reg   [5:0] tmp698_reg_59428;
reg   [4:0] fixed_buffer_30_V_a_1_reg_59433;
wire   [5:0] tmp699_fu_41108_p2;
reg   [5:0] tmp699_reg_59439;
reg   [4:0] fixed_buffer_31_V_a_1_reg_59444;
wire   [5:0] tmp700_fu_41122_p2;
reg   [5:0] tmp700_reg_59450;
reg   [4:0] fixed_buffer_32_V_a_1_reg_59455;
wire   [5:0] tmp701_fu_41136_p2;
reg   [5:0] tmp701_reg_59461;
reg   [4:0] fixed_buffer_33_V_a_1_reg_59466;
wire   [5:0] tmp702_fu_41150_p2;
reg   [5:0] tmp702_reg_59472;
reg   [4:0] fixed_buffer_34_V_a_1_reg_59477;
wire   [5:0] tmp703_fu_41164_p2;
reg   [5:0] tmp703_reg_59483;
reg   [4:0] fixed_buffer_35_V_a_1_reg_59488;
wire   [5:0] tmp704_fu_41178_p2;
reg   [5:0] tmp704_reg_59494;
reg   [4:0] fixed_buffer_36_V_a_1_reg_59499;
wire   [5:0] tmp705_fu_41192_p2;
reg   [5:0] tmp705_reg_59505;
reg   [4:0] fixed_buffer_37_V_a_1_reg_59510;
wire   [5:0] tmp706_fu_41206_p2;
reg   [5:0] tmp706_reg_59516;
reg   [4:0] fixed_buffer_38_V_a_1_reg_59521;
wire   [5:0] tmp707_fu_41220_p2;
reg   [5:0] tmp707_reg_59527;
reg   [4:0] fixed_buffer_39_V_a_1_reg_59532;
wire   [5:0] tmp708_fu_41234_p2;
reg   [5:0] tmp708_reg_59538;
reg   [4:0] fixed_buffer_40_V_a_1_reg_59543;
wire   [5:0] tmp709_fu_41248_p2;
reg   [5:0] tmp709_reg_59549;
reg   [4:0] fixed_buffer_41_V_a_1_reg_59554;
wire   [5:0] tmp710_fu_41262_p2;
reg   [5:0] tmp710_reg_59560;
reg   [4:0] fixed_buffer_42_V_a_1_reg_59565;
wire   [5:0] tmp711_fu_41276_p2;
reg   [5:0] tmp711_reg_59571;
reg   [4:0] fixed_buffer_43_V_a_1_reg_59576;
wire   [5:0] tmp712_fu_41290_p2;
reg   [5:0] tmp712_reg_59582;
reg   [4:0] fixed_buffer_44_V_a_1_reg_59587;
wire   [5:0] tmp713_fu_41304_p2;
reg   [5:0] tmp713_reg_59593;
reg   [4:0] fixed_buffer_45_V_a_1_reg_59598;
wire   [5:0] tmp714_fu_41318_p2;
reg   [5:0] tmp714_reg_59604;
reg   [4:0] fixed_buffer_46_V_a_1_reg_59609;
wire   [5:0] tmp715_fu_41332_p2;
reg   [5:0] tmp715_reg_59615;
reg   [4:0] fixed_buffer_47_V_a_1_reg_59620;
wire   [5:0] tmp716_fu_41346_p2;
reg   [5:0] tmp716_reg_59626;
reg   [4:0] fixed_buffer_48_V_a_1_reg_59631;
wire   [5:0] tmp717_fu_41360_p2;
reg   [5:0] tmp717_reg_59637;
reg   [4:0] fixed_buffer_49_V_a_1_reg_59642;
wire   [5:0] tmp718_fu_41374_p2;
reg   [5:0] tmp718_reg_59648;
reg   [4:0] fixed_buffer_50_V_a_1_reg_59653;
wire   [5:0] tmp719_fu_41388_p2;
reg   [5:0] tmp719_reg_59659;
reg   [4:0] fixed_buffer_51_V_a_1_reg_59664;
wire   [5:0] tmp720_fu_41402_p2;
reg   [5:0] tmp720_reg_59670;
reg   [4:0] fixed_buffer_52_V_a_1_reg_59675;
wire   [5:0] tmp721_fu_41416_p2;
reg   [5:0] tmp721_reg_59681;
reg   [4:0] fixed_buffer_53_V_a_1_reg_59686;
wire   [5:0] tmp722_fu_41430_p2;
reg   [5:0] tmp722_reg_59692;
reg   [4:0] fixed_buffer_54_V_a_1_reg_59697;
wire   [5:0] tmp723_fu_41444_p2;
reg   [5:0] tmp723_reg_59703;
reg   [4:0] fixed_buffer_55_V_a_1_reg_59708;
wire   [5:0] tmp724_fu_41458_p2;
reg   [5:0] tmp724_reg_59714;
reg   [4:0] fixed_buffer_56_V_a_1_reg_59719;
wire   [5:0] tmp725_fu_41472_p2;
reg   [5:0] tmp725_reg_59725;
reg   [4:0] fixed_buffer_57_V_a_1_reg_59730;
wire   [5:0] tmp726_fu_41486_p2;
reg   [5:0] tmp726_reg_59736;
reg   [4:0] fixed_buffer_58_V_a_1_reg_59741;
wire   [5:0] tmp727_fu_41500_p2;
reg   [5:0] tmp727_reg_59747;
reg   [4:0] fixed_buffer_59_V_a_1_reg_59752;
wire   [5:0] tmp728_fu_41514_p2;
reg   [5:0] tmp728_reg_59758;
reg   [4:0] fixed_buffer_60_V_a_1_reg_59763;
wire   [5:0] tmp729_fu_41528_p2;
reg   [5:0] tmp729_reg_59769;
reg   [4:0] fixed_buffer_61_V_a_1_reg_59774;
wire   [5:0] tmp730_fu_41542_p2;
reg   [5:0] tmp730_reg_59780;
reg   [4:0] fixed_buffer_62_V_a_1_reg_59785;
wire   [5:0] tmp731_fu_41556_p2;
reg   [5:0] tmp731_reg_59791;
reg   [4:0] fixed_buffer_63_V_a_1_reg_59796;
wire   [5:0] tmp732_fu_41570_p2;
reg   [5:0] tmp732_reg_59802;
wire   [9:0] p_V_fu_42216_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] exitcond4_fu_42221_p2;
wire    ap_CS_fsm_state12;
wire   [4:0] w_V_fu_42226_p2;
reg   [4:0] w_V_reg_59816;
reg   [4:0] fixed_buffer_0_V_ad_2_reg_59821;
reg   [4:0] fixed_buffer_1_V_ad_2_reg_59826;
reg   [4:0] fixed_buffer_2_V_ad_2_reg_59831;
reg   [4:0] fixed_buffer_3_V_ad_2_reg_59836;
reg   [4:0] fixed_buffer_4_V_ad_2_reg_59841;
reg   [4:0] fixed_buffer_5_V_ad_2_reg_59846;
reg   [4:0] fixed_buffer_6_V_ad_2_reg_59851;
reg   [4:0] fixed_buffer_7_V_ad_2_reg_59856;
reg   [4:0] fixed_buffer_8_V_ad_2_reg_59861;
reg   [4:0] fixed_buffer_9_V_ad_2_reg_59866;
reg   [4:0] fixed_buffer_10_V_a_2_reg_59871;
reg   [4:0] fixed_buffer_11_V_a_2_reg_59876;
reg   [4:0] fixed_buffer_12_V_a_2_reg_59881;
reg   [4:0] fixed_buffer_13_V_a_2_reg_59886;
reg   [4:0] fixed_buffer_14_V_a_2_reg_59891;
reg   [4:0] fixed_buffer_15_V_a_2_reg_59896;
reg   [4:0] fixed_buffer_16_V_a_2_reg_59901;
reg   [4:0] fixed_buffer_17_V_a_2_reg_59906;
reg   [4:0] fixed_buffer_18_V_a_2_reg_59911;
reg   [4:0] fixed_buffer_19_V_a_2_reg_59916;
reg   [4:0] fixed_buffer_20_V_a_2_reg_59921;
reg   [4:0] fixed_buffer_21_V_a_2_reg_59926;
reg   [4:0] fixed_buffer_22_V_a_2_reg_59931;
reg   [4:0] fixed_buffer_23_V_a_2_reg_59936;
reg   [4:0] fixed_buffer_24_V_a_2_reg_59941;
reg   [4:0] fixed_buffer_25_V_a_2_reg_59946;
reg   [4:0] fixed_buffer_26_V_a_2_reg_59951;
reg   [4:0] fixed_buffer_27_V_a_2_reg_59956;
reg   [4:0] fixed_buffer_28_V_a_2_reg_59961;
reg   [4:0] fixed_buffer_29_V_a_2_reg_59966;
reg   [4:0] fixed_buffer_30_V_a_2_reg_59971;
reg   [4:0] fixed_buffer_31_V_a_2_reg_59976;
reg   [4:0] fixed_buffer_32_V_a_2_reg_59981;
reg   [4:0] fixed_buffer_33_V_a_2_reg_59986;
reg   [4:0] fixed_buffer_34_V_a_2_reg_59991;
reg   [4:0] fixed_buffer_35_V_a_2_reg_59996;
reg   [4:0] fixed_buffer_36_V_a_2_reg_60001;
reg   [4:0] fixed_buffer_37_V_a_2_reg_60006;
reg   [4:0] fixed_buffer_38_V_a_2_reg_60011;
reg   [4:0] fixed_buffer_39_V_a_2_reg_60016;
reg   [4:0] fixed_buffer_40_V_a_2_reg_60021;
reg   [4:0] fixed_buffer_41_V_a_2_reg_60026;
reg   [4:0] fixed_buffer_42_V_a_2_reg_60031;
reg   [4:0] fixed_buffer_43_V_a_2_reg_60036;
reg   [4:0] fixed_buffer_44_V_a_2_reg_60041;
reg   [4:0] fixed_buffer_45_V_a_2_reg_60046;
reg   [4:0] fixed_buffer_46_V_a_2_reg_60051;
reg   [4:0] fixed_buffer_47_V_a_2_reg_60056;
reg   [4:0] fixed_buffer_48_V_a_2_reg_60061;
reg   [4:0] fixed_buffer_49_V_a_2_reg_60066;
reg   [4:0] fixed_buffer_50_V_a_2_reg_60071;
reg   [4:0] fixed_buffer_51_V_a_2_reg_60076;
reg   [4:0] fixed_buffer_52_V_a_2_reg_60081;
reg   [4:0] fixed_buffer_53_V_a_2_reg_60086;
reg   [4:0] fixed_buffer_54_V_a_2_reg_60091;
reg   [4:0] fixed_buffer_55_V_a_2_reg_60096;
reg   [4:0] fixed_buffer_56_V_a_2_reg_60101;
reg   [4:0] fixed_buffer_57_V_a_2_reg_60106;
reg   [4:0] fixed_buffer_58_V_a_2_reg_60111;
reg   [4:0] fixed_buffer_59_V_a_2_reg_60116;
reg   [4:0] fixed_buffer_60_V_a_2_reg_60121;
reg   [4:0] fixed_buffer_61_V_a_2_reg_60126;
reg   [4:0] fixed_buffer_62_V_a_2_reg_60131;
reg   [4:0] fixed_buffer_63_V_a_2_reg_60136;
wire   [0:0] r_V_16_fu_42300_p1;
reg   [0:0] r_V_16_reg_60147;
wire   [4:0] pool_width_V_fu_42329_p2;
reg   [4:0] pool_width_V_reg_60154;
wire   [15:0] tmp_120_fu_45592_p2;
reg   [15:0] tmp_120_reg_60174;
wire   [0:0] tmp_121_fu_42338_p2;
reg   [0:0] tmp_121_reg_60179;
wire   [0:0] tmp_122_fu_42343_p2;
reg   [0:0] tmp_122_reg_60183;
wire   [0:0] tmp_123_fu_42348_p2;
reg   [0:0] tmp_123_reg_60187;
reg   [0:0] o_bank_idx_V_1_reg_60191;
wire   [15:0] o_bank_offset_V_3_fu_42369_p1;
reg   [15:0] o_bank_offset_V_3_reg_60196;
wire   [4:0] tmp_307_4_fu_42449_p2;
reg   [4:0] tmp_307_4_reg_60201;
wire   [4:0] tmp_307_5_fu_42458_p2;
reg   [4:0] tmp_307_5_reg_60206;
wire   [4:0] tmp_307_6_fu_42467_p2;
reg   [4:0] tmp_307_6_reg_60211;
wire   [4:0] tmp_307_7_fu_42476_p2;
reg   [4:0] tmp_307_7_reg_60216;
wire   [4:0] tmp_307_8_fu_42485_p2;
reg   [4:0] tmp_307_8_reg_60221;
wire   [4:0] tmp_307_9_fu_42494_p2;
reg   [4:0] tmp_307_9_reg_60226;
wire   [4:0] tmp_307_s_fu_42503_p2;
reg   [4:0] tmp_307_s_reg_60231;
wire   [4:0] tmp_307_1_fu_42512_p2;
reg   [4:0] tmp_307_1_reg_60236;
wire   [4:0] tmp_307_2_fu_42521_p2;
reg   [4:0] tmp_307_2_reg_60241;
wire   [4:0] tmp_307_3_fu_42530_p2;
reg   [4:0] tmp_307_3_reg_60246;
wire   [4:0] tmp_307_10_fu_42539_p2;
reg   [4:0] tmp_307_10_reg_60251;
wire   [4:0] tmp_307_11_fu_42548_p2;
reg   [4:0] tmp_307_11_reg_60256;
wire   [11:0] fixed_buffer_0_V_q1;
wire    ap_CS_fsm_state13;
wire   [11:0] fixed_buffer_1_V_q1;
wire   [11:0] fixed_buffer_2_V_q1;
wire   [11:0] fixed_buffer_3_V_q1;
wire   [11:0] fixed_buffer_4_V_q1;
wire   [11:0] fixed_buffer_5_V_q1;
wire   [11:0] fixed_buffer_6_V_q1;
wire   [11:0] fixed_buffer_7_V_q1;
wire   [11:0] fixed_buffer_8_V_q1;
wire   [11:0] fixed_buffer_9_V_q1;
wire   [11:0] fixed_buffer_10_V_q1;
wire   [11:0] fixed_buffer_11_V_q1;
wire   [11:0] fixed_buffer_12_V_q1;
wire   [11:0] fixed_buffer_13_V_q1;
wire   [11:0] fixed_buffer_14_V_q1;
wire   [11:0] fixed_buffer_15_V_q1;
wire   [11:0] fixed_buffer_16_V_q1;
wire   [11:0] fixed_buffer_17_V_q1;
wire   [11:0] fixed_buffer_18_V_q1;
wire   [11:0] fixed_buffer_19_V_q1;
wire   [11:0] fixed_buffer_20_V_q1;
wire   [11:0] fixed_buffer_21_V_q1;
wire   [11:0] fixed_buffer_22_V_q1;
wire   [11:0] fixed_buffer_23_V_q1;
wire   [11:0] fixed_buffer_24_V_q1;
wire   [11:0] fixed_buffer_25_V_q1;
wire   [11:0] fixed_buffer_26_V_q1;
wire   [11:0] fixed_buffer_27_V_q1;
wire   [11:0] fixed_buffer_28_V_q1;
wire   [11:0] fixed_buffer_29_V_q1;
wire   [11:0] fixed_buffer_30_V_q1;
wire   [11:0] fixed_buffer_31_V_q1;
wire   [11:0] fixed_buffer_32_V_q1;
wire   [11:0] fixed_buffer_33_V_q1;
wire   [11:0] fixed_buffer_34_V_q1;
wire   [11:0] fixed_buffer_35_V_q1;
wire   [11:0] fixed_buffer_36_V_q1;
wire   [11:0] fixed_buffer_37_V_q1;
wire   [11:0] fixed_buffer_38_V_q1;
wire   [11:0] fixed_buffer_39_V_q1;
wire   [11:0] fixed_buffer_40_V_q1;
wire   [11:0] fixed_buffer_41_V_q1;
wire   [11:0] fixed_buffer_42_V_q1;
wire   [11:0] fixed_buffer_43_V_q1;
wire   [11:0] fixed_buffer_44_V_q1;
wire   [11:0] fixed_buffer_45_V_q1;
wire   [11:0] fixed_buffer_46_V_q1;
wire   [11:0] fixed_buffer_47_V_q1;
wire   [11:0] fixed_buffer_48_V_q1;
wire   [11:0] fixed_buffer_49_V_q1;
wire   [11:0] fixed_buffer_50_V_q1;
wire   [11:0] fixed_buffer_51_V_q1;
wire   [11:0] fixed_buffer_52_V_q1;
wire   [11:0] fixed_buffer_53_V_q1;
wire   [11:0] fixed_buffer_54_V_q1;
wire   [11:0] fixed_buffer_55_V_q1;
wire   [11:0] fixed_buffer_56_V_q1;
wire   [11:0] fixed_buffer_57_V_q1;
wire   [11:0] fixed_buffer_58_V_q1;
wire   [11:0] fixed_buffer_59_V_q1;
wire   [11:0] fixed_buffer_60_V_q1;
wire   [11:0] fixed_buffer_61_V_q1;
wire   [11:0] fixed_buffer_62_V_q1;
wire   [11:0] fixed_buffer_63_V_q1;
wire   [5:0] lhs_V_3_cast_fu_42553_p1;
reg   [5:0] lhs_V_3_cast_reg_60581;
wire   [0:0] tmp_1255_fu_42557_p3;
reg   [0:0] tmp_1255_reg_60586;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state14_pp1_stage0_iter0;
wire    ap_block_state15_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [5:0] i_V_5_fu_42638_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [11:0] fixed_temp_0_V_1_fu_42643_p2;
reg    ap_enable_reg_pp1_iter1;
wire   [11:0] fixed_temp_1_V_1_fu_42649_p2;
wire   [11:0] fixed_temp_2_V_1_fu_42655_p2;
wire   [11:0] fixed_temp_3_V_1_fu_42661_p2;
wire   [11:0] fixed_temp_4_V_1_fu_42667_p2;
wire   [11:0] fixed_temp_5_V_1_fu_42673_p2;
wire   [11:0] fixed_temp_6_V_1_fu_42679_p2;
wire   [11:0] fixed_temp_7_V_1_fu_42685_p2;
wire   [11:0] fixed_temp_8_V_1_fu_42691_p2;
wire   [11:0] fixed_temp_9_V_1_fu_42697_p2;
wire   [11:0] fixed_temp_10_V_1_fu_42703_p2;
wire   [11:0] fixed_temp_11_V_1_fu_42709_p2;
wire   [11:0] fixed_temp_12_V_1_fu_42715_p2;
wire   [11:0] fixed_temp_13_V_1_fu_42721_p2;
wire   [11:0] fixed_temp_14_V_1_fu_42727_p2;
wire   [11:0] fixed_temp_15_V_1_fu_42733_p2;
wire   [11:0] fixed_temp_16_V_1_fu_42739_p2;
wire   [11:0] fixed_temp_17_V_1_fu_42745_p2;
wire   [11:0] fixed_temp_18_V_1_fu_42751_p2;
wire   [11:0] fixed_temp_19_V_1_fu_42757_p2;
wire   [11:0] fixed_temp_20_V_1_fu_42763_p2;
wire   [11:0] fixed_temp_21_V_1_fu_42769_p2;
wire   [11:0] fixed_temp_22_V_1_fu_42775_p2;
wire   [11:0] fixed_temp_23_V_1_fu_42781_p2;
wire   [11:0] fixed_temp_24_V_1_fu_42787_p2;
wire   [11:0] fixed_temp_25_V_1_fu_42793_p2;
wire   [11:0] fixed_temp_26_V_1_fu_42799_p2;
wire   [11:0] fixed_temp_27_V_1_fu_42805_p2;
wire   [11:0] fixed_temp_28_V_1_fu_42811_p2;
wire   [11:0] fixed_temp_29_V_1_fu_42817_p2;
wire   [11:0] fixed_temp_30_V_1_fu_42823_p2;
wire   [11:0] fixed_temp_31_V_1_fu_42829_p2;
wire   [11:0] fixed_temp_32_V_1_fu_42835_p2;
wire   [11:0] fixed_temp_33_V_1_fu_42841_p2;
wire   [11:0] fixed_temp_34_V_1_fu_42847_p2;
wire   [11:0] fixed_temp_35_V_1_fu_42853_p2;
wire   [11:0] fixed_temp_36_V_1_fu_42859_p2;
wire   [11:0] fixed_temp_37_V_1_fu_42865_p2;
wire   [11:0] fixed_temp_38_V_1_fu_42871_p2;
wire   [11:0] fixed_temp_39_V_1_fu_42877_p2;
wire   [11:0] fixed_temp_40_V_1_fu_42883_p2;
wire   [11:0] fixed_temp_41_V_1_fu_42889_p2;
wire   [11:0] fixed_temp_42_V_1_fu_42895_p2;
wire   [11:0] fixed_temp_43_V_1_fu_42901_p2;
wire   [11:0] fixed_temp_44_V_1_fu_42907_p2;
wire   [11:0] fixed_temp_45_V_1_fu_42913_p2;
wire   [11:0] fixed_temp_46_V_1_fu_42919_p2;
wire   [11:0] fixed_temp_47_V_1_fu_42925_p2;
wire   [11:0] fixed_temp_48_V_1_fu_42931_p2;
wire   [11:0] fixed_temp_49_V_1_fu_42937_p2;
wire   [11:0] fixed_temp_50_V_1_fu_42943_p2;
wire   [11:0] fixed_temp_51_V_1_fu_42949_p2;
wire   [11:0] fixed_temp_52_V_1_fu_42955_p2;
wire   [11:0] fixed_temp_53_V_1_fu_42961_p2;
wire   [11:0] fixed_temp_54_V_1_fu_42967_p2;
wire   [11:0] fixed_temp_55_V_1_fu_42973_p2;
wire   [11:0] fixed_temp_56_V_1_fu_42979_p2;
wire   [11:0] fixed_temp_57_V_1_fu_42985_p2;
wire   [11:0] fixed_temp_58_V_1_fu_42991_p2;
wire   [11:0] fixed_temp_59_V_1_fu_42997_p2;
wire   [11:0] fixed_temp_60_V_1_fu_43003_p2;
wire   [11:0] fixed_temp_61_V_1_fu_43009_p2;
wire   [11:0] fixed_temp_62_V_1_fu_43015_p2;
wire   [11:0] fixed_temp_63_V_1_fu_43021_p2;
wire   [0:0] exitcond_fu_43027_p2;
reg   [0:0] exitcond_reg_61235;
reg   [0:0] ap_reg_pp2_iter1_exitcond_reg_61235;
wire   [4:0] w_V_1_fu_43032_p2;
reg   [4:0] w_V_1_reg_61239;
reg    ap_enable_reg_pp2_iter0;
reg   [0:0] tmp_1440_reg_61564;
wire   [0:0] tmp_1441_fu_43124_p1;
reg   [0:0] tmp_1441_reg_61569;
reg   [0:0] tmp_1473_reg_61574;
wire   [0:0] tmp_1474_fu_43151_p1;
reg   [0:0] tmp_1474_reg_61579;
reg   [0:0] tmp_1482_reg_61584;
reg   [0:0] tmp_1483_reg_61589;
wire   [2:0] tmp_1488_fu_43186_p2;
reg   [2:0] tmp_1488_reg_61594;
wire   [2:0] tmp_1505_fu_43191_p2;
reg   [2:0] tmp_1505_reg_61599;
wire   [0:0] not_s_fu_43200_p2;
reg   [0:0] not_s_reg_61604;
wire   [0:0] not_1_fu_43209_p2;
reg   [0:0] not_1_reg_61609;
wire   [0:0] not_2_fu_43218_p2;
reg   [0:0] not_2_reg_61614;
wire   [0:0] not_3_fu_43227_p2;
reg   [0:0] not_3_reg_61619;
wire   [0:0] not_4_fu_43236_p2;
reg   [0:0] not_4_reg_61624;
wire   [0:0] not_5_fu_43245_p2;
reg   [0:0] not_5_reg_61629;
wire   [0:0] not_6_fu_43254_p2;
reg   [0:0] not_6_reg_61634;
wire   [0:0] not_7_fu_43263_p2;
reg   [0:0] not_7_reg_61639;
wire   [0:0] not_8_fu_43272_p2;
reg   [0:0] not_8_reg_61644;
wire   [0:0] not_9_fu_43281_p2;
reg   [0:0] not_9_reg_61649;
wire   [0:0] not_s_70_fu_43290_p2;
reg   [0:0] not_s_70_reg_61654;
wire   [0:0] not_10_fu_43299_p2;
reg   [0:0] not_10_reg_61659;
wire   [0:0] not_11_fu_43308_p2;
reg   [0:0] not_11_reg_61664;
wire   [0:0] not_12_fu_43317_p2;
reg   [0:0] not_12_reg_61669;
wire   [0:0] not_13_fu_43326_p2;
reg   [0:0] not_13_reg_61674;
wire   [0:0] not_14_fu_43335_p2;
reg   [0:0] not_14_reg_61679;
wire   [0:0] not_15_fu_43344_p2;
reg   [0:0] not_15_reg_61684;
wire   [0:0] not_16_fu_43353_p2;
reg   [0:0] not_16_reg_61689;
wire   [0:0] not_17_fu_43362_p2;
reg   [0:0] not_17_reg_61694;
wire   [0:0] not_18_fu_43371_p2;
reg   [0:0] not_18_reg_61699;
wire   [0:0] not_19_fu_43380_p2;
reg   [0:0] not_19_reg_61704;
wire   [0:0] not_20_fu_43389_p2;
reg   [0:0] not_20_reg_61709;
wire   [0:0] not_21_fu_43398_p2;
reg   [0:0] not_21_reg_61714;
wire   [0:0] not_22_fu_43407_p2;
reg   [0:0] not_22_reg_61719;
wire   [0:0] not_23_fu_43416_p2;
reg   [0:0] not_23_reg_61724;
wire   [0:0] not_24_fu_43425_p2;
reg   [0:0] not_24_reg_61729;
wire   [0:0] not_25_fu_43434_p2;
reg   [0:0] not_25_reg_61734;
wire   [0:0] not_26_fu_43443_p2;
reg   [0:0] not_26_reg_61739;
wire   [0:0] not_27_fu_43452_p2;
reg   [0:0] not_27_reg_61744;
wire   [0:0] not_28_fu_43461_p2;
reg   [0:0] not_28_reg_61749;
wire   [0:0] not_29_fu_43470_p2;
reg   [0:0] not_29_reg_61754;
wire   [0:0] not_30_fu_43479_p2;
reg   [0:0] not_30_reg_61759;
wire   [0:0] not_31_fu_43488_p2;
reg   [0:0] not_31_reg_61764;
wire   [0:0] not_32_fu_43497_p2;
reg   [0:0] not_32_reg_61769;
wire   [0:0] not_33_fu_43506_p2;
reg   [0:0] not_33_reg_61774;
wire   [0:0] not_34_fu_43515_p2;
reg   [0:0] not_34_reg_61779;
wire   [0:0] not_35_fu_43524_p2;
reg   [0:0] not_35_reg_61784;
wire   [0:0] not_36_fu_43533_p2;
reg   [0:0] not_36_reg_61789;
wire   [0:0] not_37_fu_43542_p2;
reg   [0:0] not_37_reg_61794;
wire   [0:0] not_38_fu_43551_p2;
reg   [0:0] not_38_reg_61799;
wire   [0:0] not_39_fu_43560_p2;
reg   [0:0] not_39_reg_61804;
wire   [0:0] not_40_fu_43569_p2;
reg   [0:0] not_40_reg_61809;
wire   [0:0] not_41_fu_43578_p2;
reg   [0:0] not_41_reg_61814;
wire   [0:0] not_42_fu_43587_p2;
reg   [0:0] not_42_reg_61819;
wire   [0:0] not_43_fu_43596_p2;
reg   [0:0] not_43_reg_61824;
wire   [0:0] not_44_fu_43605_p2;
reg   [0:0] not_44_reg_61829;
wire   [0:0] not_45_fu_43614_p2;
reg   [0:0] not_45_reg_61834;
wire   [0:0] not_46_fu_43623_p2;
reg   [0:0] not_46_reg_61839;
wire   [0:0] not_47_fu_43632_p2;
reg   [0:0] not_47_reg_61844;
wire   [0:0] not_48_fu_43641_p2;
reg   [0:0] not_48_reg_61849;
wire   [0:0] not_49_fu_43650_p2;
reg   [0:0] not_49_reg_61854;
wire   [0:0] not_50_fu_43659_p2;
reg   [0:0] not_50_reg_61859;
wire   [0:0] not_51_fu_43668_p2;
reg   [0:0] not_51_reg_61864;
wire   [0:0] not_52_fu_43677_p2;
reg   [0:0] not_52_reg_61869;
wire   [0:0] not_53_fu_43686_p2;
reg   [0:0] not_53_reg_61874;
wire   [0:0] not_54_fu_43695_p2;
reg   [0:0] not_54_reg_61879;
wire   [0:0] not_55_fu_43704_p2;
reg   [0:0] not_55_reg_61884;
wire   [0:0] not_56_fu_43713_p2;
reg   [0:0] not_56_reg_61889;
wire   [0:0] not_57_fu_43722_p2;
reg   [0:0] not_57_reg_61894;
wire   [0:0] not_58_fu_43731_p2;
reg   [0:0] not_58_reg_61899;
wire   [0:0] not_59_fu_43740_p2;
reg   [0:0] not_59_reg_61904;
wire   [0:0] not_60_fu_43749_p2;
reg   [0:0] not_60_reg_61909;
wire   [0:0] not_61_fu_43758_p2;
reg   [0:0] not_61_reg_61914;
wire   [0:0] not_62_fu_43767_p2;
reg   [0:0] not_62_reg_61919;
wire   [0:0] tmp_142_fu_44043_p2;
reg   [0:0] tmp_142_reg_61924;
wire   [0:0] tmp_310_1_fu_44105_p2;
reg   [0:0] tmp_310_1_reg_61929;
wire   [0:0] tmp_310_2_fu_44173_p2;
reg   [0:0] tmp_310_2_reg_61934;
wire   [0:0] tmp_310_3_fu_44235_p2;
reg   [0:0] tmp_310_3_reg_61939;
wire   [0:0] tmp_310_4_fu_44308_p2;
reg   [0:0] tmp_310_4_reg_61944;
wire   [0:0] tmp_310_5_fu_44358_p2;
reg   [0:0] tmp_310_5_reg_61949;
wire   [0:0] tmp_310_6_fu_44433_p2;
reg   [0:0] tmp_310_6_reg_61954;
wire   [0:0] tmp_310_7_fu_44500_p2;
reg   [0:0] tmp_310_7_reg_61959;
wire   [0:0] tmp_310_8_fu_44573_p2;
reg   [0:0] tmp_310_8_reg_61964;
wire   [0:0] tmp_310_9_fu_44623_p2;
reg   [0:0] tmp_310_9_reg_61969;
wire   [0:0] tmp_310_s_fu_44675_p2;
reg   [0:0] tmp_310_s_reg_61974;
wire   [0:0] tmp_310_10_fu_44748_p2;
reg   [0:0] tmp_310_10_reg_61979;
wire   [0:0] tmp_310_11_fu_44823_p2;
reg   [0:0] tmp_310_11_reg_61984;
wire   [0:0] tmp_310_12_fu_44898_p2;
reg   [0:0] tmp_310_12_reg_61989;
wire   [0:0] tmp_310_13_fu_44973_p2;
reg   [0:0] tmp_310_13_reg_61994;
wire   [0:0] tmp_310_14_fu_45040_p2;
reg   [0:0] tmp_310_14_reg_61999;
(* use_dsp48 = "no" *) wire   [15:0] o_bank_offset_V_fu_45050_p2;
wire   [15:0] o_bank_offset_V_4_fu_45515_p1;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter2_state6;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state14;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state17;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg   [4:0] fixed_buffer_0_V_address0;
reg    fixed_buffer_0_V_ce0;
reg    fixed_buffer_0_V_we0;
wire   [11:0] fixed_buffer_0_V_q0;
reg   [4:0] fixed_buffer_0_V_address1;
reg    fixed_buffer_0_V_ce1;
reg    fixed_buffer_0_V_we1;
reg   [11:0] fixed_buffer_0_V_d1;
reg   [4:0] fixed_buffer_1_V_address0;
reg    fixed_buffer_1_V_ce0;
reg    fixed_buffer_1_V_we0;
wire   [11:0] fixed_buffer_1_V_q0;
reg   [4:0] fixed_buffer_1_V_address1;
reg    fixed_buffer_1_V_ce1;
reg    fixed_buffer_1_V_we1;
reg   [11:0] fixed_buffer_1_V_d1;
reg   [4:0] fixed_buffer_2_V_address0;
reg    fixed_buffer_2_V_ce0;
reg    fixed_buffer_2_V_we0;
wire   [11:0] fixed_buffer_2_V_q0;
reg   [4:0] fixed_buffer_2_V_address1;
reg    fixed_buffer_2_V_ce1;
reg    fixed_buffer_2_V_we1;
reg   [11:0] fixed_buffer_2_V_d1;
reg   [4:0] fixed_buffer_3_V_address0;
reg    fixed_buffer_3_V_ce0;
reg    fixed_buffer_3_V_we0;
wire   [11:0] fixed_buffer_3_V_q0;
reg   [4:0] fixed_buffer_3_V_address1;
reg    fixed_buffer_3_V_ce1;
reg    fixed_buffer_3_V_we1;
reg   [11:0] fixed_buffer_3_V_d1;
reg   [4:0] fixed_buffer_4_V_address0;
reg    fixed_buffer_4_V_ce0;
reg    fixed_buffer_4_V_we0;
wire   [11:0] fixed_buffer_4_V_q0;
reg   [4:0] fixed_buffer_4_V_address1;
reg    fixed_buffer_4_V_ce1;
reg    fixed_buffer_4_V_we1;
reg   [11:0] fixed_buffer_4_V_d1;
reg   [4:0] fixed_buffer_5_V_address0;
reg    fixed_buffer_5_V_ce0;
reg    fixed_buffer_5_V_we0;
wire   [11:0] fixed_buffer_5_V_q0;
reg   [4:0] fixed_buffer_5_V_address1;
reg    fixed_buffer_5_V_ce1;
reg    fixed_buffer_5_V_we1;
reg   [11:0] fixed_buffer_5_V_d1;
reg   [4:0] fixed_buffer_6_V_address0;
reg    fixed_buffer_6_V_ce0;
reg    fixed_buffer_6_V_we0;
wire   [11:0] fixed_buffer_6_V_q0;
reg   [4:0] fixed_buffer_6_V_address1;
reg    fixed_buffer_6_V_ce1;
reg    fixed_buffer_6_V_we1;
reg   [11:0] fixed_buffer_6_V_d1;
reg   [4:0] fixed_buffer_7_V_address0;
reg    fixed_buffer_7_V_ce0;
reg    fixed_buffer_7_V_we0;
wire   [11:0] fixed_buffer_7_V_q0;
reg   [4:0] fixed_buffer_7_V_address1;
reg    fixed_buffer_7_V_ce1;
reg    fixed_buffer_7_V_we1;
reg   [11:0] fixed_buffer_7_V_d1;
reg   [4:0] fixed_buffer_8_V_address0;
reg    fixed_buffer_8_V_ce0;
reg    fixed_buffer_8_V_we0;
wire   [11:0] fixed_buffer_8_V_q0;
reg   [4:0] fixed_buffer_8_V_address1;
reg    fixed_buffer_8_V_ce1;
reg    fixed_buffer_8_V_we1;
reg   [11:0] fixed_buffer_8_V_d1;
reg   [4:0] fixed_buffer_9_V_address0;
reg    fixed_buffer_9_V_ce0;
reg    fixed_buffer_9_V_we0;
wire   [11:0] fixed_buffer_9_V_q0;
reg   [4:0] fixed_buffer_9_V_address1;
reg    fixed_buffer_9_V_ce1;
reg    fixed_buffer_9_V_we1;
reg   [11:0] fixed_buffer_9_V_d1;
reg   [4:0] fixed_buffer_10_V_address0;
reg    fixed_buffer_10_V_ce0;
reg    fixed_buffer_10_V_we0;
wire   [11:0] fixed_buffer_10_V_q0;
reg   [4:0] fixed_buffer_10_V_address1;
reg    fixed_buffer_10_V_ce1;
reg    fixed_buffer_10_V_we1;
reg   [11:0] fixed_buffer_10_V_d1;
reg   [4:0] fixed_buffer_11_V_address0;
reg    fixed_buffer_11_V_ce0;
reg    fixed_buffer_11_V_we0;
wire   [11:0] fixed_buffer_11_V_q0;
reg   [4:0] fixed_buffer_11_V_address1;
reg    fixed_buffer_11_V_ce1;
reg    fixed_buffer_11_V_we1;
reg   [11:0] fixed_buffer_11_V_d1;
reg   [4:0] fixed_buffer_12_V_address0;
reg    fixed_buffer_12_V_ce0;
reg    fixed_buffer_12_V_we0;
wire   [11:0] fixed_buffer_12_V_q0;
reg   [4:0] fixed_buffer_12_V_address1;
reg    fixed_buffer_12_V_ce1;
reg    fixed_buffer_12_V_we1;
reg   [11:0] fixed_buffer_12_V_d1;
reg   [4:0] fixed_buffer_13_V_address0;
reg    fixed_buffer_13_V_ce0;
reg    fixed_buffer_13_V_we0;
wire   [11:0] fixed_buffer_13_V_q0;
reg   [4:0] fixed_buffer_13_V_address1;
reg    fixed_buffer_13_V_ce1;
reg    fixed_buffer_13_V_we1;
reg   [11:0] fixed_buffer_13_V_d1;
reg   [4:0] fixed_buffer_14_V_address0;
reg    fixed_buffer_14_V_ce0;
reg    fixed_buffer_14_V_we0;
wire   [11:0] fixed_buffer_14_V_q0;
reg   [4:0] fixed_buffer_14_V_address1;
reg    fixed_buffer_14_V_ce1;
reg    fixed_buffer_14_V_we1;
reg   [11:0] fixed_buffer_14_V_d1;
reg   [4:0] fixed_buffer_15_V_address0;
reg    fixed_buffer_15_V_ce0;
reg    fixed_buffer_15_V_we0;
wire   [11:0] fixed_buffer_15_V_q0;
reg   [4:0] fixed_buffer_15_V_address1;
reg    fixed_buffer_15_V_ce1;
reg    fixed_buffer_15_V_we1;
reg   [11:0] fixed_buffer_15_V_d1;
reg   [4:0] fixed_buffer_16_V_address0;
reg    fixed_buffer_16_V_ce0;
reg    fixed_buffer_16_V_we0;
wire   [11:0] fixed_buffer_16_V_q0;
reg   [4:0] fixed_buffer_16_V_address1;
reg    fixed_buffer_16_V_ce1;
reg    fixed_buffer_16_V_we1;
reg   [11:0] fixed_buffer_16_V_d1;
reg   [4:0] fixed_buffer_17_V_address0;
reg    fixed_buffer_17_V_ce0;
reg    fixed_buffer_17_V_we0;
wire   [11:0] fixed_buffer_17_V_q0;
reg   [4:0] fixed_buffer_17_V_address1;
reg    fixed_buffer_17_V_ce1;
reg    fixed_buffer_17_V_we1;
reg   [11:0] fixed_buffer_17_V_d1;
reg   [4:0] fixed_buffer_18_V_address0;
reg    fixed_buffer_18_V_ce0;
reg    fixed_buffer_18_V_we0;
wire   [11:0] fixed_buffer_18_V_q0;
reg   [4:0] fixed_buffer_18_V_address1;
reg    fixed_buffer_18_V_ce1;
reg    fixed_buffer_18_V_we1;
reg   [11:0] fixed_buffer_18_V_d1;
reg   [4:0] fixed_buffer_19_V_address0;
reg    fixed_buffer_19_V_ce0;
reg    fixed_buffer_19_V_we0;
wire   [11:0] fixed_buffer_19_V_q0;
reg   [4:0] fixed_buffer_19_V_address1;
reg    fixed_buffer_19_V_ce1;
reg    fixed_buffer_19_V_we1;
reg   [11:0] fixed_buffer_19_V_d1;
reg   [4:0] fixed_buffer_20_V_address0;
reg    fixed_buffer_20_V_ce0;
reg    fixed_buffer_20_V_we0;
wire   [11:0] fixed_buffer_20_V_q0;
reg   [4:0] fixed_buffer_20_V_address1;
reg    fixed_buffer_20_V_ce1;
reg    fixed_buffer_20_V_we1;
reg   [11:0] fixed_buffer_20_V_d1;
reg   [4:0] fixed_buffer_21_V_address0;
reg    fixed_buffer_21_V_ce0;
reg    fixed_buffer_21_V_we0;
wire   [11:0] fixed_buffer_21_V_q0;
reg   [4:0] fixed_buffer_21_V_address1;
reg    fixed_buffer_21_V_ce1;
reg    fixed_buffer_21_V_we1;
reg   [11:0] fixed_buffer_21_V_d1;
reg   [4:0] fixed_buffer_22_V_address0;
reg    fixed_buffer_22_V_ce0;
reg    fixed_buffer_22_V_we0;
wire   [11:0] fixed_buffer_22_V_q0;
reg   [4:0] fixed_buffer_22_V_address1;
reg    fixed_buffer_22_V_ce1;
reg    fixed_buffer_22_V_we1;
reg   [11:0] fixed_buffer_22_V_d1;
reg   [4:0] fixed_buffer_23_V_address0;
reg    fixed_buffer_23_V_ce0;
reg    fixed_buffer_23_V_we0;
wire   [11:0] fixed_buffer_23_V_q0;
reg   [4:0] fixed_buffer_23_V_address1;
reg    fixed_buffer_23_V_ce1;
reg    fixed_buffer_23_V_we1;
reg   [11:0] fixed_buffer_23_V_d1;
reg   [4:0] fixed_buffer_24_V_address0;
reg    fixed_buffer_24_V_ce0;
reg    fixed_buffer_24_V_we0;
wire   [11:0] fixed_buffer_24_V_q0;
reg   [4:0] fixed_buffer_24_V_address1;
reg    fixed_buffer_24_V_ce1;
reg    fixed_buffer_24_V_we1;
reg   [11:0] fixed_buffer_24_V_d1;
reg   [4:0] fixed_buffer_25_V_address0;
reg    fixed_buffer_25_V_ce0;
reg    fixed_buffer_25_V_we0;
wire   [11:0] fixed_buffer_25_V_q0;
reg   [4:0] fixed_buffer_25_V_address1;
reg    fixed_buffer_25_V_ce1;
reg    fixed_buffer_25_V_we1;
reg   [11:0] fixed_buffer_25_V_d1;
reg   [4:0] fixed_buffer_26_V_address0;
reg    fixed_buffer_26_V_ce0;
reg    fixed_buffer_26_V_we0;
wire   [11:0] fixed_buffer_26_V_q0;
reg   [4:0] fixed_buffer_26_V_address1;
reg    fixed_buffer_26_V_ce1;
reg    fixed_buffer_26_V_we1;
reg   [11:0] fixed_buffer_26_V_d1;
reg   [4:0] fixed_buffer_27_V_address0;
reg    fixed_buffer_27_V_ce0;
reg    fixed_buffer_27_V_we0;
wire   [11:0] fixed_buffer_27_V_q0;
reg   [4:0] fixed_buffer_27_V_address1;
reg    fixed_buffer_27_V_ce1;
reg    fixed_buffer_27_V_we1;
reg   [11:0] fixed_buffer_27_V_d1;
reg   [4:0] fixed_buffer_28_V_address0;
reg    fixed_buffer_28_V_ce0;
reg    fixed_buffer_28_V_we0;
wire   [11:0] fixed_buffer_28_V_q0;
reg   [4:0] fixed_buffer_28_V_address1;
reg    fixed_buffer_28_V_ce1;
reg    fixed_buffer_28_V_we1;
reg   [11:0] fixed_buffer_28_V_d1;
reg   [4:0] fixed_buffer_29_V_address0;
reg    fixed_buffer_29_V_ce0;
reg    fixed_buffer_29_V_we0;
wire   [11:0] fixed_buffer_29_V_q0;
reg   [4:0] fixed_buffer_29_V_address1;
reg    fixed_buffer_29_V_ce1;
reg    fixed_buffer_29_V_we1;
reg   [11:0] fixed_buffer_29_V_d1;
reg   [4:0] fixed_buffer_30_V_address0;
reg    fixed_buffer_30_V_ce0;
reg    fixed_buffer_30_V_we0;
wire   [11:0] fixed_buffer_30_V_q0;
reg   [4:0] fixed_buffer_30_V_address1;
reg    fixed_buffer_30_V_ce1;
reg    fixed_buffer_30_V_we1;
reg   [11:0] fixed_buffer_30_V_d1;
reg   [4:0] fixed_buffer_31_V_address0;
reg    fixed_buffer_31_V_ce0;
reg    fixed_buffer_31_V_we0;
wire   [11:0] fixed_buffer_31_V_q0;
reg   [4:0] fixed_buffer_31_V_address1;
reg    fixed_buffer_31_V_ce1;
reg    fixed_buffer_31_V_we1;
reg   [11:0] fixed_buffer_31_V_d1;
reg   [4:0] fixed_buffer_32_V_address0;
reg    fixed_buffer_32_V_ce0;
reg    fixed_buffer_32_V_we0;
wire   [11:0] fixed_buffer_32_V_q0;
reg   [4:0] fixed_buffer_32_V_address1;
reg    fixed_buffer_32_V_ce1;
reg    fixed_buffer_32_V_we1;
reg   [11:0] fixed_buffer_32_V_d1;
reg   [4:0] fixed_buffer_33_V_address0;
reg    fixed_buffer_33_V_ce0;
reg    fixed_buffer_33_V_we0;
wire   [11:0] fixed_buffer_33_V_q0;
reg   [4:0] fixed_buffer_33_V_address1;
reg    fixed_buffer_33_V_ce1;
reg    fixed_buffer_33_V_we1;
reg   [11:0] fixed_buffer_33_V_d1;
reg   [4:0] fixed_buffer_34_V_address0;
reg    fixed_buffer_34_V_ce0;
reg    fixed_buffer_34_V_we0;
wire   [11:0] fixed_buffer_34_V_q0;
reg   [4:0] fixed_buffer_34_V_address1;
reg    fixed_buffer_34_V_ce1;
reg    fixed_buffer_34_V_we1;
reg   [11:0] fixed_buffer_34_V_d1;
reg   [4:0] fixed_buffer_35_V_address0;
reg    fixed_buffer_35_V_ce0;
reg    fixed_buffer_35_V_we0;
wire   [11:0] fixed_buffer_35_V_q0;
reg   [4:0] fixed_buffer_35_V_address1;
reg    fixed_buffer_35_V_ce1;
reg    fixed_buffer_35_V_we1;
reg   [11:0] fixed_buffer_35_V_d1;
reg   [4:0] fixed_buffer_36_V_address0;
reg    fixed_buffer_36_V_ce0;
reg    fixed_buffer_36_V_we0;
wire   [11:0] fixed_buffer_36_V_q0;
reg   [4:0] fixed_buffer_36_V_address1;
reg    fixed_buffer_36_V_ce1;
reg    fixed_buffer_36_V_we1;
reg   [11:0] fixed_buffer_36_V_d1;
reg   [4:0] fixed_buffer_37_V_address0;
reg    fixed_buffer_37_V_ce0;
reg    fixed_buffer_37_V_we0;
wire   [11:0] fixed_buffer_37_V_q0;
reg   [4:0] fixed_buffer_37_V_address1;
reg    fixed_buffer_37_V_ce1;
reg    fixed_buffer_37_V_we1;
reg   [11:0] fixed_buffer_37_V_d1;
reg   [4:0] fixed_buffer_38_V_address0;
reg    fixed_buffer_38_V_ce0;
reg    fixed_buffer_38_V_we0;
wire   [11:0] fixed_buffer_38_V_q0;
reg   [4:0] fixed_buffer_38_V_address1;
reg    fixed_buffer_38_V_ce1;
reg    fixed_buffer_38_V_we1;
reg   [11:0] fixed_buffer_38_V_d1;
reg   [4:0] fixed_buffer_39_V_address0;
reg    fixed_buffer_39_V_ce0;
reg    fixed_buffer_39_V_we0;
wire   [11:0] fixed_buffer_39_V_q0;
reg   [4:0] fixed_buffer_39_V_address1;
reg    fixed_buffer_39_V_ce1;
reg    fixed_buffer_39_V_we1;
reg   [11:0] fixed_buffer_39_V_d1;
reg   [4:0] fixed_buffer_40_V_address0;
reg    fixed_buffer_40_V_ce0;
reg    fixed_buffer_40_V_we0;
wire   [11:0] fixed_buffer_40_V_q0;
reg   [4:0] fixed_buffer_40_V_address1;
reg    fixed_buffer_40_V_ce1;
reg    fixed_buffer_40_V_we1;
reg   [11:0] fixed_buffer_40_V_d1;
reg   [4:0] fixed_buffer_41_V_address0;
reg    fixed_buffer_41_V_ce0;
reg    fixed_buffer_41_V_we0;
wire   [11:0] fixed_buffer_41_V_q0;
reg   [4:0] fixed_buffer_41_V_address1;
reg    fixed_buffer_41_V_ce1;
reg    fixed_buffer_41_V_we1;
reg   [11:0] fixed_buffer_41_V_d1;
reg   [4:0] fixed_buffer_42_V_address0;
reg    fixed_buffer_42_V_ce0;
reg    fixed_buffer_42_V_we0;
wire   [11:0] fixed_buffer_42_V_q0;
reg   [4:0] fixed_buffer_42_V_address1;
reg    fixed_buffer_42_V_ce1;
reg    fixed_buffer_42_V_we1;
reg   [11:0] fixed_buffer_42_V_d1;
reg   [4:0] fixed_buffer_43_V_address0;
reg    fixed_buffer_43_V_ce0;
reg    fixed_buffer_43_V_we0;
wire   [11:0] fixed_buffer_43_V_q0;
reg   [4:0] fixed_buffer_43_V_address1;
reg    fixed_buffer_43_V_ce1;
reg    fixed_buffer_43_V_we1;
reg   [11:0] fixed_buffer_43_V_d1;
reg   [4:0] fixed_buffer_44_V_address0;
reg    fixed_buffer_44_V_ce0;
reg    fixed_buffer_44_V_we0;
wire   [11:0] fixed_buffer_44_V_q0;
reg   [4:0] fixed_buffer_44_V_address1;
reg    fixed_buffer_44_V_ce1;
reg    fixed_buffer_44_V_we1;
reg   [11:0] fixed_buffer_44_V_d1;
reg   [4:0] fixed_buffer_45_V_address0;
reg    fixed_buffer_45_V_ce0;
reg    fixed_buffer_45_V_we0;
wire   [11:0] fixed_buffer_45_V_q0;
reg   [4:0] fixed_buffer_45_V_address1;
reg    fixed_buffer_45_V_ce1;
reg    fixed_buffer_45_V_we1;
reg   [11:0] fixed_buffer_45_V_d1;
reg   [4:0] fixed_buffer_46_V_address0;
reg    fixed_buffer_46_V_ce0;
reg    fixed_buffer_46_V_we0;
wire   [11:0] fixed_buffer_46_V_q0;
reg   [4:0] fixed_buffer_46_V_address1;
reg    fixed_buffer_46_V_ce1;
reg    fixed_buffer_46_V_we1;
reg   [11:0] fixed_buffer_46_V_d1;
reg   [4:0] fixed_buffer_47_V_address0;
reg    fixed_buffer_47_V_ce0;
reg    fixed_buffer_47_V_we0;
wire   [11:0] fixed_buffer_47_V_q0;
reg   [4:0] fixed_buffer_47_V_address1;
reg    fixed_buffer_47_V_ce1;
reg    fixed_buffer_47_V_we1;
reg   [11:0] fixed_buffer_47_V_d1;
reg   [4:0] fixed_buffer_48_V_address0;
reg    fixed_buffer_48_V_ce0;
reg    fixed_buffer_48_V_we0;
wire   [11:0] fixed_buffer_48_V_q0;
reg   [4:0] fixed_buffer_48_V_address1;
reg    fixed_buffer_48_V_ce1;
reg    fixed_buffer_48_V_we1;
reg   [11:0] fixed_buffer_48_V_d1;
reg   [4:0] fixed_buffer_49_V_address0;
reg    fixed_buffer_49_V_ce0;
reg    fixed_buffer_49_V_we0;
wire   [11:0] fixed_buffer_49_V_q0;
reg   [4:0] fixed_buffer_49_V_address1;
reg    fixed_buffer_49_V_ce1;
reg    fixed_buffer_49_V_we1;
reg   [11:0] fixed_buffer_49_V_d1;
reg   [4:0] fixed_buffer_50_V_address0;
reg    fixed_buffer_50_V_ce0;
reg    fixed_buffer_50_V_we0;
wire   [11:0] fixed_buffer_50_V_q0;
reg   [4:0] fixed_buffer_50_V_address1;
reg    fixed_buffer_50_V_ce1;
reg    fixed_buffer_50_V_we1;
reg   [11:0] fixed_buffer_50_V_d1;
reg   [4:0] fixed_buffer_51_V_address0;
reg    fixed_buffer_51_V_ce0;
reg    fixed_buffer_51_V_we0;
wire   [11:0] fixed_buffer_51_V_q0;
reg   [4:0] fixed_buffer_51_V_address1;
reg    fixed_buffer_51_V_ce1;
reg    fixed_buffer_51_V_we1;
reg   [11:0] fixed_buffer_51_V_d1;
reg   [4:0] fixed_buffer_52_V_address0;
reg    fixed_buffer_52_V_ce0;
reg    fixed_buffer_52_V_we0;
wire   [11:0] fixed_buffer_52_V_q0;
reg   [4:0] fixed_buffer_52_V_address1;
reg    fixed_buffer_52_V_ce1;
reg    fixed_buffer_52_V_we1;
reg   [11:0] fixed_buffer_52_V_d1;
reg   [4:0] fixed_buffer_53_V_address0;
reg    fixed_buffer_53_V_ce0;
reg    fixed_buffer_53_V_we0;
wire   [11:0] fixed_buffer_53_V_q0;
reg   [4:0] fixed_buffer_53_V_address1;
reg    fixed_buffer_53_V_ce1;
reg    fixed_buffer_53_V_we1;
reg   [11:0] fixed_buffer_53_V_d1;
reg   [4:0] fixed_buffer_54_V_address0;
reg    fixed_buffer_54_V_ce0;
reg    fixed_buffer_54_V_we0;
wire   [11:0] fixed_buffer_54_V_q0;
reg   [4:0] fixed_buffer_54_V_address1;
reg    fixed_buffer_54_V_ce1;
reg    fixed_buffer_54_V_we1;
reg   [11:0] fixed_buffer_54_V_d1;
reg   [4:0] fixed_buffer_55_V_address0;
reg    fixed_buffer_55_V_ce0;
reg    fixed_buffer_55_V_we0;
wire   [11:0] fixed_buffer_55_V_q0;
reg   [4:0] fixed_buffer_55_V_address1;
reg    fixed_buffer_55_V_ce1;
reg    fixed_buffer_55_V_we1;
reg   [11:0] fixed_buffer_55_V_d1;
reg   [4:0] fixed_buffer_56_V_address0;
reg    fixed_buffer_56_V_ce0;
reg    fixed_buffer_56_V_we0;
wire   [11:0] fixed_buffer_56_V_q0;
reg   [4:0] fixed_buffer_56_V_address1;
reg    fixed_buffer_56_V_ce1;
reg    fixed_buffer_56_V_we1;
reg   [11:0] fixed_buffer_56_V_d1;
reg   [4:0] fixed_buffer_57_V_address0;
reg    fixed_buffer_57_V_ce0;
reg    fixed_buffer_57_V_we0;
wire   [11:0] fixed_buffer_57_V_q0;
reg   [4:0] fixed_buffer_57_V_address1;
reg    fixed_buffer_57_V_ce1;
reg    fixed_buffer_57_V_we1;
reg   [11:0] fixed_buffer_57_V_d1;
reg   [4:0] fixed_buffer_58_V_address0;
reg    fixed_buffer_58_V_ce0;
reg    fixed_buffer_58_V_we0;
wire   [11:0] fixed_buffer_58_V_q0;
reg   [4:0] fixed_buffer_58_V_address1;
reg    fixed_buffer_58_V_ce1;
reg    fixed_buffer_58_V_we1;
reg   [11:0] fixed_buffer_58_V_d1;
reg   [4:0] fixed_buffer_59_V_address0;
reg    fixed_buffer_59_V_ce0;
reg    fixed_buffer_59_V_we0;
wire   [11:0] fixed_buffer_59_V_q0;
reg   [4:0] fixed_buffer_59_V_address1;
reg    fixed_buffer_59_V_ce1;
reg    fixed_buffer_59_V_we1;
reg   [11:0] fixed_buffer_59_V_d1;
reg   [4:0] fixed_buffer_60_V_address0;
reg    fixed_buffer_60_V_ce0;
reg    fixed_buffer_60_V_we0;
wire   [11:0] fixed_buffer_60_V_q0;
reg   [4:0] fixed_buffer_60_V_address1;
reg    fixed_buffer_60_V_ce1;
reg    fixed_buffer_60_V_we1;
reg   [11:0] fixed_buffer_60_V_d1;
reg   [4:0] fixed_buffer_61_V_address0;
reg    fixed_buffer_61_V_ce0;
reg    fixed_buffer_61_V_we0;
wire   [11:0] fixed_buffer_61_V_q0;
reg   [4:0] fixed_buffer_61_V_address1;
reg    fixed_buffer_61_V_ce1;
reg    fixed_buffer_61_V_we1;
reg   [11:0] fixed_buffer_61_V_d1;
reg   [4:0] fixed_buffer_62_V_address0;
reg    fixed_buffer_62_V_ce0;
reg    fixed_buffer_62_V_we0;
wire   [11:0] fixed_buffer_62_V_q0;
reg   [4:0] fixed_buffer_62_V_address1;
reg    fixed_buffer_62_V_ce1;
reg    fixed_buffer_62_V_we1;
reg   [11:0] fixed_buffer_62_V_d1;
reg   [4:0] fixed_buffer_63_V_address0;
reg    fixed_buffer_63_V_ce0;
reg    fixed_buffer_63_V_we0;
wire   [11:0] fixed_buffer_63_V_q0;
reg   [4:0] fixed_buffer_63_V_address1;
reg    fixed_buffer_63_V_ce1;
reg    fixed_buffer_63_V_we1;
reg   [11:0] fixed_buffer_63_V_d1;
wire   [4:0] grp_conv_word_fu_18836_ap_return_0;
wire   [4:0] grp_conv_word_fu_18836_ap_return_1;
wire   [4:0] grp_conv_word_fu_18836_ap_return_2;
wire   [4:0] grp_conv_word_fu_18836_ap_return_3;
wire   [4:0] grp_conv_word_fu_18836_ap_return_4;
wire   [4:0] grp_conv_word_fu_18836_ap_return_5;
wire   [4:0] grp_conv_word_fu_18836_ap_return_6;
wire   [4:0] grp_conv_word_fu_18836_ap_return_7;
wire   [4:0] grp_conv_word_fu_18836_ap_return_8;
wire   [4:0] grp_conv_word_fu_18836_ap_return_9;
wire   [4:0] grp_conv_word_fu_18836_ap_return_10;
wire   [4:0] grp_conv_word_fu_18836_ap_return_11;
wire   [4:0] grp_conv_word_fu_18836_ap_return_12;
wire   [4:0] grp_conv_word_fu_18836_ap_return_13;
wire   [4:0] grp_conv_word_fu_18836_ap_return_14;
wire   [4:0] grp_conv_word_fu_18836_ap_return_15;
wire   [4:0] grp_conv_word_fu_18836_ap_return_16;
wire   [4:0] grp_conv_word_fu_18836_ap_return_17;
wire   [4:0] grp_conv_word_fu_18836_ap_return_18;
wire   [4:0] grp_conv_word_fu_18836_ap_return_19;
wire   [4:0] grp_conv_word_fu_18836_ap_return_20;
wire   [4:0] grp_conv_word_fu_18836_ap_return_21;
wire   [4:0] grp_conv_word_fu_18836_ap_return_22;
wire   [4:0] grp_conv_word_fu_18836_ap_return_23;
wire   [4:0] grp_conv_word_fu_18836_ap_return_24;
wire   [4:0] grp_conv_word_fu_18836_ap_return_25;
wire   [4:0] grp_conv_word_fu_18836_ap_return_26;
wire   [4:0] grp_conv_word_fu_18836_ap_return_27;
wire   [4:0] grp_conv_word_fu_18836_ap_return_28;
wire   [4:0] grp_conv_word_fu_18836_ap_return_29;
wire   [4:0] grp_conv_word_fu_18836_ap_return_30;
wire   [4:0] grp_conv_word_fu_18836_ap_return_31;
wire   [4:0] grp_conv_word_fu_18836_ap_return_32;
wire   [4:0] grp_conv_word_fu_18836_ap_return_33;
wire   [4:0] grp_conv_word_fu_18836_ap_return_34;
wire   [4:0] grp_conv_word_fu_18836_ap_return_35;
wire   [4:0] grp_conv_word_fu_18836_ap_return_36;
wire   [4:0] grp_conv_word_fu_18836_ap_return_37;
wire   [4:0] grp_conv_word_fu_18836_ap_return_38;
wire   [4:0] grp_conv_word_fu_18836_ap_return_39;
wire   [4:0] grp_conv_word_fu_18836_ap_return_40;
wire   [4:0] grp_conv_word_fu_18836_ap_return_41;
wire   [4:0] grp_conv_word_fu_18836_ap_return_42;
wire   [4:0] grp_conv_word_fu_18836_ap_return_43;
wire   [4:0] grp_conv_word_fu_18836_ap_return_44;
wire   [4:0] grp_conv_word_fu_18836_ap_return_45;
wire   [4:0] grp_conv_word_fu_18836_ap_return_46;
wire   [4:0] grp_conv_word_fu_18836_ap_return_47;
wire   [4:0] grp_conv_word_fu_18836_ap_return_48;
wire   [4:0] grp_conv_word_fu_18836_ap_return_49;
wire   [4:0] grp_conv_word_fu_18836_ap_return_50;
wire   [4:0] grp_conv_word_fu_18836_ap_return_51;
wire   [4:0] grp_conv_word_fu_18836_ap_return_52;
wire   [4:0] grp_conv_word_fu_18836_ap_return_53;
wire   [4:0] grp_conv_word_fu_18836_ap_return_54;
wire   [4:0] grp_conv_word_fu_18836_ap_return_55;
wire   [4:0] grp_conv_word_fu_18836_ap_return_56;
wire   [4:0] grp_conv_word_fu_18836_ap_return_57;
wire   [4:0] grp_conv_word_fu_18836_ap_return_58;
wire   [4:0] grp_conv_word_fu_18836_ap_return_59;
wire   [4:0] grp_conv_word_fu_18836_ap_return_60;
wire   [4:0] grp_conv_word_fu_18836_ap_return_61;
wire   [4:0] grp_conv_word_fu_18836_ap_return_62;
wire   [4:0] grp_conv_word_fu_18836_ap_return_63;
wire   [4:0] grp_conv_word_fu_19163_ap_return_0;
wire   [4:0] grp_conv_word_fu_19163_ap_return_1;
wire   [4:0] grp_conv_word_fu_19163_ap_return_2;
wire   [4:0] grp_conv_word_fu_19163_ap_return_3;
wire   [4:0] grp_conv_word_fu_19163_ap_return_4;
wire   [4:0] grp_conv_word_fu_19163_ap_return_5;
wire   [4:0] grp_conv_word_fu_19163_ap_return_6;
wire   [4:0] grp_conv_word_fu_19163_ap_return_7;
wire   [4:0] grp_conv_word_fu_19163_ap_return_8;
wire   [4:0] grp_conv_word_fu_19163_ap_return_9;
wire   [4:0] grp_conv_word_fu_19163_ap_return_10;
wire   [4:0] grp_conv_word_fu_19163_ap_return_11;
wire   [4:0] grp_conv_word_fu_19163_ap_return_12;
wire   [4:0] grp_conv_word_fu_19163_ap_return_13;
wire   [4:0] grp_conv_word_fu_19163_ap_return_14;
wire   [4:0] grp_conv_word_fu_19163_ap_return_15;
wire   [4:0] grp_conv_word_fu_19163_ap_return_16;
wire   [4:0] grp_conv_word_fu_19163_ap_return_17;
wire   [4:0] grp_conv_word_fu_19163_ap_return_18;
wire   [4:0] grp_conv_word_fu_19163_ap_return_19;
wire   [4:0] grp_conv_word_fu_19163_ap_return_20;
wire   [4:0] grp_conv_word_fu_19163_ap_return_21;
wire   [4:0] grp_conv_word_fu_19163_ap_return_22;
wire   [4:0] grp_conv_word_fu_19163_ap_return_23;
wire   [4:0] grp_conv_word_fu_19163_ap_return_24;
wire   [4:0] grp_conv_word_fu_19163_ap_return_25;
wire   [4:0] grp_conv_word_fu_19163_ap_return_26;
wire   [4:0] grp_conv_word_fu_19163_ap_return_27;
wire   [4:0] grp_conv_word_fu_19163_ap_return_28;
wire   [4:0] grp_conv_word_fu_19163_ap_return_29;
wire   [4:0] grp_conv_word_fu_19163_ap_return_30;
wire   [4:0] grp_conv_word_fu_19163_ap_return_31;
wire   [4:0] grp_conv_word_fu_19163_ap_return_32;
wire   [4:0] grp_conv_word_fu_19163_ap_return_33;
wire   [4:0] grp_conv_word_fu_19163_ap_return_34;
wire   [4:0] grp_conv_word_fu_19163_ap_return_35;
wire   [4:0] grp_conv_word_fu_19163_ap_return_36;
wire   [4:0] grp_conv_word_fu_19163_ap_return_37;
wire   [4:0] grp_conv_word_fu_19163_ap_return_38;
wire   [4:0] grp_conv_word_fu_19163_ap_return_39;
wire   [4:0] grp_conv_word_fu_19163_ap_return_40;
wire   [4:0] grp_conv_word_fu_19163_ap_return_41;
wire   [4:0] grp_conv_word_fu_19163_ap_return_42;
wire   [4:0] grp_conv_word_fu_19163_ap_return_43;
wire   [4:0] grp_conv_word_fu_19163_ap_return_44;
wire   [4:0] grp_conv_word_fu_19163_ap_return_45;
wire   [4:0] grp_conv_word_fu_19163_ap_return_46;
wire   [4:0] grp_conv_word_fu_19163_ap_return_47;
wire   [4:0] grp_conv_word_fu_19163_ap_return_48;
wire   [4:0] grp_conv_word_fu_19163_ap_return_49;
wire   [4:0] grp_conv_word_fu_19163_ap_return_50;
wire   [4:0] grp_conv_word_fu_19163_ap_return_51;
wire   [4:0] grp_conv_word_fu_19163_ap_return_52;
wire   [4:0] grp_conv_word_fu_19163_ap_return_53;
wire   [4:0] grp_conv_word_fu_19163_ap_return_54;
wire   [4:0] grp_conv_word_fu_19163_ap_return_55;
wire   [4:0] grp_conv_word_fu_19163_ap_return_56;
wire   [4:0] grp_conv_word_fu_19163_ap_return_57;
wire   [4:0] grp_conv_word_fu_19163_ap_return_58;
wire   [4:0] grp_conv_word_fu_19163_ap_return_59;
wire   [4:0] grp_conv_word_fu_19163_ap_return_60;
wire   [4:0] grp_conv_word_fu_19163_ap_return_61;
wire   [4:0] grp_conv_word_fu_19163_ap_return_62;
wire   [4:0] grp_conv_word_fu_19163_ap_return_63;
reg   [5:0] p_7_reg_6154;
reg   [9:0] p_8_reg_6165;
reg   [7:0] t_V_2_phi_fu_6192_p4;
wire    ap_block_pp0_stage0;
wire   [2:0] tmp_135_fu_20936_p2;
wire   [2:0] ap_phi_precharge_reg_pp0_iter1_storemerge_reg_6211;
reg   [2:0] storemerge_phi_fu_6214_p4;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_8_reg_6221;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_8_reg_6221;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_7_reg_6245;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_7_reg_6245;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_6_reg_6269;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_6_reg_6269;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_5_reg_6293;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_5_reg_6293;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_4_reg_6317;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_4_reg_6317;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_3_reg_6341;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_3_reg_6341;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_2_reg_6365;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_2_reg_6365;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_1_reg_6389;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_1_reg_6389;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_9_reg_6413;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_1_reg_6440;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_reg_6440;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_1_2_1_reg_6440;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_2_1_reg_6440;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_1_reg_6452;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_1_reg_6452;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_1_1_reg_6452;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_1_1_reg_6452;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_3_reg_6464;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_reg_6464;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_3_reg_6476;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_3_reg_6476;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_5_reg_6488;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_reg_6488;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_5_reg_6500;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_5_reg_6500;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_7_reg_6512;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_reg_6512;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_7_reg_6524;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_7_reg_6524;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_1_reg_6536;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_reg_6536;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_2_2_1_reg_6536;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_2_1_reg_6536;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_1_reg_6552;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_1_reg_6552;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_2_1_reg_6552;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_2_1_reg_6552;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_3_reg_6568;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_reg_6568;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_3_reg_6584;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_5_reg_6600;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_reg_6600;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_5_reg_6616;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_7_reg_6632;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_reg_6632;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_7_reg_6648;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_1_reg_6664;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_reg_6664;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_3_2_1_reg_6664;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_2_1_reg_6664;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_1_reg_6682;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_3_1_reg_6682;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_3_1_reg_6682;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_3_reg_6700;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_reg_6700;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_3_reg_6718;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_5_reg_6736;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_reg_6736;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_5_reg_6754;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_7_reg_6772;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_reg_6772;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_7_reg_6790;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_1_reg_6808;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_reg_6808;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_4_2_1_reg_6808;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_2_1_reg_6808;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_1_reg_6828;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_4_1_reg_6828;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_4_1_reg_6828;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_3_reg_6848;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_reg_6848;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_3_reg_6868;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_5_reg_6888;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_reg_6888;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_5_reg_6908;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_7_reg_6928;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_reg_6928;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_7_reg_6948;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948;
wire   [1:0] word_buffer_V_load_1_19_fu_33002_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968;
reg   [1:0] line_buffer_0_5_2_1_phi_fu_6972_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_5_2_1_reg_6968;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_2_1_reg_6968;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_1_reg_6968;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_1_reg_6990;
reg   [1:0] p_0296_0_i_0_5_1_phi_fu_6994_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_5_1_reg_6990;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_5_1_reg_6990;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_1_reg_6990;
wire   [1:0] word_buffer_V_load_1_20_fu_33025_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012;
reg   [1:0] line_buffer_0_5_2_3_phi_fu_7016_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_3_reg_7012;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_3_reg_7034;
reg   [1:0] p_0296_0_i_0_5_3_phi_fu_7038_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_3_reg_7034;
wire   [1:0] word_buffer_V_load_1_21_fu_33048_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_reg_7056;
reg   [1:0] line_buffer_0_5_2_5_phi_fu_7060_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_5_reg_7056;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_5_reg_7078;
reg   [1:0] p_0296_0_i_0_5_5_phi_fu_7082_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_5_reg_7078;
wire   [1:0] word_buffer_V_load_1_22_fu_33071_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_reg_7100;
reg   [1:0] line_buffer_0_5_2_7_phi_fu_7104_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_7_reg_7100;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_7_reg_7122;
reg   [1:0] p_0296_0_i_0_5_7_phi_fu_7126_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_7_reg_7122;
wire   [1:0] word_buffer_V_load_1_23_fu_33189_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_reg_7144;
reg   [1:0] line_buffer_0_6_2_1_phi_fu_7148_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_6_2_1_reg_7144;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_1_reg_7144;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_1_reg_7144;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_1_reg_7168;
reg   [1:0] p_0296_0_i_0_6_1_phi_fu_7172_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_6_1_reg_7168;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_1_reg_7168;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_1_reg_7168;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_reg_7192;
reg   [1:0] line_buffer_0_6_2_3_phi_fu_7196_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_3_reg_7192;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_reg_7192;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_3_reg_7216;
reg   [1:0] p_0296_0_i_0_6_3_phi_fu_7220_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_3_reg_7216;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_3_reg_7216;
wire   [1:0] word_buffer_V_load_1_25_fu_33219_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_reg_7240;
reg   [1:0] line_buffer_0_6_2_5_phi_fu_7244_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_5_reg_7240;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_5_reg_7264;
reg   [1:0] p_0296_0_i_0_6_5_phi_fu_7268_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_5_reg_7264;
wire   [1:0] word_buffer_V_load_1_26_fu_33249_p3;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_reg_7288;
reg   [1:0] line_buffer_0_6_2_7_phi_fu_7291_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_7_reg_7311;
reg   [1:0] p_0296_0_i_0_6_7_phi_fu_7314_p16;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_3_reg_7334;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_1_0_1_3_reg_7334;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_1_reg_7358;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_1_1_reg_7358;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_1_reg_7358;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_1_3_reg_7382;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_3_reg_7382;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_2_0_1_3_reg_7382;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_1_3_reg_7382;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_1_reg_7404;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_2_1_reg_7404;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_1_reg_7404;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_3_3_reg_7426;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_3_reg_7426;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_3_reg_7448;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_5_3_reg_7470;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_3_reg_7470;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_5_reg_7492;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_7_3_reg_7514;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_7_3_reg_7514;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_3_reg_7514;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_7_reg_7536;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_7_reg_7536;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_1_3_reg_7558;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_3_reg_7558;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_3_0_1_3_reg_7558;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_1_3_reg_7558;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_1_reg_7578;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_3_1_reg_7578;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_1_reg_7578;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_3_3_reg_7598;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_3_reg_7598;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_3_reg_7618;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_5_3_reg_7638;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_3_reg_7638;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_5_reg_7658;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_7_3_reg_7678;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_7_3_reg_7678;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_3_reg_7678;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_7_reg_7698;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_7_reg_7698;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_1_3_reg_7718;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_3_reg_7718;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_4_0_1_3_reg_7718;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_1_3_reg_7718;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_1_reg_7736;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_4_1_reg_7736;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_1_reg_7736;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_3_3_reg_7754;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_3_reg_7754;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_3_reg_7772;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_5_3_reg_7790;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_3_reg_7790;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_5_reg_7808;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_7_3_reg_7826;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_7_3_reg_7826;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_3_reg_7826;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_7_reg_7844;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_7_reg_7844;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_1_3_reg_7862;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_3_reg_7862;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_5_0_1_3_reg_7862;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_1_3_reg_7862;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_1_reg_7878;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_1_reg_7878;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_5_1_reg_7878;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_1_reg_7878;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_3_3_reg_7894;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_3_reg_7894;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_3_reg_7910;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_5_3_reg_7926;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_3_reg_7926;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_5_reg_7942;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_7_3_reg_7958;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_7_3_reg_7958;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_3_reg_7958;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_7_reg_7974;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_7_reg_7974;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_7_reg_7974;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_1_3_reg_7990;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_3_reg_7990;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_0_6_0_1_3_reg_7990;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_0_1_3_reg_7990;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_1_reg_8002;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_1_reg_8002;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_6_1_reg_8002;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_6_1_reg_8002;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_3_3_reg_8014;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_3_reg_8014;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_3_reg_8026;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_3_reg_8026;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_5_3_reg_8038;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_3_reg_8038;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_5_reg_8050;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_5_reg_8050;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_7_3_reg_8062;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_3_reg_8062;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_7_reg_8074;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_7_reg_8074;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_8_reg_8086;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_8_reg_8086;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_7_reg_8110;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_7_reg_8110;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_6_reg_8134;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_6_reg_8134;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_5_reg_8158;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_5_reg_8158;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_4_reg_8182;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_4_reg_8182;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_3_reg_8206;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_3_reg_8206;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_2_reg_8230;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_2_reg_8230;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_1_reg_8254;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_1_reg_8254;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_9_reg_8278;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_1_reg_8305;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_reg_8305;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_1_2_1_reg_8305;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_2_1_reg_8305;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_1_reg_8317;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_1_reg_8317;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_1_1_reg_8317;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_1_1_reg_8317;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_3_reg_8329;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_reg_8329;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_3_reg_8341;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_3_reg_8341;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_5_reg_8353;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_reg_8353;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_5_reg_8365;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_5_reg_8365;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_7_reg_8377;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_reg_8377;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_7_reg_8389;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_7_reg_8389;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_1_reg_8401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_reg_8401;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_2_2_1_reg_8401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_2_1_reg_8401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_1_reg_8417;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_1_reg_8417;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_2_1_reg_8417;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_2_1_reg_8417;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_3_reg_8433;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_reg_8433;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_3_reg_8449;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_5_reg_8465;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_reg_8465;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_5_reg_8481;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_7_reg_8497;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_reg_8497;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_7_reg_8513;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_1_reg_8529;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_reg_8529;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_3_2_1_reg_8529;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_2_1_reg_8529;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_1_reg_8547;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_3_1_reg_8547;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_3_1_reg_8547;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_3_reg_8565;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_reg_8565;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_3_reg_8583;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_5_reg_8601;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_reg_8601;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_5_reg_8619;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_7_reg_8637;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_reg_8637;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_7_reg_8655;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_1_reg_8673;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_reg_8673;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_4_2_1_reg_8673;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_2_1_reg_8673;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_1_reg_8693;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_4_1_reg_8693;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_4_1_reg_8693;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_3_reg_8713;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_reg_8713;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_3_reg_8733;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_5_reg_8753;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_reg_8753;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_5_reg_8773;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_7_reg_8793;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_reg_8793;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_7_reg_8813;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813;
wire   [1:0] word_buffer_V_load_1_47_fu_35298_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_1_reg_8833;
reg   [1:0] line_buffer_1_5_2_1_phi_fu_8837_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_5_2_1_reg_8833;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_2_1_reg_8833;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_1_reg_8833;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_1_reg_8855;
reg   [1:0] p_0296_0_i_1_5_1_phi_fu_8859_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_5_1_reg_8855;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_5_1_reg_8855;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_1_reg_8855;
wire   [1:0] word_buffer_V_load_1_48_fu_35321_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_reg_8877;
reg   [1:0] line_buffer_1_5_2_3_phi_fu_8881_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_3_reg_8877;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_3_reg_8899;
reg   [1:0] p_0296_0_i_1_5_3_phi_fu_8903_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_3_reg_8899;
wire   [1:0] word_buffer_V_load_1_49_fu_35344_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_reg_8921;
reg   [1:0] line_buffer_1_5_2_5_phi_fu_8925_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_5_reg_8921;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_5_reg_8943;
reg   [1:0] p_0296_0_i_1_5_5_phi_fu_8947_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_5_reg_8943;
wire   [1:0] word_buffer_V_load_1_50_fu_35367_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_reg_8965;
reg   [1:0] line_buffer_1_5_2_7_phi_fu_8969_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_7_reg_8965;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_7_reg_8987;
reg   [1:0] p_0296_0_i_1_5_7_phi_fu_8991_p14;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_7_reg_8987;
wire   [1:0] word_buffer_V_load_1_51_fu_35480_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_reg_9009;
reg   [1:0] line_buffer_1_6_2_1_phi_fu_9013_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_6_2_1_reg_9009;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_1_reg_9009;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_1_reg_9009;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_1_reg_9033;
reg   [1:0] p_0296_0_i_1_6_1_phi_fu_9037_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_6_1_reg_9033;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_1_reg_9033;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_1_reg_9033;
wire   [1:0] word_buffer_V_load_1_52_fu_35510_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_reg_9057;
reg   [1:0] line_buffer_1_6_2_3_phi_fu_9061_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_3_reg_9057;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_reg_9057;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_3_reg_9081;
reg   [1:0] p_0296_0_i_1_6_3_phi_fu_9085_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_3_reg_9081;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_3_reg_9081;
wire   [1:0] word_buffer_V_load_1_53_fu_35540_p3;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_reg_9105;
reg   [1:0] line_buffer_1_6_2_5_phi_fu_9109_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_5_reg_9105;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_5_reg_9129;
reg   [1:0] p_0296_0_i_1_6_5_phi_fu_9133_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_5_reg_9129;
wire   [1:0] word_buffer_V_load_1_54_fu_35570_p3;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_reg_9153;
reg   [1:0] line_buffer_1_6_2_7_phi_fu_9156_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_7_reg_9176;
reg   [1:0] p_0296_0_i_1_6_7_phi_fu_9179_p16;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_1_3_reg_9199;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_3_reg_9199;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_1_0_1_3_reg_9199;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_1_3_reg_9199;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_1_reg_9223;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_1_1_reg_9223;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_1_reg_9223;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_1_3_reg_9247;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_3_reg_9247;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_2_0_1_3_reg_9247;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_1_3_reg_9247;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_1_reg_9269;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_2_1_reg_9269;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_1_reg_9269;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_3_3_reg_9291;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_3_reg_9291;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_3_reg_9313;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_5_3_reg_9335;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_3_reg_9335;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_5_reg_9357;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_7_3_reg_9379;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_7_3_reg_9379;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_3_reg_9379;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_7_reg_9401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_7_reg_9401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_1_3_reg_9423;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_3_reg_9423;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_3_0_1_3_reg_9423;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_1_3_reg_9423;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_1_reg_9443;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_3_1_reg_9443;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_1_reg_9443;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_3_3_reg_9463;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_3_reg_9463;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_3_reg_9483;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_5_3_reg_9503;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_3_reg_9503;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_5_reg_9523;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_7_3_reg_9543;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_7_3_reg_9543;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_3_reg_9543;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_7_reg_9563;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_7_reg_9563;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_1_3_reg_9583;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_3_reg_9583;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_4_0_1_3_reg_9583;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_1_3_reg_9583;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_1_reg_9601;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_4_1_reg_9601;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_1_reg_9601;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_3_3_reg_9619;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_3_reg_9619;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_3_reg_9637;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_5_3_reg_9655;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_3_reg_9655;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_5_reg_9673;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_7_3_reg_9691;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_7_3_reg_9691;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_3_reg_9691;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_7_reg_9709;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_7_reg_9709;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_1_3_reg_9727;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_3_reg_9727;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_5_0_1_3_reg_9727;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_1_3_reg_9727;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_1_reg_9743;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_1_reg_9743;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_5_1_reg_9743;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_1_reg_9743;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_3_3_reg_9759;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_3_reg_9759;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_3_reg_9775;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_5_3_reg_9791;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_3_reg_9791;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_5_reg_9807;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_7_3_reg_9823;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_7_3_reg_9823;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_3_reg_9823;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_7_reg_9839;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_7_reg_9839;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_7_reg_9839;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_1_3_reg_9855;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_3_reg_9855;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_line_buffer_1_6_0_1_3_reg_9855;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_0_1_3_reg_9855;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_1_reg_9867;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_1_reg_9867;
wire   [1:0] ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_6_1_reg_9867;
reg   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_6_1_reg_9867;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_3_3_reg_9879;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_3_reg_9879;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_3_reg_9891;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_3_reg_9891;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_5_3_reg_9903;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_3_reg_9903;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_5_reg_9915;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_5_reg_9915;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_7_3_reg_9927;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_3_reg_9927;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_7_reg_9939;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_7_reg_9939;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_8_reg_9951;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_8_reg_9951;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_1_reg_9977;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_7_1_reg_9977;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_6_reg_10003;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_6_reg_10003;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_1_reg_10029;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_5_1_reg_10029;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_4_reg_10055;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_4_reg_10055;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_1_reg_10081;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_3_1_reg_10081;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_2_reg_10107;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_2_reg_10107;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_1_reg_10133;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_1_1_reg_10133;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_reg_10159;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_reg_10159;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_9_reg_10183;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_8_reg_10211;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_8_reg_10211;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_1_reg_10241;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_7_1_reg_10241;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_6_reg_10271;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_6_reg_10271;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_1_reg_10301;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_5_1_reg_10301;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_4_reg_10331;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_4_reg_10331;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_1_reg_10361;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_3_1_reg_10361;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_2_reg_10391;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_2_reg_10391;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_1_reg_10421;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_1_1_reg_10421;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_reg_10451;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_reg_10451;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_9_reg_10477;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_8_reg_10507;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_8_reg_10507;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_1_reg_10538;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_7_1_reg_10538;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_6_reg_10569;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_6_reg_10569;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_1_reg_10600;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_5_1_reg_10600;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_4_reg_10631;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_4_reg_10631;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_1_reg_10662;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_3_1_reg_10662;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_2_reg_10693;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_2_reg_10693;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_1_reg_10724;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_1_1_reg_10724;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_reg_10755;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_reg_10755;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_9_reg_10781;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_8_reg_10811;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_8_reg_10811;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_1_reg_10843;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_7_1_reg_10843;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_6_reg_10875;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_6_reg_10875;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_1_reg_10907;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_5_1_reg_10907;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_4_reg_10939;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_4_reg_10939;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_1_reg_10971;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_3_1_reg_10971;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_2_reg_11003;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_2_reg_11003;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_1_reg_11035;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_1_1_reg_11035;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_reg_11067;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_reg_11067;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_9_reg_11093;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_8_reg_11123;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_8_reg_11123;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_1_reg_11154;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_7_1_reg_11154;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_6_reg_11185;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_6_reg_11185;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_1_reg_11216;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_5_1_reg_11216;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_4_reg_11247;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_4_reg_11247;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_1_reg_11278;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_3_1_reg_11278;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_2_reg_11309;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_2_reg_11309;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_1_reg_11340;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_1_1_reg_11340;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_reg_11371;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_reg_11371;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_9_reg_11395;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_8_reg_11422;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_8_reg_11422;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_8_reg_11422;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_1_reg_11454;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_7_1_reg_11454;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_7_1_reg_11454;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_6_reg_11486;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_6_reg_11486;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_6_reg_11486;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_1_reg_11518;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_5_1_reg_11518;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_5_1_reg_11518;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_4_reg_11550;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_4_reg_11550;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_4_reg_11550;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_1_reg_11582;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_3_1_reg_11582;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_1_reg_11582;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_reg_11614;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_reg_11614;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_reg_11614;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_1_reg_11638;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_1_1_reg_11638;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_1_1_reg_11638;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_2_reg_11670;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_2_reg_11670;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_2_reg_11670;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_9_reg_11702;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_9_reg_11702;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_1_reg_11729;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_1_reg_11729;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_2_reg_11741;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_2_reg_11741;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_3_reg_11753;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_3_reg_11753;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_4_reg_11765;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_4_reg_11765;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_5_reg_11777;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_5_reg_11777;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_6_reg_11789;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_6_reg_11789;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_7_reg_11801;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_7_reg_11801;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_8_reg_11813;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_8_reg_11813;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_1_2_reg_11825;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_1_2_reg_11825;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_2_reg_11836;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_2_reg_11836;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_3_2_reg_11847;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_3_2_reg_11847;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_4_reg_11858;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_4_reg_11858;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_5_2_reg_11869;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_5_2_reg_11869;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_6_reg_11880;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_6_reg_11880;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_7_2_reg_11891;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_7_2_reg_11891;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_8_reg_11902;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_8_reg_11902;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_9_reg_11913;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_9_reg_11913;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_3_3_reg_11924;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_3_reg_11924;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_3_reg_11924;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_3_reg_11947;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_3_reg_11947;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_5_3_reg_11970;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_3_reg_11970;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_3_reg_11970;
reg   [1:0] line_buffer_0_1_0_5_3_phi_fu_11973_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_5_reg_11992;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_5_reg_11992;
reg   [1:0] p_0168_0_i_0_1_5_phi_fu_11995_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_7_3_reg_12014;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_7_3_reg_12014;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_3_reg_12014;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_3_reg_12014;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_7_reg_12037;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_7_reg_12037;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_7_reg_12037;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_8_2_reg_12060;
reg   [1:0] line_buffer_0_1_0_8_2_phi_fu_12063_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_8_2_reg_12060;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_2_reg_12091;
reg   [1:0] line_buffer_0_1_0_7_2_phi_fu_12094_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_2_reg_12091;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_6_2_reg_12122;
reg   [1:0] line_buffer_0_1_0_6_2_phi_fu_12125_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_6_2_reg_12122;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_2_reg_12153;
reg   [1:0] line_buffer_0_1_0_5_2_phi_fu_12156_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_2_reg_12153;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_4_2_reg_12184;
reg   [1:0] line_buffer_0_1_0_4_2_phi_fu_12187_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_4_2_reg_12184;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_2_reg_12215;
reg   [1:0] line_buffer_0_1_0_3_2_phi_fu_12218_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_2_reg_12215;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_2_2_reg_12246;
reg   [1:0] line_buffer_0_1_0_2_2_phi_fu_12249_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_2_2_reg_12246;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_1_2_reg_12277;
reg   [1:0] line_buffer_0_1_0_1_2_phi_fu_12280_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_2_reg_12277;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308;
reg   [1:0] line_buffer_0_1_0_0_2_phi_fu_12312_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_0_2_reg_12308;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_9_reg_12333;
reg   [1:0] line_buffer_0_1_0_9_phi_fu_12336_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_9_reg_12333;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_8_2_reg_12358;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_8_2_reg_12358;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_2_reg_12388;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_7_2_reg_12388;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_6_2_reg_12418;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_6_2_reg_12418;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_2_reg_12448;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_5_2_reg_12448;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_4_2_reg_12478;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_4_2_reg_12478;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_2_reg_12508;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_3_2_reg_12508;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_2_2_reg_12538;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_2_2_reg_12538;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_2_reg_12568;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_1_2_reg_12568;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_0_2_reg_12598;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_0_2_reg_12598;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_9_reg_12621;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_2_reg_12648;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_7_2_reg_12648;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_6_2_reg_12679;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_6_2_reg_12679;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_2_reg_12710;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_5_2_reg_12710;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_4_2_reg_12741;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_4_2_reg_12741;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_2_reg_12772;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_3_2_reg_12772;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_2_2_reg_12803;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_2_2_reg_12803;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_2_reg_12834;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_1_2_reg_12834;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_0_2_reg_12865;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_0_2_reg_12865;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_8_2_reg_12890;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_8_2_reg_12890;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_9_reg_12921;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_8_2_reg_12950;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_8_2_reg_12950;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_2_reg_12980;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_7_2_reg_12980;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_6_2_reg_13010;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_6_2_reg_13010;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_2_reg_13040;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_5_2_reg_13040;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_4_2_reg_13070;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_4_2_reg_13070;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_2_reg_13100;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_3_2_reg_13100;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_2_2_reg_13130;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_2_2_reg_13130;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_2_reg_13160;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_1_2_reg_13160;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_0_2_reg_13190;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_0_2_reg_13190;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_9_reg_13215;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_8_2_reg_13244;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_8_2_reg_13244;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_2_reg_13273;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_7_2_reg_13273;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_6_2_reg_13302;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_6_2_reg_13302;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_2_reg_13331;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_5_2_reg_13331;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_4_2_reg_13360;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_4_2_reg_13360;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_2_reg_13389;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_3_2_reg_13389;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_2_2_reg_13418;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_2_2_reg_13418;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_2_reg_13447;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_1_2_reg_13447;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_0_2_reg_13476;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_0_2_reg_13476;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_9_reg_13501;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_8_2_reg_13530;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_8_2_reg_13530;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_2_reg_13555;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_7_2_reg_13555;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_6_2_reg_13580;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_6_2_reg_13580;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_2_reg_13605;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_5_2_reg_13605;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_4_2_reg_13630;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_4_2_reg_13630;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_2_reg_13655;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_3_2_reg_13655;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_2_2_reg_13680;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_2_2_reg_13680;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_2_reg_13705;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_1_2_reg_13705;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_0_2_reg_13730;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_0_2_reg_13730;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_9_reg_13753;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_8_2_reg_13779;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_8_2_reg_13779;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_7_2_reg_13802;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_7_2_reg_13802;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_6_2_reg_13825;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_6_2_reg_13825;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_5_2_reg_13848;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_5_2_reg_13848;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_4_2_reg_13871;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_4_2_reg_13871;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_3_2_reg_13894;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_3_2_reg_13894;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_2_2_reg_13917;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_2_2_reg_13917;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_1_2_reg_13940;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_1_2_reg_13940;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_0_2_reg_13963;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_0_2_reg_13963;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_9_reg_13986;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_1_reg_14012;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_3_1_reg_14012;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_2_reg_14038;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_2_reg_14038;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_1_reg_14064;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_1_1_reg_14064;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_reg_14090;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_reg_14090;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_4_reg_14114;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_4_reg_14114;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_1_reg_14140;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_5_1_reg_14140;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_6_reg_14166;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_6_reg_14166;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_1_reg_14192;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_7_1_reg_14192;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_8_reg_14218;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_8_reg_14218;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_9_reg_14244;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_8_reg_14272;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_8_reg_14272;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_1_reg_14302;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_7_1_reg_14302;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_6_reg_14332;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_6_reg_14332;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_1_reg_14362;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_5_1_reg_14362;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_4_reg_14392;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_4_reg_14392;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_1_reg_14422;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_3_1_reg_14422;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_2_reg_14452;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_2_reg_14452;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_1_reg_14482;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_1_1_reg_14482;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_reg_14512;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_reg_14512;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_9_reg_14538;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_8_reg_14568;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_8_reg_14568;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_1_reg_14599;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_7_1_reg_14599;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_6_reg_14630;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_6_reg_14630;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_1_reg_14661;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_5_1_reg_14661;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_4_reg_14692;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_4_reg_14692;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_1_reg_14723;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_3_1_reg_14723;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_2_reg_14754;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_2_reg_14754;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_1_reg_14785;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_1_1_reg_14785;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_reg_14816;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_reg_14816;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_9_reg_14842;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_8_reg_14872;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_8_reg_14872;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_1_reg_14904;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_7_1_reg_14904;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_6_reg_14936;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_6_reg_14936;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_1_reg_14968;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_5_1_reg_14968;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_4_reg_15000;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_4_reg_15000;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_1_reg_15032;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_3_1_reg_15032;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_2_reg_15064;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_2_reg_15064;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_1_reg_15096;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_1_1_reg_15096;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_reg_15128;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_reg_15128;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_9_reg_15154;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_8_reg_15184;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_8_reg_15184;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_1_reg_15215;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_7_1_reg_15215;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_6_reg_15246;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_6_reg_15246;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_1_reg_15277;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_5_1_reg_15277;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_4_reg_15308;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_4_reg_15308;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_1_reg_15339;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_3_1_reg_15339;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_2_reg_15370;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_2_reg_15370;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_1_1_reg_15401;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_1_1_reg_15401;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_reg_15432;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_reg_15432;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_9_reg_15456;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_8_reg_15483;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_8_reg_15483;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_8_reg_15483;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_1_reg_15515;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_7_1_reg_15515;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_7_1_reg_15515;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_6_reg_15547;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_6_reg_15547;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_6_reg_15547;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_1_reg_15579;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_5_1_reg_15579;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_5_1_reg_15579;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_4_reg_15611;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_4_reg_15611;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_4_reg_15611;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_1_reg_15643;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_3_1_reg_15643;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_1_reg_15643;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_2_reg_15675;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_2_reg_15675;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_2_reg_15675;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_1_reg_15707;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_1_1_reg_15707;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_1_1_reg_15707;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_reg_15739;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_reg_15739;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_reg_15739;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_9_reg_15763;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_9_reg_15763;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_1_reg_15790;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_1_reg_15790;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_2_reg_15802;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_2_reg_15802;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_3_reg_15814;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_3_reg_15814;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_4_reg_15826;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_4_reg_15826;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_5_reg_15838;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_5_reg_15838;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_6_reg_15850;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_6_reg_15850;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_7_reg_15862;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_7_reg_15862;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_8_reg_15874;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_8_reg_15874;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_1_2_reg_15886;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_1_2_reg_15886;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_2_reg_15897;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_2_reg_15897;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_3_2_reg_15908;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_3_2_reg_15908;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_4_reg_15919;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_4_reg_15919;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_5_2_reg_15930;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_5_2_reg_15930;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_6_reg_15941;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_6_reg_15941;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_7_2_reg_15952;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_7_2_reg_15952;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_8_reg_15963;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_8_reg_15963;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_9_reg_15974;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_9_reg_15974;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_3_3_reg_15985;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_3_reg_15985;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_3_reg_15985;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_3_reg_16008;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_3_reg_16008;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_5_3_reg_16031;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_3_reg_16031;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_3_reg_16031;
reg   [1:0] line_buffer_1_1_0_5_3_phi_fu_16034_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_5_reg_16053;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_5_reg_16053;
reg   [1:0] p_0168_0_i_1_1_5_phi_fu_16056_p16;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_7_3_reg_16075;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_7_3_reg_16075;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_3_reg_16075;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_3_reg_16075;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_7_reg_16098;
reg   [1:0] ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_7_reg_16098;
reg   [1:0] ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_7_reg_16098;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_8_2_reg_16121;
reg   [1:0] line_buffer_1_1_0_8_2_phi_fu_16124_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_8_2_reg_16121;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_2_reg_16152;
reg   [1:0] line_buffer_1_1_0_7_2_phi_fu_16155_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_2_reg_16152;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_6_2_reg_16183;
reg   [1:0] line_buffer_1_1_0_6_2_phi_fu_16186_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_6_2_reg_16183;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_2_reg_16214;
reg   [1:0] line_buffer_1_1_0_5_2_phi_fu_16217_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_2_reg_16214;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_4_2_reg_16245;
reg   [1:0] line_buffer_1_1_0_4_2_phi_fu_16248_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_4_2_reg_16245;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_2_reg_16276;
reg   [1:0] line_buffer_1_1_0_3_2_phi_fu_16279_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_2_reg_16276;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_2_2_reg_16307;
reg   [1:0] line_buffer_1_1_0_2_2_phi_fu_16310_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_2_2_reg_16307;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_1_2_reg_16338;
reg   [1:0] line_buffer_1_1_0_1_2_phi_fu_16341_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_2_reg_16338;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_0_2_reg_16369;
reg   [1:0] line_buffer_1_1_0_0_2_phi_fu_16373_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_0_2_reg_16369;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_9_reg_16394;
reg   [1:0] line_buffer_1_1_0_9_phi_fu_16397_p18;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_9_reg_16394;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_8_2_reg_16419;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_8_2_reg_16419;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_2_reg_16449;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_7_2_reg_16449;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_6_2_reg_16479;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_6_2_reg_16479;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_2_reg_16509;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_5_2_reg_16509;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_0_2_reg_16539;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_0_2_reg_16539;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_2_reg_16562;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_1_2_reg_16562;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_2_2_reg_16592;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_2_2_reg_16592;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_2_reg_16622;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_3_2_reg_16622;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_4_2_reg_16652;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_4_2_reg_16652;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_9_reg_16682;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_8_2_reg_16709;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_8_2_reg_16709;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_2_reg_16740;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_7_2_reg_16740;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_6_2_reg_16771;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_6_2_reg_16771;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_2_reg_16802;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_5_2_reg_16802;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_4_2_reg_16833;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_4_2_reg_16833;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_2_reg_16864;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_3_2_reg_16864;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_2_2_reg_16895;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_2_2_reg_16895;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_2_reg_16926;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_1_2_reg_16926;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_0_2_reg_16957;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_0_2_reg_16957;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_9_reg_16982;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_8_2_reg_17011;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_8_2_reg_17011;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_2_reg_17041;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_7_2_reg_17041;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_6_2_reg_17071;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_6_2_reg_17071;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_2_reg_17101;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_5_2_reg_17101;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_4_2_reg_17131;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_4_2_reg_17131;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_2_reg_17161;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_3_2_reg_17161;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_2_2_reg_17191;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_2_2_reg_17191;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_2_reg_17221;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_1_2_reg_17221;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_0_2_reg_17251;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_0_2_reg_17251;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_9_reg_17276;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_8_2_reg_17305;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_8_2_reg_17305;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_2_reg_17334;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_7_2_reg_17334;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_6_2_reg_17363;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_6_2_reg_17363;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_2_reg_17392;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_5_2_reg_17392;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_4_2_reg_17421;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_4_2_reg_17421;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_2_reg_17450;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_3_2_reg_17450;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_2_2_reg_17479;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_2_2_reg_17479;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_2_reg_17508;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_1_2_reg_17508;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_0_2_reg_17537;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_0_2_reg_17537;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_9_reg_17562;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_8_2_reg_17591;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_8_2_reg_17591;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_2_reg_17616;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_7_2_reg_17616;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_6_2_reg_17641;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_6_2_reg_17641;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_2_reg_17666;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_5_2_reg_17666;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_4_2_reg_17691;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_4_2_reg_17691;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_2_reg_17716;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_3_2_reg_17716;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_2_2_reg_17741;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_2_2_reg_17741;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_2_reg_17766;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_1_2_reg_17766;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_0_2_reg_17791;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_0_2_reg_17791;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_9_reg_17814;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_8_2_reg_17840;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_8_2_reg_17840;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_7_2_reg_17863;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_7_2_reg_17863;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_6_2_reg_17886;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_6_2_reg_17886;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_5_2_reg_17909;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_5_2_reg_17909;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_4_2_reg_17932;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_4_2_reg_17932;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_3_2_reg_17955;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_3_2_reg_17955;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_2_2_reg_17978;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_2_2_reg_17978;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_1_2_reg_18001;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_1_2_reg_18001;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_0_2_reg_18024;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_0_2_reg_18024;
wire   [1:0] ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_9_reg_18047;
reg   [1:0] ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047;
reg   [4:0] p_1_reg_18073;
wire    ap_CS_fsm_state16;
wire    ap_block_pp1_stage0;
reg   [4:0] p_2_phi_fu_18802_p4;
wire    ap_block_pp2_stage0;
wire   [0:0] ap_phi_precharge_reg_pp2_iter2_p_0150_2_reg_18810;
reg   [0:0] ap_phi_precharge_reg_pp2_iter3_p_0150_2_reg_18810;
wire   [0:0] p_0150_2_phi_fu_18813_p8;
wire   [15:0] ap_phi_precharge_reg_pp2_iter2_p_0620_2_reg_18823;
reg   [15:0] ap_phi_precharge_reg_pp2_iter3_p_0620_2_reg_18823;
wire   [31:0] tmp_113_fu_19952_p1;
wire   [31:0] tmp_140_fu_20868_p1;
wire   [31:0] tmp_127_fu_20920_p1;
wire  signed [31:0] tmp_154_cast_fu_40612_p1;
wire   [31:0] tmp_126_fu_42232_p1;
wire   [31:0] tmp_139_fu_42570_p1;
wire   [31:0] tmp_131_fu_43038_p1;
wire   [31:0] tmp_145_fu_45571_p1;
wire   [0:0] new_batch_V_read_read_fu_3262_p2;
wire   [15:0] tmp_134_fu_20943_p2;
reg   [63:0] tmp_1529_fu_45490_p4;
wire   [63:0] p_Result_1_fu_45547_p5;
wire   [63:0] p_Result_98_s_fu_45067_p65;
reg   [1:0] old_word_buffer_0_1_fu_662;
reg   [1:0] old_word_buffer_0_2_fu_666;
reg   [1:0] old_word_buffer_0_3_fu_670;
reg   [1:0] old_word_buffer_0_4_fu_674;
reg   [1:0] old_word_buffer_0_5_fu_678;
reg   [1:0] old_word_buffer_0_6_fu_682;
reg   [1:0] old_word_buffer_0_7_fu_686;
reg   [1:0] old_word_buffer_1_1_fu_690;
reg   [1:0] old_word_buffer_1_2_fu_694;
reg   [1:0] old_word_buffer_1_3_fu_698;
reg   [1:0] old_word_buffer_1_4_fu_702;
reg   [1:0] old_word_buffer_1_5_fu_706;
reg   [1:0] old_word_buffer_1_6_fu_710;
reg   [1:0] old_word_buffer_1_7_fu_714;
reg   [1:0] old_word_buffer_1_2_1_fu_718;
reg   [1:0] old_word_buffer_0_0_fu_722;
reg   [1:0] old_word_buffer_0_0_1_fu_726;
reg   [1:0] old_word_buffer_0_0_2_fu_730;
reg   [1:0] old_word_buffer_0_0_3_fu_734;
reg   [1:0] old_word_buffer_0_0_4_fu_738;
reg   [1:0] old_word_buffer_0_0_5_fu_742;
reg   [1:0] old_word_buffer_0_0_6_fu_746;
reg   [1:0] old_word_buffer_0_0_7_fu_750;
reg   [1:0] old_word_buffer_0_0_8_fu_754;
reg   [1:0] old_word_buffer_0_1_1_fu_758;
reg   [1:0] old_word_buffer_0_1_2_fu_762;
reg   [1:0] old_word_buffer_0_1_3_fu_766;
reg   [1:0] old_word_buffer_0_1_4_fu_770;
reg   [1:0] old_word_buffer_0_1_5_fu_774;
reg   [1:0] old_word_buffer_0_1_6_fu_778;
reg   [1:0] old_word_buffer_0_1_7_fu_782;
reg   [1:0] old_word_buffer_0_1_8_fu_786;
reg   [1:0] old_word_buffer_0_1_9_fu_790;
reg   [1:0] old_word_buffer_0_1_10_fu_794;
reg   [1:0] old_word_buffer_0_2_1_fu_798;
reg   [1:0] old_word_buffer_0_2_2_fu_802;
reg   [1:0] old_word_buffer_0_2_3_fu_806;
reg   [1:0] old_word_buffer_0_2_4_fu_810;
reg   [1:0] old_word_buffer_0_2_5_fu_814;
reg   [1:0] old_word_buffer_0_2_6_fu_818;
reg   [1:0] old_word_buffer_0_2_7_fu_822;
reg   [1:0] old_word_buffer_0_2_8_fu_826;
reg   [1:0] old_word_buffer_0_2_9_fu_830;
reg   [1:0] old_word_buffer_0_2_10_fu_834;
reg   [1:0] old_word_buffer_0_3_1_fu_838;
reg   [1:0] old_word_buffer_0_3_2_fu_842;
reg   [1:0] old_word_buffer_0_3_3_fu_846;
reg   [1:0] old_word_buffer_0_3_4_fu_850;
reg   [1:0] old_word_buffer_0_3_5_fu_854;
reg   [1:0] old_word_buffer_0_3_6_fu_858;
reg   [1:0] old_word_buffer_0_3_7_fu_862;
reg   [1:0] old_word_buffer_0_3_8_fu_866;
reg   [1:0] old_word_buffer_0_3_9_fu_870;
reg   [1:0] old_word_buffer_0_3_10_fu_874;
reg   [1:0] old_word_buffer_0_4_1_fu_878;
reg   [1:0] old_word_buffer_0_4_2_fu_882;
reg   [1:0] old_word_buffer_0_4_3_fu_886;
reg   [1:0] old_word_buffer_0_4_4_fu_890;
reg   [1:0] old_word_buffer_0_4_5_fu_894;
reg   [1:0] old_word_buffer_0_4_6_fu_898;
reg   [1:0] old_word_buffer_0_4_7_fu_902;
reg   [1:0] old_word_buffer_0_4_8_fu_906;
reg   [1:0] old_word_buffer_0_4_9_fu_910;
reg   [1:0] old_word_buffer_0_4_10_fu_914;
reg   [1:0] old_word_buffer_0_5_1_fu_918;
reg   [1:0] old_word_buffer_0_5_2_fu_922;
reg   [1:0] old_word_buffer_0_5_3_fu_926;
reg   [1:0] old_word_buffer_0_5_4_fu_930;
reg   [1:0] old_word_buffer_0_5_5_fu_934;
reg   [1:0] old_word_buffer_0_5_6_fu_938;
reg   [1:0] old_word_buffer_0_5_7_fu_942;
reg   [1:0] old_word_buffer_0_5_8_fu_946;
reg   [1:0] old_word_buffer_0_5_9_fu_950;
reg   [1:0] old_word_buffer_0_5_10_fu_954;
reg   [1:0] old_word_buffer_0_6_1_fu_958;
reg   [1:0] old_word_buffer_0_6_2_fu_962;
reg   [1:0] old_word_buffer_0_6_3_fu_966;
reg   [1:0] old_word_buffer_0_6_4_fu_970;
reg   [1:0] old_word_buffer_0_6_5_fu_974;
reg   [1:0] old_word_buffer_0_6_6_fu_978;
reg   [1:0] old_word_buffer_0_6_7_fu_982;
reg   [1:0] old_word_buffer_0_6_8_fu_986;
reg   [1:0] old_word_buffer_0_6_9_fu_990;
reg   [1:0] old_word_buffer_0_6_10_fu_994;
reg   [1:0] old_word_buffer_0_7_1_fu_998;
reg   [1:0] old_word_buffer_0_7_2_fu_1002;
reg   [1:0] old_word_buffer_0_7_3_fu_1006;
reg   [1:0] old_word_buffer_0_7_4_fu_1010;
reg   [1:0] old_word_buffer_0_7_5_fu_1014;
reg   [1:0] old_word_buffer_0_7_6_fu_1018;
reg   [1:0] old_word_buffer_0_7_7_fu_1022;
reg   [1:0] old_word_buffer_0_7_8_fu_1026;
reg   [1:0] old_word_buffer_0_7_9_fu_1030;
reg   [1:0] old_word_buffer_1_1_1_fu_1034;
reg   [1:0] old_word_buffer_1_1_2_fu_1038;
reg   [1:0] old_word_buffer_1_0_fu_1042;
reg   [1:0] old_word_buffer_1_0_1_fu_1046;
reg   [1:0] old_word_buffer_1_0_2_fu_1050;
reg   [1:0] old_word_buffer_1_0_3_fu_1054;
reg   [1:0] old_word_buffer_1_0_4_fu_1058;
reg   [1:0] old_word_buffer_1_0_5_fu_1062;
reg   [1:0] old_word_buffer_1_0_6_fu_1066;
reg   [1:0] old_word_buffer_1_0_7_fu_1070;
reg   [1:0] old_word_buffer_1_0_8_fu_1074;
reg   [1:0] old_word_buffer_1_1_3_fu_1078;
reg   [1:0] old_word_buffer_1_1_4_fu_1082;
reg   [1:0] old_word_buffer_1_1_5_fu_1086;
reg   [1:0] old_word_buffer_1_1_6_fu_1090;
reg   [1:0] old_word_buffer_1_1_7_fu_1094;
reg   [1:0] old_word_buffer_1_1_8_fu_1098;
reg   [1:0] old_word_buffer_1_1_9_fu_1102;
reg   [1:0] old_word_buffer_1_1_10_fu_1106;
reg   [1:0] old_word_buffer_1_2_2_fu_1110;
reg   [1:0] old_word_buffer_1_2_3_fu_1114;
reg   [1:0] old_word_buffer_1_2_4_fu_1118;
reg   [1:0] old_word_buffer_1_2_5_fu_1122;
reg   [1:0] old_word_buffer_1_2_6_fu_1126;
reg   [1:0] old_word_buffer_1_2_7_fu_1130;
reg   [1:0] old_word_buffer_1_2_8_fu_1134;
reg   [1:0] old_word_buffer_1_2_9_fu_1138;
reg   [1:0] old_word_buffer_1_2_10_fu_1142;
reg   [1:0] old_word_buffer_1_3_1_fu_1146;
reg   [1:0] old_word_buffer_1_3_2_fu_1150;
reg   [1:0] old_word_buffer_1_3_3_fu_1154;
reg   [1:0] old_word_buffer_1_3_4_fu_1158;
reg   [1:0] old_word_buffer_1_3_5_fu_1162;
reg   [1:0] old_word_buffer_1_3_6_fu_1166;
reg   [1:0] old_word_buffer_1_3_7_fu_1170;
reg   [1:0] old_word_buffer_1_3_8_fu_1174;
reg   [1:0] old_word_buffer_1_3_9_fu_1178;
reg   [1:0] old_word_buffer_1_3_10_fu_1182;
reg   [1:0] old_word_buffer_1_4_1_fu_1186;
reg   [1:0] old_word_buffer_1_4_2_fu_1190;
reg   [1:0] old_word_buffer_1_4_3_fu_1194;
reg   [1:0] old_word_buffer_1_4_4_fu_1198;
reg   [1:0] old_word_buffer_1_4_5_fu_1202;
reg   [1:0] old_word_buffer_1_4_6_fu_1206;
reg   [1:0] old_word_buffer_1_4_7_fu_1210;
reg   [1:0] old_word_buffer_1_4_8_fu_1214;
reg   [1:0] old_word_buffer_1_4_9_fu_1218;
reg   [1:0] old_word_buffer_1_4_10_fu_1222;
reg   [1:0] old_word_buffer_1_5_1_fu_1226;
reg   [1:0] old_word_buffer_1_5_2_fu_1230;
reg   [1:0] old_word_buffer_1_5_3_fu_1234;
reg   [1:0] old_word_buffer_1_5_4_fu_1238;
reg   [1:0] old_word_buffer_1_5_5_fu_1242;
reg   [1:0] old_word_buffer_1_5_6_fu_1246;
reg   [1:0] old_word_buffer_1_5_7_fu_1250;
reg   [1:0] old_word_buffer_1_5_8_fu_1254;
reg   [1:0] old_word_buffer_1_5_9_fu_1258;
reg   [1:0] old_word_buffer_1_5_10_fu_1262;
reg   [1:0] old_word_buffer_1_6_1_fu_1266;
reg   [1:0] old_word_buffer_1_6_2_fu_1270;
reg   [1:0] old_word_buffer_1_6_3_fu_1274;
reg   [1:0] old_word_buffer_1_6_4_fu_1278;
reg   [1:0] old_word_buffer_1_6_5_fu_1282;
reg   [1:0] old_word_buffer_1_6_6_fu_1286;
reg   [1:0] old_word_buffer_1_6_7_fu_1290;
reg   [1:0] old_word_buffer_1_6_8_fu_1294;
reg   [1:0] old_word_buffer_1_6_9_fu_1298;
reg   [1:0] old_word_buffer_1_6_10_fu_1302;
reg   [1:0] old_word_buffer_1_7_1_fu_1306;
reg   [1:0] old_word_buffer_1_7_2_fu_1310;
reg   [1:0] old_word_buffer_1_7_3_fu_1314;
reg   [1:0] old_word_buffer_1_7_4_fu_1318;
reg   [1:0] old_word_buffer_1_7_5_fu_1322;
reg   [1:0] old_word_buffer_1_7_6_fu_1326;
reg   [1:0] old_word_buffer_1_7_7_fu_1330;
reg   [1:0] old_word_buffer_1_7_8_fu_1334;
reg   [1:0] old_word_buffer_1_7_9_fu_1338;
reg   [1:0] old_word_buffer_0_4_11_fu_1342;
reg   [1:0] old_word_buffer_0_0_9_fu_1346;
reg   [1:0] old_word_buffer_0_0_10_fu_1350;
reg   [1:0] old_word_buffer_0_0_11_fu_1354;
reg   [1:0] old_word_buffer_0_0_12_fu_1358;
reg   [1:0] old_word_buffer_0_0_13_fu_1362;
reg   [1:0] old_word_buffer_0_0_14_fu_1366;
reg   [1:0] old_word_buffer_0_0_15_fu_1370;
reg   [1:0] old_word_buffer_0_0_16_fu_1374;
reg   [1:0] old_word_buffer_0_0_17_fu_1378;
reg   [1:0] old_word_buffer_0_1_11_fu_1382;
reg   [1:0] old_word_buffer_0_1_12_fu_1386;
reg   [1:0] old_word_buffer_0_1_13_fu_1390;
reg   [1:0] old_word_buffer_0_1_14_fu_1394;
reg   [1:0] old_word_buffer_0_1_15_fu_1398;
reg   [1:0] old_word_buffer_0_1_16_fu_1402;
reg   [1:0] old_word_buffer_0_1_17_fu_1406;
reg   [1:0] old_word_buffer_0_1_18_fu_1410;
reg   [1:0] old_word_buffer_0_1_19_fu_1414;
reg   [1:0] old_word_buffer_0_2_11_fu_1418;
reg   [1:0] old_word_buffer_0_2_12_fu_1422;
reg   [1:0] old_word_buffer_0_2_13_fu_1426;
reg   [1:0] old_word_buffer_0_2_14_fu_1430;
reg   [1:0] old_word_buffer_0_2_15_fu_1434;
reg   [1:0] old_word_buffer_0_2_16_fu_1438;
reg   [1:0] old_word_buffer_0_2_17_fu_1442;
reg   [1:0] old_word_buffer_0_2_18_fu_1446;
reg   [1:0] old_word_buffer_0_2_19_fu_1450;
reg   [1:0] old_word_buffer_0_3_11_fu_1454;
reg   [1:0] old_word_buffer_0_3_12_fu_1458;
reg   [1:0] old_word_buffer_0_3_13_fu_1462;
reg   [1:0] old_word_buffer_0_3_14_fu_1466;
reg   [1:0] old_word_buffer_0_3_15_fu_1470;
reg   [1:0] old_word_buffer_0_3_16_fu_1474;
reg   [1:0] old_word_buffer_0_3_17_fu_1478;
reg   [1:0] old_word_buffer_0_3_18_fu_1482;
reg   [1:0] old_word_buffer_0_3_19_fu_1486;
reg   [1:0] old_word_buffer_0_4_12_fu_1490;
reg   [1:0] old_word_buffer_0_4_13_fu_1494;
reg   [1:0] old_word_buffer_0_4_14_fu_1498;
reg   [1:0] old_word_buffer_0_4_15_fu_1502;
reg   [1:0] old_word_buffer_0_4_16_fu_1506;
reg   [1:0] old_word_buffer_0_4_17_fu_1510;
reg   [1:0] old_word_buffer_0_4_18_fu_1514;
reg   [1:0] old_word_buffer_0_4_19_fu_1518;
reg   [1:0] old_word_buffer_0_5_11_fu_1522;
reg   [1:0] old_word_buffer_0_5_12_fu_1526;
reg   [1:0] old_word_buffer_0_5_13_fu_1530;
reg   [1:0] old_word_buffer_0_5_14_fu_1534;
reg   [1:0] old_word_buffer_0_5_15_fu_1538;
reg   [1:0] old_word_buffer_0_5_16_fu_1542;
reg   [1:0] old_word_buffer_0_5_17_fu_1546;
reg   [1:0] old_word_buffer_0_5_18_fu_1550;
reg   [1:0] old_word_buffer_0_5_19_fu_1554;
reg   [1:0] old_word_buffer_0_6_11_fu_1558;
reg   [1:0] old_word_buffer_0_6_12_fu_1562;
reg   [1:0] old_word_buffer_0_6_13_fu_1566;
reg   [1:0] old_word_buffer_0_6_14_fu_1570;
reg   [1:0] old_word_buffer_0_6_15_fu_1574;
reg   [1:0] old_word_buffer_0_6_16_fu_1578;
reg   [1:0] old_word_buffer_0_6_17_fu_1582;
reg   [1:0] old_word_buffer_0_6_18_fu_1586;
reg   [1:0] old_word_buffer_0_6_19_fu_1590;
reg   [1:0] old_word_buffer_0_7_10_fu_1594;
reg   [1:0] old_word_buffer_0_7_11_fu_1598;
reg   [1:0] old_word_buffer_0_7_12_fu_1602;
reg   [1:0] old_word_buffer_0_7_13_fu_1606;
reg   [1:0] old_word_buffer_0_7_14_fu_1610;
reg   [1:0] old_word_buffer_0_7_15_fu_1614;
reg   [1:0] old_word_buffer_0_7_16_fu_1618;
reg   [1:0] old_word_buffer_0_7_17_fu_1622;
reg   [1:0] old_word_buffer_1_7_10_fu_1626;
reg   [1:0] old_word_buffer_1_0_9_fu_1630;
reg   [1:0] old_word_buffer_1_0_10_fu_1634;
reg   [1:0] old_word_buffer_1_0_11_fu_1638;
reg   [1:0] old_word_buffer_1_0_12_fu_1642;
reg   [1:0] old_word_buffer_1_0_13_fu_1646;
reg   [1:0] old_word_buffer_1_0_14_fu_1650;
reg   [1:0] old_word_buffer_1_0_15_fu_1654;
reg   [1:0] old_word_buffer_1_0_16_fu_1658;
reg   [1:0] old_word_buffer_1_0_17_fu_1662;
reg   [1:0] old_word_buffer_1_1_11_fu_1666;
reg   [1:0] old_word_buffer_1_1_12_fu_1670;
reg   [1:0] old_word_buffer_1_1_13_fu_1674;
reg   [1:0] old_word_buffer_1_1_14_fu_1678;
reg   [1:0] old_word_buffer_1_1_15_fu_1682;
reg   [1:0] old_word_buffer_1_1_16_fu_1686;
reg   [1:0] old_word_buffer_1_1_17_fu_1690;
reg   [1:0] old_word_buffer_1_1_18_fu_1694;
reg   [1:0] old_word_buffer_1_1_19_fu_1698;
reg   [1:0] old_word_buffer_1_2_11_fu_1702;
reg   [1:0] old_word_buffer_1_2_12_fu_1706;
reg   [1:0] old_word_buffer_1_2_13_fu_1710;
reg   [1:0] old_word_buffer_1_2_14_fu_1714;
reg   [1:0] old_word_buffer_1_2_15_fu_1718;
reg   [1:0] old_word_buffer_1_2_16_fu_1722;
reg   [1:0] old_word_buffer_1_2_17_fu_1726;
reg   [1:0] old_word_buffer_1_2_18_fu_1730;
reg   [1:0] old_word_buffer_1_2_19_fu_1734;
reg   [1:0] old_word_buffer_1_3_11_fu_1738;
reg   [1:0] old_word_buffer_1_3_12_fu_1742;
reg   [1:0] old_word_buffer_1_3_13_fu_1746;
reg   [1:0] old_word_buffer_1_3_14_fu_1750;
reg   [1:0] old_word_buffer_1_3_15_fu_1754;
reg   [1:0] old_word_buffer_1_3_16_fu_1758;
reg   [1:0] old_word_buffer_1_3_17_fu_1762;
reg   [1:0] old_word_buffer_1_3_18_fu_1766;
reg   [1:0] old_word_buffer_1_3_19_fu_1770;
reg   [1:0] old_word_buffer_1_4_11_fu_1774;
reg   [1:0] old_word_buffer_1_4_12_fu_1778;
reg   [1:0] old_word_buffer_1_4_13_fu_1782;
reg   [1:0] old_word_buffer_1_4_14_fu_1786;
reg   [1:0] old_word_buffer_1_4_15_fu_1790;
reg   [1:0] old_word_buffer_1_4_16_fu_1794;
reg   [1:0] old_word_buffer_1_4_17_fu_1798;
reg   [1:0] old_word_buffer_1_4_18_fu_1802;
reg   [1:0] old_word_buffer_1_4_19_fu_1806;
reg   [1:0] old_word_buffer_1_5_11_fu_1810;
reg   [1:0] old_word_buffer_1_5_12_fu_1814;
reg   [1:0] old_word_buffer_1_5_13_fu_1818;
reg   [1:0] old_word_buffer_1_5_14_fu_1822;
reg   [1:0] old_word_buffer_1_5_15_fu_1826;
reg   [1:0] old_word_buffer_1_5_16_fu_1830;
reg   [1:0] old_word_buffer_1_5_17_fu_1834;
reg   [1:0] old_word_buffer_1_5_18_fu_1838;
reg   [1:0] old_word_buffer_1_5_19_fu_1842;
reg   [1:0] old_word_buffer_1_6_11_fu_1846;
reg   [1:0] old_word_buffer_1_6_12_fu_1850;
reg   [1:0] old_word_buffer_1_6_13_fu_1854;
reg   [1:0] old_word_buffer_1_6_14_fu_1858;
reg   [1:0] old_word_buffer_1_6_15_fu_1862;
reg   [1:0] old_word_buffer_1_6_16_fu_1866;
reg   [1:0] old_word_buffer_1_6_17_fu_1870;
reg   [1:0] old_word_buffer_1_6_18_fu_1874;
reg   [1:0] old_word_buffer_1_6_19_fu_1878;
reg   [1:0] old_word_buffer_1_7_11_fu_1882;
reg   [1:0] old_word_buffer_1_7_12_fu_1886;
reg   [1:0] old_word_buffer_1_7_13_fu_1890;
reg   [1:0] old_word_buffer_1_7_14_fu_1894;
reg   [1:0] old_word_buffer_1_7_15_fu_1898;
reg   [1:0] old_word_buffer_1_7_16_fu_1902;
reg   [1:0] old_word_buffer_1_7_17_fu_1906;
reg   [1:0] line_buffer_0_0_0_1_fu_1914;
reg   [1:0] line_buffer_0_0_0_2_s_fu_1918;
reg   [1:0] line_buffer_0_0_0_3_fu_1922;
reg   [1:0] line_buffer_0_0_0_4_s_fu_1926;
reg   [1:0] line_buffer_0_0_0_5_fu_1930;
reg   [1:0] line_buffer_0_0_0_6_s_fu_1934;
reg   [1:0] line_buffer_0_0_0_7_fu_1938;
reg   [1:0] line_buffer_0_0_0_8_s_fu_1942;
reg   [1:0] line_buffer_0_0_0_9_s_fu_1946;
reg   [1:0] old_word_buffer_0_3_20_fu_1950;
reg   [1:0] old_word_buffer_0_0_18_fu_1954;
reg   [1:0] old_word_buffer_0_0_19_fu_1958;
reg   [1:0] old_word_buffer_0_0_20_fu_1962;
reg   [1:0] old_word_buffer_0_0_21_fu_1966;
reg   [1:0] old_word_buffer_0_0_22_fu_1970;
reg   [1:0] old_word_buffer_0_0_23_fu_1974;
reg   [1:0] old_word_buffer_0_0_24_fu_1978;
reg   [1:0] old_word_buffer_0_0_25_fu_1982;
reg   [1:0] line_buffer_0_0_1_9_s_fu_1986;
wire   [1:0] line_buffer_0_0_1_9_fu_37795_p3;
reg   [1:0] line_buffer_0_3_1_0_s_fu_1990;
wire   [1:0] line_buffer_0_3_1_fu_37829_p3;
reg   [1:0] line_buffer_0_1_0_fu_1994;
reg   [1:0] old_word_buffer_0_0_26_fu_1998;
reg   [1:0] old_word_buffer_0_0_27_fu_2002;
reg   [1:0] old_word_buffer_0_0_28_fu_2006;
reg   [1:0] old_word_buffer_0_0_29_fu_2010;
reg   [1:0] old_word_buffer_0_0_30_fu_2014;
reg   [1:0] old_word_buffer_0_0_31_fu_2018;
reg   [1:0] old_word_buffer_0_0_32_fu_2022;
reg   [1:0] old_word_buffer_0_0_33_fu_2026;
reg   [1:0] old_word_buffer_0_6_20_fu_2030;
reg   [1:0] line_buffer_0_1_1_0_s_fu_2034;
wire   [1:0] line_buffer_0_1_1_fu_37805_p3;
reg   [1:0] old_word_buffer_0_1_20_fu_2038;
reg   [1:0] old_word_buffer_0_1_21_fu_2042;
reg   [1:0] old_word_buffer_0_1_22_fu_2046;
reg   [1:0] old_word_buffer_0_1_23_fu_2050;
reg   [1:0] old_word_buffer_0_1_24_fu_2054;
reg   [1:0] old_word_buffer_0_1_25_fu_2058;
reg   [1:0] old_word_buffer_0_1_26_fu_2062;
reg   [1:0] old_word_buffer_0_1_27_fu_2066;
reg   [1:0] line_buffer_0_1_1_9_s_fu_2070;
wire   [1:0] line_buffer_0_1_1_9_fu_37811_p3;
reg   [1:0] old_word_buffer_0_2_20_fu_2074;
reg   [1:0] line_buffer_0_2_0_fu_2078;
reg   [1:0] line_buffer_0_2_0_1_fu_2082;
reg   [1:0] old_word_buffer_0_7_18_fu_2086;
reg   [1:0] line_buffer_0_2_0_3_fu_2090;
reg   [1:0] old_word_buffer_0_7_19_fu_2094;
reg   [1:0] line_buffer_0_2_0_5_fu_2098;
reg   [1:0] old_word_buffer_0_7_20_fu_2102;
reg   [1:0] line_buffer_0_2_0_7_fu_2106;
reg   [1:0] old_word_buffer_0_7_21_fu_2110;
reg   [1:0] old_word_buffer_0_6_21_fu_2114;
reg   [1:0] line_buffer_0_2_1_0_s_fu_2118;
wire   [1:0] line_buffer_0_2_1_fu_37817_p3;
reg   [1:0] old_word_buffer_0_2_21_fu_2122;
reg   [1:0] old_word_buffer_0_2_22_fu_2126;
reg   [1:0] old_word_buffer_0_2_23_fu_2130;
reg   [1:0] old_word_buffer_0_2_24_fu_2134;
reg   [1:0] old_word_buffer_0_2_25_fu_2138;
reg   [1:0] old_word_buffer_0_2_26_fu_2142;
reg   [1:0] old_word_buffer_0_2_27_fu_2146;
reg   [1:0] old_word_buffer_0_2_28_fu_2150;
reg   [1:0] line_buffer_0_2_1_9_s_fu_2154;
wire   [1:0] line_buffer_0_2_1_9_fu_37823_p3;
reg   [1:0] old_word_buffer_0_7_22_fu_2158;
reg   [1:0] line_buffer_0_3_0_fu_2162;
reg   [1:0] line_buffer_0_3_0_1_fu_2166;
reg   [1:0] old_word_buffer_0_7_23_fu_2170;
reg   [1:0] line_buffer_0_3_0_3_fu_2174;
reg   [1:0] old_word_buffer_0_7_24_fu_2178;
reg   [1:0] line_buffer_0_3_0_5_fu_2182;
reg   [1:0] old_word_buffer_0_7_25_fu_2186;
reg   [1:0] line_buffer_0_3_0_7_fu_2190;
reg   [1:0] old_word_buffer_0_3_21_fu_2194;
reg   [1:0] old_word_buffer_0_3_22_fu_2198;
reg   [1:0] old_word_buffer_0_3_23_fu_2202;
reg   [1:0] old_word_buffer_0_3_24_fu_2206;
reg   [1:0] old_word_buffer_0_3_25_fu_2210;
reg   [1:0] old_word_buffer_0_3_26_fu_2214;
reg   [1:0] old_word_buffer_0_3_27_fu_2218;
reg   [1:0] line_buffer_0_3_1_9_s_fu_2222;
wire   [1:0] line_buffer_0_3_1_9_fu_37835_p3;
reg   [1:0] line_buffer_0_4_0_fu_2226;
reg   [1:0] line_buffer_0_4_0_1_fu_2230;
reg   [1:0] old_word_buffer_0_7_26_fu_2234;
reg   [1:0] line_buffer_0_4_0_3_fu_2238;
reg   [1:0] old_word_buffer_0_7_27_fu_2242;
reg   [1:0] line_buffer_0_4_0_5_fu_2246;
reg   [1:0] old_word_buffer_0_7_28_fu_2250;
reg   [1:0] line_buffer_0_4_0_7_fu_2254;
reg   [1:0] old_word_buffer_0_7_29_fu_2258;
reg   [1:0] old_word_buffer_0_3_28_fu_2262;
reg   [1:0] line_buffer_0_4_1_0_s_fu_2266;
wire   [1:0] line_buffer_0_4_1_fu_37841_p3;
reg   [1:0] old_word_buffer_0_4_20_fu_2270;
reg   [1:0] old_word_buffer_0_4_21_fu_2274;
reg   [1:0] old_word_buffer_0_4_22_fu_2278;
reg   [1:0] old_word_buffer_0_4_23_fu_2282;
reg   [1:0] old_word_buffer_0_4_24_fu_2286;
reg   [1:0] old_word_buffer_0_4_25_fu_2290;
reg   [1:0] old_word_buffer_0_4_26_fu_2294;
reg   [1:0] old_word_buffer_0_4_27_fu_2298;
reg   [1:0] line_buffer_0_4_1_9_s_fu_2302;
wire   [1:0] line_buffer_0_4_1_9_fu_37847_p3;
reg   [1:0] line_buffer_0_5_0_fu_2306;
reg   [1:0] line_buffer_0_5_0_1_fu_2310;
reg   [1:0] old_word_buffer_0_7_30_fu_2314;
reg   [1:0] line_buffer_0_5_0_3_fu_2318;
reg   [1:0] old_word_buffer_0_7_31_fu_2322;
reg   [1:0] line_buffer_0_5_0_5_fu_2326;
reg   [1:0] old_word_buffer_0_7_32_fu_2330;
reg   [1:0] line_buffer_0_5_0_7_fu_2334;
reg   [1:0] old_word_buffer_0_7_33_fu_2338;
reg   [1:0] old_word_buffer_0_4_28_fu_2342;
reg   [1:0] line_buffer_0_5_1_0_s_fu_2346;
wire   [1:0] line_buffer_0_5_1_fu_37853_p3;
reg   [1:0] old_word_buffer_0_5_20_fu_2350;
reg   [1:0] old_word_buffer_0_5_21_fu_2354;
reg   [1:0] old_word_buffer_0_5_22_fu_2358;
reg   [1:0] old_word_buffer_0_5_23_fu_2362;
reg   [1:0] old_word_buffer_0_5_24_fu_2366;
reg   [1:0] old_word_buffer_0_5_25_fu_2370;
reg   [1:0] old_word_buffer_0_5_26_fu_2374;
reg   [1:0] old_word_buffer_0_5_27_fu_2378;
reg   [1:0] line_buffer_0_5_1_9_s_fu_2382;
wire   [1:0] line_buffer_0_5_1_9_fu_37859_p3;
reg   [1:0] line_buffer_0_6_0_fu_2386;
reg   [1:0] line_buffer_0_6_0_1_fu_2390;
reg   [1:0] line_buffer_0_6_0_2_fu_2394;
reg   [1:0] line_buffer_0_6_0_3_fu_2398;
reg   [1:0] line_buffer_0_6_0_4_fu_2402;
reg   [1:0] line_buffer_0_6_0_5_fu_2406;
reg   [1:0] line_buffer_0_6_0_6_fu_2410;
reg   [1:0] line_buffer_0_6_0_7_fu_2414;
reg   [1:0] line_buffer_0_6_0_8_fu_2418;
reg   [1:0] old_word_buffer_0_5_28_fu_2422;
reg   [1:0] line_buffer_0_6_1_0_s_fu_2426;
wire   [1:0] line_buffer_0_6_1_fu_37865_p3;
reg   [1:0] old_word_buffer_0_6_22_fu_2430;
reg   [1:0] old_word_buffer_0_6_23_fu_2434;
reg   [1:0] old_word_buffer_0_6_24_fu_2438;
reg   [1:0] old_word_buffer_0_6_25_fu_2442;
reg   [1:0] old_word_buffer_0_6_26_fu_2446;
reg   [1:0] old_word_buffer_0_6_27_fu_2450;
reg   [1:0] old_word_buffer_0_6_28_fu_2454;
reg   [1:0] old_word_buffer_0_6_29_fu_2458;
reg   [1:0] line_buffer_0_6_1_9_s_fu_2462;
wire   [1:0] line_buffer_0_6_1_9_fu_37871_p3;
reg   [1:0] old_word_buffer_1_7_18_fu_2466;
reg   [1:0] line_buffer_0_7_0_fu_2470;
reg   [1:0] line_buffer_0_7_0_1_fu_2474;
reg   [1:0] line_buffer_0_7_0_2_fu_2478;
reg   [1:0] line_buffer_0_7_0_3_fu_2482;
reg   [1:0] line_buffer_0_7_0_4_fu_2486;
reg   [1:0] line_buffer_0_7_0_5_fu_2490;
reg   [1:0] line_buffer_0_7_0_6_fu_2494;
reg   [1:0] line_buffer_0_7_0_7_fu_2498;
reg   [1:0] line_buffer_0_7_0_8_fu_2502;
reg   [1:0] old_word_buffer_0_6_30_fu_2506;
reg   [1:0] line_buffer_0_7_1_0_s_fu_2510;
wire   [1:0] line_buffer_0_7_1_fu_37877_p3;
reg   [1:0] old_word_buffer_0_7_34_fu_2514;
reg   [1:0] old_word_buffer_0_7_35_fu_2518;
reg   [1:0] old_word_buffer_0_7_36_fu_2522;
reg   [1:0] old_word_buffer_0_7_37_fu_2526;
reg   [1:0] old_word_buffer_0_7_38_fu_2530;
reg   [1:0] old_word_buffer_0_7_39_fu_2534;
reg   [1:0] old_word_buffer_0_7_40_fu_2538;
reg   [1:0] old_word_buffer_0_7_41_fu_2542;
reg   [1:0] line_buffer_1_2_0_3_fu_2546;
reg   [1:0] old_word_buffer_1_7_19_fu_2550;
reg   [1:0] line_buffer_1_2_0_1_fu_2554;
reg   [1:0] line_buffer_1_2_0_fu_2558;
reg   [1:0] line_buffer_1_0_0_1_fu_2566;
reg   [1:0] line_buffer_1_0_0_2_s_fu_2570;
reg   [1:0] line_buffer_1_0_0_3_fu_2574;
reg   [1:0] line_buffer_1_0_0_4_s_fu_2578;
reg   [1:0] line_buffer_1_0_0_5_fu_2582;
reg   [1:0] line_buffer_1_0_0_6_s_fu_2586;
reg   [1:0] line_buffer_1_0_0_7_fu_2590;
reg   [1:0] line_buffer_1_0_0_8_s_fu_2594;
reg   [1:0] line_buffer_1_0_0_9_s_fu_2598;
reg   [1:0] old_word_buffer_1_0_18_fu_2602;
reg   [1:0] old_word_buffer_1_0_19_fu_2606;
reg   [1:0] old_word_buffer_1_0_20_fu_2610;
reg   [1:0] old_word_buffer_1_0_21_fu_2614;
reg   [1:0] old_word_buffer_1_0_22_fu_2618;
reg   [1:0] old_word_buffer_1_0_23_fu_2622;
reg   [1:0] old_word_buffer_1_0_24_fu_2626;
reg   [1:0] old_word_buffer_1_0_25_fu_2630;
reg   [1:0] line_buffer_1_0_1_9_s_fu_2634;
wire   [1:0] line_buffer_1_0_1_9_fu_38551_p3;
reg   [1:0] line_buffer_1_1_0_fu_2638;
reg   [1:0] old_word_buffer_1_0_26_fu_2642;
reg   [1:0] old_word_buffer_1_0_27_fu_2646;
reg   [1:0] old_word_buffer_1_0_28_fu_2650;
reg   [1:0] old_word_buffer_1_0_29_fu_2654;
reg   [1:0] old_word_buffer_1_0_30_fu_2658;
reg   [1:0] old_word_buffer_1_0_31_fu_2662;
reg   [1:0] old_word_buffer_1_0_32_fu_2666;
reg   [1:0] old_word_buffer_1_0_33_fu_2670;
reg   [1:0] old_word_buffer_1_6_20_fu_2674;
reg   [1:0] line_buffer_1_1_1_0_s_fu_2678;
wire   [1:0] line_buffer_1_1_1_fu_38561_p3;
reg   [1:0] old_word_buffer_1_1_20_fu_2682;
reg   [1:0] old_word_buffer_1_1_21_fu_2686;
reg   [1:0] old_word_buffer_1_1_22_fu_2690;
reg   [1:0] old_word_buffer_1_1_23_fu_2694;
reg   [1:0] old_word_buffer_1_1_24_fu_2698;
reg   [1:0] old_word_buffer_1_1_25_fu_2702;
reg   [1:0] old_word_buffer_1_1_26_fu_2706;
reg   [1:0] old_word_buffer_1_1_27_fu_2710;
reg   [1:0] line_buffer_1_1_1_9_s_fu_2714;
wire   [1:0] line_buffer_1_1_1_9_fu_38567_p3;
reg   [1:0] line_buffer_1_2_0_5_fu_2718;
reg   [1:0] old_word_buffer_1_7_20_fu_2722;
reg   [1:0] line_buffer_1_2_0_7_fu_2726;
reg   [1:0] old_word_buffer_1_7_21_fu_2730;
reg   [1:0] old_word_buffer_1_6_21_fu_2734;
reg   [1:0] line_buffer_1_2_1_0_s_fu_2738;
wire   [1:0] line_buffer_1_2_1_fu_38573_p3;
reg   [1:0] old_word_buffer_1_2_20_fu_2742;
reg   [1:0] old_word_buffer_1_2_21_fu_2746;
reg   [1:0] old_word_buffer_1_2_22_fu_2750;
reg   [1:0] old_word_buffer_1_2_23_fu_2754;
reg   [1:0] old_word_buffer_1_2_24_fu_2758;
reg   [1:0] old_word_buffer_1_2_25_fu_2762;
reg   [1:0] old_word_buffer_1_2_26_fu_2766;
reg   [1:0] old_word_buffer_1_2_27_fu_2770;
reg   [1:0] line_buffer_1_2_1_9_s_fu_2774;
wire   [1:0] line_buffer_1_2_1_9_fu_38579_p3;
reg   [1:0] old_word_buffer_1_5_20_fu_2778;
reg   [1:0] line_buffer_1_3_0_fu_2782;
reg   [1:0] line_buffer_1_3_0_1_fu_2786;
reg   [1:0] old_word_buffer_1_7_22_fu_2790;
reg   [1:0] line_buffer_1_3_0_3_fu_2794;
reg   [1:0] old_word_buffer_1_7_23_fu_2798;
reg   [1:0] line_buffer_1_3_0_5_fu_2802;
reg   [1:0] old_word_buffer_1_7_24_fu_2806;
reg   [1:0] line_buffer_1_3_0_7_fu_2810;
reg   [1:0] old_word_buffer_1_7_25_fu_2814;
reg   [1:0] old_word_buffer_1_2_28_fu_2818;
reg   [1:0] line_buffer_1_3_1_0_s_fu_2822;
wire   [1:0] line_buffer_1_3_1_fu_38585_p3;
reg   [1:0] old_word_buffer_1_3_20_fu_2826;
reg   [1:0] old_word_buffer_1_3_21_fu_2830;
reg   [1:0] old_word_buffer_1_3_22_fu_2834;
reg   [1:0] old_word_buffer_1_3_23_fu_2838;
reg   [1:0] old_word_buffer_1_3_24_fu_2842;
reg   [1:0] old_word_buffer_1_3_25_fu_2846;
reg   [1:0] old_word_buffer_1_3_26_fu_2850;
reg   [1:0] old_word_buffer_1_3_27_fu_2854;
reg   [1:0] line_buffer_1_3_1_9_s_fu_2858;
wire   [1:0] line_buffer_1_3_1_9_fu_38591_p3;
reg   [1:0] old_word_buffer_1_5_21_fu_2862;
reg   [1:0] line_buffer_1_4_0_fu_2866;
reg   [1:0] line_buffer_1_4_0_1_fu_2870;
reg   [1:0] old_word_buffer_1_7_26_fu_2874;
reg   [1:0] line_buffer_1_4_0_3_fu_2878;
reg   [1:0] old_word_buffer_1_7_27_fu_2882;
reg   [1:0] line_buffer_1_4_0_5_fu_2886;
reg   [1:0] old_word_buffer_1_7_28_fu_2890;
reg   [1:0] line_buffer_1_4_0_7_fu_2894;
reg   [1:0] old_word_buffer_1_7_29_fu_2898;
reg   [1:0] old_word_buffer_1_3_28_fu_2902;
reg   [1:0] line_buffer_1_4_1_0_s_fu_2906;
wire   [1:0] line_buffer_1_4_1_fu_38597_p3;
reg   [1:0] old_word_buffer_1_4_20_fu_2910;
reg   [1:0] old_word_buffer_1_4_21_fu_2914;
reg   [1:0] old_word_buffer_1_4_22_fu_2918;
reg   [1:0] old_word_buffer_1_4_23_fu_2922;
reg   [1:0] old_word_buffer_1_4_24_fu_2926;
reg   [1:0] old_word_buffer_1_4_25_fu_2930;
reg   [1:0] old_word_buffer_1_4_26_fu_2934;
reg   [1:0] old_word_buffer_1_4_27_fu_2938;
reg   [1:0] line_buffer_1_4_1_9_s_fu_2942;
wire   [1:0] line_buffer_1_4_1_9_fu_38603_p3;
reg   [1:0] old_word_buffer_1_5_22_fu_2946;
reg   [1:0] line_buffer_1_5_0_fu_2950;
reg   [1:0] line_buffer_1_5_0_1_fu_2954;
reg   [1:0] old_word_buffer_1_7_30_fu_2958;
reg   [1:0] line_buffer_1_5_0_3_fu_2962;
reg   [1:0] old_word_buffer_1_7_31_fu_2966;
reg   [1:0] line_buffer_1_5_0_5_fu_2970;
reg   [1:0] old_word_buffer_1_7_32_fu_2974;
reg   [1:0] line_buffer_1_5_0_7_fu_2978;
reg   [1:0] old_word_buffer_1_7_33_fu_2982;
reg   [1:0] old_word_buffer_1_4_28_fu_2986;
reg   [1:0] line_buffer_1_5_1_0_s_fu_2990;
wire   [1:0] line_buffer_1_5_1_fu_38609_p3;
reg   [1:0] old_word_buffer_1_5_23_fu_2994;
reg   [1:0] old_word_buffer_1_5_24_fu_2998;
reg   [1:0] old_word_buffer_1_5_25_fu_3002;
reg   [1:0] old_word_buffer_1_5_26_fu_3006;
reg   [1:0] old_word_buffer_1_5_27_fu_3010;
reg   [1:0] line_buffer_1_5_1_9_s_fu_3014;
wire   [1:0] line_buffer_1_5_1_9_fu_38615_p3;
reg   [0:0] conv_params_1_2_2_fu_3018;
reg   [1:0] line_buffer_1_6_0_fu_3022;
reg   [1:0] line_buffer_1_6_0_1_fu_3026;
reg   [1:0] line_buffer_1_6_0_2_fu_3030;
reg   [1:0] line_buffer_1_6_0_3_fu_3034;
reg   [1:0] line_buffer_1_6_0_4_fu_3038;
reg   [1:0] line_buffer_1_6_0_5_fu_3042;
reg   [1:0] line_buffer_1_6_0_6_fu_3046;
reg   [1:0] line_buffer_1_6_0_7_fu_3050;
reg   [1:0] line_buffer_1_6_0_8_fu_3054;
reg   [1:0] old_word_buffer_1_5_28_fu_3058;
reg   [1:0] line_buffer_1_6_1_0_s_fu_3062;
wire   [1:0] line_buffer_1_6_1_fu_38621_p3;
reg   [1:0] old_word_buffer_1_6_22_fu_3066;
reg   [1:0] old_word_buffer_1_6_23_fu_3070;
reg   [1:0] old_word_buffer_1_6_24_fu_3074;
reg   [1:0] old_word_buffer_1_6_25_fu_3078;
reg   [1:0] old_word_buffer_1_6_26_fu_3082;
reg   [1:0] old_word_buffer_1_6_27_fu_3086;
reg   [1:0] old_word_buffer_1_6_28_fu_3090;
reg   [1:0] old_word_buffer_1_6_29_fu_3094;
reg   [1:0] line_buffer_1_6_1_9_s_fu_3098;
wire   [1:0] line_buffer_1_6_1_9_fu_38627_p3;
reg   [0:0] conv_params_1_2_1_fu_3102;
reg   [1:0] line_buffer_1_7_0_fu_3106;
reg   [1:0] line_buffer_1_7_0_1_fu_3110;
reg   [1:0] line_buffer_1_7_0_2_fu_3114;
reg   [1:0] line_buffer_1_7_0_3_fu_3118;
reg   [1:0] line_buffer_1_7_0_4_fu_3122;
reg   [1:0] line_buffer_1_7_0_5_fu_3126;
reg   [1:0] line_buffer_1_7_0_6_fu_3130;
reg   [1:0] line_buffer_1_7_0_7_fu_3134;
reg   [1:0] line_buffer_1_7_0_8_fu_3138;
reg   [1:0] old_word_buffer_1_6_30_fu_3142;
reg   [1:0] line_buffer_1_7_1_0_s_fu_3146;
wire   [1:0] line_buffer_1_7_1_fu_38633_p3;
reg   [1:0] old_word_buffer_1_7_34_fu_3150;
reg   [1:0] old_word_buffer_1_7_35_fu_3154;
reg   [1:0] old_word_buffer_1_7_36_fu_3158;
reg   [1:0] old_word_buffer_1_7_37_fu_3162;
reg   [1:0] old_word_buffer_1_7_38_fu_3166;
reg   [1:0] old_word_buffer_1_7_39_fu_3170;
reg   [1:0] old_word_buffer_1_7_40_fu_3174;
reg   [1:0] old_word_buffer_1_7_41_fu_3178;
reg   [0:0] conv_params_1_2_0_fu_3182;
reg   [0:0] conv_params_1_1_2_fu_3186;
reg   [0:0] conv_params_1_1_1_fu_3190;
reg   [0:0] conv_params_1_1_0_fu_3194;
reg   [0:0] conv_params_1_0_2_fu_3198;
reg   [0:0] conv_params_1_0_1_fu_3202;
reg   [0:0] conv_params_1_0_0_fu_3206;
wire   [0:0] conv_params_1_0_0_1_fu_32316_p1;
reg   [0:0] conv_params_0_0_0_fu_3210;
wire   [0:0] conv_params_0_0_0_1_fu_32248_p1;
reg   [0:0] conv_params_0_0_1_fu_3214;
reg   [0:0] conv_params_0_0_2_fu_3218;
reg   [0:0] conv_params_0_1_0_fu_3222;
reg   [0:0] conv_params_0_1_1_fu_3226;
reg   [0:0] conv_params_0_1_2_fu_3230;
reg   [0:0] conv_params_0_2_0_fu_3234;
reg   [0:0] conv_params_0_2_1_fu_3238;
reg   [0:0] conv_params_0_2_2_fu_3242;
reg   [63:0] p_0664_s_fu_3246;
wire   [11:0] tmp_147_fu_41579_p2;
wire   [11:0] tmp_359_1_fu_41589_p2;
wire   [11:0] tmp_359_2_fu_41599_p2;
wire   [11:0] tmp_359_3_fu_41609_p2;
wire   [11:0] tmp_359_4_fu_41619_p2;
wire   [11:0] tmp_359_5_fu_41629_p2;
wire   [11:0] tmp_359_6_fu_41639_p2;
wire   [11:0] tmp_359_7_fu_41649_p2;
wire   [11:0] tmp_359_8_fu_41659_p2;
wire   [11:0] tmp_359_9_fu_41669_p2;
wire   [11:0] tmp_359_s_fu_41679_p2;
wire   [11:0] tmp_359_10_fu_41689_p2;
wire   [11:0] tmp_359_11_fu_41699_p2;
wire   [11:0] tmp_359_12_fu_41709_p2;
wire   [11:0] tmp_359_13_fu_41719_p2;
wire   [11:0] tmp_359_14_fu_41729_p2;
wire   [11:0] tmp_359_15_fu_41739_p2;
wire   [11:0] tmp_359_16_fu_41749_p2;
wire   [11:0] tmp_359_17_fu_41759_p2;
wire   [11:0] tmp_359_18_fu_41769_p2;
wire   [11:0] tmp_359_19_fu_41779_p2;
wire   [11:0] tmp_359_20_fu_41789_p2;
wire   [11:0] tmp_359_21_fu_41799_p2;
wire   [11:0] tmp_359_22_fu_41809_p2;
wire   [11:0] tmp_359_23_fu_41819_p2;
wire   [11:0] tmp_359_24_fu_41829_p2;
wire   [11:0] tmp_359_25_fu_41839_p2;
wire   [11:0] tmp_359_26_fu_41849_p2;
wire   [11:0] tmp_359_27_fu_41859_p2;
wire   [11:0] tmp_359_28_fu_41869_p2;
wire   [11:0] tmp_359_29_fu_41879_p2;
wire   [11:0] tmp_359_30_fu_41889_p2;
wire   [11:0] tmp_359_31_fu_41899_p2;
wire   [11:0] tmp_359_32_fu_41909_p2;
wire   [11:0] tmp_359_33_fu_41919_p2;
wire   [11:0] tmp_359_34_fu_41929_p2;
wire   [11:0] tmp_359_35_fu_41939_p2;
wire   [11:0] tmp_359_36_fu_41949_p2;
wire   [11:0] tmp_359_37_fu_41959_p2;
wire   [11:0] tmp_359_38_fu_41969_p2;
wire   [11:0] tmp_359_39_fu_41979_p2;
wire   [11:0] tmp_359_40_fu_41989_p2;
wire   [11:0] tmp_359_41_fu_41999_p2;
wire   [11:0] tmp_359_42_fu_42009_p2;
wire   [11:0] tmp_359_43_fu_42019_p2;
wire   [11:0] tmp_359_44_fu_42029_p2;
wire   [11:0] tmp_359_45_fu_42039_p2;
wire   [11:0] tmp_359_46_fu_42049_p2;
wire   [11:0] tmp_359_47_fu_42059_p2;
wire   [11:0] tmp_359_48_fu_42069_p2;
wire   [11:0] tmp_359_49_fu_42079_p2;
wire   [11:0] tmp_359_50_fu_42089_p2;
wire   [11:0] tmp_359_51_fu_42099_p2;
wire   [11:0] tmp_359_52_fu_42109_p2;
wire   [11:0] tmp_359_53_fu_42119_p2;
wire   [11:0] tmp_359_54_fu_42129_p2;
wire   [11:0] tmp_359_55_fu_42139_p2;
wire   [11:0] tmp_359_56_fu_42149_p2;
wire   [11:0] tmp_359_57_fu_42159_p2;
wire   [11:0] tmp_359_58_fu_42169_p2;
wire   [11:0] tmp_359_59_fu_42179_p2;
wire   [11:0] tmp_359_60_fu_42189_p2;
wire   [11:0] tmp_359_61_fu_42199_p2;
wire   [11:0] tmp_359_62_fu_42209_p2;
reg   [2:0] grp_fu_19490_p1;
wire   [2:0] tmp_s_fu_19626_p3;
wire   [4:0] tmp_112_cast_fu_19634_p1;
wire   [2:0] log_width_V_fu_19620_p2;
wire   [3:0] tmp_104_fu_19662_p3;
wire   [11:0] tmp_114_cast_fu_19670_p1;
wire   [6:0] tmp_113_cast2_fu_19658_p1;
wire   [6:0] tmp_105_fu_19692_p2;
wire   [2:0] grp_fu_19490_p2;
wire   [3:0] tmp_117_cast_fu_19708_p1;
wire   [3:0] tmp_106_fu_19712_p2;
wire   [3:0] w_div_8_V_fu_19698_p4;
wire   [4:0] r_V_55_1_cast_cast_fu_19746_p3;
wire   [4:0] tmp_121_cast_fu_19730_p1;
wire   [1:0] tmp_1226_fu_19726_p1;
wire   [1:0] r_V_55_s_fu_19774_p2;
wire   [4:0] r_V_55_cast_fu_19780_p1;
wire   [2:0] lhs_V_12_3_cast_fu_19796_p1;
wire   [2:0] r_V_55_3_fu_19800_p2;
wire   [4:0] r_V_55_3_cast_fu_19806_p1;
wire   [0:0] tmp_1228_fu_19816_p3;
wire   [2:0] r_V_62_4_fu_19824_p3;
wire   [2:0] r_V_55_2_fu_19838_p2;
wire   [4:0] r_V_55_2_cast_fu_19844_p1;
wire   [2:0] r_V_62_5_fu_19854_p4;
wire   [3:0] r_V_62_5_cast_fu_19864_p1;
wire   [3:0] r_V_55_5_fu_19874_p2;
wire   [1:0] tmp_1229_fu_19886_p4;
wire   [2:0] tmp_fu_19718_p1;
wire   [2:0] r_V_55_4_fu_19902_p2;
wire   [4:0] r_V_55_4_cast_fu_19908_p1;
wire   [3:0] r_V_62_7_cast_fu_19918_p1;
wire   [3:0] r_V_55_7_fu_19928_p2;
wire   [3:0] tmp_316_cast_fu_20029_p1;
wire   [3:0] val_assign_2_fu_20032_p2;
wire   [3:0] s_idx_V_0_1_fu_20050_p2;
wire   [3:0] s_idx_V_0_2_fu_20064_p2;
wire   [2:0] s_idx_V_0_3_cast_fu_20078_p2;
wire   [3:0] s_idx_V_0_4_fu_20092_p2;
wire   [3:0] s_idx_V_0_5_fu_20112_p2;
wire   [3:0] s_idx_V_0_6_fu_20132_p2;
wire   [3:0] r_V_64_0_1_fu_20152_p2;
wire   [3:0] r_V_64_0_2_fu_20166_p2;
wire   [3:0] r_V_64_0_3_fu_20190_p2;
wire   [3:0] r_V_64_0_5_fu_20222_p2;
wire   [3:0] r_V_64_0_6_fu_20240_p2;
wire   [3:0] r_V_64_0_7_fu_20258_p2;
wire   [6:0] tmp_1252_fu_20448_p1;
wire   [0:0] sel_tmp88_fu_20502_p2;
wire   [0:0] sel_tmp92_fu_20525_p2;
wire   [0:0] sel_tmp97_fu_20559_p2;
wire   [0:0] sel_tmp101_fu_20588_p2;
wire   [0:0] sel_tmp108_fu_20635_p2;
wire   [0:0] sel_tmp109_fu_20640_p2;
wire   [0:0] sel_tmp118_fu_20699_p2;
wire   [0:0] sel_tmp119_fu_20704_p2;
wire   [0:0] sel_tmp130_fu_20775_p2;
wire   [0:0] sel_tmp131_fu_20780_p2;
wire   [14:0] lhs_V_fu_20821_p1;
wire   [8:0] tmp_149_cast_fu_20850_p1;
wire   [14:0] rhs_V_2_cast_fu_20859_p1;
(* use_dsp48 = "no" *) wire   [14:0] r_V_6_fu_20863_p2;
wire   [7:0] wrd_V_fu_20876_p2;
wire   [7:0] wrd_phase_V_fu_20882_p2;
wire   [63:0] word_V_0_phi_fu_21219_p3;
wire   [0:0] tmp_1275_fu_21226_p1;
wire   [0:0] tmp_1277_fu_21246_p3;
wire   [0:0] tmp_1279_fu_21270_p3;
wire   [0:0] tmp_1281_fu_21294_p3;
wire   [0:0] tmp_1283_fu_21318_p3;
wire   [0:0] tmp_1284_fu_21334_p3;
wire   [0:0] tmp_1285_fu_21350_p3;
wire   [0:0] tmp_1286_fu_21366_p3;
wire   [0:0] tmp_1287_fu_21382_p3;
wire   [0:0] tmp_1288_fu_21398_p3;
wire   [0:0] tmp_1289_fu_21414_p3;
wire   [0:0] tmp_1292_fu_21446_p3;
wire   [0:0] tmp_1293_fu_21462_p3;
wire   [0:0] tmp_1294_fu_21478_p3;
wire   [0:0] tmp_1295_fu_21494_p3;
wire   [0:0] tmp_1296_fu_21510_p3;
wire   [0:0] tmp_1297_fu_21526_p3;
wire   [0:0] tmp_1299_fu_21550_p3;
wire   [0:0] tmp_1300_fu_21566_p3;
wire   [0:0] tmp_1301_fu_21582_p3;
wire   [0:0] tmp_1302_fu_21598_p3;
wire   [0:0] tmp_1303_fu_21614_p3;
wire   [0:0] tmp_1304_fu_21630_p3;
wire   [0:0] tmp_1305_fu_21646_p3;
wire   [0:0] tmp_1307_fu_21670_p3;
wire   [0:0] tmp_1308_fu_21686_p3;
wire   [0:0] tmp_1309_fu_21702_p3;
wire   [0:0] tmp_1310_fu_21718_p3;
wire   [0:0] tmp_1311_fu_21734_p3;
wire   [0:0] tmp_1312_fu_21750_p3;
wire   [0:0] tmp_1313_fu_21766_p3;
wire   [0:0] tmp_1316_fu_21798_p3;
wire   [0:0] tmp_1317_fu_21814_p3;
wire   [0:0] tmp_1318_fu_21830_p3;
wire   [0:0] tmp_1319_fu_21846_p3;
wire   [0:0] tmp_1320_fu_21862_p3;
wire   [0:0] tmp_1321_fu_21878_p3;
wire   [0:0] tmp_1324_fu_21910_p3;
wire   [0:0] tmp_1325_fu_21926_p3;
wire   [0:0] tmp_1326_fu_21942_p3;
wire   [0:0] tmp_1327_fu_21958_p3;
wire   [0:0] tmp_1328_fu_21974_p3;
wire   [0:0] tmp_1329_fu_21990_p3;
wire   [0:0] tmp_1332_fu_22022_p3;
wire   [0:0] tmp_1333_fu_22038_p3;
wire   [0:0] tmp_1334_fu_22054_p3;
wire   [0:0] tmp_1335_fu_22070_p3;
wire   [0:0] tmp_1336_fu_22086_p3;
wire   [0:0] tmp_1337_fu_22102_p3;
wire   [0:0] tmp_1338_fu_22118_p3;
wire   [63:0] word_V_1_phi_fu_22134_p3;
wire   [0:0] tmp_1339_fu_22141_p1;
wire   [0:0] tmp_1341_fu_22161_p3;
wire   [0:0] tmp_1343_fu_22185_p3;
wire   [0:0] tmp_1345_fu_22209_p3;
wire   [0:0] tmp_1347_fu_22233_p3;
wire   [0:0] tmp_1348_fu_22249_p3;
wire   [0:0] tmp_1349_fu_22265_p3;
wire   [0:0] tmp_1350_fu_22281_p3;
wire   [0:0] tmp_1351_fu_22297_p3;
wire   [0:0] tmp_1352_fu_22313_p3;
wire   [0:0] tmp_1353_fu_22329_p3;
wire   [0:0] tmp_1356_fu_22361_p3;
wire   [0:0] tmp_1357_fu_22377_p3;
wire   [0:0] tmp_1358_fu_22393_p3;
wire   [0:0] tmp_1359_fu_22409_p3;
wire   [0:0] tmp_1360_fu_22425_p3;
wire   [0:0] tmp_1361_fu_22441_p3;
wire   [0:0] tmp_1363_fu_22465_p3;
wire   [0:0] tmp_1364_fu_22481_p3;
wire   [0:0] tmp_1365_fu_22497_p3;
wire   [0:0] tmp_1366_fu_22513_p3;
wire   [0:0] tmp_1367_fu_22529_p3;
wire   [0:0] tmp_1368_fu_22545_p3;
wire   [0:0] tmp_1369_fu_22561_p3;
wire   [0:0] tmp_1371_fu_22585_p3;
wire   [0:0] tmp_1372_fu_22601_p3;
wire   [0:0] tmp_1373_fu_22617_p3;
wire   [0:0] tmp_1374_fu_22633_p3;
wire   [0:0] tmp_1375_fu_22649_p3;
wire   [0:0] tmp_1376_fu_22665_p3;
wire   [0:0] tmp_1377_fu_22681_p3;
wire   [0:0] tmp_1380_fu_22713_p3;
wire   [0:0] tmp_1381_fu_22729_p3;
wire   [0:0] tmp_1382_fu_22745_p3;
wire   [0:0] tmp_1383_fu_22761_p3;
wire   [0:0] tmp_1384_fu_22777_p3;
wire   [0:0] tmp_1385_fu_22793_p3;
wire   [0:0] tmp_1388_fu_22825_p3;
wire   [0:0] tmp_1389_fu_22841_p3;
wire   [0:0] tmp_1390_fu_22857_p3;
wire   [0:0] tmp_1391_fu_22873_p3;
wire   [0:0] tmp_1392_fu_22889_p3;
wire   [0:0] tmp_1393_fu_22905_p3;
wire   [0:0] tmp_1396_fu_22937_p3;
wire   [0:0] tmp_1397_fu_22953_p3;
wire   [0:0] tmp_1398_fu_22969_p3;
wire   [0:0] tmp_1399_fu_22985_p3;
wire   [0:0] tmp_1400_fu_23001_p3;
wire   [0:0] tmp_1401_fu_23017_p3;
wire   [0:0] tmp_1402_fu_23033_p3;
wire   [1:0] word_buffer_1_7_8_fu_23041_p3;
wire   [1:0] word_buffer_1_7_7_fu_23025_p3;
wire   [1:0] word_buffer_1_7_6_fu_23009_p3;
wire   [1:0] word_buffer_1_7_5_fu_22993_p3;
wire   [1:0] word_buffer_1_7_4_fu_22977_p3;
wire   [1:0] word_buffer_1_7_3_fu_22961_p3;
wire   [1:0] word_buffer_1_7_2_fu_22945_p3;
wire   [1:0] word_buffer_1_6_7_fu_22913_p3;
wire   [1:0] word_buffer_1_6_6_fu_22897_p3;
wire   [1:0] word_buffer_1_6_5_fu_22881_p3;
wire   [1:0] word_buffer_1_6_4_fu_22865_p3;
wire   [1:0] word_buffer_1_6_3_fu_22849_p3;
wire   [1:0] word_buffer_1_6_2_fu_22833_p3;
wire   [1:0] word_buffer_1_5_7_fu_22801_p3;
wire   [1:0] word_buffer_1_5_6_fu_22785_p3;
wire   [1:0] word_buffer_1_5_5_fu_22769_p3;
wire   [1:0] word_buffer_1_5_4_fu_22753_p3;
wire   [1:0] word_buffer_1_5_3_fu_22737_p3;
wire   [1:0] word_buffer_1_5_2_fu_22721_p3;
wire   [1:0] word_buffer_1_4_7_fu_22689_p3;
wire   [1:0] word_buffer_1_4_6_fu_22673_p3;
wire   [1:0] word_buffer_1_4_5_fu_22657_p3;
wire   [1:0] word_buffer_1_4_4_fu_22641_p3;
wire   [1:0] word_buffer_1_4_3_fu_22625_p3;
wire   [1:0] word_buffer_1_4_2_fu_22609_p3;
wire   [1:0] word_buffer_1_3_7_fu_22569_p3;
wire   [1:0] word_buffer_1_3_6_fu_22553_p3;
wire   [1:0] word_buffer_1_3_5_fu_22537_p3;
wire   [1:0] word_buffer_1_3_4_fu_22521_p3;
wire   [1:0] word_buffer_1_3_3_fu_22505_p3;
wire   [1:0] word_buffer_1_3_2_fu_22489_p3;
wire   [1:0] word_buffer_1_2_7_fu_22449_p3;
wire   [1:0] word_buffer_1_2_6_fu_22433_p3;
wire   [1:0] word_buffer_1_2_5_fu_22417_p3;
wire   [1:0] word_buffer_1_2_4_fu_22401_p3;
wire   [1:0] word_buffer_1_2_3_fu_22385_p3;
wire   [1:0] word_buffer_1_2_2_fu_22369_p3;
wire   [1:0] word_buffer_1_1_7_fu_22337_p3;
wire   [1:0] word_buffer_1_1_6_fu_22321_p3;
wire   [1:0] word_buffer_1_1_5_fu_22305_p3;
wire   [1:0] word_buffer_1_1_4_fu_22289_p3;
wire   [1:0] word_buffer_1_1_3_fu_22273_p3;
wire   [1:0] word_buffer_1_1_2_fu_22257_p3;
wire   [1:0] word_buffer_0_7_8_fu_22126_p3;
wire   [1:0] word_buffer_0_7_7_fu_22110_p3;
wire   [1:0] word_buffer_0_7_6_fu_22094_p3;
wire   [1:0] word_buffer_0_7_5_fu_22078_p3;
wire   [1:0] word_buffer_0_7_4_fu_22062_p3;
wire   [1:0] word_buffer_0_7_3_fu_22046_p3;
wire   [1:0] word_buffer_0_7_2_fu_22030_p3;
wire   [1:0] word_buffer_0_6_7_fu_21998_p3;
wire   [1:0] word_buffer_0_6_6_fu_21982_p3;
wire   [1:0] word_buffer_0_6_5_fu_21966_p3;
wire   [1:0] word_buffer_0_6_4_fu_21950_p3;
wire   [1:0] word_buffer_0_6_3_fu_21934_p3;
wire   [1:0] word_buffer_0_6_2_fu_21918_p3;
wire   [1:0] word_buffer_0_5_7_fu_21886_p3;
wire   [1:0] word_buffer_0_5_6_fu_21870_p3;
wire   [1:0] word_buffer_0_5_5_fu_21854_p3;
wire   [1:0] word_buffer_0_5_4_fu_21838_p3;
wire   [1:0] word_buffer_0_5_3_fu_21822_p3;
wire   [1:0] word_buffer_0_5_2_fu_21806_p3;
wire   [1:0] word_buffer_0_4_7_fu_21774_p3;
wire   [1:0] word_buffer_0_4_6_fu_21758_p3;
wire   [1:0] word_buffer_0_4_5_fu_21742_p3;
wire   [1:0] word_buffer_0_4_4_fu_21726_p3;
wire   [1:0] word_buffer_0_4_3_fu_21710_p3;
wire   [1:0] word_buffer_0_4_2_fu_21694_p3;
wire   [1:0] word_buffer_0_3_7_fu_21654_p3;
wire   [1:0] word_buffer_0_3_6_fu_21638_p3;
wire   [1:0] word_buffer_0_3_5_fu_21622_p3;
wire   [1:0] word_buffer_0_3_4_fu_21606_p3;
wire   [1:0] word_buffer_0_3_3_fu_21590_p3;
wire   [1:0] word_buffer_0_3_2_fu_21574_p3;
wire   [1:0] word_buffer_0_2_7_fu_21534_p3;
wire   [1:0] word_buffer_0_2_6_fu_21518_p3;
wire   [1:0] word_buffer_0_2_5_fu_21502_p3;
wire   [1:0] word_buffer_0_2_4_fu_21486_p3;
wire   [1:0] word_buffer_0_2_3_fu_21470_p3;
wire   [1:0] word_buffer_0_2_2_fu_21454_p3;
wire   [1:0] word_buffer_0_1_7_fu_21422_p3;
wire   [1:0] word_buffer_0_1_6_fu_21406_p3;
wire   [1:0] word_buffer_0_1_5_fu_21390_p3;
wire   [1:0] word_buffer_0_1_4_fu_21374_p3;
wire   [1:0] word_buffer_0_1_3_fu_21358_p3;
wire   [1:0] word_buffer_0_1_2_fu_21342_p3;
wire   [1:0] sel_tmp166_fu_23657_p3;
wire   [1:0] sel_tmp167_fu_23664_p3;
wire   [1:0] sel_tmp168_fu_23671_p3;
wire   [1:0] sel_tmp169_fu_23678_p3;
wire   [1:0] sel_tmp170_fu_23685_p3;
wire   [1:0] sel_tmp200_fu_23702_p3;
wire   [1:0] sel_tmp201_fu_23709_p3;
wire   [1:0] sel_tmp202_fu_23716_p3;
wire   [1:0] sel_tmp203_fu_23723_p3;
wire   [1:0] sel_tmp231_fu_23740_p3;
wire   [1:0] sel_tmp232_fu_23747_p3;
wire   [1:0] sel_tmp233_fu_23754_p3;
wire   [1:0] sel_tmp262_fu_23774_p3;
wire   [1:0] sel_tmp263_fu_23781_p3;
wire   [1:0] sel_tmp290_fu_23801_p3;
wire   [1:0] sel_tmp390_fu_23854_p3;
wire   [1:0] sel_tmp391_fu_23861_p3;
wire   [1:0] sel_tmp392_fu_23868_p3;
wire   [1:0] sel_tmp393_fu_23875_p3;
wire   [1:0] sel_tmp394_fu_23882_p3;
wire   [1:0] sel_tmp420_fu_23911_p3;
wire   [1:0] sel_tmp421_fu_23918_p3;
wire   [1:0] sel_tmp422_fu_23925_p3;
wire   [1:0] sel_tmp423_fu_23932_p3;
wire   [0:0] first_wrd_not1_fu_23946_p2;
wire   [1:0] sel_tmp453_fu_23968_p3;
wire   [1:0] sel_tmp454_fu_23975_p3;
wire   [1:0] sel_tmp455_fu_23982_p3;
wire   [1:0] sel_tmp489_fu_24009_p3;
wire   [1:0] sel_tmp490_fu_24016_p3;
wire   [1:0] sel_tmp528_fu_24036_p3;
wire   [1:0] sel_tmp645_fu_24059_p3;
wire   [1:0] sel_tmp646_fu_24066_p3;
wire   [1:0] sel_tmp647_fu_24073_p3;
wire   [1:0] sel_tmp648_fu_24080_p3;
wire   [1:0] sel_tmp649_fu_24087_p3;
wire   [1:0] sel_tmp679_fu_24104_p3;
wire   [1:0] sel_tmp680_fu_24111_p3;
wire   [1:0] sel_tmp681_fu_24118_p3;
wire   [1:0] sel_tmp682_fu_24125_p3;
wire   [1:0] sel_tmp710_fu_24142_p3;
wire   [1:0] sel_tmp711_fu_24149_p3;
wire   [1:0] sel_tmp712_fu_24156_p3;
wire   [1:0] sel_tmp741_fu_24176_p3;
wire   [1:0] sel_tmp742_fu_24183_p3;
wire   [1:0] sel_tmp769_fu_24203_p3;
wire   [1:0] sel_tmp869_fu_24256_p3;
wire   [1:0] sel_tmp870_fu_24263_p3;
wire   [1:0] sel_tmp871_fu_24270_p3;
wire   [1:0] sel_tmp872_fu_24277_p3;
wire   [1:0] sel_tmp873_fu_24284_p3;
wire   [1:0] sel_tmp899_fu_24313_p3;
wire   [1:0] sel_tmp900_fu_24320_p3;
wire   [1:0] sel_tmp901_fu_24327_p3;
wire   [1:0] sel_tmp902_fu_24334_p3;
wire   [0:0] first_wrd_not3_fu_24348_p2;
wire   [1:0] sel_tmp932_fu_24370_p3;
wire   [1:0] sel_tmp933_fu_24377_p3;
wire   [1:0] sel_tmp934_fu_24384_p3;
wire   [1:0] sel_tmp968_fu_24411_p3;
wire   [1:0] sel_tmp969_fu_24418_p3;
wire   [1:0] sel_tmp1007_fu_24438_p3;
wire   [1:0] word_buffer_1_6_9_fu_25580_p3;
wire   [1:0] word_buffer_1_6_8_fu_25573_p3;
wire   [1:0] word_buffer_1_5_9_fu_25566_p3;
wire   [1:0] word_buffer_1_5_8_fu_25559_p3;
wire   [1:0] word_buffer_1_4_9_fu_25552_p3;
wire   [1:0] word_buffer_1_4_8_fu_25545_p3;
wire   [1:0] word_buffer_1_3_8_fu_25538_p3;
wire   [1:0] word_buffer_1_2_8_fu_25531_p3;
wire   [1:0] word_buffer_1_1_9_fu_25524_p3;
wire   [1:0] word_buffer_1_0_8_fu_25510_p3;
wire   [1:0] word_buffer_1_0_6_fu_25503_p3;
wire   [1:0] word_buffer_1_0_4_fu_25496_p3;
wire   [1:0] word_buffer_1_0_2_fu_25489_p3;
wire   [1:0] word_buffer_1_1_8_fu_25517_p3;
wire   [1:0] word_buffer_0_6_9_fu_25482_p3;
wire   [1:0] word_buffer_0_6_8_fu_25475_p3;
wire   [1:0] word_buffer_0_5_9_fu_25468_p3;
wire   [1:0] word_buffer_0_5_8_fu_25461_p3;
wire   [1:0] word_buffer_0_4_9_fu_25454_p3;
wire   [1:0] word_buffer_0_4_8_fu_25447_p3;
wire   [1:0] word_buffer_0_3_8_fu_25440_p3;
wire   [1:0] word_buffer_0_2_8_fu_25433_p3;
wire   [1:0] word_buffer_0_1_9_fu_25426_p3;
wire   [1:0] word_buffer_0_1_8_fu_25419_p3;
wire   [1:0] word_buffer_0_0_8_fu_25412_p3;
wire   [1:0] word_buffer_0_0_6_fu_25405_p3;
wire   [1:0] word_buffer_0_0_4_fu_25398_p3;
wire   [1:0] word_buffer_0_0_2_fu_25391_p3;
wire   [1:0] sel_tmp_fu_26075_p3;
wire   [1:0] sel_tmp137_fu_26082_p3;
wire   [1:0] sel_tmp138_fu_26089_p3;
wire   [1:0] sel_tmp139_fu_26096_p3;
wire   [1:0] sel_tmp140_fu_26103_p3;
wire   [1:0] sel_tmp141_fu_26117_p3;
wire   [1:0] sel_tmp142_fu_26124_p3;
wire   [1:0] sel_tmp143_fu_26131_p3;
wire   [1:0] sel_tmp144_fu_26138_p3;
wire   [1:0] sel_tmp145_fu_26145_p3;
wire   [1:0] sel_tmp146_fu_26159_p3;
wire   [1:0] sel_tmp147_fu_26166_p3;
wire   [1:0] sel_tmp148_fu_26173_p3;
wire   [1:0] sel_tmp149_fu_26180_p3;
wire   [1:0] sel_tmp150_fu_26187_p3;
wire   [1:0] sel_tmp151_fu_26201_p3;
wire   [1:0] sel_tmp152_fu_26208_p3;
wire   [1:0] sel_tmp153_fu_26215_p3;
wire   [1:0] sel_tmp154_fu_26222_p3;
wire   [1:0] sel_tmp155_fu_26229_p3;
wire   [1:0] sel_tmp156_fu_26243_p3;
wire   [1:0] sel_tmp157_fu_26250_p3;
wire   [1:0] sel_tmp158_fu_26257_p3;
wire   [1:0] sel_tmp159_fu_26264_p3;
wire   [1:0] sel_tmp160_fu_26271_p3;
wire   [1:0] sel_tmp161_fu_26285_p3;
wire   [1:0] sel_tmp162_fu_26292_p3;
wire   [1:0] sel_tmp163_fu_26299_p3;
wire   [1:0] sel_tmp164_fu_26306_p3;
wire   [1:0] sel_tmp165_fu_26313_p3;
wire   [1:0] sel_tmp171_fu_26327_p3;
wire   [1:0] sel_tmp172_fu_26333_p3;
wire   [1:0] sel_tmp173_fu_26340_p3;
wire   [1:0] sel_tmp174_fu_26347_p3;
wire   [1:0] sel_tmp175_fu_26354_p3;
wire   [0:0] brmerge40_fu_26420_p2;
wire   [1:0] sel_tmp176_fu_26509_p3;
wire   [1:0] sel_tmp177_fu_26516_p3;
wire   [1:0] sel_tmp178_fu_26523_p3;
wire   [1:0] sel_tmp179_fu_26530_p3;
wire   [1:0] sel_tmp184_fu_26544_p3;
wire   [1:0] sel_tmp185_fu_26551_p3;
wire   [1:0] sel_tmp186_fu_26558_p3;
wire   [1:0] sel_tmp187_fu_26565_p3;
wire   [1:0] sel_tmp192_fu_26579_p3;
wire   [1:0] sel_tmp193_fu_26586_p3;
wire   [1:0] sel_tmp194_fu_26593_p3;
wire   [1:0] sel_tmp195_fu_26600_p3;
wire   [1:0] sel_tmp208_fu_26614_p3;
wire   [1:0] sel_tmp209_fu_26621_p3;
wire   [1:0] sel_tmp210_fu_26628_p3;
wire   [1:0] sel_tmp211_fu_26635_p3;
wire   [1:0] sel_tmp212_fu_26642_p3;
wire   [1:0] sel_tmp241_fu_26656_p3;
wire   [1:0] sel_tmp242_fu_26670_p3;
wire   [1:0] sel_tmp243_fu_26682_p3;
wire   [1:0] sel_tmp244_fu_26694_p3;
wire   [1:0] sel_tmp213_fu_26730_p3;
wire   [1:0] sel_tmp214_fu_26737_p3;
wire   [1:0] sel_tmp215_fu_26744_p3;
wire   [1:0] sel_tmp219_fu_26758_p3;
wire   [1:0] sel_tmp220_fu_26765_p3;
wire   [1:0] sel_tmp221_fu_26772_p3;
wire   [1:0] sel_tmp225_fu_26786_p3;
wire   [1:0] sel_tmp226_fu_26793_p3;
wire   [1:0] sel_tmp227_fu_26800_p3;
wire   [1:0] sel_tmp237_fu_26814_p3;
wire   [1:0] sel_tmp238_fu_26821_p3;
wire   [1:0] sel_tmp239_fu_26828_p3;
wire   [1:0] sel_tmp240_fu_26835_p3;
wire   [1:0] sel_tmp269_fu_26849_p3;
wire   [1:0] sel_tmp270_fu_26856_p3;
wire   [1:0] sel_tmp271_fu_26870_p3;
wire   [1:0] sel_tmp272_fu_26876_p3;
wire   [1:0] sel_tmp273_fu_26888_p3;
wire   [1:0] sel_tmp274_fu_26894_p3;
wire   [1:0] sel_tmp275_fu_26906_p3;
wire   [1:0] sel_tmp276_fu_26912_p3;
wire   [1:0] sel_tmp250_fu_26954_p3;
wire   [1:0] sel_tmp251_fu_26961_p3;
wire   [1:0] sel_tmp254_fu_26975_p3;
wire   [1:0] sel_tmp255_fu_26982_p3;
wire   [1:0] sel_tmp258_fu_26996_p3;
wire   [1:0] sel_tmp259_fu_27003_p3;
wire   [1:0] sel_tmp266_fu_27017_p3;
wire   [1:0] sel_tmp267_fu_27024_p3;
wire   [1:0] sel_tmp268_fu_27031_p3;
wire   [1:0] sel_tmp294_fu_27045_p3;
wire   [1:0] sel_tmp295_fu_27052_p3;
wire   [1:0] sel_tmp296_fu_27059_p3;
wire   [1:0] sel_tmp297_fu_27073_p3;
wire   [1:0] sel_tmp298_fu_27079_p3;
wire   [1:0] sel_tmp299_fu_27085_p3;
wire   [1:0] sel_tmp300_fu_27097_p3;
wire   [1:0] sel_tmp301_fu_27103_p3;
wire   [1:0] sel_tmp302_fu_27109_p3;
wire   [1:0] sel_tmp303_fu_27121_p3;
wire   [1:0] sel_tmp304_fu_27127_p3;
wire   [1:0] sel_tmp305_fu_27133_p3;
wire   [1:0] sel_tmp284_fu_27176_p3;
wire   [1:0] sel_tmp286_fu_27190_p3;
wire   [1:0] sel_tmp288_fu_27204_p3;
wire   [1:0] sel_tmp292_fu_27218_p3;
wire   [1:0] sel_tmp293_fu_27225_p3;
wire   [1:0] sel_tmp315_fu_27239_p3;
wire   [1:0] sel_tmp319_fu_27253_p3;
wire   [1:0] sel_tmp323_fu_27265_p3;
wire   [1:0] sel_tmp327_fu_27277_p3;
wire   [0:0] sel_tmp332_fu_27299_p2;
wire   [0:0] sel_tmp334_fu_27312_p2;
wire   [1:0] sel_tmp333_fu_27304_p3;
wire   [1:0] old_word_buffer_V_lo_77_fu_27340_p3;
wire   [1:0] sel_tmp342_fu_27354_p3;
wire   [1:0] sel_tmp347_fu_27368_p3;
wire   [1:0] sel_tmp348_fu_27374_p3;
wire   [1:0] sel_tmp349_fu_27380_p3;
wire   [1:0] sel_tmp350_fu_27386_p3;
wire   [1:0] sel_tmp351_fu_27392_p3;
wire   [1:0] sel_tmp352_fu_27404_p3;
wire   [1:0] sel_tmp357_fu_27416_p3;
wire   [0:0] sel_tmp363_fu_27438_p2;
wire   [0:0] sel_tmp365_fu_27451_p2;
wire   [1:0] sel_tmp364_fu_27443_p3;
wire   [0:0] sel_tmp367_fu_27464_p2;
wire   [1:0] sel_tmp366_fu_27456_p3;
wire   [1:0] sel_tmp375_fu_27648_p3;
wire   [1:0] sel_tmp376_fu_27655_p3;
wire   [1:0] sel_tmp377_fu_27662_p3;
wire   [1:0] sel_tmp378_fu_27669_p3;
wire   [1:0] sel_tmp379_fu_27676_p3;
wire   [1:0] sel_tmp380_fu_27708_p3;
wire   [1:0] sel_tmp381_fu_27715_p3;
wire   [1:0] sel_tmp382_fu_27722_p3;
wire   [1:0] sel_tmp383_fu_27729_p3;
wire   [1:0] sel_tmp384_fu_27736_p3;
wire   [1:0] sel_tmp385_fu_27768_p3;
wire   [1:0] sel_tmp386_fu_27775_p3;
wire   [1:0] sel_tmp387_fu_27782_p3;
wire   [1:0] sel_tmp388_fu_27789_p3;
wire   [1:0] sel_tmp389_fu_27796_p3;
wire   [0:0] first_wrd_not_fu_27828_p2;
wire   [0:0] sel_tmp396_fu_27838_p2;
wire   [0:0] sel_tmp398_fu_27851_p2;
wire   [1:0] sel_tmp397_fu_27843_p3;
wire   [0:0] sel_tmp400_fu_27864_p2;
wire   [1:0] sel_tmp399_fu_27856_p3;
wire   [0:0] sel_tmp402_fu_27877_p2;
wire   [1:0] sel_tmp401_fu_27869_p3;
wire   [1:0] sel_tmp408_fu_27905_p3;
wire   [1:0] sel_tmp409_fu_27912_p3;
wire   [1:0] sel_tmp410_fu_27919_p3;
wire   [1:0] sel_tmp411_fu_27926_p3;
wire   [1:0] sel_tmp412_fu_27955_p3;
wire   [1:0] sel_tmp413_fu_27962_p3;
wire   [1:0] sel_tmp414_fu_27969_p3;
wire   [1:0] sel_tmp415_fu_27976_p3;
wire   [1:0] sel_tmp416_fu_28005_p3;
wire   [1:0] sel_tmp417_fu_28012_p3;
wire   [1:0] sel_tmp418_fu_28019_p3;
wire   [1:0] sel_tmp419_fu_28026_p3;
wire   [0:0] sel_tmp425_fu_28062_p2;
wire   [0:0] sel_tmp427_fu_28074_p2;
wire   [1:0] sel_tmp426_fu_28066_p3;
wire   [0:0] sel_tmp429_fu_28086_p2;
wire   [1:0] sel_tmp428_fu_28078_p3;
wire   [0:0] sel_tmp431_fu_28098_p2;
wire   [1:0] sel_tmp430_fu_28090_p3;
wire   [0:0] sel_tmp433_fu_28110_p2;
wire   [1:0] sel_tmp432_fu_28102_p3;
wire   [0:0] brmerge16_fu_28058_p2;
wire   [1:0] sel_tmp434_fu_28114_p3;
wire   [1:0] sel_tmp444_fu_28142_p3;
wire   [1:0] sel_tmp445_fu_28149_p3;
wire   [1:0] sel_tmp446_fu_28156_p3;
wire   [1:0] sel_tmp447_fu_28182_p3;
wire   [1:0] sel_tmp448_fu_28189_p3;
wire   [1:0] sel_tmp449_fu_28196_p3;
wire   [1:0] sel_tmp450_fu_28222_p3;
wire   [1:0] sel_tmp451_fu_28229_p3;
wire   [1:0] sel_tmp452_fu_28236_p3;
wire   [0:0] sel_tmp456_fu_28265_p2;
wire   [0:0] sel_tmp457_fu_28270_p2;
wire   [0:0] sel_tmp459_fu_28283_p2;
wire   [1:0] sel_tmp458_fu_28275_p3;
wire   [0:0] sel_tmp461_fu_28296_p2;
wire   [1:0] sel_tmp460_fu_28288_p3;
wire   [0:0] sel_tmp463_fu_28309_p2;
wire   [1:0] sel_tmp462_fu_28301_p3;
wire   [1:0] sel_tmp464_fu_28314_p3;
wire   [1:0] sel_tmp483_fu_28338_p3;
wire   [1:0] sel_tmp484_fu_28345_p3;
wire   [1:0] sel_tmp485_fu_28368_p3;
wire   [1:0] sel_tmp486_fu_28375_p3;
wire   [1:0] sel_tmp487_fu_28398_p3;
wire   [1:0] sel_tmp488_fu_28405_p3;
wire   [0:0] brmerge20_fu_28431_p2;
wire   [0:0] sel_tmp491_fu_28435_p2;
wire   [0:0] sel_tmp492_fu_28441_p2;
wire   [0:0] sel_tmp494_fu_28454_p2;
wire   [1:0] sel_tmp493_fu_28446_p3;
wire   [0:0] sel_tmp496_fu_28467_p2;
wire   [1:0] sel_tmp495_fu_28459_p3;
wire   [1:0] sel_tmp497_fu_28472_p3;
wire   [1:0] sel_tmp525_fu_28494_p3;
wire   [1:0] sel_tmp526_fu_28514_p3;
wire   [1:0] sel_tmp527_fu_28534_p3;
wire   [0:0] brmerge22_fu_28557_p2;
wire   [0:0] sel_tmp529_fu_28561_p2;
wire   [0:0] sel_tmp530_fu_28567_p2;
wire   [0:0] sel_tmp532_fu_28580_p2;
wire   [1:0] sel_tmp531_fu_28572_p3;
wire   [1:0] sel_tmp533_fu_28585_p3;
wire   [0:0] brmerge24_fu_28669_p2;
wire   [1:0] old_word_buffer_V_lo_28_fu_28673_p3;
wire   [1:0] sel_tmp615_fu_28709_p3;
wire   [1:0] sel_tmp616_fu_28716_p3;
wire   [1:0] sel_tmp617_fu_28723_p3;
wire   [1:0] sel_tmp618_fu_28730_p3;
wire   [1:0] sel_tmp619_fu_28737_p3;
wire   [1:0] sel_tmp620_fu_28751_p3;
wire   [1:0] sel_tmp621_fu_28758_p3;
wire   [1:0] sel_tmp622_fu_28765_p3;
wire   [1:0] sel_tmp623_fu_28772_p3;
wire   [1:0] sel_tmp624_fu_28779_p3;
wire   [1:0] sel_tmp625_fu_28793_p3;
wire   [1:0] sel_tmp626_fu_28800_p3;
wire   [1:0] sel_tmp627_fu_28807_p3;
wire   [1:0] sel_tmp628_fu_28814_p3;
wire   [1:0] sel_tmp629_fu_28821_p3;
wire   [1:0] sel_tmp630_fu_28835_p3;
wire   [1:0] sel_tmp631_fu_28842_p3;
wire   [1:0] sel_tmp632_fu_28849_p3;
wire   [1:0] sel_tmp633_fu_28856_p3;
wire   [1:0] sel_tmp634_fu_28863_p3;
wire   [1:0] sel_tmp635_fu_28877_p3;
wire   [1:0] sel_tmp636_fu_28884_p3;
wire   [1:0] sel_tmp637_fu_28891_p3;
wire   [1:0] sel_tmp638_fu_28898_p3;
wire   [1:0] sel_tmp639_fu_28905_p3;
wire   [1:0] sel_tmp640_fu_28919_p3;
wire   [1:0] sel_tmp641_fu_28926_p3;
wire   [1:0] sel_tmp642_fu_28933_p3;
wire   [1:0] sel_tmp643_fu_28940_p3;
wire   [1:0] sel_tmp644_fu_28947_p3;
wire   [1:0] sel_tmp650_fu_28961_p3;
wire   [1:0] sel_tmp651_fu_28967_p3;
wire   [1:0] sel_tmp652_fu_28974_p3;
wire   [1:0] sel_tmp653_fu_28981_p3;
wire   [1:0] sel_tmp654_fu_28988_p3;
wire   [0:0] brmerge54_fu_29054_p2;
wire   [1:0] sel_tmp655_fu_29143_p3;
wire   [1:0] sel_tmp656_fu_29150_p3;
wire   [1:0] sel_tmp657_fu_29157_p3;
wire   [1:0] sel_tmp658_fu_29164_p3;
wire   [1:0] sel_tmp663_fu_29178_p3;
wire   [1:0] sel_tmp664_fu_29185_p3;
wire   [1:0] sel_tmp665_fu_29192_p3;
wire   [1:0] sel_tmp666_fu_29199_p3;
wire   [1:0] sel_tmp671_fu_29213_p3;
wire   [1:0] sel_tmp672_fu_29220_p3;
wire   [1:0] sel_tmp673_fu_29227_p3;
wire   [1:0] sel_tmp674_fu_29234_p3;
wire   [1:0] sel_tmp687_fu_29248_p3;
wire   [1:0] sel_tmp688_fu_29255_p3;
wire   [1:0] sel_tmp689_fu_29262_p3;
wire   [1:0] sel_tmp690_fu_29269_p3;
wire   [1:0] sel_tmp691_fu_29276_p3;
wire   [1:0] sel_tmp720_fu_29290_p3;
wire   [1:0] sel_tmp721_fu_29304_p3;
wire   [1:0] sel_tmp722_fu_29316_p3;
wire   [1:0] sel_tmp723_fu_29328_p3;
wire   [1:0] sel_tmp692_fu_29364_p3;
wire   [1:0] sel_tmp693_fu_29371_p3;
wire   [1:0] sel_tmp694_fu_29378_p3;
wire   [1:0] sel_tmp698_fu_29392_p3;
wire   [1:0] sel_tmp699_fu_29399_p3;
wire   [1:0] sel_tmp700_fu_29406_p3;
wire   [1:0] sel_tmp704_fu_29420_p3;
wire   [1:0] sel_tmp705_fu_29427_p3;
wire   [1:0] sel_tmp706_fu_29434_p3;
wire   [1:0] sel_tmp716_fu_29448_p3;
wire   [1:0] sel_tmp717_fu_29455_p3;
wire   [1:0] sel_tmp718_fu_29462_p3;
wire   [1:0] sel_tmp719_fu_29469_p3;
wire   [1:0] sel_tmp748_fu_29483_p3;
wire   [1:0] sel_tmp749_fu_29490_p3;
wire   [1:0] sel_tmp750_fu_29504_p3;
wire   [1:0] sel_tmp751_fu_29510_p3;
wire   [1:0] sel_tmp752_fu_29522_p3;
wire   [1:0] sel_tmp753_fu_29528_p3;
wire   [1:0] sel_tmp754_fu_29540_p3;
wire   [1:0] sel_tmp755_fu_29546_p3;
wire   [1:0] sel_tmp729_fu_29588_p3;
wire   [1:0] sel_tmp730_fu_29595_p3;
wire   [1:0] sel_tmp733_fu_29609_p3;
wire   [1:0] sel_tmp734_fu_29616_p3;
wire   [1:0] sel_tmp737_fu_29630_p3;
wire   [1:0] sel_tmp738_fu_29637_p3;
wire   [1:0] sel_tmp745_fu_29651_p3;
wire   [1:0] sel_tmp746_fu_29658_p3;
wire   [1:0] sel_tmp747_fu_29665_p3;
wire   [1:0] sel_tmp773_fu_29679_p3;
wire   [1:0] sel_tmp774_fu_29686_p3;
wire   [1:0] sel_tmp775_fu_29693_p3;
wire   [1:0] sel_tmp776_fu_29707_p3;
wire   [1:0] sel_tmp777_fu_29713_p3;
wire   [1:0] sel_tmp778_fu_29719_p3;
wire   [1:0] sel_tmp779_fu_29731_p3;
wire   [1:0] sel_tmp780_fu_29737_p3;
wire   [1:0] sel_tmp781_fu_29743_p3;
wire   [1:0] sel_tmp782_fu_29755_p3;
wire   [1:0] sel_tmp783_fu_29761_p3;
wire   [1:0] sel_tmp784_fu_29767_p3;
wire   [1:0] sel_tmp763_fu_29810_p3;
wire   [1:0] sel_tmp765_fu_29824_p3;
wire   [1:0] sel_tmp767_fu_29838_p3;
wire   [1:0] sel_tmp771_fu_29852_p3;
wire   [1:0] sel_tmp772_fu_29859_p3;
wire   [1:0] sel_tmp794_fu_29873_p3;
wire   [1:0] sel_tmp798_fu_29887_p3;
wire   [1:0] sel_tmp802_fu_29899_p3;
wire   [1:0] sel_tmp806_fu_29911_p3;
wire   [0:0] sel_tmp811_fu_29933_p2;
wire   [0:0] sel_tmp813_fu_29946_p2;
wire   [1:0] sel_tmp812_fu_29938_p3;
wire   [1:0] old_word_buffer_V_lo_157_fu_29981_p3;
wire   [1:0] sel_tmp821_fu_29995_p3;
wire   [1:0] sel_tmp826_fu_30009_p3;
wire   [1:0] sel_tmp831_fu_30021_p3;
wire   [1:0] sel_tmp836_fu_30033_p3;
wire   [0:0] sel_tmp842_fu_30055_p2;
wire   [0:0] sel_tmp844_fu_30068_p2;
wire   [1:0] sel_tmp843_fu_30060_p3;
wire   [0:0] sel_tmp846_fu_30081_p2;
wire   [1:0] sel_tmp845_fu_30073_p3;
wire   [1:0] sel_tmp854_fu_30265_p3;
wire   [1:0] sel_tmp855_fu_30272_p3;
wire   [1:0] sel_tmp856_fu_30279_p3;
wire   [1:0] sel_tmp857_fu_30286_p3;
wire   [1:0] sel_tmp858_fu_30293_p3;
wire   [1:0] sel_tmp859_fu_30325_p3;
wire   [1:0] sel_tmp860_fu_30332_p3;
wire   [1:0] sel_tmp861_fu_30339_p3;
wire   [1:0] sel_tmp862_fu_30346_p3;
wire   [1:0] sel_tmp863_fu_30353_p3;
wire   [1:0] sel_tmp864_fu_30385_p3;
wire   [1:0] sel_tmp865_fu_30392_p3;
wire   [1:0] sel_tmp866_fu_30399_p3;
wire   [1:0] sel_tmp867_fu_30406_p3;
wire   [1:0] sel_tmp868_fu_30413_p3;
wire   [0:0] first_wrd_not2_fu_30445_p2;
wire   [0:0] sel_tmp875_fu_30455_p2;
wire   [0:0] sel_tmp877_fu_30468_p2;
wire   [1:0] sel_tmp876_fu_30460_p3;
wire   [0:0] sel_tmp879_fu_30481_p2;
wire   [1:0] sel_tmp878_fu_30473_p3;
wire   [0:0] sel_tmp881_fu_30494_p2;
wire   [1:0] sel_tmp880_fu_30486_p3;
wire   [1:0] sel_tmp887_fu_30522_p3;
wire   [1:0] sel_tmp888_fu_30529_p3;
wire   [1:0] sel_tmp889_fu_30536_p3;
wire   [1:0] sel_tmp890_fu_30543_p3;
wire   [1:0] sel_tmp891_fu_30572_p3;
wire   [1:0] sel_tmp892_fu_30579_p3;
wire   [1:0] sel_tmp893_fu_30586_p3;
wire   [1:0] sel_tmp894_fu_30593_p3;
wire   [1:0] sel_tmp895_fu_30622_p3;
wire   [1:0] sel_tmp896_fu_30629_p3;
wire   [1:0] sel_tmp897_fu_30636_p3;
wire   [1:0] sel_tmp898_fu_30643_p3;
wire   [0:0] sel_tmp904_fu_30679_p2;
wire   [0:0] sel_tmp906_fu_30691_p2;
wire   [1:0] sel_tmp905_fu_30683_p3;
wire   [0:0] sel_tmp908_fu_30703_p2;
wire   [1:0] sel_tmp907_fu_30695_p3;
wire   [0:0] sel_tmp910_fu_30715_p2;
wire   [1:0] sel_tmp909_fu_30707_p3;
wire   [0:0] sel_tmp912_fu_30727_p2;
wire   [1:0] sel_tmp911_fu_30719_p3;
wire   [0:0] brmerge43_fu_30675_p2;
wire   [1:0] sel_tmp913_fu_30731_p3;
wire   [1:0] sel_tmp923_fu_30759_p3;
wire   [1:0] sel_tmp924_fu_30766_p3;
wire   [1:0] sel_tmp925_fu_30773_p3;
wire   [1:0] sel_tmp926_fu_30799_p3;
wire   [1:0] sel_tmp927_fu_30806_p3;
wire   [1:0] sel_tmp928_fu_30813_p3;
wire   [1:0] sel_tmp929_fu_30839_p3;
wire   [1:0] sel_tmp930_fu_30846_p3;
wire   [1:0] sel_tmp931_fu_30853_p3;
wire   [0:0] sel_tmp935_fu_30882_p2;
wire   [0:0] sel_tmp936_fu_30887_p2;
wire   [0:0] sel_tmp938_fu_30900_p2;
wire   [1:0] sel_tmp937_fu_30892_p3;
wire   [0:0] sel_tmp940_fu_30913_p2;
wire   [1:0] sel_tmp939_fu_30905_p3;
wire   [0:0] sel_tmp942_fu_30926_p2;
wire   [1:0] sel_tmp941_fu_30918_p3;
wire   [1:0] sel_tmp943_fu_30931_p3;
wire   [1:0] sel_tmp962_fu_30955_p3;
wire   [1:0] sel_tmp963_fu_30962_p3;
wire   [1:0] sel_tmp964_fu_30985_p3;
wire   [1:0] sel_tmp965_fu_30992_p3;
wire   [1:0] sel_tmp966_fu_31015_p3;
wire   [1:0] sel_tmp967_fu_31022_p3;
wire   [0:0] brmerge47_fu_31048_p2;
wire   [0:0] sel_tmp970_fu_31052_p2;
wire   [0:0] sel_tmp971_fu_31058_p2;
wire   [0:0] sel_tmp973_fu_31071_p2;
wire   [1:0] sel_tmp972_fu_31063_p3;
wire   [0:0] sel_tmp975_fu_31084_p2;
wire   [1:0] sel_tmp974_fu_31076_p3;
wire   [1:0] sel_tmp976_fu_31089_p3;
wire   [1:0] sel_tmp1004_fu_31111_p3;
wire   [1:0] sel_tmp1005_fu_31131_p3;
wire   [1:0] sel_tmp1006_fu_31151_p3;
wire   [0:0] brmerge49_fu_31174_p2;
wire   [0:0] sel_tmp1008_fu_31178_p2;
wire   [0:0] sel_tmp1009_fu_31184_p2;
wire   [0:0] sel_tmp1011_fu_31197_p2;
wire   [1:0] sel_tmp1010_fu_31189_p3;
wire   [1:0] sel_tmp1012_fu_31202_p3;
wire   [0:0] brmerge51_fu_31286_p2;
wire   [1:0] old_word_buffer_V_lo_108_fu_31290_p3;
wire   [5:0] tmp_128_fu_32228_p3;
wire   [63:0] tmp_129_fu_32234_p1;
wire   [63:0] r_V_7_fu_32238_p2;
wire   [63:0] r_V_15_1_fu_32243_p2;
wire   [0:0] brmerge1_fu_32474_p2;
wire   [0:0] tmp_190_fu_32478_p2;
wire   [1:0] sel_tmp180_fu_32499_p3;
wire   [1:0] sel_tmp181_fu_32504_p3;
wire   [1:0] sel_tmp182_fu_32510_p3;
wire   [1:0] sel_tmp183_fu_32516_p3;
wire   [1:0] sel_tmp188_fu_32528_p3;
wire   [1:0] sel_tmp189_fu_32533_p3;
wire   [1:0] sel_tmp190_fu_32539_p3;
wire   [1:0] sel_tmp191_fu_32545_p3;
wire   [1:0] sel_tmp196_fu_32557_p3;
wire   [1:0] sel_tmp197_fu_32562_p3;
wire   [1:0] sel_tmp198_fu_32568_p3;
wire   [1:0] sel_tmp199_fu_32574_p3;
wire   [1:0] sel_tmp204_fu_32586_p3;
wire   [1:0] sel_tmp205_fu_32591_p3;
wire   [1:0] sel_tmp206_fu_32597_p3;
wire   [1:0] sel_tmp207_fu_32603_p3;
wire   [0:0] last_wrd_not_fu_32619_p2;
wire   [0:0] sel_tmp245_fu_32624_p2;
wire   [0:0] sel_tmp246_fu_32629_p2;
wire   [0:0] sel_tmp248_fu_32641_p2;
wire   [1:0] sel_tmp247_fu_32634_p3;
wire   [0:0] brmerge3_fu_32615_p2;
wire   [1:0] sel_tmp249_fu_32646_p3;
wire   [1:0] sel_tmp216_fu_32665_p3;
wire   [1:0] sel_tmp217_fu_32670_p3;
wire   [1:0] sel_tmp218_fu_32676_p3;
wire   [1:0] sel_tmp222_fu_32688_p3;
wire   [1:0] sel_tmp223_fu_32693_p3;
wire   [1:0] sel_tmp224_fu_32699_p3;
wire   [1:0] sel_tmp228_fu_32711_p3;
wire   [1:0] sel_tmp229_fu_32716_p3;
wire   [1:0] sel_tmp230_fu_32722_p3;
wire   [1:0] sel_tmp234_fu_32734_p3;
wire   [1:0] sel_tmp235_fu_32739_p3;
wire   [1:0] sel_tmp236_fu_32745_p3;
wire   [0:0] brmerge5_fu_32757_p2;
wire   [0:0] sel_tmp277_fu_32761_p2;
wire   [0:0] sel_tmp278_fu_32767_p2;
wire   [0:0] sel_tmp280_fu_32779_p2;
wire   [1:0] sel_tmp279_fu_32772_p3;
wire   [0:0] sel_tmp282_fu_32791_p2;
wire   [1:0] sel_tmp281_fu_32784_p3;
wire   [1:0] sel_tmp283_fu_32796_p3;
wire   [1:0] sel_tmp252_fu_32815_p3;
wire   [1:0] sel_tmp253_fu_32820_p3;
wire   [1:0] sel_tmp256_fu_32832_p3;
wire   [1:0] sel_tmp257_fu_32837_p3;
wire   [1:0] sel_tmp260_fu_32849_p3;
wire   [1:0] sel_tmp261_fu_32854_p3;
wire   [1:0] sel_tmp264_fu_32866_p3;
wire   [1:0] sel_tmp265_fu_32871_p3;
wire   [0:0] sel_tmp306_fu_32883_p2;
wire   [0:0] sel_tmp307_fu_32888_p2;
wire   [0:0] sel_tmp309_fu_32900_p2;
wire   [1:0] sel_tmp308_fu_32893_p3;
wire   [0:0] sel_tmp311_fu_32912_p2;
wire   [1:0] sel_tmp310_fu_32905_p3;
wire   [0:0] sel_tmp313_fu_32924_p2;
wire   [1:0] sel_tmp312_fu_32917_p3;
wire   [1:0] sel_tmp314_fu_32929_p3;
wire   [1:0] sel_tmp285_fu_32947_p3;
wire   [1:0] sel_tmp287_fu_32958_p3;
wire   [1:0] sel_tmp289_fu_32969_p3;
wire   [1:0] sel_tmp291_fu_32980_p3;
wire   [1:0] sel_tmp317_fu_32991_p3;
wire   [1:0] sel_tmp318_fu_32996_p3;
wire   [1:0] sel_tmp321_fu_33014_p3;
wire   [1:0] sel_tmp322_fu_33019_p3;
wire   [1:0] sel_tmp325_fu_33037_p3;
wire   [1:0] sel_tmp326_fu_33042_p3;
wire   [1:0] sel_tmp329_fu_33060_p3;
wire   [1:0] sel_tmp330_fu_33065_p3;
wire   [0:0] sel_tmp336_fu_33083_p2;
wire   [0:0] sel_tmp338_fu_33093_p2;
wire   [1:0] sel_tmp337_fu_33087_p3;
wire   [0:0] sel_tmp340_fu_33104_p2;
wire   [1:0] sel_tmp339_fu_33097_p3;
wire   [1:0] sel_tmp341_fu_33108_p3;
wire   [1:0] sel_tmp344_fu_33172_p3;
wire   [1:0] sel_tmp345_fu_33177_p3;
wire   [1:0] sel_tmp346_fu_33183_p3;
wire   [1:0] sel_tmp354_fu_33202_p3;
wire   [1:0] sel_tmp355_fu_33207_p3;
wire   [1:0] sel_tmp356_fu_33213_p3;
wire   [1:0] sel_tmp359_fu_33232_p3;
wire   [1:0] sel_tmp360_fu_33237_p3;
wire   [1:0] sel_tmp361_fu_33243_p3;
wire   [0:0] sel_tmp369_fu_33262_p2;
wire   [0:0] sel_tmp371_fu_33272_p2;
wire   [1:0] sel_tmp370_fu_33266_p3;
wire   [0:0] sel_tmp373_fu_33283_p2;
wire   [1:0] sel_tmp372_fu_33276_p3;
wire   [1:0] sel_tmp374_fu_33287_p3;
wire   [0:0] brmerge13_fu_33409_p2;
wire   [1:0] tmp_199_fu_33413_p10;
wire   [0:0] brmerge14_fu_33435_p2;
wire   [1:0] tmp_200_fu_33439_p10;
wire   [0:0] sel_tmp404_fu_33564_p2;
wire   [0:0] sel_tmp406_fu_33574_p2;
wire   [1:0] sel_tmp405_fu_33568_p3;
wire   [0:0] brmerge_fu_33560_p2;
wire   [1:0] sel_tmp407_fu_33578_p3;
wire   [1:0] sel_tmp435_fu_33649_p3;
wire   [1:0] sel_tmp436_fu_33660_p3;
wire   [1:0] sel_tmp437_fu_33671_p3;
wire   [1:0] sel_tmp438_fu_33682_p3;
wire   [1:0] sel_tmp439_fu_33693_p3;
wire   [1:0] sel_tmp440_fu_33704_p3;
wire   [1:0] sel_tmp441_fu_33715_p3;
wire   [1:0] sel_tmp442_fu_33726_p3;
wire   [1:0] sel_tmp443_fu_33737_p3;
wire   [1:0] sel_tmp465_fu_33753_p3;
wire   [1:0] sel_tmp466_fu_33758_p3;
wire   [1:0] sel_tmp467_fu_33770_p3;
wire   [1:0] sel_tmp468_fu_33775_p3;
wire   [1:0] sel_tmp469_fu_33787_p3;
wire   [1:0] sel_tmp470_fu_33792_p3;
wire   [1:0] sel_tmp471_fu_33804_p3;
wire   [1:0] sel_tmp472_fu_33809_p3;
wire   [1:0] sel_tmp473_fu_33821_p3;
wire   [1:0] sel_tmp474_fu_33826_p3;
wire   [1:0] sel_tmp475_fu_33838_p3;
wire   [1:0] sel_tmp476_fu_33843_p3;
wire   [1:0] sel_tmp477_fu_33855_p3;
wire   [1:0] sel_tmp478_fu_33860_p3;
wire   [1:0] sel_tmp479_fu_33872_p3;
wire   [1:0] sel_tmp480_fu_33877_p3;
wire   [1:0] sel_tmp481_fu_33889_p3;
wire   [1:0] sel_tmp482_fu_33895_p3;
wire   [1:0] sel_tmp498_fu_33911_p3;
wire   [1:0] sel_tmp499_fu_33916_p3;
wire   [1:0] sel_tmp500_fu_33922_p3;
wire   [1:0] sel_tmp501_fu_33934_p3;
wire   [1:0] sel_tmp502_fu_33939_p3;
wire   [1:0] sel_tmp503_fu_33945_p3;
wire   [1:0] sel_tmp504_fu_33957_p3;
wire   [1:0] sel_tmp505_fu_33962_p3;
wire   [1:0] sel_tmp506_fu_33968_p3;
wire   [1:0] sel_tmp507_fu_33980_p3;
wire   [1:0] sel_tmp508_fu_33985_p3;
wire   [1:0] sel_tmp509_fu_33991_p3;
wire   [1:0] sel_tmp510_fu_34003_p3;
wire   [1:0] sel_tmp511_fu_34008_p3;
wire   [1:0] sel_tmp512_fu_34014_p3;
wire   [1:0] sel_tmp513_fu_34026_p3;
wire   [1:0] sel_tmp514_fu_34031_p3;
wire   [1:0] sel_tmp515_fu_34037_p3;
wire   [1:0] sel_tmp516_fu_34049_p3;
wire   [1:0] sel_tmp517_fu_34054_p3;
wire   [1:0] sel_tmp518_fu_34060_p3;
wire   [1:0] sel_tmp519_fu_34072_p3;
wire   [1:0] sel_tmp520_fu_34077_p3;
wire   [1:0] sel_tmp521_fu_34083_p3;
wire   [1:0] sel_tmp522_fu_34095_p3;
wire   [1:0] sel_tmp523_fu_34101_p3;
wire   [1:0] sel_tmp524_fu_34107_p3;
wire   [1:0] sel_tmp534_fu_34123_p3;
wire   [1:0] sel_tmp535_fu_34128_p3;
wire   [1:0] sel_tmp536_fu_34134_p3;
wire   [1:0] sel_tmp537_fu_34140_p3;
wire   [1:0] sel_tmp538_fu_34152_p3;
wire   [1:0] sel_tmp539_fu_34157_p3;
wire   [1:0] sel_tmp540_fu_34163_p3;
wire   [1:0] sel_tmp541_fu_34169_p3;
wire   [1:0] sel_tmp542_fu_34181_p3;
wire   [1:0] sel_tmp543_fu_34186_p3;
wire   [1:0] sel_tmp544_fu_34192_p3;
wire   [1:0] sel_tmp545_fu_34198_p3;
wire   [1:0] sel_tmp546_fu_34210_p3;
wire   [1:0] sel_tmp547_fu_34215_p3;
wire   [1:0] sel_tmp548_fu_34221_p3;
wire   [1:0] sel_tmp549_fu_34227_p3;
wire   [1:0] sel_tmp550_fu_34239_p3;
wire   [1:0] sel_tmp551_fu_34244_p3;
wire   [1:0] sel_tmp552_fu_34250_p3;
wire   [1:0] sel_tmp553_fu_34256_p3;
wire   [1:0] sel_tmp554_fu_34268_p3;
wire   [1:0] sel_tmp555_fu_34273_p3;
wire   [1:0] sel_tmp556_fu_34279_p3;
wire   [1:0] sel_tmp557_fu_34285_p3;
wire   [1:0] sel_tmp558_fu_34297_p3;
wire   [1:0] sel_tmp559_fu_34302_p3;
wire   [1:0] sel_tmp560_fu_34308_p3;
wire   [1:0] sel_tmp561_fu_34314_p3;
wire   [1:0] sel_tmp562_fu_34326_p3;
wire   [1:0] sel_tmp563_fu_34331_p3;
wire   [1:0] sel_tmp564_fu_34337_p3;
wire   [1:0] sel_tmp565_fu_34343_p3;
wire   [1:0] sel_tmp566_fu_34355_p3;
wire   [1:0] sel_tmp567_fu_34361_p3;
wire   [1:0] sel_tmp568_fu_34367_p3;
wire   [1:0] sel_tmp569_fu_34373_p3;
wire   [1:0] sel_tmp570_fu_34395_p3;
wire   [1:0] sel_tmp571_fu_34400_p3;
wire   [1:0] sel_tmp572_fu_34406_p3;
wire   [1:0] sel_tmp573_fu_34412_p3;
wire   [1:0] sel_tmp574_fu_34418_p3;
wire   [1:0] sel_tmp575_fu_34430_p3;
wire   [1:0] sel_tmp576_fu_34435_p3;
wire   [1:0] sel_tmp577_fu_34441_p3;
wire   [1:0] sel_tmp578_fu_34447_p3;
wire   [1:0] sel_tmp579_fu_34453_p3;
wire   [1:0] sel_tmp580_fu_34465_p3;
wire   [1:0] sel_tmp581_fu_34470_p3;
wire   [1:0] sel_tmp582_fu_34476_p3;
wire   [1:0] sel_tmp583_fu_34482_p3;
wire   [1:0] sel_tmp584_fu_34488_p3;
wire   [1:0] sel_tmp585_fu_34500_p3;
wire   [1:0] sel_tmp586_fu_34505_p3;
wire   [1:0] sel_tmp587_fu_34511_p3;
wire   [1:0] sel_tmp588_fu_34517_p3;
wire   [1:0] sel_tmp589_fu_34523_p3;
wire   [1:0] sel_tmp590_fu_34535_p3;
wire   [1:0] sel_tmp591_fu_34540_p3;
wire   [1:0] sel_tmp592_fu_34546_p3;
wire   [1:0] sel_tmp593_fu_34552_p3;
wire   [1:0] sel_tmp594_fu_34558_p3;
wire   [1:0] sel_tmp595_fu_34570_p3;
wire   [1:0] sel_tmp596_fu_34575_p3;
wire   [1:0] sel_tmp597_fu_34581_p3;
wire   [1:0] sel_tmp598_fu_34587_p3;
wire   [1:0] sel_tmp599_fu_34593_p3;
wire   [1:0] sel_tmp600_fu_34605_p3;
wire   [1:0] sel_tmp601_fu_34610_p3;
wire   [1:0] sel_tmp602_fu_34616_p3;
wire   [1:0] sel_tmp603_fu_34622_p3;
wire   [1:0] sel_tmp604_fu_34628_p3;
wire   [1:0] sel_tmp605_fu_34640_p3;
wire   [1:0] sel_tmp606_fu_34645_p3;
wire   [1:0] sel_tmp607_fu_34651_p3;
wire   [1:0] sel_tmp608_fu_34657_p3;
wire   [1:0] sel_tmp609_fu_34663_p3;
wire   [1:0] sel_tmp610_fu_34675_p3;
wire   [1:0] sel_tmp611_fu_34681_p3;
wire   [1:0] sel_tmp612_fu_34687_p3;
wire   [1:0] sel_tmp613_fu_34693_p3;
wire   [1:0] sel_tmp614_fu_34699_p3;
wire   [0:0] brmerge26_fu_34759_p2;
wire   [0:0] brmerge28_fu_34770_p2;
wire   [0:0] tmp_210_fu_34774_p2;
wire   [1:0] sel_tmp659_fu_34795_p3;
wire   [1:0] sel_tmp660_fu_34800_p3;
wire   [1:0] sel_tmp661_fu_34806_p3;
wire   [1:0] sel_tmp662_fu_34812_p3;
wire   [1:0] sel_tmp667_fu_34824_p3;
wire   [1:0] sel_tmp668_fu_34829_p3;
wire   [1:0] sel_tmp669_fu_34835_p3;
wire   [1:0] sel_tmp670_fu_34841_p3;
wire   [1:0] sel_tmp675_fu_34853_p3;
wire   [1:0] sel_tmp676_fu_34858_p3;
wire   [1:0] sel_tmp677_fu_34864_p3;
wire   [1:0] sel_tmp678_fu_34870_p3;
wire   [1:0] sel_tmp683_fu_34882_p3;
wire   [1:0] sel_tmp684_fu_34887_p3;
wire   [1:0] sel_tmp685_fu_34893_p3;
wire   [1:0] sel_tmp686_fu_34899_p3;
wire   [0:0] last_wrd_not1_fu_34915_p2;
wire   [0:0] sel_tmp724_fu_34920_p2;
wire   [0:0] sel_tmp725_fu_34925_p2;
wire   [0:0] sel_tmp727_fu_34937_p2;
wire   [1:0] sel_tmp726_fu_34930_p3;
wire   [0:0] brmerge30_fu_34911_p2;
wire   [1:0] sel_tmp728_fu_34942_p3;
wire   [1:0] sel_tmp695_fu_34961_p3;
wire   [1:0] sel_tmp696_fu_34966_p3;
wire   [1:0] sel_tmp697_fu_34972_p3;
wire   [1:0] sel_tmp701_fu_34984_p3;
wire   [1:0] sel_tmp702_fu_34989_p3;
wire   [1:0] sel_tmp703_fu_34995_p3;
wire   [1:0] sel_tmp707_fu_35007_p3;
wire   [1:0] sel_tmp708_fu_35012_p3;
wire   [1:0] sel_tmp709_fu_35018_p3;
wire   [1:0] sel_tmp713_fu_35030_p3;
wire   [1:0] sel_tmp714_fu_35035_p3;
wire   [1:0] sel_tmp715_fu_35041_p3;
wire   [0:0] brmerge32_fu_35053_p2;
wire   [0:0] sel_tmp756_fu_35057_p2;
wire   [0:0] sel_tmp757_fu_35063_p2;
wire   [0:0] sel_tmp759_fu_35075_p2;
wire   [1:0] sel_tmp758_fu_35068_p3;
wire   [0:0] sel_tmp761_fu_35087_p2;
wire   [1:0] sel_tmp760_fu_35080_p3;
wire   [1:0] sel_tmp762_fu_35092_p3;
wire   [1:0] sel_tmp731_fu_35111_p3;
wire   [1:0] sel_tmp732_fu_35116_p3;
wire   [1:0] sel_tmp735_fu_35128_p3;
wire   [1:0] sel_tmp736_fu_35133_p3;
wire   [1:0] sel_tmp739_fu_35145_p3;
wire   [1:0] sel_tmp740_fu_35150_p3;
wire   [1:0] sel_tmp743_fu_35162_p3;
wire   [1:0] sel_tmp744_fu_35167_p3;
wire   [0:0] sel_tmp785_fu_35179_p2;
wire   [0:0] sel_tmp786_fu_35184_p2;
wire   [0:0] sel_tmp788_fu_35196_p2;
wire   [1:0] sel_tmp787_fu_35189_p3;
wire   [0:0] sel_tmp790_fu_35208_p2;
wire   [1:0] sel_tmp789_fu_35201_p3;
wire   [0:0] sel_tmp792_fu_35220_p2;
wire   [1:0] sel_tmp791_fu_35213_p3;
wire   [1:0] sel_tmp793_fu_35225_p3;
wire   [1:0] sel_tmp764_fu_35243_p3;
wire   [1:0] sel_tmp766_fu_35254_p3;
wire   [1:0] sel_tmp768_fu_35265_p3;
wire   [1:0] sel_tmp770_fu_35276_p3;
wire   [1:0] sel_tmp796_fu_35287_p3;
wire   [1:0] sel_tmp797_fu_35292_p3;
wire   [1:0] sel_tmp800_fu_35310_p3;
wire   [1:0] sel_tmp801_fu_35315_p3;
wire   [1:0] sel_tmp804_fu_35333_p3;
wire   [1:0] sel_tmp805_fu_35338_p3;
wire   [1:0] sel_tmp808_fu_35356_p3;
wire   [1:0] sel_tmp809_fu_35361_p3;
wire   [0:0] sel_tmp815_fu_35379_p2;
wire   [0:0] sel_tmp817_fu_35389_p2;
wire   [1:0] sel_tmp816_fu_35383_p3;
wire   [0:0] sel_tmp819_fu_35400_p2;
wire   [1:0] sel_tmp818_fu_35393_p3;
wire   [1:0] sel_tmp820_fu_35404_p3;
wire   [1:0] sel_tmp823_fu_35463_p3;
wire   [1:0] sel_tmp824_fu_35468_p3;
wire   [1:0] sel_tmp825_fu_35474_p3;
wire   [1:0] sel_tmp828_fu_35493_p3;
wire   [1:0] sel_tmp829_fu_35498_p3;
wire   [1:0] sel_tmp830_fu_35504_p3;
wire   [1:0] sel_tmp833_fu_35523_p3;
wire   [1:0] sel_tmp834_fu_35528_p3;
wire   [1:0] sel_tmp835_fu_35534_p3;
wire   [1:0] sel_tmp838_fu_35553_p3;
wire   [1:0] sel_tmp839_fu_35558_p3;
wire   [1:0] sel_tmp840_fu_35564_p3;
wire   [0:0] sel_tmp848_fu_35583_p2;
wire   [0:0] sel_tmp850_fu_35593_p2;
wire   [1:0] sel_tmp849_fu_35587_p3;
wire   [0:0] sel_tmp852_fu_35604_p2;
wire   [1:0] sel_tmp851_fu_35597_p3;
wire   [1:0] sel_tmp853_fu_35608_p3;
wire   [1:0] tmp_219_fu_35730_p10;
wire   [1:0] tmp_220_fu_35752_p10;
wire   [0:0] sel_tmp883_fu_35873_p2;
wire   [0:0] sel_tmp885_fu_35883_p2;
wire   [1:0] sel_tmp884_fu_35877_p3;
wire   [0:0] brmerge41_fu_35869_p2;
wire   [1:0] sel_tmp886_fu_35887_p3;
wire   [1:0] sel_tmp914_fu_35958_p3;
wire   [1:0] sel_tmp915_fu_35969_p3;
wire   [1:0] sel_tmp916_fu_35980_p3;
wire   [1:0] sel_tmp917_fu_35991_p3;
wire   [1:0] sel_tmp918_fu_36002_p3;
wire   [1:0] sel_tmp919_fu_36013_p3;
wire   [1:0] sel_tmp920_fu_36024_p3;
wire   [1:0] sel_tmp921_fu_36035_p3;
wire   [1:0] sel_tmp922_fu_36046_p3;
wire   [1:0] sel_tmp944_fu_36062_p3;
wire   [1:0] sel_tmp945_fu_36067_p3;
wire   [1:0] sel_tmp946_fu_36079_p3;
wire   [1:0] sel_tmp947_fu_36084_p3;
wire   [1:0] sel_tmp948_fu_36096_p3;
wire   [1:0] sel_tmp949_fu_36101_p3;
wire   [1:0] sel_tmp950_fu_36113_p3;
wire   [1:0] sel_tmp951_fu_36118_p3;
wire   [1:0] sel_tmp952_fu_36130_p3;
wire   [1:0] sel_tmp953_fu_36135_p3;
wire   [1:0] sel_tmp954_fu_36147_p3;
wire   [1:0] sel_tmp955_fu_36152_p3;
wire   [1:0] sel_tmp956_fu_36164_p3;
wire   [1:0] sel_tmp957_fu_36169_p3;
wire   [1:0] sel_tmp958_fu_36181_p3;
wire   [1:0] sel_tmp959_fu_36186_p3;
wire   [1:0] sel_tmp960_fu_36198_p3;
wire   [1:0] sel_tmp961_fu_36204_p3;
wire   [1:0] sel_tmp977_fu_36220_p3;
wire   [1:0] sel_tmp978_fu_36225_p3;
wire   [1:0] sel_tmp979_fu_36231_p3;
wire   [1:0] sel_tmp980_fu_36243_p3;
wire   [1:0] sel_tmp981_fu_36248_p3;
wire   [1:0] sel_tmp982_fu_36254_p3;
wire   [1:0] sel_tmp983_fu_36266_p3;
wire   [1:0] sel_tmp984_fu_36271_p3;
wire   [1:0] sel_tmp985_fu_36277_p3;
wire   [1:0] sel_tmp986_fu_36289_p3;
wire   [1:0] sel_tmp987_fu_36294_p3;
wire   [1:0] sel_tmp988_fu_36300_p3;
wire   [1:0] sel_tmp989_fu_36312_p3;
wire   [1:0] sel_tmp990_fu_36317_p3;
wire   [1:0] sel_tmp991_fu_36323_p3;
wire   [1:0] sel_tmp992_fu_36335_p3;
wire   [1:0] sel_tmp993_fu_36340_p3;
wire   [1:0] sel_tmp994_fu_36346_p3;
wire   [1:0] sel_tmp995_fu_36358_p3;
wire   [1:0] sel_tmp996_fu_36363_p3;
wire   [1:0] sel_tmp997_fu_36369_p3;
wire   [1:0] sel_tmp998_fu_36381_p3;
wire   [1:0] sel_tmp999_fu_36386_p3;
wire   [1:0] sel_tmp1000_fu_36392_p3;
wire   [1:0] sel_tmp1001_fu_36404_p3;
wire   [1:0] sel_tmp1002_fu_36410_p3;
wire   [1:0] sel_tmp1003_fu_36416_p3;
wire   [1:0] sel_tmp1013_fu_36432_p3;
wire   [1:0] sel_tmp1014_fu_36437_p3;
wire   [1:0] sel_tmp1015_fu_36443_p3;
wire   [1:0] sel_tmp1016_fu_36449_p3;
wire   [1:0] sel_tmp1017_fu_36461_p3;
wire   [1:0] sel_tmp1018_fu_36466_p3;
wire   [1:0] sel_tmp1019_fu_36472_p3;
wire   [1:0] sel_tmp1020_fu_36478_p3;
wire   [1:0] sel_tmp1021_fu_36490_p3;
wire   [1:0] sel_tmp1022_fu_36495_p3;
wire   [1:0] sel_tmp1023_fu_36501_p3;
wire   [1:0] sel_tmp1024_fu_36507_p3;
wire   [1:0] sel_tmp1025_fu_36519_p3;
wire   [1:0] sel_tmp1026_fu_36524_p3;
wire   [1:0] sel_tmp1027_fu_36530_p3;
wire   [1:0] sel_tmp1028_fu_36536_p3;
wire   [1:0] sel_tmp1029_fu_36548_p3;
wire   [1:0] sel_tmp1030_fu_36553_p3;
wire   [1:0] sel_tmp1031_fu_36559_p3;
wire   [1:0] sel_tmp1032_fu_36565_p3;
wire   [1:0] sel_tmp1033_fu_36577_p3;
wire   [1:0] sel_tmp1034_fu_36582_p3;
wire   [1:0] sel_tmp1035_fu_36588_p3;
wire   [1:0] sel_tmp1036_fu_36594_p3;
wire   [1:0] sel_tmp1037_fu_36606_p3;
wire   [1:0] sel_tmp1038_fu_36611_p3;
wire   [1:0] sel_tmp1039_fu_36617_p3;
wire   [1:0] sel_tmp1040_fu_36623_p3;
wire   [1:0] sel_tmp1041_fu_36635_p3;
wire   [1:0] sel_tmp1042_fu_36640_p3;
wire   [1:0] sel_tmp1043_fu_36646_p3;
wire   [1:0] sel_tmp1044_fu_36652_p3;
wire   [1:0] sel_tmp1045_fu_36664_p3;
wire   [1:0] sel_tmp1046_fu_36670_p3;
wire   [1:0] sel_tmp1047_fu_36676_p3;
wire   [1:0] sel_tmp1048_fu_36682_p3;
wire   [1:0] sel_tmp1049_fu_36704_p3;
wire   [1:0] sel_tmp1050_fu_36709_p3;
wire   [1:0] sel_tmp1051_fu_36715_p3;
wire   [1:0] sel_tmp1052_fu_36721_p3;
wire   [1:0] sel_tmp1053_fu_36727_p3;
wire   [1:0] sel_tmp1054_fu_36739_p3;
wire   [1:0] sel_tmp1055_fu_36744_p3;
wire   [1:0] sel_tmp1056_fu_36750_p3;
wire   [1:0] sel_tmp1057_fu_36756_p3;
wire   [1:0] sel_tmp1058_fu_36762_p3;
wire   [1:0] sel_tmp1059_fu_36774_p3;
wire   [1:0] sel_tmp1060_fu_36779_p3;
wire   [1:0] sel_tmp1061_fu_36785_p3;
wire   [1:0] sel_tmp1062_fu_36791_p3;
wire   [1:0] sel_tmp1063_fu_36797_p3;
wire   [1:0] sel_tmp1064_fu_36809_p3;
wire   [1:0] sel_tmp1065_fu_36814_p3;
wire   [1:0] sel_tmp1066_fu_36820_p3;
wire   [1:0] sel_tmp1067_fu_36826_p3;
wire   [1:0] sel_tmp1068_fu_36832_p3;
wire   [1:0] sel_tmp1069_fu_36844_p3;
wire   [1:0] sel_tmp1070_fu_36849_p3;
wire   [1:0] sel_tmp1071_fu_36855_p3;
wire   [1:0] sel_tmp1072_fu_36861_p3;
wire   [1:0] sel_tmp1073_fu_36867_p3;
wire   [1:0] sel_tmp1074_fu_36879_p3;
wire   [1:0] sel_tmp1075_fu_36884_p3;
wire   [1:0] sel_tmp1076_fu_36890_p3;
wire   [1:0] sel_tmp1077_fu_36896_p3;
wire   [1:0] sel_tmp1078_fu_36902_p3;
wire   [1:0] sel_tmp1079_fu_36914_p3;
wire   [1:0] sel_tmp1080_fu_36919_p3;
wire   [1:0] sel_tmp1081_fu_36925_p3;
wire   [1:0] sel_tmp1082_fu_36931_p3;
wire   [1:0] sel_tmp1083_fu_36937_p3;
wire   [1:0] sel_tmp1084_fu_36949_p3;
wire   [1:0] sel_tmp1085_fu_36954_p3;
wire   [1:0] sel_tmp1086_fu_36960_p3;
wire   [1:0] sel_tmp1087_fu_36966_p3;
wire   [1:0] sel_tmp1088_fu_36972_p3;
wire   [1:0] sel_tmp1089_fu_36984_p3;
wire   [1:0] sel_tmp1090_fu_36990_p3;
wire   [1:0] sel_tmp1091_fu_36996_p3;
wire   [1:0] sel_tmp1092_fu_37002_p3;
wire   [1:0] sel_tmp1093_fu_37008_p3;
wire   [0:0] brmerge53_fu_37068_p2;
wire   [6:0] tmp_146_fu_40607_p2;
wire  signed [5:0] tmp_361_0_1_cast_fu_40684_p1;
wire  signed [5:0] tmp_361_cast_fu_40680_p1;
wire  signed [5:0] tmp_361_1_1_cast_fu_40698_p1;
wire  signed [5:0] tmp_361_1_cast_fu_40694_p1;
wire  signed [5:0] tmp_361_2_1_cast_fu_40712_p1;
wire  signed [5:0] tmp_361_2_cast_fu_40708_p1;
wire  signed [5:0] tmp_361_3_1_cast_fu_40726_p1;
wire  signed [5:0] tmp_361_3_cast_fu_40722_p1;
wire  signed [5:0] tmp_361_4_1_cast_fu_40740_p1;
wire  signed [5:0] tmp_361_4_cast_fu_40736_p1;
wire  signed [5:0] tmp_361_5_1_cast_fu_40754_p1;
wire  signed [5:0] tmp_361_5_cast_fu_40750_p1;
wire  signed [5:0] tmp_361_6_1_cast_fu_40768_p1;
wire  signed [5:0] tmp_361_6_cast_fu_40764_p1;
wire  signed [5:0] tmp_361_7_1_cast_fu_40782_p1;
wire  signed [5:0] tmp_361_7_cast_fu_40778_p1;
wire  signed [5:0] tmp_361_8_1_cast_fu_40796_p1;
wire  signed [5:0] tmp_361_8_cast_fu_40792_p1;
wire  signed [5:0] tmp_361_9_1_cast_fu_40810_p1;
wire  signed [5:0] tmp_361_9_cast_fu_40806_p1;
wire  signed [5:0] tmp_361_10_1_cast_fu_40824_p1;
wire  signed [5:0] tmp_361_cast_65_fu_40820_p1;
wire  signed [5:0] tmp_361_11_1_cast_fu_40838_p1;
wire  signed [5:0] tmp_361_10_cast_fu_40834_p1;
wire  signed [5:0] tmp_361_12_1_cast_fu_40852_p1;
wire  signed [5:0] tmp_361_11_cast_fu_40848_p1;
wire  signed [5:0] tmp_361_13_1_cast_fu_40866_p1;
wire  signed [5:0] tmp_361_12_cast_fu_40862_p1;
wire  signed [5:0] tmp_361_14_1_cast_fu_40880_p1;
wire  signed [5:0] tmp_361_13_cast_fu_40876_p1;
wire  signed [5:0] tmp_361_15_1_cast_fu_40894_p1;
wire  signed [5:0] tmp_361_14_cast_fu_40890_p1;
wire  signed [5:0] tmp_361_16_1_cast_fu_40908_p1;
wire  signed [5:0] tmp_361_15_cast_fu_40904_p1;
wire  signed [5:0] tmp_361_17_1_cast_fu_40922_p1;
wire  signed [5:0] tmp_361_16_cast_fu_40918_p1;
wire  signed [5:0] tmp_361_18_1_cast_fu_40936_p1;
wire  signed [5:0] tmp_361_17_cast_fu_40932_p1;
wire  signed [5:0] tmp_361_19_1_cast_fu_40950_p1;
wire  signed [5:0] tmp_361_18_cast_fu_40946_p1;
wire  signed [5:0] tmp_361_20_1_cast_fu_40964_p1;
wire  signed [5:0] tmp_361_19_cast_fu_40960_p1;
wire  signed [5:0] tmp_361_21_1_cast_fu_40978_p1;
wire  signed [5:0] tmp_361_20_cast_fu_40974_p1;
wire  signed [5:0] tmp_361_22_1_cast_fu_40992_p1;
wire  signed [5:0] tmp_361_21_cast_fu_40988_p1;
wire  signed [5:0] tmp_361_23_1_cast_fu_41006_p1;
wire  signed [5:0] tmp_361_22_cast_fu_41002_p1;
wire  signed [5:0] tmp_361_24_1_cast_fu_41020_p1;
wire  signed [5:0] tmp_361_23_cast_fu_41016_p1;
wire  signed [5:0] tmp_361_25_1_cast_fu_41034_p1;
wire  signed [5:0] tmp_361_24_cast_fu_41030_p1;
wire  signed [5:0] tmp_361_26_1_cast_fu_41048_p1;
wire  signed [5:0] tmp_361_25_cast_fu_41044_p1;
wire  signed [5:0] tmp_361_27_1_cast_fu_41062_p1;
wire  signed [5:0] tmp_361_26_cast_fu_41058_p1;
wire  signed [5:0] tmp_361_28_1_cast_fu_41076_p1;
wire  signed [5:0] tmp_361_27_cast_fu_41072_p1;
wire  signed [5:0] tmp_361_29_1_cast_fu_41090_p1;
wire  signed [5:0] tmp_361_28_cast_fu_41086_p1;
wire  signed [5:0] tmp_361_30_1_cast_fu_41104_p1;
wire  signed [5:0] tmp_361_29_cast_fu_41100_p1;
wire  signed [5:0] tmp_361_31_1_cast_fu_41118_p1;
wire  signed [5:0] tmp_361_30_cast_fu_41114_p1;
wire  signed [5:0] tmp_361_32_1_cast_fu_41132_p1;
wire  signed [5:0] tmp_361_31_cast_fu_41128_p1;
wire  signed [5:0] tmp_361_33_1_cast_fu_41146_p1;
wire  signed [5:0] tmp_361_32_cast_fu_41142_p1;
wire  signed [5:0] tmp_361_34_1_cast_fu_41160_p1;
wire  signed [5:0] tmp_361_33_cast_fu_41156_p1;
wire  signed [5:0] tmp_361_35_1_cast_fu_41174_p1;
wire  signed [5:0] tmp_361_34_cast_fu_41170_p1;
wire  signed [5:0] tmp_361_36_1_cast_fu_41188_p1;
wire  signed [5:0] tmp_361_35_cast_fu_41184_p1;
wire  signed [5:0] tmp_361_37_1_cast_fu_41202_p1;
wire  signed [5:0] tmp_361_36_cast_fu_41198_p1;
wire  signed [5:0] tmp_361_38_1_cast_fu_41216_p1;
wire  signed [5:0] tmp_361_37_cast_fu_41212_p1;
wire  signed [5:0] tmp_361_39_1_cast_fu_41230_p1;
wire  signed [5:0] tmp_361_38_cast_fu_41226_p1;
wire  signed [5:0] tmp_361_40_1_cast_fu_41244_p1;
wire  signed [5:0] tmp_361_39_cast_fu_41240_p1;
wire  signed [5:0] tmp_361_41_1_cast_fu_41258_p1;
wire  signed [5:0] tmp_361_40_cast_fu_41254_p1;
wire  signed [5:0] tmp_361_42_1_cast_fu_41272_p1;
wire  signed [5:0] tmp_361_41_cast_fu_41268_p1;
wire  signed [5:0] tmp_361_43_1_cast_fu_41286_p1;
wire  signed [5:0] tmp_361_42_cast_fu_41282_p1;
wire  signed [5:0] tmp_361_44_1_cast_fu_41300_p1;
wire  signed [5:0] tmp_361_43_cast_fu_41296_p1;
wire  signed [5:0] tmp_361_45_1_cast_fu_41314_p1;
wire  signed [5:0] tmp_361_44_cast_fu_41310_p1;
wire  signed [5:0] tmp_361_46_1_cast_fu_41328_p1;
wire  signed [5:0] tmp_361_45_cast_fu_41324_p1;
wire  signed [5:0] tmp_361_47_1_cast_fu_41342_p1;
wire  signed [5:0] tmp_361_46_cast_fu_41338_p1;
wire  signed [5:0] tmp_361_48_1_cast_fu_41356_p1;
wire  signed [5:0] tmp_361_47_cast_fu_41352_p1;
wire  signed [5:0] tmp_361_49_1_cast_fu_41370_p1;
wire  signed [5:0] tmp_361_48_cast_fu_41366_p1;
wire  signed [5:0] tmp_361_50_1_cast_fu_41384_p1;
wire  signed [5:0] tmp_361_49_cast_fu_41380_p1;
wire  signed [5:0] tmp_361_51_1_cast_fu_41398_p1;
wire  signed [5:0] tmp_361_50_cast_fu_41394_p1;
wire  signed [5:0] tmp_361_52_1_cast_fu_41412_p1;
wire  signed [5:0] tmp_361_51_cast_fu_41408_p1;
wire  signed [5:0] tmp_361_53_1_cast_fu_41426_p1;
wire  signed [5:0] tmp_361_52_cast_fu_41422_p1;
wire  signed [5:0] tmp_361_54_1_cast_fu_41440_p1;
wire  signed [5:0] tmp_361_53_cast_fu_41436_p1;
wire  signed [5:0] tmp_361_55_1_cast_fu_41454_p1;
wire  signed [5:0] tmp_361_54_cast_fu_41450_p1;
wire  signed [5:0] tmp_361_56_1_cast_fu_41468_p1;
wire  signed [5:0] tmp_361_55_cast_fu_41464_p1;
wire  signed [5:0] tmp_361_57_1_cast_fu_41482_p1;
wire  signed [5:0] tmp_361_56_cast_fu_41478_p1;
wire  signed [5:0] tmp_361_58_1_cast_fu_41496_p1;
wire  signed [5:0] tmp_361_57_cast_fu_41492_p1;
wire  signed [5:0] tmp_361_59_1_cast_fu_41510_p1;
wire  signed [5:0] tmp_361_58_cast_fu_41506_p1;
wire  signed [5:0] tmp_361_60_1_cast_fu_41524_p1;
wire  signed [5:0] tmp_361_59_cast_fu_41520_p1;
wire  signed [5:0] tmp_361_61_1_cast_fu_41538_p1;
wire  signed [5:0] tmp_361_60_cast_fu_41534_p1;
wire  signed [5:0] tmp_361_62_1_cast_fu_41552_p1;
wire  signed [5:0] tmp_361_61_cast_fu_41548_p1;
wire  signed [5:0] tmp_361_63_1_cast_fu_41566_p1;
wire  signed [5:0] tmp_361_62_cast_fu_41562_p1;
wire  signed [11:0] tmp3588_cast_fu_41576_p1;
wire  signed [11:0] tmp3589_cast_fu_41586_p1;
wire  signed [11:0] tmp3590_cast_fu_41596_p1;
wire  signed [11:0] tmp3591_cast_fu_41606_p1;
wire  signed [11:0] tmp3592_cast_fu_41616_p1;
wire  signed [11:0] tmp3593_cast_fu_41626_p1;
wire  signed [11:0] tmp3594_cast_fu_41636_p1;
wire  signed [11:0] tmp3595_cast_fu_41646_p1;
wire  signed [11:0] tmp3596_cast_fu_41656_p1;
wire  signed [11:0] tmp3597_cast_fu_41666_p1;
wire  signed [11:0] tmp3598_cast_fu_41676_p1;
wire  signed [11:0] tmp3599_cast_fu_41686_p1;
wire  signed [11:0] tmp3600_cast_fu_41696_p1;
wire  signed [11:0] tmp3601_cast_fu_41706_p1;
wire  signed [11:0] tmp3602_cast_fu_41716_p1;
wire  signed [11:0] tmp3603_cast_fu_41726_p1;
wire  signed [11:0] tmp3604_cast_fu_41736_p1;
wire  signed [11:0] tmp3605_cast_fu_41746_p1;
wire  signed [11:0] tmp3606_cast_fu_41756_p1;
wire  signed [11:0] tmp3607_cast_fu_41766_p1;
wire  signed [11:0] tmp3608_cast_fu_41776_p1;
wire  signed [11:0] tmp3609_cast_fu_41786_p1;
wire  signed [11:0] tmp3610_cast_fu_41796_p1;
wire  signed [11:0] tmp3611_cast_fu_41806_p1;
wire  signed [11:0] tmp3612_cast_fu_41816_p1;
wire  signed [11:0] tmp3613_cast_fu_41826_p1;
wire  signed [11:0] tmp3614_cast_fu_41836_p1;
wire  signed [11:0] tmp3615_cast_fu_41846_p1;
wire  signed [11:0] tmp3616_cast_fu_41856_p1;
wire  signed [11:0] tmp3617_cast_fu_41866_p1;
wire  signed [11:0] tmp3618_cast_fu_41876_p1;
wire  signed [11:0] tmp3619_cast_fu_41886_p1;
wire  signed [11:0] tmp3620_cast_fu_41896_p1;
wire  signed [11:0] tmp3621_cast_fu_41906_p1;
wire  signed [11:0] tmp3622_cast_fu_41916_p1;
wire  signed [11:0] tmp3623_cast_fu_41926_p1;
wire  signed [11:0] tmp3624_cast_fu_41936_p1;
wire  signed [11:0] tmp3625_cast_fu_41946_p1;
wire  signed [11:0] tmp3626_cast_fu_41956_p1;
wire  signed [11:0] tmp3627_cast_fu_41966_p1;
wire  signed [11:0] tmp3628_cast_fu_41976_p1;
wire  signed [11:0] tmp3629_cast_fu_41986_p1;
wire  signed [11:0] tmp3630_cast_fu_41996_p1;
wire  signed [11:0] tmp3631_cast_fu_42006_p1;
wire  signed [11:0] tmp3632_cast_fu_42016_p1;
wire  signed [11:0] tmp3633_cast_fu_42026_p1;
wire  signed [11:0] tmp3634_cast_fu_42036_p1;
wire  signed [11:0] tmp3635_cast_fu_42046_p1;
wire  signed [11:0] tmp3636_cast_fu_42056_p1;
wire  signed [11:0] tmp3637_cast_fu_42066_p1;
wire  signed [11:0] tmp3638_cast_fu_42076_p1;
wire  signed [11:0] tmp3639_cast_fu_42086_p1;
wire  signed [11:0] tmp3640_cast_fu_42096_p1;
wire  signed [11:0] tmp3641_cast_fu_42106_p1;
wire  signed [11:0] tmp3642_cast_fu_42116_p1;
wire  signed [11:0] tmp3643_cast_fu_42126_p1;
wire  signed [11:0] tmp3644_cast_fu_42136_p1;
wire  signed [11:0] tmp3645_cast_fu_42146_p1;
wire  signed [11:0] tmp3646_cast_fu_42156_p1;
wire  signed [11:0] tmp3647_cast_fu_42166_p1;
wire  signed [11:0] tmp3648_cast_fu_42176_p1;
wire  signed [11:0] tmp3649_cast_fu_42186_p1;
wire  signed [11:0] tmp3650_cast_fu_42196_p1;
wire  signed [11:0] tmp3651_cast_fu_42206_p1;
wire   [14:0] r_V_s_fu_42303_p4;
wire   [2:0] tmp_118_fu_42316_p2;
wire   [4:0] tmp_131_cast_fu_42325_p1;
wire   [12:0] o_bank_offset_V_1_fu_42360_p4;
wire   [3:0] tmp_131_cast1_fu_42321_p1;
wire   [2:0] tmp_299_4_fu_42373_p2;
wire   [4:0] tmp_178_fu_42445_p1;
wire   [2:0] tmp_299_5_fu_42379_p2;
wire   [4:0] tmp_179_fu_42454_p1;
wire   [2:0] tmp_299_6_fu_42385_p2;
wire   [4:0] tmp_180_fu_42463_p1;
wire   [2:0] tmp_299_7_fu_42391_p2;
wire   [4:0] tmp_181_fu_42472_p1;
wire   [3:0] tmp_299_8_fu_42397_p2;
wire   [4:0] tmp_182_fu_42481_p1;
wire   [3:0] tmp_299_9_fu_42403_p2;
wire   [4:0] tmp_183_fu_42490_p1;
wire   [3:0] tmp_299_s_fu_42409_p2;
wire   [4:0] tmp_184_fu_42499_p1;
wire   [3:0] tmp_299_1_fu_42415_p2;
wire   [4:0] tmp_185_fu_42508_p1;
wire   [3:0] tmp_299_2_fu_42421_p2;
wire   [4:0] tmp_186_fu_42517_p1;
wire   [3:0] tmp_299_3_fu_42427_p2;
wire   [4:0] tmp_187_fu_42526_p1;
wire   [3:0] tmp_299_10_fu_42433_p2;
wire   [4:0] tmp_188_fu_42535_p1;
wire   [3:0] tmp_299_11_fu_42439_p2;
wire   [4:0] tmp_189_fu_42544_p1;
wire   [5:0] r_V_5_fu_42565_p2;
wire   [5:0] tmp_1438_fu_43106_p1;
wire   [5:0] tmp_1439_fu_43110_p2;
wire   [2:0] tmp_1470_fu_43128_p2;
wire   [5:0] tmp_1471_fu_43133_p1;
wire   [5:0] tmp_1472_fu_43137_p2;
wire   [2:0] tmp_1479_fu_43155_p2;
wire   [5:0] tmp_1480_fu_43160_p1;
wire   [5:0] tmp_1481_fu_43164_p2;
wire  signed [15:0] tmp_271_cast_fu_43196_p1;
wire  signed [15:0] tmp_271_1_cast_fu_43205_p1;
wire  signed [15:0] tmp_271_2_cast_fu_43214_p1;
wire  signed [15:0] tmp_271_3_cast_fu_43223_p1;
wire  signed [15:0] tmp_271_4_cast_fu_43232_p1;
wire  signed [15:0] tmp_271_5_cast_fu_43241_p1;
wire  signed [15:0] tmp_271_6_cast_fu_43250_p1;
wire  signed [15:0] tmp_271_7_cast_fu_43259_p1;
wire  signed [15:0] tmp_271_8_cast_fu_43268_p1;
wire  signed [15:0] tmp_271_9_cast_fu_43277_p1;
wire  signed [15:0] tmp_271_cast_69_fu_43286_p1;
wire  signed [15:0] tmp_271_10_cast_fu_43295_p1;
wire  signed [15:0] tmp_271_11_cast_fu_43304_p1;
wire  signed [15:0] tmp_271_12_cast_fu_43313_p1;
wire  signed [15:0] tmp_271_13_cast_fu_43322_p1;
wire  signed [15:0] tmp_271_14_cast_fu_43331_p1;
wire  signed [15:0] tmp_271_15_cast_fu_43340_p1;
wire  signed [15:0] tmp_271_16_cast_fu_43349_p1;
wire  signed [15:0] tmp_271_17_cast_fu_43358_p1;
wire  signed [15:0] tmp_271_18_cast_fu_43367_p1;
wire  signed [15:0] tmp_271_19_cast_fu_43376_p1;
wire  signed [15:0] tmp_271_20_cast_fu_43385_p1;
wire  signed [15:0] tmp_271_21_cast_fu_43394_p1;
wire  signed [15:0] tmp_271_22_cast_fu_43403_p1;
wire  signed [15:0] tmp_271_23_cast_fu_43412_p1;
wire  signed [15:0] tmp_271_24_cast_fu_43421_p1;
wire  signed [15:0] tmp_271_25_cast_fu_43430_p1;
wire  signed [15:0] tmp_271_26_cast_fu_43439_p1;
wire  signed [15:0] tmp_271_27_cast_fu_43448_p1;
wire  signed [15:0] tmp_271_28_cast_fu_43457_p1;
wire  signed [15:0] tmp_271_29_cast_fu_43466_p1;
wire  signed [15:0] tmp_271_30_cast_fu_43475_p1;
wire  signed [15:0] tmp_271_31_cast_fu_43484_p1;
wire  signed [15:0] tmp_271_32_cast_fu_43493_p1;
wire  signed [15:0] tmp_271_33_cast_fu_43502_p1;
wire  signed [15:0] tmp_271_34_cast_fu_43511_p1;
wire  signed [15:0] tmp_271_35_cast_fu_43520_p1;
wire  signed [15:0] tmp_271_36_cast_fu_43529_p1;
wire  signed [15:0] tmp_271_37_cast_fu_43538_p1;
wire  signed [15:0] tmp_271_38_cast_fu_43547_p1;
wire  signed [15:0] tmp_271_39_cast_fu_43556_p1;
wire  signed [15:0] tmp_271_40_cast_fu_43565_p1;
wire  signed [15:0] tmp_271_41_cast_fu_43574_p1;
wire  signed [15:0] tmp_271_42_cast_fu_43583_p1;
wire  signed [15:0] tmp_271_43_cast_fu_43592_p1;
wire  signed [15:0] tmp_271_44_cast_fu_43601_p1;
wire  signed [15:0] tmp_271_45_cast_fu_43610_p1;
wire  signed [15:0] tmp_271_46_cast_fu_43619_p1;
wire  signed [15:0] tmp_271_47_cast_fu_43628_p1;
wire  signed [15:0] tmp_271_48_cast_fu_43637_p1;
wire  signed [15:0] tmp_271_49_cast_fu_43646_p1;
wire  signed [15:0] tmp_271_50_cast_fu_43655_p1;
wire  signed [15:0] tmp_271_51_cast_fu_43664_p1;
wire  signed [15:0] tmp_271_52_cast_fu_43673_p1;
wire  signed [15:0] tmp_271_53_cast_fu_43682_p1;
wire  signed [15:0] tmp_271_54_cast_fu_43691_p1;
wire  signed [15:0] tmp_271_55_cast_fu_43700_p1;
wire  signed [15:0] tmp_271_56_cast_fu_43709_p1;
wire  signed [15:0] tmp_271_57_cast_fu_43718_p1;
wire  signed [15:0] tmp_271_58_cast_fu_43727_p1;
wire  signed [15:0] tmp_271_59_cast_fu_43736_p1;
wire  signed [15:0] tmp_271_60_cast_fu_43745_p1;
wire  signed [15:0] tmp_271_61_cast_fu_43754_p1;
wire  signed [15:0] tmp_271_62_cast_fu_43763_p1;
wire   [0:0] tmp_286_31_fu_43958_p2;
wire   [0:0] tmp_286_30_fu_43952_p2;
wire   [0:0] tmp_286_29_fu_43946_p2;
wire   [0:0] tmp_286_28_fu_43940_p2;
wire   [0:0] tmp_286_27_fu_43934_p2;
wire   [0:0] tmp_286_26_fu_43928_p2;
wire   [0:0] tmp_286_25_fu_43922_p2;
wire   [0:0] tmp_286_24_fu_43916_p2;
wire   [0:0] tmp_286_23_fu_43910_p2;
wire   [0:0] tmp_286_22_fu_43904_p2;
wire   [0:0] tmp_286_21_fu_43898_p2;
wire   [0:0] tmp_286_20_fu_43892_p2;
wire   [0:0] tmp_286_19_fu_43886_p2;
wire   [0:0] tmp_286_18_fu_43880_p2;
wire   [0:0] tmp_286_17_fu_43874_p2;
wire   [0:0] tmp_286_16_fu_43868_p2;
wire   [0:0] tmp_286_15_fu_43862_p2;
wire   [0:0] tmp_286_14_fu_43856_p2;
wire   [0:0] tmp_286_13_fu_43850_p2;
wire   [0:0] tmp_286_12_fu_43844_p2;
wire   [0:0] tmp_286_11_fu_43838_p2;
wire   [0:0] tmp_286_10_fu_43832_p2;
wire   [0:0] tmp_286_9_fu_43826_p2;
wire   [0:0] tmp_286_8_fu_43820_p2;
wire   [0:0] tmp_286_7_fu_43814_p2;
wire   [0:0] tmp_286_6_fu_43808_p2;
wire   [0:0] tmp_286_5_fu_43802_p2;
wire   [0:0] tmp_286_4_fu_43796_p2;
wire   [0:0] tmp_286_3_fu_43790_p2;
wire   [0:0] tmp_286_2_fu_43784_p2;
wire   [0:0] tmp_286_1_fu_43778_p2;
wire   [0:0] tmp_286_s_fu_43772_p2;
wire   [31:0] p_Result_99_s_fu_43964_p33;
wire   [31:0] index_assign_2_fu_44032_p1;
wire   [0:0] tmp_1403_fu_44035_p3;
wire   [2:0] tmp_1405_fu_44049_p2;
wire   [5:0] tmp_1406_fu_44054_p1;
wire   [5:0] tmp_1407_fu_44058_p2;
wire   [0:0] tmp_1408_fu_44064_p1;
wire   [4:0] tmp_1409_fu_44068_p3;
wire   [31:0] index_assign_17_1_fu_44081_p1;
wire   [4:0] i1_V_1_fu_44076_p2;
wire   [31:0] index_assign_18_1_fu_44093_p1;
wire   [0:0] tmp_1411_fu_44097_p3;
wire   [0:0] tmp_1410_fu_44085_p3;
wire   [2:0] tmp_1413_fu_44111_p2;
wire   [5:0] tmp_1414_fu_44116_p1;
wire   [5:0] tmp_1415_fu_44120_p2;
wire   [0:0] tmp_1416_fu_44126_p3;
wire   [4:0] tmp_1417_fu_44134_p4;
wire   [31:0] index_assign_17_2_fu_44149_p1;
wire   [4:0] i1_V_2_fu_44144_p2;
wire   [31:0] index_assign_18_2_fu_44161_p1;
wire   [0:0] tmp_1419_fu_44165_p3;
wire   [0:0] tmp_1418_fu_44153_p3;
wire   [2:0] tmp_1421_fu_44179_p2;
wire   [5:0] tmp_1422_fu_44184_p1;
wire   [5:0] tmp_1423_fu_44188_p2;
wire   [1:0] tmp_1424_fu_44194_p1;
wire   [4:0] tmp_1425_fu_44198_p3;
wire   [31:0] index_assign_17_3_fu_44211_p1;
wire   [4:0] i1_V_3_fu_44206_p2;
wire   [31:0] index_assign_18_3_fu_44223_p1;
wire   [0:0] tmp_1427_fu_44227_p3;
wire   [0:0] tmp_1426_fu_44215_p3;
wire   [2:0] tmp_1429_fu_44241_p2;
wire   [5:0] tmp_1430_fu_44246_p1;
wire   [5:0] tmp_1431_fu_44250_p2;
wire   [0:0] tmp_1432_fu_44256_p3;
wire   [4:0] tmp_1433_fu_44264_p4;
wire   [4:0] i0_V_1_4_fu_44274_p2;
wire   [31:0] index_assign_17_4_fu_44284_p1;
wire   [4:0] i1_V_4_fu_44279_p2;
wire   [31:0] index_assign_18_4_fu_44296_p1;
wire   [0:0] tmp_1435_fu_44300_p3;
wire   [0:0] tmp_1434_fu_44288_p3;
wire   [4:0] tmp_1442_fu_44314_p5;
wire   [4:0] i0_V_1_5_fu_44324_p2;
wire   [31:0] index_assign_17_5_fu_44334_p1;
wire   [4:0] i1_V_5_fu_44329_p2;
wire   [31:0] index_assign_18_5_fu_44346_p1;
wire   [0:0] tmp_1444_fu_44350_p3;
wire   [0:0] tmp_1443_fu_44338_p3;
wire   [2:0] tmp_1446_fu_44364_p2;
wire   [5:0] tmp_1447_fu_44369_p1;
wire   [5:0] tmp_1448_fu_44373_p2;
wire   [1:0] tmp_1449_fu_44379_p4;
wire   [4:0] tmp_1450_fu_44389_p4;
wire   [4:0] i0_V_1_6_fu_44399_p2;
wire   [31:0] index_assign_17_6_fu_44409_p1;
wire   [4:0] i1_V_6_fu_44404_p2;
wire   [31:0] index_assign_18_6_fu_44421_p1;
wire   [0:0] tmp_1452_fu_44425_p3;
wire   [0:0] tmp_1451_fu_44413_p3;
wire   [2:0] tmp_1454_fu_44439_p2;
wire   [5:0] tmp_1455_fu_44444_p1;
wire   [5:0] tmp_1456_fu_44448_p2;
wire   [2:0] tmp_1457_fu_44454_p1;
wire   [4:0] tmp_1458_fu_44458_p3;
wire   [4:0] i0_V_1_7_fu_44466_p2;
wire   [31:0] index_assign_17_7_fu_44476_p1;
wire   [4:0] i1_V_7_fu_44471_p2;
wire   [31:0] index_assign_18_7_fu_44488_p1;
wire   [0:0] tmp_1460_fu_44492_p3;
wire   [0:0] tmp_1459_fu_44480_p3;
wire   [2:0] tmp_1462_fu_44506_p2;
wire   [5:0] tmp_1463_fu_44511_p1;
wire   [5:0] tmp_1464_fu_44515_p2;
wire   [0:0] tmp_1465_fu_44521_p3;
wire   [4:0] tmp_1466_fu_44529_p4;
wire   [4:0] i0_V_1_8_fu_44539_p2;
wire   [31:0] index_assign_17_8_fu_44549_p1;
wire   [4:0] i1_V_8_fu_44544_p2;
wire   [31:0] index_assign_18_8_fu_44561_p1;
wire   [0:0] tmp_1468_fu_44565_p3;
wire   [0:0] tmp_1467_fu_44553_p3;
wire   [4:0] tmp_1475_fu_44579_p5;
wire   [4:0] i0_V_1_9_fu_44589_p2;
wire   [31:0] index_assign_17_9_fu_44599_p1;
wire   [4:0] i1_V_9_fu_44594_p2;
wire   [31:0] index_assign_18_9_fu_44611_p1;
wire   [0:0] tmp_1477_fu_44615_p3;
wire   [0:0] tmp_1476_fu_44603_p3;
wire   [4:0] tmp_1484_fu_44629_p6;
wire   [4:0] i0_V_1_s_fu_44641_p2;
wire   [31:0] index_assign_17_s_fu_44651_p1;
wire   [4:0] i1_V_s_fu_44646_p2;
wire   [31:0] index_assign_18_s_fu_44663_p1;
wire   [0:0] tmp_1486_fu_44667_p3;
wire   [0:0] tmp_1485_fu_44655_p3;
wire   [5:0] tmp_1489_fu_44681_p1;
wire   [5:0] tmp_1490_fu_44684_p2;
wire   [0:0] tmp_1491_fu_44690_p3;
wire   [1:0] tmp_1492_fu_44698_p1;
wire   [4:0] tmp_1493_fu_44702_p5;
wire   [4:0] i0_V_1_1_fu_44714_p2;
wire   [31:0] index_assign_17_10_fu_44724_p1;
wire   [4:0] i1_V_10_fu_44719_p2;
wire   [31:0] index_assign_18_10_fu_44736_p1;
wire   [0:0] tmp_1495_fu_44740_p3;
wire   [0:0] tmp_1494_fu_44728_p3;
wire   [2:0] tmp_1497_fu_44754_p2;
wire   [5:0] tmp_1498_fu_44759_p1;
wire   [5:0] tmp_1499_fu_44763_p2;
wire   [1:0] tmp_1500_fu_44769_p4;
wire   [4:0] tmp_1501_fu_44779_p4;
wire   [4:0] i0_V_1_2_fu_44789_p2;
wire   [31:0] index_assign_17_11_fu_44799_p1;
wire   [4:0] i1_V_11_fu_44794_p2;
wire   [31:0] index_assign_18_11_fu_44811_p1;
wire   [0:0] tmp_1503_fu_44815_p3;
wire   [0:0] tmp_1502_fu_44803_p3;
wire   [5:0] tmp_1506_fu_44829_p1;
wire   [5:0] tmp_1507_fu_44832_p2;
wire   [1:0] tmp_1508_fu_44838_p4;
wire   [0:0] tmp_1509_fu_44848_p1;
wire   [4:0] tmp_1510_fu_44852_p5;
wire   [4:0] i0_V_1_3_fu_44864_p2;
wire   [31:0] index_assign_17_12_fu_44874_p1;
wire   [4:0] i1_V_12_fu_44869_p2;
wire   [31:0] index_assign_18_12_fu_44886_p1;
wire   [0:0] tmp_1512_fu_44890_p3;
wire   [0:0] tmp_1511_fu_44878_p3;
wire   [2:0] tmp_1514_fu_44904_p2;
wire   [5:0] tmp_1515_fu_44909_p1;
wire   [5:0] tmp_1516_fu_44913_p2;
wire   [2:0] tmp_1517_fu_44919_p4;
wire   [4:0] tmp_1518_fu_44929_p4;
wire   [4:0] i0_V_1_10_fu_44939_p2;
wire   [31:0] index_assign_17_13_fu_44949_p1;
wire   [4:0] i1_V_13_fu_44944_p2;
wire   [31:0] index_assign_18_13_fu_44961_p1;
wire   [0:0] tmp_1520_fu_44965_p3;
wire   [0:0] tmp_1519_fu_44953_p3;
wire   [2:0] tmp_1522_fu_44979_p2;
wire   [5:0] tmp_1523_fu_44984_p1;
wire   [5:0] tmp_1524_fu_44988_p2;
wire   [3:0] tmp_1525_fu_44994_p1;
wire   [4:0] tmp_1526_fu_44998_p3;
wire   [4:0] i0_V_1_11_fu_45006_p2;
wire   [31:0] index_assign_17_14_fu_45016_p1;
wire   [4:0] i1_V_14_fu_45011_p2;
wire   [31:0] index_assign_18_14_fu_45028_p1;
wire   [0:0] tmp_1528_fu_45032_p3;
wire   [0:0] tmp_1527_fu_45020_p3;
wire   [15:0] tmp_137_fu_45046_p1;
wire   [1:0] tmp_1256_fu_45055_p1;
wire   [5:0] r_V_18_fu_45059_p3;
wire   [31:0] index_assign_s_fu_45138_p1;
wire   [63:0] p_Repl2_s_fu_45142_p1;
wire   [5:0] d0_V_s_fu_45155_p2;
reg   [63:0] tmp_1404_fu_45145_p4;
wire   [31:0] index_assign_16_1_fu_45161_p1;
wire   [63:0] p_Repl2_19_1_fu_45165_p1;
wire   [5:0] d0_V_1_fu_45178_p2;
reg   [63:0] tmp_1412_fu_45168_p4;
wire   [31:0] index_assign_16_2_fu_45184_p1;
wire   [63:0] p_Repl2_19_2_fu_45188_p1;
wire   [5:0] d0_V_2_fu_45201_p2;
reg   [63:0] tmp_1420_fu_45191_p4;
wire   [31:0] index_assign_16_3_fu_45207_p1;
wire   [63:0] p_Repl2_19_3_fu_45211_p1;
wire   [5:0] d0_V_3_fu_45224_p2;
reg   [63:0] tmp_1428_fu_45214_p4;
wire   [31:0] index_assign_16_4_fu_45230_p1;
wire   [63:0] p_Repl2_19_4_fu_45234_p1;
wire   [5:0] d0_V_4_fu_45247_p2;
reg   [63:0] tmp_1436_fu_45237_p4;
wire   [31:0] index_assign_16_5_fu_45253_p1;
wire   [63:0] p_Repl2_19_5_fu_45257_p1;
wire   [5:0] d0_V_5_fu_45270_p2;
reg   [63:0] tmp_1445_fu_45260_p4;
wire   [31:0] index_assign_16_6_fu_45276_p1;
wire   [63:0] p_Repl2_19_6_fu_45280_p1;
wire   [5:0] d0_V_6_fu_45293_p2;
reg   [63:0] tmp_1453_fu_45283_p4;
wire   [31:0] index_assign_16_7_fu_45299_p1;
wire   [63:0] p_Repl2_19_7_fu_45303_p1;
wire   [5:0] d0_V_7_fu_45316_p2;
reg   [63:0] tmp_1461_fu_45306_p4;
wire   [31:0] index_assign_16_8_fu_45322_p1;
wire   [63:0] p_Repl2_19_8_fu_45326_p1;
wire   [5:0] d0_V_8_fu_45339_p2;
reg   [63:0] tmp_1469_fu_45329_p4;
wire   [31:0] index_assign_16_9_fu_45345_p1;
wire   [63:0] p_Repl2_19_9_fu_45349_p1;
wire   [5:0] d0_V_9_fu_45362_p2;
reg   [63:0] tmp_1478_fu_45352_p4;
wire   [31:0] index_assign_16_s_fu_45368_p1;
wire   [63:0] p_Repl2_19_s_fu_45372_p1;
wire   [5:0] d0_V_10_fu_45385_p2;
reg   [63:0] tmp_1487_fu_45375_p4;
wire   [31:0] index_assign_16_10_fu_45391_p1;
wire   [63:0] p_Repl2_19_10_fu_45395_p1;
wire   [5:0] d0_V_11_fu_45408_p2;
reg   [63:0] tmp_1496_fu_45398_p4;
wire   [31:0] index_assign_16_11_fu_45414_p1;
wire   [63:0] p_Repl2_19_11_fu_45418_p1;
wire   [5:0] d0_V_12_fu_45431_p2;
reg   [63:0] tmp_1504_fu_45421_p4;
wire   [31:0] index_assign_16_12_fu_45437_p1;
wire   [63:0] p_Repl2_19_12_fu_45441_p1;
wire   [5:0] d0_V_13_fu_45454_p2;
reg   [63:0] tmp_1513_fu_45444_p4;
wire   [31:0] index_assign_16_13_fu_45460_p1;
wire   [63:0] p_Repl2_19_13_fu_45464_p1;
wire   [5:0] d0_V_14_fu_45477_p2;
reg   [63:0] tmp_1521_fu_45467_p4;
wire   [31:0] index_assign_16_14_fu_45483_p1;
wire   [63:0] p_Repl2_19_14_fu_45487_p1;
wire   [13:0] o_bank_offset_V_2_fu_45505_p4;
wire   [47:0] tmp_144_fu_45529_p4;
wire  signed [63:0] r_V_19_fu_45539_p1;
wire   [15:0] tmp_1530_fu_45543_p1;
wire   [9:0] r_V_fu_45587_p0;
wire   [4:0] r_V_fu_45587_p1;
wire   [14:0] tmp_120_fu_45592_p0;
wire   [4:0] tmp_120_fu_45592_p1;
wire    ap_CS_fsm_state21;
reg   [10:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [15:0] tmp_120_fu_45592_p00;
wire   [15:0] tmp_120_fu_45592_p10;
reg    ap_condition_7209;
reg    ap_condition_1615;
reg    ap_condition_6815;
reg    ap_condition_7254;
reg    ap_condition_6866;
reg    ap_condition_7325;
reg    ap_condition_6916;
reg    ap_condition_7388;
reg    ap_condition_6975;
reg    ap_condition_7443;
reg    ap_condition_7055;
reg    ap_condition_7482;
reg    ap_condition_7132;
reg    ap_condition_8416;
reg    ap_condition_6707;
reg    ap_condition_7282;
reg    ap_condition_7352;
reg    ap_condition_7414;
reg    ap_condition_7468;
reg    ap_condition_7145;
reg    ap_condition_2847;
reg    ap_condition_6827;
reg    ap_condition_7066;
reg    ap_condition_3085;
reg    ap_condition_7492;
reg    ap_condition_7155;
reg    ap_condition_7176;
reg    ap_condition_7180;
reg    ap_condition_7184;
reg    ap_condition_7188;
reg    ap_condition_7192;
reg    ap_condition_7196;
reg    ap_condition_7202;
reg    ap_condition_7232;
reg    ap_condition_7235;
reg    ap_condition_7238;
reg    ap_condition_7241;
reg    ap_condition_7244;
reg    ap_condition_7249;
reg    ap_condition_7264;
reg    ap_condition_7306;
reg    ap_condition_7309;
reg    ap_condition_7312;
reg    ap_condition_7315;
reg    ap_condition_7320;
reg    ap_condition_7335;
reg    ap_condition_7372;
reg    ap_condition_7375;
reg    ap_condition_7378;
reg    ap_condition_7383;
reg    ap_condition_7398;
reg    ap_condition_7430;
reg    ap_condition_7433;
reg    ap_condition_7438;
reg    ap_condition_7453;
reg    ap_condition_6851;
reg    ap_condition_6856;
reg    ap_condition_6861;
reg    ap_condition_6876;
reg    ap_condition_6900;
reg    ap_condition_6903;
reg    ap_condition_6906;
reg    ap_condition_6911;
reg    ap_condition_6926;
reg    ap_condition_6956;
reg    ap_condition_6959;
reg    ap_condition_6962;
reg    ap_condition_6965;
reg    ap_condition_6970;
reg    ap_condition_6985;
reg    ap_condition_8390;
reg    ap_condition_8255;
reg    ap_condition_8259;
reg    ap_condition_8263;
reg    ap_condition_8267;
reg    ap_condition_8271;
reg    ap_condition_8275;
reg    ap_condition_8279;
reg    ap_condition_8286;
reg    ap_condition_9218;
reg    ap_condition_9221;
reg    ap_condition_9224;
reg    ap_condition_9227;
reg    ap_condition_9230;
reg    ap_condition_9233;
reg    ap_condition_9236;
reg    ap_condition_9242;
reg    ap_condition_35177;
reg    ap_condition_35180;
reg    ap_condition_35176;
reg    ap_condition_35191;
reg    ap_condition_35187;
reg    ap_condition_7093;
reg    ap_condition_7097;
reg    ap_condition_7102;
reg    ap_condition_7107;
reg    ap_condition_7112;
reg    ap_condition_7117;
reg    ap_condition_7124;
reg    ap_condition_7165;
reg    ap_condition_10219;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 wt_addr_V = 16'd0;
#0 wt_offset_V = 3'd0;
#0 outword_V = 64'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
end

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_0_V_address0),
    .ce0(fixed_buffer_0_V_ce0),
    .we0(fixed_buffer_0_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_0_V_q0),
    .address1(fixed_buffer_0_V_address1),
    .ce1(fixed_buffer_0_V_ce1),
    .we1(fixed_buffer_0_V_we1),
    .d1(fixed_buffer_0_V_d1),
    .q1(fixed_buffer_0_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_1_V_address0),
    .ce0(fixed_buffer_1_V_ce0),
    .we0(fixed_buffer_1_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_1_V_q0),
    .address1(fixed_buffer_1_V_address1),
    .ce1(fixed_buffer_1_V_ce1),
    .we1(fixed_buffer_1_V_we1),
    .d1(fixed_buffer_1_V_d1),
    .q1(fixed_buffer_1_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_2_V_address0),
    .ce0(fixed_buffer_2_V_ce0),
    .we0(fixed_buffer_2_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_2_V_q0),
    .address1(fixed_buffer_2_V_address1),
    .ce1(fixed_buffer_2_V_ce1),
    .we1(fixed_buffer_2_V_we1),
    .d1(fixed_buffer_2_V_d1),
    .q1(fixed_buffer_2_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_3_V_address0),
    .ce0(fixed_buffer_3_V_ce0),
    .we0(fixed_buffer_3_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_3_V_q0),
    .address1(fixed_buffer_3_V_address1),
    .ce1(fixed_buffer_3_V_ce1),
    .we1(fixed_buffer_3_V_we1),
    .d1(fixed_buffer_3_V_d1),
    .q1(fixed_buffer_3_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_4_V_address0),
    .ce0(fixed_buffer_4_V_ce0),
    .we0(fixed_buffer_4_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_4_V_q0),
    .address1(fixed_buffer_4_V_address1),
    .ce1(fixed_buffer_4_V_ce1),
    .we1(fixed_buffer_4_V_we1),
    .d1(fixed_buffer_4_V_d1),
    .q1(fixed_buffer_4_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_5_V_address0),
    .ce0(fixed_buffer_5_V_ce0),
    .we0(fixed_buffer_5_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_5_V_q0),
    .address1(fixed_buffer_5_V_address1),
    .ce1(fixed_buffer_5_V_ce1),
    .we1(fixed_buffer_5_V_we1),
    .d1(fixed_buffer_5_V_d1),
    .q1(fixed_buffer_5_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_6_V_address0),
    .ce0(fixed_buffer_6_V_ce0),
    .we0(fixed_buffer_6_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_6_V_q0),
    .address1(fixed_buffer_6_V_address1),
    .ce1(fixed_buffer_6_V_ce1),
    .we1(fixed_buffer_6_V_we1),
    .d1(fixed_buffer_6_V_d1),
    .q1(fixed_buffer_6_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_7_V_address0),
    .ce0(fixed_buffer_7_V_ce0),
    .we0(fixed_buffer_7_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_7_V_q0),
    .address1(fixed_buffer_7_V_address1),
    .ce1(fixed_buffer_7_V_ce1),
    .we1(fixed_buffer_7_V_we1),
    .d1(fixed_buffer_7_V_d1),
    .q1(fixed_buffer_7_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_8_V_address0),
    .ce0(fixed_buffer_8_V_ce0),
    .we0(fixed_buffer_8_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_8_V_q0),
    .address1(fixed_buffer_8_V_address1),
    .ce1(fixed_buffer_8_V_ce1),
    .we1(fixed_buffer_8_V_we1),
    .d1(fixed_buffer_8_V_d1),
    .q1(fixed_buffer_8_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_9_V_address0),
    .ce0(fixed_buffer_9_V_ce0),
    .we0(fixed_buffer_9_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_9_V_q0),
    .address1(fixed_buffer_9_V_address1),
    .ce1(fixed_buffer_9_V_ce1),
    .we1(fixed_buffer_9_V_we1),
    .d1(fixed_buffer_9_V_d1),
    .q1(fixed_buffer_9_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_10_V_address0),
    .ce0(fixed_buffer_10_V_ce0),
    .we0(fixed_buffer_10_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_10_V_q0),
    .address1(fixed_buffer_10_V_address1),
    .ce1(fixed_buffer_10_V_ce1),
    .we1(fixed_buffer_10_V_we1),
    .d1(fixed_buffer_10_V_d1),
    .q1(fixed_buffer_10_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_11_V_address0),
    .ce0(fixed_buffer_11_V_ce0),
    .we0(fixed_buffer_11_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_11_V_q0),
    .address1(fixed_buffer_11_V_address1),
    .ce1(fixed_buffer_11_V_ce1),
    .we1(fixed_buffer_11_V_we1),
    .d1(fixed_buffer_11_V_d1),
    .q1(fixed_buffer_11_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_12_V_address0),
    .ce0(fixed_buffer_12_V_ce0),
    .we0(fixed_buffer_12_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_12_V_q0),
    .address1(fixed_buffer_12_V_address1),
    .ce1(fixed_buffer_12_V_ce1),
    .we1(fixed_buffer_12_V_we1),
    .d1(fixed_buffer_12_V_d1),
    .q1(fixed_buffer_12_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_13_V_address0),
    .ce0(fixed_buffer_13_V_ce0),
    .we0(fixed_buffer_13_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_13_V_q0),
    .address1(fixed_buffer_13_V_address1),
    .ce1(fixed_buffer_13_V_ce1),
    .we1(fixed_buffer_13_V_we1),
    .d1(fixed_buffer_13_V_d1),
    .q1(fixed_buffer_13_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_14_V_address0),
    .ce0(fixed_buffer_14_V_ce0),
    .we0(fixed_buffer_14_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_14_V_q0),
    .address1(fixed_buffer_14_V_address1),
    .ce1(fixed_buffer_14_V_ce1),
    .we1(fixed_buffer_14_V_we1),
    .d1(fixed_buffer_14_V_d1),
    .q1(fixed_buffer_14_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_15_V_address0),
    .ce0(fixed_buffer_15_V_ce0),
    .we0(fixed_buffer_15_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_15_V_q0),
    .address1(fixed_buffer_15_V_address1),
    .ce1(fixed_buffer_15_V_ce1),
    .we1(fixed_buffer_15_V_we1),
    .d1(fixed_buffer_15_V_d1),
    .q1(fixed_buffer_15_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_16_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_16_V_address0),
    .ce0(fixed_buffer_16_V_ce0),
    .we0(fixed_buffer_16_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_16_V_q0),
    .address1(fixed_buffer_16_V_address1),
    .ce1(fixed_buffer_16_V_ce1),
    .we1(fixed_buffer_16_V_we1),
    .d1(fixed_buffer_16_V_d1),
    .q1(fixed_buffer_16_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_17_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_17_V_address0),
    .ce0(fixed_buffer_17_V_ce0),
    .we0(fixed_buffer_17_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_17_V_q0),
    .address1(fixed_buffer_17_V_address1),
    .ce1(fixed_buffer_17_V_ce1),
    .we1(fixed_buffer_17_V_we1),
    .d1(fixed_buffer_17_V_d1),
    .q1(fixed_buffer_17_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_18_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_18_V_address0),
    .ce0(fixed_buffer_18_V_ce0),
    .we0(fixed_buffer_18_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_18_V_q0),
    .address1(fixed_buffer_18_V_address1),
    .ce1(fixed_buffer_18_V_ce1),
    .we1(fixed_buffer_18_V_we1),
    .d1(fixed_buffer_18_V_d1),
    .q1(fixed_buffer_18_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_19_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_19_V_address0),
    .ce0(fixed_buffer_19_V_ce0),
    .we0(fixed_buffer_19_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_19_V_q0),
    .address1(fixed_buffer_19_V_address1),
    .ce1(fixed_buffer_19_V_ce1),
    .we1(fixed_buffer_19_V_we1),
    .d1(fixed_buffer_19_V_d1),
    .q1(fixed_buffer_19_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_20_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_20_V_address0),
    .ce0(fixed_buffer_20_V_ce0),
    .we0(fixed_buffer_20_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_20_V_q0),
    .address1(fixed_buffer_20_V_address1),
    .ce1(fixed_buffer_20_V_ce1),
    .we1(fixed_buffer_20_V_we1),
    .d1(fixed_buffer_20_V_d1),
    .q1(fixed_buffer_20_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_21_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_21_V_address0),
    .ce0(fixed_buffer_21_V_ce0),
    .we0(fixed_buffer_21_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_21_V_q0),
    .address1(fixed_buffer_21_V_address1),
    .ce1(fixed_buffer_21_V_ce1),
    .we1(fixed_buffer_21_V_we1),
    .d1(fixed_buffer_21_V_d1),
    .q1(fixed_buffer_21_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_22_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_22_V_address0),
    .ce0(fixed_buffer_22_V_ce0),
    .we0(fixed_buffer_22_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_22_V_q0),
    .address1(fixed_buffer_22_V_address1),
    .ce1(fixed_buffer_22_V_ce1),
    .we1(fixed_buffer_22_V_we1),
    .d1(fixed_buffer_22_V_d1),
    .q1(fixed_buffer_22_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_23_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_23_V_address0),
    .ce0(fixed_buffer_23_V_ce0),
    .we0(fixed_buffer_23_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_23_V_q0),
    .address1(fixed_buffer_23_V_address1),
    .ce1(fixed_buffer_23_V_ce1),
    .we1(fixed_buffer_23_V_we1),
    .d1(fixed_buffer_23_V_d1),
    .q1(fixed_buffer_23_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_24_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_24_V_address0),
    .ce0(fixed_buffer_24_V_ce0),
    .we0(fixed_buffer_24_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_24_V_q0),
    .address1(fixed_buffer_24_V_address1),
    .ce1(fixed_buffer_24_V_ce1),
    .we1(fixed_buffer_24_V_we1),
    .d1(fixed_buffer_24_V_d1),
    .q1(fixed_buffer_24_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_25_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_25_V_address0),
    .ce0(fixed_buffer_25_V_ce0),
    .we0(fixed_buffer_25_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_25_V_q0),
    .address1(fixed_buffer_25_V_address1),
    .ce1(fixed_buffer_25_V_ce1),
    .we1(fixed_buffer_25_V_we1),
    .d1(fixed_buffer_25_V_d1),
    .q1(fixed_buffer_25_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_26_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_26_V_address0),
    .ce0(fixed_buffer_26_V_ce0),
    .we0(fixed_buffer_26_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_26_V_q0),
    .address1(fixed_buffer_26_V_address1),
    .ce1(fixed_buffer_26_V_ce1),
    .we1(fixed_buffer_26_V_we1),
    .d1(fixed_buffer_26_V_d1),
    .q1(fixed_buffer_26_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_27_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_27_V_address0),
    .ce0(fixed_buffer_27_V_ce0),
    .we0(fixed_buffer_27_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_27_V_q0),
    .address1(fixed_buffer_27_V_address1),
    .ce1(fixed_buffer_27_V_ce1),
    .we1(fixed_buffer_27_V_we1),
    .d1(fixed_buffer_27_V_d1),
    .q1(fixed_buffer_27_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_28_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_28_V_address0),
    .ce0(fixed_buffer_28_V_ce0),
    .we0(fixed_buffer_28_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_28_V_q0),
    .address1(fixed_buffer_28_V_address1),
    .ce1(fixed_buffer_28_V_ce1),
    .we1(fixed_buffer_28_V_we1),
    .d1(fixed_buffer_28_V_d1),
    .q1(fixed_buffer_28_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_29_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_29_V_address0),
    .ce0(fixed_buffer_29_V_ce0),
    .we0(fixed_buffer_29_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_29_V_q0),
    .address1(fixed_buffer_29_V_address1),
    .ce1(fixed_buffer_29_V_ce1),
    .we1(fixed_buffer_29_V_we1),
    .d1(fixed_buffer_29_V_d1),
    .q1(fixed_buffer_29_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_30_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_30_V_address0),
    .ce0(fixed_buffer_30_V_ce0),
    .we0(fixed_buffer_30_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_30_V_q0),
    .address1(fixed_buffer_30_V_address1),
    .ce1(fixed_buffer_30_V_ce1),
    .we1(fixed_buffer_30_V_we1),
    .d1(fixed_buffer_30_V_d1),
    .q1(fixed_buffer_30_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_31_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_31_V_address0),
    .ce0(fixed_buffer_31_V_ce0),
    .we0(fixed_buffer_31_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_31_V_q0),
    .address1(fixed_buffer_31_V_address1),
    .ce1(fixed_buffer_31_V_ce1),
    .we1(fixed_buffer_31_V_we1),
    .d1(fixed_buffer_31_V_d1),
    .q1(fixed_buffer_31_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_32_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_32_V_address0),
    .ce0(fixed_buffer_32_V_ce0),
    .we0(fixed_buffer_32_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_32_V_q0),
    .address1(fixed_buffer_32_V_address1),
    .ce1(fixed_buffer_32_V_ce1),
    .we1(fixed_buffer_32_V_we1),
    .d1(fixed_buffer_32_V_d1),
    .q1(fixed_buffer_32_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_33_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_33_V_address0),
    .ce0(fixed_buffer_33_V_ce0),
    .we0(fixed_buffer_33_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_33_V_q0),
    .address1(fixed_buffer_33_V_address1),
    .ce1(fixed_buffer_33_V_ce1),
    .we1(fixed_buffer_33_V_we1),
    .d1(fixed_buffer_33_V_d1),
    .q1(fixed_buffer_33_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_34_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_34_V_address0),
    .ce0(fixed_buffer_34_V_ce0),
    .we0(fixed_buffer_34_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_34_V_q0),
    .address1(fixed_buffer_34_V_address1),
    .ce1(fixed_buffer_34_V_ce1),
    .we1(fixed_buffer_34_V_we1),
    .d1(fixed_buffer_34_V_d1),
    .q1(fixed_buffer_34_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_35_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_35_V_address0),
    .ce0(fixed_buffer_35_V_ce0),
    .we0(fixed_buffer_35_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_35_V_q0),
    .address1(fixed_buffer_35_V_address1),
    .ce1(fixed_buffer_35_V_ce1),
    .we1(fixed_buffer_35_V_we1),
    .d1(fixed_buffer_35_V_d1),
    .q1(fixed_buffer_35_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_36_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_36_V_address0),
    .ce0(fixed_buffer_36_V_ce0),
    .we0(fixed_buffer_36_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_36_V_q0),
    .address1(fixed_buffer_36_V_address1),
    .ce1(fixed_buffer_36_V_ce1),
    .we1(fixed_buffer_36_V_we1),
    .d1(fixed_buffer_36_V_d1),
    .q1(fixed_buffer_36_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_37_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_37_V_address0),
    .ce0(fixed_buffer_37_V_ce0),
    .we0(fixed_buffer_37_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_37_V_q0),
    .address1(fixed_buffer_37_V_address1),
    .ce1(fixed_buffer_37_V_ce1),
    .we1(fixed_buffer_37_V_we1),
    .d1(fixed_buffer_37_V_d1),
    .q1(fixed_buffer_37_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_38_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_38_V_address0),
    .ce0(fixed_buffer_38_V_ce0),
    .we0(fixed_buffer_38_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_38_V_q0),
    .address1(fixed_buffer_38_V_address1),
    .ce1(fixed_buffer_38_V_ce1),
    .we1(fixed_buffer_38_V_we1),
    .d1(fixed_buffer_38_V_d1),
    .q1(fixed_buffer_38_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_39_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_39_V_address0),
    .ce0(fixed_buffer_39_V_ce0),
    .we0(fixed_buffer_39_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_39_V_q0),
    .address1(fixed_buffer_39_V_address1),
    .ce1(fixed_buffer_39_V_ce1),
    .we1(fixed_buffer_39_V_we1),
    .d1(fixed_buffer_39_V_d1),
    .q1(fixed_buffer_39_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_40_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_40_V_address0),
    .ce0(fixed_buffer_40_V_ce0),
    .we0(fixed_buffer_40_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_40_V_q0),
    .address1(fixed_buffer_40_V_address1),
    .ce1(fixed_buffer_40_V_ce1),
    .we1(fixed_buffer_40_V_we1),
    .d1(fixed_buffer_40_V_d1),
    .q1(fixed_buffer_40_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_41_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_41_V_address0),
    .ce0(fixed_buffer_41_V_ce0),
    .we0(fixed_buffer_41_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_41_V_q0),
    .address1(fixed_buffer_41_V_address1),
    .ce1(fixed_buffer_41_V_ce1),
    .we1(fixed_buffer_41_V_we1),
    .d1(fixed_buffer_41_V_d1),
    .q1(fixed_buffer_41_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_42_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_42_V_address0),
    .ce0(fixed_buffer_42_V_ce0),
    .we0(fixed_buffer_42_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_42_V_q0),
    .address1(fixed_buffer_42_V_address1),
    .ce1(fixed_buffer_42_V_ce1),
    .we1(fixed_buffer_42_V_we1),
    .d1(fixed_buffer_42_V_d1),
    .q1(fixed_buffer_42_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_43_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_43_V_address0),
    .ce0(fixed_buffer_43_V_ce0),
    .we0(fixed_buffer_43_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_43_V_q0),
    .address1(fixed_buffer_43_V_address1),
    .ce1(fixed_buffer_43_V_ce1),
    .we1(fixed_buffer_43_V_we1),
    .d1(fixed_buffer_43_V_d1),
    .q1(fixed_buffer_43_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_44_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_44_V_address0),
    .ce0(fixed_buffer_44_V_ce0),
    .we0(fixed_buffer_44_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_44_V_q0),
    .address1(fixed_buffer_44_V_address1),
    .ce1(fixed_buffer_44_V_ce1),
    .we1(fixed_buffer_44_V_we1),
    .d1(fixed_buffer_44_V_d1),
    .q1(fixed_buffer_44_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_45_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_45_V_address0),
    .ce0(fixed_buffer_45_V_ce0),
    .we0(fixed_buffer_45_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_45_V_q0),
    .address1(fixed_buffer_45_V_address1),
    .ce1(fixed_buffer_45_V_ce1),
    .we1(fixed_buffer_45_V_we1),
    .d1(fixed_buffer_45_V_d1),
    .q1(fixed_buffer_45_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_46_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_46_V_address0),
    .ce0(fixed_buffer_46_V_ce0),
    .we0(fixed_buffer_46_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_46_V_q0),
    .address1(fixed_buffer_46_V_address1),
    .ce1(fixed_buffer_46_V_ce1),
    .we1(fixed_buffer_46_V_we1),
    .d1(fixed_buffer_46_V_d1),
    .q1(fixed_buffer_46_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_47_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_47_V_address0),
    .ce0(fixed_buffer_47_V_ce0),
    .we0(fixed_buffer_47_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_47_V_q0),
    .address1(fixed_buffer_47_V_address1),
    .ce1(fixed_buffer_47_V_ce1),
    .we1(fixed_buffer_47_V_we1),
    .d1(fixed_buffer_47_V_d1),
    .q1(fixed_buffer_47_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_48_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_48_V_address0),
    .ce0(fixed_buffer_48_V_ce0),
    .we0(fixed_buffer_48_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_48_V_q0),
    .address1(fixed_buffer_48_V_address1),
    .ce1(fixed_buffer_48_V_ce1),
    .we1(fixed_buffer_48_V_we1),
    .d1(fixed_buffer_48_V_d1),
    .q1(fixed_buffer_48_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_49_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_49_V_address0),
    .ce0(fixed_buffer_49_V_ce0),
    .we0(fixed_buffer_49_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_49_V_q0),
    .address1(fixed_buffer_49_V_address1),
    .ce1(fixed_buffer_49_V_ce1),
    .we1(fixed_buffer_49_V_we1),
    .d1(fixed_buffer_49_V_d1),
    .q1(fixed_buffer_49_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_50_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_50_V_address0),
    .ce0(fixed_buffer_50_V_ce0),
    .we0(fixed_buffer_50_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_50_V_q0),
    .address1(fixed_buffer_50_V_address1),
    .ce1(fixed_buffer_50_V_ce1),
    .we1(fixed_buffer_50_V_we1),
    .d1(fixed_buffer_50_V_d1),
    .q1(fixed_buffer_50_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_51_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_51_V_address0),
    .ce0(fixed_buffer_51_V_ce0),
    .we0(fixed_buffer_51_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_51_V_q0),
    .address1(fixed_buffer_51_V_address1),
    .ce1(fixed_buffer_51_V_ce1),
    .we1(fixed_buffer_51_V_we1),
    .d1(fixed_buffer_51_V_d1),
    .q1(fixed_buffer_51_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_52_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_52_V_address0),
    .ce0(fixed_buffer_52_V_ce0),
    .we0(fixed_buffer_52_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_52_V_q0),
    .address1(fixed_buffer_52_V_address1),
    .ce1(fixed_buffer_52_V_ce1),
    .we1(fixed_buffer_52_V_we1),
    .d1(fixed_buffer_52_V_d1),
    .q1(fixed_buffer_52_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_53_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_53_V_address0),
    .ce0(fixed_buffer_53_V_ce0),
    .we0(fixed_buffer_53_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_53_V_q0),
    .address1(fixed_buffer_53_V_address1),
    .ce1(fixed_buffer_53_V_ce1),
    .we1(fixed_buffer_53_V_we1),
    .d1(fixed_buffer_53_V_d1),
    .q1(fixed_buffer_53_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_54_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_54_V_address0),
    .ce0(fixed_buffer_54_V_ce0),
    .we0(fixed_buffer_54_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_54_V_q0),
    .address1(fixed_buffer_54_V_address1),
    .ce1(fixed_buffer_54_V_ce1),
    .we1(fixed_buffer_54_V_we1),
    .d1(fixed_buffer_54_V_d1),
    .q1(fixed_buffer_54_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_55_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_55_V_address0),
    .ce0(fixed_buffer_55_V_ce0),
    .we0(fixed_buffer_55_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_55_V_q0),
    .address1(fixed_buffer_55_V_address1),
    .ce1(fixed_buffer_55_V_ce1),
    .we1(fixed_buffer_55_V_we1),
    .d1(fixed_buffer_55_V_d1),
    .q1(fixed_buffer_55_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_56_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_56_V_address0),
    .ce0(fixed_buffer_56_V_ce0),
    .we0(fixed_buffer_56_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_56_V_q0),
    .address1(fixed_buffer_56_V_address1),
    .ce1(fixed_buffer_56_V_ce1),
    .we1(fixed_buffer_56_V_we1),
    .d1(fixed_buffer_56_V_d1),
    .q1(fixed_buffer_56_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_57_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_57_V_address0),
    .ce0(fixed_buffer_57_V_ce0),
    .we0(fixed_buffer_57_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_57_V_q0),
    .address1(fixed_buffer_57_V_address1),
    .ce1(fixed_buffer_57_V_ce1),
    .we1(fixed_buffer_57_V_we1),
    .d1(fixed_buffer_57_V_d1),
    .q1(fixed_buffer_57_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_58_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_58_V_address0),
    .ce0(fixed_buffer_58_V_ce0),
    .we0(fixed_buffer_58_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_58_V_q0),
    .address1(fixed_buffer_58_V_address1),
    .ce1(fixed_buffer_58_V_ce1),
    .we1(fixed_buffer_58_V_we1),
    .d1(fixed_buffer_58_V_d1),
    .q1(fixed_buffer_58_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_59_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_59_V_address0),
    .ce0(fixed_buffer_59_V_ce0),
    .we0(fixed_buffer_59_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_59_V_q0),
    .address1(fixed_buffer_59_V_address1),
    .ce1(fixed_buffer_59_V_ce1),
    .we1(fixed_buffer_59_V_we1),
    .d1(fixed_buffer_59_V_d1),
    .q1(fixed_buffer_59_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_60_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_60_V_address0),
    .ce0(fixed_buffer_60_V_ce0),
    .we0(fixed_buffer_60_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_60_V_q0),
    .address1(fixed_buffer_60_V_address1),
    .ce1(fixed_buffer_60_V_ce1),
    .we1(fixed_buffer_60_V_we1),
    .d1(fixed_buffer_60_V_d1),
    .q1(fixed_buffer_60_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_61_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_61_V_address0),
    .ce0(fixed_buffer_61_V_ce0),
    .we0(fixed_buffer_61_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_61_V_q0),
    .address1(fixed_buffer_61_V_address1),
    .ce1(fixed_buffer_61_V_ce1),
    .we1(fixed_buffer_61_V_we1),
    .d1(fixed_buffer_61_V_d1),
    .q1(fixed_buffer_61_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_62_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_62_V_address0),
    .ce0(fixed_buffer_62_V_ce0),
    .we0(fixed_buffer_62_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_62_V_q0),
    .address1(fixed_buffer_62_V_address1),
    .ce1(fixed_buffer_62_V_ce1),
    .we1(fixed_buffer_62_V_we1),
    .d1(fixed_buffer_62_V_d1),
    .q1(fixed_buffer_62_V_q1)
);

a0_bin_conv_fixed_bucud #(
    .DataWidth( 12 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
fixed_buffer_63_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fixed_buffer_63_V_address0),
    .ce0(fixed_buffer_63_V_ce0),
    .we0(fixed_buffer_63_V_we0),
    .d0(12'd0),
    .q0(fixed_buffer_63_V_q0),
    .address1(fixed_buffer_63_V_address1),
    .ce1(fixed_buffer_63_V_ce1),
    .we1(fixed_buffer_63_V_we1),
    .d1(fixed_buffer_63_V_d1),
    .q1(fixed_buffer_63_V_q1)
);

a0_conv_word grp_conv_word_fu_18836(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .line_buffer_m_0_0_s(2'd0),
    .line_buffer_m_0_0_10(line_buffer_0_0_0_1_fu_1914),
    .line_buffer_m_0_0_11(line_buffer_0_0_0_2_s_fu_1918),
    .line_buffer_m_0_0_12(line_buffer_0_0_0_3_fu_1922),
    .line_buffer_m_0_0_13(line_buffer_0_0_0_4_s_fu_1926),
    .line_buffer_m_0_0_14(line_buffer_0_0_0_5_fu_1930),
    .line_buffer_m_0_0_15(line_buffer_0_0_0_6_s_fu_1934),
    .line_buffer_m_0_0_16(line_buffer_0_0_0_7_fu_1938),
    .line_buffer_m_0_0_17(line_buffer_0_0_0_8_s_fu_1942),
    .line_buffer_m_0_0_18(line_buffer_0_0_0_9_s_fu_1946),
    .line_buffer_m_0_1_s(old_word_buffer_0_0_18_fu_1954),
    .line_buffer_m_0_1_9(old_word_buffer_0_0_19_fu_1958),
    .line_buffer_m_0_1_10(old_word_buffer_0_0_20_fu_1962),
    .line_buffer_m_0_1_11(old_word_buffer_0_0_21_fu_1966),
    .line_buffer_m_0_1_12(old_word_buffer_0_0_22_fu_1970),
    .line_buffer_m_0_1_13(old_word_buffer_0_0_23_fu_1974),
    .line_buffer_m_0_1_14(old_word_buffer_0_0_24_fu_1978),
    .line_buffer_m_0_1_15(old_word_buffer_0_0_25_fu_1982),
    .line_buffer_m_0_1_16(line_buffer_0_0_1_9_s_fu_1986),
    .line_buffer_m_0_2_s(line_buffer_0_0_2_1_reg_6389),
    .line_buffer_m_0_2_9(line_buffer_0_0_2_2_reg_6365),
    .line_buffer_m_0_2_10(line_buffer_0_0_2_3_reg_6341),
    .line_buffer_m_0_2_11(line_buffer_0_0_2_4_reg_6317),
    .line_buffer_m_0_2_12(line_buffer_0_0_2_5_reg_6293),
    .line_buffer_m_0_2_13(line_buffer_0_0_2_6_reg_6269),
    .line_buffer_m_0_2_14(line_buffer_0_0_2_7_reg_6245),
    .line_buffer_m_0_2_15(line_buffer_0_0_2_8_reg_6221),
    .line_buffer_m_0_2_16(line_buffer_0_0_2_9_reg_6413),
    .line_buffer_m_1_0_s(line_buffer_0_1_0_fu_1994),
    .line_buffer_m_1_0_10(old_word_buffer_0_0_26_fu_1998),
    .line_buffer_m_1_0_11(old_word_buffer_0_0_27_fu_2002),
    .line_buffer_m_1_0_12(old_word_buffer_0_0_28_fu_2006),
    .line_buffer_m_1_0_13(old_word_buffer_0_0_29_fu_2010),
    .line_buffer_m_1_0_14(old_word_buffer_0_0_30_fu_2014),
    .line_buffer_m_1_0_15(old_word_buffer_0_0_31_fu_2018),
    .line_buffer_m_1_0_16(old_word_buffer_0_0_32_fu_2022),
    .line_buffer_m_1_0_17(old_word_buffer_0_0_33_fu_2026),
    .line_buffer_m_1_0_18(old_word_buffer_0_6_20_fu_2030),
    .line_buffer_m_1_1_s(line_buffer_0_1_1_0_s_fu_2034),
    .line_buffer_m_1_1_10(old_word_buffer_0_1_20_fu_2038),
    .line_buffer_m_1_1_11(old_word_buffer_0_1_21_fu_2042),
    .line_buffer_m_1_1_12(old_word_buffer_0_1_22_fu_2046),
    .line_buffer_m_1_1_13(old_word_buffer_0_1_23_fu_2050),
    .line_buffer_m_1_1_14(old_word_buffer_0_1_24_fu_2054),
    .line_buffer_m_1_1_15(old_word_buffer_0_1_25_fu_2058),
    .line_buffer_m_1_1_16(old_word_buffer_0_1_26_fu_2062),
    .line_buffer_m_1_1_17(old_word_buffer_0_1_27_fu_2066),
    .line_buffer_m_1_1_18(line_buffer_0_1_1_9_s_fu_2070),
    .line_buffer_m_1_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_reg_10159),
    .line_buffer_m_1_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_1_1_reg_10133),
    .line_buffer_m_1_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_2_reg_10107),
    .line_buffer_m_1_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_3_1_reg_10081),
    .line_buffer_m_1_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_4_reg_10055),
    .line_buffer_m_1_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_5_1_reg_10029),
    .line_buffer_m_1_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_6_reg_10003),
    .line_buffer_m_1_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_7_1_reg_9977),
    .line_buffer_m_1_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_8_reg_9951),
    .line_buffer_m_1_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183),
    .line_buffer_m_2_0_s(line_buffer_0_2_0_fu_2078),
    .line_buffer_m_2_0_10(line_buffer_0_2_0_1_fu_2082),
    .line_buffer_m_2_0_11(old_word_buffer_0_7_18_fu_2086),
    .line_buffer_m_2_0_12(line_buffer_0_2_0_3_fu_2090),
    .line_buffer_m_2_0_13(old_word_buffer_0_7_19_fu_2094),
    .line_buffer_m_2_0_14(line_buffer_0_2_0_5_fu_2098),
    .line_buffer_m_2_0_15(old_word_buffer_0_7_20_fu_2102),
    .line_buffer_m_2_0_16(line_buffer_0_2_0_7_fu_2106),
    .line_buffer_m_2_0_17(old_word_buffer_0_7_21_fu_2110),
    .line_buffer_m_2_0_18(old_word_buffer_0_6_21_fu_2114),
    .line_buffer_m_2_1_s(line_buffer_0_2_1_0_s_fu_2118),
    .line_buffer_m_2_1_10(old_word_buffer_0_2_21_fu_2122),
    .line_buffer_m_2_1_11(old_word_buffer_0_2_22_fu_2126),
    .line_buffer_m_2_1_12(old_word_buffer_0_2_23_fu_2130),
    .line_buffer_m_2_1_13(old_word_buffer_0_2_24_fu_2134),
    .line_buffer_m_2_1_14(old_word_buffer_0_2_25_fu_2138),
    .line_buffer_m_2_1_15(old_word_buffer_0_2_26_fu_2142),
    .line_buffer_m_2_1_16(old_word_buffer_0_2_27_fu_2146),
    .line_buffer_m_2_1_17(old_word_buffer_0_2_28_fu_2150),
    .line_buffer_m_2_1_18(line_buffer_0_2_1_9_s_fu_2154),
    .line_buffer_m_2_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_reg_10451),
    .line_buffer_m_2_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_1_1_reg_10421),
    .line_buffer_m_2_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_2_reg_10391),
    .line_buffer_m_2_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_3_1_reg_10361),
    .line_buffer_m_2_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_4_reg_10331),
    .line_buffer_m_2_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_5_1_reg_10301),
    .line_buffer_m_2_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_6_reg_10271),
    .line_buffer_m_2_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_7_1_reg_10241),
    .line_buffer_m_2_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_8_reg_10211),
    .line_buffer_m_2_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477),
    .line_buffer_m_3_0_s(line_buffer_0_3_0_fu_2162),
    .line_buffer_m_3_0_10(line_buffer_0_3_0_1_fu_2166),
    .line_buffer_m_3_0_11(old_word_buffer_0_7_23_fu_2170),
    .line_buffer_m_3_0_12(line_buffer_0_3_0_3_fu_2174),
    .line_buffer_m_3_0_13(old_word_buffer_0_7_24_fu_2178),
    .line_buffer_m_3_0_14(line_buffer_0_3_0_5_fu_2182),
    .line_buffer_m_3_0_15(old_word_buffer_0_7_25_fu_2186),
    .line_buffer_m_3_0_16(line_buffer_0_3_0_7_fu_2190),
    .line_buffer_m_3_0_17(old_word_buffer_0_7_22_fu_2158),
    .line_buffer_m_3_0_18(old_word_buffer_0_2_20_fu_2074),
    .line_buffer_m_3_1_s(line_buffer_0_3_1_0_s_fu_1990),
    .line_buffer_m_3_1_10(old_word_buffer_0_3_20_fu_1950),
    .line_buffer_m_3_1_11(old_word_buffer_0_3_21_fu_2194),
    .line_buffer_m_3_1_12(old_word_buffer_0_3_22_fu_2198),
    .line_buffer_m_3_1_13(old_word_buffer_0_3_23_fu_2202),
    .line_buffer_m_3_1_14(old_word_buffer_0_3_24_fu_2206),
    .line_buffer_m_3_1_15(old_word_buffer_0_3_25_fu_2210),
    .line_buffer_m_3_1_16(old_word_buffer_0_3_26_fu_2214),
    .line_buffer_m_3_1_17(old_word_buffer_0_3_27_fu_2218),
    .line_buffer_m_3_1_18(line_buffer_0_3_1_9_s_fu_2222),
    .line_buffer_m_3_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_reg_10755),
    .line_buffer_m_3_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_1_1_reg_10724),
    .line_buffer_m_3_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_2_reg_10693),
    .line_buffer_m_3_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_3_1_reg_10662),
    .line_buffer_m_3_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_4_reg_10631),
    .line_buffer_m_3_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_5_1_reg_10600),
    .line_buffer_m_3_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_6_reg_10569),
    .line_buffer_m_3_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_7_1_reg_10538),
    .line_buffer_m_3_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_8_reg_10507),
    .line_buffer_m_3_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781),
    .line_buffer_m_4_0_s(line_buffer_0_4_0_fu_2226),
    .line_buffer_m_4_0_10(line_buffer_0_4_0_1_fu_2230),
    .line_buffer_m_4_0_11(old_word_buffer_0_7_26_fu_2234),
    .line_buffer_m_4_0_12(line_buffer_0_4_0_3_fu_2238),
    .line_buffer_m_4_0_13(old_word_buffer_0_7_27_fu_2242),
    .line_buffer_m_4_0_14(line_buffer_0_4_0_5_fu_2246),
    .line_buffer_m_4_0_15(old_word_buffer_0_7_28_fu_2250),
    .line_buffer_m_4_0_16(line_buffer_0_4_0_7_fu_2254),
    .line_buffer_m_4_0_17(old_word_buffer_0_7_29_fu_2258),
    .line_buffer_m_4_0_18(old_word_buffer_0_3_28_fu_2262),
    .line_buffer_m_4_1_s(line_buffer_0_4_1_0_s_fu_2266),
    .line_buffer_m_4_1_10(old_word_buffer_0_4_20_fu_2270),
    .line_buffer_m_4_1_11(old_word_buffer_0_4_21_fu_2274),
    .line_buffer_m_4_1_12(old_word_buffer_0_4_22_fu_2278),
    .line_buffer_m_4_1_13(old_word_buffer_0_4_23_fu_2282),
    .line_buffer_m_4_1_14(old_word_buffer_0_4_24_fu_2286),
    .line_buffer_m_4_1_15(old_word_buffer_0_4_25_fu_2290),
    .line_buffer_m_4_1_16(old_word_buffer_0_4_26_fu_2294),
    .line_buffer_m_4_1_17(old_word_buffer_0_4_27_fu_2298),
    .line_buffer_m_4_1_18(line_buffer_0_4_1_9_s_fu_2302),
    .line_buffer_m_4_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_reg_11067),
    .line_buffer_m_4_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_1_1_reg_11035),
    .line_buffer_m_4_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_2_reg_11003),
    .line_buffer_m_4_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_3_1_reg_10971),
    .line_buffer_m_4_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_4_reg_10939),
    .line_buffer_m_4_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_5_1_reg_10907),
    .line_buffer_m_4_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_6_reg_10875),
    .line_buffer_m_4_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_7_1_reg_10843),
    .line_buffer_m_4_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_8_reg_10811),
    .line_buffer_m_4_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093),
    .line_buffer_m_5_0_s(line_buffer_0_5_0_fu_2306),
    .line_buffer_m_5_0_10(line_buffer_0_5_0_1_fu_2310),
    .line_buffer_m_5_0_11(old_word_buffer_0_7_30_fu_2314),
    .line_buffer_m_5_0_12(line_buffer_0_5_0_3_fu_2318),
    .line_buffer_m_5_0_13(old_word_buffer_0_7_31_fu_2322),
    .line_buffer_m_5_0_14(line_buffer_0_5_0_5_fu_2326),
    .line_buffer_m_5_0_15(old_word_buffer_0_7_32_fu_2330),
    .line_buffer_m_5_0_16(line_buffer_0_5_0_7_fu_2334),
    .line_buffer_m_5_0_17(old_word_buffer_0_7_33_fu_2338),
    .line_buffer_m_5_0_18(old_word_buffer_0_4_28_fu_2342),
    .line_buffer_m_5_1_s(line_buffer_0_5_1_0_s_fu_2346),
    .line_buffer_m_5_1_10(old_word_buffer_0_5_20_fu_2350),
    .line_buffer_m_5_1_11(old_word_buffer_0_5_21_fu_2354),
    .line_buffer_m_5_1_12(old_word_buffer_0_5_22_fu_2358),
    .line_buffer_m_5_1_13(old_word_buffer_0_5_23_fu_2362),
    .line_buffer_m_5_1_14(old_word_buffer_0_5_24_fu_2366),
    .line_buffer_m_5_1_15(old_word_buffer_0_5_25_fu_2370),
    .line_buffer_m_5_1_16(old_word_buffer_0_5_26_fu_2374),
    .line_buffer_m_5_1_17(old_word_buffer_0_5_27_fu_2378),
    .line_buffer_m_5_1_18(line_buffer_0_5_1_9_s_fu_2382),
    .line_buffer_m_5_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_reg_11371),
    .line_buffer_m_5_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_1_1_reg_11340),
    .line_buffer_m_5_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_2_reg_11309),
    .line_buffer_m_5_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_3_1_reg_11278),
    .line_buffer_m_5_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_4_reg_11247),
    .line_buffer_m_5_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_5_1_reg_11216),
    .line_buffer_m_5_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_6_reg_11185),
    .line_buffer_m_5_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_7_1_reg_11154),
    .line_buffer_m_5_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_8_reg_11123),
    .line_buffer_m_5_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395),
    .line_buffer_m_6_0_s(line_buffer_0_6_0_fu_2386),
    .line_buffer_m_6_0_10(line_buffer_0_6_0_1_fu_2390),
    .line_buffer_m_6_0_11(line_buffer_0_6_0_2_fu_2394),
    .line_buffer_m_6_0_12(line_buffer_0_6_0_3_fu_2398),
    .line_buffer_m_6_0_13(line_buffer_0_6_0_4_fu_2402),
    .line_buffer_m_6_0_14(line_buffer_0_6_0_5_fu_2406),
    .line_buffer_m_6_0_15(line_buffer_0_6_0_6_fu_2410),
    .line_buffer_m_6_0_16(line_buffer_0_6_0_7_fu_2414),
    .line_buffer_m_6_0_17(line_buffer_0_6_0_8_fu_2418),
    .line_buffer_m_6_0_18(old_word_buffer_0_5_28_fu_2422),
    .line_buffer_m_6_1_s(line_buffer_0_6_1_0_s_fu_2426),
    .line_buffer_m_6_1_10(old_word_buffer_0_6_22_fu_2430),
    .line_buffer_m_6_1_11(old_word_buffer_0_6_23_fu_2434),
    .line_buffer_m_6_1_12(old_word_buffer_0_6_24_fu_2438),
    .line_buffer_m_6_1_13(old_word_buffer_0_6_25_fu_2442),
    .line_buffer_m_6_1_14(old_word_buffer_0_6_26_fu_2446),
    .line_buffer_m_6_1_15(old_word_buffer_0_6_27_fu_2450),
    .line_buffer_m_6_1_16(old_word_buffer_0_6_28_fu_2454),
    .line_buffer_m_6_1_17(old_word_buffer_0_6_29_fu_2458),
    .line_buffer_m_6_1_18(line_buffer_0_6_1_9_s_fu_2462),
    .line_buffer_m_6_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_reg_11614),
    .line_buffer_m_6_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_1_1_reg_11638),
    .line_buffer_m_6_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_2_reg_11670),
    .line_buffer_m_6_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_3_1_reg_11582),
    .line_buffer_m_6_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_4_reg_11550),
    .line_buffer_m_6_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_5_1_reg_11518),
    .line_buffer_m_6_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_6_reg_11486),
    .line_buffer_m_6_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_7_1_reg_11454),
    .line_buffer_m_6_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_8_reg_11422),
    .line_buffer_m_6_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702),
    .line_buffer_m_7_0_s(line_buffer_0_7_0_fu_2470),
    .line_buffer_m_7_0_10(line_buffer_0_7_0_1_fu_2474),
    .line_buffer_m_7_0_11(line_buffer_0_7_0_2_fu_2478),
    .line_buffer_m_7_0_12(line_buffer_0_7_0_3_fu_2482),
    .line_buffer_m_7_0_13(line_buffer_0_7_0_4_fu_2486),
    .line_buffer_m_7_0_14(line_buffer_0_7_0_5_fu_2490),
    .line_buffer_m_7_0_15(line_buffer_0_7_0_6_fu_2494),
    .line_buffer_m_7_0_16(line_buffer_0_7_0_7_fu_2498),
    .line_buffer_m_7_0_17(line_buffer_0_7_0_8_fu_2502),
    .line_buffer_m_7_0_18(old_word_buffer_0_6_30_fu_2506),
    .line_buffer_m_7_1_s(line_buffer_0_7_1_0_s_fu_2510),
    .line_buffer_m_7_1_9(old_word_buffer_0_7_34_fu_2514),
    .line_buffer_m_7_1_10(old_word_buffer_0_7_35_fu_2518),
    .line_buffer_m_7_1_11(old_word_buffer_0_7_36_fu_2522),
    .line_buffer_m_7_1_12(old_word_buffer_0_7_37_fu_2526),
    .line_buffer_m_7_1_13(old_word_buffer_0_7_38_fu_2530),
    .line_buffer_m_7_1_14(old_word_buffer_0_7_39_fu_2534),
    .line_buffer_m_7_1_15(old_word_buffer_0_7_40_fu_2538),
    .line_buffer_m_7_1_16(old_word_buffer_0_7_41_fu_2542),
    .line_buffer_m_7_2_s(line_buffer_0_7_2_reg_57500),
    .line_buffer_m_7_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_1_reg_11729),
    .line_buffer_m_7_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_2_reg_11741),
    .line_buffer_m_7_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_3_reg_11753),
    .line_buffer_m_7_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_4_reg_11765),
    .line_buffer_m_7_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_5_reg_11777),
    .line_buffer_m_7_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_6_reg_11789),
    .line_buffer_m_7_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_7_reg_11801),
    .line_buffer_m_7_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_8_reg_11813),
    .line_buffer_m_7_2_18(line_buffer_0_7_2_9_reg_57505),
    .conv_params_m_0_0_s(conv_params_0_0_0_fu_3210),
    .conv_params_m_0_1_s(conv_params_0_0_1_fu_3214),
    .conv_params_m_0_2_s(conv_params_0_0_2_fu_3218),
    .conv_params_m_1_0_s(conv_params_0_1_0_fu_3222),
    .conv_params_m_1_1_s(conv_params_0_1_1_fu_3226),
    .conv_params_m_1_2_s(conv_params_0_1_2_fu_3230),
    .conv_params_m_2_0_s(conv_params_0_2_0_fu_3234),
    .conv_params_m_2_1_s(conv_params_0_2_1_fu_3238),
    .conv_params_m_2_2_s(conv_params_0_2_2_fu_3242),
    .ap_return_0(grp_conv_word_fu_18836_ap_return_0),
    .ap_return_1(grp_conv_word_fu_18836_ap_return_1),
    .ap_return_2(grp_conv_word_fu_18836_ap_return_2),
    .ap_return_3(grp_conv_word_fu_18836_ap_return_3),
    .ap_return_4(grp_conv_word_fu_18836_ap_return_4),
    .ap_return_5(grp_conv_word_fu_18836_ap_return_5),
    .ap_return_6(grp_conv_word_fu_18836_ap_return_6),
    .ap_return_7(grp_conv_word_fu_18836_ap_return_7),
    .ap_return_8(grp_conv_word_fu_18836_ap_return_8),
    .ap_return_9(grp_conv_word_fu_18836_ap_return_9),
    .ap_return_10(grp_conv_word_fu_18836_ap_return_10),
    .ap_return_11(grp_conv_word_fu_18836_ap_return_11),
    .ap_return_12(grp_conv_word_fu_18836_ap_return_12),
    .ap_return_13(grp_conv_word_fu_18836_ap_return_13),
    .ap_return_14(grp_conv_word_fu_18836_ap_return_14),
    .ap_return_15(grp_conv_word_fu_18836_ap_return_15),
    .ap_return_16(grp_conv_word_fu_18836_ap_return_16),
    .ap_return_17(grp_conv_word_fu_18836_ap_return_17),
    .ap_return_18(grp_conv_word_fu_18836_ap_return_18),
    .ap_return_19(grp_conv_word_fu_18836_ap_return_19),
    .ap_return_20(grp_conv_word_fu_18836_ap_return_20),
    .ap_return_21(grp_conv_word_fu_18836_ap_return_21),
    .ap_return_22(grp_conv_word_fu_18836_ap_return_22),
    .ap_return_23(grp_conv_word_fu_18836_ap_return_23),
    .ap_return_24(grp_conv_word_fu_18836_ap_return_24),
    .ap_return_25(grp_conv_word_fu_18836_ap_return_25),
    .ap_return_26(grp_conv_word_fu_18836_ap_return_26),
    .ap_return_27(grp_conv_word_fu_18836_ap_return_27),
    .ap_return_28(grp_conv_word_fu_18836_ap_return_28),
    .ap_return_29(grp_conv_word_fu_18836_ap_return_29),
    .ap_return_30(grp_conv_word_fu_18836_ap_return_30),
    .ap_return_31(grp_conv_word_fu_18836_ap_return_31),
    .ap_return_32(grp_conv_word_fu_18836_ap_return_32),
    .ap_return_33(grp_conv_word_fu_18836_ap_return_33),
    .ap_return_34(grp_conv_word_fu_18836_ap_return_34),
    .ap_return_35(grp_conv_word_fu_18836_ap_return_35),
    .ap_return_36(grp_conv_word_fu_18836_ap_return_36),
    .ap_return_37(grp_conv_word_fu_18836_ap_return_37),
    .ap_return_38(grp_conv_word_fu_18836_ap_return_38),
    .ap_return_39(grp_conv_word_fu_18836_ap_return_39),
    .ap_return_40(grp_conv_word_fu_18836_ap_return_40),
    .ap_return_41(grp_conv_word_fu_18836_ap_return_41),
    .ap_return_42(grp_conv_word_fu_18836_ap_return_42),
    .ap_return_43(grp_conv_word_fu_18836_ap_return_43),
    .ap_return_44(grp_conv_word_fu_18836_ap_return_44),
    .ap_return_45(grp_conv_word_fu_18836_ap_return_45),
    .ap_return_46(grp_conv_word_fu_18836_ap_return_46),
    .ap_return_47(grp_conv_word_fu_18836_ap_return_47),
    .ap_return_48(grp_conv_word_fu_18836_ap_return_48),
    .ap_return_49(grp_conv_word_fu_18836_ap_return_49),
    .ap_return_50(grp_conv_word_fu_18836_ap_return_50),
    .ap_return_51(grp_conv_word_fu_18836_ap_return_51),
    .ap_return_52(grp_conv_word_fu_18836_ap_return_52),
    .ap_return_53(grp_conv_word_fu_18836_ap_return_53),
    .ap_return_54(grp_conv_word_fu_18836_ap_return_54),
    .ap_return_55(grp_conv_word_fu_18836_ap_return_55),
    .ap_return_56(grp_conv_word_fu_18836_ap_return_56),
    .ap_return_57(grp_conv_word_fu_18836_ap_return_57),
    .ap_return_58(grp_conv_word_fu_18836_ap_return_58),
    .ap_return_59(grp_conv_word_fu_18836_ap_return_59),
    .ap_return_60(grp_conv_word_fu_18836_ap_return_60),
    .ap_return_61(grp_conv_word_fu_18836_ap_return_61),
    .ap_return_62(grp_conv_word_fu_18836_ap_return_62),
    .ap_return_63(grp_conv_word_fu_18836_ap_return_63)
);

a0_conv_word grp_conv_word_fu_19163(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .line_buffer_m_0_0_s(2'd0),
    .line_buffer_m_0_0_10(line_buffer_1_0_0_1_fu_2566),
    .line_buffer_m_0_0_11(line_buffer_1_0_0_2_s_fu_2570),
    .line_buffer_m_0_0_12(line_buffer_1_0_0_3_fu_2574),
    .line_buffer_m_0_0_13(line_buffer_1_0_0_4_s_fu_2578),
    .line_buffer_m_0_0_14(line_buffer_1_0_0_5_fu_2582),
    .line_buffer_m_0_0_15(line_buffer_1_0_0_6_s_fu_2586),
    .line_buffer_m_0_0_16(line_buffer_1_0_0_7_fu_2590),
    .line_buffer_m_0_0_17(line_buffer_1_0_0_8_s_fu_2594),
    .line_buffer_m_0_0_18(line_buffer_1_0_0_9_s_fu_2598),
    .line_buffer_m_0_1_s(old_word_buffer_1_0_18_fu_2602),
    .line_buffer_m_0_1_9(old_word_buffer_1_0_19_fu_2606),
    .line_buffer_m_0_1_10(old_word_buffer_1_0_20_fu_2610),
    .line_buffer_m_0_1_11(old_word_buffer_1_0_21_fu_2614),
    .line_buffer_m_0_1_12(old_word_buffer_1_0_22_fu_2618),
    .line_buffer_m_0_1_13(old_word_buffer_1_0_23_fu_2622),
    .line_buffer_m_0_1_14(old_word_buffer_1_0_24_fu_2626),
    .line_buffer_m_0_1_15(old_word_buffer_1_0_25_fu_2630),
    .line_buffer_m_0_1_16(line_buffer_1_0_1_9_s_fu_2634),
    .line_buffer_m_0_2_s(line_buffer_1_0_2_1_reg_8254),
    .line_buffer_m_0_2_9(line_buffer_1_0_2_2_reg_8230),
    .line_buffer_m_0_2_10(line_buffer_1_0_2_3_reg_8206),
    .line_buffer_m_0_2_11(line_buffer_1_0_2_4_reg_8182),
    .line_buffer_m_0_2_12(line_buffer_1_0_2_5_reg_8158),
    .line_buffer_m_0_2_13(line_buffer_1_0_2_6_reg_8134),
    .line_buffer_m_0_2_14(line_buffer_1_0_2_7_reg_8110),
    .line_buffer_m_0_2_15(line_buffer_1_0_2_8_reg_8086),
    .line_buffer_m_0_2_16(line_buffer_1_0_2_9_reg_8278),
    .line_buffer_m_1_0_s(line_buffer_1_1_0_fu_2638),
    .line_buffer_m_1_0_10(old_word_buffer_1_0_26_fu_2642),
    .line_buffer_m_1_0_11(old_word_buffer_1_0_27_fu_2646),
    .line_buffer_m_1_0_12(old_word_buffer_1_0_28_fu_2650),
    .line_buffer_m_1_0_13(old_word_buffer_1_0_29_fu_2654),
    .line_buffer_m_1_0_14(old_word_buffer_1_0_30_fu_2658),
    .line_buffer_m_1_0_15(old_word_buffer_1_0_31_fu_2662),
    .line_buffer_m_1_0_16(old_word_buffer_1_0_32_fu_2666),
    .line_buffer_m_1_0_17(old_word_buffer_1_0_33_fu_2670),
    .line_buffer_m_1_0_18(old_word_buffer_1_6_20_fu_2674),
    .line_buffer_m_1_1_s(line_buffer_1_1_1_0_s_fu_2678),
    .line_buffer_m_1_1_10(old_word_buffer_1_1_20_fu_2682),
    .line_buffer_m_1_1_11(old_word_buffer_1_1_21_fu_2686),
    .line_buffer_m_1_1_12(old_word_buffer_1_1_22_fu_2690),
    .line_buffer_m_1_1_13(old_word_buffer_1_1_23_fu_2694),
    .line_buffer_m_1_1_14(old_word_buffer_1_1_24_fu_2698),
    .line_buffer_m_1_1_15(old_word_buffer_1_1_25_fu_2702),
    .line_buffer_m_1_1_16(old_word_buffer_1_1_26_fu_2706),
    .line_buffer_m_1_1_17(old_word_buffer_1_1_27_fu_2710),
    .line_buffer_m_1_1_18(line_buffer_1_1_1_9_s_fu_2714),
    .line_buffer_m_1_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_reg_14090),
    .line_buffer_m_1_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_1_1_reg_14064),
    .line_buffer_m_1_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_2_reg_14038),
    .line_buffer_m_1_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_3_1_reg_14012),
    .line_buffer_m_1_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_4_reg_14114),
    .line_buffer_m_1_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_5_1_reg_14140),
    .line_buffer_m_1_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_6_reg_14166),
    .line_buffer_m_1_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_7_1_reg_14192),
    .line_buffer_m_1_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_8_reg_14218),
    .line_buffer_m_1_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244),
    .line_buffer_m_2_0_s(line_buffer_1_2_0_fu_2558),
    .line_buffer_m_2_0_10(line_buffer_1_2_0_1_fu_2554),
    .line_buffer_m_2_0_11(old_word_buffer_1_7_19_fu_2550),
    .line_buffer_m_2_0_12(line_buffer_1_2_0_3_fu_2546),
    .line_buffer_m_2_0_13(old_word_buffer_1_7_18_fu_2466),
    .line_buffer_m_2_0_14(line_buffer_1_2_0_5_fu_2718),
    .line_buffer_m_2_0_15(old_word_buffer_1_7_20_fu_2722),
    .line_buffer_m_2_0_16(line_buffer_1_2_0_7_fu_2726),
    .line_buffer_m_2_0_17(old_word_buffer_1_7_21_fu_2730),
    .line_buffer_m_2_0_18(old_word_buffer_1_6_21_fu_2734),
    .line_buffer_m_2_1_s(line_buffer_1_2_1_0_s_fu_2738),
    .line_buffer_m_2_1_10(old_word_buffer_1_2_20_fu_2742),
    .line_buffer_m_2_1_11(old_word_buffer_1_2_21_fu_2746),
    .line_buffer_m_2_1_12(old_word_buffer_1_2_22_fu_2750),
    .line_buffer_m_2_1_13(old_word_buffer_1_2_23_fu_2754),
    .line_buffer_m_2_1_14(old_word_buffer_1_2_24_fu_2758),
    .line_buffer_m_2_1_15(old_word_buffer_1_2_25_fu_2762),
    .line_buffer_m_2_1_16(old_word_buffer_1_2_26_fu_2766),
    .line_buffer_m_2_1_17(old_word_buffer_1_2_27_fu_2770),
    .line_buffer_m_2_1_18(line_buffer_1_2_1_9_s_fu_2774),
    .line_buffer_m_2_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_reg_14512),
    .line_buffer_m_2_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_1_1_reg_14482),
    .line_buffer_m_2_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_2_reg_14452),
    .line_buffer_m_2_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_3_1_reg_14422),
    .line_buffer_m_2_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_4_reg_14392),
    .line_buffer_m_2_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_5_1_reg_14362),
    .line_buffer_m_2_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_6_reg_14332),
    .line_buffer_m_2_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_7_1_reg_14302),
    .line_buffer_m_2_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_8_reg_14272),
    .line_buffer_m_2_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538),
    .line_buffer_m_3_0_s(line_buffer_1_3_0_fu_2782),
    .line_buffer_m_3_0_10(line_buffer_1_3_0_1_fu_2786),
    .line_buffer_m_3_0_11(old_word_buffer_1_7_22_fu_2790),
    .line_buffer_m_3_0_12(line_buffer_1_3_0_3_fu_2794),
    .line_buffer_m_3_0_13(old_word_buffer_1_7_23_fu_2798),
    .line_buffer_m_3_0_14(line_buffer_1_3_0_5_fu_2802),
    .line_buffer_m_3_0_15(old_word_buffer_1_7_24_fu_2806),
    .line_buffer_m_3_0_16(line_buffer_1_3_0_7_fu_2810),
    .line_buffer_m_3_0_17(old_word_buffer_1_7_25_fu_2814),
    .line_buffer_m_3_0_18(old_word_buffer_1_2_28_fu_2818),
    .line_buffer_m_3_1_s(line_buffer_1_3_1_0_s_fu_2822),
    .line_buffer_m_3_1_10(old_word_buffer_1_3_20_fu_2826),
    .line_buffer_m_3_1_11(old_word_buffer_1_3_21_fu_2830),
    .line_buffer_m_3_1_12(old_word_buffer_1_3_22_fu_2834),
    .line_buffer_m_3_1_13(old_word_buffer_1_3_23_fu_2838),
    .line_buffer_m_3_1_14(old_word_buffer_1_3_24_fu_2842),
    .line_buffer_m_3_1_15(old_word_buffer_1_3_25_fu_2846),
    .line_buffer_m_3_1_16(old_word_buffer_1_3_26_fu_2850),
    .line_buffer_m_3_1_17(old_word_buffer_1_3_27_fu_2854),
    .line_buffer_m_3_1_18(line_buffer_1_3_1_9_s_fu_2858),
    .line_buffer_m_3_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_reg_14816),
    .line_buffer_m_3_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_1_1_reg_14785),
    .line_buffer_m_3_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_2_reg_14754),
    .line_buffer_m_3_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_3_1_reg_14723),
    .line_buffer_m_3_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_4_reg_14692),
    .line_buffer_m_3_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_5_1_reg_14661),
    .line_buffer_m_3_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_6_reg_14630),
    .line_buffer_m_3_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_7_1_reg_14599),
    .line_buffer_m_3_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_8_reg_14568),
    .line_buffer_m_3_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842),
    .line_buffer_m_4_0_s(line_buffer_1_4_0_fu_2866),
    .line_buffer_m_4_0_10(line_buffer_1_4_0_1_fu_2870),
    .line_buffer_m_4_0_11(old_word_buffer_1_7_26_fu_2874),
    .line_buffer_m_4_0_12(line_buffer_1_4_0_3_fu_2878),
    .line_buffer_m_4_0_13(old_word_buffer_1_7_27_fu_2882),
    .line_buffer_m_4_0_14(line_buffer_1_4_0_5_fu_2886),
    .line_buffer_m_4_0_15(old_word_buffer_1_7_28_fu_2890),
    .line_buffer_m_4_0_16(line_buffer_1_4_0_7_fu_2894),
    .line_buffer_m_4_0_17(old_word_buffer_1_7_29_fu_2898),
    .line_buffer_m_4_0_18(old_word_buffer_1_3_28_fu_2902),
    .line_buffer_m_4_1_s(line_buffer_1_4_1_0_s_fu_2906),
    .line_buffer_m_4_1_10(old_word_buffer_1_4_20_fu_2910),
    .line_buffer_m_4_1_11(old_word_buffer_1_4_21_fu_2914),
    .line_buffer_m_4_1_12(old_word_buffer_1_4_22_fu_2918),
    .line_buffer_m_4_1_13(old_word_buffer_1_4_23_fu_2922),
    .line_buffer_m_4_1_14(old_word_buffer_1_4_24_fu_2926),
    .line_buffer_m_4_1_15(old_word_buffer_1_4_25_fu_2930),
    .line_buffer_m_4_1_16(old_word_buffer_1_4_26_fu_2934),
    .line_buffer_m_4_1_17(old_word_buffer_1_4_27_fu_2938),
    .line_buffer_m_4_1_18(line_buffer_1_4_1_9_s_fu_2942),
    .line_buffer_m_4_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_reg_15128),
    .line_buffer_m_4_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_1_1_reg_15096),
    .line_buffer_m_4_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_2_reg_15064),
    .line_buffer_m_4_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_3_1_reg_15032),
    .line_buffer_m_4_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_4_reg_15000),
    .line_buffer_m_4_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_5_1_reg_14968),
    .line_buffer_m_4_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_6_reg_14936),
    .line_buffer_m_4_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_7_1_reg_14904),
    .line_buffer_m_4_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_8_reg_14872),
    .line_buffer_m_4_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154),
    .line_buffer_m_5_0_s(line_buffer_1_5_0_fu_2950),
    .line_buffer_m_5_0_10(line_buffer_1_5_0_1_fu_2954),
    .line_buffer_m_5_0_11(old_word_buffer_1_7_30_fu_2958),
    .line_buffer_m_5_0_12(line_buffer_1_5_0_3_fu_2962),
    .line_buffer_m_5_0_13(old_word_buffer_1_7_31_fu_2966),
    .line_buffer_m_5_0_14(line_buffer_1_5_0_5_fu_2970),
    .line_buffer_m_5_0_15(old_word_buffer_1_7_32_fu_2974),
    .line_buffer_m_5_0_16(line_buffer_1_5_0_7_fu_2978),
    .line_buffer_m_5_0_17(old_word_buffer_1_7_33_fu_2982),
    .line_buffer_m_5_0_18(old_word_buffer_1_4_28_fu_2986),
    .line_buffer_m_5_1_s(line_buffer_1_5_1_0_s_fu_2990),
    .line_buffer_m_5_1_10(old_word_buffer_1_5_23_fu_2994),
    .line_buffer_m_5_1_11(old_word_buffer_1_5_24_fu_2998),
    .line_buffer_m_5_1_12(old_word_buffer_1_5_22_fu_2946),
    .line_buffer_m_5_1_13(old_word_buffer_1_5_21_fu_2862),
    .line_buffer_m_5_1_14(old_word_buffer_1_5_20_fu_2778),
    .line_buffer_m_5_1_15(old_word_buffer_1_5_25_fu_3002),
    .line_buffer_m_5_1_16(old_word_buffer_1_5_26_fu_3006),
    .line_buffer_m_5_1_17(old_word_buffer_1_5_27_fu_3010),
    .line_buffer_m_5_1_18(line_buffer_1_5_1_9_s_fu_3014),
    .line_buffer_m_5_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_reg_15432),
    .line_buffer_m_5_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_1_1_reg_15401),
    .line_buffer_m_5_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_2_reg_15370),
    .line_buffer_m_5_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_3_1_reg_15339),
    .line_buffer_m_5_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_4_reg_15308),
    .line_buffer_m_5_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_5_1_reg_15277),
    .line_buffer_m_5_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_6_reg_15246),
    .line_buffer_m_5_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_7_1_reg_15215),
    .line_buffer_m_5_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_8_reg_15184),
    .line_buffer_m_5_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456),
    .line_buffer_m_6_0_s(line_buffer_1_6_0_fu_3022),
    .line_buffer_m_6_0_10(line_buffer_1_6_0_1_fu_3026),
    .line_buffer_m_6_0_11(line_buffer_1_6_0_2_fu_3030),
    .line_buffer_m_6_0_12(line_buffer_1_6_0_3_fu_3034),
    .line_buffer_m_6_0_13(line_buffer_1_6_0_4_fu_3038),
    .line_buffer_m_6_0_14(line_buffer_1_6_0_5_fu_3042),
    .line_buffer_m_6_0_15(line_buffer_1_6_0_6_fu_3046),
    .line_buffer_m_6_0_16(line_buffer_1_6_0_7_fu_3050),
    .line_buffer_m_6_0_17(line_buffer_1_6_0_8_fu_3054),
    .line_buffer_m_6_0_18(old_word_buffer_1_5_28_fu_3058),
    .line_buffer_m_6_1_s(line_buffer_1_6_1_0_s_fu_3062),
    .line_buffer_m_6_1_10(old_word_buffer_1_6_22_fu_3066),
    .line_buffer_m_6_1_11(old_word_buffer_1_6_23_fu_3070),
    .line_buffer_m_6_1_12(old_word_buffer_1_6_24_fu_3074),
    .line_buffer_m_6_1_13(old_word_buffer_1_6_25_fu_3078),
    .line_buffer_m_6_1_14(old_word_buffer_1_6_26_fu_3082),
    .line_buffer_m_6_1_15(old_word_buffer_1_6_27_fu_3086),
    .line_buffer_m_6_1_16(old_word_buffer_1_6_28_fu_3090),
    .line_buffer_m_6_1_17(old_word_buffer_1_6_29_fu_3094),
    .line_buffer_m_6_1_18(line_buffer_1_6_1_9_s_fu_3098),
    .line_buffer_m_6_2_s(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_reg_15739),
    .line_buffer_m_6_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_1_1_reg_15707),
    .line_buffer_m_6_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_2_reg_15675),
    .line_buffer_m_6_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_3_1_reg_15643),
    .line_buffer_m_6_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_4_reg_15611),
    .line_buffer_m_6_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_5_1_reg_15579),
    .line_buffer_m_6_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_6_reg_15547),
    .line_buffer_m_6_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_7_1_reg_15515),
    .line_buffer_m_6_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_8_reg_15483),
    .line_buffer_m_6_2_18(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763),
    .line_buffer_m_7_0_s(line_buffer_1_7_0_fu_3106),
    .line_buffer_m_7_0_10(line_buffer_1_7_0_1_fu_3110),
    .line_buffer_m_7_0_11(line_buffer_1_7_0_2_fu_3114),
    .line_buffer_m_7_0_12(line_buffer_1_7_0_3_fu_3118),
    .line_buffer_m_7_0_13(line_buffer_1_7_0_4_fu_3122),
    .line_buffer_m_7_0_14(line_buffer_1_7_0_5_fu_3126),
    .line_buffer_m_7_0_15(line_buffer_1_7_0_6_fu_3130),
    .line_buffer_m_7_0_16(line_buffer_1_7_0_7_fu_3134),
    .line_buffer_m_7_0_17(line_buffer_1_7_0_8_fu_3138),
    .line_buffer_m_7_0_18(old_word_buffer_1_6_30_fu_3142),
    .line_buffer_m_7_1_s(line_buffer_1_7_1_0_s_fu_3146),
    .line_buffer_m_7_1_9(old_word_buffer_1_7_34_fu_3150),
    .line_buffer_m_7_1_10(old_word_buffer_1_7_35_fu_3154),
    .line_buffer_m_7_1_11(old_word_buffer_1_7_36_fu_3158),
    .line_buffer_m_7_1_12(old_word_buffer_1_7_37_fu_3162),
    .line_buffer_m_7_1_13(old_word_buffer_1_7_38_fu_3166),
    .line_buffer_m_7_1_14(old_word_buffer_1_7_39_fu_3170),
    .line_buffer_m_7_1_15(old_word_buffer_1_7_40_fu_3174),
    .line_buffer_m_7_1_16(old_word_buffer_1_7_41_fu_3178),
    .line_buffer_m_7_2_s(line_buffer_1_7_2_reg_58459),
    .line_buffer_m_7_2_10(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_1_reg_15790),
    .line_buffer_m_7_2_11(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_2_reg_15802),
    .line_buffer_m_7_2_12(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_3_reg_15814),
    .line_buffer_m_7_2_13(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_4_reg_15826),
    .line_buffer_m_7_2_14(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_5_reg_15838),
    .line_buffer_m_7_2_15(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_6_reg_15850),
    .line_buffer_m_7_2_16(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_7_reg_15862),
    .line_buffer_m_7_2_17(ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_8_reg_15874),
    .line_buffer_m_7_2_18(line_buffer_1_7_2_9_reg_58464),
    .conv_params_m_0_0_s(conv_params_1_0_0_fu_3206),
    .conv_params_m_0_1_s(conv_params_1_0_1_fu_3202),
    .conv_params_m_0_2_s(conv_params_1_0_2_fu_3198),
    .conv_params_m_1_0_s(conv_params_1_1_0_fu_3194),
    .conv_params_m_1_1_s(conv_params_1_1_1_fu_3190),
    .conv_params_m_1_2_s(conv_params_1_1_2_fu_3186),
    .conv_params_m_2_0_s(conv_params_1_2_0_fu_3182),
    .conv_params_m_2_1_s(conv_params_1_2_1_fu_3102),
    .conv_params_m_2_2_s(conv_params_1_2_2_fu_3018),
    .ap_return_0(grp_conv_word_fu_19163_ap_return_0),
    .ap_return_1(grp_conv_word_fu_19163_ap_return_1),
    .ap_return_2(grp_conv_word_fu_19163_ap_return_2),
    .ap_return_3(grp_conv_word_fu_19163_ap_return_3),
    .ap_return_4(grp_conv_word_fu_19163_ap_return_4),
    .ap_return_5(grp_conv_word_fu_19163_ap_return_5),
    .ap_return_6(grp_conv_word_fu_19163_ap_return_6),
    .ap_return_7(grp_conv_word_fu_19163_ap_return_7),
    .ap_return_8(grp_conv_word_fu_19163_ap_return_8),
    .ap_return_9(grp_conv_word_fu_19163_ap_return_9),
    .ap_return_10(grp_conv_word_fu_19163_ap_return_10),
    .ap_return_11(grp_conv_word_fu_19163_ap_return_11),
    .ap_return_12(grp_conv_word_fu_19163_ap_return_12),
    .ap_return_13(grp_conv_word_fu_19163_ap_return_13),
    .ap_return_14(grp_conv_word_fu_19163_ap_return_14),
    .ap_return_15(grp_conv_word_fu_19163_ap_return_15),
    .ap_return_16(grp_conv_word_fu_19163_ap_return_16),
    .ap_return_17(grp_conv_word_fu_19163_ap_return_17),
    .ap_return_18(grp_conv_word_fu_19163_ap_return_18),
    .ap_return_19(grp_conv_word_fu_19163_ap_return_19),
    .ap_return_20(grp_conv_word_fu_19163_ap_return_20),
    .ap_return_21(grp_conv_word_fu_19163_ap_return_21),
    .ap_return_22(grp_conv_word_fu_19163_ap_return_22),
    .ap_return_23(grp_conv_word_fu_19163_ap_return_23),
    .ap_return_24(grp_conv_word_fu_19163_ap_return_24),
    .ap_return_25(grp_conv_word_fu_19163_ap_return_25),
    .ap_return_26(grp_conv_word_fu_19163_ap_return_26),
    .ap_return_27(grp_conv_word_fu_19163_ap_return_27),
    .ap_return_28(grp_conv_word_fu_19163_ap_return_28),
    .ap_return_29(grp_conv_word_fu_19163_ap_return_29),
    .ap_return_30(grp_conv_word_fu_19163_ap_return_30),
    .ap_return_31(grp_conv_word_fu_19163_ap_return_31),
    .ap_return_32(grp_conv_word_fu_19163_ap_return_32),
    .ap_return_33(grp_conv_word_fu_19163_ap_return_33),
    .ap_return_34(grp_conv_word_fu_19163_ap_return_34),
    .ap_return_35(grp_conv_word_fu_19163_ap_return_35),
    .ap_return_36(grp_conv_word_fu_19163_ap_return_36),
    .ap_return_37(grp_conv_word_fu_19163_ap_return_37),
    .ap_return_38(grp_conv_word_fu_19163_ap_return_38),
    .ap_return_39(grp_conv_word_fu_19163_ap_return_39),
    .ap_return_40(grp_conv_word_fu_19163_ap_return_40),
    .ap_return_41(grp_conv_word_fu_19163_ap_return_41),
    .ap_return_42(grp_conv_word_fu_19163_ap_return_42),
    .ap_return_43(grp_conv_word_fu_19163_ap_return_43),
    .ap_return_44(grp_conv_word_fu_19163_ap_return_44),
    .ap_return_45(grp_conv_word_fu_19163_ap_return_45),
    .ap_return_46(grp_conv_word_fu_19163_ap_return_46),
    .ap_return_47(grp_conv_word_fu_19163_ap_return_47),
    .ap_return_48(grp_conv_word_fu_19163_ap_return_48),
    .ap_return_49(grp_conv_word_fu_19163_ap_return_49),
    .ap_return_50(grp_conv_word_fu_19163_ap_return_50),
    .ap_return_51(grp_conv_word_fu_19163_ap_return_51),
    .ap_return_52(grp_conv_word_fu_19163_ap_return_52),
    .ap_return_53(grp_conv_word_fu_19163_ap_return_53),
    .ap_return_54(grp_conv_word_fu_19163_ap_return_54),
    .ap_return_55(grp_conv_word_fu_19163_ap_return_55),
    .ap_return_56(grp_conv_word_fu_19163_ap_return_56),
    .ap_return_57(grp_conv_word_fu_19163_ap_return_57),
    .ap_return_58(grp_conv_word_fu_19163_ap_return_58),
    .ap_return_59(grp_conv_word_fu_19163_ap_return_59),
    .ap_return_60(grp_conv_word_fu_19163_ap_return_60),
    .ap_return_61(grp_conv_word_fu_19163_ap_return_61),
    .ap_return_62(grp_conv_word_fu_19163_ap_return_62),
    .ap_return_63(grp_conv_word_fu_19163_ap_return_63)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U261(
    .din1(old_word_buffer_0_0_9_fu_1346),
    .din2(old_word_buffer_0_1_11_fu_1382),
    .din3(old_word_buffer_0_2_11_fu_1418),
    .din4(old_word_buffer_0_3_11_fu_1454),
    .din5(old_word_buffer_0_4_12_fu_1490),
    .din6(old_word_buffer_0_5_11_fu_1522),
    .din7(old_word_buffer_0_6_11_fu_1558),
    .din8(old_word_buffer_0_7_10_fu_1594),
    .din9(tmp_111_reg_50350),
    .dout(tmp_201_fu_27508_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U262(
    .din1(old_word_buffer_0_0_11_fu_1354),
    .din2(old_word_buffer_0_1_13_fu_1390),
    .din3(old_word_buffer_0_2_13_fu_1426),
    .din4(old_word_buffer_0_3_13_fu_1462),
    .din5(old_word_buffer_0_4_14_fu_1498),
    .din6(old_word_buffer_0_5_13_fu_1530),
    .din7(old_word_buffer_0_6_13_fu_1566),
    .din8(old_word_buffer_0_7_12_fu_1602),
    .din9(tmp_111_reg_50350),
    .dout(tmp_203_fu_27550_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U263(
    .din1(old_word_buffer_0_0_13_fu_1362),
    .din2(old_word_buffer_0_1_15_fu_1398),
    .din3(old_word_buffer_0_2_15_fu_1434),
    .din4(old_word_buffer_0_3_15_fu_1470),
    .din5(old_word_buffer_0_4_16_fu_1506),
    .din6(old_word_buffer_0_5_15_fu_1538),
    .din7(old_word_buffer_0_6_15_fu_1574),
    .din8(old_word_buffer_0_7_14_fu_1610),
    .din9(tmp_111_reg_50350),
    .dout(tmp_205_fu_27592_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U264(
    .din1(old_word_buffer_0_0_15_fu_1370),
    .din2(old_word_buffer_0_1_46_reg_53629),
    .din3(old_word_buffer_0_2_47_reg_53634),
    .din4(old_word_buffer_0_3_47_reg_53639),
    .din5(old_word_buffer_0_4_47_reg_53644),
    .din6(old_word_buffer_0_5_47_reg_53649),
    .din7(old_word_buffer_0_6_49_reg_53654),
    .din8(old_word_buffer_0_7_48_reg_52184),
    .din9(tmp_111_reg_50350),
    .dout(tmp_207_fu_27616_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U265(
    .din1(old_word_buffer_1_0_9_fu_1630),
    .din2(old_word_buffer_1_1_11_fu_1666),
    .din3(old_word_buffer_1_2_11_fu_1702),
    .din4(old_word_buffer_1_3_11_fu_1738),
    .din5(old_word_buffer_1_4_11_fu_1774),
    .din6(old_word_buffer_1_5_11_fu_1810),
    .din7(old_word_buffer_1_6_11_fu_1846),
    .din8(old_word_buffer_1_7_11_fu_1882),
    .din9(tmp_111_reg_50350),
    .dout(tmp_221_fu_30125_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U266(
    .din1(old_word_buffer_1_0_11_fu_1638),
    .din2(old_word_buffer_1_1_13_fu_1674),
    .din3(old_word_buffer_1_2_13_fu_1710),
    .din4(old_word_buffer_1_3_13_fu_1746),
    .din5(old_word_buffer_1_4_13_fu_1782),
    .din6(old_word_buffer_1_5_13_fu_1818),
    .din7(old_word_buffer_1_6_13_fu_1854),
    .din8(old_word_buffer_1_7_13_fu_1890),
    .din9(tmp_111_reg_50350),
    .dout(tmp_223_fu_30167_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U267(
    .din1(old_word_buffer_1_0_13_fu_1646),
    .din2(old_word_buffer_1_1_15_fu_1682),
    .din3(old_word_buffer_1_2_15_fu_1718),
    .din4(old_word_buffer_1_3_15_fu_1754),
    .din5(old_word_buffer_1_4_15_fu_1790),
    .din6(old_word_buffer_1_5_15_fu_1826),
    .din7(old_word_buffer_1_6_15_fu_1862),
    .din8(old_word_buffer_1_7_15_fu_1898),
    .din9(tmp_111_reg_50350),
    .dout(tmp_225_fu_30209_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U268(
    .din1(old_word_buffer_1_0_15_fu_1654),
    .din2(old_word_buffer_1_1_46_reg_53779),
    .din3(old_word_buffer_1_2_47_reg_53784),
    .din4(old_word_buffer_1_3_47_reg_53789),
    .din5(old_word_buffer_1_4_47_reg_53794),
    .din6(old_word_buffer_1_5_47_reg_53799),
    .din7(old_word_buffer_1_6_49_reg_53804),
    .din8(old_word_buffer_1_7_49_reg_52231),
    .din9(tmp_111_reg_50350),
    .dout(tmp_227_fu_30233_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U269(
    .din1(word_buffer_0_0_1_1_reg_55569),
    .din2(word_buffer_0_1_1_reg_55405),
    .din3(word_buffer_0_2_1_reg_55342),
    .din4(word_buffer_0_3_1_reg_55284),
    .din5(word_buffer_0_4_1_reg_55233),
    .din6(word_buffer_0_5_1_reg_55191),
    .din7(word_buffer_0_6_1_reg_55157),
    .din8(word_buffer_0_7_1_reg_55129),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_191_fu_33305_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U270(
    .din1(word_buffer_0_0_2_1_reg_55550),
    .din2(ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555),
    .din3(ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444),
    .din4(ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345),
    .din5(ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258),
    .din6(ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183),
    .din7(ap_reg_pp0_iter2_word_buffer_0_6_2_1_reg_53120),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_2_1_reg_53069),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_192_fu_33318_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U271(
    .din1(word_buffer_0_0_3_1_reg_55537),
    .din2(ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536),
    .din3(ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427),
    .din4(ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330),
    .din5(ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245),
    .din6(ap_reg_pp0_iter2_word_buffer_0_5_3_1_reg_53172),
    .din7(ap_reg_pp0_iter2_word_buffer_0_6_3_1_reg_53111),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_3_1_reg_53062),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_193_fu_33331_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U272(
    .din1(word_buffer_0_0_4_1_reg_55518),
    .din2(ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517),
    .din3(ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410),
    .din4(ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315),
    .din5(ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232),
    .din6(ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161),
    .din7(ap_reg_pp0_iter2_word_buffer_0_6_4_1_reg_53102),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_4_1_reg_53055),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_194_fu_33344_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U273(
    .din1(word_buffer_0_0_5_1_reg_55505),
    .din2(ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498),
    .din3(ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393),
    .din4(ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300),
    .din5(ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219),
    .din6(ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150),
    .din7(ap_reg_pp0_iter2_word_buffer_0_6_5_1_reg_53093),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_5_1_reg_53048),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_195_fu_33357_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U274(
    .din1(word_buffer_0_0_6_1_reg_55486),
    .din2(ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479),
    .din3(ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376),
    .din4(ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285),
    .din5(ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206),
    .din6(ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139),
    .din7(ap_reg_pp0_iter2_word_buffer_0_6_6_1_reg_53084),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_6_1_reg_53041),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_196_fu_33370_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U275(
    .din1(word_buffer_0_0_7_1_reg_55473),
    .din2(ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461),
    .din3(ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360),
    .din4(ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271),
    .din5(ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194),
    .din6(ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129),
    .din7(ap_reg_pp0_iter2_word_buffer_0_6_7_1_reg_53076),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_7_1_reg_53035),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_197_fu_33383_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U276(
    .din1(word_buffer_0_1_0_1_reg_55454),
    .din2(word_buffer_0_2_0_1_reg_55388),
    .din3(word_buffer_0_3_0_1_reg_55326),
    .din4(word_buffer_0_4_0_1_reg_55270),
    .din5(word_buffer_0_5_0_1_reg_55221),
    .din6(word_buffer_0_6_0_1_reg_55181),
    .din7(word_buffer_0_7_0_1_reg_55149),
    .din8(ap_reg_pp0_iter2_word_buffer_0_7_8_1_reg_53029),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_198_fu_33396_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U277(
    .din1(2'd0),
    .din2(word_buffer_0_1_0_reg_55417),
    .din3(word_buffer_0_2_0_reg_55355),
    .din4(word_buffer_0_3_0_reg_55296),
    .din5(word_buffer_0_4_0_reg_55244),
    .din6(word_buffer_0_5_0_reg_55200),
    .din7(word_buffer_0_6_0_reg_55164),
    .din8(word_buffer_0_7_0_reg_55135),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_199_fu_33413_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U278(
    .din1(word_buffer_0_1_1_1_reg_55434),
    .din2(word_buffer_0_2_1_1_reg_55370),
    .din3(word_buffer_0_3_1_1_reg_55310),
    .din4(word_buffer_0_4_1_1_reg_55256),
    .din5(word_buffer_0_5_1_1_reg_55209),
    .din6(word_buffer_0_6_1_1_reg_55171),
    .din7(word_buffer_0_7_1_1_reg_55141),
    .din8(2'd0),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_200_fu_33439_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U279(
    .din1(old_word_buffer_0_0_10_fu_1350),
    .din2(old_word_buffer_0_1_28_reg_53886),
    .din3(old_word_buffer_0_2_29_reg_53917),
    .din4(old_word_buffer_0_3_29_reg_53958),
    .din5(old_word_buffer_0_4_30_reg_54009),
    .din6(old_word_buffer_0_5_29_reg_54058),
    .din7(old_word_buffer_0_6_31_reg_54129),
    .din8(old_word_buffer_0_7_43_reg_54213),
    .din9(tmp_111_reg_50350),
    .dout(tmp_202_fu_33464_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U280(
    .din1(old_word_buffer_0_0_12_fu_1358),
    .din2(old_word_buffer_0_1_29_reg_53892),
    .din3(old_word_buffer_0_2_30_reg_53925),
    .din4(old_word_buffer_0_3_30_reg_53968),
    .din5(old_word_buffer_0_4_31_reg_54021),
    .din6(old_word_buffer_0_5_30_reg_54072),
    .din7(old_word_buffer_0_6_32_reg_54144),
    .din8(old_word_buffer_0_7_45_reg_54237),
    .din9(tmp_111_reg_50350),
    .dout(tmp_204_fu_33481_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U281(
    .din1(old_word_buffer_0_0_14_fu_1366),
    .din2(old_word_buffer_0_1_30_reg_53898),
    .din3(old_word_buffer_0_2_31_reg_53933),
    .din4(old_word_buffer_0_3_31_reg_53978),
    .din5(old_word_buffer_0_4_29_reg_53874),
    .din6(old_word_buffer_0_5_31_reg_54086),
    .din7(old_word_buffer_0_6_33_reg_54159),
    .din8(old_word_buffer_0_7_47_reg_54261),
    .din9(tmp_111_reg_50350),
    .dout(tmp_206_fu_33498_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U282(
    .din1(old_word_buffer_0_0_16_fu_1374),
    .din2(old_word_buffer_0_1_31_reg_53904),
    .din3(old_word_buffer_0_2_32_reg_53941),
    .din4(old_word_buffer_0_3_32_reg_53988),
    .din5(old_word_buffer_0_4_32_reg_54033),
    .din6(old_word_buffer_0_5_32_reg_54100),
    .din7(old_word_buffer_0_6_34_reg_54174),
    .din8(ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193),
    .din9(tmp_111_reg_50350),
    .dout(tmp_208_fu_33515_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U283(
    .din1(old_word_buffer_0_0_17_fu_1378),
    .din2(old_word_buffer_0_1_32_reg_53910),
    .din3(old_word_buffer_0_2_33_reg_53949),
    .din4(old_word_buffer_0_3_33_reg_53998),
    .din5(old_word_buffer_0_4_33_reg_54045),
    .din6(old_word_buffer_0_5_33_reg_54114),
    .din7(old_word_buffer_0_6_35_reg_54189),
    .din8(2'd0),
    .din9(tmp_111_reg_50350),
    .dout(tmp_209_fu_33536_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U284(
    .din1(word_buffer_1_0_1_1_reg_55081),
    .din2(word_buffer_1_1_1_reg_54917),
    .din3(word_buffer_1_2_1_reg_54904),
    .din4(word_buffer_1_3_1_reg_54846),
    .din5(word_buffer_1_4_1_reg_54795),
    .din6(word_buffer_1_5_1_reg_54753),
    .din7(word_buffer_1_6_1_reg_54719),
    .din8(word_buffer_1_7_1_reg_54691),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_211_fu_35626_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U285(
    .din1(word_buffer_1_0_2_1_reg_55062),
    .din2(ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010),
    .din3(ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899),
    .din4(ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800),
    .din5(ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713),
    .din6(ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638),
    .din7(ap_reg_pp0_iter2_word_buffer_1_6_2_1_reg_52575),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_2_1_reg_52524),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_212_fu_35639_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U286(
    .din1(word_buffer_1_0_3_1_reg_55049),
    .din2(ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991),
    .din3(ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882),
    .din4(ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785),
    .din5(ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700),
    .din6(ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627),
    .din7(ap_reg_pp0_iter2_word_buffer_1_6_3_1_reg_52566),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_3_1_reg_52517),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_213_fu_35652_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U287(
    .din1(word_buffer_1_0_4_1_reg_55030),
    .din2(ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972),
    .din3(ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865),
    .din4(ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770),
    .din5(ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687),
    .din6(ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616),
    .din7(ap_reg_pp0_iter2_word_buffer_1_6_4_1_reg_52557),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_4_1_reg_52510),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_214_fu_35665_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U288(
    .din1(word_buffer_1_0_5_1_reg_55017),
    .din2(ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953),
    .din3(ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848),
    .din4(ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755),
    .din5(ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674),
    .din6(ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605),
    .din7(ap_reg_pp0_iter2_word_buffer_1_6_5_1_reg_52548),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_5_1_reg_52503),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_215_fu_35678_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U289(
    .din1(word_buffer_1_0_6_1_reg_54998),
    .din2(ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934),
    .din3(ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831),
    .din4(ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740),
    .din5(ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661),
    .din6(ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594),
    .din7(ap_reg_pp0_iter2_word_buffer_1_6_6_1_reg_52539),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_6_1_reg_52496),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_216_fu_35691_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U290(
    .din1(word_buffer_1_0_7_1_reg_54985),
    .din2(ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916),
    .din3(ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815),
    .din4(ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726),
    .din5(ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649),
    .din6(ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584),
    .din7(ap_reg_pp0_iter2_word_buffer_1_6_7_1_reg_52531),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_7_1_reg_52490),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_217_fu_35704_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U291(
    .din1(word_buffer_1_1_0_1_reg_54966),
    .din2(word_buffer_1_2_0_reg_55094),
    .din3(word_buffer_1_3_0_1_reg_54888),
    .din4(word_buffer_1_4_0_1_reg_54832),
    .din5(word_buffer_1_5_0_1_reg_54783),
    .din6(word_buffer_1_6_0_1_reg_54743),
    .din7(word_buffer_1_7_0_1_reg_54711),
    .din8(ap_reg_pp0_iter2_word_buffer_1_7_8_1_reg_52484),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_218_fu_35717_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U292(
    .din1(2'd0),
    .din2(word_buffer_1_1_0_reg_54929),
    .din3(word_buffer_1_2_0_1_reg_55582),
    .din4(word_buffer_1_3_0_reg_54858),
    .din5(word_buffer_1_4_0_reg_54806),
    .din6(word_buffer_1_5_0_reg_54762),
    .din7(word_buffer_1_6_0_reg_54726),
    .din8(word_buffer_1_7_0_reg_54697),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_219_fu_35730_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U293(
    .din1(word_buffer_1_1_1_1_reg_54946),
    .din2(word_buffer_1_2_1_1_reg_55111),
    .din3(word_buffer_1_3_1_1_reg_54872),
    .din4(word_buffer_1_4_1_1_reg_54818),
    .din5(word_buffer_1_5_1_1_reg_54771),
    .din6(word_buffer_1_6_1_1_reg_54733),
    .din7(word_buffer_1_7_1_1_reg_54703),
    .din8(2'd0),
    .din9(s_idx_V_0_7_t_reg_50474),
    .dout(tmp_220_fu_35752_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U294(
    .din1(old_word_buffer_1_0_10_fu_1634),
    .din2(old_word_buffer_1_1_28_reg_54278),
    .din3(old_word_buffer_1_2_29_reg_54309),
    .din4(old_word_buffer_1_3_29_reg_54350),
    .din5(old_word_buffer_1_4_29_reg_54401),
    .din6(old_word_buffer_1_5_29_reg_54462),
    .din7(old_word_buffer_1_6_31_reg_54533),
    .din8(old_word_buffer_1_7_44_reg_54617),
    .din9(tmp_111_reg_50350),
    .dout(tmp_222_fu_35777_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U295(
    .din1(old_word_buffer_1_0_12_fu_1642),
    .din2(old_word_buffer_1_1_29_reg_54284),
    .din3(old_word_buffer_1_2_30_reg_54317),
    .din4(old_word_buffer_1_3_30_reg_54360),
    .din5(old_word_buffer_1_4_30_reg_54413),
    .din6(old_word_buffer_1_5_30_reg_54476),
    .din7(old_word_buffer_1_6_32_reg_54548),
    .din8(old_word_buffer_1_7_46_reg_54641),
    .din9(tmp_111_reg_50350),
    .dout(tmp_224_fu_35794_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U296(
    .din1(old_word_buffer_1_0_14_fu_1650),
    .din2(old_word_buffer_1_1_30_reg_54290),
    .din3(old_word_buffer_1_2_31_reg_54325),
    .din4(old_word_buffer_1_3_31_reg_54370),
    .din5(old_word_buffer_1_4_31_reg_54425),
    .din6(old_word_buffer_1_5_31_reg_54490),
    .din7(old_word_buffer_1_6_33_reg_54563),
    .din8(old_word_buffer_1_7_48_reg_54664),
    .din9(tmp_111_reg_50350),
    .dout(tmp_226_fu_35811_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U297(
    .din1(old_word_buffer_1_0_16_fu_1658),
    .din2(old_word_buffer_1_1_31_reg_54296),
    .din3(old_word_buffer_1_2_32_reg_54333),
    .din4(old_word_buffer_1_3_32_reg_54380),
    .din5(old_word_buffer_1_4_32_reg_54437),
    .din6(old_word_buffer_1_5_32_reg_54504),
    .din7(old_word_buffer_1_6_34_reg_54578),
    .din8(ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212),
    .din9(tmp_111_reg_50350),
    .dout(tmp_228_fu_35828_p10)
);

a0_top_mux_83_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 2 ),
    .din2_WIDTH( 2 ),
    .din3_WIDTH( 2 ),
    .din4_WIDTH( 2 ),
    .din5_WIDTH( 2 ),
    .din6_WIDTH( 2 ),
    .din7_WIDTH( 2 ),
    .din8_WIDTH( 2 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
top_mux_83_2_1_U298(
    .din1(old_word_buffer_1_0_17_fu_1662),
    .din2(old_word_buffer_1_1_32_reg_54302),
    .din3(old_word_buffer_1_2_33_reg_54341),
    .din4(old_word_buffer_1_3_33_reg_54390),
    .din5(old_word_buffer_1_4_33_reg_54449),
    .din6(old_word_buffer_1_5_33_reg_54518),
    .din7(old_word_buffer_1_6_35_reg_54593),
    .din8(2'd0),
    .din9(tmp_111_reg_50350),
    .dout(tmp_229_fu_35845_p10)
);

a0_top_mul_mul_10ns_bek #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 15 ))
top_mul_mul_10ns_bek_U299(
    .din0(r_V_fu_45587_p0),
    .din1(r_V_fu_45587_p1),
    .dout(r_V_fu_45587_p2)
);

a0_top_mul_mul_15ns_bfk #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
top_mul_mul_15ns_bfk_U300(
    .din0(tmp_120_fu_45592_p0),
    .din1(tmp_120_fu_45592_p1),
    .dout(tmp_120_fu_45592_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'd1 == exitcond1_fu_20833_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_114_fu_20825_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state6)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_114_fu_20825_p2))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state14))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((ap_block_pp1_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state14))) begin
            ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state14 ^ 1'b1);
        end else if ((ap_block_pp1_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp2_exit_iter0_state17))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == exitcond4_fu_42221_p2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp2_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state17)) begin
                ap_enable_reg_pp2_iter1 <= (ap_condition_pp2_exit_iter0_state17 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp2_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp2_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end else if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == exitcond4_fu_42221_p2))) begin
            ap_enable_reg_pp2_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7209 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_1_0_1_3_reg_7334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6815 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_2_1_reg_6440 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_2_1_reg_6440 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_1_2_1_reg_6440;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7254 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_1_3_reg_7382 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_1_3_reg_7382 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_2_0_1_3_reg_7382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6866 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_2_1_reg_6536 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_2_1_reg_6536 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_2_2_1_reg_6536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7325 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_1_3_reg_7558 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_1_3_reg_7558 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_3_0_1_3_reg_7558;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6916 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_2_1_reg_6664 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_2_1_reg_6664 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_3_2_1_reg_6664;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7388 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_1_3_reg_7718 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_1_3_reg_7718 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_4_0_1_3_reg_7718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6975 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_2_1_reg_6808 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_2_1_reg_6808 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_4_2_1_reg_6808;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7443 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_1_3_reg_7862 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_1_3_reg_7862 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_5_0_1_3_reg_7862;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7055 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_2_1_reg_6968 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_2_1_reg_6968 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_5_2_1_reg_6968;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7482 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_0_1_3_reg_7990 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_0_1_3_reg_7990 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_6_0_1_3_reg_7990;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7132 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_1_reg_7144 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_1_reg_7144 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_0_6_2_1_reg_7144;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7209 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_1_3_reg_9199 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_1_3_reg_9199 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_1_0_1_3_reg_9199;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6815 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_2_1_reg_8305 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_2_1_reg_8305 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_1_2_1_reg_8305;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7254 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_1_3_reg_9247 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_1_3_reg_9247 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_2_0_1_3_reg_9247;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6866 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_2_1_reg_8401 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_2_1_reg_8401 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_2_2_1_reg_8401;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7325 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_1_3_reg_9423 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_1_3_reg_9423 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_3_0_1_3_reg_9423;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6916 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_2_1_reg_8529 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_2_1_reg_8529 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_3_2_1_reg_8529;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7388 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_1_3_reg_9583 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_1_3_reg_9583 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_4_0_1_3_reg_9583;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6975 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_2_1_reg_8673 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_2_1_reg_8673 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_4_2_1_reg_8673;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7443 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_1_3_reg_9727 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_1_3_reg_9727 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_5_0_1_3_reg_9727;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7055 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_2_1_reg_8833 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_2_1_reg_8833 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_5_2_1_reg_8833;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7482 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_0_1_3_reg_9855 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_0_1_3_reg_9855 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_6_0_1_3_reg_9855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7132 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_1_reg_9009 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_1_reg_9009 <= ap_phi_precharge_reg_pp0_iter0_line_buffer_1_6_2_1_reg_9009;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7209 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_1_reg_7358 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_1_reg_7358 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_1_1_reg_7358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7254 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_1_reg_7404 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_1_reg_7404 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_2_1_reg_7404;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7325 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_1_reg_7578 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_1_reg_7578 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_3_1_reg_7578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7388 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_1_reg_7736 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_1_reg_7736 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_4_1_reg_7736;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7443 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_1_reg_7878 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_1_reg_7878 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_5_1_reg_7878;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7482 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_6_1_reg_8002 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_6_1_reg_8002 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_6_1_reg_8002;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7209 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_1_reg_9223 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_1_reg_9223 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_1_1_reg_9223;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7254 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_1_reg_9269 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_1_reg_9269 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_2_1_reg_9269;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7325 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_1_reg_9443 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_1_reg_9443 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_3_1_reg_9443;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7388 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_1_reg_9601 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_1_reg_9601 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_4_1_reg_9601;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7443 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_1_reg_9743 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_1_reg_9743 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_5_1_reg_9743;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7482 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_6_1_reg_9867 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_6_1_reg_9867 <= ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_6_1_reg_9867;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6815 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_1_1_reg_6452 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_1_1_reg_6452 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_1_1_reg_6452;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6866 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_2_1_reg_6552 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_2_1_reg_6552 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_2_1_reg_6552;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6916 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_3_1_reg_6682 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_3_1_reg_6682 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_3_1_reg_6682;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6975 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_4_1_reg_6828 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_4_1_reg_6828 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_4_1_reg_6828;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7055 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_5_1_reg_6990 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_5_1_reg_6990 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_5_1_reg_6990;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7132 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_1_reg_7168 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_1_reg_7168 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_6_1_reg_7168;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6815 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_1_1_reg_8317 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_1_1_reg_8317 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_1_1_reg_8317;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6866 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_2_1_reg_8417 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_2_1_reg_8417 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_2_1_reg_8417;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6916 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_3_1_reg_8547 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_3_1_reg_8547 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_3_1_reg_8547;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_6975 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_4_1_reg_8693 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_4_1_reg_8693 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_4_1_reg_8693;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7055 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_5_1_reg_8855 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_5_1_reg_8855 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_5_1_reg_8855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1615 == 1'b1)) begin
        if ((ap_condition_7132 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_1_reg_9033 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_1_reg_9033 <= ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_6_1_reg_9033;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_8416 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_7_3_reg_12014 <= old_word_buffer_V_lo_3_fu_23889_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_7_3_reg_12014 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_7_3_reg_12014;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7282 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_7_3_reg_7514 <= old_word_buffer_V_lo_7_fu_23939_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_7_3_reg_7514 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_7_3_reg_7514;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7352 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_7_3_reg_7678 <= old_word_buffer_V_lo_11_fu_23989_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_7_3_reg_7678 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_7_3_reg_7678;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7414 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_7_3_reg_7826 <= old_word_buffer_V_lo_15_fu_24023_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_7_3_reg_7826 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_7_3_reg_7826;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7468 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_7_3_reg_7958 <= old_word_buffer_V_lo_19_fu_24043_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_7_3_reg_7958 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_7_3_reg_7958;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7145 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_reg_7192 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_reg_7192 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_3_reg_7192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_8416 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_7_3_reg_16075 <= old_word_buffer_V_lo_83_fu_24291_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_7_3_reg_16075 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_7_3_reg_16075;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7282 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_7_3_reg_9379 <= old_word_buffer_V_lo_87_fu_24341_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_7_3_reg_9379 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_7_3_reg_9379;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7352 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_7_3_reg_9543 <= old_word_buffer_V_lo_91_fu_24391_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_7_3_reg_9543 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_7_3_reg_9543;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7414 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_7_3_reg_9691 <= old_word_buffer_V_lo_95_fu_24425_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_7_3_reg_9691 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_7_3_reg_9691;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7468 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_7_3_reg_9823 <= old_word_buffer_V_lo_99_fu_24445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_7_3_reg_9823 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_7_3_reg_9823;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7145 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_reg_9057 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_reg_9057 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_3_reg_9057;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_8416 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_7_17_fu_1622;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_7_reg_12037 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_7_reg_12037;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7282 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_7_reg_7536 <= old_word_buffer_0_7_17_fu_1622;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_7_reg_7536 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_7_reg_7536;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7352 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_7_reg_7698 <= old_word_buffer_0_7_17_fu_1622;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_7_reg_7698 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_7_reg_7698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7414 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_7_reg_7844 <= old_word_buffer_0_7_17_fu_1622;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_7_reg_7844 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_7_reg_7844;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7468 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_7_reg_7974 <= old_word_buffer_0_7_17_fu_1622;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_7_reg_7974 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_7_reg_7974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_8416 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_7_10_fu_1626;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_7_reg_16098 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_7_reg_16098;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7282 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_7_reg_9401 <= old_word_buffer_1_7_10_fu_1626;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_7_reg_9401 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_7_reg_9401;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7352 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_7_reg_9563 <= old_word_buffer_1_7_10_fu_1626;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_7_reg_9563 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_7_reg_9563;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7414 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_7_reg_9709 <= old_word_buffer_1_7_10_fu_1626;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_7_reg_9709 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_7_reg_9709;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7468 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_7_reg_9839 <= old_word_buffer_1_7_10_fu_1626;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_7_reg_9839 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_7_reg_9839;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7145 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_3_reg_7216 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_3_reg_7216 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_3_reg_7216;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_6707 == 1'b1)) begin
        if ((ap_condition_7145 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_3_reg_9081 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_3_reg_9081 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_3_reg_9081;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_1_reg_6389 <= old_word_buffer_0_0_52_fu_26368_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_1_reg_6389 <= old_word_buffer_V_lo_159_fu_26110_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_1_reg_6389 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_1_reg_6389;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_2_reg_6365 <= old_word_buffer_0_0_53_fu_26374_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_2_reg_6365 <= old_word_buffer_V_lo_30_fu_26152_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_2_reg_6365 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_2_reg_6365;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_3_reg_6341 <= old_word_buffer_0_0_54_fu_26381_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_3_reg_6341 <= old_word_buffer_V_lo_31_fu_26194_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_3_reg_6341 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_3_reg_6341;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_4_reg_6317 <= old_word_buffer_0_0_55_fu_26387_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_4_reg_6317 <= old_word_buffer_V_lo_32_fu_26236_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_4_reg_6317 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_4_reg_6317;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_5_reg_6293 <= old_word_buffer_0_0_56_fu_26394_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_5_reg_6293 <= old_word_buffer_V_lo_33_fu_26278_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_5_reg_6293 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_5_reg_6293;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_6_reg_6269 <= old_word_buffer_0_0_57_fu_26400_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_6_reg_6269 <= old_word_buffer_V_lo_34_fu_26320_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_6_reg_6269 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_6_reg_6269;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_7_reg_6245 <= old_word_buffer_0_0_58_fu_26407_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_7_reg_6245 <= old_word_buffer_V_lo_35_reg_53574;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_7_reg_6245 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_7_reg_6245;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_8_reg_6221 <= old_word_buffer_0_0_59_fu_26413_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_8_reg_6221 <= old_word_buffer_V_lo_36_fu_26361_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_8_reg_6221 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_8_reg_6221;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= p_word_buffer_0_1_1_fu_26424_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= old_word_buffer_0_1_19_fu_1414;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= old_word_buffer_0_2_19_fu_1450;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= old_word_buffer_0_3_19_fu_1486;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= old_word_buffer_0_4_19_fu_1518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= old_word_buffer_0_5_19_fu_1554;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= old_word_buffer_0_6_19_fu_1590;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_9_reg_6413;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_3_reg_7334 <= old_word_buffer_V_lo_fu_27683_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_3_reg_7334 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_3_reg_11924 <= old_word_buffer_V_lo_1_fu_27743_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_3_reg_11924 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_3_3_reg_11924;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_3_reg_11970 <= old_word_buffer_V_lo_2_fu_27803_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_3_reg_11970 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_5_3_reg_11970;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_3_reg_12014 <= old_word_buffer_V_lo_3_reg_53659;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_3_reg_12014 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_7_3_reg_12014;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_reg_6440 <= word_buffer_V_load_1_fu_26432_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_reg_6440 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_1_reg_6440;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_reg_6464 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_reg_6464 <= word_buffer_V_load_1_2_fu_26445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_reg_6464 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_3_reg_6464;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_reg_6488 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_reg_6488 <= word_buffer_V_load_1_4_fu_26457_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_reg_6488 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_5_reg_6488;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_reg_6512 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_reg_6512 <= word_buffer_V_load_1_6_fu_26469_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_reg_6512 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_7_reg_6512;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_3_reg_7382 <= old_word_buffer_V_lo_4_fu_27933_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_3_reg_7382 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_1_3_reg_7382;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_3_reg_7426 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_3_reg_7426 <= old_word_buffer_V_lo_5_fu_27983_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_3_reg_7426 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_3_3_reg_7426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_3_reg_7470 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_3_reg_7470 <= old_word_buffer_V_lo_6_fu_28033_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_3_reg_7470 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_5_3_reg_7470;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_3_reg_7514 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_3_reg_7514 <= old_word_buffer_V_lo_7_reg_53670;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_3_reg_7514 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_7_3_reg_7514;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_reg_6536 <= word_buffer_V_load_1_8_fu_26663_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_reg_6536 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_1_reg_6536;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_reg_6568 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_reg_6568 <= word_buffer_V_load_1_9_fu_26676_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_reg_6568 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_3_reg_6568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_reg_6600 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_reg_6600 <= word_buffer_V_load_1_55_fu_26688_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_reg_6600 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_5_reg_6600;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_reg_6632 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_reg_6632 <= word_buffer_V_load_1_10_fu_26700_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_reg_6632 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_7_reg_6632;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_3_reg_7558 <= old_word_buffer_V_lo_8_fu_28163_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_3_reg_7558 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_1_3_reg_7558;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_3_reg_7598 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_3_reg_7598 <= old_word_buffer_V_lo_9_fu_28203_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_3_reg_7598 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_3_3_reg_7598;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_3_reg_7638 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_3_reg_7638 <= old_word_buffer_V_lo_10_fu_28243_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_3_reg_7638 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_5_3_reg_7638;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_3_reg_7678 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_3_reg_7678 <= old_word_buffer_V_lo_11_reg_53689;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_3_reg_7678 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_7_3_reg_7678;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_reg_6664 <= word_buffer_V_load_1_11_fu_26863_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_reg_6664 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_1_reg_6664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_reg_6700 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_reg_6700 <= word_buffer_V_load_1_12_fu_26882_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_reg_6700 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_3_reg_6700;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_reg_6736 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_reg_6736 <= word_buffer_V_load_1_13_fu_26900_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_reg_6736 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_5_reg_6736;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_reg_6772 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_reg_6772 <= word_buffer_V_load_1_14_fu_26918_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_reg_6772 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_7_reg_6772;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_3_reg_7718 <= old_word_buffer_V_lo_12_fu_28352_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_3_reg_7718 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_1_3_reg_7718;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_3_reg_7754 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_3_reg_7754 <= old_word_buffer_V_lo_13_fu_28382_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_3_reg_7754 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_3_3_reg_7754;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_3_reg_7790 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_3_reg_7790 <= old_word_buffer_V_lo_14_fu_28412_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_3_reg_7790 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_5_3_reg_7790;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_3_reg_7826 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_3_reg_7826 <= old_word_buffer_V_lo_15_reg_53704;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_3_reg_7826 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_7_3_reg_7826;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_reg_6808 <= word_buffer_V_load_1_15_fu_27066_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_reg_6808 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_1_reg_6808;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_reg_6848 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_reg_6848 <= word_buffer_V_load_1_16_fu_27091_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_reg_6848 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_3_reg_6848;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_reg_6888 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_reg_6888 <= word_buffer_V_load_1_17_fu_27115_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_reg_6888 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_5_reg_6888;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_reg_6928 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_reg_6928 <= word_buffer_V_load_1_18_fu_27139_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_reg_6928 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_7_reg_6928;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_3_reg_7862 <= old_word_buffer_V_lo_16_fu_28501_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_3_reg_7862 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_1_3_reg_7862;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_3_reg_7894 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_3_reg_7894 <= old_word_buffer_V_lo_17_fu_28521_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_3_reg_7894 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_3_3_reg_7894;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_3_reg_7926 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_3_reg_7926 <= old_word_buffer_V_lo_18_fu_28541_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_3_reg_7926 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_5_3_reg_7926;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_3_reg_7958 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_3_reg_7958 <= old_word_buffer_V_lo_19_reg_53712;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_3_reg_7958 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_7_3_reg_7958;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_3_reg_7012;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_reg_7056 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_reg_7056 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_5_reg_7056;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_reg_7100 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_reg_7100 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_7_reg_7100;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_3_reg_7990 <= old_word_buffer_V_lo_20_fu_28604_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_3_reg_7990 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_1_3_reg_7990;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_3_reg_8014 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_3_reg_8014 <= old_word_buffer_V_lo_22_fu_28621_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_3_reg_8014 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_3_3_reg_8014;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_3_reg_8038 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_3_reg_8038 <= old_word_buffer_V_lo_24_fu_28638_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_3_reg_8038 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_5_3_reg_8038;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_3_reg_8062 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_3_reg_8062 <= old_word_buffer_V_lo_26_fu_28652_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_3_reg_8062 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_7_3_reg_8062;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_1_reg_11638 <= old_word_buffer_0_7_10_fu_1594;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_1_reg_11638 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_1_1_reg_11638;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_2_reg_11670 <= old_word_buffer_0_7_11_fu_1598;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_2_reg_11670 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_2_reg_11670;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_1_reg_11582 <= old_word_buffer_0_7_12_fu_1602;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_1_reg_11582 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_1_reg_11582;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_4_reg_11550 <= old_word_buffer_0_7_13_fu_1606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_4_reg_11550 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_4_reg_11550;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_1_reg_11518 <= old_word_buffer_0_7_14_fu_1610;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_1_reg_11518 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_5_1_reg_11518;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7155 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_reg_7240 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_reg_7240 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_5_reg_7240;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_6_reg_11486 <= old_word_buffer_0_7_15_fu_1614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_6_reg_11486 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_6_reg_11486;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_1_reg_11454 <= old_word_buffer_0_7_48_reg_52184;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_1_reg_11454 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_7_1_reg_11454;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_8_reg_11422 <= old_word_buffer_0_7_49_reg_52193;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_8_reg_11422 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_8_reg_11422;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_9_reg_11702 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_9_reg_11702 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_9_reg_11702;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_reg_11614 <= p_0362_0_i_0_6_fu_27480_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_reg_11614 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_reg_11614;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_1_reg_8254 <= old_word_buffer_1_0_52_fu_29002_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_1_reg_8254 <= old_word_buffer_V_lo_79_fu_28744_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_1_reg_8254 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_1_reg_8254;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_2_reg_8230 <= old_word_buffer_1_0_53_fu_29008_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_2_reg_8230 <= old_word_buffer_V_lo_110_fu_28786_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_2_reg_8230 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_2_reg_8230;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_3_reg_8206 <= old_word_buffer_1_0_54_fu_29015_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_3_reg_8206 <= old_word_buffer_V_lo_111_fu_28828_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_3_reg_8206 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_3_reg_8206;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_4_reg_8182 <= old_word_buffer_1_0_55_fu_29021_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_4_reg_8182 <= old_word_buffer_V_lo_112_fu_28870_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_4_reg_8182 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_4_reg_8182;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_5_reg_8158 <= old_word_buffer_1_0_56_fu_29028_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_5_reg_8158 <= old_word_buffer_V_lo_113_fu_28912_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_5_reg_8158 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_5_reg_8158;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_6_reg_8134 <= old_word_buffer_1_0_57_fu_29034_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_6_reg_8134 <= old_word_buffer_V_lo_114_fu_28954_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_6_reg_8134 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_6_reg_8134;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_7_reg_8110 <= old_word_buffer_1_0_58_fu_29041_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_7_reg_8110 <= old_word_buffer_V_lo_115_reg_53724;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_7_reg_8110 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_7_reg_8110;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_8_reg_8086 <= old_word_buffer_1_0_59_fu_29047_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_8_reg_8086 <= old_word_buffer_V_lo_116_fu_28995_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_8_reg_8086 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_8_reg_8086;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1232_reg_50214) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= p_word_buffer_1_1_1_fu_29058_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= old_word_buffer_1_1_19_fu_1698;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= old_word_buffer_1_2_19_fu_1734;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= old_word_buffer_1_3_19_fu_1770;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= old_word_buffer_1_4_19_fu_1806;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd5))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= old_word_buffer_1_5_19_fu_1842;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd6))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= old_word_buffer_1_6_19_fu_1878;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (3'd0 == tmp_1231_reg_50210)) | ((tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (rb_0_reg_45771 == 1'd0) & (tmp_1231_reg_50210 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1232_reg_50214 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2) & (rb_0_reg_45771 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_9_reg_8278;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_3_reg_9199 <= old_word_buffer_V_lo_80_fu_30300_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_3_reg_9199 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_1_3_reg_9199;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_3_reg_15985 <= old_word_buffer_V_lo_81_fu_30360_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_3_reg_15985 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_3_3_reg_15985;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_3_reg_16031 <= old_word_buffer_V_lo_82_fu_30420_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_3_reg_16031 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_5_3_reg_16031;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1251_reg_50470 == 3'd1)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_3_reg_16075 <= old_word_buffer_V_lo_83_reg_53809;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_3_reg_16075 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_7_3_reg_16075;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_reg_8305 <= word_buffer_V_load_1_27_fu_29066_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_reg_8305 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_1_reg_8305;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_reg_8329 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_reg_8329 <= word_buffer_V_load_1_29_fu_29079_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_reg_8329 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_3_reg_8329;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_reg_8353 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_reg_8353 <= word_buffer_V_load_1_31_fu_29091_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_reg_8353 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_5_reg_8353;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_reg_8377 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_reg_8377 <= word_buffer_V_load_1_33_fu_29103_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_reg_8377 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_7_reg_8377;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_3_reg_9247 <= old_word_buffer_V_lo_84_fu_30550_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_3_reg_9247 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_1_3_reg_9247;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_3_reg_9291 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_3_reg_9291 <= old_word_buffer_V_lo_85_fu_30600_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_3_reg_9291 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_3_3_reg_9291;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_3_reg_9335 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_3_reg_9335 <= old_word_buffer_V_lo_86_fu_30650_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_3_reg_9335 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_5_3_reg_9335;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_3_reg_9379 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1241_reg_50380 == 3'd2)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_3_reg_9379 <= old_word_buffer_V_lo_87_reg_53820;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_3_reg_9379 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_7_3_reg_9379;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_reg_8401 <= word_buffer_V_load_1_35_fu_29297_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_reg_8401 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_1_reg_8401;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_reg_8433 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_reg_8433 <= word_buffer_V_load_1_36_fu_29310_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_reg_8433 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_3_reg_8433;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_reg_8465 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_reg_8465 <= word_buffer_V_load_1_37_fu_29322_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_reg_8465 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_5_reg_8465;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_reg_8497 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_reg_8497 <= word_buffer_V_load_1_38_fu_29334_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_reg_8497 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_7_reg_8497;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_3_reg_9423 <= old_word_buffer_V_lo_88_fu_30780_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_3_reg_9423 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_1_3_reg_9423;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_3_reg_9463 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_3_reg_9463 <= old_word_buffer_V_lo_89_fu_30820_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_3_reg_9463 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_3_3_reg_9463;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_3_reg_9503 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_3_reg_9503 <= old_word_buffer_V_lo_90_fu_30860_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_3_reg_9503 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_5_3_reg_9503;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_3_reg_9543 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1243_reg_50410 == 3'd3)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_3_reg_9543 <= old_word_buffer_V_lo_91_reg_53839;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_3_reg_9543 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_7_3_reg_9543;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_reg_8529 <= word_buffer_V_load_1_39_fu_29497_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_reg_8529 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_1_reg_8529;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_reg_8565 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_reg_8565 <= word_buffer_V_load_1_40_fu_29516_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_reg_8565 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_3_reg_8565;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_reg_8601 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_reg_8601 <= word_buffer_V_load_1_41_fu_29534_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_reg_8601 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_5_reg_8601;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_reg_8637 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1231_reg_50210 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_reg_8637 <= word_buffer_V_load_1_42_fu_29552_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_reg_8637 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_7_reg_8637;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_3_reg_9583 <= old_word_buffer_V_lo_92_fu_30969_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_3_reg_9583 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_1_3_reg_9583;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_3_reg_9619 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_3_reg_9619 <= old_word_buffer_V_lo_93_fu_30999_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_3_reg_9619 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_3_3_reg_9619;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_3_reg_9655 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_3_reg_9655 <= old_word_buffer_V_lo_94_fu_31029_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_3_reg_9655 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_5_3_reg_9655;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_3_reg_9691 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (r_V_64_0_4_cast_reg_50414 == 3'd4)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_3_reg_9691 <= old_word_buffer_V_lo_95_reg_53854;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_3_reg_9691 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_7_3_reg_9691;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_reg_8673 <= word_buffer_V_load_1_43_fu_29700_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_reg_8673 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_1_reg_8673;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_reg_8713 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_reg_8713 <= word_buffer_V_load_1_44_fu_29725_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_reg_8713 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_3_reg_8713;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_reg_8753 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_reg_8753 <= word_buffer_V_load_1_45_fu_29749_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_reg_8753 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_5_reg_8753;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_reg_8793 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_110_reg_50234 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter2) & (3'd0 == tmp_110_reg_50234)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_reg_8793 <= word_buffer_V_load_1_46_fu_29773_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_reg_8793 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_7_reg_8793;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_3_reg_9727 <= old_word_buffer_V_lo_96_fu_31118_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_3_reg_9727 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_1_3_reg_9727;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_3_reg_9759 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_3_reg_9759 <= old_word_buffer_V_lo_97_fu_31138_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_3_reg_9759 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_3_3_reg_9759;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_3_reg_9791 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_3_reg_9791 <= old_word_buffer_V_lo_98_fu_31158_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_3_reg_9791 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_5_3_reg_9791;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_3_reg_9823 <= 2'd0;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter2) & (tmp_1246_reg_50426 == 3'd5)))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_3_reg_9823 <= old_word_buffer_V_lo_99_reg_53862;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_3_reg_9823 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_7_3_reg_9823;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_reg_8877 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_reg_8877 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_3_reg_8877;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_reg_8921 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_reg_8921 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_5_reg_8921;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_reg_8965 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_reg_8965 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_7_reg_8965;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_3_reg_9855 <= old_word_buffer_V_lo_100_fu_31221_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_3_reg_9855 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_1_3_reg_9855;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_3_reg_9879 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_3_reg_9879 <= old_word_buffer_V_lo_102_fu_31238_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_3_reg_9879 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_3_3_reg_9879;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_3_reg_9903 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_3_reg_9903 <= old_word_buffer_V_lo_104_fu_31255_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_3_reg_9903 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_5_3_reg_9903;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_3_reg_9927 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_3_reg_9927 <= old_word_buffer_V_lo_106_fu_31269_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_3_reg_9927 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_7_3_reg_9927;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_1_reg_15707 <= old_word_buffer_1_7_11_fu_1882;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_1_reg_15707 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_1_1_reg_15707;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_2_reg_15675 <= old_word_buffer_1_7_12_fu_1886;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_2_reg_15675 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_2_reg_15675;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_1_reg_15643 <= old_word_buffer_1_7_13_fu_1890;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_1_reg_15643 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_1_reg_15643;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_4_reg_15611 <= old_word_buffer_1_7_14_fu_1894;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_4_reg_15611 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_4_reg_15611;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_1_reg_15579 <= old_word_buffer_1_7_15_fu_1898;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_1_reg_15579 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_5_1_reg_15579;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7155 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_reg_9105 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_reg_9105 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_5_reg_9105;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_6_reg_15547 <= old_word_buffer_1_7_16_fu_1902;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_6_reg_15547 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_6_reg_15547;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_1_reg_15515 <= old_word_buffer_1_7_49_reg_52231;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_1_reg_15515 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_7_1_reg_15515;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_8_reg_15483 <= old_word_buffer_1_7_42_reg_52212;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_8_reg_15483 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_8_reg_15483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_9_reg_15763 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_9_reg_15763 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_9_reg_15763;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if (((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1238_reg_50346))) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_reg_15739 <= p_0362_0_i_1_6_fu_30097_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_reg_15739 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_reg_15739;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_1_12_fu_1386;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_2_12_fu_1422;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_3_12_fu_1458;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_4_13_fu_1494;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_5_12_fu_1526;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_6_12_fu_1562;
        end else if ((ap_condition_7176 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= old_word_buffer_0_7_11_fu_1598;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_1_reg_7358;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_1_14_fu_1394;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_2_14_fu_1430;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_3_14_fu_1466;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_4_15_fu_1502;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_5_14_fu_1534;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_6_14_fu_1570;
        end else if ((ap_condition_7176 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= old_word_buffer_0_7_13_fu_1606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_3_reg_11947;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_1_16_fu_1402;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_2_16_fu_1438;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_3_16_fu_1474;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_4_11_fu_1342;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_5_16_fu_1542;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_6_16_fu_1578;
        end else if ((ap_condition_7176 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= old_word_buffer_0_7_15_fu_1614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_5_reg_11992;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_1_18_fu_1410;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_2_18_fu_1446;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_3_18_fu_1482;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_4_18_fu_1514;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_5_18_fu_1550;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= old_word_buffer_0_6_18_fu_1586;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_7_reg_12037;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= old_word_buffer_0_2_12_fu_1422;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= old_word_buffer_0_3_12_fu_1458;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= old_word_buffer_0_4_13_fu_1494;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= old_word_buffer_0_5_12_fu_1526;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= old_word_buffer_0_6_12_fu_1562;
        end else if ((ap_condition_7232 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= old_word_buffer_0_7_11_fu_1598;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_1_reg_7404;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7264 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= 2'd0;
        end else if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= old_word_buffer_0_2_14_fu_1430;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= old_word_buffer_0_3_14_fu_1466;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= old_word_buffer_0_4_15_fu_1502;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= old_word_buffer_0_5_14_fu_1534;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= old_word_buffer_0_6_14_fu_1570;
        end else if ((ap_condition_7232 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= old_word_buffer_0_7_13_fu_1606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_3_reg_7448;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7264 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= 2'd0;
        end else if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= old_word_buffer_0_2_16_fu_1438;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= old_word_buffer_0_3_16_fu_1474;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= old_word_buffer_0_4_11_fu_1342;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= old_word_buffer_0_5_16_fu_1542;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= old_word_buffer_0_6_16_fu_1578;
        end else if ((ap_condition_7232 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= old_word_buffer_0_7_15_fu_1614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_5_reg_7492;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7264 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= 2'd0;
        end else if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= old_word_buffer_0_2_18_fu_1446;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= old_word_buffer_0_3_18_fu_1482;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= old_word_buffer_0_4_18_fu_1514;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= old_word_buffer_0_5_18_fu_1550;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= old_word_buffer_0_6_18_fu_1586;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_7_reg_7536;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578 <= old_word_buffer_0_3_12_fu_1458;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578 <= old_word_buffer_0_4_13_fu_1494;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578 <= old_word_buffer_0_5_12_fu_1526;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578 <= old_word_buffer_0_6_12_fu_1562;
        end else if ((ap_condition_7306 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578 <= old_word_buffer_0_7_11_fu_1598;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_1_reg_7578;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7335 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= 2'd0;
        end else if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= old_word_buffer_0_3_14_fu_1466;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= old_word_buffer_0_4_15_fu_1502;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= old_word_buffer_0_5_14_fu_1534;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= old_word_buffer_0_6_14_fu_1570;
        end else if ((ap_condition_7306 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= old_word_buffer_0_7_13_fu_1606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_3_reg_7618;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7335 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= 2'd0;
        end else if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= old_word_buffer_0_3_16_fu_1474;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= old_word_buffer_0_4_11_fu_1342;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= old_word_buffer_0_5_16_fu_1542;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= old_word_buffer_0_6_16_fu_1578;
        end else if ((ap_condition_7306 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= old_word_buffer_0_7_15_fu_1614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_5_reg_7658;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7335 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698 <= 2'd0;
        end else if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698 <= old_word_buffer_0_3_18_fu_1482;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698 <= old_word_buffer_0_4_18_fu_1514;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698 <= old_word_buffer_0_5_18_fu_1550;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698 <= old_word_buffer_0_6_18_fu_1586;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_7_reg_7698;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736 <= old_word_buffer_0_4_13_fu_1494;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736 <= old_word_buffer_0_5_12_fu_1526;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736 <= old_word_buffer_0_6_12_fu_1562;
        end else if ((ap_condition_7372 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736 <= old_word_buffer_0_7_11_fu_1598;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_1_reg_7736;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7398 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772 <= 2'd0;
        end else if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772 <= old_word_buffer_0_4_15_fu_1502;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772 <= old_word_buffer_0_5_14_fu_1534;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772 <= old_word_buffer_0_6_14_fu_1570;
        end else if ((ap_condition_7372 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772 <= old_word_buffer_0_7_13_fu_1606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_3_reg_7772;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7398 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808 <= 2'd0;
        end else if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808 <= old_word_buffer_0_4_11_fu_1342;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808 <= old_word_buffer_0_5_16_fu_1542;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808 <= old_word_buffer_0_6_16_fu_1578;
        end else if ((ap_condition_7372 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808 <= old_word_buffer_0_7_15_fu_1614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_5_reg_7808;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7398 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844 <= 2'd0;
        end else if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844 <= old_word_buffer_0_4_18_fu_1514;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844 <= old_word_buffer_0_5_18_fu_1550;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844 <= old_word_buffer_0_6_18_fu_1586;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_7_reg_7844;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_1_reg_7878 <= old_word_buffer_0_5_12_fu_1526;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_1_reg_7878 <= old_word_buffer_0_6_12_fu_1562;
        end else if ((ap_condition_7430 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_1_reg_7878 <= old_word_buffer_0_7_11_fu_1598;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_1_reg_7878 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_1_reg_7878;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7453 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910 <= 2'd0;
        end else if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910 <= old_word_buffer_0_5_14_fu_1534;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910 <= old_word_buffer_0_6_14_fu_1570;
        end else if ((ap_condition_7430 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910 <= old_word_buffer_0_7_13_fu_1606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_3_reg_7910;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7453 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942 <= 2'd0;
        end else if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942 <= old_word_buffer_0_5_16_fu_1542;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942 <= old_word_buffer_0_6_16_fu_1578;
        end else if ((ap_condition_7430 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942 <= old_word_buffer_0_7_15_fu_1614;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_5_reg_7942;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7453 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_7_reg_7974 <= 2'd0;
        end else if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_7_reg_7974 <= old_word_buffer_0_5_18_fu_1550;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_7_reg_7974 <= old_word_buffer_0_6_18_fu_1586;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_7_reg_7974 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_7_reg_7974;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_1_reg_8002 <= old_word_buffer_V_lo_21_fu_28611_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_1_reg_8002 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_1_reg_8002;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_3_reg_8026 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_3_reg_8026 <= old_word_buffer_V_lo_23_fu_28628_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_3_reg_8026 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_3_reg_8026;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_5_reg_8050 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_5_reg_8050 <= old_word_buffer_V_lo_25_fu_28645_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_5_reg_8050 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_5_reg_8050;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_7_reg_8074 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_7_reg_8074 <= old_word_buffer_V_lo_27_fu_28657_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_7_reg_8074 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_7_reg_8074;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_1_12_fu_1670;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_2_12_fu_1706;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_3_12_fu_1742;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_4_12_fu_1778;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_5_12_fu_1814;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_6_12_fu_1850;
        end else if ((ap_condition_7176 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= old_word_buffer_1_7_12_fu_1886;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_1_reg_9223;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_1_14_fu_1678;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_2_14_fu_1714;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_3_14_fu_1750;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_4_14_fu_1786;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_5_14_fu_1822;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_6_14_fu_1858;
        end else if ((ap_condition_7176 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= old_word_buffer_1_7_14_fu_1894;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_3_reg_16008;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_1_16_fu_1686;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_2_16_fu_1722;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_3_16_fu_1758;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_4_16_fu_1794;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_5_16_fu_1830;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_6_16_fu_1866;
        end else if ((ap_condition_7176 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= old_word_buffer_1_7_16_fu_1902;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_5_reg_16053;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7202 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_1_18_fu_1694;
        end else if ((ap_condition_7196 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_2_18_fu_1730;
        end else if ((ap_condition_7192 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_3_18_fu_1766;
        end else if ((ap_condition_7188 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_4_18_fu_1802;
        end else if ((ap_condition_7184 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_5_18_fu_1838;
        end else if ((ap_condition_7180 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= old_word_buffer_1_6_18_fu_1874;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_7_reg_16098;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= old_word_buffer_1_2_12_fu_1706;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= old_word_buffer_1_3_12_fu_1742;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= old_word_buffer_1_4_12_fu_1778;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= old_word_buffer_1_5_12_fu_1814;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= old_word_buffer_1_6_12_fu_1850;
        end else if ((ap_condition_7232 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= old_word_buffer_1_7_12_fu_1886;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_1_reg_9269;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7264 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= 2'd0;
        end else if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= old_word_buffer_1_2_14_fu_1714;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= old_word_buffer_1_3_14_fu_1750;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= old_word_buffer_1_4_14_fu_1786;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= old_word_buffer_1_5_14_fu_1822;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= old_word_buffer_1_6_14_fu_1858;
        end else if ((ap_condition_7232 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= old_word_buffer_1_7_14_fu_1894;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_3_reg_9313;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7264 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= 2'd0;
        end else if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= old_word_buffer_1_2_16_fu_1722;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= old_word_buffer_1_3_16_fu_1758;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= old_word_buffer_1_4_16_fu_1794;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= old_word_buffer_1_5_16_fu_1830;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= old_word_buffer_1_6_16_fu_1866;
        end else if ((ap_condition_7232 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= old_word_buffer_1_7_16_fu_1902;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_5_reg_9357;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7264 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= 2'd0;
        end else if ((ap_condition_7249 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= old_word_buffer_1_2_18_fu_1730;
        end else if ((ap_condition_7244 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= old_word_buffer_1_3_18_fu_1766;
        end else if ((ap_condition_7241 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= old_word_buffer_1_4_18_fu_1802;
        end else if ((ap_condition_7238 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= old_word_buffer_1_5_18_fu_1838;
        end else if ((ap_condition_7235 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= old_word_buffer_1_6_18_fu_1874;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_7_reg_9401;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443 <= old_word_buffer_1_3_12_fu_1742;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443 <= old_word_buffer_1_4_12_fu_1778;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443 <= old_word_buffer_1_5_12_fu_1814;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443 <= old_word_buffer_1_6_12_fu_1850;
        end else if ((ap_condition_7306 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443 <= old_word_buffer_1_7_12_fu_1886;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_1_reg_9443;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7335 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= 2'd0;
        end else if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= old_word_buffer_1_3_14_fu_1750;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= old_word_buffer_1_4_14_fu_1786;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= old_word_buffer_1_5_14_fu_1822;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= old_word_buffer_1_6_14_fu_1858;
        end else if ((ap_condition_7306 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= old_word_buffer_1_7_14_fu_1894;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_3_reg_9483;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7335 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= 2'd0;
        end else if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= old_word_buffer_1_3_16_fu_1758;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= old_word_buffer_1_4_16_fu_1794;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= old_word_buffer_1_5_16_fu_1830;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= old_word_buffer_1_6_16_fu_1866;
        end else if ((ap_condition_7306 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= old_word_buffer_1_7_16_fu_1902;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_5_reg_9523;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7335 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563 <= 2'd0;
        end else if ((ap_condition_7320 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563 <= old_word_buffer_1_3_18_fu_1766;
        end else if ((ap_condition_7315 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563 <= old_word_buffer_1_4_18_fu_1802;
        end else if ((ap_condition_7312 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563 <= old_word_buffer_1_5_18_fu_1838;
        end else if ((ap_condition_7309 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563 <= old_word_buffer_1_6_18_fu_1874;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_7_reg_9563;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601 <= old_word_buffer_1_4_12_fu_1778;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601 <= old_word_buffer_1_5_12_fu_1814;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601 <= old_word_buffer_1_6_12_fu_1850;
        end else if ((ap_condition_7372 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601 <= old_word_buffer_1_7_12_fu_1886;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_1_reg_9601;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7398 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637 <= 2'd0;
        end else if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637 <= old_word_buffer_1_4_14_fu_1786;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637 <= old_word_buffer_1_5_14_fu_1822;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637 <= old_word_buffer_1_6_14_fu_1858;
        end else if ((ap_condition_7372 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637 <= old_word_buffer_1_7_14_fu_1894;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_3_reg_9637;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7398 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673 <= 2'd0;
        end else if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673 <= old_word_buffer_1_4_16_fu_1794;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673 <= old_word_buffer_1_5_16_fu_1830;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673 <= old_word_buffer_1_6_16_fu_1866;
        end else if ((ap_condition_7372 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673 <= old_word_buffer_1_7_16_fu_1902;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_5_reg_9673;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7398 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709 <= 2'd0;
        end else if ((ap_condition_7383 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709 <= old_word_buffer_1_4_18_fu_1802;
        end else if ((ap_condition_7378 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709 <= old_word_buffer_1_5_18_fu_1838;
        end else if ((ap_condition_7375 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709 <= old_word_buffer_1_6_18_fu_1874;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_7_reg_9709;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_1_reg_9743 <= old_word_buffer_1_5_12_fu_1814;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_1_reg_9743 <= old_word_buffer_1_6_12_fu_1850;
        end else if ((ap_condition_7430 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_1_reg_9743 <= old_word_buffer_1_7_12_fu_1886;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_1_reg_9743 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_1_reg_9743;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7453 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775 <= 2'd0;
        end else if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775 <= old_word_buffer_1_5_14_fu_1822;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775 <= old_word_buffer_1_6_14_fu_1858;
        end else if ((ap_condition_7430 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775 <= old_word_buffer_1_7_14_fu_1894;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_3_reg_9775;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7453 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807 <= 2'd0;
        end else if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807 <= old_word_buffer_1_5_16_fu_1830;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807 <= old_word_buffer_1_6_16_fu_1866;
        end else if ((ap_condition_7430 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807 <= old_word_buffer_1_7_16_fu_1902;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_5_reg_9807;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7453 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_7_reg_9839 <= 2'd0;
        end else if ((ap_condition_7438 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_7_reg_9839 <= old_word_buffer_1_5_18_fu_1838;
        end else if ((ap_condition_7433 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_7_reg_9839 <= old_word_buffer_1_6_18_fu_1874;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_7_reg_9839 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_7_reg_9839;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_1_reg_9867 <= old_word_buffer_V_lo_101_fu_31228_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_1_reg_9867 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_1_reg_9867;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_3_reg_9891 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_3_reg_9891 <= old_word_buffer_V_lo_103_fu_31245_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_3_reg_9891 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_3_reg_9891;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_5_reg_9915 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_5_reg_9915 <= old_word_buffer_V_lo_105_fu_31262_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_5_reg_9915 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_5_reg_9915;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7492 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_7_reg_9939 <= 2'd0;
        end else if ((ap_condition_3085 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_7_reg_9939 <= old_word_buffer_V_lo_107_fu_31274_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_7_reg_9939 <= ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_7_reg_9939;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_1_reg_6452 <= word_buffer_V_load_1_1_fu_26439_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_1_reg_6452 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_1_reg_6452;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_3_reg_6476 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_3_reg_6476 <= word_buffer_V_load_1_3_fu_26451_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_3_reg_6476 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_3_reg_6476;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_5_reg_6500 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_5_reg_6500 <= word_buffer_V_load_1_5_fu_26463_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_5_reg_6500 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_5_reg_6500;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_7_reg_6524 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_7_reg_6524 <= word_buffer_V_load_1_7_fu_26475_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_7_reg_6524 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_7_reg_6524;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_1_reg_6552 <= word_buffer_0_0_2_1_fu_26037_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_1_reg_6552 <= word_buffer_0_1_2_1_reg_53555;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_1_reg_6552 <= word_buffer_0_2_2_1_reg_53444;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_1_reg_6552 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_1_reg_6552;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6876 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584 <= 2'd0;
        end else if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584 <= word_buffer_0_0_4_1_fu_26024_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584 <= word_buffer_0_1_4_1_reg_53517;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584 <= word_buffer_0_2_4_1_reg_53410;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_3_reg_6584;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6876 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616 <= 2'd0;
        end else if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616 <= word_buffer_0_0_6_1_fu_26011_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616 <= word_buffer_0_1_6_1_reg_53479;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616 <= word_buffer_0_2_6_1_reg_53376;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_5_reg_6616;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6876 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648 <= 2'd0;
        end else if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648 <= word_buffer_0_1_0_1_fu_25998_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648 <= word_buffer_0_2_0_1_fu_25972_p3;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648 <= word_buffer_0_3_0_1_fu_25944_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_7_reg_6648;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682 <= word_buffer_0_0_2_1_fu_26037_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682 <= word_buffer_0_1_2_1_reg_53555;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682 <= word_buffer_0_2_2_1_reg_53444;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682 <= word_buffer_0_3_2_1_reg_53345;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_1_reg_6682;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6926 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718 <= 2'd0;
        end else if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718 <= word_buffer_0_0_4_1_fu_26024_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718 <= word_buffer_0_1_4_1_reg_53517;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718 <= word_buffer_0_2_4_1_reg_53410;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718 <= word_buffer_0_3_4_1_reg_53315;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_3_reg_6718;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6926 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754 <= 2'd0;
        end else if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754 <= word_buffer_0_0_6_1_fu_26011_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754 <= word_buffer_0_1_6_1_reg_53479;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754 <= word_buffer_0_2_6_1_reg_53376;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754 <= word_buffer_0_3_6_1_reg_53285;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_5_reg_6754;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6926 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790 <= 2'd0;
        end else if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790 <= word_buffer_0_1_0_1_fu_25998_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790 <= word_buffer_0_2_0_1_fu_25972_p3;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790 <= word_buffer_0_3_0_1_fu_25944_p3;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790 <= word_buffer_0_4_0_1_fu_25918_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_7_reg_6790;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828 <= word_buffer_0_0_2_1_fu_26037_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828 <= word_buffer_0_1_2_1_reg_53555;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828 <= word_buffer_0_2_2_1_reg_53444;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828 <= word_buffer_0_3_2_1_reg_53345;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828 <= word_buffer_0_4_2_1_reg_53258;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_1_reg_6828;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6985 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= 2'd0;
        end else if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= word_buffer_0_0_4_1_fu_26024_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= word_buffer_0_1_4_1_reg_53517;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= word_buffer_0_2_4_1_reg_53410;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= word_buffer_0_3_4_1_reg_53315;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= word_buffer_0_4_4_1_reg_53232;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_3_reg_6868;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6985 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= 2'd0;
        end else if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= word_buffer_0_0_6_1_fu_26011_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= word_buffer_0_1_6_1_reg_53479;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= word_buffer_0_2_6_1_reg_53376;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= word_buffer_0_3_6_1_reg_53285;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= word_buffer_0_4_6_1_reg_53206;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_5_reg_6908;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6985 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= 2'd0;
        end else if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= word_buffer_0_1_0_1_fu_25998_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= word_buffer_0_2_0_1_fu_25972_p3;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= word_buffer_0_3_0_1_fu_25944_p3;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= word_buffer_0_4_0_1_fu_25918_p3;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= word_buffer_0_5_0_1_fu_25892_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_7_reg_6948;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_3_reg_7034 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_3_reg_7034 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_3_reg_7034;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_5_reg_7078 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_5_reg_7078 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_5_reg_7078;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_7_reg_7122 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_7_reg_7122 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_7_reg_7122;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7155 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_5_reg_7264 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_5_reg_7264 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_5_reg_7264;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_1_reg_8317 <= word_buffer_V_load_1_28_fu_29073_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_1_reg_8317 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_1_reg_8317;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_3_reg_8341 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_3_reg_8341 <= word_buffer_V_load_1_30_fu_29085_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_3_reg_8341 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_3_reg_8341;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_5_reg_8365 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_5_reg_8365 <= word_buffer_V_load_1_32_fu_29097_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_5_reg_8365 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_5_reg_8365;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6827 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_7_reg_8389 <= 2'd0;
        end else if ((ap_condition_2847 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_7_reg_8389 <= word_buffer_V_load_1_34_fu_29109_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_7_reg_8389 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_7_reg_8389;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_1_reg_8417 <= word_buffer_1_0_2_1_fu_25788_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_1_reg_8417 <= word_buffer_1_1_2_1_reg_53010;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_1_reg_8417 <= word_buffer_1_2_2_1_reg_52899;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_1_reg_8417 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_1_reg_8417;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6876 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449 <= 2'd0;
        end else if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449 <= word_buffer_1_0_4_1_fu_25775_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449 <= word_buffer_1_1_4_1_reg_52972;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449 <= word_buffer_1_2_4_1_reg_52865;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_3_reg_8449;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6876 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481 <= 2'd0;
        end else if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481 <= word_buffer_1_0_6_1_fu_25762_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481 <= word_buffer_1_1_6_1_reg_52934;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481 <= word_buffer_1_2_6_1_reg_52831;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_5_reg_8481;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6876 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513 <= 2'd0;
        end else if ((ap_condition_6861 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513 <= word_buffer_1_1_0_1_fu_25749_p3;
        end else if ((ap_condition_6856 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513 <= word_buffer_1_2_0_fu_25801_p3;
        end else if ((ap_condition_6851 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513 <= word_buffer_1_3_0_1_fu_25716_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_7_reg_8513;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547 <= word_buffer_1_0_2_1_fu_25788_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547 <= word_buffer_1_1_2_1_reg_53010;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547 <= word_buffer_1_2_2_1_reg_52899;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547 <= word_buffer_1_3_2_1_reg_52800;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_1_reg_8547;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6926 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583 <= 2'd0;
        end else if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583 <= word_buffer_1_0_4_1_fu_25775_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583 <= word_buffer_1_1_4_1_reg_52972;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583 <= word_buffer_1_2_4_1_reg_52865;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583 <= word_buffer_1_3_4_1_reg_52770;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_3_reg_8583;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6926 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619 <= 2'd0;
        end else if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619 <= word_buffer_1_0_6_1_fu_25762_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619 <= word_buffer_1_1_6_1_reg_52934;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619 <= word_buffer_1_2_6_1_reg_52831;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619 <= word_buffer_1_3_6_1_reg_52740;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_5_reg_8619;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6926 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655 <= 2'd0;
        end else if ((ap_condition_6911 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655 <= word_buffer_1_1_0_1_fu_25749_p3;
        end else if ((ap_condition_6906 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655 <= word_buffer_1_2_0_fu_25801_p3;
        end else if ((ap_condition_6903 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655 <= word_buffer_1_3_0_1_fu_25716_p3;
        end else if ((ap_condition_6900 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655 <= word_buffer_1_4_0_1_fu_25690_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_7_reg_8655;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693 <= word_buffer_1_0_2_1_fu_25788_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693 <= word_buffer_1_1_2_1_reg_53010;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693 <= word_buffer_1_2_2_1_reg_52899;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693 <= word_buffer_1_3_2_1_reg_52800;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693 <= word_buffer_1_4_2_1_reg_52713;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_1_reg_8693;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6985 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= 2'd0;
        end else if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= word_buffer_1_0_4_1_fu_25775_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= word_buffer_1_1_4_1_reg_52972;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= word_buffer_1_2_4_1_reg_52865;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= word_buffer_1_3_4_1_reg_52770;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= word_buffer_1_4_4_1_reg_52687;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_3_reg_8733;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6985 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= 2'd0;
        end else if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= word_buffer_1_0_6_1_fu_25762_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= word_buffer_1_1_6_1_reg_52934;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= word_buffer_1_2_6_1_reg_52831;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= word_buffer_1_3_6_1_reg_52740;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= word_buffer_1_4_6_1_reg_52661;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_5_reg_8773;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_6985 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= 2'd0;
        end else if ((ap_condition_6970 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= word_buffer_1_1_0_1_fu_25749_p3;
        end else if ((ap_condition_6965 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= word_buffer_1_2_0_fu_25801_p3;
        end else if ((ap_condition_6962 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= word_buffer_1_3_0_1_fu_25716_p3;
        end else if ((ap_condition_6959 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= word_buffer_1_4_0_1_fu_25690_p3;
        end else if ((ap_condition_6956 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= word_buffer_1_5_0_1_fu_25664_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_7_reg_8813;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_3_reg_8899 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_3_reg_8899 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_3_reg_8899;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_5_reg_8943 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_5_reg_8943 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_5_reg_8943;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7066 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_7_reg_8987 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_7_reg_8987 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_7_reg_8987;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((ap_condition_7155 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_5_reg_9129 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_5_reg_9129 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_5_reg_9129;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_1_2_reg_11825 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_1_2_reg_11825 <= tmp_201_reg_56126;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_1_2_reg_11825 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_1_2_reg_11825;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_2_reg_11836 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_2_reg_11836 <= tmp_202_fu_33464_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_2_reg_11836 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_2_reg_11836;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_3_2_reg_11847 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_3_2_reg_11847 <= tmp_203_reg_56131;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_3_2_reg_11847 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_3_2_reg_11847;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_4_reg_11858 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_4_reg_11858 <= tmp_204_fu_33481_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_4_reg_11858 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_4_reg_11858;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_5_2_reg_11869 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_5_2_reg_11869 <= tmp_205_reg_56136;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_5_2_reg_11869 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_5_2_reg_11869;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_6_reg_11880 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_6_reg_11880 <= tmp_206_fu_33498_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_6_reg_11880 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_6_reg_11880;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_7_2_reg_11891 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_7_2_reg_11891 <= tmp_207_reg_56141;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_7_2_reg_11891 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_7_2_reg_11891;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_8_reg_11902 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_8_reg_11902 <= tmp_208_fu_33515_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_8_reg_11902 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_8_reg_11902;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == brmerge27_fu_33529_p2))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_9_reg_11913 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge27_fu_33529_p2))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_9_reg_11913 <= tmp_209_fu_33536_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_9_reg_11913 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_9_reg_11913;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_0_2_reg_12308;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_1_2_reg_12277 <= word_buffer_0_0_1_1_reg_55569;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_1_2_reg_12277 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_2_reg_12277;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_2_2_reg_12246 <= word_buffer_0_0_2_1_reg_55550;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_2_2_reg_12246 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_2_2_reg_12246;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_2_reg_12215 <= word_buffer_0_0_3_1_reg_55537;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_2_reg_12215 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_2_reg_12215;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_3_reg_11924 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_3_reg_11924 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_3_reg_11924;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_4_2_reg_12184 <= word_buffer_0_0_4_1_reg_55518;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_4_2_reg_12184 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_4_2_reg_12184;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_2_reg_12153 <= word_buffer_0_0_5_1_reg_55505;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_2_reg_12153 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_2_reg_12153;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_6_2_reg_12122 <= word_buffer_0_0_6_1_reg_55486;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_6_2_reg_12122 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_6_2_reg_12122;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_2_reg_12091 <= word_buffer_0_0_7_1_reg_55473;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_2_reg_12091 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_2_reg_12091;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_3_reg_12014 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_3_reg_12014 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_3_reg_12014;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_8_2_reg_12060 <= word_buffer_0_1_0_1_reg_55454;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_8_2_reg_12060 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_8_2_reg_12060;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_9_reg_12333 <= p_word_buffer_V_load_s_fu_33551_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_9_reg_12333 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_9_reg_12333;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_1_1_reg_10133 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_reg_6440;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_1_1_reg_10133 <= old_word_buffer_V_lo_37_reg_55766;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_1_1_reg_10133 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_1_reg_10133;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_2_reg_10107 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_1_reg_6452;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_2_reg_10107 <= old_word_buffer_V_lo_38_fu_32522_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_2_reg_10107 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_2_reg_10107;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_3_1_reg_10081 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_reg_6464;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_3_1_reg_10081 <= old_word_buffer_V_lo_39_reg_55777;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_3_1_reg_10081 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_1_reg_10081;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_4_reg_10055 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_3_reg_6476;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_4_reg_10055 <= old_word_buffer_V_lo_40_fu_32551_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_4_reg_10055 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_4_reg_10055;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_5_1_reg_10029 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_reg_6488;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_5_1_reg_10029 <= old_word_buffer_V_lo_41_reg_55788;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_5_1_reg_10029 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_1_reg_10029;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_6_reg_10003 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_5_reg_6500;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_6_reg_10003 <= old_word_buffer_V_lo_42_fu_32580_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_6_reg_10003 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_6_reg_10003;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_7_1_reg_9977 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_reg_6512;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_7_1_reg_9977 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_43_reg_53586;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_7_1_reg_9977 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_1_reg_9977;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_8_reg_9951 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_1_7_reg_6524;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_8_reg_9951 <= old_word_buffer_V_lo_44_fu_32609_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_8_reg_9951 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_8_reg_9951;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= word_buffer_V_load_6_fu_32494_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= old_word_buffer_0_2_33_reg_53949;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= old_word_buffer_0_3_33_reg_53998;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= old_word_buffer_0_4_33_reg_54045;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_9_reg_10183 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_9_reg_10183;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge2_fu_32490_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge2_fu_32490_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_reg_10159 <= p_0280_0_i_0_1_fu_32483_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_reg_10159 <= p_0362_0_i_0_1_reg_55799;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_2_reg_10159 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_reg_10159;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_0_2_reg_12598 <= p_0196_0_i_0_2_fu_33634_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_0_2_reg_12598 <= p_0133_0_i_0_2_reg_56225;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_0_2_reg_12598 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_0_2_reg_12598;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_1_2_reg_12568 <= word_buffer_V_load_2_fu_33594_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_1_2_reg_12568 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_3_reg_7382;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_1_2_reg_12568 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_2_reg_12568;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_2_2_reg_12538 <= word_buffer_V_load_2_1_fu_33599_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_2_2_reg_12538 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_1_reg_7404;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_2_2_reg_12538 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_2_2_reg_12538;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_3_2_reg_12508 <= word_buffer_V_load_2_2_fu_33604_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_3_2_reg_12508 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_3_reg_7426;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_3_2_reg_12508 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_2_reg_12508;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_4_2_reg_12478 <= word_buffer_V_load_2_3_fu_33609_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_4_2_reg_12478 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_3_reg_7448;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_4_2_reg_12478 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_4_2_reg_12478;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_5_2_reg_12448 <= word_buffer_V_load_2_4_fu_33614_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_5_2_reg_12448 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_3_reg_7470;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_5_2_reg_12448 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_2_reg_12448;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_6_2_reg_12418 <= word_buffer_V_load_2_5_fu_33619_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_6_2_reg_12418 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_5_reg_7492;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_6_2_reg_12418 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_6_2_reg_12418;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_7_2_reg_12388 <= word_buffer_V_load_2_6_fu_33624_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_7_2_reg_12388 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_3_reg_7514;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_7_2_reg_12388 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_2_reg_12388;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_8_2_reg_12358 <= word_buffer_V_load_2_7_fu_33629_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_8_2_reg_12358 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_2_7_reg_7536;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_8_2_reg_12358 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_8_2_reg_12358;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= word_buffer_V_load_5_fu_33640_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge17_fu_33645_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= old_word_buffer_0_2_33_reg_53949;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge17_fu_33645_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= old_word_buffer_0_3_33_reg_53998;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge17_fu_33645_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= old_word_buffer_0_4_33_reg_54045;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge17_fu_33645_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge17_fu_33645_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge17_fu_33645_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_9_reg_12621;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_1_1_reg_10421 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_reg_6536;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_1_1_reg_10421 <= old_word_buffer_V_lo_45_reg_55838;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_1_1_reg_10421 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_1_reg_10421;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_2_reg_10391 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_1_reg_6552;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_2_reg_10391 <= old_word_buffer_V_lo_46_fu_32682_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_2_reg_10391 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_2_reg_10391;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_3_1_reg_10361 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_reg_6568;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_3_1_reg_10361 <= old_word_buffer_V_lo_47_reg_55848;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_3_1_reg_10361 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_1_reg_10361;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_4_reg_10331 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_3_reg_6584;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_4_reg_10331 <= old_word_buffer_V_lo_48_fu_32705_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_4_reg_10331 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_4_reg_10331;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_5_1_reg_10301 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_reg_6600;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_5_1_reg_10301 <= old_word_buffer_V_lo_49_reg_55858;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_5_1_reg_10301 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_1_reg_10301;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_6_reg_10271 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_5_reg_6616;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_6_reg_10271 <= old_word_buffer_V_lo_50_fu_32728_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_6_reg_10271 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_6_reg_10271;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_7_1_reg_10241 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_reg_6632;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_7_1_reg_10241 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_51_reg_53597;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_7_1_reg_10241 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_1_reg_10241;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_8_reg_10211 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_2_7_reg_6648;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_8_reg_10211 <= old_word_buffer_V_lo_52_fu_32751_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_8_reg_10211 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_8_reg_10211;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= old_word_buffer_0_3_33_reg_53998;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= old_word_buffer_0_4_33_reg_54045;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_9_reg_10477 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_9_reg_10477;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge4_fu_32661_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge4_fu_32661_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_reg_10451 <= p_0280_0_i_0_2_fu_32653_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_reg_10451 <= p_0362_0_i_0_2_reg_55868;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_2_reg_10451 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_reg_10451;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_0_2_reg_12865 <= p_0133_0_i_0_3_reg_56263;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_0_2_reg_12865 <= p_0196_0_i_0_3_fu_33743_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_0_2_reg_12865 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_0_2_reg_12865;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_1_2_reg_12834 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_3_reg_7558;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_1_2_reg_12834 <= word_buffer_V_load_2_8_fu_33654_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_1_2_reg_12834 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_2_reg_12834;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_2_2_reg_12803 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_1_reg_7578;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_2_2_reg_12803 <= word_buffer_V_load_2_9_fu_33665_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_2_2_reg_12803 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_2_2_reg_12803;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_3_2_reg_12772 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_3_reg_7598;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_3_2_reg_12772 <= word_buffer_V_load_2_95_fu_33676_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_3_2_reg_12772 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_2_reg_12772;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_4_2_reg_12741 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_3_reg_7618;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_4_2_reg_12741 <= word_buffer_V_load_2_10_fu_33687_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_4_2_reg_12741 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_4_2_reg_12741;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_5_2_reg_12710 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_3_reg_7638;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_5_2_reg_12710 <= word_buffer_V_load_2_11_fu_33698_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_5_2_reg_12710 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_2_reg_12710;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_6_2_reg_12679 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_5_reg_7658;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_6_2_reg_12679 <= word_buffer_V_load_2_12_fu_33709_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_6_2_reg_12679 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_6_2_reg_12679;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_7_2_reg_12648 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_3_reg_7678;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_7_2_reg_12648 <= word_buffer_V_load_2_13_fu_33720_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_7_2_reg_12648 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_2_reg_12648;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_8_2_reg_12890 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_3_7_reg_7698;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_8_2_reg_12890 <= word_buffer_V_load_2_14_fu_33731_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_8_2_reg_12890 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_8_2_reg_12890;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge19_fu_33749_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= old_word_buffer_0_3_33_reg_53998;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge19_fu_33749_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= old_word_buffer_0_4_33_reg_54045;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge19_fu_33749_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge19_fu_33749_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge19_fu_33749_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_9_reg_12921;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_1_1_reg_10724 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_reg_6664;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_1_1_reg_10724 <= old_word_buffer_V_lo_53_reg_55910;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_1_1_reg_10724 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_1_reg_10724;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_2_reg_10693 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_1_reg_6682;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_2_reg_10693 <= old_word_buffer_V_lo_54_fu_32826_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_2_reg_10693 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_2_reg_10693;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_3_1_reg_10662 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_reg_6700;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_3_1_reg_10662 <= old_word_buffer_V_lo_55_reg_55919;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_3_1_reg_10662 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_1_reg_10662;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_4_reg_10631 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_3_reg_6718;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_4_reg_10631 <= old_word_buffer_V_lo_56_fu_32843_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_4_reg_10631 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_4_reg_10631;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_5_1_reg_10600 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_reg_6736;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_5_1_reg_10600 <= old_word_buffer_V_lo_57_reg_55928;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_5_1_reg_10600 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_1_reg_10600;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_6_reg_10569 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_5_reg_6754;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_6_reg_10569 <= old_word_buffer_V_lo_58_fu_32860_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_6_reg_10569 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_6_reg_10569;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_7_1_reg_10538 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_reg_6772;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_7_1_reg_10538 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_59_reg_53607;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_7_1_reg_10538 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_1_reg_10538;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_8_reg_10507 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_3_7_reg_6790;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_8_reg_10507 <= old_word_buffer_V_lo_60_fu_32877_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_8_reg_10507 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_8_reg_10507;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= old_word_buffer_0_4_33_reg_54045;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_9_reg_10781 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_9_reg_10781;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge6_fu_32811_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge6_fu_32811_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_reg_10755 <= p_0280_0_i_0_3_fu_32803_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_reg_10755 <= p_0362_0_i_0_3_reg_55937;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_2_reg_10755 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_reg_10755;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_0_2_reg_13190 <= p_0133_0_i_0_4_reg_56297;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_0_2_reg_13190 <= p_0196_0_i_0_4_fu_33901_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_0_2_reg_13190 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_0_2_reg_13190;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_1_2_reg_13160 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_3_reg_7718;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_1_2_reg_13160 <= word_buffer_V_load_2_15_fu_33764_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_1_2_reg_13160 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_2_reg_13160;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_2_2_reg_13130 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_1_reg_7736;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_2_2_reg_13130 <= word_buffer_V_load_2_16_fu_33781_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_2_2_reg_13130 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_2_2_reg_13130;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_3_2_reg_13100 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_3_reg_7754;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_3_2_reg_13100 <= word_buffer_V_load_2_17_fu_33798_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_3_2_reg_13100 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_2_reg_13100;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_4_2_reg_13070 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_3_reg_7772;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_4_2_reg_13070 <= word_buffer_V_load_2_18_fu_33815_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_4_2_reg_13070 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_4_2_reg_13070;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_5_2_reg_13040 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_3_reg_7790;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_5_2_reg_13040 <= word_buffer_V_load_2_19_fu_33832_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_5_2_reg_13040 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_2_reg_13040;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_6_2_reg_13010 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_5_reg_7808;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_6_2_reg_13010 <= word_buffer_V_load_2_20_fu_33849_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_6_2_reg_13010 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_6_2_reg_13010;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_7_2_reg_12980 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_3_reg_7826;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_7_2_reg_12980 <= word_buffer_V_load_2_21_fu_33866_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_7_2_reg_12980 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_2_reg_12980;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_8_2_reg_12950 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_4_7_reg_7844;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_8_2_reg_12950 <= word_buffer_V_load_2_22_fu_33883_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_8_2_reg_12950 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_8_2_reg_12950;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge21_fu_33907_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= old_word_buffer_0_4_33_reg_54045;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge21_fu_33907_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge21_fu_33907_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge21_fu_33907_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_9_reg_13215;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_1_1_reg_11035 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_reg_6808;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_1_1_reg_11035 <= old_word_buffer_V_lo_61_reg_55988;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_1_1_reg_11035 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_1_reg_11035;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_2_reg_11003 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_1_reg_6828;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_2_reg_11003 <= old_word_buffer_V_lo_62_fu_32952_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_2_reg_11003 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_2_reg_11003;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_3_1_reg_10971 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_reg_6848;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_3_1_reg_10971 <= old_word_buffer_V_lo_63_reg_55996;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_3_1_reg_10971 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_1_reg_10971;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_4_reg_10939 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_3_reg_6868;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_4_reg_10939 <= old_word_buffer_V_lo_64_fu_32963_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_4_reg_10939 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_4_reg_10939;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_5_1_reg_10907 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_reg_6888;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_5_1_reg_10907 <= old_word_buffer_V_lo_65_reg_56004;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_5_1_reg_10907 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_1_reg_10907;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_6_reg_10875 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_5_reg_6908;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_6_reg_10875 <= old_word_buffer_V_lo_66_fu_32974_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_6_reg_10875 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_6_reg_10875;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_7_1_reg_10843 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_reg_6928;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_7_1_reg_10843 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_67_reg_53616;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_7_1_reg_10843 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_1_reg_10843;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_8_reg_10811 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_4_7_reg_6948;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_8_reg_10811 <= old_word_buffer_V_lo_68_fu_32985_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_8_reg_10811 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_8_reg_10811;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= word_buffer_0_5_1_1_reg_55209;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_9_reg_11093 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_9_reg_11093;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge8_fu_32943_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge8_fu_32943_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_reg_11067 <= p_0280_0_i_0_4_fu_32936_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_reg_11067 <= p_0362_0_i_0_4_reg_56012;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_2_reg_11067 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_reg_11067;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_0_2_reg_13476 <= p_0133_0_i_0_5_reg_56327;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_0_2_reg_13476 <= p_0196_0_i_0_5_fu_34113_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_0_2_reg_13476 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_0_2_reg_13476;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_1_2_reg_13447 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_3_reg_7862;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_1_2_reg_13447 <= word_buffer_V_load_2_23_fu_33928_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_1_2_reg_13447 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_2_reg_13447;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_2_2_reg_13418 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_1_reg_7878;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_2_2_reg_13418 <= word_buffer_V_load_2_24_fu_33951_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_2_2_reg_13418 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_2_2_reg_13418;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_3_2_reg_13389 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_3_reg_7894;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_3_2_reg_13389 <= word_buffer_V_load_2_25_fu_33974_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_3_2_reg_13389 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_2_reg_13389;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_4_2_reg_13360 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_3_reg_7910;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_4_2_reg_13360 <= word_buffer_V_load_2_26_fu_33997_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_4_2_reg_13360 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_4_2_reg_13360;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_5_2_reg_13331 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_3_reg_7926;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_5_2_reg_13331 <= word_buffer_V_load_2_27_fu_34020_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_5_2_reg_13331 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_2_reg_13331;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_6_2_reg_13302 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_5_reg_7942;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_6_2_reg_13302 <= word_buffer_V_load_2_28_fu_34043_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_6_2_reg_13302 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_6_2_reg_13302;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_7_2_reg_13273 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_3_reg_7958;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_7_2_reg_13273 <= word_buffer_V_load_2_29_fu_34066_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_7_2_reg_13273 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_2_reg_13273;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_8_2_reg_13244 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_5_7_reg_7974;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_8_2_reg_13244 <= word_buffer_V_load_2_30_fu_34089_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_8_2_reg_13244 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_8_2_reg_13244;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge23_fu_34119_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= old_word_buffer_0_5_33_reg_54114;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge23_fu_34119_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge23_fu_34119_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= word_buffer_0_5_1_1_reg_55209;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_9_reg_13501;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_1_1_reg_11340 <= old_word_buffer_V_lo_69_fu_33126_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_1_1_reg_11340 <= line_buffer_0_5_2_1_phi_fu_6972_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_1_1_reg_11340 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_1_reg_11340;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_2_reg_11309 <= old_word_buffer_V_lo_70_fu_33131_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_2_reg_11309 <= p_0296_0_i_0_5_1_phi_fu_6994_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_2_reg_11309 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_2_reg_11309;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_3_1_reg_11278 <= old_word_buffer_V_lo_71_fu_33136_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_3_1_reg_11278 <= line_buffer_0_5_2_3_phi_fu_7016_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_3_1_reg_11278 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_1_reg_11278;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_4_reg_11247 <= old_word_buffer_V_lo_72_fu_33141_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_4_reg_11247 <= p_0296_0_i_0_5_3_phi_fu_7038_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_4_reg_11247 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_4_reg_11247;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_5_1_reg_11216 <= old_word_buffer_V_lo_73_fu_33146_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_5_1_reg_11216 <= line_buffer_0_5_2_5_phi_fu_7060_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_5_1_reg_11216 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_1_reg_11216;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_6_reg_11185 <= old_word_buffer_V_lo_74_fu_33151_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_6_reg_11185 <= p_0296_0_i_0_5_5_phi_fu_7082_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_6_reg_11185 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_6_reg_11185;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_7_1_reg_11154 <= old_word_buffer_V_lo_75_fu_33156_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_7_1_reg_11154 <= line_buffer_0_5_2_7_phi_fu_7104_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_7_1_reg_11154 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_1_reg_11154;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_8_reg_11123 <= old_word_buffer_V_lo_76_fu_33161_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_8_reg_11123 <= p_0296_0_i_0_5_7_phi_fu_7126_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_8_reg_11123 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_8_reg_11123;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= old_word_buffer_V_lo_78_fu_33166_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= word_buffer_0_5_1_1_reg_55209;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= word_buffer_0_6_1_1_reg_55171;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_9_reg_11395 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_9_reg_11395;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_reg_11371 <= p_0362_0_i_0_5_reg_56072;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge10_fu_33122_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge10_fu_33122_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_reg_11371 <= p_0280_0_i_0_5_fu_33115_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_2_reg_11371 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_reg_11371;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_0_2_reg_13730 <= p_0133_0_i_0_6_reg_56375;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_0_2_reg_13730 <= p_0196_0_i_0_6_fu_34379_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_0_2_reg_13730 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_0_2_reg_13730;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_1_2_reg_13705 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_3_reg_7990;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_1_2_reg_13705 <= word_buffer_V_load_2_31_fu_34146_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_1_2_reg_13705 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_2_reg_13705;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_2_2_reg_13680 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_1_reg_8002;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_2_2_reg_13680 <= word_buffer_V_load_2_32_fu_34175_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_2_2_reg_13680 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_2_2_reg_13680;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_3_2_reg_13655 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_3_reg_8014;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_3_2_reg_13655 <= word_buffer_V_load_2_33_fu_34204_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_3_2_reg_13655 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_2_reg_13655;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_4_2_reg_13630 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_3_reg_8026;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_4_2_reg_13630 <= word_buffer_V_load_2_34_fu_34233_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_4_2_reg_13630 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_4_2_reg_13630;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_5_2_reg_13605 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_3_reg_8038;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_5_2_reg_13605 <= word_buffer_V_load_2_35_fu_34262_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_5_2_reg_13605 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_2_reg_13605;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_6_2_reg_13580 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_5_reg_8050;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_6_2_reg_13580 <= word_buffer_V_load_2_36_fu_34291_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_6_2_reg_13580 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_6_2_reg_13580;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_7_2_reg_13555 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_3_reg_8062;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_7_2_reg_13555 <= word_buffer_V_load_2_37_fu_34320_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_7_2_reg_13555 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_2_reg_13555;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_8_2_reg_13530 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_6_7_reg_8074;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_8_2_reg_13530 <= word_buffer_V_load_2_38_fu_34349_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_8_2_reg_13530 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_8_2_reg_13530;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge25_fu_34385_p2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= old_word_buffer_V_lo_29_fu_34389_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge25_fu_34385_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= word_buffer_0_5_1_1_reg_55209;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= word_buffer_0_6_1_1_reg_55171;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_9_reg_13753;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_1_1_reg_11638 <= line_buffer_0_6_2_1_phi_fu_7148_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_1_1_reg_11638 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_1_reg_11638;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_2_reg_11670 <= p_0296_0_i_0_6_1_phi_fu_7172_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_2_reg_11670 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_2_reg_11670;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_3_1_reg_11582 <= line_buffer_0_6_2_3_phi_fu_7196_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_3_1_reg_11582 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_1_reg_11582;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_4_reg_11550 <= p_0296_0_i_0_6_3_phi_fu_7220_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_4_reg_11550 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_4_reg_11550;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_5_1_reg_11518 <= line_buffer_0_6_2_5_phi_fu_7244_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_5_1_reg_11518 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_1_reg_11518;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_6_reg_11486 <= p_0296_0_i_0_6_5_phi_fu_7268_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_6_reg_11486 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_6_reg_11486;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_7_1_reg_11454 <= line_buffer_0_6_2_7_phi_fu_7291_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_7_1_reg_11454 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_1_reg_11454;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_8_reg_11422 <= p_0296_0_i_0_6_7_phi_fu_7314_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_8_reg_11422 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_8_reg_11422;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8286 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= 2'd0;
        end else if ((ap_condition_8279 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_1_1_1_reg_55434;
        end else if ((ap_condition_8275 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_2_1_1_reg_55370;
        end else if ((ap_condition_8271 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_3_1_1_reg_55310;
        end else if ((ap_condition_8267 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_4_1_1_reg_55256;
        end else if ((ap_condition_8263 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_5_1_1_reg_55209;
        end else if ((ap_condition_8259 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_6_1_1_reg_55171;
        end else if ((ap_condition_8255 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= word_buffer_0_7_1_1_reg_55141;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_9_reg_11702 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_9_reg_11702;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge12_fu_33301_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_reg_11614 <= p_0280_0_i_0_6_fu_33294_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_2_reg_11614 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_reg_11614;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_0_2_reg_13963 <= p_0133_0_i_0_7_fu_34763_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_0_2_reg_13963 <= p_0196_0_i_0_7_fu_34705_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_0_2_reg_13963 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_0_2_reg_13963;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_1_2_reg_13940 <= storemerge5_fu_34711_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_1_2_reg_13940 <= word_buffer_V_load_2_39_fu_34424_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_1_2_reg_13940 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_1_2_reg_13940;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_2_2_reg_13917 <= p_0168_0_i_0_7_1_fu_34717_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_2_2_reg_13917 <= word_buffer_V_load_2_40_fu_34459_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_2_2_reg_13917 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_2_2_reg_13917;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_3_2_reg_13894 <= storemerge6_fu_34723_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_3_2_reg_13894 <= word_buffer_V_load_2_41_fu_34494_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_3_2_reg_13894 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_3_2_reg_13894;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_4_2_reg_13871 <= p_0168_0_i_0_7_3_fu_34729_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_4_2_reg_13871 <= word_buffer_V_load_2_42_fu_34529_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_4_2_reg_13871 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_4_2_reg_13871;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_5_2_reg_13848 <= storemerge7_fu_34735_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_5_2_reg_13848 <= word_buffer_V_load_2_43_fu_34564_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_5_2_reg_13848 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_5_2_reg_13848;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_6_2_reg_13825 <= p_0168_0_i_0_7_5_fu_34741_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_6_2_reg_13825 <= word_buffer_V_load_2_44_fu_34599_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_6_2_reg_13825 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_6_2_reg_13825;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_7_2_reg_13802 <= storemerge8_fu_34747_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_7_2_reg_13802 <= word_buffer_V_load_2_45_fu_34634_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_7_2_reg_13802 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_7_2_reg_13802;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_8_2_reg_13779 <= p_0168_0_i_0_7_7_fu_34753_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_8_2_reg_13779 <= word_buffer_V_load_2_46_fu_34669_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_8_2_reg_13779 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_8_2_reg_13779;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_1_1_1_reg_55434;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_2_1_1_reg_55370;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_3_1_1_reg_55310;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_4_1_1_reg_55256;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_5_1_1_reg_55209;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_6_1_1_reg_55171;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7))))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= word_buffer_0_7_1_1_reg_55141;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_9_reg_13986;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_1_reg_11729 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_1_reg_11729 <= tmp_191_fu_33305_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_1_reg_11729 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_1_reg_11729;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_2_reg_11741 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_2_reg_11741 <= tmp_192_fu_33318_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_2_reg_11741 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_2_reg_11741;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_3_reg_11753 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_3_reg_11753 <= tmp_193_fu_33331_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_3_reg_11753 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_3_reg_11753;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_4_reg_11765 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_4_reg_11765 <= tmp_194_fu_33344_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_4_reg_11765 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_4_reg_11765;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_5_reg_11777 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_5_reg_11777 <= tmp_195_fu_33357_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_5_reg_11777 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_5_reg_11777;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_6_reg_11789 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_6_reg_11789 <= tmp_196_fu_33370_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_6_reg_11789 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_6_reg_11789;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_7_reg_11801 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_7_reg_11801 <= tmp_197_fu_33383_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_7_reg_11801 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_7_reg_11801;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_8_reg_11813 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_8_reg_11813 <= tmp_198_fu_33396_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_2_8_reg_11813 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_8_reg_11813;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_1_2_reg_15886 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_1_2_reg_15886 <= tmp_221_reg_56910;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_1_2_reg_15886 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_1_2_reg_15886;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_2_reg_15897 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_2_reg_15897 <= tmp_222_fu_35777_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_2_reg_15897 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_2_reg_15897;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_3_2_reg_15908 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_3_2_reg_15908 <= tmp_223_reg_56915;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_3_2_reg_15908 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_3_2_reg_15908;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_4_reg_15919 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_4_reg_15919 <= tmp_224_fu_35794_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_4_reg_15919 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_4_reg_15919;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_5_2_reg_15930 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_5_2_reg_15930 <= tmp_225_reg_56920;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_5_2_reg_15930 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_5_2_reg_15930;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_6_reg_15941 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_6_reg_15941 <= tmp_226_fu_35811_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_6_reg_15941 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_6_reg_15941;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_7_2_reg_15952 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_7_2_reg_15952 <= tmp_227_reg_56925;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_7_2_reg_15952 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_7_2_reg_15952;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_8_reg_15963 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_8_reg_15963 <= tmp_228_fu_35828_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_8_reg_15963 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_8_reg_15963;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == brmerge27_fu_33529_p2))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_9_reg_15974 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge27_fu_33529_p2))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_9_reg_15974 <= tmp_229_fu_35845_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_9_reg_15974 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_9_reg_15974;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_0_2_reg_16369 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_0_2_reg_16369 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_0_2_reg_16369;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_1_2_reg_16338 <= word_buffer_1_0_1_1_reg_55081;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_1_2_reg_16338 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_2_reg_16338;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_2_2_reg_16307 <= word_buffer_1_0_2_1_reg_55062;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_2_2_reg_16307 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_2_2_reg_16307;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_2_reg_16276 <= word_buffer_1_0_3_1_reg_55049;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_2_reg_16276 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_2_reg_16276;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_3_reg_15985 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_3_reg_15985 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_3_reg_15985;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_4_2_reg_16245 <= word_buffer_1_0_4_1_reg_55030;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_4_2_reg_16245 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_4_2_reg_16245;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_2_reg_16214 <= word_buffer_1_0_5_1_reg_55017;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_2_reg_16214 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_2_reg_16214;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_6_2_reg_16183 <= word_buffer_1_0_6_1_reg_54998;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_6_2_reg_16183 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_6_2_reg_16183;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_2_reg_16152 <= word_buffer_1_0_7_1_reg_54985;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_2_reg_16152 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_2_reg_16152;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_3_reg_16075 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_3_reg_16075 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_3_reg_16075;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_8_2_reg_16121 <= word_buffer_1_1_0_1_reg_54966;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_8_2_reg_16121 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_8_2_reg_16121;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1239_reg_50372 == 1'd0))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_9_reg_16394 <= p_word_buffer_V_load_1_fu_35860_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_9_reg_16394 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_9_reg_16394;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_1_1_reg_14064 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_reg_8305;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_1_1_reg_14064 <= old_word_buffer_V_lo_117_reg_56555;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_1_1_reg_14064 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_1_reg_14064;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_2_reg_14038 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_1_reg_8317;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_2_reg_14038 <= old_word_buffer_V_lo_118_fu_34818_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_2_reg_14038 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_2_reg_14038;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_3_1_reg_14012 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_reg_8329;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_3_1_reg_14012 <= old_word_buffer_V_lo_119_reg_56566;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_3_1_reg_14012 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_1_reg_14012;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_4_reg_14114 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_3_reg_8341;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_4_reg_14114 <= old_word_buffer_V_lo_120_fu_34847_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_4_reg_14114 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_4_reg_14114;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_5_1_reg_14140 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_reg_8353;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_5_1_reg_14140 <= old_word_buffer_V_lo_121_reg_56577;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_5_1_reg_14140 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_1_reg_14140;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_6_reg_14166 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_5_reg_8365;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_6_reg_14166 <= old_word_buffer_V_lo_122_fu_34876_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_6_reg_14166 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_6_reg_14166;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_7_1_reg_14192 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_reg_8377;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_7_1_reg_14192 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_123_reg_53736;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_7_1_reg_14192 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_1_reg_14192;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_8_reg_14218 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_1_7_reg_8389;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_8_reg_14218 <= old_word_buffer_V_lo_124_fu_34905_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_8_reg_14218 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_8_reg_14218;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= word_buffer_V_load_6_1_fu_34790_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= old_word_buffer_1_2_33_reg_54341;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= old_word_buffer_1_3_33_reg_54390;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= old_word_buffer_1_4_33_reg_54449;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_9_reg_14244 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_9_reg_14244;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge29_fu_34786_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge29_fu_34786_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_reg_14090 <= p_0280_0_i_1_1_fu_34779_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_1_reg_45788 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_1_reg_45788 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_reg_14090 <= p_0362_0_i_1_1_reg_56588;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_2_reg_14090 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_reg_14090;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_0_2_reg_16539 <= p_0196_0_i_1_2_fu_35943_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_0_2_reg_16539 <= p_0133_0_i_1_2_reg_57009;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_0_2_reg_16539 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_0_2_reg_16539;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_1_2_reg_16562 <= word_buffer_V_load_2_47_fu_35903_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_1_2_reg_16562 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_3_reg_9247;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_1_2_reg_16562 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_2_reg_16562;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_2_2_reg_16592 <= word_buffer_V_load_2_48_fu_35908_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_2_2_reg_16592 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_1_reg_9269;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_2_2_reg_16592 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_2_2_reg_16592;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_3_2_reg_16622 <= word_buffer_V_load_2_49_fu_35913_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_3_2_reg_16622 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_3_reg_9291;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_3_2_reg_16622 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_2_reg_16622;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_4_2_reg_16652 <= word_buffer_V_load_2_50_fu_35918_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_4_2_reg_16652 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_3_reg_9313;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_4_2_reg_16652 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_4_2_reg_16652;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_5_2_reg_16509 <= word_buffer_V_load_2_51_fu_35923_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_5_2_reg_16509 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_3_reg_9335;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_5_2_reg_16509 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_2_reg_16509;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_6_2_reg_16479 <= word_buffer_V_load_2_52_fu_35928_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_6_2_reg_16479 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_5_reg_9357;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_6_2_reg_16479 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_6_2_reg_16479;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_7_2_reg_16449 <= word_buffer_V_load_2_53_fu_35933_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_7_2_reg_16449 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_3_reg_9379;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_7_2_reg_16449 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_2_reg_16449;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_8_2_reg_16419 <= word_buffer_V_load_2_54_fu_35938_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_8_2_reg_16419 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_2_7_reg_9401;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_8_2_reg_16419 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_8_2_reg_16419;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= word_buffer_V_load_5_1_fu_35949_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd2) & (1'd0 == brmerge44_fu_35954_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= old_word_buffer_1_2_33_reg_54341;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd3) & (1'd0 == brmerge44_fu_35954_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= old_word_buffer_1_3_33_reg_54390;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd4) & (1'd0 == brmerge44_fu_35954_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= old_word_buffer_1_4_33_reg_54449;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd5) & (1'd0 == brmerge44_fu_35954_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1240_reg_50376 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6) & (1'd0 == brmerge44_fu_35954_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge44_fu_35954_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_9_reg_16682;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_1_1_reg_14482 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_reg_8401;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_1_1_reg_14482 <= old_word_buffer_V_lo_125_reg_56627;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_1_1_reg_14482 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_1_reg_14482;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_2_reg_14452 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_1_reg_8417;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_2_reg_14452 <= old_word_buffer_V_lo_126_fu_34978_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_2_reg_14452 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_2_reg_14452;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_3_1_reg_14422 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_reg_8433;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_3_1_reg_14422 <= old_word_buffer_V_lo_127_reg_56637;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_3_1_reg_14422 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_1_reg_14422;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_4_reg_14392 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_3_reg_8449;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_4_reg_14392 <= old_word_buffer_V_lo_128_fu_35001_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_4_reg_14392 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_4_reg_14392;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_5_1_reg_14362 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_reg_8465;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_5_1_reg_14362 <= old_word_buffer_V_lo_129_reg_56647;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_5_1_reg_14362 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_1_reg_14362;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_6_reg_14332 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_5_reg_8481;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_6_reg_14332 <= old_word_buffer_V_lo_130_fu_35024_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_6_reg_14332 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_6_reg_14332;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_7_1_reg_14302 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_reg_8497;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_7_1_reg_14302 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_131_reg_53747;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_7_1_reg_14302 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_1_reg_14302;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_8_reg_14272 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_2_7_reg_8513;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_8_reg_14272 <= old_word_buffer_V_lo_132_fu_35047_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_8_reg_14272 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_8_reg_14272;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= old_word_buffer_1_3_33_reg_54390;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= old_word_buffer_1_4_33_reg_54449;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_9_reg_14538 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_9_reg_14538;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge31_fu_34957_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1234_reg_50222 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge31_fu_34957_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_reg_14512 <= p_0280_0_i_1_2_fu_34949_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_2_reg_45825 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_2_reg_45825 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_reg_14512 <= p_0362_0_i_1_2_reg_56657;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_2_reg_14512 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_reg_14512;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_0_2_reg_16957 <= p_0133_0_i_1_3_reg_57047;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_0_2_reg_16957 <= p_0196_0_i_1_3_fu_36052_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_0_2_reg_16957 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_0_2_reg_16957;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_1_2_reg_16926 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_3_reg_9423;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_1_2_reg_16926 <= word_buffer_V_load_2_55_fu_35963_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_1_2_reg_16926 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_2_reg_16926;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_2_2_reg_16895 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_1_reg_9443;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_2_2_reg_16895 <= word_buffer_V_load_2_56_fu_35974_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_2_2_reg_16895 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_2_2_reg_16895;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_3_2_reg_16864 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_3_reg_9463;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_3_2_reg_16864 <= word_buffer_V_load_2_57_fu_35985_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_3_2_reg_16864 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_2_reg_16864;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_4_2_reg_16833 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_3_reg_9483;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_4_2_reg_16833 <= word_buffer_V_load_2_58_fu_35996_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_4_2_reg_16833 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_4_2_reg_16833;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_5_2_reg_16802 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_3_reg_9503;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_5_2_reg_16802 <= word_buffer_V_load_2_59_fu_36007_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_5_2_reg_16802 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_2_reg_16802;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_6_2_reg_16771 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_5_reg_9523;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_6_2_reg_16771 <= word_buffer_V_load_2_60_fu_36018_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_6_2_reg_16771 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_6_2_reg_16771;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_7_2_reg_16740 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_3_reg_9543;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_7_2_reg_16740 <= word_buffer_V_load_2_61_fu_36029_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_7_2_reg_16740 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_2_reg_16740;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_8_2_reg_16709 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_3_7_reg_9563;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_8_2_reg_16709 <= word_buffer_V_load_2_62_fu_36040_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_8_2_reg_16709 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_8_2_reg_16709;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd3) & (1'd0 == brmerge46_fu_36058_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= old_word_buffer_1_3_33_reg_54390;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd4) & (1'd0 == brmerge46_fu_36058_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= old_word_buffer_1_4_33_reg_54449;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd5) & (1'd0 == brmerge46_fu_36058_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6) & (1'd0 == brmerge46_fu_36058_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge46_fu_36058_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (3'd0 == tmp_1243_reg_50410))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & (tmp_1243_reg_50410 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1242_reg_50406 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd0) & ~(3'd0 == tmp_1243_reg_50410) & ~(tmp_1243_reg_50410 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_9_reg_16982;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_1_1_reg_14785 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_reg_8529;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_1_1_reg_14785 <= old_word_buffer_V_lo_133_reg_56699;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_1_1_reg_14785 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_1_reg_14785;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_2_reg_14754 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_1_reg_8547;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_2_reg_14754 <= old_word_buffer_V_lo_134_fu_35122_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_2_reg_14754 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_2_reg_14754;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_3_1_reg_14723 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_reg_8565;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_3_1_reg_14723 <= old_word_buffer_V_lo_135_reg_56708;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_3_1_reg_14723 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_1_reg_14723;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_4_reg_14692 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_3_reg_8583;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_4_reg_14692 <= old_word_buffer_V_lo_136_fu_35139_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_4_reg_14692 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_4_reg_14692;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_5_1_reg_14661 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_reg_8601;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_5_1_reg_14661 <= old_word_buffer_V_lo_137_reg_56717;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_5_1_reg_14661 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_1_reg_14661;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_6_reg_14630 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_5_reg_8619;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_6_reg_14630 <= old_word_buffer_V_lo_138_fu_35156_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_6_reg_14630 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_6_reg_14630;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_7_1_reg_14599 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_reg_8637;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_7_1_reg_14599 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_139_reg_53757;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_7_1_reg_14599 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_1_reg_14599;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_8_reg_14568 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_3_7_reg_8655;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_8_reg_14568 <= old_word_buffer_V_lo_140_fu_35173_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_8_reg_14568 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_8_reg_14568;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= old_word_buffer_1_4_33_reg_54449;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_9_reg_14842 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_9_reg_14842;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge33_fu_35107_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1235_reg_50226 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge33_fu_35107_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_reg_14816 <= p_0280_0_i_1_3_fu_35099_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd1) & ~(tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd1) & (rb_3_reg_45849 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_3_reg_45849 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_reg_14816 <= p_0362_0_i_1_3_reg_56726;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_2_reg_14816 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_reg_14816;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_0_2_reg_17251 <= p_0133_0_i_1_4_reg_57081;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_0_2_reg_17251 <= p_0196_0_i_1_4_fu_36210_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_0_2_reg_17251 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_0_2_reg_17251;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_1_2_reg_17221 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_3_reg_9583;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_1_2_reg_17221 <= word_buffer_V_load_2_63_fu_36073_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_1_2_reg_17221 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_2_reg_17221;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_2_2_reg_17191 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_1_reg_9601;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_2_2_reg_17191 <= word_buffer_V_load_2_64_fu_36090_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_2_2_reg_17191 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_2_2_reg_17191;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_3_2_reg_17161 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_3_reg_9619;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_3_2_reg_17161 <= word_buffer_V_load_2_65_fu_36107_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_3_2_reg_17161 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_2_reg_17161;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_4_2_reg_17131 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_3_reg_9637;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_4_2_reg_17131 <= word_buffer_V_load_2_66_fu_36124_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_4_2_reg_17131 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_4_2_reg_17131;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_5_2_reg_17101 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_3_reg_9655;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_5_2_reg_17101 <= word_buffer_V_load_2_67_fu_36141_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_5_2_reg_17101 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_2_reg_17101;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_6_2_reg_17071 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_5_reg_9673;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_6_2_reg_17071 <= word_buffer_V_load_2_68_fu_36158_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_6_2_reg_17071 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_6_2_reg_17071;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_7_2_reg_17041 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_3_reg_9691;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_7_2_reg_17041 <= word_buffer_V_load_2_69_fu_36175_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_7_2_reg_17041 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_2_reg_17041;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_8_2_reg_17011 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_4_7_reg_9709;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_8_2_reg_17011 <= word_buffer_V_load_2_70_fu_36192_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_8_2_reg_17011 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_8_2_reg_17011;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd4) & (1'd0 == brmerge48_fu_36216_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= old_word_buffer_1_4_33_reg_54449;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd5) & (1'd0 == brmerge48_fu_36216_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6) & (1'd0 == brmerge48_fu_36216_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge48_fu_36216_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (3'd0 == r_V_64_0_4_cast_reg_50414))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & (r_V_64_0_4_cast_reg_50414 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1244_reg_50418 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd0) & ~(3'd0 == r_V_64_0_4_cast_reg_50414) & ~(r_V_64_0_4_cast_reg_50414 == 3'd1) & ~(r_V_64_0_4_cast_reg_50414 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_9_reg_17276;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_1_1_reg_15096 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_reg_8673;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_1_1_reg_15096 <= old_word_buffer_V_lo_141_reg_56777;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_1_1_reg_15096 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_1_reg_15096;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_2_reg_15064 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_1_reg_8693;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_2_reg_15064 <= old_word_buffer_V_lo_142_fu_35248_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_2_reg_15064 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_2_reg_15064;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_3_1_reg_15032 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_reg_8713;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_3_1_reg_15032 <= old_word_buffer_V_lo_143_reg_56785;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_3_1_reg_15032 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_1_reg_15032;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_4_reg_15000 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_3_reg_8733;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_4_reg_15000 <= old_word_buffer_V_lo_144_fu_35259_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_4_reg_15000 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_4_reg_15000;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_5_1_reg_14968 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_reg_8753;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_5_1_reg_14968 <= old_word_buffer_V_lo_145_reg_56793;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_5_1_reg_14968 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_1_reg_14968;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_6_reg_14936 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_5_reg_8773;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_6_reg_14936 <= old_word_buffer_V_lo_146_fu_35270_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_6_reg_14936 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_6_reg_14936;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_7_1_reg_14904 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_reg_8793;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_7_1_reg_14904 <= ap_reg_pp0_iter2_old_word_buffer_V_lo_147_reg_53766;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_7_1_reg_14904 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_1_reg_14904;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_8_reg_14872 <= ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_4_7_reg_8813;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_8_reg_14872 <= old_word_buffer_V_lo_148_fu_35281_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_8_reg_14872 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_8_reg_14872;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= word_buffer_1_5_1_1_reg_54771;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_9_reg_15154 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_9_reg_15154;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd3) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd2) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd1) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_110_reg_50234) & (1'd0 == brmerge35_fu_35239_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1236_reg_50230 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge35_fu_35239_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_reg_15128 <= p_0280_0_i_1_4_fu_35232_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_110_reg_50234 == 3'd5) & ~(tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd6) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_110_reg_50234 == 3'd5) & (rb_4_reg_45873 == 1'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_4_reg_45873 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_reg_15128 <= p_0362_0_i_1_4_reg_56801;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_2_reg_15128 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_reg_15128;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_0_2_reg_17537 <= p_0133_0_i_1_5_reg_57111;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_0_2_reg_17537 <= p_0196_0_i_1_5_fu_36422_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_0_2_reg_17537 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_0_2_reg_17537;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_1_2_reg_17508 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_3_reg_9727;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_1_2_reg_17508 <= word_buffer_V_load_2_71_fu_36237_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_1_2_reg_17508 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_2_reg_17508;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_2_2_reg_17479 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_1_reg_9743;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_2_2_reg_17479 <= word_buffer_V_load_2_72_fu_36260_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_2_2_reg_17479 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_2_2_reg_17479;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_3_2_reg_17450 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_3_reg_9759;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_3_2_reg_17450 <= word_buffer_V_load_2_73_fu_36283_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_3_2_reg_17450 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_2_reg_17450;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_4_2_reg_17421 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_3_reg_9775;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_4_2_reg_17421 <= word_buffer_V_load_2_74_fu_36306_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_4_2_reg_17421 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_4_2_reg_17421;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_5_2_reg_17392 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_3_reg_9791;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_5_2_reg_17392 <= word_buffer_V_load_2_75_fu_36329_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_5_2_reg_17392 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_2_reg_17392;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_6_2_reg_17363 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_5_reg_9807;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_6_2_reg_17363 <= word_buffer_V_load_2_76_fu_36352_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_6_2_reg_17363 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_6_2_reg_17363;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_7_2_reg_17334 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_3_reg_9823;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_7_2_reg_17334 <= word_buffer_V_load_2_77_fu_36375_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_7_2_reg_17334 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_2_reg_17334;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_8_2_reg_17305 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_5_7_reg_9839;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_8_2_reg_17305 <= word_buffer_V_load_2_78_fu_36398_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_8_2_reg_17305 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_8_2_reg_17305;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd5) & (1'd0 == brmerge50_fu_36428_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= old_word_buffer_1_5_33_reg_54518;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6) & (1'd0 == brmerge50_fu_36428_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge50_fu_36428_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (3'd0 == tmp_1246_reg_50426))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1246_reg_50426 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (tmp_1245_reg_50422 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(3'd0 == tmp_1246_reg_50426) & ~(tmp_1246_reg_50426 == 3'd1) & ~(tmp_1246_reg_50426 == 3'd2) & ~(tmp_1246_reg_50426 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= word_buffer_1_5_1_1_reg_54771;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_9_reg_17562;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_1_1_reg_15401 <= old_word_buffer_V_lo_149_fu_35422_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_1_1_reg_15401 <= line_buffer_1_5_2_1_phi_fu_8837_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_1_1_reg_15401 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_1_1_reg_15401;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_2_reg_15370 <= old_word_buffer_V_lo_150_fu_35427_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_2_reg_15370 <= p_0296_0_i_1_5_1_phi_fu_8859_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_2_reg_15370 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_2_reg_15370;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_3_1_reg_15339 <= old_word_buffer_V_lo_151_fu_35432_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_3_1_reg_15339 <= line_buffer_1_5_2_3_phi_fu_8881_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_3_1_reg_15339 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_1_reg_15339;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_4_reg_15308 <= old_word_buffer_V_lo_152_fu_35437_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_4_reg_15308 <= p_0296_0_i_1_5_3_phi_fu_8903_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_4_reg_15308 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_4_reg_15308;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_5_1_reg_15277 <= old_word_buffer_V_lo_153_reg_56856;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_5_1_reg_15277 <= line_buffer_1_5_2_5_phi_fu_8925_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_5_1_reg_15277 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_1_reg_15277;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_6_reg_15246 <= old_word_buffer_V_lo_154_fu_35442_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_6_reg_15246 <= p_0296_0_i_1_5_5_phi_fu_8947_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_6_reg_15246 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_6_reg_15246;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_7_1_reg_15215 <= old_word_buffer_V_lo_155_fu_35447_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_7_1_reg_15215 <= line_buffer_1_5_2_7_phi_fu_8969_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_7_1_reg_15215 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_1_reg_15215;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_8_reg_15184 <= old_word_buffer_V_lo_156_fu_35452_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_8_reg_15184 <= p_0296_0_i_1_5_7_phi_fu_8991_p14;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_8_reg_15184 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_8_reg_15184;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= old_word_buffer_V_lo_158_fu_35457_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= word_buffer_1_5_1_1_reg_54771;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= word_buffer_1_6_1_1_reg_54733;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_9_reg_15456 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_9_reg_15456;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_5_reg_45897 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (rb_5_reg_45897 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_reg_15432 <= p_0362_0_i_1_5_reg_56862;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge37_fu_35418_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge37_fu_35418_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_reg_15432 <= p_0280_0_i_1_5_fu_35411_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_2_reg_15432 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_reg_15432;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_0_2_reg_17791 <= p_0133_0_i_1_6_reg_57159;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_0_2_reg_17791 <= p_0196_0_i_1_6_fu_36688_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_0_2_reg_17791 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_0_2_reg_17791;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_1_2_reg_17766 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_3_reg_9855;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_1_2_reg_17766 <= word_buffer_V_load_2_79_fu_36455_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_1_2_reg_17766 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_2_reg_17766;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_2_2_reg_17741 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_1_reg_9867;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_2_2_reg_17741 <= word_buffer_V_load_2_80_fu_36484_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_2_2_reg_17741 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_2_2_reg_17741;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_3_2_reg_17716 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_3_reg_9879;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_3_2_reg_17716 <= word_buffer_V_load_2_81_fu_36513_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_3_2_reg_17716 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_2_reg_17716;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_4_2_reg_17691 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_3_reg_9891;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_4_2_reg_17691 <= word_buffer_V_load_2_82_fu_36542_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_4_2_reg_17691 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_4_2_reg_17691;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_5_2_reg_17666 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_3_reg_9903;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_5_2_reg_17666 <= word_buffer_V_load_2_83_fu_36571_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_5_2_reg_17666 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_2_reg_17666;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_6_2_reg_17641 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_5_reg_9915;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_6_2_reg_17641 <= word_buffer_V_load_2_84_fu_36600_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_6_2_reg_17641 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_6_2_reg_17641;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_7_2_reg_17616 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_3_reg_9927;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_7_2_reg_17616 <= word_buffer_V_load_2_85_fu_36629_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_7_2_reg_17616 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_2_reg_17616;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_8_2_reg_17591 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_6_7_reg_9939;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_8_2_reg_17591 <= word_buffer_V_load_2_86_fu_36658_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_8_2_reg_17591 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_8_2_reg_17591;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == brmerge52_fu_36694_p2) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= old_word_buffer_V_lo_109_fu_36698_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge52_fu_36694_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (3'd0 == tmp_1248_reg_50434))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & (tmp_1248_reg_50434 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= word_buffer_1_5_1_1_reg_54771;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1247_reg_50430 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_6_reg_45921 == 1'd0) & ~(3'd0 == tmp_1248_reg_50434) & ~(tmp_1248_reg_50434 == 3'd1) & ~(tmp_1248_reg_50434 == 3'd2) & ~(tmp_1248_reg_50434 == 3'd3) & ~(tmp_1248_reg_50434 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= word_buffer_1_6_1_1_reg_54733;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_9_reg_17814;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_1_1_reg_15707 <= line_buffer_1_6_2_1_phi_fu_9013_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_1_1_reg_15707 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_1_reg_15707;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_2_reg_15675 <= p_0296_0_i_1_6_1_phi_fu_9037_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_2_reg_15675 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_2_reg_15675;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_3_1_reg_15643 <= line_buffer_1_6_2_3_phi_fu_9061_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_3_1_reg_15643 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_1_reg_15643;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_4_reg_15611 <= p_0296_0_i_1_6_3_phi_fu_9085_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_4_reg_15611 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_4_reg_15611;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_5_1_reg_15579 <= line_buffer_1_6_2_5_phi_fu_9109_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_5_1_reg_15579 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_1_reg_15579;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_6_reg_15547 <= p_0296_0_i_1_6_5_phi_fu_9133_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_6_reg_15547 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_6_reg_15547;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_7_1_reg_15515 <= line_buffer_1_6_2_7_phi_fu_9156_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_7_1_reg_15515 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_1_reg_15515;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_8_reg_15483 <= p_0296_0_i_1_6_7_phi_fu_9179_p16;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_8_reg_15483 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_8_reg_15483;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_9242 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= 2'd0;
        end else if ((ap_condition_9236 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_1_1_1_reg_54946;
        end else if ((ap_condition_9233 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_2_1_1_reg_55111;
        end else if ((ap_condition_9230 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_3_1_1_reg_54872;
        end else if ((ap_condition_9227 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_4_1_1_reg_54818;
        end else if ((ap_condition_9224 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_5_1_1_reg_54771;
        end else if ((ap_condition_9221 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_6_1_1_reg_54733;
        end else if ((ap_condition_9218 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= word_buffer_1_7_1_1_reg_54703;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_9_reg_15763 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_9_reg_15763;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == brmerge39_fu_35622_p2)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_reg_15739 <= p_0280_0_i_1_6_fu_35615_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_2_reg_15739 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_reg_15739;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_0_2_reg_18024 <= p_0133_0_i_1_7_fu_37072_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_0_2_reg_18024 <= p_0196_0_i_1_7_fu_37014_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_0_2_reg_18024 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_0_2_reg_18024;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_1_2_reg_18001 <= storemerge1_fu_37020_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_1_2_reg_18001 <= word_buffer_V_load_2_87_fu_36733_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_1_2_reg_18001 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_1_2_reg_18001;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_2_2_reg_17978 <= p_0168_0_i_1_7_1_fu_37026_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_2_2_reg_17978 <= word_buffer_V_load_2_88_fu_36768_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_2_2_reg_17978 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_2_2_reg_17978;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_3_2_reg_17955 <= storemerge2_fu_37032_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_3_2_reg_17955 <= word_buffer_V_load_2_89_fu_36803_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_3_2_reg_17955 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_3_2_reg_17955;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_4_2_reg_17932 <= p_0168_0_i_1_7_3_fu_37038_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_4_2_reg_17932 <= word_buffer_V_load_2_90_fu_36838_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_4_2_reg_17932 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_4_2_reg_17932;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_5_2_reg_17909 <= storemerge3_fu_37044_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_5_2_reg_17909 <= word_buffer_V_load_2_91_fu_36873_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_5_2_reg_17909 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_5_2_reg_17909;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_6_2_reg_17886 <= p_0168_0_i_1_7_5_fu_37050_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_6_2_reg_17886 <= word_buffer_V_load_2_92_fu_36908_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_6_2_reg_17886 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_6_2_reg_17886;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_7_2_reg_17863 <= storemerge4_fu_37056_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_7_2_reg_17863 <= word_buffer_V_load_2_93_fu_36943_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_7_2_reg_17863 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_7_2_reg_17863;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_8_2_reg_17840 <= p_0168_0_i_1_7_7_fu_37062_p3;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7)))) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_8_2_reg_17840 <= word_buffer_V_load_2_94_fu_36978_p3;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_8_2_reg_17840 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_8_2_reg_17840;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1249_reg_50438) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3)))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= 2'd0;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (3'd0 == tmp_1250_reg_50442))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_1_1_1_reg_54946;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd1))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_2_1_1_reg_55111;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd2))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_3_1_1_reg_54872;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_4_1_1_reg_54818;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd4))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_5_1_1_reg_54771;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter3) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd5))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_6_1_1_reg_54733;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1249_reg_50438 == 1'd0) & (rb_7_reg_45942 == 1'd0) & (tmp_1250_reg_50442 == 3'd7))))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= word_buffer_1_7_1_1_reg_54703;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_9_reg_18047;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_1_reg_15790 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_1_reg_15790 <= tmp_211_fu_35626_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_1_reg_15790 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_1_reg_15790;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_2_reg_15802 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_2_reg_15802 <= tmp_212_fu_35639_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_2_reg_15802 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_2_reg_15802;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_3_reg_15814 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_3_reg_15814 <= tmp_213_fu_35652_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_3_reg_15814 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_3_reg_15814;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_4_reg_15826 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_4_reg_15826 <= tmp_214_fu_35665_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_4_reg_15826 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_4_reg_15826;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_5_reg_15838 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_5_reg_15838 <= tmp_215_fu_35678_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_5_reg_15838 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_5_reg_15838;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_6_reg_15850 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_6_reg_15850 <= tmp_216_fu_35691_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_6_reg_15850 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_6_reg_15850;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_7_reg_15862 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_7_reg_15862 <= tmp_217_fu_35704_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_7_reg_15862 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_7_reg_15862;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_8_reg_15874 <= 2'd0;
        end else if (((1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_8_reg_15874 <= tmp_218_fu_35717_p10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_2_8_reg_15874 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_8_reg_15874;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_3_reg_11947 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_3_reg_11947 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_3_reg_11947;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_7_reg_12037 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_7_reg_12037 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_7_reg_12037;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_3_reg_16008 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_3_reg_16008 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_3_reg_16008;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_8390 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_7_reg_16098 <= 2'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_7_reg_16098 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_7_reg_16098;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2) & (1'd1 == tmp_123_reg_60187))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0150_2_reg_18810 <= o_bank_idx_V_1_reg_60191;
    end else if ((((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2) & (1'd1 == tmp_121_reg_60179)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'd0 == tmp_123_reg_60187) & (1'b1 == ap_enable_reg_pp2_iter2)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2) & (1'd0 == tmp_122_reg_60183)))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0150_2_reg_18810 <= r_V_16_reg_60147;
    end else if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter2))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0150_2_reg_18810 <= ap_phi_precharge_reg_pp2_iter2_p_0150_2_reg_18810;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'd0 == tmp_123_reg_60187) & (1'b1 == ap_enable_reg_pp2_iter2))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0620_2_reg_18823 <= o_bank_offset_V_4_fu_45515_p1;
    end else if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2) & (1'd1 == tmp_123_reg_60187))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0620_2_reg_18823 <= o_bank_offset_V_3_reg_60196;
    end else if ((((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2) & (1'd1 == tmp_121_reg_60179)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2) & (1'd0 == tmp_122_reg_60183)))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0620_2_reg_18823 <= o_bank_offset_V_fu_45050_p2;
    end else if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter2))) begin
        ap_phi_precharge_reg_pp2_iter3_p_0620_2_reg_18823 <= ap_phi_precharge_reg_pp2_iter2_p_0620_2_reg_18823;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_10_reg_18668 <= fixed_temp_10_V_1_fu_42703_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_10_reg_18668 <= fixed_buffer_10_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_11_reg_18657 <= fixed_temp_11_V_1_fu_42709_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_11_reg_18657 <= fixed_buffer_11_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_12_reg_18646 <= fixed_temp_12_V_1_fu_42715_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_12_reg_18646 <= fixed_buffer_12_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_13_reg_18635 <= fixed_temp_13_V_1_fu_42721_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_13_reg_18635 <= fixed_buffer_13_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_14_reg_18624 <= fixed_temp_14_V_1_fu_42727_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_14_reg_18624 <= fixed_buffer_14_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_15_reg_18613 <= fixed_temp_15_V_1_fu_42733_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_15_reg_18613 <= fixed_buffer_15_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_16_reg_18602 <= fixed_temp_16_V_1_fu_42739_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_16_reg_18602 <= fixed_buffer_16_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_17_reg_18591 <= fixed_temp_17_V_1_fu_42745_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_17_reg_18591 <= fixed_buffer_17_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_18_reg_18580 <= fixed_temp_18_V_1_fu_42751_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_18_reg_18580 <= fixed_buffer_18_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_19_reg_18569 <= fixed_temp_19_V_1_fu_42757_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_19_reg_18569 <= fixed_buffer_19_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_1_reg_18767 <= fixed_temp_1_V_1_fu_42649_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_1_reg_18767 <= fixed_buffer_1_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_20_reg_18558 <= fixed_temp_20_V_1_fu_42763_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_20_reg_18558 <= fixed_buffer_20_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_21_reg_18547 <= fixed_temp_21_V_1_fu_42769_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_21_reg_18547 <= fixed_buffer_21_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_22_reg_18536 <= fixed_temp_22_V_1_fu_42775_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_22_reg_18536 <= fixed_buffer_22_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_23_reg_18525 <= fixed_temp_23_V_1_fu_42781_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_23_reg_18525 <= fixed_buffer_23_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_24_reg_18514 <= fixed_temp_24_V_1_fu_42787_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_24_reg_18514 <= fixed_buffer_24_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_25_reg_18503 <= fixed_temp_25_V_1_fu_42793_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_25_reg_18503 <= fixed_buffer_25_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_26_reg_18492 <= fixed_temp_26_V_1_fu_42799_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_26_reg_18492 <= fixed_buffer_26_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_27_reg_18481 <= fixed_temp_27_V_1_fu_42805_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_27_reg_18481 <= fixed_buffer_27_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_28_reg_18470 <= fixed_temp_28_V_1_fu_42811_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_28_reg_18470 <= fixed_buffer_28_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_29_reg_18459 <= fixed_temp_29_V_1_fu_42817_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_29_reg_18459 <= fixed_buffer_29_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_2_reg_18756 <= fixed_temp_2_V_1_fu_42655_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_2_reg_18756 <= fixed_buffer_2_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_30_reg_18448 <= fixed_temp_30_V_1_fu_42823_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_30_reg_18448 <= fixed_buffer_30_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_31_reg_18437 <= fixed_temp_31_V_1_fu_42829_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_31_reg_18437 <= fixed_buffer_31_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_32_reg_18426 <= fixed_temp_32_V_1_fu_42835_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_32_reg_18426 <= fixed_buffer_32_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_33_reg_18415 <= fixed_temp_33_V_1_fu_42841_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_33_reg_18415 <= fixed_buffer_33_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_34_reg_18404 <= fixed_temp_34_V_1_fu_42847_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_34_reg_18404 <= fixed_buffer_34_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_35_reg_18393 <= fixed_temp_35_V_1_fu_42853_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_35_reg_18393 <= fixed_buffer_35_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_36_reg_18382 <= fixed_temp_36_V_1_fu_42859_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_36_reg_18382 <= fixed_buffer_36_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_37_reg_18371 <= fixed_temp_37_V_1_fu_42865_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_37_reg_18371 <= fixed_buffer_37_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_38_reg_18360 <= fixed_temp_38_V_1_fu_42871_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_38_reg_18360 <= fixed_buffer_38_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_39_reg_18349 <= fixed_temp_39_V_1_fu_42877_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_39_reg_18349 <= fixed_buffer_39_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_3_reg_18745 <= fixed_temp_3_V_1_fu_42661_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_3_reg_18745 <= fixed_buffer_3_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_40_reg_18338 <= fixed_temp_40_V_1_fu_42883_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_40_reg_18338 <= fixed_buffer_40_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_41_reg_18327 <= fixed_temp_41_V_1_fu_42889_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_41_reg_18327 <= fixed_buffer_41_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_42_reg_18316 <= fixed_temp_42_V_1_fu_42895_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_42_reg_18316 <= fixed_buffer_42_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_43_reg_18305 <= fixed_temp_43_V_1_fu_42901_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_43_reg_18305 <= fixed_buffer_43_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_44_reg_18294 <= fixed_temp_44_V_1_fu_42907_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_44_reg_18294 <= fixed_buffer_44_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_45_reg_18283 <= fixed_temp_45_V_1_fu_42913_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_45_reg_18283 <= fixed_buffer_45_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_46_reg_18272 <= fixed_temp_46_V_1_fu_42919_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_46_reg_18272 <= fixed_buffer_46_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_47_reg_18261 <= fixed_temp_47_V_1_fu_42925_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_47_reg_18261 <= fixed_buffer_47_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_48_reg_18250 <= fixed_temp_48_V_1_fu_42931_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_48_reg_18250 <= fixed_buffer_48_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_49_reg_18239 <= fixed_temp_49_V_1_fu_42937_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_49_reg_18239 <= fixed_buffer_49_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_4_reg_18734 <= fixed_temp_4_V_1_fu_42667_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_4_reg_18734 <= fixed_buffer_4_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_50_reg_18228 <= fixed_temp_50_V_1_fu_42943_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_50_reg_18228 <= fixed_buffer_50_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_51_reg_18217 <= fixed_temp_51_V_1_fu_42949_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_51_reg_18217 <= fixed_buffer_51_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_52_reg_18206 <= fixed_temp_52_V_1_fu_42955_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_52_reg_18206 <= fixed_buffer_52_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_53_reg_18195 <= fixed_temp_53_V_1_fu_42961_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_53_reg_18195 <= fixed_buffer_53_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_54_reg_18184 <= fixed_temp_54_V_1_fu_42967_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_54_reg_18184 <= fixed_buffer_54_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_55_reg_18173 <= fixed_temp_55_V_1_fu_42973_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_55_reg_18173 <= fixed_buffer_55_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_56_reg_18162 <= fixed_temp_56_V_1_fu_42979_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_56_reg_18162 <= fixed_buffer_56_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_57_reg_18151 <= fixed_temp_57_V_1_fu_42985_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_57_reg_18151 <= fixed_buffer_57_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_58_reg_18140 <= fixed_temp_58_V_1_fu_42991_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_58_reg_18140 <= fixed_buffer_58_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_59_reg_18129 <= fixed_temp_59_V_1_fu_42997_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_59_reg_18129 <= fixed_buffer_59_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_5_reg_18723 <= fixed_temp_5_V_1_fu_42673_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_5_reg_18723 <= fixed_buffer_5_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_60_reg_18118 <= fixed_temp_60_V_1_fu_43003_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_60_reg_18118 <= fixed_buffer_60_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_61_reg_18107 <= fixed_temp_61_V_1_fu_43009_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_61_reg_18107 <= fixed_buffer_61_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_62_reg_18096 <= fixed_temp_62_V_1_fu_43015_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_62_reg_18096 <= fixed_buffer_62_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_6_reg_18712 <= fixed_temp_6_V_1_fu_42679_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_6_reg_18712 <= fixed_buffer_6_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_7_reg_18701 <= fixed_temp_7_V_1_fu_42685_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_7_reg_18701 <= fixed_buffer_7_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_8_reg_18690 <= fixed_temp_8_V_1_fu_42691_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_8_reg_18690 <= fixed_buffer_8_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_9_reg_18679 <= fixed_temp_9_V_1_fu_42697_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_9_reg_18679 <= fixed_buffer_9_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_reg_18778 <= fixed_temp_0_V_1_fu_42643_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_reg_18778 <= fixed_buffer_0_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == tmp_1255_reg_60586))) begin
        fixed_temp_V_s_reg_18085 <= fixed_temp_63_V_1_fu_43021_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        fixed_temp_V_s_reg_18085 <= fixed_buffer_63_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_35176 == 1'b1)) begin
        if ((1'd1 == tmp_121_reg_60179)) begin
            outword_V <= p_Result_98_s_fu_45067_p65;
        end else if ((ap_condition_35180 == 1'b1)) begin
            outword_V <= p_Result_1_fu_45547_p5;
        end else if ((ap_condition_35177 == 1'b1)) begin
            outword_V <= tmp_1529_fu_45490_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_1_reg_18073 <= w_V_reg_59816;
    end else if (((1'b1 == ap_CS_fsm_state3) & (tmp_114_fu_20825_p2 == 1'd0))) begin
        p_1_reg_18073 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter1))) begin
        p_2_reg_18798 <= w_V_1_reg_61239;
    end else if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == exitcond4_fu_42221_p2))) begin
        p_2_reg_18798 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'd0 == tmp_1255_fu_42557_p3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        p_3_reg_18789 <= i_V_5_fu_42638_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        p_3_reg_18789 <= i_V_5_cast_reg_51882;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_7_reg_6154 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        p_7_reg_6154 <= i_V_fu_19946_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_8_reg_6165 <= p_V_fu_42216_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd1))) begin
        p_8_reg_6165 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond1_fu_20833_p2))) begin
        p_9_reg_6200 <= count_V_fu_20838_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_114_fu_20825_p2))) begin
        p_9_reg_6200 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        t_V_2_reg_6188 <= wrd_phase_V_1_reg_52179;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_114_fu_20825_p2))) begin
        t_V_2_reg_6188 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond1_fu_20833_p2))) begin
        t_V_reg_6177 <= p_01571_1_fu_20888_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_114_fu_20825_p2))) begin
        t_V_reg_6177 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_130_fu_20930_p2))) begin
        wt_addr_V <= tmp_134_fu_20943_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == new_batch_V_read_read_fu_3262_p2))) begin
        wt_addr_V <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        wt_offset_V <= storemerge_phi_fu_6214_p4;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (1'd1 == new_batch_V_read_read_fu_3262_p2))) begin
        wt_offset_V <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_1_3_reg_7334 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_1_3_reg_7334;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_1_reg_6440 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_2_1_reg_6440;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_1_3_reg_7382 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_1_3_reg_7382;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_1_reg_6536 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_2_1_reg_6536;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_1_3_reg_7558 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_1_3_reg_7558;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_1_reg_6664 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_2_1_reg_6664;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_1_3_reg_7718 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_1_3_reg_7718;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_1_reg_6808 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_2_1_reg_6808;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_1_3_reg_7862 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_1_3_reg_7862;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_1_reg_6968 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_2_1_reg_6968;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_1_3_reg_7990 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_0_1_3_reg_7990;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_1_reg_7144 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_1_reg_7144;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_1_3_reg_9199 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_1_3_reg_9199;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_1_reg_8305 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_2_1_reg_8305;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_1_3_reg_9247 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_1_3_reg_9247;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_1_reg_8401 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_2_1_reg_8401;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_1_3_reg_9423 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_1_3_reg_9423;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_1_reg_8529 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_2_1_reg_8529;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_1_3_reg_9583 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_1_3_reg_9583;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_1_reg_8673 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_2_1_reg_8673;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_1_3_reg_9727 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_1_3_reg_9727;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_1_reg_8833 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_2_1_reg_8833;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_1_3_reg_9855 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_0_1_3_reg_9855;
        ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_1_reg_9009 <= ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_1_reg_9009;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_1_reg_7358 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_1_reg_7358;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_1_reg_7404 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_1_reg_7404;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_1_reg_7578 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_1_reg_7578;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_1_reg_7736 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_1_reg_7736;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_1_reg_7878 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_1_reg_7878;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_1_reg_8002 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_6_1_reg_8002;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_1_reg_9223 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_1_reg_9223;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_1_reg_9269 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_1_reg_9269;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_1_reg_9443 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_1_reg_9443;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_1_reg_9601 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_1_reg_9601;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_1_reg_9743 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_1_reg_9743;
        ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_1_reg_9867 <= ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_6_1_reg_9867;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_1_reg_6452 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_1_1_reg_6452;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_1_reg_6552 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_2_1_reg_6552;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_1_reg_6682 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_3_1_reg_6682;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_1_reg_6828 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_4_1_reg_6828;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_1_reg_6990 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_5_1_reg_6990;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_1_reg_7168 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_1_reg_7168;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_1_reg_8317 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_1_1_reg_8317;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_1_reg_8417 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_2_1_reg_8417;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_1_reg_8547 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_3_1_reg_8547;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_1_reg_8693 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_4_1_reg_8693;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_1_reg_8855 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_5_1_reg_8855;
        ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_1_reg_9033 <= ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_1_reg_9033;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_1_reg_6968;
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_reg_7144 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_1_reg_7144;
        ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_reg_7192 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_reg_7192;
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_1_reg_8833 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_1_reg_8833;
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_reg_9009 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_1_reg_9009;
        ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_reg_9057 <= ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_reg_9057;
        ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_1_reg_6990 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_1_reg_6990;
        ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_1_reg_7168 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_1_reg_7168;
        ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_3_reg_7216 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_3_reg_7216;
        ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_1_reg_8855 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_1_reg_8855;
        ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_1_reg_9033 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_1_reg_9033;
        ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_3_reg_9081 <= ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_3_reg_9081;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_3_reg_11970 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_3_reg_11970;
        ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_3_reg_16031 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_3_reg_16031;
        ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_5_reg_11992 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_5_reg_11992;
        ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_5_reg_16053 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_5_reg_16053;
        line_buffer_0_0_2_1_reg_6389 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_1_reg_6389;
        line_buffer_0_0_2_2_reg_6365 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_2_reg_6365;
        line_buffer_0_0_2_3_reg_6341 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_3_reg_6341;
        line_buffer_0_0_2_4_reg_6317 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_4_reg_6317;
        line_buffer_0_0_2_5_reg_6293 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_5_reg_6293;
        line_buffer_0_0_2_6_reg_6269 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_6_reg_6269;
        line_buffer_0_0_2_7_reg_6245 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_7_reg_6245;
        line_buffer_0_0_2_8_reg_6221 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_8_reg_6221;
        line_buffer_0_0_2_9_reg_6413 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_2_9_reg_6413;
        line_buffer_0_1_0_1_3_reg_7334 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_3_reg_7334;
        line_buffer_1_0_2_1_reg_8254 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_1_reg_8254;
        line_buffer_1_0_2_2_reg_8230 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_2_reg_8230;
        line_buffer_1_0_2_3_reg_8206 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_3_reg_8206;
        line_buffer_1_0_2_4_reg_8182 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_4_reg_8182;
        line_buffer_1_0_2_5_reg_8158 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_5_reg_8158;
        line_buffer_1_0_2_6_reg_8134 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_6_reg_8134;
        line_buffer_1_0_2_7_reg_8110 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_7_reg_8110;
        line_buffer_1_0_2_8_reg_8086 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_8_reg_8086;
        line_buffer_1_0_2_9_reg_8278 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_2_9_reg_8278;
        line_buffer_1_1_0_1_3_reg_9199 <= ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_3_reg_9199;
        p_0168_0_i_0_1_1_reg_7358 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_0_1_1_reg_7358;
        p_0168_0_i_1_1_1_reg_9223 <= ap_phi_precharge_reg_pp0_iter3_p_0168_0_i_1_1_1_reg_9223;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond1_reg_51888 <= exitcond1_reg_51888;
        ap_reg_pp0_iter1_first_wrd_reg_51897 <= first_wrd_reg_51897;
        ap_reg_pp0_iter1_last_wrd_reg_51948 <= last_wrd_reg_51948;
        ap_reg_pp0_iter1_t_V_2_reg_6188 <= t_V_2_reg_6188;
        exitcond1_reg_51888 <= exitcond1_fu_20833_p2;
        old_word_buffer_0_7_48_reg_52184 <= old_word_buffer_0_7_16_fu_1618;
        old_word_buffer_0_7_49_reg_52193 <= old_word_buffer_0_7_17_fu_1622;
        old_word_buffer_1_7_42_reg_52212 <= old_word_buffer_1_7_10_fu_1626;
        old_word_buffer_1_7_49_reg_52231 <= old_word_buffer_1_7_17_fu_1906;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
        ap_reg_pp0_iter2_exitcond1_reg_51888 <= ap_reg_pp0_iter1_exitcond1_reg_51888;
        ap_reg_pp0_iter2_first_wrd_reg_51897 <= ap_reg_pp0_iter1_first_wrd_reg_51897;
        ap_reg_pp0_iter2_last_wrd_reg_51948 <= ap_reg_pp0_iter1_last_wrd_reg_51948;
        ap_reg_pp0_iter2_old_word_buffer_0_6_108_reg_53624 <= old_word_buffer_0_6_108_reg_53624;
        ap_reg_pp0_iter2_old_word_buffer_0_7_48_reg_52184 <= old_word_buffer_0_7_48_reg_52184;
        ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193 <= old_word_buffer_0_7_49_reg_52193;
        ap_reg_pp0_iter2_old_word_buffer_1_6_108_reg_53774 <= old_word_buffer_1_6_108_reg_53774;
        ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212 <= old_word_buffer_1_7_42_reg_52212;
        ap_reg_pp0_iter2_old_word_buffer_1_7_49_reg_52231 <= old_word_buffer_1_7_49_reg_52231;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_123_reg_53736 <= old_word_buffer_V_lo_123_reg_53736;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_131_reg_53747 <= old_word_buffer_V_lo_131_reg_53747;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_139_reg_53757 <= old_word_buffer_V_lo_139_reg_53757;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_147_reg_53766 <= old_word_buffer_V_lo_147_reg_53766;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_43_reg_53586 <= old_word_buffer_V_lo_43_reg_53586;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_51_reg_53597 <= old_word_buffer_V_lo_51_reg_53597;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_59_reg_53607 <= old_word_buffer_V_lo_59_reg_53607;
        ap_reg_pp0_iter2_old_word_buffer_V_lo_67_reg_53616 <= old_word_buffer_V_lo_67_reg_53616;
        ap_reg_pp0_iter2_t_V_2_reg_6188 <= ap_reg_pp0_iter1_t_V_2_reg_6188;
        ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555 <= word_buffer_0_1_2_1_reg_53555;
        ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536 <= word_buffer_0_1_3_1_reg_53536;
        ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517 <= word_buffer_0_1_4_1_reg_53517;
        ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498 <= word_buffer_0_1_5_1_reg_53498;
        ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479 <= word_buffer_0_1_6_1_reg_53479;
        ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461 <= word_buffer_0_1_7_1_reg_53461;
        ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444 <= word_buffer_0_2_2_1_reg_53444;
        ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427 <= word_buffer_0_2_3_1_reg_53427;
        ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410 <= word_buffer_0_2_4_1_reg_53410;
        ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 <= word_buffer_0_2_5_1_reg_53393;
        ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376 <= word_buffer_0_2_6_1_reg_53376;
        ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 <= word_buffer_0_2_7_1_reg_53360;
        ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345 <= word_buffer_0_3_2_1_reg_53345;
        ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330 <= word_buffer_0_3_3_1_reg_53330;
        ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315 <= word_buffer_0_3_4_1_reg_53315;
        ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300 <= word_buffer_0_3_5_1_reg_53300;
        ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285 <= word_buffer_0_3_6_1_reg_53285;
        ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271 <= word_buffer_0_3_7_1_reg_53271;
        ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258 <= word_buffer_0_4_2_1_reg_53258;
        ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245 <= word_buffer_0_4_3_1_reg_53245;
        ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232 <= word_buffer_0_4_4_1_reg_53232;
        ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219 <= word_buffer_0_4_5_1_reg_53219;
        ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206 <= word_buffer_0_4_6_1_reg_53206;
        ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194 <= word_buffer_0_4_7_1_reg_53194;
        ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183 <= word_buffer_0_5_2_1_reg_53183;
        ap_reg_pp0_iter2_word_buffer_0_5_3_1_reg_53172 <= word_buffer_0_5_3_1_reg_53172;
        ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161 <= word_buffer_0_5_4_1_reg_53161;
        ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150 <= word_buffer_0_5_5_1_reg_53150;
        ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139 <= word_buffer_0_5_6_1_reg_53139;
        ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129 <= word_buffer_0_5_7_1_reg_53129;
        ap_reg_pp0_iter2_word_buffer_0_6_2_1_reg_53120 <= word_buffer_0_6_2_1_reg_53120;
        ap_reg_pp0_iter2_word_buffer_0_6_3_1_reg_53111 <= word_buffer_0_6_3_1_reg_53111;
        ap_reg_pp0_iter2_word_buffer_0_6_4_1_reg_53102 <= word_buffer_0_6_4_1_reg_53102;
        ap_reg_pp0_iter2_word_buffer_0_6_5_1_reg_53093 <= word_buffer_0_6_5_1_reg_53093;
        ap_reg_pp0_iter2_word_buffer_0_6_6_1_reg_53084 <= word_buffer_0_6_6_1_reg_53084;
        ap_reg_pp0_iter2_word_buffer_0_6_7_1_reg_53076 <= word_buffer_0_6_7_1_reg_53076;
        ap_reg_pp0_iter2_word_buffer_0_7_2_1_reg_53069 <= word_buffer_0_7_2_1_reg_53069;
        ap_reg_pp0_iter2_word_buffer_0_7_3_1_reg_53062 <= word_buffer_0_7_3_1_reg_53062;
        ap_reg_pp0_iter2_word_buffer_0_7_4_1_reg_53055 <= word_buffer_0_7_4_1_reg_53055;
        ap_reg_pp0_iter2_word_buffer_0_7_5_1_reg_53048 <= word_buffer_0_7_5_1_reg_53048;
        ap_reg_pp0_iter2_word_buffer_0_7_6_1_reg_53041 <= word_buffer_0_7_6_1_reg_53041;
        ap_reg_pp0_iter2_word_buffer_0_7_7_1_reg_53035 <= word_buffer_0_7_7_1_reg_53035;
        ap_reg_pp0_iter2_word_buffer_0_7_8_1_reg_53029 <= word_buffer_0_7_8_1_reg_53029;
        ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010 <= word_buffer_1_1_2_1_reg_53010;
        ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991 <= word_buffer_1_1_3_1_reg_52991;
        ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972 <= word_buffer_1_1_4_1_reg_52972;
        ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953 <= word_buffer_1_1_5_1_reg_52953;
        ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934 <= word_buffer_1_1_6_1_reg_52934;
        ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916 <= word_buffer_1_1_7_1_reg_52916;
        ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899 <= word_buffer_1_2_2_1_reg_52899;
        ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 <= word_buffer_1_2_3_1_reg_52882;
        ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865 <= word_buffer_1_2_4_1_reg_52865;
        ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 <= word_buffer_1_2_5_1_reg_52848;
        ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831 <= word_buffer_1_2_6_1_reg_52831;
        ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 <= word_buffer_1_2_7_1_reg_52815;
        ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800 <= word_buffer_1_3_2_1_reg_52800;
        ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785 <= word_buffer_1_3_3_1_reg_52785;
        ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770 <= word_buffer_1_3_4_1_reg_52770;
        ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755 <= word_buffer_1_3_5_1_reg_52755;
        ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740 <= word_buffer_1_3_6_1_reg_52740;
        ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726 <= word_buffer_1_3_7_1_reg_52726;
        ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713 <= word_buffer_1_4_2_1_reg_52713;
        ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700 <= word_buffer_1_4_3_1_reg_52700;
        ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687 <= word_buffer_1_4_4_1_reg_52687;
        ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674 <= word_buffer_1_4_5_1_reg_52674;
        ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661 <= word_buffer_1_4_6_1_reg_52661;
        ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649 <= word_buffer_1_4_7_1_reg_52649;
        ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638 <= word_buffer_1_5_2_1_reg_52638;
        ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627 <= word_buffer_1_5_3_1_reg_52627;
        ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616 <= word_buffer_1_5_4_1_reg_52616;
        ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605 <= word_buffer_1_5_5_1_reg_52605;
        ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594 <= word_buffer_1_5_6_1_reg_52594;
        ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584 <= word_buffer_1_5_7_1_reg_52584;
        ap_reg_pp0_iter2_word_buffer_1_6_2_1_reg_52575 <= word_buffer_1_6_2_1_reg_52575;
        ap_reg_pp0_iter2_word_buffer_1_6_3_1_reg_52566 <= word_buffer_1_6_3_1_reg_52566;
        ap_reg_pp0_iter2_word_buffer_1_6_4_1_reg_52557 <= word_buffer_1_6_4_1_reg_52557;
        ap_reg_pp0_iter2_word_buffer_1_6_5_1_reg_52548 <= word_buffer_1_6_5_1_reg_52548;
        ap_reg_pp0_iter2_word_buffer_1_6_6_1_reg_52539 <= word_buffer_1_6_6_1_reg_52539;
        ap_reg_pp0_iter2_word_buffer_1_6_7_1_reg_52531 <= word_buffer_1_6_7_1_reg_52531;
        ap_reg_pp0_iter2_word_buffer_1_7_2_1_reg_52524 <= word_buffer_1_7_2_1_reg_52524;
        ap_reg_pp0_iter2_word_buffer_1_7_3_1_reg_52517 <= word_buffer_1_7_3_1_reg_52517;
        ap_reg_pp0_iter2_word_buffer_1_7_4_1_reg_52510 <= word_buffer_1_7_4_1_reg_52510;
        ap_reg_pp0_iter2_word_buffer_1_7_5_1_reg_52503 <= word_buffer_1_7_5_1_reg_52503;
        ap_reg_pp0_iter2_word_buffer_1_7_6_1_reg_52496 <= word_buffer_1_7_6_1_reg_52496;
        ap_reg_pp0_iter2_word_buffer_1_7_7_1_reg_52490 <= word_buffer_1_7_7_1_reg_52490;
        ap_reg_pp0_iter2_word_buffer_1_7_8_1_reg_52484 <= word_buffer_1_7_8_1_reg_52484;
        ap_reg_pp0_iter2_wt_offset_V_load_reg_52240 <= wt_offset_V_load_reg_52240;
        ap_reg_pp0_iter3_exitcond1_reg_51888 <= ap_reg_pp0_iter2_exitcond1_reg_51888;
        ap_reg_pp0_iter3_first_wrd_reg_51897 <= ap_reg_pp0_iter2_first_wrd_reg_51897;
        ap_reg_pp0_iter3_old_word_buffer_0_1_32_reg_53910 <= old_word_buffer_0_1_32_reg_53910;
        ap_reg_pp0_iter3_old_word_buffer_0_2_33_reg_53949 <= old_word_buffer_0_2_33_reg_53949;
        ap_reg_pp0_iter3_old_word_buffer_0_3_33_reg_53998 <= old_word_buffer_0_3_33_reg_53998;
        ap_reg_pp0_iter3_old_word_buffer_0_4_33_reg_54045 <= old_word_buffer_0_4_33_reg_54045;
        ap_reg_pp0_iter3_old_word_buffer_0_5_33_reg_54114 <= old_word_buffer_0_5_33_reg_54114;
        ap_reg_pp0_iter3_old_word_buffer_0_6_35_reg_54189 <= old_word_buffer_0_6_35_reg_54189;
        ap_reg_pp0_iter3_old_word_buffer_1_1_32_reg_54302 <= old_word_buffer_1_1_32_reg_54302;
        ap_reg_pp0_iter3_old_word_buffer_1_2_33_reg_54341 <= old_word_buffer_1_2_33_reg_54341;
        ap_reg_pp0_iter3_old_word_buffer_1_3_33_reg_54390 <= old_word_buffer_1_3_33_reg_54390;
        ap_reg_pp0_iter3_old_word_buffer_1_4_33_reg_54449 <= old_word_buffer_1_4_33_reg_54449;
        ap_reg_pp0_iter3_old_word_buffer_1_5_33_reg_54518 <= old_word_buffer_1_5_33_reg_54518;
        ap_reg_pp0_iter3_old_word_buffer_1_6_35_reg_54593 <= old_word_buffer_1_6_35_reg_54593;
        ap_reg_pp0_iter3_t_V_2_reg_6188 <= ap_reg_pp0_iter2_t_V_2_reg_6188;
        ap_reg_pp0_iter3_word_buffer_0_0_1_1_reg_55569 <= word_buffer_0_0_1_1_reg_55569;
        ap_reg_pp0_iter3_word_buffer_0_0_2_1_reg_55550 <= word_buffer_0_0_2_1_reg_55550;
        ap_reg_pp0_iter3_word_buffer_0_0_3_1_reg_55537 <= word_buffer_0_0_3_1_reg_55537;
        ap_reg_pp0_iter3_word_buffer_0_0_4_1_reg_55518 <= word_buffer_0_0_4_1_reg_55518;
        ap_reg_pp0_iter3_word_buffer_0_0_5_1_reg_55505 <= word_buffer_0_0_5_1_reg_55505;
        ap_reg_pp0_iter3_word_buffer_0_0_6_1_reg_55486 <= word_buffer_0_0_6_1_reg_55486;
        ap_reg_pp0_iter3_word_buffer_0_0_7_1_reg_55473 <= word_buffer_0_0_7_1_reg_55473;
        ap_reg_pp0_iter3_word_buffer_0_1_0_1_reg_55454 <= word_buffer_0_1_0_1_reg_55454;
        ap_reg_pp0_iter3_word_buffer_0_1_0_reg_55417 <= word_buffer_0_1_0_reg_55417;
        ap_reg_pp0_iter3_word_buffer_0_1_1_1_reg_55434 <= word_buffer_0_1_1_1_reg_55434;
        ap_reg_pp0_iter3_word_buffer_0_1_1_reg_55405 <= word_buffer_0_1_1_reg_55405;
        ap_reg_pp0_iter3_word_buffer_0_1_2_1_reg_53555 <= ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555;
        ap_reg_pp0_iter3_word_buffer_0_1_3_1_reg_53536 <= ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536;
        ap_reg_pp0_iter3_word_buffer_0_1_4_1_reg_53517 <= ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517;
        ap_reg_pp0_iter3_word_buffer_0_1_5_1_reg_53498 <= ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498;
        ap_reg_pp0_iter3_word_buffer_0_1_6_1_reg_53479 <= ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479;
        ap_reg_pp0_iter3_word_buffer_0_1_7_1_reg_53461 <= ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461;
        ap_reg_pp0_iter3_word_buffer_0_2_0_1_reg_55388 <= word_buffer_0_2_0_1_reg_55388;
        ap_reg_pp0_iter3_word_buffer_0_2_0_reg_55355 <= word_buffer_0_2_0_reg_55355;
        ap_reg_pp0_iter3_word_buffer_0_2_1_1_reg_55370 <= word_buffer_0_2_1_1_reg_55370;
        ap_reg_pp0_iter3_word_buffer_0_2_1_reg_55342 <= word_buffer_0_2_1_reg_55342;
        ap_reg_pp0_iter3_word_buffer_0_2_2_1_reg_53444 <= ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444;
        ap_reg_pp0_iter3_word_buffer_0_2_3_1_reg_53427 <= ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427;
        ap_reg_pp0_iter3_word_buffer_0_2_4_1_reg_53410 <= ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410;
        ap_reg_pp0_iter3_word_buffer_0_2_5_1_reg_53393 <= ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393;
        ap_reg_pp0_iter3_word_buffer_0_2_6_1_reg_53376 <= ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376;
        ap_reg_pp0_iter3_word_buffer_0_2_7_1_reg_53360 <= ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360;
        ap_reg_pp0_iter3_word_buffer_0_3_0_1_reg_55326 <= word_buffer_0_3_0_1_reg_55326;
        ap_reg_pp0_iter3_word_buffer_0_3_0_reg_55296 <= word_buffer_0_3_0_reg_55296;
        ap_reg_pp0_iter3_word_buffer_0_3_1_1_reg_55310 <= word_buffer_0_3_1_1_reg_55310;
        ap_reg_pp0_iter3_word_buffer_0_3_1_reg_55284 <= word_buffer_0_3_1_reg_55284;
        ap_reg_pp0_iter3_word_buffer_0_3_2_1_reg_53345 <= ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345;
        ap_reg_pp0_iter3_word_buffer_0_3_3_1_reg_53330 <= ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330;
        ap_reg_pp0_iter3_word_buffer_0_3_4_1_reg_53315 <= ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315;
        ap_reg_pp0_iter3_word_buffer_0_3_5_1_reg_53300 <= ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300;
        ap_reg_pp0_iter3_word_buffer_0_3_6_1_reg_53285 <= ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285;
        ap_reg_pp0_iter3_word_buffer_0_3_7_1_reg_53271 <= ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271;
        ap_reg_pp0_iter3_word_buffer_0_4_0_1_reg_55270 <= word_buffer_0_4_0_1_reg_55270;
        ap_reg_pp0_iter3_word_buffer_0_4_0_reg_55244 <= word_buffer_0_4_0_reg_55244;
        ap_reg_pp0_iter3_word_buffer_0_4_1_1_reg_55256 <= word_buffer_0_4_1_1_reg_55256;
        ap_reg_pp0_iter3_word_buffer_0_4_1_reg_55233 <= word_buffer_0_4_1_reg_55233;
        ap_reg_pp0_iter3_word_buffer_0_4_2_1_reg_53258 <= ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258;
        ap_reg_pp0_iter3_word_buffer_0_4_3_1_reg_53245 <= ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245;
        ap_reg_pp0_iter3_word_buffer_0_4_4_1_reg_53232 <= ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232;
        ap_reg_pp0_iter3_word_buffer_0_4_5_1_reg_53219 <= ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219;
        ap_reg_pp0_iter3_word_buffer_0_4_6_1_reg_53206 <= ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206;
        ap_reg_pp0_iter3_word_buffer_0_4_7_1_reg_53194 <= ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194;
        ap_reg_pp0_iter3_word_buffer_0_5_0_1_reg_55221 <= word_buffer_0_5_0_1_reg_55221;
        ap_reg_pp0_iter3_word_buffer_0_5_0_reg_55200 <= word_buffer_0_5_0_reg_55200;
        ap_reg_pp0_iter3_word_buffer_0_5_1_1_reg_55209 <= word_buffer_0_5_1_1_reg_55209;
        ap_reg_pp0_iter3_word_buffer_0_5_1_reg_55191 <= word_buffer_0_5_1_reg_55191;
        ap_reg_pp0_iter3_word_buffer_0_5_2_1_reg_53183 <= ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183;
        ap_reg_pp0_iter3_word_buffer_0_5_3_1_reg_53172 <= ap_reg_pp0_iter2_word_buffer_0_5_3_1_reg_53172;
        ap_reg_pp0_iter3_word_buffer_0_5_4_1_reg_53161 <= ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161;
        ap_reg_pp0_iter3_word_buffer_0_5_5_1_reg_53150 <= ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150;
        ap_reg_pp0_iter3_word_buffer_0_5_6_1_reg_53139 <= ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139;
        ap_reg_pp0_iter3_word_buffer_0_5_7_1_reg_53129 <= ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129;
        ap_reg_pp0_iter3_word_buffer_0_6_0_1_reg_55181 <= word_buffer_0_6_0_1_reg_55181;
        ap_reg_pp0_iter3_word_buffer_0_6_0_reg_55164 <= word_buffer_0_6_0_reg_55164;
        ap_reg_pp0_iter3_word_buffer_0_6_1_1_reg_55171 <= word_buffer_0_6_1_1_reg_55171;
        ap_reg_pp0_iter3_word_buffer_0_6_1_reg_55157 <= word_buffer_0_6_1_reg_55157;
        ap_reg_pp0_iter3_word_buffer_0_6_2_1_reg_53120 <= ap_reg_pp0_iter2_word_buffer_0_6_2_1_reg_53120;
        ap_reg_pp0_iter3_word_buffer_0_6_3_1_reg_53111 <= ap_reg_pp0_iter2_word_buffer_0_6_3_1_reg_53111;
        ap_reg_pp0_iter3_word_buffer_0_6_4_1_reg_53102 <= ap_reg_pp0_iter2_word_buffer_0_6_4_1_reg_53102;
        ap_reg_pp0_iter3_word_buffer_0_6_5_1_reg_53093 <= ap_reg_pp0_iter2_word_buffer_0_6_5_1_reg_53093;
        ap_reg_pp0_iter3_word_buffer_0_6_6_1_reg_53084 <= ap_reg_pp0_iter2_word_buffer_0_6_6_1_reg_53084;
        ap_reg_pp0_iter3_word_buffer_0_6_7_1_reg_53076 <= ap_reg_pp0_iter2_word_buffer_0_6_7_1_reg_53076;
        ap_reg_pp0_iter3_word_buffer_0_7_0_1_reg_55149 <= word_buffer_0_7_0_1_reg_55149;
        ap_reg_pp0_iter3_word_buffer_0_7_0_reg_55135 <= word_buffer_0_7_0_reg_55135;
        ap_reg_pp0_iter3_word_buffer_0_7_1_1_reg_55141 <= word_buffer_0_7_1_1_reg_55141;
        ap_reg_pp0_iter3_word_buffer_0_7_1_reg_55129 <= word_buffer_0_7_1_reg_55129;
        ap_reg_pp0_iter3_word_buffer_0_7_2_1_reg_53069 <= ap_reg_pp0_iter2_word_buffer_0_7_2_1_reg_53069;
        ap_reg_pp0_iter3_word_buffer_0_7_3_1_reg_53062 <= ap_reg_pp0_iter2_word_buffer_0_7_3_1_reg_53062;
        ap_reg_pp0_iter3_word_buffer_0_7_4_1_reg_53055 <= ap_reg_pp0_iter2_word_buffer_0_7_4_1_reg_53055;
        ap_reg_pp0_iter3_word_buffer_0_7_5_1_reg_53048 <= ap_reg_pp0_iter2_word_buffer_0_7_5_1_reg_53048;
        ap_reg_pp0_iter3_word_buffer_0_7_6_1_reg_53041 <= ap_reg_pp0_iter2_word_buffer_0_7_6_1_reg_53041;
        ap_reg_pp0_iter3_word_buffer_0_7_7_1_reg_53035 <= ap_reg_pp0_iter2_word_buffer_0_7_7_1_reg_53035;
        ap_reg_pp0_iter3_word_buffer_0_7_8_1_reg_53029 <= ap_reg_pp0_iter2_word_buffer_0_7_8_1_reg_53029;
        ap_reg_pp0_iter3_word_buffer_1_0_1_1_reg_55081 <= word_buffer_1_0_1_1_reg_55081;
        ap_reg_pp0_iter3_word_buffer_1_0_2_1_reg_55062 <= word_buffer_1_0_2_1_reg_55062;
        ap_reg_pp0_iter3_word_buffer_1_0_3_1_reg_55049 <= word_buffer_1_0_3_1_reg_55049;
        ap_reg_pp0_iter3_word_buffer_1_0_4_1_reg_55030 <= word_buffer_1_0_4_1_reg_55030;
        ap_reg_pp0_iter3_word_buffer_1_0_5_1_reg_55017 <= word_buffer_1_0_5_1_reg_55017;
        ap_reg_pp0_iter3_word_buffer_1_0_6_1_reg_54998 <= word_buffer_1_0_6_1_reg_54998;
        ap_reg_pp0_iter3_word_buffer_1_0_7_1_reg_54985 <= word_buffer_1_0_7_1_reg_54985;
        ap_reg_pp0_iter3_word_buffer_1_1_0_1_reg_54966 <= word_buffer_1_1_0_1_reg_54966;
        ap_reg_pp0_iter3_word_buffer_1_1_0_reg_54929 <= word_buffer_1_1_0_reg_54929;
        ap_reg_pp0_iter3_word_buffer_1_1_1_1_reg_54946 <= word_buffer_1_1_1_1_reg_54946;
        ap_reg_pp0_iter3_word_buffer_1_1_1_reg_54917 <= word_buffer_1_1_1_reg_54917;
        ap_reg_pp0_iter3_word_buffer_1_1_2_1_reg_53010 <= ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010;
        ap_reg_pp0_iter3_word_buffer_1_1_3_1_reg_52991 <= ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991;
        ap_reg_pp0_iter3_word_buffer_1_1_4_1_reg_52972 <= ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972;
        ap_reg_pp0_iter3_word_buffer_1_1_5_1_reg_52953 <= ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953;
        ap_reg_pp0_iter3_word_buffer_1_1_6_1_reg_52934 <= ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934;
        ap_reg_pp0_iter3_word_buffer_1_1_7_1_reg_52916 <= ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916;
        ap_reg_pp0_iter3_word_buffer_1_2_0_1_reg_55582 <= word_buffer_1_2_0_1_reg_55582;
        ap_reg_pp0_iter3_word_buffer_1_2_0_reg_55094 <= word_buffer_1_2_0_reg_55094;
        ap_reg_pp0_iter3_word_buffer_1_2_1_1_reg_55111 <= word_buffer_1_2_1_1_reg_55111;
        ap_reg_pp0_iter3_word_buffer_1_2_1_reg_54904 <= word_buffer_1_2_1_reg_54904;
        ap_reg_pp0_iter3_word_buffer_1_2_2_1_reg_52899 <= ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899;
        ap_reg_pp0_iter3_word_buffer_1_2_3_1_reg_52882 <= ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882;
        ap_reg_pp0_iter3_word_buffer_1_2_4_1_reg_52865 <= ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865;
        ap_reg_pp0_iter3_word_buffer_1_2_5_1_reg_52848 <= ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848;
        ap_reg_pp0_iter3_word_buffer_1_2_6_1_reg_52831 <= ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831;
        ap_reg_pp0_iter3_word_buffer_1_2_7_1_reg_52815 <= ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815;
        ap_reg_pp0_iter3_word_buffer_1_3_0_1_reg_54888 <= word_buffer_1_3_0_1_reg_54888;
        ap_reg_pp0_iter3_word_buffer_1_3_0_reg_54858 <= word_buffer_1_3_0_reg_54858;
        ap_reg_pp0_iter3_word_buffer_1_3_1_1_reg_54872 <= word_buffer_1_3_1_1_reg_54872;
        ap_reg_pp0_iter3_word_buffer_1_3_1_reg_54846 <= word_buffer_1_3_1_reg_54846;
        ap_reg_pp0_iter3_word_buffer_1_3_2_1_reg_52800 <= ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800;
        ap_reg_pp0_iter3_word_buffer_1_3_3_1_reg_52785 <= ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785;
        ap_reg_pp0_iter3_word_buffer_1_3_4_1_reg_52770 <= ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770;
        ap_reg_pp0_iter3_word_buffer_1_3_5_1_reg_52755 <= ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755;
        ap_reg_pp0_iter3_word_buffer_1_3_6_1_reg_52740 <= ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740;
        ap_reg_pp0_iter3_word_buffer_1_3_7_1_reg_52726 <= ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726;
        ap_reg_pp0_iter3_word_buffer_1_4_0_1_reg_54832 <= word_buffer_1_4_0_1_reg_54832;
        ap_reg_pp0_iter3_word_buffer_1_4_0_reg_54806 <= word_buffer_1_4_0_reg_54806;
        ap_reg_pp0_iter3_word_buffer_1_4_1_1_reg_54818 <= word_buffer_1_4_1_1_reg_54818;
        ap_reg_pp0_iter3_word_buffer_1_4_1_reg_54795 <= word_buffer_1_4_1_reg_54795;
        ap_reg_pp0_iter3_word_buffer_1_4_2_1_reg_52713 <= ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713;
        ap_reg_pp0_iter3_word_buffer_1_4_3_1_reg_52700 <= ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700;
        ap_reg_pp0_iter3_word_buffer_1_4_4_1_reg_52687 <= ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687;
        ap_reg_pp0_iter3_word_buffer_1_4_5_1_reg_52674 <= ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674;
        ap_reg_pp0_iter3_word_buffer_1_4_6_1_reg_52661 <= ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661;
        ap_reg_pp0_iter3_word_buffer_1_4_7_1_reg_52649 <= ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649;
        ap_reg_pp0_iter3_word_buffer_1_5_0_1_reg_54783 <= word_buffer_1_5_0_1_reg_54783;
        ap_reg_pp0_iter3_word_buffer_1_5_0_reg_54762 <= word_buffer_1_5_0_reg_54762;
        ap_reg_pp0_iter3_word_buffer_1_5_1_1_reg_54771 <= word_buffer_1_5_1_1_reg_54771;
        ap_reg_pp0_iter3_word_buffer_1_5_1_reg_54753 <= word_buffer_1_5_1_reg_54753;
        ap_reg_pp0_iter3_word_buffer_1_5_2_1_reg_52638 <= ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638;
        ap_reg_pp0_iter3_word_buffer_1_5_3_1_reg_52627 <= ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627;
        ap_reg_pp0_iter3_word_buffer_1_5_4_1_reg_52616 <= ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616;
        ap_reg_pp0_iter3_word_buffer_1_5_5_1_reg_52605 <= ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605;
        ap_reg_pp0_iter3_word_buffer_1_5_6_1_reg_52594 <= ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594;
        ap_reg_pp0_iter3_word_buffer_1_5_7_1_reg_52584 <= ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584;
        ap_reg_pp0_iter3_word_buffer_1_6_0_1_reg_54743 <= word_buffer_1_6_0_1_reg_54743;
        ap_reg_pp0_iter3_word_buffer_1_6_0_reg_54726 <= word_buffer_1_6_0_reg_54726;
        ap_reg_pp0_iter3_word_buffer_1_6_1_1_reg_54733 <= word_buffer_1_6_1_1_reg_54733;
        ap_reg_pp0_iter3_word_buffer_1_6_1_reg_54719 <= word_buffer_1_6_1_reg_54719;
        ap_reg_pp0_iter3_word_buffer_1_6_2_1_reg_52575 <= ap_reg_pp0_iter2_word_buffer_1_6_2_1_reg_52575;
        ap_reg_pp0_iter3_word_buffer_1_6_3_1_reg_52566 <= ap_reg_pp0_iter2_word_buffer_1_6_3_1_reg_52566;
        ap_reg_pp0_iter3_word_buffer_1_6_4_1_reg_52557 <= ap_reg_pp0_iter2_word_buffer_1_6_4_1_reg_52557;
        ap_reg_pp0_iter3_word_buffer_1_6_5_1_reg_52548 <= ap_reg_pp0_iter2_word_buffer_1_6_5_1_reg_52548;
        ap_reg_pp0_iter3_word_buffer_1_6_6_1_reg_52539 <= ap_reg_pp0_iter2_word_buffer_1_6_6_1_reg_52539;
        ap_reg_pp0_iter3_word_buffer_1_6_7_1_reg_52531 <= ap_reg_pp0_iter2_word_buffer_1_6_7_1_reg_52531;
        ap_reg_pp0_iter3_word_buffer_1_7_0_1_reg_54711 <= word_buffer_1_7_0_1_reg_54711;
        ap_reg_pp0_iter3_word_buffer_1_7_0_reg_54697 <= word_buffer_1_7_0_reg_54697;
        ap_reg_pp0_iter3_word_buffer_1_7_1_1_reg_54703 <= word_buffer_1_7_1_1_reg_54703;
        ap_reg_pp0_iter3_word_buffer_1_7_1_reg_54691 <= word_buffer_1_7_1_reg_54691;
        ap_reg_pp0_iter3_word_buffer_1_7_2_1_reg_52524 <= ap_reg_pp0_iter2_word_buffer_1_7_2_1_reg_52524;
        ap_reg_pp0_iter3_word_buffer_1_7_3_1_reg_52517 <= ap_reg_pp0_iter2_word_buffer_1_7_3_1_reg_52517;
        ap_reg_pp0_iter3_word_buffer_1_7_4_1_reg_52510 <= ap_reg_pp0_iter2_word_buffer_1_7_4_1_reg_52510;
        ap_reg_pp0_iter3_word_buffer_1_7_5_1_reg_52503 <= ap_reg_pp0_iter2_word_buffer_1_7_5_1_reg_52503;
        ap_reg_pp0_iter3_word_buffer_1_7_6_1_reg_52496 <= ap_reg_pp0_iter2_word_buffer_1_7_6_1_reg_52496;
        ap_reg_pp0_iter3_word_buffer_1_7_7_1_reg_52490 <= ap_reg_pp0_iter2_word_buffer_1_7_7_1_reg_52490;
        ap_reg_pp0_iter3_word_buffer_1_7_8_1_reg_52484 <= ap_reg_pp0_iter2_word_buffer_1_7_8_1_reg_52484;
        ap_reg_pp0_iter4_first_wrd_reg_51897 <= ap_reg_pp0_iter3_first_wrd_reg_51897;
        ap_reg_pp0_iter5_first_wrd_reg_51897 <= ap_reg_pp0_iter4_first_wrd_reg_51897;
        old_word_buffer_0_1_28_reg_53886 <= old_word_buffer_0_1_12_fu_1386;
        old_word_buffer_0_1_29_reg_53892 <= old_word_buffer_0_1_14_fu_1394;
        old_word_buffer_0_1_30_reg_53898 <= old_word_buffer_0_1_16_fu_1402;
        old_word_buffer_0_1_31_reg_53904 <= old_word_buffer_0_1_18_fu_1410;
        old_word_buffer_0_1_32_reg_53910 <= old_word_buffer_0_1_19_fu_1414;
        old_word_buffer_0_2_29_reg_53917 <= old_word_buffer_0_2_12_fu_1422;
        old_word_buffer_0_2_30_reg_53925 <= old_word_buffer_0_2_14_fu_1430;
        old_word_buffer_0_2_31_reg_53933 <= old_word_buffer_0_2_16_fu_1438;
        old_word_buffer_0_2_32_reg_53941 <= old_word_buffer_0_2_18_fu_1446;
        old_word_buffer_0_2_33_reg_53949 <= old_word_buffer_0_2_19_fu_1450;
        old_word_buffer_0_3_29_reg_53958 <= old_word_buffer_0_3_12_fu_1458;
        old_word_buffer_0_3_30_reg_53968 <= old_word_buffer_0_3_14_fu_1466;
        old_word_buffer_0_3_31_reg_53978 <= old_word_buffer_0_3_16_fu_1474;
        old_word_buffer_0_3_32_reg_53988 <= old_word_buffer_0_3_18_fu_1482;
        old_word_buffer_0_3_33_reg_53998 <= old_word_buffer_0_3_19_fu_1486;
        old_word_buffer_0_4_29_reg_53874 <= old_word_buffer_0_4_11_fu_1342;
        old_word_buffer_0_4_30_reg_54009 <= old_word_buffer_0_4_13_fu_1494;
        old_word_buffer_0_4_31_reg_54021 <= old_word_buffer_0_4_15_fu_1502;
        old_word_buffer_0_4_32_reg_54033 <= old_word_buffer_0_4_18_fu_1514;
        old_word_buffer_0_4_33_reg_54045 <= old_word_buffer_0_4_19_fu_1518;
        old_word_buffer_0_5_29_reg_54058 <= old_word_buffer_0_5_12_fu_1526;
        old_word_buffer_0_5_30_reg_54072 <= old_word_buffer_0_5_14_fu_1534;
        old_word_buffer_0_5_31_reg_54086 <= old_word_buffer_0_5_16_fu_1542;
        old_word_buffer_0_5_32_reg_54100 <= old_word_buffer_0_5_18_fu_1550;
        old_word_buffer_0_5_33_reg_54114 <= old_word_buffer_0_5_19_fu_1554;
        old_word_buffer_0_6_31_reg_54129 <= old_word_buffer_0_6_12_fu_1562;
        old_word_buffer_0_6_32_reg_54144 <= old_word_buffer_0_6_14_fu_1570;
        old_word_buffer_0_6_33_reg_54159 <= old_word_buffer_0_6_16_fu_1578;
        old_word_buffer_0_6_34_reg_54174 <= old_word_buffer_0_6_18_fu_1586;
        old_word_buffer_0_6_35_reg_54189 <= old_word_buffer_0_6_19_fu_1590;
        old_word_buffer_0_7_42_reg_54206 <= old_word_buffer_0_7_10_fu_1594;
        old_word_buffer_0_7_43_reg_54213 <= old_word_buffer_0_7_11_fu_1598;
        old_word_buffer_0_7_44_reg_54230 <= old_word_buffer_0_7_12_fu_1602;
        old_word_buffer_0_7_45_reg_54237 <= old_word_buffer_0_7_13_fu_1606;
        old_word_buffer_0_7_46_reg_54254 <= old_word_buffer_0_7_14_fu_1610;
        old_word_buffer_0_7_47_reg_54261 <= old_word_buffer_0_7_15_fu_1614;
        old_word_buffer_1_1_28_reg_54278 <= old_word_buffer_1_1_12_fu_1670;
        old_word_buffer_1_1_29_reg_54284 <= old_word_buffer_1_1_14_fu_1678;
        old_word_buffer_1_1_30_reg_54290 <= old_word_buffer_1_1_16_fu_1686;
        old_word_buffer_1_1_31_reg_54296 <= old_word_buffer_1_1_18_fu_1694;
        old_word_buffer_1_1_32_reg_54302 <= old_word_buffer_1_1_19_fu_1698;
        old_word_buffer_1_2_29_reg_54309 <= old_word_buffer_1_2_12_fu_1706;
        old_word_buffer_1_2_30_reg_54317 <= old_word_buffer_1_2_14_fu_1714;
        old_word_buffer_1_2_31_reg_54325 <= old_word_buffer_1_2_16_fu_1722;
        old_word_buffer_1_2_32_reg_54333 <= old_word_buffer_1_2_18_fu_1730;
        old_word_buffer_1_2_33_reg_54341 <= old_word_buffer_1_2_19_fu_1734;
        old_word_buffer_1_3_29_reg_54350 <= old_word_buffer_1_3_12_fu_1742;
        old_word_buffer_1_3_30_reg_54360 <= old_word_buffer_1_3_14_fu_1750;
        old_word_buffer_1_3_31_reg_54370 <= old_word_buffer_1_3_16_fu_1758;
        old_word_buffer_1_3_32_reg_54380 <= old_word_buffer_1_3_18_fu_1766;
        old_word_buffer_1_3_33_reg_54390 <= old_word_buffer_1_3_19_fu_1770;
        old_word_buffer_1_4_29_reg_54401 <= old_word_buffer_1_4_12_fu_1778;
        old_word_buffer_1_4_30_reg_54413 <= old_word_buffer_1_4_14_fu_1786;
        old_word_buffer_1_4_31_reg_54425 <= old_word_buffer_1_4_16_fu_1794;
        old_word_buffer_1_4_32_reg_54437 <= old_word_buffer_1_4_18_fu_1802;
        old_word_buffer_1_4_33_reg_54449 <= old_word_buffer_1_4_19_fu_1806;
        old_word_buffer_1_5_29_reg_54462 <= old_word_buffer_1_5_12_fu_1814;
        old_word_buffer_1_5_30_reg_54476 <= old_word_buffer_1_5_14_fu_1822;
        old_word_buffer_1_5_31_reg_54490 <= old_word_buffer_1_5_16_fu_1830;
        old_word_buffer_1_5_32_reg_54504 <= old_word_buffer_1_5_18_fu_1838;
        old_word_buffer_1_5_33_reg_54518 <= old_word_buffer_1_5_19_fu_1842;
        old_word_buffer_1_6_31_reg_54533 <= old_word_buffer_1_6_12_fu_1850;
        old_word_buffer_1_6_32_reg_54548 <= old_word_buffer_1_6_14_fu_1858;
        old_word_buffer_1_6_33_reg_54563 <= old_word_buffer_1_6_16_fu_1866;
        old_word_buffer_1_6_34_reg_54578 <= old_word_buffer_1_6_18_fu_1874;
        old_word_buffer_1_6_35_reg_54593 <= old_word_buffer_1_6_19_fu_1878;
        old_word_buffer_1_7_43_reg_54610 <= old_word_buffer_1_7_11_fu_1882;
        old_word_buffer_1_7_44_reg_54617 <= old_word_buffer_1_7_12_fu_1886;
        old_word_buffer_1_7_45_reg_54634 <= old_word_buffer_1_7_13_fu_1890;
        old_word_buffer_1_7_46_reg_54641 <= old_word_buffer_1_7_14_fu_1894;
        old_word_buffer_1_7_47_reg_54658 <= old_word_buffer_1_7_15_fu_1898;
        old_word_buffer_1_7_48_reg_54664 <= old_word_buffer_1_7_16_fu_1902;
        tmp_1531_reg_59098 <= tmp_1531_fu_38639_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0))) begin
        ap_reg_pp2_iter1_exitcond_reg_61235 <= exitcond_reg_61235;
        ap_reg_pp2_iter1_p_2_reg_18798 <= p_2_reg_18798;
        exitcond_reg_61235 <= exitcond_fu_43027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1238_reg_50346 == 1'd0))) begin
        brmerge11_reg_56104 <= brmerge11_fu_27428_p2;
        brmerge38_reg_56888 <= brmerge38_fu_30045_p2;
        sel_tmp362_reg_56109 <= sel_tmp362_fu_27432_p2;
        sel_tmp368_reg_56116 <= sel_tmp368_fu_27469_p3;
        sel_tmp841_reg_56893 <= sel_tmp841_fu_30049_p2;
        sel_tmp847_reg_56900 <= sel_tmp847_fu_30086_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1242_reg_50406))) begin
        brmerge18_reg_53698 <= brmerge18_fu_23996_p2;
        brmerge45_reg_53848 <= brmerge45_fu_24398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0))) begin
        brmerge34_reg_56771 <= brmerge34_fu_29779_p2;
        brmerge7_reg_55982 <= brmerge7_fu_27145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1237_reg_50238 == 1'd0))) begin
        brmerge36_reg_56829 <= brmerge36_fu_29923_p2;
        brmerge9_reg_56040 <= brmerge9_fu_27289_p2;
        sel_tmp331_reg_56045 <= sel_tmp331_fu_27293_p2;
        sel_tmp335_reg_56052 <= sel_tmp335_fu_27317_p3;
        sel_tmp810_reg_56834 <= sel_tmp810_fu_29927_p2;
        sel_tmp814_reg_56841 <= sel_tmp814_fu_29951_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd1))) begin
        cond1_reg_50498 <= cond1_fu_20292_p2;
        cond6_reg_50242 <= cond6_fu_20126_p2;
        cond7_reg_50384 <= cond7_fu_20184_p2;
        cond_reg_50446 <= cond_fu_20276_p2;
        r_V_64_0_4_cast_reg_50414 <= r_V_64_0_4_cast_fu_20208_p2;
        rhs_V_reg_50200[4 : 0] <= rhs_V_fu_20023_p1[4 : 0];
        s_idx_V_0_7_t_reg_50474 <= s_idx_V_0_7_t_fu_20286_p2;
        sel_tmp100_reg_51445 <= sel_tmp100_fu_20582_p2;
        sel_tmp102_reg_51471 <= sel_tmp102_fu_20599_p2;
        sel_tmp103_reg_51477 <= sel_tmp103_fu_20605_p2;
        sel_tmp104_reg_51483 <= sel_tmp104_fu_20611_p2;
        sel_tmp105_reg_51503 <= sel_tmp105_fu_20617_p2;
        sel_tmp106_reg_51523 <= sel_tmp106_fu_20623_p2;
        sel_tmp107_reg_51543 <= sel_tmp107_fu_20629_p2;
        sel_tmp110_reg_51569 <= sel_tmp110_fu_20651_p2;
        sel_tmp111_reg_51575 <= sel_tmp111_fu_20657_p2;
        sel_tmp112_reg_51581 <= sel_tmp112_fu_20663_p2;
        sel_tmp113_reg_51587 <= sel_tmp113_fu_20669_p2;
        sel_tmp114_reg_51607 <= sel_tmp114_fu_20675_p2;
        sel_tmp115_reg_51627 <= sel_tmp115_fu_20681_p2;
        sel_tmp116_reg_51647 <= sel_tmp116_fu_20687_p2;
        sel_tmp117_reg_51667 <= sel_tmp117_fu_20693_p2;
        sel_tmp120_reg_51693 <= sel_tmp120_fu_20715_p2;
        sel_tmp121_reg_51699 <= sel_tmp121_fu_20721_p2;
        sel_tmp122_reg_51705 <= sel_tmp122_fu_20727_p2;
        sel_tmp123_reg_51711 <= sel_tmp123_fu_20733_p2;
        sel_tmp124_reg_51717 <= sel_tmp124_fu_20739_p2;
        sel_tmp125_reg_51737 <= sel_tmp125_fu_20745_p2;
        sel_tmp126_reg_51757 <= sel_tmp126_fu_20751_p2;
        sel_tmp127_reg_51777 <= sel_tmp127_fu_20757_p2;
        sel_tmp128_reg_51797 <= sel_tmp128_fu_20763_p2;
        sel_tmp129_reg_51817 <= sel_tmp129_fu_20769_p2;
        sel_tmp132_reg_51843 <= sel_tmp132_fu_20791_p2;
        sel_tmp133_reg_51849 <= sel_tmp133_fu_20797_p2;
        sel_tmp134_reg_51855 <= sel_tmp134_fu_20803_p2;
        sel_tmp135_reg_51861 <= sel_tmp135_fu_20809_p2;
        sel_tmp136_reg_51867 <= sel_tmp136_fu_20815_p2;
        sel_tmp79_reg_51283 <= sel_tmp79_fu_20457_p2;
        sel_tmp80_reg_51289 <= sel_tmp80_fu_20462_p2;
        sel_tmp81_reg_51295 <= sel_tmp81_fu_20467_p2;
        sel_tmp82_reg_51301 <= sel_tmp82_fu_20472_p2;
        sel_tmp83_reg_51307 <= sel_tmp83_fu_20477_p2;
        sel_tmp84_reg_51313 <= sel_tmp84_fu_20482_p2;
        sel_tmp85_reg_51319 <= sel_tmp85_fu_20487_p2;
        sel_tmp86_reg_51325 <= sel_tmp86_fu_20492_p2;
        sel_tmp87_reg_51331 <= sel_tmp87_fu_20497_p2;
        sel_tmp89_reg_51337 <= sel_tmp89_fu_20507_p2;
        sel_tmp90_reg_51343 <= sel_tmp90_fu_20513_p2;
        sel_tmp91_reg_51349 <= sel_tmp91_fu_20519_p2;
        sel_tmp93_reg_51355 <= sel_tmp93_fu_20530_p2;
        sel_tmp94_reg_51361 <= sel_tmp94_fu_20536_p2;
        sel_tmp95_reg_51373 <= sel_tmp95_fu_20547_p2;
        sel_tmp96_reg_51393 <= sel_tmp96_fu_20553_p2;
        sel_tmp98_reg_51419 <= sel_tmp98_fu_20570_p2;
        sel_tmp99_reg_51425 <= sel_tmp99_fu_20576_p2;
        tmp_110_reg_50234 <= tmp_110_fu_20106_p2;
        tmp_111_reg_50350 <= tmp_111_fu_20146_p2;
        tmp_1230_reg_50205 <= tmp_1230_fu_20026_p1;
        tmp_1231_reg_50210 <= tmp_1231_fu_20038_p1;
        tmp_1232_reg_50214 <= val_assign_2_fu_20032_p2[32'd3];
        tmp_1233_reg_50218 <= s_idx_V_0_1_fu_20050_p2[32'd3];
        tmp_1234_reg_50222 <= s_idx_V_0_2_fu_20064_p2[32'd3];
        tmp_1235_reg_50226 <= s_idx_V_0_3_cast_fu_20078_p2[32'd2];
        tmp_1236_reg_50230 <= s_idx_V_0_4_fu_20092_p2[32'd3];
        tmp_1237_reg_50238 <= s_idx_V_0_5_fu_20112_p2[32'd3];
        tmp_1238_reg_50346 <= s_idx_V_0_6_fu_20132_p2[32'd3];
        tmp_1239_reg_50372 <= r_V_64_0_1_fu_20152_p2[32'd3];
        tmp_123_cast_reg_50195[4 : 0] <= tmp_123_cast_fu_20020_p1[4 : 0];
        tmp_1240_reg_50376 <= r_V_64_0_2_fu_20166_p2[32'd3];
        tmp_1241_reg_50380 <= tmp_1241_fu_20180_p1;
        tmp_1242_reg_50406 <= r_V_64_0_3_fu_20190_p2[32'd3];
        tmp_1243_reg_50410 <= tmp_1243_fu_20204_p1;
        tmp_1244_reg_50418 <= r_V_64_0_4_cast_fu_20208_p2[32'd2];
        tmp_1245_reg_50422 <= r_V_64_0_5_fu_20222_p2[32'd3];
        tmp_1246_reg_50426 <= tmp_1246_fu_20236_p1;
        tmp_1247_reg_50430 <= r_V_64_0_6_fu_20240_p2[32'd3];
        tmp_1248_reg_50434 <= tmp_1248_fu_20254_p1;
        tmp_1249_reg_50438 <= r_V_64_0_7_fu_20258_p2[32'd3];
        tmp_1250_reg_50442 <= tmp_1250_fu_20272_p1;
        tmp_1251_reg_50470 <= tmp_1251_fu_20282_p1;
        tmp_143_reg_50572 <= tmp_143_fu_20298_p2;
        tmp_148_reg_50586 <= tmp_148_fu_20304_p2;
        tmp_149_reg_50600 <= tmp_149_fu_20310_p2;
        tmp_150_reg_50614 <= tmp_150_fu_20316_p2;
        tmp_151_reg_50628 <= tmp_151_fu_20322_p2;
        tmp_152_reg_50642 <= tmp_152_fu_20328_p2;
        tmp_153_reg_50656 <= tmp_153_fu_20334_p2;
        tmp_154_reg_50670 <= tmp_154_fu_20340_p2;
        tmp_155_reg_50684 <= tmp_155_fu_20346_p2;
        tmp_156_reg_50698 <= tmp_156_fu_20352_p2;
        tmp_157_reg_50712 <= tmp_157_fu_20358_p2;
        tmp_158_reg_50726 <= tmp_158_fu_20364_p2;
        tmp_159_reg_50740 <= tmp_159_fu_20370_p2;
        tmp_160_reg_50754 <= tmp_160_fu_20376_p2;
        tmp_161_reg_50768 <= tmp_161_fu_20382_p2;
        tmp_162_reg_50782 <= tmp_162_fu_20388_p2;
        tmp_163_reg_50796 <= tmp_163_fu_20394_p2;
        tmp_164_reg_50810 <= tmp_164_fu_20400_p2;
        tmp_165_reg_50824 <= tmp_165_fu_20406_p2;
        tmp_166_reg_50838 <= tmp_166_fu_20412_p2;
        tmp_167_reg_50852 <= tmp_167_fu_20418_p2;
        tmp_168_reg_50922 <= tmp_168_fu_20424_p2;
        tmp_169_reg_51016 <= tmp_169_fu_20430_p2;
        tmp_170_reg_51104 <= tmp_170_fu_20436_p2;
        tmp_171_reg_51180 <= tmp_171_fu_20442_p2;
        tmp_172_reg_51367 <= tmp_172_fu_20542_p2;
        tmp_173_reg_51413 <= tmp_173_fu_20565_p2;
        tmp_174_reg_51465 <= tmp_174_fu_20594_p2;
        tmp_175_reg_51563 <= tmp_175_fu_20646_p2;
        tmp_176_reg_51687 <= tmp_176_fu_20710_p2;
        tmp_177_reg_51837 <= tmp_177_fu_20786_p2;
        tmp_230_reg_51278 <= tmp_230_fu_20451_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897))) begin
        conv_params_0_0_0_fu_3210 <= conv_params_0_0_0_1_fu_32248_p1;
        conv_params_0_0_1_fu_3214 <= r_V_7_fu_32238_p2[32'd1];
        conv_params_0_0_2_fu_3218 <= r_V_7_fu_32238_p2[32'd2];
        conv_params_0_1_0_fu_3222 <= r_V_7_fu_32238_p2[32'd3];
        conv_params_0_1_1_fu_3226 <= r_V_7_fu_32238_p2[32'd4];
        conv_params_0_1_2_fu_3230 <= r_V_7_fu_32238_p2[32'd5];
        conv_params_0_2_0_fu_3234 <= r_V_7_fu_32238_p2[32'd6];
        conv_params_0_2_1_fu_3238 <= r_V_7_fu_32238_p2[32'd7];
        conv_params_0_2_2_fu_3242 <= r_V_7_fu_32238_p2[32'd8];
        conv_params_1_0_0_fu_3206 <= conv_params_1_0_0_1_fu_32316_p1;
        conv_params_1_0_1_fu_3202 <= r_V_15_1_fu_32243_p2[32'd1];
        conv_params_1_0_2_fu_3198 <= r_V_15_1_fu_32243_p2[32'd2];
        conv_params_1_1_0_fu_3194 <= r_V_15_1_fu_32243_p2[32'd3];
        conv_params_1_1_1_fu_3190 <= r_V_15_1_fu_32243_p2[32'd4];
        conv_params_1_1_2_fu_3186 <= r_V_15_1_fu_32243_p2[32'd5];
        conv_params_1_2_0_fu_3182 <= r_V_15_1_fu_32243_p2[32'd6];
        conv_params_1_2_1_fu_3102 <= r_V_15_1_fu_32243_p2[32'd7];
        conv_params_1_2_2_fu_3018 <= r_V_15_1_fu_32243_p2[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_20833_p2))) begin
        first_wrd_reg_51897 <= first_wrd_fu_20844_p2;
        last_wrd_reg_51948 <= last_wrd_fu_20854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter4_first_wrd_reg_51897))) begin
        fixed_buffer_0_V_ad_1_reg_59103 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_10_V_a_1_reg_59213 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_11_V_a_1_reg_59224 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_12_V_a_1_reg_59235 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_13_V_a_1_reg_59246 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_14_V_a_1_reg_59257 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_15_V_a_1_reg_59268 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_16_V_a_1_reg_59279 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_17_V_a_1_reg_59290 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_18_V_a_1_reg_59301 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_19_V_a_1_reg_59312 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_1_V_ad_1_reg_59114 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_20_V_a_1_reg_59323 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_21_V_a_1_reg_59334 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_22_V_a_1_reg_59345 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_23_V_a_1_reg_59356 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_24_V_a_1_reg_59367 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_25_V_a_1_reg_59378 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_26_V_a_1_reg_59389 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_27_V_a_1_reg_59400 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_28_V_a_1_reg_59411 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_29_V_a_1_reg_59422 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_2_V_ad_1_reg_59125 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_30_V_a_1_reg_59433 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_31_V_a_1_reg_59444 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_32_V_a_1_reg_59455 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_33_V_a_1_reg_59466 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_34_V_a_1_reg_59477 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_35_V_a_1_reg_59488 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_36_V_a_1_reg_59499 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_37_V_a_1_reg_59510 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_38_V_a_1_reg_59521 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_39_V_a_1_reg_59532 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_3_V_ad_1_reg_59136 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_40_V_a_1_reg_59543 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_41_V_a_1_reg_59554 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_42_V_a_1_reg_59565 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_43_V_a_1_reg_59576 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_44_V_a_1_reg_59587 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_45_V_a_1_reg_59598 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_46_V_a_1_reg_59609 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_47_V_a_1_reg_59620 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_48_V_a_1_reg_59631 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_49_V_a_1_reg_59642 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_4_V_ad_1_reg_59147 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_50_V_a_1_reg_59653 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_51_V_a_1_reg_59664 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_52_V_a_1_reg_59675 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_53_V_a_1_reg_59686 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_54_V_a_1_reg_59697 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_55_V_a_1_reg_59708 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_56_V_a_1_reg_59719 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_57_V_a_1_reg_59730 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_58_V_a_1_reg_59741 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_59_V_a_1_reg_59752 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_5_V_ad_1_reg_59158 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_60_V_a_1_reg_59763 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_61_V_a_1_reg_59774 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_62_V_a_1_reg_59785 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_63_V_a_1_reg_59796 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_6_V_ad_1_reg_59169 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_7_V_ad_1_reg_59180 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_8_V_ad_1_reg_59191 <= tmp_154_cast_fu_40612_p1;
        fixed_buffer_9_V_ad_1_reg_59202 <= tmp_154_cast_fu_40612_p1;
        tmp669_reg_59109 <= tmp669_fu_40688_p2;
        tmp670_reg_59120 <= tmp670_fu_40702_p2;
        tmp671_reg_59131 <= tmp671_fu_40716_p2;
        tmp672_reg_59142 <= tmp672_fu_40730_p2;
        tmp673_reg_59153 <= tmp673_fu_40744_p2;
        tmp674_reg_59164 <= tmp674_fu_40758_p2;
        tmp675_reg_59175 <= tmp675_fu_40772_p2;
        tmp676_reg_59186 <= tmp676_fu_40786_p2;
        tmp677_reg_59197 <= tmp677_fu_40800_p2;
        tmp678_reg_59208 <= tmp678_fu_40814_p2;
        tmp679_reg_59219 <= tmp679_fu_40828_p2;
        tmp680_reg_59230 <= tmp680_fu_40842_p2;
        tmp681_reg_59241 <= tmp681_fu_40856_p2;
        tmp682_reg_59252 <= tmp682_fu_40870_p2;
        tmp683_reg_59263 <= tmp683_fu_40884_p2;
        tmp684_reg_59274 <= tmp684_fu_40898_p2;
        tmp685_reg_59285 <= tmp685_fu_40912_p2;
        tmp686_reg_59296 <= tmp686_fu_40926_p2;
        tmp687_reg_59307 <= tmp687_fu_40940_p2;
        tmp688_reg_59318 <= tmp688_fu_40954_p2;
        tmp689_reg_59329 <= tmp689_fu_40968_p2;
        tmp690_reg_59340 <= tmp690_fu_40982_p2;
        tmp691_reg_59351 <= tmp691_fu_40996_p2;
        tmp692_reg_59362 <= tmp692_fu_41010_p2;
        tmp693_reg_59373 <= tmp693_fu_41024_p2;
        tmp694_reg_59384 <= tmp694_fu_41038_p2;
        tmp695_reg_59395 <= tmp695_fu_41052_p2;
        tmp696_reg_59406 <= tmp696_fu_41066_p2;
        tmp697_reg_59417 <= tmp697_fu_41080_p2;
        tmp698_reg_59428 <= tmp698_fu_41094_p2;
        tmp699_reg_59439 <= tmp699_fu_41108_p2;
        tmp700_reg_59450 <= tmp700_fu_41122_p2;
        tmp701_reg_59461 <= tmp701_fu_41136_p2;
        tmp702_reg_59472 <= tmp702_fu_41150_p2;
        tmp703_reg_59483 <= tmp703_fu_41164_p2;
        tmp704_reg_59494 <= tmp704_fu_41178_p2;
        tmp705_reg_59505 <= tmp705_fu_41192_p2;
        tmp706_reg_59516 <= tmp706_fu_41206_p2;
        tmp707_reg_59527 <= tmp707_fu_41220_p2;
        tmp708_reg_59538 <= tmp708_fu_41234_p2;
        tmp709_reg_59549 <= tmp709_fu_41248_p2;
        tmp710_reg_59560 <= tmp710_fu_41262_p2;
        tmp711_reg_59571 <= tmp711_fu_41276_p2;
        tmp712_reg_59582 <= tmp712_fu_41290_p2;
        tmp713_reg_59593 <= tmp713_fu_41304_p2;
        tmp714_reg_59604 <= tmp714_fu_41318_p2;
        tmp715_reg_59615 <= tmp715_fu_41332_p2;
        tmp716_reg_59626 <= tmp716_fu_41346_p2;
        tmp717_reg_59637 <= tmp717_fu_41360_p2;
        tmp718_reg_59648 <= tmp718_fu_41374_p2;
        tmp719_reg_59659 <= tmp719_fu_41388_p2;
        tmp720_reg_59670 <= tmp720_fu_41402_p2;
        tmp721_reg_59681 <= tmp721_fu_41416_p2;
        tmp722_reg_59692 <= tmp722_fu_41430_p2;
        tmp723_reg_59703 <= tmp723_fu_41444_p2;
        tmp724_reg_59714 <= tmp724_fu_41458_p2;
        tmp725_reg_59725 <= tmp725_fu_41472_p2;
        tmp726_reg_59736 <= tmp726_fu_41486_p2;
        tmp727_reg_59747 <= tmp727_fu_41500_p2;
        tmp728_reg_59758 <= tmp728_fu_41514_p2;
        tmp729_reg_59769 <= tmp729_fu_41528_p2;
        tmp730_reg_59780 <= tmp730_fu_41542_p2;
        tmp731_reg_59791 <= tmp731_fu_41556_p2;
        tmp732_reg_59802 <= tmp732_fu_41570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == exitcond4_fu_42221_p2))) begin
        fixed_buffer_0_V_ad_2_reg_59821 <= tmp_126_fu_42232_p1;
        fixed_buffer_10_V_a_2_reg_59871 <= tmp_126_fu_42232_p1;
        fixed_buffer_11_V_a_2_reg_59876 <= tmp_126_fu_42232_p1;
        fixed_buffer_12_V_a_2_reg_59881 <= tmp_126_fu_42232_p1;
        fixed_buffer_13_V_a_2_reg_59886 <= tmp_126_fu_42232_p1;
        fixed_buffer_14_V_a_2_reg_59891 <= tmp_126_fu_42232_p1;
        fixed_buffer_15_V_a_2_reg_59896 <= tmp_126_fu_42232_p1;
        fixed_buffer_16_V_a_2_reg_59901 <= tmp_126_fu_42232_p1;
        fixed_buffer_17_V_a_2_reg_59906 <= tmp_126_fu_42232_p1;
        fixed_buffer_18_V_a_2_reg_59911 <= tmp_126_fu_42232_p1;
        fixed_buffer_19_V_a_2_reg_59916 <= tmp_126_fu_42232_p1;
        fixed_buffer_1_V_ad_2_reg_59826 <= tmp_126_fu_42232_p1;
        fixed_buffer_20_V_a_2_reg_59921 <= tmp_126_fu_42232_p1;
        fixed_buffer_21_V_a_2_reg_59926 <= tmp_126_fu_42232_p1;
        fixed_buffer_22_V_a_2_reg_59931 <= tmp_126_fu_42232_p1;
        fixed_buffer_23_V_a_2_reg_59936 <= tmp_126_fu_42232_p1;
        fixed_buffer_24_V_a_2_reg_59941 <= tmp_126_fu_42232_p1;
        fixed_buffer_25_V_a_2_reg_59946 <= tmp_126_fu_42232_p1;
        fixed_buffer_26_V_a_2_reg_59951 <= tmp_126_fu_42232_p1;
        fixed_buffer_27_V_a_2_reg_59956 <= tmp_126_fu_42232_p1;
        fixed_buffer_28_V_a_2_reg_59961 <= tmp_126_fu_42232_p1;
        fixed_buffer_29_V_a_2_reg_59966 <= tmp_126_fu_42232_p1;
        fixed_buffer_2_V_ad_2_reg_59831 <= tmp_126_fu_42232_p1;
        fixed_buffer_30_V_a_2_reg_59971 <= tmp_126_fu_42232_p1;
        fixed_buffer_31_V_a_2_reg_59976 <= tmp_126_fu_42232_p1;
        fixed_buffer_32_V_a_2_reg_59981 <= tmp_126_fu_42232_p1;
        fixed_buffer_33_V_a_2_reg_59986 <= tmp_126_fu_42232_p1;
        fixed_buffer_34_V_a_2_reg_59991 <= tmp_126_fu_42232_p1;
        fixed_buffer_35_V_a_2_reg_59996 <= tmp_126_fu_42232_p1;
        fixed_buffer_36_V_a_2_reg_60001 <= tmp_126_fu_42232_p1;
        fixed_buffer_37_V_a_2_reg_60006 <= tmp_126_fu_42232_p1;
        fixed_buffer_38_V_a_2_reg_60011 <= tmp_126_fu_42232_p1;
        fixed_buffer_39_V_a_2_reg_60016 <= tmp_126_fu_42232_p1;
        fixed_buffer_3_V_ad_2_reg_59836 <= tmp_126_fu_42232_p1;
        fixed_buffer_40_V_a_2_reg_60021 <= tmp_126_fu_42232_p1;
        fixed_buffer_41_V_a_2_reg_60026 <= tmp_126_fu_42232_p1;
        fixed_buffer_42_V_a_2_reg_60031 <= tmp_126_fu_42232_p1;
        fixed_buffer_43_V_a_2_reg_60036 <= tmp_126_fu_42232_p1;
        fixed_buffer_44_V_a_2_reg_60041 <= tmp_126_fu_42232_p1;
        fixed_buffer_45_V_a_2_reg_60046 <= tmp_126_fu_42232_p1;
        fixed_buffer_46_V_a_2_reg_60051 <= tmp_126_fu_42232_p1;
        fixed_buffer_47_V_a_2_reg_60056 <= tmp_126_fu_42232_p1;
        fixed_buffer_48_V_a_2_reg_60061 <= tmp_126_fu_42232_p1;
        fixed_buffer_49_V_a_2_reg_60066 <= tmp_126_fu_42232_p1;
        fixed_buffer_4_V_ad_2_reg_59841 <= tmp_126_fu_42232_p1;
        fixed_buffer_50_V_a_2_reg_60071 <= tmp_126_fu_42232_p1;
        fixed_buffer_51_V_a_2_reg_60076 <= tmp_126_fu_42232_p1;
        fixed_buffer_52_V_a_2_reg_60081 <= tmp_126_fu_42232_p1;
        fixed_buffer_53_V_a_2_reg_60086 <= tmp_126_fu_42232_p1;
        fixed_buffer_54_V_a_2_reg_60091 <= tmp_126_fu_42232_p1;
        fixed_buffer_55_V_a_2_reg_60096 <= tmp_126_fu_42232_p1;
        fixed_buffer_56_V_a_2_reg_60101 <= tmp_126_fu_42232_p1;
        fixed_buffer_57_V_a_2_reg_60106 <= tmp_126_fu_42232_p1;
        fixed_buffer_58_V_a_2_reg_60111 <= tmp_126_fu_42232_p1;
        fixed_buffer_59_V_a_2_reg_60116 <= tmp_126_fu_42232_p1;
        fixed_buffer_5_V_ad_2_reg_59846 <= tmp_126_fu_42232_p1;
        fixed_buffer_60_V_a_2_reg_60121 <= tmp_126_fu_42232_p1;
        fixed_buffer_61_V_a_2_reg_60126 <= tmp_126_fu_42232_p1;
        fixed_buffer_62_V_a_2_reg_60131 <= tmp_126_fu_42232_p1;
        fixed_buffer_63_V_a_2_reg_60136 <= tmp_126_fu_42232_p1;
        fixed_buffer_6_V_ad_2_reg_59851 <= tmp_126_fu_42232_p1;
        fixed_buffer_7_V_ad_2_reg_59856 <= tmp_126_fu_42232_p1;
        fixed_buffer_8_V_ad_2_reg_59861 <= tmp_126_fu_42232_p1;
        fixed_buffer_9_V_ad_2_reg_59866 <= tmp_126_fu_42232_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_114_fu_20825_p2 == 1'd0))) begin
        i_V_5_cast_reg_51882[4 : 0] <= i_V_5_cast_fu_20830_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        images_per_phase_reg_45750 <= images_per_phase_fu_19674_p2;
        lb_1_reg_45780 <= lb_1_fu_19740_p2;
        lb_2_reg_45816 <= lb_2_fu_19768_p2;
        lb_3_reg_45835 <= lb_3_fu_19790_p2;
        lb_4_reg_45859 <= lb_4_fu_19832_p2;
        lb_5_reg_45883 <= lb_5_fu_19868_p2;
        lb_6_reg_45907 <= lb_6_fu_19896_p2;
        lb_7_reg_45931 <= lb_7_fu_19922_p2;
        log_slice_V_reg_45699[1 : 0] <= log_slice_V_fu_19615_p1[1 : 0];
        n_phases_cast_reg_45729 <= {{n_inputs[15:1]}};
        rb_0_reg_45771 <= rb_0_fu_19734_p2;
        rb_1_reg_45788 <= rb_1_fu_19754_p2;
        rb_2_reg_45825 <= rb_2_fu_19784_p2;
        rb_3_reg_45849 <= rb_3_fu_19810_p2;
        rb_4_reg_45873 <= rb_4_fu_19848_p2;
        rb_5_reg_45897 <= rb_5_fu_19880_p2;
        rb_6_reg_45921 <= rb_6_fu_19912_p2;
        rb_7_reg_45942 <= rb_7_fu_19934_p2;
        tmp_113_cast1_reg_45734[2 : 0] <= tmp_113_cast1_fu_19654_p1[2 : 0];
        tmp_1225_reg_45756 <= tmp_1225_fu_19722_p1;
        tmp_1227_reg_45800 <= tmp_106_fu_19712_p2[32'd1];
        words_per_image_V_reg_45719 <= words_per_image_V_fu_19638_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lhs_V_3_cast_reg_60581[4 : 0] <= lhs_V_3_cast_fu_42553_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        line_buffer_0_0_0_1_fu_1914 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_1_2_reg_11825;
        line_buffer_0_0_0_2_s_fu_1918 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_2_reg_11836;
        line_buffer_0_0_0_3_fu_1922 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_3_2_reg_11847;
        line_buffer_0_0_0_4_s_fu_1926 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_4_reg_11858;
        line_buffer_0_0_0_5_fu_1930 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_5_2_reg_11869;
        line_buffer_0_0_0_6_s_fu_1934 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_6_reg_11880;
        line_buffer_0_0_0_7_fu_1938 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_7_2_reg_11891;
        line_buffer_0_0_0_8_s_fu_1942 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_8_reg_11902;
        line_buffer_0_0_0_9_s_fu_1946 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_0_0_9_reg_11913;
        line_buffer_0_0_1_9_s_fu_1986 <= line_buffer_0_0_1_9_fu_37795_p3;
        line_buffer_0_1_0_fu_1994 <= line_buffer_0_1_0_0_2_phi_fu_12312_p18;
        line_buffer_0_1_1_0_s_fu_2034 <= line_buffer_0_1_1_fu_37805_p3;
        line_buffer_0_1_1_9_s_fu_2070 <= line_buffer_0_1_1_9_fu_37811_p3;
        line_buffer_0_2_0_1_fu_2082 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_1_2_reg_12568;
        line_buffer_0_2_0_3_fu_2090 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_3_2_reg_12508;
        line_buffer_0_2_0_5_fu_2098 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_5_2_reg_12448;
        line_buffer_0_2_0_7_fu_2106 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_7_2_reg_12388;
        line_buffer_0_2_0_fu_2078 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_0_2_reg_12598;
        line_buffer_0_2_1_0_s_fu_2118 <= line_buffer_0_2_1_fu_37817_p3;
        line_buffer_0_2_1_9_s_fu_2154 <= line_buffer_0_2_1_9_fu_37823_p3;
        line_buffer_0_3_0_1_fu_2166 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_1_2_reg_12834;
        line_buffer_0_3_0_3_fu_2174 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_3_2_reg_12772;
        line_buffer_0_3_0_5_fu_2182 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_5_2_reg_12710;
        line_buffer_0_3_0_7_fu_2190 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_7_2_reg_12648;
        line_buffer_0_3_0_fu_2162 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_0_2_reg_12865;
        line_buffer_0_3_1_0_s_fu_1990 <= line_buffer_0_3_1_fu_37829_p3;
        line_buffer_0_3_1_9_s_fu_2222 <= line_buffer_0_3_1_9_fu_37835_p3;
        line_buffer_0_4_0_1_fu_2230 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_1_2_reg_13160;
        line_buffer_0_4_0_3_fu_2238 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_3_2_reg_13100;
        line_buffer_0_4_0_5_fu_2246 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_5_2_reg_13040;
        line_buffer_0_4_0_7_fu_2254 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_7_2_reg_12980;
        line_buffer_0_4_0_fu_2226 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_0_2_reg_13190;
        line_buffer_0_4_1_0_s_fu_2266 <= line_buffer_0_4_1_fu_37841_p3;
        line_buffer_0_4_1_9_s_fu_2302 <= line_buffer_0_4_1_9_fu_37847_p3;
        line_buffer_0_5_0_1_fu_2310 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_1_2_reg_13447;
        line_buffer_0_5_0_3_fu_2318 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_3_2_reg_13389;
        line_buffer_0_5_0_5_fu_2326 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_5_2_reg_13331;
        line_buffer_0_5_0_7_fu_2334 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_7_2_reg_13273;
        line_buffer_0_5_0_fu_2306 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_0_2_reg_13476;
        line_buffer_0_5_1_0_s_fu_2346 <= line_buffer_0_5_1_fu_37853_p3;
        line_buffer_0_5_1_9_s_fu_2382 <= line_buffer_0_5_1_9_fu_37859_p3;
        line_buffer_0_6_0_1_fu_2390 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_1_2_reg_13705;
        line_buffer_0_6_0_2_fu_2394 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_2_2_reg_13680;
        line_buffer_0_6_0_3_fu_2398 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_3_2_reg_13655;
        line_buffer_0_6_0_4_fu_2402 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_4_2_reg_13630;
        line_buffer_0_6_0_5_fu_2406 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_5_2_reg_13605;
        line_buffer_0_6_0_6_fu_2410 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_6_2_reg_13580;
        line_buffer_0_6_0_7_fu_2414 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_7_2_reg_13555;
        line_buffer_0_6_0_8_fu_2418 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_8_2_reg_13530;
        line_buffer_0_6_0_fu_2386 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_0_2_reg_13730;
        line_buffer_0_6_1_0_s_fu_2426 <= line_buffer_0_6_1_fu_37865_p3;
        line_buffer_0_6_1_9_s_fu_2462 <= line_buffer_0_6_1_9_fu_37871_p3;
        line_buffer_0_7_0_1_fu_2474 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_1_2_reg_13940;
        line_buffer_0_7_0_2_fu_2478 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_2_2_reg_13917;
        line_buffer_0_7_0_3_fu_2482 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_3_2_reg_13894;
        line_buffer_0_7_0_4_fu_2486 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_4_2_reg_13871;
        line_buffer_0_7_0_5_fu_2490 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_5_2_reg_13848;
        line_buffer_0_7_0_6_fu_2494 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_6_2_reg_13825;
        line_buffer_0_7_0_7_fu_2498 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_7_2_reg_13802;
        line_buffer_0_7_0_8_fu_2502 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_8_2_reg_13779;
        line_buffer_0_7_0_fu_2470 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_0_2_reg_13963;
        line_buffer_0_7_1_0_s_fu_2510 <= line_buffer_0_7_1_fu_37877_p3;
        line_buffer_1_0_0_1_fu_2566 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_1_2_reg_15886;
        line_buffer_1_0_0_2_s_fu_2570 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_2_reg_15897;
        line_buffer_1_0_0_3_fu_2574 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_3_2_reg_15908;
        line_buffer_1_0_0_4_s_fu_2578 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_4_reg_15919;
        line_buffer_1_0_0_5_fu_2582 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_5_2_reg_15930;
        line_buffer_1_0_0_6_s_fu_2586 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_6_reg_15941;
        line_buffer_1_0_0_7_fu_2590 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_7_2_reg_15952;
        line_buffer_1_0_0_8_s_fu_2594 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_8_reg_15963;
        line_buffer_1_0_0_9_s_fu_2598 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_0_0_9_reg_15974;
        line_buffer_1_0_1_9_s_fu_2634 <= line_buffer_1_0_1_9_fu_38551_p3;
        line_buffer_1_1_0_fu_2638 <= line_buffer_1_1_0_0_2_phi_fu_16373_p18;
        line_buffer_1_1_1_0_s_fu_2678 <= line_buffer_1_1_1_fu_38561_p3;
        line_buffer_1_1_1_9_s_fu_2714 <= line_buffer_1_1_1_9_fu_38567_p3;
        line_buffer_1_2_0_1_fu_2554 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_1_2_reg_16562;
        line_buffer_1_2_0_3_fu_2546 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_3_2_reg_16622;
        line_buffer_1_2_0_5_fu_2718 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_5_2_reg_16509;
        line_buffer_1_2_0_7_fu_2726 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_7_2_reg_16449;
        line_buffer_1_2_0_fu_2558 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_0_2_reg_16539;
        line_buffer_1_2_1_0_s_fu_2738 <= line_buffer_1_2_1_fu_38573_p3;
        line_buffer_1_2_1_9_s_fu_2774 <= line_buffer_1_2_1_9_fu_38579_p3;
        line_buffer_1_3_0_1_fu_2786 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_1_2_reg_16926;
        line_buffer_1_3_0_3_fu_2794 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_3_2_reg_16864;
        line_buffer_1_3_0_5_fu_2802 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_5_2_reg_16802;
        line_buffer_1_3_0_7_fu_2810 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_7_2_reg_16740;
        line_buffer_1_3_0_fu_2782 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_0_2_reg_16957;
        line_buffer_1_3_1_0_s_fu_2822 <= line_buffer_1_3_1_fu_38585_p3;
        line_buffer_1_3_1_9_s_fu_2858 <= line_buffer_1_3_1_9_fu_38591_p3;
        line_buffer_1_4_0_1_fu_2870 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_1_2_reg_17221;
        line_buffer_1_4_0_3_fu_2878 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_3_2_reg_17161;
        line_buffer_1_4_0_5_fu_2886 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_5_2_reg_17101;
        line_buffer_1_4_0_7_fu_2894 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_7_2_reg_17041;
        line_buffer_1_4_0_fu_2866 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_0_2_reg_17251;
        line_buffer_1_4_1_0_s_fu_2906 <= line_buffer_1_4_1_fu_38597_p3;
        line_buffer_1_4_1_9_s_fu_2942 <= line_buffer_1_4_1_9_fu_38603_p3;
        line_buffer_1_5_0_1_fu_2954 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_1_2_reg_17508;
        line_buffer_1_5_0_3_fu_2962 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_3_2_reg_17450;
        line_buffer_1_5_0_5_fu_2970 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_5_2_reg_17392;
        line_buffer_1_5_0_7_fu_2978 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_7_2_reg_17334;
        line_buffer_1_5_0_fu_2950 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_0_2_reg_17537;
        line_buffer_1_5_1_0_s_fu_2990 <= line_buffer_1_5_1_fu_38609_p3;
        line_buffer_1_5_1_9_s_fu_3014 <= line_buffer_1_5_1_9_fu_38615_p3;
        line_buffer_1_6_0_1_fu_3026 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_1_2_reg_17766;
        line_buffer_1_6_0_2_fu_3030 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_2_2_reg_17741;
        line_buffer_1_6_0_3_fu_3034 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_3_2_reg_17716;
        line_buffer_1_6_0_4_fu_3038 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_4_2_reg_17691;
        line_buffer_1_6_0_5_fu_3042 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_5_2_reg_17666;
        line_buffer_1_6_0_6_fu_3046 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_6_2_reg_17641;
        line_buffer_1_6_0_7_fu_3050 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_7_2_reg_17616;
        line_buffer_1_6_0_8_fu_3054 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_8_2_reg_17591;
        line_buffer_1_6_0_fu_3022 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_0_2_reg_17791;
        line_buffer_1_6_1_0_s_fu_3062 <= line_buffer_1_6_1_fu_38621_p3;
        line_buffer_1_6_1_9_s_fu_3098 <= line_buffer_1_6_1_9_fu_38627_p3;
        line_buffer_1_7_0_1_fu_3110 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_1_2_reg_18001;
        line_buffer_1_7_0_2_fu_3114 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_2_2_reg_17978;
        line_buffer_1_7_0_3_fu_3118 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_3_2_reg_17955;
        line_buffer_1_7_0_4_fu_3122 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_4_2_reg_17932;
        line_buffer_1_7_0_5_fu_3126 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_5_2_reg_17909;
        line_buffer_1_7_0_6_fu_3130 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_6_2_reg_17886;
        line_buffer_1_7_0_7_fu_3134 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_7_2_reg_17863;
        line_buffer_1_7_0_8_fu_3138 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_8_2_reg_17840;
        line_buffer_1_7_0_fu_3106 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_0_2_reg_18024;
        line_buffer_1_7_1_0_s_fu_3146 <= line_buffer_1_7_1_fu_38633_p3;
        old_word_buffer_0_0_18_fu_1954 <= ap_reg_pp0_iter3_word_buffer_0_0_1_1_reg_55569;
        old_word_buffer_0_0_19_fu_1958 <= ap_reg_pp0_iter3_word_buffer_0_0_2_1_reg_55550;
        old_word_buffer_0_0_20_fu_1962 <= ap_reg_pp0_iter3_word_buffer_0_0_3_1_reg_55537;
        old_word_buffer_0_0_21_fu_1966 <= ap_reg_pp0_iter3_word_buffer_0_0_4_1_reg_55518;
        old_word_buffer_0_0_22_fu_1970 <= ap_reg_pp0_iter3_word_buffer_0_0_5_1_reg_55505;
        old_word_buffer_0_0_23_fu_1974 <= ap_reg_pp0_iter3_word_buffer_0_0_6_1_reg_55486;
        old_word_buffer_0_0_24_fu_1978 <= ap_reg_pp0_iter3_word_buffer_0_0_7_1_reg_55473;
        old_word_buffer_0_0_25_fu_1982 <= ap_reg_pp0_iter3_word_buffer_0_1_0_1_reg_55454;
        old_word_buffer_0_0_26_fu_1998 <= line_buffer_0_1_0_1_2_phi_fu_12280_p18;
        old_word_buffer_0_0_27_fu_2002 <= line_buffer_0_1_0_2_2_phi_fu_12249_p18;
        old_word_buffer_0_0_28_fu_2006 <= line_buffer_0_1_0_3_2_phi_fu_12218_p18;
        old_word_buffer_0_0_29_fu_2010 <= line_buffer_0_1_0_4_2_phi_fu_12187_p18;
        old_word_buffer_0_0_30_fu_2014 <= line_buffer_0_1_0_5_2_phi_fu_12156_p18;
        old_word_buffer_0_0_31_fu_2018 <= line_buffer_0_1_0_6_2_phi_fu_12125_p18;
        old_word_buffer_0_0_32_fu_2022 <= line_buffer_0_1_0_7_2_phi_fu_12094_p18;
        old_word_buffer_0_0_33_fu_2026 <= line_buffer_0_1_0_8_2_phi_fu_12063_p18;
        old_word_buffer_0_1_20_fu_2038 <= ap_reg_pp0_iter3_word_buffer_0_1_1_reg_55405;
        old_word_buffer_0_1_21_fu_2042 <= ap_reg_pp0_iter3_word_buffer_0_1_2_1_reg_53555;
        old_word_buffer_0_1_22_fu_2046 <= ap_reg_pp0_iter3_word_buffer_0_1_3_1_reg_53536;
        old_word_buffer_0_1_23_fu_2050 <= ap_reg_pp0_iter3_word_buffer_0_1_4_1_reg_53517;
        old_word_buffer_0_1_24_fu_2054 <= ap_reg_pp0_iter3_word_buffer_0_1_5_1_reg_53498;
        old_word_buffer_0_1_25_fu_2058 <= ap_reg_pp0_iter3_word_buffer_0_1_6_1_reg_53479;
        old_word_buffer_0_1_26_fu_2062 <= ap_reg_pp0_iter3_word_buffer_0_1_7_1_reg_53461;
        old_word_buffer_0_1_27_fu_2066 <= ap_reg_pp0_iter3_word_buffer_0_2_0_1_reg_55388;
        old_word_buffer_0_2_20_fu_2074 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_9_reg_12921;
        old_word_buffer_0_2_21_fu_2122 <= ap_reg_pp0_iter3_word_buffer_0_2_1_reg_55342;
        old_word_buffer_0_2_22_fu_2126 <= ap_reg_pp0_iter3_word_buffer_0_2_2_1_reg_53444;
        old_word_buffer_0_2_23_fu_2130 <= ap_reg_pp0_iter3_word_buffer_0_2_3_1_reg_53427;
        old_word_buffer_0_2_24_fu_2134 <= ap_reg_pp0_iter3_word_buffer_0_2_4_1_reg_53410;
        old_word_buffer_0_2_25_fu_2138 <= ap_reg_pp0_iter3_word_buffer_0_2_5_1_reg_53393;
        old_word_buffer_0_2_26_fu_2142 <= ap_reg_pp0_iter3_word_buffer_0_2_6_1_reg_53376;
        old_word_buffer_0_2_27_fu_2146 <= ap_reg_pp0_iter3_word_buffer_0_2_7_1_reg_53360;
        old_word_buffer_0_2_28_fu_2150 <= ap_reg_pp0_iter3_word_buffer_0_3_0_1_reg_55326;
        old_word_buffer_0_3_20_fu_1950 <= ap_reg_pp0_iter3_word_buffer_0_3_1_reg_55284;
        old_word_buffer_0_3_21_fu_2194 <= ap_reg_pp0_iter3_word_buffer_0_3_2_1_reg_53345;
        old_word_buffer_0_3_22_fu_2198 <= ap_reg_pp0_iter3_word_buffer_0_3_3_1_reg_53330;
        old_word_buffer_0_3_23_fu_2202 <= ap_reg_pp0_iter3_word_buffer_0_3_4_1_reg_53315;
        old_word_buffer_0_3_24_fu_2206 <= ap_reg_pp0_iter3_word_buffer_0_3_5_1_reg_53300;
        old_word_buffer_0_3_25_fu_2210 <= ap_reg_pp0_iter3_word_buffer_0_3_6_1_reg_53285;
        old_word_buffer_0_3_26_fu_2214 <= ap_reg_pp0_iter3_word_buffer_0_3_7_1_reg_53271;
        old_word_buffer_0_3_27_fu_2218 <= ap_reg_pp0_iter3_word_buffer_0_4_0_1_reg_55270;
        old_word_buffer_0_3_28_fu_2262 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_9_reg_13215;
        old_word_buffer_0_4_20_fu_2270 <= ap_reg_pp0_iter3_word_buffer_0_4_1_reg_55233;
        old_word_buffer_0_4_21_fu_2274 <= ap_reg_pp0_iter3_word_buffer_0_4_2_1_reg_53258;
        old_word_buffer_0_4_22_fu_2278 <= ap_reg_pp0_iter3_word_buffer_0_4_3_1_reg_53245;
        old_word_buffer_0_4_23_fu_2282 <= ap_reg_pp0_iter3_word_buffer_0_4_4_1_reg_53232;
        old_word_buffer_0_4_24_fu_2286 <= ap_reg_pp0_iter3_word_buffer_0_4_5_1_reg_53219;
        old_word_buffer_0_4_25_fu_2290 <= ap_reg_pp0_iter3_word_buffer_0_4_6_1_reg_53206;
        old_word_buffer_0_4_26_fu_2294 <= ap_reg_pp0_iter3_word_buffer_0_4_7_1_reg_53194;
        old_word_buffer_0_4_27_fu_2298 <= ap_reg_pp0_iter3_word_buffer_0_5_0_1_reg_55221;
        old_word_buffer_0_4_28_fu_2342 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_9_reg_13501;
        old_word_buffer_0_5_20_fu_2350 <= ap_reg_pp0_iter3_word_buffer_0_5_1_reg_55191;
        old_word_buffer_0_5_21_fu_2354 <= ap_reg_pp0_iter3_word_buffer_0_5_2_1_reg_53183;
        old_word_buffer_0_5_22_fu_2358 <= ap_reg_pp0_iter3_word_buffer_0_5_3_1_reg_53172;
        old_word_buffer_0_5_23_fu_2362 <= ap_reg_pp0_iter3_word_buffer_0_5_4_1_reg_53161;
        old_word_buffer_0_5_24_fu_2366 <= ap_reg_pp0_iter3_word_buffer_0_5_5_1_reg_53150;
        old_word_buffer_0_5_25_fu_2370 <= ap_reg_pp0_iter3_word_buffer_0_5_6_1_reg_53139;
        old_word_buffer_0_5_26_fu_2374 <= ap_reg_pp0_iter3_word_buffer_0_5_7_1_reg_53129;
        old_word_buffer_0_5_27_fu_2378 <= ap_reg_pp0_iter3_word_buffer_0_6_0_1_reg_55181;
        old_word_buffer_0_5_28_fu_2422 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_6_0_9_reg_13753;
        old_word_buffer_0_6_20_fu_2030 <= line_buffer_0_1_0_9_phi_fu_12336_p18;
        old_word_buffer_0_6_21_fu_2114 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_9_reg_12621;
        old_word_buffer_0_6_22_fu_2430 <= ap_reg_pp0_iter3_word_buffer_0_6_1_reg_55157;
        old_word_buffer_0_6_23_fu_2434 <= ap_reg_pp0_iter3_word_buffer_0_6_2_1_reg_53120;
        old_word_buffer_0_6_24_fu_2438 <= ap_reg_pp0_iter3_word_buffer_0_6_3_1_reg_53111;
        old_word_buffer_0_6_25_fu_2442 <= ap_reg_pp0_iter3_word_buffer_0_6_4_1_reg_53102;
        old_word_buffer_0_6_26_fu_2446 <= ap_reg_pp0_iter3_word_buffer_0_6_5_1_reg_53093;
        old_word_buffer_0_6_27_fu_2450 <= ap_reg_pp0_iter3_word_buffer_0_6_6_1_reg_53084;
        old_word_buffer_0_6_28_fu_2454 <= ap_reg_pp0_iter3_word_buffer_0_6_7_1_reg_53076;
        old_word_buffer_0_6_29_fu_2458 <= ap_reg_pp0_iter3_word_buffer_0_7_0_1_reg_55149;
        old_word_buffer_0_6_30_fu_2506 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_7_0_9_reg_13986;
        old_word_buffer_0_7_18_fu_2086 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_2_2_reg_12538;
        old_word_buffer_0_7_19_fu_2094 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_4_2_reg_12478;
        old_word_buffer_0_7_20_fu_2102 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_6_2_reg_12418;
        old_word_buffer_0_7_21_fu_2110 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_2_0_8_2_reg_12358;
        old_word_buffer_0_7_22_fu_2158 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_8_2_reg_12890;
        old_word_buffer_0_7_23_fu_2170 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_2_2_reg_12803;
        old_word_buffer_0_7_24_fu_2178 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_4_2_reg_12741;
        old_word_buffer_0_7_25_fu_2186 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_3_0_6_2_reg_12679;
        old_word_buffer_0_7_26_fu_2234 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_2_2_reg_13130;
        old_word_buffer_0_7_27_fu_2242 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_4_2_reg_13070;
        old_word_buffer_0_7_28_fu_2250 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_6_2_reg_13010;
        old_word_buffer_0_7_29_fu_2258 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_4_0_8_2_reg_12950;
        old_word_buffer_0_7_30_fu_2314 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_2_2_reg_13418;
        old_word_buffer_0_7_31_fu_2322 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_4_2_reg_13360;
        old_word_buffer_0_7_32_fu_2330 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_6_2_reg_13302;
        old_word_buffer_0_7_33_fu_2338 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_0_5_0_8_2_reg_13244;
        old_word_buffer_0_7_34_fu_2514 <= ap_reg_pp0_iter3_word_buffer_0_7_1_reg_55129;
        old_word_buffer_0_7_35_fu_2518 <= ap_reg_pp0_iter3_word_buffer_0_7_2_1_reg_53069;
        old_word_buffer_0_7_36_fu_2522 <= ap_reg_pp0_iter3_word_buffer_0_7_3_1_reg_53062;
        old_word_buffer_0_7_37_fu_2526 <= ap_reg_pp0_iter3_word_buffer_0_7_4_1_reg_53055;
        old_word_buffer_0_7_38_fu_2530 <= ap_reg_pp0_iter3_word_buffer_0_7_5_1_reg_53048;
        old_word_buffer_0_7_39_fu_2534 <= ap_reg_pp0_iter3_word_buffer_0_7_6_1_reg_53041;
        old_word_buffer_0_7_40_fu_2538 <= ap_reg_pp0_iter3_word_buffer_0_7_7_1_reg_53035;
        old_word_buffer_0_7_41_fu_2542 <= ap_reg_pp0_iter3_word_buffer_0_7_8_1_reg_53029;
        old_word_buffer_1_0_18_fu_2602 <= ap_reg_pp0_iter3_word_buffer_1_0_1_1_reg_55081;
        old_word_buffer_1_0_19_fu_2606 <= ap_reg_pp0_iter3_word_buffer_1_0_2_1_reg_55062;
        old_word_buffer_1_0_20_fu_2610 <= ap_reg_pp0_iter3_word_buffer_1_0_3_1_reg_55049;
        old_word_buffer_1_0_21_fu_2614 <= ap_reg_pp0_iter3_word_buffer_1_0_4_1_reg_55030;
        old_word_buffer_1_0_22_fu_2618 <= ap_reg_pp0_iter3_word_buffer_1_0_5_1_reg_55017;
        old_word_buffer_1_0_23_fu_2622 <= ap_reg_pp0_iter3_word_buffer_1_0_6_1_reg_54998;
        old_word_buffer_1_0_24_fu_2626 <= ap_reg_pp0_iter3_word_buffer_1_0_7_1_reg_54985;
        old_word_buffer_1_0_25_fu_2630 <= ap_reg_pp0_iter3_word_buffer_1_1_0_1_reg_54966;
        old_word_buffer_1_0_26_fu_2642 <= line_buffer_1_1_0_1_2_phi_fu_16341_p18;
        old_word_buffer_1_0_27_fu_2646 <= line_buffer_1_1_0_2_2_phi_fu_16310_p18;
        old_word_buffer_1_0_28_fu_2650 <= line_buffer_1_1_0_3_2_phi_fu_16279_p18;
        old_word_buffer_1_0_29_fu_2654 <= line_buffer_1_1_0_4_2_phi_fu_16248_p18;
        old_word_buffer_1_0_30_fu_2658 <= line_buffer_1_1_0_5_2_phi_fu_16217_p18;
        old_word_buffer_1_0_31_fu_2662 <= line_buffer_1_1_0_6_2_phi_fu_16186_p18;
        old_word_buffer_1_0_32_fu_2666 <= line_buffer_1_1_0_7_2_phi_fu_16155_p18;
        old_word_buffer_1_0_33_fu_2670 <= line_buffer_1_1_0_8_2_phi_fu_16124_p18;
        old_word_buffer_1_1_20_fu_2682 <= ap_reg_pp0_iter3_word_buffer_1_1_1_reg_54917;
        old_word_buffer_1_1_21_fu_2686 <= ap_reg_pp0_iter3_word_buffer_1_1_2_1_reg_53010;
        old_word_buffer_1_1_22_fu_2690 <= ap_reg_pp0_iter3_word_buffer_1_1_3_1_reg_52991;
        old_word_buffer_1_1_23_fu_2694 <= ap_reg_pp0_iter3_word_buffer_1_1_4_1_reg_52972;
        old_word_buffer_1_1_24_fu_2698 <= ap_reg_pp0_iter3_word_buffer_1_1_5_1_reg_52953;
        old_word_buffer_1_1_25_fu_2702 <= ap_reg_pp0_iter3_word_buffer_1_1_6_1_reg_52934;
        old_word_buffer_1_1_26_fu_2706 <= ap_reg_pp0_iter3_word_buffer_1_1_7_1_reg_52916;
        old_word_buffer_1_1_27_fu_2710 <= ap_reg_pp0_iter3_word_buffer_1_2_0_reg_55094;
        old_word_buffer_1_2_20_fu_2742 <= ap_reg_pp0_iter3_word_buffer_1_2_1_reg_54904;
        old_word_buffer_1_2_21_fu_2746 <= ap_reg_pp0_iter3_word_buffer_1_2_2_1_reg_52899;
        old_word_buffer_1_2_22_fu_2750 <= ap_reg_pp0_iter3_word_buffer_1_2_3_1_reg_52882;
        old_word_buffer_1_2_23_fu_2754 <= ap_reg_pp0_iter3_word_buffer_1_2_4_1_reg_52865;
        old_word_buffer_1_2_24_fu_2758 <= ap_reg_pp0_iter3_word_buffer_1_2_5_1_reg_52848;
        old_word_buffer_1_2_25_fu_2762 <= ap_reg_pp0_iter3_word_buffer_1_2_6_1_reg_52831;
        old_word_buffer_1_2_26_fu_2766 <= ap_reg_pp0_iter3_word_buffer_1_2_7_1_reg_52815;
        old_word_buffer_1_2_27_fu_2770 <= ap_reg_pp0_iter3_word_buffer_1_3_0_1_reg_54888;
        old_word_buffer_1_2_28_fu_2818 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_9_reg_16982;
        old_word_buffer_1_3_20_fu_2826 <= ap_reg_pp0_iter3_word_buffer_1_3_1_reg_54846;
        old_word_buffer_1_3_21_fu_2830 <= ap_reg_pp0_iter3_word_buffer_1_3_2_1_reg_52800;
        old_word_buffer_1_3_22_fu_2834 <= ap_reg_pp0_iter3_word_buffer_1_3_3_1_reg_52785;
        old_word_buffer_1_3_23_fu_2838 <= ap_reg_pp0_iter3_word_buffer_1_3_4_1_reg_52770;
        old_word_buffer_1_3_24_fu_2842 <= ap_reg_pp0_iter3_word_buffer_1_3_5_1_reg_52755;
        old_word_buffer_1_3_25_fu_2846 <= ap_reg_pp0_iter3_word_buffer_1_3_6_1_reg_52740;
        old_word_buffer_1_3_26_fu_2850 <= ap_reg_pp0_iter3_word_buffer_1_3_7_1_reg_52726;
        old_word_buffer_1_3_27_fu_2854 <= ap_reg_pp0_iter3_word_buffer_1_4_0_1_reg_54832;
        old_word_buffer_1_3_28_fu_2902 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_9_reg_17276;
        old_word_buffer_1_4_20_fu_2910 <= ap_reg_pp0_iter3_word_buffer_1_4_1_reg_54795;
        old_word_buffer_1_4_21_fu_2914 <= ap_reg_pp0_iter3_word_buffer_1_4_2_1_reg_52713;
        old_word_buffer_1_4_22_fu_2918 <= ap_reg_pp0_iter3_word_buffer_1_4_3_1_reg_52700;
        old_word_buffer_1_4_23_fu_2922 <= ap_reg_pp0_iter3_word_buffer_1_4_4_1_reg_52687;
        old_word_buffer_1_4_24_fu_2926 <= ap_reg_pp0_iter3_word_buffer_1_4_5_1_reg_52674;
        old_word_buffer_1_4_25_fu_2930 <= ap_reg_pp0_iter3_word_buffer_1_4_6_1_reg_52661;
        old_word_buffer_1_4_26_fu_2934 <= ap_reg_pp0_iter3_word_buffer_1_4_7_1_reg_52649;
        old_word_buffer_1_4_27_fu_2938 <= ap_reg_pp0_iter3_word_buffer_1_5_0_1_reg_54783;
        old_word_buffer_1_4_28_fu_2986 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_9_reg_17562;
        old_word_buffer_1_5_20_fu_2778 <= ap_reg_pp0_iter3_word_buffer_1_5_5_1_reg_52605;
        old_word_buffer_1_5_21_fu_2862 <= ap_reg_pp0_iter3_word_buffer_1_5_4_1_reg_52616;
        old_word_buffer_1_5_22_fu_2946 <= ap_reg_pp0_iter3_word_buffer_1_5_3_1_reg_52627;
        old_word_buffer_1_5_23_fu_2994 <= ap_reg_pp0_iter3_word_buffer_1_5_1_reg_54753;
        old_word_buffer_1_5_24_fu_2998 <= ap_reg_pp0_iter3_word_buffer_1_5_2_1_reg_52638;
        old_word_buffer_1_5_25_fu_3002 <= ap_reg_pp0_iter3_word_buffer_1_5_6_1_reg_52594;
        old_word_buffer_1_5_26_fu_3006 <= ap_reg_pp0_iter3_word_buffer_1_5_7_1_reg_52584;
        old_word_buffer_1_5_27_fu_3010 <= ap_reg_pp0_iter3_word_buffer_1_6_0_1_reg_54743;
        old_word_buffer_1_5_28_fu_3058 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_6_0_9_reg_17814;
        old_word_buffer_1_6_20_fu_2674 <= line_buffer_1_1_0_9_phi_fu_16397_p18;
        old_word_buffer_1_6_21_fu_2734 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_9_reg_16682;
        old_word_buffer_1_6_22_fu_3066 <= ap_reg_pp0_iter3_word_buffer_1_6_1_reg_54719;
        old_word_buffer_1_6_23_fu_3070 <= ap_reg_pp0_iter3_word_buffer_1_6_2_1_reg_52575;
        old_word_buffer_1_6_24_fu_3074 <= ap_reg_pp0_iter3_word_buffer_1_6_3_1_reg_52566;
        old_word_buffer_1_6_25_fu_3078 <= ap_reg_pp0_iter3_word_buffer_1_6_4_1_reg_52557;
        old_word_buffer_1_6_26_fu_3082 <= ap_reg_pp0_iter3_word_buffer_1_6_5_1_reg_52548;
        old_word_buffer_1_6_27_fu_3086 <= ap_reg_pp0_iter3_word_buffer_1_6_6_1_reg_52539;
        old_word_buffer_1_6_28_fu_3090 <= ap_reg_pp0_iter3_word_buffer_1_6_7_1_reg_52531;
        old_word_buffer_1_6_29_fu_3094 <= ap_reg_pp0_iter3_word_buffer_1_7_0_1_reg_54711;
        old_word_buffer_1_6_30_fu_3142 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_7_0_9_reg_18047;
        old_word_buffer_1_7_18_fu_2466 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_4_2_reg_16652;
        old_word_buffer_1_7_19_fu_2550 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_2_2_reg_16592;
        old_word_buffer_1_7_20_fu_2722 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_6_2_reg_16479;
        old_word_buffer_1_7_21_fu_2730 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_2_0_8_2_reg_16419;
        old_word_buffer_1_7_22_fu_2790 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_2_2_reg_16895;
        old_word_buffer_1_7_23_fu_2798 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_4_2_reg_16833;
        old_word_buffer_1_7_24_fu_2806 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_6_2_reg_16771;
        old_word_buffer_1_7_25_fu_2814 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_3_0_8_2_reg_16709;
        old_word_buffer_1_7_26_fu_2874 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_2_2_reg_17191;
        old_word_buffer_1_7_27_fu_2882 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_4_2_reg_17131;
        old_word_buffer_1_7_28_fu_2890 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_6_2_reg_17071;
        old_word_buffer_1_7_29_fu_2898 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_4_0_8_2_reg_17011;
        old_word_buffer_1_7_30_fu_2958 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_2_2_reg_17479;
        old_word_buffer_1_7_31_fu_2966 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_4_2_reg_17421;
        old_word_buffer_1_7_32_fu_2974 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_6_2_reg_17363;
        old_word_buffer_1_7_33_fu_2982 <= ap_phi_precharge_reg_pp0_iter4_line_buffer_1_5_0_8_2_reg_17305;
        old_word_buffer_1_7_34_fu_3150 <= ap_reg_pp0_iter3_word_buffer_1_7_1_reg_54691;
        old_word_buffer_1_7_35_fu_3154 <= ap_reg_pp0_iter3_word_buffer_1_7_2_1_reg_52524;
        old_word_buffer_1_7_36_fu_3158 <= ap_reg_pp0_iter3_word_buffer_1_7_3_1_reg_52517;
        old_word_buffer_1_7_37_fu_3162 <= ap_reg_pp0_iter3_word_buffer_1_7_4_1_reg_52510;
        old_word_buffer_1_7_38_fu_3166 <= ap_reg_pp0_iter3_word_buffer_1_7_5_1_reg_52503;
        old_word_buffer_1_7_39_fu_3170 <= ap_reg_pp0_iter3_word_buffer_1_7_6_1_reg_52496;
        old_word_buffer_1_7_40_fu_3174 <= ap_reg_pp0_iter3_word_buffer_1_7_7_1_reg_52490;
        old_word_buffer_1_7_41_fu_3178 <= ap_reg_pp0_iter3_word_buffer_1_7_8_1_reg_52484;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888))) begin
        line_buffer_0_7_2_9_reg_57505 <= line_buffer_0_7_2_9_fu_33453_p3;
        line_buffer_0_7_2_reg_57500 <= line_buffer_0_7_2_fu_33427_p3;
        line_buffer_1_7_2_9_reg_58464 <= line_buffer_1_7_2_9_fu_35766_p3;
        line_buffer_1_7_2_reg_58459 <= line_buffer_1_7_2_fu_35744_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == exitcond_reg_61235))) begin
        not_10_reg_61659 <= not_10_fu_43299_p2;
        not_11_reg_61664 <= not_11_fu_43308_p2;
        not_12_reg_61669 <= not_12_fu_43317_p2;
        not_13_reg_61674 <= not_13_fu_43326_p2;
        not_14_reg_61679 <= not_14_fu_43335_p2;
        not_15_reg_61684 <= not_15_fu_43344_p2;
        not_16_reg_61689 <= not_16_fu_43353_p2;
        not_17_reg_61694 <= not_17_fu_43362_p2;
        not_18_reg_61699 <= not_18_fu_43371_p2;
        not_19_reg_61704 <= not_19_fu_43380_p2;
        not_1_reg_61609 <= not_1_fu_43209_p2;
        not_20_reg_61709 <= not_20_fu_43389_p2;
        not_21_reg_61714 <= not_21_fu_43398_p2;
        not_22_reg_61719 <= not_22_fu_43407_p2;
        not_23_reg_61724 <= not_23_fu_43416_p2;
        not_24_reg_61729 <= not_24_fu_43425_p2;
        not_25_reg_61734 <= not_25_fu_43434_p2;
        not_26_reg_61739 <= not_26_fu_43443_p2;
        not_27_reg_61744 <= not_27_fu_43452_p2;
        not_28_reg_61749 <= not_28_fu_43461_p2;
        not_29_reg_61754 <= not_29_fu_43470_p2;
        not_2_reg_61614 <= not_2_fu_43218_p2;
        not_30_reg_61759 <= not_30_fu_43479_p2;
        not_31_reg_61764 <= not_31_fu_43488_p2;
        not_32_reg_61769 <= not_32_fu_43497_p2;
        not_33_reg_61774 <= not_33_fu_43506_p2;
        not_34_reg_61779 <= not_34_fu_43515_p2;
        not_35_reg_61784 <= not_35_fu_43524_p2;
        not_36_reg_61789 <= not_36_fu_43533_p2;
        not_37_reg_61794 <= not_37_fu_43542_p2;
        not_38_reg_61799 <= not_38_fu_43551_p2;
        not_39_reg_61804 <= not_39_fu_43560_p2;
        not_3_reg_61619 <= not_3_fu_43227_p2;
        not_40_reg_61809 <= not_40_fu_43569_p2;
        not_41_reg_61814 <= not_41_fu_43578_p2;
        not_42_reg_61819 <= not_42_fu_43587_p2;
        not_43_reg_61824 <= not_43_fu_43596_p2;
        not_44_reg_61829 <= not_44_fu_43605_p2;
        not_45_reg_61834 <= not_45_fu_43614_p2;
        not_46_reg_61839 <= not_46_fu_43623_p2;
        not_47_reg_61844 <= not_47_fu_43632_p2;
        not_48_reg_61849 <= not_48_fu_43641_p2;
        not_49_reg_61854 <= not_49_fu_43650_p2;
        not_4_reg_61624 <= not_4_fu_43236_p2;
        not_50_reg_61859 <= not_50_fu_43659_p2;
        not_51_reg_61864 <= not_51_fu_43668_p2;
        not_52_reg_61869 <= not_52_fu_43677_p2;
        not_53_reg_61874 <= not_53_fu_43686_p2;
        not_54_reg_61879 <= not_54_fu_43695_p2;
        not_55_reg_61884 <= not_55_fu_43704_p2;
        not_56_reg_61889 <= not_56_fu_43713_p2;
        not_57_reg_61894 <= not_57_fu_43722_p2;
        not_58_reg_61899 <= not_58_fu_43731_p2;
        not_59_reg_61904 <= not_59_fu_43740_p2;
        not_5_reg_61629 <= not_5_fu_43245_p2;
        not_60_reg_61909 <= not_60_fu_43749_p2;
        not_61_reg_61914 <= not_61_fu_43758_p2;
        not_62_reg_61919 <= not_62_fu_43767_p2;
        not_6_reg_61634 <= not_6_fu_43254_p2;
        not_7_reg_61639 <= not_7_fu_43263_p2;
        not_8_reg_61644 <= not_8_fu_43272_p2;
        not_9_reg_61649 <= not_9_fu_43281_p2;
        not_s_70_reg_61654 <= not_s_70_fu_43290_p2;
        not_s_reg_61604 <= not_s_fu_43200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == exitcond4_fu_42221_p2))) begin
        o_bank_idx_V_1_reg_60191 <= o_index_V[32'd2];
        o_bank_offset_V_3_reg_60196[12 : 0] <= o_bank_offset_V_3_fu_42369_p1[12 : 0];
        pool_width_V_reg_60154 <= pool_width_V_fu_42329_p2;
        r_V_16_reg_60147 <= r_V_16_fu_42300_p1;
        tmp_120_reg_60174 <= tmp_120_fu_45592_p2;
        tmp_121_reg_60179 <= tmp_121_fu_42338_p2;
        tmp_122_reg_60183 <= tmp_122_fu_42343_p2;
        tmp_123_reg_60187 <= tmp_123_fu_42348_p2;
        tmp_307_10_reg_60251 <= tmp_307_10_fu_42539_p2;
        tmp_307_11_reg_60256 <= tmp_307_11_fu_42548_p2;
        tmp_307_1_reg_60236 <= tmp_307_1_fu_42512_p2;
        tmp_307_2_reg_60241 <= tmp_307_2_fu_42521_p2;
        tmp_307_3_reg_60246 <= tmp_307_3_fu_42530_p2;
        tmp_307_4_reg_60201 <= tmp_307_4_fu_42449_p2;
        tmp_307_5_reg_60206 <= tmp_307_5_fu_42458_p2;
        tmp_307_6_reg_60211 <= tmp_307_6_fu_42467_p2;
        tmp_307_7_reg_60216 <= tmp_307_7_fu_42476_p2;
        tmp_307_8_reg_60221 <= tmp_307_8_fu_42485_p2;
        tmp_307_9_reg_60226 <= tmp_307_9_fu_42494_p2;
        tmp_307_s_reg_60231 <= tmp_307_s_fu_42503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        old_word_buffer_0_0_10_fu_1350 <= word_buffer_0_0_2_1_reg_55550;
        old_word_buffer_0_0_12_fu_1358 <= word_buffer_0_0_4_1_reg_55518;
        old_word_buffer_0_0_14_fu_1366 <= word_buffer_0_0_6_1_reg_55486;
        old_word_buffer_0_0_16_fu_1374 <= word_buffer_0_1_0_1_reg_55454;
        old_word_buffer_0_0_17_fu_1378 <= word_buffer_0_1_1_1_reg_55434;
        old_word_buffer_0_1_fu_662 <= word_buffer_0_1_0_reg_55417;
        old_word_buffer_1_0_10_fu_1634 <= word_buffer_1_0_2_1_reg_55062;
        old_word_buffer_1_0_12_fu_1642 <= word_buffer_1_0_4_1_reg_55030;
        old_word_buffer_1_0_14_fu_1650 <= word_buffer_1_0_6_1_reg_54998;
        old_word_buffer_1_0_16_fu_1658 <= word_buffer_1_1_0_1_reg_54966;
        old_word_buffer_1_0_17_fu_1662 <= word_buffer_1_1_1_1_reg_54946;
        old_word_buffer_1_1_fu_690 <= word_buffer_1_1_0_reg_54929;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        old_word_buffer_0_0_11_fu_1354 <= word_buffer_0_0_3_1_fu_26031_p3;
        old_word_buffer_0_0_13_fu_1362 <= word_buffer_0_0_5_1_fu_26018_p3;
        old_word_buffer_0_0_15_fu_1370 <= word_buffer_0_0_7_1_fu_26005_p3;
        old_word_buffer_0_0_1_fu_726 <= word_buffer_0_0_2_1_fu_26037_p3;
        old_word_buffer_0_0_2_fu_730 <= word_buffer_0_0_3_1_fu_26031_p3;
        old_word_buffer_0_0_3_fu_734 <= word_buffer_0_0_4_1_fu_26024_p3;
        old_word_buffer_0_0_4_fu_738 <= word_buffer_0_0_5_1_fu_26018_p3;
        old_word_buffer_0_0_5_fu_742 <= word_buffer_0_0_6_1_fu_26011_p3;
        old_word_buffer_0_0_6_fu_746 <= word_buffer_0_0_7_1_fu_26005_p3;
        old_word_buffer_0_0_7_fu_750 <= word_buffer_0_1_0_1_fu_25998_p3;
        old_word_buffer_0_0_8_fu_754 <= word_buffer_0_1_1_1_fu_25992_p3;
        old_word_buffer_0_0_9_fu_1346 <= word_buffer_0_0_1_1_fu_26044_p3;
        old_word_buffer_0_0_fu_722 <= word_buffer_0_0_1_1_fu_26044_p3;
        old_word_buffer_0_1_10_fu_794 <= word_buffer_0_2_1_1_fu_25965_p3;
        old_word_buffer_0_1_11_fu_1382 <= word_buffer_0_1_1_fu_25979_p3;
        old_word_buffer_0_1_12_fu_1386 <= word_buffer_0_1_2_1_reg_53555;
        old_word_buffer_0_1_13_fu_1390 <= word_buffer_0_1_3_1_reg_53536;
        old_word_buffer_0_1_14_fu_1394 <= word_buffer_0_1_4_1_reg_53517;
        old_word_buffer_0_1_15_fu_1398 <= word_buffer_0_1_5_1_reg_53498;
        old_word_buffer_0_1_16_fu_1402 <= word_buffer_0_1_6_1_reg_53479;
        old_word_buffer_0_1_18_fu_1410 <= word_buffer_0_2_0_1_fu_25972_p3;
        old_word_buffer_0_1_19_fu_1414 <= word_buffer_0_2_1_1_fu_25965_p3;
        old_word_buffer_0_1_1_fu_758 <= word_buffer_0_1_0_fu_25985_p3;
        old_word_buffer_0_1_2_fu_762 <= word_buffer_0_1_1_fu_25979_p3;
        old_word_buffer_0_1_9_fu_790 <= word_buffer_0_2_0_1_fu_25972_p3;
        old_word_buffer_0_2_10_fu_834 <= word_buffer_0_3_1_1_fu_25938_p3;
        old_word_buffer_0_2_11_fu_1418 <= word_buffer_0_2_1_fu_25951_p3;
        old_word_buffer_0_2_12_fu_1422 <= word_buffer_0_2_2_1_reg_53444;
        old_word_buffer_0_2_13_fu_1426 <= word_buffer_0_2_3_1_reg_53427;
        old_word_buffer_0_2_14_fu_1430 <= word_buffer_0_2_4_1_reg_53410;
        old_word_buffer_0_2_15_fu_1434 <= word_buffer_0_2_5_1_reg_53393;
        old_word_buffer_0_2_16_fu_1438 <= word_buffer_0_2_6_1_reg_53376;
        old_word_buffer_0_2_18_fu_1446 <= word_buffer_0_3_0_1_fu_25944_p3;
        old_word_buffer_0_2_19_fu_1450 <= word_buffer_0_3_1_1_fu_25938_p3;
        old_word_buffer_0_2_1_fu_798 <= word_buffer_0_2_0_fu_25958_p3;
        old_word_buffer_0_2_2_fu_802 <= word_buffer_0_2_1_fu_25951_p3;
        old_word_buffer_0_2_9_fu_830 <= word_buffer_0_3_0_1_fu_25944_p3;
        old_word_buffer_0_2_fu_666 <= word_buffer_0_2_0_fu_25958_p3;
        old_word_buffer_0_3_10_fu_874 <= word_buffer_0_4_1_1_fu_25912_p3;
        old_word_buffer_0_3_11_fu_1454 <= word_buffer_0_3_1_fu_25925_p3;
        old_word_buffer_0_3_12_fu_1458 <= word_buffer_0_3_2_1_reg_53345;
        old_word_buffer_0_3_13_fu_1462 <= word_buffer_0_3_3_1_reg_53330;
        old_word_buffer_0_3_14_fu_1466 <= word_buffer_0_3_4_1_reg_53315;
        old_word_buffer_0_3_15_fu_1470 <= word_buffer_0_3_5_1_reg_53300;
        old_word_buffer_0_3_16_fu_1474 <= word_buffer_0_3_6_1_reg_53285;
        old_word_buffer_0_3_18_fu_1482 <= word_buffer_0_4_0_1_fu_25918_p3;
        old_word_buffer_0_3_19_fu_1486 <= word_buffer_0_4_1_1_fu_25912_p3;
        old_word_buffer_0_3_1_fu_838 <= word_buffer_0_3_0_fu_25931_p3;
        old_word_buffer_0_3_2_fu_842 <= word_buffer_0_3_1_fu_25925_p3;
        old_word_buffer_0_3_9_fu_870 <= word_buffer_0_4_0_1_fu_25918_p3;
        old_word_buffer_0_3_fu_670 <= word_buffer_0_3_0_fu_25931_p3;
        old_word_buffer_0_4_10_fu_914 <= word_buffer_0_5_1_1_fu_25885_p3;
        old_word_buffer_0_4_11_fu_1342 <= word_buffer_0_4_6_1_reg_53206;
        old_word_buffer_0_4_12_fu_1490 <= word_buffer_0_4_1_fu_25899_p3;
        old_word_buffer_0_4_13_fu_1494 <= word_buffer_0_4_2_1_reg_53258;
        old_word_buffer_0_4_14_fu_1498 <= word_buffer_0_4_3_1_reg_53245;
        old_word_buffer_0_4_15_fu_1502 <= word_buffer_0_4_4_1_reg_53232;
        old_word_buffer_0_4_16_fu_1506 <= word_buffer_0_4_5_1_reg_53219;
        old_word_buffer_0_4_18_fu_1514 <= word_buffer_0_5_0_1_fu_25892_p3;
        old_word_buffer_0_4_19_fu_1518 <= word_buffer_0_5_1_1_fu_25885_p3;
        old_word_buffer_0_4_1_fu_878 <= word_buffer_0_4_0_fu_25905_p3;
        old_word_buffer_0_4_2_fu_882 <= word_buffer_0_4_1_fu_25899_p3;
        old_word_buffer_0_4_9_fu_910 <= word_buffer_0_5_0_1_fu_25892_p3;
        old_word_buffer_0_4_fu_674 <= word_buffer_0_4_0_fu_25905_p3;
        old_word_buffer_0_5_10_fu_954 <= word_buffer_0_6_1_1_fu_25857_p3;
        old_word_buffer_0_5_11_fu_1522 <= word_buffer_0_5_1_fu_25871_p3;
        old_word_buffer_0_5_12_fu_1526 <= word_buffer_0_5_2_1_reg_53183;
        old_word_buffer_0_5_13_fu_1530 <= word_buffer_0_5_3_1_reg_53172;
        old_word_buffer_0_5_14_fu_1534 <= word_buffer_0_5_4_1_reg_53161;
        old_word_buffer_0_5_15_fu_1538 <= word_buffer_0_5_5_1_reg_53150;
        old_word_buffer_0_5_16_fu_1542 <= word_buffer_0_5_6_1_reg_53139;
        old_word_buffer_0_5_18_fu_1550 <= word_buffer_0_6_0_1_fu_25864_p3;
        old_word_buffer_0_5_19_fu_1554 <= word_buffer_0_6_1_1_fu_25857_p3;
        old_word_buffer_0_5_1_fu_918 <= word_buffer_0_5_0_fu_25878_p3;
        old_word_buffer_0_5_2_fu_922 <= word_buffer_0_5_1_fu_25871_p3;
        old_word_buffer_0_5_9_fu_950 <= word_buffer_0_6_0_1_fu_25864_p3;
        old_word_buffer_0_5_fu_678 <= word_buffer_0_5_0_fu_25878_p3;
        old_word_buffer_0_6_10_fu_994 <= word_buffer_0_7_1_1_fu_25829_p3;
        old_word_buffer_0_6_11_fu_1558 <= word_buffer_0_6_1_fu_25843_p3;
        old_word_buffer_0_6_12_fu_1562 <= word_buffer_0_6_2_1_reg_53120;
        old_word_buffer_0_6_13_fu_1566 <= word_buffer_0_6_3_1_reg_53111;
        old_word_buffer_0_6_14_fu_1570 <= word_buffer_0_6_4_1_reg_53102;
        old_word_buffer_0_6_15_fu_1574 <= word_buffer_0_6_5_1_reg_53093;
        old_word_buffer_0_6_16_fu_1578 <= word_buffer_0_6_6_1_reg_53084;
        old_word_buffer_0_6_18_fu_1586 <= word_buffer_0_7_0_1_fu_25836_p3;
        old_word_buffer_0_6_19_fu_1590 <= word_buffer_0_7_1_1_fu_25829_p3;
        old_word_buffer_0_6_1_fu_958 <= word_buffer_0_6_0_fu_25850_p3;
        old_word_buffer_0_6_2_fu_962 <= word_buffer_0_6_1_fu_25843_p3;
        old_word_buffer_0_6_9_fu_990 <= word_buffer_0_7_0_1_fu_25836_p3;
        old_word_buffer_0_6_fu_682 <= word_buffer_0_6_0_fu_25850_p3;
        old_word_buffer_0_7_10_fu_1594 <= word_buffer_0_7_1_fu_25815_p3;
        old_word_buffer_0_7_11_fu_1598 <= word_buffer_0_7_2_1_reg_53069;
        old_word_buffer_0_7_12_fu_1602 <= word_buffer_0_7_3_1_reg_53062;
        old_word_buffer_0_7_13_fu_1606 <= word_buffer_0_7_4_1_reg_53055;
        old_word_buffer_0_7_14_fu_1610 <= word_buffer_0_7_5_1_reg_53048;
        old_word_buffer_0_7_15_fu_1614 <= word_buffer_0_7_6_1_reg_53041;
        old_word_buffer_0_7_1_fu_998 <= word_buffer_0_7_0_fu_25822_p3;
        old_word_buffer_0_7_2_fu_1002 <= word_buffer_0_7_1_fu_25815_p3;
        old_word_buffer_0_7_fu_686 <= word_buffer_0_7_0_fu_25822_p3;
        old_word_buffer_1_0_11_fu_1638 <= word_buffer_1_0_3_1_fu_25782_p3;
        old_word_buffer_1_0_13_fu_1646 <= word_buffer_1_0_5_1_fu_25769_p3;
        old_word_buffer_1_0_15_fu_1654 <= word_buffer_1_0_7_1_fu_25756_p3;
        old_word_buffer_1_0_1_fu_1046 <= word_buffer_1_0_2_1_fu_25788_p3;
        old_word_buffer_1_0_2_fu_1050 <= word_buffer_1_0_3_1_fu_25782_p3;
        old_word_buffer_1_0_3_fu_1054 <= word_buffer_1_0_4_1_fu_25775_p3;
        old_word_buffer_1_0_4_fu_1058 <= word_buffer_1_0_5_1_fu_25769_p3;
        old_word_buffer_1_0_5_fu_1062 <= word_buffer_1_0_6_1_fu_25762_p3;
        old_word_buffer_1_0_6_fu_1066 <= word_buffer_1_0_7_1_fu_25756_p3;
        old_word_buffer_1_0_7_fu_1070 <= word_buffer_1_1_0_1_fu_25749_p3;
        old_word_buffer_1_0_8_fu_1074 <= word_buffer_1_1_1_1_fu_25743_p3;
        old_word_buffer_1_0_9_fu_1630 <= word_buffer_1_0_1_1_fu_25795_p3;
        old_word_buffer_1_0_fu_1042 <= word_buffer_1_0_1_1_fu_25795_p3;
        old_word_buffer_1_1_11_fu_1666 <= word_buffer_1_1_1_fu_25730_p3;
        old_word_buffer_1_1_12_fu_1670 <= word_buffer_1_1_2_1_reg_53010;
        old_word_buffer_1_1_13_fu_1674 <= word_buffer_1_1_3_1_reg_52991;
        old_word_buffer_1_1_14_fu_1678 <= word_buffer_1_1_4_1_reg_52972;
        old_word_buffer_1_1_15_fu_1682 <= word_buffer_1_1_5_1_reg_52953;
        old_word_buffer_1_1_16_fu_1686 <= word_buffer_1_1_6_1_reg_52934;
        old_word_buffer_1_1_18_fu_1694 <= word_buffer_1_2_0_fu_25801_p3;
        old_word_buffer_1_1_19_fu_1698 <= word_buffer_1_2_1_1_fu_25808_p3;
        old_word_buffer_1_1_1_fu_1034 <= word_buffer_1_2_1_1_fu_25808_p3;
        old_word_buffer_1_1_2_fu_1038 <= word_buffer_1_2_0_fu_25801_p3;
        old_word_buffer_1_1_3_fu_1078 <= word_buffer_1_1_0_fu_25736_p3;
        old_word_buffer_1_1_4_fu_1082 <= word_buffer_1_1_1_fu_25730_p3;
        old_word_buffer_1_2_10_fu_1142 <= word_buffer_1_3_1_1_fu_25710_p3;
        old_word_buffer_1_2_11_fu_1702 <= word_buffer_1_2_1_fu_25723_p3;
        old_word_buffer_1_2_12_fu_1706 <= word_buffer_1_2_2_1_reg_52899;
        old_word_buffer_1_2_13_fu_1710 <= word_buffer_1_2_3_1_reg_52882;
        old_word_buffer_1_2_14_fu_1714 <= word_buffer_1_2_4_1_reg_52865;
        old_word_buffer_1_2_15_fu_1718 <= word_buffer_1_2_5_1_reg_52848;
        old_word_buffer_1_2_16_fu_1722 <= word_buffer_1_2_6_1_reg_52831;
        old_word_buffer_1_2_18_fu_1730 <= word_buffer_1_3_0_1_fu_25716_p3;
        old_word_buffer_1_2_19_fu_1734 <= word_buffer_1_3_1_1_fu_25710_p3;
        old_word_buffer_1_2_1_fu_718 <= word_buffer_1_2_0_1_fu_26050_p3;
        old_word_buffer_1_2_2_fu_1110 <= word_buffer_1_2_1_fu_25723_p3;
        old_word_buffer_1_2_9_fu_1138 <= word_buffer_1_3_0_1_fu_25716_p3;
        old_word_buffer_1_2_fu_694 <= word_buffer_1_2_0_1_fu_26050_p3;
        old_word_buffer_1_3_10_fu_1182 <= word_buffer_1_4_1_1_fu_25684_p3;
        old_word_buffer_1_3_11_fu_1738 <= word_buffer_1_3_1_fu_25697_p3;
        old_word_buffer_1_3_12_fu_1742 <= word_buffer_1_3_2_1_reg_52800;
        old_word_buffer_1_3_13_fu_1746 <= word_buffer_1_3_3_1_reg_52785;
        old_word_buffer_1_3_14_fu_1750 <= word_buffer_1_3_4_1_reg_52770;
        old_word_buffer_1_3_15_fu_1754 <= word_buffer_1_3_5_1_reg_52755;
        old_word_buffer_1_3_16_fu_1758 <= word_buffer_1_3_6_1_reg_52740;
        old_word_buffer_1_3_18_fu_1766 <= word_buffer_1_4_0_1_fu_25690_p3;
        old_word_buffer_1_3_19_fu_1770 <= word_buffer_1_4_1_1_fu_25684_p3;
        old_word_buffer_1_3_1_fu_1146 <= word_buffer_1_3_0_fu_25703_p3;
        old_word_buffer_1_3_2_fu_1150 <= word_buffer_1_3_1_fu_25697_p3;
        old_word_buffer_1_3_9_fu_1178 <= word_buffer_1_4_0_1_fu_25690_p3;
        old_word_buffer_1_3_fu_698 <= word_buffer_1_3_0_fu_25703_p3;
        old_word_buffer_1_4_10_fu_1222 <= word_buffer_1_5_1_1_fu_25657_p3;
        old_word_buffer_1_4_11_fu_1774 <= word_buffer_1_4_1_fu_25671_p3;
        old_word_buffer_1_4_12_fu_1778 <= word_buffer_1_4_2_1_reg_52713;
        old_word_buffer_1_4_13_fu_1782 <= word_buffer_1_4_3_1_reg_52700;
        old_word_buffer_1_4_14_fu_1786 <= word_buffer_1_4_4_1_reg_52687;
        old_word_buffer_1_4_15_fu_1790 <= word_buffer_1_4_5_1_reg_52674;
        old_word_buffer_1_4_16_fu_1794 <= word_buffer_1_4_6_1_reg_52661;
        old_word_buffer_1_4_18_fu_1802 <= word_buffer_1_5_0_1_fu_25664_p3;
        old_word_buffer_1_4_19_fu_1806 <= word_buffer_1_5_1_1_fu_25657_p3;
        old_word_buffer_1_4_1_fu_1186 <= word_buffer_1_4_0_fu_25677_p3;
        old_word_buffer_1_4_2_fu_1190 <= word_buffer_1_4_1_fu_25671_p3;
        old_word_buffer_1_4_9_fu_1218 <= word_buffer_1_5_0_1_fu_25664_p3;
        old_word_buffer_1_4_fu_702 <= word_buffer_1_4_0_fu_25677_p3;
        old_word_buffer_1_5_10_fu_1262 <= word_buffer_1_6_1_1_fu_25629_p3;
        old_word_buffer_1_5_11_fu_1810 <= word_buffer_1_5_1_fu_25643_p3;
        old_word_buffer_1_5_12_fu_1814 <= word_buffer_1_5_2_1_reg_52638;
        old_word_buffer_1_5_13_fu_1818 <= word_buffer_1_5_3_1_reg_52627;
        old_word_buffer_1_5_14_fu_1822 <= word_buffer_1_5_4_1_reg_52616;
        old_word_buffer_1_5_15_fu_1826 <= word_buffer_1_5_5_1_reg_52605;
        old_word_buffer_1_5_16_fu_1830 <= word_buffer_1_5_6_1_reg_52594;
        old_word_buffer_1_5_18_fu_1838 <= word_buffer_1_6_0_1_fu_25636_p3;
        old_word_buffer_1_5_19_fu_1842 <= word_buffer_1_6_1_1_fu_25629_p3;
        old_word_buffer_1_5_1_fu_1226 <= word_buffer_1_5_0_fu_25650_p3;
        old_word_buffer_1_5_2_fu_1230 <= word_buffer_1_5_1_fu_25643_p3;
        old_word_buffer_1_5_9_fu_1258 <= word_buffer_1_6_0_1_fu_25636_p3;
        old_word_buffer_1_5_fu_706 <= word_buffer_1_5_0_fu_25650_p3;
        old_word_buffer_1_6_10_fu_1302 <= word_buffer_1_7_1_1_fu_25601_p3;
        old_word_buffer_1_6_11_fu_1846 <= word_buffer_1_6_1_fu_25615_p3;
        old_word_buffer_1_6_12_fu_1850 <= word_buffer_1_6_2_1_reg_52575;
        old_word_buffer_1_6_13_fu_1854 <= word_buffer_1_6_3_1_reg_52566;
        old_word_buffer_1_6_14_fu_1858 <= word_buffer_1_6_4_1_reg_52557;
        old_word_buffer_1_6_15_fu_1862 <= word_buffer_1_6_5_1_reg_52548;
        old_word_buffer_1_6_16_fu_1866 <= word_buffer_1_6_6_1_reg_52539;
        old_word_buffer_1_6_18_fu_1874 <= word_buffer_1_7_0_1_fu_25608_p3;
        old_word_buffer_1_6_19_fu_1878 <= word_buffer_1_7_1_1_fu_25601_p3;
        old_word_buffer_1_6_1_fu_1266 <= word_buffer_1_6_0_fu_25622_p3;
        old_word_buffer_1_6_2_fu_1270 <= word_buffer_1_6_1_fu_25615_p3;
        old_word_buffer_1_6_9_fu_1298 <= word_buffer_1_7_0_1_fu_25608_p3;
        old_word_buffer_1_6_fu_710 <= word_buffer_1_6_0_fu_25622_p3;
        old_word_buffer_1_7_11_fu_1882 <= word_buffer_1_7_1_fu_25587_p3;
        old_word_buffer_1_7_12_fu_1886 <= word_buffer_1_7_2_1_reg_52524;
        old_word_buffer_1_7_13_fu_1890 <= word_buffer_1_7_3_1_reg_52517;
        old_word_buffer_1_7_14_fu_1894 <= word_buffer_1_7_4_1_reg_52510;
        old_word_buffer_1_7_15_fu_1898 <= word_buffer_1_7_5_1_reg_52503;
        old_word_buffer_1_7_16_fu_1902 <= word_buffer_1_7_6_1_reg_52496;
        old_word_buffer_1_7_1_fu_1306 <= word_buffer_1_7_0_fu_25594_p3;
        old_word_buffer_1_7_2_fu_1310 <= word_buffer_1_7_1_fu_25587_p3;
        old_word_buffer_1_7_fu_714 <= word_buffer_1_7_0_fu_25594_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        old_word_buffer_0_1_17_fu_1406 <= word_buffer_0_1_7_1_fu_23609_p3;
        old_word_buffer_0_1_3_fu_766 <= word_buffer_0_1_2_1_fu_23644_p3;
        old_word_buffer_0_1_4_fu_770 <= word_buffer_0_1_3_1_fu_23637_p3;
        old_word_buffer_0_1_5_fu_774 <= word_buffer_0_1_4_1_fu_23630_p3;
        old_word_buffer_0_1_6_fu_778 <= word_buffer_0_1_5_1_fu_23623_p3;
        old_word_buffer_0_1_7_fu_782 <= word_buffer_0_1_6_1_fu_23616_p3;
        old_word_buffer_0_1_8_fu_786 <= word_buffer_0_1_7_1_fu_23609_p3;
        old_word_buffer_0_2_17_fu_1442 <= word_buffer_0_2_7_1_fu_23567_p3;
        old_word_buffer_0_2_3_fu_806 <= word_buffer_0_2_2_1_fu_23602_p3;
        old_word_buffer_0_2_4_fu_810 <= word_buffer_0_2_3_1_fu_23595_p3;
        old_word_buffer_0_2_5_fu_814 <= word_buffer_0_2_4_1_fu_23588_p3;
        old_word_buffer_0_2_6_fu_818 <= word_buffer_0_2_5_1_fu_23581_p3;
        old_word_buffer_0_2_7_fu_822 <= word_buffer_0_2_6_1_fu_23574_p3;
        old_word_buffer_0_2_8_fu_826 <= word_buffer_0_2_7_1_fu_23567_p3;
        old_word_buffer_0_3_17_fu_1478 <= word_buffer_0_3_7_1_fu_23525_p3;
        old_word_buffer_0_3_3_fu_846 <= word_buffer_0_3_2_1_fu_23560_p3;
        old_word_buffer_0_3_4_fu_850 <= word_buffer_0_3_3_1_fu_23553_p3;
        old_word_buffer_0_3_5_fu_854 <= word_buffer_0_3_4_1_fu_23546_p3;
        old_word_buffer_0_3_6_fu_858 <= word_buffer_0_3_5_1_fu_23539_p3;
        old_word_buffer_0_3_7_fu_862 <= word_buffer_0_3_6_1_fu_23532_p3;
        old_word_buffer_0_3_8_fu_866 <= word_buffer_0_3_7_1_fu_23525_p3;
        old_word_buffer_0_4_17_fu_1510 <= word_buffer_0_4_7_1_fu_23483_p3;
        old_word_buffer_0_4_3_fu_886 <= word_buffer_0_4_2_1_fu_23518_p3;
        old_word_buffer_0_4_4_fu_890 <= word_buffer_0_4_3_1_fu_23511_p3;
        old_word_buffer_0_4_5_fu_894 <= word_buffer_0_4_4_1_fu_23504_p3;
        old_word_buffer_0_4_6_fu_898 <= word_buffer_0_4_5_1_fu_23497_p3;
        old_word_buffer_0_4_7_fu_902 <= word_buffer_0_4_6_1_fu_23490_p3;
        old_word_buffer_0_4_8_fu_906 <= word_buffer_0_4_7_1_fu_23483_p3;
        old_word_buffer_0_5_17_fu_1546 <= word_buffer_0_5_7_1_fu_23441_p3;
        old_word_buffer_0_5_3_fu_926 <= word_buffer_0_5_2_1_fu_23476_p3;
        old_word_buffer_0_5_4_fu_930 <= word_buffer_0_5_3_1_fu_23469_p3;
        old_word_buffer_0_5_5_fu_934 <= word_buffer_0_5_4_1_fu_23462_p3;
        old_word_buffer_0_5_6_fu_938 <= word_buffer_0_5_5_1_fu_23455_p3;
        old_word_buffer_0_5_7_fu_942 <= word_buffer_0_5_6_1_fu_23448_p3;
        old_word_buffer_0_5_8_fu_946 <= word_buffer_0_5_7_1_fu_23441_p3;
        old_word_buffer_0_6_17_fu_1582 <= word_buffer_0_6_7_1_fu_23399_p3;
        old_word_buffer_0_6_3_fu_966 <= word_buffer_0_6_2_1_fu_23434_p3;
        old_word_buffer_0_6_4_fu_970 <= word_buffer_0_6_3_1_fu_23427_p3;
        old_word_buffer_0_6_5_fu_974 <= word_buffer_0_6_4_1_fu_23420_p3;
        old_word_buffer_0_6_6_fu_978 <= word_buffer_0_6_5_1_fu_23413_p3;
        old_word_buffer_0_6_7_fu_982 <= word_buffer_0_6_6_1_fu_23406_p3;
        old_word_buffer_0_6_8_fu_986 <= word_buffer_0_6_7_1_fu_23399_p3;
        old_word_buffer_0_7_16_fu_1618 <= word_buffer_0_7_7_1_fu_23357_p3;
        old_word_buffer_0_7_17_fu_1622 <= word_buffer_0_7_8_1_fu_23350_p3;
        old_word_buffer_0_7_3_fu_1006 <= word_buffer_0_7_2_1_fu_23392_p3;
        old_word_buffer_0_7_4_fu_1010 <= word_buffer_0_7_3_1_fu_23385_p3;
        old_word_buffer_0_7_5_fu_1014 <= word_buffer_0_7_4_1_fu_23378_p3;
        old_word_buffer_0_7_6_fu_1018 <= word_buffer_0_7_5_1_fu_23371_p3;
        old_word_buffer_0_7_7_fu_1022 <= word_buffer_0_7_6_1_fu_23364_p3;
        old_word_buffer_0_7_8_fu_1026 <= word_buffer_0_7_7_1_fu_23357_p3;
        old_word_buffer_0_7_9_fu_1030 <= word_buffer_0_7_8_1_fu_23350_p3;
        old_word_buffer_1_1_10_fu_1106 <= word_buffer_1_1_7_1_fu_23308_p3;
        old_word_buffer_1_1_17_fu_1690 <= word_buffer_1_1_7_1_fu_23308_p3;
        old_word_buffer_1_1_5_fu_1086 <= word_buffer_1_1_2_1_fu_23343_p3;
        old_word_buffer_1_1_6_fu_1090 <= word_buffer_1_1_3_1_fu_23336_p3;
        old_word_buffer_1_1_7_fu_1094 <= word_buffer_1_1_4_1_fu_23329_p3;
        old_word_buffer_1_1_8_fu_1098 <= word_buffer_1_1_5_1_fu_23322_p3;
        old_word_buffer_1_1_9_fu_1102 <= word_buffer_1_1_6_1_fu_23315_p3;
        old_word_buffer_1_2_17_fu_1726 <= word_buffer_1_2_7_1_fu_23266_p3;
        old_word_buffer_1_2_3_fu_1114 <= word_buffer_1_2_2_1_fu_23301_p3;
        old_word_buffer_1_2_4_fu_1118 <= word_buffer_1_2_3_1_fu_23294_p3;
        old_word_buffer_1_2_5_fu_1122 <= word_buffer_1_2_4_1_fu_23287_p3;
        old_word_buffer_1_2_6_fu_1126 <= word_buffer_1_2_5_1_fu_23280_p3;
        old_word_buffer_1_2_7_fu_1130 <= word_buffer_1_2_6_1_fu_23273_p3;
        old_word_buffer_1_2_8_fu_1134 <= word_buffer_1_2_7_1_fu_23266_p3;
        old_word_buffer_1_3_17_fu_1762 <= word_buffer_1_3_7_1_fu_23224_p3;
        old_word_buffer_1_3_3_fu_1154 <= word_buffer_1_3_2_1_fu_23259_p3;
        old_word_buffer_1_3_4_fu_1158 <= word_buffer_1_3_3_1_fu_23252_p3;
        old_word_buffer_1_3_5_fu_1162 <= word_buffer_1_3_4_1_fu_23245_p3;
        old_word_buffer_1_3_6_fu_1166 <= word_buffer_1_3_5_1_fu_23238_p3;
        old_word_buffer_1_3_7_fu_1170 <= word_buffer_1_3_6_1_fu_23231_p3;
        old_word_buffer_1_3_8_fu_1174 <= word_buffer_1_3_7_1_fu_23224_p3;
        old_word_buffer_1_4_17_fu_1798 <= word_buffer_1_4_7_1_fu_23182_p3;
        old_word_buffer_1_4_3_fu_1194 <= word_buffer_1_4_2_1_fu_23217_p3;
        old_word_buffer_1_4_4_fu_1198 <= word_buffer_1_4_3_1_fu_23210_p3;
        old_word_buffer_1_4_5_fu_1202 <= word_buffer_1_4_4_1_fu_23203_p3;
        old_word_buffer_1_4_6_fu_1206 <= word_buffer_1_4_5_1_fu_23196_p3;
        old_word_buffer_1_4_7_fu_1210 <= word_buffer_1_4_6_1_fu_23189_p3;
        old_word_buffer_1_4_8_fu_1214 <= word_buffer_1_4_7_1_fu_23182_p3;
        old_word_buffer_1_5_17_fu_1834 <= word_buffer_1_5_7_1_fu_23140_p3;
        old_word_buffer_1_5_3_fu_1234 <= word_buffer_1_5_2_1_fu_23175_p3;
        old_word_buffer_1_5_4_fu_1238 <= word_buffer_1_5_3_1_fu_23168_p3;
        old_word_buffer_1_5_5_fu_1242 <= word_buffer_1_5_4_1_fu_23161_p3;
        old_word_buffer_1_5_6_fu_1246 <= word_buffer_1_5_5_1_fu_23154_p3;
        old_word_buffer_1_5_7_fu_1250 <= word_buffer_1_5_6_1_fu_23147_p3;
        old_word_buffer_1_5_8_fu_1254 <= word_buffer_1_5_7_1_fu_23140_p3;
        old_word_buffer_1_6_17_fu_1870 <= word_buffer_1_6_7_1_fu_23098_p3;
        old_word_buffer_1_6_3_fu_1274 <= word_buffer_1_6_2_1_fu_23133_p3;
        old_word_buffer_1_6_4_fu_1278 <= word_buffer_1_6_3_1_fu_23126_p3;
        old_word_buffer_1_6_5_fu_1282 <= word_buffer_1_6_4_1_fu_23119_p3;
        old_word_buffer_1_6_6_fu_1286 <= word_buffer_1_6_5_1_fu_23112_p3;
        old_word_buffer_1_6_7_fu_1290 <= word_buffer_1_6_6_1_fu_23105_p3;
        old_word_buffer_1_6_8_fu_1294 <= word_buffer_1_6_7_1_fu_23098_p3;
        old_word_buffer_1_7_10_fu_1626 <= word_buffer_1_7_8_1_fu_23049_p3;
        old_word_buffer_1_7_17_fu_1906 <= word_buffer_1_7_7_1_fu_23056_p3;
        old_word_buffer_1_7_3_fu_1314 <= word_buffer_1_7_2_1_fu_23091_p3;
        old_word_buffer_1_7_4_fu_1318 <= word_buffer_1_7_3_1_fu_23084_p3;
        old_word_buffer_1_7_5_fu_1322 <= word_buffer_1_7_4_1_fu_23077_p3;
        old_word_buffer_1_7_6_fu_1326 <= word_buffer_1_7_5_1_fu_23070_p3;
        old_word_buffer_1_7_7_fu_1330 <= word_buffer_1_7_6_1_fu_23063_p3;
        old_word_buffer_1_7_8_fu_1334 <= word_buffer_1_7_7_1_fu_23056_p3;
        old_word_buffer_1_7_9_fu_1338 <= word_buffer_1_7_8_1_fu_23049_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897))) begin
        old_word_buffer_0_1_46_reg_53629 <= old_word_buffer_0_1_17_fu_1406;
        old_word_buffer_0_2_47_reg_53634 <= old_word_buffer_0_2_17_fu_1442;
        old_word_buffer_0_3_47_reg_53639 <= old_word_buffer_0_3_17_fu_1478;
        old_word_buffer_0_4_47_reg_53644 <= old_word_buffer_0_4_17_fu_1510;
        old_word_buffer_0_5_47_reg_53649 <= old_word_buffer_0_5_17_fu_1546;
        old_word_buffer_0_6_49_reg_53654 <= old_word_buffer_0_6_17_fu_1582;
        old_word_buffer_1_1_46_reg_53779 <= old_word_buffer_1_1_17_fu_1690;
        old_word_buffer_1_2_47_reg_53784 <= old_word_buffer_1_2_17_fu_1726;
        old_word_buffer_1_3_47_reg_53789 <= old_word_buffer_1_3_17_fu_1762;
        old_word_buffer_1_4_47_reg_53794 <= old_word_buffer_1_4_17_fu_1798;
        old_word_buffer_1_5_47_reg_53799 <= old_word_buffer_1_5_17_fu_1834;
        old_word_buffer_1_6_49_reg_53804 <= old_word_buffer_1_6_17_fu_1870;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd1 == cond6_reg_50242) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_0_6_105_reg_56057 <= old_word_buffer_0_6_11_fu_1558;
        old_word_buffer_0_6_106_reg_56062 <= old_word_buffer_0_6_13_fu_1566;
        old_word_buffer_0_6_107_reg_56067 <= old_word_buffer_0_6_15_fu_1574;
        old_word_buffer_1_6_105_reg_56846 <= old_word_buffer_1_6_11_fu_1846;
        old_word_buffer_1_6_106_reg_56851 <= old_word_buffer_1_6_13_fu_1854;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1237_reg_50238) & (1'd1 == cond6_reg_50242))) begin
        old_word_buffer_0_6_108_reg_53624 <= old_word_buffer_0_6_17_fu_1582;
        old_word_buffer_1_6_108_reg_53774 <= old_word_buffer_1_6_17_fu_1870;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_0_6_54_reg_56179 <= old_word_buffer_0_6_fu_682;
        old_word_buffer_1_6_54_reg_56963 <= old_word_buffer_1_6_fu_710;
        sel_tmp395_reg_56184 <= sel_tmp395_fu_27833_p2;
        sel_tmp403_reg_56190 <= sel_tmp403_fu_27882_p3;
        sel_tmp874_reg_56968 <= sel_tmp874_fu_30450_p2;
        sel_tmp882_reg_56974 <= sel_tmp882_fu_30499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1247_reg_50430) & (1'd1 == cond_reg_50446))) begin
        old_word_buffer_0_6_78_reg_53719 <= old_word_buffer_0_6_17_fu_1582;
        old_word_buffer_1_6_78_reg_53869 <= old_word_buffer_1_6_17_fu_1870;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == tmp_1249_reg_50438))) begin
        old_word_buffer_0_7_65_reg_56381 <= old_word_buffer_0_7_fu_686;
        old_word_buffer_1_7_65_reg_57165 <= old_word_buffer_1_7_fu_714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (tmp_1232_reg_50214 == 1'd0))) begin
        old_word_buffer_V_lo_115_reg_53724 <= old_word_buffer_V_lo_115_fu_24094_p3;
        old_word_buffer_V_lo_35_reg_53574 <= old_word_buffer_V_lo_35_fu_23692_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1233_reg_50218) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_V_lo_117_reg_56555 <= old_word_buffer_V_lo_117_fu_29171_p3;
        old_word_buffer_V_lo_119_reg_56566 <= old_word_buffer_V_lo_119_fu_29206_p3;
        old_word_buffer_V_lo_121_reg_56577 <= old_word_buffer_V_lo_121_fu_29241_p3;
        old_word_buffer_V_lo_37_reg_55766 <= old_word_buffer_V_lo_37_fu_26537_p3;
        old_word_buffer_V_lo_39_reg_55777 <= old_word_buffer_V_lo_39_fu_26572_p3;
        old_word_buffer_V_lo_41_reg_55788 <= old_word_buffer_V_lo_41_fu_26607_p3;
        p_0362_0_i_0_1_reg_55799 <= p_0362_0_i_0_1_fu_26649_p3;
        p_0362_0_i_1_1_reg_56588 <= p_0362_0_i_1_1_fu_29283_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1242_reg_50406))) begin
        old_word_buffer_V_lo_11_reg_53689 <= old_word_buffer_V_lo_11_fu_23989_p3;
        old_word_buffer_V_lo_91_reg_53839 <= old_word_buffer_V_lo_91_fu_24391_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1233_reg_50218))) begin
        old_word_buffer_V_lo_123_reg_53736 <= old_word_buffer_V_lo_123_fu_24132_p3;
        old_word_buffer_V_lo_43_reg_53586 <= old_word_buffer_V_lo_43_fu_23730_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1234_reg_50222) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_V_lo_125_reg_56627 <= old_word_buffer_V_lo_125_fu_29385_p3;
        old_word_buffer_V_lo_127_reg_56637 <= old_word_buffer_V_lo_127_fu_29413_p3;
        old_word_buffer_V_lo_129_reg_56647 <= old_word_buffer_V_lo_129_fu_29441_p3;
        old_word_buffer_V_lo_45_reg_55838 <= old_word_buffer_V_lo_45_fu_26751_p3;
        old_word_buffer_V_lo_47_reg_55848 <= old_word_buffer_V_lo_47_fu_26779_p3;
        old_word_buffer_V_lo_49_reg_55858 <= old_word_buffer_V_lo_49_fu_26807_p3;
        p_0362_0_i_0_2_reg_55868 <= p_0362_0_i_0_2_fu_26842_p3;
        p_0362_0_i_1_2_reg_56657 <= p_0362_0_i_1_2_fu_29476_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1234_reg_50222))) begin
        old_word_buffer_V_lo_131_reg_53747 <= old_word_buffer_V_lo_131_fu_24163_p3;
        old_word_buffer_V_lo_51_reg_53597 <= old_word_buffer_V_lo_51_fu_23761_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1235_reg_50226) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_V_lo_133_reg_56699 <= old_word_buffer_V_lo_133_fu_29602_p3;
        old_word_buffer_V_lo_135_reg_56708 <= old_word_buffer_V_lo_135_fu_29623_p3;
        old_word_buffer_V_lo_137_reg_56717 <= old_word_buffer_V_lo_137_fu_29644_p3;
        old_word_buffer_V_lo_53_reg_55910 <= old_word_buffer_V_lo_53_fu_26968_p3;
        old_word_buffer_V_lo_55_reg_55919 <= old_word_buffer_V_lo_55_fu_26989_p3;
        old_word_buffer_V_lo_57_reg_55928 <= old_word_buffer_V_lo_57_fu_27010_p3;
        p_0362_0_i_0_3_reg_55937 <= p_0362_0_i_0_3_fu_27038_p3;
        p_0362_0_i_1_3_reg_56726 <= p_0362_0_i_1_3_fu_29672_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1235_reg_50226))) begin
        old_word_buffer_V_lo_139_reg_53757 <= old_word_buffer_V_lo_139_fu_24190_p3;
        old_word_buffer_V_lo_59_reg_53607 <= old_word_buffer_V_lo_59_fu_23788_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1236_reg_50230) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_V_lo_141_reg_56777 <= old_word_buffer_V_lo_141_fu_29817_p3;
        old_word_buffer_V_lo_143_reg_56785 <= old_word_buffer_V_lo_143_fu_29831_p3;
        old_word_buffer_V_lo_145_reg_56793 <= old_word_buffer_V_lo_145_fu_29845_p3;
        old_word_buffer_V_lo_61_reg_55988 <= old_word_buffer_V_lo_61_fu_27183_p3;
        old_word_buffer_V_lo_63_reg_55996 <= old_word_buffer_V_lo_63_fu_27197_p3;
        old_word_buffer_V_lo_65_reg_56004 <= old_word_buffer_V_lo_65_fu_27211_p3;
        p_0362_0_i_0_4_reg_56012 <= p_0362_0_i_0_4_fu_27232_p3;
        p_0362_0_i_1_4_reg_56801 <= p_0362_0_i_1_4_fu_29866_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1236_reg_50230))) begin
        old_word_buffer_V_lo_147_reg_53766 <= old_word_buffer_V_lo_147_fu_24210_p3;
        old_word_buffer_V_lo_67_reg_53616 <= old_word_buffer_V_lo_67_fu_23808_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1237_reg_50238) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        old_word_buffer_V_lo_153_reg_56856 <= old_word_buffer_V_lo_153_fu_29974_p3;
        p_0362_0_i_0_5_reg_56072 <= p_0362_0_i_0_5_fu_27347_p3;
        p_0362_0_i_1_5_reg_56862 <= p_0362_0_i_1_5_fu_29988_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1244_reg_50418))) begin
        old_word_buffer_V_lo_15_reg_53704 <= old_word_buffer_V_lo_15_fu_24023_p3;
        old_word_buffer_V_lo_95_reg_53854 <= old_word_buffer_V_lo_95_fu_24425_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1245_reg_50422))) begin
        old_word_buffer_V_lo_19_reg_53712 <= old_word_buffer_V_lo_19_fu_24043_p3;
        old_word_buffer_V_lo_99_reg_53862 <= old_word_buffer_V_lo_99_fu_24445_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1239_reg_50372))) begin
        old_word_buffer_V_lo_3_reg_53659 <= old_word_buffer_V_lo_3_fu_23889_p3;
        old_word_buffer_V_lo_83_reg_53809 <= old_word_buffer_V_lo_83_fu_24291_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1240_reg_50376))) begin
        old_word_buffer_V_lo_7_reg_53670 <= old_word_buffer_V_lo_7_fu_23939_p3;
        old_word_buffer_V_lo_87_reg_53820 <= old_word_buffer_V_lo_87_fu_24341_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888))) begin
        p_0133_0_i_0_1_reg_57544 <= p_0133_0_i_0_1_fu_33586_p3;
        p_0133_0_i_1_1_reg_58499 <= p_0133_0_i_1_1_fu_35895_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        p_0133_0_i_0_2_reg_56225 <= p_0133_0_i_0_2_fu_28122_p3;
        p_0133_0_i_1_2_reg_57009 <= p_0133_0_i_1_2_fu_30739_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        p_0133_0_i_0_3_reg_56263 <= p_0133_0_i_0_3_fu_28322_p3;
        p_0133_0_i_1_3_reg_57047 <= p_0133_0_i_1_3_fu_30939_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        p_0133_0_i_0_4_reg_56297 <= p_0133_0_i_0_4_fu_28480_p3;
        p_0133_0_i_1_4_reg_57081 <= p_0133_0_i_1_4_fu_31097_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        p_0133_0_i_0_5_reg_56327 <= p_0133_0_i_0_5_fu_28593_p3;
        p_0133_0_i_1_5_reg_57111 <= p_0133_0_i_1_5_fu_31210_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        p_0133_0_i_0_6_reg_56375 <= p_0133_0_i_0_6_fu_28680_p3;
        p_0133_0_i_1_6_reg_57159 <= p_0133_0_i_1_6_fu_31297_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'b1 == ap_enable_reg_pp2_iter2))) begin
        p_0664_s_fu_3246 <= tmp_1529_fu_45490_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_114_fu_20825_p2))) begin
        r_V_reg_51877 <= r_V_fu_45587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1237_reg_50238 == 1'd0) & (tmp_167_reg_50852 == 1'd0) & (tmp_170_reg_51104 == 1'd0) & (cond1_reg_50498 == 1'd0))) begin
        sel_tmp316_reg_56020 <= sel_tmp316_fu_27246_p3;
        sel_tmp320_reg_56025 <= sel_tmp320_fu_27259_p3;
        sel_tmp324_reg_56030 <= sel_tmp324_fu_27271_p3;
        sel_tmp328_reg_56035 <= sel_tmp328_fu_27283_p3;
        sel_tmp795_reg_56809 <= sel_tmp795_fu_29880_p3;
        sel_tmp799_reg_56814 <= sel_tmp799_fu_29893_p3;
        sel_tmp803_reg_56819 <= sel_tmp803_fu_29905_p3;
        sel_tmp807_reg_56824 <= sel_tmp807_fu_29917_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_167_reg_50852 == 1'd0) & (tmp_170_reg_51104 == 1'd0) & (cond1_reg_50498 == 1'd0) & (tmp_1238_reg_50346 == 1'd0) & (tmp_171_reg_51180 == 1'd0))) begin
        sel_tmp343_reg_56078 <= sel_tmp343_fu_27361_p3;
        sel_tmp353_reg_56094 <= sel_tmp353_fu_27410_p3;
        sel_tmp358_reg_56099 <= sel_tmp358_fu_27422_p3;
        sel_tmp822_reg_56868 <= sel_tmp822_fu_30002_p3;
        sel_tmp827_reg_56873 <= sel_tmp827_fu_30015_p3;
        sel_tmp832_reg_56878 <= sel_tmp832_fu_30027_p3;
        sel_tmp837_reg_56883 <= sel_tmp837_fu_30039_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == tmp_1240_reg_50376))) begin
        sel_tmp424_reg_53680 <= sel_tmp424_fu_23951_p2;
        sel_tmp903_reg_53830 <= sel_tmp903_fu_24353_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0))) begin
        tmp_1255_reg_60586 <= p_3_reg_18789[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888))) begin
        tmp_1276_reg_52266 <= word_V_0_phi_fu_21219_p3[32'd1];
        tmp_1278_reg_52277 <= word_V_0_phi_fu_21219_p3[32'd3];
        tmp_1280_reg_52288 <= word_V_0_phi_fu_21219_p3[32'd5];
        tmp_1282_reg_52299 <= word_V_0_phi_fu_21219_p3[32'd7];
        tmp_1290_reg_52310 <= word_V_0_phi_fu_21219_p3[32'd15];
        tmp_1291_reg_52315 <= word_V_0_phi_fu_21219_p3[32'd16];
        tmp_1298_reg_52320 <= word_V_0_phi_fu_21219_p3[32'd23];
        tmp_1306_reg_52331 <= word_V_0_phi_fu_21219_p3[32'd31];
        tmp_1314_reg_52342 <= word_V_0_phi_fu_21219_p3[32'd39];
        tmp_1315_reg_52347 <= word_V_0_phi_fu_21219_p3[32'd40];
        tmp_1322_reg_52352 <= word_V_0_phi_fu_21219_p3[32'd47];
        tmp_1323_reg_52357 <= word_V_0_phi_fu_21219_p3[32'd48];
        tmp_1330_reg_52362 <= word_V_0_phi_fu_21219_p3[32'd55];
        tmp_1331_reg_52367 <= word_V_0_phi_fu_21219_p3[32'd56];
        tmp_1340_reg_52378 <= word_V_1_phi_fu_22134_p3[32'd1];
        tmp_1342_reg_52389 <= word_V_1_phi_fu_22134_p3[32'd3];
        tmp_1344_reg_52400 <= word_V_1_phi_fu_22134_p3[32'd5];
        tmp_1346_reg_52411 <= word_V_1_phi_fu_22134_p3[32'd7];
        tmp_1354_reg_52422 <= word_V_1_phi_fu_22134_p3[32'd15];
        tmp_1355_reg_52427 <= word_V_1_phi_fu_22134_p3[32'd16];
        tmp_1362_reg_52432 <= word_V_1_phi_fu_22134_p3[32'd23];
        tmp_1370_reg_52443 <= word_V_1_phi_fu_22134_p3[32'd31];
        tmp_1378_reg_52454 <= word_V_1_phi_fu_22134_p3[32'd39];
        tmp_1379_reg_52459 <= word_V_1_phi_fu_22134_p3[32'd40];
        tmp_1386_reg_52464 <= word_V_1_phi_fu_22134_p3[32'd47];
        tmp_1387_reg_52469 <= word_V_1_phi_fu_22134_p3[32'd48];
        tmp_1394_reg_52474 <= word_V_1_phi_fu_22134_p3[32'd55];
        tmp_1395_reg_52479 <= word_V_1_phi_fu_22134_p3[32'd56];
        word_buffer_0_0_1_reg_52260[1] <= word_buffer_0_0_1_fu_21230_p3[1];
        word_buffer_0_0_3_reg_52271[1] <= word_buffer_0_0_3_fu_21254_p3[1];
        word_buffer_0_0_5_reg_52282[1] <= word_buffer_0_0_5_fu_21278_p3[1];
        word_buffer_0_0_7_reg_52293[1] <= word_buffer_0_0_7_fu_21302_p3[1];
        word_buffer_0_0_9_reg_52304[1] <= word_buffer_0_0_9_fu_21326_p3[1];
        word_buffer_0_1_2_1_reg_53555 <= word_buffer_0_1_2_1_fu_23644_p3;
        word_buffer_0_1_3_1_reg_53536 <= word_buffer_0_1_3_1_fu_23637_p3;
        word_buffer_0_1_4_1_reg_53517 <= word_buffer_0_1_4_1_fu_23630_p3;
        word_buffer_0_1_5_1_reg_53498 <= word_buffer_0_1_5_1_fu_23623_p3;
        word_buffer_0_1_6_1_reg_53479 <= word_buffer_0_1_6_1_fu_23616_p3;
        word_buffer_0_1_7_1_reg_53461 <= word_buffer_0_1_7_1_fu_23609_p3;
        word_buffer_0_2_2_1_reg_53444 <= word_buffer_0_2_2_1_fu_23602_p3;
        word_buffer_0_2_3_1_reg_53427 <= word_buffer_0_2_3_1_fu_23595_p3;
        word_buffer_0_2_4_1_reg_53410 <= word_buffer_0_2_4_1_fu_23588_p3;
        word_buffer_0_2_5_1_reg_53393 <= word_buffer_0_2_5_1_fu_23581_p3;
        word_buffer_0_2_6_1_reg_53376 <= word_buffer_0_2_6_1_fu_23574_p3;
        word_buffer_0_2_7_1_reg_53360 <= word_buffer_0_2_7_1_fu_23567_p3;
        word_buffer_0_2_9_reg_52325[1] <= word_buffer_0_2_9_fu_21558_p3[1];
        word_buffer_0_3_2_1_reg_53345 <= word_buffer_0_3_2_1_fu_23560_p3;
        word_buffer_0_3_3_1_reg_53330 <= word_buffer_0_3_3_1_fu_23553_p3;
        word_buffer_0_3_4_1_reg_53315 <= word_buffer_0_3_4_1_fu_23546_p3;
        word_buffer_0_3_5_1_reg_53300 <= word_buffer_0_3_5_1_fu_23539_p3;
        word_buffer_0_3_6_1_reg_53285 <= word_buffer_0_3_6_1_fu_23532_p3;
        word_buffer_0_3_7_1_reg_53271 <= word_buffer_0_3_7_1_fu_23525_p3;
        word_buffer_0_3_9_reg_52336[1] <= word_buffer_0_3_9_fu_21678_p3[1];
        word_buffer_0_4_2_1_reg_53258 <= word_buffer_0_4_2_1_fu_23518_p3;
        word_buffer_0_4_3_1_reg_53245 <= word_buffer_0_4_3_1_fu_23511_p3;
        word_buffer_0_4_4_1_reg_53232 <= word_buffer_0_4_4_1_fu_23504_p3;
        word_buffer_0_4_5_1_reg_53219 <= word_buffer_0_4_5_1_fu_23497_p3;
        word_buffer_0_4_6_1_reg_53206 <= word_buffer_0_4_6_1_fu_23490_p3;
        word_buffer_0_4_7_1_reg_53194 <= word_buffer_0_4_7_1_fu_23483_p3;
        word_buffer_0_5_2_1_reg_53183 <= word_buffer_0_5_2_1_fu_23476_p3;
        word_buffer_0_5_3_1_reg_53172 <= word_buffer_0_5_3_1_fu_23469_p3;
        word_buffer_0_5_4_1_reg_53161 <= word_buffer_0_5_4_1_fu_23462_p3;
        word_buffer_0_5_5_1_reg_53150 <= word_buffer_0_5_5_1_fu_23455_p3;
        word_buffer_0_5_6_1_reg_53139 <= word_buffer_0_5_6_1_fu_23448_p3;
        word_buffer_0_5_7_1_reg_53129 <= word_buffer_0_5_7_1_fu_23441_p3;
        word_buffer_0_6_2_1_reg_53120 <= word_buffer_0_6_2_1_fu_23434_p3;
        word_buffer_0_6_3_1_reg_53111 <= word_buffer_0_6_3_1_fu_23427_p3;
        word_buffer_0_6_4_1_reg_53102 <= word_buffer_0_6_4_1_fu_23420_p3;
        word_buffer_0_6_5_1_reg_53093 <= word_buffer_0_6_5_1_fu_23413_p3;
        word_buffer_0_6_6_1_reg_53084 <= word_buffer_0_6_6_1_fu_23406_p3;
        word_buffer_0_6_7_1_reg_53076 <= word_buffer_0_6_7_1_fu_23399_p3;
        word_buffer_0_7_2_1_reg_53069 <= word_buffer_0_7_2_1_fu_23392_p3;
        word_buffer_0_7_3_1_reg_53062 <= word_buffer_0_7_3_1_fu_23385_p3;
        word_buffer_0_7_4_1_reg_53055 <= word_buffer_0_7_4_1_fu_23378_p3;
        word_buffer_0_7_5_1_reg_53048 <= word_buffer_0_7_5_1_fu_23371_p3;
        word_buffer_0_7_6_1_reg_53041 <= word_buffer_0_7_6_1_fu_23364_p3;
        word_buffer_0_7_7_1_reg_53035 <= word_buffer_0_7_7_1_fu_23357_p3;
        word_buffer_0_7_8_1_reg_53029 <= word_buffer_0_7_8_1_fu_23350_p3;
        word_buffer_1_0_1_reg_52372[1] <= word_buffer_1_0_1_fu_22145_p3[1];
        word_buffer_1_0_3_reg_52383[1] <= word_buffer_1_0_3_fu_22169_p3[1];
        word_buffer_1_0_5_reg_52394[1] <= word_buffer_1_0_5_fu_22193_p3[1];
        word_buffer_1_0_7_reg_52405[1] <= word_buffer_1_0_7_fu_22217_p3[1];
        word_buffer_1_0_9_reg_52416[1] <= word_buffer_1_0_9_fu_22241_p3[1];
        word_buffer_1_1_2_1_reg_53010 <= word_buffer_1_1_2_1_fu_23343_p3;
        word_buffer_1_1_3_1_reg_52991 <= word_buffer_1_1_3_1_fu_23336_p3;
        word_buffer_1_1_4_1_reg_52972 <= word_buffer_1_1_4_1_fu_23329_p3;
        word_buffer_1_1_5_1_reg_52953 <= word_buffer_1_1_5_1_fu_23322_p3;
        word_buffer_1_1_6_1_reg_52934 <= word_buffer_1_1_6_1_fu_23315_p3;
        word_buffer_1_1_7_1_reg_52916 <= word_buffer_1_1_7_1_fu_23308_p3;
        word_buffer_1_2_2_1_reg_52899 <= word_buffer_1_2_2_1_fu_23301_p3;
        word_buffer_1_2_3_1_reg_52882 <= word_buffer_1_2_3_1_fu_23294_p3;
        word_buffer_1_2_4_1_reg_52865 <= word_buffer_1_2_4_1_fu_23287_p3;
        word_buffer_1_2_5_1_reg_52848 <= word_buffer_1_2_5_1_fu_23280_p3;
        word_buffer_1_2_6_1_reg_52831 <= word_buffer_1_2_6_1_fu_23273_p3;
        word_buffer_1_2_7_1_reg_52815 <= word_buffer_1_2_7_1_fu_23266_p3;
        word_buffer_1_2_9_reg_52437[1] <= word_buffer_1_2_9_fu_22473_p3[1];
        word_buffer_1_3_2_1_reg_52800 <= word_buffer_1_3_2_1_fu_23259_p3;
        word_buffer_1_3_3_1_reg_52785 <= word_buffer_1_3_3_1_fu_23252_p3;
        word_buffer_1_3_4_1_reg_52770 <= word_buffer_1_3_4_1_fu_23245_p3;
        word_buffer_1_3_5_1_reg_52755 <= word_buffer_1_3_5_1_fu_23238_p3;
        word_buffer_1_3_6_1_reg_52740 <= word_buffer_1_3_6_1_fu_23231_p3;
        word_buffer_1_3_7_1_reg_52726 <= word_buffer_1_3_7_1_fu_23224_p3;
        word_buffer_1_3_9_reg_52448[1] <= word_buffer_1_3_9_fu_22593_p3[1];
        word_buffer_1_4_2_1_reg_52713 <= word_buffer_1_4_2_1_fu_23217_p3;
        word_buffer_1_4_3_1_reg_52700 <= word_buffer_1_4_3_1_fu_23210_p3;
        word_buffer_1_4_4_1_reg_52687 <= word_buffer_1_4_4_1_fu_23203_p3;
        word_buffer_1_4_5_1_reg_52674 <= word_buffer_1_4_5_1_fu_23196_p3;
        word_buffer_1_4_6_1_reg_52661 <= word_buffer_1_4_6_1_fu_23189_p3;
        word_buffer_1_4_7_1_reg_52649 <= word_buffer_1_4_7_1_fu_23182_p3;
        word_buffer_1_5_2_1_reg_52638 <= word_buffer_1_5_2_1_fu_23175_p3;
        word_buffer_1_5_3_1_reg_52627 <= word_buffer_1_5_3_1_fu_23168_p3;
        word_buffer_1_5_4_1_reg_52616 <= word_buffer_1_5_4_1_fu_23161_p3;
        word_buffer_1_5_5_1_reg_52605 <= word_buffer_1_5_5_1_fu_23154_p3;
        word_buffer_1_5_6_1_reg_52594 <= word_buffer_1_5_6_1_fu_23147_p3;
        word_buffer_1_5_7_1_reg_52584 <= word_buffer_1_5_7_1_fu_23140_p3;
        word_buffer_1_6_2_1_reg_52575 <= word_buffer_1_6_2_1_fu_23133_p3;
        word_buffer_1_6_3_1_reg_52566 <= word_buffer_1_6_3_1_fu_23126_p3;
        word_buffer_1_6_4_1_reg_52557 <= word_buffer_1_6_4_1_fu_23119_p3;
        word_buffer_1_6_5_1_reg_52548 <= word_buffer_1_6_5_1_fu_23112_p3;
        word_buffer_1_6_6_1_reg_52539 <= word_buffer_1_6_6_1_fu_23105_p3;
        word_buffer_1_6_7_1_reg_52531 <= word_buffer_1_6_7_1_fu_23098_p3;
        word_buffer_1_7_2_1_reg_52524 <= word_buffer_1_7_2_1_fu_23091_p3;
        word_buffer_1_7_3_1_reg_52517 <= word_buffer_1_7_3_1_fu_23084_p3;
        word_buffer_1_7_4_1_reg_52510 <= word_buffer_1_7_4_1_fu_23077_p3;
        word_buffer_1_7_5_1_reg_52503 <= word_buffer_1_7_5_1_fu_23070_p3;
        word_buffer_1_7_6_1_reg_52496 <= word_buffer_1_7_6_1_fu_23063_p3;
        word_buffer_1_7_7_1_reg_52490 <= word_buffer_1_7_7_1_fu_23056_p3;
        word_buffer_1_7_8_1_reg_52484 <= word_buffer_1_7_8_1_fu_23049_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183))) begin
        tmp_142_reg_61924 <= tmp_142_fu_44043_p2;
        tmp_310_10_reg_61979 <= tmp_310_10_fu_44748_p2;
        tmp_310_11_reg_61984 <= tmp_310_11_fu_44823_p2;
        tmp_310_12_reg_61989 <= tmp_310_12_fu_44898_p2;
        tmp_310_13_reg_61994 <= tmp_310_13_fu_44973_p2;
        tmp_310_14_reg_61999 <= tmp_310_14_fu_45040_p2;
        tmp_310_1_reg_61929 <= tmp_310_1_fu_44105_p2;
        tmp_310_2_reg_61934 <= tmp_310_2_fu_44173_p2;
        tmp_310_3_reg_61939 <= tmp_310_3_fu_44235_p2;
        tmp_310_4_reg_61944 <= tmp_310_4_fu_44308_p2;
        tmp_310_5_reg_61949 <= tmp_310_5_fu_44358_p2;
        tmp_310_6_reg_61954 <= tmp_310_6_fu_44433_p2;
        tmp_310_7_reg_61959 <= tmp_310_7_fu_44500_p2;
        tmp_310_8_reg_61964 <= tmp_310_8_fu_44573_p2;
        tmp_310_9_reg_61969 <= tmp_310_9_fu_44623_p2;
        tmp_310_s_reg_61974 <= tmp_310_s_fu_44675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == exitcond_fu_43027_p2) & (1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183))) begin
        tmp_1440_reg_61564 <= tmp_1439_fu_43110_p2[32'd2];
        tmp_1441_reg_61569 <= tmp_1441_fu_43124_p1;
        tmp_1473_reg_61574 <= tmp_1472_fu_43137_p2[32'd3];
        tmp_1474_reg_61579 <= tmp_1474_fu_43151_p1;
        tmp_1482_reg_61584 <= tmp_1481_fu_43164_p2[32'd3];
        tmp_1483_reg_61589 <= tmp_1481_fu_43164_p2[32'd1];
        tmp_1488_reg_61594 <= tmp_1488_fu_43186_p2;
        tmp_1505_reg_61599 <= tmp_1505_fu_43191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897))) begin
        tmp_201_reg_56126 <= tmp_201_fu_27508_p10;
        tmp_203_reg_56131 <= tmp_203_fu_27550_p10;
        tmp_205_reg_56136 <= tmp_205_fu_27592_p10;
        tmp_207_reg_56141 <= tmp_207_fu_27616_p10;
        tmp_221_reg_56910 <= tmp_221_fu_30125_p10;
        tmp_223_reg_56915 <= tmp_223_fu_30167_p10;
        tmp_225_reg_56920 <= tmp_225_fu_30209_p10;
        tmp_227_reg_56925 <= tmp_227_fu_30233_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0))) begin
        w_V_1_reg_61239 <= w_V_1_fu_43032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        w_V_reg_59816 <= w_V_fu_42226_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888))) begin
        word_buffer_0_0_1_1_reg_55569 <= word_buffer_0_0_1_1_fu_26044_p3;
        word_buffer_0_0_2_1_reg_55550 <= word_buffer_0_0_2_1_fu_26037_p3;
        word_buffer_0_0_3_1_reg_55537 <= word_buffer_0_0_3_1_fu_26031_p3;
        word_buffer_0_0_4_1_reg_55518 <= word_buffer_0_0_4_1_fu_26024_p3;
        word_buffer_0_0_5_1_reg_55505 <= word_buffer_0_0_5_1_fu_26018_p3;
        word_buffer_0_0_6_1_reg_55486 <= word_buffer_0_0_6_1_fu_26011_p3;
        word_buffer_0_0_7_1_reg_55473 <= word_buffer_0_0_7_1_fu_26005_p3;
        word_buffer_0_1_0_1_reg_55454 <= word_buffer_0_1_0_1_fu_25998_p3;
        word_buffer_0_1_0_reg_55417 <= word_buffer_0_1_0_fu_25985_p3;
        word_buffer_0_1_1_1_reg_55434 <= word_buffer_0_1_1_1_fu_25992_p3;
        word_buffer_0_1_1_reg_55405 <= word_buffer_0_1_1_fu_25979_p3;
        word_buffer_0_2_0_1_reg_55388 <= word_buffer_0_2_0_1_fu_25972_p3;
        word_buffer_0_2_0_reg_55355 <= word_buffer_0_2_0_fu_25958_p3;
        word_buffer_0_2_1_1_reg_55370 <= word_buffer_0_2_1_1_fu_25965_p3;
        word_buffer_0_2_1_reg_55342 <= word_buffer_0_2_1_fu_25951_p3;
        word_buffer_0_3_0_1_reg_55326 <= word_buffer_0_3_0_1_fu_25944_p3;
        word_buffer_0_3_0_reg_55296 <= word_buffer_0_3_0_fu_25931_p3;
        word_buffer_0_3_1_1_reg_55310 <= word_buffer_0_3_1_1_fu_25938_p3;
        word_buffer_0_3_1_reg_55284 <= word_buffer_0_3_1_fu_25925_p3;
        word_buffer_0_4_0_1_reg_55270 <= word_buffer_0_4_0_1_fu_25918_p3;
        word_buffer_0_4_0_reg_55244 <= word_buffer_0_4_0_fu_25905_p3;
        word_buffer_0_4_1_1_reg_55256 <= word_buffer_0_4_1_1_fu_25912_p3;
        word_buffer_0_4_1_reg_55233 <= word_buffer_0_4_1_fu_25899_p3;
        word_buffer_0_5_0_1_reg_55221 <= word_buffer_0_5_0_1_fu_25892_p3;
        word_buffer_0_5_0_reg_55200 <= word_buffer_0_5_0_fu_25878_p3;
        word_buffer_0_5_1_1_reg_55209 <= word_buffer_0_5_1_1_fu_25885_p3;
        word_buffer_0_5_1_reg_55191 <= word_buffer_0_5_1_fu_25871_p3;
        word_buffer_0_6_0_1_reg_55181 <= word_buffer_0_6_0_1_fu_25864_p3;
        word_buffer_0_6_0_reg_55164 <= word_buffer_0_6_0_fu_25850_p3;
        word_buffer_0_6_1_1_reg_55171 <= word_buffer_0_6_1_1_fu_25857_p3;
        word_buffer_0_6_1_reg_55157 <= word_buffer_0_6_1_fu_25843_p3;
        word_buffer_0_7_0_1_reg_55149 <= word_buffer_0_7_0_1_fu_25836_p3;
        word_buffer_0_7_0_reg_55135 <= word_buffer_0_7_0_fu_25822_p3;
        word_buffer_0_7_1_1_reg_55141 <= word_buffer_0_7_1_1_fu_25829_p3;
        word_buffer_0_7_1_reg_55129 <= word_buffer_0_7_1_fu_25815_p3;
        word_buffer_1_0_1_1_reg_55081 <= word_buffer_1_0_1_1_fu_25795_p3;
        word_buffer_1_0_2_1_reg_55062 <= word_buffer_1_0_2_1_fu_25788_p3;
        word_buffer_1_0_3_1_reg_55049 <= word_buffer_1_0_3_1_fu_25782_p3;
        word_buffer_1_0_4_1_reg_55030 <= word_buffer_1_0_4_1_fu_25775_p3;
        word_buffer_1_0_5_1_reg_55017 <= word_buffer_1_0_5_1_fu_25769_p3;
        word_buffer_1_0_6_1_reg_54998 <= word_buffer_1_0_6_1_fu_25762_p3;
        word_buffer_1_0_7_1_reg_54985 <= word_buffer_1_0_7_1_fu_25756_p3;
        word_buffer_1_1_0_1_reg_54966 <= word_buffer_1_1_0_1_fu_25749_p3;
        word_buffer_1_1_0_reg_54929 <= word_buffer_1_1_0_fu_25736_p3;
        word_buffer_1_1_1_1_reg_54946 <= word_buffer_1_1_1_1_fu_25743_p3;
        word_buffer_1_1_1_reg_54917 <= word_buffer_1_1_1_fu_25730_p3;
        word_buffer_1_2_0_1_reg_55582 <= word_buffer_1_2_0_1_fu_26050_p3;
        word_buffer_1_2_0_reg_55094 <= word_buffer_1_2_0_fu_25801_p3;
        word_buffer_1_2_1_1_reg_55111 <= word_buffer_1_2_1_1_fu_25808_p3;
        word_buffer_1_2_1_reg_54904 <= word_buffer_1_2_1_fu_25723_p3;
        word_buffer_1_3_0_1_reg_54888 <= word_buffer_1_3_0_1_fu_25716_p3;
        word_buffer_1_3_0_reg_54858 <= word_buffer_1_3_0_fu_25703_p3;
        word_buffer_1_3_1_1_reg_54872 <= word_buffer_1_3_1_1_fu_25710_p3;
        word_buffer_1_3_1_reg_54846 <= word_buffer_1_3_1_fu_25697_p3;
        word_buffer_1_4_0_1_reg_54832 <= word_buffer_1_4_0_1_fu_25690_p3;
        word_buffer_1_4_0_reg_54806 <= word_buffer_1_4_0_fu_25677_p3;
        word_buffer_1_4_1_1_reg_54818 <= word_buffer_1_4_1_1_fu_25684_p3;
        word_buffer_1_4_1_reg_54795 <= word_buffer_1_4_1_fu_25671_p3;
        word_buffer_1_5_0_1_reg_54783 <= word_buffer_1_5_0_1_fu_25664_p3;
        word_buffer_1_5_0_reg_54762 <= word_buffer_1_5_0_fu_25650_p3;
        word_buffer_1_5_1_1_reg_54771 <= word_buffer_1_5_1_1_fu_25657_p3;
        word_buffer_1_5_1_reg_54753 <= word_buffer_1_5_1_fu_25643_p3;
        word_buffer_1_6_0_1_reg_54743 <= word_buffer_1_6_0_1_fu_25636_p3;
        word_buffer_1_6_0_reg_54726 <= word_buffer_1_6_0_fu_25622_p3;
        word_buffer_1_6_1_1_reg_54733 <= word_buffer_1_6_1_1_fu_25629_p3;
        word_buffer_1_6_1_reg_54719 <= word_buffer_1_6_1_fu_25615_p3;
        word_buffer_1_7_0_1_reg_54711 <= word_buffer_1_7_0_1_fu_25608_p3;
        word_buffer_1_7_0_reg_54697 <= word_buffer_1_7_0_fu_25594_p3;
        word_buffer_1_7_1_1_reg_54703 <= word_buffer_1_7_1_1_fu_25601_p3;
        word_buffer_1_7_1_reg_54691 <= word_buffer_1_7_1_fu_25587_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1238_reg_50346 == 1'd0))) begin
        word_buffer_V_load_1_24_reg_56083 <= word_buffer_V_load_1_24_fu_27398_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond1_fu_20833_p2))) begin
        wrd_phase_V_1_reg_52179 <= wrd_phase_V_1_fu_20896_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897))) begin
        wt_mem_0_V_load_reg_54681 <= wt_mem_0_V_q0;
        wt_mem_1_V_load_reg_54686 <= wt_mem_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == first_wrd_reg_51897))) begin
        wt_offset_V_load_reg_52240 <= wt_offset_V;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == tmp_1255_fu_42557_p3)) begin
        ap_condition_pp1_exit_iter0_state14 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state14 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_fu_43027_p2)) begin
        ap_condition_pp2_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state21))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter0) & (1'b0 == ap_enable_reg_pp1_iter1))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp2_iter0) & (1'b0 == ap_enable_reg_pp2_iter1) & (1'b0 == ap_enable_reg_pp2_iter2) & (1'b0 == ap_enable_reg_pp2_iter3))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3))) begin
        dmem_0_0_V_address0 = tmp_145_fu_45571_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_0_0_V_address0 = tmp_140_fu_20868_p1;
    end else begin
        dmem_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3)))) begin
        dmem_0_0_V_ce0 = 1'b1;
    end else begin
        dmem_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3) & (1'd0 == p_0150_2_phi_fu_18813_p8) & (d_o_idx_V_read_read_fu_3280_p2 == 1'd0))) begin
        dmem_0_0_V_we0 = 1'b1;
    end else begin
        dmem_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3))) begin
        dmem_0_1_V_address0 = tmp_145_fu_45571_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_0_1_V_address0 = tmp_140_fu_20868_p1;
    end else begin
        dmem_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3)))) begin
        dmem_0_1_V_ce0 = 1'b1;
    end else begin
        dmem_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3) & (d_o_idx_V_read_read_fu_3280_p2 == 1'd0) & (1'd1 == p_0150_2_phi_fu_18813_p8))) begin
        dmem_0_1_V_we0 = 1'b1;
    end else begin
        dmem_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3))) begin
        dmem_1_0_V_address0 = tmp_145_fu_45571_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_1_0_V_address0 = tmp_140_fu_20868_p1;
    end else begin
        dmem_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3)))) begin
        dmem_1_0_V_ce0 = 1'b1;
    end else begin
        dmem_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3) & (d_o_idx_V_read_read_fu_3280_p2 == 1'd1) & (1'd0 == p_0150_2_phi_fu_18813_p8))) begin
        dmem_1_0_V_we0 = 1'b1;
    end else begin
        dmem_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3))) begin
        dmem_1_1_V_address0 = tmp_145_fu_45571_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_1_1_V_address0 = tmp_140_fu_20868_p1;
    end else begin
        dmem_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3)))) begin
        dmem_1_1_V_ce0 = 1'b1;
    end else begin
        dmem_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3) & (d_o_idx_V_read_read_fu_3280_p2 == 1'd1) & (1'd1 == p_0150_2_phi_fu_18813_p8))) begin
        dmem_1_1_V_we0 = 1'b1;
    end else begin
        dmem_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_0_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_0_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_0_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_0_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_0_V_address1 = fixed_buffer_0_V_ad_2_reg_59821;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_0_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_0_V_address1 = fixed_buffer_0_V_ad_1_reg_59103;
    end else begin
        fixed_buffer_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_0_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_0_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_0_V_d1 = fixed_temp_V_reg_18778;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_0_V_d1 = tmp_147_fu_41579_p2;
    end else begin
        fixed_buffer_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_0_V_we0 = 1'b1;
    end else begin
        fixed_buffer_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_0_V_we1 = 1'b1;
    end else begin
        fixed_buffer_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_10_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_10_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_10_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_10_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_10_V_address1 = fixed_buffer_10_V_a_2_reg_59871;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_10_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_10_V_address1 = fixed_buffer_10_V_a_1_reg_59213;
    end else begin
        fixed_buffer_10_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_10_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_10_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_10_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_10_V_d1 = fixed_temp_V_10_reg_18668;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_10_V_d1 = tmp_359_s_fu_41679_p2;
    end else begin
        fixed_buffer_10_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_10_V_we0 = 1'b1;
    end else begin
        fixed_buffer_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_10_V_we1 = 1'b1;
    end else begin
        fixed_buffer_10_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_11_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_11_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_11_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_11_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_11_V_address1 = fixed_buffer_11_V_a_2_reg_59876;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_11_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_11_V_address1 = fixed_buffer_11_V_a_1_reg_59224;
    end else begin
        fixed_buffer_11_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_11_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_11_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_11_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_11_V_d1 = fixed_temp_V_11_reg_18657;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_11_V_d1 = tmp_359_10_fu_41689_p2;
    end else begin
        fixed_buffer_11_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_11_V_we0 = 1'b1;
    end else begin
        fixed_buffer_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_11_V_we1 = 1'b1;
    end else begin
        fixed_buffer_11_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_12_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_12_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_12_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_12_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_12_V_address1 = fixed_buffer_12_V_a_2_reg_59881;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_12_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_12_V_address1 = fixed_buffer_12_V_a_1_reg_59235;
    end else begin
        fixed_buffer_12_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_12_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_12_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_12_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_12_V_d1 = fixed_temp_V_12_reg_18646;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_12_V_d1 = tmp_359_11_fu_41699_p2;
    end else begin
        fixed_buffer_12_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_12_V_we0 = 1'b1;
    end else begin
        fixed_buffer_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_12_V_we1 = 1'b1;
    end else begin
        fixed_buffer_12_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_13_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_13_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_13_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_13_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_13_V_address1 = fixed_buffer_13_V_a_2_reg_59886;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_13_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_13_V_address1 = fixed_buffer_13_V_a_1_reg_59246;
    end else begin
        fixed_buffer_13_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_13_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_13_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_13_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_13_V_d1 = fixed_temp_V_13_reg_18635;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_13_V_d1 = tmp_359_12_fu_41709_p2;
    end else begin
        fixed_buffer_13_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_13_V_we0 = 1'b1;
    end else begin
        fixed_buffer_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_13_V_we1 = 1'b1;
    end else begin
        fixed_buffer_13_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_14_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_14_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_14_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_14_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_14_V_address1 = fixed_buffer_14_V_a_2_reg_59891;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_14_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_14_V_address1 = fixed_buffer_14_V_a_1_reg_59257;
    end else begin
        fixed_buffer_14_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_14_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_14_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_14_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_14_V_d1 = fixed_temp_V_14_reg_18624;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_14_V_d1 = tmp_359_13_fu_41719_p2;
    end else begin
        fixed_buffer_14_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_14_V_we0 = 1'b1;
    end else begin
        fixed_buffer_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_14_V_we1 = 1'b1;
    end else begin
        fixed_buffer_14_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_15_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_15_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_15_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_15_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_15_V_address1 = fixed_buffer_15_V_a_2_reg_59896;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_15_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_15_V_address1 = fixed_buffer_15_V_a_1_reg_59268;
    end else begin
        fixed_buffer_15_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_15_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_15_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_15_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_15_V_d1 = fixed_temp_V_15_reg_18613;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_15_V_d1 = tmp_359_14_fu_41729_p2;
    end else begin
        fixed_buffer_15_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_15_V_we0 = 1'b1;
    end else begin
        fixed_buffer_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_15_V_we1 = 1'b1;
    end else begin
        fixed_buffer_15_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_16_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_16_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_16_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_16_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_16_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_16_V_address1 = fixed_buffer_16_V_a_2_reg_59901;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_16_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_16_V_address1 = fixed_buffer_16_V_a_1_reg_59279;
    end else begin
        fixed_buffer_16_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_16_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_16_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_16_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_16_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_16_V_d1 = fixed_temp_V_16_reg_18602;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_16_V_d1 = tmp_359_15_fu_41739_p2;
    end else begin
        fixed_buffer_16_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_16_V_we0 = 1'b1;
    end else begin
        fixed_buffer_16_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_16_V_we1 = 1'b1;
    end else begin
        fixed_buffer_16_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_17_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_17_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_17_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_17_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_17_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_17_V_address1 = fixed_buffer_17_V_a_2_reg_59906;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_17_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_17_V_address1 = fixed_buffer_17_V_a_1_reg_59290;
    end else begin
        fixed_buffer_17_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_17_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_17_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_17_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_17_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_17_V_d1 = fixed_temp_V_17_reg_18591;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_17_V_d1 = tmp_359_16_fu_41749_p2;
    end else begin
        fixed_buffer_17_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_17_V_we0 = 1'b1;
    end else begin
        fixed_buffer_17_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_17_V_we1 = 1'b1;
    end else begin
        fixed_buffer_17_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_18_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_18_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_18_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_18_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_18_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_18_V_address1 = fixed_buffer_18_V_a_2_reg_59911;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_18_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_18_V_address1 = fixed_buffer_18_V_a_1_reg_59301;
    end else begin
        fixed_buffer_18_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_18_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_18_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_18_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_18_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_18_V_d1 = fixed_temp_V_18_reg_18580;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_18_V_d1 = tmp_359_17_fu_41759_p2;
    end else begin
        fixed_buffer_18_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_18_V_we0 = 1'b1;
    end else begin
        fixed_buffer_18_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_18_V_we1 = 1'b1;
    end else begin
        fixed_buffer_18_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_19_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_19_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_19_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_19_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_19_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_19_V_address1 = fixed_buffer_19_V_a_2_reg_59916;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_19_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_19_V_address1 = fixed_buffer_19_V_a_1_reg_59312;
    end else begin
        fixed_buffer_19_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_19_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_19_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_19_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_19_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_19_V_d1 = fixed_temp_V_19_reg_18569;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_19_V_d1 = tmp_359_18_fu_41769_p2;
    end else begin
        fixed_buffer_19_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_19_V_we0 = 1'b1;
    end else begin
        fixed_buffer_19_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_19_V_we1 = 1'b1;
    end else begin
        fixed_buffer_19_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_1_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_1_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_1_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_1_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_1_V_address1 = fixed_buffer_1_V_ad_2_reg_59826;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_1_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_1_V_address1 = fixed_buffer_1_V_ad_1_reg_59114;
    end else begin
        fixed_buffer_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_1_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_1_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_1_V_d1 = fixed_temp_V_1_reg_18767;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_1_V_d1 = tmp_359_1_fu_41589_p2;
    end else begin
        fixed_buffer_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_1_V_we0 = 1'b1;
    end else begin
        fixed_buffer_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_1_V_we1 = 1'b1;
    end else begin
        fixed_buffer_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_20_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_20_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_20_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_20_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_20_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_20_V_address1 = fixed_buffer_20_V_a_2_reg_59921;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_20_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_20_V_address1 = fixed_buffer_20_V_a_1_reg_59323;
    end else begin
        fixed_buffer_20_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_20_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_20_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_20_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_20_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_20_V_d1 = fixed_temp_V_20_reg_18558;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_20_V_d1 = tmp_359_19_fu_41779_p2;
    end else begin
        fixed_buffer_20_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_20_V_we0 = 1'b1;
    end else begin
        fixed_buffer_20_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_20_V_we1 = 1'b1;
    end else begin
        fixed_buffer_20_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_21_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_21_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_21_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_21_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_21_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_21_V_address1 = fixed_buffer_21_V_a_2_reg_59926;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_21_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_21_V_address1 = fixed_buffer_21_V_a_1_reg_59334;
    end else begin
        fixed_buffer_21_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_21_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_21_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_21_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_21_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_21_V_d1 = fixed_temp_V_21_reg_18547;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_21_V_d1 = tmp_359_20_fu_41789_p2;
    end else begin
        fixed_buffer_21_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_21_V_we0 = 1'b1;
    end else begin
        fixed_buffer_21_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_21_V_we1 = 1'b1;
    end else begin
        fixed_buffer_21_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_22_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_22_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_22_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_22_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_22_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_22_V_address1 = fixed_buffer_22_V_a_2_reg_59931;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_22_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_22_V_address1 = fixed_buffer_22_V_a_1_reg_59345;
    end else begin
        fixed_buffer_22_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_22_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_22_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_22_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_22_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_22_V_d1 = fixed_temp_V_22_reg_18536;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_22_V_d1 = tmp_359_21_fu_41799_p2;
    end else begin
        fixed_buffer_22_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_22_V_we0 = 1'b1;
    end else begin
        fixed_buffer_22_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_22_V_we1 = 1'b1;
    end else begin
        fixed_buffer_22_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_23_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_23_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_23_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_23_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_23_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_23_V_address1 = fixed_buffer_23_V_a_2_reg_59936;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_23_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_23_V_address1 = fixed_buffer_23_V_a_1_reg_59356;
    end else begin
        fixed_buffer_23_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_23_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_23_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_23_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_23_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_23_V_d1 = fixed_temp_V_23_reg_18525;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_23_V_d1 = tmp_359_22_fu_41809_p2;
    end else begin
        fixed_buffer_23_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_23_V_we0 = 1'b1;
    end else begin
        fixed_buffer_23_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_23_V_we1 = 1'b1;
    end else begin
        fixed_buffer_23_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_24_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_24_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_24_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_24_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_24_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_24_V_address1 = fixed_buffer_24_V_a_2_reg_59941;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_24_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_24_V_address1 = fixed_buffer_24_V_a_1_reg_59367;
    end else begin
        fixed_buffer_24_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_24_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_24_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_24_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_24_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_24_V_d1 = fixed_temp_V_24_reg_18514;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_24_V_d1 = tmp_359_23_fu_41819_p2;
    end else begin
        fixed_buffer_24_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_24_V_we0 = 1'b1;
    end else begin
        fixed_buffer_24_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_24_V_we1 = 1'b1;
    end else begin
        fixed_buffer_24_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_25_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_25_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_25_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_25_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_25_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_25_V_address1 = fixed_buffer_25_V_a_2_reg_59946;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_25_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_25_V_address1 = fixed_buffer_25_V_a_1_reg_59378;
    end else begin
        fixed_buffer_25_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_25_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_25_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_25_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_25_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_25_V_d1 = fixed_temp_V_25_reg_18503;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_25_V_d1 = tmp_359_24_fu_41829_p2;
    end else begin
        fixed_buffer_25_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_25_V_we0 = 1'b1;
    end else begin
        fixed_buffer_25_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_25_V_we1 = 1'b1;
    end else begin
        fixed_buffer_25_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_26_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_26_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_26_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_26_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_26_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_26_V_address1 = fixed_buffer_26_V_a_2_reg_59951;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_26_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_26_V_address1 = fixed_buffer_26_V_a_1_reg_59389;
    end else begin
        fixed_buffer_26_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_26_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_26_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_26_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_26_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_26_V_d1 = fixed_temp_V_26_reg_18492;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_26_V_d1 = tmp_359_25_fu_41839_p2;
    end else begin
        fixed_buffer_26_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_26_V_we0 = 1'b1;
    end else begin
        fixed_buffer_26_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_26_V_we1 = 1'b1;
    end else begin
        fixed_buffer_26_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_27_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_27_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_27_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_27_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_27_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_27_V_address1 = fixed_buffer_27_V_a_2_reg_59956;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_27_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_27_V_address1 = fixed_buffer_27_V_a_1_reg_59400;
    end else begin
        fixed_buffer_27_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_27_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_27_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_27_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_27_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_27_V_d1 = fixed_temp_V_27_reg_18481;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_27_V_d1 = tmp_359_26_fu_41849_p2;
    end else begin
        fixed_buffer_27_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_27_V_we0 = 1'b1;
    end else begin
        fixed_buffer_27_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_27_V_we1 = 1'b1;
    end else begin
        fixed_buffer_27_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_28_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_28_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_28_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_28_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_28_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_28_V_address1 = fixed_buffer_28_V_a_2_reg_59961;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_28_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_28_V_address1 = fixed_buffer_28_V_a_1_reg_59411;
    end else begin
        fixed_buffer_28_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_28_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_28_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_28_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_28_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_28_V_d1 = fixed_temp_V_28_reg_18470;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_28_V_d1 = tmp_359_27_fu_41859_p2;
    end else begin
        fixed_buffer_28_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_28_V_we0 = 1'b1;
    end else begin
        fixed_buffer_28_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_28_V_we1 = 1'b1;
    end else begin
        fixed_buffer_28_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_29_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_29_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_29_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_29_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_29_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_29_V_address1 = fixed_buffer_29_V_a_2_reg_59966;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_29_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_29_V_address1 = fixed_buffer_29_V_a_1_reg_59422;
    end else begin
        fixed_buffer_29_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_29_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_29_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_29_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_29_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_29_V_d1 = fixed_temp_V_29_reg_18459;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_29_V_d1 = tmp_359_28_fu_41869_p2;
    end else begin
        fixed_buffer_29_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_29_V_we0 = 1'b1;
    end else begin
        fixed_buffer_29_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_29_V_we1 = 1'b1;
    end else begin
        fixed_buffer_29_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_2_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_2_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_2_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_2_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_2_V_address1 = fixed_buffer_2_V_ad_2_reg_59831;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_2_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_2_V_address1 = fixed_buffer_2_V_ad_1_reg_59125;
    end else begin
        fixed_buffer_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_2_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_2_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_2_V_d1 = fixed_temp_V_2_reg_18756;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_2_V_d1 = tmp_359_2_fu_41599_p2;
    end else begin
        fixed_buffer_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_2_V_we0 = 1'b1;
    end else begin
        fixed_buffer_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_2_V_we1 = 1'b1;
    end else begin
        fixed_buffer_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_30_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_30_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_30_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_30_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_30_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_30_V_address1 = fixed_buffer_30_V_a_2_reg_59971;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_30_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_30_V_address1 = fixed_buffer_30_V_a_1_reg_59433;
    end else begin
        fixed_buffer_30_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_30_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_30_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_30_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_30_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_30_V_d1 = fixed_temp_V_30_reg_18448;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_30_V_d1 = tmp_359_29_fu_41879_p2;
    end else begin
        fixed_buffer_30_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_30_V_we0 = 1'b1;
    end else begin
        fixed_buffer_30_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_30_V_we1 = 1'b1;
    end else begin
        fixed_buffer_30_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_31_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_31_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_31_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_31_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_31_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_31_V_address1 = fixed_buffer_31_V_a_2_reg_59976;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_31_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_31_V_address1 = fixed_buffer_31_V_a_1_reg_59444;
    end else begin
        fixed_buffer_31_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_31_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_31_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_31_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_31_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_31_V_d1 = fixed_temp_V_31_reg_18437;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_31_V_d1 = tmp_359_30_fu_41889_p2;
    end else begin
        fixed_buffer_31_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_31_V_we0 = 1'b1;
    end else begin
        fixed_buffer_31_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_31_V_we1 = 1'b1;
    end else begin
        fixed_buffer_31_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_32_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_32_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_32_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_32_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_32_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_32_V_address1 = fixed_buffer_32_V_a_2_reg_59981;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_32_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_32_V_address1 = fixed_buffer_32_V_a_1_reg_59455;
    end else begin
        fixed_buffer_32_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_32_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_32_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_32_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_32_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_32_V_d1 = fixed_temp_V_32_reg_18426;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_32_V_d1 = tmp_359_31_fu_41899_p2;
    end else begin
        fixed_buffer_32_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_32_V_we0 = 1'b1;
    end else begin
        fixed_buffer_32_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_32_V_we1 = 1'b1;
    end else begin
        fixed_buffer_32_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_33_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_33_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_33_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_33_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_33_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_33_V_address1 = fixed_buffer_33_V_a_2_reg_59986;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_33_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_33_V_address1 = fixed_buffer_33_V_a_1_reg_59466;
    end else begin
        fixed_buffer_33_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_33_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_33_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_33_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_33_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_33_V_d1 = fixed_temp_V_33_reg_18415;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_33_V_d1 = tmp_359_32_fu_41909_p2;
    end else begin
        fixed_buffer_33_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_33_V_we0 = 1'b1;
    end else begin
        fixed_buffer_33_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_33_V_we1 = 1'b1;
    end else begin
        fixed_buffer_33_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_34_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_34_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_34_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_34_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_34_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_34_V_address1 = fixed_buffer_34_V_a_2_reg_59991;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_34_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_34_V_address1 = fixed_buffer_34_V_a_1_reg_59477;
    end else begin
        fixed_buffer_34_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_34_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_34_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_34_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_34_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_34_V_d1 = fixed_temp_V_34_reg_18404;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_34_V_d1 = tmp_359_33_fu_41919_p2;
    end else begin
        fixed_buffer_34_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_34_V_we0 = 1'b1;
    end else begin
        fixed_buffer_34_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_34_V_we1 = 1'b1;
    end else begin
        fixed_buffer_34_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_35_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_35_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_35_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_35_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_35_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_35_V_address1 = fixed_buffer_35_V_a_2_reg_59996;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_35_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_35_V_address1 = fixed_buffer_35_V_a_1_reg_59488;
    end else begin
        fixed_buffer_35_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_35_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_35_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_35_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_35_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_35_V_d1 = fixed_temp_V_35_reg_18393;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_35_V_d1 = tmp_359_34_fu_41929_p2;
    end else begin
        fixed_buffer_35_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_35_V_we0 = 1'b1;
    end else begin
        fixed_buffer_35_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_35_V_we1 = 1'b1;
    end else begin
        fixed_buffer_35_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_36_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_36_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_36_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_36_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_36_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_36_V_address1 = fixed_buffer_36_V_a_2_reg_60001;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_36_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_36_V_address1 = fixed_buffer_36_V_a_1_reg_59499;
    end else begin
        fixed_buffer_36_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_36_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_36_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_36_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_36_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_36_V_d1 = fixed_temp_V_36_reg_18382;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_36_V_d1 = tmp_359_35_fu_41939_p2;
    end else begin
        fixed_buffer_36_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_36_V_we0 = 1'b1;
    end else begin
        fixed_buffer_36_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_36_V_we1 = 1'b1;
    end else begin
        fixed_buffer_36_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_37_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_37_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_37_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_37_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_37_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_37_V_address1 = fixed_buffer_37_V_a_2_reg_60006;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_37_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_37_V_address1 = fixed_buffer_37_V_a_1_reg_59510;
    end else begin
        fixed_buffer_37_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_37_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_37_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_37_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_37_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_37_V_d1 = fixed_temp_V_37_reg_18371;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_37_V_d1 = tmp_359_36_fu_41949_p2;
    end else begin
        fixed_buffer_37_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_37_V_we0 = 1'b1;
    end else begin
        fixed_buffer_37_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_37_V_we1 = 1'b1;
    end else begin
        fixed_buffer_37_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_38_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_38_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_38_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_38_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_38_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_38_V_address1 = fixed_buffer_38_V_a_2_reg_60011;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_38_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_38_V_address1 = fixed_buffer_38_V_a_1_reg_59521;
    end else begin
        fixed_buffer_38_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_38_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_38_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_38_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_38_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_38_V_d1 = fixed_temp_V_38_reg_18360;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_38_V_d1 = tmp_359_37_fu_41959_p2;
    end else begin
        fixed_buffer_38_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_38_V_we0 = 1'b1;
    end else begin
        fixed_buffer_38_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_38_V_we1 = 1'b1;
    end else begin
        fixed_buffer_38_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_39_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_39_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_39_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_39_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_39_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_39_V_address1 = fixed_buffer_39_V_a_2_reg_60016;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_39_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_39_V_address1 = fixed_buffer_39_V_a_1_reg_59532;
    end else begin
        fixed_buffer_39_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_39_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_39_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_39_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_39_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_39_V_d1 = fixed_temp_V_39_reg_18349;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_39_V_d1 = tmp_359_38_fu_41969_p2;
    end else begin
        fixed_buffer_39_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_39_V_we0 = 1'b1;
    end else begin
        fixed_buffer_39_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_39_V_we1 = 1'b1;
    end else begin
        fixed_buffer_39_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_3_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_3_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_3_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_3_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_3_V_address1 = fixed_buffer_3_V_ad_2_reg_59836;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_3_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_3_V_address1 = fixed_buffer_3_V_ad_1_reg_59136;
    end else begin
        fixed_buffer_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_3_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_3_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_3_V_d1 = fixed_temp_V_3_reg_18745;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_3_V_d1 = tmp_359_3_fu_41609_p2;
    end else begin
        fixed_buffer_3_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_3_V_we0 = 1'b1;
    end else begin
        fixed_buffer_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_3_V_we1 = 1'b1;
    end else begin
        fixed_buffer_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_40_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_40_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_40_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_40_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_40_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_40_V_address1 = fixed_buffer_40_V_a_2_reg_60021;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_40_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_40_V_address1 = fixed_buffer_40_V_a_1_reg_59543;
    end else begin
        fixed_buffer_40_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_40_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_40_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_40_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_40_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_40_V_d1 = fixed_temp_V_40_reg_18338;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_40_V_d1 = tmp_359_39_fu_41979_p2;
    end else begin
        fixed_buffer_40_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_40_V_we0 = 1'b1;
    end else begin
        fixed_buffer_40_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_40_V_we1 = 1'b1;
    end else begin
        fixed_buffer_40_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_41_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_41_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_41_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_41_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_41_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_41_V_address1 = fixed_buffer_41_V_a_2_reg_60026;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_41_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_41_V_address1 = fixed_buffer_41_V_a_1_reg_59554;
    end else begin
        fixed_buffer_41_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_41_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_41_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_41_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_41_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_41_V_d1 = fixed_temp_V_41_reg_18327;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_41_V_d1 = tmp_359_40_fu_41989_p2;
    end else begin
        fixed_buffer_41_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_41_V_we0 = 1'b1;
    end else begin
        fixed_buffer_41_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_41_V_we1 = 1'b1;
    end else begin
        fixed_buffer_41_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_42_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_42_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_42_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_42_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_42_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_42_V_address1 = fixed_buffer_42_V_a_2_reg_60031;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_42_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_42_V_address1 = fixed_buffer_42_V_a_1_reg_59565;
    end else begin
        fixed_buffer_42_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_42_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_42_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_42_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_42_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_42_V_d1 = fixed_temp_V_42_reg_18316;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_42_V_d1 = tmp_359_41_fu_41999_p2;
    end else begin
        fixed_buffer_42_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_42_V_we0 = 1'b1;
    end else begin
        fixed_buffer_42_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_42_V_we1 = 1'b1;
    end else begin
        fixed_buffer_42_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_43_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_43_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_43_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_43_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_43_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_43_V_address1 = fixed_buffer_43_V_a_2_reg_60036;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_43_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_43_V_address1 = fixed_buffer_43_V_a_1_reg_59576;
    end else begin
        fixed_buffer_43_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_43_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_43_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_43_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_43_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_43_V_d1 = fixed_temp_V_43_reg_18305;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_43_V_d1 = tmp_359_42_fu_42009_p2;
    end else begin
        fixed_buffer_43_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_43_V_we0 = 1'b1;
    end else begin
        fixed_buffer_43_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_43_V_we1 = 1'b1;
    end else begin
        fixed_buffer_43_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_44_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_44_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_44_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_44_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_44_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_44_V_address1 = fixed_buffer_44_V_a_2_reg_60041;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_44_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_44_V_address1 = fixed_buffer_44_V_a_1_reg_59587;
    end else begin
        fixed_buffer_44_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_44_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_44_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_44_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_44_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_44_V_d1 = fixed_temp_V_44_reg_18294;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_44_V_d1 = tmp_359_43_fu_42019_p2;
    end else begin
        fixed_buffer_44_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_44_V_we0 = 1'b1;
    end else begin
        fixed_buffer_44_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_44_V_we1 = 1'b1;
    end else begin
        fixed_buffer_44_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_45_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_45_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_45_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_45_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_45_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_45_V_address1 = fixed_buffer_45_V_a_2_reg_60046;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_45_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_45_V_address1 = fixed_buffer_45_V_a_1_reg_59598;
    end else begin
        fixed_buffer_45_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_45_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_45_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_45_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_45_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_45_V_d1 = fixed_temp_V_45_reg_18283;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_45_V_d1 = tmp_359_44_fu_42029_p2;
    end else begin
        fixed_buffer_45_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_45_V_we0 = 1'b1;
    end else begin
        fixed_buffer_45_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_45_V_we1 = 1'b1;
    end else begin
        fixed_buffer_45_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_46_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_46_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_46_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_46_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_46_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_46_V_address1 = fixed_buffer_46_V_a_2_reg_60051;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_46_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_46_V_address1 = fixed_buffer_46_V_a_1_reg_59609;
    end else begin
        fixed_buffer_46_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_46_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_46_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_46_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_46_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_46_V_d1 = fixed_temp_V_46_reg_18272;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_46_V_d1 = tmp_359_45_fu_42039_p2;
    end else begin
        fixed_buffer_46_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_46_V_we0 = 1'b1;
    end else begin
        fixed_buffer_46_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_46_V_we1 = 1'b1;
    end else begin
        fixed_buffer_46_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_47_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_47_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_47_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_47_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_47_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_47_V_address1 = fixed_buffer_47_V_a_2_reg_60056;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_47_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_47_V_address1 = fixed_buffer_47_V_a_1_reg_59620;
    end else begin
        fixed_buffer_47_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_47_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_47_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_47_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_47_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_47_V_d1 = fixed_temp_V_47_reg_18261;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_47_V_d1 = tmp_359_46_fu_42049_p2;
    end else begin
        fixed_buffer_47_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_47_V_we0 = 1'b1;
    end else begin
        fixed_buffer_47_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_47_V_we1 = 1'b1;
    end else begin
        fixed_buffer_47_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_48_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_48_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_48_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_48_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_48_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_48_V_address1 = fixed_buffer_48_V_a_2_reg_60061;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_48_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_48_V_address1 = fixed_buffer_48_V_a_1_reg_59631;
    end else begin
        fixed_buffer_48_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_48_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_48_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_48_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_48_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_48_V_d1 = fixed_temp_V_48_reg_18250;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_48_V_d1 = tmp_359_47_fu_42059_p2;
    end else begin
        fixed_buffer_48_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_48_V_we0 = 1'b1;
    end else begin
        fixed_buffer_48_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_48_V_we1 = 1'b1;
    end else begin
        fixed_buffer_48_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_49_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_49_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_49_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_49_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_49_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_49_V_address1 = fixed_buffer_49_V_a_2_reg_60066;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_49_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_49_V_address1 = fixed_buffer_49_V_a_1_reg_59642;
    end else begin
        fixed_buffer_49_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_49_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_49_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_49_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_49_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_49_V_d1 = fixed_temp_V_49_reg_18239;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_49_V_d1 = tmp_359_48_fu_42069_p2;
    end else begin
        fixed_buffer_49_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_49_V_we0 = 1'b1;
    end else begin
        fixed_buffer_49_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_49_V_we1 = 1'b1;
    end else begin
        fixed_buffer_49_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_4_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_4_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_4_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_4_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_4_V_address1 = fixed_buffer_4_V_ad_2_reg_59841;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_4_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_4_V_address1 = fixed_buffer_4_V_ad_1_reg_59147;
    end else begin
        fixed_buffer_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_4_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_4_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_4_V_d1 = fixed_temp_V_4_reg_18734;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_4_V_d1 = tmp_359_4_fu_41619_p2;
    end else begin
        fixed_buffer_4_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_4_V_we0 = 1'b1;
    end else begin
        fixed_buffer_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_4_V_we1 = 1'b1;
    end else begin
        fixed_buffer_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_50_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_50_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_50_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_50_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_50_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_50_V_address1 = fixed_buffer_50_V_a_2_reg_60071;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_50_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_50_V_address1 = fixed_buffer_50_V_a_1_reg_59653;
    end else begin
        fixed_buffer_50_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_50_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_50_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_50_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_50_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_50_V_d1 = fixed_temp_V_50_reg_18228;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_50_V_d1 = tmp_359_49_fu_42079_p2;
    end else begin
        fixed_buffer_50_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_50_V_we0 = 1'b1;
    end else begin
        fixed_buffer_50_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_50_V_we1 = 1'b1;
    end else begin
        fixed_buffer_50_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_51_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_51_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_51_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_51_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_51_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_51_V_address1 = fixed_buffer_51_V_a_2_reg_60076;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_51_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_51_V_address1 = fixed_buffer_51_V_a_1_reg_59664;
    end else begin
        fixed_buffer_51_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_51_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_51_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_51_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_51_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_51_V_d1 = fixed_temp_V_51_reg_18217;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_51_V_d1 = tmp_359_50_fu_42089_p2;
    end else begin
        fixed_buffer_51_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_51_V_we0 = 1'b1;
    end else begin
        fixed_buffer_51_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_51_V_we1 = 1'b1;
    end else begin
        fixed_buffer_51_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_52_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_52_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_52_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_52_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_52_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_52_V_address1 = fixed_buffer_52_V_a_2_reg_60081;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_52_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_52_V_address1 = fixed_buffer_52_V_a_1_reg_59675;
    end else begin
        fixed_buffer_52_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_52_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_52_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_52_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_52_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_52_V_d1 = fixed_temp_V_52_reg_18206;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_52_V_d1 = tmp_359_51_fu_42099_p2;
    end else begin
        fixed_buffer_52_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_52_V_we0 = 1'b1;
    end else begin
        fixed_buffer_52_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_52_V_we1 = 1'b1;
    end else begin
        fixed_buffer_52_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_53_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_53_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_53_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_53_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_53_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_53_V_address1 = fixed_buffer_53_V_a_2_reg_60086;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_53_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_53_V_address1 = fixed_buffer_53_V_a_1_reg_59686;
    end else begin
        fixed_buffer_53_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_53_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_53_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_53_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_53_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_53_V_d1 = fixed_temp_V_53_reg_18195;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_53_V_d1 = tmp_359_52_fu_42109_p2;
    end else begin
        fixed_buffer_53_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_53_V_we0 = 1'b1;
    end else begin
        fixed_buffer_53_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_53_V_we1 = 1'b1;
    end else begin
        fixed_buffer_53_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_54_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_54_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_54_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_54_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_54_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_54_V_address1 = fixed_buffer_54_V_a_2_reg_60091;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_54_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_54_V_address1 = fixed_buffer_54_V_a_1_reg_59697;
    end else begin
        fixed_buffer_54_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_54_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_54_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_54_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_54_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_54_V_d1 = fixed_temp_V_54_reg_18184;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_54_V_d1 = tmp_359_53_fu_42119_p2;
    end else begin
        fixed_buffer_54_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_54_V_we0 = 1'b1;
    end else begin
        fixed_buffer_54_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_54_V_we1 = 1'b1;
    end else begin
        fixed_buffer_54_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_55_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_55_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_55_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_55_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_55_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_55_V_address1 = fixed_buffer_55_V_a_2_reg_60096;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_55_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_55_V_address1 = fixed_buffer_55_V_a_1_reg_59708;
    end else begin
        fixed_buffer_55_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_55_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_55_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_55_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_55_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_55_V_d1 = fixed_temp_V_55_reg_18173;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_55_V_d1 = tmp_359_54_fu_42129_p2;
    end else begin
        fixed_buffer_55_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_55_V_we0 = 1'b1;
    end else begin
        fixed_buffer_55_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_55_V_we1 = 1'b1;
    end else begin
        fixed_buffer_55_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_56_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_56_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_56_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_56_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_56_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_56_V_address1 = fixed_buffer_56_V_a_2_reg_60101;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_56_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_56_V_address1 = fixed_buffer_56_V_a_1_reg_59719;
    end else begin
        fixed_buffer_56_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_56_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_56_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_56_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_56_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_56_V_d1 = fixed_temp_V_56_reg_18162;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_56_V_d1 = tmp_359_55_fu_42139_p2;
    end else begin
        fixed_buffer_56_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_56_V_we0 = 1'b1;
    end else begin
        fixed_buffer_56_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_56_V_we1 = 1'b1;
    end else begin
        fixed_buffer_56_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_57_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_57_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_57_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_57_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_57_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_57_V_address1 = fixed_buffer_57_V_a_2_reg_60106;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_57_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_57_V_address1 = fixed_buffer_57_V_a_1_reg_59730;
    end else begin
        fixed_buffer_57_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_57_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_57_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_57_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_57_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_57_V_d1 = fixed_temp_V_57_reg_18151;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_57_V_d1 = tmp_359_56_fu_42149_p2;
    end else begin
        fixed_buffer_57_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_57_V_we0 = 1'b1;
    end else begin
        fixed_buffer_57_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_57_V_we1 = 1'b1;
    end else begin
        fixed_buffer_57_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_58_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_58_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_58_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_58_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_58_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_58_V_address1 = fixed_buffer_58_V_a_2_reg_60111;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_58_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_58_V_address1 = fixed_buffer_58_V_a_1_reg_59741;
    end else begin
        fixed_buffer_58_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_58_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_58_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_58_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_58_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_58_V_d1 = fixed_temp_V_58_reg_18140;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_58_V_d1 = tmp_359_57_fu_42159_p2;
    end else begin
        fixed_buffer_58_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_58_V_we0 = 1'b1;
    end else begin
        fixed_buffer_58_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_58_V_we1 = 1'b1;
    end else begin
        fixed_buffer_58_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_59_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_59_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_59_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_59_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_59_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_59_V_address1 = fixed_buffer_59_V_a_2_reg_60116;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_59_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_59_V_address1 = fixed_buffer_59_V_a_1_reg_59752;
    end else begin
        fixed_buffer_59_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_59_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_59_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_59_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_59_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_59_V_d1 = fixed_temp_V_59_reg_18129;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_59_V_d1 = tmp_359_58_fu_42169_p2;
    end else begin
        fixed_buffer_59_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_59_V_we0 = 1'b1;
    end else begin
        fixed_buffer_59_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_59_V_we1 = 1'b1;
    end else begin
        fixed_buffer_59_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_5_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_5_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_5_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_5_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_5_V_address1 = fixed_buffer_5_V_ad_2_reg_59846;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_5_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_5_V_address1 = fixed_buffer_5_V_ad_1_reg_59158;
    end else begin
        fixed_buffer_5_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_5_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_5_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_5_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_5_V_d1 = fixed_temp_V_5_reg_18723;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_5_V_d1 = tmp_359_5_fu_41629_p2;
    end else begin
        fixed_buffer_5_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_5_V_we0 = 1'b1;
    end else begin
        fixed_buffer_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_5_V_we1 = 1'b1;
    end else begin
        fixed_buffer_5_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_60_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_60_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_60_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_60_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_60_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_60_V_address1 = fixed_buffer_60_V_a_2_reg_60121;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_60_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_60_V_address1 = fixed_buffer_60_V_a_1_reg_59763;
    end else begin
        fixed_buffer_60_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_60_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_60_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_60_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_60_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_60_V_d1 = fixed_temp_V_60_reg_18118;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_60_V_d1 = tmp_359_59_fu_42179_p2;
    end else begin
        fixed_buffer_60_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_60_V_we0 = 1'b1;
    end else begin
        fixed_buffer_60_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_60_V_we1 = 1'b1;
    end else begin
        fixed_buffer_60_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_61_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_61_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_61_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_61_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_61_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_61_V_address1 = fixed_buffer_61_V_a_2_reg_60126;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_61_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_61_V_address1 = fixed_buffer_61_V_a_1_reg_59774;
    end else begin
        fixed_buffer_61_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_61_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_61_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_61_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_61_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_61_V_d1 = fixed_temp_V_61_reg_18107;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_61_V_d1 = tmp_359_60_fu_42189_p2;
    end else begin
        fixed_buffer_61_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_61_V_we0 = 1'b1;
    end else begin
        fixed_buffer_61_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_61_V_we1 = 1'b1;
    end else begin
        fixed_buffer_61_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_62_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_62_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_62_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_62_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_62_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_62_V_address1 = fixed_buffer_62_V_a_2_reg_60131;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_62_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_62_V_address1 = fixed_buffer_62_V_a_1_reg_59785;
    end else begin
        fixed_buffer_62_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_62_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_62_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_62_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_62_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_62_V_d1 = fixed_temp_V_62_reg_18096;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_62_V_d1 = tmp_359_61_fu_42199_p2;
    end else begin
        fixed_buffer_62_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_62_V_we0 = 1'b1;
    end else begin
        fixed_buffer_62_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_62_V_we1 = 1'b1;
    end else begin
        fixed_buffer_62_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_63_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_63_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_63_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_63_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_63_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_63_V_address1 = fixed_buffer_63_V_a_2_reg_60136;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_63_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_63_V_address1 = fixed_buffer_63_V_a_1_reg_59796;
    end else begin
        fixed_buffer_63_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_63_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_63_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_63_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_63_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_63_V_d1 = fixed_temp_V_s_reg_18085;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_63_V_d1 = tmp_359_62_fu_42209_p2;
    end else begin
        fixed_buffer_63_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_63_V_we0 = 1'b1;
    end else begin
        fixed_buffer_63_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_63_V_we1 = 1'b1;
    end else begin
        fixed_buffer_63_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_6_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_6_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_6_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_6_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_6_V_address1 = fixed_buffer_6_V_ad_2_reg_59851;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_6_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_6_V_address1 = fixed_buffer_6_V_ad_1_reg_59169;
    end else begin
        fixed_buffer_6_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_6_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_6_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_6_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_6_V_d1 = fixed_temp_V_6_reg_18712;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_6_V_d1 = tmp_359_6_fu_41639_p2;
    end else begin
        fixed_buffer_6_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_6_V_we0 = 1'b1;
    end else begin
        fixed_buffer_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_6_V_we1 = 1'b1;
    end else begin
        fixed_buffer_6_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_7_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_7_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_7_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_7_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_7_V_address1 = fixed_buffer_7_V_ad_2_reg_59856;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_7_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_7_V_address1 = fixed_buffer_7_V_ad_1_reg_59180;
    end else begin
        fixed_buffer_7_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_7_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_7_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_7_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_7_V_d1 = fixed_temp_V_7_reg_18701;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_7_V_d1 = tmp_359_7_fu_41649_p2;
    end else begin
        fixed_buffer_7_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_7_V_we0 = 1'b1;
    end else begin
        fixed_buffer_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_7_V_we1 = 1'b1;
    end else begin
        fixed_buffer_7_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_8_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_8_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_8_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_8_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_8_V_address1 = fixed_buffer_8_V_ad_2_reg_59861;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_8_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_8_V_address1 = fixed_buffer_8_V_ad_1_reg_59191;
    end else begin
        fixed_buffer_8_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_8_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_8_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_8_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_8_V_d1 = fixed_temp_V_8_reg_18690;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_8_V_d1 = tmp_359_8_fu_41659_p2;
    end else begin
        fixed_buffer_8_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_8_V_we0 = 1'b1;
    end else begin
        fixed_buffer_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_8_V_we1 = 1'b1;
    end else begin
        fixed_buffer_8_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        fixed_buffer_9_V_address0 = tmp_131_fu_43038_p1;
    end else if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0 == 1'b0))) begin
        fixed_buffer_9_V_address0 = tmp_139_fu_42570_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        fixed_buffer_9_V_address0 = tmp_154_cast_fu_40612_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        fixed_buffer_9_V_address0 = tmp_113_fu_19952_p1;
    end else begin
        fixed_buffer_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_9_V_address1 = fixed_buffer_9_V_ad_2_reg_59866;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        fixed_buffer_9_V_address1 = tmp_126_fu_42232_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_9_V_address1 = fixed_buffer_9_V_ad_1_reg_59202;
    end else begin
        fixed_buffer_9_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        fixed_buffer_9_V_ce0 = 1'b1;
    end else begin
        fixed_buffer_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        fixed_buffer_9_V_ce1 = 1'b1;
    end else begin
        fixed_buffer_9_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        fixed_buffer_9_V_d1 = fixed_temp_V_9_reg_18679;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        fixed_buffer_9_V_d1 = tmp_359_9_fu_41669_p2;
    end else begin
        fixed_buffer_9_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd0))) begin
        fixed_buffer_9_V_we0 = 1'b1;
    end else begin
        fixed_buffer_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (1'd0 == ap_reg_pp0_iter5_first_wrd_reg_51897)))) begin
        fixed_buffer_9_V_we1 = 1'b1;
    end else begin
        fixed_buffer_9_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0 == 1'b0))) begin
        grp_fu_19490_p1 = log_slice_V_reg_45699;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_19490_p1 = log_slice_V_fu_19615_p1;
    end else begin
        grp_fu_19490_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_0_2_phi_fu_12312_p18 = p_0133_0_i_0_1_reg_57544;
    end else begin
        line_buffer_0_1_0_0_2_phi_fu_12312_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_0_2_reg_12308;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_1_2_phi_fu_12280_p18 = line_buffer_0_1_0_1_3_reg_7334;
    end else begin
        line_buffer_0_1_0_1_2_phi_fu_12280_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_1_2_reg_12277;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_2_2_phi_fu_12249_p18 = p_0168_0_i_0_1_1_reg_7358;
    end else begin
        line_buffer_0_1_0_2_2_phi_fu_12249_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_2_2_reg_12246;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_3_2_phi_fu_12218_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_3_reg_11924;
    end else begin
        line_buffer_0_1_0_3_2_phi_fu_12218_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_3_2_reg_12215;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_4_2_phi_fu_12187_p18 = ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_3_reg_11947;
    end else begin
        line_buffer_0_1_0_4_2_phi_fu_12187_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_4_2_reg_12184;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_5_2_phi_fu_12156_p18 = line_buffer_0_1_0_5_3_phi_fu_11973_p16;
    end else begin
        line_buffer_0_1_0_5_2_phi_fu_12156_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_2_reg_12153;
    end
end

always @ (*) begin
    if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == ap_reg_pp0_iter3_first_wrd_reg_51897))) begin
        line_buffer_0_1_0_5_3_phi_fu_11973_p16 = 2'd0;
    end else begin
        line_buffer_0_1_0_5_3_phi_fu_11973_p16 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_5_3_reg_11970;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_6_2_phi_fu_12125_p18 = p_0168_0_i_0_1_5_phi_fu_11995_p16;
    end else begin
        line_buffer_0_1_0_6_2_phi_fu_12125_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_6_2_reg_12122;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_7_2_phi_fu_12094_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_3_reg_12014;
    end else begin
        line_buffer_0_1_0_7_2_phi_fu_12094_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_7_2_reg_12091;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_8_2_phi_fu_12063_p18 = ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_7_reg_12037;
    end else begin
        line_buffer_0_1_0_8_2_phi_fu_12063_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_8_2_reg_12060;
    end
end

always @ (*) begin
    if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_reg_pp0_iter3_old_word_buffer_0_1_32_reg_53910;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_reg_pp0_iter3_old_word_buffer_0_2_33_reg_53949;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_reg_pp0_iter3_old_word_buffer_0_3_33_reg_53998;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_reg_pp0_iter3_old_word_buffer_0_4_33_reg_54045;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_reg_pp0_iter3_old_word_buffer_0_5_33_reg_54114;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge15_fu_37801_p2))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_reg_pp0_iter3_old_word_buffer_0_6_35_reg_54189;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge15_fu_37801_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge15_fu_37801_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge15_fu_37801_p2)))) begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = 2'd0;
    end else begin
        line_buffer_0_1_0_9_phi_fu_12336_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_0_1_0_9_reg_12333;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_0_5_2_1_phi_fu_6972_p14 = word_buffer_V_load_1_19_fu_33002_p3;
    end else begin
        line_buffer_0_5_2_1_phi_fu_6972_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_reg_6968;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_0_5_2_3_phi_fu_7016_p14 = word_buffer_V_load_1_20_fu_33025_p3;
    end else begin
        line_buffer_0_5_2_3_phi_fu_7016_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_reg_7012;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_0_5_2_5_phi_fu_7060_p14 = word_buffer_V_load_1_21_fu_33048_p3;
    end else begin
        line_buffer_0_5_2_5_phi_fu_7060_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_reg_7056;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_0_5_2_7_phi_fu_7104_p14 = word_buffer_V_load_1_22_fu_33071_p3;
    end else begin
        line_buffer_0_5_2_7_phi_fu_7104_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_reg_7100;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_0_6_2_1_phi_fu_7148_p16 = word_buffer_V_load_1_23_fu_33189_p3;
    end else begin
        line_buffer_0_6_2_1_phi_fu_7148_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_1_reg_7144;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_0_6_2_3_phi_fu_7196_p16 = word_buffer_V_load_1_24_reg_56083;
    end else begin
        line_buffer_0_6_2_3_phi_fu_7196_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_3_reg_7192;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_0_6_2_5_phi_fu_7244_p16 = word_buffer_V_load_1_25_fu_33219_p3;
    end else begin
        line_buffer_0_6_2_5_phi_fu_7244_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_5_reg_7240;
    end
end

always @ (*) begin
    if (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
        line_buffer_0_6_2_7_phi_fu_7291_p16 = 2'd0;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_0_6_2_7_phi_fu_7291_p16 = word_buffer_V_load_1_26_fu_33249_p3;
    end else begin
        line_buffer_0_6_2_7_phi_fu_7291_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_reg_7288;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_0_2_phi_fu_16373_p18 = p_0133_0_i_1_1_reg_58499;
    end else begin
        line_buffer_1_1_0_0_2_phi_fu_16373_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_0_2_reg_16369;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_1_2_phi_fu_16341_p18 = line_buffer_1_1_0_1_3_reg_9199;
    end else begin
        line_buffer_1_1_0_1_2_phi_fu_16341_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_1_2_reg_16338;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_2_2_phi_fu_16310_p18 = p_0168_0_i_1_1_1_reg_9223;
    end else begin
        line_buffer_1_1_0_2_2_phi_fu_16310_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_2_2_reg_16307;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_3_2_phi_fu_16279_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_3_reg_15985;
    end else begin
        line_buffer_1_1_0_3_2_phi_fu_16279_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_3_2_reg_16276;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_4_2_phi_fu_16248_p18 = ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_3_reg_16008;
    end else begin
        line_buffer_1_1_0_4_2_phi_fu_16248_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_4_2_reg_16245;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_5_2_phi_fu_16217_p18 = line_buffer_1_1_0_5_3_phi_fu_16034_p16;
    end else begin
        line_buffer_1_1_0_5_2_phi_fu_16217_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_2_reg_16214;
    end
end

always @ (*) begin
    if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == ap_reg_pp0_iter3_first_wrd_reg_51897))) begin
        line_buffer_1_1_0_5_3_phi_fu_16034_p16 = 2'd0;
    end else begin
        line_buffer_1_1_0_5_3_phi_fu_16034_p16 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_5_3_reg_16031;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_6_2_phi_fu_16186_p18 = p_0168_0_i_1_1_5_phi_fu_16056_p16;
    end else begin
        line_buffer_1_1_0_6_2_phi_fu_16186_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_6_2_reg_16183;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_7_2_phi_fu_16155_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_3_reg_16075;
    end else begin
        line_buffer_1_1_0_7_2_phi_fu_16155_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_7_2_reg_16152;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_8_2_phi_fu_16124_p18 = ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_7_reg_16098;
    end else begin
        line_buffer_1_1_0_8_2_phi_fu_16124_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_8_2_reg_16121;
    end
end

always @ (*) begin
    if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_reg_pp0_iter3_old_word_buffer_1_1_32_reg_54302;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd2) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_reg_pp0_iter3_old_word_buffer_1_2_33_reg_54341;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd3) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_reg_pp0_iter3_old_word_buffer_1_3_33_reg_54390;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_reg_pp0_iter3_old_word_buffer_1_4_33_reg_54449;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd5) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_reg_pp0_iter3_old_word_buffer_1_5_33_reg_54518;
    end else if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (tmp_1251_reg_50470 == 3'd6) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == brmerge42_fu_38557_p2))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_reg_pp0_iter3_old_word_buffer_1_6_35_reg_54593;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (3'd0 == tmp_1251_reg_50470) & (1'd0 == brmerge42_fu_38557_p2)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (tmp_1251_reg_50470 == 3'd7) & (1'd0 == brmerge42_fu_38557_p2)))) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == brmerge42_fu_38557_p2)))) begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = 2'd0;
    end else begin
        line_buffer_1_1_0_9_phi_fu_16397_p18 = ap_phi_precharge_reg_pp0_iter4_line_buffer_1_1_0_9_reg_16394;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_1_5_2_1_phi_fu_8837_p14 = word_buffer_V_load_1_47_fu_35298_p3;
    end else begin
        line_buffer_1_5_2_1_phi_fu_8837_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_1_reg_8833;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_1_5_2_3_phi_fu_8881_p14 = word_buffer_V_load_1_48_fu_35321_p3;
    end else begin
        line_buffer_1_5_2_3_phi_fu_8881_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_reg_8877;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_1_5_2_5_phi_fu_8925_p14 = word_buffer_V_load_1_49_fu_35344_p3;
    end else begin
        line_buffer_1_5_2_5_phi_fu_8925_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_reg_8921;
    end
end

always @ (*) begin
    if ((((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)))) begin
        line_buffer_1_5_2_7_phi_fu_8969_p14 = word_buffer_V_load_1_50_fu_35367_p3;
    end else begin
        line_buffer_1_5_2_7_phi_fu_8969_p14 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_reg_8965;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_1_6_2_1_phi_fu_9013_p16 = word_buffer_V_load_1_51_fu_35480_p3;
    end else begin
        line_buffer_1_6_2_1_phi_fu_9013_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_1_reg_9009;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_1_6_2_3_phi_fu_9061_p16 = word_buffer_V_load_1_52_fu_35510_p3;
    end else begin
        line_buffer_1_6_2_3_phi_fu_9061_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_3_reg_9057;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_1_6_2_5_phi_fu_9109_p16 = word_buffer_V_load_1_53_fu_35540_p3;
    end else begin
        line_buffer_1_6_2_5_phi_fu_9109_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_5_reg_9105;
    end
end

always @ (*) begin
    if (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948))) begin
        line_buffer_1_6_2_7_phi_fu_9156_p16 = 2'd0;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)))) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd7)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd6)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd5)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd4)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd3)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (tmp_1231_reg_50210 == 3'd2)))) begin
        line_buffer_1_6_2_7_phi_fu_9156_p16 = word_buffer_V_load_1_54_fu_35570_p3;
    end else begin
        line_buffer_1_6_2_7_phi_fu_9156_p16 = ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_reg_9153;
    end
end

always @ (*) begin
    if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == ap_reg_pp0_iter3_first_wrd_reg_51897))) begin
        p_0168_0_i_0_1_5_phi_fu_11995_p16 = 2'd0;
    end else begin
        p_0168_0_i_0_1_5_phi_fu_11995_p16 = ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_0_1_5_reg_11992;
    end
end

always @ (*) begin
    if (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_51888) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd1 == ap_reg_pp0_iter3_first_wrd_reg_51897))) begin
        p_0168_0_i_1_1_5_phi_fu_16056_p16 = 2'd0;
    end else begin
        p_0168_0_i_1_1_5_phi_fu_16056_p16 = ap_phi_precharge_reg_pp0_iter4_p_0168_0_i_1_1_5_reg_16053;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = word_buffer_0_0_2_1_reg_55550;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183;
        end else begin
            p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_1_reg_6990;
        end
    end else begin
        p_0296_0_i_0_5_1_phi_fu_6994_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_1_reg_6990;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = word_buffer_0_0_4_1_reg_55518;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161;
        end else begin
            p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_3_reg_7034;
        end
    end else begin
        p_0296_0_i_0_5_3_phi_fu_7038_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_3_reg_7034;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = word_buffer_0_0_6_1_reg_55486;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139;
        end else begin
            p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_5_reg_7078;
        end
    end else begin
        p_0296_0_i_0_5_5_phi_fu_7082_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_5_reg_7078;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = word_buffer_0_1_0_1_reg_55454;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = word_buffer_0_2_0_1_reg_55388;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = word_buffer_0_3_0_1_reg_55326;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = word_buffer_0_4_0_1_reg_55270;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = word_buffer_0_5_0_1_reg_55221;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = word_buffer_0_6_0_1_reg_55181;
        end else begin
            p_0296_0_i_0_5_7_phi_fu_7126_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_7_reg_7122;
        end
    end else begin
        p_0296_0_i_0_5_7_phi_fu_7126_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_5_7_reg_7122;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = word_buffer_0_0_2_1_reg_55550;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_reg_pp0_iter2_word_buffer_0_6_2_1_reg_53120;
        end else begin
            p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_1_reg_7168;
        end
    end else begin
        p_0296_0_i_0_6_1_phi_fu_7172_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_1_reg_7168;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = word_buffer_0_0_4_1_reg_55518;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_reg_pp0_iter2_word_buffer_0_6_4_1_reg_53102;
        end else begin
            p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_3_reg_7216;
        end
    end else begin
        p_0296_0_i_0_6_3_phi_fu_7220_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_3_reg_7216;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = word_buffer_0_0_6_1_reg_55486;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_reg_pp0_iter2_word_buffer_0_6_6_1_reg_53084;
        end else begin
            p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_5_reg_7264;
        end
    end else begin
        p_0296_0_i_0_6_5_phi_fu_7268_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_5_reg_7264;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7165 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = 2'd0;
        end else if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_1_0_1_reg_55454;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_2_0_1_reg_55388;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_3_0_1_reg_55326;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_4_0_1_reg_55270;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_5_0_1_reg_55221;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_6_0_1_reg_55181;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = word_buffer_0_7_0_1_reg_55149;
        end else begin
            p_0296_0_i_0_6_7_phi_fu_7314_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_7_reg_7311;
        end
    end else begin
        p_0296_0_i_0_6_7_phi_fu_7314_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_7_reg_7311;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = word_buffer_1_0_2_1_reg_55062;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638;
        end else begin
            p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_1_reg_8855;
        end
    end else begin
        p_0296_0_i_1_5_1_phi_fu_8859_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_1_reg_8855;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = word_buffer_1_0_4_1_reg_55030;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616;
        end else begin
            p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_3_reg_8899;
        end
    end else begin
        p_0296_0_i_1_5_3_phi_fu_8903_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_3_reg_8899;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = word_buffer_1_0_6_1_reg_54998;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594;
        end else begin
            p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_5_reg_8943;
        end
    end else begin
        p_0296_0_i_1_5_5_phi_fu_8947_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_5_reg_8943;
    end
end

always @ (*) begin
    if ((ap_condition_35187 == 1'b1)) begin
        if ((tmp_1231_reg_50210 == 3'd3)) begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = word_buffer_1_1_0_1_reg_54966;
        end else if ((tmp_1231_reg_50210 == 3'd4)) begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = word_buffer_1_2_0_reg_55094;
        end else if ((tmp_1231_reg_50210 == 3'd5)) begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = word_buffer_1_3_0_1_reg_54888;
        end else if ((tmp_1231_reg_50210 == 3'd6)) begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = word_buffer_1_4_0_1_reg_54832;
        end else if ((tmp_1231_reg_50210 == 3'd7)) begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = word_buffer_1_5_0_1_reg_54783;
        end else if ((ap_condition_35191 == 1'b1)) begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = word_buffer_1_6_0_1_reg_54743;
        end else begin
            p_0296_0_i_1_5_7_phi_fu_8991_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_7_reg_8987;
        end
    end else begin
        p_0296_0_i_1_5_7_phi_fu_8991_p14 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_5_7_reg_8987;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = word_buffer_1_0_2_1_reg_55062;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_reg_pp0_iter2_word_buffer_1_6_2_1_reg_52575;
        end else begin
            p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_1_reg_9033;
        end
    end else begin
        p_0296_0_i_1_6_1_phi_fu_9037_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_1_reg_9033;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = word_buffer_1_0_4_1_reg_55030;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_reg_pp0_iter2_word_buffer_1_6_4_1_reg_52557;
        end else begin
            p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_3_reg_9081;
        end
    end else begin
        p_0296_0_i_1_6_3_phi_fu_9085_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_3_reg_9081;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = word_buffer_1_0_6_1_reg_54998;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_reg_pp0_iter2_word_buffer_1_6_6_1_reg_52539;
        end else begin
            p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_5_reg_9129;
        end
    end else begin
        p_0296_0_i_1_6_5_phi_fu_9133_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_5_reg_9129;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        if ((ap_condition_7165 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = 2'd0;
        end else if ((ap_condition_7124 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_1_0_1_reg_54966;
        end else if ((ap_condition_7117 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_2_0_reg_55094;
        end else if ((ap_condition_7112 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_3_0_1_reg_54888;
        end else if ((ap_condition_7107 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_4_0_1_reg_54832;
        end else if ((ap_condition_7102 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_5_0_1_reg_54783;
        end else if ((ap_condition_7097 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_6_0_1_reg_54743;
        end else if ((ap_condition_7093 == 1'b1)) begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = word_buffer_1_7_0_1_reg_54711;
        end else begin
            p_0296_0_i_1_6_7_phi_fu_9179_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_7_reg_9176;
        end
    end else begin
        p_0296_0_i_1_6_7_phi_fu_9179_p16 = ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_7_reg_9176;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter1) & (ap_block_pp2_stage0 == 1'b0))) begin
        p_2_phi_fu_18802_p4 = w_V_1_reg_61239;
    end else begin
        p_2_phi_fu_18802_p4 = p_2_reg_18798;
    end
end

always @ (*) begin
    if ((ap_condition_10219 == 1'b1)) begin
        if ((1'd1 == tmp_130_fu_20930_p2)) begin
            storemerge_phi_fu_6214_p4 = 3'd0;
        end else if ((1'd0 == tmp_130_fu_20930_p2)) begin
            storemerge_phi_fu_6214_p4 = tmp_135_fu_20936_p2;
        end else begin
            storemerge_phi_fu_6214_p4 = ap_phi_precharge_reg_pp0_iter1_storemerge_reg_6211;
        end
    end else begin
        storemerge_phi_fu_6214_p4 = ap_phi_precharge_reg_pp0_iter1_storemerge_reg_6211;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond1_reg_51888) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        t_V_2_phi_fu_6192_p4 = wrd_phase_V_1_reg_52179;
    end else begin
        t_V_2_phi_fu_6192_p4 = t_V_2_reg_6188;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        wt_mem_0_V_ce0 = 1'b1;
    end else begin
        wt_mem_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        wt_mem_1_V_ce0 = 1'b1;
    end else begin
        wt_mem_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_107_fu_19940_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_114_fu_20825_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (ap_enable_reg_pp0_iter5 == 1'b0)) & ~((ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6) & (ap_enable_reg_pp0_iter5 == 1'b0)) | ((ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == exitcond4_fu_42221_p2))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_subdone == 1'b0) & (1'd1 == tmp_1255_fu_42557_p3))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage0_subdone == 1'b0) & (1'd1 == tmp_1255_fu_42557_p3))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_block_pp2_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3) & (ap_enable_reg_pp2_iter2 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0_subdone == 1'b0) & (1'd1 == exitcond_fu_43027_p2) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_block_pp2_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter3) & (ap_enable_reg_pp2_iter2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (ap_block_pp2_stage0_subdone == 1'b0) & (1'd1 == exitcond_fu_43027_p2) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10219 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond1_reg_51888) & (1'd1 == first_wrd_reg_51897) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0));
end

always @ (*) begin
    ap_condition_1615 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_2847 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1233_reg_50218 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_3085 = ((1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_35176 = ((ap_block_pp2_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp2_iter1_exitcond_reg_61235) & (1'b1 == ap_enable_reg_pp2_iter2));
end

always @ (*) begin
    ap_condition_35177 = ((1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'd0 == tmp_123_reg_60187));
end

always @ (*) begin
    ap_condition_35180 = ((1'd0 == tmp_121_reg_60179) & (1'd1 == tmp_122_reg_60183) & (1'd1 == tmp_123_reg_60187));
end

always @ (*) begin
    ap_condition_35187 = ((tmp_1237_reg_50238 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3));
end

always @ (*) begin
    ap_condition_35191 = (~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5) & ~(tmp_1231_reg_50210 == 3'd3) & ~(tmp_1231_reg_50210 == 3'd4));
end

always @ (*) begin
    ap_condition_6707 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_6815 = ((1'd0 == exitcond1_fu_20833_p2) & (tmp_1233_reg_50218 == 1'd0) & (1'd1 == last_wrd_fu_20854_p2));
end

always @ (*) begin
    ap_condition_6827 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1233_reg_50218 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_6851 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7));
end

always @ (*) begin
    ap_condition_6856 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (tmp_1231_reg_50210 == 3'd7));
end

always @ (*) begin
    ap_condition_6861 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1234_reg_50222 == 1'd0) & (tmp_1231_reg_50210 == 3'd6));
end

always @ (*) begin
    ap_condition_6866 = ((1'd0 == exitcond1_fu_20833_p2) & (tmp_1234_reg_50222 == 1'd0) & (1'd1 == last_wrd_fu_20854_p2));
end

always @ (*) begin
    ap_condition_6876 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1234_reg_50222 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_6900 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & ~(tmp_1231_reg_50210 == 3'd6) & ~(tmp_1231_reg_50210 == 3'd7) & ~(tmp_1231_reg_50210 == 3'd5));
end

always @ (*) begin
    ap_condition_6903 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (tmp_1231_reg_50210 == 3'd7));
end

always @ (*) begin
    ap_condition_6906 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (tmp_1231_reg_50210 == 3'd6));
end

always @ (*) begin
    ap_condition_6911 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1235_reg_50226 == 1'd0) & (tmp_1231_reg_50210 == 3'd5));
end

always @ (*) begin
    ap_condition_6916 = ((1'd0 == exitcond1_fu_20833_p2) & (tmp_1235_reg_50226 == 1'd0) & (1'd1 == last_wrd_fu_20854_p2));
end

always @ (*) begin
    ap_condition_6926 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1235_reg_50226 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_6956 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & ~(3'd0 == tmp_110_reg_50234) & ~(tmp_110_reg_50234 == 3'd1) & ~(tmp_110_reg_50234 == 3'd2) & ~(tmp_110_reg_50234 == 3'd3));
end

always @ (*) begin
    ap_condition_6959 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (tmp_110_reg_50234 == 3'd3));
end

always @ (*) begin
    ap_condition_6962 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (tmp_110_reg_50234 == 3'd2));
end

always @ (*) begin
    ap_condition_6965 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (tmp_110_reg_50234 == 3'd1));
end

always @ (*) begin
    ap_condition_6970 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_last_wrd_reg_51948) & (tmp_1236_reg_50230 == 1'd0) & (3'd0 == tmp_110_reg_50234));
end

always @ (*) begin
    ap_condition_6975 = ((1'd0 == exitcond1_fu_20833_p2) & (tmp_1236_reg_50230 == 1'd0) & (1'd1 == last_wrd_fu_20854_p2));
end

always @ (*) begin
    ap_condition_6985 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1236_reg_50230 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_7055 = ((1'd0 == exitcond1_fu_20833_p2) & (tmp_1237_reg_50238 == 1'd0) & (1'd1 == last_wrd_fu_20854_p2));
end

always @ (*) begin
    ap_condition_7066 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1237_reg_50238 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_7093 = (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd1)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (3'd0 == tmp_1231_reg_50210)));
end

always @ (*) begin
    ap_condition_7097 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd7));
end

always @ (*) begin
    ap_condition_7102 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd6));
end

always @ (*) begin
    ap_condition_7107 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd5));
end

always @ (*) begin
    ap_condition_7112 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd4));
end

always @ (*) begin
    ap_condition_7117 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd3));
end

always @ (*) begin
    ap_condition_7124 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter2_last_wrd_reg_51948) & (tmp_1231_reg_50210 == 3'd2));
end

always @ (*) begin
    ap_condition_7132 = ((1'd0 == exitcond1_fu_20833_p2) & (tmp_1238_reg_50346 == 1'd0) & (1'd1 == last_wrd_fu_20854_p2));
end

always @ (*) begin
    ap_condition_7145 = ((1'd0 == exitcond1_reg_51888) & (tmp_1238_reg_50346 == 1'd0) & (1'd1 == last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_7155 = ((1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (tmp_1238_reg_50346 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_7165 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_last_wrd_reg_51948));
end

always @ (*) begin
    ap_condition_7176 = (((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (3'd0 == tmp_1251_reg_50470)) | ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd7)));
end

always @ (*) begin
    ap_condition_7180 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd6));
end

always @ (*) begin
    ap_condition_7184 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd5));
end

always @ (*) begin
    ap_condition_7188 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd4));
end

always @ (*) begin
    ap_condition_7192 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd3));
end

always @ (*) begin
    ap_condition_7196 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd2));
end

always @ (*) begin
    ap_condition_7202 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1251_reg_50470 == 3'd1));
end

always @ (*) begin
    ap_condition_7209 = ((1'd0 == exitcond1_fu_20833_p2) & (1'd1 == tmp_1239_reg_50372) & (1'd1 == first_wrd_fu_20844_p2));
end

always @ (*) begin
    ap_condition_7232 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6));
end

always @ (*) begin
    ap_condition_7235 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1241_reg_50380 == 3'd6));
end

always @ (*) begin
    ap_condition_7238 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1241_reg_50380 == 3'd5));
end

always @ (*) begin
    ap_condition_7241 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1241_reg_50380 == 3'd4));
end

always @ (*) begin
    ap_condition_7244 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1241_reg_50380 == 3'd3));
end

always @ (*) begin
    ap_condition_7249 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1241_reg_50380 == 3'd2));
end

always @ (*) begin
    ap_condition_7254 = ((1'd0 == exitcond1_fu_20833_p2) & (1'd1 == tmp_1240_reg_50376) & (1'd1 == first_wrd_fu_20844_p2));
end

always @ (*) begin
    ap_condition_7264 = ((1'd1 == tmp_1240_reg_50376) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_7282 = ((1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1240_reg_50376) & ~(tmp_1241_reg_50380 == 3'd2) & ~(tmp_1241_reg_50380 == 3'd3) & ~(tmp_1241_reg_50380 == 3'd4) & ~(tmp_1241_reg_50380 == 3'd5) & ~(tmp_1241_reg_50380 == 3'd6));
end

always @ (*) begin
    ap_condition_7306 = ((1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6));
end

always @ (*) begin
    ap_condition_7309 = ((1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1243_reg_50410 == 3'd6));
end

always @ (*) begin
    ap_condition_7312 = ((1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1243_reg_50410 == 3'd5));
end

always @ (*) begin
    ap_condition_7315 = ((1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1243_reg_50410 == 3'd4));
end

always @ (*) begin
    ap_condition_7320 = ((1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1243_reg_50410 == 3'd3));
end

always @ (*) begin
    ap_condition_7325 = ((1'd0 == exitcond1_fu_20833_p2) & (1'd1 == tmp_1242_reg_50406) & (1'd1 == first_wrd_fu_20844_p2));
end

always @ (*) begin
    ap_condition_7335 = ((1'd1 == tmp_1242_reg_50406) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_7352 = ((1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1242_reg_50406) & ~(tmp_1243_reg_50410 == 3'd3) & ~(tmp_1243_reg_50410 == 3'd4) & ~(tmp_1243_reg_50410 == 3'd5) & ~(tmp_1243_reg_50410 == 3'd6));
end

always @ (*) begin
    ap_condition_7372 = ((1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6));
end

always @ (*) begin
    ap_condition_7375 = ((1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (r_V_64_0_4_cast_reg_50414 == 3'd6));
end

always @ (*) begin
    ap_condition_7378 = ((1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (r_V_64_0_4_cast_reg_50414 == 3'd5));
end

always @ (*) begin
    ap_condition_7383 = ((1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (r_V_64_0_4_cast_reg_50414 == 3'd4));
end

always @ (*) begin
    ap_condition_7388 = ((1'd0 == exitcond1_fu_20833_p2) & (1'd1 == tmp_1244_reg_50418) & (1'd1 == first_wrd_fu_20844_p2));
end

always @ (*) begin
    ap_condition_7398 = ((1'd1 == tmp_1244_reg_50418) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_7414 = ((1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1244_reg_50418) & ~(r_V_64_0_4_cast_reg_50414 == 3'd4) & ~(r_V_64_0_4_cast_reg_50414 == 3'd5) & ~(r_V_64_0_4_cast_reg_50414 == 3'd6));
end

always @ (*) begin
    ap_condition_7430 = ((1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6));
end

always @ (*) begin
    ap_condition_7433 = ((1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1246_reg_50426 == 3'd6));
end

always @ (*) begin
    ap_condition_7438 = ((1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd0 == ap_reg_pp0_iter1_first_wrd_reg_51897) & (tmp_1246_reg_50426 == 3'd5));
end

always @ (*) begin
    ap_condition_7443 = ((1'd0 == exitcond1_fu_20833_p2) & (1'd1 == tmp_1245_reg_50422) & (1'd1 == first_wrd_fu_20844_p2));
end

always @ (*) begin
    ap_condition_7453 = ((1'd1 == tmp_1245_reg_50422) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_7468 = ((1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1245_reg_50422) & ~(tmp_1246_reg_50426 == 3'd5) & ~(tmp_1246_reg_50426 == 3'd6));
end

always @ (*) begin
    ap_condition_7482 = ((1'd0 == exitcond1_fu_20833_p2) & (1'd1 == tmp_1247_reg_50430) & (1'd1 == first_wrd_fu_20844_p2));
end

always @ (*) begin
    ap_condition_7492 = ((1'd1 == tmp_1247_reg_50430) & (1'd0 == ap_reg_pp0_iter1_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter1_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_8255 = (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge12_fu_33301_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge12_fu_33301_p2)));
end

always @ (*) begin
    ap_condition_8259 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8263 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8267 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8271 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8275 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8279 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8286 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == brmerge12_fu_33301_p2));
end

always @ (*) begin
    ap_condition_8390 = ((1'd1 == tmp_1239_reg_50372) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == ap_reg_pp0_iter2_first_wrd_reg_51897));
end

always @ (*) begin
    ap_condition_8416 = (((1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1239_reg_50372) & (3'd0 == tmp_1251_reg_50470)) | ((1'd0 == exitcond1_reg_51888) & (1'd0 == first_wrd_reg_51897) & (1'd1 == tmp_1239_reg_50372) & (tmp_1251_reg_50470 == 3'd7)));
end

always @ (*) begin
    ap_condition_9218 = (((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd1) & (1'd0 == brmerge39_fu_35622_p2)) | ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (3'd0 == tmp_1231_reg_50210) & (1'd0 == brmerge39_fu_35622_p2)));
end

always @ (*) begin
    ap_condition_9221 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd7) & (1'd0 == brmerge39_fu_35622_p2));
end

always @ (*) begin
    ap_condition_9224 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd6) & (1'd0 == brmerge39_fu_35622_p2));
end

always @ (*) begin
    ap_condition_9227 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd5) & (1'd0 == brmerge39_fu_35622_p2));
end

always @ (*) begin
    ap_condition_9230 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd4) & (1'd0 == brmerge39_fu_35622_p2));
end

always @ (*) begin
    ap_condition_9233 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd3) & (1'd0 == brmerge39_fu_35622_p2));
end

always @ (*) begin
    ap_condition_9236 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (tmp_1231_reg_50210 == 3'd2) & (1'd0 == brmerge39_fu_35622_p2));
end

always @ (*) begin
    ap_condition_9242 = ((tmp_1238_reg_50346 == 1'd0) & (1'd0 == ap_reg_pp0_iter2_exitcond1_reg_51888) & (1'd1 == brmerge39_fu_35622_p2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_1_0_1_3_reg_7334 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_1_2_1_reg_6440 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_2_0_1_3_reg_7382 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_2_2_1_reg_6536 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_3_0_1_3_reg_7558 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_3_2_1_reg_6664 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_4_0_1_3_reg_7718 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_4_2_1_reg_6808 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_5_0_1_3_reg_7862 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_5_2_1_reg_6968 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_6_0_1_3_reg_7990 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_0_6_2_1_reg_7144 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_1_0_1_3_reg_9199 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_1_2_1_reg_8305 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_2_0_1_3_reg_9247 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_2_2_1_reg_8401 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_3_0_1_3_reg_9423 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_3_2_1_reg_8529 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_4_0_1_3_reg_9583 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_4_2_1_reg_8673 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_5_0_1_3_reg_9727 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_5_2_1_reg_8833 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_6_0_1_3_reg_9855 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_line_buffer_1_6_2_1_reg_9009 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_1_1_reg_7358 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_2_1_reg_7404 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_3_1_reg_7578 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_4_1_reg_7736 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_5_1_reg_7878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_0_6_1_reg_8002 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_1_1_reg_9223 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_2_1_reg_9269 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_3_1_reg_9443 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_4_1_reg_9601 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_5_1_reg_9743 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0168_0_i_1_6_1_reg_9867 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_1_1_reg_6452 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_2_1_reg_6552 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_3_1_reg_6682 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_4_1_reg_6828 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_5_1_reg_6990 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_0_6_1_reg_7168 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_1_1_reg_8317 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_2_1_reg_8417 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_3_1_reg_8547 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_4_1_reg_8693 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_5_1_reg_8855 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0296_0_i_1_6_1_reg_9033 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_0_1_0_7_3_reg_12014 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_0_2_0_7_3_reg_7514 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_0_3_0_7_3_reg_7678 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_0_4_0_7_3_reg_7826 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_0_5_0_7_3_reg_7958 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_0_6_2_3_reg_7192 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_1_1_0_7_3_reg_16075 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_1_2_0_7_3_reg_9379 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_1_3_0_7_3_reg_9543 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_1_4_0_7_3_reg_9691 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_1_5_0_7_3_reg_9823 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_line_buffer_1_6_2_3_reg_9057 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_1_7_reg_12037 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_2_7_reg_7536 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_3_7_reg_7698 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_4_7_reg_7844 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_0_5_7_reg_7974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_1_7_reg_16098 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_2_7_reg_9401 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_3_7_reg_9563 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_4_7_reg_9709 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0168_0_i_1_5_7_reg_9839 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_0_6_3_reg_7216 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_0296_0_i_1_6_3_reg_9081 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_storemerge_reg_6211 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_1_reg_6389 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_2_reg_6365 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_3_reg_6341 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_4_reg_6317 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_5_reg_6293 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_6_reg_6269 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_7_reg_6245 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_8_reg_6221 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_0_2_9_reg_6413 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_3_3_reg_11924 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_0_5_3_reg_11970 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_3_reg_6464 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_5_reg_6488 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_1_2_7_reg_6512 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_3_3_reg_7426 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_0_5_3_reg_7470 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_3_reg_6568 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_5_reg_6600 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_2_2_7_reg_6632 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_3_3_reg_7598 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_0_5_3_reg_7638 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_3_reg_6700 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_5_reg_6736 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_3_2_7_reg_6772 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_3_3_reg_7754 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_0_5_3_reg_7790 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_3_reg_6848 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_5_reg_6888 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_4_2_7_reg_6928 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_3_3_reg_7894 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_0_5_3_reg_7926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_3_reg_7012 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_5_reg_7056 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_5_2_7_reg_7100 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_3_3_reg_8014 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_5_3_reg_8038 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_0_7_3_reg_8062 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_1_1_reg_11638 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_2_reg_11670 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_3_1_reg_11582 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_4_reg_11550 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_5_1_reg_11518 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_5_reg_7240 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_6_reg_11486 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_7_1_reg_11454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_8_reg_11422 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_9_reg_11702 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_0_6_2_reg_11614 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_1_reg_8254 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_2_reg_8230 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_3_reg_8206 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_4_reg_8182 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_5_reg_8158 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_6_reg_8134 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_7_reg_8110 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_8_reg_8086 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_0_2_9_reg_8278 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_3_3_reg_15985 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_0_5_3_reg_16031 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_3_reg_8329 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_5_reg_8353 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_1_2_7_reg_8377 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_3_3_reg_9291 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_0_5_3_reg_9335 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_3_reg_8433 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_5_reg_8465 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_2_2_7_reg_8497 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_3_3_reg_9463 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_0_5_3_reg_9503 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_3_reg_8565 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_5_reg_8601 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_3_2_7_reg_8637 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_3_3_reg_9619 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_0_5_3_reg_9655 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_3_reg_8713 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_5_reg_8753 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_4_2_7_reg_8793 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_3_3_reg_9759 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_0_5_3_reg_9791 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_3_reg_8877 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_5_reg_8921 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_5_2_7_reg_8965 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_3_3_reg_9879 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_5_3_reg_9903 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_0_7_3_reg_9927 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_1_1_reg_15707 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_2_reg_15675 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_3_1_reg_15643 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_4_reg_15611 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_5_1_reg_15579 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_5_reg_9105 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_6_reg_15547 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_7_1_reg_15515 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_8_reg_15483 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_9_reg_15763 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_line_buffer_1_6_2_reg_15739 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_3_reg_11947 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_1_5_reg_11992 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_3_reg_7448 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_2_5_reg_7492 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_3_reg_7618 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_3_5_reg_7658 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_3_reg_7772 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_4_5_reg_7808 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_3_reg_7910 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_5_5_reg_7942 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_3_reg_8026 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_5_reg_8050 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_0_6_7_reg_8074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_3_reg_16008 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_1_5_reg_16053 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_3_reg_9313 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_2_5_reg_9357 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_3_reg_9483 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_3_5_reg_9523 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_3_reg_9637 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_4_5_reg_9673 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_3_reg_9775 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_5_5_reg_9807 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_3_reg_9891 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_5_reg_9915 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0168_0_i_1_6_7_reg_9939 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_3_reg_6476 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_5_reg_6500 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_1_7_reg_6524 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_3_reg_6584 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_5_reg_6616 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_2_7_reg_6648 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_3_reg_6718 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_5_reg_6754 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_3_7_reg_6790 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_3_reg_6868 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_5_reg_6908 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_4_7_reg_6948 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_3_reg_7034 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_5_reg_7078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_5_7_reg_7122 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_0_6_5_reg_7264 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_3_reg_8341 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_5_reg_8365 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_1_7_reg_8389 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_3_reg_8449 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_5_reg_8481 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_2_7_reg_8513 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_3_reg_8583 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_5_reg_8619 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_3_7_reg_8655 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_3_reg_8733 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_5_reg_8773 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_4_7_reg_8813 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_3_reg_8899 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_5_reg_8943 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_5_7_reg_8987 = 'bx;

assign ap_phi_precharge_reg_pp0_iter2_p_0296_0_i_1_6_5_reg_9129 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_1_2_reg_11825 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_2_reg_11836 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_3_2_reg_11847 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_4_reg_11858 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_5_2_reg_11869 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_6_reg_11880 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_7_2_reg_11891 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_8_reg_11902 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_0_0_9_reg_11913 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_0_2_reg_12308 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_1_2_reg_12277 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_2_2_reg_12246 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_3_2_reg_12215 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_4_2_reg_12184 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_5_2_reg_12153 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_6_2_reg_12122 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_7_2_reg_12091 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_8_2_reg_12060 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_0_9_reg_12333 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_1_1_reg_10133 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_2_reg_10107 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_3_1_reg_10081 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_4_reg_10055 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_5_1_reg_10029 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_6_reg_10003 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_7_1_reg_9977 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_8_reg_9951 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_9_reg_10183 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_1_2_reg_10159 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_0_2_reg_12598 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_1_2_reg_12568 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_2_2_reg_12538 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_3_2_reg_12508 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_4_2_reg_12478 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_5_2_reg_12448 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_6_2_reg_12418 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_7_2_reg_12388 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_8_2_reg_12358 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_0_9_reg_12621 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_1_1_reg_10421 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_2_reg_10391 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_3_1_reg_10361 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_4_reg_10331 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_5_1_reg_10301 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_6_reg_10271 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_7_1_reg_10241 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_8_reg_10211 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_9_reg_10477 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_2_2_reg_10451 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_0_2_reg_12865 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_1_2_reg_12834 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_2_2_reg_12803 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_3_2_reg_12772 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_4_2_reg_12741 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_5_2_reg_12710 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_6_2_reg_12679 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_7_2_reg_12648 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_8_2_reg_12890 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_0_9_reg_12921 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_1_1_reg_10724 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_2_reg_10693 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_3_1_reg_10662 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_4_reg_10631 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_5_1_reg_10600 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_6_reg_10569 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_7_1_reg_10538 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_8_reg_10507 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_9_reg_10781 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_3_2_reg_10755 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_0_2_reg_13190 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_1_2_reg_13160 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_2_2_reg_13130 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_3_2_reg_13100 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_4_2_reg_13070 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_5_2_reg_13040 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_6_2_reg_13010 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_7_2_reg_12980 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_8_2_reg_12950 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_0_9_reg_13215 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_1_1_reg_11035 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_2_reg_11003 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_3_1_reg_10971 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_4_reg_10939 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_5_1_reg_10907 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_6_reg_10875 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_7_1_reg_10843 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_8_reg_10811 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_9_reg_11093 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_4_2_reg_11067 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_0_2_reg_13476 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_1_2_reg_13447 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_2_2_reg_13418 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_3_2_reg_13389 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_4_2_reg_13360 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_5_2_reg_13331 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_6_2_reg_13302 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_7_2_reg_13273 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_8_2_reg_13244 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_0_9_reg_13501 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_1_1_reg_11340 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_2_reg_11309 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_3_1_reg_11278 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_4_reg_11247 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_5_1_reg_11216 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_6_reg_11185 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_7_1_reg_11154 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_8_reg_11123 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_9_reg_11395 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_5_2_reg_11371 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_0_2_reg_13730 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_1_2_reg_13705 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_2_2_reg_13680 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_3_2_reg_13655 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_4_2_reg_13630 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_5_2_reg_13605 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_6_2_reg_13580 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_7_2_reg_13555 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_8_2_reg_13530 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_0_9_reg_13753 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_6_2_7_reg_7288 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_0_2_reg_13963 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_1_2_reg_13940 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_2_2_reg_13917 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_3_2_reg_13894 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_4_2_reg_13871 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_5_2_reg_13848 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_6_2_reg_13825 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_7_2_reg_13802 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_8_2_reg_13779 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_0_9_reg_13986 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_1_reg_11729 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_2_reg_11741 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_3_reg_11753 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_4_reg_11765 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_5_reg_11777 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_6_reg_11789 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_7_reg_11801 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_0_7_2_8_reg_11813 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_1_2_reg_15886 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_2_reg_15897 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_3_2_reg_15908 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_4_reg_15919 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_5_2_reg_15930 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_6_reg_15941 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_7_2_reg_15952 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_8_reg_15963 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_0_0_9_reg_15974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_0_2_reg_16369 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_1_2_reg_16338 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_2_2_reg_16307 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_3_2_reg_16276 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_4_2_reg_16245 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_5_2_reg_16214 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_6_2_reg_16183 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_7_2_reg_16152 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_8_2_reg_16121 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_0_9_reg_16394 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_1_1_reg_14064 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_2_reg_14038 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_3_1_reg_14012 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_4_reg_14114 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_5_1_reg_14140 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_6_reg_14166 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_7_1_reg_14192 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_8_reg_14218 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_9_reg_14244 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_1_2_reg_14090 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_0_2_reg_16539 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_1_2_reg_16562 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_2_2_reg_16592 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_3_2_reg_16622 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_4_2_reg_16652 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_5_2_reg_16509 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_6_2_reg_16479 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_7_2_reg_16449 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_8_2_reg_16419 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_0_9_reg_16682 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_1_1_reg_14482 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_2_reg_14452 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_3_1_reg_14422 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_4_reg_14392 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_5_1_reg_14362 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_6_reg_14332 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_7_1_reg_14302 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_8_reg_14272 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_9_reg_14538 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_2_2_reg_14512 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_0_2_reg_16957 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_1_2_reg_16926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_2_2_reg_16895 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_3_2_reg_16864 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_4_2_reg_16833 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_5_2_reg_16802 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_6_2_reg_16771 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_7_2_reg_16740 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_8_2_reg_16709 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_0_9_reg_16982 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_1_1_reg_14785 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_2_reg_14754 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_3_1_reg_14723 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_4_reg_14692 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_5_1_reg_14661 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_6_reg_14630 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_7_1_reg_14599 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_8_reg_14568 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_9_reg_14842 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_3_2_reg_14816 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_0_2_reg_17251 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_1_2_reg_17221 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_2_2_reg_17191 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_3_2_reg_17161 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_4_2_reg_17131 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_5_2_reg_17101 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_6_2_reg_17071 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_7_2_reg_17041 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_8_2_reg_17011 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_0_9_reg_17276 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_1_1_reg_15096 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_2_reg_15064 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_3_1_reg_15032 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_4_reg_15000 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_5_1_reg_14968 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_6_reg_14936 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_7_1_reg_14904 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_8_reg_14872 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_9_reg_15154 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_4_2_reg_15128 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_0_2_reg_17537 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_1_2_reg_17508 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_2_2_reg_17479 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_3_2_reg_17450 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_4_2_reg_17421 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_5_2_reg_17392 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_6_2_reg_17363 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_7_2_reg_17334 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_8_2_reg_17305 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_0_9_reg_17562 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_1_1_reg_15401 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_2_reg_15370 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_3_1_reg_15339 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_4_reg_15308 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_5_1_reg_15277 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_6_reg_15246 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_7_1_reg_15215 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_8_reg_15184 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_9_reg_15456 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_5_2_reg_15432 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_0_2_reg_17791 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_1_2_reg_17766 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_2_2_reg_17741 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_3_2_reg_17716 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_4_2_reg_17691 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_5_2_reg_17666 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_6_2_reg_17641 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_7_2_reg_17616 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_8_2_reg_17591 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_0_9_reg_17814 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_6_2_7_reg_9153 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_0_2_reg_18024 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_1_2_reg_18001 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_2_2_reg_17978 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_3_2_reg_17955 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_4_2_reg_17932 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_5_2_reg_17909 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_6_2_reg_17886 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_7_2_reg_17863 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_8_2_reg_17840 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_0_9_reg_18047 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_1_reg_15790 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_2_reg_15802 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_3_reg_15814 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_4_reg_15826 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_5_reg_15838 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_6_reg_15850 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_7_reg_15862 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_line_buffer_1_7_2_8_reg_15874 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_0_6_7_reg_7311 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_p_0296_0_i_1_6_7_reg_9176 = 'bx;

assign ap_phi_precharge_reg_pp2_iter2_p_0150_2_reg_18810 = 'bx;

assign ap_phi_precharge_reg_pp2_iter2_p_0620_2_reg_18823 = 'bx;

assign brmerge10_fu_33122_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_5_reg_45897);

assign brmerge11_fu_27428_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | lb_6_reg_45907);

assign brmerge12_fu_33301_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_6_reg_45921);

assign brmerge13_fu_33409_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_7_reg_45931);

assign brmerge14_fu_33435_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_7_reg_45942);

assign brmerge15_fu_37801_p2 = (ap_reg_pp0_iter3_first_wrd_reg_51897 | rb_1_reg_45788);

assign brmerge16_fu_28058_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_2_reg_45816);

assign brmerge17_fu_33645_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_2_reg_45825);

assign brmerge18_fu_23996_p2 = (first_wrd_reg_51897 | lb_3_reg_45835);

assign brmerge19_fu_33749_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_3_reg_45849);

assign brmerge1_fu_32474_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_1_reg_45780);

assign brmerge20_fu_28431_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_4_reg_45859);

assign brmerge21_fu_33907_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_4_reg_45873);

assign brmerge22_fu_28557_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_5_reg_45883);

assign brmerge23_fu_34119_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_5_reg_45897);

assign brmerge24_fu_28669_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_6_reg_45907);

assign brmerge25_fu_34385_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_6_reg_45921);

assign brmerge26_fu_34759_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | lb_7_reg_45931);

assign brmerge27_fu_33529_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_0_reg_45771);

assign brmerge28_fu_34770_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_1_reg_45780);

assign brmerge29_fu_34786_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_1_reg_45788);

assign brmerge2_fu_32490_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_1_reg_45788);

assign brmerge30_fu_34911_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_2_reg_45816);

assign brmerge31_fu_34957_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_2_reg_45825);

assign brmerge32_fu_35053_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_3_reg_45835);

assign brmerge33_fu_35107_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_3_reg_45849);

assign brmerge34_fu_29779_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | lb_4_reg_45859);

assign brmerge35_fu_35239_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_4_reg_45873);

assign brmerge36_fu_29923_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | lb_5_reg_45883);

assign brmerge37_fu_35418_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_5_reg_45897);

assign brmerge38_fu_30045_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | lb_6_reg_45907);

assign brmerge39_fu_35622_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_6_reg_45921);

assign brmerge3_fu_32615_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_2_reg_45816);

assign brmerge40_fu_26420_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | rb_0_reg_45771);

assign brmerge41_fu_35869_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | lb_1_reg_45780);

assign brmerge42_fu_38557_p2 = (ap_reg_pp0_iter3_first_wrd_reg_51897 | rb_1_reg_45788);

assign brmerge43_fu_30675_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_2_reg_45816);

assign brmerge44_fu_35954_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_2_reg_45825);

assign brmerge45_fu_24398_p2 = (first_wrd_reg_51897 | lb_3_reg_45835);

assign brmerge46_fu_36058_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_3_reg_45849);

assign brmerge47_fu_31048_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_4_reg_45859);

assign brmerge48_fu_36216_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_4_reg_45873);

assign brmerge49_fu_31174_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_5_reg_45883);

assign brmerge4_fu_32661_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_2_reg_45825);

assign brmerge50_fu_36428_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_5_reg_45897);

assign brmerge51_fu_31286_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 | lb_6_reg_45907);

assign brmerge52_fu_36694_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | rb_6_reg_45921);

assign brmerge53_fu_37068_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | lb_7_reg_45931);

assign brmerge54_fu_29054_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | rb_0_reg_45771);

assign brmerge5_fu_32757_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | lb_3_reg_45835);

assign brmerge6_fu_32811_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_3_reg_45849);

assign brmerge7_fu_27145_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | lb_4_reg_45859);

assign brmerge8_fu_32943_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 | rb_4_reg_45873);

assign brmerge9_fu_27289_p2 = (ap_reg_pp0_iter1_last_wrd_reg_51948 | lb_5_reg_45883);

assign brmerge_fu_33560_p2 = (ap_reg_pp0_iter2_first_wrd_reg_51897 | lb_1_reg_45780);

assign cond1_fu_20292_p2 = ((tmp_1231_fu_20038_p1 == 3'd7) ? 1'b1 : 1'b0);

assign cond6_fu_20126_p2 = ((tmp_1231_fu_20038_p1 == 3'd1) ? 1'b1 : 1'b0);

assign cond7_fu_20184_p2 = ((tmp_1241_fu_20180_p1 == 3'd0) ? 1'b1 : 1'b0);

assign cond_fu_20276_p2 = ((tmp_1248_fu_20254_p1 == 3'd6) ? 1'b1 : 1'b0);

assign conv_params_0_0_0_1_fu_32248_p1 = r_V_7_fu_32238_p2[0:0];

assign conv_params_1_0_0_1_fu_32316_p1 = r_V_15_1_fu_32243_p2[0:0];

assign count_V_fu_20838_p2 = (p_9_reg_6200 + 7'd1);

assign d0_V_10_fu_45385_p2 = (r_V_18_fu_45059_p3 | 6'd11);

assign d0_V_11_fu_45408_p2 = (r_V_18_fu_45059_p3 | 6'd12);

assign d0_V_12_fu_45431_p2 = (r_V_18_fu_45059_p3 | 6'd13);

assign d0_V_13_fu_45454_p2 = (r_V_18_fu_45059_p3 | 6'd14);

assign d0_V_14_fu_45477_p2 = (r_V_18_fu_45059_p3 | 6'd15);

assign d0_V_1_fu_45178_p2 = (r_V_18_fu_45059_p3 | 6'd2);

assign d0_V_2_fu_45201_p2 = (r_V_18_fu_45059_p3 | 6'd3);

assign d0_V_3_fu_45224_p2 = (r_V_18_fu_45059_p3 | 6'd4);

assign d0_V_4_fu_45247_p2 = (r_V_18_fu_45059_p3 | 6'd5);

assign d0_V_5_fu_45270_p2 = (r_V_18_fu_45059_p3 | 6'd6);

assign d0_V_6_fu_45293_p2 = (r_V_18_fu_45059_p3 | 6'd7);

assign d0_V_7_fu_45316_p2 = (r_V_18_fu_45059_p3 | 6'd8);

assign d0_V_8_fu_45339_p2 = (r_V_18_fu_45059_p3 | 6'd9);

assign d0_V_9_fu_45362_p2 = (r_V_18_fu_45059_p3 | 6'd10);

assign d0_V_s_fu_45155_p2 = (r_V_18_fu_45059_p3 | 6'd1);

assign d_o_idx_V_read_read_fu_3280_p2 = d_o_idx_V;

assign dmem_0_0_V_d0 = outword_V;

assign dmem_0_1_V_d0 = outword_V;

assign dmem_1_0_V_d0 = outword_V;

assign dmem_1_1_V_d0 = outword_V;

assign exitcond1_fu_20833_p2 = ((p_9_reg_6200 == tmp_230_reg_51278) ? 1'b1 : 1'b0);

assign exitcond4_fu_42221_p2 = ((p_1_reg_18073 == words_per_image_V_reg_45719) ? 1'b1 : 1'b0);

assign exitcond_fu_43027_p2 = ((p_2_phi_fu_18802_p4 == words_per_image_V_reg_45719) ? 1'b1 : 1'b0);

assign first_wrd_fu_20844_p2 = ((t_V_reg_6177 == 8'd0) ? 1'b1 : 1'b0);

assign first_wrd_not1_fu_23946_p2 = (first_wrd_reg_51897 ^ 1'd1);

assign first_wrd_not2_fu_30445_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 ^ 1'd1);

assign first_wrd_not3_fu_24348_p2 = (first_wrd_reg_51897 ^ 1'd1);

assign first_wrd_not_fu_27828_p2 = (ap_reg_pp0_iter1_first_wrd_reg_51897 ^ 1'd1);

assign fixed_temp_0_V_1_fu_42643_p2 = (fixed_buffer_0_V_q0 + fixed_temp_V_reg_18778);

assign fixed_temp_10_V_1_fu_42703_p2 = (fixed_buffer_10_V_q0 + fixed_temp_V_10_reg_18668);

assign fixed_temp_11_V_1_fu_42709_p2 = (fixed_buffer_11_V_q0 + fixed_temp_V_11_reg_18657);

assign fixed_temp_12_V_1_fu_42715_p2 = (fixed_buffer_12_V_q0 + fixed_temp_V_12_reg_18646);

assign fixed_temp_13_V_1_fu_42721_p2 = (fixed_buffer_13_V_q0 + fixed_temp_V_13_reg_18635);

assign fixed_temp_14_V_1_fu_42727_p2 = (fixed_buffer_14_V_q0 + fixed_temp_V_14_reg_18624);

assign fixed_temp_15_V_1_fu_42733_p2 = (fixed_buffer_15_V_q0 + fixed_temp_V_15_reg_18613);

assign fixed_temp_16_V_1_fu_42739_p2 = (fixed_buffer_16_V_q0 + fixed_temp_V_16_reg_18602);

assign fixed_temp_17_V_1_fu_42745_p2 = (fixed_buffer_17_V_q0 + fixed_temp_V_17_reg_18591);

assign fixed_temp_18_V_1_fu_42751_p2 = (fixed_buffer_18_V_q0 + fixed_temp_V_18_reg_18580);

assign fixed_temp_19_V_1_fu_42757_p2 = (fixed_buffer_19_V_q0 + fixed_temp_V_19_reg_18569);

assign fixed_temp_1_V_1_fu_42649_p2 = (fixed_buffer_1_V_q0 + fixed_temp_V_1_reg_18767);

assign fixed_temp_20_V_1_fu_42763_p2 = (fixed_buffer_20_V_q0 + fixed_temp_V_20_reg_18558);

assign fixed_temp_21_V_1_fu_42769_p2 = (fixed_buffer_21_V_q0 + fixed_temp_V_21_reg_18547);

assign fixed_temp_22_V_1_fu_42775_p2 = (fixed_buffer_22_V_q0 + fixed_temp_V_22_reg_18536);

assign fixed_temp_23_V_1_fu_42781_p2 = (fixed_buffer_23_V_q0 + fixed_temp_V_23_reg_18525);

assign fixed_temp_24_V_1_fu_42787_p2 = (fixed_buffer_24_V_q0 + fixed_temp_V_24_reg_18514);

assign fixed_temp_25_V_1_fu_42793_p2 = (fixed_buffer_25_V_q0 + fixed_temp_V_25_reg_18503);

assign fixed_temp_26_V_1_fu_42799_p2 = (fixed_buffer_26_V_q0 + fixed_temp_V_26_reg_18492);

assign fixed_temp_27_V_1_fu_42805_p2 = (fixed_buffer_27_V_q0 + fixed_temp_V_27_reg_18481);

assign fixed_temp_28_V_1_fu_42811_p2 = (fixed_buffer_28_V_q0 + fixed_temp_V_28_reg_18470);

assign fixed_temp_29_V_1_fu_42817_p2 = (fixed_buffer_29_V_q0 + fixed_temp_V_29_reg_18459);

assign fixed_temp_2_V_1_fu_42655_p2 = (fixed_buffer_2_V_q0 + fixed_temp_V_2_reg_18756);

assign fixed_temp_30_V_1_fu_42823_p2 = (fixed_buffer_30_V_q0 + fixed_temp_V_30_reg_18448);

assign fixed_temp_31_V_1_fu_42829_p2 = (fixed_buffer_31_V_q0 + fixed_temp_V_31_reg_18437);

assign fixed_temp_32_V_1_fu_42835_p2 = (fixed_buffer_32_V_q0 + fixed_temp_V_32_reg_18426);

assign fixed_temp_33_V_1_fu_42841_p2 = (fixed_buffer_33_V_q0 + fixed_temp_V_33_reg_18415);

assign fixed_temp_34_V_1_fu_42847_p2 = (fixed_buffer_34_V_q0 + fixed_temp_V_34_reg_18404);

assign fixed_temp_35_V_1_fu_42853_p2 = (fixed_buffer_35_V_q0 + fixed_temp_V_35_reg_18393);

assign fixed_temp_36_V_1_fu_42859_p2 = (fixed_buffer_36_V_q0 + fixed_temp_V_36_reg_18382);

assign fixed_temp_37_V_1_fu_42865_p2 = (fixed_buffer_37_V_q0 + fixed_temp_V_37_reg_18371);

assign fixed_temp_38_V_1_fu_42871_p2 = (fixed_buffer_38_V_q0 + fixed_temp_V_38_reg_18360);

assign fixed_temp_39_V_1_fu_42877_p2 = (fixed_buffer_39_V_q0 + fixed_temp_V_39_reg_18349);

assign fixed_temp_3_V_1_fu_42661_p2 = (fixed_buffer_3_V_q0 + fixed_temp_V_3_reg_18745);

assign fixed_temp_40_V_1_fu_42883_p2 = (fixed_buffer_40_V_q0 + fixed_temp_V_40_reg_18338);

assign fixed_temp_41_V_1_fu_42889_p2 = (fixed_buffer_41_V_q0 + fixed_temp_V_41_reg_18327);

assign fixed_temp_42_V_1_fu_42895_p2 = (fixed_buffer_42_V_q0 + fixed_temp_V_42_reg_18316);

assign fixed_temp_43_V_1_fu_42901_p2 = (fixed_buffer_43_V_q0 + fixed_temp_V_43_reg_18305);

assign fixed_temp_44_V_1_fu_42907_p2 = (fixed_buffer_44_V_q0 + fixed_temp_V_44_reg_18294);

assign fixed_temp_45_V_1_fu_42913_p2 = (fixed_buffer_45_V_q0 + fixed_temp_V_45_reg_18283);

assign fixed_temp_46_V_1_fu_42919_p2 = (fixed_buffer_46_V_q0 + fixed_temp_V_46_reg_18272);

assign fixed_temp_47_V_1_fu_42925_p2 = (fixed_buffer_47_V_q0 + fixed_temp_V_47_reg_18261);

assign fixed_temp_48_V_1_fu_42931_p2 = (fixed_buffer_48_V_q0 + fixed_temp_V_48_reg_18250);

assign fixed_temp_49_V_1_fu_42937_p2 = (fixed_buffer_49_V_q0 + fixed_temp_V_49_reg_18239);

assign fixed_temp_4_V_1_fu_42667_p2 = (fixed_buffer_4_V_q0 + fixed_temp_V_4_reg_18734);

assign fixed_temp_50_V_1_fu_42943_p2 = (fixed_buffer_50_V_q0 + fixed_temp_V_50_reg_18228);

assign fixed_temp_51_V_1_fu_42949_p2 = (fixed_buffer_51_V_q0 + fixed_temp_V_51_reg_18217);

assign fixed_temp_52_V_1_fu_42955_p2 = (fixed_buffer_52_V_q0 + fixed_temp_V_52_reg_18206);

assign fixed_temp_53_V_1_fu_42961_p2 = (fixed_buffer_53_V_q0 + fixed_temp_V_53_reg_18195);

assign fixed_temp_54_V_1_fu_42967_p2 = (fixed_buffer_54_V_q0 + fixed_temp_V_54_reg_18184);

assign fixed_temp_55_V_1_fu_42973_p2 = (fixed_buffer_55_V_q0 + fixed_temp_V_55_reg_18173);

assign fixed_temp_56_V_1_fu_42979_p2 = (fixed_buffer_56_V_q0 + fixed_temp_V_56_reg_18162);

assign fixed_temp_57_V_1_fu_42985_p2 = (fixed_buffer_57_V_q0 + fixed_temp_V_57_reg_18151);

assign fixed_temp_58_V_1_fu_42991_p2 = (fixed_buffer_58_V_q0 + fixed_temp_V_58_reg_18140);

assign fixed_temp_59_V_1_fu_42997_p2 = (fixed_buffer_59_V_q0 + fixed_temp_V_59_reg_18129);

assign fixed_temp_5_V_1_fu_42673_p2 = (fixed_buffer_5_V_q0 + fixed_temp_V_5_reg_18723);

assign fixed_temp_60_V_1_fu_43003_p2 = (fixed_buffer_60_V_q0 + fixed_temp_V_60_reg_18118);

assign fixed_temp_61_V_1_fu_43009_p2 = (fixed_buffer_61_V_q0 + fixed_temp_V_61_reg_18107);

assign fixed_temp_62_V_1_fu_43015_p2 = (fixed_buffer_62_V_q0 + fixed_temp_V_62_reg_18096);

assign fixed_temp_63_V_1_fu_43021_p2 = (fixed_buffer_63_V_q0 + fixed_temp_V_s_reg_18085);

assign fixed_temp_6_V_1_fu_42679_p2 = (fixed_buffer_6_V_q0 + fixed_temp_V_6_reg_18712);

assign fixed_temp_7_V_1_fu_42685_p2 = (fixed_buffer_7_V_q0 + fixed_temp_V_7_reg_18701);

assign fixed_temp_8_V_1_fu_42691_p2 = (fixed_buffer_8_V_q0 + fixed_temp_V_8_reg_18690);

assign fixed_temp_9_V_1_fu_42697_p2 = (fixed_buffer_9_V_q0 + fixed_temp_V_9_reg_18679);

assign grp_fu_19490_p2 = ($signed(3'd4) - $signed(grp_fu_19490_p1));

assign i0_V_1_10_fu_44939_p2 = (tmp_307_10_reg_60251 + tmp_1518_fu_44929_p4);

assign i0_V_1_11_fu_45006_p2 = (tmp_307_11_reg_60256 + tmp_1526_fu_44998_p3);

assign i0_V_1_1_fu_44714_p2 = (tmp_307_1_reg_60236 + tmp_1493_fu_44702_p5);

assign i0_V_1_2_fu_44789_p2 = (tmp_307_2_reg_60241 + tmp_1501_fu_44779_p4);

assign i0_V_1_3_fu_44864_p2 = (tmp_307_3_reg_60246 + tmp_1510_fu_44852_p5);

assign i0_V_1_4_fu_44274_p2 = (tmp_307_4_reg_60201 + tmp_1433_fu_44264_p4);

assign i0_V_1_5_fu_44324_p2 = (tmp_307_5_reg_60206 + tmp_1442_fu_44314_p5);

assign i0_V_1_6_fu_44399_p2 = (tmp_307_6_reg_60211 + tmp_1450_fu_44389_p4);

assign i0_V_1_7_fu_44466_p2 = (tmp_307_7_reg_60216 + tmp_1458_fu_44458_p3);

assign i0_V_1_8_fu_44539_p2 = (tmp_307_8_reg_60221 + tmp_1466_fu_44529_p4);

assign i0_V_1_9_fu_44589_p2 = (tmp_307_9_reg_60226 + tmp_1475_fu_44579_p5);

assign i0_V_1_s_fu_44641_p2 = (tmp_307_s_reg_60231 + tmp_1484_fu_44629_p6);

assign i1_V_10_fu_44719_p2 = (i0_V_1_1_fu_44714_p2 + pool_width_V_reg_60154);

assign i1_V_11_fu_44794_p2 = (i0_V_1_2_fu_44789_p2 + pool_width_V_reg_60154);

assign i1_V_12_fu_44869_p2 = (i0_V_1_3_fu_44864_p2 + pool_width_V_reg_60154);

assign i1_V_13_fu_44944_p2 = (i0_V_1_10_fu_44939_p2 + pool_width_V_reg_60154);

assign i1_V_14_fu_45011_p2 = (i0_V_1_11_fu_45006_p2 + pool_width_V_reg_60154);

assign i1_V_1_fu_44076_p2 = (tmp_1409_fu_44068_p3 + pool_width_V_reg_60154);

assign i1_V_2_fu_44144_p2 = (tmp_1417_fu_44134_p4 + pool_width_V_reg_60154);

assign i1_V_3_fu_44206_p2 = (tmp_1425_fu_44198_p3 + pool_width_V_reg_60154);

assign i1_V_4_fu_44279_p2 = (i0_V_1_4_fu_44274_p2 + pool_width_V_reg_60154);

assign i1_V_5_fu_44329_p2 = (i0_V_1_5_fu_44324_p2 + pool_width_V_reg_60154);

assign i1_V_6_fu_44404_p2 = (i0_V_1_6_fu_44399_p2 + pool_width_V_reg_60154);

assign i1_V_7_fu_44471_p2 = (i0_V_1_7_fu_44466_p2 + pool_width_V_reg_60154);

assign i1_V_8_fu_44544_p2 = (i0_V_1_8_fu_44539_p2 + pool_width_V_reg_60154);

assign i1_V_9_fu_44594_p2 = (i0_V_1_9_fu_44589_p2 + pool_width_V_reg_60154);

assign i1_V_s_fu_44646_p2 = (i0_V_1_s_fu_44641_p2 + pool_width_V_reg_60154);

assign i_V_5_cast_fu_20830_p1 = words_per_image_V_reg_45719;

assign i_V_5_fu_42638_p2 = (i_V_5_cast_reg_51882 + p_3_reg_18789);

assign i_V_fu_19946_p2 = (p_7_reg_6154 + 6'd1);

assign images_per_phase_fu_19674_p2 = 12'd2048 >> tmp_114_cast_fu_19670_p1;

assign index_assign_16_10_fu_45391_p1 = d0_V_10_fu_45385_p2;

assign index_assign_16_11_fu_45414_p1 = d0_V_11_fu_45408_p2;

assign index_assign_16_12_fu_45437_p1 = d0_V_12_fu_45431_p2;

assign index_assign_16_13_fu_45460_p1 = d0_V_13_fu_45454_p2;

assign index_assign_16_14_fu_45483_p1 = d0_V_14_fu_45477_p2;

assign index_assign_16_1_fu_45161_p1 = d0_V_s_fu_45155_p2;

assign index_assign_16_2_fu_45184_p1 = d0_V_1_fu_45178_p2;

assign index_assign_16_3_fu_45207_p1 = d0_V_2_fu_45201_p2;

assign index_assign_16_4_fu_45230_p1 = d0_V_3_fu_45224_p2;

assign index_assign_16_5_fu_45253_p1 = d0_V_4_fu_45247_p2;

assign index_assign_16_6_fu_45276_p1 = d0_V_5_fu_45270_p2;

assign index_assign_16_7_fu_45299_p1 = d0_V_6_fu_45293_p2;

assign index_assign_16_8_fu_45322_p1 = d0_V_7_fu_45316_p2;

assign index_assign_16_9_fu_45345_p1 = d0_V_8_fu_45339_p2;

assign index_assign_16_s_fu_45368_p1 = d0_V_9_fu_45362_p2;

assign index_assign_17_10_fu_44724_p1 = i0_V_1_1_fu_44714_p2;

assign index_assign_17_11_fu_44799_p1 = i0_V_1_2_fu_44789_p2;

assign index_assign_17_12_fu_44874_p1 = i0_V_1_3_fu_44864_p2;

assign index_assign_17_13_fu_44949_p1 = i0_V_1_10_fu_44939_p2;

assign index_assign_17_14_fu_45016_p1 = i0_V_1_11_fu_45006_p2;

assign index_assign_17_1_fu_44081_p1 = tmp_1409_fu_44068_p3;

assign index_assign_17_2_fu_44149_p1 = tmp_1417_fu_44134_p4;

assign index_assign_17_3_fu_44211_p1 = tmp_1425_fu_44198_p3;

assign index_assign_17_4_fu_44284_p1 = i0_V_1_4_fu_44274_p2;

assign index_assign_17_5_fu_44334_p1 = i0_V_1_5_fu_44324_p2;

assign index_assign_17_6_fu_44409_p1 = i0_V_1_6_fu_44399_p2;

assign index_assign_17_7_fu_44476_p1 = i0_V_1_7_fu_44466_p2;

assign index_assign_17_8_fu_44549_p1 = i0_V_1_8_fu_44539_p2;

assign index_assign_17_9_fu_44599_p1 = i0_V_1_9_fu_44589_p2;

assign index_assign_17_s_fu_44651_p1 = i0_V_1_s_fu_44641_p2;

assign index_assign_18_10_fu_44736_p1 = i1_V_10_fu_44719_p2;

assign index_assign_18_11_fu_44811_p1 = i1_V_11_fu_44794_p2;

assign index_assign_18_12_fu_44886_p1 = i1_V_12_fu_44869_p2;

assign index_assign_18_13_fu_44961_p1 = i1_V_13_fu_44944_p2;

assign index_assign_18_14_fu_45028_p1 = i1_V_14_fu_45011_p2;

assign index_assign_18_1_fu_44093_p1 = i1_V_1_fu_44076_p2;

assign index_assign_18_2_fu_44161_p1 = i1_V_2_fu_44144_p2;

assign index_assign_18_3_fu_44223_p1 = i1_V_3_fu_44206_p2;

assign index_assign_18_4_fu_44296_p1 = i1_V_4_fu_44279_p2;

assign index_assign_18_5_fu_44346_p1 = i1_V_5_fu_44329_p2;

assign index_assign_18_6_fu_44421_p1 = i1_V_6_fu_44404_p2;

assign index_assign_18_7_fu_44488_p1 = i1_V_7_fu_44471_p2;

assign index_assign_18_8_fu_44561_p1 = i1_V_8_fu_44544_p2;

assign index_assign_18_9_fu_44611_p1 = i1_V_9_fu_44594_p2;

assign index_assign_18_s_fu_44663_p1 = i1_V_s_fu_44646_p2;

assign index_assign_2_fu_44032_p1 = pool_width_V_reg_60154;

assign index_assign_s_fu_45138_p1 = r_V_18_fu_45059_p3;

assign last_wrd_fu_20854_p2 = ((tmp_149_cast_fu_20850_p1 == tmp_123_cast_reg_50195) ? 1'b1 : 1'b0);

assign last_wrd_not1_fu_34915_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 ^ 1'd1);

assign last_wrd_not_fu_32619_p2 = (ap_reg_pp0_iter2_last_wrd_reg_51948 ^ 1'd1);

assign lb_1_fu_19740_p2 = (tmp_1225_fu_19722_p1 ^ 1'd1);

assign lb_2_fu_19768_p2 = (tmp_1227_fu_19760_p3 ^ 1'd1);

assign lb_3_fu_19790_p2 = ((tmp_1226_fu_19726_p1 == 2'd0) ? 1'b1 : 1'b0);

assign lb_4_fu_19832_p2 = ((r_V_62_4_fu_19824_p3 == 3'd0) ? 1'b1 : 1'b0);

assign lb_5_fu_19868_p2 = ((r_V_62_5_fu_19854_p4 == 3'd0) ? 1'b1 : 1'b0);

assign lb_6_fu_19896_p2 = ((tmp_1229_fu_19886_p4 == 2'd0) ? 1'b1 : 1'b0);

assign lb_7_fu_19922_p2 = ((tmp_fu_19718_p1 == 3'd0) ? 1'b1 : 1'b0);

assign lhs_V_12_3_cast_fu_19796_p1 = tmp_1226_fu_19726_p1;

assign lhs_V_3_cast_fu_42553_p1 = p_1_reg_18073;

assign lhs_V_fu_20821_p1 = p_8_reg_6165;

assign line_buffer_0_0_1_9_fu_37795_p3 = ((rb_0_reg_45771[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_1_1_1_reg_55434);

assign line_buffer_0_1_1_9_fu_37811_p3 = ((rb_1_reg_45788[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_2_1_1_reg_55370);

assign line_buffer_0_1_1_fu_37805_p3 = ((tmp_1225_reg_45756[0:0] === 1'b1) ? ap_reg_pp0_iter3_word_buffer_0_1_0_reg_55417 : 2'd0);

assign line_buffer_0_2_1_9_fu_37823_p3 = ((rb_2_reg_45825[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_3_1_1_reg_55310);

assign line_buffer_0_2_1_fu_37817_p3 = ((tmp_1227_reg_45800[0:0] === 1'b1) ? ap_reg_pp0_iter3_word_buffer_0_2_0_reg_55355 : 2'd0);

assign line_buffer_0_3_1_9_fu_37835_p3 = ((rb_3_reg_45849[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_4_1_1_reg_55256);

assign line_buffer_0_3_1_fu_37829_p3 = ((lb_3_reg_45835[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_3_0_reg_55296);

assign line_buffer_0_4_1_9_fu_37847_p3 = ((rb_4_reg_45873[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_5_1_1_reg_55209);

assign line_buffer_0_4_1_fu_37841_p3 = ((lb_4_reg_45859[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_4_0_reg_55244);

assign line_buffer_0_5_1_9_fu_37859_p3 = ((rb_5_reg_45897[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_6_1_1_reg_55171);

assign line_buffer_0_5_1_fu_37853_p3 = ((lb_5_reg_45883[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_5_0_reg_55200);

assign line_buffer_0_6_1_9_fu_37871_p3 = ((rb_6_reg_45921[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_7_1_1_reg_55141);

assign line_buffer_0_6_1_fu_37865_p3 = ((lb_6_reg_45907[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_6_0_reg_55164);

assign line_buffer_0_7_1_fu_37877_p3 = ((lb_7_reg_45931[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_0_7_0_reg_55135);

assign line_buffer_0_7_2_9_fu_33453_p3 = ((brmerge14_fu_33435_p2[0:0] === 1'b1) ? 2'd0 : tmp_200_fu_33439_p10);

assign line_buffer_0_7_2_fu_33427_p3 = ((brmerge13_fu_33409_p2[0:0] === 1'b1) ? 2'd0 : tmp_199_fu_33413_p10);

assign line_buffer_1_0_1_9_fu_38551_p3 = ((rb_0_reg_45771[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_1_1_1_reg_54946);

assign line_buffer_1_1_1_9_fu_38567_p3 = ((rb_1_reg_45788[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_2_1_1_reg_55111);

assign line_buffer_1_1_1_fu_38561_p3 = ((tmp_1225_reg_45756[0:0] === 1'b1) ? ap_reg_pp0_iter3_word_buffer_1_1_0_reg_54929 : 2'd0);

assign line_buffer_1_2_1_9_fu_38579_p3 = ((rb_2_reg_45825[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_3_1_1_reg_54872);

assign line_buffer_1_2_1_fu_38573_p3 = ((tmp_1227_reg_45800[0:0] === 1'b1) ? ap_reg_pp0_iter3_word_buffer_1_2_0_1_reg_55582 : 2'd0);

assign line_buffer_1_3_1_9_fu_38591_p3 = ((rb_3_reg_45849[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_4_1_1_reg_54818);

assign line_buffer_1_3_1_fu_38585_p3 = ((lb_3_reg_45835[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_3_0_reg_54858);

assign line_buffer_1_4_1_9_fu_38603_p3 = ((rb_4_reg_45873[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_5_1_1_reg_54771);

assign line_buffer_1_4_1_fu_38597_p3 = ((lb_4_reg_45859[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_4_0_reg_54806);

assign line_buffer_1_5_1_9_fu_38615_p3 = ((rb_5_reg_45897[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_6_1_1_reg_54733);

assign line_buffer_1_5_1_fu_38609_p3 = ((lb_5_reg_45883[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_5_0_reg_54762);

assign line_buffer_1_6_1_9_fu_38627_p3 = ((rb_6_reg_45921[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_7_1_1_reg_54703);

assign line_buffer_1_6_1_fu_38621_p3 = ((lb_6_reg_45907[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_6_0_reg_54726);

assign line_buffer_1_7_1_fu_38633_p3 = ((lb_7_reg_45931[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter3_word_buffer_1_7_0_reg_54697);

assign line_buffer_1_7_2_9_fu_35766_p3 = ((brmerge14_fu_33435_p2[0:0] === 1'b1) ? 2'd0 : tmp_220_fu_35752_p10);

assign line_buffer_1_7_2_fu_35744_p3 = ((brmerge13_fu_33409_p2[0:0] === 1'b1) ? 2'd0 : tmp_219_fu_35730_p10);

assign log_slice_V_fu_19615_p1 = width_mode_V;

assign log_width_V_fu_19620_p2 = (log_slice_V_fu_19615_p1 + 3'd3);

assign new_batch_V_read_read_fu_3262_p2 = new_batch_V;

assign not_10_fu_43299_p2 = (($signed(tmp_271_10_cast_fu_43295_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_11_fu_43308_p2 = (($signed(tmp_271_11_cast_fu_43304_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_12_fu_43317_p2 = (($signed(tmp_271_12_cast_fu_43313_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_13_fu_43326_p2 = (($signed(tmp_271_13_cast_fu_43322_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_14_fu_43335_p2 = (($signed(tmp_271_14_cast_fu_43331_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_15_fu_43344_p2 = (($signed(tmp_271_15_cast_fu_43340_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_16_fu_43353_p2 = (($signed(tmp_271_16_cast_fu_43349_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_17_fu_43362_p2 = (($signed(tmp_271_17_cast_fu_43358_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_18_fu_43371_p2 = (($signed(tmp_271_18_cast_fu_43367_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_19_fu_43380_p2 = (($signed(tmp_271_19_cast_fu_43376_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_1_fu_43209_p2 = (($signed(tmp_271_1_cast_fu_43205_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_20_fu_43389_p2 = (($signed(tmp_271_20_cast_fu_43385_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_21_fu_43398_p2 = (($signed(tmp_271_21_cast_fu_43394_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_22_fu_43407_p2 = (($signed(tmp_271_22_cast_fu_43403_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_23_fu_43416_p2 = (($signed(tmp_271_23_cast_fu_43412_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_24_fu_43425_p2 = (($signed(tmp_271_24_cast_fu_43421_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_25_fu_43434_p2 = (($signed(tmp_271_25_cast_fu_43430_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_26_fu_43443_p2 = (($signed(tmp_271_26_cast_fu_43439_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_27_fu_43452_p2 = (($signed(tmp_271_27_cast_fu_43448_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_28_fu_43461_p2 = (($signed(tmp_271_28_cast_fu_43457_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_29_fu_43470_p2 = (($signed(tmp_271_29_cast_fu_43466_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_2_fu_43218_p2 = (($signed(tmp_271_2_cast_fu_43214_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_30_fu_43479_p2 = (($signed(tmp_271_30_cast_fu_43475_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_31_fu_43488_p2 = (($signed(tmp_271_31_cast_fu_43484_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_32_fu_43497_p2 = (($signed(tmp_271_32_cast_fu_43493_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_33_fu_43506_p2 = (($signed(tmp_271_33_cast_fu_43502_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_34_fu_43515_p2 = (($signed(tmp_271_34_cast_fu_43511_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_35_fu_43524_p2 = (($signed(tmp_271_35_cast_fu_43520_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_36_fu_43533_p2 = (($signed(tmp_271_36_cast_fu_43529_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_37_fu_43542_p2 = (($signed(tmp_271_37_cast_fu_43538_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_38_fu_43551_p2 = (($signed(tmp_271_38_cast_fu_43547_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_39_fu_43560_p2 = (($signed(tmp_271_39_cast_fu_43556_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_3_fu_43227_p2 = (($signed(tmp_271_3_cast_fu_43223_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_40_fu_43569_p2 = (($signed(tmp_271_40_cast_fu_43565_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_41_fu_43578_p2 = (($signed(tmp_271_41_cast_fu_43574_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_42_fu_43587_p2 = (($signed(tmp_271_42_cast_fu_43583_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_43_fu_43596_p2 = (($signed(tmp_271_43_cast_fu_43592_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_44_fu_43605_p2 = (($signed(tmp_271_44_cast_fu_43601_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_45_fu_43614_p2 = (($signed(tmp_271_45_cast_fu_43610_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_46_fu_43623_p2 = (($signed(tmp_271_46_cast_fu_43619_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_47_fu_43632_p2 = (($signed(tmp_271_47_cast_fu_43628_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_48_fu_43641_p2 = (($signed(tmp_271_48_cast_fu_43637_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_49_fu_43650_p2 = (($signed(tmp_271_49_cast_fu_43646_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_4_fu_43236_p2 = (($signed(tmp_271_4_cast_fu_43232_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_50_fu_43659_p2 = (($signed(tmp_271_50_cast_fu_43655_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_51_fu_43668_p2 = (($signed(tmp_271_51_cast_fu_43664_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_52_fu_43677_p2 = (($signed(tmp_271_52_cast_fu_43673_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_53_fu_43686_p2 = (($signed(tmp_271_53_cast_fu_43682_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_54_fu_43695_p2 = (($signed(tmp_271_54_cast_fu_43691_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_55_fu_43704_p2 = (($signed(tmp_271_55_cast_fu_43700_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_56_fu_43713_p2 = (($signed(tmp_271_56_cast_fu_43709_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_57_fu_43722_p2 = (($signed(tmp_271_57_cast_fu_43718_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_58_fu_43731_p2 = (($signed(tmp_271_58_cast_fu_43727_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_59_fu_43740_p2 = (($signed(tmp_271_59_cast_fu_43736_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_5_fu_43245_p2 = (($signed(tmp_271_5_cast_fu_43241_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_60_fu_43749_p2 = (($signed(tmp_271_60_cast_fu_43745_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_61_fu_43758_p2 = (($signed(tmp_271_61_cast_fu_43754_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_62_fu_43767_p2 = (($signed(tmp_271_62_cast_fu_43763_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_6_fu_43254_p2 = (($signed(tmp_271_6_cast_fu_43250_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_7_fu_43263_p2 = (($signed(tmp_271_7_cast_fu_43259_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_8_fu_43272_p2 = (($signed(tmp_271_8_cast_fu_43268_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_9_fu_43281_p2 = (($signed(tmp_271_9_cast_fu_43277_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_s_70_fu_43290_p2 = (($signed(tmp_271_cast_69_fu_43286_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign not_s_fu_43200_p2 = (($signed(tmp_271_cast_fu_43196_p1) < $signed(nc_V)) ? 1'b1 : 1'b0);

assign o_bank_offset_V_1_fu_42360_p4 = {{o_index_V[15:3]}};

assign o_bank_offset_V_2_fu_45505_p4 = {{o_bank_offset_V_fu_45050_p2[15:2]}};

assign o_bank_offset_V_3_fu_42369_p1 = o_bank_offset_V_1_fu_42360_p4;

assign o_bank_offset_V_4_fu_45515_p1 = o_bank_offset_V_2_fu_45505_p4;

assign o_bank_offset_V_fu_45050_p2 = (tmp_137_fu_45046_p1 + tmp_120_reg_60174);

assign old_word_buffer_0_0_52_fu_26368_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_1_reg_52260);

assign old_word_buffer_0_0_53_fu_26374_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_2_fu_25391_p3);

assign old_word_buffer_0_0_54_fu_26381_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_3_reg_52271);

assign old_word_buffer_0_0_55_fu_26387_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_4_fu_25398_p3);

assign old_word_buffer_0_0_56_fu_26394_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_5_reg_52282);

assign old_word_buffer_0_0_57_fu_26400_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_6_fu_25405_p3);

assign old_word_buffer_0_0_58_fu_26407_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_7_reg_52293);

assign old_word_buffer_0_0_59_fu_26413_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_0_0_8_fu_25412_p3);

assign old_word_buffer_1_0_52_fu_29002_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_1_reg_52372);

assign old_word_buffer_1_0_53_fu_29008_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_2_fu_25489_p3);

assign old_word_buffer_1_0_54_fu_29015_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_3_reg_52383);

assign old_word_buffer_1_0_55_fu_29021_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_4_fu_25496_p3);

assign old_word_buffer_1_0_56_fu_29028_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_5_reg_52394);

assign old_word_buffer_1_0_57_fu_29034_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_6_fu_25503_p3);

assign old_word_buffer_1_0_58_fu_29041_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_7_reg_52405);

assign old_word_buffer_1_0_59_fu_29047_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? 2'd0 : word_buffer_1_0_8_fu_25510_p3);

assign old_word_buffer_V_lo_100_fu_31221_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : old_word_buffer_1_7_11_fu_1882);

assign old_word_buffer_V_lo_101_fu_31228_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_12_fu_1850 : old_word_buffer_1_7_12_fu_1886);

assign old_word_buffer_V_lo_102_fu_31238_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : old_word_buffer_1_7_13_fu_1890);

assign old_word_buffer_V_lo_103_fu_31245_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_14_fu_1858 : old_word_buffer_1_7_14_fu_1894);

assign old_word_buffer_V_lo_104_fu_31255_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : old_word_buffer_1_7_15_fu_1898);

assign old_word_buffer_V_lo_105_fu_31262_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_16_fu_1866 : old_word_buffer_1_7_16_fu_1902);

assign old_word_buffer_V_lo_106_fu_31269_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_78_reg_53869 : old_word_buffer_1_7_49_reg_52231);

assign old_word_buffer_V_lo_107_fu_31274_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_18_fu_1874 : old_word_buffer_1_7_42_reg_52212);

assign old_word_buffer_V_lo_108_fu_31290_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : old_word_buffer_1_7_fu_714);

assign old_word_buffer_V_lo_109_fu_36698_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_1_6_35_reg_54593 : 2'd0);

assign old_word_buffer_V_lo_10_fu_28243_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp452_fu_28236_p3);

assign old_word_buffer_V_lo_110_fu_28786_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_12_fu_1850 : sel_tmp624_fu_28779_p3);

assign old_word_buffer_V_lo_111_fu_28828_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp629_fu_28821_p3);

assign old_word_buffer_V_lo_112_fu_28870_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_14_fu_1858 : sel_tmp634_fu_28863_p3);

assign old_word_buffer_V_lo_113_fu_28912_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp639_fu_28905_p3);

assign old_word_buffer_V_lo_114_fu_28954_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_16_fu_1866 : sel_tmp644_fu_28947_p3);

assign old_word_buffer_V_lo_115_fu_24094_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp649_fu_24087_p3);

assign old_word_buffer_V_lo_116_fu_28995_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_18_fu_1874 : sel_tmp654_fu_28988_p3);

assign old_word_buffer_V_lo_117_fu_29171_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp658_fu_29164_p3);

assign old_word_buffer_V_lo_118_fu_34818_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_31_reg_54533 : sel_tmp662_fu_34812_p3);

assign old_word_buffer_V_lo_119_fu_29206_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp666_fu_29199_p3);

assign old_word_buffer_V_lo_11_fu_23989_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp455_fu_23982_p3);

assign old_word_buffer_V_lo_120_fu_34847_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_32_reg_54548 : sel_tmp670_fu_34841_p3);

assign old_word_buffer_V_lo_121_fu_29241_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp674_fu_29234_p3);

assign old_word_buffer_V_lo_122_fu_34876_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_33_reg_54563 : sel_tmp678_fu_34870_p3);

assign old_word_buffer_V_lo_123_fu_24132_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp682_fu_24125_p3);

assign old_word_buffer_V_lo_124_fu_34905_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_6_34_reg_54578 : sel_tmp686_fu_34899_p3);

assign old_word_buffer_V_lo_125_fu_29385_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp694_fu_29378_p3);

assign old_word_buffer_V_lo_126_fu_34978_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_31_reg_54533 : sel_tmp697_fu_34972_p3);

assign old_word_buffer_V_lo_127_fu_29413_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp700_fu_29406_p3);

assign old_word_buffer_V_lo_128_fu_35001_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_32_reg_54548 : sel_tmp703_fu_34995_p3);

assign old_word_buffer_V_lo_129_fu_29441_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp706_fu_29434_p3);

assign old_word_buffer_V_lo_12_fu_28352_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp484_fu_28345_p3);

assign old_word_buffer_V_lo_130_fu_35024_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_33_reg_54563 : sel_tmp709_fu_35018_p3);

assign old_word_buffer_V_lo_131_fu_24163_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp712_fu_24156_p3);

assign old_word_buffer_V_lo_132_fu_35047_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_6_34_reg_54578 : sel_tmp715_fu_35041_p3);

assign old_word_buffer_V_lo_133_fu_29602_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp730_fu_29595_p3);

assign old_word_buffer_V_lo_134_fu_35122_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_31_reg_54533 : sel_tmp732_fu_35116_p3);

assign old_word_buffer_V_lo_135_fu_29623_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp734_fu_29616_p3);

assign old_word_buffer_V_lo_136_fu_35139_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_32_reg_54548 : sel_tmp736_fu_35133_p3);

assign old_word_buffer_V_lo_137_fu_29644_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp738_fu_29637_p3);

assign old_word_buffer_V_lo_138_fu_35156_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_33_reg_54563 : sel_tmp740_fu_35150_p3);

assign old_word_buffer_V_lo_139_fu_24190_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp742_fu_24183_p3);

assign old_word_buffer_V_lo_13_fu_28382_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp486_fu_28375_p3);

assign old_word_buffer_V_lo_140_fu_35173_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_6_34_reg_54578 : sel_tmp744_fu_35167_p3);

assign old_word_buffer_V_lo_141_fu_29817_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp763_fu_29810_p3);

assign old_word_buffer_V_lo_142_fu_35248_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_31_reg_54533 : sel_tmp764_fu_35243_p3);

assign old_word_buffer_V_lo_143_fu_29831_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp765_fu_29824_p3);

assign old_word_buffer_V_lo_144_fu_35259_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_32_reg_54548 : sel_tmp766_fu_35254_p3);

assign old_word_buffer_V_lo_145_fu_29845_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp767_fu_29838_p3);

assign old_word_buffer_V_lo_146_fu_35270_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_33_reg_54563 : sel_tmp768_fu_35265_p3);

assign old_word_buffer_V_lo_147_fu_24210_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp769_fu_24203_p3);

assign old_word_buffer_V_lo_148_fu_35281_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_6_34_reg_54578 : sel_tmp770_fu_35276_p3);

assign old_word_buffer_V_lo_149_fu_35422_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_105_reg_56846 : old_word_buffer_1_7_43_reg_54610);

assign old_word_buffer_V_lo_14_fu_28412_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp488_fu_28405_p3);

assign old_word_buffer_V_lo_150_fu_35427_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_31_reg_54533 : old_word_buffer_1_7_44_reg_54617);

assign old_word_buffer_V_lo_151_fu_35432_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_106_reg_56851 : old_word_buffer_1_7_45_reg_54634);

assign old_word_buffer_V_lo_152_fu_35437_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_32_reg_54548 : old_word_buffer_1_7_46_reg_54641);

assign old_word_buffer_V_lo_153_fu_29974_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : old_word_buffer_1_7_15_fu_1898);

assign old_word_buffer_V_lo_154_fu_35442_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_33_reg_54563 : old_word_buffer_1_7_48_reg_54664);

assign old_word_buffer_V_lo_155_fu_35447_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? ap_reg_pp0_iter2_old_word_buffer_1_6_108_reg_53774 : ap_reg_pp0_iter2_old_word_buffer_1_7_49_reg_52231);

assign old_word_buffer_V_lo_156_fu_35452_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_34_reg_54578 : ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212);

assign old_word_buffer_V_lo_157_fu_29981_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : old_word_buffer_1_7_fu_714);

assign old_word_buffer_V_lo_158_fu_35457_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_6_35_reg_54593 : 2'd0);

assign old_word_buffer_V_lo_159_fu_26110_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp140_fu_26103_p3);

assign old_word_buffer_V_lo_15_fu_24023_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp490_fu_24016_p3);

assign old_word_buffer_V_lo_16_fu_28501_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp525_fu_28494_p3);

assign old_word_buffer_V_lo_17_fu_28521_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp526_fu_28514_p3);

assign old_word_buffer_V_lo_18_fu_28541_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp527_fu_28534_p3);

assign old_word_buffer_V_lo_19_fu_24043_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp528_fu_24036_p3);

assign old_word_buffer_V_lo_1_fu_27743_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp384_fu_27736_p3);

assign old_word_buffer_V_lo_20_fu_28604_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : old_word_buffer_0_7_10_fu_1594);

assign old_word_buffer_V_lo_21_fu_28611_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_12_fu_1562 : old_word_buffer_0_7_11_fu_1598);

assign old_word_buffer_V_lo_22_fu_28621_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : old_word_buffer_0_7_12_fu_1602);

assign old_word_buffer_V_lo_23_fu_28628_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_14_fu_1570 : old_word_buffer_0_7_13_fu_1606);

assign old_word_buffer_V_lo_24_fu_28638_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : old_word_buffer_0_7_14_fu_1610);

assign old_word_buffer_V_lo_25_fu_28645_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_16_fu_1578 : old_word_buffer_0_7_15_fu_1614);

assign old_word_buffer_V_lo_26_fu_28652_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_78_reg_53719 : old_word_buffer_0_7_48_reg_52184);

assign old_word_buffer_V_lo_27_fu_28657_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_18_fu_1586 : old_word_buffer_0_7_49_reg_52193);

assign old_word_buffer_V_lo_28_fu_28673_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : old_word_buffer_0_7_fu_686);

assign old_word_buffer_V_lo_29_fu_34389_p3 = ((cond_reg_50446[0:0] === 1'b1) ? old_word_buffer_0_6_35_reg_54189 : 2'd0);

assign old_word_buffer_V_lo_2_fu_27803_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp389_fu_27796_p3);

assign old_word_buffer_V_lo_30_fu_26152_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_12_fu_1562 : sel_tmp145_fu_26145_p3);

assign old_word_buffer_V_lo_31_fu_26194_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp150_fu_26187_p3);

assign old_word_buffer_V_lo_32_fu_26236_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_14_fu_1570 : sel_tmp155_fu_26229_p3);

assign old_word_buffer_V_lo_33_fu_26278_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp160_fu_26271_p3);

assign old_word_buffer_V_lo_34_fu_26320_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_16_fu_1578 : sel_tmp165_fu_26313_p3);

assign old_word_buffer_V_lo_35_fu_23692_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp170_fu_23685_p3);

assign old_word_buffer_V_lo_36_fu_26361_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_0_6_18_fu_1586 : sel_tmp175_fu_26354_p3);

assign old_word_buffer_V_lo_37_fu_26537_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp179_fu_26530_p3);

assign old_word_buffer_V_lo_38_fu_32522_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_31_reg_54129 : sel_tmp183_fu_32516_p3);

assign old_word_buffer_V_lo_39_fu_26572_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp187_fu_26565_p3);

assign old_word_buffer_V_lo_3_fu_23889_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp394_fu_23882_p3);

assign old_word_buffer_V_lo_40_fu_32551_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_32_reg_54144 : sel_tmp191_fu_32545_p3);

assign old_word_buffer_V_lo_41_fu_26607_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp195_fu_26600_p3);

assign old_word_buffer_V_lo_42_fu_32580_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_33_reg_54159 : sel_tmp199_fu_32574_p3);

assign old_word_buffer_V_lo_43_fu_23730_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp203_fu_23723_p3);

assign old_word_buffer_V_lo_44_fu_32609_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_6_34_reg_54174 : sel_tmp207_fu_32603_p3);

assign old_word_buffer_V_lo_45_fu_26751_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp215_fu_26744_p3);

assign old_word_buffer_V_lo_46_fu_32682_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_31_reg_54129 : sel_tmp218_fu_32676_p3);

assign old_word_buffer_V_lo_47_fu_26779_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp221_fu_26772_p3);

assign old_word_buffer_V_lo_48_fu_32705_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_32_reg_54144 : sel_tmp224_fu_32699_p3);

assign old_word_buffer_V_lo_49_fu_26807_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp227_fu_26800_p3);

assign old_word_buffer_V_lo_4_fu_27933_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp411_fu_27926_p3);

assign old_word_buffer_V_lo_50_fu_32728_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_33_reg_54159 : sel_tmp230_fu_32722_p3);

assign old_word_buffer_V_lo_51_fu_23761_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp233_fu_23754_p3);

assign old_word_buffer_V_lo_52_fu_32751_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_6_34_reg_54174 : sel_tmp236_fu_32745_p3);

assign old_word_buffer_V_lo_53_fu_26968_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp251_fu_26961_p3);

assign old_word_buffer_V_lo_54_fu_32826_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_31_reg_54129 : sel_tmp253_fu_32820_p3);

assign old_word_buffer_V_lo_55_fu_26989_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp255_fu_26982_p3);

assign old_word_buffer_V_lo_56_fu_32843_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_32_reg_54144 : sel_tmp257_fu_32837_p3);

assign old_word_buffer_V_lo_57_fu_27010_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp259_fu_27003_p3);

assign old_word_buffer_V_lo_58_fu_32860_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_33_reg_54159 : sel_tmp261_fu_32854_p3);

assign old_word_buffer_V_lo_59_fu_23788_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp263_fu_23781_p3);

assign old_word_buffer_V_lo_5_fu_27983_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp415_fu_27976_p3);

assign old_word_buffer_V_lo_60_fu_32877_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_6_34_reg_54174 : sel_tmp265_fu_32871_p3);

assign old_word_buffer_V_lo_61_fu_27183_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp284_fu_27176_p3);

assign old_word_buffer_V_lo_62_fu_32952_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_31_reg_54129 : sel_tmp285_fu_32947_p3);

assign old_word_buffer_V_lo_63_fu_27197_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp286_fu_27190_p3);

assign old_word_buffer_V_lo_64_fu_32963_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_32_reg_54144 : sel_tmp287_fu_32958_p3);

assign old_word_buffer_V_lo_65_fu_27211_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp288_fu_27204_p3);

assign old_word_buffer_V_lo_66_fu_32974_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_33_reg_54159 : sel_tmp289_fu_32969_p3);

assign old_word_buffer_V_lo_67_fu_23808_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp290_fu_23801_p3);

assign old_word_buffer_V_lo_68_fu_32985_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_6_34_reg_54174 : sel_tmp291_fu_32980_p3);

assign old_word_buffer_V_lo_69_fu_33126_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_105_reg_56057 : old_word_buffer_0_7_42_reg_54206);

assign old_word_buffer_V_lo_6_fu_28033_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_0_6_15_fu_1574 : sel_tmp419_fu_28026_p3);

assign old_word_buffer_V_lo_70_fu_33131_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_31_reg_54129 : old_word_buffer_0_7_43_reg_54213);

assign old_word_buffer_V_lo_71_fu_33136_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_106_reg_56062 : old_word_buffer_0_7_44_reg_54230);

assign old_word_buffer_V_lo_72_fu_33141_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_32_reg_54144 : old_word_buffer_0_7_45_reg_54237);

assign old_word_buffer_V_lo_73_fu_33146_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_107_reg_56067 : old_word_buffer_0_7_46_reg_54254);

assign old_word_buffer_V_lo_74_fu_33151_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_33_reg_54159 : old_word_buffer_0_7_47_reg_54261);

assign old_word_buffer_V_lo_75_fu_33156_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? ap_reg_pp0_iter2_old_word_buffer_0_6_108_reg_53624 : ap_reg_pp0_iter2_old_word_buffer_0_7_48_reg_52184);

assign old_word_buffer_V_lo_76_fu_33161_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_34_reg_54174 : ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193);

assign old_word_buffer_V_lo_77_fu_27340_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : old_word_buffer_0_7_fu_686);

assign old_word_buffer_V_lo_78_fu_33166_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_6_35_reg_54189 : 2'd0);

assign old_word_buffer_V_lo_79_fu_28744_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp619_fu_28737_p3);

assign old_word_buffer_V_lo_7_fu_23939_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_0_6_17_fu_1582 : sel_tmp423_fu_23932_p3);

assign old_word_buffer_V_lo_80_fu_30300_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp858_fu_30293_p3);

assign old_word_buffer_V_lo_81_fu_30360_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp863_fu_30353_p3);

assign old_word_buffer_V_lo_82_fu_30420_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp868_fu_30413_p3);

assign old_word_buffer_V_lo_83_fu_24291_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp873_fu_24284_p3);

assign old_word_buffer_V_lo_84_fu_30550_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp890_fu_30543_p3);

assign old_word_buffer_V_lo_85_fu_30600_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp894_fu_30593_p3);

assign old_word_buffer_V_lo_86_fu_30650_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp898_fu_30643_p3);

assign old_word_buffer_V_lo_87_fu_24341_p3 = ((tmp_157_reg_50712[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp902_fu_24334_p3);

assign old_word_buffer_V_lo_88_fu_30780_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp925_fu_30773_p3);

assign old_word_buffer_V_lo_89_fu_30820_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp928_fu_30813_p3);

assign old_word_buffer_V_lo_8_fu_28163_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp446_fu_28156_p3);

assign old_word_buffer_V_lo_90_fu_30860_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp931_fu_30853_p3);

assign old_word_buffer_V_lo_91_fu_24391_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp934_fu_24384_p3);

assign old_word_buffer_V_lo_92_fu_30969_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp963_fu_30962_p3);

assign old_word_buffer_V_lo_93_fu_30999_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp965_fu_30992_p3);

assign old_word_buffer_V_lo_94_fu_31029_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp967_fu_31022_p3);

assign old_word_buffer_V_lo_95_fu_24425_p3 = ((tmp_164_reg_50810[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp969_fu_24418_p3);

assign old_word_buffer_V_lo_96_fu_31118_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_1_6_11_fu_1846 : sel_tmp1004_fu_31111_p3);

assign old_word_buffer_V_lo_97_fu_31138_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_1_6_13_fu_1854 : sel_tmp1005_fu_31131_p3);

assign old_word_buffer_V_lo_98_fu_31158_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_1_6_15_fu_1862 : sel_tmp1006_fu_31151_p3);

assign old_word_buffer_V_lo_99_fu_24445_p3 = ((tmp_166_reg_50838[0:0] === 1'b1) ? old_word_buffer_1_6_17_fu_1870 : sel_tmp1007_fu_24438_p3);

assign old_word_buffer_V_lo_9_fu_28203_p3 = ((tmp_161_reg_50768[0:0] === 1'b1) ? old_word_buffer_0_6_13_fu_1566 : sel_tmp449_fu_28196_p3);

assign old_word_buffer_V_lo_fu_27683_p3 = ((tmp_152_reg_50642[0:0] === 1'b1) ? old_word_buffer_0_6_11_fu_1558 : sel_tmp379_fu_27676_p3);

assign p_0133_0_i_0_1_fu_33586_p3 = ((brmerge_fu_33560_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp407_fu_33578_p3);

assign p_0133_0_i_0_2_fu_28122_p3 = ((brmerge16_fu_28058_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp434_fu_28114_p3);

assign p_0133_0_i_0_3_fu_28322_p3 = ((brmerge18_reg_53698[0:0] === 1'b1) ? 2'd0 : sel_tmp464_fu_28314_p3);

assign p_0133_0_i_0_4_fu_28480_p3 = ((brmerge20_fu_28431_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp497_fu_28472_p3);

assign p_0133_0_i_0_5_fu_28593_p3 = ((brmerge22_fu_28557_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp533_fu_28585_p3);

assign p_0133_0_i_0_6_fu_28680_p3 = ((brmerge24_fu_28669_p2[0:0] === 1'b1) ? 2'd0 : old_word_buffer_V_lo_28_fu_28673_p3);

assign p_0133_0_i_0_7_fu_34763_p3 = ((brmerge26_fu_34759_p2[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_65_reg_56381);

assign p_0133_0_i_1_1_fu_35895_p3 = ((brmerge41_fu_35869_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp886_fu_35887_p3);

assign p_0133_0_i_1_2_fu_30739_p3 = ((brmerge43_fu_30675_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp913_fu_30731_p3);

assign p_0133_0_i_1_3_fu_30939_p3 = ((brmerge45_reg_53848[0:0] === 1'b1) ? 2'd0 : sel_tmp943_fu_30931_p3);

assign p_0133_0_i_1_4_fu_31097_p3 = ((brmerge47_fu_31048_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp976_fu_31089_p3);

assign p_0133_0_i_1_5_fu_31210_p3 = ((brmerge49_fu_31174_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp1012_fu_31202_p3);

assign p_0133_0_i_1_6_fu_31297_p3 = ((brmerge51_fu_31286_p2[0:0] === 1'b1) ? 2'd0 : old_word_buffer_V_lo_108_fu_31290_p3);

assign p_0133_0_i_1_7_fu_37072_p3 = ((brmerge53_fu_37068_p2[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_65_reg_57165);

assign p_0150_2_phi_fu_18813_p8 = ap_phi_precharge_reg_pp2_iter3_p_0150_2_reg_18810;

assign p_01571_1_fu_20888_p3 = ((last_wrd_fu_20854_p2[0:0] === 1'b1) ? 8'd0 : wrd_V_fu_20876_p2);

assign p_0168_0_i_0_7_1_fu_34717_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_43_reg_54213);

assign p_0168_0_i_0_7_3_fu_34729_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_45_reg_54237);

assign p_0168_0_i_0_7_5_fu_34741_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_47_reg_54261);

assign p_0168_0_i_0_7_7_fu_34753_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193);

assign p_0168_0_i_1_7_1_fu_37026_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_44_reg_54617);

assign p_0168_0_i_1_7_3_fu_37038_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_46_reg_54641);

assign p_0168_0_i_1_7_5_fu_37050_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_48_reg_54664);

assign p_0168_0_i_1_7_7_fu_37062_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212);

assign p_0196_0_i_0_2_fu_33634_p3 = ((tmp_172_reg_51367[0:0] === 1'b1) ? 2'd0 : word_buffer_0_1_0_reg_55417);

assign p_0196_0_i_0_3_fu_33743_p3 = ((sel_tmp98_reg_51419[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp443_fu_33737_p3);

assign p_0196_0_i_0_4_fu_33901_p3 = ((sel_tmp103_reg_51477[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp482_fu_33895_p3);

assign p_0196_0_i_0_5_fu_34113_p3 = ((sel_tmp112_reg_51581[0:0] === 1'b1) ? word_buffer_0_3_0_reg_55296 : sel_tmp524_fu_34107_p3);

assign p_0196_0_i_0_6_fu_34379_p3 = ((sel_tmp123_reg_51711[0:0] === 1'b1) ? word_buffer_0_4_0_reg_55244 : sel_tmp569_fu_34373_p3);

assign p_0196_0_i_0_7_fu_34705_p3 = ((sel_tmp136_reg_51867[0:0] === 1'b1) ? word_buffer_0_5_0_reg_55200 : sel_tmp614_fu_34699_p3);

assign p_0196_0_i_1_2_fu_35943_p3 = ((tmp_172_reg_51367[0:0] === 1'b1) ? 2'd0 : word_buffer_1_1_0_reg_54929);

assign p_0196_0_i_1_3_fu_36052_p3 = ((sel_tmp98_reg_51419[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp922_fu_36046_p3);

assign p_0196_0_i_1_4_fu_36210_p3 = ((sel_tmp103_reg_51477[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp961_fu_36204_p3);

assign p_0196_0_i_1_5_fu_36422_p3 = ((sel_tmp112_reg_51581[0:0] === 1'b1) ? word_buffer_1_3_0_reg_54858 : sel_tmp1003_fu_36416_p3);

assign p_0196_0_i_1_6_fu_36688_p3 = ((sel_tmp123_reg_51711[0:0] === 1'b1) ? word_buffer_1_4_0_reg_54806 : sel_tmp1048_fu_36682_p3);

assign p_0196_0_i_1_7_fu_37014_p3 = ((sel_tmp136_reg_51867[0:0] === 1'b1) ? word_buffer_1_5_0_reg_54762 : sel_tmp1093_fu_37008_p3);

assign p_0280_0_i_0_1_fu_32483_p3 = ((tmp_190_fu_32478_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_1_0_reg_55417);

assign p_0280_0_i_0_2_fu_32653_p3 = ((brmerge3_fu_32615_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp249_fu_32646_p3);

assign p_0280_0_i_0_3_fu_32803_p3 = ((brmerge5_fu_32757_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp283_fu_32796_p3);

assign p_0280_0_i_0_4_fu_32936_p3 = ((brmerge7_reg_55982[0:0] === 1'b1) ? 2'd0 : sel_tmp314_fu_32929_p3);

assign p_0280_0_i_0_5_fu_33115_p3 = ((brmerge9_reg_56040[0:0] === 1'b1) ? 2'd0 : sel_tmp341_fu_33108_p3);

assign p_0280_0_i_0_6_fu_33294_p3 = ((brmerge11_reg_56104[0:0] === 1'b1) ? 2'd0 : sel_tmp374_fu_33287_p3);

assign p_0280_0_i_1_1_fu_34779_p3 = ((tmp_210_fu_34774_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_1_0_reg_54929);

assign p_0280_0_i_1_2_fu_34949_p3 = ((brmerge30_fu_34911_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp728_fu_34942_p3);

assign p_0280_0_i_1_3_fu_35099_p3 = ((brmerge32_fu_35053_p2[0:0] === 1'b1) ? 2'd0 : sel_tmp762_fu_35092_p3);

assign p_0280_0_i_1_4_fu_35232_p3 = ((brmerge34_reg_56771[0:0] === 1'b1) ? 2'd0 : sel_tmp793_fu_35225_p3);

assign p_0280_0_i_1_5_fu_35411_p3 = ((brmerge36_reg_56829[0:0] === 1'b1) ? 2'd0 : sel_tmp820_fu_35404_p3);

assign p_0280_0_i_1_6_fu_35615_p3 = ((brmerge38_reg_56888[0:0] === 1'b1) ? 2'd0 : sel_tmp853_fu_35608_p3);

assign p_0362_0_i_0_1_fu_26649_p3 = ((sel_tmp83_reg_51307[0:0] === 1'b1) ? old_word_buffer_0_2_fu_666 : sel_tmp212_fu_26642_p3);

assign p_0362_0_i_0_2_fu_26842_p3 = ((sel_tmp87_reg_51331[0:0] === 1'b1) ? old_word_buffer_0_3_fu_670 : sel_tmp240_fu_26835_p3);

assign p_0362_0_i_0_3_fu_27038_p3 = ((sel_tmp91_reg_51349[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : sel_tmp268_fu_27031_p3);

assign p_0362_0_i_0_4_fu_27232_p3 = ((sel_tmp94_reg_51361[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp293_fu_27225_p3);

assign p_0362_0_i_0_5_fu_27347_p3 = ((lb_5_reg_45883[0:0] === 1'b1) ? 2'd0 : old_word_buffer_V_lo_77_fu_27340_p3);

assign p_0362_0_i_0_6_fu_27480_p3 = ((lb_6_reg_45907[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_fu_686);

assign p_0362_0_i_1_1_fu_29283_p3 = ((sel_tmp83_reg_51307[0:0] === 1'b1) ? old_word_buffer_1_2_fu_694 : sel_tmp691_fu_29276_p3);

assign p_0362_0_i_1_2_fu_29476_p3 = ((sel_tmp87_reg_51331[0:0] === 1'b1) ? old_word_buffer_1_3_fu_698 : sel_tmp719_fu_29469_p3);

assign p_0362_0_i_1_3_fu_29672_p3 = ((sel_tmp91_reg_51349[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : sel_tmp747_fu_29665_p3);

assign p_0362_0_i_1_4_fu_29866_p3 = ((sel_tmp94_reg_51361[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp772_fu_29859_p3);

assign p_0362_0_i_1_5_fu_29988_p3 = ((lb_5_reg_45883[0:0] === 1'b1) ? 2'd0 : old_word_buffer_V_lo_157_fu_29981_p3);

assign p_0362_0_i_1_6_fu_30097_p3 = ((lb_6_reg_45907[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_fu_714);

assign p_Repl2_19_10_fu_45395_p1 = tmp_310_10_reg_61979;

assign p_Repl2_19_11_fu_45418_p1 = tmp_310_11_reg_61984;

assign p_Repl2_19_12_fu_45441_p1 = tmp_310_12_reg_61989;

assign p_Repl2_19_13_fu_45464_p1 = tmp_310_13_reg_61994;

assign p_Repl2_19_14_fu_45487_p1 = tmp_310_14_reg_61999;

assign p_Repl2_19_1_fu_45165_p1 = tmp_310_1_reg_61929;

assign p_Repl2_19_2_fu_45188_p1 = tmp_310_2_reg_61934;

assign p_Repl2_19_3_fu_45211_p1 = tmp_310_3_reg_61939;

assign p_Repl2_19_4_fu_45234_p1 = tmp_310_4_reg_61944;

assign p_Repl2_19_5_fu_45257_p1 = tmp_310_5_reg_61949;

assign p_Repl2_19_6_fu_45280_p1 = tmp_310_6_reg_61954;

assign p_Repl2_19_7_fu_45303_p1 = tmp_310_7_reg_61959;

assign p_Repl2_19_8_fu_45326_p1 = tmp_310_8_reg_61964;

assign p_Repl2_19_9_fu_45349_p1 = tmp_310_9_reg_61969;

assign p_Repl2_19_s_fu_45372_p1 = tmp_310_s_reg_61974;

assign p_Repl2_s_fu_45142_p1 = tmp_142_reg_61924;

assign p_Result_1_fu_45547_p5 = {{tmp_1530_fu_45543_p1}, {r_V_19_fu_45539_p1[47:0]}};

assign p_Result_98_s_fu_45067_p65 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{not_62_reg_61919}, {not_61_reg_61914}}, {not_60_reg_61909}}, {not_59_reg_61904}}, {not_58_reg_61899}}, {not_57_reg_61894}}, {not_56_reg_61889}}, {not_55_reg_61884}}, {not_54_reg_61879}}, {not_53_reg_61874}}, {not_52_reg_61869}}, {not_51_reg_61864}}, {not_50_reg_61859}}, {not_49_reg_61854}}, {not_48_reg_61849}}, {not_47_reg_61844}}, {not_46_reg_61839}}, {not_45_reg_61834}}, {not_44_reg_61829}}, {not_43_reg_61824}}, {not_42_reg_61819}}, {not_41_reg_61814}}, {not_40_reg_61809}}, {not_39_reg_61804}}, {not_38_reg_61799}}, {not_37_reg_61794}}, {not_36_reg_61789}}, {not_35_reg_61784}}, {not_34_reg_61779}}, {not_33_reg_61774}}, {not_32_reg_61769}}, {not_31_reg_61764}}, {not_30_reg_61759}}, {not_29_reg_61754}}, {not_28_reg_61749}}, {not_27_reg_61744}}, {not_26_reg_61739}}, {not_25_reg_61734}}, {not_24_reg_61729}}, {not_23_reg_61724}}, {not_22_reg_61719}}, {not_21_reg_61714}}, {not_20_reg_61709}}, {not_19_reg_61704}}, {not_18_reg_61699}}, {not_17_reg_61694}}, {not_16_reg_61689}}, {not_15_reg_61684}}, {not_14_reg_61679}}, {not_13_reg_61674}}, {not_12_reg_61669}}, {not_11_reg_61664}}, {not_10_reg_61659}}, {not_s_70_reg_61654}}, {not_9_reg_61649}}, {not_8_reg_61644}}, {not_7_reg_61639}}, {not_6_reg_61634}}, {not_5_reg_61629}}, {not_4_reg_61624}}, {not_3_reg_61619}}, {not_2_reg_61614}}, {not_1_reg_61609}}, {not_s_reg_61604}};

assign p_Result_99_s_fu_43964_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_286_31_fu_43958_p2}, {tmp_286_30_fu_43952_p2}}, {tmp_286_29_fu_43946_p2}}, {tmp_286_28_fu_43940_p2}}, {tmp_286_27_fu_43934_p2}}, {tmp_286_26_fu_43928_p2}}, {tmp_286_25_fu_43922_p2}}, {tmp_286_24_fu_43916_p2}}, {tmp_286_23_fu_43910_p2}}, {tmp_286_22_fu_43904_p2}}, {tmp_286_21_fu_43898_p2}}, {tmp_286_20_fu_43892_p2}}, {tmp_286_19_fu_43886_p2}}, {tmp_286_18_fu_43880_p2}}, {tmp_286_17_fu_43874_p2}}, {tmp_286_16_fu_43868_p2}}, {tmp_286_15_fu_43862_p2}}, {tmp_286_14_fu_43856_p2}}, {tmp_286_13_fu_43850_p2}}, {tmp_286_12_fu_43844_p2}}, {tmp_286_11_fu_43838_p2}}, {tmp_286_10_fu_43832_p2}}, {tmp_286_9_fu_43826_p2}}, {tmp_286_8_fu_43820_p2}}, {tmp_286_7_fu_43814_p2}}, {tmp_286_6_fu_43808_p2}}, {tmp_286_5_fu_43802_p2}}, {tmp_286_4_fu_43796_p2}}, {tmp_286_3_fu_43790_p2}}, {tmp_286_2_fu_43784_p2}}, {tmp_286_1_fu_43778_p2}}, {tmp_286_s_fu_43772_p2}};

assign p_V_fu_42216_p2 = (tmp_1230_reg_50205 + p_8_reg_6165);

assign p_word_buffer_0_1_1_fu_26424_p3 = ((brmerge40_fu_26420_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_1_1_1_fu_25992_p3);

assign p_word_buffer_1_1_1_fu_29058_p3 = ((brmerge54_fu_29054_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_1_1_1_fu_25743_p3);

assign p_word_buffer_V_load_1_fu_35860_p3 = ((rb_1_reg_45788[0:0] === 1'b1) ? 2'd0 : word_buffer_1_1_1_1_reg_54946);

assign p_word_buffer_V_load_s_fu_33551_p3 = ((rb_1_reg_45788[0:0] === 1'b1) ? 2'd0 : word_buffer_0_1_1_1_reg_55434);

assign pool_width_V_fu_42329_p2 = 5'd1 << tmp_131_cast_fu_42325_p1;

assign r_V_15_1_fu_32243_p2 = $signed(wt_mem_1_V_load_reg_54686) >>> tmp_129_fu_32234_p1;

assign r_V_16_fu_42300_p1 = o_index_V[0:0];

assign r_V_18_fu_45059_p3 = {{tmp_1256_fu_45055_p1}, {4'd0}};

assign r_V_19_fu_45539_p1 = $signed(tmp_144_fu_45529_p4);

assign r_V_55_1_cast_cast_fu_19746_p3 = ((tmp_1225_fu_19722_p1[0:0] === 1'b1) ? 5'd2 : 5'd1);

assign r_V_55_2_cast_fu_19844_p1 = r_V_55_2_fu_19838_p2;

assign r_V_55_2_fu_19838_p2 = (r_V_62_4_fu_19824_p3 | 3'd1);

assign r_V_55_3_cast_fu_19806_p1 = r_V_55_3_fu_19800_p2;

assign r_V_55_3_fu_19800_p2 = (3'd1 + lhs_V_12_3_cast_fu_19796_p1);

assign r_V_55_4_cast_fu_19908_p1 = r_V_55_4_fu_19902_p2;

assign r_V_55_4_fu_19902_p2 = (tmp_fu_19718_p1 | 3'd1);

assign r_V_55_5_fu_19874_p2 = (4'd1 + r_V_62_5_cast_fu_19864_p1);

assign r_V_55_7_fu_19928_p2 = (4'd1 + r_V_62_7_cast_fu_19918_p1);

assign r_V_55_cast_fu_19780_p1 = r_V_55_s_fu_19774_p2;

assign r_V_55_s_fu_19774_p2 = (tmp_1226_fu_19726_p1 | 2'd1);

assign r_V_5_fu_42565_p2 = (p_3_reg_18789 + lhs_V_3_cast_reg_60581);

assign r_V_62_4_fu_19824_p3 = {{tmp_1228_fu_19816_p3}, {2'd0}};

assign r_V_62_5_cast_fu_19864_p1 = r_V_62_5_fu_19854_p4;

assign r_V_62_5_fu_19854_p4 = {{{tmp_1228_fu_19816_p3}, {1'd0}}, {tmp_1225_fu_19722_p1}};

assign r_V_62_7_cast_fu_19918_p1 = tmp_fu_19718_p1;

assign r_V_64_0_1_fu_20152_p2 = (4'd1 - val_assign_2_fu_20032_p2);

assign r_V_64_0_2_fu_20166_p2 = (4'd2 - val_assign_2_fu_20032_p2);

assign r_V_64_0_3_fu_20190_p2 = (4'd3 - val_assign_2_fu_20032_p2);

assign r_V_64_0_4_cast_fu_20208_p2 = ($signed(3'd4) - $signed(tmp_1231_fu_20038_p1));

assign r_V_64_0_5_fu_20222_p2 = (4'd5 - val_assign_2_fu_20032_p2);

assign r_V_64_0_6_fu_20240_p2 = (4'd6 - val_assign_2_fu_20032_p2);

assign r_V_64_0_7_fu_20258_p2 = (4'd7 - val_assign_2_fu_20032_p2);

assign r_V_6_fu_20863_p2 = (rhs_V_2_cast_fu_20859_p1 + r_V_reg_51877);

assign r_V_7_fu_32238_p2 = $signed(wt_mem_0_V_load_reg_54681) >>> tmp_129_fu_32234_p1;

assign r_V_fu_45587_p0 = lhs_V_fu_20821_p1;

assign r_V_fu_45587_p1 = rhs_V_reg_50200;

assign r_V_s_fu_42303_p4 = {{o_index_V[15:1]}};

assign rb_0_fu_19734_p2 = ((w_div_8_V_fu_19698_p4 == 4'd1) ? 1'b1 : 1'b0);

assign rb_1_fu_19754_p2 = ((r_V_55_1_cast_cast_fu_19746_p3 == tmp_121_cast_fu_19730_p1) ? 1'b1 : 1'b0);

assign rb_2_fu_19784_p2 = ((r_V_55_cast_fu_19780_p1 == tmp_121_cast_fu_19730_p1) ? 1'b1 : 1'b0);

assign rb_3_fu_19810_p2 = ((r_V_55_3_cast_fu_19806_p1 == tmp_121_cast_fu_19730_p1) ? 1'b1 : 1'b0);

assign rb_4_fu_19848_p2 = ((r_V_55_2_cast_fu_19844_p1 == tmp_121_cast_fu_19730_p1) ? 1'b1 : 1'b0);

assign rb_5_fu_19880_p2 = ((r_V_55_5_fu_19874_p2 == w_div_8_V_fu_19698_p4) ? 1'b1 : 1'b0);

assign rb_6_fu_19912_p2 = ((r_V_55_4_cast_fu_19908_p1 == tmp_121_cast_fu_19730_p1) ? 1'b1 : 1'b0);

assign rb_7_fu_19934_p2 = ((r_V_55_7_fu_19928_p2 == w_div_8_V_fu_19698_p4) ? 1'b1 : 1'b0);

assign rhs_V_2_cast_fu_20859_p1 = t_V_2_phi_fu_6192_p4;

assign rhs_V_fu_20023_p1 = words_per_image_V_reg_45719;

assign s_idx_V_0_1_fu_20050_p2 = ($signed(4'd9) + $signed(val_assign_2_fu_20032_p2));

assign s_idx_V_0_2_fu_20064_p2 = ($signed(4'd10) + $signed(val_assign_2_fu_20032_p2));

assign s_idx_V_0_3_cast_fu_20078_p2 = (3'd3 + tmp_1231_fu_20038_p1);

assign s_idx_V_0_4_fu_20092_p2 = ($signed(4'd12) + $signed(val_assign_2_fu_20032_p2));

assign s_idx_V_0_5_fu_20112_p2 = ($signed(4'd13) + $signed(val_assign_2_fu_20032_p2));

assign s_idx_V_0_6_fu_20132_p2 = ($signed(4'd14) + $signed(val_assign_2_fu_20032_p2));

assign s_idx_V_0_7_t_fu_20286_p2 = ($signed(3'd7) + $signed(tmp_1231_fu_20038_p1));

assign sel_tmp1000_fu_36392_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? word_buffer_1_4_0_1_reg_54832 : sel_tmp999_fu_36386_p3);

assign sel_tmp1001_fu_36404_p3 = ((tmp_175_reg_51563[0:0] === 1'b1) ? 2'd0 : word_buffer_1_4_0_reg_54806);

assign sel_tmp1002_fu_36410_p3 = ((sel_tmp110_reg_51569[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp1001_fu_36404_p3);

assign sel_tmp1003_fu_36416_p3 = ((sel_tmp111_reg_51575[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp1002_fu_36410_p3);

assign sel_tmp1004_fu_31111_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp1005_fu_31131_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp1006_fu_31151_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp1007_fu_24438_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp1008_fu_31178_p2 = (brmerge49_fu_31174_p2 ^ 1'd1);

assign sel_tmp1009_fu_31184_p2 = (tmp_166_reg_50838 & sel_tmp1008_fu_31178_p2);

assign sel_tmp100_fu_20582_p2 = ((r_V_64_0_4_cast_fu_20208_p2 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp1010_fu_31189_p3 = ((sel_tmp1009_fu_31184_p2[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : old_word_buffer_1_7_fu_714);

assign sel_tmp1011_fu_31197_p2 = (tmp_165_reg_50824 & sel_tmp1008_fu_31178_p2);

assign sel_tmp1012_fu_31202_p3 = ((sel_tmp1011_fu_31197_p2[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp1010_fu_31189_p3);

assign sel_tmp1013_fu_36432_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? word_buffer_1_1_1_reg_54917 : word_buffer_1_5_1_reg_54753);

assign sel_tmp1014_fu_36437_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? word_buffer_1_2_1_reg_54904 : sel_tmp1013_fu_36432_p3);

assign sel_tmp1015_fu_36443_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? word_buffer_1_3_1_reg_54846 : sel_tmp1014_fu_36437_p3);

assign sel_tmp1016_fu_36449_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? word_buffer_1_4_1_reg_54795 : sel_tmp1015_fu_36443_p3);

assign sel_tmp1017_fu_36461_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010 : ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638);

assign sel_tmp1018_fu_36466_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899 : sel_tmp1017_fu_36461_p3);

assign sel_tmp1019_fu_36472_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800 : sel_tmp1018_fu_36466_p3);

assign sel_tmp101_fu_20588_p2 = (tmp_171_fu_20442_p2 & sel_tmp92_fu_20525_p2);

assign sel_tmp1020_fu_36478_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713 : sel_tmp1019_fu_36472_p3);

assign sel_tmp1021_fu_36490_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991 : ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627);

assign sel_tmp1022_fu_36495_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 : sel_tmp1021_fu_36490_p3);

assign sel_tmp1023_fu_36501_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785 : sel_tmp1022_fu_36495_p3);

assign sel_tmp1024_fu_36507_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700 : sel_tmp1023_fu_36501_p3);

assign sel_tmp1025_fu_36519_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972 : ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616);

assign sel_tmp1026_fu_36524_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865 : sel_tmp1025_fu_36519_p3);

assign sel_tmp1027_fu_36530_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770 : sel_tmp1026_fu_36524_p3);

assign sel_tmp1028_fu_36536_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687 : sel_tmp1027_fu_36530_p3);

assign sel_tmp1029_fu_36548_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953 : ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605);

assign sel_tmp102_fu_20599_p2 = (sel_tmp99_fu_20576_p2 & sel_tmp92_fu_20525_p2);

assign sel_tmp1030_fu_36553_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 : sel_tmp1029_fu_36548_p3);

assign sel_tmp1031_fu_36559_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755 : sel_tmp1030_fu_36553_p3);

assign sel_tmp1032_fu_36565_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674 : sel_tmp1031_fu_36559_p3);

assign sel_tmp1033_fu_36577_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934 : ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594);

assign sel_tmp1034_fu_36582_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831 : sel_tmp1033_fu_36577_p3);

assign sel_tmp1035_fu_36588_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740 : sel_tmp1034_fu_36582_p3);

assign sel_tmp1036_fu_36594_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661 : sel_tmp1035_fu_36588_p3);

assign sel_tmp1037_fu_36606_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916 : ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584);

assign sel_tmp1038_fu_36611_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 : sel_tmp1037_fu_36606_p3);

assign sel_tmp1039_fu_36617_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726 : sel_tmp1038_fu_36611_p3);

assign sel_tmp103_fu_20605_p2 = (sel_tmp100_fu_20582_p2 & sel_tmp92_fu_20525_p2);

assign sel_tmp1040_fu_36623_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649 : sel_tmp1039_fu_36617_p3);

assign sel_tmp1041_fu_36635_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? word_buffer_1_2_0_reg_55094 : word_buffer_1_6_0_1_reg_54743);

assign sel_tmp1042_fu_36640_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? word_buffer_1_3_0_1_reg_54888 : sel_tmp1041_fu_36635_p3);

assign sel_tmp1043_fu_36646_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? word_buffer_1_4_0_1_reg_54832 : sel_tmp1042_fu_36640_p3);

assign sel_tmp1044_fu_36652_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? word_buffer_1_5_0_1_reg_54783 : sel_tmp1043_fu_36646_p3);

assign sel_tmp1045_fu_36664_p3 = ((tmp_176_reg_51687[0:0] === 1'b1) ? 2'd0 : word_buffer_1_5_0_reg_54762);

assign sel_tmp1046_fu_36670_p3 = ((sel_tmp120_reg_51693[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp1045_fu_36664_p3);

assign sel_tmp1047_fu_36676_p3 = ((sel_tmp121_reg_51699[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp1046_fu_36670_p3);

assign sel_tmp1048_fu_36682_p3 = ((sel_tmp122_reg_51705[0:0] === 1'b1) ? word_buffer_1_3_0_reg_54858 : sel_tmp1047_fu_36676_p3);

assign sel_tmp1049_fu_36704_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? word_buffer_1_1_1_reg_54917 : word_buffer_1_6_1_reg_54719);

assign sel_tmp104_fu_20611_p2 = ((tmp_1246_fu_20236_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp1050_fu_36709_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? word_buffer_1_2_1_reg_54904 : sel_tmp1049_fu_36704_p3);

assign sel_tmp1051_fu_36715_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? word_buffer_1_3_1_reg_54846 : sel_tmp1050_fu_36709_p3);

assign sel_tmp1052_fu_36721_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? word_buffer_1_4_1_reg_54795 : sel_tmp1051_fu_36715_p3);

assign sel_tmp1053_fu_36727_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? word_buffer_1_5_1_reg_54753 : sel_tmp1052_fu_36721_p3);

assign sel_tmp1054_fu_36739_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010 : ap_reg_pp0_iter2_word_buffer_1_6_2_1_reg_52575);

assign sel_tmp1055_fu_36744_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899 : sel_tmp1054_fu_36739_p3);

assign sel_tmp1056_fu_36750_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800 : sel_tmp1055_fu_36744_p3);

assign sel_tmp1057_fu_36756_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713 : sel_tmp1056_fu_36750_p3);

assign sel_tmp1058_fu_36762_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_2_1_reg_52638 : sel_tmp1057_fu_36756_p3);

assign sel_tmp1059_fu_36774_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991 : ap_reg_pp0_iter2_word_buffer_1_6_3_1_reg_52566);

assign sel_tmp105_fu_20617_p2 = ((tmp_1246_fu_20236_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp1060_fu_36779_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 : sel_tmp1059_fu_36774_p3);

assign sel_tmp1061_fu_36785_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785 : sel_tmp1060_fu_36779_p3);

assign sel_tmp1062_fu_36791_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700 : sel_tmp1061_fu_36785_p3);

assign sel_tmp1063_fu_36797_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627 : sel_tmp1062_fu_36791_p3);

assign sel_tmp1064_fu_36809_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972 : ap_reg_pp0_iter2_word_buffer_1_6_4_1_reg_52557);

assign sel_tmp1065_fu_36814_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865 : sel_tmp1064_fu_36809_p3);

assign sel_tmp1066_fu_36820_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770 : sel_tmp1065_fu_36814_p3);

assign sel_tmp1067_fu_36826_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687 : sel_tmp1066_fu_36820_p3);

assign sel_tmp1068_fu_36832_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_4_1_reg_52616 : sel_tmp1067_fu_36826_p3);

assign sel_tmp1069_fu_36844_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953 : ap_reg_pp0_iter2_word_buffer_1_6_5_1_reg_52548);

assign sel_tmp106_fu_20623_p2 = ((tmp_1246_fu_20236_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp1070_fu_36849_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 : sel_tmp1069_fu_36844_p3);

assign sel_tmp1071_fu_36855_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755 : sel_tmp1070_fu_36849_p3);

assign sel_tmp1072_fu_36861_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674 : sel_tmp1071_fu_36855_p3);

assign sel_tmp1073_fu_36867_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605 : sel_tmp1072_fu_36861_p3);

assign sel_tmp1074_fu_36879_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934 : ap_reg_pp0_iter2_word_buffer_1_6_6_1_reg_52539);

assign sel_tmp1075_fu_36884_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831 : sel_tmp1074_fu_36879_p3);

assign sel_tmp1076_fu_36890_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740 : sel_tmp1075_fu_36884_p3);

assign sel_tmp1077_fu_36896_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661 : sel_tmp1076_fu_36890_p3);

assign sel_tmp1078_fu_36902_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_6_1_reg_52594 : sel_tmp1077_fu_36896_p3);

assign sel_tmp1079_fu_36914_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916 : ap_reg_pp0_iter2_word_buffer_1_6_7_1_reg_52531);

assign sel_tmp107_fu_20629_p2 = ((tmp_1246_fu_20236_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp1080_fu_36919_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 : sel_tmp1079_fu_36914_p3);

assign sel_tmp1081_fu_36925_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726 : sel_tmp1080_fu_36919_p3);

assign sel_tmp1082_fu_36931_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649 : sel_tmp1081_fu_36925_p3);

assign sel_tmp1083_fu_36937_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584 : sel_tmp1082_fu_36931_p3);

assign sel_tmp1084_fu_36949_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? word_buffer_1_2_0_reg_55094 : word_buffer_1_7_0_1_reg_54711);

assign sel_tmp1085_fu_36954_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? word_buffer_1_3_0_1_reg_54888 : sel_tmp1084_fu_36949_p3);

assign sel_tmp1086_fu_36960_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? word_buffer_1_4_0_1_reg_54832 : sel_tmp1085_fu_36954_p3);

assign sel_tmp1087_fu_36966_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? word_buffer_1_5_0_1_reg_54783 : sel_tmp1086_fu_36960_p3);

assign sel_tmp1088_fu_36972_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? word_buffer_1_6_0_1_reg_54743 : sel_tmp1087_fu_36966_p3);

assign sel_tmp1089_fu_36984_p3 = ((tmp_177_reg_51837[0:0] === 1'b1) ? 2'd0 : word_buffer_1_6_0_reg_54726);

assign sel_tmp108_fu_20635_p2 = (lb_5_reg_45883 ^ 1'd1);

assign sel_tmp1090_fu_36990_p3 = ((sel_tmp132_reg_51843[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp1089_fu_36984_p3);

assign sel_tmp1091_fu_36996_p3 = ((sel_tmp133_reg_51849[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp1090_fu_36990_p3);

assign sel_tmp1092_fu_37002_p3 = ((sel_tmp134_reg_51855[0:0] === 1'b1) ? word_buffer_1_3_0_reg_54858 : sel_tmp1091_fu_36996_p3);

assign sel_tmp1093_fu_37008_p3 = ((sel_tmp135_reg_51861[0:0] === 1'b1) ? word_buffer_1_4_0_reg_54806 : sel_tmp1092_fu_37002_p3);

assign sel_tmp109_fu_20640_p2 = (sel_tmp107_fu_20629_p2 & sel_tmp108_fu_20635_p2);

assign sel_tmp110_fu_20651_p2 = (sel_tmp104_fu_20611_p2 & sel_tmp108_fu_20635_p2);

assign sel_tmp111_fu_20657_p2 = (sel_tmp105_fu_20617_p2 & sel_tmp108_fu_20635_p2);

assign sel_tmp112_fu_20663_p2 = (sel_tmp106_fu_20623_p2 & sel_tmp108_fu_20635_p2);

assign sel_tmp113_fu_20669_p2 = ((tmp_1248_fu_20254_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp114_fu_20675_p2 = ((tmp_1248_fu_20254_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp115_fu_20681_p2 = ((tmp_1248_fu_20254_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp116_fu_20687_p2 = ((tmp_1248_fu_20254_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp117_fu_20693_p2 = ((tmp_1248_fu_20254_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp118_fu_20699_p2 = (lb_6_reg_45907 ^ 1'd1);

assign sel_tmp119_fu_20704_p2 = (sel_tmp117_fu_20693_p2 & sel_tmp118_fu_20699_p2);

assign sel_tmp120_fu_20715_p2 = (sel_tmp113_fu_20669_p2 & sel_tmp118_fu_20699_p2);

assign sel_tmp121_fu_20721_p2 = (sel_tmp114_fu_20675_p2 & sel_tmp118_fu_20699_p2);

assign sel_tmp122_fu_20727_p2 = (sel_tmp115_fu_20681_p2 & sel_tmp118_fu_20699_p2);

assign sel_tmp123_fu_20733_p2 = (sel_tmp116_fu_20687_p2 & sel_tmp118_fu_20699_p2);

assign sel_tmp124_fu_20739_p2 = ((tmp_1250_fu_20272_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp125_fu_20745_p2 = ((tmp_1250_fu_20272_p1 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp126_fu_20751_p2 = ((tmp_1250_fu_20272_p1 == 3'd3) ? 1'b1 : 1'b0);

assign sel_tmp127_fu_20757_p2 = ((tmp_1250_fu_20272_p1 == 3'd4) ? 1'b1 : 1'b0);

assign sel_tmp128_fu_20763_p2 = ((tmp_1250_fu_20272_p1 == 3'd5) ? 1'b1 : 1'b0);

assign sel_tmp129_fu_20769_p2 = ((tmp_1250_fu_20272_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp130_fu_20775_p2 = (lb_7_reg_45931 ^ 1'd1);

assign sel_tmp131_fu_20780_p2 = (sel_tmp129_fu_20769_p2 & sel_tmp130_fu_20775_p2);

assign sel_tmp132_fu_20791_p2 = (sel_tmp124_fu_20739_p2 & sel_tmp130_fu_20775_p2);

assign sel_tmp133_fu_20797_p2 = (sel_tmp125_fu_20745_p2 & sel_tmp130_fu_20775_p2);

assign sel_tmp134_fu_20803_p2 = (sel_tmp126_fu_20751_p2 & sel_tmp130_fu_20775_p2);

assign sel_tmp135_fu_20809_p2 = (sel_tmp127_fu_20757_p2 & sel_tmp130_fu_20775_p2);

assign sel_tmp136_fu_20815_p2 = (sel_tmp128_fu_20763_p2 & sel_tmp130_fu_20775_p2);

assign sel_tmp137_fu_26082_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_11_fu_1418 : sel_tmp_fu_26075_p3);

assign sel_tmp138_fu_26089_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_11_fu_1454 : sel_tmp137_fu_26082_p3);

assign sel_tmp139_fu_26096_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : sel_tmp138_fu_26089_p3);

assign sel_tmp140_fu_26103_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp139_fu_26096_p3);

assign sel_tmp141_fu_26117_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_12_fu_1386 : old_word_buffer_0_7_11_fu_1598);

assign sel_tmp142_fu_26124_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_12_fu_1422 : sel_tmp141_fu_26117_p3);

assign sel_tmp143_fu_26131_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_12_fu_1458 : sel_tmp142_fu_26124_p3);

assign sel_tmp144_fu_26138_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_13_fu_1494 : sel_tmp143_fu_26131_p3);

assign sel_tmp145_fu_26145_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_12_fu_1526 : sel_tmp144_fu_26138_p3);

assign sel_tmp146_fu_26159_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_13_fu_1390 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp147_fu_26166_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_13_fu_1426 : sel_tmp146_fu_26159_p3);

assign sel_tmp148_fu_26173_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_13_fu_1462 : sel_tmp147_fu_26166_p3);

assign sel_tmp149_fu_26180_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : sel_tmp148_fu_26173_p3);

assign sel_tmp150_fu_26187_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp149_fu_26180_p3);

assign sel_tmp151_fu_26201_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_14_fu_1394 : old_word_buffer_0_7_13_fu_1606);

assign sel_tmp152_fu_26208_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_14_fu_1430 : sel_tmp151_fu_26201_p3);

assign sel_tmp153_fu_26215_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_14_fu_1466 : sel_tmp152_fu_26208_p3);

assign sel_tmp154_fu_26222_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_15_fu_1502 : sel_tmp153_fu_26215_p3);

assign sel_tmp155_fu_26229_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_14_fu_1534 : sel_tmp154_fu_26222_p3);

assign sel_tmp156_fu_26243_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_15_fu_1398 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp157_fu_26250_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_15_fu_1434 : sel_tmp156_fu_26243_p3);

assign sel_tmp158_fu_26257_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_15_fu_1470 : sel_tmp157_fu_26250_p3);

assign sel_tmp159_fu_26264_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : sel_tmp158_fu_26257_p3);

assign sel_tmp160_fu_26271_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp159_fu_26264_p3);

assign sel_tmp161_fu_26285_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_16_fu_1402 : old_word_buffer_0_7_15_fu_1614);

assign sel_tmp162_fu_26292_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_16_fu_1438 : sel_tmp161_fu_26285_p3);

assign sel_tmp163_fu_26299_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_16_fu_1474 : sel_tmp162_fu_26292_p3);

assign sel_tmp164_fu_26306_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_11_fu_1342 : sel_tmp163_fu_26299_p3);

assign sel_tmp165_fu_26313_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_16_fu_1542 : sel_tmp164_fu_26306_p3);

assign sel_tmp166_fu_23657_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_17_fu_1406 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp167_fu_23664_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_17_fu_1442 : sel_tmp166_fu_23657_p3);

assign sel_tmp168_fu_23671_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_17_fu_1478 : sel_tmp167_fu_23664_p3);

assign sel_tmp169_fu_23678_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : sel_tmp168_fu_23671_p3);

assign sel_tmp170_fu_23685_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp169_fu_23678_p3);

assign sel_tmp171_fu_26327_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_18_fu_1410 : old_word_buffer_0_7_49_reg_52193);

assign sel_tmp172_fu_26333_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_2_18_fu_1446 : sel_tmp171_fu_26327_p3);

assign sel_tmp173_fu_26340_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_3_18_fu_1482 : sel_tmp172_fu_26333_p3);

assign sel_tmp174_fu_26347_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_4_18_fu_1514 : sel_tmp173_fu_26340_p3);

assign sel_tmp175_fu_26354_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_0_5_18_fu_1550 : sel_tmp174_fu_26347_p3);

assign sel_tmp176_fu_26509_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_11_fu_1418 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp177_fu_26516_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_11_fu_1454 : sel_tmp176_fu_26509_p3);

assign sel_tmp178_fu_26523_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : sel_tmp177_fu_26516_p3);

assign sel_tmp179_fu_26530_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp178_fu_26523_p3);

assign sel_tmp180_fu_32499_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_29_reg_53917 : old_word_buffer_0_7_43_reg_54213);

assign sel_tmp181_fu_32504_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_29_reg_53958 : sel_tmp180_fu_32499_p3);

assign sel_tmp182_fu_32510_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_30_reg_54009 : sel_tmp181_fu_32504_p3);

assign sel_tmp183_fu_32516_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_29_reg_54058 : sel_tmp182_fu_32510_p3);

assign sel_tmp184_fu_26544_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_13_fu_1426 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp185_fu_26551_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_13_fu_1462 : sel_tmp184_fu_26544_p3);

assign sel_tmp186_fu_26558_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : sel_tmp185_fu_26551_p3);

assign sel_tmp187_fu_26565_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp186_fu_26558_p3);

assign sel_tmp188_fu_32528_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_30_reg_53925 : old_word_buffer_0_7_45_reg_54237);

assign sel_tmp189_fu_32533_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_30_reg_53968 : sel_tmp188_fu_32528_p3);

assign sel_tmp190_fu_32539_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_31_reg_54021 : sel_tmp189_fu_32533_p3);

assign sel_tmp191_fu_32545_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_30_reg_54072 : sel_tmp190_fu_32539_p3);

assign sel_tmp192_fu_26579_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_15_fu_1434 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp193_fu_26586_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_15_fu_1470 : sel_tmp192_fu_26579_p3);

assign sel_tmp194_fu_26593_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : sel_tmp193_fu_26586_p3);

assign sel_tmp195_fu_26600_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp194_fu_26593_p3);

assign sel_tmp196_fu_32557_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_31_reg_53933 : old_word_buffer_0_7_47_reg_54261);

assign sel_tmp197_fu_32562_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_31_reg_53978 : sel_tmp196_fu_32557_p3);

assign sel_tmp198_fu_32568_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_29_reg_53874 : sel_tmp197_fu_32562_p3);

assign sel_tmp199_fu_32574_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_31_reg_54086 : sel_tmp198_fu_32568_p3);

assign sel_tmp200_fu_23702_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_17_fu_1442 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp201_fu_23709_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_17_fu_1478 : sel_tmp200_fu_23702_p3);

assign sel_tmp202_fu_23716_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : sel_tmp201_fu_23709_p3);

assign sel_tmp203_fu_23723_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp202_fu_23716_p3);

assign sel_tmp204_fu_32586_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_2_32_reg_53941 : ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193);

assign sel_tmp205_fu_32591_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_3_32_reg_53988 : sel_tmp204_fu_32586_p3);

assign sel_tmp206_fu_32597_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_4_32_reg_54033 : sel_tmp205_fu_32591_p3);

assign sel_tmp207_fu_32603_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_0_5_32_reg_54100 : sel_tmp206_fu_32597_p3);

assign sel_tmp208_fu_26614_p3 = ((tmp_1225_reg_45756[0:0] === 1'b1) ? old_word_buffer_0_7_fu_686 : 2'd0);

assign sel_tmp209_fu_26621_p3 = ((sel_tmp79_reg_51283[0:0] === 1'b1) ? old_word_buffer_0_3_fu_670 : sel_tmp208_fu_26614_p3);

assign sel_tmp210_fu_26628_p3 = ((sel_tmp80_reg_51289[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : sel_tmp209_fu_26621_p3);

assign sel_tmp211_fu_26635_p3 = ((sel_tmp81_reg_51295[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp210_fu_26628_p3);

assign sel_tmp212_fu_26642_p3 = ((sel_tmp82_reg_51301[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp211_fu_26635_p3);

assign sel_tmp213_fu_26730_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_11_fu_1454 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp214_fu_26737_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : sel_tmp213_fu_26730_p3);

assign sel_tmp215_fu_26744_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp214_fu_26737_p3);

assign sel_tmp216_fu_32665_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_29_reg_53958 : old_word_buffer_0_7_43_reg_54213);

assign sel_tmp217_fu_32670_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_30_reg_54009 : sel_tmp216_fu_32665_p3);

assign sel_tmp218_fu_32676_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_29_reg_54058 : sel_tmp217_fu_32670_p3);

assign sel_tmp219_fu_26758_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_13_fu_1462 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp220_fu_26765_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : sel_tmp219_fu_26758_p3);

assign sel_tmp221_fu_26772_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp220_fu_26765_p3);

assign sel_tmp222_fu_32688_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_30_reg_53968 : old_word_buffer_0_7_45_reg_54237);

assign sel_tmp223_fu_32693_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_31_reg_54021 : sel_tmp222_fu_32688_p3);

assign sel_tmp224_fu_32699_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_30_reg_54072 : sel_tmp223_fu_32693_p3);

assign sel_tmp225_fu_26786_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_15_fu_1470 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp226_fu_26793_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : sel_tmp225_fu_26786_p3);

assign sel_tmp227_fu_26800_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp226_fu_26793_p3);

assign sel_tmp228_fu_32711_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_31_reg_53978 : old_word_buffer_0_7_47_reg_54261);

assign sel_tmp229_fu_32716_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_29_reg_53874 : sel_tmp228_fu_32711_p3);

assign sel_tmp230_fu_32722_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_31_reg_54086 : sel_tmp229_fu_32716_p3);

assign sel_tmp231_fu_23740_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_17_fu_1478 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp232_fu_23747_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : sel_tmp231_fu_23740_p3);

assign sel_tmp233_fu_23754_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp232_fu_23747_p3);

assign sel_tmp234_fu_32734_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_3_32_reg_53988 : ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193);

assign sel_tmp235_fu_32739_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_4_32_reg_54033 : sel_tmp234_fu_32734_p3);

assign sel_tmp236_fu_32745_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_0_5_32_reg_54100 : sel_tmp235_fu_32739_p3);

assign sel_tmp237_fu_26814_p3 = ((tmp_1227_reg_45800[0:0] === 1'b1) ? old_word_buffer_0_7_fu_686 : 2'd0);

assign sel_tmp238_fu_26821_p3 = ((sel_tmp84_reg_51313[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : sel_tmp237_fu_26814_p3);

assign sel_tmp239_fu_26828_p3 = ((sel_tmp85_reg_51319[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp238_fu_26821_p3);

assign sel_tmp240_fu_26835_p3 = ((sel_tmp86_reg_51325[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp239_fu_26828_p3);

assign sel_tmp241_fu_26656_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_0_1_1_fu_26044_p3 : word_buffer_0_2_1_fu_25951_p3);

assign sel_tmp242_fu_26670_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_0_3_1_fu_26031_p3 : word_buffer_0_2_3_1_reg_53427);

assign sel_tmp243_fu_26682_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_0_5_1_fu_26018_p3 : word_buffer_0_2_5_1_reg_53393);

assign sel_tmp244_fu_26694_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_0_7_1_fu_26005_p3 : word_buffer_0_2_7_1_reg_53360);

assign sel_tmp245_fu_32624_p2 = (tmp_1227_reg_45800 & last_wrd_not_fu_32619_p2);

assign sel_tmp246_fu_32629_p2 = (tmp_167_reg_50852 & sel_tmp245_fu_32624_p2);

assign sel_tmp247_fu_32634_p3 = ((sel_tmp246_fu_32629_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_2_0_reg_55355);

assign sel_tmp248_fu_32641_p2 = (cond1_reg_50498 & sel_tmp245_fu_32624_p2);

assign sel_tmp249_fu_32646_p3 = ((sel_tmp248_fu_32641_p2[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp247_fu_32634_p3);

assign sel_tmp250_fu_26954_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp251_fu_26961_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp250_fu_26954_p3);

assign sel_tmp252_fu_32815_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_30_reg_54009 : old_word_buffer_0_7_43_reg_54213);

assign sel_tmp253_fu_32820_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_29_reg_54058 : sel_tmp252_fu_32815_p3);

assign sel_tmp254_fu_26975_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp255_fu_26982_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp254_fu_26975_p3);

assign sel_tmp256_fu_32832_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_31_reg_54021 : old_word_buffer_0_7_45_reg_54237);

assign sel_tmp257_fu_32837_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_30_reg_54072 : sel_tmp256_fu_32832_p3);

assign sel_tmp258_fu_26996_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp259_fu_27003_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp258_fu_26996_p3);

assign sel_tmp260_fu_32849_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_29_reg_53874 : old_word_buffer_0_7_47_reg_54261);

assign sel_tmp261_fu_32854_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_31_reg_54086 : sel_tmp260_fu_32849_p3);

assign sel_tmp262_fu_23774_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp263_fu_23781_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp262_fu_23774_p3);

assign sel_tmp264_fu_32866_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_4_32_reg_54033 : ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193);

assign sel_tmp265_fu_32871_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_0_5_32_reg_54100 : sel_tmp264_fu_32866_p3);

assign sel_tmp266_fu_27017_p3 = ((lb_3_reg_45835[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_fu_686);

assign sel_tmp267_fu_27024_p3 = ((sel_tmp89_reg_51337[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp266_fu_27017_p3);

assign sel_tmp268_fu_27031_p3 = ((sel_tmp90_reg_51343[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp267_fu_27024_p3);

assign sel_tmp269_fu_26849_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_0_1_1_fu_26044_p3 : word_buffer_0_3_1_fu_25925_p3);

assign sel_tmp270_fu_26856_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_1_1_fu_25979_p3 : sel_tmp269_fu_26849_p3);

assign sel_tmp271_fu_26870_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_0_3_1_fu_26031_p3 : word_buffer_0_3_3_1_reg_53330);

assign sel_tmp272_fu_26876_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_1_3_1_reg_53536 : sel_tmp271_fu_26870_p3);

assign sel_tmp273_fu_26888_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_0_5_1_fu_26018_p3 : word_buffer_0_3_5_1_reg_53300);

assign sel_tmp274_fu_26894_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_1_5_1_reg_53498 : sel_tmp273_fu_26888_p3);

assign sel_tmp275_fu_26906_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_0_7_1_fu_26005_p3 : word_buffer_0_3_7_1_reg_53271);

assign sel_tmp276_fu_26912_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_1_7_1_reg_53461 : sel_tmp275_fu_26906_p3);

assign sel_tmp277_fu_32761_p2 = (brmerge5_fu_32757_p2 ^ 1'd1);

assign sel_tmp278_fu_32767_p2 = (tmp_170_reg_51104 & sel_tmp277_fu_32761_p2);

assign sel_tmp279_fu_32772_p3 = ((sel_tmp278_fu_32767_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_3_0_reg_55296);

assign sel_tmp280_fu_32779_p2 = (tmp_167_reg_50852 & sel_tmp277_fu_32761_p2);

assign sel_tmp281_fu_32784_p3 = ((sel_tmp280_fu_32779_p2[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp279_fu_32772_p3);

assign sel_tmp282_fu_32791_p2 = (cond1_reg_50498 & sel_tmp277_fu_32761_p2);

assign sel_tmp283_fu_32796_p3 = ((sel_tmp282_fu_32791_p2[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp281_fu_32784_p3);

assign sel_tmp284_fu_27176_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp285_fu_32947_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_29_reg_54058 : old_word_buffer_0_7_43_reg_54213);

assign sel_tmp286_fu_27190_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp287_fu_32958_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_30_reg_54072 : old_word_buffer_0_7_45_reg_54237);

assign sel_tmp288_fu_27204_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp289_fu_32969_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_31_reg_54086 : old_word_buffer_0_7_47_reg_54261);

assign sel_tmp290_fu_23801_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp291_fu_32980_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_5_32_reg_54100 : ap_reg_pp0_iter2_old_word_buffer_0_7_49_reg_52193);

assign sel_tmp292_fu_27218_p3 = ((lb_4_reg_45859[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_fu_686);

assign sel_tmp293_fu_27225_p3 = ((sel_tmp93_reg_51355[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp292_fu_27218_p3);

assign sel_tmp294_fu_27045_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_1_1_fu_26044_p3 : word_buffer_0_4_1_fu_25899_p3);

assign sel_tmp295_fu_27052_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_1_1_fu_25979_p3 : sel_tmp294_fu_27045_p3);

assign sel_tmp296_fu_27059_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_2_1_fu_25951_p3 : sel_tmp295_fu_27052_p3);

assign sel_tmp297_fu_27073_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_3_1_fu_26031_p3 : word_buffer_0_4_3_1_reg_53245);

assign sel_tmp298_fu_27079_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_1_3_1_reg_53536 : sel_tmp297_fu_27073_p3);

assign sel_tmp299_fu_27085_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_2_3_1_reg_53427 : sel_tmp298_fu_27079_p3);

assign sel_tmp300_fu_27097_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_5_1_fu_26018_p3 : word_buffer_0_4_5_1_reg_53219);

assign sel_tmp301_fu_27103_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_1_5_1_reg_53498 : sel_tmp300_fu_27097_p3);

assign sel_tmp302_fu_27109_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_2_5_1_reg_53393 : sel_tmp301_fu_27103_p3);

assign sel_tmp303_fu_27121_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_7_1_fu_26005_p3 : word_buffer_0_4_7_1_reg_53194);

assign sel_tmp304_fu_27127_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_1_7_1_reg_53461 : sel_tmp303_fu_27121_p3);

assign sel_tmp305_fu_27133_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_2_7_1_reg_53360 : sel_tmp304_fu_27127_p3);

assign sel_tmp306_fu_32883_p2 = (brmerge7_reg_55982 ^ 1'd1);

assign sel_tmp307_fu_32888_p2 = (tmp_171_reg_51180 & sel_tmp306_fu_32883_p2);

assign sel_tmp308_fu_32893_p3 = ((sel_tmp307_fu_32888_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_4_0_reg_55244);

assign sel_tmp309_fu_32900_p2 = (tmp_170_reg_51104 & sel_tmp306_fu_32883_p2);

assign sel_tmp310_fu_32905_p3 = ((sel_tmp309_fu_32900_p2[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp308_fu_32893_p3);

assign sel_tmp311_fu_32912_p2 = (tmp_167_reg_50852 & sel_tmp306_fu_32883_p2);

assign sel_tmp312_fu_32917_p3 = ((sel_tmp311_fu_32912_p2[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp310_fu_32905_p3);

assign sel_tmp313_fu_32924_p2 = (cond1_reg_50498 & sel_tmp306_fu_32883_p2);

assign sel_tmp314_fu_32929_p3 = ((sel_tmp313_fu_32924_p2[0:0] === 1'b1) ? word_buffer_0_3_0_reg_55296 : sel_tmp312_fu_32917_p3);

assign sel_tmp315_fu_27239_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_0_1_1_fu_26044_p3 : word_buffer_0_5_1_fu_25871_p3);

assign sel_tmp316_fu_27246_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_1_1_fu_25979_p3 : sel_tmp315_fu_27239_p3);

assign sel_tmp317_fu_32991_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_2_1_reg_55342 : sel_tmp316_reg_56020);

assign sel_tmp318_fu_32996_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_3_1_reg_55284 : sel_tmp317_fu_32991_p3);

assign sel_tmp319_fu_27253_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_0_3_1_fu_26031_p3 : word_buffer_0_5_3_1_reg_53172);

assign sel_tmp320_fu_27259_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_1_3_1_reg_53536 : sel_tmp319_fu_27253_p3);

assign sel_tmp321_fu_33014_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427 : sel_tmp320_reg_56025);

assign sel_tmp322_fu_33019_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330 : sel_tmp321_fu_33014_p3);

assign sel_tmp323_fu_27265_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_0_5_1_fu_26018_p3 : word_buffer_0_5_5_1_reg_53150);

assign sel_tmp324_fu_27271_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_1_5_1_reg_53498 : sel_tmp323_fu_27265_p3);

assign sel_tmp325_fu_33037_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 : sel_tmp324_reg_56030);

assign sel_tmp326_fu_33042_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300 : sel_tmp325_fu_33037_p3);

assign sel_tmp327_fu_27277_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_0_7_1_fu_26005_p3 : word_buffer_0_5_7_1_reg_53129);

assign sel_tmp328_fu_27283_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_1_7_1_reg_53461 : sel_tmp327_fu_27277_p3);

assign sel_tmp329_fu_33060_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 : sel_tmp328_reg_56035);

assign sel_tmp330_fu_33065_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271 : sel_tmp329_fu_33060_p3);

assign sel_tmp331_fu_27293_p2 = (brmerge9_fu_27289_p2 ^ 1'd1);

assign sel_tmp332_fu_27299_p2 = (tmp_169_reg_51016 & sel_tmp331_fu_27293_p2);

assign sel_tmp333_fu_27304_p3 = ((sel_tmp332_fu_27299_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_5_0_fu_25878_p3);

assign sel_tmp334_fu_27312_p2 = (tmp_171_reg_51180 & sel_tmp331_fu_27293_p2);

assign sel_tmp335_fu_27317_p3 = ((sel_tmp334_fu_27312_p2[0:0] === 1'b1) ? word_buffer_0_1_0_fu_25985_p3 : sel_tmp333_fu_27304_p3);

assign sel_tmp336_fu_33083_p2 = (tmp_170_reg_51104 & sel_tmp331_reg_56045);

assign sel_tmp337_fu_33087_p3 = ((sel_tmp336_fu_33083_p2[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp335_reg_56052);

assign sel_tmp338_fu_33093_p2 = (tmp_167_reg_50852 & sel_tmp331_reg_56045);

assign sel_tmp339_fu_33097_p3 = ((sel_tmp338_fu_33093_p2[0:0] === 1'b1) ? word_buffer_0_3_0_reg_55296 : sel_tmp337_fu_33087_p3);

assign sel_tmp340_fu_33104_p2 = (cond1_reg_50498 & sel_tmp331_reg_56045);

assign sel_tmp341_fu_33108_p3 = ((sel_tmp340_fu_33104_p2[0:0] === 1'b1) ? word_buffer_0_4_0_reg_55244 : sel_tmp339_fu_33097_p3);

assign sel_tmp342_fu_27354_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_0_0_1_1_fu_26044_p3 : word_buffer_0_6_1_fu_25843_p3);

assign sel_tmp343_fu_27361_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_1_1_fu_25979_p3 : sel_tmp342_fu_27354_p3);

assign sel_tmp344_fu_33172_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_2_1_reg_55342 : sel_tmp343_reg_56078);

assign sel_tmp345_fu_33177_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_3_1_reg_55284 : sel_tmp344_fu_33172_p3);

assign sel_tmp346_fu_33183_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_4_1_reg_55233 : sel_tmp345_fu_33177_p3);

assign sel_tmp347_fu_27368_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_0_0_3_1_fu_26031_p3 : word_buffer_0_6_3_1_reg_53111);

assign sel_tmp348_fu_27374_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_1_3_1_reg_53536 : sel_tmp347_fu_27368_p3);

assign sel_tmp349_fu_27380_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_2_3_1_reg_53427 : sel_tmp348_fu_27374_p3);

assign sel_tmp350_fu_27386_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_0_3_3_1_reg_53330 : sel_tmp349_fu_27380_p3);

assign sel_tmp351_fu_27392_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_0_4_3_1_reg_53245 : sel_tmp350_fu_27386_p3);

assign sel_tmp352_fu_27404_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_0_0_5_1_fu_26018_p3 : word_buffer_0_6_5_1_reg_53093);

assign sel_tmp353_fu_27410_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_1_5_1_reg_53498 : sel_tmp352_fu_27404_p3);

assign sel_tmp354_fu_33202_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 : sel_tmp353_reg_56094);

assign sel_tmp355_fu_33207_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300 : sel_tmp354_fu_33202_p3);

assign sel_tmp356_fu_33213_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219 : sel_tmp355_fu_33207_p3);

assign sel_tmp357_fu_27416_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_0_0_7_1_fu_26005_p3 : word_buffer_0_6_7_1_reg_53076);

assign sel_tmp358_fu_27422_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_0_1_7_1_reg_53461 : sel_tmp357_fu_27416_p3);

assign sel_tmp359_fu_33232_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 : sel_tmp358_reg_56099);

assign sel_tmp360_fu_33237_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271 : sel_tmp359_fu_33232_p3);

assign sel_tmp361_fu_33243_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194 : sel_tmp360_fu_33237_p3);

assign sel_tmp362_fu_27432_p2 = (brmerge11_fu_27428_p2 ^ 1'd1);

assign sel_tmp363_fu_27438_p2 = (tmp_168_reg_50922 & sel_tmp362_fu_27432_p2);

assign sel_tmp364_fu_27443_p3 = ((sel_tmp363_fu_27438_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_0_6_0_fu_25850_p3);

assign sel_tmp365_fu_27451_p2 = (tmp_169_reg_51016 & sel_tmp362_fu_27432_p2);

assign sel_tmp366_fu_27456_p3 = ((sel_tmp365_fu_27451_p2[0:0] === 1'b1) ? word_buffer_0_1_0_fu_25985_p3 : sel_tmp364_fu_27443_p3);

assign sel_tmp367_fu_27464_p2 = (tmp_171_reg_51180 & sel_tmp362_fu_27432_p2);

assign sel_tmp368_fu_27469_p3 = ((sel_tmp367_fu_27464_p2[0:0] === 1'b1) ? word_buffer_0_2_0_fu_25958_p3 : sel_tmp366_fu_27456_p3);

assign sel_tmp369_fu_33262_p2 = (tmp_170_reg_51104 & sel_tmp362_reg_56109);

assign sel_tmp370_fu_33266_p3 = ((sel_tmp369_fu_33262_p2[0:0] === 1'b1) ? word_buffer_0_3_0_reg_55296 : sel_tmp368_reg_56116);

assign sel_tmp371_fu_33272_p2 = (tmp_167_reg_50852 & sel_tmp362_reg_56109);

assign sel_tmp372_fu_33276_p3 = ((sel_tmp371_fu_33272_p2[0:0] === 1'b1) ? word_buffer_0_4_0_reg_55244 : sel_tmp370_fu_33266_p3);

assign sel_tmp373_fu_33283_p2 = (cond1_reg_50498 & sel_tmp362_reg_56109);

assign sel_tmp374_fu_33287_p3 = ((sel_tmp373_fu_33283_p2[0:0] === 1'b1) ? word_buffer_0_5_0_reg_55200 : sel_tmp372_fu_33276_p3);

assign sel_tmp375_fu_27648_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_0_1_11_fu_1382 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp376_fu_27655_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_0_2_11_fu_1418 : sel_tmp375_fu_27648_p3);

assign sel_tmp377_fu_27662_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_0_3_11_fu_1454 : sel_tmp376_fu_27655_p3);

assign sel_tmp378_fu_27669_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : sel_tmp377_fu_27662_p3);

assign sel_tmp379_fu_27676_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp378_fu_27669_p3);

assign sel_tmp380_fu_27708_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_0_1_13_fu_1390 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp381_fu_27715_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_0_2_13_fu_1426 : sel_tmp380_fu_27708_p3);

assign sel_tmp382_fu_27722_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_0_3_13_fu_1462 : sel_tmp381_fu_27715_p3);

assign sel_tmp383_fu_27729_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : sel_tmp382_fu_27722_p3);

assign sel_tmp384_fu_27736_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp383_fu_27729_p3);

assign sel_tmp385_fu_27768_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_0_1_15_fu_1398 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp386_fu_27775_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_0_2_15_fu_1434 : sel_tmp385_fu_27768_p3);

assign sel_tmp387_fu_27782_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_0_3_15_fu_1470 : sel_tmp386_fu_27775_p3);

assign sel_tmp388_fu_27789_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : sel_tmp387_fu_27782_p3);

assign sel_tmp389_fu_27796_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp388_fu_27789_p3);

assign sel_tmp390_fu_23854_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_0_1_17_fu_1406 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp391_fu_23861_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_0_2_17_fu_1442 : sel_tmp390_fu_23854_p3);

assign sel_tmp392_fu_23868_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_0_3_17_fu_1478 : sel_tmp391_fu_23861_p3);

assign sel_tmp393_fu_23875_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : sel_tmp392_fu_23868_p3);

assign sel_tmp394_fu_23882_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp393_fu_23875_p3);

assign sel_tmp395_fu_27833_p2 = (tmp_1225_reg_45756 & first_wrd_not_fu_27828_p2);

assign sel_tmp396_fu_27838_p2 = (tmp_148_reg_50586 & sel_tmp395_fu_27833_p2);

assign sel_tmp397_fu_27843_p3 = ((sel_tmp396_fu_27838_p2[0:0] === 1'b1) ? old_word_buffer_0_2_fu_666 : old_word_buffer_0_7_fu_686);

assign sel_tmp398_fu_27851_p2 = (tmp_149_reg_50600 & sel_tmp395_fu_27833_p2);

assign sel_tmp399_fu_27856_p3 = ((sel_tmp398_fu_27851_p2[0:0] === 1'b1) ? old_word_buffer_0_3_fu_670 : sel_tmp397_fu_27843_p3);

assign sel_tmp400_fu_27864_p2 = (tmp_150_reg_50614 & sel_tmp395_fu_27833_p2);

assign sel_tmp401_fu_27869_p3 = ((sel_tmp400_fu_27864_p2[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : sel_tmp399_fu_27856_p3);

assign sel_tmp402_fu_27877_p2 = (tmp_151_reg_50628 & sel_tmp395_fu_27833_p2);

assign sel_tmp403_fu_27882_p3 = ((sel_tmp402_fu_27877_p2[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp401_fu_27869_p3);

assign sel_tmp404_fu_33564_p2 = (tmp_152_reg_50642 & sel_tmp395_reg_56184);

assign sel_tmp405_fu_33568_p3 = ((sel_tmp404_fu_33564_p2[0:0] === 1'b1) ? old_word_buffer_0_6_54_reg_56179 : sel_tmp403_reg_56190);

assign sel_tmp406_fu_33574_p2 = (tmp_143_reg_50572 & sel_tmp395_reg_56184);

assign sel_tmp407_fu_33578_p3 = ((sel_tmp406_fu_33574_p2[0:0] === 1'b1) ? old_word_buffer_0_1_fu_662 : sel_tmp405_fu_33568_p3);

assign sel_tmp408_fu_27905_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_0_2_11_fu_1418 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp409_fu_27912_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_0_3_11_fu_1454 : sel_tmp408_fu_27905_p3);

assign sel_tmp410_fu_27919_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : sel_tmp409_fu_27912_p3);

assign sel_tmp411_fu_27926_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp410_fu_27919_p3);

assign sel_tmp412_fu_27955_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_0_2_13_fu_1426 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp413_fu_27962_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_0_3_13_fu_1462 : sel_tmp412_fu_27955_p3);

assign sel_tmp414_fu_27969_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : sel_tmp413_fu_27962_p3);

assign sel_tmp415_fu_27976_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp414_fu_27969_p3);

assign sel_tmp416_fu_28005_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_0_2_15_fu_1434 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp417_fu_28012_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_0_3_15_fu_1470 : sel_tmp416_fu_28005_p3);

assign sel_tmp418_fu_28019_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : sel_tmp417_fu_28012_p3);

assign sel_tmp419_fu_28026_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp418_fu_28019_p3);

assign sel_tmp420_fu_23911_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_0_2_17_fu_1442 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp421_fu_23918_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_0_3_17_fu_1478 : sel_tmp420_fu_23911_p3);

assign sel_tmp422_fu_23925_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : sel_tmp421_fu_23918_p3);

assign sel_tmp423_fu_23932_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp422_fu_23925_p3);

assign sel_tmp424_fu_23951_p2 = (tmp_1227_reg_45800 & first_wrd_not1_fu_23946_p2);

assign sel_tmp425_fu_28062_p2 = (tmp_154_reg_50670 & sel_tmp424_reg_53680);

assign sel_tmp426_fu_28066_p3 = ((sel_tmp425_fu_28062_p2[0:0] === 1'b1) ? old_word_buffer_0_3_fu_670 : old_word_buffer_0_7_fu_686);

assign sel_tmp427_fu_28074_p2 = (tmp_155_reg_50684 & sel_tmp424_reg_53680);

assign sel_tmp428_fu_28078_p3 = ((sel_tmp427_fu_28074_p2[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : sel_tmp426_fu_28066_p3);

assign sel_tmp429_fu_28086_p2 = (tmp_156_reg_50698 & sel_tmp424_reg_53680);

assign sel_tmp430_fu_28090_p3 = ((sel_tmp429_fu_28086_p2[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp428_fu_28078_p3);

assign sel_tmp431_fu_28098_p2 = (tmp_157_reg_50712 & sel_tmp424_reg_53680);

assign sel_tmp432_fu_28102_p3 = ((sel_tmp431_fu_28098_p2[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp430_fu_28090_p3);

assign sel_tmp433_fu_28110_p2 = (tmp_153_reg_50656 & sel_tmp424_reg_53680);

assign sel_tmp434_fu_28114_p3 = ((sel_tmp433_fu_28110_p2[0:0] === 1'b1) ? old_word_buffer_0_2_fu_666 : sel_tmp432_fu_28102_p3);

assign sel_tmp435_fu_33649_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? word_buffer_0_1_1_reg_55405 : word_buffer_0_2_1_reg_55342);

assign sel_tmp436_fu_33660_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555 : ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444);

assign sel_tmp437_fu_33671_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536 : ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427);

assign sel_tmp438_fu_33682_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517 : ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410);

assign sel_tmp439_fu_33693_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498 : ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393);

assign sel_tmp440_fu_33704_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479 : ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376);

assign sel_tmp441_fu_33715_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461 : ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360);

assign sel_tmp442_fu_33726_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? word_buffer_0_2_0_1_reg_55388 : word_buffer_0_3_0_1_reg_55326);

assign sel_tmp443_fu_33737_p3 = ((tmp_173_reg_51413[0:0] === 1'b1) ? 2'd0 : word_buffer_0_2_0_reg_55355);

assign sel_tmp444_fu_28142_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_0_3_11_fu_1454 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp445_fu_28149_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : sel_tmp444_fu_28142_p3);

assign sel_tmp446_fu_28156_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp445_fu_28149_p3);

assign sel_tmp447_fu_28182_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_0_3_13_fu_1462 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp448_fu_28189_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : sel_tmp447_fu_28182_p3);

assign sel_tmp449_fu_28196_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp448_fu_28189_p3);

assign sel_tmp450_fu_28222_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_0_3_15_fu_1470 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp451_fu_28229_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : sel_tmp450_fu_28222_p3);

assign sel_tmp452_fu_28236_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp451_fu_28229_p3);

assign sel_tmp453_fu_23968_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_0_3_17_fu_1478 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp454_fu_23975_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : sel_tmp453_fu_23968_p3);

assign sel_tmp455_fu_23982_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp454_fu_23975_p3);

assign sel_tmp456_fu_28265_p2 = (brmerge18_reg_53698 ^ 1'd1);

assign sel_tmp457_fu_28270_p2 = (tmp_159_reg_50740 & sel_tmp456_fu_28265_p2);

assign sel_tmp458_fu_28275_p3 = ((sel_tmp457_fu_28270_p2[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : old_word_buffer_0_7_fu_686);

assign sel_tmp459_fu_28283_p2 = (tmp_160_reg_50754 & sel_tmp456_fu_28265_p2);

assign sel_tmp460_fu_28288_p3 = ((sel_tmp459_fu_28283_p2[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp458_fu_28275_p3);

assign sel_tmp461_fu_28296_p2 = (tmp_161_reg_50768 & sel_tmp456_fu_28265_p2);

assign sel_tmp462_fu_28301_p3 = ((sel_tmp461_fu_28296_p2[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp460_fu_28288_p3);

assign sel_tmp463_fu_28309_p2 = (tmp_158_reg_50726 & sel_tmp456_fu_28265_p2);

assign sel_tmp464_fu_28314_p3 = ((sel_tmp463_fu_28309_p2[0:0] === 1'b1) ? old_word_buffer_0_3_fu_670 : sel_tmp462_fu_28301_p3);

assign sel_tmp465_fu_33753_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? word_buffer_0_1_1_reg_55405 : word_buffer_0_3_1_reg_55284);

assign sel_tmp466_fu_33758_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? word_buffer_0_2_1_reg_55342 : sel_tmp465_fu_33753_p3);

assign sel_tmp467_fu_33770_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555 : ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345);

assign sel_tmp468_fu_33775_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444 : sel_tmp467_fu_33770_p3);

assign sel_tmp469_fu_33787_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536 : ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330);

assign sel_tmp470_fu_33792_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427 : sel_tmp469_fu_33787_p3);

assign sel_tmp471_fu_33804_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517 : ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315);

assign sel_tmp472_fu_33809_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410 : sel_tmp471_fu_33804_p3);

assign sel_tmp473_fu_33821_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498 : ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300);

assign sel_tmp474_fu_33826_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 : sel_tmp473_fu_33821_p3);

assign sel_tmp475_fu_33838_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479 : ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285);

assign sel_tmp476_fu_33843_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376 : sel_tmp475_fu_33838_p3);

assign sel_tmp477_fu_33855_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461 : ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271);

assign sel_tmp478_fu_33860_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 : sel_tmp477_fu_33855_p3);

assign sel_tmp479_fu_33872_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? word_buffer_0_2_0_1_reg_55388 : word_buffer_0_4_0_1_reg_55270);

assign sel_tmp480_fu_33877_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? word_buffer_0_3_0_1_reg_55326 : sel_tmp479_fu_33872_p3);

assign sel_tmp481_fu_33889_p3 = ((tmp_174_reg_51465[0:0] === 1'b1) ? 2'd0 : word_buffer_0_3_0_reg_55296);

assign sel_tmp482_fu_33895_p3 = ((sel_tmp102_reg_51471[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp481_fu_33889_p3);

assign sel_tmp483_fu_28338_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_0_4_12_fu_1490 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp484_fu_28345_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : sel_tmp483_fu_28338_p3);

assign sel_tmp485_fu_28368_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_0_4_14_fu_1498 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp486_fu_28375_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : sel_tmp485_fu_28368_p3);

assign sel_tmp487_fu_28398_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_0_4_16_fu_1506 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp488_fu_28405_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : sel_tmp487_fu_28398_p3);

assign sel_tmp489_fu_24009_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_0_4_17_fu_1510 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp490_fu_24016_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : sel_tmp489_fu_24009_p3);

assign sel_tmp491_fu_28435_p2 = (brmerge20_fu_28431_p2 ^ 1'd1);

assign sel_tmp492_fu_28441_p2 = (tmp_163_reg_50796 & sel_tmp491_fu_28435_p2);

assign sel_tmp493_fu_28446_p3 = ((sel_tmp492_fu_28441_p2[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : old_word_buffer_0_7_fu_686);

assign sel_tmp494_fu_28454_p2 = (tmp_164_reg_50810 & sel_tmp491_fu_28435_p2);

assign sel_tmp495_fu_28459_p3 = ((sel_tmp494_fu_28454_p2[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : sel_tmp493_fu_28446_p3);

assign sel_tmp496_fu_28467_p2 = (tmp_162_reg_50782 & sel_tmp491_fu_28435_p2);

assign sel_tmp497_fu_28472_p3 = ((sel_tmp496_fu_28467_p2[0:0] === 1'b1) ? old_word_buffer_0_4_fu_674 : sel_tmp495_fu_28459_p3);

assign sel_tmp498_fu_33911_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? word_buffer_0_1_1_reg_55405 : word_buffer_0_4_1_reg_55233);

assign sel_tmp499_fu_33916_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? word_buffer_0_2_1_reg_55342 : sel_tmp498_fu_33911_p3);

assign sel_tmp500_fu_33922_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? word_buffer_0_3_1_reg_55284 : sel_tmp499_fu_33916_p3);

assign sel_tmp501_fu_33934_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555 : ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258);

assign sel_tmp502_fu_33939_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444 : sel_tmp501_fu_33934_p3);

assign sel_tmp503_fu_33945_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345 : sel_tmp502_fu_33939_p3);

assign sel_tmp504_fu_33957_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536 : ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245);

assign sel_tmp505_fu_33962_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427 : sel_tmp504_fu_33957_p3);

assign sel_tmp506_fu_33968_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330 : sel_tmp505_fu_33962_p3);

assign sel_tmp507_fu_33980_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517 : ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232);

assign sel_tmp508_fu_33985_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410 : sel_tmp507_fu_33980_p3);

assign sel_tmp509_fu_33991_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315 : sel_tmp508_fu_33985_p3);

assign sel_tmp510_fu_34003_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498 : ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219);

assign sel_tmp511_fu_34008_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 : sel_tmp510_fu_34003_p3);

assign sel_tmp512_fu_34014_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300 : sel_tmp511_fu_34008_p3);

assign sel_tmp513_fu_34026_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479 : ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206);

assign sel_tmp514_fu_34031_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376 : sel_tmp513_fu_34026_p3);

assign sel_tmp515_fu_34037_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285 : sel_tmp514_fu_34031_p3);

assign sel_tmp516_fu_34049_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461 : ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194);

assign sel_tmp517_fu_34054_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 : sel_tmp516_fu_34049_p3);

assign sel_tmp518_fu_34060_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271 : sel_tmp517_fu_34054_p3);

assign sel_tmp519_fu_34072_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? word_buffer_0_2_0_1_reg_55388 : word_buffer_0_5_0_1_reg_55221);

assign sel_tmp520_fu_34077_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? word_buffer_0_3_0_1_reg_55326 : sel_tmp519_fu_34072_p3);

assign sel_tmp521_fu_34083_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? word_buffer_0_4_0_1_reg_55270 : sel_tmp520_fu_34077_p3);

assign sel_tmp522_fu_34095_p3 = ((tmp_175_reg_51563[0:0] === 1'b1) ? 2'd0 : word_buffer_0_4_0_reg_55244);

assign sel_tmp523_fu_34101_p3 = ((sel_tmp110_reg_51569[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp522_fu_34095_p3);

assign sel_tmp524_fu_34107_p3 = ((sel_tmp111_reg_51575[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp523_fu_34101_p3);

assign sel_tmp525_fu_28494_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_0_5_11_fu_1522 : old_word_buffer_0_7_10_fu_1594);

assign sel_tmp526_fu_28514_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_0_5_13_fu_1530 : old_word_buffer_0_7_12_fu_1602);

assign sel_tmp527_fu_28534_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_0_5_15_fu_1538 : old_word_buffer_0_7_14_fu_1610);

assign sel_tmp528_fu_24036_p3 = ((tmp_165_reg_50824[0:0] === 1'b1) ? old_word_buffer_0_5_17_fu_1546 : old_word_buffer_0_7_16_fu_1618);

assign sel_tmp529_fu_28561_p2 = (brmerge22_fu_28557_p2 ^ 1'd1);

assign sel_tmp530_fu_28567_p2 = (tmp_166_reg_50838 & sel_tmp529_fu_28561_p2);

assign sel_tmp531_fu_28572_p3 = ((sel_tmp530_fu_28567_p2[0:0] === 1'b1) ? old_word_buffer_0_6_fu_682 : old_word_buffer_0_7_fu_686);

assign sel_tmp532_fu_28580_p2 = (tmp_165_reg_50824 & sel_tmp529_fu_28561_p2);

assign sel_tmp533_fu_28585_p3 = ((sel_tmp532_fu_28580_p2[0:0] === 1'b1) ? old_word_buffer_0_5_fu_678 : sel_tmp531_fu_28572_p3);

assign sel_tmp534_fu_34123_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? word_buffer_0_1_1_reg_55405 : word_buffer_0_5_1_reg_55191);

assign sel_tmp535_fu_34128_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? word_buffer_0_2_1_reg_55342 : sel_tmp534_fu_34123_p3);

assign sel_tmp536_fu_34134_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? word_buffer_0_3_1_reg_55284 : sel_tmp535_fu_34128_p3);

assign sel_tmp537_fu_34140_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? word_buffer_0_4_1_reg_55233 : sel_tmp536_fu_34134_p3);

assign sel_tmp538_fu_34152_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555 : ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183);

assign sel_tmp539_fu_34157_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444 : sel_tmp538_fu_34152_p3);

assign sel_tmp540_fu_34163_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345 : sel_tmp539_fu_34157_p3);

assign sel_tmp541_fu_34169_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258 : sel_tmp540_fu_34163_p3);

assign sel_tmp542_fu_34181_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536 : ap_reg_pp0_iter2_word_buffer_0_5_3_1_reg_53172);

assign sel_tmp543_fu_34186_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427 : sel_tmp542_fu_34181_p3);

assign sel_tmp544_fu_34192_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330 : sel_tmp543_fu_34186_p3);

assign sel_tmp545_fu_34198_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245 : sel_tmp544_fu_34192_p3);

assign sel_tmp546_fu_34210_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517 : ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161);

assign sel_tmp547_fu_34215_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410 : sel_tmp546_fu_34210_p3);

assign sel_tmp548_fu_34221_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315 : sel_tmp547_fu_34215_p3);

assign sel_tmp549_fu_34227_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232 : sel_tmp548_fu_34221_p3);

assign sel_tmp550_fu_34239_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498 : ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150);

assign sel_tmp551_fu_34244_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 : sel_tmp550_fu_34239_p3);

assign sel_tmp552_fu_34250_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300 : sel_tmp551_fu_34244_p3);

assign sel_tmp553_fu_34256_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219 : sel_tmp552_fu_34250_p3);

assign sel_tmp554_fu_34268_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479 : ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139);

assign sel_tmp555_fu_34273_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376 : sel_tmp554_fu_34268_p3);

assign sel_tmp556_fu_34279_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285 : sel_tmp555_fu_34273_p3);

assign sel_tmp557_fu_34285_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206 : sel_tmp556_fu_34279_p3);

assign sel_tmp558_fu_34297_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461 : ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129);

assign sel_tmp559_fu_34302_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 : sel_tmp558_fu_34297_p3);

assign sel_tmp560_fu_34308_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271 : sel_tmp559_fu_34302_p3);

assign sel_tmp561_fu_34314_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194 : sel_tmp560_fu_34308_p3);

assign sel_tmp562_fu_34326_p3 = ((sel_tmp113_reg_51587[0:0] === 1'b1) ? word_buffer_0_2_0_1_reg_55388 : word_buffer_0_6_0_1_reg_55181);

assign sel_tmp563_fu_34331_p3 = ((sel_tmp114_reg_51607[0:0] === 1'b1) ? word_buffer_0_3_0_1_reg_55326 : sel_tmp562_fu_34326_p3);

assign sel_tmp564_fu_34337_p3 = ((sel_tmp115_reg_51627[0:0] === 1'b1) ? word_buffer_0_4_0_1_reg_55270 : sel_tmp563_fu_34331_p3);

assign sel_tmp565_fu_34343_p3 = ((sel_tmp116_reg_51647[0:0] === 1'b1) ? word_buffer_0_5_0_1_reg_55221 : sel_tmp564_fu_34337_p3);

assign sel_tmp566_fu_34355_p3 = ((tmp_176_reg_51687[0:0] === 1'b1) ? 2'd0 : word_buffer_0_5_0_reg_55200);

assign sel_tmp567_fu_34361_p3 = ((sel_tmp120_reg_51693[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp566_fu_34355_p3);

assign sel_tmp568_fu_34367_p3 = ((sel_tmp121_reg_51699[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp567_fu_34361_p3);

assign sel_tmp569_fu_34373_p3 = ((sel_tmp122_reg_51705[0:0] === 1'b1) ? word_buffer_0_3_0_reg_55296 : sel_tmp568_fu_34367_p3);

assign sel_tmp570_fu_34395_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? word_buffer_0_1_1_reg_55405 : word_buffer_0_6_1_reg_55157);

assign sel_tmp571_fu_34400_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? word_buffer_0_2_1_reg_55342 : sel_tmp570_fu_34395_p3);

assign sel_tmp572_fu_34406_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? word_buffer_0_3_1_reg_55284 : sel_tmp571_fu_34400_p3);

assign sel_tmp573_fu_34412_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? word_buffer_0_4_1_reg_55233 : sel_tmp572_fu_34406_p3);

assign sel_tmp574_fu_34418_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? word_buffer_0_5_1_reg_55191 : sel_tmp573_fu_34412_p3);

assign sel_tmp575_fu_34430_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555 : ap_reg_pp0_iter2_word_buffer_0_6_2_1_reg_53120);

assign sel_tmp576_fu_34435_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_2_1_reg_53444 : sel_tmp575_fu_34430_p3);

assign sel_tmp577_fu_34441_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_2_1_reg_53345 : sel_tmp576_fu_34435_p3);

assign sel_tmp578_fu_34447_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_2_1_reg_53258 : sel_tmp577_fu_34441_p3);

assign sel_tmp579_fu_34453_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_2_1_reg_53183 : sel_tmp578_fu_34447_p3);

assign sel_tmp580_fu_34465_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536 : ap_reg_pp0_iter2_word_buffer_0_6_3_1_reg_53111);

assign sel_tmp581_fu_34470_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_3_1_reg_53427 : sel_tmp580_fu_34465_p3);

assign sel_tmp582_fu_34476_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_3_1_reg_53330 : sel_tmp581_fu_34470_p3);

assign sel_tmp583_fu_34482_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245 : sel_tmp582_fu_34476_p3);

assign sel_tmp584_fu_34488_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_3_1_reg_53172 : sel_tmp583_fu_34482_p3);

assign sel_tmp585_fu_34500_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517 : ap_reg_pp0_iter2_word_buffer_0_6_4_1_reg_53102);

assign sel_tmp586_fu_34505_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_4_1_reg_53410 : sel_tmp585_fu_34500_p3);

assign sel_tmp587_fu_34511_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_4_1_reg_53315 : sel_tmp586_fu_34505_p3);

assign sel_tmp588_fu_34517_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_4_1_reg_53232 : sel_tmp587_fu_34511_p3);

assign sel_tmp589_fu_34523_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_4_1_reg_53161 : sel_tmp588_fu_34517_p3);

assign sel_tmp590_fu_34535_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498 : ap_reg_pp0_iter2_word_buffer_0_6_5_1_reg_53093);

assign sel_tmp591_fu_34540_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_5_1_reg_53393 : sel_tmp590_fu_34535_p3);

assign sel_tmp592_fu_34546_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_5_1_reg_53300 : sel_tmp591_fu_34540_p3);

assign sel_tmp593_fu_34552_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219 : sel_tmp592_fu_34546_p3);

assign sel_tmp594_fu_34558_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150 : sel_tmp593_fu_34552_p3);

assign sel_tmp595_fu_34570_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479 : ap_reg_pp0_iter2_word_buffer_0_6_6_1_reg_53084);

assign sel_tmp596_fu_34575_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_6_1_reg_53376 : sel_tmp595_fu_34570_p3);

assign sel_tmp597_fu_34581_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_6_1_reg_53285 : sel_tmp596_fu_34575_p3);

assign sel_tmp598_fu_34587_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_6_1_reg_53206 : sel_tmp597_fu_34581_p3);

assign sel_tmp599_fu_34593_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_6_1_reg_53139 : sel_tmp598_fu_34587_p3);

assign sel_tmp600_fu_34605_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461 : ap_reg_pp0_iter2_word_buffer_0_6_7_1_reg_53076);

assign sel_tmp601_fu_34610_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_2_7_1_reg_53360 : sel_tmp600_fu_34605_p3);

assign sel_tmp602_fu_34616_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_3_7_1_reg_53271 : sel_tmp601_fu_34610_p3);

assign sel_tmp603_fu_34622_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194 : sel_tmp602_fu_34616_p3);

assign sel_tmp604_fu_34628_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129 : sel_tmp603_fu_34622_p3);

assign sel_tmp605_fu_34640_p3 = ((sel_tmp124_reg_51717[0:0] === 1'b1) ? word_buffer_0_2_0_1_reg_55388 : word_buffer_0_7_0_1_reg_55149);

assign sel_tmp606_fu_34645_p3 = ((sel_tmp125_reg_51737[0:0] === 1'b1) ? word_buffer_0_3_0_1_reg_55326 : sel_tmp605_fu_34640_p3);

assign sel_tmp607_fu_34651_p3 = ((sel_tmp126_reg_51757[0:0] === 1'b1) ? word_buffer_0_4_0_1_reg_55270 : sel_tmp606_fu_34645_p3);

assign sel_tmp608_fu_34657_p3 = ((sel_tmp127_reg_51777[0:0] === 1'b1) ? word_buffer_0_5_0_1_reg_55221 : sel_tmp607_fu_34651_p3);

assign sel_tmp609_fu_34663_p3 = ((sel_tmp128_reg_51797[0:0] === 1'b1) ? word_buffer_0_6_0_1_reg_55181 : sel_tmp608_fu_34657_p3);

assign sel_tmp610_fu_34675_p3 = ((tmp_177_reg_51837[0:0] === 1'b1) ? 2'd0 : word_buffer_0_6_0_reg_55164);

assign sel_tmp611_fu_34681_p3 = ((sel_tmp132_reg_51843[0:0] === 1'b1) ? word_buffer_0_1_0_reg_55417 : sel_tmp610_fu_34675_p3);

assign sel_tmp612_fu_34687_p3 = ((sel_tmp133_reg_51849[0:0] === 1'b1) ? word_buffer_0_2_0_reg_55355 : sel_tmp611_fu_34681_p3);

assign sel_tmp613_fu_34693_p3 = ((sel_tmp134_reg_51855[0:0] === 1'b1) ? word_buffer_0_3_0_reg_55296 : sel_tmp612_fu_34687_p3);

assign sel_tmp614_fu_34699_p3 = ((sel_tmp135_reg_51861[0:0] === 1'b1) ? word_buffer_0_4_0_reg_55244 : sel_tmp613_fu_34693_p3);

assign sel_tmp615_fu_28709_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_11_fu_1666 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp616_fu_28716_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_11_fu_1702 : sel_tmp615_fu_28709_p3);

assign sel_tmp617_fu_28723_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_11_fu_1738 : sel_tmp616_fu_28716_p3);

assign sel_tmp618_fu_28730_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : sel_tmp617_fu_28723_p3);

assign sel_tmp619_fu_28737_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp618_fu_28730_p3);

assign sel_tmp620_fu_28751_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_12_fu_1670 : old_word_buffer_1_7_12_fu_1886);

assign sel_tmp621_fu_28758_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_12_fu_1706 : sel_tmp620_fu_28751_p3);

assign sel_tmp622_fu_28765_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_12_fu_1742 : sel_tmp621_fu_28758_p3);

assign sel_tmp623_fu_28772_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_12_fu_1778 : sel_tmp622_fu_28765_p3);

assign sel_tmp624_fu_28779_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_12_fu_1814 : sel_tmp623_fu_28772_p3);

assign sel_tmp625_fu_28793_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_13_fu_1674 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp626_fu_28800_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_13_fu_1710 : sel_tmp625_fu_28793_p3);

assign sel_tmp627_fu_28807_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_13_fu_1746 : sel_tmp626_fu_28800_p3);

assign sel_tmp628_fu_28814_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : sel_tmp627_fu_28807_p3);

assign sel_tmp629_fu_28821_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp628_fu_28814_p3);

assign sel_tmp630_fu_28835_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_14_fu_1678 : old_word_buffer_1_7_14_fu_1894);

assign sel_tmp631_fu_28842_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_14_fu_1714 : sel_tmp630_fu_28835_p3);

assign sel_tmp632_fu_28849_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_14_fu_1750 : sel_tmp631_fu_28842_p3);

assign sel_tmp633_fu_28856_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_14_fu_1786 : sel_tmp632_fu_28849_p3);

assign sel_tmp634_fu_28863_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_14_fu_1822 : sel_tmp633_fu_28856_p3);

assign sel_tmp635_fu_28877_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_15_fu_1682 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp636_fu_28884_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_15_fu_1718 : sel_tmp635_fu_28877_p3);

assign sel_tmp637_fu_28891_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_15_fu_1754 : sel_tmp636_fu_28884_p3);

assign sel_tmp638_fu_28898_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : sel_tmp637_fu_28891_p3);

assign sel_tmp639_fu_28905_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp638_fu_28898_p3);

assign sel_tmp640_fu_28919_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_16_fu_1686 : old_word_buffer_1_7_16_fu_1902);

assign sel_tmp641_fu_28926_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_16_fu_1722 : sel_tmp640_fu_28919_p3);

assign sel_tmp642_fu_28933_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_16_fu_1758 : sel_tmp641_fu_28926_p3);

assign sel_tmp643_fu_28940_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_16_fu_1794 : sel_tmp642_fu_28933_p3);

assign sel_tmp644_fu_28947_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_16_fu_1830 : sel_tmp643_fu_28940_p3);

assign sel_tmp645_fu_24059_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_17_fu_1690 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp646_fu_24066_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_17_fu_1726 : sel_tmp645_fu_24059_p3);

assign sel_tmp647_fu_24073_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_17_fu_1762 : sel_tmp646_fu_24066_p3);

assign sel_tmp648_fu_24080_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : sel_tmp647_fu_24073_p3);

assign sel_tmp649_fu_24087_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp648_fu_24080_p3);

assign sel_tmp650_fu_28961_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_1_18_fu_1694 : old_word_buffer_1_7_42_reg_52212);

assign sel_tmp651_fu_28967_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_2_18_fu_1730 : sel_tmp650_fu_28961_p3);

assign sel_tmp652_fu_28974_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_3_18_fu_1766 : sel_tmp651_fu_28967_p3);

assign sel_tmp653_fu_28981_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_4_18_fu_1802 : sel_tmp652_fu_28974_p3);

assign sel_tmp654_fu_28988_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? old_word_buffer_1_5_18_fu_1838 : sel_tmp653_fu_28981_p3);

assign sel_tmp655_fu_29143_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_11_fu_1702 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp656_fu_29150_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_11_fu_1738 : sel_tmp655_fu_29143_p3);

assign sel_tmp657_fu_29157_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : sel_tmp656_fu_29150_p3);

assign sel_tmp658_fu_29164_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp657_fu_29157_p3);

assign sel_tmp659_fu_34795_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_29_reg_54309 : old_word_buffer_1_7_44_reg_54617);

assign sel_tmp660_fu_34800_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_29_reg_54350 : sel_tmp659_fu_34795_p3);

assign sel_tmp661_fu_34806_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_29_reg_54401 : sel_tmp660_fu_34800_p3);

assign sel_tmp662_fu_34812_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_29_reg_54462 : sel_tmp661_fu_34806_p3);

assign sel_tmp663_fu_29178_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_13_fu_1710 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp664_fu_29185_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_13_fu_1746 : sel_tmp663_fu_29178_p3);

assign sel_tmp665_fu_29192_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : sel_tmp664_fu_29185_p3);

assign sel_tmp666_fu_29199_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp665_fu_29192_p3);

assign sel_tmp667_fu_34824_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_30_reg_54317 : old_word_buffer_1_7_46_reg_54641);

assign sel_tmp668_fu_34829_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_30_reg_54360 : sel_tmp667_fu_34824_p3);

assign sel_tmp669_fu_34835_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_30_reg_54413 : sel_tmp668_fu_34829_p3);

assign sel_tmp670_fu_34841_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_30_reg_54476 : sel_tmp669_fu_34835_p3);

assign sel_tmp671_fu_29213_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_15_fu_1718 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp672_fu_29220_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_15_fu_1754 : sel_tmp671_fu_29213_p3);

assign sel_tmp673_fu_29227_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : sel_tmp672_fu_29220_p3);

assign sel_tmp674_fu_29234_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp673_fu_29227_p3);

assign sel_tmp675_fu_34853_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_31_reg_54325 : old_word_buffer_1_7_48_reg_54664);

assign sel_tmp676_fu_34858_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_31_reg_54370 : sel_tmp675_fu_34853_p3);

assign sel_tmp677_fu_34864_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_31_reg_54425 : sel_tmp676_fu_34858_p3);

assign sel_tmp678_fu_34870_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_31_reg_54490 : sel_tmp677_fu_34864_p3);

assign sel_tmp679_fu_24104_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_17_fu_1726 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp680_fu_24111_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_17_fu_1762 : sel_tmp679_fu_24104_p3);

assign sel_tmp681_fu_24118_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : sel_tmp680_fu_24111_p3);

assign sel_tmp682_fu_24125_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp681_fu_24118_p3);

assign sel_tmp683_fu_34882_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_2_32_reg_54333 : ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212);

assign sel_tmp684_fu_34887_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_3_32_reg_54380 : sel_tmp683_fu_34882_p3);

assign sel_tmp685_fu_34893_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_4_32_reg_54437 : sel_tmp684_fu_34887_p3);

assign sel_tmp686_fu_34899_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? old_word_buffer_1_5_32_reg_54504 : sel_tmp685_fu_34893_p3);

assign sel_tmp687_fu_29248_p3 = ((tmp_1225_reg_45756[0:0] === 1'b1) ? old_word_buffer_1_7_fu_714 : 2'd0);

assign sel_tmp688_fu_29255_p3 = ((sel_tmp79_reg_51283[0:0] === 1'b1) ? old_word_buffer_1_3_fu_698 : sel_tmp687_fu_29248_p3);

assign sel_tmp689_fu_29262_p3 = ((sel_tmp80_reg_51289[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : sel_tmp688_fu_29255_p3);

assign sel_tmp690_fu_29269_p3 = ((sel_tmp81_reg_51295[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp689_fu_29262_p3);

assign sel_tmp691_fu_29276_p3 = ((sel_tmp82_reg_51301[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp690_fu_29269_p3);

assign sel_tmp692_fu_29364_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_11_fu_1738 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp693_fu_29371_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : sel_tmp692_fu_29364_p3);

assign sel_tmp694_fu_29378_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp693_fu_29371_p3);

assign sel_tmp695_fu_34961_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_29_reg_54350 : old_word_buffer_1_7_44_reg_54617);

assign sel_tmp696_fu_34966_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_29_reg_54401 : sel_tmp695_fu_34961_p3);

assign sel_tmp697_fu_34972_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_29_reg_54462 : sel_tmp696_fu_34966_p3);

assign sel_tmp698_fu_29392_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_13_fu_1746 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp699_fu_29399_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : sel_tmp698_fu_29392_p3);

assign sel_tmp700_fu_29406_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp699_fu_29399_p3);

assign sel_tmp701_fu_34984_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_30_reg_54360 : old_word_buffer_1_7_46_reg_54641);

assign sel_tmp702_fu_34989_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_30_reg_54413 : sel_tmp701_fu_34984_p3);

assign sel_tmp703_fu_34995_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_30_reg_54476 : sel_tmp702_fu_34989_p3);

assign sel_tmp704_fu_29420_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_15_fu_1754 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp705_fu_29427_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : sel_tmp704_fu_29420_p3);

assign sel_tmp706_fu_29434_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp705_fu_29427_p3);

assign sel_tmp707_fu_35007_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_31_reg_54370 : old_word_buffer_1_7_48_reg_54664);

assign sel_tmp708_fu_35012_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_31_reg_54425 : sel_tmp707_fu_35007_p3);

assign sel_tmp709_fu_35018_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_31_reg_54490 : sel_tmp708_fu_35012_p3);

assign sel_tmp710_fu_24142_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_17_fu_1762 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp711_fu_24149_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : sel_tmp710_fu_24142_p3);

assign sel_tmp712_fu_24156_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp711_fu_24149_p3);

assign sel_tmp713_fu_35030_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_3_32_reg_54380 : ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212);

assign sel_tmp714_fu_35035_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_4_32_reg_54437 : sel_tmp713_fu_35030_p3);

assign sel_tmp715_fu_35041_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? old_word_buffer_1_5_32_reg_54504 : sel_tmp714_fu_35035_p3);

assign sel_tmp716_fu_29448_p3 = ((tmp_1227_reg_45800[0:0] === 1'b1) ? old_word_buffer_1_7_fu_714 : 2'd0);

assign sel_tmp717_fu_29455_p3 = ((sel_tmp84_reg_51313[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : sel_tmp716_fu_29448_p3);

assign sel_tmp718_fu_29462_p3 = ((sel_tmp85_reg_51319[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp717_fu_29455_p3);

assign sel_tmp719_fu_29469_p3 = ((sel_tmp86_reg_51325[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp718_fu_29462_p3);

assign sel_tmp720_fu_29290_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_0_1_1_fu_25795_p3 : word_buffer_1_2_1_fu_25723_p3);

assign sel_tmp721_fu_29304_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_0_3_1_fu_25782_p3 : word_buffer_1_2_3_1_reg_52882);

assign sel_tmp722_fu_29316_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_0_5_1_fu_25769_p3 : word_buffer_1_2_5_1_reg_52848);

assign sel_tmp723_fu_29328_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_0_7_1_fu_25756_p3 : word_buffer_1_2_7_1_reg_52815);

assign sel_tmp724_fu_34920_p2 = (tmp_1227_reg_45800 & last_wrd_not1_fu_34915_p2);

assign sel_tmp725_fu_34925_p2 = (tmp_167_reg_50852 & sel_tmp724_fu_34920_p2);

assign sel_tmp726_fu_34930_p3 = ((sel_tmp725_fu_34925_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_2_0_1_reg_55582);

assign sel_tmp727_fu_34937_p2 = (cond1_reg_50498 & sel_tmp724_fu_34920_p2);

assign sel_tmp728_fu_34942_p3 = ((sel_tmp727_fu_34937_p2[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp726_fu_34930_p3);

assign sel_tmp729_fu_29588_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp730_fu_29595_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp729_fu_29588_p3);

assign sel_tmp731_fu_35111_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_29_reg_54401 : old_word_buffer_1_7_44_reg_54617);

assign sel_tmp732_fu_35116_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_29_reg_54462 : sel_tmp731_fu_35111_p3);

assign sel_tmp733_fu_29609_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp734_fu_29616_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp733_fu_29609_p3);

assign sel_tmp735_fu_35128_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_30_reg_54413 : old_word_buffer_1_7_46_reg_54641);

assign sel_tmp736_fu_35133_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_30_reg_54476 : sel_tmp735_fu_35128_p3);

assign sel_tmp737_fu_29630_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp738_fu_29637_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp737_fu_29630_p3);

assign sel_tmp739_fu_35145_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_31_reg_54425 : old_word_buffer_1_7_48_reg_54664);

assign sel_tmp740_fu_35150_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_31_reg_54490 : sel_tmp739_fu_35145_p3);

assign sel_tmp741_fu_24176_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp742_fu_24183_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp741_fu_24176_p3);

assign sel_tmp743_fu_35162_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_4_32_reg_54437 : ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212);

assign sel_tmp744_fu_35167_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? old_word_buffer_1_5_32_reg_54504 : sel_tmp743_fu_35162_p3);

assign sel_tmp745_fu_29651_p3 = ((lb_3_reg_45835[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_fu_714);

assign sel_tmp746_fu_29658_p3 = ((sel_tmp89_reg_51337[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp745_fu_29651_p3);

assign sel_tmp747_fu_29665_p3 = ((sel_tmp90_reg_51343[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp746_fu_29658_p3);

assign sel_tmp748_fu_29483_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_0_1_1_fu_25795_p3 : word_buffer_1_3_1_fu_25697_p3);

assign sel_tmp749_fu_29490_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_1_1_fu_25730_p3 : sel_tmp748_fu_29483_p3);

assign sel_tmp750_fu_29504_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_0_3_1_fu_25782_p3 : word_buffer_1_3_3_1_reg_52785);

assign sel_tmp751_fu_29510_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_1_3_1_reg_52991 : sel_tmp750_fu_29504_p3);

assign sel_tmp752_fu_29522_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_0_5_1_fu_25769_p3 : word_buffer_1_3_5_1_reg_52755);

assign sel_tmp753_fu_29528_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_1_5_1_reg_52953 : sel_tmp752_fu_29522_p3);

assign sel_tmp754_fu_29540_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_0_7_1_fu_25756_p3 : word_buffer_1_3_7_1_reg_52726);

assign sel_tmp755_fu_29546_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_1_7_1_reg_52916 : sel_tmp754_fu_29540_p3);

assign sel_tmp756_fu_35057_p2 = (brmerge32_fu_35053_p2 ^ 1'd1);

assign sel_tmp757_fu_35063_p2 = (tmp_170_reg_51104 & sel_tmp756_fu_35057_p2);

assign sel_tmp758_fu_35068_p3 = ((sel_tmp757_fu_35063_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_3_0_reg_54858);

assign sel_tmp759_fu_35075_p2 = (tmp_167_reg_50852 & sel_tmp756_fu_35057_p2);

assign sel_tmp760_fu_35080_p3 = ((sel_tmp759_fu_35075_p2[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp758_fu_35068_p3);

assign sel_tmp761_fu_35087_p2 = (cond1_reg_50498 & sel_tmp756_fu_35057_p2);

assign sel_tmp762_fu_35092_p3 = ((sel_tmp761_fu_35087_p2[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp760_fu_35080_p3);

assign sel_tmp763_fu_29810_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp764_fu_35243_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_29_reg_54462 : old_word_buffer_1_7_44_reg_54617);

assign sel_tmp765_fu_29824_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp766_fu_35254_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_30_reg_54476 : old_word_buffer_1_7_46_reg_54641);

assign sel_tmp767_fu_29838_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp768_fu_35265_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_31_reg_54490 : old_word_buffer_1_7_48_reg_54664);

assign sel_tmp769_fu_24203_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp770_fu_35276_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_1_5_32_reg_54504 : ap_reg_pp0_iter2_old_word_buffer_1_7_42_reg_52212);

assign sel_tmp771_fu_29852_p3 = ((lb_4_reg_45859[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_fu_714);

assign sel_tmp772_fu_29859_p3 = ((sel_tmp93_reg_51355[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp771_fu_29852_p3);

assign sel_tmp773_fu_29679_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_1_1_fu_25795_p3 : word_buffer_1_4_1_fu_25671_p3);

assign sel_tmp774_fu_29686_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_1_1_fu_25730_p3 : sel_tmp773_fu_29679_p3);

assign sel_tmp775_fu_29693_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_2_1_fu_25723_p3 : sel_tmp774_fu_29686_p3);

assign sel_tmp776_fu_29707_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_3_1_fu_25782_p3 : word_buffer_1_4_3_1_reg_52700);

assign sel_tmp777_fu_29713_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_1_3_1_reg_52991 : sel_tmp776_fu_29707_p3);

assign sel_tmp778_fu_29719_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_2_3_1_reg_52882 : sel_tmp777_fu_29713_p3);

assign sel_tmp779_fu_29731_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_5_1_fu_25769_p3 : word_buffer_1_4_5_1_reg_52674);

assign sel_tmp780_fu_29737_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_1_5_1_reg_52953 : sel_tmp779_fu_29731_p3);

assign sel_tmp781_fu_29743_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_2_5_1_reg_52848 : sel_tmp780_fu_29737_p3);

assign sel_tmp782_fu_29755_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_7_1_fu_25756_p3 : word_buffer_1_4_7_1_reg_52649);

assign sel_tmp783_fu_29761_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_1_7_1_reg_52916 : sel_tmp782_fu_29755_p3);

assign sel_tmp784_fu_29767_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_2_7_1_reg_52815 : sel_tmp783_fu_29761_p3);

assign sel_tmp785_fu_35179_p2 = (brmerge34_reg_56771 ^ 1'd1);

assign sel_tmp786_fu_35184_p2 = (tmp_171_reg_51180 & sel_tmp785_fu_35179_p2);

assign sel_tmp787_fu_35189_p3 = ((sel_tmp786_fu_35184_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_4_0_reg_54806);

assign sel_tmp788_fu_35196_p2 = (tmp_170_reg_51104 & sel_tmp785_fu_35179_p2);

assign sel_tmp789_fu_35201_p3 = ((sel_tmp788_fu_35196_p2[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp787_fu_35189_p3);

assign sel_tmp790_fu_35208_p2 = (tmp_167_reg_50852 & sel_tmp785_fu_35179_p2);

assign sel_tmp791_fu_35213_p3 = ((sel_tmp790_fu_35208_p2[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp789_fu_35201_p3);

assign sel_tmp792_fu_35220_p2 = (cond1_reg_50498 & sel_tmp785_fu_35179_p2);

assign sel_tmp793_fu_35225_p3 = ((sel_tmp792_fu_35220_p2[0:0] === 1'b1) ? word_buffer_1_3_0_reg_54858 : sel_tmp791_fu_35213_p3);

assign sel_tmp794_fu_29873_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_0_1_1_fu_25795_p3 : word_buffer_1_5_1_fu_25643_p3);

assign sel_tmp795_fu_29880_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_1_1_fu_25730_p3 : sel_tmp794_fu_29873_p3);

assign sel_tmp796_fu_35287_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_2_1_reg_54904 : sel_tmp795_reg_56809);

assign sel_tmp797_fu_35292_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_3_1_reg_54846 : sel_tmp796_fu_35287_p3);

assign sel_tmp798_fu_29887_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_0_3_1_fu_25782_p3 : word_buffer_1_5_3_1_reg_52627);

assign sel_tmp799_fu_29893_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_1_3_1_reg_52991 : sel_tmp798_fu_29887_p3);

assign sel_tmp79_fu_20457_p2 = (tmp_168_fu_20424_p2 & tmp_1225_reg_45756);

assign sel_tmp800_fu_35310_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 : sel_tmp799_reg_56814);

assign sel_tmp801_fu_35315_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785 : sel_tmp800_fu_35310_p3);

assign sel_tmp802_fu_29899_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_0_5_1_fu_25769_p3 : word_buffer_1_5_5_1_reg_52605);

assign sel_tmp803_fu_29905_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_1_5_1_reg_52953 : sel_tmp802_fu_29899_p3);

assign sel_tmp804_fu_35333_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 : sel_tmp803_reg_56819);

assign sel_tmp805_fu_35338_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755 : sel_tmp804_fu_35333_p3);

assign sel_tmp806_fu_29911_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_0_7_1_fu_25756_p3 : word_buffer_1_5_7_1_reg_52584);

assign sel_tmp807_fu_29917_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_1_7_1_reg_52916 : sel_tmp806_fu_29911_p3);

assign sel_tmp808_fu_35356_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 : sel_tmp807_reg_56824);

assign sel_tmp809_fu_35361_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726 : sel_tmp808_fu_35356_p3);

assign sel_tmp80_fu_20462_p2 = (tmp_169_fu_20430_p2 & tmp_1225_reg_45756);

assign sel_tmp810_fu_29927_p2 = (brmerge36_fu_29923_p2 ^ 1'd1);

assign sel_tmp811_fu_29933_p2 = (tmp_169_reg_51016 & sel_tmp810_fu_29927_p2);

assign sel_tmp812_fu_29938_p3 = ((sel_tmp811_fu_29933_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_5_0_fu_25650_p3);

assign sel_tmp813_fu_29946_p2 = (tmp_171_reg_51180 & sel_tmp810_fu_29927_p2);

assign sel_tmp814_fu_29951_p3 = ((sel_tmp813_fu_29946_p2[0:0] === 1'b1) ? word_buffer_1_1_0_fu_25736_p3 : sel_tmp812_fu_29938_p3);

assign sel_tmp815_fu_35379_p2 = (tmp_170_reg_51104 & sel_tmp810_reg_56834);

assign sel_tmp816_fu_35383_p3 = ((sel_tmp815_fu_35379_p2[0:0] === 1'b1) ? word_buffer_1_2_0_1_reg_55582 : sel_tmp814_reg_56841);

assign sel_tmp817_fu_35389_p2 = (tmp_167_reg_50852 & sel_tmp810_reg_56834);

assign sel_tmp818_fu_35393_p3 = ((sel_tmp817_fu_35389_p2[0:0] === 1'b1) ? word_buffer_1_3_0_reg_54858 : sel_tmp816_fu_35383_p3);

assign sel_tmp819_fu_35400_p2 = (cond1_reg_50498 & sel_tmp810_reg_56834);

assign sel_tmp81_fu_20467_p2 = (tmp_171_fu_20442_p2 & tmp_1225_reg_45756);

assign sel_tmp820_fu_35404_p3 = ((sel_tmp819_fu_35400_p2[0:0] === 1'b1) ? word_buffer_1_4_0_reg_54806 : sel_tmp818_fu_35393_p3);

assign sel_tmp821_fu_29995_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_1_0_1_1_fu_25795_p3 : word_buffer_1_6_1_fu_25615_p3);

assign sel_tmp822_fu_30002_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_1_1_fu_25730_p3 : sel_tmp821_fu_29995_p3);

assign sel_tmp823_fu_35463_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_2_1_reg_54904 : sel_tmp822_reg_56868);

assign sel_tmp824_fu_35468_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? word_buffer_1_3_1_reg_54846 : sel_tmp823_fu_35463_p3);

assign sel_tmp825_fu_35474_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? word_buffer_1_4_1_reg_54795 : sel_tmp824_fu_35468_p3);

assign sel_tmp826_fu_30009_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_1_0_3_1_fu_25782_p3 : word_buffer_1_6_3_1_reg_52566);

assign sel_tmp827_fu_30015_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_1_3_1_reg_52991 : sel_tmp826_fu_30009_p3);

assign sel_tmp828_fu_35493_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 : sel_tmp827_reg_56873);

assign sel_tmp829_fu_35498_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785 : sel_tmp828_fu_35493_p3);

assign sel_tmp82_fu_20472_p2 = (tmp_170_fu_20436_p2 & tmp_1225_reg_45756);

assign sel_tmp830_fu_35504_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700 : sel_tmp829_fu_35498_p3);

assign sel_tmp831_fu_30021_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_1_0_5_1_fu_25769_p3 : word_buffer_1_6_5_1_reg_52548);

assign sel_tmp832_fu_30027_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_1_5_1_reg_52953 : sel_tmp831_fu_30021_p3);

assign sel_tmp833_fu_35523_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 : sel_tmp832_reg_56878);

assign sel_tmp834_fu_35528_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755 : sel_tmp833_fu_35523_p3);

assign sel_tmp835_fu_35534_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674 : sel_tmp834_fu_35528_p3);

assign sel_tmp836_fu_30033_p3 = ((tmp_168_reg_50922[0:0] === 1'b1) ? word_buffer_1_0_7_1_fu_25756_p3 : word_buffer_1_6_7_1_reg_52531);

assign sel_tmp837_fu_30039_p3 = ((tmp_169_reg_51016[0:0] === 1'b1) ? word_buffer_1_1_7_1_reg_52916 : sel_tmp836_fu_30033_p3);

assign sel_tmp838_fu_35553_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 : sel_tmp837_reg_56883);

assign sel_tmp839_fu_35558_p3 = ((tmp_170_reg_51104[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726 : sel_tmp838_fu_35553_p3);

assign sel_tmp83_fu_20477_p2 = (cond6_fu_20126_p2 & tmp_1225_reg_45756);

assign sel_tmp840_fu_35564_p3 = ((tmp_167_reg_50852[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649 : sel_tmp839_fu_35558_p3);

assign sel_tmp841_fu_30049_p2 = (brmerge38_fu_30045_p2 ^ 1'd1);

assign sel_tmp842_fu_30055_p2 = (tmp_168_reg_50922 & sel_tmp841_fu_30049_p2);

assign sel_tmp843_fu_30060_p3 = ((sel_tmp842_fu_30055_p2[0:0] === 1'b1) ? 2'd0 : word_buffer_1_6_0_fu_25622_p3);

assign sel_tmp844_fu_30068_p2 = (tmp_169_reg_51016 & sel_tmp841_fu_30049_p2);

assign sel_tmp845_fu_30073_p3 = ((sel_tmp844_fu_30068_p2[0:0] === 1'b1) ? word_buffer_1_1_0_fu_25736_p3 : sel_tmp843_fu_30060_p3);

assign sel_tmp846_fu_30081_p2 = (tmp_171_reg_51180 & sel_tmp841_fu_30049_p2);

assign sel_tmp847_fu_30086_p3 = ((sel_tmp846_fu_30081_p2[0:0] === 1'b1) ? word_buffer_1_2_0_1_fu_26050_p3 : sel_tmp845_fu_30073_p3);

assign sel_tmp848_fu_35583_p2 = (tmp_170_reg_51104 & sel_tmp841_reg_56893);

assign sel_tmp849_fu_35587_p3 = ((sel_tmp848_fu_35583_p2[0:0] === 1'b1) ? word_buffer_1_3_0_reg_54858 : sel_tmp847_reg_56900);

assign sel_tmp84_fu_20482_p2 = (tmp_168_fu_20424_p2 & tmp_1227_reg_45800);

assign sel_tmp850_fu_35593_p2 = (tmp_167_reg_50852 & sel_tmp841_reg_56893);

assign sel_tmp851_fu_35597_p3 = ((sel_tmp850_fu_35593_p2[0:0] === 1'b1) ? word_buffer_1_4_0_reg_54806 : sel_tmp849_fu_35587_p3);

assign sel_tmp852_fu_35604_p2 = (cond1_reg_50498 & sel_tmp841_reg_56893);

assign sel_tmp853_fu_35608_p3 = ((sel_tmp852_fu_35604_p2[0:0] === 1'b1) ? word_buffer_1_5_0_reg_54762 : sel_tmp851_fu_35597_p3);

assign sel_tmp854_fu_30265_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_1_1_11_fu_1666 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp855_fu_30272_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_1_2_11_fu_1702 : sel_tmp854_fu_30265_p3);

assign sel_tmp856_fu_30279_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_1_3_11_fu_1738 : sel_tmp855_fu_30272_p3);

assign sel_tmp857_fu_30286_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : sel_tmp856_fu_30279_p3);

assign sel_tmp858_fu_30293_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp857_fu_30286_p3);

assign sel_tmp859_fu_30325_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_1_1_13_fu_1674 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp85_fu_20487_p2 = (tmp_169_fu_20430_p2 & tmp_1227_reg_45800);

assign sel_tmp860_fu_30332_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_1_2_13_fu_1710 : sel_tmp859_fu_30325_p3);

assign sel_tmp861_fu_30339_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_1_3_13_fu_1746 : sel_tmp860_fu_30332_p3);

assign sel_tmp862_fu_30346_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : sel_tmp861_fu_30339_p3);

assign sel_tmp863_fu_30353_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp862_fu_30346_p3);

assign sel_tmp864_fu_30385_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_1_1_15_fu_1682 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp865_fu_30392_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_1_2_15_fu_1718 : sel_tmp864_fu_30385_p3);

assign sel_tmp866_fu_30399_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_1_3_15_fu_1754 : sel_tmp865_fu_30392_p3);

assign sel_tmp867_fu_30406_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : sel_tmp866_fu_30399_p3);

assign sel_tmp868_fu_30413_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp867_fu_30406_p3);

assign sel_tmp869_fu_24256_p3 = ((tmp_143_reg_50572[0:0] === 1'b1) ? old_word_buffer_1_1_17_fu_1690 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp86_fu_20492_p2 = (tmp_171_fu_20442_p2 & tmp_1227_reg_45800);

assign sel_tmp870_fu_24263_p3 = ((tmp_148_reg_50586[0:0] === 1'b1) ? old_word_buffer_1_2_17_fu_1726 : sel_tmp869_fu_24256_p3);

assign sel_tmp871_fu_24270_p3 = ((tmp_149_reg_50600[0:0] === 1'b1) ? old_word_buffer_1_3_17_fu_1762 : sel_tmp870_fu_24263_p3);

assign sel_tmp872_fu_24277_p3 = ((tmp_150_reg_50614[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : sel_tmp871_fu_24270_p3);

assign sel_tmp873_fu_24284_p3 = ((tmp_151_reg_50628[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp872_fu_24277_p3);

assign sel_tmp874_fu_30450_p2 = (tmp_1225_reg_45756 & first_wrd_not2_fu_30445_p2);

assign sel_tmp875_fu_30455_p2 = (tmp_148_reg_50586 & sel_tmp874_fu_30450_p2);

assign sel_tmp876_fu_30460_p3 = ((sel_tmp875_fu_30455_p2[0:0] === 1'b1) ? old_word_buffer_1_2_fu_694 : old_word_buffer_1_7_fu_714);

assign sel_tmp877_fu_30468_p2 = (tmp_149_reg_50600 & sel_tmp874_fu_30450_p2);

assign sel_tmp878_fu_30473_p3 = ((sel_tmp877_fu_30468_p2[0:0] === 1'b1) ? old_word_buffer_1_3_fu_698 : sel_tmp876_fu_30460_p3);

assign sel_tmp879_fu_30481_p2 = (tmp_150_reg_50614 & sel_tmp874_fu_30450_p2);

assign sel_tmp87_fu_20497_p2 = (cond6_fu_20126_p2 & tmp_1227_reg_45800);

assign sel_tmp880_fu_30486_p3 = ((sel_tmp879_fu_30481_p2[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : sel_tmp878_fu_30473_p3);

assign sel_tmp881_fu_30494_p2 = (tmp_151_reg_50628 & sel_tmp874_fu_30450_p2);

assign sel_tmp882_fu_30499_p3 = ((sel_tmp881_fu_30494_p2[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp880_fu_30486_p3);

assign sel_tmp883_fu_35873_p2 = (tmp_152_reg_50642 & sel_tmp874_reg_56968);

assign sel_tmp884_fu_35877_p3 = ((sel_tmp883_fu_35873_p2[0:0] === 1'b1) ? old_word_buffer_1_6_54_reg_56963 : sel_tmp882_reg_56974);

assign sel_tmp885_fu_35883_p2 = (tmp_143_reg_50572 & sel_tmp874_reg_56968);

assign sel_tmp886_fu_35887_p3 = ((sel_tmp885_fu_35883_p2[0:0] === 1'b1) ? old_word_buffer_1_1_fu_690 : sel_tmp884_fu_35877_p3);

assign sel_tmp887_fu_30522_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_1_2_11_fu_1702 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp888_fu_30529_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_1_3_11_fu_1738 : sel_tmp887_fu_30522_p3);

assign sel_tmp889_fu_30536_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : sel_tmp888_fu_30529_p3);

assign sel_tmp88_fu_20502_p2 = (lb_3_reg_45835 ^ 1'd1);

assign sel_tmp890_fu_30543_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp889_fu_30536_p3);

assign sel_tmp891_fu_30572_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_1_2_13_fu_1710 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp892_fu_30579_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_1_3_13_fu_1746 : sel_tmp891_fu_30572_p3);

assign sel_tmp893_fu_30586_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : sel_tmp892_fu_30579_p3);

assign sel_tmp894_fu_30593_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp893_fu_30586_p3);

assign sel_tmp895_fu_30622_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_1_2_15_fu_1718 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp896_fu_30629_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_1_3_15_fu_1754 : sel_tmp895_fu_30622_p3);

assign sel_tmp897_fu_30636_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : sel_tmp896_fu_30629_p3);

assign sel_tmp898_fu_30643_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp897_fu_30636_p3);

assign sel_tmp899_fu_24313_p3 = ((tmp_153_reg_50656[0:0] === 1'b1) ? old_word_buffer_1_2_17_fu_1726 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp89_fu_20507_p2 = (tmp_168_fu_20424_p2 & sel_tmp88_fu_20502_p2);

assign sel_tmp900_fu_24320_p3 = ((tmp_154_reg_50670[0:0] === 1'b1) ? old_word_buffer_1_3_17_fu_1762 : sel_tmp899_fu_24313_p3);

assign sel_tmp901_fu_24327_p3 = ((tmp_155_reg_50684[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : sel_tmp900_fu_24320_p3);

assign sel_tmp902_fu_24334_p3 = ((tmp_156_reg_50698[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp901_fu_24327_p3);

assign sel_tmp903_fu_24353_p2 = (tmp_1227_reg_45800 & first_wrd_not3_fu_24348_p2);

assign sel_tmp904_fu_30679_p2 = (tmp_154_reg_50670 & sel_tmp903_reg_53830);

assign sel_tmp905_fu_30683_p3 = ((sel_tmp904_fu_30679_p2[0:0] === 1'b1) ? old_word_buffer_1_3_fu_698 : old_word_buffer_1_7_fu_714);

assign sel_tmp906_fu_30691_p2 = (tmp_155_reg_50684 & sel_tmp903_reg_53830);

assign sel_tmp907_fu_30695_p3 = ((sel_tmp906_fu_30691_p2[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : sel_tmp905_fu_30683_p3);

assign sel_tmp908_fu_30703_p2 = (tmp_156_reg_50698 & sel_tmp903_reg_53830);

assign sel_tmp909_fu_30707_p3 = ((sel_tmp908_fu_30703_p2[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp907_fu_30695_p3);

assign sel_tmp90_fu_20513_p2 = (tmp_169_fu_20430_p2 & sel_tmp88_fu_20502_p2);

assign sel_tmp910_fu_30715_p2 = (tmp_157_reg_50712 & sel_tmp903_reg_53830);

assign sel_tmp911_fu_30719_p3 = ((sel_tmp910_fu_30715_p2[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp909_fu_30707_p3);

assign sel_tmp912_fu_30727_p2 = (tmp_153_reg_50656 & sel_tmp903_reg_53830);

assign sel_tmp913_fu_30731_p3 = ((sel_tmp912_fu_30727_p2[0:0] === 1'b1) ? old_word_buffer_1_2_fu_694 : sel_tmp911_fu_30719_p3);

assign sel_tmp914_fu_35958_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? word_buffer_1_1_1_reg_54917 : word_buffer_1_2_1_reg_54904);

assign sel_tmp915_fu_35969_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010 : ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899);

assign sel_tmp916_fu_35980_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991 : ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882);

assign sel_tmp917_fu_35991_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972 : ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865);

assign sel_tmp918_fu_36002_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953 : ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848);

assign sel_tmp919_fu_36013_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934 : ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831);

assign sel_tmp91_fu_20519_p2 = (cond6_fu_20126_p2 & sel_tmp88_fu_20502_p2);

assign sel_tmp920_fu_36024_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916 : ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815);

assign sel_tmp921_fu_36035_p3 = ((sel_tmp95_reg_51373[0:0] === 1'b1) ? word_buffer_1_2_0_reg_55094 : word_buffer_1_3_0_1_reg_54888);

assign sel_tmp922_fu_36046_p3 = ((tmp_173_reg_51413[0:0] === 1'b1) ? 2'd0 : word_buffer_1_2_0_1_reg_55582);

assign sel_tmp923_fu_30759_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_1_3_11_fu_1738 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp924_fu_30766_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : sel_tmp923_fu_30759_p3);

assign sel_tmp925_fu_30773_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp924_fu_30766_p3);

assign sel_tmp926_fu_30799_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_1_3_13_fu_1746 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp927_fu_30806_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : sel_tmp926_fu_30799_p3);

assign sel_tmp928_fu_30813_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp927_fu_30806_p3);

assign sel_tmp929_fu_30839_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_1_3_15_fu_1754 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp92_fu_20525_p2 = (lb_4_reg_45859 ^ 1'd1);

assign sel_tmp930_fu_30846_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : sel_tmp929_fu_30839_p3);

assign sel_tmp931_fu_30853_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp930_fu_30846_p3);

assign sel_tmp932_fu_24370_p3 = ((tmp_158_reg_50726[0:0] === 1'b1) ? old_word_buffer_1_3_17_fu_1762 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp933_fu_24377_p3 = ((tmp_159_reg_50740[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : sel_tmp932_fu_24370_p3);

assign sel_tmp934_fu_24384_p3 = ((tmp_160_reg_50754[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp933_fu_24377_p3);

assign sel_tmp935_fu_30882_p2 = (brmerge45_reg_53848 ^ 1'd1);

assign sel_tmp936_fu_30887_p2 = (tmp_159_reg_50740 & sel_tmp935_fu_30882_p2);

assign sel_tmp937_fu_30892_p3 = ((sel_tmp936_fu_30887_p2[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : old_word_buffer_1_7_fu_714);

assign sel_tmp938_fu_30900_p2 = (tmp_160_reg_50754 & sel_tmp935_fu_30882_p2);

assign sel_tmp939_fu_30905_p3 = ((sel_tmp938_fu_30900_p2[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : sel_tmp937_fu_30892_p3);

assign sel_tmp93_fu_20530_p2 = (tmp_168_fu_20424_p2 & sel_tmp92_fu_20525_p2);

assign sel_tmp940_fu_30913_p2 = (tmp_161_reg_50768 & sel_tmp935_fu_30882_p2);

assign sel_tmp941_fu_30918_p3 = ((sel_tmp940_fu_30913_p2[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp939_fu_30905_p3);

assign sel_tmp942_fu_30926_p2 = (tmp_158_reg_50726 & sel_tmp935_fu_30882_p2);

assign sel_tmp943_fu_30931_p3 = ((sel_tmp942_fu_30926_p2[0:0] === 1'b1) ? old_word_buffer_1_3_fu_698 : sel_tmp941_fu_30918_p3);

assign sel_tmp944_fu_36062_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? word_buffer_1_1_1_reg_54917 : word_buffer_1_3_1_reg_54846);

assign sel_tmp945_fu_36067_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? word_buffer_1_2_1_reg_54904 : sel_tmp944_fu_36062_p3);

assign sel_tmp946_fu_36079_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010 : ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800);

assign sel_tmp947_fu_36084_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899 : sel_tmp946_fu_36079_p3);

assign sel_tmp948_fu_36096_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991 : ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785);

assign sel_tmp949_fu_36101_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 : sel_tmp948_fu_36096_p3);

assign sel_tmp94_fu_20536_p2 = (cond6_fu_20126_p2 & sel_tmp92_fu_20525_p2);

assign sel_tmp950_fu_36113_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972 : ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770);

assign sel_tmp951_fu_36118_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865 : sel_tmp950_fu_36113_p3);

assign sel_tmp952_fu_36130_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953 : ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755);

assign sel_tmp953_fu_36135_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 : sel_tmp952_fu_36130_p3);

assign sel_tmp954_fu_36147_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934 : ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740);

assign sel_tmp955_fu_36152_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831 : sel_tmp954_fu_36147_p3);

assign sel_tmp956_fu_36164_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916 : ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726);

assign sel_tmp957_fu_36169_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 : sel_tmp956_fu_36164_p3);

assign sel_tmp958_fu_36181_p3 = ((sel_tmp99_reg_51425[0:0] === 1'b1) ? word_buffer_1_2_0_reg_55094 : word_buffer_1_4_0_1_reg_54832);

assign sel_tmp959_fu_36186_p3 = ((sel_tmp100_reg_51445[0:0] === 1'b1) ? word_buffer_1_3_0_1_reg_54888 : sel_tmp958_fu_36181_p3);

assign sel_tmp95_fu_20547_p2 = ((tmp_1243_fu_20204_p1 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp960_fu_36198_p3 = ((tmp_174_reg_51465[0:0] === 1'b1) ? 2'd0 : word_buffer_1_3_0_reg_54858);

assign sel_tmp961_fu_36204_p3 = ((sel_tmp102_reg_51471[0:0] === 1'b1) ? word_buffer_1_1_0_reg_54929 : sel_tmp960_fu_36198_p3);

assign sel_tmp962_fu_30955_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_1_4_11_fu_1774 : old_word_buffer_1_7_11_fu_1882);

assign sel_tmp963_fu_30962_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_1_5_11_fu_1810 : sel_tmp962_fu_30955_p3);

assign sel_tmp964_fu_30985_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_1_4_13_fu_1782 : old_word_buffer_1_7_13_fu_1890);

assign sel_tmp965_fu_30992_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_1_5_13_fu_1818 : sel_tmp964_fu_30985_p3);

assign sel_tmp966_fu_31015_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_1_4_15_fu_1790 : old_word_buffer_1_7_15_fu_1898);

assign sel_tmp967_fu_31022_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_1_5_15_fu_1826 : sel_tmp966_fu_31015_p3);

assign sel_tmp968_fu_24411_p3 = ((tmp_162_reg_50782[0:0] === 1'b1) ? old_word_buffer_1_4_17_fu_1798 : old_word_buffer_1_7_17_fu_1906);

assign sel_tmp969_fu_24418_p3 = ((tmp_163_reg_50796[0:0] === 1'b1) ? old_word_buffer_1_5_17_fu_1834 : sel_tmp968_fu_24411_p3);

assign sel_tmp96_fu_20553_p2 = ((tmp_1243_fu_20204_p1 == 3'd0) ? 1'b1 : 1'b0);

assign sel_tmp970_fu_31052_p2 = (brmerge47_fu_31048_p2 ^ 1'd1);

assign sel_tmp971_fu_31058_p2 = (tmp_163_reg_50796 & sel_tmp970_fu_31052_p2);

assign sel_tmp972_fu_31063_p3 = ((sel_tmp971_fu_31058_p2[0:0] === 1'b1) ? old_word_buffer_1_5_fu_706 : old_word_buffer_1_7_fu_714);

assign sel_tmp973_fu_31071_p2 = (tmp_164_reg_50810 & sel_tmp970_fu_31052_p2);

assign sel_tmp974_fu_31076_p3 = ((sel_tmp973_fu_31071_p2[0:0] === 1'b1) ? old_word_buffer_1_6_fu_710 : sel_tmp972_fu_31063_p3);

assign sel_tmp975_fu_31084_p2 = (tmp_162_reg_50782 & sel_tmp970_fu_31052_p2);

assign sel_tmp976_fu_31089_p3 = ((sel_tmp975_fu_31084_p2[0:0] === 1'b1) ? old_word_buffer_1_4_fu_702 : sel_tmp974_fu_31076_p3);

assign sel_tmp977_fu_36220_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? word_buffer_1_1_1_reg_54917 : word_buffer_1_4_1_reg_54795);

assign sel_tmp978_fu_36225_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? word_buffer_1_2_1_reg_54904 : sel_tmp977_fu_36220_p3);

assign sel_tmp979_fu_36231_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? word_buffer_1_3_1_reg_54846 : sel_tmp978_fu_36225_p3);

assign sel_tmp97_fu_20559_p2 = (sel_tmp96_fu_20553_p2 & sel_tmp88_fu_20502_p2);

assign sel_tmp980_fu_36243_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010 : ap_reg_pp0_iter2_word_buffer_1_4_2_1_reg_52713);

assign sel_tmp981_fu_36248_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_2_1_reg_52899 : sel_tmp980_fu_36243_p3);

assign sel_tmp982_fu_36254_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_2_1_reg_52800 : sel_tmp981_fu_36248_p3);

assign sel_tmp983_fu_36266_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991 : ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700);

assign sel_tmp984_fu_36271_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_3_1_reg_52882 : sel_tmp983_fu_36266_p3);

assign sel_tmp985_fu_36277_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_3_1_reg_52785 : sel_tmp984_fu_36271_p3);

assign sel_tmp986_fu_36289_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972 : ap_reg_pp0_iter2_word_buffer_1_4_4_1_reg_52687);

assign sel_tmp987_fu_36294_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_4_1_reg_52865 : sel_tmp986_fu_36289_p3);

assign sel_tmp988_fu_36300_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_4_1_reg_52770 : sel_tmp987_fu_36294_p3);

assign sel_tmp989_fu_36312_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953 : ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674);

assign sel_tmp98_fu_20570_p2 = (sel_tmp95_fu_20547_p2 & sel_tmp88_fu_20502_p2);

assign sel_tmp990_fu_36317_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_5_1_reg_52848 : sel_tmp989_fu_36312_p3);

assign sel_tmp991_fu_36323_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_5_1_reg_52755 : sel_tmp990_fu_36317_p3);

assign sel_tmp992_fu_36335_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934 : ap_reg_pp0_iter2_word_buffer_1_4_6_1_reg_52661);

assign sel_tmp993_fu_36340_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_6_1_reg_52831 : sel_tmp992_fu_36335_p3);

assign sel_tmp994_fu_36346_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_6_1_reg_52740 : sel_tmp993_fu_36340_p3);

assign sel_tmp995_fu_36358_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916 : ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649);

assign sel_tmp996_fu_36363_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_2_7_1_reg_52815 : sel_tmp995_fu_36358_p3);

assign sel_tmp997_fu_36369_p3 = ((sel_tmp106_reg_51523[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_3_7_1_reg_52726 : sel_tmp996_fu_36363_p3);

assign sel_tmp998_fu_36381_p3 = ((sel_tmp104_reg_51483[0:0] === 1'b1) ? word_buffer_1_2_0_reg_55094 : word_buffer_1_5_0_1_reg_54783);

assign sel_tmp999_fu_36386_p3 = ((sel_tmp105_reg_51503[0:0] === 1'b1) ? word_buffer_1_3_0_1_reg_54888 : sel_tmp998_fu_36381_p3);

assign sel_tmp99_fu_20576_p2 = ((r_V_64_0_4_cast_fu_20208_p2 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp_fu_26075_p3 = ((cond6_reg_50242[0:0] === 1'b1) ? old_word_buffer_0_1_11_fu_1382 : old_word_buffer_0_7_10_fu_1594);

assign storemerge1_fu_37020_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_43_reg_54610);

assign storemerge2_fu_37032_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_45_reg_54634);

assign storemerge3_fu_37044_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_1_7_47_reg_54658);

assign storemerge4_fu_37056_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter2_old_word_buffer_1_7_49_reg_52231);

assign storemerge5_fu_34711_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_42_reg_54206);

assign storemerge6_fu_34723_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_44_reg_54230);

assign storemerge7_fu_34735_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : old_word_buffer_0_7_46_reg_54254);

assign storemerge8_fu_34747_p3 = ((ap_reg_pp0_iter2_first_wrd_reg_51897[0:0] === 1'b1) ? 2'd0 : ap_reg_pp0_iter2_old_word_buffer_0_7_48_reg_52184);

assign tmp3588_cast_fu_41576_p1 = $signed(tmp669_reg_59109);

assign tmp3589_cast_fu_41586_p1 = $signed(tmp670_reg_59120);

assign tmp3590_cast_fu_41596_p1 = $signed(tmp671_reg_59131);

assign tmp3591_cast_fu_41606_p1 = $signed(tmp672_reg_59142);

assign tmp3592_cast_fu_41616_p1 = $signed(tmp673_reg_59153);

assign tmp3593_cast_fu_41626_p1 = $signed(tmp674_reg_59164);

assign tmp3594_cast_fu_41636_p1 = $signed(tmp675_reg_59175);

assign tmp3595_cast_fu_41646_p1 = $signed(tmp676_reg_59186);

assign tmp3596_cast_fu_41656_p1 = $signed(tmp677_reg_59197);

assign tmp3597_cast_fu_41666_p1 = $signed(tmp678_reg_59208);

assign tmp3598_cast_fu_41676_p1 = $signed(tmp679_reg_59219);

assign tmp3599_cast_fu_41686_p1 = $signed(tmp680_reg_59230);

assign tmp3600_cast_fu_41696_p1 = $signed(tmp681_reg_59241);

assign tmp3601_cast_fu_41706_p1 = $signed(tmp682_reg_59252);

assign tmp3602_cast_fu_41716_p1 = $signed(tmp683_reg_59263);

assign tmp3603_cast_fu_41726_p1 = $signed(tmp684_reg_59274);

assign tmp3604_cast_fu_41736_p1 = $signed(tmp685_reg_59285);

assign tmp3605_cast_fu_41746_p1 = $signed(tmp686_reg_59296);

assign tmp3606_cast_fu_41756_p1 = $signed(tmp687_reg_59307);

assign tmp3607_cast_fu_41766_p1 = $signed(tmp688_reg_59318);

assign tmp3608_cast_fu_41776_p1 = $signed(tmp689_reg_59329);

assign tmp3609_cast_fu_41786_p1 = $signed(tmp690_reg_59340);

assign tmp3610_cast_fu_41796_p1 = $signed(tmp691_reg_59351);

assign tmp3611_cast_fu_41806_p1 = $signed(tmp692_reg_59362);

assign tmp3612_cast_fu_41816_p1 = $signed(tmp693_reg_59373);

assign tmp3613_cast_fu_41826_p1 = $signed(tmp694_reg_59384);

assign tmp3614_cast_fu_41836_p1 = $signed(tmp695_reg_59395);

assign tmp3615_cast_fu_41846_p1 = $signed(tmp696_reg_59406);

assign tmp3616_cast_fu_41856_p1 = $signed(tmp697_reg_59417);

assign tmp3617_cast_fu_41866_p1 = $signed(tmp698_reg_59428);

assign tmp3618_cast_fu_41876_p1 = $signed(tmp699_reg_59439);

assign tmp3619_cast_fu_41886_p1 = $signed(tmp700_reg_59450);

assign tmp3620_cast_fu_41896_p1 = $signed(tmp701_reg_59461);

assign tmp3621_cast_fu_41906_p1 = $signed(tmp702_reg_59472);

assign tmp3622_cast_fu_41916_p1 = $signed(tmp703_reg_59483);

assign tmp3623_cast_fu_41926_p1 = $signed(tmp704_reg_59494);

assign tmp3624_cast_fu_41936_p1 = $signed(tmp705_reg_59505);

assign tmp3625_cast_fu_41946_p1 = $signed(tmp706_reg_59516);

assign tmp3626_cast_fu_41956_p1 = $signed(tmp707_reg_59527);

assign tmp3627_cast_fu_41966_p1 = $signed(tmp708_reg_59538);

assign tmp3628_cast_fu_41976_p1 = $signed(tmp709_reg_59549);

assign tmp3629_cast_fu_41986_p1 = $signed(tmp710_reg_59560);

assign tmp3630_cast_fu_41996_p1 = $signed(tmp711_reg_59571);

assign tmp3631_cast_fu_42006_p1 = $signed(tmp712_reg_59582);

assign tmp3632_cast_fu_42016_p1 = $signed(tmp713_reg_59593);

assign tmp3633_cast_fu_42026_p1 = $signed(tmp714_reg_59604);

assign tmp3634_cast_fu_42036_p1 = $signed(tmp715_reg_59615);

assign tmp3635_cast_fu_42046_p1 = $signed(tmp716_reg_59626);

assign tmp3636_cast_fu_42056_p1 = $signed(tmp717_reg_59637);

assign tmp3637_cast_fu_42066_p1 = $signed(tmp718_reg_59648);

assign tmp3638_cast_fu_42076_p1 = $signed(tmp719_reg_59659);

assign tmp3639_cast_fu_42086_p1 = $signed(tmp720_reg_59670);

assign tmp3640_cast_fu_42096_p1 = $signed(tmp721_reg_59681);

assign tmp3641_cast_fu_42106_p1 = $signed(tmp722_reg_59692);

assign tmp3642_cast_fu_42116_p1 = $signed(tmp723_reg_59703);

assign tmp3643_cast_fu_42126_p1 = $signed(tmp724_reg_59714);

assign tmp3644_cast_fu_42136_p1 = $signed(tmp725_reg_59725);

assign tmp3645_cast_fu_42146_p1 = $signed(tmp726_reg_59736);

assign tmp3646_cast_fu_42156_p1 = $signed(tmp727_reg_59747);

assign tmp3647_cast_fu_42166_p1 = $signed(tmp728_reg_59758);

assign tmp3648_cast_fu_42176_p1 = $signed(tmp729_reg_59769);

assign tmp3649_cast_fu_42186_p1 = $signed(tmp730_reg_59780);

assign tmp3650_cast_fu_42196_p1 = $signed(tmp731_reg_59791);

assign tmp3651_cast_fu_42206_p1 = $signed(tmp732_reg_59802);

assign tmp669_fu_40688_p2 = ($signed(tmp_361_0_1_cast_fu_40684_p1) + $signed(tmp_361_cast_fu_40680_p1));

assign tmp670_fu_40702_p2 = ($signed(tmp_361_1_1_cast_fu_40698_p1) + $signed(tmp_361_1_cast_fu_40694_p1));

assign tmp671_fu_40716_p2 = ($signed(tmp_361_2_1_cast_fu_40712_p1) + $signed(tmp_361_2_cast_fu_40708_p1));

assign tmp672_fu_40730_p2 = ($signed(tmp_361_3_1_cast_fu_40726_p1) + $signed(tmp_361_3_cast_fu_40722_p1));

assign tmp673_fu_40744_p2 = ($signed(tmp_361_4_1_cast_fu_40740_p1) + $signed(tmp_361_4_cast_fu_40736_p1));

assign tmp674_fu_40758_p2 = ($signed(tmp_361_5_1_cast_fu_40754_p1) + $signed(tmp_361_5_cast_fu_40750_p1));

assign tmp675_fu_40772_p2 = ($signed(tmp_361_6_1_cast_fu_40768_p1) + $signed(tmp_361_6_cast_fu_40764_p1));

assign tmp676_fu_40786_p2 = ($signed(tmp_361_7_1_cast_fu_40782_p1) + $signed(tmp_361_7_cast_fu_40778_p1));

assign tmp677_fu_40800_p2 = ($signed(tmp_361_8_1_cast_fu_40796_p1) + $signed(tmp_361_8_cast_fu_40792_p1));

assign tmp678_fu_40814_p2 = ($signed(tmp_361_9_1_cast_fu_40810_p1) + $signed(tmp_361_9_cast_fu_40806_p1));

assign tmp679_fu_40828_p2 = ($signed(tmp_361_10_1_cast_fu_40824_p1) + $signed(tmp_361_cast_65_fu_40820_p1));

assign tmp680_fu_40842_p2 = ($signed(tmp_361_11_1_cast_fu_40838_p1) + $signed(tmp_361_10_cast_fu_40834_p1));

assign tmp681_fu_40856_p2 = ($signed(tmp_361_12_1_cast_fu_40852_p1) + $signed(tmp_361_11_cast_fu_40848_p1));

assign tmp682_fu_40870_p2 = ($signed(tmp_361_13_1_cast_fu_40866_p1) + $signed(tmp_361_12_cast_fu_40862_p1));

assign tmp683_fu_40884_p2 = ($signed(tmp_361_14_1_cast_fu_40880_p1) + $signed(tmp_361_13_cast_fu_40876_p1));

assign tmp684_fu_40898_p2 = ($signed(tmp_361_15_1_cast_fu_40894_p1) + $signed(tmp_361_14_cast_fu_40890_p1));

assign tmp685_fu_40912_p2 = ($signed(tmp_361_16_1_cast_fu_40908_p1) + $signed(tmp_361_15_cast_fu_40904_p1));

assign tmp686_fu_40926_p2 = ($signed(tmp_361_17_1_cast_fu_40922_p1) + $signed(tmp_361_16_cast_fu_40918_p1));

assign tmp687_fu_40940_p2 = ($signed(tmp_361_18_1_cast_fu_40936_p1) + $signed(tmp_361_17_cast_fu_40932_p1));

assign tmp688_fu_40954_p2 = ($signed(tmp_361_19_1_cast_fu_40950_p1) + $signed(tmp_361_18_cast_fu_40946_p1));

assign tmp689_fu_40968_p2 = ($signed(tmp_361_20_1_cast_fu_40964_p1) + $signed(tmp_361_19_cast_fu_40960_p1));

assign tmp690_fu_40982_p2 = ($signed(tmp_361_21_1_cast_fu_40978_p1) + $signed(tmp_361_20_cast_fu_40974_p1));

assign tmp691_fu_40996_p2 = ($signed(tmp_361_22_1_cast_fu_40992_p1) + $signed(tmp_361_21_cast_fu_40988_p1));

assign tmp692_fu_41010_p2 = ($signed(tmp_361_23_1_cast_fu_41006_p1) + $signed(tmp_361_22_cast_fu_41002_p1));

assign tmp693_fu_41024_p2 = ($signed(tmp_361_24_1_cast_fu_41020_p1) + $signed(tmp_361_23_cast_fu_41016_p1));

assign tmp694_fu_41038_p2 = ($signed(tmp_361_25_1_cast_fu_41034_p1) + $signed(tmp_361_24_cast_fu_41030_p1));

assign tmp695_fu_41052_p2 = ($signed(tmp_361_26_1_cast_fu_41048_p1) + $signed(tmp_361_25_cast_fu_41044_p1));

assign tmp696_fu_41066_p2 = ($signed(tmp_361_27_1_cast_fu_41062_p1) + $signed(tmp_361_26_cast_fu_41058_p1));

assign tmp697_fu_41080_p2 = ($signed(tmp_361_28_1_cast_fu_41076_p1) + $signed(tmp_361_27_cast_fu_41072_p1));

assign tmp698_fu_41094_p2 = ($signed(tmp_361_29_1_cast_fu_41090_p1) + $signed(tmp_361_28_cast_fu_41086_p1));

assign tmp699_fu_41108_p2 = ($signed(tmp_361_30_1_cast_fu_41104_p1) + $signed(tmp_361_29_cast_fu_41100_p1));

assign tmp700_fu_41122_p2 = ($signed(tmp_361_31_1_cast_fu_41118_p1) + $signed(tmp_361_30_cast_fu_41114_p1));

assign tmp701_fu_41136_p2 = ($signed(tmp_361_32_1_cast_fu_41132_p1) + $signed(tmp_361_31_cast_fu_41128_p1));

assign tmp702_fu_41150_p2 = ($signed(tmp_361_33_1_cast_fu_41146_p1) + $signed(tmp_361_32_cast_fu_41142_p1));

assign tmp703_fu_41164_p2 = ($signed(tmp_361_34_1_cast_fu_41160_p1) + $signed(tmp_361_33_cast_fu_41156_p1));

assign tmp704_fu_41178_p2 = ($signed(tmp_361_35_1_cast_fu_41174_p1) + $signed(tmp_361_34_cast_fu_41170_p1));

assign tmp705_fu_41192_p2 = ($signed(tmp_361_36_1_cast_fu_41188_p1) + $signed(tmp_361_35_cast_fu_41184_p1));

assign tmp706_fu_41206_p2 = ($signed(tmp_361_37_1_cast_fu_41202_p1) + $signed(tmp_361_36_cast_fu_41198_p1));

assign tmp707_fu_41220_p2 = ($signed(tmp_361_38_1_cast_fu_41216_p1) + $signed(tmp_361_37_cast_fu_41212_p1));

assign tmp708_fu_41234_p2 = ($signed(tmp_361_39_1_cast_fu_41230_p1) + $signed(tmp_361_38_cast_fu_41226_p1));

assign tmp709_fu_41248_p2 = ($signed(tmp_361_40_1_cast_fu_41244_p1) + $signed(tmp_361_39_cast_fu_41240_p1));

assign tmp710_fu_41262_p2 = ($signed(tmp_361_41_1_cast_fu_41258_p1) + $signed(tmp_361_40_cast_fu_41254_p1));

assign tmp711_fu_41276_p2 = ($signed(tmp_361_42_1_cast_fu_41272_p1) + $signed(tmp_361_41_cast_fu_41268_p1));

assign tmp712_fu_41290_p2 = ($signed(tmp_361_43_1_cast_fu_41286_p1) + $signed(tmp_361_42_cast_fu_41282_p1));

assign tmp713_fu_41304_p2 = ($signed(tmp_361_44_1_cast_fu_41300_p1) + $signed(tmp_361_43_cast_fu_41296_p1));

assign tmp714_fu_41318_p2 = ($signed(tmp_361_45_1_cast_fu_41314_p1) + $signed(tmp_361_44_cast_fu_41310_p1));

assign tmp715_fu_41332_p2 = ($signed(tmp_361_46_1_cast_fu_41328_p1) + $signed(tmp_361_45_cast_fu_41324_p1));

assign tmp716_fu_41346_p2 = ($signed(tmp_361_47_1_cast_fu_41342_p1) + $signed(tmp_361_46_cast_fu_41338_p1));

assign tmp717_fu_41360_p2 = ($signed(tmp_361_48_1_cast_fu_41356_p1) + $signed(tmp_361_47_cast_fu_41352_p1));

assign tmp718_fu_41374_p2 = ($signed(tmp_361_49_1_cast_fu_41370_p1) + $signed(tmp_361_48_cast_fu_41366_p1));

assign tmp719_fu_41388_p2 = ($signed(tmp_361_50_1_cast_fu_41384_p1) + $signed(tmp_361_49_cast_fu_41380_p1));

assign tmp720_fu_41402_p2 = ($signed(tmp_361_51_1_cast_fu_41398_p1) + $signed(tmp_361_50_cast_fu_41394_p1));

assign tmp721_fu_41416_p2 = ($signed(tmp_361_52_1_cast_fu_41412_p1) + $signed(tmp_361_51_cast_fu_41408_p1));

assign tmp722_fu_41430_p2 = ($signed(tmp_361_53_1_cast_fu_41426_p1) + $signed(tmp_361_52_cast_fu_41422_p1));

assign tmp723_fu_41444_p2 = ($signed(tmp_361_54_1_cast_fu_41440_p1) + $signed(tmp_361_53_cast_fu_41436_p1));

assign tmp724_fu_41458_p2 = ($signed(tmp_361_55_1_cast_fu_41454_p1) + $signed(tmp_361_54_cast_fu_41450_p1));

assign tmp725_fu_41472_p2 = ($signed(tmp_361_56_1_cast_fu_41468_p1) + $signed(tmp_361_55_cast_fu_41464_p1));

assign tmp726_fu_41486_p2 = ($signed(tmp_361_57_1_cast_fu_41482_p1) + $signed(tmp_361_56_cast_fu_41478_p1));

assign tmp727_fu_41500_p2 = ($signed(tmp_361_58_1_cast_fu_41496_p1) + $signed(tmp_361_57_cast_fu_41492_p1));

assign tmp728_fu_41514_p2 = ($signed(tmp_361_59_1_cast_fu_41510_p1) + $signed(tmp_361_58_cast_fu_41506_p1));

assign tmp729_fu_41528_p2 = ($signed(tmp_361_60_1_cast_fu_41524_p1) + $signed(tmp_361_59_cast_fu_41520_p1));

assign tmp730_fu_41542_p2 = ($signed(tmp_361_61_1_cast_fu_41538_p1) + $signed(tmp_361_60_cast_fu_41534_p1));

assign tmp731_fu_41556_p2 = ($signed(tmp_361_62_1_cast_fu_41552_p1) + $signed(tmp_361_61_cast_fu_41548_p1));

assign tmp732_fu_41570_p2 = ($signed(tmp_361_63_1_cast_fu_41566_p1) + $signed(tmp_361_62_cast_fu_41562_p1));

assign tmp_104_fu_19662_p3 = {{log_width_V_fu_19620_p2}, {1'd0}};

assign tmp_105_fu_19692_p2 = 7'd1 << tmp_113_cast2_fu_19658_p1;

assign tmp_106_fu_19712_p2 = 4'd15 >> tmp_117_cast_fu_19708_p1;

assign tmp_107_fu_19940_p2 = ((p_7_reg_6154 == 6'd32) ? 1'b1 : 1'b0);

assign tmp_110_fu_20106_p2 = (tmp_1231_fu_20038_p1 ^ 3'd4);

assign tmp_111_fu_20146_p2 = (3'd0 - tmp_1231_fu_20038_p1);

assign tmp_112_cast_fu_19634_p1 = tmp_s_fu_19626_p3;

assign tmp_113_cast1_fu_19654_p1 = log_width_V_fu_19620_p2;

assign tmp_113_cast2_fu_19658_p1 = log_width_V_fu_19620_p2;

assign tmp_113_fu_19952_p1 = p_7_reg_6154;

assign tmp_114_cast_fu_19670_p1 = tmp_104_fu_19662_p3;

assign tmp_114_fu_20825_p2 = ((lhs_V_fu_20821_p1 < n_phases_cast_reg_45729) ? 1'b1 : 1'b0);

assign tmp_117_cast_fu_19708_p1 = grp_fu_19490_p2;

assign tmp_118_fu_42316_p2 = (3'd2 + log_slice_V_reg_45699);

assign tmp_120_fu_45592_p0 = tmp_120_fu_45592_p00;

assign tmp_120_fu_45592_p00 = r_V_s_fu_42303_p4;

assign tmp_120_fu_45592_p1 = tmp_120_fu_45592_p10;

assign tmp_120_fu_45592_p10 = words_per_image_V_reg_45719;

assign tmp_121_cast_fu_19730_p1 = w_div_8_V_fu_19698_p4;

assign tmp_121_fu_42338_p2 = ((norm_mode_V == 2'd1) ? 1'b1 : 1'b0);

assign tmp_1225_fu_19722_p1 = tmp_106_fu_19712_p2[0:0];

assign tmp_1226_fu_19726_p1 = tmp_106_fu_19712_p2[1:0];

assign tmp_1227_fu_19760_p3 = tmp_106_fu_19712_p2[32'd1];

assign tmp_1228_fu_19816_p3 = tmp_106_fu_19712_p2[32'd2];

assign tmp_1229_fu_19886_p4 = {{tmp_106_fu_19712_p2[2:1]}};

assign tmp_122_fu_42343_p2 = ((norm_mode_V == 2'd2) ? 1'b1 : 1'b0);

assign tmp_1230_fu_20026_p1 = images_per_phase_reg_45750[9:0];

assign tmp_1231_fu_20038_p1 = val_assign_2_fu_20032_p2[2:0];

assign tmp_123_cast_fu_20020_p1 = words_per_image_V_reg_45719;

assign tmp_123_fu_42348_p2 = ((width_mode_V == 2'd0) ? 1'b1 : 1'b0);

assign tmp_1241_fu_20180_p1 = r_V_64_0_2_fu_20166_p2[2:0];

assign tmp_1243_fu_20204_p1 = r_V_64_0_3_fu_20190_p2[2:0];

assign tmp_1246_fu_20236_p1 = r_V_64_0_5_fu_20222_p2[2:0];

assign tmp_1248_fu_20254_p1 = r_V_64_0_6_fu_20240_p2[2:0];

assign tmp_1250_fu_20272_p1 = r_V_64_0_7_fu_20258_p2[2:0];

assign tmp_1251_fu_20282_p1 = r_V_64_0_1_fu_20152_p2[2:0];

assign tmp_1252_fu_20448_p1 = images_per_phase_reg_45750[6:0];

assign tmp_1255_fu_42557_p3 = p_3_reg_18789[32'd5];

assign tmp_1256_fu_45055_p1 = ap_reg_pp2_iter1_p_2_reg_18798[1:0];

assign tmp_126_fu_42232_p1 = p_1_reg_18073;

assign tmp_1275_fu_21226_p1 = word_V_0_phi_fu_21219_p3[0:0];

assign tmp_1277_fu_21246_p3 = word_V_0_phi_fu_21219_p3[32'd2];

assign tmp_1279_fu_21270_p3 = word_V_0_phi_fu_21219_p3[32'd4];

assign tmp_127_fu_20920_p1 = wt_addr_V;

assign tmp_1281_fu_21294_p3 = word_V_0_phi_fu_21219_p3[32'd6];

assign tmp_1283_fu_21318_p3 = word_V_0_phi_fu_21219_p3[32'd8];

assign tmp_1284_fu_21334_p3 = word_V_0_phi_fu_21219_p3[32'd9];

assign tmp_1285_fu_21350_p3 = word_V_0_phi_fu_21219_p3[32'd10];

assign tmp_1286_fu_21366_p3 = word_V_0_phi_fu_21219_p3[32'd11];

assign tmp_1287_fu_21382_p3 = word_V_0_phi_fu_21219_p3[32'd12];

assign tmp_1288_fu_21398_p3 = word_V_0_phi_fu_21219_p3[32'd13];

assign tmp_1289_fu_21414_p3 = word_V_0_phi_fu_21219_p3[32'd14];

assign tmp_128_fu_32228_p3 = {{ap_reg_pp0_iter2_wt_offset_V_load_reg_52240}, {ap_reg_pp0_iter2_wt_offset_V_load_reg_52240}};

assign tmp_1292_fu_21446_p3 = word_V_0_phi_fu_21219_p3[32'd17];

assign tmp_1293_fu_21462_p3 = word_V_0_phi_fu_21219_p3[32'd18];

assign tmp_1294_fu_21478_p3 = word_V_0_phi_fu_21219_p3[32'd19];

assign tmp_1295_fu_21494_p3 = word_V_0_phi_fu_21219_p3[32'd20];

assign tmp_1296_fu_21510_p3 = word_V_0_phi_fu_21219_p3[32'd21];

assign tmp_1297_fu_21526_p3 = word_V_0_phi_fu_21219_p3[32'd22];

assign tmp_1299_fu_21550_p3 = word_V_0_phi_fu_21219_p3[32'd24];

assign tmp_129_fu_32234_p1 = tmp_128_fu_32228_p3;

assign tmp_1300_fu_21566_p3 = word_V_0_phi_fu_21219_p3[32'd25];

assign tmp_1301_fu_21582_p3 = word_V_0_phi_fu_21219_p3[32'd26];

assign tmp_1302_fu_21598_p3 = word_V_0_phi_fu_21219_p3[32'd27];

assign tmp_1303_fu_21614_p3 = word_V_0_phi_fu_21219_p3[32'd28];

assign tmp_1304_fu_21630_p3 = word_V_0_phi_fu_21219_p3[32'd29];

assign tmp_1305_fu_21646_p3 = word_V_0_phi_fu_21219_p3[32'd30];

assign tmp_1307_fu_21670_p3 = word_V_0_phi_fu_21219_p3[32'd32];

assign tmp_1308_fu_21686_p3 = word_V_0_phi_fu_21219_p3[32'd33];

assign tmp_1309_fu_21702_p3 = word_V_0_phi_fu_21219_p3[32'd34];

assign tmp_130_fu_20930_p2 = ((wt_offset_V == 3'd6) ? 1'b1 : 1'b0);

assign tmp_1310_fu_21718_p3 = word_V_0_phi_fu_21219_p3[32'd35];

assign tmp_1311_fu_21734_p3 = word_V_0_phi_fu_21219_p3[32'd36];

assign tmp_1312_fu_21750_p3 = word_V_0_phi_fu_21219_p3[32'd37];

assign tmp_1313_fu_21766_p3 = word_V_0_phi_fu_21219_p3[32'd38];

assign tmp_1316_fu_21798_p3 = word_V_0_phi_fu_21219_p3[32'd41];

assign tmp_1317_fu_21814_p3 = word_V_0_phi_fu_21219_p3[32'd42];

assign tmp_1318_fu_21830_p3 = word_V_0_phi_fu_21219_p3[32'd43];

assign tmp_1319_fu_21846_p3 = word_V_0_phi_fu_21219_p3[32'd44];

assign tmp_131_cast1_fu_42321_p1 = tmp_118_fu_42316_p2;

assign tmp_131_cast_fu_42325_p1 = tmp_118_fu_42316_p2;

assign tmp_131_fu_43038_p1 = p_2_phi_fu_18802_p4;

assign tmp_1320_fu_21862_p3 = word_V_0_phi_fu_21219_p3[32'd45];

assign tmp_1321_fu_21878_p3 = word_V_0_phi_fu_21219_p3[32'd46];

assign tmp_1324_fu_21910_p3 = word_V_0_phi_fu_21219_p3[32'd49];

assign tmp_1325_fu_21926_p3 = word_V_0_phi_fu_21219_p3[32'd50];

assign tmp_1326_fu_21942_p3 = word_V_0_phi_fu_21219_p3[32'd51];

assign tmp_1327_fu_21958_p3 = word_V_0_phi_fu_21219_p3[32'd52];

assign tmp_1328_fu_21974_p3 = word_V_0_phi_fu_21219_p3[32'd53];

assign tmp_1329_fu_21990_p3 = word_V_0_phi_fu_21219_p3[32'd54];

assign tmp_1332_fu_22022_p3 = word_V_0_phi_fu_21219_p3[32'd57];

assign tmp_1333_fu_22038_p3 = word_V_0_phi_fu_21219_p3[32'd58];

assign tmp_1334_fu_22054_p3 = word_V_0_phi_fu_21219_p3[32'd59];

assign tmp_1335_fu_22070_p3 = word_V_0_phi_fu_21219_p3[32'd60];

assign tmp_1336_fu_22086_p3 = word_V_0_phi_fu_21219_p3[32'd61];

assign tmp_1337_fu_22102_p3 = word_V_0_phi_fu_21219_p3[32'd62];

assign tmp_1338_fu_22118_p3 = word_V_0_phi_fu_21219_p3[32'd63];

assign tmp_1339_fu_22141_p1 = word_V_1_phi_fu_22134_p3[0:0];

assign tmp_1341_fu_22161_p3 = word_V_1_phi_fu_22134_p3[32'd2];

assign tmp_1343_fu_22185_p3 = word_V_1_phi_fu_22134_p3[32'd4];

assign tmp_1345_fu_22209_p3 = word_V_1_phi_fu_22134_p3[32'd6];

assign tmp_1347_fu_22233_p3 = word_V_1_phi_fu_22134_p3[32'd8];

assign tmp_1348_fu_22249_p3 = word_V_1_phi_fu_22134_p3[32'd9];

assign tmp_1349_fu_22265_p3 = word_V_1_phi_fu_22134_p3[32'd10];

assign tmp_134_fu_20943_p2 = (wt_addr_V + 16'd1);

assign tmp_1350_fu_22281_p3 = word_V_1_phi_fu_22134_p3[32'd11];

assign tmp_1351_fu_22297_p3 = word_V_1_phi_fu_22134_p3[32'd12];

assign tmp_1352_fu_22313_p3 = word_V_1_phi_fu_22134_p3[32'd13];

assign tmp_1353_fu_22329_p3 = word_V_1_phi_fu_22134_p3[32'd14];

assign tmp_1356_fu_22361_p3 = word_V_1_phi_fu_22134_p3[32'd17];

assign tmp_1357_fu_22377_p3 = word_V_1_phi_fu_22134_p3[32'd18];

assign tmp_1358_fu_22393_p3 = word_V_1_phi_fu_22134_p3[32'd19];

assign tmp_1359_fu_22409_p3 = word_V_1_phi_fu_22134_p3[32'd20];

assign tmp_135_fu_20936_p2 = (wt_offset_V + 3'd1);

assign tmp_1360_fu_22425_p3 = word_V_1_phi_fu_22134_p3[32'd21];

assign tmp_1361_fu_22441_p3 = word_V_1_phi_fu_22134_p3[32'd22];

assign tmp_1363_fu_22465_p3 = word_V_1_phi_fu_22134_p3[32'd24];

assign tmp_1364_fu_22481_p3 = word_V_1_phi_fu_22134_p3[32'd25];

assign tmp_1365_fu_22497_p3 = word_V_1_phi_fu_22134_p3[32'd26];

assign tmp_1366_fu_22513_p3 = word_V_1_phi_fu_22134_p3[32'd27];

assign tmp_1367_fu_22529_p3 = word_V_1_phi_fu_22134_p3[32'd28];

assign tmp_1368_fu_22545_p3 = word_V_1_phi_fu_22134_p3[32'd29];

assign tmp_1369_fu_22561_p3 = word_V_1_phi_fu_22134_p3[32'd30];

assign tmp_1371_fu_22585_p3 = word_V_1_phi_fu_22134_p3[32'd32];

assign tmp_1372_fu_22601_p3 = word_V_1_phi_fu_22134_p3[32'd33];

assign tmp_1373_fu_22617_p3 = word_V_1_phi_fu_22134_p3[32'd34];

assign tmp_1374_fu_22633_p3 = word_V_1_phi_fu_22134_p3[32'd35];

assign tmp_1375_fu_22649_p3 = word_V_1_phi_fu_22134_p3[32'd36];

assign tmp_1376_fu_22665_p3 = word_V_1_phi_fu_22134_p3[32'd37];

assign tmp_1377_fu_22681_p3 = word_V_1_phi_fu_22134_p3[32'd38];

assign tmp_137_fu_45046_p1 = ap_reg_pp2_iter1_p_2_reg_18798;

assign tmp_1380_fu_22713_p3 = word_V_1_phi_fu_22134_p3[32'd41];

assign tmp_1381_fu_22729_p3 = word_V_1_phi_fu_22134_p3[32'd42];

assign tmp_1382_fu_22745_p3 = word_V_1_phi_fu_22134_p3[32'd43];

assign tmp_1383_fu_22761_p3 = word_V_1_phi_fu_22134_p3[32'd44];

assign tmp_1384_fu_22777_p3 = word_V_1_phi_fu_22134_p3[32'd45];

assign tmp_1385_fu_22793_p3 = word_V_1_phi_fu_22134_p3[32'd46];

assign tmp_1388_fu_22825_p3 = word_V_1_phi_fu_22134_p3[32'd49];

assign tmp_1389_fu_22841_p3 = word_V_1_phi_fu_22134_p3[32'd50];

assign tmp_1390_fu_22857_p3 = word_V_1_phi_fu_22134_p3[32'd51];

assign tmp_1391_fu_22873_p3 = word_V_1_phi_fu_22134_p3[32'd52];

assign tmp_1392_fu_22889_p3 = word_V_1_phi_fu_22134_p3[32'd53];

assign tmp_1393_fu_22905_p3 = word_V_1_phi_fu_22134_p3[32'd54];

assign tmp_1396_fu_22937_p3 = word_V_1_phi_fu_22134_p3[32'd57];

assign tmp_1397_fu_22953_p3 = word_V_1_phi_fu_22134_p3[32'd58];

assign tmp_1398_fu_22969_p3 = word_V_1_phi_fu_22134_p3[32'd59];

assign tmp_1399_fu_22985_p3 = word_V_1_phi_fu_22134_p3[32'd60];

assign tmp_139_fu_42570_p1 = r_V_5_fu_42565_p2;

assign tmp_1400_fu_23001_p3 = word_V_1_phi_fu_22134_p3[32'd61];

assign tmp_1401_fu_23017_p3 = word_V_1_phi_fu_22134_p3[32'd62];

assign tmp_1402_fu_23033_p3 = word_V_1_phi_fu_22134_p3[32'd63];

assign tmp_1403_fu_44035_p3 = p_Result_99_s_fu_43964_p33[index_assign_2_fu_44032_p1];

always @ (*) begin
    tmp_1404_fu_45145_p4 = p_0664_s_fu_3246;
    tmp_1404_fu_45145_p4[index_assign_s_fu_45138_p1] = |(p_Repl2_s_fu_45142_p1);
end

assign tmp_1405_fu_44049_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1406_fu_44054_p1 = tmp_1405_fu_44049_p2;

assign tmp_1407_fu_44058_p2 = 6'd63 >> tmp_1406_fu_44054_p1;

assign tmp_1408_fu_44064_p1 = tmp_1407_fu_44058_p2[0:0];

assign tmp_1409_fu_44068_p3 = {{4'd0}, {tmp_1408_fu_44064_p1}};

assign tmp_140_fu_20868_p1 = r_V_6_fu_20863_p2;

assign tmp_1410_fu_44085_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_1_fu_44081_p1];

assign tmp_1411_fu_44097_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_1_fu_44093_p1];

always @ (*) begin
    tmp_1412_fu_45168_p4 = tmp_1404_fu_45145_p4;
    tmp_1412_fu_45168_p4[index_assign_16_1_fu_45161_p1] = |(p_Repl2_19_1_fu_45165_p1);
end

assign tmp_1413_fu_44111_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1414_fu_44116_p1 = tmp_1413_fu_44111_p2;

assign tmp_1415_fu_44120_p2 = 6'd63 >> tmp_1414_fu_44116_p1;

assign tmp_1416_fu_44126_p3 = tmp_1415_fu_44120_p2[32'd1];

assign tmp_1417_fu_44134_p4 = {{{{3'd0}, {tmp_1416_fu_44126_p3}}}, {1'd0}};

assign tmp_1418_fu_44153_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_2_fu_44149_p1];

assign tmp_1419_fu_44165_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_2_fu_44161_p1];

always @ (*) begin
    tmp_1420_fu_45191_p4 = tmp_1412_fu_45168_p4;
    tmp_1420_fu_45191_p4[index_assign_16_2_fu_45184_p1] = |(p_Repl2_19_2_fu_45188_p1);
end

assign tmp_1421_fu_44179_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1422_fu_44184_p1 = tmp_1421_fu_44179_p2;

assign tmp_1423_fu_44188_p2 = 6'd63 >> tmp_1422_fu_44184_p1;

assign tmp_1424_fu_44194_p1 = tmp_1423_fu_44188_p2[1:0];

assign tmp_1425_fu_44198_p3 = {{3'd0}, {tmp_1424_fu_44194_p1}};

assign tmp_1426_fu_44215_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_3_fu_44211_p1];

assign tmp_1427_fu_44227_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_3_fu_44223_p1];

always @ (*) begin
    tmp_1428_fu_45214_p4 = tmp_1420_fu_45191_p4;
    tmp_1428_fu_45214_p4[index_assign_16_3_fu_45207_p1] = |(p_Repl2_19_3_fu_45211_p1);
end

assign tmp_1429_fu_44241_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_142_fu_44043_p2 = (tmp_1403_fu_44035_p3 & tmp_286_s_fu_43772_p2);

assign tmp_1430_fu_44246_p1 = tmp_1429_fu_44241_p2;

assign tmp_1431_fu_44250_p2 = 6'd63 >> tmp_1430_fu_44246_p1;

assign tmp_1432_fu_44256_p3 = tmp_1431_fu_44250_p2[32'd2];

assign tmp_1433_fu_44264_p4 = {{{{2'd0}, {tmp_1432_fu_44256_p3}}}, {2'd0}};

assign tmp_1434_fu_44288_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_4_fu_44284_p1];

assign tmp_1435_fu_44300_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_4_fu_44296_p1];

always @ (*) begin
    tmp_1436_fu_45237_p4 = tmp_1428_fu_45214_p4;
    tmp_1436_fu_45237_p4[index_assign_16_4_fu_45230_p1] = |(p_Repl2_19_4_fu_45234_p1);
end

assign tmp_1438_fu_43106_p1 = grp_fu_19490_p2;

assign tmp_1439_fu_43110_p2 = 6'd63 >> tmp_1438_fu_43106_p1;

assign tmp_143_fu_20298_p2 = ((tmp_1251_fu_20282_p1 == 3'd1) ? 1'b1 : 1'b0);

assign tmp_1441_fu_43124_p1 = tmp_1439_fu_43110_p2[0:0];

assign tmp_1442_fu_44314_p5 = {{{{{{2'd0}, {tmp_1440_reg_61564}}}, {1'd0}}}, {tmp_1441_reg_61569}};

assign tmp_1443_fu_44338_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_5_fu_44334_p1];

assign tmp_1444_fu_44350_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_5_fu_44346_p1];

always @ (*) begin
    tmp_1445_fu_45260_p4 = tmp_1436_fu_45237_p4;
    tmp_1445_fu_45260_p4[index_assign_16_5_fu_45253_p1] = |(p_Repl2_19_5_fu_45257_p1);
end

assign tmp_1446_fu_44364_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1447_fu_44369_p1 = tmp_1446_fu_44364_p2;

assign tmp_1448_fu_44373_p2 = 6'd63 >> tmp_1447_fu_44369_p1;

assign tmp_1449_fu_44379_p4 = {{tmp_1448_fu_44373_p2[2:1]}};

assign tmp_144_fu_45529_p4 = {{outword_V[63:16]}};

assign tmp_1450_fu_44389_p4 = {{{{2'd0}, {tmp_1449_fu_44379_p4}}}, {1'd0}};

assign tmp_1451_fu_44413_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_6_fu_44409_p1];

assign tmp_1452_fu_44425_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_6_fu_44421_p1];

always @ (*) begin
    tmp_1453_fu_45283_p4 = tmp_1445_fu_45260_p4;
    tmp_1453_fu_45283_p4[index_assign_16_6_fu_45276_p1] = |(p_Repl2_19_6_fu_45280_p1);
end

assign tmp_1454_fu_44439_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1455_fu_44444_p1 = tmp_1454_fu_44439_p2;

assign tmp_1456_fu_44448_p2 = 6'd63 >> tmp_1455_fu_44444_p1;

assign tmp_1457_fu_44454_p1 = tmp_1456_fu_44448_p2[2:0];

assign tmp_1458_fu_44458_p3 = {{2'd0}, {tmp_1457_fu_44454_p1}};

assign tmp_1459_fu_44480_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_7_fu_44476_p1];

assign tmp_145_fu_45571_p1 = ap_phi_precharge_reg_pp2_iter3_p_0620_2_reg_18823;

assign tmp_1460_fu_44492_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_7_fu_44488_p1];

always @ (*) begin
    tmp_1461_fu_45306_p4 = tmp_1453_fu_45283_p4;
    tmp_1461_fu_45306_p4[index_assign_16_7_fu_45299_p1] = |(p_Repl2_19_7_fu_45303_p1);
end

assign tmp_1462_fu_44506_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1463_fu_44511_p1 = tmp_1462_fu_44506_p2;

assign tmp_1464_fu_44515_p2 = 6'd63 >> tmp_1463_fu_44511_p1;

assign tmp_1465_fu_44521_p3 = tmp_1464_fu_44515_p2[32'd3];

assign tmp_1466_fu_44529_p4 = {{{{1'd0}, {tmp_1465_fu_44521_p3}}}, {3'd0}};

assign tmp_1467_fu_44553_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_8_fu_44549_p1];

assign tmp_1468_fu_44565_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_8_fu_44561_p1];

always @ (*) begin
    tmp_1469_fu_45329_p4 = tmp_1461_fu_45306_p4;
    tmp_1469_fu_45329_p4[index_assign_16_8_fu_45322_p1] = |(p_Repl2_19_8_fu_45326_p1);
end

assign tmp_146_fu_40607_p2 = ($signed(7'd127) + $signed(tmp_1531_reg_59098));

assign tmp_1470_fu_43128_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1471_fu_43133_p1 = tmp_1470_fu_43128_p2;

assign tmp_1472_fu_43137_p2 = 6'd63 >> tmp_1471_fu_43133_p1;

assign tmp_1474_fu_43151_p1 = tmp_1472_fu_43137_p2[0:0];

assign tmp_1475_fu_44579_p5 = {{{{{{1'd0}, {tmp_1473_reg_61574}}}, {2'd0}}}, {tmp_1474_reg_61579}};

assign tmp_1476_fu_44603_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_9_fu_44599_p1];

assign tmp_1477_fu_44615_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_9_fu_44611_p1];

always @ (*) begin
    tmp_1478_fu_45352_p4 = tmp_1469_fu_45329_p4;
    tmp_1478_fu_45352_p4[index_assign_16_9_fu_45345_p1] = |(p_Repl2_19_9_fu_45349_p1);
end

assign tmp_1479_fu_43155_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_147_fu_41579_p2 = ($signed(tmp3588_cast_fu_41576_p1) + $signed(fixed_buffer_0_V_q0));

assign tmp_1480_fu_43160_p1 = tmp_1479_fu_43155_p2;

assign tmp_1481_fu_43164_p2 = 6'd63 >> tmp_1480_fu_43160_p1;

assign tmp_1484_fu_44629_p6 = {{{{{{{{1'd0}, {tmp_1482_reg_61584}}}, {1'd0}}}, {tmp_1483_reg_61589}}}, {1'd0}};

assign tmp_1485_fu_44655_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_s_fu_44651_p1];

assign tmp_1486_fu_44667_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_s_fu_44663_p1];

always @ (*) begin
    tmp_1487_fu_45375_p4 = tmp_1478_fu_45352_p4;
    tmp_1487_fu_45375_p4[index_assign_16_s_fu_45368_p1] = |(p_Repl2_19_s_fu_45372_p1);
end

assign tmp_1488_fu_43186_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1489_fu_44681_p1 = tmp_1488_reg_61594;

assign tmp_148_fu_20304_p2 = ((tmp_1251_fu_20282_p1 == 3'd2) ? 1'b1 : 1'b0);

assign tmp_1490_fu_44684_p2 = 6'd63 >> tmp_1489_fu_44681_p1;

assign tmp_1491_fu_44690_p3 = tmp_1490_fu_44684_p2[32'd3];

assign tmp_1492_fu_44698_p1 = tmp_1490_fu_44684_p2[1:0];

assign tmp_1493_fu_44702_p5 = {{{{{{1'd0}, {tmp_1491_fu_44690_p3}}}, {1'd0}}}, {tmp_1492_fu_44698_p1}};

assign tmp_1494_fu_44728_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_10_fu_44724_p1];

assign tmp_1495_fu_44740_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_10_fu_44736_p1];

always @ (*) begin
    tmp_1496_fu_45398_p4 = tmp_1487_fu_45375_p4;
    tmp_1496_fu_45398_p4[index_assign_16_10_fu_45391_p1] = |(p_Repl2_19_10_fu_45395_p1);
end

assign tmp_1497_fu_44754_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1498_fu_44759_p1 = tmp_1497_fu_44754_p2;

assign tmp_1499_fu_44763_p2 = 6'd63 >> tmp_1498_fu_44759_p1;

assign tmp_149_cast_fu_20850_p1 = t_V_reg_6177;

assign tmp_149_fu_20310_p2 = ((tmp_1251_fu_20282_p1 == 3'd3) ? 1'b1 : 1'b0);

assign tmp_1500_fu_44769_p4 = {{tmp_1499_fu_44763_p2[3:2]}};

assign tmp_1501_fu_44779_p4 = {{{{1'd0}, {tmp_1500_fu_44769_p4}}}, {2'd0}};

assign tmp_1502_fu_44803_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_11_fu_44799_p1];

assign tmp_1503_fu_44815_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_11_fu_44811_p1];

always @ (*) begin
    tmp_1504_fu_45421_p4 = tmp_1496_fu_45398_p4;
    tmp_1504_fu_45421_p4[index_assign_16_11_fu_45414_p1] = |(p_Repl2_19_11_fu_45418_p1);
end

assign tmp_1505_fu_43191_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1506_fu_44829_p1 = tmp_1505_reg_61599;

assign tmp_1507_fu_44832_p2 = 6'd63 >> tmp_1506_fu_44829_p1;

assign tmp_1508_fu_44838_p4 = {{tmp_1507_fu_44832_p2[3:2]}};

assign tmp_1509_fu_44848_p1 = tmp_1507_fu_44832_p2[0:0];

assign tmp_150_fu_20316_p2 = ((tmp_1251_fu_20282_p1 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_1510_fu_44852_p5 = {{{{{{1'd0}, {tmp_1508_fu_44838_p4}}}, {1'd0}}}, {tmp_1509_fu_44848_p1}};

assign tmp_1511_fu_44878_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_12_fu_44874_p1];

assign tmp_1512_fu_44890_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_12_fu_44886_p1];

always @ (*) begin
    tmp_1513_fu_45444_p4 = tmp_1504_fu_45421_p4;
    tmp_1513_fu_45444_p4[index_assign_16_12_fu_45437_p1] = |(p_Repl2_19_12_fu_45441_p1);
end

assign tmp_1514_fu_44904_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1515_fu_44909_p1 = tmp_1514_fu_44904_p2;

assign tmp_1516_fu_44913_p2 = 6'd63 >> tmp_1515_fu_44909_p1;

assign tmp_1517_fu_44919_p4 = {{tmp_1516_fu_44913_p2[3:1]}};

assign tmp_1518_fu_44929_p4 = {{{{1'd0}, {tmp_1517_fu_44919_p4}}}, {1'd0}};

assign tmp_1519_fu_44953_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_13_fu_44949_p1];

assign tmp_151_fu_20322_p2 = ((tmp_1251_fu_20282_p1 == 3'd5) ? 1'b1 : 1'b0);

assign tmp_1520_fu_44965_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_13_fu_44961_p1];

always @ (*) begin
    tmp_1521_fu_45467_p4 = tmp_1513_fu_45444_p4;
    tmp_1521_fu_45467_p4[index_assign_16_13_fu_45460_p1] = |(p_Repl2_19_13_fu_45464_p1);
end

assign tmp_1522_fu_44979_p2 = ($signed(3'd4) - $signed(log_slice_V_reg_45699));

assign tmp_1523_fu_44984_p1 = tmp_1522_fu_44979_p2;

assign tmp_1524_fu_44988_p2 = 6'd63 >> tmp_1523_fu_44984_p1;

assign tmp_1525_fu_44994_p1 = tmp_1524_fu_44988_p2[3:0];

assign tmp_1526_fu_44998_p3 = {{1'd0}, {tmp_1525_fu_44994_p1}};

assign tmp_1527_fu_45020_p3 = p_Result_99_s_fu_43964_p33[index_assign_17_14_fu_45016_p1];

assign tmp_1528_fu_45032_p3 = p_Result_99_s_fu_43964_p33[index_assign_18_14_fu_45028_p1];

always @ (*) begin
    tmp_1529_fu_45490_p4 = tmp_1521_fu_45467_p4;
    tmp_1529_fu_45490_p4[index_assign_16_14_fu_45483_p1] = |(p_Repl2_19_14_fu_45487_p1);
end

assign tmp_152_fu_20328_p2 = ((tmp_1251_fu_20282_p1 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_1530_fu_45543_p1 = tmp_1529_fu_45490_p4[15:0];

assign tmp_1531_fu_38639_p1 = ap_reg_pp0_iter3_t_V_2_reg_6188[6:0];

assign tmp_153_fu_20334_p2 = ((tmp_1241_fu_20180_p1 == 3'd2) ? 1'b1 : 1'b0);

assign tmp_154_cast_fu_40612_p1 = $signed(tmp_146_fu_40607_p2);

assign tmp_154_fu_20340_p2 = ((tmp_1241_fu_20180_p1 == 3'd3) ? 1'b1 : 1'b0);

assign tmp_155_fu_20346_p2 = ((tmp_1241_fu_20180_p1 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_156_fu_20352_p2 = ((tmp_1241_fu_20180_p1 == 3'd5) ? 1'b1 : 1'b0);

assign tmp_157_fu_20358_p2 = ((tmp_1241_fu_20180_p1 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_158_fu_20364_p2 = ((tmp_1243_fu_20204_p1 == 3'd3) ? 1'b1 : 1'b0);

assign tmp_159_fu_20370_p2 = ((tmp_1243_fu_20204_p1 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_160_fu_20376_p2 = ((tmp_1243_fu_20204_p1 == 3'd5) ? 1'b1 : 1'b0);

assign tmp_161_fu_20382_p2 = ((tmp_1243_fu_20204_p1 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_162_fu_20388_p2 = ((tmp_1231_fu_20038_p1 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_163_fu_20394_p2 = ((r_V_64_0_4_cast_fu_20208_p2 == 3'd5) ? 1'b1 : 1'b0);

assign tmp_164_fu_20400_p2 = ((r_V_64_0_4_cast_fu_20208_p2 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_165_fu_20406_p2 = ((tmp_1246_fu_20236_p1 == 3'd5) ? 1'b1 : 1'b0);

assign tmp_166_fu_20412_p2 = ((tmp_1246_fu_20236_p1 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_167_fu_20418_p2 = ((tmp_1231_fu_20038_p1 == 3'd6) ? 1'b1 : 1'b0);

assign tmp_168_fu_20424_p2 = ((tmp_1231_fu_20038_p1 == 3'd2) ? 1'b1 : 1'b0);

assign tmp_169_fu_20430_p2 = ((tmp_1231_fu_20038_p1 == 3'd3) ? 1'b1 : 1'b0);

assign tmp_170_fu_20436_p2 = ((tmp_1231_fu_20038_p1 == 3'd5) ? 1'b1 : 1'b0);

assign tmp_171_fu_20442_p2 = ((tmp_1231_fu_20038_p1 == 3'd4) ? 1'b1 : 1'b0);

assign tmp_172_fu_20542_p2 = (cond7_fu_20184_p2 | lb_2_reg_45816);

assign tmp_173_fu_20565_p2 = (sel_tmp97_fu_20559_p2 | lb_3_reg_45835);

assign tmp_174_fu_20594_p2 = (sel_tmp101_fu_20588_p2 | lb_4_reg_45859);

assign tmp_175_fu_20646_p2 = (sel_tmp109_fu_20640_p2 | lb_5_reg_45883);

assign tmp_176_fu_20710_p2 = (sel_tmp119_fu_20704_p2 | lb_6_reg_45907);

assign tmp_177_fu_20786_p2 = (sel_tmp131_fu_20780_p2 | lb_7_reg_45931);

assign tmp_178_fu_42445_p1 = tmp_299_4_fu_42373_p2;

assign tmp_179_fu_42454_p1 = tmp_299_5_fu_42379_p2;

assign tmp_180_fu_42463_p1 = tmp_299_6_fu_42385_p2;

assign tmp_181_fu_42472_p1 = tmp_299_7_fu_42391_p2;

assign tmp_182_fu_42481_p1 = tmp_299_8_fu_42397_p2;

assign tmp_183_fu_42490_p1 = tmp_299_9_fu_42403_p2;

assign tmp_184_fu_42499_p1 = tmp_299_s_fu_42409_p2;

assign tmp_185_fu_42508_p1 = tmp_299_1_fu_42415_p2;

assign tmp_186_fu_42517_p1 = tmp_299_2_fu_42421_p2;

assign tmp_187_fu_42526_p1 = tmp_299_3_fu_42427_p2;

assign tmp_188_fu_42535_p1 = tmp_299_10_fu_42433_p2;

assign tmp_189_fu_42544_p1 = tmp_299_11_fu_42439_p2;

assign tmp_190_fu_32478_p2 = (brmerge1_fu_32474_p2 | cond1_reg_50498);

assign tmp_210_fu_34774_p2 = (brmerge28_fu_34770_p2 | cond1_reg_50498);

assign tmp_230_fu_20451_p2 = (7'd32 + tmp_1252_fu_20448_p1);

assign tmp_271_10_cast_fu_43295_p1 = $signed(fixed_buffer_11_V_q0);

assign tmp_271_11_cast_fu_43304_p1 = $signed(fixed_buffer_12_V_q0);

assign tmp_271_12_cast_fu_43313_p1 = $signed(fixed_buffer_13_V_q0);

assign tmp_271_13_cast_fu_43322_p1 = $signed(fixed_buffer_14_V_q0);

assign tmp_271_14_cast_fu_43331_p1 = $signed(fixed_buffer_15_V_q0);

assign tmp_271_15_cast_fu_43340_p1 = $signed(fixed_buffer_16_V_q0);

assign tmp_271_16_cast_fu_43349_p1 = $signed(fixed_buffer_17_V_q0);

assign tmp_271_17_cast_fu_43358_p1 = $signed(fixed_buffer_18_V_q0);

assign tmp_271_18_cast_fu_43367_p1 = $signed(fixed_buffer_19_V_q0);

assign tmp_271_19_cast_fu_43376_p1 = $signed(fixed_buffer_20_V_q0);

assign tmp_271_1_cast_fu_43205_p1 = $signed(fixed_buffer_1_V_q0);

assign tmp_271_20_cast_fu_43385_p1 = $signed(fixed_buffer_21_V_q0);

assign tmp_271_21_cast_fu_43394_p1 = $signed(fixed_buffer_22_V_q0);

assign tmp_271_22_cast_fu_43403_p1 = $signed(fixed_buffer_23_V_q0);

assign tmp_271_23_cast_fu_43412_p1 = $signed(fixed_buffer_24_V_q0);

assign tmp_271_24_cast_fu_43421_p1 = $signed(fixed_buffer_25_V_q0);

assign tmp_271_25_cast_fu_43430_p1 = $signed(fixed_buffer_26_V_q0);

assign tmp_271_26_cast_fu_43439_p1 = $signed(fixed_buffer_27_V_q0);

assign tmp_271_27_cast_fu_43448_p1 = $signed(fixed_buffer_28_V_q0);

assign tmp_271_28_cast_fu_43457_p1 = $signed(fixed_buffer_29_V_q0);

assign tmp_271_29_cast_fu_43466_p1 = $signed(fixed_buffer_30_V_q0);

assign tmp_271_2_cast_fu_43214_p1 = $signed(fixed_buffer_2_V_q0);

assign tmp_271_30_cast_fu_43475_p1 = $signed(fixed_buffer_31_V_q0);

assign tmp_271_31_cast_fu_43484_p1 = $signed(fixed_buffer_32_V_q0);

assign tmp_271_32_cast_fu_43493_p1 = $signed(fixed_buffer_33_V_q0);

assign tmp_271_33_cast_fu_43502_p1 = $signed(fixed_buffer_34_V_q0);

assign tmp_271_34_cast_fu_43511_p1 = $signed(fixed_buffer_35_V_q0);

assign tmp_271_35_cast_fu_43520_p1 = $signed(fixed_buffer_36_V_q0);

assign tmp_271_36_cast_fu_43529_p1 = $signed(fixed_buffer_37_V_q0);

assign tmp_271_37_cast_fu_43538_p1 = $signed(fixed_buffer_38_V_q0);

assign tmp_271_38_cast_fu_43547_p1 = $signed(fixed_buffer_39_V_q0);

assign tmp_271_39_cast_fu_43556_p1 = $signed(fixed_buffer_40_V_q0);

assign tmp_271_3_cast_fu_43223_p1 = $signed(fixed_buffer_3_V_q0);

assign tmp_271_40_cast_fu_43565_p1 = $signed(fixed_buffer_41_V_q0);

assign tmp_271_41_cast_fu_43574_p1 = $signed(fixed_buffer_42_V_q0);

assign tmp_271_42_cast_fu_43583_p1 = $signed(fixed_buffer_43_V_q0);

assign tmp_271_43_cast_fu_43592_p1 = $signed(fixed_buffer_44_V_q0);

assign tmp_271_44_cast_fu_43601_p1 = $signed(fixed_buffer_45_V_q0);

assign tmp_271_45_cast_fu_43610_p1 = $signed(fixed_buffer_46_V_q0);

assign tmp_271_46_cast_fu_43619_p1 = $signed(fixed_buffer_47_V_q0);

assign tmp_271_47_cast_fu_43628_p1 = $signed(fixed_buffer_48_V_q0);

assign tmp_271_48_cast_fu_43637_p1 = $signed(fixed_buffer_49_V_q0);

assign tmp_271_49_cast_fu_43646_p1 = $signed(fixed_buffer_50_V_q0);

assign tmp_271_4_cast_fu_43232_p1 = $signed(fixed_buffer_4_V_q0);

assign tmp_271_50_cast_fu_43655_p1 = $signed(fixed_buffer_51_V_q0);

assign tmp_271_51_cast_fu_43664_p1 = $signed(fixed_buffer_52_V_q0);

assign tmp_271_52_cast_fu_43673_p1 = $signed(fixed_buffer_53_V_q0);

assign tmp_271_53_cast_fu_43682_p1 = $signed(fixed_buffer_54_V_q0);

assign tmp_271_54_cast_fu_43691_p1 = $signed(fixed_buffer_55_V_q0);

assign tmp_271_55_cast_fu_43700_p1 = $signed(fixed_buffer_56_V_q0);

assign tmp_271_56_cast_fu_43709_p1 = $signed(fixed_buffer_57_V_q0);

assign tmp_271_57_cast_fu_43718_p1 = $signed(fixed_buffer_58_V_q0);

assign tmp_271_58_cast_fu_43727_p1 = $signed(fixed_buffer_59_V_q0);

assign tmp_271_59_cast_fu_43736_p1 = $signed(fixed_buffer_60_V_q0);

assign tmp_271_5_cast_fu_43241_p1 = $signed(fixed_buffer_5_V_q0);

assign tmp_271_60_cast_fu_43745_p1 = $signed(fixed_buffer_61_V_q0);

assign tmp_271_61_cast_fu_43754_p1 = $signed(fixed_buffer_62_V_q0);

assign tmp_271_62_cast_fu_43763_p1 = $signed(fixed_buffer_63_V_q0);

assign tmp_271_6_cast_fu_43250_p1 = $signed(fixed_buffer_6_V_q0);

assign tmp_271_7_cast_fu_43259_p1 = $signed(fixed_buffer_7_V_q0);

assign tmp_271_8_cast_fu_43268_p1 = $signed(fixed_buffer_8_V_q0);

assign tmp_271_9_cast_fu_43277_p1 = $signed(fixed_buffer_9_V_q0);

assign tmp_271_cast_69_fu_43286_p1 = $signed(fixed_buffer_10_V_q0);

assign tmp_271_cast_fu_43196_p1 = $signed(fixed_buffer_0_V_q0);

assign tmp_286_10_fu_43832_p2 = (not_19_fu_43380_p2 & not_20_fu_43389_p2);

assign tmp_286_11_fu_43838_p2 = (not_21_fu_43398_p2 & not_22_fu_43407_p2);

assign tmp_286_12_fu_43844_p2 = (not_23_fu_43416_p2 & not_24_fu_43425_p2);

assign tmp_286_13_fu_43850_p2 = (not_25_fu_43434_p2 & not_26_fu_43443_p2);

assign tmp_286_14_fu_43856_p2 = (not_27_fu_43452_p2 & not_28_fu_43461_p2);

assign tmp_286_15_fu_43862_p2 = (not_29_fu_43470_p2 & not_30_fu_43479_p2);

assign tmp_286_16_fu_43868_p2 = (not_31_fu_43488_p2 & not_32_fu_43497_p2);

assign tmp_286_17_fu_43874_p2 = (not_33_fu_43506_p2 & not_34_fu_43515_p2);

assign tmp_286_18_fu_43880_p2 = (not_35_fu_43524_p2 & not_36_fu_43533_p2);

assign tmp_286_19_fu_43886_p2 = (not_37_fu_43542_p2 & not_38_fu_43551_p2);

assign tmp_286_1_fu_43778_p2 = (not_2_fu_43218_p2 & not_3_fu_43227_p2);

assign tmp_286_20_fu_43892_p2 = (not_39_fu_43560_p2 & not_40_fu_43569_p2);

assign tmp_286_21_fu_43898_p2 = (not_41_fu_43578_p2 & not_42_fu_43587_p2);

assign tmp_286_22_fu_43904_p2 = (not_43_fu_43596_p2 & not_44_fu_43605_p2);

assign tmp_286_23_fu_43910_p2 = (not_45_fu_43614_p2 & not_46_fu_43623_p2);

assign tmp_286_24_fu_43916_p2 = (not_47_fu_43632_p2 & not_48_fu_43641_p2);

assign tmp_286_25_fu_43922_p2 = (not_49_fu_43650_p2 & not_50_fu_43659_p2);

assign tmp_286_26_fu_43928_p2 = (not_51_fu_43668_p2 & not_52_fu_43677_p2);

assign tmp_286_27_fu_43934_p2 = (not_53_fu_43686_p2 & not_54_fu_43695_p2);

assign tmp_286_28_fu_43940_p2 = (not_55_fu_43704_p2 & not_56_fu_43713_p2);

assign tmp_286_29_fu_43946_p2 = (not_57_fu_43722_p2 & not_58_fu_43731_p2);

assign tmp_286_2_fu_43784_p2 = (not_4_fu_43236_p2 & not_5_fu_43245_p2);

assign tmp_286_30_fu_43952_p2 = (not_59_fu_43740_p2 & not_60_fu_43749_p2);

assign tmp_286_31_fu_43958_p2 = (not_61_fu_43758_p2 & not_62_fu_43767_p2);

assign tmp_286_3_fu_43790_p2 = (not_6_fu_43254_p2 & not_7_fu_43263_p2);

assign tmp_286_4_fu_43796_p2 = (not_8_fu_43272_p2 & not_9_fu_43281_p2);

assign tmp_286_5_fu_43802_p2 = (not_s_70_fu_43290_p2 & not_10_fu_43299_p2);

assign tmp_286_6_fu_43808_p2 = (not_11_fu_43308_p2 & not_12_fu_43317_p2);

assign tmp_286_7_fu_43814_p2 = (not_13_fu_43326_p2 & not_14_fu_43335_p2);

assign tmp_286_8_fu_43820_p2 = (not_15_fu_43344_p2 & not_16_fu_43353_p2);

assign tmp_286_9_fu_43826_p2 = (not_17_fu_43362_p2 & not_18_fu_43371_p2);

assign tmp_286_s_fu_43772_p2 = (not_s_fu_43200_p2 & not_1_fu_43209_p2);

assign tmp_299_10_fu_42433_p2 = 4'd14 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_11_fu_42439_p2 = 4'd15 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_1_fu_42415_p2 = 4'd11 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_2_fu_42421_p2 = 4'd12 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_3_fu_42427_p2 = 4'd13 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_4_fu_42373_p2 = 3'd4 >> tmp_118_fu_42316_p2;

assign tmp_299_5_fu_42379_p2 = 3'd5 >> tmp_118_fu_42316_p2;

assign tmp_299_6_fu_42385_p2 = 3'd6 >> tmp_118_fu_42316_p2;

assign tmp_299_7_fu_42391_p2 = 3'd7 >> tmp_118_fu_42316_p2;

assign tmp_299_8_fu_42397_p2 = 4'd8 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_9_fu_42403_p2 = 4'd9 >> tmp_131_cast1_fu_42321_p1;

assign tmp_299_s_fu_42409_p2 = 4'd10 >> tmp_131_cast1_fu_42321_p1;

assign tmp_307_10_fu_42539_p2 = tmp_188_fu_42535_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_11_fu_42548_p2 = tmp_189_fu_42544_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_1_fu_42512_p2 = tmp_185_fu_42508_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_2_fu_42521_p2 = tmp_186_fu_42517_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_3_fu_42530_p2 = tmp_187_fu_42526_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_4_fu_42449_p2 = tmp_178_fu_42445_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_5_fu_42458_p2 = tmp_179_fu_42454_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_6_fu_42467_p2 = tmp_180_fu_42463_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_7_fu_42476_p2 = tmp_181_fu_42472_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_8_fu_42485_p2 = tmp_182_fu_42481_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_9_fu_42494_p2 = tmp_183_fu_42490_p1 << tmp_113_cast1_reg_45734;

assign tmp_307_s_fu_42503_p2 = tmp_184_fu_42499_p1 << tmp_113_cast1_reg_45734;

assign tmp_310_10_fu_44748_p2 = (tmp_1495_fu_44740_p3 & tmp_1494_fu_44728_p3);

assign tmp_310_11_fu_44823_p2 = (tmp_1503_fu_44815_p3 & tmp_1502_fu_44803_p3);

assign tmp_310_12_fu_44898_p2 = (tmp_1512_fu_44890_p3 & tmp_1511_fu_44878_p3);

assign tmp_310_13_fu_44973_p2 = (tmp_1520_fu_44965_p3 & tmp_1519_fu_44953_p3);

assign tmp_310_14_fu_45040_p2 = (tmp_1528_fu_45032_p3 & tmp_1527_fu_45020_p3);

assign tmp_310_1_fu_44105_p2 = (tmp_1411_fu_44097_p3 & tmp_1410_fu_44085_p3);

assign tmp_310_2_fu_44173_p2 = (tmp_1419_fu_44165_p3 & tmp_1418_fu_44153_p3);

assign tmp_310_3_fu_44235_p2 = (tmp_1427_fu_44227_p3 & tmp_1426_fu_44215_p3);

assign tmp_310_4_fu_44308_p2 = (tmp_1435_fu_44300_p3 & tmp_1434_fu_44288_p3);

assign tmp_310_5_fu_44358_p2 = (tmp_1444_fu_44350_p3 & tmp_1443_fu_44338_p3);

assign tmp_310_6_fu_44433_p2 = (tmp_1452_fu_44425_p3 & tmp_1451_fu_44413_p3);

assign tmp_310_7_fu_44500_p2 = (tmp_1460_fu_44492_p3 & tmp_1459_fu_44480_p3);

assign tmp_310_8_fu_44573_p2 = (tmp_1468_fu_44565_p3 & tmp_1467_fu_44553_p3);

assign tmp_310_9_fu_44623_p2 = (tmp_1477_fu_44615_p3 & tmp_1476_fu_44603_p3);

assign tmp_310_s_fu_44675_p2 = (tmp_1486_fu_44667_p3 & tmp_1485_fu_44655_p3);

assign tmp_316_cast_fu_20029_p1 = width_mode_V;

assign tmp_359_10_fu_41689_p2 = ($signed(tmp3599_cast_fu_41686_p1) + $signed(fixed_buffer_11_V_q0));

assign tmp_359_11_fu_41699_p2 = ($signed(tmp3600_cast_fu_41696_p1) + $signed(fixed_buffer_12_V_q0));

assign tmp_359_12_fu_41709_p2 = ($signed(tmp3601_cast_fu_41706_p1) + $signed(fixed_buffer_13_V_q0));

assign tmp_359_13_fu_41719_p2 = ($signed(tmp3602_cast_fu_41716_p1) + $signed(fixed_buffer_14_V_q0));

assign tmp_359_14_fu_41729_p2 = ($signed(tmp3603_cast_fu_41726_p1) + $signed(fixed_buffer_15_V_q0));

assign tmp_359_15_fu_41739_p2 = ($signed(tmp3604_cast_fu_41736_p1) + $signed(fixed_buffer_16_V_q0));

assign tmp_359_16_fu_41749_p2 = ($signed(tmp3605_cast_fu_41746_p1) + $signed(fixed_buffer_17_V_q0));

assign tmp_359_17_fu_41759_p2 = ($signed(tmp3606_cast_fu_41756_p1) + $signed(fixed_buffer_18_V_q0));

assign tmp_359_18_fu_41769_p2 = ($signed(tmp3607_cast_fu_41766_p1) + $signed(fixed_buffer_19_V_q0));

assign tmp_359_19_fu_41779_p2 = ($signed(tmp3608_cast_fu_41776_p1) + $signed(fixed_buffer_20_V_q0));

assign tmp_359_1_fu_41589_p2 = ($signed(tmp3589_cast_fu_41586_p1) + $signed(fixed_buffer_1_V_q0));

assign tmp_359_20_fu_41789_p2 = ($signed(tmp3609_cast_fu_41786_p1) + $signed(fixed_buffer_21_V_q0));

assign tmp_359_21_fu_41799_p2 = ($signed(tmp3610_cast_fu_41796_p1) + $signed(fixed_buffer_22_V_q0));

assign tmp_359_22_fu_41809_p2 = ($signed(tmp3611_cast_fu_41806_p1) + $signed(fixed_buffer_23_V_q0));

assign tmp_359_23_fu_41819_p2 = ($signed(tmp3612_cast_fu_41816_p1) + $signed(fixed_buffer_24_V_q0));

assign tmp_359_24_fu_41829_p2 = ($signed(tmp3613_cast_fu_41826_p1) + $signed(fixed_buffer_25_V_q0));

assign tmp_359_25_fu_41839_p2 = ($signed(tmp3614_cast_fu_41836_p1) + $signed(fixed_buffer_26_V_q0));

assign tmp_359_26_fu_41849_p2 = ($signed(tmp3615_cast_fu_41846_p1) + $signed(fixed_buffer_27_V_q0));

assign tmp_359_27_fu_41859_p2 = ($signed(tmp3616_cast_fu_41856_p1) + $signed(fixed_buffer_28_V_q0));

assign tmp_359_28_fu_41869_p2 = ($signed(tmp3617_cast_fu_41866_p1) + $signed(fixed_buffer_29_V_q0));

assign tmp_359_29_fu_41879_p2 = ($signed(tmp3618_cast_fu_41876_p1) + $signed(fixed_buffer_30_V_q0));

assign tmp_359_2_fu_41599_p2 = ($signed(tmp3590_cast_fu_41596_p1) + $signed(fixed_buffer_2_V_q0));

assign tmp_359_30_fu_41889_p2 = ($signed(tmp3619_cast_fu_41886_p1) + $signed(fixed_buffer_31_V_q0));

assign tmp_359_31_fu_41899_p2 = ($signed(tmp3620_cast_fu_41896_p1) + $signed(fixed_buffer_32_V_q0));

assign tmp_359_32_fu_41909_p2 = ($signed(tmp3621_cast_fu_41906_p1) + $signed(fixed_buffer_33_V_q0));

assign tmp_359_33_fu_41919_p2 = ($signed(tmp3622_cast_fu_41916_p1) + $signed(fixed_buffer_34_V_q0));

assign tmp_359_34_fu_41929_p2 = ($signed(tmp3623_cast_fu_41926_p1) + $signed(fixed_buffer_35_V_q0));

assign tmp_359_35_fu_41939_p2 = ($signed(tmp3624_cast_fu_41936_p1) + $signed(fixed_buffer_36_V_q0));

assign tmp_359_36_fu_41949_p2 = ($signed(tmp3625_cast_fu_41946_p1) + $signed(fixed_buffer_37_V_q0));

assign tmp_359_37_fu_41959_p2 = ($signed(tmp3626_cast_fu_41956_p1) + $signed(fixed_buffer_38_V_q0));

assign tmp_359_38_fu_41969_p2 = ($signed(tmp3627_cast_fu_41966_p1) + $signed(fixed_buffer_39_V_q0));

assign tmp_359_39_fu_41979_p2 = ($signed(tmp3628_cast_fu_41976_p1) + $signed(fixed_buffer_40_V_q0));

assign tmp_359_3_fu_41609_p2 = ($signed(tmp3591_cast_fu_41606_p1) + $signed(fixed_buffer_3_V_q0));

assign tmp_359_40_fu_41989_p2 = ($signed(tmp3629_cast_fu_41986_p1) + $signed(fixed_buffer_41_V_q0));

assign tmp_359_41_fu_41999_p2 = ($signed(tmp3630_cast_fu_41996_p1) + $signed(fixed_buffer_42_V_q0));

assign tmp_359_42_fu_42009_p2 = ($signed(tmp3631_cast_fu_42006_p1) + $signed(fixed_buffer_43_V_q0));

assign tmp_359_43_fu_42019_p2 = ($signed(tmp3632_cast_fu_42016_p1) + $signed(fixed_buffer_44_V_q0));

assign tmp_359_44_fu_42029_p2 = ($signed(tmp3633_cast_fu_42026_p1) + $signed(fixed_buffer_45_V_q0));

assign tmp_359_45_fu_42039_p2 = ($signed(tmp3634_cast_fu_42036_p1) + $signed(fixed_buffer_46_V_q0));

assign tmp_359_46_fu_42049_p2 = ($signed(tmp3635_cast_fu_42046_p1) + $signed(fixed_buffer_47_V_q0));

assign tmp_359_47_fu_42059_p2 = ($signed(tmp3636_cast_fu_42056_p1) + $signed(fixed_buffer_48_V_q0));

assign tmp_359_48_fu_42069_p2 = ($signed(tmp3637_cast_fu_42066_p1) + $signed(fixed_buffer_49_V_q0));

assign tmp_359_49_fu_42079_p2 = ($signed(tmp3638_cast_fu_42076_p1) + $signed(fixed_buffer_50_V_q0));

assign tmp_359_4_fu_41619_p2 = ($signed(tmp3592_cast_fu_41616_p1) + $signed(fixed_buffer_4_V_q0));

assign tmp_359_50_fu_42089_p2 = ($signed(tmp3639_cast_fu_42086_p1) + $signed(fixed_buffer_51_V_q0));

assign tmp_359_51_fu_42099_p2 = ($signed(tmp3640_cast_fu_42096_p1) + $signed(fixed_buffer_52_V_q0));

assign tmp_359_52_fu_42109_p2 = ($signed(tmp3641_cast_fu_42106_p1) + $signed(fixed_buffer_53_V_q0));

assign tmp_359_53_fu_42119_p2 = ($signed(tmp3642_cast_fu_42116_p1) + $signed(fixed_buffer_54_V_q0));

assign tmp_359_54_fu_42129_p2 = ($signed(tmp3643_cast_fu_42126_p1) + $signed(fixed_buffer_55_V_q0));

assign tmp_359_55_fu_42139_p2 = ($signed(tmp3644_cast_fu_42136_p1) + $signed(fixed_buffer_56_V_q0));

assign tmp_359_56_fu_42149_p2 = ($signed(tmp3645_cast_fu_42146_p1) + $signed(fixed_buffer_57_V_q0));

assign tmp_359_57_fu_42159_p2 = ($signed(tmp3646_cast_fu_42156_p1) + $signed(fixed_buffer_58_V_q0));

assign tmp_359_58_fu_42169_p2 = ($signed(tmp3647_cast_fu_42166_p1) + $signed(fixed_buffer_59_V_q0));

assign tmp_359_59_fu_42179_p2 = ($signed(tmp3648_cast_fu_42176_p1) + $signed(fixed_buffer_60_V_q0));

assign tmp_359_5_fu_41629_p2 = ($signed(tmp3593_cast_fu_41626_p1) + $signed(fixed_buffer_5_V_q0));

assign tmp_359_60_fu_42189_p2 = ($signed(tmp3649_cast_fu_42186_p1) + $signed(fixed_buffer_61_V_q0));

assign tmp_359_61_fu_42199_p2 = ($signed(tmp3650_cast_fu_42196_p1) + $signed(fixed_buffer_62_V_q0));

assign tmp_359_62_fu_42209_p2 = ($signed(tmp3651_cast_fu_42206_p1) + $signed(fixed_buffer_63_V_q0));

assign tmp_359_6_fu_41639_p2 = ($signed(tmp3594_cast_fu_41636_p1) + $signed(fixed_buffer_6_V_q0));

assign tmp_359_7_fu_41649_p2 = ($signed(tmp3595_cast_fu_41646_p1) + $signed(fixed_buffer_7_V_q0));

assign tmp_359_8_fu_41659_p2 = ($signed(tmp3596_cast_fu_41656_p1) + $signed(fixed_buffer_8_V_q0));

assign tmp_359_9_fu_41669_p2 = ($signed(tmp3597_cast_fu_41666_p1) + $signed(fixed_buffer_9_V_q0));

assign tmp_359_s_fu_41679_p2 = ($signed(tmp3598_cast_fu_41676_p1) + $signed(fixed_buffer_10_V_q0));

assign tmp_361_0_1_cast_fu_40684_p1 = $signed(grp_conv_word_fu_19163_ap_return_0);

assign tmp_361_10_1_cast_fu_40824_p1 = $signed(grp_conv_word_fu_19163_ap_return_10);

assign tmp_361_10_cast_fu_40834_p1 = $signed(grp_conv_word_fu_18836_ap_return_11);

assign tmp_361_11_1_cast_fu_40838_p1 = $signed(grp_conv_word_fu_19163_ap_return_11);

assign tmp_361_11_cast_fu_40848_p1 = $signed(grp_conv_word_fu_18836_ap_return_12);

assign tmp_361_12_1_cast_fu_40852_p1 = $signed(grp_conv_word_fu_19163_ap_return_12);

assign tmp_361_12_cast_fu_40862_p1 = $signed(grp_conv_word_fu_18836_ap_return_13);

assign tmp_361_13_1_cast_fu_40866_p1 = $signed(grp_conv_word_fu_19163_ap_return_13);

assign tmp_361_13_cast_fu_40876_p1 = $signed(grp_conv_word_fu_18836_ap_return_14);

assign tmp_361_14_1_cast_fu_40880_p1 = $signed(grp_conv_word_fu_19163_ap_return_14);

assign tmp_361_14_cast_fu_40890_p1 = $signed(grp_conv_word_fu_18836_ap_return_15);

assign tmp_361_15_1_cast_fu_40894_p1 = $signed(grp_conv_word_fu_19163_ap_return_15);

assign tmp_361_15_cast_fu_40904_p1 = $signed(grp_conv_word_fu_18836_ap_return_16);

assign tmp_361_16_1_cast_fu_40908_p1 = $signed(grp_conv_word_fu_19163_ap_return_16);

assign tmp_361_16_cast_fu_40918_p1 = $signed(grp_conv_word_fu_18836_ap_return_17);

assign tmp_361_17_1_cast_fu_40922_p1 = $signed(grp_conv_word_fu_19163_ap_return_17);

assign tmp_361_17_cast_fu_40932_p1 = $signed(grp_conv_word_fu_18836_ap_return_18);

assign tmp_361_18_1_cast_fu_40936_p1 = $signed(grp_conv_word_fu_19163_ap_return_18);

assign tmp_361_18_cast_fu_40946_p1 = $signed(grp_conv_word_fu_18836_ap_return_19);

assign tmp_361_19_1_cast_fu_40950_p1 = $signed(grp_conv_word_fu_19163_ap_return_19);

assign tmp_361_19_cast_fu_40960_p1 = $signed(grp_conv_word_fu_18836_ap_return_20);

assign tmp_361_1_1_cast_fu_40698_p1 = $signed(grp_conv_word_fu_19163_ap_return_1);

assign tmp_361_1_cast_fu_40694_p1 = $signed(grp_conv_word_fu_18836_ap_return_1);

assign tmp_361_20_1_cast_fu_40964_p1 = $signed(grp_conv_word_fu_19163_ap_return_20);

assign tmp_361_20_cast_fu_40974_p1 = $signed(grp_conv_word_fu_18836_ap_return_21);

assign tmp_361_21_1_cast_fu_40978_p1 = $signed(grp_conv_word_fu_19163_ap_return_21);

assign tmp_361_21_cast_fu_40988_p1 = $signed(grp_conv_word_fu_18836_ap_return_22);

assign tmp_361_22_1_cast_fu_40992_p1 = $signed(grp_conv_word_fu_19163_ap_return_22);

assign tmp_361_22_cast_fu_41002_p1 = $signed(grp_conv_word_fu_18836_ap_return_23);

assign tmp_361_23_1_cast_fu_41006_p1 = $signed(grp_conv_word_fu_19163_ap_return_23);

assign tmp_361_23_cast_fu_41016_p1 = $signed(grp_conv_word_fu_18836_ap_return_24);

assign tmp_361_24_1_cast_fu_41020_p1 = $signed(grp_conv_word_fu_19163_ap_return_24);

assign tmp_361_24_cast_fu_41030_p1 = $signed(grp_conv_word_fu_18836_ap_return_25);

assign tmp_361_25_1_cast_fu_41034_p1 = $signed(grp_conv_word_fu_19163_ap_return_25);

assign tmp_361_25_cast_fu_41044_p1 = $signed(grp_conv_word_fu_18836_ap_return_26);

assign tmp_361_26_1_cast_fu_41048_p1 = $signed(grp_conv_word_fu_19163_ap_return_26);

assign tmp_361_26_cast_fu_41058_p1 = $signed(grp_conv_word_fu_18836_ap_return_27);

assign tmp_361_27_1_cast_fu_41062_p1 = $signed(grp_conv_word_fu_19163_ap_return_27);

assign tmp_361_27_cast_fu_41072_p1 = $signed(grp_conv_word_fu_18836_ap_return_28);

assign tmp_361_28_1_cast_fu_41076_p1 = $signed(grp_conv_word_fu_19163_ap_return_28);

assign tmp_361_28_cast_fu_41086_p1 = $signed(grp_conv_word_fu_18836_ap_return_29);

assign tmp_361_29_1_cast_fu_41090_p1 = $signed(grp_conv_word_fu_19163_ap_return_29);

assign tmp_361_29_cast_fu_41100_p1 = $signed(grp_conv_word_fu_18836_ap_return_30);

assign tmp_361_2_1_cast_fu_40712_p1 = $signed(grp_conv_word_fu_19163_ap_return_2);

assign tmp_361_2_cast_fu_40708_p1 = $signed(grp_conv_word_fu_18836_ap_return_2);

assign tmp_361_30_1_cast_fu_41104_p1 = $signed(grp_conv_word_fu_19163_ap_return_30);

assign tmp_361_30_cast_fu_41114_p1 = $signed(grp_conv_word_fu_18836_ap_return_31);

assign tmp_361_31_1_cast_fu_41118_p1 = $signed(grp_conv_word_fu_19163_ap_return_31);

assign tmp_361_31_cast_fu_41128_p1 = $signed(grp_conv_word_fu_18836_ap_return_32);

assign tmp_361_32_1_cast_fu_41132_p1 = $signed(grp_conv_word_fu_19163_ap_return_32);

assign tmp_361_32_cast_fu_41142_p1 = $signed(grp_conv_word_fu_18836_ap_return_33);

assign tmp_361_33_1_cast_fu_41146_p1 = $signed(grp_conv_word_fu_19163_ap_return_33);

assign tmp_361_33_cast_fu_41156_p1 = $signed(grp_conv_word_fu_18836_ap_return_34);

assign tmp_361_34_1_cast_fu_41160_p1 = $signed(grp_conv_word_fu_19163_ap_return_34);

assign tmp_361_34_cast_fu_41170_p1 = $signed(grp_conv_word_fu_18836_ap_return_35);

assign tmp_361_35_1_cast_fu_41174_p1 = $signed(grp_conv_word_fu_19163_ap_return_35);

assign tmp_361_35_cast_fu_41184_p1 = $signed(grp_conv_word_fu_18836_ap_return_36);

assign tmp_361_36_1_cast_fu_41188_p1 = $signed(grp_conv_word_fu_19163_ap_return_36);

assign tmp_361_36_cast_fu_41198_p1 = $signed(grp_conv_word_fu_18836_ap_return_37);

assign tmp_361_37_1_cast_fu_41202_p1 = $signed(grp_conv_word_fu_19163_ap_return_37);

assign tmp_361_37_cast_fu_41212_p1 = $signed(grp_conv_word_fu_18836_ap_return_38);

assign tmp_361_38_1_cast_fu_41216_p1 = $signed(grp_conv_word_fu_19163_ap_return_38);

assign tmp_361_38_cast_fu_41226_p1 = $signed(grp_conv_word_fu_18836_ap_return_39);

assign tmp_361_39_1_cast_fu_41230_p1 = $signed(grp_conv_word_fu_19163_ap_return_39);

assign tmp_361_39_cast_fu_41240_p1 = $signed(grp_conv_word_fu_18836_ap_return_40);

assign tmp_361_3_1_cast_fu_40726_p1 = $signed(grp_conv_word_fu_19163_ap_return_3);

assign tmp_361_3_cast_fu_40722_p1 = $signed(grp_conv_word_fu_18836_ap_return_3);

assign tmp_361_40_1_cast_fu_41244_p1 = $signed(grp_conv_word_fu_19163_ap_return_40);

assign tmp_361_40_cast_fu_41254_p1 = $signed(grp_conv_word_fu_18836_ap_return_41);

assign tmp_361_41_1_cast_fu_41258_p1 = $signed(grp_conv_word_fu_19163_ap_return_41);

assign tmp_361_41_cast_fu_41268_p1 = $signed(grp_conv_word_fu_18836_ap_return_42);

assign tmp_361_42_1_cast_fu_41272_p1 = $signed(grp_conv_word_fu_19163_ap_return_42);

assign tmp_361_42_cast_fu_41282_p1 = $signed(grp_conv_word_fu_18836_ap_return_43);

assign tmp_361_43_1_cast_fu_41286_p1 = $signed(grp_conv_word_fu_19163_ap_return_43);

assign tmp_361_43_cast_fu_41296_p1 = $signed(grp_conv_word_fu_18836_ap_return_44);

assign tmp_361_44_1_cast_fu_41300_p1 = $signed(grp_conv_word_fu_19163_ap_return_44);

assign tmp_361_44_cast_fu_41310_p1 = $signed(grp_conv_word_fu_18836_ap_return_45);

assign tmp_361_45_1_cast_fu_41314_p1 = $signed(grp_conv_word_fu_19163_ap_return_45);

assign tmp_361_45_cast_fu_41324_p1 = $signed(grp_conv_word_fu_18836_ap_return_46);

assign tmp_361_46_1_cast_fu_41328_p1 = $signed(grp_conv_word_fu_19163_ap_return_46);

assign tmp_361_46_cast_fu_41338_p1 = $signed(grp_conv_word_fu_18836_ap_return_47);

assign tmp_361_47_1_cast_fu_41342_p1 = $signed(grp_conv_word_fu_19163_ap_return_47);

assign tmp_361_47_cast_fu_41352_p1 = $signed(grp_conv_word_fu_18836_ap_return_48);

assign tmp_361_48_1_cast_fu_41356_p1 = $signed(grp_conv_word_fu_19163_ap_return_48);

assign tmp_361_48_cast_fu_41366_p1 = $signed(grp_conv_word_fu_18836_ap_return_49);

assign tmp_361_49_1_cast_fu_41370_p1 = $signed(grp_conv_word_fu_19163_ap_return_49);

assign tmp_361_49_cast_fu_41380_p1 = $signed(grp_conv_word_fu_18836_ap_return_50);

assign tmp_361_4_1_cast_fu_40740_p1 = $signed(grp_conv_word_fu_19163_ap_return_4);

assign tmp_361_4_cast_fu_40736_p1 = $signed(grp_conv_word_fu_18836_ap_return_4);

assign tmp_361_50_1_cast_fu_41384_p1 = $signed(grp_conv_word_fu_19163_ap_return_50);

assign tmp_361_50_cast_fu_41394_p1 = $signed(grp_conv_word_fu_18836_ap_return_51);

assign tmp_361_51_1_cast_fu_41398_p1 = $signed(grp_conv_word_fu_19163_ap_return_51);

assign tmp_361_51_cast_fu_41408_p1 = $signed(grp_conv_word_fu_18836_ap_return_52);

assign tmp_361_52_1_cast_fu_41412_p1 = $signed(grp_conv_word_fu_19163_ap_return_52);

assign tmp_361_52_cast_fu_41422_p1 = $signed(grp_conv_word_fu_18836_ap_return_53);

assign tmp_361_53_1_cast_fu_41426_p1 = $signed(grp_conv_word_fu_19163_ap_return_53);

assign tmp_361_53_cast_fu_41436_p1 = $signed(grp_conv_word_fu_18836_ap_return_54);

assign tmp_361_54_1_cast_fu_41440_p1 = $signed(grp_conv_word_fu_19163_ap_return_54);

assign tmp_361_54_cast_fu_41450_p1 = $signed(grp_conv_word_fu_18836_ap_return_55);

assign tmp_361_55_1_cast_fu_41454_p1 = $signed(grp_conv_word_fu_19163_ap_return_55);

assign tmp_361_55_cast_fu_41464_p1 = $signed(grp_conv_word_fu_18836_ap_return_56);

assign tmp_361_56_1_cast_fu_41468_p1 = $signed(grp_conv_word_fu_19163_ap_return_56);

assign tmp_361_56_cast_fu_41478_p1 = $signed(grp_conv_word_fu_18836_ap_return_57);

assign tmp_361_57_1_cast_fu_41482_p1 = $signed(grp_conv_word_fu_19163_ap_return_57);

assign tmp_361_57_cast_fu_41492_p1 = $signed(grp_conv_word_fu_18836_ap_return_58);

assign tmp_361_58_1_cast_fu_41496_p1 = $signed(grp_conv_word_fu_19163_ap_return_58);

assign tmp_361_58_cast_fu_41506_p1 = $signed(grp_conv_word_fu_18836_ap_return_59);

assign tmp_361_59_1_cast_fu_41510_p1 = $signed(grp_conv_word_fu_19163_ap_return_59);

assign tmp_361_59_cast_fu_41520_p1 = $signed(grp_conv_word_fu_18836_ap_return_60);

assign tmp_361_5_1_cast_fu_40754_p1 = $signed(grp_conv_word_fu_19163_ap_return_5);

assign tmp_361_5_cast_fu_40750_p1 = $signed(grp_conv_word_fu_18836_ap_return_5);

assign tmp_361_60_1_cast_fu_41524_p1 = $signed(grp_conv_word_fu_19163_ap_return_60);

assign tmp_361_60_cast_fu_41534_p1 = $signed(grp_conv_word_fu_18836_ap_return_61);

assign tmp_361_61_1_cast_fu_41538_p1 = $signed(grp_conv_word_fu_19163_ap_return_61);

assign tmp_361_61_cast_fu_41548_p1 = $signed(grp_conv_word_fu_18836_ap_return_62);

assign tmp_361_62_1_cast_fu_41552_p1 = $signed(grp_conv_word_fu_19163_ap_return_62);

assign tmp_361_62_cast_fu_41562_p1 = $signed(grp_conv_word_fu_18836_ap_return_63);

assign tmp_361_63_1_cast_fu_41566_p1 = $signed(grp_conv_word_fu_19163_ap_return_63);

assign tmp_361_6_1_cast_fu_40768_p1 = $signed(grp_conv_word_fu_19163_ap_return_6);

assign tmp_361_6_cast_fu_40764_p1 = $signed(grp_conv_word_fu_18836_ap_return_6);

assign tmp_361_7_1_cast_fu_40782_p1 = $signed(grp_conv_word_fu_19163_ap_return_7);

assign tmp_361_7_cast_fu_40778_p1 = $signed(grp_conv_word_fu_18836_ap_return_7);

assign tmp_361_8_1_cast_fu_40796_p1 = $signed(grp_conv_word_fu_19163_ap_return_8);

assign tmp_361_8_cast_fu_40792_p1 = $signed(grp_conv_word_fu_18836_ap_return_8);

assign tmp_361_9_1_cast_fu_40810_p1 = $signed(grp_conv_word_fu_19163_ap_return_9);

assign tmp_361_9_cast_fu_40806_p1 = $signed(grp_conv_word_fu_18836_ap_return_9);

assign tmp_361_cast_65_fu_40820_p1 = $signed(grp_conv_word_fu_18836_ap_return_10);

assign tmp_361_cast_fu_40680_p1 = $signed(grp_conv_word_fu_18836_ap_return_0);

assign tmp_fu_19718_p1 = tmp_106_fu_19712_p2[2:0];

assign tmp_s_fu_19626_p3 = {{width_mode_V}, {1'd0}};

assign val_assign_2_fu_20032_p2 = 4'd1 << tmp_316_cast_fu_20029_p1;

assign w_V_1_fu_43032_p2 = (p_2_phi_fu_18802_p4 + 5'd1);

assign w_V_fu_42226_p2 = (p_1_reg_18073 + 5'd1);

assign w_div_8_V_fu_19698_p4 = {{tmp_105_fu_19692_p2[6:3]}};

assign word_V_0_phi_fu_21219_p3 = ((d_i_idx_V[0:0] === 1'b1) ? dmem_1_0_V_q0 : dmem_0_0_V_q0);

assign word_V_1_phi_fu_22134_p3 = ((d_i_idx_V[0:0] === 1'b1) ? dmem_1_1_V_q0 : dmem_0_1_V_q0);

assign word_buffer_0_0_1_1_fu_26044_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_fu_722 : word_buffer_0_0_1_reg_52260);

assign word_buffer_0_0_1_fu_21230_p3 = ((tmp_1275_fu_21226_p1[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_2_1_fu_26037_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_1_fu_726 : word_buffer_0_0_2_fu_25391_p3);

assign word_buffer_0_0_2_fu_25391_p3 = ((tmp_1276_reg_52266[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_3_1_fu_26031_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_2_fu_730 : word_buffer_0_0_3_reg_52271);

assign word_buffer_0_0_3_fu_21254_p3 = ((tmp_1277_fu_21246_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_4_1_fu_26024_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_3_fu_734 : word_buffer_0_0_4_fu_25398_p3);

assign word_buffer_0_0_4_fu_25398_p3 = ((tmp_1278_reg_52277[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_5_1_fu_26018_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_4_fu_738 : word_buffer_0_0_5_reg_52282);

assign word_buffer_0_0_5_fu_21278_p3 = ((tmp_1279_fu_21270_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_6_1_fu_26011_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_5_fu_742 : word_buffer_0_0_6_fu_25405_p3);

assign word_buffer_0_0_6_fu_25405_p3 = ((tmp_1280_reg_52288[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_7_1_fu_26005_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_6_fu_746 : word_buffer_0_0_7_reg_52293);

assign word_buffer_0_0_7_fu_21302_p3 = ((tmp_1281_fu_21294_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_8_fu_25412_p3 = ((tmp_1282_reg_52299[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_0_9_fu_21326_p3 = ((tmp_1283_fu_21318_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_0_1_fu_25998_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_7_fu_750 : word_buffer_0_0_8_fu_25412_p3);

assign word_buffer_0_1_0_fu_25985_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_1_fu_758 : word_buffer_0_0_8_fu_25412_p3);

assign word_buffer_0_1_1_1_fu_25992_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_0_8_fu_754 : word_buffer_0_0_9_reg_52304);

assign word_buffer_0_1_1_fu_25979_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_2_fu_762 : word_buffer_0_0_9_reg_52304);

assign word_buffer_0_1_2_1_fu_23644_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_3_fu_766 : word_buffer_0_1_2_fu_21342_p3);

assign word_buffer_0_1_2_fu_21342_p3 = ((tmp_1284_fu_21334_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_3_1_fu_23637_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_4_fu_770 : word_buffer_0_1_3_fu_21358_p3);

assign word_buffer_0_1_3_fu_21358_p3 = ((tmp_1285_fu_21350_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_4_1_fu_23630_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_5_fu_774 : word_buffer_0_1_4_fu_21374_p3);

assign word_buffer_0_1_4_fu_21374_p3 = ((tmp_1286_fu_21366_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_5_1_fu_23623_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_6_fu_778 : word_buffer_0_1_5_fu_21390_p3);

assign word_buffer_0_1_5_fu_21390_p3 = ((tmp_1287_fu_21382_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_6_1_fu_23616_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_7_fu_782 : word_buffer_0_1_6_fu_21406_p3);

assign word_buffer_0_1_6_fu_21406_p3 = ((tmp_1288_fu_21398_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_7_1_fu_23609_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_8_fu_786 : word_buffer_0_1_7_fu_21422_p3);

assign word_buffer_0_1_7_fu_21422_p3 = ((tmp_1289_fu_21414_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_8_fu_25419_p3 = ((tmp_1290_reg_52310[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_1_9_fu_25426_p3 = ((tmp_1291_reg_52315[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_0_1_fu_25972_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_9_fu_790 : word_buffer_0_1_8_fu_25419_p3);

assign word_buffer_0_2_0_fu_25958_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_1_fu_798 : word_buffer_0_1_8_fu_25419_p3);

assign word_buffer_0_2_1_1_fu_25965_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_1_10_fu_794 : word_buffer_0_1_9_fu_25426_p3);

assign word_buffer_0_2_1_fu_25951_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_2_fu_802 : word_buffer_0_1_9_fu_25426_p3);

assign word_buffer_0_2_2_1_fu_23602_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_3_fu_806 : word_buffer_0_2_2_fu_21454_p3);

assign word_buffer_0_2_2_fu_21454_p3 = ((tmp_1292_fu_21446_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_3_1_fu_23595_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_4_fu_810 : word_buffer_0_2_3_fu_21470_p3);

assign word_buffer_0_2_3_fu_21470_p3 = ((tmp_1293_fu_21462_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_4_1_fu_23588_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_5_fu_814 : word_buffer_0_2_4_fu_21486_p3);

assign word_buffer_0_2_4_fu_21486_p3 = ((tmp_1294_fu_21478_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_5_1_fu_23581_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_6_fu_818 : word_buffer_0_2_5_fu_21502_p3);

assign word_buffer_0_2_5_fu_21502_p3 = ((tmp_1295_fu_21494_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_6_1_fu_23574_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_7_fu_822 : word_buffer_0_2_6_fu_21518_p3);

assign word_buffer_0_2_6_fu_21518_p3 = ((tmp_1296_fu_21510_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_7_1_fu_23567_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_8_fu_826 : word_buffer_0_2_7_fu_21534_p3);

assign word_buffer_0_2_7_fu_21534_p3 = ((tmp_1297_fu_21526_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_8_fu_25433_p3 = ((tmp_1298_reg_52320[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_2_9_fu_21558_p3 = ((tmp_1299_fu_21550_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_0_1_fu_25944_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_9_fu_830 : word_buffer_0_2_8_fu_25433_p3);

assign word_buffer_0_3_0_fu_25931_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_1_fu_838 : word_buffer_0_2_8_fu_25433_p3);

assign word_buffer_0_3_1_1_fu_25938_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_2_10_fu_834 : word_buffer_0_2_9_reg_52325);

assign word_buffer_0_3_1_fu_25925_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_2_fu_842 : word_buffer_0_2_9_reg_52325);

assign word_buffer_0_3_2_1_fu_23560_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_3_fu_846 : word_buffer_0_3_2_fu_21574_p3);

assign word_buffer_0_3_2_fu_21574_p3 = ((tmp_1300_fu_21566_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_3_1_fu_23553_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_4_fu_850 : word_buffer_0_3_3_fu_21590_p3);

assign word_buffer_0_3_3_fu_21590_p3 = ((tmp_1301_fu_21582_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_4_1_fu_23546_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_5_fu_854 : word_buffer_0_3_4_fu_21606_p3);

assign word_buffer_0_3_4_fu_21606_p3 = ((tmp_1302_fu_21598_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_5_1_fu_23539_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_6_fu_858 : word_buffer_0_3_5_fu_21622_p3);

assign word_buffer_0_3_5_fu_21622_p3 = ((tmp_1303_fu_21614_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_6_1_fu_23532_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_7_fu_862 : word_buffer_0_3_6_fu_21638_p3);

assign word_buffer_0_3_6_fu_21638_p3 = ((tmp_1304_fu_21630_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_7_1_fu_23525_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_8_fu_866 : word_buffer_0_3_7_fu_21654_p3);

assign word_buffer_0_3_7_fu_21654_p3 = ((tmp_1305_fu_21646_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_8_fu_25440_p3 = ((tmp_1306_reg_52331[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_3_9_fu_21678_p3 = ((tmp_1307_fu_21670_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_0_1_fu_25918_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_9_fu_870 : word_buffer_0_3_8_fu_25440_p3);

assign word_buffer_0_4_0_fu_25905_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_1_fu_878 : word_buffer_0_3_8_fu_25440_p3);

assign word_buffer_0_4_1_1_fu_25912_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_3_10_fu_874 : word_buffer_0_3_9_reg_52336);

assign word_buffer_0_4_1_fu_25899_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_2_fu_882 : word_buffer_0_3_9_reg_52336);

assign word_buffer_0_4_2_1_fu_23518_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_3_fu_886 : word_buffer_0_4_2_fu_21694_p3);

assign word_buffer_0_4_2_fu_21694_p3 = ((tmp_1308_fu_21686_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_3_1_fu_23511_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_4_fu_890 : word_buffer_0_4_3_fu_21710_p3);

assign word_buffer_0_4_3_fu_21710_p3 = ((tmp_1309_fu_21702_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_4_1_fu_23504_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_5_fu_894 : word_buffer_0_4_4_fu_21726_p3);

assign word_buffer_0_4_4_fu_21726_p3 = ((tmp_1310_fu_21718_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_5_1_fu_23497_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_6_fu_898 : word_buffer_0_4_5_fu_21742_p3);

assign word_buffer_0_4_5_fu_21742_p3 = ((tmp_1311_fu_21734_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_6_1_fu_23490_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_7_fu_902 : word_buffer_0_4_6_fu_21758_p3);

assign word_buffer_0_4_6_fu_21758_p3 = ((tmp_1312_fu_21750_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_7_1_fu_23483_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_8_fu_906 : word_buffer_0_4_7_fu_21774_p3);

assign word_buffer_0_4_7_fu_21774_p3 = ((tmp_1313_fu_21766_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_8_fu_25447_p3 = ((tmp_1314_reg_52342[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_4_9_fu_25454_p3 = ((tmp_1315_reg_52347[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_0_1_fu_25892_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_9_fu_910 : word_buffer_0_4_8_fu_25447_p3);

assign word_buffer_0_5_0_fu_25878_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_1_fu_918 : word_buffer_0_4_8_fu_25447_p3);

assign word_buffer_0_5_1_1_fu_25885_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_4_10_fu_914 : word_buffer_0_4_9_fu_25454_p3);

assign word_buffer_0_5_1_fu_25871_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_2_fu_922 : word_buffer_0_4_9_fu_25454_p3);

assign word_buffer_0_5_2_1_fu_23476_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_3_fu_926 : word_buffer_0_5_2_fu_21806_p3);

assign word_buffer_0_5_2_fu_21806_p3 = ((tmp_1316_fu_21798_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_3_1_fu_23469_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_4_fu_930 : word_buffer_0_5_3_fu_21822_p3);

assign word_buffer_0_5_3_fu_21822_p3 = ((tmp_1317_fu_21814_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_4_1_fu_23462_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_5_fu_934 : word_buffer_0_5_4_fu_21838_p3);

assign word_buffer_0_5_4_fu_21838_p3 = ((tmp_1318_fu_21830_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_5_1_fu_23455_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_6_fu_938 : word_buffer_0_5_5_fu_21854_p3);

assign word_buffer_0_5_5_fu_21854_p3 = ((tmp_1319_fu_21846_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_6_1_fu_23448_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_7_fu_942 : word_buffer_0_5_6_fu_21870_p3);

assign word_buffer_0_5_6_fu_21870_p3 = ((tmp_1320_fu_21862_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_7_1_fu_23441_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_8_fu_946 : word_buffer_0_5_7_fu_21886_p3);

assign word_buffer_0_5_7_fu_21886_p3 = ((tmp_1321_fu_21878_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_8_fu_25461_p3 = ((tmp_1322_reg_52352[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_5_9_fu_25468_p3 = ((tmp_1323_reg_52357[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_0_1_fu_25864_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_9_fu_950 : word_buffer_0_5_8_fu_25461_p3);

assign word_buffer_0_6_0_fu_25850_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_1_fu_958 : word_buffer_0_5_8_fu_25461_p3);

assign word_buffer_0_6_1_1_fu_25857_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_5_10_fu_954 : word_buffer_0_5_9_fu_25468_p3);

assign word_buffer_0_6_1_fu_25843_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_2_fu_962 : word_buffer_0_5_9_fu_25468_p3);

assign word_buffer_0_6_2_1_fu_23434_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_3_fu_966 : word_buffer_0_6_2_fu_21918_p3);

assign word_buffer_0_6_2_fu_21918_p3 = ((tmp_1324_fu_21910_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_3_1_fu_23427_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_4_fu_970 : word_buffer_0_6_3_fu_21934_p3);

assign word_buffer_0_6_3_fu_21934_p3 = ((tmp_1325_fu_21926_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_4_1_fu_23420_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_5_fu_974 : word_buffer_0_6_4_fu_21950_p3);

assign word_buffer_0_6_4_fu_21950_p3 = ((tmp_1326_fu_21942_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_5_1_fu_23413_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_6_fu_978 : word_buffer_0_6_5_fu_21966_p3);

assign word_buffer_0_6_5_fu_21966_p3 = ((tmp_1327_fu_21958_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_6_1_fu_23406_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_7_fu_982 : word_buffer_0_6_6_fu_21982_p3);

assign word_buffer_0_6_6_fu_21982_p3 = ((tmp_1328_fu_21974_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_7_1_fu_23399_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_8_fu_986 : word_buffer_0_6_7_fu_21998_p3);

assign word_buffer_0_6_7_fu_21998_p3 = ((tmp_1329_fu_21990_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_8_fu_25475_p3 = ((tmp_1330_reg_52362[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_6_9_fu_25482_p3 = ((tmp_1331_reg_52367[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_0_1_fu_25836_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_9_fu_990 : word_buffer_0_6_8_fu_25475_p3);

assign word_buffer_0_7_0_fu_25822_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_1_fu_998 : word_buffer_0_6_8_fu_25475_p3);

assign word_buffer_0_7_1_1_fu_25829_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_6_10_fu_994 : word_buffer_0_6_9_fu_25482_p3);

assign word_buffer_0_7_1_fu_25815_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_2_fu_1002 : word_buffer_0_6_9_fu_25482_p3);

assign word_buffer_0_7_2_1_fu_23392_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_3_fu_1006 : word_buffer_0_7_2_fu_22030_p3);

assign word_buffer_0_7_2_fu_22030_p3 = ((tmp_1332_fu_22022_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_3_1_fu_23385_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_4_fu_1010 : word_buffer_0_7_3_fu_22046_p3);

assign word_buffer_0_7_3_fu_22046_p3 = ((tmp_1333_fu_22038_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_4_1_fu_23378_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_5_fu_1014 : word_buffer_0_7_4_fu_22062_p3);

assign word_buffer_0_7_4_fu_22062_p3 = ((tmp_1334_fu_22054_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_5_1_fu_23371_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_6_fu_1018 : word_buffer_0_7_5_fu_22078_p3);

assign word_buffer_0_7_5_fu_22078_p3 = ((tmp_1335_fu_22070_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_6_1_fu_23364_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_7_fu_1022 : word_buffer_0_7_6_fu_22094_p3);

assign word_buffer_0_7_6_fu_22094_p3 = ((tmp_1336_fu_22086_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_7_1_fu_23357_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_8_fu_1026 : word_buffer_0_7_7_fu_22110_p3);

assign word_buffer_0_7_7_fu_22110_p3 = ((tmp_1337_fu_22102_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_0_7_8_1_fu_23350_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_0_7_9_fu_1030 : word_buffer_0_7_8_fu_22126_p3);

assign word_buffer_0_7_8_fu_22126_p3 = ((tmp_1338_fu_22118_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_1_1_fu_25795_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_fu_1042 : word_buffer_1_0_1_reg_52372);

assign word_buffer_1_0_1_fu_22145_p3 = ((tmp_1339_fu_22141_p1[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_2_1_fu_25788_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_1_fu_1046 : word_buffer_1_0_2_fu_25489_p3);

assign word_buffer_1_0_2_fu_25489_p3 = ((tmp_1340_reg_52378[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_3_1_fu_25782_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_2_fu_1050 : word_buffer_1_0_3_reg_52383);

assign word_buffer_1_0_3_fu_22169_p3 = ((tmp_1341_fu_22161_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_4_1_fu_25775_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_3_fu_1054 : word_buffer_1_0_4_fu_25496_p3);

assign word_buffer_1_0_4_fu_25496_p3 = ((tmp_1342_reg_52389[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_5_1_fu_25769_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_4_fu_1058 : word_buffer_1_0_5_reg_52394);

assign word_buffer_1_0_5_fu_22193_p3 = ((tmp_1343_fu_22185_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_6_1_fu_25762_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_5_fu_1062 : word_buffer_1_0_6_fu_25503_p3);

assign word_buffer_1_0_6_fu_25503_p3 = ((tmp_1344_reg_52400[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_7_1_fu_25756_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_6_fu_1066 : word_buffer_1_0_7_reg_52405);

assign word_buffer_1_0_7_fu_22217_p3 = ((tmp_1345_fu_22209_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_8_fu_25510_p3 = ((tmp_1346_reg_52411[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_0_9_fu_22241_p3 = ((tmp_1347_fu_22233_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_0_1_fu_25749_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_7_fu_1070 : word_buffer_1_0_8_fu_25510_p3);

assign word_buffer_1_1_0_fu_25736_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_3_fu_1078 : word_buffer_1_0_8_fu_25510_p3);

assign word_buffer_1_1_1_1_fu_25743_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_0_8_fu_1074 : word_buffer_1_0_9_reg_52416);

assign word_buffer_1_1_1_fu_25730_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_4_fu_1082 : word_buffer_1_0_9_reg_52416);

assign word_buffer_1_1_2_1_fu_23343_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_5_fu_1086 : word_buffer_1_1_2_fu_22257_p3);

assign word_buffer_1_1_2_fu_22257_p3 = ((tmp_1348_fu_22249_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_3_1_fu_23336_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_6_fu_1090 : word_buffer_1_1_3_fu_22273_p3);

assign word_buffer_1_1_3_fu_22273_p3 = ((tmp_1349_fu_22265_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_4_1_fu_23329_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_7_fu_1094 : word_buffer_1_1_4_fu_22289_p3);

assign word_buffer_1_1_4_fu_22289_p3 = ((tmp_1350_fu_22281_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_5_1_fu_23322_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_8_fu_1098 : word_buffer_1_1_5_fu_22305_p3);

assign word_buffer_1_1_5_fu_22305_p3 = ((tmp_1351_fu_22297_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_6_1_fu_23315_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_9_fu_1102 : word_buffer_1_1_6_fu_22321_p3);

assign word_buffer_1_1_6_fu_22321_p3 = ((tmp_1352_fu_22313_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_7_1_fu_23308_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_10_fu_1106 : word_buffer_1_1_7_fu_22337_p3);

assign word_buffer_1_1_7_fu_22337_p3 = ((tmp_1353_fu_22329_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_8_fu_25517_p3 = ((tmp_1354_reg_52422[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_1_9_fu_25524_p3 = ((tmp_1355_reg_52427[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_0_1_fu_26050_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_1_fu_718 : word_buffer_1_1_8_fu_25517_p3);

assign word_buffer_1_2_0_fu_25801_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_2_fu_1038 : word_buffer_1_1_8_fu_25517_p3);

assign word_buffer_1_2_1_1_fu_25808_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_1_1_fu_1034 : word_buffer_1_1_9_fu_25524_p3);

assign word_buffer_1_2_1_fu_25723_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_2_fu_1110 : word_buffer_1_1_9_fu_25524_p3);

assign word_buffer_1_2_2_1_fu_23301_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_3_fu_1114 : word_buffer_1_2_2_fu_22369_p3);

assign word_buffer_1_2_2_fu_22369_p3 = ((tmp_1356_fu_22361_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_3_1_fu_23294_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_4_fu_1118 : word_buffer_1_2_3_fu_22385_p3);

assign word_buffer_1_2_3_fu_22385_p3 = ((tmp_1357_fu_22377_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_4_1_fu_23287_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_5_fu_1122 : word_buffer_1_2_4_fu_22401_p3);

assign word_buffer_1_2_4_fu_22401_p3 = ((tmp_1358_fu_22393_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_5_1_fu_23280_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_6_fu_1126 : word_buffer_1_2_5_fu_22417_p3);

assign word_buffer_1_2_5_fu_22417_p3 = ((tmp_1359_fu_22409_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_6_1_fu_23273_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_7_fu_1130 : word_buffer_1_2_6_fu_22433_p3);

assign word_buffer_1_2_6_fu_22433_p3 = ((tmp_1360_fu_22425_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_7_1_fu_23266_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_8_fu_1134 : word_buffer_1_2_7_fu_22449_p3);

assign word_buffer_1_2_7_fu_22449_p3 = ((tmp_1361_fu_22441_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_8_fu_25531_p3 = ((tmp_1362_reg_52432[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_2_9_fu_22473_p3 = ((tmp_1363_fu_22465_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_0_1_fu_25716_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_9_fu_1138 : word_buffer_1_2_8_fu_25531_p3);

assign word_buffer_1_3_0_fu_25703_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_1_fu_1146 : word_buffer_1_2_8_fu_25531_p3);

assign word_buffer_1_3_1_1_fu_25710_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_2_10_fu_1142 : word_buffer_1_2_9_reg_52437);

assign word_buffer_1_3_1_fu_25697_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_2_fu_1150 : word_buffer_1_2_9_reg_52437);

assign word_buffer_1_3_2_1_fu_23259_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_3_fu_1154 : word_buffer_1_3_2_fu_22489_p3);

assign word_buffer_1_3_2_fu_22489_p3 = ((tmp_1364_fu_22481_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_3_1_fu_23252_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_4_fu_1158 : word_buffer_1_3_3_fu_22505_p3);

assign word_buffer_1_3_3_fu_22505_p3 = ((tmp_1365_fu_22497_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_4_1_fu_23245_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_5_fu_1162 : word_buffer_1_3_4_fu_22521_p3);

assign word_buffer_1_3_4_fu_22521_p3 = ((tmp_1366_fu_22513_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_5_1_fu_23238_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_6_fu_1166 : word_buffer_1_3_5_fu_22537_p3);

assign word_buffer_1_3_5_fu_22537_p3 = ((tmp_1367_fu_22529_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_6_1_fu_23231_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_7_fu_1170 : word_buffer_1_3_6_fu_22553_p3);

assign word_buffer_1_3_6_fu_22553_p3 = ((tmp_1368_fu_22545_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_7_1_fu_23224_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_8_fu_1174 : word_buffer_1_3_7_fu_22569_p3);

assign word_buffer_1_3_7_fu_22569_p3 = ((tmp_1369_fu_22561_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_8_fu_25538_p3 = ((tmp_1370_reg_52443[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_3_9_fu_22593_p3 = ((tmp_1371_fu_22585_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_0_1_fu_25690_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_9_fu_1178 : word_buffer_1_3_8_fu_25538_p3);

assign word_buffer_1_4_0_fu_25677_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_1_fu_1186 : word_buffer_1_3_8_fu_25538_p3);

assign word_buffer_1_4_1_1_fu_25684_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_3_10_fu_1182 : word_buffer_1_3_9_reg_52448);

assign word_buffer_1_4_1_fu_25671_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_2_fu_1190 : word_buffer_1_3_9_reg_52448);

assign word_buffer_1_4_2_1_fu_23217_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_3_fu_1194 : word_buffer_1_4_2_fu_22609_p3);

assign word_buffer_1_4_2_fu_22609_p3 = ((tmp_1372_fu_22601_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_3_1_fu_23210_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_4_fu_1198 : word_buffer_1_4_3_fu_22625_p3);

assign word_buffer_1_4_3_fu_22625_p3 = ((tmp_1373_fu_22617_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_4_1_fu_23203_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_5_fu_1202 : word_buffer_1_4_4_fu_22641_p3);

assign word_buffer_1_4_4_fu_22641_p3 = ((tmp_1374_fu_22633_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_5_1_fu_23196_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_6_fu_1206 : word_buffer_1_4_5_fu_22657_p3);

assign word_buffer_1_4_5_fu_22657_p3 = ((tmp_1375_fu_22649_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_6_1_fu_23189_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_7_fu_1210 : word_buffer_1_4_6_fu_22673_p3);

assign word_buffer_1_4_6_fu_22673_p3 = ((tmp_1376_fu_22665_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_7_1_fu_23182_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_8_fu_1214 : word_buffer_1_4_7_fu_22689_p3);

assign word_buffer_1_4_7_fu_22689_p3 = ((tmp_1377_fu_22681_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_8_fu_25545_p3 = ((tmp_1378_reg_52454[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_4_9_fu_25552_p3 = ((tmp_1379_reg_52459[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_0_1_fu_25664_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_9_fu_1218 : word_buffer_1_4_8_fu_25545_p3);

assign word_buffer_1_5_0_fu_25650_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_1_fu_1226 : word_buffer_1_4_8_fu_25545_p3);

assign word_buffer_1_5_1_1_fu_25657_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_4_10_fu_1222 : word_buffer_1_4_9_fu_25552_p3);

assign word_buffer_1_5_1_fu_25643_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_2_fu_1230 : word_buffer_1_4_9_fu_25552_p3);

assign word_buffer_1_5_2_1_fu_23175_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_3_fu_1234 : word_buffer_1_5_2_fu_22721_p3);

assign word_buffer_1_5_2_fu_22721_p3 = ((tmp_1380_fu_22713_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_3_1_fu_23168_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_4_fu_1238 : word_buffer_1_5_3_fu_22737_p3);

assign word_buffer_1_5_3_fu_22737_p3 = ((tmp_1381_fu_22729_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_4_1_fu_23161_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_5_fu_1242 : word_buffer_1_5_4_fu_22753_p3);

assign word_buffer_1_5_4_fu_22753_p3 = ((tmp_1382_fu_22745_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_5_1_fu_23154_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_6_fu_1246 : word_buffer_1_5_5_fu_22769_p3);

assign word_buffer_1_5_5_fu_22769_p3 = ((tmp_1383_fu_22761_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_6_1_fu_23147_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_7_fu_1250 : word_buffer_1_5_6_fu_22785_p3);

assign word_buffer_1_5_6_fu_22785_p3 = ((tmp_1384_fu_22777_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_7_1_fu_23140_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_8_fu_1254 : word_buffer_1_5_7_fu_22801_p3);

assign word_buffer_1_5_7_fu_22801_p3 = ((tmp_1385_fu_22793_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_8_fu_25559_p3 = ((tmp_1386_reg_52464[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_5_9_fu_25566_p3 = ((tmp_1387_reg_52469[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_0_1_fu_25636_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_9_fu_1258 : word_buffer_1_5_8_fu_25559_p3);

assign word_buffer_1_6_0_fu_25622_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_1_fu_1266 : word_buffer_1_5_8_fu_25559_p3);

assign word_buffer_1_6_1_1_fu_25629_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_5_10_fu_1262 : word_buffer_1_5_9_fu_25566_p3);

assign word_buffer_1_6_1_fu_25615_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_2_fu_1270 : word_buffer_1_5_9_fu_25566_p3);

assign word_buffer_1_6_2_1_fu_23133_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_3_fu_1274 : word_buffer_1_6_2_fu_22833_p3);

assign word_buffer_1_6_2_fu_22833_p3 = ((tmp_1388_fu_22825_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_3_1_fu_23126_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_4_fu_1278 : word_buffer_1_6_3_fu_22849_p3);

assign word_buffer_1_6_3_fu_22849_p3 = ((tmp_1389_fu_22841_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_4_1_fu_23119_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_5_fu_1282 : word_buffer_1_6_4_fu_22865_p3);

assign word_buffer_1_6_4_fu_22865_p3 = ((tmp_1390_fu_22857_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_5_1_fu_23112_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_6_fu_1286 : word_buffer_1_6_5_fu_22881_p3);

assign word_buffer_1_6_5_fu_22881_p3 = ((tmp_1391_fu_22873_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_6_1_fu_23105_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_7_fu_1290 : word_buffer_1_6_6_fu_22897_p3);

assign word_buffer_1_6_6_fu_22897_p3 = ((tmp_1392_fu_22889_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_7_1_fu_23098_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_8_fu_1294 : word_buffer_1_6_7_fu_22913_p3);

assign word_buffer_1_6_7_fu_22913_p3 = ((tmp_1393_fu_22905_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_8_fu_25573_p3 = ((tmp_1394_reg_52474[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_6_9_fu_25580_p3 = ((tmp_1395_reg_52479[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_0_1_fu_25608_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_9_fu_1298 : word_buffer_1_6_8_fu_25573_p3);

assign word_buffer_1_7_0_fu_25594_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_1_fu_1306 : word_buffer_1_6_8_fu_25573_p3);

assign word_buffer_1_7_1_1_fu_25601_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_6_10_fu_1302 : word_buffer_1_6_9_fu_25580_p3);

assign word_buffer_1_7_1_fu_25587_p3 = ((ap_reg_pp0_iter1_last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_2_fu_1310 : word_buffer_1_6_9_fu_25580_p3);

assign word_buffer_1_7_2_1_fu_23091_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_3_fu_1314 : word_buffer_1_7_2_fu_22945_p3);

assign word_buffer_1_7_2_fu_22945_p3 = ((tmp_1396_fu_22937_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_3_1_fu_23084_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_4_fu_1318 : word_buffer_1_7_3_fu_22961_p3);

assign word_buffer_1_7_3_fu_22961_p3 = ((tmp_1397_fu_22953_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_4_1_fu_23077_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_5_fu_1322 : word_buffer_1_7_4_fu_22977_p3);

assign word_buffer_1_7_4_fu_22977_p3 = ((tmp_1398_fu_22969_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_5_1_fu_23070_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_6_fu_1326 : word_buffer_1_7_5_fu_22993_p3);

assign word_buffer_1_7_5_fu_22993_p3 = ((tmp_1399_fu_22985_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_6_1_fu_23063_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_7_fu_1330 : word_buffer_1_7_6_fu_23009_p3);

assign word_buffer_1_7_6_fu_23009_p3 = ((tmp_1400_fu_23001_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_7_1_fu_23056_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_8_fu_1334 : word_buffer_1_7_7_fu_23025_p3);

assign word_buffer_1_7_7_fu_23025_p3 = ((tmp_1401_fu_23017_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_1_7_8_1_fu_23049_p3 = ((last_wrd_reg_51948[0:0] === 1'b1) ? old_word_buffer_1_7_9_fu_1338 : word_buffer_1_7_8_fu_23041_p3);

assign word_buffer_1_7_8_fu_23041_p3 = ((tmp_1402_fu_23033_p3[0:0] === 1'b1) ? 2'd3 : 2'd1);

assign word_buffer_V_load_1_10_fu_26700_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_1_7_1_reg_53461 : sel_tmp244_fu_26694_p3);

assign word_buffer_V_load_1_11_fu_26863_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_2_1_fu_25951_p3 : sel_tmp270_fu_26856_p3);

assign word_buffer_V_load_1_12_fu_26882_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_2_3_1_reg_53427 : sel_tmp272_fu_26876_p3);

assign word_buffer_V_load_1_13_fu_26900_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_2_5_1_reg_53393 : sel_tmp274_fu_26894_p3);

assign word_buffer_V_load_1_14_fu_26918_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_2_7_1_reg_53360 : sel_tmp276_fu_26912_p3);

assign word_buffer_V_load_1_15_fu_27066_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_3_1_fu_25925_p3 : sel_tmp296_fu_27059_p3);

assign word_buffer_V_load_1_16_fu_27091_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_3_3_1_reg_53330 : sel_tmp299_fu_27085_p3);

assign word_buffer_V_load_1_17_fu_27115_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_3_5_1_reg_53300 : sel_tmp302_fu_27109_p3);

assign word_buffer_V_load_1_18_fu_27139_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_3_7_1_reg_53271 : sel_tmp305_fu_27133_p3);

assign word_buffer_V_load_1_19_fu_33002_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_4_1_reg_55233 : sel_tmp318_fu_32996_p3);

assign word_buffer_V_load_1_1_fu_26439_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_2_1_fu_26037_p3 : word_buffer_0_1_2_1_reg_53555);

assign word_buffer_V_load_1_20_fu_33025_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_3_1_reg_53245 : sel_tmp322_fu_33019_p3);

assign word_buffer_V_load_1_21_fu_33048_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_5_1_reg_53219 : sel_tmp326_fu_33042_p3);

assign word_buffer_V_load_1_22_fu_33071_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_4_7_1_reg_53194 : sel_tmp330_fu_33065_p3);

assign word_buffer_V_load_1_23_fu_33189_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_5_1_reg_55191 : sel_tmp346_fu_33183_p3);

assign word_buffer_V_load_1_24_fu_27398_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_5_3_1_reg_53172 : sel_tmp351_fu_27392_p3);

assign word_buffer_V_load_1_25_fu_33219_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_5_1_reg_53150 : sel_tmp356_fu_33213_p3);

assign word_buffer_V_load_1_26_fu_33249_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_0_5_7_1_reg_53129 : sel_tmp361_fu_33243_p3);

assign word_buffer_V_load_1_27_fu_29066_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_1_1_fu_25795_p3 : word_buffer_1_1_1_fu_25730_p3);

assign word_buffer_V_load_1_28_fu_29073_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_2_1_fu_25788_p3 : word_buffer_1_1_2_1_reg_53010);

assign word_buffer_V_load_1_29_fu_29079_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_3_1_fu_25782_p3 : word_buffer_1_1_3_1_reg_52991);

assign word_buffer_V_load_1_2_fu_26445_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_3_1_fu_26031_p3 : word_buffer_0_1_3_1_reg_53536);

assign word_buffer_V_load_1_30_fu_29085_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_4_1_fu_25775_p3 : word_buffer_1_1_4_1_reg_52972);

assign word_buffer_V_load_1_31_fu_29091_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_5_1_fu_25769_p3 : word_buffer_1_1_5_1_reg_52953);

assign word_buffer_V_load_1_32_fu_29097_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_6_1_fu_25762_p3 : word_buffer_1_1_6_1_reg_52934);

assign word_buffer_V_load_1_33_fu_29103_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_0_7_1_fu_25756_p3 : word_buffer_1_1_7_1_reg_52916);

assign word_buffer_V_load_1_34_fu_29109_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_1_0_1_fu_25749_p3 : word_buffer_1_2_0_fu_25801_p3);

assign word_buffer_V_load_1_35_fu_29297_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_1_1_fu_25730_p3 : sel_tmp720_fu_29290_p3);

assign word_buffer_V_load_1_36_fu_29310_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_1_3_1_reg_52991 : sel_tmp721_fu_29304_p3);

assign word_buffer_V_load_1_37_fu_29322_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_1_5_1_reg_52953 : sel_tmp722_fu_29316_p3);

assign word_buffer_V_load_1_38_fu_29334_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_1_7_1_reg_52916 : sel_tmp723_fu_29328_p3);

assign word_buffer_V_load_1_39_fu_29497_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_2_1_fu_25723_p3 : sel_tmp749_fu_29490_p3);

assign word_buffer_V_load_1_3_fu_26451_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_4_1_fu_26024_p3 : word_buffer_0_1_4_1_reg_53517);

assign word_buffer_V_load_1_40_fu_29516_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_2_3_1_reg_52882 : sel_tmp751_fu_29510_p3);

assign word_buffer_V_load_1_41_fu_29534_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_2_5_1_reg_52848 : sel_tmp753_fu_29528_p3);

assign word_buffer_V_load_1_42_fu_29552_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_2_7_1_reg_52815 : sel_tmp755_fu_29546_p3);

assign word_buffer_V_load_1_43_fu_29700_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_3_1_fu_25697_p3 : sel_tmp775_fu_29693_p3);

assign word_buffer_V_load_1_44_fu_29725_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_3_3_1_reg_52785 : sel_tmp778_fu_29719_p3);

assign word_buffer_V_load_1_45_fu_29749_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_3_5_1_reg_52755 : sel_tmp781_fu_29743_p3);

assign word_buffer_V_load_1_46_fu_29773_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_3_7_1_reg_52726 : sel_tmp784_fu_29767_p3);

assign word_buffer_V_load_1_47_fu_35298_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_4_1_reg_54795 : sel_tmp797_fu_35292_p3);

assign word_buffer_V_load_1_48_fu_35321_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_3_1_reg_52700 : sel_tmp801_fu_35315_p3);

assign word_buffer_V_load_1_49_fu_35344_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_5_1_reg_52674 : sel_tmp805_fu_35338_p3);

assign word_buffer_V_load_1_4_fu_26457_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_5_1_fu_26018_p3 : word_buffer_0_1_5_1_reg_53498);

assign word_buffer_V_load_1_50_fu_35367_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_4_7_1_reg_52649 : sel_tmp809_fu_35361_p3);

assign word_buffer_V_load_1_51_fu_35480_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_5_1_reg_54753 : sel_tmp825_fu_35474_p3);

assign word_buffer_V_load_1_52_fu_35510_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_3_1_reg_52627 : sel_tmp830_fu_35504_p3);

assign word_buffer_V_load_1_53_fu_35540_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_5_1_reg_52605 : sel_tmp835_fu_35534_p3);

assign word_buffer_V_load_1_54_fu_35570_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? ap_reg_pp0_iter2_word_buffer_1_5_7_1_reg_52584 : sel_tmp840_fu_35564_p3);

assign word_buffer_V_load_1_55_fu_26688_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_1_5_1_reg_53498 : sel_tmp243_fu_26682_p3);

assign word_buffer_V_load_1_5_fu_26463_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_6_1_fu_26011_p3 : word_buffer_0_1_6_1_reg_53479);

assign word_buffer_V_load_1_6_fu_26469_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_7_1_fu_26005_p3 : word_buffer_0_1_7_1_reg_53461);

assign word_buffer_V_load_1_7_fu_26475_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_1_0_1_fu_25998_p3 : word_buffer_0_2_0_1_fu_25972_p3);

assign word_buffer_V_load_1_8_fu_26663_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_1_1_fu_25979_p3 : sel_tmp241_fu_26656_p3);

assign word_buffer_V_load_1_9_fu_26676_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_1_3_1_reg_53536 : sel_tmp242_fu_26670_p3);

assign word_buffer_V_load_1_fu_26432_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_0_1_1_fu_26044_p3 : word_buffer_0_1_1_fu_25979_p3);

assign word_buffer_V_load_2_10_fu_33687_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_4_1_reg_55518 : sel_tmp438_fu_33682_p3);

assign word_buffer_V_load_2_11_fu_33698_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_5_1_reg_55505 : sel_tmp439_fu_33693_p3);

assign word_buffer_V_load_2_12_fu_33709_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_6_1_reg_55486 : sel_tmp440_fu_33704_p3);

assign word_buffer_V_load_2_13_fu_33720_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_7_1_reg_55473 : sel_tmp441_fu_33715_p3);

assign word_buffer_V_load_2_14_fu_33731_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_1_0_1_reg_55454 : sel_tmp442_fu_33726_p3);

assign word_buffer_V_load_2_15_fu_33764_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_1_1_reg_55569 : sel_tmp466_fu_33758_p3);

assign word_buffer_V_load_2_16_fu_33781_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_2_1_reg_55550 : sel_tmp468_fu_33775_p3);

assign word_buffer_V_load_2_17_fu_33798_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_3_1_reg_55537 : sel_tmp470_fu_33792_p3);

assign word_buffer_V_load_2_18_fu_33815_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_4_1_reg_55518 : sel_tmp472_fu_33809_p3);

assign word_buffer_V_load_2_19_fu_33832_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_5_1_reg_55505 : sel_tmp474_fu_33826_p3);

assign word_buffer_V_load_2_1_fu_33599_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_2_1_reg_55550 : ap_reg_pp0_iter2_word_buffer_0_1_2_1_reg_53555);

assign word_buffer_V_load_2_20_fu_33849_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_6_1_reg_55486 : sel_tmp476_fu_33843_p3);

assign word_buffer_V_load_2_21_fu_33866_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_0_7_1_reg_55473 : sel_tmp478_fu_33860_p3);

assign word_buffer_V_load_2_22_fu_33883_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_0_1_0_1_reg_55454 : sel_tmp480_fu_33877_p3);

assign word_buffer_V_load_2_23_fu_33928_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_1_1_reg_55569 : sel_tmp500_fu_33922_p3);

assign word_buffer_V_load_2_24_fu_33951_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_2_1_reg_55550 : sel_tmp503_fu_33945_p3);

assign word_buffer_V_load_2_25_fu_33974_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_3_1_reg_55537 : sel_tmp506_fu_33968_p3);

assign word_buffer_V_load_2_26_fu_33997_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_4_1_reg_55518 : sel_tmp509_fu_33991_p3);

assign word_buffer_V_load_2_27_fu_34020_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_5_1_reg_55505 : sel_tmp512_fu_34014_p3);

assign word_buffer_V_load_2_28_fu_34043_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_6_1_reg_55486 : sel_tmp515_fu_34037_p3);

assign word_buffer_V_load_2_29_fu_34066_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_0_7_1_reg_55473 : sel_tmp518_fu_34060_p3);

assign word_buffer_V_load_2_2_fu_33604_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_3_1_reg_55537 : ap_reg_pp0_iter2_word_buffer_0_1_3_1_reg_53536);

assign word_buffer_V_load_2_30_fu_34089_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_0_1_0_1_reg_55454 : sel_tmp521_fu_34083_p3);

assign word_buffer_V_load_2_31_fu_34146_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_1_1_reg_55569 : sel_tmp537_fu_34140_p3);

assign word_buffer_V_load_2_32_fu_34175_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_2_1_reg_55550 : sel_tmp541_fu_34169_p3);

assign word_buffer_V_load_2_33_fu_34204_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_3_1_reg_55537 : sel_tmp545_fu_34198_p3);

assign word_buffer_V_load_2_34_fu_34233_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_4_1_reg_55518 : sel_tmp549_fu_34227_p3);

assign word_buffer_V_load_2_35_fu_34262_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_5_1_reg_55505 : sel_tmp553_fu_34256_p3);

assign word_buffer_V_load_2_36_fu_34291_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_6_1_reg_55486 : sel_tmp557_fu_34285_p3);

assign word_buffer_V_load_2_37_fu_34320_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_0_7_1_reg_55473 : sel_tmp561_fu_34314_p3);

assign word_buffer_V_load_2_38_fu_34349_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_0_1_0_1_reg_55454 : sel_tmp565_fu_34343_p3);

assign word_buffer_V_load_2_39_fu_34424_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_1_1_reg_55569 : sel_tmp574_fu_34418_p3);

assign word_buffer_V_load_2_3_fu_33609_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_4_1_reg_55518 : ap_reg_pp0_iter2_word_buffer_0_1_4_1_reg_53517);

assign word_buffer_V_load_2_40_fu_34459_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_2_1_reg_55550 : sel_tmp579_fu_34453_p3);

assign word_buffer_V_load_2_41_fu_34494_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_3_1_reg_55537 : sel_tmp584_fu_34488_p3);

assign word_buffer_V_load_2_42_fu_34529_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_4_1_reg_55518 : sel_tmp589_fu_34523_p3);

assign word_buffer_V_load_2_43_fu_34564_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_5_1_reg_55505 : sel_tmp594_fu_34558_p3);

assign word_buffer_V_load_2_44_fu_34599_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_6_1_reg_55486 : sel_tmp599_fu_34593_p3);

assign word_buffer_V_load_2_45_fu_34634_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_0_7_1_reg_55473 : sel_tmp604_fu_34628_p3);

assign word_buffer_V_load_2_46_fu_34669_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_0_1_0_1_reg_55454 : sel_tmp609_fu_34663_p3);

assign word_buffer_V_load_2_47_fu_35903_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_1_1_reg_55081 : word_buffer_1_1_1_reg_54917);

assign word_buffer_V_load_2_48_fu_35908_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_2_1_reg_55062 : ap_reg_pp0_iter2_word_buffer_1_1_2_1_reg_53010);

assign word_buffer_V_load_2_49_fu_35913_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_3_1_reg_55049 : ap_reg_pp0_iter2_word_buffer_1_1_3_1_reg_52991);

assign word_buffer_V_load_2_4_fu_33614_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_5_1_reg_55505 : ap_reg_pp0_iter2_word_buffer_0_1_5_1_reg_53498);

assign word_buffer_V_load_2_50_fu_35918_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_4_1_reg_55030 : ap_reg_pp0_iter2_word_buffer_1_1_4_1_reg_52972);

assign word_buffer_V_load_2_51_fu_35923_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_5_1_reg_55017 : ap_reg_pp0_iter2_word_buffer_1_1_5_1_reg_52953);

assign word_buffer_V_load_2_52_fu_35928_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_6_1_reg_54998 : ap_reg_pp0_iter2_word_buffer_1_1_6_1_reg_52934);

assign word_buffer_V_load_2_53_fu_35933_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_0_7_1_reg_54985 : ap_reg_pp0_iter2_word_buffer_1_1_7_1_reg_52916);

assign word_buffer_V_load_2_54_fu_35938_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_1_0_1_reg_54966 : word_buffer_1_2_0_reg_55094);

assign word_buffer_V_load_2_55_fu_35963_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_1_1_reg_55081 : sel_tmp914_fu_35958_p3);

assign word_buffer_V_load_2_56_fu_35974_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_2_1_reg_55062 : sel_tmp915_fu_35969_p3);

assign word_buffer_V_load_2_57_fu_35985_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_3_1_reg_55049 : sel_tmp916_fu_35980_p3);

assign word_buffer_V_load_2_58_fu_35996_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_4_1_reg_55030 : sel_tmp917_fu_35991_p3);

assign word_buffer_V_load_2_59_fu_36007_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_5_1_reg_55017 : sel_tmp918_fu_36002_p3);

assign word_buffer_V_load_2_5_fu_33619_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_6_1_reg_55486 : ap_reg_pp0_iter2_word_buffer_0_1_6_1_reg_53479);

assign word_buffer_V_load_2_60_fu_36018_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_6_1_reg_54998 : sel_tmp919_fu_36013_p3);

assign word_buffer_V_load_2_61_fu_36029_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_0_7_1_reg_54985 : sel_tmp920_fu_36024_p3);

assign word_buffer_V_load_2_62_fu_36040_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_1_1_0_1_reg_54966 : sel_tmp921_fu_36035_p3);

assign word_buffer_V_load_2_63_fu_36073_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_1_1_reg_55081 : sel_tmp945_fu_36067_p3);

assign word_buffer_V_load_2_64_fu_36090_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_2_1_reg_55062 : sel_tmp947_fu_36084_p3);

assign word_buffer_V_load_2_65_fu_36107_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_3_1_reg_55049 : sel_tmp949_fu_36101_p3);

assign word_buffer_V_load_2_66_fu_36124_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_4_1_reg_55030 : sel_tmp951_fu_36118_p3);

assign word_buffer_V_load_2_67_fu_36141_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_5_1_reg_55017 : sel_tmp953_fu_36135_p3);

assign word_buffer_V_load_2_68_fu_36158_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_6_1_reg_54998 : sel_tmp955_fu_36152_p3);

assign word_buffer_V_load_2_69_fu_36175_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_0_7_1_reg_54985 : sel_tmp957_fu_36169_p3);

assign word_buffer_V_load_2_6_fu_33624_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_7_1_reg_55473 : ap_reg_pp0_iter2_word_buffer_0_1_7_1_reg_53461);

assign word_buffer_V_load_2_70_fu_36192_p3 = ((tmp_171_reg_51180[0:0] === 1'b1) ? word_buffer_1_1_0_1_reg_54966 : sel_tmp959_fu_36186_p3);

assign word_buffer_V_load_2_71_fu_36237_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_1_1_reg_55081 : sel_tmp979_fu_36231_p3);

assign word_buffer_V_load_2_72_fu_36260_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_2_1_reg_55062 : sel_tmp982_fu_36254_p3);

assign word_buffer_V_load_2_73_fu_36283_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_3_1_reg_55049 : sel_tmp985_fu_36277_p3);

assign word_buffer_V_load_2_74_fu_36306_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_4_1_reg_55030 : sel_tmp988_fu_36300_p3);

assign word_buffer_V_load_2_75_fu_36329_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_5_1_reg_55017 : sel_tmp991_fu_36323_p3);

assign word_buffer_V_load_2_76_fu_36352_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_6_1_reg_54998 : sel_tmp994_fu_36346_p3);

assign word_buffer_V_load_2_77_fu_36375_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_0_7_1_reg_54985 : sel_tmp997_fu_36369_p3);

assign word_buffer_V_load_2_78_fu_36398_p3 = ((sel_tmp107_reg_51543[0:0] === 1'b1) ? word_buffer_1_1_0_1_reg_54966 : sel_tmp1000_fu_36392_p3);

assign word_buffer_V_load_2_79_fu_36455_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_1_1_reg_55081 : sel_tmp1016_fu_36449_p3);

assign word_buffer_V_load_2_7_fu_33629_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_1_0_1_reg_55454 : word_buffer_0_2_0_1_reg_55388);

assign word_buffer_V_load_2_80_fu_36484_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_2_1_reg_55062 : sel_tmp1020_fu_36478_p3);

assign word_buffer_V_load_2_81_fu_36513_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_3_1_reg_55049 : sel_tmp1024_fu_36507_p3);

assign word_buffer_V_load_2_82_fu_36542_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_4_1_reg_55030 : sel_tmp1028_fu_36536_p3);

assign word_buffer_V_load_2_83_fu_36571_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_5_1_reg_55017 : sel_tmp1032_fu_36565_p3);

assign word_buffer_V_load_2_84_fu_36600_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_6_1_reg_54998 : sel_tmp1036_fu_36594_p3);

assign word_buffer_V_load_2_85_fu_36629_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_0_7_1_reg_54985 : sel_tmp1040_fu_36623_p3);

assign word_buffer_V_load_2_86_fu_36658_p3 = ((sel_tmp117_reg_51667[0:0] === 1'b1) ? word_buffer_1_1_0_1_reg_54966 : sel_tmp1044_fu_36652_p3);

assign word_buffer_V_load_2_87_fu_36733_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_1_1_reg_55081 : sel_tmp1053_fu_36727_p3);

assign word_buffer_V_load_2_88_fu_36768_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_2_1_reg_55062 : sel_tmp1058_fu_36762_p3);

assign word_buffer_V_load_2_89_fu_36803_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_3_1_reg_55049 : sel_tmp1063_fu_36797_p3);

assign word_buffer_V_load_2_8_fu_33654_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_1_1_reg_55569 : sel_tmp435_fu_33649_p3);

assign word_buffer_V_load_2_90_fu_36838_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_4_1_reg_55030 : sel_tmp1068_fu_36832_p3);

assign word_buffer_V_load_2_91_fu_36873_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_5_1_reg_55017 : sel_tmp1073_fu_36867_p3);

assign word_buffer_V_load_2_92_fu_36908_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_6_1_reg_54998 : sel_tmp1078_fu_36902_p3);

assign word_buffer_V_load_2_93_fu_36943_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_0_7_1_reg_54985 : sel_tmp1083_fu_36937_p3);

assign word_buffer_V_load_2_94_fu_36978_p3 = ((sel_tmp129_reg_51817[0:0] === 1'b1) ? word_buffer_1_1_0_1_reg_54966 : sel_tmp1088_fu_36972_p3);

assign word_buffer_V_load_2_95_fu_33676_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_3_1_reg_55537 : sel_tmp437_fu_33671_p3);

assign word_buffer_V_load_2_9_fu_33665_p3 = ((sel_tmp96_reg_51393[0:0] === 1'b1) ? word_buffer_0_0_2_1_reg_55550 : sel_tmp436_fu_33660_p3);

assign word_buffer_V_load_2_fu_33594_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_0_1_1_reg_55569 : word_buffer_0_1_1_reg_55405);

assign word_buffer_V_load_5_1_fu_35949_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_1_1_1_1_reg_54946 : word_buffer_1_2_1_1_reg_55111);

assign word_buffer_V_load_5_fu_33640_p3 = ((cond7_reg_50384[0:0] === 1'b1) ? word_buffer_0_1_1_1_reg_55434 : word_buffer_0_2_1_1_reg_55370);

assign word_buffer_V_load_6_1_fu_34790_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_1_1_1_1_reg_54946 : word_buffer_1_2_1_1_reg_55111);

assign word_buffer_V_load_6_fu_32494_p3 = ((cond1_reg_50498[0:0] === 1'b1) ? word_buffer_0_1_1_1_reg_55434 : word_buffer_0_2_1_1_reg_55370);

assign words_per_image_V_fu_19638_p2 = 5'd1 << tmp_112_cast_fu_19634_p1;

assign wrd_V_fu_20876_p2 = (t_V_reg_6177 + 8'd1);

assign wrd_phase_V_1_fu_20896_p3 = ((last_wrd_fu_20854_p2[0:0] === 1'b1) ? t_V_2_phi_fu_6192_p4 : wrd_phase_V_fu_20882_p2);

assign wrd_phase_V_fu_20882_p2 = (t_V_2_phi_fu_6192_p4 + 8'd1);

assign wt_mem_0_V_address0 = tmp_127_fu_20920_p1;

assign wt_mem_1_V_address0 = tmp_127_fu_20920_p1;

always @ (posedge ap_clk) begin
    log_slice_V_reg_45699[2] <= 1'b0;
    tmp_113_cast1_reg_45734[4:3] <= 2'b00;
    tmp_123_cast_reg_50195[8:5] <= 4'b0000;
    rhs_V_reg_50200[14:5] <= 10'b0000000000;
    i_V_5_cast_reg_51882[5] <= 1'b0;
    word_buffer_0_0_1_reg_52260[0] <= 1'b1;
    word_buffer_0_0_3_reg_52271[0] <= 1'b1;
    word_buffer_0_0_5_reg_52282[0] <= 1'b1;
    word_buffer_0_0_7_reg_52293[0] <= 1'b1;
    word_buffer_0_0_9_reg_52304[0] <= 1'b1;
    word_buffer_0_2_9_reg_52325[0] <= 1'b1;
    word_buffer_0_3_9_reg_52336[0] <= 1'b1;
    word_buffer_1_0_1_reg_52372[0] <= 1'b1;
    word_buffer_1_0_3_reg_52383[0] <= 1'b1;
    word_buffer_1_0_5_reg_52394[0] <= 1'b1;
    word_buffer_1_0_7_reg_52405[0] <= 1'b1;
    word_buffer_1_0_9_reg_52416[0] <= 1'b1;
    word_buffer_1_2_9_reg_52437[0] <= 1'b1;
    word_buffer_1_3_9_reg_52448[0] <= 1'b1;
    o_bank_offset_V_3_reg_60196[15:13] <= 3'b000;
    lhs_V_3_cast_reg_60581[5] <= 1'b0;
end

endmodule //a0_bin_conv
