// Seed: 3368765304
module module_0 (
    input  tri1  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri   id_4,
    input  tri   id_5,
    output uwire id_6,
    output uwire id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_17 = 32'd46,
    parameter id_24 = 32'd49
) (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6,
    input supply0 id_7
);
  wire id_9;
  ;
  assign id_1 = 1 * id_0;
  supply1  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  _id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  _id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  assign id_23 = -1 <-> 1 - id_24 & -1;
  wire \id_33 ;
  ;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_31 = id_26;
  logic [1 : id_17] id_34 = id_13;
  wire id_35;
  wire [id_24 : 1 'h0] id_36;
endmodule
