===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3157 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2218 ( 13.4%)    0.2218 ( 16.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1831 ( 11.0%)    0.1831 ( 13.9%)    Parse modules
    0.0350 (  2.1%)    0.0350 (  2.7%)    Verify circuit
    1.1449 ( 69.0%)    0.8015 ( 60.9%)  'firrtl.circuit' Pipeline
    0.1162 (  7.0%)    0.0646 (  4.9%)    'firrtl.module' Pipeline
    0.1049 (  6.3%)    0.0588 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0112 (  0.7%)    0.0058 (  0.4%)      LowerCHIRRTLPass
    0.0114 (  0.7%)    0.0114 (  0.9%)    InferWidths
    0.0560 (  3.4%)    0.0560 (  4.3%)    InferResets
    0.0048 (  0.3%)    0.0048 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0087 (  0.5%)    0.0087 (  0.7%)    WireDFT
    0.0088 (  0.5%)    0.0088 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1196 (  7.2%)    0.1196 (  9.1%)    LowerFIRRTLTypes
    0.6147 ( 37.1%)    0.3358 ( 25.5%)    'firrtl.module' Pipeline
    0.0696 (  4.2%)    0.0388 (  2.9%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.1%)      RemoveInvalid
    0.5135 ( 30.9%)    0.2793 ( 21.2%)      Canonicalizer
    0.0304 (  1.8%)    0.0170 (  1.3%)      InferReadWrite
    0.0203 (  1.2%)    0.0203 (  1.5%)    Inliner
    0.0243 (  1.5%)    0.0243 (  1.8%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.1%)    0.0012 (  0.1%)    BlackBoxReader
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1192 (  7.2%)    0.1192 (  9.1%)    'firrtl.module' Pipeline
    0.1192 (  7.2%)    0.1192 (  9.1%)      Canonicalizer
    0.0103 (  0.6%)    0.0103 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0095 (  0.6%)    0.0095 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1029 (  6.2%)    0.1029 (  7.8%)  LowerFIRRTLToHW
    0.0012 (  0.1%)    0.0012 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0898 (  5.4%)    0.0898 (  6.8%)  'hw.module' Pipeline
    0.0220 (  1.3%)    0.0220 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0586 (  3.5%)    0.0586 (  4.5%)    Canonicalizer
    0.0093 (  0.6%)    0.0093 (  0.7%)    HWCleanup
    0.0140 (  0.8%)    0.0140 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0131 (  0.8%)    0.0131 (  1.0%)    PrettifyVerilog
    0.0804 (  4.8%)    0.0804 (  6.1%)  ExportVerilog
    0.0019 (  0.1%)    0.0019 (  0.1%)  Rest
    1.6592 (100.0%)    1.3157 (100.0%)  Total

{
  totalTime: 1.324,
  maxMemory: 72716288
}
