
nemo2.space_tracker_p_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012b9c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020b4  08012c58  08012c58  00022c58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014d0c  08014d0c  000306d8  2**0
                  CONTENTS
  4 .ARM          00000008  08014d0c  08014d0c  00024d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014d14  08014d14  000306d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08014d14  08014d14  00024d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014d1c  08014d1c  00024d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08014d20  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000086c  200006d8  080153f8  000306d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000f44  080153f8  00030f44  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000306d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a0f7  00000000  00000000  00030743  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ad9  00000000  00000000  0004a83a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  0004e318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000134e  00000000  00000000  0004fbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021d50  00000000  00000000  00050f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f439  00000000  00000000  00072c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb086  00000000  00000000  0009209f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000074a4  00000000  00000000  0015d128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001645cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d8 	.word	0x200006d8
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08012c40 	.word	0x08012c40

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006dc 	.word	0x200006dc
 8000100:	08012c40 	.word	0x08012c40

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f8b3 	bl	80015a4 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f803 	bl	8001454 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f8a5 	bl	80015a4 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f89b 	bl	80015a4 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f82b 	bl	80014d8 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f821 	bl	80014d8 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f8a4 	bl	8000620 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__aeabi_d2uiz>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	2200      	movs	r2, #0
 8000544:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <__aeabi_d2uiz+0x38>)
 8000546:	0004      	movs	r4, r0
 8000548:	000d      	movs	r5, r1
 800054a:	f7ff ffa1 	bl	8000490 <__aeabi_dcmpge>
 800054e:	2800      	cmp	r0, #0
 8000550:	d104      	bne.n	800055c <__aeabi_d2uiz+0x1c>
 8000552:	0020      	movs	r0, r4
 8000554:	0029      	movs	r1, r5
 8000556:	f001 feeb 	bl	8002330 <__aeabi_d2iz>
 800055a:	bd70      	pop	{r4, r5, r6, pc}
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <__aeabi_d2uiz+0x38>)
 800055e:	2200      	movs	r2, #0
 8000560:	0020      	movs	r0, r4
 8000562:	0029      	movs	r1, r5
 8000564:	f001 fb44 	bl	8001bf0 <__aeabi_dsub>
 8000568:	f001 fee2 	bl	8002330 <__aeabi_d2iz>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	061b      	lsls	r3, r3, #24
 8000570:	469c      	mov	ip, r3
 8000572:	4460      	add	r0, ip
 8000574:	e7f1      	b.n	800055a <__aeabi_d2uiz+0x1a>
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	41e00000 	.word	0x41e00000

0800057c <__aeabi_d2lz>:
 800057c:	b570      	push	{r4, r5, r6, lr}
 800057e:	0005      	movs	r5, r0
 8000580:	000c      	movs	r4, r1
 8000582:	2200      	movs	r2, #0
 8000584:	2300      	movs	r3, #0
 8000586:	0028      	movs	r0, r5
 8000588:	0021      	movs	r1, r4
 800058a:	f7ff ff63 	bl	8000454 <__aeabi_dcmplt>
 800058e:	2800      	cmp	r0, #0
 8000590:	d108      	bne.n	80005a4 <__aeabi_d2lz+0x28>
 8000592:	0028      	movs	r0, r5
 8000594:	0021      	movs	r1, r4
 8000596:	f000 f80f 	bl	80005b8 <__aeabi_d2ulz>
 800059a:	0002      	movs	r2, r0
 800059c:	000b      	movs	r3, r1
 800059e:	0010      	movs	r0, r2
 80005a0:	0019      	movs	r1, r3
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	2380      	movs	r3, #128	; 0x80
 80005a6:	061b      	lsls	r3, r3, #24
 80005a8:	18e1      	adds	r1, r4, r3
 80005aa:	0028      	movs	r0, r5
 80005ac:	f000 f804 	bl	80005b8 <__aeabi_d2ulz>
 80005b0:	2300      	movs	r3, #0
 80005b2:	4242      	negs	r2, r0
 80005b4:	418b      	sbcs	r3, r1
 80005b6:	e7f2      	b.n	800059e <__aeabi_d2lz+0x22>

080005b8 <__aeabi_d2ulz>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	2200      	movs	r2, #0
 80005bc:	4b0b      	ldr	r3, [pc, #44]	; (80005ec <__aeabi_d2ulz+0x34>)
 80005be:	000d      	movs	r5, r1
 80005c0:	0004      	movs	r4, r0
 80005c2:	f001 f853 	bl	800166c <__aeabi_dmul>
 80005c6:	f7ff ffbb 	bl	8000540 <__aeabi_d2uiz>
 80005ca:	0006      	movs	r6, r0
 80005cc:	f001 ff16 	bl	80023fc <__aeabi_ui2d>
 80005d0:	2200      	movs	r2, #0
 80005d2:	4b07      	ldr	r3, [pc, #28]	; (80005f0 <__aeabi_d2ulz+0x38>)
 80005d4:	f001 f84a 	bl	800166c <__aeabi_dmul>
 80005d8:	0002      	movs	r2, r0
 80005da:	000b      	movs	r3, r1
 80005dc:	0020      	movs	r0, r4
 80005de:	0029      	movs	r1, r5
 80005e0:	f001 fb06 	bl	8001bf0 <__aeabi_dsub>
 80005e4:	f7ff ffac 	bl	8000540 <__aeabi_d2uiz>
 80005e8:	0031      	movs	r1, r6
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	3df00000 	.word	0x3df00000
 80005f0:	41f00000 	.word	0x41f00000

080005f4 <__aeabi_l2d>:
 80005f4:	b570      	push	{r4, r5, r6, lr}
 80005f6:	0006      	movs	r6, r0
 80005f8:	0008      	movs	r0, r1
 80005fa:	f001 fecf 	bl	800239c <__aeabi_i2d>
 80005fe:	2200      	movs	r2, #0
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <__aeabi_l2d+0x28>)
 8000602:	f001 f833 	bl	800166c <__aeabi_dmul>
 8000606:	000d      	movs	r5, r1
 8000608:	0004      	movs	r4, r0
 800060a:	0030      	movs	r0, r6
 800060c:	f001 fef6 	bl	80023fc <__aeabi_ui2d>
 8000610:	002b      	movs	r3, r5
 8000612:	0022      	movs	r2, r4
 8000614:	f000 f8d0 	bl	80007b8 <__aeabi_dadd>
 8000618:	bd70      	pop	{r4, r5, r6, pc}
 800061a:	46c0      	nop			; (mov r8, r8)
 800061c:	41f00000 	.word	0x41f00000

08000620 <__udivmoddi4>:
 8000620:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000622:	4657      	mov	r7, sl
 8000624:	464e      	mov	r6, r9
 8000626:	4645      	mov	r5, r8
 8000628:	46de      	mov	lr, fp
 800062a:	b5e0      	push	{r5, r6, r7, lr}
 800062c:	0004      	movs	r4, r0
 800062e:	000d      	movs	r5, r1
 8000630:	4692      	mov	sl, r2
 8000632:	4699      	mov	r9, r3
 8000634:	b083      	sub	sp, #12
 8000636:	428b      	cmp	r3, r1
 8000638:	d830      	bhi.n	800069c <__udivmoddi4+0x7c>
 800063a:	d02d      	beq.n	8000698 <__udivmoddi4+0x78>
 800063c:	4649      	mov	r1, r9
 800063e:	4650      	mov	r0, sl
 8000640:	f001 ffa6 	bl	8002590 <__clzdi2>
 8000644:	0029      	movs	r1, r5
 8000646:	0006      	movs	r6, r0
 8000648:	0020      	movs	r0, r4
 800064a:	f001 ffa1 	bl	8002590 <__clzdi2>
 800064e:	1a33      	subs	r3, r6, r0
 8000650:	4698      	mov	r8, r3
 8000652:	3b20      	subs	r3, #32
 8000654:	d434      	bmi.n	80006c0 <__udivmoddi4+0xa0>
 8000656:	469b      	mov	fp, r3
 8000658:	4653      	mov	r3, sl
 800065a:	465a      	mov	r2, fp
 800065c:	4093      	lsls	r3, r2
 800065e:	4642      	mov	r2, r8
 8000660:	001f      	movs	r7, r3
 8000662:	4653      	mov	r3, sl
 8000664:	4093      	lsls	r3, r2
 8000666:	001e      	movs	r6, r3
 8000668:	42af      	cmp	r7, r5
 800066a:	d83b      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800066c:	42af      	cmp	r7, r5
 800066e:	d100      	bne.n	8000672 <__udivmoddi4+0x52>
 8000670:	e079      	b.n	8000766 <__udivmoddi4+0x146>
 8000672:	465b      	mov	r3, fp
 8000674:	1ba4      	subs	r4, r4, r6
 8000676:	41bd      	sbcs	r5, r7
 8000678:	2b00      	cmp	r3, #0
 800067a:	da00      	bge.n	800067e <__udivmoddi4+0x5e>
 800067c:	e076      	b.n	800076c <__udivmoddi4+0x14c>
 800067e:	2200      	movs	r2, #0
 8000680:	2300      	movs	r3, #0
 8000682:	9200      	str	r2, [sp, #0]
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2301      	movs	r3, #1
 8000688:	465a      	mov	r2, fp
 800068a:	4093      	lsls	r3, r2
 800068c:	9301      	str	r3, [sp, #4]
 800068e:	2301      	movs	r3, #1
 8000690:	4642      	mov	r2, r8
 8000692:	4093      	lsls	r3, r2
 8000694:	9300      	str	r3, [sp, #0]
 8000696:	e029      	b.n	80006ec <__udivmoddi4+0xcc>
 8000698:	4282      	cmp	r2, r0
 800069a:	d9cf      	bls.n	800063c <__udivmoddi4+0x1c>
 800069c:	2200      	movs	r2, #0
 800069e:	2300      	movs	r3, #0
 80006a0:	9200      	str	r2, [sp, #0]
 80006a2:	9301      	str	r3, [sp, #4]
 80006a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <__udivmoddi4+0x8e>
 80006aa:	601c      	str	r4, [r3, #0]
 80006ac:	605d      	str	r5, [r3, #4]
 80006ae:	9800      	ldr	r0, [sp, #0]
 80006b0:	9901      	ldr	r1, [sp, #4]
 80006b2:	b003      	add	sp, #12
 80006b4:	bcf0      	pop	{r4, r5, r6, r7}
 80006b6:	46bb      	mov	fp, r7
 80006b8:	46b2      	mov	sl, r6
 80006ba:	46a9      	mov	r9, r5
 80006bc:	46a0      	mov	r8, r4
 80006be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006c0:	4642      	mov	r2, r8
 80006c2:	469b      	mov	fp, r3
 80006c4:	2320      	movs	r3, #32
 80006c6:	1a9b      	subs	r3, r3, r2
 80006c8:	4652      	mov	r2, sl
 80006ca:	40da      	lsrs	r2, r3
 80006cc:	4641      	mov	r1, r8
 80006ce:	0013      	movs	r3, r2
 80006d0:	464a      	mov	r2, r9
 80006d2:	408a      	lsls	r2, r1
 80006d4:	0017      	movs	r7, r2
 80006d6:	4642      	mov	r2, r8
 80006d8:	431f      	orrs	r7, r3
 80006da:	4653      	mov	r3, sl
 80006dc:	4093      	lsls	r3, r2
 80006de:	001e      	movs	r6, r3
 80006e0:	42af      	cmp	r7, r5
 80006e2:	d9c3      	bls.n	800066c <__udivmoddi4+0x4c>
 80006e4:	2200      	movs	r2, #0
 80006e6:	2300      	movs	r3, #0
 80006e8:	9200      	str	r2, [sp, #0]
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	4643      	mov	r3, r8
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d0d8      	beq.n	80006a4 <__udivmoddi4+0x84>
 80006f2:	07fb      	lsls	r3, r7, #31
 80006f4:	0872      	lsrs	r2, r6, #1
 80006f6:	431a      	orrs	r2, r3
 80006f8:	4646      	mov	r6, r8
 80006fa:	087b      	lsrs	r3, r7, #1
 80006fc:	e00e      	b.n	800071c <__udivmoddi4+0xfc>
 80006fe:	42ab      	cmp	r3, r5
 8000700:	d101      	bne.n	8000706 <__udivmoddi4+0xe6>
 8000702:	42a2      	cmp	r2, r4
 8000704:	d80c      	bhi.n	8000720 <__udivmoddi4+0x100>
 8000706:	1aa4      	subs	r4, r4, r2
 8000708:	419d      	sbcs	r5, r3
 800070a:	2001      	movs	r0, #1
 800070c:	1924      	adds	r4, r4, r4
 800070e:	416d      	adcs	r5, r5
 8000710:	2100      	movs	r1, #0
 8000712:	3e01      	subs	r6, #1
 8000714:	1824      	adds	r4, r4, r0
 8000716:	414d      	adcs	r5, r1
 8000718:	2e00      	cmp	r6, #0
 800071a:	d006      	beq.n	800072a <__udivmoddi4+0x10a>
 800071c:	42ab      	cmp	r3, r5
 800071e:	d9ee      	bls.n	80006fe <__udivmoddi4+0xde>
 8000720:	3e01      	subs	r6, #1
 8000722:	1924      	adds	r4, r4, r4
 8000724:	416d      	adcs	r5, r5
 8000726:	2e00      	cmp	r6, #0
 8000728:	d1f8      	bne.n	800071c <__udivmoddi4+0xfc>
 800072a:	9800      	ldr	r0, [sp, #0]
 800072c:	9901      	ldr	r1, [sp, #4]
 800072e:	465b      	mov	r3, fp
 8000730:	1900      	adds	r0, r0, r4
 8000732:	4169      	adcs	r1, r5
 8000734:	2b00      	cmp	r3, #0
 8000736:	db24      	blt.n	8000782 <__udivmoddi4+0x162>
 8000738:	002b      	movs	r3, r5
 800073a:	465a      	mov	r2, fp
 800073c:	4644      	mov	r4, r8
 800073e:	40d3      	lsrs	r3, r2
 8000740:	002a      	movs	r2, r5
 8000742:	40e2      	lsrs	r2, r4
 8000744:	001c      	movs	r4, r3
 8000746:	465b      	mov	r3, fp
 8000748:	0015      	movs	r5, r2
 800074a:	2b00      	cmp	r3, #0
 800074c:	db2a      	blt.n	80007a4 <__udivmoddi4+0x184>
 800074e:	0026      	movs	r6, r4
 8000750:	409e      	lsls	r6, r3
 8000752:	0033      	movs	r3, r6
 8000754:	0026      	movs	r6, r4
 8000756:	4647      	mov	r7, r8
 8000758:	40be      	lsls	r6, r7
 800075a:	0032      	movs	r2, r6
 800075c:	1a80      	subs	r0, r0, r2
 800075e:	4199      	sbcs	r1, r3
 8000760:	9000      	str	r0, [sp, #0]
 8000762:	9101      	str	r1, [sp, #4]
 8000764:	e79e      	b.n	80006a4 <__udivmoddi4+0x84>
 8000766:	42a3      	cmp	r3, r4
 8000768:	d8bc      	bhi.n	80006e4 <__udivmoddi4+0xc4>
 800076a:	e782      	b.n	8000672 <__udivmoddi4+0x52>
 800076c:	4642      	mov	r2, r8
 800076e:	2320      	movs	r3, #32
 8000770:	2100      	movs	r1, #0
 8000772:	1a9b      	subs	r3, r3, r2
 8000774:	2200      	movs	r2, #0
 8000776:	9100      	str	r1, [sp, #0]
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	40da      	lsrs	r2, r3
 800077e:	9201      	str	r2, [sp, #4]
 8000780:	e785      	b.n	800068e <__udivmoddi4+0x6e>
 8000782:	4642      	mov	r2, r8
 8000784:	2320      	movs	r3, #32
 8000786:	1a9b      	subs	r3, r3, r2
 8000788:	002a      	movs	r2, r5
 800078a:	4646      	mov	r6, r8
 800078c:	409a      	lsls	r2, r3
 800078e:	0023      	movs	r3, r4
 8000790:	40f3      	lsrs	r3, r6
 8000792:	4644      	mov	r4, r8
 8000794:	4313      	orrs	r3, r2
 8000796:	002a      	movs	r2, r5
 8000798:	40e2      	lsrs	r2, r4
 800079a:	001c      	movs	r4, r3
 800079c:	465b      	mov	r3, fp
 800079e:	0015      	movs	r5, r2
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	dad4      	bge.n	800074e <__udivmoddi4+0x12e>
 80007a4:	4642      	mov	r2, r8
 80007a6:	002f      	movs	r7, r5
 80007a8:	2320      	movs	r3, #32
 80007aa:	0026      	movs	r6, r4
 80007ac:	4097      	lsls	r7, r2
 80007ae:	1a9b      	subs	r3, r3, r2
 80007b0:	40de      	lsrs	r6, r3
 80007b2:	003b      	movs	r3, r7
 80007b4:	4333      	orrs	r3, r6
 80007b6:	e7cd      	b.n	8000754 <__udivmoddi4+0x134>

080007b8 <__aeabi_dadd>:
 80007b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007ba:	464f      	mov	r7, r9
 80007bc:	4646      	mov	r6, r8
 80007be:	46d6      	mov	lr, sl
 80007c0:	0004      	movs	r4, r0
 80007c2:	b5c0      	push	{r6, r7, lr}
 80007c4:	001f      	movs	r7, r3
 80007c6:	030b      	lsls	r3, r1, #12
 80007c8:	0010      	movs	r0, r2
 80007ca:	004e      	lsls	r6, r1, #1
 80007cc:	0a5b      	lsrs	r3, r3, #9
 80007ce:	0fcd      	lsrs	r5, r1, #31
 80007d0:	0f61      	lsrs	r1, r4, #29
 80007d2:	007a      	lsls	r2, r7, #1
 80007d4:	4319      	orrs	r1, r3
 80007d6:	00e3      	lsls	r3, r4, #3
 80007d8:	033c      	lsls	r4, r7, #12
 80007da:	0fff      	lsrs	r7, r7, #31
 80007dc:	46bc      	mov	ip, r7
 80007de:	0a64      	lsrs	r4, r4, #9
 80007e0:	0f47      	lsrs	r7, r0, #29
 80007e2:	4327      	orrs	r7, r4
 80007e4:	0d76      	lsrs	r6, r6, #21
 80007e6:	0d52      	lsrs	r2, r2, #21
 80007e8:	00c0      	lsls	r0, r0, #3
 80007ea:	46b9      	mov	r9, r7
 80007ec:	4680      	mov	r8, r0
 80007ee:	1ab7      	subs	r7, r6, r2
 80007f0:	4565      	cmp	r5, ip
 80007f2:	d100      	bne.n	80007f6 <__aeabi_dadd+0x3e>
 80007f4:	e09b      	b.n	800092e <__aeabi_dadd+0x176>
 80007f6:	2f00      	cmp	r7, #0
 80007f8:	dc00      	bgt.n	80007fc <__aeabi_dadd+0x44>
 80007fa:	e084      	b.n	8000906 <__aeabi_dadd+0x14e>
 80007fc:	2a00      	cmp	r2, #0
 80007fe:	d100      	bne.n	8000802 <__aeabi_dadd+0x4a>
 8000800:	e0be      	b.n	8000980 <__aeabi_dadd+0x1c8>
 8000802:	4ac8      	ldr	r2, [pc, #800]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000804:	4296      	cmp	r6, r2
 8000806:	d100      	bne.n	800080a <__aeabi_dadd+0x52>
 8000808:	e124      	b.n	8000a54 <__aeabi_dadd+0x29c>
 800080a:	2280      	movs	r2, #128	; 0x80
 800080c:	464c      	mov	r4, r9
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	4314      	orrs	r4, r2
 8000812:	46a1      	mov	r9, r4
 8000814:	2f38      	cmp	r7, #56	; 0x38
 8000816:	dd00      	ble.n	800081a <__aeabi_dadd+0x62>
 8000818:	e167      	b.n	8000aea <__aeabi_dadd+0x332>
 800081a:	2f1f      	cmp	r7, #31
 800081c:	dd00      	ble.n	8000820 <__aeabi_dadd+0x68>
 800081e:	e1d6      	b.n	8000bce <__aeabi_dadd+0x416>
 8000820:	2220      	movs	r2, #32
 8000822:	464c      	mov	r4, r9
 8000824:	1bd2      	subs	r2, r2, r7
 8000826:	4094      	lsls	r4, r2
 8000828:	46a2      	mov	sl, r4
 800082a:	4644      	mov	r4, r8
 800082c:	40fc      	lsrs	r4, r7
 800082e:	0020      	movs	r0, r4
 8000830:	4654      	mov	r4, sl
 8000832:	4304      	orrs	r4, r0
 8000834:	4640      	mov	r0, r8
 8000836:	4090      	lsls	r0, r2
 8000838:	1e42      	subs	r2, r0, #1
 800083a:	4190      	sbcs	r0, r2
 800083c:	464a      	mov	r2, r9
 800083e:	40fa      	lsrs	r2, r7
 8000840:	4304      	orrs	r4, r0
 8000842:	1a89      	subs	r1, r1, r2
 8000844:	1b1c      	subs	r4, r3, r4
 8000846:	42a3      	cmp	r3, r4
 8000848:	4192      	sbcs	r2, r2
 800084a:	4252      	negs	r2, r2
 800084c:	1a8b      	subs	r3, r1, r2
 800084e:	469a      	mov	sl, r3
 8000850:	4653      	mov	r3, sl
 8000852:	021b      	lsls	r3, r3, #8
 8000854:	d400      	bmi.n	8000858 <__aeabi_dadd+0xa0>
 8000856:	e0d4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000858:	4653      	mov	r3, sl
 800085a:	025a      	lsls	r2, r3, #9
 800085c:	0a53      	lsrs	r3, r2, #9
 800085e:	469a      	mov	sl, r3
 8000860:	4653      	mov	r3, sl
 8000862:	2b00      	cmp	r3, #0
 8000864:	d100      	bne.n	8000868 <__aeabi_dadd+0xb0>
 8000866:	e104      	b.n	8000a72 <__aeabi_dadd+0x2ba>
 8000868:	4650      	mov	r0, sl
 800086a:	f001 fe73 	bl	8002554 <__clzsi2>
 800086e:	0003      	movs	r3, r0
 8000870:	3b08      	subs	r3, #8
 8000872:	2220      	movs	r2, #32
 8000874:	0020      	movs	r0, r4
 8000876:	1ad2      	subs	r2, r2, r3
 8000878:	4651      	mov	r1, sl
 800087a:	40d0      	lsrs	r0, r2
 800087c:	4099      	lsls	r1, r3
 800087e:	0002      	movs	r2, r0
 8000880:	409c      	lsls	r4, r3
 8000882:	430a      	orrs	r2, r1
 8000884:	42b3      	cmp	r3, r6
 8000886:	da00      	bge.n	800088a <__aeabi_dadd+0xd2>
 8000888:	e102      	b.n	8000a90 <__aeabi_dadd+0x2d8>
 800088a:	1b9b      	subs	r3, r3, r6
 800088c:	1c59      	adds	r1, r3, #1
 800088e:	291f      	cmp	r1, #31
 8000890:	dd00      	ble.n	8000894 <__aeabi_dadd+0xdc>
 8000892:	e0a7      	b.n	80009e4 <__aeabi_dadd+0x22c>
 8000894:	2320      	movs	r3, #32
 8000896:	0010      	movs	r0, r2
 8000898:	0026      	movs	r6, r4
 800089a:	1a5b      	subs	r3, r3, r1
 800089c:	409c      	lsls	r4, r3
 800089e:	4098      	lsls	r0, r3
 80008a0:	40ce      	lsrs	r6, r1
 80008a2:	40ca      	lsrs	r2, r1
 80008a4:	1e63      	subs	r3, r4, #1
 80008a6:	419c      	sbcs	r4, r3
 80008a8:	4330      	orrs	r0, r6
 80008aa:	4692      	mov	sl, r2
 80008ac:	2600      	movs	r6, #0
 80008ae:	4304      	orrs	r4, r0
 80008b0:	0763      	lsls	r3, r4, #29
 80008b2:	d009      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008b4:	230f      	movs	r3, #15
 80008b6:	4023      	ands	r3, r4
 80008b8:	2b04      	cmp	r3, #4
 80008ba:	d005      	beq.n	80008c8 <__aeabi_dadd+0x110>
 80008bc:	1d23      	adds	r3, r4, #4
 80008be:	42a3      	cmp	r3, r4
 80008c0:	41a4      	sbcs	r4, r4
 80008c2:	4264      	negs	r4, r4
 80008c4:	44a2      	add	sl, r4
 80008c6:	001c      	movs	r4, r3
 80008c8:	4653      	mov	r3, sl
 80008ca:	021b      	lsls	r3, r3, #8
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_dadd+0x118>
 80008ce:	e09b      	b.n	8000a08 <__aeabi_dadd+0x250>
 80008d0:	4b94      	ldr	r3, [pc, #592]	; (8000b24 <__aeabi_dadd+0x36c>)
 80008d2:	3601      	adds	r6, #1
 80008d4:	429e      	cmp	r6, r3
 80008d6:	d100      	bne.n	80008da <__aeabi_dadd+0x122>
 80008d8:	e0b8      	b.n	8000a4c <__aeabi_dadd+0x294>
 80008da:	4653      	mov	r3, sl
 80008dc:	4992      	ldr	r1, [pc, #584]	; (8000b28 <__aeabi_dadd+0x370>)
 80008de:	08e4      	lsrs	r4, r4, #3
 80008e0:	400b      	ands	r3, r1
 80008e2:	0019      	movs	r1, r3
 80008e4:	075b      	lsls	r3, r3, #29
 80008e6:	4323      	orrs	r3, r4
 80008e8:	0572      	lsls	r2, r6, #21
 80008ea:	024c      	lsls	r4, r1, #9
 80008ec:	0b24      	lsrs	r4, r4, #12
 80008ee:	0d52      	lsrs	r2, r2, #21
 80008f0:	0512      	lsls	r2, r2, #20
 80008f2:	07ed      	lsls	r5, r5, #31
 80008f4:	4322      	orrs	r2, r4
 80008f6:	432a      	orrs	r2, r5
 80008f8:	0018      	movs	r0, r3
 80008fa:	0011      	movs	r1, r2
 80008fc:	bce0      	pop	{r5, r6, r7}
 80008fe:	46ba      	mov	sl, r7
 8000900:	46b1      	mov	r9, r6
 8000902:	46a8      	mov	r8, r5
 8000904:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000906:	2f00      	cmp	r7, #0
 8000908:	d048      	beq.n	800099c <__aeabi_dadd+0x1e4>
 800090a:	1b97      	subs	r7, r2, r6
 800090c:	2e00      	cmp	r6, #0
 800090e:	d000      	beq.n	8000912 <__aeabi_dadd+0x15a>
 8000910:	e10e      	b.n	8000b30 <__aeabi_dadd+0x378>
 8000912:	000c      	movs	r4, r1
 8000914:	431c      	orrs	r4, r3
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x162>
 8000918:	e1b7      	b.n	8000c8a <__aeabi_dadd+0x4d2>
 800091a:	1e7c      	subs	r4, r7, #1
 800091c:	2f01      	cmp	r7, #1
 800091e:	d100      	bne.n	8000922 <__aeabi_dadd+0x16a>
 8000920:	e226      	b.n	8000d70 <__aeabi_dadd+0x5b8>
 8000922:	4d80      	ldr	r5, [pc, #512]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000924:	42af      	cmp	r7, r5
 8000926:	d100      	bne.n	800092a <__aeabi_dadd+0x172>
 8000928:	e1d5      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 800092a:	0027      	movs	r7, r4
 800092c:	e107      	b.n	8000b3e <__aeabi_dadd+0x386>
 800092e:	2f00      	cmp	r7, #0
 8000930:	dc00      	bgt.n	8000934 <__aeabi_dadd+0x17c>
 8000932:	e0b2      	b.n	8000a9a <__aeabi_dadd+0x2e2>
 8000934:	2a00      	cmp	r2, #0
 8000936:	d047      	beq.n	80009c8 <__aeabi_dadd+0x210>
 8000938:	4a7a      	ldr	r2, [pc, #488]	; (8000b24 <__aeabi_dadd+0x36c>)
 800093a:	4296      	cmp	r6, r2
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x188>
 800093e:	e089      	b.n	8000a54 <__aeabi_dadd+0x29c>
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	464c      	mov	r4, r9
 8000944:	0412      	lsls	r2, r2, #16
 8000946:	4314      	orrs	r4, r2
 8000948:	46a1      	mov	r9, r4
 800094a:	2f38      	cmp	r7, #56	; 0x38
 800094c:	dc6b      	bgt.n	8000a26 <__aeabi_dadd+0x26e>
 800094e:	2f1f      	cmp	r7, #31
 8000950:	dc00      	bgt.n	8000954 <__aeabi_dadd+0x19c>
 8000952:	e16e      	b.n	8000c32 <__aeabi_dadd+0x47a>
 8000954:	003a      	movs	r2, r7
 8000956:	4648      	mov	r0, r9
 8000958:	3a20      	subs	r2, #32
 800095a:	40d0      	lsrs	r0, r2
 800095c:	4684      	mov	ip, r0
 800095e:	2f20      	cmp	r7, #32
 8000960:	d007      	beq.n	8000972 <__aeabi_dadd+0x1ba>
 8000962:	2240      	movs	r2, #64	; 0x40
 8000964:	4648      	mov	r0, r9
 8000966:	1bd2      	subs	r2, r2, r7
 8000968:	4090      	lsls	r0, r2
 800096a:	0002      	movs	r2, r0
 800096c:	4640      	mov	r0, r8
 800096e:	4310      	orrs	r0, r2
 8000970:	4680      	mov	r8, r0
 8000972:	4640      	mov	r0, r8
 8000974:	1e42      	subs	r2, r0, #1
 8000976:	4190      	sbcs	r0, r2
 8000978:	4662      	mov	r2, ip
 800097a:	0004      	movs	r4, r0
 800097c:	4314      	orrs	r4, r2
 800097e:	e057      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000980:	464a      	mov	r2, r9
 8000982:	4302      	orrs	r2, r0
 8000984:	d100      	bne.n	8000988 <__aeabi_dadd+0x1d0>
 8000986:	e103      	b.n	8000b90 <__aeabi_dadd+0x3d8>
 8000988:	1e7a      	subs	r2, r7, #1
 800098a:	2f01      	cmp	r7, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x1d8>
 800098e:	e193      	b.n	8000cb8 <__aeabi_dadd+0x500>
 8000990:	4c64      	ldr	r4, [pc, #400]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000992:	42a7      	cmp	r7, r4
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x1e0>
 8000996:	e18a      	b.n	8000cae <__aeabi_dadd+0x4f6>
 8000998:	0017      	movs	r7, r2
 800099a:	e73b      	b.n	8000814 <__aeabi_dadd+0x5c>
 800099c:	4c63      	ldr	r4, [pc, #396]	; (8000b2c <__aeabi_dadd+0x374>)
 800099e:	1c72      	adds	r2, r6, #1
 80009a0:	4222      	tst	r2, r4
 80009a2:	d000      	beq.n	80009a6 <__aeabi_dadd+0x1ee>
 80009a4:	e0e0      	b.n	8000b68 <__aeabi_dadd+0x3b0>
 80009a6:	000a      	movs	r2, r1
 80009a8:	431a      	orrs	r2, r3
 80009aa:	2e00      	cmp	r6, #0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_dadd+0x1f8>
 80009ae:	e174      	b.n	8000c9a <__aeabi_dadd+0x4e2>
 80009b0:	2a00      	cmp	r2, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_dadd+0x1fe>
 80009b4:	e1d0      	b.n	8000d58 <__aeabi_dadd+0x5a0>
 80009b6:	464a      	mov	r2, r9
 80009b8:	4302      	orrs	r2, r0
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x206>
 80009bc:	e1e3      	b.n	8000d86 <__aeabi_dadd+0x5ce>
 80009be:	074a      	lsls	r2, r1, #29
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	4313      	orrs	r3, r2
 80009c4:	08c9      	lsrs	r1, r1, #3
 80009c6:	e029      	b.n	8000a1c <__aeabi_dadd+0x264>
 80009c8:	464a      	mov	r2, r9
 80009ca:	4302      	orrs	r2, r0
 80009cc:	d100      	bne.n	80009d0 <__aeabi_dadd+0x218>
 80009ce:	e17d      	b.n	8000ccc <__aeabi_dadd+0x514>
 80009d0:	1e7a      	subs	r2, r7, #1
 80009d2:	2f01      	cmp	r7, #1
 80009d4:	d100      	bne.n	80009d8 <__aeabi_dadd+0x220>
 80009d6:	e0e0      	b.n	8000b9a <__aeabi_dadd+0x3e2>
 80009d8:	4c52      	ldr	r4, [pc, #328]	; (8000b24 <__aeabi_dadd+0x36c>)
 80009da:	42a7      	cmp	r7, r4
 80009dc:	d100      	bne.n	80009e0 <__aeabi_dadd+0x228>
 80009de:	e166      	b.n	8000cae <__aeabi_dadd+0x4f6>
 80009e0:	0017      	movs	r7, r2
 80009e2:	e7b2      	b.n	800094a <__aeabi_dadd+0x192>
 80009e4:	0010      	movs	r0, r2
 80009e6:	3b1f      	subs	r3, #31
 80009e8:	40d8      	lsrs	r0, r3
 80009ea:	2920      	cmp	r1, #32
 80009ec:	d003      	beq.n	80009f6 <__aeabi_dadd+0x23e>
 80009ee:	2340      	movs	r3, #64	; 0x40
 80009f0:	1a5b      	subs	r3, r3, r1
 80009f2:	409a      	lsls	r2, r3
 80009f4:	4314      	orrs	r4, r2
 80009f6:	1e63      	subs	r3, r4, #1
 80009f8:	419c      	sbcs	r4, r3
 80009fa:	2300      	movs	r3, #0
 80009fc:	2600      	movs	r6, #0
 80009fe:	469a      	mov	sl, r3
 8000a00:	4304      	orrs	r4, r0
 8000a02:	0763      	lsls	r3, r4, #29
 8000a04:	d000      	beq.n	8000a08 <__aeabi_dadd+0x250>
 8000a06:	e755      	b.n	80008b4 <__aeabi_dadd+0xfc>
 8000a08:	4652      	mov	r2, sl
 8000a0a:	08e3      	lsrs	r3, r4, #3
 8000a0c:	0752      	lsls	r2, r2, #29
 8000a0e:	4313      	orrs	r3, r2
 8000a10:	4652      	mov	r2, sl
 8000a12:	0037      	movs	r7, r6
 8000a14:	08d1      	lsrs	r1, r2, #3
 8000a16:	4a43      	ldr	r2, [pc, #268]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a18:	4297      	cmp	r7, r2
 8000a1a:	d01f      	beq.n	8000a5c <__aeabi_dadd+0x2a4>
 8000a1c:	0309      	lsls	r1, r1, #12
 8000a1e:	057a      	lsls	r2, r7, #21
 8000a20:	0b0c      	lsrs	r4, r1, #12
 8000a22:	0d52      	lsrs	r2, r2, #21
 8000a24:	e764      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a26:	4642      	mov	r2, r8
 8000a28:	464c      	mov	r4, r9
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	1e62      	subs	r2, r4, #1
 8000a2e:	4194      	sbcs	r4, r2
 8000a30:	18e4      	adds	r4, r4, r3
 8000a32:	429c      	cmp	r4, r3
 8000a34:	4192      	sbcs	r2, r2
 8000a36:	4252      	negs	r2, r2
 8000a38:	4692      	mov	sl, r2
 8000a3a:	448a      	add	sl, r1
 8000a3c:	4653      	mov	r3, sl
 8000a3e:	021b      	lsls	r3, r3, #8
 8000a40:	d5df      	bpl.n	8000a02 <__aeabi_dadd+0x24a>
 8000a42:	4b38      	ldr	r3, [pc, #224]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a44:	3601      	adds	r6, #1
 8000a46:	429e      	cmp	r6, r3
 8000a48:	d000      	beq.n	8000a4c <__aeabi_dadd+0x294>
 8000a4a:	e0b3      	b.n	8000bb4 <__aeabi_dadd+0x3fc>
 8000a4c:	0032      	movs	r2, r6
 8000a4e:	2400      	movs	r4, #0
 8000a50:	2300      	movs	r3, #0
 8000a52:	e74d      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a54:	074a      	lsls	r2, r1, #29
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	08c9      	lsrs	r1, r1, #3
 8000a5c:	001a      	movs	r2, r3
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	d100      	bne.n	8000a64 <__aeabi_dadd+0x2ac>
 8000a62:	e200      	b.n	8000e66 <__aeabi_dadd+0x6ae>
 8000a64:	2480      	movs	r4, #128	; 0x80
 8000a66:	0324      	lsls	r4, r4, #12
 8000a68:	430c      	orrs	r4, r1
 8000a6a:	0324      	lsls	r4, r4, #12
 8000a6c:	4a2d      	ldr	r2, [pc, #180]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000a6e:	0b24      	lsrs	r4, r4, #12
 8000a70:	e73e      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000a72:	0020      	movs	r0, r4
 8000a74:	f001 fd6e 	bl	8002554 <__clzsi2>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	2b1f      	cmp	r3, #31
 8000a7e:	dc00      	bgt.n	8000a82 <__aeabi_dadd+0x2ca>
 8000a80:	e6f7      	b.n	8000872 <__aeabi_dadd+0xba>
 8000a82:	0022      	movs	r2, r4
 8000a84:	3808      	subs	r0, #8
 8000a86:	4082      	lsls	r2, r0
 8000a88:	2400      	movs	r4, #0
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	db00      	blt.n	8000a90 <__aeabi_dadd+0x2d8>
 8000a8e:	e6fc      	b.n	800088a <__aeabi_dadd+0xd2>
 8000a90:	1af6      	subs	r6, r6, r3
 8000a92:	4b25      	ldr	r3, [pc, #148]	; (8000b28 <__aeabi_dadd+0x370>)
 8000a94:	401a      	ands	r2, r3
 8000a96:	4692      	mov	sl, r2
 8000a98:	e70a      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000a9a:	2f00      	cmp	r7, #0
 8000a9c:	d02b      	beq.n	8000af6 <__aeabi_dadd+0x33e>
 8000a9e:	1b97      	subs	r7, r2, r6
 8000aa0:	2e00      	cmp	r6, #0
 8000aa2:	d100      	bne.n	8000aa6 <__aeabi_dadd+0x2ee>
 8000aa4:	e0b8      	b.n	8000c18 <__aeabi_dadd+0x460>
 8000aa6:	4c1f      	ldr	r4, [pc, #124]	; (8000b24 <__aeabi_dadd+0x36c>)
 8000aa8:	42a2      	cmp	r2, r4
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x2f6>
 8000aac:	e11c      	b.n	8000ce8 <__aeabi_dadd+0x530>
 8000aae:	2480      	movs	r4, #128	; 0x80
 8000ab0:	0424      	lsls	r4, r4, #16
 8000ab2:	4321      	orrs	r1, r4
 8000ab4:	2f38      	cmp	r7, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x302>
 8000ab8:	e11e      	b.n	8000cf8 <__aeabi_dadd+0x540>
 8000aba:	2f1f      	cmp	r7, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x308>
 8000abe:	e19e      	b.n	8000dfe <__aeabi_dadd+0x646>
 8000ac0:	2620      	movs	r6, #32
 8000ac2:	000c      	movs	r4, r1
 8000ac4:	1bf6      	subs	r6, r6, r7
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	40b3      	lsls	r3, r6
 8000aca:	40b4      	lsls	r4, r6
 8000acc:	40f8      	lsrs	r0, r7
 8000ace:	1e5e      	subs	r6, r3, #1
 8000ad0:	41b3      	sbcs	r3, r6
 8000ad2:	40f9      	lsrs	r1, r7
 8000ad4:	4304      	orrs	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	4489      	add	r9, r1
 8000ada:	4444      	add	r4, r8
 8000adc:	4544      	cmp	r4, r8
 8000ade:	419b      	sbcs	r3, r3
 8000ae0:	425b      	negs	r3, r3
 8000ae2:	444b      	add	r3, r9
 8000ae4:	469a      	mov	sl, r3
 8000ae6:	0016      	movs	r6, r2
 8000ae8:	e7a8      	b.n	8000a3c <__aeabi_dadd+0x284>
 8000aea:	4642      	mov	r2, r8
 8000aec:	464c      	mov	r4, r9
 8000aee:	4314      	orrs	r4, r2
 8000af0:	1e62      	subs	r2, r4, #1
 8000af2:	4194      	sbcs	r4, r2
 8000af4:	e6a6      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000af6:	4c0d      	ldr	r4, [pc, #52]	; (8000b2c <__aeabi_dadd+0x374>)
 8000af8:	1c72      	adds	r2, r6, #1
 8000afa:	4222      	tst	r2, r4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_dadd+0x348>
 8000afe:	e0a8      	b.n	8000c52 <__aeabi_dadd+0x49a>
 8000b00:	000a      	movs	r2, r1
 8000b02:	431a      	orrs	r2, r3
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x352>
 8000b08:	e10a      	b.n	8000d20 <__aeabi_dadd+0x568>
 8000b0a:	2a00      	cmp	r2, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x358>
 8000b0e:	e15e      	b.n	8000dce <__aeabi_dadd+0x616>
 8000b10:	464a      	mov	r2, r9
 8000b12:	4302      	orrs	r2, r0
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x360>
 8000b16:	e161      	b.n	8000ddc <__aeabi_dadd+0x624>
 8000b18:	074a      	lsls	r2, r1, #29
 8000b1a:	08db      	lsrs	r3, r3, #3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	08c9      	lsrs	r1, r1, #3
 8000b20:	e77c      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	000007ff 	.word	0x000007ff
 8000b28:	ff7fffff 	.word	0xff7fffff
 8000b2c:	000007fe 	.word	0x000007fe
 8000b30:	4ccf      	ldr	r4, [pc, #828]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000b32:	42a2      	cmp	r2, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x380>
 8000b36:	e0ce      	b.n	8000cd6 <__aeabi_dadd+0x51e>
 8000b38:	2480      	movs	r4, #128	; 0x80
 8000b3a:	0424      	lsls	r4, r4, #16
 8000b3c:	4321      	orrs	r1, r4
 8000b3e:	2f38      	cmp	r7, #56	; 0x38
 8000b40:	dc5b      	bgt.n	8000bfa <__aeabi_dadd+0x442>
 8000b42:	2f1f      	cmp	r7, #31
 8000b44:	dd00      	ble.n	8000b48 <__aeabi_dadd+0x390>
 8000b46:	e0dc      	b.n	8000d02 <__aeabi_dadd+0x54a>
 8000b48:	2520      	movs	r5, #32
 8000b4a:	000c      	movs	r4, r1
 8000b4c:	1bed      	subs	r5, r5, r7
 8000b4e:	001e      	movs	r6, r3
 8000b50:	40ab      	lsls	r3, r5
 8000b52:	40ac      	lsls	r4, r5
 8000b54:	40fe      	lsrs	r6, r7
 8000b56:	1e5d      	subs	r5, r3, #1
 8000b58:	41ab      	sbcs	r3, r5
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	40f9      	lsrs	r1, r7
 8000b5e:	431c      	orrs	r4, r3
 8000b60:	464b      	mov	r3, r9
 8000b62:	1a5b      	subs	r3, r3, r1
 8000b64:	4699      	mov	r9, r3
 8000b66:	e04c      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000b68:	464a      	mov	r2, r9
 8000b6a:	1a1c      	subs	r4, r3, r0
 8000b6c:	1a88      	subs	r0, r1, r2
 8000b6e:	42a3      	cmp	r3, r4
 8000b70:	4192      	sbcs	r2, r2
 8000b72:	4252      	negs	r2, r2
 8000b74:	4692      	mov	sl, r2
 8000b76:	0002      	movs	r2, r0
 8000b78:	4650      	mov	r0, sl
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	4692      	mov	sl, r2
 8000b7e:	0212      	lsls	r2, r2, #8
 8000b80:	d478      	bmi.n	8000c74 <__aeabi_dadd+0x4bc>
 8000b82:	4653      	mov	r3, sl
 8000b84:	4323      	orrs	r3, r4
 8000b86:	d000      	beq.n	8000b8a <__aeabi_dadd+0x3d2>
 8000b88:	e66a      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	2500      	movs	r5, #0
 8000b8e:	e745      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000b90:	074a      	lsls	r2, r1, #29
 8000b92:	08db      	lsrs	r3, r3, #3
 8000b94:	4313      	orrs	r3, r2
 8000b96:	08c9      	lsrs	r1, r1, #3
 8000b98:	e73d      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000b9a:	181c      	adds	r4, r3, r0
 8000b9c:	429c      	cmp	r4, r3
 8000b9e:	419b      	sbcs	r3, r3
 8000ba0:	4449      	add	r1, r9
 8000ba2:	468a      	mov	sl, r1
 8000ba4:	425b      	negs	r3, r3
 8000ba6:	449a      	add	sl, r3
 8000ba8:	4653      	mov	r3, sl
 8000baa:	2601      	movs	r6, #1
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	d400      	bmi.n	8000bb2 <__aeabi_dadd+0x3fa>
 8000bb0:	e727      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000bb2:	2602      	movs	r6, #2
 8000bb4:	4652      	mov	r2, sl
 8000bb6:	4baf      	ldr	r3, [pc, #700]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000bb8:	2101      	movs	r1, #1
 8000bba:	401a      	ands	r2, r3
 8000bbc:	0013      	movs	r3, r2
 8000bbe:	4021      	ands	r1, r4
 8000bc0:	0862      	lsrs	r2, r4, #1
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	07dc      	lsls	r4, r3, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	469a      	mov	sl, r3
 8000bca:	4314      	orrs	r4, r2
 8000bcc:	e670      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000bce:	003a      	movs	r2, r7
 8000bd0:	464c      	mov	r4, r9
 8000bd2:	3a20      	subs	r2, #32
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	46a4      	mov	ip, r4
 8000bd8:	2f20      	cmp	r7, #32
 8000bda:	d007      	beq.n	8000bec <__aeabi_dadd+0x434>
 8000bdc:	2240      	movs	r2, #64	; 0x40
 8000bde:	4648      	mov	r0, r9
 8000be0:	1bd2      	subs	r2, r2, r7
 8000be2:	4090      	lsls	r0, r2
 8000be4:	0002      	movs	r2, r0
 8000be6:	4640      	mov	r0, r8
 8000be8:	4310      	orrs	r0, r2
 8000bea:	4680      	mov	r8, r0
 8000bec:	4640      	mov	r0, r8
 8000bee:	1e42      	subs	r2, r0, #1
 8000bf0:	4190      	sbcs	r0, r2
 8000bf2:	4662      	mov	r2, ip
 8000bf4:	0004      	movs	r4, r0
 8000bf6:	4314      	orrs	r4, r2
 8000bf8:	e624      	b.n	8000844 <__aeabi_dadd+0x8c>
 8000bfa:	4319      	orrs	r1, r3
 8000bfc:	000c      	movs	r4, r1
 8000bfe:	1e63      	subs	r3, r4, #1
 8000c00:	419c      	sbcs	r4, r3
 8000c02:	4643      	mov	r3, r8
 8000c04:	1b1c      	subs	r4, r3, r4
 8000c06:	45a0      	cmp	r8, r4
 8000c08:	419b      	sbcs	r3, r3
 8000c0a:	4649      	mov	r1, r9
 8000c0c:	425b      	negs	r3, r3
 8000c0e:	1acb      	subs	r3, r1, r3
 8000c10:	469a      	mov	sl, r3
 8000c12:	4665      	mov	r5, ip
 8000c14:	0016      	movs	r6, r2
 8000c16:	e61b      	b.n	8000850 <__aeabi_dadd+0x98>
 8000c18:	000c      	movs	r4, r1
 8000c1a:	431c      	orrs	r4, r3
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_dadd+0x468>
 8000c1e:	e0c7      	b.n	8000db0 <__aeabi_dadd+0x5f8>
 8000c20:	1e7c      	subs	r4, r7, #1
 8000c22:	2f01      	cmp	r7, #1
 8000c24:	d100      	bne.n	8000c28 <__aeabi_dadd+0x470>
 8000c26:	e0f9      	b.n	8000e1c <__aeabi_dadd+0x664>
 8000c28:	4e91      	ldr	r6, [pc, #580]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c2a:	42b7      	cmp	r7, r6
 8000c2c:	d05c      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000c2e:	0027      	movs	r7, r4
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dadd+0x2fc>
 8000c32:	2220      	movs	r2, #32
 8000c34:	464c      	mov	r4, r9
 8000c36:	4640      	mov	r0, r8
 8000c38:	1bd2      	subs	r2, r2, r7
 8000c3a:	4094      	lsls	r4, r2
 8000c3c:	40f8      	lsrs	r0, r7
 8000c3e:	4304      	orrs	r4, r0
 8000c40:	4640      	mov	r0, r8
 8000c42:	4090      	lsls	r0, r2
 8000c44:	1e42      	subs	r2, r0, #1
 8000c46:	4190      	sbcs	r0, r2
 8000c48:	464a      	mov	r2, r9
 8000c4a:	40fa      	lsrs	r2, r7
 8000c4c:	4304      	orrs	r4, r0
 8000c4e:	1889      	adds	r1, r1, r2
 8000c50:	e6ee      	b.n	8000a30 <__aeabi_dadd+0x278>
 8000c52:	4c87      	ldr	r4, [pc, #540]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000c54:	42a2      	cmp	r2, r4
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x4a2>
 8000c58:	e6f9      	b.n	8000a4e <__aeabi_dadd+0x296>
 8000c5a:	1818      	adds	r0, r3, r0
 8000c5c:	4298      	cmp	r0, r3
 8000c5e:	419b      	sbcs	r3, r3
 8000c60:	4449      	add	r1, r9
 8000c62:	425b      	negs	r3, r3
 8000c64:	18cb      	adds	r3, r1, r3
 8000c66:	07dc      	lsls	r4, r3, #31
 8000c68:	0840      	lsrs	r0, r0, #1
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	469a      	mov	sl, r3
 8000c6e:	0016      	movs	r6, r2
 8000c70:	4304      	orrs	r4, r0
 8000c72:	e6c6      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000c74:	4642      	mov	r2, r8
 8000c76:	1ad4      	subs	r4, r2, r3
 8000c78:	45a0      	cmp	r8, r4
 8000c7a:	4180      	sbcs	r0, r0
 8000c7c:	464b      	mov	r3, r9
 8000c7e:	4240      	negs	r0, r0
 8000c80:	1a59      	subs	r1, r3, r1
 8000c82:	1a0b      	subs	r3, r1, r0
 8000c84:	469a      	mov	sl, r3
 8000c86:	4665      	mov	r5, ip
 8000c88:	e5ea      	b.n	8000860 <__aeabi_dadd+0xa8>
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	464a      	mov	r2, r9
 8000c8e:	08c0      	lsrs	r0, r0, #3
 8000c90:	075b      	lsls	r3, r3, #29
 8000c92:	4665      	mov	r5, ip
 8000c94:	4303      	orrs	r3, r0
 8000c96:	08d1      	lsrs	r1, r2, #3
 8000c98:	e6bd      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000c9a:	2a00      	cmp	r2, #0
 8000c9c:	d000      	beq.n	8000ca0 <__aeabi_dadd+0x4e8>
 8000c9e:	e08e      	b.n	8000dbe <__aeabi_dadd+0x606>
 8000ca0:	464b      	mov	r3, r9
 8000ca2:	4303      	orrs	r3, r0
 8000ca4:	d117      	bne.n	8000cd6 <__aeabi_dadd+0x51e>
 8000ca6:	2180      	movs	r1, #128	; 0x80
 8000ca8:	2500      	movs	r5, #0
 8000caa:	0309      	lsls	r1, r1, #12
 8000cac:	e6da      	b.n	8000a64 <__aeabi_dadd+0x2ac>
 8000cae:	074a      	lsls	r2, r1, #29
 8000cb0:	08db      	lsrs	r3, r3, #3
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	e6d1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cb8:	1a1c      	subs	r4, r3, r0
 8000cba:	464a      	mov	r2, r9
 8000cbc:	42a3      	cmp	r3, r4
 8000cbe:	419b      	sbcs	r3, r3
 8000cc0:	1a89      	subs	r1, r1, r2
 8000cc2:	425b      	negs	r3, r3
 8000cc4:	1acb      	subs	r3, r1, r3
 8000cc6:	469a      	mov	sl, r3
 8000cc8:	2601      	movs	r6, #1
 8000cca:	e5c1      	b.n	8000850 <__aeabi_dadd+0x98>
 8000ccc:	074a      	lsls	r2, r1, #29
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	08c9      	lsrs	r1, r1, #3
 8000cd4:	e69f      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000cd6:	4643      	mov	r3, r8
 8000cd8:	08d8      	lsrs	r0, r3, #3
 8000cda:	464b      	mov	r3, r9
 8000cdc:	464a      	mov	r2, r9
 8000cde:	075b      	lsls	r3, r3, #29
 8000ce0:	4665      	mov	r5, ip
 8000ce2:	4303      	orrs	r3, r0
 8000ce4:	08d1      	lsrs	r1, r2, #3
 8000ce6:	e6b9      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000ce8:	4643      	mov	r3, r8
 8000cea:	08d8      	lsrs	r0, r3, #3
 8000cec:	464b      	mov	r3, r9
 8000cee:	464a      	mov	r2, r9
 8000cf0:	075b      	lsls	r3, r3, #29
 8000cf2:	4303      	orrs	r3, r0
 8000cf4:	08d1      	lsrs	r1, r2, #3
 8000cf6:	e6b1      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000cf8:	4319      	orrs	r1, r3
 8000cfa:	000c      	movs	r4, r1
 8000cfc:	1e63      	subs	r3, r4, #1
 8000cfe:	419c      	sbcs	r4, r3
 8000d00:	e6eb      	b.n	8000ada <__aeabi_dadd+0x322>
 8000d02:	003c      	movs	r4, r7
 8000d04:	000d      	movs	r5, r1
 8000d06:	3c20      	subs	r4, #32
 8000d08:	40e5      	lsrs	r5, r4
 8000d0a:	2f20      	cmp	r7, #32
 8000d0c:	d003      	beq.n	8000d16 <__aeabi_dadd+0x55e>
 8000d0e:	2440      	movs	r4, #64	; 0x40
 8000d10:	1be4      	subs	r4, r4, r7
 8000d12:	40a1      	lsls	r1, r4
 8000d14:	430b      	orrs	r3, r1
 8000d16:	001c      	movs	r4, r3
 8000d18:	1e63      	subs	r3, r4, #1
 8000d1a:	419c      	sbcs	r4, r3
 8000d1c:	432c      	orrs	r4, r5
 8000d1e:	e770      	b.n	8000c02 <__aeabi_dadd+0x44a>
 8000d20:	2a00      	cmp	r2, #0
 8000d22:	d0e1      	beq.n	8000ce8 <__aeabi_dadd+0x530>
 8000d24:	464a      	mov	r2, r9
 8000d26:	4302      	orrs	r2, r0
 8000d28:	d0c1      	beq.n	8000cae <__aeabi_dadd+0x4f6>
 8000d2a:	074a      	lsls	r2, r1, #29
 8000d2c:	08db      	lsrs	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	2280      	movs	r2, #128	; 0x80
 8000d32:	08c9      	lsrs	r1, r1, #3
 8000d34:	0312      	lsls	r2, r2, #12
 8000d36:	4211      	tst	r1, r2
 8000d38:	d008      	beq.n	8000d4c <__aeabi_dadd+0x594>
 8000d3a:	4648      	mov	r0, r9
 8000d3c:	08c4      	lsrs	r4, r0, #3
 8000d3e:	4214      	tst	r4, r2
 8000d40:	d104      	bne.n	8000d4c <__aeabi_dadd+0x594>
 8000d42:	4643      	mov	r3, r8
 8000d44:	0021      	movs	r1, r4
 8000d46:	08db      	lsrs	r3, r3, #3
 8000d48:	0742      	lsls	r2, r0, #29
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	0f5a      	lsrs	r2, r3, #29
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	0752      	lsls	r2, r2, #29
 8000d52:	08db      	lsrs	r3, r3, #3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	e681      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000d58:	464b      	mov	r3, r9
 8000d5a:	4303      	orrs	r3, r0
 8000d5c:	d100      	bne.n	8000d60 <__aeabi_dadd+0x5a8>
 8000d5e:	e714      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000d60:	464b      	mov	r3, r9
 8000d62:	464a      	mov	r2, r9
 8000d64:	08c0      	lsrs	r0, r0, #3
 8000d66:	075b      	lsls	r3, r3, #29
 8000d68:	4665      	mov	r5, ip
 8000d6a:	4303      	orrs	r3, r0
 8000d6c:	08d1      	lsrs	r1, r2, #3
 8000d6e:	e655      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000d70:	1ac4      	subs	r4, r0, r3
 8000d72:	45a0      	cmp	r8, r4
 8000d74:	4180      	sbcs	r0, r0
 8000d76:	464b      	mov	r3, r9
 8000d78:	4240      	negs	r0, r0
 8000d7a:	1a59      	subs	r1, r3, r1
 8000d7c:	1a0b      	subs	r3, r1, r0
 8000d7e:	469a      	mov	sl, r3
 8000d80:	4665      	mov	r5, ip
 8000d82:	2601      	movs	r6, #1
 8000d84:	e564      	b.n	8000850 <__aeabi_dadd+0x98>
 8000d86:	1a1c      	subs	r4, r3, r0
 8000d88:	464a      	mov	r2, r9
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	1a8a      	subs	r2, r1, r2
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a12      	subs	r2, r2, r0
 8000d94:	4692      	mov	sl, r2
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	d549      	bpl.n	8000e2e <__aeabi_dadd+0x676>
 8000d9a:	4642      	mov	r2, r8
 8000d9c:	1ad4      	subs	r4, r2, r3
 8000d9e:	45a0      	cmp	r8, r4
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	464b      	mov	r3, r9
 8000da4:	4240      	negs	r0, r0
 8000da6:	1a59      	subs	r1, r3, r1
 8000da8:	1a0b      	subs	r3, r1, r0
 8000daa:	469a      	mov	sl, r3
 8000dac:	4665      	mov	r5, ip
 8000dae:	e57f      	b.n	80008b0 <__aeabi_dadd+0xf8>
 8000db0:	464b      	mov	r3, r9
 8000db2:	464a      	mov	r2, r9
 8000db4:	08c0      	lsrs	r0, r0, #3
 8000db6:	075b      	lsls	r3, r3, #29
 8000db8:	4303      	orrs	r3, r0
 8000dba:	08d1      	lsrs	r1, r2, #3
 8000dbc:	e62b      	b.n	8000a16 <__aeabi_dadd+0x25e>
 8000dbe:	464a      	mov	r2, r9
 8000dc0:	08db      	lsrs	r3, r3, #3
 8000dc2:	4302      	orrs	r2, r0
 8000dc4:	d138      	bne.n	8000e38 <__aeabi_dadd+0x680>
 8000dc6:	074a      	lsls	r2, r1, #29
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	08c9      	lsrs	r1, r1, #3
 8000dcc:	e646      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000dce:	464b      	mov	r3, r9
 8000dd0:	464a      	mov	r2, r9
 8000dd2:	08c0      	lsrs	r0, r0, #3
 8000dd4:	075b      	lsls	r3, r3, #29
 8000dd6:	4303      	orrs	r3, r0
 8000dd8:	08d1      	lsrs	r1, r2, #3
 8000dda:	e61f      	b.n	8000a1c <__aeabi_dadd+0x264>
 8000ddc:	181c      	adds	r4, r3, r0
 8000dde:	429c      	cmp	r4, r3
 8000de0:	419b      	sbcs	r3, r3
 8000de2:	4449      	add	r1, r9
 8000de4:	468a      	mov	sl, r1
 8000de6:	425b      	negs	r3, r3
 8000de8:	449a      	add	sl, r3
 8000dea:	4653      	mov	r3, sl
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	d400      	bmi.n	8000df2 <__aeabi_dadd+0x63a>
 8000df0:	e607      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000df2:	4652      	mov	r2, sl
 8000df4:	4b1f      	ldr	r3, [pc, #124]	; (8000e74 <__aeabi_dadd+0x6bc>)
 8000df6:	2601      	movs	r6, #1
 8000df8:	401a      	ands	r2, r3
 8000dfa:	4692      	mov	sl, r2
 8000dfc:	e601      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000dfe:	003c      	movs	r4, r7
 8000e00:	000e      	movs	r6, r1
 8000e02:	3c20      	subs	r4, #32
 8000e04:	40e6      	lsrs	r6, r4
 8000e06:	2f20      	cmp	r7, #32
 8000e08:	d003      	beq.n	8000e12 <__aeabi_dadd+0x65a>
 8000e0a:	2440      	movs	r4, #64	; 0x40
 8000e0c:	1be4      	subs	r4, r4, r7
 8000e0e:	40a1      	lsls	r1, r4
 8000e10:	430b      	orrs	r3, r1
 8000e12:	001c      	movs	r4, r3
 8000e14:	1e63      	subs	r3, r4, #1
 8000e16:	419c      	sbcs	r4, r3
 8000e18:	4334      	orrs	r4, r6
 8000e1a:	e65e      	b.n	8000ada <__aeabi_dadd+0x322>
 8000e1c:	4443      	add	r3, r8
 8000e1e:	4283      	cmp	r3, r0
 8000e20:	4180      	sbcs	r0, r0
 8000e22:	4449      	add	r1, r9
 8000e24:	468a      	mov	sl, r1
 8000e26:	4240      	negs	r0, r0
 8000e28:	001c      	movs	r4, r3
 8000e2a:	4482      	add	sl, r0
 8000e2c:	e6bc      	b.n	8000ba8 <__aeabi_dadd+0x3f0>
 8000e2e:	4653      	mov	r3, sl
 8000e30:	4323      	orrs	r3, r4
 8000e32:	d100      	bne.n	8000e36 <__aeabi_dadd+0x67e>
 8000e34:	e6a9      	b.n	8000b8a <__aeabi_dadd+0x3d2>
 8000e36:	e5e4      	b.n	8000a02 <__aeabi_dadd+0x24a>
 8000e38:	074a      	lsls	r2, r1, #29
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	2280      	movs	r2, #128	; 0x80
 8000e3e:	08c9      	lsrs	r1, r1, #3
 8000e40:	0312      	lsls	r2, r2, #12
 8000e42:	4211      	tst	r1, r2
 8000e44:	d009      	beq.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e46:	4648      	mov	r0, r9
 8000e48:	08c4      	lsrs	r4, r0, #3
 8000e4a:	4214      	tst	r4, r2
 8000e4c:	d105      	bne.n	8000e5a <__aeabi_dadd+0x6a2>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	4665      	mov	r5, ip
 8000e52:	0021      	movs	r1, r4
 8000e54:	08db      	lsrs	r3, r3, #3
 8000e56:	0742      	lsls	r2, r0, #29
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	0f5a      	lsrs	r2, r3, #29
 8000e5c:	00db      	lsls	r3, r3, #3
 8000e5e:	08db      	lsrs	r3, r3, #3
 8000e60:	0752      	lsls	r2, r2, #29
 8000e62:	4313      	orrs	r3, r2
 8000e64:	e5fa      	b.n	8000a5c <__aeabi_dadd+0x2a4>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4a01      	ldr	r2, [pc, #4]	; (8000e70 <__aeabi_dadd+0x6b8>)
 8000e6a:	001c      	movs	r4, r3
 8000e6c:	e540      	b.n	80008f0 <__aeabi_dadd+0x138>
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	ff7fffff 	.word	0xff7fffff

08000e78 <__aeabi_ddiv>:
 8000e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e7a:	4657      	mov	r7, sl
 8000e7c:	464e      	mov	r6, r9
 8000e7e:	4645      	mov	r5, r8
 8000e80:	46de      	mov	lr, fp
 8000e82:	b5e0      	push	{r5, r6, r7, lr}
 8000e84:	030c      	lsls	r4, r1, #12
 8000e86:	001f      	movs	r7, r3
 8000e88:	004b      	lsls	r3, r1, #1
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	4692      	mov	sl, r2
 8000e8e:	0005      	movs	r5, r0
 8000e90:	b085      	sub	sp, #20
 8000e92:	0b24      	lsrs	r4, r4, #12
 8000e94:	0d5b      	lsrs	r3, r3, #21
 8000e96:	0fce      	lsrs	r6, r1, #31
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d100      	bne.n	8000e9e <__aeabi_ddiv+0x26>
 8000e9c:	e152      	b.n	8001144 <__aeabi_ddiv+0x2cc>
 8000e9e:	4ad2      	ldr	r2, [pc, #840]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_ddiv+0x2e>
 8000ea4:	e16e      	b.n	8001184 <__aeabi_ddiv+0x30c>
 8000ea6:	0f42      	lsrs	r2, r0, #29
 8000ea8:	00e4      	lsls	r4, r4, #3
 8000eaa:	4314      	orrs	r4, r2
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	4322      	orrs	r2, r4
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	4acd      	ldr	r2, [pc, #820]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eb6:	00c5      	lsls	r5, r0, #3
 8000eb8:	4693      	mov	fp, r2
 8000eba:	449b      	add	fp, r3
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	4699      	mov	r9, r3
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	033c      	lsls	r4, r7, #12
 8000ec4:	007b      	lsls	r3, r7, #1
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	0b24      	lsrs	r4, r4, #12
 8000eca:	0d5b      	lsrs	r3, r3, #21
 8000ecc:	0fff      	lsrs	r7, r7, #31
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x5c>
 8000ed2:	e11a      	b.n	800110a <__aeabi_ddiv+0x292>
 8000ed4:	4ac4      	ldr	r2, [pc, #784]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d100      	bne.n	8000edc <__aeabi_ddiv+0x64>
 8000eda:	e15e      	b.n	800119a <__aeabi_ddiv+0x322>
 8000edc:	0f42      	lsrs	r2, r0, #29
 8000ede:	00e4      	lsls	r4, r4, #3
 8000ee0:	4322      	orrs	r2, r4
 8000ee2:	2480      	movs	r4, #128	; 0x80
 8000ee4:	0424      	lsls	r4, r4, #16
 8000ee6:	4314      	orrs	r4, r2
 8000ee8:	4ac0      	ldr	r2, [pc, #768]	; (80011ec <__aeabi_ddiv+0x374>)
 8000eea:	00c1      	lsls	r1, r0, #3
 8000eec:	4694      	mov	ip, r2
 8000eee:	465a      	mov	r2, fp
 8000ef0:	4463      	add	r3, ip
 8000ef2:	1ad3      	subs	r3, r2, r3
 8000ef4:	469b      	mov	fp, r3
 8000ef6:	2000      	movs	r0, #0
 8000ef8:	0033      	movs	r3, r6
 8000efa:	407b      	eors	r3, r7
 8000efc:	469a      	mov	sl, r3
 8000efe:	464b      	mov	r3, r9
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d827      	bhi.n	8000f54 <__aeabi_ddiv+0xdc>
 8000f04:	4aba      	ldr	r2, [pc, #744]	; (80011f0 <__aeabi_ddiv+0x378>)
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	58d3      	ldr	r3, [r2, r3]
 8000f0a:	469f      	mov	pc, r3
 8000f0c:	46b2      	mov	sl, r6
 8000f0e:	9b00      	ldr	r3, [sp, #0]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d016      	beq.n	8000f42 <__aeabi_ddiv+0xca>
 8000f14:	2b03      	cmp	r3, #3
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0xa2>
 8000f18:	e287      	b.n	800142a <__aeabi_ddiv+0x5b2>
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d000      	beq.n	8000f20 <__aeabi_ddiv+0xa8>
 8000f1e:	e0d5      	b.n	80010cc <__aeabi_ddiv+0x254>
 8000f20:	2300      	movs	r3, #0
 8000f22:	2200      	movs	r2, #0
 8000f24:	2500      	movs	r5, #0
 8000f26:	051b      	lsls	r3, r3, #20
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	07d2      	lsls	r2, r2, #31
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	0028      	movs	r0, r5
 8000f32:	0019      	movs	r1, r3
 8000f34:	b005      	add	sp, #20
 8000f36:	bcf0      	pop	{r4, r5, r6, r7}
 8000f38:	46bb      	mov	fp, r7
 8000f3a:	46b2      	mov	sl, r6
 8000f3c:	46a9      	mov	r9, r5
 8000f3e:	46a0      	mov	r8, r4
 8000f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f42:	2200      	movs	r2, #0
 8000f44:	2500      	movs	r5, #0
 8000f46:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <__aeabi_ddiv+0x370>)
 8000f48:	e7ed      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8000f4a:	46ba      	mov	sl, r7
 8000f4c:	46a0      	mov	r8, r4
 8000f4e:	000d      	movs	r5, r1
 8000f50:	9000      	str	r0, [sp, #0]
 8000f52:	e7dc      	b.n	8000f0e <__aeabi_ddiv+0x96>
 8000f54:	4544      	cmp	r4, r8
 8000f56:	d200      	bcs.n	8000f5a <__aeabi_ddiv+0xe2>
 8000f58:	e1c4      	b.n	80012e4 <__aeabi_ddiv+0x46c>
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_ddiv+0xe6>
 8000f5c:	e1bf      	b.n	80012de <__aeabi_ddiv+0x466>
 8000f5e:	2301      	movs	r3, #1
 8000f60:	425b      	negs	r3, r3
 8000f62:	469c      	mov	ip, r3
 8000f64:	002e      	movs	r6, r5
 8000f66:	4640      	mov	r0, r8
 8000f68:	2500      	movs	r5, #0
 8000f6a:	44e3      	add	fp, ip
 8000f6c:	0223      	lsls	r3, r4, #8
 8000f6e:	0e0c      	lsrs	r4, r1, #24
 8000f70:	431c      	orrs	r4, r3
 8000f72:	0c1b      	lsrs	r3, r3, #16
 8000f74:	4699      	mov	r9, r3
 8000f76:	0423      	lsls	r3, r4, #16
 8000f78:	020a      	lsls	r2, r1, #8
 8000f7a:	0c1f      	lsrs	r7, r3, #16
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	9200      	str	r2, [sp, #0]
 8000f80:	9701      	str	r7, [sp, #4]
 8000f82:	f7ff f961 	bl	8000248 <__aeabi_uidivmod>
 8000f86:	0002      	movs	r2, r0
 8000f88:	437a      	muls	r2, r7
 8000f8a:	040b      	lsls	r3, r1, #16
 8000f8c:	0c31      	lsrs	r1, r6, #16
 8000f8e:	4680      	mov	r8, r0
 8000f90:	4319      	orrs	r1, r3
 8000f92:	428a      	cmp	r2, r1
 8000f94:	d907      	bls.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000f96:	2301      	movs	r3, #1
 8000f98:	425b      	negs	r3, r3
 8000f9a:	469c      	mov	ip, r3
 8000f9c:	1909      	adds	r1, r1, r4
 8000f9e:	44e0      	add	r8, ip
 8000fa0:	428c      	cmp	r4, r1
 8000fa2:	d800      	bhi.n	8000fa6 <__aeabi_ddiv+0x12e>
 8000fa4:	e201      	b.n	80013aa <__aeabi_ddiv+0x532>
 8000fa6:	1a88      	subs	r0, r1, r2
 8000fa8:	4649      	mov	r1, r9
 8000faa:	f7ff f94d 	bl	8000248 <__aeabi_uidivmod>
 8000fae:	9a01      	ldr	r2, [sp, #4]
 8000fb0:	0436      	lsls	r6, r6, #16
 8000fb2:	4342      	muls	r2, r0
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0c36      	lsrs	r6, r6, #16
 8000fb8:	0003      	movs	r3, r0
 8000fba:	430e      	orrs	r6, r1
 8000fbc:	42b2      	cmp	r2, r6
 8000fbe:	d904      	bls.n	8000fca <__aeabi_ddiv+0x152>
 8000fc0:	1936      	adds	r6, r6, r4
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	42b4      	cmp	r4, r6
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x152>
 8000fc8:	e1e9      	b.n	800139e <__aeabi_ddiv+0x526>
 8000fca:	1ab0      	subs	r0, r6, r2
 8000fcc:	4642      	mov	r2, r8
 8000fce:	9e00      	ldr	r6, [sp, #0]
 8000fd0:	0412      	lsls	r2, r2, #16
 8000fd2:	431a      	orrs	r2, r3
 8000fd4:	0c33      	lsrs	r3, r6, #16
 8000fd6:	001f      	movs	r7, r3
 8000fd8:	0c11      	lsrs	r1, r2, #16
 8000fda:	4690      	mov	r8, r2
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	0413      	lsls	r3, r2, #16
 8000fe0:	0432      	lsls	r2, r6, #16
 8000fe2:	0c16      	lsrs	r6, r2, #16
 8000fe4:	0032      	movs	r2, r6
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	435a      	muls	r2, r3
 8000fea:	9603      	str	r6, [sp, #12]
 8000fec:	437b      	muls	r3, r7
 8000fee:	434e      	muls	r6, r1
 8000ff0:	4379      	muls	r1, r7
 8000ff2:	0c17      	lsrs	r7, r2, #16
 8000ff4:	46bc      	mov	ip, r7
 8000ff6:	199b      	adds	r3, r3, r6
 8000ff8:	4463      	add	r3, ip
 8000ffa:	429e      	cmp	r6, r3
 8000ffc:	d903      	bls.n	8001006 <__aeabi_ddiv+0x18e>
 8000ffe:	2680      	movs	r6, #128	; 0x80
 8001000:	0276      	lsls	r6, r6, #9
 8001002:	46b4      	mov	ip, r6
 8001004:	4461      	add	r1, ip
 8001006:	0c1e      	lsrs	r6, r3, #16
 8001008:	1871      	adds	r1, r6, r1
 800100a:	0416      	lsls	r6, r2, #16
 800100c:	041b      	lsls	r3, r3, #16
 800100e:	0c36      	lsrs	r6, r6, #16
 8001010:	199e      	adds	r6, r3, r6
 8001012:	4288      	cmp	r0, r1
 8001014:	d302      	bcc.n	800101c <__aeabi_ddiv+0x1a4>
 8001016:	d112      	bne.n	800103e <__aeabi_ddiv+0x1c6>
 8001018:	42b5      	cmp	r5, r6
 800101a:	d210      	bcs.n	800103e <__aeabi_ddiv+0x1c6>
 800101c:	4643      	mov	r3, r8
 800101e:	1e5a      	subs	r2, r3, #1
 8001020:	9b00      	ldr	r3, [sp, #0]
 8001022:	469c      	mov	ip, r3
 8001024:	4465      	add	r5, ip
 8001026:	001f      	movs	r7, r3
 8001028:	429d      	cmp	r5, r3
 800102a:	419b      	sbcs	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	191b      	adds	r3, r3, r4
 8001030:	18c0      	adds	r0, r0, r3
 8001032:	4284      	cmp	r4, r0
 8001034:	d200      	bcs.n	8001038 <__aeabi_ddiv+0x1c0>
 8001036:	e19e      	b.n	8001376 <__aeabi_ddiv+0x4fe>
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x1c4>
 800103a:	e199      	b.n	8001370 <__aeabi_ddiv+0x4f8>
 800103c:	4690      	mov	r8, r2
 800103e:	1bae      	subs	r6, r5, r6
 8001040:	42b5      	cmp	r5, r6
 8001042:	41ad      	sbcs	r5, r5
 8001044:	1a40      	subs	r0, r0, r1
 8001046:	426d      	negs	r5, r5
 8001048:	1b40      	subs	r0, r0, r5
 800104a:	4284      	cmp	r4, r0
 800104c:	d100      	bne.n	8001050 <__aeabi_ddiv+0x1d8>
 800104e:	e1d2      	b.n	80013f6 <__aeabi_ddiv+0x57e>
 8001050:	4649      	mov	r1, r9
 8001052:	f7ff f8f9 	bl	8000248 <__aeabi_uidivmod>
 8001056:	9a01      	ldr	r2, [sp, #4]
 8001058:	040b      	lsls	r3, r1, #16
 800105a:	4342      	muls	r2, r0
 800105c:	0c31      	lsrs	r1, r6, #16
 800105e:	0005      	movs	r5, r0
 8001060:	4319      	orrs	r1, r3
 8001062:	428a      	cmp	r2, r1
 8001064:	d900      	bls.n	8001068 <__aeabi_ddiv+0x1f0>
 8001066:	e16c      	b.n	8001342 <__aeabi_ddiv+0x4ca>
 8001068:	1a88      	subs	r0, r1, r2
 800106a:	4649      	mov	r1, r9
 800106c:	f7ff f8ec 	bl	8000248 <__aeabi_uidivmod>
 8001070:	9a01      	ldr	r2, [sp, #4]
 8001072:	0436      	lsls	r6, r6, #16
 8001074:	4342      	muls	r2, r0
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	0c36      	lsrs	r6, r6, #16
 800107a:	0003      	movs	r3, r0
 800107c:	430e      	orrs	r6, r1
 800107e:	42b2      	cmp	r2, r6
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x20c>
 8001082:	e153      	b.n	800132c <__aeabi_ddiv+0x4b4>
 8001084:	9803      	ldr	r0, [sp, #12]
 8001086:	1ab6      	subs	r6, r6, r2
 8001088:	0002      	movs	r2, r0
 800108a:	042d      	lsls	r5, r5, #16
 800108c:	431d      	orrs	r5, r3
 800108e:	9f02      	ldr	r7, [sp, #8]
 8001090:	042b      	lsls	r3, r5, #16
 8001092:	0c1b      	lsrs	r3, r3, #16
 8001094:	435a      	muls	r2, r3
 8001096:	437b      	muls	r3, r7
 8001098:	469c      	mov	ip, r3
 800109a:	0c29      	lsrs	r1, r5, #16
 800109c:	4348      	muls	r0, r1
 800109e:	0c13      	lsrs	r3, r2, #16
 80010a0:	4484      	add	ip, r0
 80010a2:	4463      	add	r3, ip
 80010a4:	4379      	muls	r1, r7
 80010a6:	4298      	cmp	r0, r3
 80010a8:	d903      	bls.n	80010b2 <__aeabi_ddiv+0x23a>
 80010aa:	2080      	movs	r0, #128	; 0x80
 80010ac:	0240      	lsls	r0, r0, #9
 80010ae:	4684      	mov	ip, r0
 80010b0:	4461      	add	r1, ip
 80010b2:	0c18      	lsrs	r0, r3, #16
 80010b4:	0412      	lsls	r2, r2, #16
 80010b6:	041b      	lsls	r3, r3, #16
 80010b8:	0c12      	lsrs	r2, r2, #16
 80010ba:	1840      	adds	r0, r0, r1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	4286      	cmp	r6, r0
 80010c0:	d200      	bcs.n	80010c4 <__aeabi_ddiv+0x24c>
 80010c2:	e100      	b.n	80012c6 <__aeabi_ddiv+0x44e>
 80010c4:	d100      	bne.n	80010c8 <__aeabi_ddiv+0x250>
 80010c6:	e0fb      	b.n	80012c0 <__aeabi_ddiv+0x448>
 80010c8:	2301      	movs	r3, #1
 80010ca:	431d      	orrs	r5, r3
 80010cc:	4b49      	ldr	r3, [pc, #292]	; (80011f4 <__aeabi_ddiv+0x37c>)
 80010ce:	445b      	add	r3, fp
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	dc00      	bgt.n	80010d6 <__aeabi_ddiv+0x25e>
 80010d4:	e0aa      	b.n	800122c <__aeabi_ddiv+0x3b4>
 80010d6:	076a      	lsls	r2, r5, #29
 80010d8:	d000      	beq.n	80010dc <__aeabi_ddiv+0x264>
 80010da:	e13d      	b.n	8001358 <__aeabi_ddiv+0x4e0>
 80010dc:	08e9      	lsrs	r1, r5, #3
 80010de:	4642      	mov	r2, r8
 80010e0:	01d2      	lsls	r2, r2, #7
 80010e2:	d506      	bpl.n	80010f2 <__aeabi_ddiv+0x27a>
 80010e4:	4642      	mov	r2, r8
 80010e6:	4b44      	ldr	r3, [pc, #272]	; (80011f8 <__aeabi_ddiv+0x380>)
 80010e8:	401a      	ands	r2, r3
 80010ea:	2380      	movs	r3, #128	; 0x80
 80010ec:	4690      	mov	r8, r2
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	445b      	add	r3, fp
 80010f2:	4a42      	ldr	r2, [pc, #264]	; (80011fc <__aeabi_ddiv+0x384>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	dd00      	ble.n	80010fa <__aeabi_ddiv+0x282>
 80010f8:	e723      	b.n	8000f42 <__aeabi_ddiv+0xca>
 80010fa:	4642      	mov	r2, r8
 80010fc:	055b      	lsls	r3, r3, #21
 80010fe:	0755      	lsls	r5, r2, #29
 8001100:	0252      	lsls	r2, r2, #9
 8001102:	430d      	orrs	r5, r1
 8001104:	0b12      	lsrs	r2, r2, #12
 8001106:	0d5b      	lsrs	r3, r3, #21
 8001108:	e70d      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800110a:	4651      	mov	r1, sl
 800110c:	4321      	orrs	r1, r4
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0x29a>
 8001110:	e07c      	b.n	800120c <__aeabi_ddiv+0x394>
 8001112:	2c00      	cmp	r4, #0
 8001114:	d100      	bne.n	8001118 <__aeabi_ddiv+0x2a0>
 8001116:	e0fb      	b.n	8001310 <__aeabi_ddiv+0x498>
 8001118:	0020      	movs	r0, r4
 800111a:	f001 fa1b 	bl	8002554 <__clzsi2>
 800111e:	0002      	movs	r2, r0
 8001120:	3a0b      	subs	r2, #11
 8001122:	231d      	movs	r3, #29
 8001124:	1a9b      	subs	r3, r3, r2
 8001126:	4652      	mov	r2, sl
 8001128:	0001      	movs	r1, r0
 800112a:	40da      	lsrs	r2, r3
 800112c:	4653      	mov	r3, sl
 800112e:	3908      	subs	r1, #8
 8001130:	408b      	lsls	r3, r1
 8001132:	408c      	lsls	r4, r1
 8001134:	0019      	movs	r1, r3
 8001136:	4314      	orrs	r4, r2
 8001138:	4b31      	ldr	r3, [pc, #196]	; (8001200 <__aeabi_ddiv+0x388>)
 800113a:	4458      	add	r0, fp
 800113c:	469b      	mov	fp, r3
 800113e:	4483      	add	fp, r0
 8001140:	2000      	movs	r0, #0
 8001142:	e6d9      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 8001144:	0003      	movs	r3, r0
 8001146:	4323      	orrs	r3, r4
 8001148:	4698      	mov	r8, r3
 800114a:	d044      	beq.n	80011d6 <__aeabi_ddiv+0x35e>
 800114c:	2c00      	cmp	r4, #0
 800114e:	d100      	bne.n	8001152 <__aeabi_ddiv+0x2da>
 8001150:	e0cf      	b.n	80012f2 <__aeabi_ddiv+0x47a>
 8001152:	0020      	movs	r0, r4
 8001154:	f001 f9fe 	bl	8002554 <__clzsi2>
 8001158:	0001      	movs	r1, r0
 800115a:	0002      	movs	r2, r0
 800115c:	390b      	subs	r1, #11
 800115e:	231d      	movs	r3, #29
 8001160:	1a5b      	subs	r3, r3, r1
 8001162:	4649      	mov	r1, r9
 8001164:	0010      	movs	r0, r2
 8001166:	40d9      	lsrs	r1, r3
 8001168:	3808      	subs	r0, #8
 800116a:	4084      	lsls	r4, r0
 800116c:	000b      	movs	r3, r1
 800116e:	464d      	mov	r5, r9
 8001170:	4323      	orrs	r3, r4
 8001172:	4698      	mov	r8, r3
 8001174:	4085      	lsls	r5, r0
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <__aeabi_ddiv+0x38c>)
 8001178:	1a9b      	subs	r3, r3, r2
 800117a:	469b      	mov	fp, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4699      	mov	r9, r3
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	e69e      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 8001184:	0002      	movs	r2, r0
 8001186:	4322      	orrs	r2, r4
 8001188:	4690      	mov	r8, r2
 800118a:	d11d      	bne.n	80011c8 <__aeabi_ddiv+0x350>
 800118c:	2208      	movs	r2, #8
 800118e:	469b      	mov	fp, r3
 8001190:	2302      	movs	r3, #2
 8001192:	2500      	movs	r5, #0
 8001194:	4691      	mov	r9, r2
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	e693      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 800119a:	4651      	mov	r1, sl
 800119c:	4321      	orrs	r1, r4
 800119e:	d109      	bne.n	80011b4 <__aeabi_ddiv+0x33c>
 80011a0:	2302      	movs	r3, #2
 80011a2:	464a      	mov	r2, r9
 80011a4:	431a      	orrs	r2, r3
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <__aeabi_ddiv+0x390>)
 80011a8:	4691      	mov	r9, r2
 80011aa:	469c      	mov	ip, r3
 80011ac:	2400      	movs	r4, #0
 80011ae:	2002      	movs	r0, #2
 80011b0:	44e3      	add	fp, ip
 80011b2:	e6a1      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011b4:	2303      	movs	r3, #3
 80011b6:	464a      	mov	r2, r9
 80011b8:	431a      	orrs	r2, r3
 80011ba:	4b13      	ldr	r3, [pc, #76]	; (8001208 <__aeabi_ddiv+0x390>)
 80011bc:	4691      	mov	r9, r2
 80011be:	469c      	mov	ip, r3
 80011c0:	4651      	mov	r1, sl
 80011c2:	2003      	movs	r0, #3
 80011c4:	44e3      	add	fp, ip
 80011c6:	e697      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 80011c8:	220c      	movs	r2, #12
 80011ca:	469b      	mov	fp, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	46a0      	mov	r8, r4
 80011d0:	4691      	mov	r9, r2
 80011d2:	9300      	str	r3, [sp, #0]
 80011d4:	e675      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011d6:	2304      	movs	r3, #4
 80011d8:	4699      	mov	r9, r3
 80011da:	2300      	movs	r3, #0
 80011dc:	469b      	mov	fp, r3
 80011de:	3301      	adds	r3, #1
 80011e0:	2500      	movs	r5, #0
 80011e2:	9300      	str	r3, [sp, #0]
 80011e4:	e66d      	b.n	8000ec2 <__aeabi_ddiv+0x4a>
 80011e6:	46c0      	nop			; (mov r8, r8)
 80011e8:	000007ff 	.word	0x000007ff
 80011ec:	fffffc01 	.word	0xfffffc01
 80011f0:	0801477c 	.word	0x0801477c
 80011f4:	000003ff 	.word	0x000003ff
 80011f8:	feffffff 	.word	0xfeffffff
 80011fc:	000007fe 	.word	0x000007fe
 8001200:	000003f3 	.word	0x000003f3
 8001204:	fffffc0d 	.word	0xfffffc0d
 8001208:	fffff801 	.word	0xfffff801
 800120c:	464a      	mov	r2, r9
 800120e:	2301      	movs	r3, #1
 8001210:	431a      	orrs	r2, r3
 8001212:	4691      	mov	r9, r2
 8001214:	2400      	movs	r4, #0
 8001216:	2001      	movs	r0, #1
 8001218:	e66e      	b.n	8000ef8 <__aeabi_ddiv+0x80>
 800121a:	2300      	movs	r3, #0
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	469a      	mov	sl, r3
 8001220:	2500      	movs	r5, #0
 8001222:	4b88      	ldr	r3, [pc, #544]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001224:	0312      	lsls	r2, r2, #12
 8001226:	e67e      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001228:	2501      	movs	r5, #1
 800122a:	426d      	negs	r5, r5
 800122c:	2201      	movs	r2, #1
 800122e:	1ad2      	subs	r2, r2, r3
 8001230:	2a38      	cmp	r2, #56	; 0x38
 8001232:	dd00      	ble.n	8001236 <__aeabi_ddiv+0x3be>
 8001234:	e674      	b.n	8000f20 <__aeabi_ddiv+0xa8>
 8001236:	2a1f      	cmp	r2, #31
 8001238:	dc00      	bgt.n	800123c <__aeabi_ddiv+0x3c4>
 800123a:	e0bd      	b.n	80013b8 <__aeabi_ddiv+0x540>
 800123c:	211f      	movs	r1, #31
 800123e:	4249      	negs	r1, r1
 8001240:	1acb      	subs	r3, r1, r3
 8001242:	4641      	mov	r1, r8
 8001244:	40d9      	lsrs	r1, r3
 8001246:	000b      	movs	r3, r1
 8001248:	2a20      	cmp	r2, #32
 800124a:	d004      	beq.n	8001256 <__aeabi_ddiv+0x3de>
 800124c:	4641      	mov	r1, r8
 800124e:	4a7e      	ldr	r2, [pc, #504]	; (8001448 <__aeabi_ddiv+0x5d0>)
 8001250:	445a      	add	r2, fp
 8001252:	4091      	lsls	r1, r2
 8001254:	430d      	orrs	r5, r1
 8001256:	0029      	movs	r1, r5
 8001258:	1e4a      	subs	r2, r1, #1
 800125a:	4191      	sbcs	r1, r2
 800125c:	4319      	orrs	r1, r3
 800125e:	2307      	movs	r3, #7
 8001260:	001d      	movs	r5, r3
 8001262:	2200      	movs	r2, #0
 8001264:	400d      	ands	r5, r1
 8001266:	420b      	tst	r3, r1
 8001268:	d100      	bne.n	800126c <__aeabi_ddiv+0x3f4>
 800126a:	e0d0      	b.n	800140e <__aeabi_ddiv+0x596>
 800126c:	220f      	movs	r2, #15
 800126e:	2300      	movs	r3, #0
 8001270:	400a      	ands	r2, r1
 8001272:	2a04      	cmp	r2, #4
 8001274:	d100      	bne.n	8001278 <__aeabi_ddiv+0x400>
 8001276:	e0c7      	b.n	8001408 <__aeabi_ddiv+0x590>
 8001278:	1d0a      	adds	r2, r1, #4
 800127a:	428a      	cmp	r2, r1
 800127c:	4189      	sbcs	r1, r1
 800127e:	4249      	negs	r1, r1
 8001280:	185b      	adds	r3, r3, r1
 8001282:	0011      	movs	r1, r2
 8001284:	021a      	lsls	r2, r3, #8
 8001286:	d400      	bmi.n	800128a <__aeabi_ddiv+0x412>
 8001288:	e0be      	b.n	8001408 <__aeabi_ddiv+0x590>
 800128a:	2301      	movs	r3, #1
 800128c:	2200      	movs	r2, #0
 800128e:	2500      	movs	r5, #0
 8001290:	e649      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001292:	2280      	movs	r2, #128	; 0x80
 8001294:	4643      	mov	r3, r8
 8001296:	0312      	lsls	r2, r2, #12
 8001298:	4213      	tst	r3, r2
 800129a:	d008      	beq.n	80012ae <__aeabi_ddiv+0x436>
 800129c:	4214      	tst	r4, r2
 800129e:	d106      	bne.n	80012ae <__aeabi_ddiv+0x436>
 80012a0:	4322      	orrs	r2, r4
 80012a2:	0312      	lsls	r2, r2, #12
 80012a4:	46ba      	mov	sl, r7
 80012a6:	000d      	movs	r5, r1
 80012a8:	4b66      	ldr	r3, [pc, #408]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012aa:	0b12      	lsrs	r2, r2, #12
 80012ac:	e63b      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	4643      	mov	r3, r8
 80012b2:	0312      	lsls	r2, r2, #12
 80012b4:	431a      	orrs	r2, r3
 80012b6:	0312      	lsls	r2, r2, #12
 80012b8:	46b2      	mov	sl, r6
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <__aeabi_ddiv+0x5cc>)
 80012bc:	0b12      	lsrs	r2, r2, #12
 80012be:	e632      	b.n	8000f26 <__aeabi_ddiv+0xae>
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d100      	bne.n	80012c6 <__aeabi_ddiv+0x44e>
 80012c4:	e702      	b.n	80010cc <__aeabi_ddiv+0x254>
 80012c6:	19a6      	adds	r6, r4, r6
 80012c8:	1e6a      	subs	r2, r5, #1
 80012ca:	42a6      	cmp	r6, r4
 80012cc:	d200      	bcs.n	80012d0 <__aeabi_ddiv+0x458>
 80012ce:	e089      	b.n	80013e4 <__aeabi_ddiv+0x56c>
 80012d0:	4286      	cmp	r6, r0
 80012d2:	d200      	bcs.n	80012d6 <__aeabi_ddiv+0x45e>
 80012d4:	e09f      	b.n	8001416 <__aeabi_ddiv+0x59e>
 80012d6:	d100      	bne.n	80012da <__aeabi_ddiv+0x462>
 80012d8:	e0af      	b.n	800143a <__aeabi_ddiv+0x5c2>
 80012da:	0015      	movs	r5, r2
 80012dc:	e6f4      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80012de:	42a9      	cmp	r1, r5
 80012e0:	d900      	bls.n	80012e4 <__aeabi_ddiv+0x46c>
 80012e2:	e63c      	b.n	8000f5e <__aeabi_ddiv+0xe6>
 80012e4:	4643      	mov	r3, r8
 80012e6:	07de      	lsls	r6, r3, #31
 80012e8:	0858      	lsrs	r0, r3, #1
 80012ea:	086b      	lsrs	r3, r5, #1
 80012ec:	431e      	orrs	r6, r3
 80012ee:	07ed      	lsls	r5, r5, #31
 80012f0:	e63c      	b.n	8000f6c <__aeabi_ddiv+0xf4>
 80012f2:	f001 f92f 	bl	8002554 <__clzsi2>
 80012f6:	0001      	movs	r1, r0
 80012f8:	0002      	movs	r2, r0
 80012fa:	3115      	adds	r1, #21
 80012fc:	3220      	adds	r2, #32
 80012fe:	291c      	cmp	r1, #28
 8001300:	dc00      	bgt.n	8001304 <__aeabi_ddiv+0x48c>
 8001302:	e72c      	b.n	800115e <__aeabi_ddiv+0x2e6>
 8001304:	464b      	mov	r3, r9
 8001306:	3808      	subs	r0, #8
 8001308:	4083      	lsls	r3, r0
 800130a:	2500      	movs	r5, #0
 800130c:	4698      	mov	r8, r3
 800130e:	e732      	b.n	8001176 <__aeabi_ddiv+0x2fe>
 8001310:	f001 f920 	bl	8002554 <__clzsi2>
 8001314:	0003      	movs	r3, r0
 8001316:	001a      	movs	r2, r3
 8001318:	3215      	adds	r2, #21
 800131a:	3020      	adds	r0, #32
 800131c:	2a1c      	cmp	r2, #28
 800131e:	dc00      	bgt.n	8001322 <__aeabi_ddiv+0x4aa>
 8001320:	e6ff      	b.n	8001122 <__aeabi_ddiv+0x2aa>
 8001322:	4654      	mov	r4, sl
 8001324:	3b08      	subs	r3, #8
 8001326:	2100      	movs	r1, #0
 8001328:	409c      	lsls	r4, r3
 800132a:	e705      	b.n	8001138 <__aeabi_ddiv+0x2c0>
 800132c:	1936      	adds	r6, r6, r4
 800132e:	3b01      	subs	r3, #1
 8001330:	42b4      	cmp	r4, r6
 8001332:	d900      	bls.n	8001336 <__aeabi_ddiv+0x4be>
 8001334:	e6a6      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001336:	42b2      	cmp	r2, r6
 8001338:	d800      	bhi.n	800133c <__aeabi_ddiv+0x4c4>
 800133a:	e6a3      	b.n	8001084 <__aeabi_ddiv+0x20c>
 800133c:	1e83      	subs	r3, r0, #2
 800133e:	1936      	adds	r6, r6, r4
 8001340:	e6a0      	b.n	8001084 <__aeabi_ddiv+0x20c>
 8001342:	1909      	adds	r1, r1, r4
 8001344:	3d01      	subs	r5, #1
 8001346:	428c      	cmp	r4, r1
 8001348:	d900      	bls.n	800134c <__aeabi_ddiv+0x4d4>
 800134a:	e68d      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 800134c:	428a      	cmp	r2, r1
 800134e:	d800      	bhi.n	8001352 <__aeabi_ddiv+0x4da>
 8001350:	e68a      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001352:	1e85      	subs	r5, r0, #2
 8001354:	1909      	adds	r1, r1, r4
 8001356:	e687      	b.n	8001068 <__aeabi_ddiv+0x1f0>
 8001358:	220f      	movs	r2, #15
 800135a:	402a      	ands	r2, r5
 800135c:	2a04      	cmp	r2, #4
 800135e:	d100      	bne.n	8001362 <__aeabi_ddiv+0x4ea>
 8001360:	e6bc      	b.n	80010dc <__aeabi_ddiv+0x264>
 8001362:	1d29      	adds	r1, r5, #4
 8001364:	42a9      	cmp	r1, r5
 8001366:	41ad      	sbcs	r5, r5
 8001368:	426d      	negs	r5, r5
 800136a:	08c9      	lsrs	r1, r1, #3
 800136c:	44a8      	add	r8, r5
 800136e:	e6b6      	b.n	80010de <__aeabi_ddiv+0x266>
 8001370:	42af      	cmp	r7, r5
 8001372:	d900      	bls.n	8001376 <__aeabi_ddiv+0x4fe>
 8001374:	e662      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001376:	4281      	cmp	r1, r0
 8001378:	d804      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 800137a:	d000      	beq.n	800137e <__aeabi_ddiv+0x506>
 800137c:	e65e      	b.n	800103c <__aeabi_ddiv+0x1c4>
 800137e:	42ae      	cmp	r6, r5
 8001380:	d800      	bhi.n	8001384 <__aeabi_ddiv+0x50c>
 8001382:	e65b      	b.n	800103c <__aeabi_ddiv+0x1c4>
 8001384:	2302      	movs	r3, #2
 8001386:	425b      	negs	r3, r3
 8001388:	469c      	mov	ip, r3
 800138a:	9b00      	ldr	r3, [sp, #0]
 800138c:	44e0      	add	r8, ip
 800138e:	469c      	mov	ip, r3
 8001390:	4465      	add	r5, ip
 8001392:	429d      	cmp	r5, r3
 8001394:	419b      	sbcs	r3, r3
 8001396:	425b      	negs	r3, r3
 8001398:	191b      	adds	r3, r3, r4
 800139a:	18c0      	adds	r0, r0, r3
 800139c:	e64f      	b.n	800103e <__aeabi_ddiv+0x1c6>
 800139e:	42b2      	cmp	r2, r6
 80013a0:	d800      	bhi.n	80013a4 <__aeabi_ddiv+0x52c>
 80013a2:	e612      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013a4:	1e83      	subs	r3, r0, #2
 80013a6:	1936      	adds	r6, r6, r4
 80013a8:	e60f      	b.n	8000fca <__aeabi_ddiv+0x152>
 80013aa:	428a      	cmp	r2, r1
 80013ac:	d800      	bhi.n	80013b0 <__aeabi_ddiv+0x538>
 80013ae:	e5fa      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b0:	1e83      	subs	r3, r0, #2
 80013b2:	4698      	mov	r8, r3
 80013b4:	1909      	adds	r1, r1, r4
 80013b6:	e5f6      	b.n	8000fa6 <__aeabi_ddiv+0x12e>
 80013b8:	4b24      	ldr	r3, [pc, #144]	; (800144c <__aeabi_ddiv+0x5d4>)
 80013ba:	0028      	movs	r0, r5
 80013bc:	445b      	add	r3, fp
 80013be:	4641      	mov	r1, r8
 80013c0:	409d      	lsls	r5, r3
 80013c2:	4099      	lsls	r1, r3
 80013c4:	40d0      	lsrs	r0, r2
 80013c6:	1e6b      	subs	r3, r5, #1
 80013c8:	419d      	sbcs	r5, r3
 80013ca:	4643      	mov	r3, r8
 80013cc:	4301      	orrs	r1, r0
 80013ce:	4329      	orrs	r1, r5
 80013d0:	40d3      	lsrs	r3, r2
 80013d2:	074a      	lsls	r2, r1, #29
 80013d4:	d100      	bne.n	80013d8 <__aeabi_ddiv+0x560>
 80013d6:	e755      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013d8:	220f      	movs	r2, #15
 80013da:	400a      	ands	r2, r1
 80013dc:	2a04      	cmp	r2, #4
 80013de:	d000      	beq.n	80013e2 <__aeabi_ddiv+0x56a>
 80013e0:	e74a      	b.n	8001278 <__aeabi_ddiv+0x400>
 80013e2:	e74f      	b.n	8001284 <__aeabi_ddiv+0x40c>
 80013e4:	0015      	movs	r5, r2
 80013e6:	4286      	cmp	r6, r0
 80013e8:	d000      	beq.n	80013ec <__aeabi_ddiv+0x574>
 80013ea:	e66d      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013ec:	9a00      	ldr	r2, [sp, #0]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d000      	beq.n	80013f4 <__aeabi_ddiv+0x57c>
 80013f2:	e669      	b.n	80010c8 <__aeabi_ddiv+0x250>
 80013f4:	e66a      	b.n	80010cc <__aeabi_ddiv+0x254>
 80013f6:	4b16      	ldr	r3, [pc, #88]	; (8001450 <__aeabi_ddiv+0x5d8>)
 80013f8:	445b      	add	r3, fp
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc00      	bgt.n	8001400 <__aeabi_ddiv+0x588>
 80013fe:	e713      	b.n	8001228 <__aeabi_ddiv+0x3b0>
 8001400:	2501      	movs	r5, #1
 8001402:	2100      	movs	r1, #0
 8001404:	44a8      	add	r8, r5
 8001406:	e66a      	b.n	80010de <__aeabi_ddiv+0x266>
 8001408:	075d      	lsls	r5, r3, #29
 800140a:	025b      	lsls	r3, r3, #9
 800140c:	0b1a      	lsrs	r2, r3, #12
 800140e:	08c9      	lsrs	r1, r1, #3
 8001410:	2300      	movs	r3, #0
 8001412:	430d      	orrs	r5, r1
 8001414:	e587      	b.n	8000f26 <__aeabi_ddiv+0xae>
 8001416:	9900      	ldr	r1, [sp, #0]
 8001418:	3d02      	subs	r5, #2
 800141a:	004a      	lsls	r2, r1, #1
 800141c:	428a      	cmp	r2, r1
 800141e:	41bf      	sbcs	r7, r7
 8001420:	427f      	negs	r7, r7
 8001422:	193f      	adds	r7, r7, r4
 8001424:	19f6      	adds	r6, r6, r7
 8001426:	9200      	str	r2, [sp, #0]
 8001428:	e7dd      	b.n	80013e6 <__aeabi_ddiv+0x56e>
 800142a:	2280      	movs	r2, #128	; 0x80
 800142c:	4643      	mov	r3, r8
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	0312      	lsls	r2, r2, #12
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <__aeabi_ddiv+0x5cc>)
 8001436:	0b12      	lsrs	r2, r2, #12
 8001438:	e575      	b.n	8000f26 <__aeabi_ddiv+0xae>
 800143a:	9900      	ldr	r1, [sp, #0]
 800143c:	4299      	cmp	r1, r3
 800143e:	d3ea      	bcc.n	8001416 <__aeabi_ddiv+0x59e>
 8001440:	0015      	movs	r5, r2
 8001442:	e7d3      	b.n	80013ec <__aeabi_ddiv+0x574>
 8001444:	000007ff 	.word	0x000007ff
 8001448:	0000043e 	.word	0x0000043e
 800144c:	0000041e 	.word	0x0000041e
 8001450:	000003ff 	.word	0x000003ff

08001454 <__eqdf2>:
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	464e      	mov	r6, r9
 8001458:	4645      	mov	r5, r8
 800145a:	46de      	mov	lr, fp
 800145c:	4657      	mov	r7, sl
 800145e:	4690      	mov	r8, r2
 8001460:	b5e0      	push	{r5, r6, r7, lr}
 8001462:	0017      	movs	r7, r2
 8001464:	031a      	lsls	r2, r3, #12
 8001466:	0b12      	lsrs	r2, r2, #12
 8001468:	0005      	movs	r5, r0
 800146a:	4684      	mov	ip, r0
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <__eqdf2+0x80>)
 800146e:	030e      	lsls	r6, r1, #12
 8001470:	004c      	lsls	r4, r1, #1
 8001472:	4691      	mov	r9, r2
 8001474:	005a      	lsls	r2, r3, #1
 8001476:	0fdb      	lsrs	r3, r3, #31
 8001478:	469b      	mov	fp, r3
 800147a:	0b36      	lsrs	r6, r6, #12
 800147c:	0d64      	lsrs	r4, r4, #21
 800147e:	0fc9      	lsrs	r1, r1, #31
 8001480:	0d52      	lsrs	r2, r2, #21
 8001482:	4284      	cmp	r4, r0
 8001484:	d019      	beq.n	80014ba <__eqdf2+0x66>
 8001486:	4282      	cmp	r2, r0
 8001488:	d010      	beq.n	80014ac <__eqdf2+0x58>
 800148a:	2001      	movs	r0, #1
 800148c:	4294      	cmp	r4, r2
 800148e:	d10e      	bne.n	80014ae <__eqdf2+0x5a>
 8001490:	454e      	cmp	r6, r9
 8001492:	d10c      	bne.n	80014ae <__eqdf2+0x5a>
 8001494:	2001      	movs	r0, #1
 8001496:	45c4      	cmp	ip, r8
 8001498:	d109      	bne.n	80014ae <__eqdf2+0x5a>
 800149a:	4559      	cmp	r1, fp
 800149c:	d017      	beq.n	80014ce <__eqdf2+0x7a>
 800149e:	2c00      	cmp	r4, #0
 80014a0:	d105      	bne.n	80014ae <__eqdf2+0x5a>
 80014a2:	0030      	movs	r0, r6
 80014a4:	4328      	orrs	r0, r5
 80014a6:	1e43      	subs	r3, r0, #1
 80014a8:	4198      	sbcs	r0, r3
 80014aa:	e000      	b.n	80014ae <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	bcf0      	pop	{r4, r5, r6, r7}
 80014b0:	46bb      	mov	fp, r7
 80014b2:	46b2      	mov	sl, r6
 80014b4:	46a9      	mov	r9, r5
 80014b6:	46a0      	mov	r8, r4
 80014b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ba:	0033      	movs	r3, r6
 80014bc:	2001      	movs	r0, #1
 80014be:	432b      	orrs	r3, r5
 80014c0:	d1f5      	bne.n	80014ae <__eqdf2+0x5a>
 80014c2:	42a2      	cmp	r2, r4
 80014c4:	d1f3      	bne.n	80014ae <__eqdf2+0x5a>
 80014c6:	464b      	mov	r3, r9
 80014c8:	433b      	orrs	r3, r7
 80014ca:	d1f0      	bne.n	80014ae <__eqdf2+0x5a>
 80014cc:	e7e2      	b.n	8001494 <__eqdf2+0x40>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7ed      	b.n	80014ae <__eqdf2+0x5a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	4647      	mov	r7, r8
 80014dc:	46ce      	mov	lr, r9
 80014de:	0004      	movs	r4, r0
 80014e0:	0018      	movs	r0, r3
 80014e2:	0016      	movs	r6, r2
 80014e4:	031b      	lsls	r3, r3, #12
 80014e6:	0b1b      	lsrs	r3, r3, #12
 80014e8:	4d2d      	ldr	r5, [pc, #180]	; (80015a0 <__gedf2+0xc8>)
 80014ea:	004a      	lsls	r2, r1, #1
 80014ec:	4699      	mov	r9, r3
 80014ee:	b580      	push	{r7, lr}
 80014f0:	0043      	lsls	r3, r0, #1
 80014f2:	030f      	lsls	r7, r1, #12
 80014f4:	46a4      	mov	ip, r4
 80014f6:	46b0      	mov	r8, r6
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0fc9      	lsrs	r1, r1, #31
 80014fe:	0d5b      	lsrs	r3, r3, #21
 8001500:	0fc0      	lsrs	r0, r0, #31
 8001502:	42aa      	cmp	r2, r5
 8001504:	d021      	beq.n	800154a <__gedf2+0x72>
 8001506:	42ab      	cmp	r3, r5
 8001508:	d013      	beq.n	8001532 <__gedf2+0x5a>
 800150a:	2a00      	cmp	r2, #0
 800150c:	d122      	bne.n	8001554 <__gedf2+0x7c>
 800150e:	433c      	orrs	r4, r7
 8001510:	2b00      	cmp	r3, #0
 8001512:	d102      	bne.n	800151a <__gedf2+0x42>
 8001514:	464d      	mov	r5, r9
 8001516:	432e      	orrs	r6, r5
 8001518:	d022      	beq.n	8001560 <__gedf2+0x88>
 800151a:	2c00      	cmp	r4, #0
 800151c:	d010      	beq.n	8001540 <__gedf2+0x68>
 800151e:	4281      	cmp	r1, r0
 8001520:	d022      	beq.n	8001568 <__gedf2+0x90>
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bcc0      	pop	{r6, r7}
 800152c:	46b9      	mov	r9, r7
 800152e:	46b0      	mov	r8, r6
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001532:	464d      	mov	r5, r9
 8001534:	432e      	orrs	r6, r5
 8001536:	d129      	bne.n	800158c <__gedf2+0xb4>
 8001538:	2a00      	cmp	r2, #0
 800153a:	d1f0      	bne.n	800151e <__gedf2+0x46>
 800153c:	433c      	orrs	r4, r7
 800153e:	d1ee      	bne.n	800151e <__gedf2+0x46>
 8001540:	2800      	cmp	r0, #0
 8001542:	d1f2      	bne.n	800152a <__gedf2+0x52>
 8001544:	2001      	movs	r0, #1
 8001546:	4240      	negs	r0, r0
 8001548:	e7ef      	b.n	800152a <__gedf2+0x52>
 800154a:	003d      	movs	r5, r7
 800154c:	4325      	orrs	r5, r4
 800154e:	d11d      	bne.n	800158c <__gedf2+0xb4>
 8001550:	4293      	cmp	r3, r2
 8001552:	d0ee      	beq.n	8001532 <__gedf2+0x5a>
 8001554:	2b00      	cmp	r3, #0
 8001556:	d1e2      	bne.n	800151e <__gedf2+0x46>
 8001558:	464c      	mov	r4, r9
 800155a:	4326      	orrs	r6, r4
 800155c:	d1df      	bne.n	800151e <__gedf2+0x46>
 800155e:	e7e0      	b.n	8001522 <__gedf2+0x4a>
 8001560:	2000      	movs	r0, #0
 8001562:	2c00      	cmp	r4, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7dc      	b.n	8001522 <__gedf2+0x4a>
 8001568:	429a      	cmp	r2, r3
 800156a:	dc0a      	bgt.n	8001582 <__gedf2+0xaa>
 800156c:	dbe8      	blt.n	8001540 <__gedf2+0x68>
 800156e:	454f      	cmp	r7, r9
 8001570:	d8d7      	bhi.n	8001522 <__gedf2+0x4a>
 8001572:	d00e      	beq.n	8001592 <__gedf2+0xba>
 8001574:	2000      	movs	r0, #0
 8001576:	454f      	cmp	r7, r9
 8001578:	d2d7      	bcs.n	800152a <__gedf2+0x52>
 800157a:	2900      	cmp	r1, #0
 800157c:	d0e2      	beq.n	8001544 <__gedf2+0x6c>
 800157e:	0008      	movs	r0, r1
 8001580:	e7d3      	b.n	800152a <__gedf2+0x52>
 8001582:	4243      	negs	r3, r0
 8001584:	4158      	adcs	r0, r3
 8001586:	0040      	lsls	r0, r0, #1
 8001588:	3801      	subs	r0, #1
 800158a:	e7ce      	b.n	800152a <__gedf2+0x52>
 800158c:	2002      	movs	r0, #2
 800158e:	4240      	negs	r0, r0
 8001590:	e7cb      	b.n	800152a <__gedf2+0x52>
 8001592:	45c4      	cmp	ip, r8
 8001594:	d8c5      	bhi.n	8001522 <__gedf2+0x4a>
 8001596:	2000      	movs	r0, #0
 8001598:	45c4      	cmp	ip, r8
 800159a:	d2c6      	bcs.n	800152a <__gedf2+0x52>
 800159c:	e7ed      	b.n	800157a <__gedf2+0xa2>
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4647      	mov	r7, r8
 80015a8:	46ce      	mov	lr, r9
 80015aa:	0004      	movs	r4, r0
 80015ac:	0018      	movs	r0, r3
 80015ae:	0016      	movs	r6, r2
 80015b0:	031b      	lsls	r3, r3, #12
 80015b2:	0b1b      	lsrs	r3, r3, #12
 80015b4:	4d2c      	ldr	r5, [pc, #176]	; (8001668 <__ledf2+0xc4>)
 80015b6:	004a      	lsls	r2, r1, #1
 80015b8:	4699      	mov	r9, r3
 80015ba:	b580      	push	{r7, lr}
 80015bc:	0043      	lsls	r3, r0, #1
 80015be:	030f      	lsls	r7, r1, #12
 80015c0:	46a4      	mov	ip, r4
 80015c2:	46b0      	mov	r8, r6
 80015c4:	0b3f      	lsrs	r7, r7, #12
 80015c6:	0d52      	lsrs	r2, r2, #21
 80015c8:	0fc9      	lsrs	r1, r1, #31
 80015ca:	0d5b      	lsrs	r3, r3, #21
 80015cc:	0fc0      	lsrs	r0, r0, #31
 80015ce:	42aa      	cmp	r2, r5
 80015d0:	d00d      	beq.n	80015ee <__ledf2+0x4a>
 80015d2:	42ab      	cmp	r3, r5
 80015d4:	d010      	beq.n	80015f8 <__ledf2+0x54>
 80015d6:	2a00      	cmp	r2, #0
 80015d8:	d127      	bne.n	800162a <__ledf2+0x86>
 80015da:	433c      	orrs	r4, r7
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d111      	bne.n	8001604 <__ledf2+0x60>
 80015e0:	464d      	mov	r5, r9
 80015e2:	432e      	orrs	r6, r5
 80015e4:	d10e      	bne.n	8001604 <__ledf2+0x60>
 80015e6:	2000      	movs	r0, #0
 80015e8:	2c00      	cmp	r4, #0
 80015ea:	d015      	beq.n	8001618 <__ledf2+0x74>
 80015ec:	e00e      	b.n	800160c <__ledf2+0x68>
 80015ee:	003d      	movs	r5, r7
 80015f0:	4325      	orrs	r5, r4
 80015f2:	d110      	bne.n	8001616 <__ledf2+0x72>
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d118      	bne.n	800162a <__ledf2+0x86>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10b      	bne.n	8001616 <__ledf2+0x72>
 80015fe:	2a00      	cmp	r2, #0
 8001600:	d102      	bne.n	8001608 <__ledf2+0x64>
 8001602:	433c      	orrs	r4, r7
 8001604:	2c00      	cmp	r4, #0
 8001606:	d00b      	beq.n	8001620 <__ledf2+0x7c>
 8001608:	4281      	cmp	r1, r0
 800160a:	d014      	beq.n	8001636 <__ledf2+0x92>
 800160c:	2002      	movs	r0, #2
 800160e:	3901      	subs	r1, #1
 8001610:	4008      	ands	r0, r1
 8001612:	3801      	subs	r0, #1
 8001614:	e000      	b.n	8001618 <__ledf2+0x74>
 8001616:	2002      	movs	r0, #2
 8001618:	bcc0      	pop	{r6, r7}
 800161a:	46b9      	mov	r9, r7
 800161c:	46b0      	mov	r8, r6
 800161e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001620:	2800      	cmp	r0, #0
 8001622:	d1f9      	bne.n	8001618 <__ledf2+0x74>
 8001624:	2001      	movs	r0, #1
 8001626:	4240      	negs	r0, r0
 8001628:	e7f6      	b.n	8001618 <__ledf2+0x74>
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1ec      	bne.n	8001608 <__ledf2+0x64>
 800162e:	464c      	mov	r4, r9
 8001630:	4326      	orrs	r6, r4
 8001632:	d1e9      	bne.n	8001608 <__ledf2+0x64>
 8001634:	e7ea      	b.n	800160c <__ledf2+0x68>
 8001636:	429a      	cmp	r2, r3
 8001638:	dd04      	ble.n	8001644 <__ledf2+0xa0>
 800163a:	4243      	negs	r3, r0
 800163c:	4158      	adcs	r0, r3
 800163e:	0040      	lsls	r0, r0, #1
 8001640:	3801      	subs	r0, #1
 8001642:	e7e9      	b.n	8001618 <__ledf2+0x74>
 8001644:	429a      	cmp	r2, r3
 8001646:	dbeb      	blt.n	8001620 <__ledf2+0x7c>
 8001648:	454f      	cmp	r7, r9
 800164a:	d8df      	bhi.n	800160c <__ledf2+0x68>
 800164c:	d006      	beq.n	800165c <__ledf2+0xb8>
 800164e:	2000      	movs	r0, #0
 8001650:	454f      	cmp	r7, r9
 8001652:	d2e1      	bcs.n	8001618 <__ledf2+0x74>
 8001654:	2900      	cmp	r1, #0
 8001656:	d0e5      	beq.n	8001624 <__ledf2+0x80>
 8001658:	0008      	movs	r0, r1
 800165a:	e7dd      	b.n	8001618 <__ledf2+0x74>
 800165c:	45c4      	cmp	ip, r8
 800165e:	d8d5      	bhi.n	800160c <__ledf2+0x68>
 8001660:	2000      	movs	r0, #0
 8001662:	45c4      	cmp	ip, r8
 8001664:	d2d8      	bcs.n	8001618 <__ledf2+0x74>
 8001666:	e7f5      	b.n	8001654 <__ledf2+0xb0>
 8001668:	000007ff 	.word	0x000007ff

0800166c <__aeabi_dmul>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4645      	mov	r5, r8
 8001670:	46de      	mov	lr, fp
 8001672:	4657      	mov	r7, sl
 8001674:	464e      	mov	r6, r9
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	001f      	movs	r7, r3
 800167a:	030b      	lsls	r3, r1, #12
 800167c:	0b1b      	lsrs	r3, r3, #12
 800167e:	469b      	mov	fp, r3
 8001680:	004d      	lsls	r5, r1, #1
 8001682:	0fcb      	lsrs	r3, r1, #31
 8001684:	0004      	movs	r4, r0
 8001686:	4691      	mov	r9, r2
 8001688:	4698      	mov	r8, r3
 800168a:	b087      	sub	sp, #28
 800168c:	0d6d      	lsrs	r5, r5, #21
 800168e:	d100      	bne.n	8001692 <__aeabi_dmul+0x26>
 8001690:	e1cd      	b.n	8001a2e <__aeabi_dmul+0x3c2>
 8001692:	4bce      	ldr	r3, [pc, #824]	; (80019cc <__aeabi_dmul+0x360>)
 8001694:	429d      	cmp	r5, r3
 8001696:	d100      	bne.n	800169a <__aeabi_dmul+0x2e>
 8001698:	e1e9      	b.n	8001a6e <__aeabi_dmul+0x402>
 800169a:	465a      	mov	r2, fp
 800169c:	0f43      	lsrs	r3, r0, #29
 800169e:	00d2      	lsls	r2, r2, #3
 80016a0:	4313      	orrs	r3, r2
 80016a2:	2280      	movs	r2, #128	; 0x80
 80016a4:	0412      	lsls	r2, r2, #16
 80016a6:	431a      	orrs	r2, r3
 80016a8:	00c3      	lsls	r3, r0, #3
 80016aa:	469a      	mov	sl, r3
 80016ac:	4bc8      	ldr	r3, [pc, #800]	; (80019d0 <__aeabi_dmul+0x364>)
 80016ae:	4693      	mov	fp, r2
 80016b0:	469c      	mov	ip, r3
 80016b2:	2300      	movs	r3, #0
 80016b4:	2600      	movs	r6, #0
 80016b6:	4465      	add	r5, ip
 80016b8:	9300      	str	r3, [sp, #0]
 80016ba:	033c      	lsls	r4, r7, #12
 80016bc:	007b      	lsls	r3, r7, #1
 80016be:	4648      	mov	r0, r9
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fff      	lsrs	r7, r7, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x60>
 80016ca:	e189      	b.n	80019e0 <__aeabi_dmul+0x374>
 80016cc:	4abf      	ldr	r2, [pc, #764]	; (80019cc <__aeabi_dmul+0x360>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d019      	beq.n	8001706 <__aeabi_dmul+0x9a>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4322      	orrs	r2, r4
 80016d8:	2480      	movs	r4, #128	; 0x80
 80016da:	0424      	lsls	r4, r4, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4abc      	ldr	r2, [pc, #752]	; (80019d0 <__aeabi_dmul+0x364>)
 80016e0:	2100      	movs	r1, #0
 80016e2:	4694      	mov	ip, r2
 80016e4:	4642      	mov	r2, r8
 80016e6:	4463      	add	r3, ip
 80016e8:	195b      	adds	r3, r3, r5
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	9b01      	ldr	r3, [sp, #4]
 80016ee:	407a      	eors	r2, r7
 80016f0:	3301      	adds	r3, #1
 80016f2:	00c0      	lsls	r0, r0, #3
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	9302      	str	r3, [sp, #8]
 80016f8:	2e0a      	cmp	r6, #10
 80016fa:	dd1c      	ble.n	8001736 <__aeabi_dmul+0xca>
 80016fc:	003a      	movs	r2, r7
 80016fe:	2e0b      	cmp	r6, #11
 8001700:	d05e      	beq.n	80017c0 <__aeabi_dmul+0x154>
 8001702:	4647      	mov	r7, r8
 8001704:	e056      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001706:	4649      	mov	r1, r9
 8001708:	4bb0      	ldr	r3, [pc, #704]	; (80019cc <__aeabi_dmul+0x360>)
 800170a:	4321      	orrs	r1, r4
 800170c:	18eb      	adds	r3, r5, r3
 800170e:	9301      	str	r3, [sp, #4]
 8001710:	2900      	cmp	r1, #0
 8001712:	d12a      	bne.n	800176a <__aeabi_dmul+0xfe>
 8001714:	2080      	movs	r0, #128	; 0x80
 8001716:	2202      	movs	r2, #2
 8001718:	0100      	lsls	r0, r0, #4
 800171a:	002b      	movs	r3, r5
 800171c:	4684      	mov	ip, r0
 800171e:	4316      	orrs	r6, r2
 8001720:	4642      	mov	r2, r8
 8001722:	4463      	add	r3, ip
 8001724:	407a      	eors	r2, r7
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	9302      	str	r3, [sp, #8]
 800172a:	2e0a      	cmp	r6, #10
 800172c:	dd00      	ble.n	8001730 <__aeabi_dmul+0xc4>
 800172e:	e231      	b.n	8001b94 <__aeabi_dmul+0x528>
 8001730:	2000      	movs	r0, #0
 8001732:	2400      	movs	r4, #0
 8001734:	2102      	movs	r1, #2
 8001736:	2e02      	cmp	r6, #2
 8001738:	dc26      	bgt.n	8001788 <__aeabi_dmul+0x11c>
 800173a:	3e01      	subs	r6, #1
 800173c:	2e01      	cmp	r6, #1
 800173e:	d852      	bhi.n	80017e6 <__aeabi_dmul+0x17a>
 8001740:	2902      	cmp	r1, #2
 8001742:	d04c      	beq.n	80017de <__aeabi_dmul+0x172>
 8001744:	2901      	cmp	r1, #1
 8001746:	d000      	beq.n	800174a <__aeabi_dmul+0xde>
 8001748:	e118      	b.n	800197c <__aeabi_dmul+0x310>
 800174a:	2300      	movs	r3, #0
 800174c:	2400      	movs	r4, #0
 800174e:	2500      	movs	r5, #0
 8001750:	051b      	lsls	r3, r3, #20
 8001752:	4323      	orrs	r3, r4
 8001754:	07d2      	lsls	r2, r2, #31
 8001756:	4313      	orrs	r3, r2
 8001758:	0028      	movs	r0, r5
 800175a:	0019      	movs	r1, r3
 800175c:	b007      	add	sp, #28
 800175e:	bcf0      	pop	{r4, r5, r6, r7}
 8001760:	46bb      	mov	fp, r7
 8001762:	46b2      	mov	sl, r6
 8001764:	46a9      	mov	r9, r5
 8001766:	46a0      	mov	r8, r4
 8001768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800176a:	2180      	movs	r1, #128	; 0x80
 800176c:	2203      	movs	r2, #3
 800176e:	0109      	lsls	r1, r1, #4
 8001770:	002b      	movs	r3, r5
 8001772:	468c      	mov	ip, r1
 8001774:	4316      	orrs	r6, r2
 8001776:	4642      	mov	r2, r8
 8001778:	4463      	add	r3, ip
 800177a:	407a      	eors	r2, r7
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	9302      	str	r3, [sp, #8]
 8001780:	2e0a      	cmp	r6, #10
 8001782:	dd00      	ble.n	8001786 <__aeabi_dmul+0x11a>
 8001784:	e228      	b.n	8001bd8 <__aeabi_dmul+0x56c>
 8001786:	2103      	movs	r1, #3
 8001788:	2501      	movs	r5, #1
 800178a:	40b5      	lsls	r5, r6
 800178c:	46ac      	mov	ip, r5
 800178e:	26a6      	movs	r6, #166	; 0xa6
 8001790:	4663      	mov	r3, ip
 8001792:	00f6      	lsls	r6, r6, #3
 8001794:	4035      	ands	r5, r6
 8001796:	4233      	tst	r3, r6
 8001798:	d10b      	bne.n	80017b2 <__aeabi_dmul+0x146>
 800179a:	2690      	movs	r6, #144	; 0x90
 800179c:	00b6      	lsls	r6, r6, #2
 800179e:	4233      	tst	r3, r6
 80017a0:	d118      	bne.n	80017d4 <__aeabi_dmul+0x168>
 80017a2:	3eb9      	subs	r6, #185	; 0xb9
 80017a4:	3eff      	subs	r6, #255	; 0xff
 80017a6:	421e      	tst	r6, r3
 80017a8:	d01d      	beq.n	80017e6 <__aeabi_dmul+0x17a>
 80017aa:	46a3      	mov	fp, r4
 80017ac:	4682      	mov	sl, r0
 80017ae:	9100      	str	r1, [sp, #0]
 80017b0:	e000      	b.n	80017b4 <__aeabi_dmul+0x148>
 80017b2:	0017      	movs	r7, r2
 80017b4:	9900      	ldr	r1, [sp, #0]
 80017b6:	003a      	movs	r2, r7
 80017b8:	2902      	cmp	r1, #2
 80017ba:	d010      	beq.n	80017de <__aeabi_dmul+0x172>
 80017bc:	465c      	mov	r4, fp
 80017be:	4650      	mov	r0, sl
 80017c0:	2903      	cmp	r1, #3
 80017c2:	d1bf      	bne.n	8001744 <__aeabi_dmul+0xd8>
 80017c4:	2380      	movs	r3, #128	; 0x80
 80017c6:	031b      	lsls	r3, r3, #12
 80017c8:	431c      	orrs	r4, r3
 80017ca:	0324      	lsls	r4, r4, #12
 80017cc:	0005      	movs	r5, r0
 80017ce:	4b7f      	ldr	r3, [pc, #508]	; (80019cc <__aeabi_dmul+0x360>)
 80017d0:	0b24      	lsrs	r4, r4, #12
 80017d2:	e7bd      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017d4:	2480      	movs	r4, #128	; 0x80
 80017d6:	2200      	movs	r2, #0
 80017d8:	4b7c      	ldr	r3, [pc, #496]	; (80019cc <__aeabi_dmul+0x360>)
 80017da:	0324      	lsls	r4, r4, #12
 80017dc:	e7b8      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017de:	2400      	movs	r4, #0
 80017e0:	2500      	movs	r5, #0
 80017e2:	4b7a      	ldr	r3, [pc, #488]	; (80019cc <__aeabi_dmul+0x360>)
 80017e4:	e7b4      	b.n	8001750 <__aeabi_dmul+0xe4>
 80017e6:	4653      	mov	r3, sl
 80017e8:	041e      	lsls	r6, r3, #16
 80017ea:	0c36      	lsrs	r6, r6, #16
 80017ec:	0c1f      	lsrs	r7, r3, #16
 80017ee:	0033      	movs	r3, r6
 80017f0:	0c01      	lsrs	r1, r0, #16
 80017f2:	0400      	lsls	r0, r0, #16
 80017f4:	0c00      	lsrs	r0, r0, #16
 80017f6:	4343      	muls	r3, r0
 80017f8:	4698      	mov	r8, r3
 80017fa:	0003      	movs	r3, r0
 80017fc:	437b      	muls	r3, r7
 80017fe:	4699      	mov	r9, r3
 8001800:	0033      	movs	r3, r6
 8001802:	434b      	muls	r3, r1
 8001804:	469c      	mov	ip, r3
 8001806:	4643      	mov	r3, r8
 8001808:	000d      	movs	r5, r1
 800180a:	0c1b      	lsrs	r3, r3, #16
 800180c:	469a      	mov	sl, r3
 800180e:	437d      	muls	r5, r7
 8001810:	44cc      	add	ip, r9
 8001812:	44d4      	add	ip, sl
 8001814:	9500      	str	r5, [sp, #0]
 8001816:	45e1      	cmp	r9, ip
 8001818:	d904      	bls.n	8001824 <__aeabi_dmul+0x1b8>
 800181a:	2380      	movs	r3, #128	; 0x80
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	4699      	mov	r9, r3
 8001820:	444d      	add	r5, r9
 8001822:	9500      	str	r5, [sp, #0]
 8001824:	4663      	mov	r3, ip
 8001826:	0c1b      	lsrs	r3, r3, #16
 8001828:	001d      	movs	r5, r3
 800182a:	4663      	mov	r3, ip
 800182c:	041b      	lsls	r3, r3, #16
 800182e:	469c      	mov	ip, r3
 8001830:	4643      	mov	r3, r8
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	4698      	mov	r8, r3
 8001838:	4663      	mov	r3, ip
 800183a:	4443      	add	r3, r8
 800183c:	9303      	str	r3, [sp, #12]
 800183e:	0c23      	lsrs	r3, r4, #16
 8001840:	4698      	mov	r8, r3
 8001842:	0033      	movs	r3, r6
 8001844:	0424      	lsls	r4, r4, #16
 8001846:	0c24      	lsrs	r4, r4, #16
 8001848:	4363      	muls	r3, r4
 800184a:	469c      	mov	ip, r3
 800184c:	0023      	movs	r3, r4
 800184e:	437b      	muls	r3, r7
 8001850:	4699      	mov	r9, r3
 8001852:	4643      	mov	r3, r8
 8001854:	435e      	muls	r6, r3
 8001856:	435f      	muls	r7, r3
 8001858:	444e      	add	r6, r9
 800185a:	4663      	mov	r3, ip
 800185c:	46b2      	mov	sl, r6
 800185e:	0c1e      	lsrs	r6, r3, #16
 8001860:	4456      	add	r6, sl
 8001862:	45b1      	cmp	r9, r6
 8001864:	d903      	bls.n	800186e <__aeabi_dmul+0x202>
 8001866:	2380      	movs	r3, #128	; 0x80
 8001868:	025b      	lsls	r3, r3, #9
 800186a:	4699      	mov	r9, r3
 800186c:	444f      	add	r7, r9
 800186e:	0c33      	lsrs	r3, r6, #16
 8001870:	4699      	mov	r9, r3
 8001872:	003b      	movs	r3, r7
 8001874:	444b      	add	r3, r9
 8001876:	9305      	str	r3, [sp, #20]
 8001878:	4663      	mov	r3, ip
 800187a:	46ac      	mov	ip, r5
 800187c:	041f      	lsls	r7, r3, #16
 800187e:	0c3f      	lsrs	r7, r7, #16
 8001880:	0436      	lsls	r6, r6, #16
 8001882:	19f6      	adds	r6, r6, r7
 8001884:	44b4      	add	ip, r6
 8001886:	4663      	mov	r3, ip
 8001888:	9304      	str	r3, [sp, #16]
 800188a:	465b      	mov	r3, fp
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	469c      	mov	ip, r3
 8001890:	465b      	mov	r3, fp
 8001892:	041f      	lsls	r7, r3, #16
 8001894:	0c3f      	lsrs	r7, r7, #16
 8001896:	003b      	movs	r3, r7
 8001898:	4343      	muls	r3, r0
 800189a:	4699      	mov	r9, r3
 800189c:	4663      	mov	r3, ip
 800189e:	4343      	muls	r3, r0
 80018a0:	469a      	mov	sl, r3
 80018a2:	464b      	mov	r3, r9
 80018a4:	4660      	mov	r0, ip
 80018a6:	0c1b      	lsrs	r3, r3, #16
 80018a8:	469b      	mov	fp, r3
 80018aa:	4348      	muls	r0, r1
 80018ac:	4379      	muls	r1, r7
 80018ae:	4451      	add	r1, sl
 80018b0:	4459      	add	r1, fp
 80018b2:	458a      	cmp	sl, r1
 80018b4:	d903      	bls.n	80018be <__aeabi_dmul+0x252>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	025b      	lsls	r3, r3, #9
 80018ba:	469a      	mov	sl, r3
 80018bc:	4450      	add	r0, sl
 80018be:	0c0b      	lsrs	r3, r1, #16
 80018c0:	469a      	mov	sl, r3
 80018c2:	464b      	mov	r3, r9
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	4699      	mov	r9, r3
 80018ca:	003b      	movs	r3, r7
 80018cc:	4363      	muls	r3, r4
 80018ce:	0409      	lsls	r1, r1, #16
 80018d0:	4645      	mov	r5, r8
 80018d2:	4449      	add	r1, r9
 80018d4:	4699      	mov	r9, r3
 80018d6:	4663      	mov	r3, ip
 80018d8:	435c      	muls	r4, r3
 80018da:	436b      	muls	r3, r5
 80018dc:	469c      	mov	ip, r3
 80018de:	464b      	mov	r3, r9
 80018e0:	0c1b      	lsrs	r3, r3, #16
 80018e2:	4698      	mov	r8, r3
 80018e4:	436f      	muls	r7, r5
 80018e6:	193f      	adds	r7, r7, r4
 80018e8:	4447      	add	r7, r8
 80018ea:	4450      	add	r0, sl
 80018ec:	42bc      	cmp	r4, r7
 80018ee:	d903      	bls.n	80018f8 <__aeabi_dmul+0x28c>
 80018f0:	2380      	movs	r3, #128	; 0x80
 80018f2:	025b      	lsls	r3, r3, #9
 80018f4:	4698      	mov	r8, r3
 80018f6:	44c4      	add	ip, r8
 80018f8:	9b04      	ldr	r3, [sp, #16]
 80018fa:	9d00      	ldr	r5, [sp, #0]
 80018fc:	4698      	mov	r8, r3
 80018fe:	4445      	add	r5, r8
 8001900:	42b5      	cmp	r5, r6
 8001902:	41b6      	sbcs	r6, r6
 8001904:	4273      	negs	r3, r6
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	041e      	lsls	r6, r3, #16
 800190c:	9b05      	ldr	r3, [sp, #20]
 800190e:	043c      	lsls	r4, r7, #16
 8001910:	4699      	mov	r9, r3
 8001912:	0c36      	lsrs	r6, r6, #16
 8001914:	19a4      	adds	r4, r4, r6
 8001916:	444c      	add	r4, r9
 8001918:	46a1      	mov	r9, r4
 800191a:	4683      	mov	fp, r0
 800191c:	186e      	adds	r6, r5, r1
 800191e:	44c1      	add	r9, r8
 8001920:	428e      	cmp	r6, r1
 8001922:	4189      	sbcs	r1, r1
 8001924:	44cb      	add	fp, r9
 8001926:	465d      	mov	r5, fp
 8001928:	4249      	negs	r1, r1
 800192a:	186d      	adds	r5, r5, r1
 800192c:	429c      	cmp	r4, r3
 800192e:	41a4      	sbcs	r4, r4
 8001930:	45c1      	cmp	r9, r8
 8001932:	419b      	sbcs	r3, r3
 8001934:	4583      	cmp	fp, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	428d      	cmp	r5, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	425b      	negs	r3, r3
 800193e:	4264      	negs	r4, r4
 8001940:	431c      	orrs	r4, r3
 8001942:	4240      	negs	r0, r0
 8001944:	9b03      	ldr	r3, [sp, #12]
 8001946:	4249      	negs	r1, r1
 8001948:	4301      	orrs	r1, r0
 800194a:	0270      	lsls	r0, r6, #9
 800194c:	0c3f      	lsrs	r7, r7, #16
 800194e:	4318      	orrs	r0, r3
 8001950:	19e4      	adds	r4, r4, r7
 8001952:	1e47      	subs	r7, r0, #1
 8001954:	41b8      	sbcs	r0, r7
 8001956:	1864      	adds	r4, r4, r1
 8001958:	4464      	add	r4, ip
 800195a:	0df6      	lsrs	r6, r6, #23
 800195c:	0261      	lsls	r1, r4, #9
 800195e:	4330      	orrs	r0, r6
 8001960:	0dec      	lsrs	r4, r5, #23
 8001962:	026e      	lsls	r6, r5, #9
 8001964:	430c      	orrs	r4, r1
 8001966:	4330      	orrs	r0, r6
 8001968:	01c9      	lsls	r1, r1, #7
 800196a:	d400      	bmi.n	800196e <__aeabi_dmul+0x302>
 800196c:	e0f1      	b.n	8001b52 <__aeabi_dmul+0x4e6>
 800196e:	2101      	movs	r1, #1
 8001970:	0843      	lsrs	r3, r0, #1
 8001972:	4001      	ands	r1, r0
 8001974:	430b      	orrs	r3, r1
 8001976:	07e0      	lsls	r0, r4, #31
 8001978:	4318      	orrs	r0, r3
 800197a:	0864      	lsrs	r4, r4, #1
 800197c:	4915      	ldr	r1, [pc, #84]	; (80019d4 <__aeabi_dmul+0x368>)
 800197e:	9b02      	ldr	r3, [sp, #8]
 8001980:	468c      	mov	ip, r1
 8001982:	4463      	add	r3, ip
 8001984:	2b00      	cmp	r3, #0
 8001986:	dc00      	bgt.n	800198a <__aeabi_dmul+0x31e>
 8001988:	e097      	b.n	8001aba <__aeabi_dmul+0x44e>
 800198a:	0741      	lsls	r1, r0, #29
 800198c:	d009      	beq.n	80019a2 <__aeabi_dmul+0x336>
 800198e:	210f      	movs	r1, #15
 8001990:	4001      	ands	r1, r0
 8001992:	2904      	cmp	r1, #4
 8001994:	d005      	beq.n	80019a2 <__aeabi_dmul+0x336>
 8001996:	1d01      	adds	r1, r0, #4
 8001998:	4281      	cmp	r1, r0
 800199a:	4180      	sbcs	r0, r0
 800199c:	4240      	negs	r0, r0
 800199e:	1824      	adds	r4, r4, r0
 80019a0:	0008      	movs	r0, r1
 80019a2:	01e1      	lsls	r1, r4, #7
 80019a4:	d506      	bpl.n	80019b4 <__aeabi_dmul+0x348>
 80019a6:	2180      	movs	r1, #128	; 0x80
 80019a8:	00c9      	lsls	r1, r1, #3
 80019aa:	468c      	mov	ip, r1
 80019ac:	4b0a      	ldr	r3, [pc, #40]	; (80019d8 <__aeabi_dmul+0x36c>)
 80019ae:	401c      	ands	r4, r3
 80019b0:	9b02      	ldr	r3, [sp, #8]
 80019b2:	4463      	add	r3, ip
 80019b4:	4909      	ldr	r1, [pc, #36]	; (80019dc <__aeabi_dmul+0x370>)
 80019b6:	428b      	cmp	r3, r1
 80019b8:	dd00      	ble.n	80019bc <__aeabi_dmul+0x350>
 80019ba:	e710      	b.n	80017de <__aeabi_dmul+0x172>
 80019bc:	0761      	lsls	r1, r4, #29
 80019be:	08c5      	lsrs	r5, r0, #3
 80019c0:	0264      	lsls	r4, r4, #9
 80019c2:	055b      	lsls	r3, r3, #21
 80019c4:	430d      	orrs	r5, r1
 80019c6:	0b24      	lsrs	r4, r4, #12
 80019c8:	0d5b      	lsrs	r3, r3, #21
 80019ca:	e6c1      	b.n	8001750 <__aeabi_dmul+0xe4>
 80019cc:	000007ff 	.word	0x000007ff
 80019d0:	fffffc01 	.word	0xfffffc01
 80019d4:	000003ff 	.word	0x000003ff
 80019d8:	feffffff 	.word	0xfeffffff
 80019dc:	000007fe 	.word	0x000007fe
 80019e0:	464b      	mov	r3, r9
 80019e2:	4323      	orrs	r3, r4
 80019e4:	d059      	beq.n	8001a9a <__aeabi_dmul+0x42e>
 80019e6:	2c00      	cmp	r4, #0
 80019e8:	d100      	bne.n	80019ec <__aeabi_dmul+0x380>
 80019ea:	e0a3      	b.n	8001b34 <__aeabi_dmul+0x4c8>
 80019ec:	0020      	movs	r0, r4
 80019ee:	f000 fdb1 	bl	8002554 <__clzsi2>
 80019f2:	0001      	movs	r1, r0
 80019f4:	0003      	movs	r3, r0
 80019f6:	390b      	subs	r1, #11
 80019f8:	221d      	movs	r2, #29
 80019fa:	1a52      	subs	r2, r2, r1
 80019fc:	4649      	mov	r1, r9
 80019fe:	0018      	movs	r0, r3
 8001a00:	40d1      	lsrs	r1, r2
 8001a02:	464a      	mov	r2, r9
 8001a04:	3808      	subs	r0, #8
 8001a06:	4082      	lsls	r2, r0
 8001a08:	4084      	lsls	r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	430c      	orrs	r4, r1
 8001a0e:	4a74      	ldr	r2, [pc, #464]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a10:	1aeb      	subs	r3, r5, r3
 8001a12:	4694      	mov	ip, r2
 8001a14:	4642      	mov	r2, r8
 8001a16:	4463      	add	r3, ip
 8001a18:	9301      	str	r3, [sp, #4]
 8001a1a:	9b01      	ldr	r3, [sp, #4]
 8001a1c:	407a      	eors	r2, r7
 8001a1e:	3301      	adds	r3, #1
 8001a20:	2100      	movs	r1, #0
 8001a22:	b2d2      	uxtb	r2, r2
 8001a24:	9302      	str	r3, [sp, #8]
 8001a26:	2e0a      	cmp	r6, #10
 8001a28:	dd00      	ble.n	8001a2c <__aeabi_dmul+0x3c0>
 8001a2a:	e667      	b.n	80016fc <__aeabi_dmul+0x90>
 8001a2c:	e683      	b.n	8001736 <__aeabi_dmul+0xca>
 8001a2e:	465b      	mov	r3, fp
 8001a30:	4303      	orrs	r3, r0
 8001a32:	469a      	mov	sl, r3
 8001a34:	d02a      	beq.n	8001a8c <__aeabi_dmul+0x420>
 8001a36:	465b      	mov	r3, fp
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d06d      	beq.n	8001b18 <__aeabi_dmul+0x4ac>
 8001a3c:	4658      	mov	r0, fp
 8001a3e:	f000 fd89 	bl	8002554 <__clzsi2>
 8001a42:	0001      	movs	r1, r0
 8001a44:	0003      	movs	r3, r0
 8001a46:	390b      	subs	r1, #11
 8001a48:	221d      	movs	r2, #29
 8001a4a:	1a52      	subs	r2, r2, r1
 8001a4c:	0021      	movs	r1, r4
 8001a4e:	0018      	movs	r0, r3
 8001a50:	465d      	mov	r5, fp
 8001a52:	40d1      	lsrs	r1, r2
 8001a54:	3808      	subs	r0, #8
 8001a56:	4085      	lsls	r5, r0
 8001a58:	000a      	movs	r2, r1
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	432a      	orrs	r2, r5
 8001a5e:	4693      	mov	fp, r2
 8001a60:	46a2      	mov	sl, r4
 8001a62:	4d5f      	ldr	r5, [pc, #380]	; (8001be0 <__aeabi_dmul+0x574>)
 8001a64:	2600      	movs	r6, #0
 8001a66:	1aed      	subs	r5, r5, r3
 8001a68:	2300      	movs	r3, #0
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	e625      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a6e:	465b      	mov	r3, fp
 8001a70:	4303      	orrs	r3, r0
 8001a72:	469a      	mov	sl, r3
 8001a74:	d105      	bne.n	8001a82 <__aeabi_dmul+0x416>
 8001a76:	2300      	movs	r3, #0
 8001a78:	469b      	mov	fp, r3
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	2608      	movs	r6, #8
 8001a7e:	9300      	str	r3, [sp, #0]
 8001a80:	e61b      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a82:	2303      	movs	r3, #3
 8001a84:	4682      	mov	sl, r0
 8001a86:	260c      	movs	r6, #12
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	e616      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	469b      	mov	fp, r3
 8001a90:	3301      	adds	r3, #1
 8001a92:	2604      	movs	r6, #4
 8001a94:	2500      	movs	r5, #0
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e60f      	b.n	80016ba <__aeabi_dmul+0x4e>
 8001a9a:	4642      	mov	r2, r8
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	9501      	str	r5, [sp, #4]
 8001aa0:	431e      	orrs	r6, r3
 8001aa2:	9b01      	ldr	r3, [sp, #4]
 8001aa4:	407a      	eors	r2, r7
 8001aa6:	3301      	adds	r3, #1
 8001aa8:	2400      	movs	r4, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	2101      	movs	r1, #1
 8001aae:	b2d2      	uxtb	r2, r2
 8001ab0:	9302      	str	r3, [sp, #8]
 8001ab2:	2e0a      	cmp	r6, #10
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dmul+0x44c>
 8001ab6:	e621      	b.n	80016fc <__aeabi_dmul+0x90>
 8001ab8:	e63d      	b.n	8001736 <__aeabi_dmul+0xca>
 8001aba:	2101      	movs	r1, #1
 8001abc:	1ac9      	subs	r1, r1, r3
 8001abe:	2938      	cmp	r1, #56	; 0x38
 8001ac0:	dd00      	ble.n	8001ac4 <__aeabi_dmul+0x458>
 8001ac2:	e642      	b.n	800174a <__aeabi_dmul+0xde>
 8001ac4:	291f      	cmp	r1, #31
 8001ac6:	dd47      	ble.n	8001b58 <__aeabi_dmul+0x4ec>
 8001ac8:	261f      	movs	r6, #31
 8001aca:	0025      	movs	r5, r4
 8001acc:	4276      	negs	r6, r6
 8001ace:	1af3      	subs	r3, r6, r3
 8001ad0:	40dd      	lsrs	r5, r3
 8001ad2:	002b      	movs	r3, r5
 8001ad4:	2920      	cmp	r1, #32
 8001ad6:	d005      	beq.n	8001ae4 <__aeabi_dmul+0x478>
 8001ad8:	4942      	ldr	r1, [pc, #264]	; (8001be4 <__aeabi_dmul+0x578>)
 8001ada:	9d02      	ldr	r5, [sp, #8]
 8001adc:	468c      	mov	ip, r1
 8001ade:	4465      	add	r5, ip
 8001ae0:	40ac      	lsls	r4, r5
 8001ae2:	4320      	orrs	r0, r4
 8001ae4:	1e41      	subs	r1, r0, #1
 8001ae6:	4188      	sbcs	r0, r1
 8001ae8:	4318      	orrs	r0, r3
 8001aea:	2307      	movs	r3, #7
 8001aec:	001d      	movs	r5, r3
 8001aee:	2400      	movs	r4, #0
 8001af0:	4005      	ands	r5, r0
 8001af2:	4203      	tst	r3, r0
 8001af4:	d04a      	beq.n	8001b8c <__aeabi_dmul+0x520>
 8001af6:	230f      	movs	r3, #15
 8001af8:	2400      	movs	r4, #0
 8001afa:	4003      	ands	r3, r0
 8001afc:	2b04      	cmp	r3, #4
 8001afe:	d042      	beq.n	8001b86 <__aeabi_dmul+0x51a>
 8001b00:	1d03      	adds	r3, r0, #4
 8001b02:	4283      	cmp	r3, r0
 8001b04:	4180      	sbcs	r0, r0
 8001b06:	4240      	negs	r0, r0
 8001b08:	1824      	adds	r4, r4, r0
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	0223      	lsls	r3, r4, #8
 8001b0e:	d53a      	bpl.n	8001b86 <__aeabi_dmul+0x51a>
 8001b10:	2301      	movs	r3, #1
 8001b12:	2400      	movs	r4, #0
 8001b14:	2500      	movs	r5, #0
 8001b16:	e61b      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b18:	f000 fd1c 	bl	8002554 <__clzsi2>
 8001b1c:	0001      	movs	r1, r0
 8001b1e:	0003      	movs	r3, r0
 8001b20:	3115      	adds	r1, #21
 8001b22:	3320      	adds	r3, #32
 8001b24:	291c      	cmp	r1, #28
 8001b26:	dd8f      	ble.n	8001a48 <__aeabi_dmul+0x3dc>
 8001b28:	3808      	subs	r0, #8
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	4084      	lsls	r4, r0
 8001b2e:	4692      	mov	sl, r2
 8001b30:	46a3      	mov	fp, r4
 8001b32:	e796      	b.n	8001a62 <__aeabi_dmul+0x3f6>
 8001b34:	f000 fd0e 	bl	8002554 <__clzsi2>
 8001b38:	0001      	movs	r1, r0
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	3115      	adds	r1, #21
 8001b3e:	3320      	adds	r3, #32
 8001b40:	291c      	cmp	r1, #28
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dmul+0x4da>
 8001b44:	e758      	b.n	80019f8 <__aeabi_dmul+0x38c>
 8001b46:	0002      	movs	r2, r0
 8001b48:	464c      	mov	r4, r9
 8001b4a:	3a08      	subs	r2, #8
 8001b4c:	2000      	movs	r0, #0
 8001b4e:	4094      	lsls	r4, r2
 8001b50:	e75d      	b.n	8001a0e <__aeabi_dmul+0x3a2>
 8001b52:	9b01      	ldr	r3, [sp, #4]
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e711      	b.n	800197c <__aeabi_dmul+0x310>
 8001b58:	4b23      	ldr	r3, [pc, #140]	; (8001be8 <__aeabi_dmul+0x57c>)
 8001b5a:	0026      	movs	r6, r4
 8001b5c:	469c      	mov	ip, r3
 8001b5e:	0003      	movs	r3, r0
 8001b60:	9d02      	ldr	r5, [sp, #8]
 8001b62:	40cb      	lsrs	r3, r1
 8001b64:	4465      	add	r5, ip
 8001b66:	40ae      	lsls	r6, r5
 8001b68:	431e      	orrs	r6, r3
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	40ab      	lsls	r3, r5
 8001b6e:	1e58      	subs	r0, r3, #1
 8001b70:	4183      	sbcs	r3, r0
 8001b72:	0030      	movs	r0, r6
 8001b74:	4318      	orrs	r0, r3
 8001b76:	40cc      	lsrs	r4, r1
 8001b78:	0743      	lsls	r3, r0, #29
 8001b7a:	d0c7      	beq.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b7c:	230f      	movs	r3, #15
 8001b7e:	4003      	ands	r3, r0
 8001b80:	2b04      	cmp	r3, #4
 8001b82:	d1bd      	bne.n	8001b00 <__aeabi_dmul+0x494>
 8001b84:	e7c2      	b.n	8001b0c <__aeabi_dmul+0x4a0>
 8001b86:	0765      	lsls	r5, r4, #29
 8001b88:	0264      	lsls	r4, r4, #9
 8001b8a:	0b24      	lsrs	r4, r4, #12
 8001b8c:	08c0      	lsrs	r0, r0, #3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	4305      	orrs	r5, r0
 8001b92:	e5dd      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001b94:	2500      	movs	r5, #0
 8001b96:	2302      	movs	r3, #2
 8001b98:	2e0f      	cmp	r6, #15
 8001b9a:	d10c      	bne.n	8001bb6 <__aeabi_dmul+0x54a>
 8001b9c:	2480      	movs	r4, #128	; 0x80
 8001b9e:	465b      	mov	r3, fp
 8001ba0:	0324      	lsls	r4, r4, #12
 8001ba2:	4223      	tst	r3, r4
 8001ba4:	d00e      	beq.n	8001bc4 <__aeabi_dmul+0x558>
 8001ba6:	4221      	tst	r1, r4
 8001ba8:	d10c      	bne.n	8001bc4 <__aeabi_dmul+0x558>
 8001baa:	430c      	orrs	r4, r1
 8001bac:	0324      	lsls	r4, r4, #12
 8001bae:	003a      	movs	r2, r7
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <__aeabi_dmul+0x580>)
 8001bb2:	0b24      	lsrs	r4, r4, #12
 8001bb4:	e5cc      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bb6:	2e0b      	cmp	r6, #11
 8001bb8:	d000      	beq.n	8001bbc <__aeabi_dmul+0x550>
 8001bba:	e5a2      	b.n	8001702 <__aeabi_dmul+0x96>
 8001bbc:	468b      	mov	fp, r1
 8001bbe:	46aa      	mov	sl, r5
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	e5f7      	b.n	80017b4 <__aeabi_dmul+0x148>
 8001bc4:	2480      	movs	r4, #128	; 0x80
 8001bc6:	465b      	mov	r3, fp
 8001bc8:	0324      	lsls	r4, r4, #12
 8001bca:	431c      	orrs	r4, r3
 8001bcc:	0324      	lsls	r4, r4, #12
 8001bce:	4642      	mov	r2, r8
 8001bd0:	4655      	mov	r5, sl
 8001bd2:	4b06      	ldr	r3, [pc, #24]	; (8001bec <__aeabi_dmul+0x580>)
 8001bd4:	0b24      	lsrs	r4, r4, #12
 8001bd6:	e5bb      	b.n	8001750 <__aeabi_dmul+0xe4>
 8001bd8:	464d      	mov	r5, r9
 8001bda:	0021      	movs	r1, r4
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e7db      	b.n	8001b98 <__aeabi_dmul+0x52c>
 8001be0:	fffffc0d 	.word	0xfffffc0d
 8001be4:	0000043e 	.word	0x0000043e
 8001be8:	0000041e 	.word	0x0000041e
 8001bec:	000007ff 	.word	0x000007ff

08001bf0 <__aeabi_dsub>:
 8001bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf2:	4657      	mov	r7, sl
 8001bf4:	464e      	mov	r6, r9
 8001bf6:	4645      	mov	r5, r8
 8001bf8:	46de      	mov	lr, fp
 8001bfa:	b5e0      	push	{r5, r6, r7, lr}
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0004      	movs	r4, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0010      	movs	r0, r2
 8001c04:	032b      	lsls	r3, r5, #12
 8001c06:	0a5b      	lsrs	r3, r3, #9
 8001c08:	0f62      	lsrs	r2, r4, #29
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	00e3      	lsls	r3, r4, #3
 8001c0e:	030c      	lsls	r4, r1, #12
 8001c10:	0a64      	lsrs	r4, r4, #9
 8001c12:	0f47      	lsrs	r7, r0, #29
 8001c14:	4327      	orrs	r7, r4
 8001c16:	4cd0      	ldr	r4, [pc, #832]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c18:	006e      	lsls	r6, r5, #1
 8001c1a:	4691      	mov	r9, r2
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	004a      	lsls	r2, r1, #1
 8001c20:	00c0      	lsls	r0, r0, #3
 8001c22:	4698      	mov	r8, r3
 8001c24:	46a2      	mov	sl, r4
 8001c26:	0d76      	lsrs	r6, r6, #21
 8001c28:	0fed      	lsrs	r5, r5, #31
 8001c2a:	0d52      	lsrs	r2, r2, #21
 8001c2c:	0fc9      	lsrs	r1, r1, #31
 8001c2e:	9001      	str	r0, [sp, #4]
 8001c30:	42a2      	cmp	r2, r4
 8001c32:	d100      	bne.n	8001c36 <__aeabi_dsub+0x46>
 8001c34:	e0b9      	b.n	8001daa <__aeabi_dsub+0x1ba>
 8001c36:	2401      	movs	r4, #1
 8001c38:	4061      	eors	r1, r4
 8001c3a:	468b      	mov	fp, r1
 8001c3c:	428d      	cmp	r5, r1
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0x52>
 8001c40:	e08d      	b.n	8001d5e <__aeabi_dsub+0x16e>
 8001c42:	1ab4      	subs	r4, r6, r2
 8001c44:	46a4      	mov	ip, r4
 8001c46:	2c00      	cmp	r4, #0
 8001c48:	dc00      	bgt.n	8001c4c <__aeabi_dsub+0x5c>
 8001c4a:	e0b7      	b.n	8001dbc <__aeabi_dsub+0x1cc>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d100      	bne.n	8001c52 <__aeabi_dsub+0x62>
 8001c50:	e0cb      	b.n	8001dea <__aeabi_dsub+0x1fa>
 8001c52:	4ac1      	ldr	r2, [pc, #772]	; (8001f58 <__aeabi_dsub+0x368>)
 8001c54:	4296      	cmp	r6, r2
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x6a>
 8001c58:	e186      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001c5a:	2280      	movs	r2, #128	; 0x80
 8001c5c:	0412      	lsls	r2, r2, #16
 8001c5e:	4317      	orrs	r7, r2
 8001c60:	4662      	mov	r2, ip
 8001c62:	2a38      	cmp	r2, #56	; 0x38
 8001c64:	dd00      	ble.n	8001c68 <__aeabi_dsub+0x78>
 8001c66:	e1a4      	b.n	8001fb2 <__aeabi_dsub+0x3c2>
 8001c68:	2a1f      	cmp	r2, #31
 8001c6a:	dd00      	ble.n	8001c6e <__aeabi_dsub+0x7e>
 8001c6c:	e21d      	b.n	80020aa <__aeabi_dsub+0x4ba>
 8001c6e:	4661      	mov	r1, ip
 8001c70:	2220      	movs	r2, #32
 8001c72:	003c      	movs	r4, r7
 8001c74:	1a52      	subs	r2, r2, r1
 8001c76:	0001      	movs	r1, r0
 8001c78:	4090      	lsls	r0, r2
 8001c7a:	4094      	lsls	r4, r2
 8001c7c:	1e42      	subs	r2, r0, #1
 8001c7e:	4190      	sbcs	r0, r2
 8001c80:	4662      	mov	r2, ip
 8001c82:	46a0      	mov	r8, r4
 8001c84:	4664      	mov	r4, ip
 8001c86:	40d7      	lsrs	r7, r2
 8001c88:	464a      	mov	r2, r9
 8001c8a:	40e1      	lsrs	r1, r4
 8001c8c:	4644      	mov	r4, r8
 8001c8e:	1bd2      	subs	r2, r2, r7
 8001c90:	4691      	mov	r9, r2
 8001c92:	430c      	orrs	r4, r1
 8001c94:	4304      	orrs	r4, r0
 8001c96:	1b1c      	subs	r4, r3, r4
 8001c98:	42a3      	cmp	r3, r4
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	1a9b      	subs	r3, r3, r2
 8001ca2:	469a      	mov	sl, r3
 8001ca4:	4653      	mov	r3, sl
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	d400      	bmi.n	8001cac <__aeabi_dsub+0xbc>
 8001caa:	e12b      	b.n	8001f04 <__aeabi_dsub+0x314>
 8001cac:	4653      	mov	r3, sl
 8001cae:	025a      	lsls	r2, r3, #9
 8001cb0:	0a53      	lsrs	r3, r2, #9
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	4653      	mov	r3, sl
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0xcc>
 8001cba:	e166      	b.n	8001f8a <__aeabi_dsub+0x39a>
 8001cbc:	4650      	mov	r0, sl
 8001cbe:	f000 fc49 	bl	8002554 <__clzsi2>
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	3b08      	subs	r3, #8
 8001cc6:	2220      	movs	r2, #32
 8001cc8:	0020      	movs	r0, r4
 8001cca:	1ad2      	subs	r2, r2, r3
 8001ccc:	4651      	mov	r1, sl
 8001cce:	40d0      	lsrs	r0, r2
 8001cd0:	4099      	lsls	r1, r3
 8001cd2:	0002      	movs	r2, r0
 8001cd4:	409c      	lsls	r4, r3
 8001cd6:	430a      	orrs	r2, r1
 8001cd8:	429e      	cmp	r6, r3
 8001cda:	dd00      	ble.n	8001cde <__aeabi_dsub+0xee>
 8001cdc:	e164      	b.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001cde:	1b9b      	subs	r3, r3, r6
 8001ce0:	1c59      	adds	r1, r3, #1
 8001ce2:	291f      	cmp	r1, #31
 8001ce4:	dd00      	ble.n	8001ce8 <__aeabi_dsub+0xf8>
 8001ce6:	e0fe      	b.n	8001ee6 <__aeabi_dsub+0x2f6>
 8001ce8:	2320      	movs	r3, #32
 8001cea:	0010      	movs	r0, r2
 8001cec:	0026      	movs	r6, r4
 8001cee:	1a5b      	subs	r3, r3, r1
 8001cf0:	409c      	lsls	r4, r3
 8001cf2:	4098      	lsls	r0, r3
 8001cf4:	40ce      	lsrs	r6, r1
 8001cf6:	40ca      	lsrs	r2, r1
 8001cf8:	1e63      	subs	r3, r4, #1
 8001cfa:	419c      	sbcs	r4, r3
 8001cfc:	4330      	orrs	r0, r6
 8001cfe:	4692      	mov	sl, r2
 8001d00:	2600      	movs	r6, #0
 8001d02:	4304      	orrs	r4, r0
 8001d04:	0763      	lsls	r3, r4, #29
 8001d06:	d009      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d08:	230f      	movs	r3, #15
 8001d0a:	4023      	ands	r3, r4
 8001d0c:	2b04      	cmp	r3, #4
 8001d0e:	d005      	beq.n	8001d1c <__aeabi_dsub+0x12c>
 8001d10:	1d23      	adds	r3, r4, #4
 8001d12:	42a3      	cmp	r3, r4
 8001d14:	41a4      	sbcs	r4, r4
 8001d16:	4264      	negs	r4, r4
 8001d18:	44a2      	add	sl, r4
 8001d1a:	001c      	movs	r4, r3
 8001d1c:	4653      	mov	r3, sl
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	d400      	bmi.n	8001d24 <__aeabi_dsub+0x134>
 8001d22:	e0f2      	b.n	8001f0a <__aeabi_dsub+0x31a>
 8001d24:	4b8c      	ldr	r3, [pc, #560]	; (8001f58 <__aeabi_dsub+0x368>)
 8001d26:	3601      	adds	r6, #1
 8001d28:	429e      	cmp	r6, r3
 8001d2a:	d100      	bne.n	8001d2e <__aeabi_dsub+0x13e>
 8001d2c:	e10f      	b.n	8001f4e <__aeabi_dsub+0x35e>
 8001d2e:	4653      	mov	r3, sl
 8001d30:	498a      	ldr	r1, [pc, #552]	; (8001f5c <__aeabi_dsub+0x36c>)
 8001d32:	08e4      	lsrs	r4, r4, #3
 8001d34:	400b      	ands	r3, r1
 8001d36:	0019      	movs	r1, r3
 8001d38:	075b      	lsls	r3, r3, #29
 8001d3a:	4323      	orrs	r3, r4
 8001d3c:	0572      	lsls	r2, r6, #21
 8001d3e:	024c      	lsls	r4, r1, #9
 8001d40:	0b24      	lsrs	r4, r4, #12
 8001d42:	0d52      	lsrs	r2, r2, #21
 8001d44:	0512      	lsls	r2, r2, #20
 8001d46:	4322      	orrs	r2, r4
 8001d48:	07ed      	lsls	r5, r5, #31
 8001d4a:	432a      	orrs	r2, r5
 8001d4c:	0018      	movs	r0, r3
 8001d4e:	0011      	movs	r1, r2
 8001d50:	b003      	add	sp, #12
 8001d52:	bcf0      	pop	{r4, r5, r6, r7}
 8001d54:	46bb      	mov	fp, r7
 8001d56:	46b2      	mov	sl, r6
 8001d58:	46a9      	mov	r9, r5
 8001d5a:	46a0      	mov	r8, r4
 8001d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d5e:	1ab4      	subs	r4, r6, r2
 8001d60:	46a4      	mov	ip, r4
 8001d62:	2c00      	cmp	r4, #0
 8001d64:	dd59      	ble.n	8001e1a <__aeabi_dsub+0x22a>
 8001d66:	2a00      	cmp	r2, #0
 8001d68:	d100      	bne.n	8001d6c <__aeabi_dsub+0x17c>
 8001d6a:	e0b0      	b.n	8001ece <__aeabi_dsub+0x2de>
 8001d6c:	4556      	cmp	r6, sl
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x182>
 8001d70:	e0fa      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001d72:	2280      	movs	r2, #128	; 0x80
 8001d74:	0412      	lsls	r2, r2, #16
 8001d76:	4317      	orrs	r7, r2
 8001d78:	4662      	mov	r2, ip
 8001d7a:	2a38      	cmp	r2, #56	; 0x38
 8001d7c:	dd00      	ble.n	8001d80 <__aeabi_dsub+0x190>
 8001d7e:	e0d4      	b.n	8001f2a <__aeabi_dsub+0x33a>
 8001d80:	2a1f      	cmp	r2, #31
 8001d82:	dc00      	bgt.n	8001d86 <__aeabi_dsub+0x196>
 8001d84:	e1c0      	b.n	8002108 <__aeabi_dsub+0x518>
 8001d86:	0039      	movs	r1, r7
 8001d88:	3a20      	subs	r2, #32
 8001d8a:	40d1      	lsrs	r1, r2
 8001d8c:	4662      	mov	r2, ip
 8001d8e:	2a20      	cmp	r2, #32
 8001d90:	d006      	beq.n	8001da0 <__aeabi_dsub+0x1b0>
 8001d92:	4664      	mov	r4, ip
 8001d94:	2240      	movs	r2, #64	; 0x40
 8001d96:	1b12      	subs	r2, r2, r4
 8001d98:	003c      	movs	r4, r7
 8001d9a:	4094      	lsls	r4, r2
 8001d9c:	4304      	orrs	r4, r0
 8001d9e:	9401      	str	r4, [sp, #4]
 8001da0:	9c01      	ldr	r4, [sp, #4]
 8001da2:	1e62      	subs	r2, r4, #1
 8001da4:	4194      	sbcs	r4, r2
 8001da6:	430c      	orrs	r4, r1
 8001da8:	e0c3      	b.n	8001f32 <__aeabi_dsub+0x342>
 8001daa:	003c      	movs	r4, r7
 8001dac:	4304      	orrs	r4, r0
 8001dae:	d02b      	beq.n	8001e08 <__aeabi_dsub+0x218>
 8001db0:	468b      	mov	fp, r1
 8001db2:	428d      	cmp	r5, r1
 8001db4:	d02e      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001db6:	4c6a      	ldr	r4, [pc, #424]	; (8001f60 <__aeabi_dsub+0x370>)
 8001db8:	46a4      	mov	ip, r4
 8001dba:	44b4      	add	ip, r6
 8001dbc:	4664      	mov	r4, ip
 8001dbe:	2c00      	cmp	r4, #0
 8001dc0:	d05f      	beq.n	8001e82 <__aeabi_dsub+0x292>
 8001dc2:	1b94      	subs	r4, r2, r6
 8001dc4:	46a4      	mov	ip, r4
 8001dc6:	2e00      	cmp	r6, #0
 8001dc8:	d000      	beq.n	8001dcc <__aeabi_dsub+0x1dc>
 8001dca:	e120      	b.n	800200e <__aeabi_dsub+0x41e>
 8001dcc:	464c      	mov	r4, r9
 8001dce:	431c      	orrs	r4, r3
 8001dd0:	d100      	bne.n	8001dd4 <__aeabi_dsub+0x1e4>
 8001dd2:	e1c7      	b.n	8002164 <__aeabi_dsub+0x574>
 8001dd4:	4661      	mov	r1, ip
 8001dd6:	1e4c      	subs	r4, r1, #1
 8001dd8:	2901      	cmp	r1, #1
 8001dda:	d100      	bne.n	8001dde <__aeabi_dsub+0x1ee>
 8001ddc:	e223      	b.n	8002226 <__aeabi_dsub+0x636>
 8001dde:	4d5e      	ldr	r5, [pc, #376]	; (8001f58 <__aeabi_dsub+0x368>)
 8001de0:	45ac      	cmp	ip, r5
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x1f6>
 8001de4:	e1d8      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8001de6:	46a4      	mov	ip, r4
 8001de8:	e11a      	b.n	8002020 <__aeabi_dsub+0x430>
 8001dea:	003a      	movs	r2, r7
 8001dec:	4302      	orrs	r2, r0
 8001dee:	d100      	bne.n	8001df2 <__aeabi_dsub+0x202>
 8001df0:	e0e4      	b.n	8001fbc <__aeabi_dsub+0x3cc>
 8001df2:	0022      	movs	r2, r4
 8001df4:	3a01      	subs	r2, #1
 8001df6:	2c01      	cmp	r4, #1
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x20c>
 8001dfa:	e1c3      	b.n	8002184 <__aeabi_dsub+0x594>
 8001dfc:	4956      	ldr	r1, [pc, #344]	; (8001f58 <__aeabi_dsub+0x368>)
 8001dfe:	428c      	cmp	r4, r1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x214>
 8001e02:	e0b1      	b.n	8001f68 <__aeabi_dsub+0x378>
 8001e04:	4694      	mov	ip, r2
 8001e06:	e72b      	b.n	8001c60 <__aeabi_dsub+0x70>
 8001e08:	2401      	movs	r4, #1
 8001e0a:	4061      	eors	r1, r4
 8001e0c:	468b      	mov	fp, r1
 8001e0e:	428d      	cmp	r5, r1
 8001e10:	d000      	beq.n	8001e14 <__aeabi_dsub+0x224>
 8001e12:	e716      	b.n	8001c42 <__aeabi_dsub+0x52>
 8001e14:	4952      	ldr	r1, [pc, #328]	; (8001f60 <__aeabi_dsub+0x370>)
 8001e16:	468c      	mov	ip, r1
 8001e18:	44b4      	add	ip, r6
 8001e1a:	4664      	mov	r4, ip
 8001e1c:	2c00      	cmp	r4, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x232>
 8001e20:	e0d3      	b.n	8001fca <__aeabi_dsub+0x3da>
 8001e22:	1b91      	subs	r1, r2, r6
 8001e24:	468c      	mov	ip, r1
 8001e26:	2e00      	cmp	r6, #0
 8001e28:	d100      	bne.n	8001e2c <__aeabi_dsub+0x23c>
 8001e2a:	e15e      	b.n	80020ea <__aeabi_dsub+0x4fa>
 8001e2c:	494a      	ldr	r1, [pc, #296]	; (8001f58 <__aeabi_dsub+0x368>)
 8001e2e:	428a      	cmp	r2, r1
 8001e30:	d100      	bne.n	8001e34 <__aeabi_dsub+0x244>
 8001e32:	e1be      	b.n	80021b2 <__aeabi_dsub+0x5c2>
 8001e34:	2180      	movs	r1, #128	; 0x80
 8001e36:	464c      	mov	r4, r9
 8001e38:	0409      	lsls	r1, r1, #16
 8001e3a:	430c      	orrs	r4, r1
 8001e3c:	46a1      	mov	r9, r4
 8001e3e:	4661      	mov	r1, ip
 8001e40:	2938      	cmp	r1, #56	; 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dsub+0x256>
 8001e44:	e1ba      	b.n	80021bc <__aeabi_dsub+0x5cc>
 8001e46:	291f      	cmp	r1, #31
 8001e48:	dd00      	ble.n	8001e4c <__aeabi_dsub+0x25c>
 8001e4a:	e227      	b.n	800229c <__aeabi_dsub+0x6ac>
 8001e4c:	2420      	movs	r4, #32
 8001e4e:	1a64      	subs	r4, r4, r1
 8001e50:	4649      	mov	r1, r9
 8001e52:	40a1      	lsls	r1, r4
 8001e54:	001e      	movs	r6, r3
 8001e56:	4688      	mov	r8, r1
 8001e58:	4661      	mov	r1, ip
 8001e5a:	40a3      	lsls	r3, r4
 8001e5c:	40ce      	lsrs	r6, r1
 8001e5e:	4641      	mov	r1, r8
 8001e60:	1e5c      	subs	r4, r3, #1
 8001e62:	41a3      	sbcs	r3, r4
 8001e64:	4331      	orrs	r1, r6
 8001e66:	4319      	orrs	r1, r3
 8001e68:	000c      	movs	r4, r1
 8001e6a:	4663      	mov	r3, ip
 8001e6c:	4649      	mov	r1, r9
 8001e6e:	40d9      	lsrs	r1, r3
 8001e70:	187f      	adds	r7, r7, r1
 8001e72:	1824      	adds	r4, r4, r0
 8001e74:	4284      	cmp	r4, r0
 8001e76:	419b      	sbcs	r3, r3
 8001e78:	425b      	negs	r3, r3
 8001e7a:	469a      	mov	sl, r3
 8001e7c:	0016      	movs	r6, r2
 8001e7e:	44ba      	add	sl, r7
 8001e80:	e05d      	b.n	8001f3e <__aeabi_dsub+0x34e>
 8001e82:	4c38      	ldr	r4, [pc, #224]	; (8001f64 <__aeabi_dsub+0x374>)
 8001e84:	1c72      	adds	r2, r6, #1
 8001e86:	4222      	tst	r2, r4
 8001e88:	d000      	beq.n	8001e8c <__aeabi_dsub+0x29c>
 8001e8a:	e0df      	b.n	800204c <__aeabi_dsub+0x45c>
 8001e8c:	464a      	mov	r2, r9
 8001e8e:	431a      	orrs	r2, r3
 8001e90:	2e00      	cmp	r6, #0
 8001e92:	d000      	beq.n	8001e96 <__aeabi_dsub+0x2a6>
 8001e94:	e15c      	b.n	8002150 <__aeabi_dsub+0x560>
 8001e96:	2a00      	cmp	r2, #0
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dsub+0x2ac>
 8001e9a:	e1cf      	b.n	800223c <__aeabi_dsub+0x64c>
 8001e9c:	003a      	movs	r2, r7
 8001e9e:	4302      	orrs	r2, r0
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dsub+0x2b4>
 8001ea2:	e17f      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001ea4:	1a1c      	subs	r4, r3, r0
 8001ea6:	464a      	mov	r2, r9
 8001ea8:	42a3      	cmp	r3, r4
 8001eaa:	4189      	sbcs	r1, r1
 8001eac:	1bd2      	subs	r2, r2, r7
 8001eae:	4249      	negs	r1, r1
 8001eb0:	1a52      	subs	r2, r2, r1
 8001eb2:	4692      	mov	sl, r2
 8001eb4:	0212      	lsls	r2, r2, #8
 8001eb6:	d400      	bmi.n	8001eba <__aeabi_dsub+0x2ca>
 8001eb8:	e20a      	b.n	80022d0 <__aeabi_dsub+0x6e0>
 8001eba:	1ac4      	subs	r4, r0, r3
 8001ebc:	42a0      	cmp	r0, r4
 8001ebe:	4180      	sbcs	r0, r0
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4240      	negs	r0, r0
 8001ec4:	1aff      	subs	r7, r7, r3
 8001ec6:	1a3b      	subs	r3, r7, r0
 8001ec8:	469a      	mov	sl, r3
 8001eca:	465d      	mov	r5, fp
 8001ecc:	e71a      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001ece:	003a      	movs	r2, r7
 8001ed0:	4302      	orrs	r2, r0
 8001ed2:	d073      	beq.n	8001fbc <__aeabi_dsub+0x3cc>
 8001ed4:	0022      	movs	r2, r4
 8001ed6:	3a01      	subs	r2, #1
 8001ed8:	2c01      	cmp	r4, #1
 8001eda:	d100      	bne.n	8001ede <__aeabi_dsub+0x2ee>
 8001edc:	e0cb      	b.n	8002076 <__aeabi_dsub+0x486>
 8001ede:	4554      	cmp	r4, sl
 8001ee0:	d042      	beq.n	8001f68 <__aeabi_dsub+0x378>
 8001ee2:	4694      	mov	ip, r2
 8001ee4:	e748      	b.n	8001d78 <__aeabi_dsub+0x188>
 8001ee6:	0010      	movs	r0, r2
 8001ee8:	3b1f      	subs	r3, #31
 8001eea:	40d8      	lsrs	r0, r3
 8001eec:	2920      	cmp	r1, #32
 8001eee:	d003      	beq.n	8001ef8 <__aeabi_dsub+0x308>
 8001ef0:	2340      	movs	r3, #64	; 0x40
 8001ef2:	1a5b      	subs	r3, r3, r1
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	4314      	orrs	r4, r2
 8001ef8:	1e63      	subs	r3, r4, #1
 8001efa:	419c      	sbcs	r4, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	2600      	movs	r6, #0
 8001f00:	469a      	mov	sl, r3
 8001f02:	4304      	orrs	r4, r0
 8001f04:	0763      	lsls	r3, r4, #29
 8001f06:	d000      	beq.n	8001f0a <__aeabi_dsub+0x31a>
 8001f08:	e6fe      	b.n	8001d08 <__aeabi_dsub+0x118>
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	08e3      	lsrs	r3, r4, #3
 8001f0e:	0752      	lsls	r2, r2, #29
 8001f10:	4313      	orrs	r3, r2
 8001f12:	4652      	mov	r2, sl
 8001f14:	46b4      	mov	ip, r6
 8001f16:	08d2      	lsrs	r2, r2, #3
 8001f18:	490f      	ldr	r1, [pc, #60]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f1a:	458c      	cmp	ip, r1
 8001f1c:	d02a      	beq.n	8001f74 <__aeabi_dsub+0x384>
 8001f1e:	0312      	lsls	r2, r2, #12
 8001f20:	0b14      	lsrs	r4, r2, #12
 8001f22:	4662      	mov	r2, ip
 8001f24:	0552      	lsls	r2, r2, #21
 8001f26:	0d52      	lsrs	r2, r2, #21
 8001f28:	e70c      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f2a:	003c      	movs	r4, r7
 8001f2c:	4304      	orrs	r4, r0
 8001f2e:	1e62      	subs	r2, r4, #1
 8001f30:	4194      	sbcs	r4, r2
 8001f32:	18e4      	adds	r4, r4, r3
 8001f34:	429c      	cmp	r4, r3
 8001f36:	4192      	sbcs	r2, r2
 8001f38:	4252      	negs	r2, r2
 8001f3a:	444a      	add	r2, r9
 8001f3c:	4692      	mov	sl, r2
 8001f3e:	4653      	mov	r3, sl
 8001f40:	021b      	lsls	r3, r3, #8
 8001f42:	d5df      	bpl.n	8001f04 <__aeabi_dsub+0x314>
 8001f44:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <__aeabi_dsub+0x368>)
 8001f46:	3601      	adds	r6, #1
 8001f48:	429e      	cmp	r6, r3
 8001f4a:	d000      	beq.n	8001f4e <__aeabi_dsub+0x35e>
 8001f4c:	e0a0      	b.n	8002090 <__aeabi_dsub+0x4a0>
 8001f4e:	0032      	movs	r2, r6
 8001f50:	2400      	movs	r4, #0
 8001f52:	2300      	movs	r3, #0
 8001f54:	e6f6      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff
 8001f5c:	ff7fffff 	.word	0xff7fffff
 8001f60:	fffff801 	.word	0xfffff801
 8001f64:	000007fe 	.word	0x000007fe
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	464a      	mov	r2, r9
 8001f6c:	0752      	lsls	r2, r2, #29
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	464a      	mov	r2, r9
 8001f72:	08d2      	lsrs	r2, r2, #3
 8001f74:	0019      	movs	r1, r3
 8001f76:	4311      	orrs	r1, r2
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x38c>
 8001f7a:	e1b5      	b.n	80022e8 <__aeabi_dsub+0x6f8>
 8001f7c:	2480      	movs	r4, #128	; 0x80
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	4314      	orrs	r4, r2
 8001f82:	0324      	lsls	r4, r4, #12
 8001f84:	4ad5      	ldr	r2, [pc, #852]	; (80022dc <__aeabi_dsub+0x6ec>)
 8001f86:	0b24      	lsrs	r4, r4, #12
 8001f88:	e6dc      	b.n	8001d44 <__aeabi_dsub+0x154>
 8001f8a:	0020      	movs	r0, r4
 8001f8c:	f000 fae2 	bl	8002554 <__clzsi2>
 8001f90:	0003      	movs	r3, r0
 8001f92:	3318      	adds	r3, #24
 8001f94:	2b1f      	cmp	r3, #31
 8001f96:	dc00      	bgt.n	8001f9a <__aeabi_dsub+0x3aa>
 8001f98:	e695      	b.n	8001cc6 <__aeabi_dsub+0xd6>
 8001f9a:	0022      	movs	r2, r4
 8001f9c:	3808      	subs	r0, #8
 8001f9e:	4082      	lsls	r2, r0
 8001fa0:	2400      	movs	r4, #0
 8001fa2:	429e      	cmp	r6, r3
 8001fa4:	dc00      	bgt.n	8001fa8 <__aeabi_dsub+0x3b8>
 8001fa6:	e69a      	b.n	8001cde <__aeabi_dsub+0xee>
 8001fa8:	1af6      	subs	r6, r6, r3
 8001faa:	4bcd      	ldr	r3, [pc, #820]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8001fac:	401a      	ands	r2, r3
 8001fae:	4692      	mov	sl, r2
 8001fb0:	e6a8      	b.n	8001d04 <__aeabi_dsub+0x114>
 8001fb2:	003c      	movs	r4, r7
 8001fb4:	4304      	orrs	r4, r0
 8001fb6:	1e62      	subs	r2, r4, #1
 8001fb8:	4194      	sbcs	r4, r2
 8001fba:	e66c      	b.n	8001c96 <__aeabi_dsub+0xa6>
 8001fbc:	464a      	mov	r2, r9
 8001fbe:	08db      	lsrs	r3, r3, #3
 8001fc0:	0752      	lsls	r2, r2, #29
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	464a      	mov	r2, r9
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	e7a6      	b.n	8001f18 <__aeabi_dsub+0x328>
 8001fca:	4cc6      	ldr	r4, [pc, #792]	; (80022e4 <__aeabi_dsub+0x6f4>)
 8001fcc:	1c72      	adds	r2, r6, #1
 8001fce:	4222      	tst	r2, r4
 8001fd0:	d000      	beq.n	8001fd4 <__aeabi_dsub+0x3e4>
 8001fd2:	e0ac      	b.n	800212e <__aeabi_dsub+0x53e>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	2e00      	cmp	r6, #0
 8001fda:	d000      	beq.n	8001fde <__aeabi_dsub+0x3ee>
 8001fdc:	e105      	b.n	80021ea <__aeabi_dsub+0x5fa>
 8001fde:	2a00      	cmp	r2, #0
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_dsub+0x3f4>
 8001fe2:	e156      	b.n	8002292 <__aeabi_dsub+0x6a2>
 8001fe4:	003a      	movs	r2, r7
 8001fe6:	4302      	orrs	r2, r0
 8001fe8:	d100      	bne.n	8001fec <__aeabi_dsub+0x3fc>
 8001fea:	e0db      	b.n	80021a4 <__aeabi_dsub+0x5b4>
 8001fec:	181c      	adds	r4, r3, r0
 8001fee:	429c      	cmp	r4, r3
 8001ff0:	419b      	sbcs	r3, r3
 8001ff2:	444f      	add	r7, r9
 8001ff4:	46ba      	mov	sl, r7
 8001ff6:	425b      	negs	r3, r3
 8001ff8:	449a      	add	sl, r3
 8001ffa:	4653      	mov	r3, sl
 8001ffc:	021b      	lsls	r3, r3, #8
 8001ffe:	d400      	bmi.n	8002002 <__aeabi_dsub+0x412>
 8002000:	e780      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002002:	4652      	mov	r2, sl
 8002004:	4bb6      	ldr	r3, [pc, #728]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002006:	2601      	movs	r6, #1
 8002008:	401a      	ands	r2, r3
 800200a:	4692      	mov	sl, r2
 800200c:	e77a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800200e:	4cb3      	ldr	r4, [pc, #716]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002010:	42a2      	cmp	r2, r4
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x426>
 8002014:	e0c0      	b.n	8002198 <__aeabi_dsub+0x5a8>
 8002016:	2480      	movs	r4, #128	; 0x80
 8002018:	464d      	mov	r5, r9
 800201a:	0424      	lsls	r4, r4, #16
 800201c:	4325      	orrs	r5, r4
 800201e:	46a9      	mov	r9, r5
 8002020:	4664      	mov	r4, ip
 8002022:	2c38      	cmp	r4, #56	; 0x38
 8002024:	dc53      	bgt.n	80020ce <__aeabi_dsub+0x4de>
 8002026:	4661      	mov	r1, ip
 8002028:	2c1f      	cmp	r4, #31
 800202a:	dd00      	ble.n	800202e <__aeabi_dsub+0x43e>
 800202c:	e0cd      	b.n	80021ca <__aeabi_dsub+0x5da>
 800202e:	2520      	movs	r5, #32
 8002030:	001e      	movs	r6, r3
 8002032:	1b2d      	subs	r5, r5, r4
 8002034:	464c      	mov	r4, r9
 8002036:	40ab      	lsls	r3, r5
 8002038:	40ac      	lsls	r4, r5
 800203a:	40ce      	lsrs	r6, r1
 800203c:	1e5d      	subs	r5, r3, #1
 800203e:	41ab      	sbcs	r3, r5
 8002040:	4334      	orrs	r4, r6
 8002042:	4323      	orrs	r3, r4
 8002044:	464c      	mov	r4, r9
 8002046:	40cc      	lsrs	r4, r1
 8002048:	1b3f      	subs	r7, r7, r4
 800204a:	e045      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 800204c:	464a      	mov	r2, r9
 800204e:	1a1c      	subs	r4, r3, r0
 8002050:	1bd1      	subs	r1, r2, r7
 8002052:	42a3      	cmp	r3, r4
 8002054:	4192      	sbcs	r2, r2
 8002056:	4252      	negs	r2, r2
 8002058:	4692      	mov	sl, r2
 800205a:	000a      	movs	r2, r1
 800205c:	4651      	mov	r1, sl
 800205e:	1a52      	subs	r2, r2, r1
 8002060:	4692      	mov	sl, r2
 8002062:	0212      	lsls	r2, r2, #8
 8002064:	d500      	bpl.n	8002068 <__aeabi_dsub+0x478>
 8002066:	e083      	b.n	8002170 <__aeabi_dsub+0x580>
 8002068:	4653      	mov	r3, sl
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x480>
 800206e:	e621      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002070:	2200      	movs	r2, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e753      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002076:	181c      	adds	r4, r3, r0
 8002078:	429c      	cmp	r4, r3
 800207a:	419b      	sbcs	r3, r3
 800207c:	444f      	add	r7, r9
 800207e:	46ba      	mov	sl, r7
 8002080:	425b      	negs	r3, r3
 8002082:	449a      	add	sl, r3
 8002084:	4653      	mov	r3, sl
 8002086:	2601      	movs	r6, #1
 8002088:	021b      	lsls	r3, r3, #8
 800208a:	d400      	bmi.n	800208e <__aeabi_dsub+0x49e>
 800208c:	e73a      	b.n	8001f04 <__aeabi_dsub+0x314>
 800208e:	2602      	movs	r6, #2
 8002090:	4652      	mov	r2, sl
 8002092:	4b93      	ldr	r3, [pc, #588]	; (80022e0 <__aeabi_dsub+0x6f0>)
 8002094:	2101      	movs	r1, #1
 8002096:	401a      	ands	r2, r3
 8002098:	0013      	movs	r3, r2
 800209a:	4021      	ands	r1, r4
 800209c:	0862      	lsrs	r2, r4, #1
 800209e:	430a      	orrs	r2, r1
 80020a0:	07dc      	lsls	r4, r3, #31
 80020a2:	085b      	lsrs	r3, r3, #1
 80020a4:	469a      	mov	sl, r3
 80020a6:	4314      	orrs	r4, r2
 80020a8:	e62c      	b.n	8001d04 <__aeabi_dsub+0x114>
 80020aa:	0039      	movs	r1, r7
 80020ac:	3a20      	subs	r2, #32
 80020ae:	40d1      	lsrs	r1, r2
 80020b0:	4662      	mov	r2, ip
 80020b2:	2a20      	cmp	r2, #32
 80020b4:	d006      	beq.n	80020c4 <__aeabi_dsub+0x4d4>
 80020b6:	4664      	mov	r4, ip
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	1b12      	subs	r2, r2, r4
 80020bc:	003c      	movs	r4, r7
 80020be:	4094      	lsls	r4, r2
 80020c0:	4304      	orrs	r4, r0
 80020c2:	9401      	str	r4, [sp, #4]
 80020c4:	9c01      	ldr	r4, [sp, #4]
 80020c6:	1e62      	subs	r2, r4, #1
 80020c8:	4194      	sbcs	r4, r2
 80020ca:	430c      	orrs	r4, r1
 80020cc:	e5e3      	b.n	8001c96 <__aeabi_dsub+0xa6>
 80020ce:	4649      	mov	r1, r9
 80020d0:	4319      	orrs	r1, r3
 80020d2:	000b      	movs	r3, r1
 80020d4:	1e5c      	subs	r4, r3, #1
 80020d6:	41a3      	sbcs	r3, r4
 80020d8:	1ac4      	subs	r4, r0, r3
 80020da:	42a0      	cmp	r0, r4
 80020dc:	419b      	sbcs	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	1afb      	subs	r3, r7, r3
 80020e2:	469a      	mov	sl, r3
 80020e4:	465d      	mov	r5, fp
 80020e6:	0016      	movs	r6, r2
 80020e8:	e5dc      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 80020ea:	4649      	mov	r1, r9
 80020ec:	4319      	orrs	r1, r3
 80020ee:	d100      	bne.n	80020f2 <__aeabi_dsub+0x502>
 80020f0:	e0ae      	b.n	8002250 <__aeabi_dsub+0x660>
 80020f2:	4661      	mov	r1, ip
 80020f4:	4664      	mov	r4, ip
 80020f6:	3901      	subs	r1, #1
 80020f8:	2c01      	cmp	r4, #1
 80020fa:	d100      	bne.n	80020fe <__aeabi_dsub+0x50e>
 80020fc:	e0e0      	b.n	80022c0 <__aeabi_dsub+0x6d0>
 80020fe:	4c77      	ldr	r4, [pc, #476]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002100:	45a4      	cmp	ip, r4
 8002102:	d056      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 8002104:	468c      	mov	ip, r1
 8002106:	e69a      	b.n	8001e3e <__aeabi_dsub+0x24e>
 8002108:	4661      	mov	r1, ip
 800210a:	2220      	movs	r2, #32
 800210c:	003c      	movs	r4, r7
 800210e:	1a52      	subs	r2, r2, r1
 8002110:	4094      	lsls	r4, r2
 8002112:	0001      	movs	r1, r0
 8002114:	4090      	lsls	r0, r2
 8002116:	46a0      	mov	r8, r4
 8002118:	4664      	mov	r4, ip
 800211a:	1e42      	subs	r2, r0, #1
 800211c:	4190      	sbcs	r0, r2
 800211e:	4662      	mov	r2, ip
 8002120:	40e1      	lsrs	r1, r4
 8002122:	4644      	mov	r4, r8
 8002124:	40d7      	lsrs	r7, r2
 8002126:	430c      	orrs	r4, r1
 8002128:	4304      	orrs	r4, r0
 800212a:	44b9      	add	r9, r7
 800212c:	e701      	b.n	8001f32 <__aeabi_dsub+0x342>
 800212e:	496b      	ldr	r1, [pc, #428]	; (80022dc <__aeabi_dsub+0x6ec>)
 8002130:	428a      	cmp	r2, r1
 8002132:	d100      	bne.n	8002136 <__aeabi_dsub+0x546>
 8002134:	e70c      	b.n	8001f50 <__aeabi_dsub+0x360>
 8002136:	1818      	adds	r0, r3, r0
 8002138:	4298      	cmp	r0, r3
 800213a:	419b      	sbcs	r3, r3
 800213c:	444f      	add	r7, r9
 800213e:	425b      	negs	r3, r3
 8002140:	18fb      	adds	r3, r7, r3
 8002142:	07dc      	lsls	r4, r3, #31
 8002144:	0840      	lsrs	r0, r0, #1
 8002146:	085b      	lsrs	r3, r3, #1
 8002148:	469a      	mov	sl, r3
 800214a:	0016      	movs	r6, r2
 800214c:	4304      	orrs	r4, r0
 800214e:	e6d9      	b.n	8001f04 <__aeabi_dsub+0x314>
 8002150:	2a00      	cmp	r2, #0
 8002152:	d000      	beq.n	8002156 <__aeabi_dsub+0x566>
 8002154:	e081      	b.n	800225a <__aeabi_dsub+0x66a>
 8002156:	003b      	movs	r3, r7
 8002158:	4303      	orrs	r3, r0
 800215a:	d11d      	bne.n	8002198 <__aeabi_dsub+0x5a8>
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	2500      	movs	r5, #0
 8002160:	0312      	lsls	r2, r2, #12
 8002162:	e70b      	b.n	8001f7c <__aeabi_dsub+0x38c>
 8002164:	08c0      	lsrs	r0, r0, #3
 8002166:	077b      	lsls	r3, r7, #29
 8002168:	465d      	mov	r5, fp
 800216a:	4303      	orrs	r3, r0
 800216c:	08fa      	lsrs	r2, r7, #3
 800216e:	e6d3      	b.n	8001f18 <__aeabi_dsub+0x328>
 8002170:	1ac4      	subs	r4, r0, r3
 8002172:	42a0      	cmp	r0, r4
 8002174:	4180      	sbcs	r0, r0
 8002176:	464b      	mov	r3, r9
 8002178:	4240      	negs	r0, r0
 800217a:	1aff      	subs	r7, r7, r3
 800217c:	1a3b      	subs	r3, r7, r0
 800217e:	469a      	mov	sl, r3
 8002180:	465d      	mov	r5, fp
 8002182:	e597      	b.n	8001cb4 <__aeabi_dsub+0xc4>
 8002184:	1a1c      	subs	r4, r3, r0
 8002186:	464a      	mov	r2, r9
 8002188:	42a3      	cmp	r3, r4
 800218a:	419b      	sbcs	r3, r3
 800218c:	1bd7      	subs	r7, r2, r7
 800218e:	425b      	negs	r3, r3
 8002190:	1afb      	subs	r3, r7, r3
 8002192:	469a      	mov	sl, r3
 8002194:	2601      	movs	r6, #1
 8002196:	e585      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 8002198:	08c0      	lsrs	r0, r0, #3
 800219a:	077b      	lsls	r3, r7, #29
 800219c:	465d      	mov	r5, fp
 800219e:	4303      	orrs	r3, r0
 80021a0:	08fa      	lsrs	r2, r7, #3
 80021a2:	e6e7      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021a4:	464a      	mov	r2, r9
 80021a6:	08db      	lsrs	r3, r3, #3
 80021a8:	0752      	lsls	r2, r2, #29
 80021aa:	4313      	orrs	r3, r2
 80021ac:	464a      	mov	r2, r9
 80021ae:	08d2      	lsrs	r2, r2, #3
 80021b0:	e6b5      	b.n	8001f1e <__aeabi_dsub+0x32e>
 80021b2:	08c0      	lsrs	r0, r0, #3
 80021b4:	077b      	lsls	r3, r7, #29
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6db      	b.n	8001f74 <__aeabi_dsub+0x384>
 80021bc:	4649      	mov	r1, r9
 80021be:	4319      	orrs	r1, r3
 80021c0:	000b      	movs	r3, r1
 80021c2:	1e59      	subs	r1, r3, #1
 80021c4:	418b      	sbcs	r3, r1
 80021c6:	001c      	movs	r4, r3
 80021c8:	e653      	b.n	8001e72 <__aeabi_dsub+0x282>
 80021ca:	464d      	mov	r5, r9
 80021cc:	3c20      	subs	r4, #32
 80021ce:	40e5      	lsrs	r5, r4
 80021d0:	2920      	cmp	r1, #32
 80021d2:	d005      	beq.n	80021e0 <__aeabi_dsub+0x5f0>
 80021d4:	2440      	movs	r4, #64	; 0x40
 80021d6:	1a64      	subs	r4, r4, r1
 80021d8:	4649      	mov	r1, r9
 80021da:	40a1      	lsls	r1, r4
 80021dc:	430b      	orrs	r3, r1
 80021de:	4698      	mov	r8, r3
 80021e0:	4643      	mov	r3, r8
 80021e2:	1e5c      	subs	r4, r3, #1
 80021e4:	41a3      	sbcs	r3, r4
 80021e6:	432b      	orrs	r3, r5
 80021e8:	e776      	b.n	80020d8 <__aeabi_dsub+0x4e8>
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d0e1      	beq.n	80021b2 <__aeabi_dsub+0x5c2>
 80021ee:	003a      	movs	r2, r7
 80021f0:	08db      	lsrs	r3, r3, #3
 80021f2:	4302      	orrs	r2, r0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x608>
 80021f6:	e6b8      	b.n	8001f6a <__aeabi_dsub+0x37a>
 80021f8:	464a      	mov	r2, r9
 80021fa:	0752      	lsls	r2, r2, #29
 80021fc:	2480      	movs	r4, #128	; 0x80
 80021fe:	4313      	orrs	r3, r2
 8002200:	464a      	mov	r2, r9
 8002202:	0324      	lsls	r4, r4, #12
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	4222      	tst	r2, r4
 8002208:	d007      	beq.n	800221a <__aeabi_dsub+0x62a>
 800220a:	08fe      	lsrs	r6, r7, #3
 800220c:	4226      	tst	r6, r4
 800220e:	d104      	bne.n	800221a <__aeabi_dsub+0x62a>
 8002210:	465d      	mov	r5, fp
 8002212:	0032      	movs	r2, r6
 8002214:	08c3      	lsrs	r3, r0, #3
 8002216:	077f      	lsls	r7, r7, #29
 8002218:	433b      	orrs	r3, r7
 800221a:	0f59      	lsrs	r1, r3, #29
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	0749      	lsls	r1, r1, #29
 8002220:	08db      	lsrs	r3, r3, #3
 8002222:	430b      	orrs	r3, r1
 8002224:	e6a6      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002226:	1ac4      	subs	r4, r0, r3
 8002228:	42a0      	cmp	r0, r4
 800222a:	4180      	sbcs	r0, r0
 800222c:	464b      	mov	r3, r9
 800222e:	4240      	negs	r0, r0
 8002230:	1aff      	subs	r7, r7, r3
 8002232:	1a3b      	subs	r3, r7, r0
 8002234:	469a      	mov	sl, r3
 8002236:	465d      	mov	r5, fp
 8002238:	2601      	movs	r6, #1
 800223a:	e533      	b.n	8001ca4 <__aeabi_dsub+0xb4>
 800223c:	003b      	movs	r3, r7
 800223e:	4303      	orrs	r3, r0
 8002240:	d100      	bne.n	8002244 <__aeabi_dsub+0x654>
 8002242:	e715      	b.n	8002070 <__aeabi_dsub+0x480>
 8002244:	08c0      	lsrs	r0, r0, #3
 8002246:	077b      	lsls	r3, r7, #29
 8002248:	465d      	mov	r5, fp
 800224a:	4303      	orrs	r3, r0
 800224c:	08fa      	lsrs	r2, r7, #3
 800224e:	e666      	b.n	8001f1e <__aeabi_dsub+0x32e>
 8002250:	08c0      	lsrs	r0, r0, #3
 8002252:	077b      	lsls	r3, r7, #29
 8002254:	4303      	orrs	r3, r0
 8002256:	08fa      	lsrs	r2, r7, #3
 8002258:	e65e      	b.n	8001f18 <__aeabi_dsub+0x328>
 800225a:	003a      	movs	r2, r7
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	4302      	orrs	r2, r0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x674>
 8002262:	e682      	b.n	8001f6a <__aeabi_dsub+0x37a>
 8002264:	464a      	mov	r2, r9
 8002266:	0752      	lsls	r2, r2, #29
 8002268:	2480      	movs	r4, #128	; 0x80
 800226a:	4313      	orrs	r3, r2
 800226c:	464a      	mov	r2, r9
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	08d2      	lsrs	r2, r2, #3
 8002272:	4222      	tst	r2, r4
 8002274:	d007      	beq.n	8002286 <__aeabi_dsub+0x696>
 8002276:	08fe      	lsrs	r6, r7, #3
 8002278:	4226      	tst	r6, r4
 800227a:	d104      	bne.n	8002286 <__aeabi_dsub+0x696>
 800227c:	465d      	mov	r5, fp
 800227e:	0032      	movs	r2, r6
 8002280:	08c3      	lsrs	r3, r0, #3
 8002282:	077f      	lsls	r7, r7, #29
 8002284:	433b      	orrs	r3, r7
 8002286:	0f59      	lsrs	r1, r3, #29
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	08db      	lsrs	r3, r3, #3
 800228c:	0749      	lsls	r1, r1, #29
 800228e:	430b      	orrs	r3, r1
 8002290:	e670      	b.n	8001f74 <__aeabi_dsub+0x384>
 8002292:	08c0      	lsrs	r0, r0, #3
 8002294:	077b      	lsls	r3, r7, #29
 8002296:	4303      	orrs	r3, r0
 8002298:	08fa      	lsrs	r2, r7, #3
 800229a:	e640      	b.n	8001f1e <__aeabi_dsub+0x32e>
 800229c:	464c      	mov	r4, r9
 800229e:	3920      	subs	r1, #32
 80022a0:	40cc      	lsrs	r4, r1
 80022a2:	4661      	mov	r1, ip
 80022a4:	2920      	cmp	r1, #32
 80022a6:	d006      	beq.n	80022b6 <__aeabi_dsub+0x6c6>
 80022a8:	4666      	mov	r6, ip
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	1b89      	subs	r1, r1, r6
 80022ae:	464e      	mov	r6, r9
 80022b0:	408e      	lsls	r6, r1
 80022b2:	4333      	orrs	r3, r6
 80022b4:	4698      	mov	r8, r3
 80022b6:	4643      	mov	r3, r8
 80022b8:	1e59      	subs	r1, r3, #1
 80022ba:	418b      	sbcs	r3, r1
 80022bc:	431c      	orrs	r4, r3
 80022be:	e5d8      	b.n	8001e72 <__aeabi_dsub+0x282>
 80022c0:	181c      	adds	r4, r3, r0
 80022c2:	4284      	cmp	r4, r0
 80022c4:	4180      	sbcs	r0, r0
 80022c6:	444f      	add	r7, r9
 80022c8:	46ba      	mov	sl, r7
 80022ca:	4240      	negs	r0, r0
 80022cc:	4482      	add	sl, r0
 80022ce:	e6d9      	b.n	8002084 <__aeabi_dsub+0x494>
 80022d0:	4653      	mov	r3, sl
 80022d2:	4323      	orrs	r3, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x6e8>
 80022d6:	e6cb      	b.n	8002070 <__aeabi_dsub+0x480>
 80022d8:	e614      	b.n	8001f04 <__aeabi_dsub+0x314>
 80022da:	46c0      	nop			; (mov r8, r8)
 80022dc:	000007ff 	.word	0x000007ff
 80022e0:	ff7fffff 	.word	0xff7fffff
 80022e4:	000007fe 	.word	0x000007fe
 80022e8:	2300      	movs	r3, #0
 80022ea:	4a01      	ldr	r2, [pc, #4]	; (80022f0 <__aeabi_dsub+0x700>)
 80022ec:	001c      	movs	r4, r3
 80022ee:	e529      	b.n	8001d44 <__aeabi_dsub+0x154>
 80022f0:	000007ff 	.word	0x000007ff

080022f4 <__aeabi_dcmpun>:
 80022f4:	b570      	push	{r4, r5, r6, lr}
 80022f6:	0005      	movs	r5, r0
 80022f8:	480c      	ldr	r0, [pc, #48]	; (800232c <__aeabi_dcmpun+0x38>)
 80022fa:	031c      	lsls	r4, r3, #12
 80022fc:	0016      	movs	r6, r2
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	030a      	lsls	r2, r1, #12
 8002302:	0049      	lsls	r1, r1, #1
 8002304:	0b12      	lsrs	r2, r2, #12
 8002306:	0d49      	lsrs	r1, r1, #21
 8002308:	0b24      	lsrs	r4, r4, #12
 800230a:	0d5b      	lsrs	r3, r3, #21
 800230c:	4281      	cmp	r1, r0
 800230e:	d008      	beq.n	8002322 <__aeabi_dcmpun+0x2e>
 8002310:	4a06      	ldr	r2, [pc, #24]	; (800232c <__aeabi_dcmpun+0x38>)
 8002312:	2000      	movs	r0, #0
 8002314:	4293      	cmp	r3, r2
 8002316:	d103      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002318:	0020      	movs	r0, r4
 800231a:	4330      	orrs	r0, r6
 800231c:	1e43      	subs	r3, r0, #1
 800231e:	4198      	sbcs	r0, r3
 8002320:	bd70      	pop	{r4, r5, r6, pc}
 8002322:	2001      	movs	r0, #1
 8002324:	432a      	orrs	r2, r5
 8002326:	d1fb      	bne.n	8002320 <__aeabi_dcmpun+0x2c>
 8002328:	e7f2      	b.n	8002310 <__aeabi_dcmpun+0x1c>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	000007ff 	.word	0x000007ff

08002330 <__aeabi_d2iz>:
 8002330:	000a      	movs	r2, r1
 8002332:	b530      	push	{r4, r5, lr}
 8002334:	4c13      	ldr	r4, [pc, #76]	; (8002384 <__aeabi_d2iz+0x54>)
 8002336:	0053      	lsls	r3, r2, #1
 8002338:	0309      	lsls	r1, r1, #12
 800233a:	0005      	movs	r5, r0
 800233c:	0b09      	lsrs	r1, r1, #12
 800233e:	2000      	movs	r0, #0
 8002340:	0d5b      	lsrs	r3, r3, #21
 8002342:	0fd2      	lsrs	r2, r2, #31
 8002344:	42a3      	cmp	r3, r4
 8002346:	dd04      	ble.n	8002352 <__aeabi_d2iz+0x22>
 8002348:	480f      	ldr	r0, [pc, #60]	; (8002388 <__aeabi_d2iz+0x58>)
 800234a:	4283      	cmp	r3, r0
 800234c:	dd02      	ble.n	8002354 <__aeabi_d2iz+0x24>
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <__aeabi_d2iz+0x5c>)
 8002350:	18d0      	adds	r0, r2, r3
 8002352:	bd30      	pop	{r4, r5, pc}
 8002354:	2080      	movs	r0, #128	; 0x80
 8002356:	0340      	lsls	r0, r0, #13
 8002358:	4301      	orrs	r1, r0
 800235a:	480d      	ldr	r0, [pc, #52]	; (8002390 <__aeabi_d2iz+0x60>)
 800235c:	1ac0      	subs	r0, r0, r3
 800235e:	281f      	cmp	r0, #31
 8002360:	dd08      	ble.n	8002374 <__aeabi_d2iz+0x44>
 8002362:	480c      	ldr	r0, [pc, #48]	; (8002394 <__aeabi_d2iz+0x64>)
 8002364:	1ac3      	subs	r3, r0, r3
 8002366:	40d9      	lsrs	r1, r3
 8002368:	000b      	movs	r3, r1
 800236a:	4258      	negs	r0, r3
 800236c:	2a00      	cmp	r2, #0
 800236e:	d1f0      	bne.n	8002352 <__aeabi_d2iz+0x22>
 8002370:	0018      	movs	r0, r3
 8002372:	e7ee      	b.n	8002352 <__aeabi_d2iz+0x22>
 8002374:	4c08      	ldr	r4, [pc, #32]	; (8002398 <__aeabi_d2iz+0x68>)
 8002376:	40c5      	lsrs	r5, r0
 8002378:	46a4      	mov	ip, r4
 800237a:	4463      	add	r3, ip
 800237c:	4099      	lsls	r1, r3
 800237e:	000b      	movs	r3, r1
 8002380:	432b      	orrs	r3, r5
 8002382:	e7f2      	b.n	800236a <__aeabi_d2iz+0x3a>
 8002384:	000003fe 	.word	0x000003fe
 8002388:	0000041d 	.word	0x0000041d
 800238c:	7fffffff 	.word	0x7fffffff
 8002390:	00000433 	.word	0x00000433
 8002394:	00000413 	.word	0x00000413
 8002398:	fffffbed 	.word	0xfffffbed

0800239c <__aeabi_i2d>:
 800239c:	b570      	push	{r4, r5, r6, lr}
 800239e:	2800      	cmp	r0, #0
 80023a0:	d016      	beq.n	80023d0 <__aeabi_i2d+0x34>
 80023a2:	17c3      	asrs	r3, r0, #31
 80023a4:	18c5      	adds	r5, r0, r3
 80023a6:	405d      	eors	r5, r3
 80023a8:	0fc4      	lsrs	r4, r0, #31
 80023aa:	0028      	movs	r0, r5
 80023ac:	f000 f8d2 	bl	8002554 <__clzsi2>
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <__aeabi_i2d+0x5c>)
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	280a      	cmp	r0, #10
 80023b6:	dc16      	bgt.n	80023e6 <__aeabi_i2d+0x4a>
 80023b8:	0002      	movs	r2, r0
 80023ba:	002e      	movs	r6, r5
 80023bc:	3215      	adds	r2, #21
 80023be:	4096      	lsls	r6, r2
 80023c0:	220b      	movs	r2, #11
 80023c2:	1a12      	subs	r2, r2, r0
 80023c4:	40d5      	lsrs	r5, r2
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	0b2d      	lsrs	r5, r5, #12
 80023cc:	0d5b      	lsrs	r3, r3, #21
 80023ce:	e003      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023d0:	2400      	movs	r4, #0
 80023d2:	2300      	movs	r3, #0
 80023d4:	2500      	movs	r5, #0
 80023d6:	2600      	movs	r6, #0
 80023d8:	051b      	lsls	r3, r3, #20
 80023da:	432b      	orrs	r3, r5
 80023dc:	07e4      	lsls	r4, r4, #31
 80023de:	4323      	orrs	r3, r4
 80023e0:	0030      	movs	r0, r6
 80023e2:	0019      	movs	r1, r3
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	380b      	subs	r0, #11
 80023e8:	4085      	lsls	r5, r0
 80023ea:	055b      	lsls	r3, r3, #21
 80023ec:	032d      	lsls	r5, r5, #12
 80023ee:	2600      	movs	r6, #0
 80023f0:	0b2d      	lsrs	r5, r5, #12
 80023f2:	0d5b      	lsrs	r3, r3, #21
 80023f4:	e7f0      	b.n	80023d8 <__aeabi_i2d+0x3c>
 80023f6:	46c0      	nop			; (mov r8, r8)
 80023f8:	0000041e 	.word	0x0000041e

080023fc <__aeabi_ui2d>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	1e04      	subs	r4, r0, #0
 8002400:	d010      	beq.n	8002424 <__aeabi_ui2d+0x28>
 8002402:	f000 f8a7 	bl	8002554 <__clzsi2>
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <__aeabi_ui2d+0x48>)
 8002408:	1a1b      	subs	r3, r3, r0
 800240a:	280a      	cmp	r0, #10
 800240c:	dc11      	bgt.n	8002432 <__aeabi_ui2d+0x36>
 800240e:	220b      	movs	r2, #11
 8002410:	0021      	movs	r1, r4
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	40d1      	lsrs	r1, r2
 8002416:	3015      	adds	r0, #21
 8002418:	030a      	lsls	r2, r1, #12
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	4084      	lsls	r4, r0
 800241e:	0b12      	lsrs	r2, r2, #12
 8002420:	0d5b      	lsrs	r3, r3, #21
 8002422:	e001      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002424:	2300      	movs	r3, #0
 8002426:	2200      	movs	r2, #0
 8002428:	051b      	lsls	r3, r3, #20
 800242a:	4313      	orrs	r3, r2
 800242c:	0020      	movs	r0, r4
 800242e:	0019      	movs	r1, r3
 8002430:	bd10      	pop	{r4, pc}
 8002432:	0022      	movs	r2, r4
 8002434:	380b      	subs	r0, #11
 8002436:	4082      	lsls	r2, r0
 8002438:	055b      	lsls	r3, r3, #21
 800243a:	0312      	lsls	r2, r2, #12
 800243c:	2400      	movs	r4, #0
 800243e:	0b12      	lsrs	r2, r2, #12
 8002440:	0d5b      	lsrs	r3, r3, #21
 8002442:	e7f1      	b.n	8002428 <__aeabi_ui2d+0x2c>
 8002444:	0000041e 	.word	0x0000041e

08002448 <__aeabi_d2f>:
 8002448:	0002      	movs	r2, r0
 800244a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800244c:	004b      	lsls	r3, r1, #1
 800244e:	030d      	lsls	r5, r1, #12
 8002450:	0f40      	lsrs	r0, r0, #29
 8002452:	0d5b      	lsrs	r3, r3, #21
 8002454:	0fcc      	lsrs	r4, r1, #31
 8002456:	0a6d      	lsrs	r5, r5, #9
 8002458:	493a      	ldr	r1, [pc, #232]	; (8002544 <__aeabi_d2f+0xfc>)
 800245a:	4305      	orrs	r5, r0
 800245c:	1c58      	adds	r0, r3, #1
 800245e:	00d7      	lsls	r7, r2, #3
 8002460:	4208      	tst	r0, r1
 8002462:	d00a      	beq.n	800247a <__aeabi_d2f+0x32>
 8002464:	4938      	ldr	r1, [pc, #224]	; (8002548 <__aeabi_d2f+0x100>)
 8002466:	1859      	adds	r1, r3, r1
 8002468:	29fe      	cmp	r1, #254	; 0xfe
 800246a:	dd16      	ble.n	800249a <__aeabi_d2f+0x52>
 800246c:	20ff      	movs	r0, #255	; 0xff
 800246e:	2200      	movs	r2, #0
 8002470:	05c0      	lsls	r0, r0, #23
 8002472:	4310      	orrs	r0, r2
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4320      	orrs	r0, r4
 8002478:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800247a:	2b00      	cmp	r3, #0
 800247c:	d106      	bne.n	800248c <__aeabi_d2f+0x44>
 800247e:	433d      	orrs	r5, r7
 8002480:	d026      	beq.n	80024d0 <__aeabi_d2f+0x88>
 8002482:	2205      	movs	r2, #5
 8002484:	0192      	lsls	r2, r2, #6
 8002486:	0a52      	lsrs	r2, r2, #9
 8002488:	b2d8      	uxtb	r0, r3
 800248a:	e7f1      	b.n	8002470 <__aeabi_d2f+0x28>
 800248c:	432f      	orrs	r7, r5
 800248e:	d0ed      	beq.n	800246c <__aeabi_d2f+0x24>
 8002490:	2280      	movs	r2, #128	; 0x80
 8002492:	03d2      	lsls	r2, r2, #15
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	432a      	orrs	r2, r5
 8002498:	e7ea      	b.n	8002470 <__aeabi_d2f+0x28>
 800249a:	2900      	cmp	r1, #0
 800249c:	dd1b      	ble.n	80024d6 <__aeabi_d2f+0x8e>
 800249e:	0192      	lsls	r2, r2, #6
 80024a0:	1e50      	subs	r0, r2, #1
 80024a2:	4182      	sbcs	r2, r0
 80024a4:	00ed      	lsls	r5, r5, #3
 80024a6:	0f7f      	lsrs	r7, r7, #29
 80024a8:	432a      	orrs	r2, r5
 80024aa:	433a      	orrs	r2, r7
 80024ac:	0753      	lsls	r3, r2, #29
 80024ae:	d047      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024b0:	230f      	movs	r3, #15
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d000      	beq.n	80024ba <__aeabi_d2f+0x72>
 80024b8:	3204      	adds	r2, #4
 80024ba:	2380      	movs	r3, #128	; 0x80
 80024bc:	04db      	lsls	r3, r3, #19
 80024be:	4013      	ands	r3, r2
 80024c0:	d03e      	beq.n	8002540 <__aeabi_d2f+0xf8>
 80024c2:	1c48      	adds	r0, r1, #1
 80024c4:	29fe      	cmp	r1, #254	; 0xfe
 80024c6:	d0d1      	beq.n	800246c <__aeabi_d2f+0x24>
 80024c8:	0192      	lsls	r2, r2, #6
 80024ca:	0a52      	lsrs	r2, r2, #9
 80024cc:	b2c0      	uxtb	r0, r0
 80024ce:	e7cf      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d0:	2000      	movs	r0, #0
 80024d2:	2200      	movs	r2, #0
 80024d4:	e7cc      	b.n	8002470 <__aeabi_d2f+0x28>
 80024d6:	000a      	movs	r2, r1
 80024d8:	3217      	adds	r2, #23
 80024da:	db2f      	blt.n	800253c <__aeabi_d2f+0xf4>
 80024dc:	2680      	movs	r6, #128	; 0x80
 80024de:	0436      	lsls	r6, r6, #16
 80024e0:	432e      	orrs	r6, r5
 80024e2:	251e      	movs	r5, #30
 80024e4:	1a6d      	subs	r5, r5, r1
 80024e6:	2d1f      	cmp	r5, #31
 80024e8:	dd11      	ble.n	800250e <__aeabi_d2f+0xc6>
 80024ea:	2202      	movs	r2, #2
 80024ec:	4252      	negs	r2, r2
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0031      	movs	r1, r6
 80024f2:	40d1      	lsrs	r1, r2
 80024f4:	2d20      	cmp	r5, #32
 80024f6:	d004      	beq.n	8002502 <__aeabi_d2f+0xba>
 80024f8:	4a14      	ldr	r2, [pc, #80]	; (800254c <__aeabi_d2f+0x104>)
 80024fa:	4694      	mov	ip, r2
 80024fc:	4463      	add	r3, ip
 80024fe:	409e      	lsls	r6, r3
 8002500:	4337      	orrs	r7, r6
 8002502:	003a      	movs	r2, r7
 8002504:	1e53      	subs	r3, r2, #1
 8002506:	419a      	sbcs	r2, r3
 8002508:	430a      	orrs	r2, r1
 800250a:	2100      	movs	r1, #0
 800250c:	e7ce      	b.n	80024ac <__aeabi_d2f+0x64>
 800250e:	4a10      	ldr	r2, [pc, #64]	; (8002550 <__aeabi_d2f+0x108>)
 8002510:	0038      	movs	r0, r7
 8002512:	4694      	mov	ip, r2
 8002514:	4463      	add	r3, ip
 8002516:	4098      	lsls	r0, r3
 8002518:	003a      	movs	r2, r7
 800251a:	1e41      	subs	r1, r0, #1
 800251c:	4188      	sbcs	r0, r1
 800251e:	409e      	lsls	r6, r3
 8002520:	40ea      	lsrs	r2, r5
 8002522:	4330      	orrs	r0, r6
 8002524:	4302      	orrs	r2, r0
 8002526:	2100      	movs	r1, #0
 8002528:	0753      	lsls	r3, r2, #29
 800252a:	d1c1      	bne.n	80024b0 <__aeabi_d2f+0x68>
 800252c:	2180      	movs	r1, #128	; 0x80
 800252e:	0013      	movs	r3, r2
 8002530:	04c9      	lsls	r1, r1, #19
 8002532:	2001      	movs	r0, #1
 8002534:	400b      	ands	r3, r1
 8002536:	420a      	tst	r2, r1
 8002538:	d1c6      	bne.n	80024c8 <__aeabi_d2f+0x80>
 800253a:	e7a3      	b.n	8002484 <__aeabi_d2f+0x3c>
 800253c:	2300      	movs	r3, #0
 800253e:	e7a0      	b.n	8002482 <__aeabi_d2f+0x3a>
 8002540:	000b      	movs	r3, r1
 8002542:	e79f      	b.n	8002484 <__aeabi_d2f+0x3c>
 8002544:	000007fe 	.word	0x000007fe
 8002548:	fffffc80 	.word	0xfffffc80
 800254c:	fffffca2 	.word	0xfffffca2
 8002550:	fffffc82 	.word	0xfffffc82

08002554 <__clzsi2>:
 8002554:	211c      	movs	r1, #28
 8002556:	2301      	movs	r3, #1
 8002558:	041b      	lsls	r3, r3, #16
 800255a:	4298      	cmp	r0, r3
 800255c:	d301      	bcc.n	8002562 <__clzsi2+0xe>
 800255e:	0c00      	lsrs	r0, r0, #16
 8002560:	3910      	subs	r1, #16
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	4298      	cmp	r0, r3
 8002566:	d301      	bcc.n	800256c <__clzsi2+0x18>
 8002568:	0a00      	lsrs	r0, r0, #8
 800256a:	3908      	subs	r1, #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	4298      	cmp	r0, r3
 8002570:	d301      	bcc.n	8002576 <__clzsi2+0x22>
 8002572:	0900      	lsrs	r0, r0, #4
 8002574:	3904      	subs	r1, #4
 8002576:	a202      	add	r2, pc, #8	; (adr r2, 8002580 <__clzsi2+0x2c>)
 8002578:	5c10      	ldrb	r0, [r2, r0]
 800257a:	1840      	adds	r0, r0, r1
 800257c:	4770      	bx	lr
 800257e:	46c0      	nop			; (mov r8, r8)
 8002580:	02020304 	.word	0x02020304
 8002584:	01010101 	.word	0x01010101
	...

08002590 <__clzdi2>:
 8002590:	b510      	push	{r4, lr}
 8002592:	2900      	cmp	r1, #0
 8002594:	d103      	bne.n	800259e <__clzdi2+0xe>
 8002596:	f7ff ffdd 	bl	8002554 <__clzsi2>
 800259a:	3020      	adds	r0, #32
 800259c:	e002      	b.n	80025a4 <__clzdi2+0x14>
 800259e:	0008      	movs	r0, r1
 80025a0:	f7ff ffd8 	bl	8002554 <__clzsi2>
 80025a4:	bd10      	pop	{r4, pc}
 80025a6:	46c0      	nop			; (mov r8, r8)

080025a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025aa:	46c6      	mov	lr, r8
 80025ac:	b500      	push	{lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025b2:	f001 fd9d 	bl	80040f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025b6:	f000 f9bf 	bl	8002938 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025ba:	f000 fc51 	bl	8002e60 <MX_GPIO_Init>
  MX_RTC_Init();
 80025be:	f000 fa11 	bl	80029e4 <MX_RTC_Init>
  MX_TIM6_Init();
 80025c2:	f000 faf1 	bl	8002ba8 <MX_TIM6_Init>
  MX_SPI1_Init();
 80025c6:	f000 fab1 	bl	8002b2c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80025ca:	f000 fb2b 	bl	8002c24 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80025ce:	f000 fb77 	bl	8002cc0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80025d2:	f000 fbc3 	bl	8002d5c <MX_USART3_UART_Init>
  MX_USART5_UART_Init();
 80025d6:	f000 fc0f 	bl	8002df8 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */

  send_debug_logs ( hello ) ;
 80025da:	4bc1      	ldr	r3, [pc, #772]	; (80028e0 <main+0x338>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	0018      	movs	r0, r3
 80025e0:	f000 fd4a 	bl	8003078 <send_debug_logs>

  my_sys_init () ;
 80025e4:	f000 fd78 	bl	80030d8 <my_sys_init>
  sprintf ( dbg_payload , "System mode: %u" , sys_mode ) ;
 80025e8:	4bbe      	ldr	r3, [pc, #760]	; (80028e4 <main+0x33c>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	001a      	movs	r2, r3
 80025ee:	49be      	ldr	r1, [pc, #760]	; (80028e8 <main+0x340>)
 80025f0:	4bbe      	ldr	r3, [pc, #760]	; (80028ec <main+0x344>)
 80025f2:	0018      	movs	r0, r3
 80025f4:	f009 fd4a 	bl	800c08c <sprintf>
  send_debug_logs ( dbg_payload ) ;
 80025f8:	4bbc      	ldr	r3, [pc, #752]	; (80028ec <main+0x344>)
 80025fa:	0018      	movs	r0, r3
 80025fc:	f000 fd3c 	bl	8003078 <send_debug_logs>

  my_tim_init () ;
 8002600:	f001 f978 	bl	80038f4 <my_tim_init>
  my_ant_sw_pos ( 2 ) ;
 8002604:	2002      	movs	r0, #2
 8002606:	f001 f865 	bl	80036d4 <my_ant_sw_pos>

  // my_gnss_verbose ( 15 ) ;

  my_gnss_sw_on () ;
 800260a:	f001 f895 	bl	8003738 <my_gnss_sw_on>
  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 800260e:	4bb8      	ldr	r3, [pc, #736]	; (80028f0 <main+0x348>)
 8002610:	0018      	movs	r0, r3
 8002612:	f007 f967 	bl	80098e4 <my_gnss_acq_coordinates>
 8002616:	0003      	movs	r3, r0
 8002618:	001a      	movs	r2, r3
 800261a:	4bb6      	ldr	r3, [pc, #728]	; (80028f4 <main+0x34c>)
 800261c:	701a      	strb	r2, [r3, #0]
  my_gnss_sw_off () ;
 800261e:	f001 f8a5 	bl	800376c <my_gnss_sw_off>
  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002622:	4bb5      	ldr	r3, [pc, #724]	; (80028f8 <main+0x350>)
 8002624:	0018      	movs	r0, r3
 8002626:	f007 fae3 	bl	8009bf0 <my_rtc_get_dt_s>
  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 800262a:	4bb1      	ldr	r3, [pc, #708]	; (80028f0 <main+0x348>)
 800262c:	7c1b      	ldrb	r3, [r3, #16]
 800262e:	001e      	movs	r6, r3
 8002630:	4baf      	ldr	r3, [pc, #700]	; (80028f0 <main+0x348>)
 8002632:	689c      	ldr	r4, [r3, #8]
 8002634:	68dd      	ldr	r5, [r3, #12]
 8002636:	4bae      	ldr	r3, [pc, #696]	; (80028f0 <main+0x348>)
 8002638:	8a5b      	ldrh	r3, [r3, #18]
 800263a:	4698      	mov	r8, r3
 800263c:	4bac      	ldr	r3, [pc, #688]	; (80028f0 <main+0x348>)
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	213c      	movs	r1, #60	; 0x3c
 8002642:	0018      	movs	r0, r3
 8002644:	f7fd fd7a 	bl	800013c <__udivsi3>
 8002648:	0003      	movs	r3, r0
 800264a:	4aac      	ldr	r2, [pc, #688]	; (80028fc <main+0x354>)
 800264c:	49ac      	ldr	r1, [pc, #688]	; (8002900 <main+0x358>)
 800264e:	48a7      	ldr	r0, [pc, #668]	; (80028ec <main+0x344>)
 8002650:	9305      	str	r3, [sp, #20]
 8002652:	4643      	mov	r3, r8
 8002654:	9304      	str	r3, [sp, #16]
 8002656:	9402      	str	r4, [sp, #8]
 8002658:	9503      	str	r5, [sp, #12]
 800265a:	9601      	str	r6, [sp, #4]
 800265c:	4ba6      	ldr	r3, [pc, #664]	; (80028f8 <main+0x350>)
 800265e:	9300      	str	r3, [sp, #0]
 8002660:	23ba      	movs	r3, #186	; 0xba
 8002662:	f009 fd13 	bl	800c08c <sprintf>
  send_debug_logs ( dbg_payload ) ;
 8002666:	4ba1      	ldr	r3, [pc, #644]	; (80028ec <main+0x344>)
 8002668:	0018      	movs	r0, r3
 800266a:	f000 fd05 	bl	8003078 <send_debug_logs>
  if ( !my_gnss_3dfix_flag )
 800266e:	4ba1      	ldr	r3, [pc, #644]	; (80028f4 <main+0x34c>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	2201      	movs	r2, #1
 8002674:	4053      	eors	r3, r2
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d027      	beq.n	80026cc <main+0x124>
  {
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800267c:	4ba1      	ldr	r3, [pc, #644]	; (8002904 <main+0x35c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	0018      	movs	r0, r3
 8002682:	f007 faf7 	bl	8009c74 <my_rtc_set_alarm>
 8002686:	1e03      	subs	r3, r0, #0
 8002688:	d020      	beq.n	80026cc <main+0x124>
	  {
		  sprintf ( dbg_payload , "%s,%d,HAL_PWR_EnterSTANDBYMode" , __FILE__ , __LINE__ ) ;
 800268a:	4a9c      	ldr	r2, [pc, #624]	; (80028fc <main+0x354>)
 800268c:	499e      	ldr	r1, [pc, #632]	; (8002908 <main+0x360>)
 800268e:	4897      	ldr	r0, [pc, #604]	; (80028ec <main+0x344>)
 8002690:	23c0      	movs	r3, #192	; 0xc0
 8002692:	f009 fcfb 	bl	800c08c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002696:	4b95      	ldr	r3, [pc, #596]	; (80028ec <main+0x344>)
 8002698:	0018      	movs	r0, r3
 800269a:	f000 fced 	bl	8003078 <send_debug_logs>
		  my_tim_stop () ;
 800269e:	f001 f945 	bl	800392c <my_tim_stop>
		  my_rtc_alarm_flag = false ;
 80026a2:	4b9a      	ldr	r3, [pc, #616]	; (800290c <main+0x364>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
		  HAL_PWR_EnterSTANDBYMode () ;
 80026a8:	f002 f9ea 	bl	8004a80 <HAL_PWR_EnterSTANDBYMode>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80026ac:	4b92      	ldr	r3, [pc, #584]	; (80028f8 <main+0x350>)
 80026ae:	0018      	movs	r0, r3
 80026b0:	f007 fa9e 	bl	8009bf0 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 80026b4:	4a91      	ldr	r2, [pc, #580]	; (80028fc <main+0x354>)
 80026b6:	4996      	ldr	r1, [pc, #600]	; (8002910 <main+0x368>)
 80026b8:	488c      	ldr	r0, [pc, #560]	; (80028ec <main+0x344>)
 80026ba:	4b8f      	ldr	r3, [pc, #572]	; (80028f8 <main+0x350>)
 80026bc:	9300      	str	r3, [sp, #0]
 80026be:	23c6      	movs	r3, #198	; 0xc6
 80026c0:	f009 fce4 	bl	800c08c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026c4:	4b89      	ldr	r3, [pc, #548]	; (80028ec <main+0x344>)
 80026c6:	0018      	movs	r0, r3
 80026c8:	f000 fcd6 	bl	8003078 <send_debug_logs>
	  }
  }

  if ( !my_astro_init () )
 80026cc:	f007 f858 	bl	8009780 <my_astro_init>
 80026d0:	0003      	movs	r3, r0
 80026d2:	001a      	movs	r2, r3
 80026d4:	2301      	movs	r3, #1
 80026d6:	4053      	eors	r3, r2
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00e      	beq.n	80026fc <main+0x154>
	  my_sys_restart () ;
 80026de:	f000 fd99 	bl	8003214 <my_sys_restart>
 80026e2:	e061      	b.n	80027a8 <main+0x200>
  else
  {
	  while ( my_astro_evt_pin () )
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 80026e4:	4a85      	ldr	r2, [pc, #532]	; (80028fc <main+0x354>)
 80026e6:	498b      	ldr	r1, [pc, #556]	; (8002914 <main+0x36c>)
 80026e8:	4880      	ldr	r0, [pc, #512]	; (80028ec <main+0x344>)
 80026ea:	23d1      	movs	r3, #209	; 0xd1
 80026ec:	f009 fcce 	bl	800c08c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 80026f0:	4b7e      	ldr	r3, [pc, #504]	; (80028ec <main+0x344>)
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 fcc0 	bl	8003078 <send_debug_logs>
		  my_astro_handle_evt () ;
 80026f8:	f007 f8a2 	bl	8009840 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80026fc:	f001 f8e8 	bl	80038d0 <my_astro_evt_pin>
 8002700:	1e03      	subs	r3, r0, #0
 8002702:	d1ef      	bne.n	80026e4 <main+0x13c>
	  }
	  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%s" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fv ) ;
 8002704:	4b84      	ldr	r3, [pc, #528]	; (8002918 <main+0x370>)
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	4698      	mov	r8, r3
 800270a:	4b79      	ldr	r3, [pc, #484]	; (80028f0 <main+0x348>)
 800270c:	689c      	ldr	r4, [r3, #8]
 800270e:	68dd      	ldr	r5, [r3, #12]
 8002710:	4b77      	ldr	r3, [pc, #476]	; (80028f0 <main+0x348>)
 8002712:	8a5b      	ldrh	r3, [r3, #18]
 8002714:	001e      	movs	r6, r3
 8002716:	4b76      	ldr	r3, [pc, #472]	; (80028f0 <main+0x348>)
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	213c      	movs	r1, #60	; 0x3c
 800271c:	0018      	movs	r0, r3
 800271e:	f7fd fd0d 	bl	800013c <__udivsi3>
 8002722:	0003      	movs	r3, r0
 8002724:	001a      	movs	r2, r3
 8002726:	4b7d      	ldr	r3, [pc, #500]	; (800291c <main+0x374>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	497d      	ldr	r1, [pc, #500]	; (8002920 <main+0x378>)
 800272c:	487d      	ldr	r0, [pc, #500]	; (8002924 <main+0x37c>)
 800272e:	9304      	str	r3, [sp, #16]
 8002730:	9203      	str	r2, [sp, #12]
 8002732:	9602      	str	r6, [sp, #8]
 8002734:	9400      	str	r4, [sp, #0]
 8002736:	9501      	str	r5, [sp, #4]
 8002738:	4642      	mov	r2, r8
 800273a:	f009 fca7 	bl	800c08c <sprintf>
	  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800273e:	4a6f      	ldr	r2, [pc, #444]	; (80028fc <main+0x354>)
 8002740:	4979      	ldr	r1, [pc, #484]	; (8002928 <main+0x380>)
 8002742:	486a      	ldr	r0, [pc, #424]	; (80028ec <main+0x344>)
 8002744:	4b77      	ldr	r3, [pc, #476]	; (8002924 <main+0x37c>)
 8002746:	9300      	str	r3, [sp, #0]
 8002748:	23d6      	movs	r3, #214	; 0xd6
 800274a:	f009 fc9f 	bl	800c08c <sprintf>
	  send_debug_logs ( dbg_payload ) ;
 800274e:	4b67      	ldr	r3, [pc, #412]	; (80028ec <main+0x344>)
 8002750:	0018      	movs	r0, r3
 8002752:	f000 fc91 	bl	8003078 <send_debug_logs>
	  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002756:	4b66      	ldr	r3, [pc, #408]	; (80028f0 <main+0x348>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	4b65      	ldr	r3, [pc, #404]	; (80028f0 <main+0x348>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	0019      	movs	r1, r3
 8002760:	0010      	movs	r0, r2
 8002762:	f007 f8af 	bl	80098c4 <my_astro_write_coordinates>
	  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002766:	4b6c      	ldr	r3, [pc, #432]	; (8002918 <main+0x370>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	b291      	uxth	r1, r2
 800276e:	4a6a      	ldr	r2, [pc, #424]	; (8002918 <main+0x370>)
 8002770:	8011      	strh	r1, [r2, #0]
 8002772:	4a6c      	ldr	r2, [pc, #432]	; (8002924 <main+0x37c>)
 8002774:	0011      	movs	r1, r2
 8002776:	0018      	movs	r0, r3
 8002778:	f007 f83a 	bl	80097f0 <my_astro_add_payload_2_queue>
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 800277c:	4b61      	ldr	r3, [pc, #388]	; (8002904 <main+0x35c>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	0018      	movs	r0, r3
 8002782:	f007 fa77 	bl	8009c74 <my_rtc_set_alarm>
 8002786:	1e03      	subs	r3, r0, #0
 8002788:	d00e      	beq.n	80027a8 <main+0x200>
	  {
		  my_sys_deepsleep () ;
 800278a:	f000 fd67 	bl	800325c <my_sys_deepsleep>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( my_astro_evt_pin () )
 800278e:	e00b      	b.n	80027a8 <main+0x200>
	  {
		  sprintf ( dbg_payload , "%s,%d,my_astro_evt_pin" , __FILE__ , __LINE__ ) ;
 8002790:	4a5a      	ldr	r2, [pc, #360]	; (80028fc <main+0x354>)
 8002792:	4960      	ldr	r1, [pc, #384]	; (8002914 <main+0x36c>)
 8002794:	4855      	ldr	r0, [pc, #340]	; (80028ec <main+0x344>)
 8002796:	23e8      	movs	r3, #232	; 0xe8
 8002798:	f009 fc78 	bl	800c08c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <main+0x344>)
 800279e:	0018      	movs	r0, r3
 80027a0:	f000 fc6a 	bl	8003078 <send_debug_logs>
		  my_astro_handle_evt () ;
 80027a4:	f007 f84c 	bl	8009840 <my_astro_handle_evt>
	  while ( my_astro_evt_pin () )
 80027a8:	f001 f892 	bl	80038d0 <my_astro_evt_pin>
 80027ac:	1e03      	subs	r3, r0, #0
 80027ae:	d1ef      	bne.n	8002790 <main+0x1e8>
	  }
	  if ( astro_rcv_cmd_flag )
 80027b0:	4b5e      	ldr	r3, [pc, #376]	; (800292c <main+0x384>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <main+0x220>
	  {
		  astro_rcv_cmd_flag = false ;
 80027b8:	4b5c      	ldr	r3, [pc, #368]	; (800292c <main+0x384>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	701a      	strb	r2, [r3, #0]
		  my_tracker_handle_cmd () ;
 80027be:	f000 fe21 	bl	8003404 <my_tracker_handle_cmd>
		  my_astro_rcv_cmd[0] = 0 ;
 80027c2:	4b5b      	ldr	r3, [pc, #364]	; (8002930 <main+0x388>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]
	  }
	  if ( my_rtc_alarm_flag )
 80027c8:	4b50      	ldr	r3, [pc, #320]	; (800290c <main+0x364>)
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d100      	bne.n	80027d2 <main+0x22a>
 80027d0:	e07a      	b.n	80028c8 <main+0x320>
	  {
		  my_rtc_alarm_flag = false ;
 80027d2:	4b4e      	ldr	r3, [pc, #312]	; (800290c <main+0x364>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_on () ;
 80027d8:	f000 ffae 	bl	8003738 <my_gnss_sw_on>
		  my_gnss_3dfix_flag = my_gnss_acq_coordinates ( &fix3d ) ;
 80027dc:	4b44      	ldr	r3, [pc, #272]	; (80028f0 <main+0x348>)
 80027de:	0018      	movs	r0, r3
 80027e0:	f007 f880 	bl	80098e4 <my_gnss_acq_coordinates>
 80027e4:	0003      	movs	r3, r0
 80027e6:	001a      	movs	r2, r3
 80027e8:	4b42      	ldr	r3, [pc, #264]	; (80028f4 <main+0x34c>)
 80027ea:	701a      	strb	r2, [r3, #0]
		  my_gnss_sw_off () ;
 80027ec:	f000 ffbe 	bl	800376c <my_gnss_sw_off>
		  my_rtc_get_dt_s ( rtc_dt_s ) ;
 80027f0:	4b41      	ldr	r3, [pc, #260]	; (80028f8 <main+0x350>)
 80027f2:	0018      	movs	r0, r3
 80027f4:	f007 f9fc 	bl	8009bf0 <my_rtc_get_dt_s>
		  sprintf ( dbg_payload , "%s,%d,%s,fix_mode=%c,pdop=%.1f,acq_time=%u,acq_total_time=%lu" , __FILE__ , __LINE__ , rtc_dt_s , fix3d.fix_mode , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) ) ;
 80027f8:	4b3d      	ldr	r3, [pc, #244]	; (80028f0 <main+0x348>)
 80027fa:	7c1b      	ldrb	r3, [r3, #16]
 80027fc:	001e      	movs	r6, r3
 80027fe:	4b3c      	ldr	r3, [pc, #240]	; (80028f0 <main+0x348>)
 8002800:	689c      	ldr	r4, [r3, #8]
 8002802:	68dd      	ldr	r5, [r3, #12]
 8002804:	4b3a      	ldr	r3, [pc, #232]	; (80028f0 <main+0x348>)
 8002806:	8a5b      	ldrh	r3, [r3, #18]
 8002808:	4698      	mov	r8, r3
 800280a:	4b39      	ldr	r3, [pc, #228]	; (80028f0 <main+0x348>)
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	213c      	movs	r1, #60	; 0x3c
 8002810:	0018      	movs	r0, r3
 8002812:	f7fd fc93 	bl	800013c <__udivsi3>
 8002816:	0003      	movs	r3, r0
 8002818:	4a38      	ldr	r2, [pc, #224]	; (80028fc <main+0x354>)
 800281a:	4939      	ldr	r1, [pc, #228]	; (8002900 <main+0x358>)
 800281c:	4833      	ldr	r0, [pc, #204]	; (80028ec <main+0x344>)
 800281e:	9305      	str	r3, [sp, #20]
 8002820:	4643      	mov	r3, r8
 8002822:	9304      	str	r3, [sp, #16]
 8002824:	9402      	str	r4, [sp, #8]
 8002826:	9503      	str	r5, [sp, #12]
 8002828:	9601      	str	r6, [sp, #4]
 800282a:	4b33      	ldr	r3, [pc, #204]	; (80028f8 <main+0x350>)
 800282c:	9300      	str	r3, [sp, #0]
 800282e:	23f9      	movs	r3, #249	; 0xf9
 8002830:	f009 fc2c 	bl	800c08c <sprintf>
		  send_debug_logs ( dbg_payload ) ;
 8002834:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <main+0x344>)
 8002836:	0018      	movs	r0, r3
 8002838:	f000 fc1e 	bl	8003078 <send_debug_logs>
		  if ( my_gnss_3dfix_flag )
 800283c:	4b2d      	ldr	r3, [pc, #180]	; (80028f4 <main+0x34c>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d041      	beq.n	80028c8 <main+0x320>
		  {
			  my_astro_write_coordinates ( fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002844:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <main+0x348>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4b29      	ldr	r3, [pc, #164]	; (80028f0 <main+0x348>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	0019      	movs	r1, r3
 800284e:	0010      	movs	r0, r2
 8002850:	f007 f838 	bl	80098c4 <my_astro_write_coordinates>
			  sprintf ( my_astro_payload , "%u,%.1f,%u,%lu,%ld,%ld" , my_astro_payload_id , fix3d.pdop , fix3d.acq_time , (uint32_t) ( fix3d.acq_total_time / 60 ) , fix3d.latitude_astro_geo_wr , fix3d.longitude_astro_geo_wr ) ;
 8002854:	4b30      	ldr	r3, [pc, #192]	; (8002918 <main+0x370>)
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	4698      	mov	r8, r3
 800285a:	4b25      	ldr	r3, [pc, #148]	; (80028f0 <main+0x348>)
 800285c:	689c      	ldr	r4, [r3, #8]
 800285e:	68dd      	ldr	r5, [r3, #12]
 8002860:	4b23      	ldr	r3, [pc, #140]	; (80028f0 <main+0x348>)
 8002862:	8a5b      	ldrh	r3, [r3, #18]
 8002864:	001e      	movs	r6, r3
 8002866:	4b22      	ldr	r3, [pc, #136]	; (80028f0 <main+0x348>)
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	213c      	movs	r1, #60	; 0x3c
 800286c:	0018      	movs	r0, r3
 800286e:	f7fd fc65 	bl	800013c <__udivsi3>
 8002872:	0003      	movs	r3, r0
 8002874:	469c      	mov	ip, r3
 8002876:	4b1e      	ldr	r3, [pc, #120]	; (80028f0 <main+0x348>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <main+0x348>)
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	492d      	ldr	r1, [pc, #180]	; (8002934 <main+0x38c>)
 8002880:	4828      	ldr	r0, [pc, #160]	; (8002924 <main+0x37c>)
 8002882:	9305      	str	r3, [sp, #20]
 8002884:	9204      	str	r2, [sp, #16]
 8002886:	4663      	mov	r3, ip
 8002888:	9303      	str	r3, [sp, #12]
 800288a:	9602      	str	r6, [sp, #8]
 800288c:	9400      	str	r4, [sp, #0]
 800288e:	9501      	str	r5, [sp, #4]
 8002890:	4642      	mov	r2, r8
 8002892:	f009 fbfb 	bl	800c08c <sprintf>
			  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8002896:	4b20      	ldr	r3, [pc, #128]	; (8002918 <main+0x370>)
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	b291      	uxth	r1, r2
 800289e:	4a1e      	ldr	r2, [pc, #120]	; (8002918 <main+0x370>)
 80028a0:	8011      	strh	r1, [r2, #0]
 80028a2:	4a20      	ldr	r2, [pc, #128]	; (8002924 <main+0x37c>)
 80028a4:	0011      	movs	r1, r2
 80028a6:	0018      	movs	r0, r3
 80028a8:	f006 ffa2 	bl	80097f0 <my_astro_add_payload_2_queue>
			  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ;
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	005c      	lsls	r4, r3, #1
 80028b0:	4a12      	ldr	r2, [pc, #72]	; (80028fc <main+0x354>)
 80028b2:	491d      	ldr	r1, [pc, #116]	; (8002928 <main+0x380>)
 80028b4:	480d      	ldr	r0, [pc, #52]	; (80028ec <main+0x344>)
 80028b6:	4b1b      	ldr	r3, [pc, #108]	; (8002924 <main+0x37c>)
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	0023      	movs	r3, r4
 80028bc:	f009 fbe6 	bl	800c08c <sprintf>
			  send_debug_logs ( dbg_payload ) ;
 80028c0:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <main+0x344>)
 80028c2:	0018      	movs	r0, r3
 80028c4:	f000 fbd8 	bl	8003078 <send_debug_logs>
		  }
	  }
	  if ( my_rtc_set_alarm ( my_rtc_alarmA_time ) )
 80028c8:	4b0e      	ldr	r3, [pc, #56]	; (8002904 <main+0x35c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	0018      	movs	r0, r3
 80028ce:	f007 f9d1 	bl	8009c74 <my_rtc_set_alarm>
 80028d2:	1e03      	subs	r3, r0, #0
 80028d4:	d100      	bne.n	80028d8 <main+0x330>
 80028d6:	e767      	b.n	80027a8 <main+0x200>
	  {
		  my_sys_deepsleep () ;
 80028d8:	f000 fcc0 	bl	800325c <my_sys_deepsleep>
	  while ( my_astro_evt_pin () )
 80028dc:	e764      	b.n	80027a8 <main+0x200>
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	20000000 	.word	0x20000000
 80028e4:	20000a22 	.word	0x20000a22
 80028e8:	08012c84 	.word	0x08012c84
 80028ec:	20000b10 	.word	0x20000b10
 80028f0:	20000ae8 	.word	0x20000ae8
 80028f4:	20000b01 	.word	0x20000b01
 80028f8:	20000a24 	.word	0x20000a24
 80028fc:	08012c94 	.word	0x08012c94
 8002900:	08012ca8 	.word	0x08012ca8
 8002904:	2000000c 	.word	0x2000000c
 8002908:	08012ce8 	.word	0x08012ce8
 800290c:	20000b00 	.word	0x20000b00
 8002910:	08012d08 	.word	0x08012d08
 8002914:	08012d14 	.word	0x08012d14
 8002918:	20000a38 	.word	0x20000a38
 800291c:	20000004 	.word	0x20000004
 8002920:	08012d2c 	.word	0x08012d2c
 8002924:	20000a3c 	.word	0x20000a3c
 8002928:	08012d40 	.word	0x08012d40
 800292c:	20000c0a 	.word	0x20000c0a
 8002930:	20000c0c 	.word	0x20000c0c
 8002934:	08012d54 	.word	0x08012d54

08002938 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002938:	b590      	push	{r4, r7, lr}
 800293a:	b095      	sub	sp, #84	; 0x54
 800293c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800293e:	2414      	movs	r4, #20
 8002940:	193b      	adds	r3, r7, r4
 8002942:	0018      	movs	r0, r3
 8002944:	233c      	movs	r3, #60	; 0x3c
 8002946:	001a      	movs	r2, r3
 8002948:	2100      	movs	r1, #0
 800294a:	f009 fc35 	bl	800c1b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800294e:	1d3b      	adds	r3, r7, #4
 8002950:	0018      	movs	r0, r3
 8002952:	2310      	movs	r3, #16
 8002954:	001a      	movs	r2, r3
 8002956:	2100      	movs	r1, #0
 8002958:	f009 fc2e 	bl	800c1b8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800295c:	2380      	movs	r3, #128	; 0x80
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	0018      	movs	r0, r3
 8002962:	f002 f8a7 	bl	8004ab4 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002966:	f002 f845 	bl	80049f4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800296a:	4b1d      	ldr	r3, [pc, #116]	; (80029e0 <SystemClock_Config+0xa8>)
 800296c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800296e:	4b1c      	ldr	r3, [pc, #112]	; (80029e0 <SystemClock_Config+0xa8>)
 8002970:	2118      	movs	r1, #24
 8002972:	438a      	bics	r2, r1
 8002974:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002976:	193b      	adds	r3, r7, r4
 8002978:	2206      	movs	r2, #6
 800297a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800297c:	193b      	adds	r3, r7, r4
 800297e:	2201      	movs	r2, #1
 8002980:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002982:	193b      	adds	r3, r7, r4
 8002984:	2280      	movs	r2, #128	; 0x80
 8002986:	0052      	lsls	r2, r2, #1
 8002988:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800298a:	193b      	adds	r3, r7, r4
 800298c:	2200      	movs	r2, #0
 800298e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002990:	193b      	adds	r3, r7, r4
 8002992:	2240      	movs	r2, #64	; 0x40
 8002994:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002996:	193b      	adds	r3, r7, r4
 8002998:	2200      	movs	r2, #0
 800299a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800299c:	193b      	adds	r3, r7, r4
 800299e:	0018      	movs	r0, r3
 80029a0:	f002 f8d4 	bl	8004b4c <HAL_RCC_OscConfig>
 80029a4:	1e03      	subs	r3, r0, #0
 80029a6:	d001      	beq.n	80029ac <SystemClock_Config+0x74>
  {
    Error_Handler();
 80029a8:	f001 f806 	bl	80039b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029ac:	1d3b      	adds	r3, r7, #4
 80029ae:	2207      	movs	r2, #7
 80029b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80029b2:	1d3b      	adds	r3, r7, #4
 80029b4:	2200      	movs	r2, #0
 80029b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029be:	1d3b      	adds	r3, r7, #4
 80029c0:	2200      	movs	r2, #0
 80029c2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80029c4:	1d3b      	adds	r3, r7, #4
 80029c6:	2100      	movs	r1, #0
 80029c8:	0018      	movs	r0, r3
 80029ca:	f002 fc1f 	bl	800520c <HAL_RCC_ClockConfig>
 80029ce:	1e03      	subs	r3, r0, #0
 80029d0:	d001      	beq.n	80029d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80029d2:	f000 fff1 	bl	80039b8 <Error_Handler>
  }
}
 80029d6:	46c0      	nop			; (mov r8, r8)
 80029d8:	46bd      	mov	sp, r7
 80029da:	b015      	add	sp, #84	; 0x54
 80029dc:	bd90      	pop	{r4, r7, pc}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	40021000 	.word	0x40021000

080029e4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b090      	sub	sp, #64	; 0x40
 80029e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80029ea:	232c      	movs	r3, #44	; 0x2c
 80029ec:	18fb      	adds	r3, r7, r3
 80029ee:	0018      	movs	r0, r3
 80029f0:	2314      	movs	r3, #20
 80029f2:	001a      	movs	r2, r3
 80029f4:	2100      	movs	r1, #0
 80029f6:	f009 fbdf 	bl	800c1b8 <memset>
  RTC_DateTypeDef sDate = {0};
 80029fa:	2328      	movs	r3, #40	; 0x28
 80029fc:	18fb      	adds	r3, r7, r3
 80029fe:	2200      	movs	r2, #0
 8002a00:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002a02:	003b      	movs	r3, r7
 8002a04:	0018      	movs	r0, r3
 8002a06:	2328      	movs	r3, #40	; 0x28
 8002a08:	001a      	movs	r2, r3
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	f009 fbd4 	bl	800c1b8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a10:	4b44      	ldr	r3, [pc, #272]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a12:	4a45      	ldr	r2, [pc, #276]	; (8002b28 <MX_RTC_Init+0x144>)
 8002a14:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a16:	4b43      	ldr	r3, [pc, #268]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002a1c:	4b41      	ldr	r3, [pc, #260]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a1e:	227f      	movs	r2, #127	; 0x7f
 8002a20:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002a22:	4b40      	ldr	r3, [pc, #256]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a24:	22ff      	movs	r2, #255	; 0xff
 8002a26:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a28:	4b3e      	ldr	r3, [pc, #248]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a2e:	4b3d      	ldr	r3, [pc, #244]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a34:	4b3b      	ldr	r3, [pc, #236]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a3a:	4b3a      	ldr	r3, [pc, #232]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a3c:	2280      	movs	r2, #128	; 0x80
 8002a3e:	05d2      	lsls	r2, r2, #23
 8002a40:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002a42:	4b38      	ldr	r3, [pc, #224]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a48:	4b36      	ldr	r3, [pc, #216]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f002 ffc4 	bl	80059d8 <HAL_RTC_Init>
 8002a50:	1e03      	subs	r3, r0, #0
 8002a52:	d001      	beq.n	8002a58 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002a54:	f000 ffb0 	bl	80039b8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002a58:	212c      	movs	r1, #44	; 0x2c
 8002a5a:	187b      	adds	r3, r7, r1
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002a60:	187b      	adds	r3, r7, r1
 8002a62:	2200      	movs	r2, #0
 8002a64:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8002a66:	187b      	adds	r3, r7, r1
 8002a68:	2200      	movs	r2, #0
 8002a6a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002a6c:	187b      	adds	r3, r7, r1
 8002a6e:	2200      	movs	r2, #0
 8002a70:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a72:	187b      	adds	r3, r7, r1
 8002a74:	2200      	movs	r2, #0
 8002a76:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a78:	187b      	adds	r3, r7, r1
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002a7e:	1879      	adds	r1, r7, r1
 8002a80:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <MX_RTC_Init+0x140>)
 8002a82:	2201      	movs	r2, #1
 8002a84:	0018      	movs	r0, r3
 8002a86:	f003 f849 	bl	8005b1c <HAL_RTC_SetTime>
 8002a8a:	1e03      	subs	r3, r0, #0
 8002a8c:	d001      	beq.n	8002a92 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002a8e:	f000 ff93 	bl	80039b8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002a92:	2128      	movs	r1, #40	; 0x28
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	2206      	movs	r2, #6
 8002a98:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002a9a:	187b      	adds	r3, r7, r1
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002aac:	1879      	adds	r1, r7, r1
 8002aae:	4b1d      	ldr	r3, [pc, #116]	; (8002b24 <MX_RTC_Init+0x140>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	f003 f936 	bl	8005d24 <HAL_RTC_SetDate>
 8002ab8:	1e03      	subs	r3, r0, #0
 8002aba:	d001      	beq.n	8002ac0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002abc:	f000 ff7c 	bl	80039b8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002ac0:	003b      	movs	r3, r7
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002ac6:	003b      	movs	r3, r7
 8002ac8:	2200      	movs	r2, #0
 8002aca:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002acc:	003b      	movs	r3, r7
 8002ace:	2200      	movs	r2, #0
 8002ad0:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002ad2:	003b      	movs	r3, r7
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ad8:	003b      	movs	r3, r7
 8002ada:	2200      	movs	r2, #0
 8002adc:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002ade:	003b      	movs	r3, r7
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002ae4:	003b      	movs	r3, r7
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002aea:	003b      	movs	r3, r7
 8002aec:	2200      	movs	r2, #0
 8002aee:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002af0:	003b      	movs	r3, r7
 8002af2:	2200      	movs	r2, #0
 8002af4:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002af6:	003b      	movs	r3, r7
 8002af8:	2220      	movs	r2, #32
 8002afa:	2101      	movs	r1, #1
 8002afc:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002afe:	003b      	movs	r3, r7
 8002b00:	2280      	movs	r2, #128	; 0x80
 8002b02:	0052      	lsls	r2, r2, #1
 8002b04:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002b06:	0039      	movs	r1, r7
 8002b08:	4b06      	ldr	r3, [pc, #24]	; (8002b24 <MX_RTC_Init+0x140>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	0018      	movs	r0, r3
 8002b0e:	f003 f9e9 	bl	8005ee4 <HAL_RTC_SetAlarm_IT>
 8002b12:	1e03      	subs	r3, r0, #0
 8002b14:	d001      	beq.n	8002b1a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002b16:	f000 ff4f 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002b1a:	46c0      	nop			; (mov r8, r8)
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	b010      	add	sp, #64	; 0x40
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	46c0      	nop			; (mov r8, r8)
 8002b24:	200006f4 	.word	0x200006f4
 8002b28:	40002800 	.word	0x40002800

08002b2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b30:	4b1b      	ldr	r3, [pc, #108]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b32:	4a1c      	ldr	r2, [pc, #112]	; (8002ba4 <MX_SPI1_Init+0x78>)
 8002b34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b36:	4b1a      	ldr	r3, [pc, #104]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b38:	2282      	movs	r2, #130	; 0x82
 8002b3a:	0052      	lsls	r2, r2, #1
 8002b3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b3e:	4b18      	ldr	r3, [pc, #96]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b44:	4b16      	ldr	r3, [pc, #88]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b46:	22e0      	movs	r2, #224	; 0xe0
 8002b48:	00d2      	lsls	r2, r2, #3
 8002b4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b4c:	4b14      	ldr	r3, [pc, #80]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b52:	4b13      	ldr	r3, [pc, #76]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b58:	4b11      	ldr	r3, [pc, #68]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b5a:	2280      	movs	r2, #128	; 0x80
 8002b5c:	0092      	lsls	r2, r2, #2
 8002b5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b60:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b66:	4b0e      	ldr	r3, [pc, #56]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b72:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b78:	4b09      	ldr	r3, [pc, #36]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b7a:	2207      	movs	r2, #7
 8002b7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b7e:	4b08      	ldr	r3, [pc, #32]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b84:	4b06      	ldr	r3, [pc, #24]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b86:	2208      	movs	r2, #8
 8002b88:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b8a:	4b05      	ldr	r3, [pc, #20]	; (8002ba0 <MX_SPI1_Init+0x74>)
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f003 fc89 	bl	80064a4 <HAL_SPI_Init>
 8002b92:	1e03      	subs	r3, r0, #0
 8002b94:	d001      	beq.n	8002b9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002b96:	f000 ff0f 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	20000720 	.word	0x20000720
 8002ba4:	40013000 	.word	0x40013000

08002ba8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bae:	1d3b      	adds	r3, r7, #4
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	230c      	movs	r3, #12
 8002bb4:	001a      	movs	r2, r3
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	f009 fafe 	bl	800c1b8 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002bbc:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bbe:	4a16      	ldr	r2, [pc, #88]	; (8002c18 <MX_TIM6_Init+0x70>)
 8002bc0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002bc2:	4b14      	ldr	r3, [pc, #80]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bc4:	4a15      	ldr	r2, [pc, #84]	; (8002c1c <MX_TIM6_Init+0x74>)
 8002bc6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bc8:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002bce:	4b11      	ldr	r3, [pc, #68]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bd0:	4a13      	ldr	r2, [pc, #76]	; (8002c20 <MX_TIM6_Init+0x78>)
 8002bd2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bd4:	4b0f      	ldr	r3, [pc, #60]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002bda:	4b0e      	ldr	r3, [pc, #56]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bdc:	0018      	movs	r0, r3
 8002bde:	f003 fd19 	bl	8006614 <HAL_TIM_Base_Init>
 8002be2:	1e03      	subs	r3, r0, #0
 8002be4:	d001      	beq.n	8002bea <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002be6:	f000 fee7 	bl	80039b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bf0:	1d3b      	adds	r3, r7, #4
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002bf6:	1d3a      	adds	r2, r7, #4
 8002bf8:	4b06      	ldr	r3, [pc, #24]	; (8002c14 <MX_TIM6_Init+0x6c>)
 8002bfa:	0011      	movs	r1, r2
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f003 ffb1 	bl	8006b64 <HAL_TIMEx_MasterConfigSynchronization>
 8002c02:	1e03      	subs	r3, r0, #0
 8002c04:	d001      	beq.n	8002c0a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002c06:	f000 fed7 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002c0a:	46c0      	nop			; (mov r8, r8)
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b004      	add	sp, #16
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	20000784 	.word	0x20000784
 8002c18:	40001000 	.word	0x40001000
 8002c1c:	00003e7f 	.word	0x00003e7f
 8002c20:	000003e7 	.word	0x000003e7

08002c24 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c28:	4b23      	ldr	r3, [pc, #140]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c2a:	4a24      	ldr	r2, [pc, #144]	; (8002cbc <MX_USART1_UART_Init+0x98>)
 8002c2c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c2e:	4b22      	ldr	r3, [pc, #136]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c30:	22e1      	movs	r2, #225	; 0xe1
 8002c32:	0252      	lsls	r2, r2, #9
 8002c34:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c3c:	4b1e      	ldr	r3, [pc, #120]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c42:	4b1d      	ldr	r3, [pc, #116]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c48:	4b1b      	ldr	r3, [pc, #108]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c4a:	220c      	movs	r2, #12
 8002c4c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c4e:	4b1a      	ldr	r3, [pc, #104]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c54:	4b18      	ldr	r3, [pc, #96]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c5a:	4b17      	ldr	r3, [pc, #92]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c60:	4b15      	ldr	r3, [pc, #84]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c66:	4b14      	ldr	r3, [pc, #80]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c6c:	4b12      	ldr	r3, [pc, #72]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f004 f806 	bl	8006c80 <HAL_UART_Init>
 8002c74:	1e03      	subs	r3, r0, #0
 8002c76:	d001      	beq.n	8002c7c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002c78:	f000 fe9e 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c7c:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c7e:	2100      	movs	r1, #0
 8002c80:	0018      	movs	r0, r3
 8002c82:	f004 ffe1 	bl	8007c48 <HAL_UARTEx_SetTxFifoThreshold>
 8002c86:	1e03      	subs	r3, r0, #0
 8002c88:	d001      	beq.n	8002c8e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002c8a:	f000 fe95 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c8e:	4b0a      	ldr	r3, [pc, #40]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002c90:	2100      	movs	r1, #0
 8002c92:	0018      	movs	r0, r3
 8002c94:	f005 f818 	bl	8007cc8 <HAL_UARTEx_SetRxFifoThreshold>
 8002c98:	1e03      	subs	r3, r0, #0
 8002c9a:	d001      	beq.n	8002ca0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002c9c:	f000 fe8c 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ca0:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <MX_USART1_UART_Init+0x94>)
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	f004 ff96 	bl	8007bd4 <HAL_UARTEx_DisableFifoMode>
 8002ca8:	1e03      	subs	r3, r0, #0
 8002caa:	d001      	beq.n	8002cb0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002cac:	f000 fe84 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cb0:	46c0      	nop			; (mov r8, r8)
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	200007d0 	.word	0x200007d0
 8002cbc:	40013800 	.word	0x40013800

08002cc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cc4:	4b23      	ldr	r3, [pc, #140]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cc6:	4a24      	ldr	r2, [pc, #144]	; (8002d58 <MX_USART2_UART_Init+0x98>)
 8002cc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cca:	4b22      	ldr	r3, [pc, #136]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002ccc:	22e1      	movs	r2, #225	; 0xe1
 8002cce:	0252      	lsls	r2, r2, #9
 8002cd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd2:	4b20      	ldr	r3, [pc, #128]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cd8:	4b1e      	ldr	r3, [pc, #120]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cde:	4b1d      	ldr	r3, [pc, #116]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ce4:	4b1b      	ldr	r3, [pc, #108]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002ce6:	220c      	movs	r2, #12
 8002ce8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cea:	4b1a      	ldr	r3, [pc, #104]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf0:	4b18      	ldr	r3, [pc, #96]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cf6:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cfc:	4b15      	ldr	r3, [pc, #84]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d02:	4b14      	ldr	r3, [pc, #80]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d08:	4b12      	ldr	r3, [pc, #72]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f003 ffb8 	bl	8006c80 <HAL_UART_Init>
 8002d10:	1e03      	subs	r3, r0, #0
 8002d12:	d001      	beq.n	8002d18 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d14:	f000 fe50 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d18:	4b0e      	ldr	r3, [pc, #56]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002d1a:	2100      	movs	r1, #0
 8002d1c:	0018      	movs	r0, r3
 8002d1e:	f004 ff93 	bl	8007c48 <HAL_UARTEx_SetTxFifoThreshold>
 8002d22:	1e03      	subs	r3, r0, #0
 8002d24:	d001      	beq.n	8002d2a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d26:	f000 fe47 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d2a:	4b0a      	ldr	r3, [pc, #40]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002d2c:	2100      	movs	r1, #0
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f004 ffca 	bl	8007cc8 <HAL_UARTEx_SetRxFifoThreshold>
 8002d34:	1e03      	subs	r3, r0, #0
 8002d36:	d001      	beq.n	8002d3c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d38:	f000 fe3e 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002d3c:	4b05      	ldr	r3, [pc, #20]	; (8002d54 <MX_USART2_UART_Init+0x94>)
 8002d3e:	0018      	movs	r0, r3
 8002d40:	f004 ff48 	bl	8007bd4 <HAL_UARTEx_DisableFifoMode>
 8002d44:	1e03      	subs	r3, r0, #0
 8002d46:	d001      	beq.n	8002d4c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002d48:	f000 fe36 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d4c:	46c0      	nop			; (mov r8, r8)
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	20000864 	.word	0x20000864
 8002d58:	40004400 	.word	0x40004400

08002d5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d60:	4b23      	ldr	r3, [pc, #140]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d62:	4a24      	ldr	r2, [pc, #144]	; (8002df4 <MX_USART3_UART_Init+0x98>)
 8002d64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d66:	4b22      	ldr	r3, [pc, #136]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d68:	2296      	movs	r2, #150	; 0x96
 8002d6a:	0192      	lsls	r2, r2, #6
 8002d6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d6e:	4b20      	ldr	r3, [pc, #128]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d74:	4b1e      	ldr	r3, [pc, #120]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d7a:	4b1d      	ldr	r3, [pc, #116]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d80:	4b1b      	ldr	r3, [pc, #108]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d82:	220c      	movs	r2, #12
 8002d84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d86:	4b1a      	ldr	r3, [pc, #104]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d8c:	4b18      	ldr	r3, [pc, #96]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d92:	4b17      	ldr	r3, [pc, #92]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d98:	4b15      	ldr	r3, [pc, #84]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d9e:	4b14      	ldr	r3, [pc, #80]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002da4:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002da6:	0018      	movs	r0, r3
 8002da8:	f003 ff6a 	bl	8006c80 <HAL_UART_Init>
 8002dac:	1e03      	subs	r3, r0, #0
 8002dae:	d001      	beq.n	8002db4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002db0:	f000 fe02 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002db4:	4b0e      	ldr	r3, [pc, #56]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002db6:	2100      	movs	r1, #0
 8002db8:	0018      	movs	r0, r3
 8002dba:	f004 ff45 	bl	8007c48 <HAL_UARTEx_SetTxFifoThreshold>
 8002dbe:	1e03      	subs	r3, r0, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002dc2:	f000 fdf9 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dc6:	4b0a      	ldr	r3, [pc, #40]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002dc8:	2100      	movs	r1, #0
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f004 ff7c 	bl	8007cc8 <HAL_UARTEx_SetRxFifoThreshold>
 8002dd0:	1e03      	subs	r3, r0, #0
 8002dd2:	d001      	beq.n	8002dd8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002dd4:	f000 fdf0 	bl	80039b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002dd8:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <MX_USART3_UART_Init+0x94>)
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f004 fefa 	bl	8007bd4 <HAL_UARTEx_DisableFifoMode>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d001      	beq.n	8002de8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002de4:	f000 fde8 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002de8:	46c0      	nop			; (mov r8, r8)
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	200008f8 	.word	0x200008f8
 8002df4:	40004800 	.word	0x40004800

08002df8 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002dfc:	4b16      	ldr	r3, [pc, #88]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002dfe:	4a17      	ldr	r2, [pc, #92]	; (8002e5c <MX_USART5_UART_Init+0x64>)
 8002e00:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002e02:	4b15      	ldr	r3, [pc, #84]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e04:	2296      	movs	r2, #150	; 0x96
 8002e06:	0192      	lsls	r2, r2, #6
 8002e08:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002e0a:	4b13      	ldr	r3, [pc, #76]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002e10:	4b11      	ldr	r3, [pc, #68]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002e16:	4b10      	ldr	r3, [pc, #64]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002e1c:	4b0e      	ldr	r3, [pc, #56]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e1e:	220c      	movs	r2, #12
 8002e20:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e22:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e28:	4b0b      	ldr	r3, [pc, #44]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e34:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e3a:	4b07      	ldr	r3, [pc, #28]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002e40:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <MX_USART5_UART_Init+0x60>)
 8002e42:	0018      	movs	r0, r3
 8002e44:	f003 ff1c 	bl	8006c80 <HAL_UART_Init>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8002e4c:	f000 fdb4 	bl	80039b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002e50:	46c0      	nop			; (mov r8, r8)
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	2000098c 	.word	0x2000098c
 8002e5c:	40005000 	.word	0x40005000

08002e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e60:	b590      	push	{r4, r7, lr}
 8002e62:	b08b      	sub	sp, #44	; 0x2c
 8002e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e66:	2414      	movs	r4, #20
 8002e68:	193b      	adds	r3, r7, r4
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	2314      	movs	r3, #20
 8002e6e:	001a      	movs	r2, r3
 8002e70:	2100      	movs	r1, #0
 8002e72:	f009 f9a1 	bl	800c1b8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e76:	4b7a      	ldr	r3, [pc, #488]	; (8003060 <MX_GPIO_Init+0x200>)
 8002e78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e7a:	4b79      	ldr	r3, [pc, #484]	; (8003060 <MX_GPIO_Init+0x200>)
 8002e7c:	2104      	movs	r1, #4
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	635a      	str	r2, [r3, #52]	; 0x34
 8002e82:	4b77      	ldr	r3, [pc, #476]	; (8003060 <MX_GPIO_Init+0x200>)
 8002e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e86:	2204      	movs	r2, #4
 8002e88:	4013      	ands	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8e:	4b74      	ldr	r3, [pc, #464]	; (8003060 <MX_GPIO_Init+0x200>)
 8002e90:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e92:	4b73      	ldr	r3, [pc, #460]	; (8003060 <MX_GPIO_Init+0x200>)
 8002e94:	2101      	movs	r1, #1
 8002e96:	430a      	orrs	r2, r1
 8002e98:	635a      	str	r2, [r3, #52]	; 0x34
 8002e9a:	4b71      	ldr	r3, [pc, #452]	; (8003060 <MX_GPIO_Init+0x200>)
 8002e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea6:	4b6e      	ldr	r3, [pc, #440]	; (8003060 <MX_GPIO_Init+0x200>)
 8002ea8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002eaa:	4b6d      	ldr	r3, [pc, #436]	; (8003060 <MX_GPIO_Init+0x200>)
 8002eac:	2102      	movs	r1, #2
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	635a      	str	r2, [r3, #52]	; 0x34
 8002eb2:	4b6b      	ldr	r3, [pc, #428]	; (8003060 <MX_GPIO_Init+0x200>)
 8002eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	4013      	ands	r3, r2
 8002eba:	60bb      	str	r3, [r7, #8]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ebe:	4b68      	ldr	r3, [pc, #416]	; (8003060 <MX_GPIO_Init+0x200>)
 8002ec0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ec2:	4b67      	ldr	r3, [pc, #412]	; (8003060 <MX_GPIO_Init+0x200>)
 8002ec4:	2108      	movs	r1, #8
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	635a      	str	r2, [r3, #52]	; 0x34
 8002eca:	4b65      	ldr	r3, [pc, #404]	; (8003060 <MX_GPIO_Init+0x200>)
 8002ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ece:	2208      	movs	r2, #8
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	607b      	str	r3, [r7, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACC_SPI1_CS_GPIO_Port, ACC_SPI1_CS_Pin, GPIO_PIN_RESET);
 8002ed6:	23a0      	movs	r3, #160	; 0xa0
 8002ed8:	05db      	lsls	r3, r3, #23
 8002eda:	2200      	movs	r2, #0
 8002edc:	2110      	movs	r1, #16
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f001 fd37 	bl	8004952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin
 8002ee4:	495f      	ldr	r1, [pc, #380]	; (8003064 <MX_GPIO_Init+0x204>)
 8002ee6:	4b60      	ldr	r3, [pc, #384]	; (8003068 <MX_GPIO_Init+0x208>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	0018      	movs	r0, r3
 8002eec:	f001 fd31 	bl	8004952 <HAL_GPIO_WritePin>
                          |GNSS_PWR_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_SW_CTL1_GPIO_Port, RF_SW_CTL1_Pin, GPIO_PIN_SET);
 8002ef0:	2380      	movs	r3, #128	; 0x80
 8002ef2:	011b      	lsls	r3, r3, #4
 8002ef4:	485c      	ldr	r0, [pc, #368]	; (8003068 <MX_GPIO_Init+0x208>)
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	0019      	movs	r1, r3
 8002efa:	f001 fd2a 	bl	8004952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LDG_Pin|LDB_Pin, GPIO_PIN_RESET);
 8002efe:	4b5b      	ldr	r3, [pc, #364]	; (800306c <MX_GPIO_Init+0x20c>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	2103      	movs	r1, #3
 8002f04:	0018      	movs	r0, r3
 8002f06:	f001 fd24 	bl	8004952 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACC_INT1_IT0_Pin */
  GPIO_InitStruct.Pin = ACC_INT1_IT0_Pin;
 8002f0a:	193b      	adds	r3, r7, r4
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f10:	193b      	adds	r3, r7, r4
 8002f12:	2288      	movs	r2, #136	; 0x88
 8002f14:	0352      	lsls	r2, r2, #13
 8002f16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f18:	193b      	adds	r3, r7, r4
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT1_IT0_GPIO_Port, &GPIO_InitStruct);
 8002f1e:	193a      	adds	r2, r7, r4
 8002f20:	23a0      	movs	r3, #160	; 0xa0
 8002f22:	05db      	lsls	r3, r3, #23
 8002f24:	0011      	movs	r1, r2
 8002f26:	0018      	movs	r0, r3
 8002f28:	f001 fab2 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_INT2_Pin */
  GPIO_InitStruct.Pin = ACC_INT2_Pin;
 8002f2c:	193b      	adds	r3, r7, r4
 8002f2e:	2202      	movs	r2, #2
 8002f30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f32:	193b      	adds	r3, r7, r4
 8002f34:	2200      	movs	r2, #0
 8002f36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f38:	193b      	adds	r3, r7, r4
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ACC_INT2_GPIO_Port, &GPIO_InitStruct);
 8002f3e:	193a      	adds	r2, r7, r4
 8002f40:	23a0      	movs	r3, #160	; 0xa0
 8002f42:	05db      	lsls	r3, r3, #23
 8002f44:	0011      	movs	r1, r2
 8002f46:	0018      	movs	r0, r3
 8002f48:	f001 faa2 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACC_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = ACC_SPI1_CS_Pin;
 8002f4c:	193b      	adds	r3, r7, r4
 8002f4e:	2210      	movs	r2, #16
 8002f50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f52:	193b      	adds	r3, r7, r4
 8002f54:	2201      	movs	r2, #1
 8002f56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f58:	193b      	adds	r3, r7, r4
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5e:	193b      	adds	r3, r7, r4
 8002f60:	2200      	movs	r2, #0
 8002f62:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(ACC_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8002f64:	193a      	adds	r2, r7, r4
 8002f66:	23a0      	movs	r3, #160	; 0xa0
 8002f68:	05db      	lsls	r3, r3, #23
 8002f6a:	0011      	movs	r1, r2
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f001 fa8f 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin RF_SW_CTL2_Pin RF_SW_CTL1_Pin
                           GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin|RF_SW_CTL2_Pin|RF_SW_CTL1_Pin
 8002f72:	193b      	adds	r3, r7, r4
 8002f74:	4a3e      	ldr	r2, [pc, #248]	; (8003070 <MX_GPIO_Init+0x210>)
 8002f76:	601a      	str	r2, [r3, #0]
                          |GNSS_PWR_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f78:	193b      	adds	r3, r7, r4
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	193b      	adds	r3, r7, r4
 8002f80:	2200      	movs	r2, #0
 8002f82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f84:	193b      	adds	r3, r7, r4
 8002f86:	2200      	movs	r2, #0
 8002f88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f8a:	193b      	adds	r3, r7, r4
 8002f8c:	4a36      	ldr	r2, [pc, #216]	; (8003068 <MX_GPIO_Init+0x208>)
 8002f8e:	0019      	movs	r1, r3
 8002f90:	0010      	movs	r0, r2
 8002f92:	f001 fa7d 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_EVT_Pin GNSS_3DFIX_IT5_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_Pin|GNSS_3DFIX_IT5_Pin;
 8002f96:	0021      	movs	r1, r4
 8002f98:	187b      	adds	r3, r7, r1
 8002f9a:	2224      	movs	r2, #36	; 0x24
 8002f9c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f9e:	187b      	adds	r3, r7, r1
 8002fa0:	2288      	movs	r2, #136	; 0x88
 8002fa2:	0352      	lsls	r2, r2, #13
 8002fa4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa6:	187b      	adds	r3, r7, r1
 8002fa8:	2200      	movs	r2, #0
 8002faa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fac:	000c      	movs	r4, r1
 8002fae:	187b      	adds	r3, r7, r1
 8002fb0:	4a2d      	ldr	r2, [pc, #180]	; (8003068 <MX_GPIO_Init+0x208>)
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	0010      	movs	r0, r2
 8002fb6:	f001 fa6b 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 8002fba:	0021      	movs	r1, r4
 8002fbc:	187b      	adds	r3, r7, r1
 8002fbe:	2280      	movs	r2, #128	; 0x80
 8002fc0:	0192      	lsls	r2, r2, #6
 8002fc2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002fc4:	000c      	movs	r4, r1
 8002fc6:	193b      	adds	r3, r7, r4
 8002fc8:	2211      	movs	r2, #17
 8002fca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	193b      	adds	r3, r7, r4
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd2:	193b      	adds	r3, r7, r4
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8002fd8:	193b      	adds	r3, r7, r4
 8002fda:	4a23      	ldr	r2, [pc, #140]	; (8003068 <MX_GPIO_Init+0x208>)
 8002fdc:	0019      	movs	r1, r3
 8002fde:	0010      	movs	r0, r2
 8002fe0:	f001 fa56 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_ANT_USE_Pin GNSS_JAM_Pin */
  GPIO_InitStruct.Pin = ASTRO_ANT_USE_Pin|GNSS_JAM_Pin;
 8002fe4:	193b      	adds	r3, r7, r4
 8002fe6:	4a23      	ldr	r2, [pc, #140]	; (8003074 <MX_GPIO_Init+0x214>)
 8002fe8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fea:	193b      	adds	r3, r7, r4
 8002fec:	2200      	movs	r2, #0
 8002fee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff0:	193b      	adds	r3, r7, r4
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff6:	193b      	adds	r3, r7, r4
 8002ff8:	4a1b      	ldr	r2, [pc, #108]	; (8003068 <MX_GPIO_Init+0x208>)
 8002ffa:	0019      	movs	r1, r3
 8002ffc:	0010      	movs	r0, r2
 8002ffe:	f001 fa47 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pins : LDG_Pin LDB_Pin */
  GPIO_InitStruct.Pin = LDG_Pin|LDB_Pin;
 8003002:	193b      	adds	r3, r7, r4
 8003004:	2203      	movs	r2, #3
 8003006:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003008:	193b      	adds	r3, r7, r4
 800300a:	2201      	movs	r2, #1
 800300c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300e:	193b      	adds	r3, r7, r4
 8003010:	2200      	movs	r2, #0
 8003012:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003014:	193b      	adds	r3, r7, r4
 8003016:	2200      	movs	r2, #0
 8003018:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800301a:	193b      	adds	r3, r7, r4
 800301c:	4a13      	ldr	r2, [pc, #76]	; (800306c <MX_GPIO_Init+0x20c>)
 800301e:	0019      	movs	r1, r3
 8003020:	0010      	movs	r0, r2
 8003022:	f001 fa35 	bl	8004490 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8003026:	0021      	movs	r1, r4
 8003028:	187b      	adds	r3, r7, r1
 800302a:	220c      	movs	r2, #12
 800302c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800302e:	187b      	adds	r3, r7, r1
 8003030:	2200      	movs	r2, #0
 8003032:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003034:	187b      	adds	r3, r7, r1
 8003036:	2201      	movs	r2, #1
 8003038:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800303a:	187b      	adds	r3, r7, r1
 800303c:	4a0b      	ldr	r2, [pc, #44]	; (800306c <MX_GPIO_Init+0x20c>)
 800303e:	0019      	movs	r1, r3
 8003040:	0010      	movs	r0, r2
 8003042:	f001 fa25 	bl	8004490 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2100      	movs	r1, #0
 800304a:	2006      	movs	r0, #6
 800304c:	f001 f9ea 	bl	8004424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8003050:	2006      	movs	r0, #6
 8003052:	f001 f9fc 	bl	800444e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	b00b      	add	sp, #44	; 0x2c
 800305c:	bd90      	pop	{r4, r7, pc}
 800305e:	46c0      	nop			; (mov r8, r8)
 8003060:	40021000 	.word	0x40021000
 8003064:	0000a403 	.word	0x0000a403
 8003068:	50000400 	.word	0x50000400
 800306c:	50000c00 	.word	0x50000c00
 8003070:	00008c03 	.word	0x00008c03
 8003074:	00004040 	.word	0x00004040

08003078 <send_debug_logs>:

// *** HARDWARE OPERATIONS

// ** SYSTEM OPERATION
void send_debug_logs ( char* p_tx_buffer )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	0018      	movs	r0, r3
 8003084:	f7fd f83e 	bl	8000104 <strlen>
 8003088:	0003      	movs	r3, r0
 800308a:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2bfa      	cmp	r3, #250	; 0xfa
 8003090:	d908      	bls.n	80030a4 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 8003092:	23fa      	movs	r3, #250	; 0xfa
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	490d      	ldr	r1, [pc, #52]	; (80030cc <send_debug_logs+0x54>)
 8003098:	480d      	ldr	r0, [pc, #52]	; (80030d0 <send_debug_logs+0x58>)
 800309a:	222a      	movs	r2, #42	; 0x2a
 800309c:	f003 fe86 	bl	8006dac <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 80030a0:	23fa      	movs	r3, #250	; 0xfa
 80030a2:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	b29a      	uxth	r2, r3
 80030a8:	23fa      	movs	r3, #250	; 0xfa
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	4808      	ldr	r0, [pc, #32]	; (80030d0 <send_debug_logs+0x58>)
 80030b0:	f003 fe7c 	bl	8006dac <HAL_UART_Transmit>
    HAL_UART_Transmit ( &HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 80030b4:	23fa      	movs	r3, #250	; 0xfa
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4906      	ldr	r1, [pc, #24]	; (80030d4 <send_debug_logs+0x5c>)
 80030ba:	4805      	ldr	r0, [pc, #20]	; (80030d0 <send_debug_logs+0x58>)
 80030bc:	2201      	movs	r2, #1
 80030be:	f003 fe75 	bl	8006dac <HAL_UART_Transmit>
}
 80030c2:	46c0      	nop			; (mov r8, r8)
 80030c4:	46bd      	mov	sp, r7
 80030c6:	b004      	add	sp, #16
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	46c0      	nop			; (mov r8, r8)
 80030cc:	08012d6c 	.word	0x08012d6c
 80030d0:	20000864 	.word	0x20000864
 80030d4:	08012d98 	.word	0x08012d98

080030d8 <my_sys_init>:
// SYS functions
void my_sys_init ( void )
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
	fix3d.acq_time = 0 ;
 80030dc:	4b43      	ldr	r3, [pc, #268]	; (80031ec <my_sys_init+0x114>)
 80030de:	2200      	movs	r2, #0
 80030e0:	825a      	strh	r2, [r3, #18]
	fix3d.acq_total_time = 0 ;
 80030e2:	4b42      	ldr	r3, [pc, #264]	; (80031ec <my_sys_init+0x114>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	615a      	str	r2, [r3, #20]
	sw1 = HAL_GPIO_ReadPin ( SW1_GPIO_Port , SW1_Pin ) ;
 80030e8:	4b41      	ldr	r3, [pc, #260]	; (80031f0 <my_sys_init+0x118>)
 80030ea:	2104      	movs	r1, #4
 80030ec:	0018      	movs	r0, r3
 80030ee:	f001 fc13 	bl	8004918 <HAL_GPIO_ReadPin>
 80030f2:	0003      	movs	r3, r0
 80030f4:	1e5a      	subs	r2, r3, #1
 80030f6:	4193      	sbcs	r3, r2
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	4b3e      	ldr	r3, [pc, #248]	; (80031f4 <my_sys_init+0x11c>)
 80030fc:	701a      	strb	r2, [r3, #0]
	sw2 = HAL_GPIO_ReadPin ( SW2_GPIO_Port , SW2_Pin ) ;
 80030fe:	4b3c      	ldr	r3, [pc, #240]	; (80031f0 <my_sys_init+0x118>)
 8003100:	2108      	movs	r1, #8
 8003102:	0018      	movs	r0, r3
 8003104:	f001 fc08 	bl	8004918 <HAL_GPIO_ReadPin>
 8003108:	0003      	movs	r3, r0
 800310a:	1e5a      	subs	r2, r3, #1
 800310c:	4193      	sbcs	r3, r2
 800310e:	b2da      	uxtb	r2, r3
 8003110:	4b39      	ldr	r3, [pc, #228]	; (80031f8 <my_sys_init+0x120>)
 8003112:	701a      	strb	r2, [r3, #0]
	if ( !sw1 && !sw2 )
 8003114:	4b37      	ldr	r3, [pc, #220]	; (80031f4 <my_sys_init+0x11c>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	2201      	movs	r2, #1
 800311a:	4053      	eors	r3, r2
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d019      	beq.n	8003156 <my_sys_init+0x7e>
 8003122:	4b35      	ldr	r3, [pc, #212]	; (80031f8 <my_sys_init+0x120>)
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	2201      	movs	r2, #1
 8003128:	4053      	eors	r3, r2
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d012      	beq.n	8003156 <my_sys_init+0x7e>
	{
		sys_mode = 0 ;
 8003130:	4b32      	ldr	r3, [pc, #200]	; (80031fc <my_sys_init+0x124>)
 8003132:	2200      	movs	r2, #0
 8003134:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003136:	4b32      	ldr	r3, [pc, #200]	; (8003200 <my_sys_init+0x128>)
 8003138:	22e1      	movs	r2, #225	; 0xe1
 800313a:	0112      	lsls	r2, r2, #4
 800313c:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800313e:	4b31      	ldr	r3, [pc, #196]	; (8003204 <my_sys_init+0x12c>)
 8003140:	2278      	movs	r2, #120	; 0x78
 8003142:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003144:	4b30      	ldr	r3, [pc, #192]	; (8003208 <my_sys_init+0x130>)
 8003146:	221e      	movs	r2, #30
 8003148:	801a      	strh	r2, [r3, #0]
		pdop_ths = PDOP_THS ;
 800314a:	4930      	ldr	r1, [pc, #192]	; (800320c <my_sys_init+0x134>)
 800314c:	2200      	movs	r2, #0
 800314e:	2380      	movs	r3, #128	; 0x80
 8003150:	05db      	lsls	r3, r3, #23
 8003152:	600a      	str	r2, [r1, #0]
 8003154:	604b      	str	r3, [r1, #4]
	}
	if ( sw1 && !sw2 )
 8003156:	4b27      	ldr	r3, [pc, #156]	; (80031f4 <my_sys_init+0x11c>)
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d019      	beq.n	8003192 <my_sys_init+0xba>
 800315e:	4b26      	ldr	r3, [pc, #152]	; (80031f8 <my_sys_init+0x120>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2201      	movs	r2, #1
 8003164:	4053      	eors	r3, r2
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d012      	beq.n	8003192 <my_sys_init+0xba>
	{
		sys_mode = 1 ;
 800316c:	4b23      	ldr	r3, [pc, #140]	; (80031fc <my_sys_init+0x124>)
 800316e:	2201      	movs	r2, #1
 8003170:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_1_H ;
 8003172:	4b23      	ldr	r3, [pc, #140]	; (8003200 <my_sys_init+0x128>)
 8003174:	22e1      	movs	r2, #225	; 0xe1
 8003176:	0112      	lsls	r2, r2, #4
 8003178:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_2_MIN ;
 800317a:	4b22      	ldr	r3, [pc, #136]	; (8003204 <my_sys_init+0x12c>)
 800317c:	2278      	movs	r2, #120	; 0x78
 800317e:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_30_SEC ;
 8003180:	4b21      	ldr	r3, [pc, #132]	; (8003208 <my_sys_init+0x130>)
 8003182:	221e      	movs	r2, #30
 8003184:	801a      	strh	r2, [r3, #0]
		pdop_ths = PDOP_THS ;
 8003186:	4921      	ldr	r1, [pc, #132]	; (800320c <my_sys_init+0x134>)
 8003188:	2200      	movs	r2, #0
 800318a:	2380      	movs	r3, #128	; 0x80
 800318c:	05db      	lsls	r3, r3, #23
 800318e:	600a      	str	r2, [r1, #0]
 8003190:	604b      	str	r3, [r1, #4]
	}
	if ( !sw1 && sw2 )
 8003192:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <my_sys_init+0x11c>)
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2201      	movs	r2, #1
 8003198:	4053      	eors	r3, r2
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	d016      	beq.n	80031ce <my_sys_init+0xf6>
 80031a0:	4b15      	ldr	r3, [pc, #84]	; (80031f8 <my_sys_init+0x120>)
 80031a2:	781b      	ldrb	r3, [r3, #0]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d012      	beq.n	80031ce <my_sys_init+0xf6>
	{
		sys_mode = 2 ;
 80031a8:	4b14      	ldr	r3, [pc, #80]	; (80031fc <my_sys_init+0x124>)
 80031aa:	2202      	movs	r2, #2
 80031ac:	701a      	strb	r2, [r3, #0]
		my_rtc_alarmA_time = TIME_THS_5_MIN ;
 80031ae:	4b14      	ldr	r3, [pc, #80]	; (8003200 <my_sys_init+0x128>)
 80031b0:	2296      	movs	r2, #150	; 0x96
 80031b2:	0052      	lsls	r2, r2, #1
 80031b4:	601a      	str	r2, [r3, #0]
		fix_acq_ths = TIME_THS_10_MIN ;
 80031b6:	4b13      	ldr	r3, [pc, #76]	; (8003204 <my_sys_init+0x12c>)
 80031b8:	2296      	movs	r2, #150	; 0x96
 80031ba:	0092      	lsls	r2, r2, #2
 80031bc:	801a      	strh	r2, [r3, #0]
		min_tns_time_ths = TIME_THS_1_MIN ;
 80031be:	4b12      	ldr	r3, [pc, #72]	; (8003208 <my_sys_init+0x130>)
 80031c0:	223c      	movs	r2, #60	; 0x3c
 80031c2:	801a      	strh	r2, [r3, #0]
		pdop_ths = 10 ;
 80031c4:	4911      	ldr	r1, [pc, #68]	; (800320c <my_sys_init+0x134>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	4b11      	ldr	r3, [pc, #68]	; (8003210 <my_sys_init+0x138>)
 80031ca:	600a      	str	r2, [r1, #0]
 80031cc:	604b      	str	r3, [r1, #4]
	}
	if ( sw1 && sw2 )
 80031ce:	4b09      	ldr	r3, [pc, #36]	; (80031f4 <my_sys_init+0x11c>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d006      	beq.n	80031e4 <my_sys_init+0x10c>
 80031d6:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <my_sys_init+0x120>)
 80031d8:	781b      	ldrb	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <my_sys_init+0x10c>
	{
		sys_mode = 3 ;
 80031de:	4b07      	ldr	r3, [pc, #28]	; (80031fc <my_sys_init+0x124>)
 80031e0:	2203      	movs	r2, #3
 80031e2:	701a      	strb	r2, [r3, #0]
	}
}
 80031e4:	46c0      	nop			; (mov r8, r8)
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	20000ae8 	.word	0x20000ae8
 80031f0:	50000c00 	.word	0x50000c00
 80031f4:	20000a20 	.word	0x20000a20
 80031f8:	20000a21 	.word	0x20000a21
 80031fc:	20000a22 	.word	0x20000a22
 8003200:	2000000c 	.word	0x2000000c
 8003204:	2000001a 	.word	0x2000001a
 8003208:	2000001c 	.word	0x2000001c
 800320c:	20000020 	.word	0x20000020
 8003210:	40240000 	.word	0x40240000

08003214 <my_sys_restart>:
	send_debug_logs ( rtc_dt_s ) ;
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
}

void my_sys_restart ( void )
{
 8003214:	b590      	push	{r4, r7, lr}
 8003216:	b083      	sub	sp, #12
 8003218:	af02      	add	r7, sp, #8
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <my_sys_restart+0x38>)
 800321c:	0018      	movs	r0, r3
 800321e:	f006 fce7 	bl	8009bf0 <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,HAL_NVIC_SystemReset" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8003222:	23ce      	movs	r3, #206	; 0xce
 8003224:	009c      	lsls	r4, r3, #2
 8003226:	4a0a      	ldr	r2, [pc, #40]	; (8003250 <my_sys_restart+0x3c>)
 8003228:	490a      	ldr	r1, [pc, #40]	; (8003254 <my_sys_restart+0x40>)
 800322a:	480b      	ldr	r0, [pc, #44]	; (8003258 <my_sys_restart+0x44>)
 800322c:	4b07      	ldr	r3, [pc, #28]	; (800324c <my_sys_restart+0x38>)
 800322e:	9300      	str	r3, [sp, #0]
 8003230:	0023      	movs	r3, r4
 8003232:	f008 ff2b 	bl	800c08c <sprintf>
	send_debug_logs ( dbg_payload ) ;
 8003236:	4b08      	ldr	r3, [pc, #32]	; (8003258 <my_sys_restart+0x44>)
 8003238:	0018      	movs	r0, r3
 800323a:	f7ff ff1d 	bl	8003078 <send_debug_logs>
	HAL_NVIC_SystemReset () ;
 800323e:	f001 f916 	bl	800446e <HAL_NVIC_SystemReset>
}
 8003242:	46c0      	nop			; (mov r8, r8)
 8003244:	46bd      	mov	sp, r7
 8003246:	b001      	add	sp, #4
 8003248:	bd90      	pop	{r4, r7, pc}
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	20000a24 	.word	0x20000a24
 8003250:	08012c94 	.word	0x08012c94
 8003254:	08012d9c 	.word	0x08012d9c
 8003258:	20000b10 	.word	0x20000b10

0800325c <my_sys_deepsleep>:
	sprintf ( dbg_payload , "%s,%d,%s, Wake-up after Standby" , __FILE__ , __LINE__ , rtc_dt_s ) ;
	send_debug_logs ( dbg_payload ) ;
}

void my_sys_deepsleep ( void )
{
 800325c:	b590      	push	{r4, r7, lr}
 800325e:	b083      	sub	sp, #12
 8003260:	af02      	add	r7, sp, #8
	sprintf ( dbg_payload , "%s,%d,PWR_LOWPOWERREGULATOR_ON,PWR_STOPENTRY_WFE" , __FILE__ , __LINE__ ) ;
 8003262:	4b17      	ldr	r3, [pc, #92]	; (80032c0 <my_sys_deepsleep+0x64>)
 8003264:	4a17      	ldr	r2, [pc, #92]	; (80032c4 <my_sys_deepsleep+0x68>)
 8003266:	4918      	ldr	r1, [pc, #96]	; (80032c8 <my_sys_deepsleep+0x6c>)
 8003268:	4818      	ldr	r0, [pc, #96]	; (80032cc <my_sys_deepsleep+0x70>)
 800326a:	f008 ff0f 	bl	800c08c <sprintf>
	send_debug_logs ( dbg_payload ) ;
 800326e:	4b17      	ldr	r3, [pc, #92]	; (80032cc <my_sys_deepsleep+0x70>)
 8003270:	0018      	movs	r0, r3
 8003272:	f7ff ff01 	bl	8003078 <send_debug_logs>
	my_tim_stop () ;
 8003276:	f000 fb59 	bl	800392c <my_tim_stop>
	HAL_SuspendTick () ;
 800327a:	f000 ffe3 	bl	8004244 <HAL_SuspendTick>
	my_rtc_alarm_flag = false ;
 800327e:	4b14      	ldr	r3, [pc, #80]	; (80032d0 <my_sys_deepsleep+0x74>)
 8003280:	2200      	movs	r2, #0
 8003282:	701a      	strb	r2, [r3, #0]
	HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8003284:	2380      	movs	r3, #128	; 0x80
 8003286:	01db      	lsls	r3, r3, #7
 8003288:	2102      	movs	r1, #2
 800328a:	0018      	movs	r0, r3
 800328c:	f001 fbc0 	bl	8004a10 <HAL_PWR_EnterSTOPMode>
	HAL_ResumeTick () ;
 8003290:	f000 ffe6 	bl	8004260 <HAL_ResumeTick>
	my_rtc_get_dt_s ( rtc_dt_s ) ;
 8003294:	4b0f      	ldr	r3, [pc, #60]	; (80032d4 <my_sys_deepsleep+0x78>)
 8003296:	0018      	movs	r0, r3
 8003298:	f006 fcaa 	bl	8009bf0 <my_rtc_get_dt_s>
	sprintf ( dbg_payload , "%s,%d,%s,Wake-up after deepsleep" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 800329c:	4c0e      	ldr	r4, [pc, #56]	; (80032d8 <my_sys_deepsleep+0x7c>)
 800329e:	4a09      	ldr	r2, [pc, #36]	; (80032c4 <my_sys_deepsleep+0x68>)
 80032a0:	490e      	ldr	r1, [pc, #56]	; (80032dc <my_sys_deepsleep+0x80>)
 80032a2:	480a      	ldr	r0, [pc, #40]	; (80032cc <my_sys_deepsleep+0x70>)
 80032a4:	4b0b      	ldr	r3, [pc, #44]	; (80032d4 <my_sys_deepsleep+0x78>)
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	0023      	movs	r3, r4
 80032aa:	f008 feef 	bl	800c08c <sprintf>
	send_debug_logs ( dbg_payload ) ;
 80032ae:	4b07      	ldr	r3, [pc, #28]	; (80032cc <my_sys_deepsleep+0x70>)
 80032b0:	0018      	movs	r0, r3
 80032b2:	f7ff fee1 	bl	8003078 <send_debug_logs>
}
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	46bd      	mov	sp, r7
 80032ba:	b001      	add	sp, #4
 80032bc:	bd90      	pop	{r4, r7, pc}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	0000034b 	.word	0x0000034b
 80032c4:	08012c94 	.word	0x08012c94
 80032c8:	08012ddc 	.word	0x08012ddc
 80032cc:	20000b10 	.word	0x20000b10
 80032d0:	20000b00 	.word	0x20000b00
 80032d4:	20000a24 	.word	0x20000a24
 80032d8:	00000353 	.word	0x00000353
 80032dc:	08012e10 	.word	0x08012e10

080032e0 <my_sys_change_watchdog_time_ths>:

void my_sys_change_watchdog_time_ths ( uint32_t t )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_1_H )
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	2396      	movs	r3, #150	; 0x96
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d30b      	bcc.n	800330a <my_sys_change_watchdog_time_ths+0x2a>
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	23e1      	movs	r3, #225	; 0xe1
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d806      	bhi.n	800330a <my_sys_change_watchdog_time_ths+0x2a>
	{
		sys_watchdog_time_ths = t ;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	b29a      	uxth	r2, r3
 8003300:	4b04      	ldr	r3, [pc, #16]	; (8003314 <my_sys_change_watchdog_time_ths+0x34>)
 8003302:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 8003304:	4b04      	ldr	r3, [pc, #16]	; (8003318 <my_sys_change_watchdog_time_ths+0x38>)
 8003306:	2201      	movs	r2, #1
 8003308:	721a      	strb	r2, [r3, #8]
	}
}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b002      	add	sp, #8
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	20000008 	.word	0x20000008
 8003318:	20000adc 	.word	0x20000adc

0800331c <my_sys_change_AlarmA_time>:
void my_sys_change_AlarmA_time ( uint32_t t )
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_5_MIN && t <= TIME_THS_100_D )
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	2396      	movs	r3, #150	; 0x96
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	429a      	cmp	r2, r3
 800332c:	d309      	bcc.n	8003342 <my_sys_change_AlarmA_time+0x26>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	4a06      	ldr	r2, [pc, #24]	; (800334c <my_sys_change_AlarmA_time+0x30>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d805      	bhi.n	8003342 <my_sys_change_AlarmA_time+0x26>
	{
		my_rtc_alarmA_time = t ;
 8003336:	4b06      	ldr	r3, [pc, #24]	; (8003350 <my_sys_change_AlarmA_time+0x34>)
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	601a      	str	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 800333c:	4b05      	ldr	r3, [pc, #20]	; (8003354 <my_sys_change_AlarmA_time+0x38>)
 800333e:	2201      	movs	r2, #1
 8003340:	721a      	strb	r2, [r3, #8]
	}
}
 8003342:	46c0      	nop			; (mov r8, r8)
 8003344:	46bd      	mov	sp, r7
 8003346:	b002      	add	sp, #8
 8003348:	bd80      	pop	{r7, pc}
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	0083d600 	.word	0x0083d600
 8003350:	2000000c 	.word	0x2000000c
 8003354:	20000adc 	.word	0x20000adc

08003358 <my_sys_change_fix_acq_ths>:
void my_sys_change_fix_acq_ths ( uint32_t t )
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_45_SEC && t <= TIME_THS_10_MIN )
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b2c      	cmp	r3, #44	; 0x2c
 8003364:	d90b      	bls.n	800337e <my_sys_change_fix_acq_ths+0x26>
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	2396      	movs	r3, #150	; 0x96
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	429a      	cmp	r2, r3
 800336e:	d806      	bhi.n	800337e <my_sys_change_fix_acq_ths+0x26>
	{
		fix_acq_ths = t ;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	b29a      	uxth	r2, r3
 8003374:	4b04      	ldr	r3, [pc, #16]	; (8003388 <my_sys_change_fix_acq_ths+0x30>)
 8003376:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 8003378:	4b04      	ldr	r3, [pc, #16]	; (800338c <my_sys_change_fix_acq_ths+0x34>)
 800337a:	2201      	movs	r2, #1
 800337c:	721a      	strb	r2, [r3, #8]
	}
}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	46bd      	mov	sp, r7
 8003382:	b002      	add	sp, #8
 8003384:	bd80      	pop	{r7, pc}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	2000001a 	.word	0x2000001a
 800338c:	20000adc 	.word	0x20000adc

08003390 <my_sys_change_min_tns_time_ths>:
void my_sys_change_min_tns_time_ths ( uint32_t t )
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b082      	sub	sp, #8
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
	if ( t >= TIME_THS_15_SEC && t <= TIME_THS_10_MIN )
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b0e      	cmp	r3, #14
 800339c:	d90b      	bls.n	80033b6 <my_sys_change_min_tns_time_ths+0x26>
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	2396      	movs	r3, #150	; 0x96
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d806      	bhi.n	80033b6 <my_sys_change_min_tns_time_ths+0x26>
	{
		min_tns_time_ths = t ;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <my_sys_change_min_tns_time_ths+0x30>)
 80033ae:	801a      	strh	r2, [r3, #0]
		my_astro_cmd.is_executed = true ;
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <my_sys_change_min_tns_time_ths+0x34>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	721a      	strb	r2, [r3, #8]
	}
}
 80033b6:	46c0      	nop			; (mov r8, r8)
 80033b8:	46bd      	mov	sp, r7
 80033ba:	b002      	add	sp, #8
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	2000001c 	.word	0x2000001c
 80033c4:	20000adc 	.word	0x20000adc

080033c8 <my_sys_change_pdop_ths>:
void my_sys_change_pdop_ths ( uint32_t p )
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	if ( p >= 0.01 && p <= 100 )
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d00d      	beq.n	80033f2 <my_sys_change_pdop_ths+0x2a>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b64      	cmp	r3, #100	; 0x64
 80033da:	d80a      	bhi.n	80033f2 <my_sys_change_pdop_ths+0x2a>
	{
		pdop_ths = p ;
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7ff f80d 	bl	80023fc <__aeabi_ui2d>
 80033e2:	0002      	movs	r2, r0
 80033e4:	000b      	movs	r3, r1
 80033e6:	4905      	ldr	r1, [pc, #20]	; (80033fc <my_sys_change_pdop_ths+0x34>)
 80033e8:	600a      	str	r2, [r1, #0]
 80033ea:	604b      	str	r3, [r1, #4]
		my_astro_cmd.is_executed = true ;
 80033ec:	4b04      	ldr	r3, [pc, #16]	; (8003400 <my_sys_change_pdop_ths+0x38>)
 80033ee:	2201      	movs	r2, #1
 80033f0:	721a      	strb	r2, [r3, #8]
	}
}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	b002      	add	sp, #8
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	20000020 	.word	0x20000020
 8003400:	20000adc 	.word	0x20000adc

08003404 <my_tracker_handle_cmd>:
bool my_tracker_handle_cmd ( void )
{
 8003404:	b5b0      	push	{r4, r5, r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af02      	add	r7, sp, #8
	if ( my_tracker_api_is_cmd ( my_astro_rcv_cmd ) )
 800340a:	4ba4      	ldr	r3, [pc, #656]	; (800369c <my_tracker_handle_cmd+0x298>)
 800340c:	0018      	movs	r0, r3
 800340e:	f007 faff 	bl	800aa10 <my_tracker_api_is_cmd>
 8003412:	1e03      	subs	r3, r0, #0
 8003414:	d100      	bne.n	8003418 <my_tracker_handle_cmd+0x14>
 8003416:	e13d      	b.n	8003694 <my_tracker_handle_cmd+0x290>
	{
		if ( my_tracker_api_parse_cmd ( &my_astro_cmd , my_astro_rcv_cmd ) )
 8003418:	4aa0      	ldr	r2, [pc, #640]	; (800369c <my_tracker_handle_cmd+0x298>)
 800341a:	4ba1      	ldr	r3, [pc, #644]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800341c:	0011      	movs	r1, r2
 800341e:	0018      	movs	r0, r3
 8003420:	f007 fb60 	bl	800aae4 <my_tracker_api_parse_cmd>
 8003424:	1e03      	subs	r3, r0, #0
 8003426:	d100      	bne.n	800342a <my_tracker_handle_cmd+0x26>
 8003428:	e134      	b.n	8003694 <my_tracker_handle_cmd+0x290>
		{
			switch ( my_astro_cmd.code )
 800342a:	4b9d      	ldr	r3, [pc, #628]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2b09      	cmp	r3, #9
 8003430:	d900      	bls.n	8003434 <my_tracker_handle_cmd+0x30>
 8003432:	e101      	b.n	8003638 <my_tracker_handle_cmd+0x234>
 8003434:	009a      	lsls	r2, r3, #2
 8003436:	4b9b      	ldr	r3, [pc, #620]	; (80036a4 <my_tracker_handle_cmd+0x2a0>)
 8003438:	18d3      	adds	r3, r2, r3
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	469f      	mov	pc, r3
			{
			  case 1:
				  my_sys_change_watchdog_time_ths ( my_astro_cmd.value ) ;
 800343e:	4b98      	ldr	r3, [pc, #608]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	0018      	movs	r0, r3
 8003444:	f7ff ff4c 	bl	80032e0 <my_sys_change_watchdog_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8003448:	4b97      	ldr	r3, [pc, #604]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	001c      	movs	r4, r3
 800344e:	4b94      	ldr	r3, [pc, #592]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003450:	7a1b      	ldrb	r3, [r3, #8]
 8003452:	001d      	movs	r5, r3
 8003454:	4b92      	ldr	r3, [pc, #584]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	001a      	movs	r2, r3
 800345a:	4b91      	ldr	r3, [pc, #580]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4993      	ldr	r1, [pc, #588]	; (80036ac <my_tracker_handle_cmd+0x2a8>)
 8003460:	4893      	ldr	r0, [pc, #588]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	9200      	str	r2, [sp, #0]
 8003466:	002b      	movs	r3, r5
 8003468:	0022      	movs	r2, r4
 800346a:	f008 fe0f 	bl	800c08c <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800346e:	4c91      	ldr	r4, [pc, #580]	; (80036b4 <my_tracker_handle_cmd+0x2b0>)
 8003470:	4a91      	ldr	r2, [pc, #580]	; (80036b8 <my_tracker_handle_cmd+0x2b4>)
 8003472:	4992      	ldr	r1, [pc, #584]	; (80036bc <my_tracker_handle_cmd+0x2b8>)
 8003474:	4892      	ldr	r0, [pc, #584]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 8003476:	4b8e      	ldr	r3, [pc, #568]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	0023      	movs	r3, r4
 800347c:	f008 fe06 	bl	800c08c <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003480:	4b8f      	ldr	r3, [pc, #572]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 8003482:	0018      	movs	r0, r3
 8003484:	f7ff fdf8 	bl	8003078 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8003488:	4b87      	ldr	r3, [pc, #540]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 800348a:	881b      	ldrh	r3, [r3, #0]
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	b291      	uxth	r1, r2
 8003490:	4a85      	ldr	r2, [pc, #532]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 8003492:	8011      	strh	r1, [r2, #0]
 8003494:	4a86      	ldr	r2, [pc, #536]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003496:	0011      	movs	r1, r2
 8003498:	0018      	movs	r0, r3
 800349a:	f006 f9a9 	bl	80097f0 <my_astro_add_payload_2_queue>
				  break ;
 800349e:	e0f9      	b.n	8003694 <my_tracker_handle_cmd+0x290>
			  case 2:
				  my_sys_change_AlarmA_time ( my_astro_cmd.value ) ;
 80034a0:	4b7f      	ldr	r3, [pc, #508]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	0018      	movs	r0, r3
 80034a6:	f7ff ff39 	bl	800331c <my_sys_change_AlarmA_time>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80034aa:	4b7f      	ldr	r3, [pc, #508]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	001c      	movs	r4, r3
 80034b0:	4b7b      	ldr	r3, [pc, #492]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80034b2:	7a1b      	ldrb	r3, [r3, #8]
 80034b4:	001d      	movs	r5, r3
 80034b6:	4b7a      	ldr	r3, [pc, #488]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	001a      	movs	r2, r3
 80034bc:	4b78      	ldr	r3, [pc, #480]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	497a      	ldr	r1, [pc, #488]	; (80036ac <my_tracker_handle_cmd+0x2a8>)
 80034c2:	487b      	ldr	r0, [pc, #492]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 80034c4:	9301      	str	r3, [sp, #4]
 80034c6:	9200      	str	r2, [sp, #0]
 80034c8:	002b      	movs	r3, r5
 80034ca:	0022      	movs	r2, r4
 80034cc:	f008 fdde 	bl	800c08c <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80034d0:	4c7c      	ldr	r4, [pc, #496]	; (80036c4 <my_tracker_handle_cmd+0x2c0>)
 80034d2:	4a79      	ldr	r2, [pc, #484]	; (80036b8 <my_tracker_handle_cmd+0x2b4>)
 80034d4:	4979      	ldr	r1, [pc, #484]	; (80036bc <my_tracker_handle_cmd+0x2b8>)
 80034d6:	487a      	ldr	r0, [pc, #488]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 80034d8:	4b75      	ldr	r3, [pc, #468]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 80034da:	9300      	str	r3, [sp, #0]
 80034dc:	0023      	movs	r3, r4
 80034de:	f008 fdd5 	bl	800c08c <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80034e2:	4b77      	ldr	r3, [pc, #476]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 80034e4:	0018      	movs	r0, r3
 80034e6:	f7ff fdc7 	bl	8003078 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 80034ea:	4b6f      	ldr	r3, [pc, #444]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	1c5a      	adds	r2, r3, #1
 80034f0:	b291      	uxth	r1, r2
 80034f2:	4a6d      	ldr	r2, [pc, #436]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 80034f4:	8011      	strh	r1, [r2, #0]
 80034f6:	4a6e      	ldr	r2, [pc, #440]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 80034f8:	0011      	movs	r1, r2
 80034fa:	0018      	movs	r0, r3
 80034fc:	f006 f978 	bl	80097f0 <my_astro_add_payload_2_queue>
				  break ;
 8003500:	e0c8      	b.n	8003694 <my_tracker_handle_cmd+0x290>
			  case 3:
				  my_sys_change_fix_acq_ths ( my_astro_cmd.value ) ;
 8003502:	4b67      	ldr	r3, [pc, #412]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	0018      	movs	r0, r3
 8003508:	f7ff ff26 	bl	8003358 <my_sys_change_fix_acq_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 800350c:	4b66      	ldr	r3, [pc, #408]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 800350e:	881b      	ldrh	r3, [r3, #0]
 8003510:	001c      	movs	r4, r3
 8003512:	4b63      	ldr	r3, [pc, #396]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003514:	7a1b      	ldrb	r3, [r3, #8]
 8003516:	001d      	movs	r5, r3
 8003518:	4b61      	ldr	r3, [pc, #388]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	001a      	movs	r2, r3
 800351e:	4b60      	ldr	r3, [pc, #384]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	4962      	ldr	r1, [pc, #392]	; (80036ac <my_tracker_handle_cmd+0x2a8>)
 8003524:	4862      	ldr	r0, [pc, #392]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003526:	9301      	str	r3, [sp, #4]
 8003528:	9200      	str	r2, [sp, #0]
 800352a:	002b      	movs	r3, r5
 800352c:	0022      	movs	r2, r4
 800352e:	f008 fdad 	bl	800c08c <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 8003532:	23e6      	movs	r3, #230	; 0xe6
 8003534:	009c      	lsls	r4, r3, #2
 8003536:	4a60      	ldr	r2, [pc, #384]	; (80036b8 <my_tracker_handle_cmd+0x2b4>)
 8003538:	4960      	ldr	r1, [pc, #384]	; (80036bc <my_tracker_handle_cmd+0x2b8>)
 800353a:	4861      	ldr	r0, [pc, #388]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 800353c:	4b5c      	ldr	r3, [pc, #368]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	0023      	movs	r3, r4
 8003542:	f008 fda3 	bl	800c08c <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003546:	4b5e      	ldr	r3, [pc, #376]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 8003548:	0018      	movs	r0, r3
 800354a:	f7ff fd95 	bl	8003078 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 800354e:	4b56      	ldr	r3, [pc, #344]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	b291      	uxth	r1, r2
 8003556:	4a54      	ldr	r2, [pc, #336]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 8003558:	8011      	strh	r1, [r2, #0]
 800355a:	4a55      	ldr	r2, [pc, #340]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 800355c:	0011      	movs	r1, r2
 800355e:	0018      	movs	r0, r3
 8003560:	f006 f946 	bl	80097f0 <my_astro_add_payload_2_queue>
				  break ;
 8003564:	e096      	b.n	8003694 <my_tracker_handle_cmd+0x290>
			  case 4:
				  my_sys_change_min_tns_time_ths ( my_astro_cmd.value ) ;
 8003566:	4b4e      	ldr	r3, [pc, #312]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	0018      	movs	r0, r3
 800356c:	f7ff ff10 	bl	8003390 <my_sys_change_min_tns_time_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8003570:	4b4d      	ldr	r3, [pc, #308]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 8003572:	881b      	ldrh	r3, [r3, #0]
 8003574:	001c      	movs	r4, r3
 8003576:	4b4a      	ldr	r3, [pc, #296]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003578:	7a1b      	ldrb	r3, [r3, #8]
 800357a:	001d      	movs	r5, r3
 800357c:	4b48      	ldr	r3, [pc, #288]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	001a      	movs	r2, r3
 8003582:	4b47      	ldr	r3, [pc, #284]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	4949      	ldr	r1, [pc, #292]	; (80036ac <my_tracker_handle_cmd+0x2a8>)
 8003588:	4849      	ldr	r0, [pc, #292]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	9200      	str	r2, [sp, #0]
 800358e:	002b      	movs	r3, r5
 8003590:	0022      	movs	r2, r4
 8003592:	f008 fd7b 	bl	800c08c <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 8003596:	4c4c      	ldr	r4, [pc, #304]	; (80036c8 <my_tracker_handle_cmd+0x2c4>)
 8003598:	4a47      	ldr	r2, [pc, #284]	; (80036b8 <my_tracker_handle_cmd+0x2b4>)
 800359a:	4948      	ldr	r1, [pc, #288]	; (80036bc <my_tracker_handle_cmd+0x2b8>)
 800359c:	4848      	ldr	r0, [pc, #288]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 800359e:	4b44      	ldr	r3, [pc, #272]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	0023      	movs	r3, r4
 80035a4:	f008 fd72 	bl	800c08c <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 80035a8:	4b45      	ldr	r3, [pc, #276]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 80035aa:	0018      	movs	r0, r3
 80035ac:	f7ff fd64 	bl	8003078 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 80035b0:	4b3d      	ldr	r3, [pc, #244]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	b291      	uxth	r1, r2
 80035b8:	4a3b      	ldr	r2, [pc, #236]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 80035ba:	8011      	strh	r1, [r2, #0]
 80035bc:	4a3c      	ldr	r2, [pc, #240]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 80035be:	0011      	movs	r1, r2
 80035c0:	0018      	movs	r0, r3
 80035c2:	f006 f915 	bl	80097f0 <my_astro_add_payload_2_queue>
				  break ;
 80035c6:	e065      	b.n	8003694 <my_tracker_handle_cmd+0x290>
			  case 5:
				  my_sys_change_pdop_ths ( my_astro_cmd.value ) ;
 80035c8:	4b35      	ldr	r3, [pc, #212]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	0018      	movs	r0, r3
 80035ce:	f7ff fefb 	bl	80033c8 <my_sys_change_pdop_ths>
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 80035d2:	4b35      	ldr	r3, [pc, #212]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 80035d4:	881b      	ldrh	r3, [r3, #0]
 80035d6:	001c      	movs	r4, r3
 80035d8:	4b31      	ldr	r3, [pc, #196]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80035da:	7a1b      	ldrb	r3, [r3, #8]
 80035dc:	001d      	movs	r5, r3
 80035de:	4b30      	ldr	r3, [pc, #192]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	001a      	movs	r2, r3
 80035e4:	4b2e      	ldr	r3, [pc, #184]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4930      	ldr	r1, [pc, #192]	; (80036ac <my_tracker_handle_cmd+0x2a8>)
 80035ea:	4831      	ldr	r0, [pc, #196]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 80035ec:	9301      	str	r3, [sp, #4]
 80035ee:	9200      	str	r2, [sp, #0]
 80035f0:	002b      	movs	r3, r5
 80035f2:	0022      	movs	r2, r4
 80035f4:	f008 fd4a 	bl	800c08c <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 80035f8:	4c34      	ldr	r4, [pc, #208]	; (80036cc <my_tracker_handle_cmd+0x2c8>)
 80035fa:	4a2f      	ldr	r2, [pc, #188]	; (80036b8 <my_tracker_handle_cmd+0x2b4>)
 80035fc:	492f      	ldr	r1, [pc, #188]	; (80036bc <my_tracker_handle_cmd+0x2b8>)
 80035fe:	4830      	ldr	r0, [pc, #192]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 8003600:	4b2b      	ldr	r3, [pc, #172]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	0023      	movs	r3, r4
 8003606:	f008 fd41 	bl	800c08c <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 800360a:	4b2d      	ldr	r3, [pc, #180]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 800360c:	0018      	movs	r0, r3
 800360e:	f7ff fd33 	bl	8003078 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8003612:	4b25      	ldr	r3, [pc, #148]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	1c5a      	adds	r2, r3, #1
 8003618:	b291      	uxth	r1, r2
 800361a:	4a23      	ldr	r2, [pc, #140]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 800361c:	8011      	strh	r1, [r2, #0]
 800361e:	4a24      	ldr	r2, [pc, #144]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003620:	0011      	movs	r1, r2
 8003622:	0018      	movs	r0, r3
 8003624:	f006 f8e4 	bl	80097f0 <my_astro_add_payload_2_queue>
				  break ;
 8003628:	e034      	b.n	8003694 <my_tracker_handle_cmd+0x290>
			  case 9:
				  // Tutaj wyjtkowo nie musi by uplink confimration, bo kolejny pakiet bdzie mia id = 0, a logi bd wysane w funkcji
				  if ( my_astro_cmd.value == (uint32_t) SYS_RESET_CMD_VALUE )
 800362a:	4b1d      	ldr	r3, [pc, #116]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b09      	cmp	r3, #9
 8003630:	d12f      	bne.n	8003692 <my_tracker_handle_cmd+0x28e>
					  my_sys_restart () ;
 8003632:	f7ff fdef 	bl	8003214 <my_sys_restart>
				  break ;
 8003636:	e02c      	b.n	8003692 <my_tracker_handle_cmd+0x28e>
			  default:
				  sprintf ( my_astro_payload , "%u,%u,%u,%lu" , my_astro_payload_id , (uint16_t) my_astro_cmd.is_executed , my_astro_cmd.code , my_astro_cmd.value ) ;
 8003638:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 800363a:	881b      	ldrh	r3, [r3, #0]
 800363c:	001c      	movs	r4, r3
 800363e:	4b18      	ldr	r3, [pc, #96]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003640:	7a1b      	ldrb	r3, [r3, #8]
 8003642:	001d      	movs	r5, r3
 8003644:	4b16      	ldr	r3, [pc, #88]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 8003646:	781b      	ldrb	r3, [r3, #0]
 8003648:	001a      	movs	r2, r3
 800364a:	4b15      	ldr	r3, [pc, #84]	; (80036a0 <my_tracker_handle_cmd+0x29c>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	4917      	ldr	r1, [pc, #92]	; (80036ac <my_tracker_handle_cmd+0x2a8>)
 8003650:	4817      	ldr	r0, [pc, #92]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	9200      	str	r2, [sp, #0]
 8003656:	002b      	movs	r3, r5
 8003658:	0022      	movs	r2, r4
 800365a:	f008 fd17 	bl	800c08c <sprintf>
				  sprintf ( dbg_payload , "%s,%d,payload: %s" , __FILE__ , __LINE__ , my_astro_payload ) ; // eby astro_payload_id by taki jak wysany, bo po wysaniu bdzie zwikszony
 800365e:	4c1c      	ldr	r4, [pc, #112]	; (80036d0 <my_tracker_handle_cmd+0x2cc>)
 8003660:	4a15      	ldr	r2, [pc, #84]	; (80036b8 <my_tracker_handle_cmd+0x2b4>)
 8003662:	4916      	ldr	r1, [pc, #88]	; (80036bc <my_tracker_handle_cmd+0x2b8>)
 8003664:	4816      	ldr	r0, [pc, #88]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 8003666:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003668:	9300      	str	r3, [sp, #0]
 800366a:	0023      	movs	r3, r4
 800366c:	f008 fd0e 	bl	800c08c <sprintf>
				  send_debug_logs ( dbg_payload ) ;
 8003670:	4b13      	ldr	r3, [pc, #76]	; (80036c0 <my_tracker_handle_cmd+0x2bc>)
 8003672:	0018      	movs	r0, r3
 8003674:	f7ff fd00 	bl	8003078 <send_debug_logs>
				  my_astro_add_payload_2_queue ( my_astro_payload_id++ , my_astro_payload ) ;
 8003678:	4b0b      	ldr	r3, [pc, #44]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	b291      	uxth	r1, r2
 8003680:	4a09      	ldr	r2, [pc, #36]	; (80036a8 <my_tracker_handle_cmd+0x2a4>)
 8003682:	8011      	strh	r1, [r2, #0]
 8003684:	4a0a      	ldr	r2, [pc, #40]	; (80036b0 <my_tracker_handle_cmd+0x2ac>)
 8003686:	0011      	movs	r1, r2
 8003688:	0018      	movs	r0, r3
 800368a:	f006 f8b1 	bl	80097f0 <my_astro_add_payload_2_queue>
				  return false ;
 800368e:	2300      	movs	r3, #0
 8003690:	e001      	b.n	8003696 <my_tracker_handle_cmd+0x292>
				  break ;
 8003692:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	return true ;
 8003694:	2301      	movs	r3, #1
}
 8003696:	0018      	movs	r0, r3
 8003698:	46bd      	mov	sp, r7
 800369a:	bdb0      	pop	{r4, r5, r7, pc}
 800369c:	20000c0c 	.word	0x20000c0c
 80036a0:	20000adc 	.word	0x20000adc
 80036a4:	080147bc 	.word	0x080147bc
 80036a8:	20000a38 	.word	0x20000a38
 80036ac:	08012e34 	.word	0x08012e34
 80036b0:	20000a3c 	.word	0x20000a3c
 80036b4:	0000038a 	.word	0x0000038a
 80036b8:	08012c94 	.word	0x08012c94
 80036bc:	08012d40 	.word	0x08012d40
 80036c0:	20000b10 	.word	0x20000b10
 80036c4:	00000391 	.word	0x00000391
 80036c8:	0000039f 	.word	0x0000039f
 80036cc:	000003a6 	.word	0x000003a6
 80036d0:	000003b1 	.word	0x000003b1

080036d4 <my_ant_sw_pos>:
	}
}

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	0002      	movs	r2, r0
 80036dc:	1dfb      	adds	r3, r7, #7
 80036de:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Wczenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 80036e0:	1dfb      	adds	r3, r7, #7
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d10e      	bne.n	8003706 <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 80036e8:	2380      	movs	r3, #128	; 0x80
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	4811      	ldr	r0, [pc, #68]	; (8003734 <my_ant_sw_pos+0x60>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	0019      	movs	r1, r3
 80036f2:	f001 f92e 	bl	8004952 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 80036f6:	2380      	movs	r3, #128	; 0x80
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	480e      	ldr	r0, [pc, #56]	; (8003734 <my_ant_sw_pos+0x60>)
 80036fc:	2201      	movs	r2, #1
 80036fe:	0019      	movs	r1, r3
 8003700:	f001 f927 	bl	8004952 <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8003704:	e011      	b.n	800372a <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 8003706:	1dfb      	adds	r3, r7, #7
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d10d      	bne.n	800372a <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 800370e:	2380      	movs	r3, #128	; 0x80
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	4808      	ldr	r0, [pc, #32]	; (8003734 <my_ant_sw_pos+0x60>)
 8003714:	2201      	movs	r2, #1
 8003716:	0019      	movs	r1, r3
 8003718:	f001 f91b 	bl	8004952 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 800371c:	2380      	movs	r3, #128	; 0x80
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	4804      	ldr	r0, [pc, #16]	; (8003734 <my_ant_sw_pos+0x60>)
 8003722:	2200      	movs	r2, #0
 8003724:	0019      	movs	r1, r3
 8003726:	f001 f914 	bl	8004952 <HAL_GPIO_WritePin>
}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	46bd      	mov	sp, r7
 800372e:	b002      	add	sp, #8
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	50000400 	.word	0x50000400

08003738 <my_gnss_sw_on>:


// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 800373c:	2001      	movs	r0, #1
 800373e:	f7ff ffc9 	bl	80036d4 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8003742:	2380      	movs	r3, #128	; 0x80
 8003744:	021b      	lsls	r3, r3, #8
 8003746:	4808      	ldr	r0, [pc, #32]	; (8003768 <my_gnss_sw_on+0x30>)
 8003748:	2201      	movs	r2, #1
 800374a:	0019      	movs	r1, r3
 800374c:	f001 f901 	bl	8004952 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8003750:	2380      	movs	r3, #128	; 0x80
 8003752:	019b      	lsls	r3, r3, #6
 8003754:	4804      	ldr	r0, [pc, #16]	; (8003768 <my_gnss_sw_on+0x30>)
 8003756:	2201      	movs	r2, #1
 8003758:	0019      	movs	r1, r3
 800375a:	f001 f8fa 	bl	8004952 <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 800375e:	f7ff fb4b 	bl	8002df8 <MX_USART5_UART_Init>
}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	50000400 	.word	0x50000400

0800376c <my_gnss_sw_off>:
void my_gnss_sw_off ( void )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 2 ) ;
 8003770:	2002      	movs	r0, #2
 8003772:	f7ff ffaf 	bl	80036d4 <my_ant_sw_pos>
	if ( sys_mode < 2 )
 8003776:	4b0c      	ldr	r3, [pc, #48]	; (80037a8 <my_gnss_sw_off+0x3c>)
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d811      	bhi.n	80037a2 <my_gnss_sw_off+0x36>
	{
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_RESET ) ;
 800377e:	2380      	movs	r3, #128	; 0x80
 8003780:	021b      	lsls	r3, r3, #8
 8003782:	480a      	ldr	r0, [pc, #40]	; (80037ac <my_gnss_sw_off+0x40>)
 8003784:	2200      	movs	r2, #0
 8003786:	0019      	movs	r1, r3
 8003788:	f001 f8e3 	bl	8004952 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
 800378c:	2380      	movs	r3, #128	; 0x80
 800378e:	019b      	lsls	r3, r3, #6
 8003790:	4806      	ldr	r0, [pc, #24]	; (80037ac <my_gnss_sw_off+0x40>)
 8003792:	2200      	movs	r2, #0
 8003794:	0019      	movs	r1, r3
 8003796:	f001 f8dc 	bl	8004952 <HAL_GPIO_WritePin>
		HAL_UART_DeInit ( &HUART_GNSS ) ;
 800379a:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <my_gnss_sw_off+0x44>)
 800379c:	0018      	movs	r0, r3
 800379e:	f003 fac5 	bl	8006d2c <HAL_UART_DeInit>
	}
}
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000a22 	.word	0x20000a22
 80037ac:	50000400 	.word	0x50000400
 80037b0:	2000098c 	.word	0x2000098c

080037b4 <my_gnss_receive_byte>:
void my_gnss_receive_byte ( uint8_t* rx_byte , bool verbose )
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	000a      	movs	r2, r1
 80037be:	1cfb      	adds	r3, r7, #3
 80037c0:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive ( &HUART_GNSS , rx_byte , 1 , UART_TIMEOUT ) ;
 80037c2:	23fa      	movs	r3, #250	; 0xfa
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	4809      	ldr	r0, [pc, #36]	; (80037f0 <my_gnss_receive_byte+0x3c>)
 80037ca:	2201      	movs	r2, #1
 80037cc:	f003 fb92 	bl	8006ef4 <HAL_UART_Receive>
	if ( sys_mode > 0 )
 80037d0:	4b08      	ldr	r3, [pc, #32]	; (80037f4 <my_gnss_receive_byte+0x40>)
 80037d2:	781b      	ldrb	r3, [r3, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d006      	beq.n	80037e6 <my_gnss_receive_byte+0x32>
		HAL_UART_Transmit ( &HUART_DBG , rx_byte , 1 , UART_TIMEOUT ) ;
 80037d8:	23fa      	movs	r3, #250	; 0xfa
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	6879      	ldr	r1, [r7, #4]
 80037de:	4806      	ldr	r0, [pc, #24]	; (80037f8 <my_gnss_receive_byte+0x44>)
 80037e0:	2201      	movs	r2, #1
 80037e2:	f003 fae3 	bl	8006dac <HAL_UART_Transmit>
}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	46bd      	mov	sp, r7
 80037ea:	b002      	add	sp, #8
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	2000098c 	.word	0x2000098c
 80037f4:	20000a22 	.word	0x20000a22
 80037f8:	20000864 	.word	0x20000864

080037fc <my_astronode_reset>:
}


// ** ASTRO Operations
void my_astronode_reset ( void )
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003800:	4b0a      	ldr	r3, [pc, #40]	; (800382c <my_astronode_reset+0x30>)
 8003802:	2201      	movs	r2, #1
 8003804:	2102      	movs	r1, #2
 8003806:	0018      	movs	r0, r3
 8003808:	f001 f8a3 	bl	8004952 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 800380c:	2001      	movs	r0, #1
 800380e:	f000 fcf5 	bl	80041fc <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 8003812:	4b06      	ldr	r3, [pc, #24]	; (800382c <my_astronode_reset+0x30>)
 8003814:	2200      	movs	r2, #0
 8003816:	2102      	movs	r1, #2
 8003818:	0018      	movs	r0, r3
 800381a:	f001 f89a 	bl	8004952 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 800381e:	20fa      	movs	r0, #250	; 0xfa
 8003820:	f000 fcec 	bl	80041fc <HAL_Delay>
}
 8003824:	46c0      	nop			; (mov r8, r8)
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	46c0      	nop			; (mov r8, r8)
 800382c:	50000400 	.word	0x50000400

08003830 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 800383a:	4b0a      	ldr	r3, [pc, #40]	; (8003864 <send_astronode_request+0x34>)
 800383c:	0018      	movs	r0, r3
 800383e:	f7ff fc1b 	bl	8003078 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	0018      	movs	r0, r3
 8003846:	f7ff fc17 	bl	8003078 <send_debug_logs>
    HAL_UART_Transmit ( &HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	b29a      	uxth	r2, r3
 800384e:	23fa      	movs	r3, #250	; 0xfa
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4804      	ldr	r0, [pc, #16]	; (8003868 <send_astronode_request+0x38>)
 8003856:	f003 faa9 	bl	8006dac <HAL_UART_Transmit>
}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	46bd      	mov	sp, r7
 800385e:	b002      	add	sp, #8
 8003860:	bd80      	pop	{r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	08012e4c 	.word	0x08012e4c
 8003868:	200008f8 	.word	0x200008f8

0800386c <get_systick>:
uint32_t get_systick ( void )
{
 800386c:	b580      	push	{r7, lr}
 800386e:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003870:	f000 fcba 	bl	80041e8 <HAL_GetTick>
 8003874:	0003      	movs	r3, r0
}
 8003876:	0018      	movs	r0, r3
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	000a      	movs	r2, r1
 8003886:	1cbb      	adds	r3, r7, #2
 8003888:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800388a:	f7ff ffef 	bl	800386c <get_systick>
 800388e:	0002      	movs	r2, r0
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	1cba      	adds	r2, r7, #2
 8003896:	8812      	ldrh	r2, [r2, #0]
 8003898:	429a      	cmp	r2, r3
 800389a:	419b      	sbcs	r3, r3
 800389c:	425b      	negs	r3, r3
 800389e:	b2db      	uxtb	r3, r3
}
 80038a0:	0018      	movs	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	b002      	add	sp, #8
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( &HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	4806      	ldr	r0, [pc, #24]	; (80038cc <is_astronode_character_received+0x24>)
 80038b4:	2364      	movs	r3, #100	; 0x64
 80038b6:	2201      	movs	r2, #1
 80038b8:	f003 fb1c 	bl	8006ef4 <HAL_UART_Receive>
 80038bc:	0003      	movs	r3, r0
 80038be:	425a      	negs	r2, r3
 80038c0:	4153      	adcs	r3, r2
 80038c2:	b2db      	uxtb	r3, r3
}
 80038c4:	0018      	movs	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	b002      	add	sp, #8
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	200008f8 	.word	0x200008f8

080038d0 <my_astro_evt_pin>:
bool my_astro_evt_pin ()
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( ASTRO_EVT_GPIO_Port , ASTRO_EVT_Pin ) == GPIO_PIN_SET ? true : false);
 80038d4:	4b06      	ldr	r3, [pc, #24]	; (80038f0 <my_astro_evt_pin+0x20>)
 80038d6:	2104      	movs	r1, #4
 80038d8:	0018      	movs	r0, r3
 80038da:	f001 f81d 	bl	8004918 <HAL_GPIO_ReadPin>
 80038de:	0003      	movs	r3, r0
 80038e0:	3b01      	subs	r3, #1
 80038e2:	425a      	negs	r2, r3
 80038e4:	4153      	adcs	r3, r2
 80038e6:	b2db      	uxtb	r3, r3
}
 80038e8:	0018      	movs	r0, r3
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	50000400 	.word	0x50000400

080038f4 <my_tim_init>:

// TIM operations
void my_tim_init ()
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &TIM , TIM_IT_UPDATE ) ;
 80038f8:	4b03      	ldr	r3, [pc, #12]	; (8003908 <my_tim_init+0x14>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2202      	movs	r2, #2
 80038fe:	4252      	negs	r2, r2
 8003900:	611a      	str	r2, [r3, #16]
}
 8003902:	46c0      	nop			; (mov r8, r8)
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	20000784 	.word	0x20000784

0800390c <my_tim_start>:

void my_tim_start ()
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8003910:	4b04      	ldr	r3, [pc, #16]	; (8003924 <my_tim_start+0x18>)
 8003912:	2200      	movs	r2, #0
 8003914:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &TIM ) ;
 8003916:	4b04      	ldr	r3, [pc, #16]	; (8003928 <my_tim_start+0x1c>)
 8003918:	0018      	movs	r0, r3
 800391a:	f002 fed3 	bl	80066c4 <HAL_TIM_Base_Start_IT>
}
 800391e:	46c0      	nop			; (mov r8, r8)
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20000c34 	.word	0x20000c34
 8003928:	20000784 	.word	0x20000784

0800392c <my_tim_stop>:

void my_tim_stop ()
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT ( &TIM ) ;
 8003930:	4b03      	ldr	r3, [pc, #12]	; (8003940 <my_tim_stop+0x14>)
 8003932:	0018      	movs	r0, r3
 8003934:	f002 ff28 	bl	8006788 <HAL_TIM_Base_Stop_IT>
}
 8003938:	46c0      	nop			; (mov r8, r8)
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	46c0      	nop			; (mov r8, r8)
 8003940:	20000784 	.word	0x20000784

08003944 <HAL_TIM_PeriodElapsedCallback>:

// *** CALBACKS

// TIM Callback
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a0a      	ldr	r2, [pc, #40]	; (800397c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d10d      	bne.n	8003972 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 8003956:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	3301      	adds	r3, #1
 800395c:	b29a      	uxth	r2, r3
 800395e:	4b08      	ldr	r3, [pc, #32]	; (8003980 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003960:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > sys_watchdog_time_ths )
 8003962:	4b07      	ldr	r3, [pc, #28]	; (8003980 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003964:	881a      	ldrh	r2, [r3, #0]
 8003966:	4b07      	ldr	r3, [pc, #28]	; (8003984 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d901      	bls.n	8003972 <HAL_TIM_PeriodElapsedCallback+0x2e>
			my_sys_restart () ;
 800396e:	f7ff fc51 	bl	8003214 <my_sys_restart>
	}
}
 8003972:	46c0      	nop			; (mov r8, r8)
 8003974:	46bd      	mov	sp, r7
 8003976:	b002      	add	sp, #8
 8003978:	bd80      	pop	{r7, pc}
 800397a:	46c0      	nop			; (mov r8, r8)
 800397c:	40001000 	.word	0x40001000
 8003980:	20000c34 	.word	0x20000c34
 8003984:	20000008 	.word	0x20000008

08003988 <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczy flag alarmu
	my_rtc_alarm_flag = true ;
 8003990:	4b03      	ldr	r3, [pc, #12]	; (80039a0 <HAL_RTC_AlarmAEventCallback+0x18>)
 8003992:	2201      	movs	r2, #1
 8003994:	701a      	strb	r2, [r3, #0]
}
 8003996:	46c0      	nop			; (mov r8, r8)
 8003998:	46bd      	mov	sp, r7
 800399a:	b002      	add	sp, #8
 800399c:	bd80      	pop	{r7, pc}
 800399e:	46c0      	nop			; (mov r8, r8)
 80039a0:	20000b00 	.word	0x20000b00

080039a4 <HAL_GPIO_EXTI_Rising_Callback>:

// ASTRO EVT Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	0002      	movs	r2, r0
 80039ac:	1dbb      	adds	r3, r7, #6
 80039ae:	801a      	strh	r2, [r3, #0]

}
 80039b0:	46c0      	nop			; (mov r8, r8)
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b002      	add	sp, #8
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039bc:	b672      	cpsid	i
}
 80039be:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80039c0:	e7fe      	b.n	80039c0 <Error_Handler+0x8>
	...

080039c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ca:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <HAL_MspInit+0x4c>)
 80039cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039ce:	4b10      	ldr	r3, [pc, #64]	; (8003a10 <HAL_MspInit+0x4c>)
 80039d0:	2101      	movs	r1, #1
 80039d2:	430a      	orrs	r2, r1
 80039d4:	641a      	str	r2, [r3, #64]	; 0x40
 80039d6:	4b0e      	ldr	r3, [pc, #56]	; (8003a10 <HAL_MspInit+0x4c>)
 80039d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039da:	2201      	movs	r2, #1
 80039dc:	4013      	ands	r3, r2
 80039de:	607b      	str	r3, [r7, #4]
 80039e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80039e2:	4b0b      	ldr	r3, [pc, #44]	; (8003a10 <HAL_MspInit+0x4c>)
 80039e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039e6:	4b0a      	ldr	r3, [pc, #40]	; (8003a10 <HAL_MspInit+0x4c>)
 80039e8:	2180      	movs	r1, #128	; 0x80
 80039ea:	0549      	lsls	r1, r1, #21
 80039ec:	430a      	orrs	r2, r1
 80039ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80039f0:	4b07      	ldr	r3, [pc, #28]	; (8003a10 <HAL_MspInit+0x4c>)
 80039f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039f4:	2380      	movs	r3, #128	; 0x80
 80039f6:	055b      	lsls	r3, r3, #21
 80039f8:	4013      	ands	r3, r2
 80039fa:	603b      	str	r3, [r7, #0]
 80039fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80039fe:	23c0      	movs	r3, #192	; 0xc0
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	0018      	movs	r0, r3
 8003a04:	f000 fc3a 	bl	800427c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a08:	46c0      	nop			; (mov r8, r8)
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b002      	add	sp, #8
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	40021000 	.word	0x40021000

08003a14 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003a14:	b590      	push	{r4, r7, lr}
 8003a16:	b097      	sub	sp, #92	; 0x5c
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a1c:	240c      	movs	r4, #12
 8003a1e:	193b      	adds	r3, r7, r4
 8003a20:	0018      	movs	r0, r3
 8003a22:	234c      	movs	r3, #76	; 0x4c
 8003a24:	001a      	movs	r2, r3
 8003a26:	2100      	movs	r1, #0
 8003a28:	f008 fbc6 	bl	800c1b8 <memset>
  if(hrtc->Instance==RTC)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a19      	ldr	r2, [pc, #100]	; (8003a98 <HAL_RTC_MspInit+0x84>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d12c      	bne.n	8003a90 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003a36:	193b      	adds	r3, r7, r4
 8003a38:	2280      	movs	r2, #128	; 0x80
 8003a3a:	0292      	lsls	r2, r2, #10
 8003a3c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003a3e:	193b      	adds	r3, r7, r4
 8003a40:	2280      	movs	r2, #128	; 0x80
 8003a42:	0052      	lsls	r2, r2, #1
 8003a44:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a46:	193b      	adds	r3, r7, r4
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f001 fd89 	bl	8005560 <HAL_RCCEx_PeriphCLKConfig>
 8003a4e:	1e03      	subs	r3, r0, #0
 8003a50:	d001      	beq.n	8003a56 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003a52:	f7ff ffb1 	bl	80039b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003a56:	4b11      	ldr	r3, [pc, #68]	; (8003a9c <HAL_RTC_MspInit+0x88>)
 8003a58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a5a:	4b10      	ldr	r3, [pc, #64]	; (8003a9c <HAL_RTC_MspInit+0x88>)
 8003a5c:	2180      	movs	r1, #128	; 0x80
 8003a5e:	0209      	lsls	r1, r1, #8
 8003a60:	430a      	orrs	r2, r1
 8003a62:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003a64:	4b0d      	ldr	r3, [pc, #52]	; (8003a9c <HAL_RTC_MspInit+0x88>)
 8003a66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a68:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <HAL_RTC_MspInit+0x88>)
 8003a6a:	2180      	movs	r1, #128	; 0x80
 8003a6c:	00c9      	lsls	r1, r1, #3
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a72:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <HAL_RTC_MspInit+0x88>)
 8003a74:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a76:	2380      	movs	r3, #128	; 0x80
 8003a78:	00db      	lsls	r3, r3, #3
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	60bb      	str	r3, [r7, #8]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003a80:	2200      	movs	r2, #0
 8003a82:	2103      	movs	r1, #3
 8003a84:	2002      	movs	r0, #2
 8003a86:	f000 fccd 	bl	8004424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003a8a:	2002      	movs	r0, #2
 8003a8c:	f000 fcdf 	bl	800444e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003a90:	46c0      	nop			; (mov r8, r8)
 8003a92:	46bd      	mov	sp, r7
 8003a94:	b017      	add	sp, #92	; 0x5c
 8003a96:	bd90      	pop	{r4, r7, pc}
 8003a98:	40002800 	.word	0x40002800
 8003a9c:	40021000 	.word	0x40021000

08003aa0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003aa0:	b590      	push	{r4, r7, lr}
 8003aa2:	b08b      	sub	sp, #44	; 0x2c
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003aa8:	2414      	movs	r4, #20
 8003aaa:	193b      	adds	r3, r7, r4
 8003aac:	0018      	movs	r0, r3
 8003aae:	2314      	movs	r3, #20
 8003ab0:	001a      	movs	r2, r3
 8003ab2:	2100      	movs	r1, #0
 8003ab4:	f008 fb80 	bl	800c1b8 <memset>
  if(hspi->Instance==SPI1)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a1b      	ldr	r2, [pc, #108]	; (8003b2c <HAL_SPI_MspInit+0x8c>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d130      	bne.n	8003b24 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ac2:	4b1b      	ldr	r3, [pc, #108]	; (8003b30 <HAL_SPI_MspInit+0x90>)
 8003ac4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ac6:	4b1a      	ldr	r3, [pc, #104]	; (8003b30 <HAL_SPI_MspInit+0x90>)
 8003ac8:	2180      	movs	r1, #128	; 0x80
 8003aca:	0149      	lsls	r1, r1, #5
 8003acc:	430a      	orrs	r2, r1
 8003ace:	641a      	str	r2, [r3, #64]	; 0x40
 8003ad0:	4b17      	ldr	r3, [pc, #92]	; (8003b30 <HAL_SPI_MspInit+0x90>)
 8003ad2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ad4:	2380      	movs	r3, #128	; 0x80
 8003ad6:	015b      	lsls	r3, r3, #5
 8003ad8:	4013      	ands	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
 8003adc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ade:	4b14      	ldr	r3, [pc, #80]	; (8003b30 <HAL_SPI_MspInit+0x90>)
 8003ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ae2:	4b13      	ldr	r3, [pc, #76]	; (8003b30 <HAL_SPI_MspInit+0x90>)
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	430a      	orrs	r2, r1
 8003ae8:	635a      	str	r2, [r3, #52]	; 0x34
 8003aea:	4b11      	ldr	r3, [pc, #68]	; (8003b30 <HAL_SPI_MspInit+0x90>)
 8003aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aee:	2201      	movs	r2, #1
 8003af0:	4013      	ands	r3, r2
 8003af2:	60fb      	str	r3, [r7, #12]
 8003af4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ACC_SPI1_SCK_Pin|ACC_SPI1_MISO_Pin|ACC_SPI1_MOSI_Pin;
 8003af6:	0021      	movs	r1, r4
 8003af8:	187b      	adds	r3, r7, r1
 8003afa:	22e0      	movs	r2, #224	; 0xe0
 8003afc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afe:	187b      	adds	r3, r7, r1
 8003b00:	2202      	movs	r2, #2
 8003b02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b04:	187b      	adds	r3, r7, r1
 8003b06:	2200      	movs	r2, #0
 8003b08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b0a:	187b      	adds	r3, r7, r1
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003b10:	187b      	adds	r3, r7, r1
 8003b12:	2200      	movs	r2, #0
 8003b14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b16:	187a      	adds	r2, r7, r1
 8003b18:	23a0      	movs	r3, #160	; 0xa0
 8003b1a:	05db      	lsls	r3, r3, #23
 8003b1c:	0011      	movs	r1, r2
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f000 fcb6 	bl	8004490 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003b24:	46c0      	nop			; (mov r8, r8)
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b00b      	add	sp, #44	; 0x2c
 8003b2a:	bd90      	pop	{r4, r7, pc}
 8003b2c:	40013000 	.word	0x40013000
 8003b30:	40021000 	.word	0x40021000

08003b34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0d      	ldr	r2, [pc, #52]	; (8003b78 <HAL_TIM_Base_MspInit+0x44>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d113      	bne.n	8003b6e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003b46:	4b0d      	ldr	r3, [pc, #52]	; (8003b7c <HAL_TIM_Base_MspInit+0x48>)
 8003b48:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b4a:	4b0c      	ldr	r3, [pc, #48]	; (8003b7c <HAL_TIM_Base_MspInit+0x48>)
 8003b4c:	2110      	movs	r1, #16
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b52:	4b0a      	ldr	r3, [pc, #40]	; (8003b7c <HAL_TIM_Base_MspInit+0x48>)
 8003b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b56:	2210      	movs	r2, #16
 8003b58:	4013      	ands	r3, r2
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2102      	movs	r1, #2
 8003b62:	2011      	movs	r0, #17
 8003b64:	f000 fc5e 	bl	8004424 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8003b68:	2011      	movs	r0, #17
 8003b6a:	f000 fc70 	bl	800444e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	46bd      	mov	sp, r7
 8003b72:	b004      	add	sp, #16
 8003b74:	bd80      	pop	{r7, pc}
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	40001000 	.word	0x40001000
 8003b7c:	40021000 	.word	0x40021000

08003b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b80:	b590      	push	{r4, r7, lr}
 8003b82:	b0a3      	sub	sp, #140	; 0x8c
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b88:	2374      	movs	r3, #116	; 0x74
 8003b8a:	18fb      	adds	r3, r7, r3
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	2314      	movs	r3, #20
 8003b90:	001a      	movs	r2, r3
 8003b92:	2100      	movs	r1, #0
 8003b94:	f008 fb10 	bl	800c1b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b98:	2428      	movs	r4, #40	; 0x28
 8003b9a:	193b      	adds	r3, r7, r4
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	234c      	movs	r3, #76	; 0x4c
 8003ba0:	001a      	movs	r2, r3
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	f008 fb08 	bl	800c1b8 <memset>
  if(huart->Instance==USART1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a84      	ldr	r2, [pc, #528]	; (8003dc0 <HAL_UART_MspInit+0x240>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d140      	bne.n	8003c34 <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003bb2:	193b      	adds	r3, r7, r4
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003bb8:	193b      	adds	r3, r7, r4
 8003bba:	2200      	movs	r2, #0
 8003bbc:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bbe:	193b      	adds	r3, r7, r4
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f001 fccd 	bl	8005560 <HAL_RCCEx_PeriphCLKConfig>
 8003bc6:	1e03      	subs	r3, r0, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003bca:	f7ff fef5 	bl	80039b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bce:	4b7d      	ldr	r3, [pc, #500]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003bd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003bd2:	4b7c      	ldr	r3, [pc, #496]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003bd4:	2180      	movs	r1, #128	; 0x80
 8003bd6:	01c9      	lsls	r1, r1, #7
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	641a      	str	r2, [r3, #64]	; 0x40
 8003bdc:	4b79      	ldr	r3, [pc, #484]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003bde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003be0:	2380      	movs	r3, #128	; 0x80
 8003be2:	01db      	lsls	r3, r3, #7
 8003be4:	4013      	ands	r3, r2
 8003be6:	627b      	str	r3, [r7, #36]	; 0x24
 8003be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bea:	4b76      	ldr	r3, [pc, #472]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003bec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003bee:	4b75      	ldr	r3, [pc, #468]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	430a      	orrs	r2, r1
 8003bf4:	635a      	str	r2, [r3, #52]	; 0x34
 8003bf6:	4b73      	ldr	r3, [pc, #460]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003bf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	623b      	str	r3, [r7, #32]
 8003c00:	6a3b      	ldr	r3, [r7, #32]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = DBG2_TX_Pin|DBG2_RX_Pin;
 8003c02:	2174      	movs	r1, #116	; 0x74
 8003c04:	187b      	adds	r3, r7, r1
 8003c06:	22c0      	movs	r2, #192	; 0xc0
 8003c08:	00d2      	lsls	r2, r2, #3
 8003c0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c0c:	187b      	adds	r3, r7, r1
 8003c0e:	2202      	movs	r2, #2
 8003c10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	2200      	movs	r2, #0
 8003c16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c18:	187b      	adds	r3, r7, r1
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003c1e:	187b      	adds	r3, r7, r1
 8003c20:	2201      	movs	r2, #1
 8003c22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c24:	187a      	adds	r2, r7, r1
 8003c26:	23a0      	movs	r3, #160	; 0xa0
 8003c28:	05db      	lsls	r3, r3, #23
 8003c2a:	0011      	movs	r1, r2
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	f000 fc2f 	bl	8004490 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8003c32:	e0c0      	b.n	8003db6 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART2)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a63      	ldr	r2, [pc, #396]	; (8003dc8 <HAL_UART_MspInit+0x248>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d140      	bne.n	8003cc0 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003c3e:	2128      	movs	r1, #40	; 0x28
 8003c40:	187b      	adds	r3, r7, r1
 8003c42:	2202      	movs	r2, #2
 8003c44:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003c46:	187b      	adds	r3, r7, r1
 8003c48:	2200      	movs	r2, #0
 8003c4a:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c4c:	187b      	adds	r3, r7, r1
 8003c4e:	0018      	movs	r0, r3
 8003c50:	f001 fc86 	bl	8005560 <HAL_RCCEx_PeriphCLKConfig>
 8003c54:	1e03      	subs	r3, r0, #0
 8003c56:	d001      	beq.n	8003c5c <HAL_UART_MspInit+0xdc>
      Error_Handler();
 8003c58:	f7ff feae 	bl	80039b8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c5c:	4b59      	ldr	r3, [pc, #356]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003c5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c60:	4b58      	ldr	r3, [pc, #352]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003c62:	2180      	movs	r1, #128	; 0x80
 8003c64:	0289      	lsls	r1, r1, #10
 8003c66:	430a      	orrs	r2, r1
 8003c68:	63da      	str	r2, [r3, #60]	; 0x3c
 8003c6a:	4b56      	ldr	r3, [pc, #344]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003c6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c6e:	2380      	movs	r3, #128	; 0x80
 8003c70:	029b      	lsls	r3, r3, #10
 8003c72:	4013      	ands	r3, r2
 8003c74:	61fb      	str	r3, [r7, #28]
 8003c76:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c78:	4b52      	ldr	r3, [pc, #328]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c7c:	4b51      	ldr	r3, [pc, #324]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003c7e:	2101      	movs	r1, #1
 8003c80:	430a      	orrs	r2, r1
 8003c82:	635a      	str	r2, [r3, #52]	; 0x34
 8003c84:	4b4f      	ldr	r3, [pc, #316]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c88:	2201      	movs	r2, #1
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	61bb      	str	r3, [r7, #24]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8003c90:	2174      	movs	r1, #116	; 0x74
 8003c92:	187b      	adds	r3, r7, r1
 8003c94:	220c      	movs	r2, #12
 8003c96:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c98:	187b      	adds	r3, r7, r1
 8003c9a:	2202      	movs	r2, #2
 8003c9c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9e:	187b      	adds	r3, r7, r1
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ca4:	187b      	adds	r3, r7, r1
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003caa:	187b      	adds	r3, r7, r1
 8003cac:	2201      	movs	r2, #1
 8003cae:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb0:	187a      	adds	r2, r7, r1
 8003cb2:	23a0      	movs	r3, #160	; 0xa0
 8003cb4:	05db      	lsls	r3, r3, #23
 8003cb6:	0011      	movs	r1, r2
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f000 fbe9 	bl	8004490 <HAL_GPIO_Init>
}
 8003cbe:	e07a      	b.n	8003db6 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART3)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a41      	ldr	r2, [pc, #260]	; (8003dcc <HAL_UART_MspInit+0x24c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d140      	bne.n	8003d4c <HAL_UART_MspInit+0x1cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003cca:	2128      	movs	r1, #40	; 0x28
 8003ccc:	187b      	adds	r3, r7, r1
 8003cce:	2204      	movs	r2, #4
 8003cd0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003cd2:	187b      	adds	r3, r7, r1
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cd8:	187b      	adds	r3, r7, r1
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f001 fc40 	bl	8005560 <HAL_RCCEx_PeriphCLKConfig>
 8003ce0:	1e03      	subs	r3, r0, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_UART_MspInit+0x168>
      Error_Handler();
 8003ce4:	f7ff fe68 	bl	80039b8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003ce8:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003cea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cec:	4b35      	ldr	r3, [pc, #212]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003cee:	2180      	movs	r1, #128	; 0x80
 8003cf0:	02c9      	lsls	r1, r1, #11
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	63da      	str	r2, [r3, #60]	; 0x3c
 8003cf6:	4b33      	ldr	r3, [pc, #204]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003cf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003cfa:	2380      	movs	r3, #128	; 0x80
 8003cfc:	02db      	lsls	r3, r3, #11
 8003cfe:	4013      	ands	r3, r2
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d04:	4b2f      	ldr	r3, [pc, #188]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d08:	4b2e      	ldr	r3, [pc, #184]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d0a:	2102      	movs	r1, #2
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	635a      	str	r2, [r3, #52]	; 0x34
 8003d10:	4b2c      	ldr	r3, [pc, #176]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d14:	2202      	movs	r2, #2
 8003d16:	4013      	ands	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]
 8003d1a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 8003d1c:	2174      	movs	r1, #116	; 0x74
 8003d1e:	187b      	adds	r3, r7, r1
 8003d20:	22c0      	movs	r2, #192	; 0xc0
 8003d22:	0092      	lsls	r2, r2, #2
 8003d24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d26:	187b      	adds	r3, r7, r1
 8003d28:	2202      	movs	r2, #2
 8003d2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d2c:	187b      	adds	r3, r7, r1
 8003d2e:	2200      	movs	r2, #0
 8003d30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d32:	187b      	adds	r3, r7, r1
 8003d34:	2200      	movs	r2, #0
 8003d36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8003d38:	187b      	adds	r3, r7, r1
 8003d3a:	2204      	movs	r2, #4
 8003d3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d3e:	187b      	adds	r3, r7, r1
 8003d40:	4a23      	ldr	r2, [pc, #140]	; (8003dd0 <HAL_UART_MspInit+0x250>)
 8003d42:	0019      	movs	r1, r3
 8003d44:	0010      	movs	r0, r2
 8003d46:	f000 fba3 	bl	8004490 <HAL_GPIO_Init>
}
 8003d4a:	e034      	b.n	8003db6 <HAL_UART_MspInit+0x236>
  else if(huart->Instance==USART5)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a20      	ldr	r2, [pc, #128]	; (8003dd4 <HAL_UART_MspInit+0x254>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d12f      	bne.n	8003db6 <HAL_UART_MspInit+0x236>
    __HAL_RCC_USART5_CLK_ENABLE();
 8003d56:	4b1b      	ldr	r3, [pc, #108]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d5a:	4b1a      	ldr	r3, [pc, #104]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d5c:	2180      	movs	r1, #128	; 0x80
 8003d5e:	0049      	lsls	r1, r1, #1
 8003d60:	430a      	orrs	r2, r1
 8003d62:	63da      	str	r2, [r3, #60]	; 0x3c
 8003d64:	4b17      	ldr	r3, [pc, #92]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d68:	2380      	movs	r3, #128	; 0x80
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	60fb      	str	r3, [r7, #12]
 8003d70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d72:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d76:	4b13      	ldr	r3, [pc, #76]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d78:	2102      	movs	r1, #2
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d7e:	4b11      	ldr	r3, [pc, #68]	; (8003dc4 <HAL_UART_MspInit+0x244>)
 8003d80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d82:	2202      	movs	r2, #2
 8003d84:	4013      	ands	r3, r2
 8003d86:	60bb      	str	r3, [r7, #8]
 8003d88:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 8003d8a:	2174      	movs	r1, #116	; 0x74
 8003d8c:	187b      	adds	r3, r7, r1
 8003d8e:	2218      	movs	r2, #24
 8003d90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d92:	187b      	adds	r3, r7, r1
 8003d94:	2202      	movs	r2, #2
 8003d96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d98:	187b      	adds	r3, r7, r1
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d9e:	187b      	adds	r3, r7, r1
 8003da0:	2200      	movs	r2, #0
 8003da2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8003da4:	187b      	adds	r3, r7, r1
 8003da6:	2203      	movs	r2, #3
 8003da8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003daa:	187b      	adds	r3, r7, r1
 8003dac:	4a08      	ldr	r2, [pc, #32]	; (8003dd0 <HAL_UART_MspInit+0x250>)
 8003dae:	0019      	movs	r1, r3
 8003db0:	0010      	movs	r0, r2
 8003db2:	f000 fb6d 	bl	8004490 <HAL_GPIO_Init>
}
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b023      	add	sp, #140	; 0x8c
 8003dbc:	bd90      	pop	{r4, r7, pc}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	40013800 	.word	0x40013800
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	40004400 	.word	0x40004400
 8003dcc:	40004800 	.word	0x40004800
 8003dd0:	50000400 	.word	0x50000400
 8003dd4:	40005000 	.word	0x40005000

08003dd8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a25      	ldr	r2, [pc, #148]	; (8003e7c <HAL_UART_MspDeInit+0xa4>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10e      	bne.n	8003e08 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8003dea:	4b25      	ldr	r3, [pc, #148]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003dec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dee:	4b24      	ldr	r3, [pc, #144]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003df0:	4924      	ldr	r1, [pc, #144]	; (8003e84 <HAL_UART_MspDeInit+0xac>)
 8003df2:	400a      	ands	r2, r1
 8003df4:	641a      	str	r2, [r3, #64]	; 0x40

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, DBG2_TX_Pin|DBG2_RX_Pin);
 8003df6:	23c0      	movs	r3, #192	; 0xc0
 8003df8:	00da      	lsls	r2, r3, #3
 8003dfa:	23a0      	movs	r3, #160	; 0xa0
 8003dfc:	05db      	lsls	r3, r3, #23
 8003dfe:	0011      	movs	r1, r2
 8003e00:	0018      	movs	r0, r3
 8003e02:	f000 fcb1 	bl	8004768 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART5_MspDeInit 1 */

  /* USER CODE END USART5_MspDeInit 1 */
  }

}
 8003e06:	e034      	b.n	8003e72 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART2)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a1e      	ldr	r2, [pc, #120]	; (8003e88 <HAL_UART_MspDeInit+0xb0>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d10c      	bne.n	8003e2c <HAL_UART_MspDeInit+0x54>
    __HAL_RCC_USART2_CLK_DISABLE();
 8003e12:	4b1b      	ldr	r3, [pc, #108]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003e14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e16:	4b1a      	ldr	r3, [pc, #104]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003e18:	491c      	ldr	r1, [pc, #112]	; (8003e8c <HAL_UART_MspDeInit+0xb4>)
 8003e1a:	400a      	ands	r2, r1
 8003e1c:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOA, DBG_TX_Pin|DBG_RX_Pin);
 8003e1e:	23a0      	movs	r3, #160	; 0xa0
 8003e20:	05db      	lsls	r3, r3, #23
 8003e22:	210c      	movs	r1, #12
 8003e24:	0018      	movs	r0, r3
 8003e26:	f000 fc9f 	bl	8004768 <HAL_GPIO_DeInit>
}
 8003e2a:	e022      	b.n	8003e72 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART3)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a17      	ldr	r2, [pc, #92]	; (8003e90 <HAL_UART_MspDeInit+0xb8>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d10d      	bne.n	8003e52 <HAL_UART_MspDeInit+0x7a>
    __HAL_RCC_USART3_CLK_DISABLE();
 8003e36:	4b12      	ldr	r3, [pc, #72]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003e38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e3a:	4b11      	ldr	r3, [pc, #68]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003e3c:	4915      	ldr	r1, [pc, #84]	; (8003e94 <HAL_UART_MspDeInit+0xbc>)
 8003e3e:	400a      	ands	r2, r1
 8003e40:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, ASTRO_TX_Pin|ASTRO_RX_Pin);
 8003e42:	23c0      	movs	r3, #192	; 0xc0
 8003e44:	009b      	lsls	r3, r3, #2
 8003e46:	4a14      	ldr	r2, [pc, #80]	; (8003e98 <HAL_UART_MspDeInit+0xc0>)
 8003e48:	0019      	movs	r1, r3
 8003e4a:	0010      	movs	r0, r2
 8003e4c:	f000 fc8c 	bl	8004768 <HAL_GPIO_DeInit>
}
 8003e50:	e00f      	b.n	8003e72 <HAL_UART_MspDeInit+0x9a>
  else if(huart->Instance==USART5)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a11      	ldr	r2, [pc, #68]	; (8003e9c <HAL_UART_MspDeInit+0xc4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d10a      	bne.n	8003e72 <HAL_UART_MspDeInit+0x9a>
    __HAL_RCC_USART5_CLK_DISABLE();
 8003e5c:	4b08      	ldr	r3, [pc, #32]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003e5e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e60:	4b07      	ldr	r3, [pc, #28]	; (8003e80 <HAL_UART_MspDeInit+0xa8>)
 8003e62:	490f      	ldr	r1, [pc, #60]	; (8003ea0 <HAL_UART_MspDeInit+0xc8>)
 8003e64:	400a      	ands	r2, r1
 8003e66:	63da      	str	r2, [r3, #60]	; 0x3c
    HAL_GPIO_DeInit(GPIOB, GNSS_TX_Pin|GNSS_RX_Pin);
 8003e68:	4b0b      	ldr	r3, [pc, #44]	; (8003e98 <HAL_UART_MspDeInit+0xc0>)
 8003e6a:	2118      	movs	r1, #24
 8003e6c:	0018      	movs	r0, r3
 8003e6e:	f000 fc7b 	bl	8004768 <HAL_GPIO_DeInit>
}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b002      	add	sp, #8
 8003e78:	bd80      	pop	{r7, pc}
 8003e7a:	46c0      	nop			; (mov r8, r8)
 8003e7c:	40013800 	.word	0x40013800
 8003e80:	40021000 	.word	0x40021000
 8003e84:	ffffbfff 	.word	0xffffbfff
 8003e88:	40004400 	.word	0x40004400
 8003e8c:	fffdffff 	.word	0xfffdffff
 8003e90:	40004800 	.word	0x40004800
 8003e94:	fffbffff 	.word	0xfffbffff
 8003e98:	50000400 	.word	0x50000400
 8003e9c:	40005000 	.word	0x40005000
 8003ea0:	fffffeff 	.word	0xfffffeff

08003ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ea8:	e7fe      	b.n	8003ea8 <NMI_Handler+0x4>

08003eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003eae:	e7fe      	b.n	8003eae <HardFault_Handler+0x4>

08003eb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003eb4:	46c0      	nop			; (mov r8, r8)
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003ebe:	46c0      	nop			; (mov r8, r8)
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003ec8:	f000 f97c 	bl	80041c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ecc:	46c0      	nop			; (mov r8, r8)
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003ed8:	4b03      	ldr	r3, [pc, #12]	; (8003ee8 <RTC_TAMP_IRQHandler+0x14>)
 8003eda:	0018      	movs	r0, r3
 8003edc:	f002 f942 	bl	8006164 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003ee0:	46c0      	nop			; (mov r8, r8)
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	46c0      	nop			; (mov r8, r8)
 8003ee8:	200006f4 	.word	0x200006f4

08003eec <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_Pin);
 8003ef0:	2004      	movs	r0, #4
 8003ef2:	f000 fd4b 	bl	800498c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8003ef6:	46c0      	nop			; (mov r8, r8)
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}

08003efc <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f00:	4b03      	ldr	r3, [pc, #12]	; (8003f10 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003f02:	0018      	movs	r0, r3
 8003f04:	f002 fc6e 	bl	80067e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8003f08:	46c0      	nop			; (mov r8, r8)
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	46c0      	nop			; (mov r8, r8)
 8003f10:	20000784 	.word	0x20000784

08003f14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	af00      	add	r7, sp, #0
  return 1;
 8003f18:	2301      	movs	r3, #1
}
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <_kill>:

int _kill(int pid, int sig)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b082      	sub	sp, #8
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f2a:	f008 fa39 	bl	800c3a0 <__errno>
 8003f2e:	0003      	movs	r3, r0
 8003f30:	2216      	movs	r2, #22
 8003f32:	601a      	str	r2, [r3, #0]
  return -1;
 8003f34:	2301      	movs	r3, #1
 8003f36:	425b      	negs	r3, r3
}
 8003f38:	0018      	movs	r0, r3
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	b002      	add	sp, #8
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <_exit>:

void _exit (int status)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b082      	sub	sp, #8
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f48:	2301      	movs	r3, #1
 8003f4a:	425a      	negs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	0011      	movs	r1, r2
 8003f50:	0018      	movs	r0, r3
 8003f52:	f7ff ffe5 	bl	8003f20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f56:	e7fe      	b.n	8003f56 <_exit+0x16>

08003f58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f64:	2300      	movs	r3, #0
 8003f66:	617b      	str	r3, [r7, #20]
 8003f68:	e00a      	b.n	8003f80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f6a:	e000      	b.n	8003f6e <_read+0x16>
 8003f6c:	bf00      	nop
 8003f6e:	0001      	movs	r1, r0
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	1c5a      	adds	r2, r3, #1
 8003f74:	60ba      	str	r2, [r7, #8]
 8003f76:	b2ca      	uxtb	r2, r1
 8003f78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	3301      	adds	r3, #1
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	dbf0      	blt.n	8003f6a <_read+0x12>
  }

  return len;
 8003f88:	687b      	ldr	r3, [r7, #4]
}
 8003f8a:	0018      	movs	r0, r3
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	b006      	add	sp, #24
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b086      	sub	sp, #24
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	60f8      	str	r0, [r7, #12]
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	617b      	str	r3, [r7, #20]
 8003fa2:	e009      	b.n	8003fb8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	1c5a      	adds	r2, r3, #1
 8003fa8:	60ba      	str	r2, [r7, #8]
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	0018      	movs	r0, r3
 8003fae:	e000      	b.n	8003fb2 <_write+0x20>
 8003fb0:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	697a      	ldr	r2, [r7, #20]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	dbf1      	blt.n	8003fa4 <_write+0x12>
  }
  return len;
 8003fc0:	687b      	ldr	r3, [r7, #4]
}
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	b006      	add	sp, #24
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <_close>:

int _close(int file)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	425b      	negs	r3, r3
}
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	b002      	add	sp, #8
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b082      	sub	sp, #8
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
 8003fe6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	2280      	movs	r2, #128	; 0x80
 8003fec:	0192      	lsls	r2, r2, #6
 8003fee:	605a      	str	r2, [r3, #4]
  return 0;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	0018      	movs	r0, r3
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	b002      	add	sp, #8
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <_isatty>:

int _isatty(int file)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b082      	sub	sp, #8
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004002:	2301      	movs	r3, #1
}
 8004004:	0018      	movs	r0, r3
 8004006:	46bd      	mov	sp, r7
 8004008:	b002      	add	sp, #8
 800400a:	bd80      	pop	{r7, pc}

0800400c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004018:	2300      	movs	r3, #0
}
 800401a:	0018      	movs	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	b004      	add	sp, #16
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800402c:	4a14      	ldr	r2, [pc, #80]	; (8004080 <_sbrk+0x5c>)
 800402e:	4b15      	ldr	r3, [pc, #84]	; (8004084 <_sbrk+0x60>)
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004038:	4b13      	ldr	r3, [pc, #76]	; (8004088 <_sbrk+0x64>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d102      	bne.n	8004046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004040:	4b11      	ldr	r3, [pc, #68]	; (8004088 <_sbrk+0x64>)
 8004042:	4a12      	ldr	r2, [pc, #72]	; (800408c <_sbrk+0x68>)
 8004044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004046:	4b10      	ldr	r3, [pc, #64]	; (8004088 <_sbrk+0x64>)
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	18d3      	adds	r3, r2, r3
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	429a      	cmp	r2, r3
 8004052:	d207      	bcs.n	8004064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004054:	f008 f9a4 	bl	800c3a0 <__errno>
 8004058:	0003      	movs	r3, r0
 800405a:	220c      	movs	r2, #12
 800405c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800405e:	2301      	movs	r3, #1
 8004060:	425b      	negs	r3, r3
 8004062:	e009      	b.n	8004078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004064:	4b08      	ldr	r3, [pc, #32]	; (8004088 <_sbrk+0x64>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800406a:	4b07      	ldr	r3, [pc, #28]	; (8004088 <_sbrk+0x64>)
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	18d2      	adds	r2, r2, r3
 8004072:	4b05      	ldr	r3, [pc, #20]	; (8004088 <_sbrk+0x64>)
 8004074:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8004076:	68fb      	ldr	r3, [r7, #12]
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	b006      	add	sp, #24
 800407e:	bd80      	pop	{r7, pc}
 8004080:	20024000 	.word	0x20024000
 8004084:	00000400 	.word	0x00000400
 8004088:	20000b04 	.word	0x20000b04
 800408c:	20000f48 	.word	0x20000f48

08004090 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004094:	46c0      	nop			; (mov r8, r8)
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
	...

0800409c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800409c:	480d      	ldr	r0, [pc, #52]	; (80040d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800409e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80040a0:	f7ff fff6 	bl	8004090 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040a4:	480c      	ldr	r0, [pc, #48]	; (80040d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80040a6:	490d      	ldr	r1, [pc, #52]	; (80040dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80040a8:	4a0d      	ldr	r2, [pc, #52]	; (80040e0 <LoopForever+0xe>)
  movs r3, #0
 80040aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040ac:	e002      	b.n	80040b4 <LoopCopyDataInit>

080040ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040b2:	3304      	adds	r3, #4

080040b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040b8:	d3f9      	bcc.n	80040ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040ba:	4a0a      	ldr	r2, [pc, #40]	; (80040e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80040bc:	4c0a      	ldr	r4, [pc, #40]	; (80040e8 <LoopForever+0x16>)
  movs r3, #0
 80040be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040c0:	e001      	b.n	80040c6 <LoopFillZerobss>

080040c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040c4:	3204      	adds	r2, #4

080040c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040c8:	d3fb      	bcc.n	80040c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80040ca:	f008 f96f 	bl	800c3ac <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80040ce:	f7fe fa6b 	bl	80025a8 <main>

080040d2 <LoopForever>:

LoopForever:
  b LoopForever
 80040d2:	e7fe      	b.n	80040d2 <LoopForever>
  ldr   r0, =_estack
 80040d4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 80040d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040dc:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 80040e0:	08014d20 	.word	0x08014d20
  ldr r2, =_sbss
 80040e4:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 80040e8:	20000f44 	.word	0x20000f44

080040ec <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80040ec:	e7fe      	b.n	80040ec <ADC1_COMP_IRQHandler>
	...

080040f0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80040f6:	1dfb      	adds	r3, r7, #7
 80040f8:	2200      	movs	r2, #0
 80040fa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040fc:	4b0b      	ldr	r3, [pc, #44]	; (800412c <HAL_Init+0x3c>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b0a      	ldr	r3, [pc, #40]	; (800412c <HAL_Init+0x3c>)
 8004102:	2180      	movs	r1, #128	; 0x80
 8004104:	0049      	lsls	r1, r1, #1
 8004106:	430a      	orrs	r2, r1
 8004108:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800410a:	2003      	movs	r0, #3
 800410c:	f000 f810 	bl	8004130 <HAL_InitTick>
 8004110:	1e03      	subs	r3, r0, #0
 8004112:	d003      	beq.n	800411c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004114:	1dfb      	adds	r3, r7, #7
 8004116:	2201      	movs	r2, #1
 8004118:	701a      	strb	r2, [r3, #0]
 800411a:	e001      	b.n	8004120 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 800411c:	f7ff fc52 	bl	80039c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004120:	1dfb      	adds	r3, r7, #7
 8004122:	781b      	ldrb	r3, [r3, #0]
}
 8004124:	0018      	movs	r0, r3
 8004126:	46bd      	mov	sp, r7
 8004128:	b002      	add	sp, #8
 800412a:	bd80      	pop	{r7, pc}
 800412c:	40022000 	.word	0x40022000

08004130 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004130:	b590      	push	{r4, r7, lr}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004138:	230f      	movs	r3, #15
 800413a:	18fb      	adds	r3, r7, r3
 800413c:	2200      	movs	r2, #0
 800413e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8004140:	4b1d      	ldr	r3, [pc, #116]	; (80041b8 <HAL_InitTick+0x88>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d02b      	beq.n	80041a0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004148:	4b1c      	ldr	r3, [pc, #112]	; (80041bc <HAL_InitTick+0x8c>)
 800414a:	681c      	ldr	r4, [r3, #0]
 800414c:	4b1a      	ldr	r3, [pc, #104]	; (80041b8 <HAL_InitTick+0x88>)
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	0019      	movs	r1, r3
 8004152:	23fa      	movs	r3, #250	; 0xfa
 8004154:	0098      	lsls	r0, r3, #2
 8004156:	f7fb fff1 	bl	800013c <__udivsi3>
 800415a:	0003      	movs	r3, r0
 800415c:	0019      	movs	r1, r3
 800415e:	0020      	movs	r0, r4
 8004160:	f7fb ffec 	bl	800013c <__udivsi3>
 8004164:	0003      	movs	r3, r0
 8004166:	0018      	movs	r0, r3
 8004168:	f000 f985 	bl	8004476 <HAL_SYSTICK_Config>
 800416c:	1e03      	subs	r3, r0, #0
 800416e:	d112      	bne.n	8004196 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b03      	cmp	r3, #3
 8004174:	d80a      	bhi.n	800418c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	2301      	movs	r3, #1
 800417a:	425b      	negs	r3, r3
 800417c:	2200      	movs	r2, #0
 800417e:	0018      	movs	r0, r3
 8004180:	f000 f950 	bl	8004424 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004184:	4b0e      	ldr	r3, [pc, #56]	; (80041c0 <HAL_InitTick+0x90>)
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	601a      	str	r2, [r3, #0]
 800418a:	e00d      	b.n	80041a8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800418c:	230f      	movs	r3, #15
 800418e:	18fb      	adds	r3, r7, r3
 8004190:	2201      	movs	r2, #1
 8004192:	701a      	strb	r2, [r3, #0]
 8004194:	e008      	b.n	80041a8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004196:	230f      	movs	r3, #15
 8004198:	18fb      	adds	r3, r7, r3
 800419a:	2201      	movs	r2, #1
 800419c:	701a      	strb	r2, [r3, #0]
 800419e:	e003      	b.n	80041a8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80041a0:	230f      	movs	r3, #15
 80041a2:	18fb      	adds	r3, r7, r3
 80041a4:	2201      	movs	r2, #1
 80041a6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80041a8:	230f      	movs	r3, #15
 80041aa:	18fb      	adds	r3, r7, r3
 80041ac:	781b      	ldrb	r3, [r3, #0]
}
 80041ae:	0018      	movs	r0, r3
 80041b0:	46bd      	mov	sp, r7
 80041b2:	b005      	add	sp, #20
 80041b4:	bd90      	pop	{r4, r7, pc}
 80041b6:	46c0      	nop			; (mov r8, r8)
 80041b8:	20000018 	.word	0x20000018
 80041bc:	20000010 	.word	0x20000010
 80041c0:	20000014 	.word	0x20000014

080041c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80041c8:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <HAL_IncTick+0x1c>)
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	001a      	movs	r2, r3
 80041ce:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <HAL_IncTick+0x20>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	18d2      	adds	r2, r2, r3
 80041d4:	4b03      	ldr	r3, [pc, #12]	; (80041e4 <HAL_IncTick+0x20>)
 80041d6:	601a      	str	r2, [r3, #0]
}
 80041d8:	46c0      	nop			; (mov r8, r8)
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	20000018 	.word	0x20000018
 80041e4:	20000b08 	.word	0x20000b08

080041e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  return uwTick;
 80041ec:	4b02      	ldr	r3, [pc, #8]	; (80041f8 <HAL_GetTick+0x10>)
 80041ee:	681b      	ldr	r3, [r3, #0]
}
 80041f0:	0018      	movs	r0, r3
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	20000b08 	.word	0x20000b08

080041fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004204:	f7ff fff0 	bl	80041e8 <HAL_GetTick>
 8004208:	0003      	movs	r3, r0
 800420a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3301      	adds	r3, #1
 8004214:	d005      	beq.n	8004222 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004216:	4b0a      	ldr	r3, [pc, #40]	; (8004240 <HAL_Delay+0x44>)
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	001a      	movs	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	189b      	adds	r3, r3, r2
 8004220:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004222:	46c0      	nop			; (mov r8, r8)
 8004224:	f7ff ffe0 	bl	80041e8 <HAL_GetTick>
 8004228:	0002      	movs	r2, r0
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	429a      	cmp	r2, r3
 8004232:	d8f7      	bhi.n	8004224 <HAL_Delay+0x28>
  {
  }
}
 8004234:	46c0      	nop			; (mov r8, r8)
 8004236:	46c0      	nop			; (mov r8, r8)
 8004238:	46bd      	mov	sp, r7
 800423a:	b004      	add	sp, #16
 800423c:	bd80      	pop	{r7, pc}
 800423e:	46c0      	nop			; (mov r8, r8)
 8004240:	20000018 	.word	0x20000018

08004244 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8004248:	4b04      	ldr	r3, [pc, #16]	; (800425c <HAL_SuspendTick+0x18>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <HAL_SuspendTick+0x18>)
 800424e:	2102      	movs	r1, #2
 8004250:	438a      	bics	r2, r1
 8004252:	601a      	str	r2, [r3, #0]
}
 8004254:	46c0      	nop			; (mov r8, r8)
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	46c0      	nop			; (mov r8, r8)
 800425c:	e000e010 	.word	0xe000e010

08004260 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8004264:	4b04      	ldr	r3, [pc, #16]	; (8004278 <HAL_ResumeTick+0x18>)
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4b03      	ldr	r3, [pc, #12]	; (8004278 <HAL_ResumeTick+0x18>)
 800426a:	2102      	movs	r1, #2
 800426c:	430a      	orrs	r2, r1
 800426e:	601a      	str	r2, [r3, #0]
}
 8004270:	46c0      	nop			; (mov r8, r8)
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	46c0      	nop			; (mov r8, r8)
 8004278:	e000e010 	.word	0xe000e010

0800427c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8004284:	4b06      	ldr	r3, [pc, #24]	; (80042a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a06      	ldr	r2, [pc, #24]	; (80042a4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800428a:	4013      	ands	r3, r2
 800428c:	0019      	movs	r1, r3
 800428e:	4b04      	ldr	r3, [pc, #16]	; (80042a0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	430a      	orrs	r2, r1
 8004294:	601a      	str	r2, [r3, #0]
}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	46bd      	mov	sp, r7
 800429a:	b002      	add	sp, #8
 800429c:	bd80      	pop	{r7, pc}
 800429e:	46c0      	nop			; (mov r8, r8)
 80042a0:	40010000 	.word	0x40010000
 80042a4:	fffff9ff 	.word	0xfffff9ff

080042a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	0002      	movs	r2, r0
 80042b0:	1dfb      	adds	r3, r7, #7
 80042b2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042b4:	1dfb      	adds	r3, r7, #7
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b7f      	cmp	r3, #127	; 0x7f
 80042ba:	d809      	bhi.n	80042d0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042bc:	1dfb      	adds	r3, r7, #7
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	001a      	movs	r2, r3
 80042c2:	231f      	movs	r3, #31
 80042c4:	401a      	ands	r2, r3
 80042c6:	4b04      	ldr	r3, [pc, #16]	; (80042d8 <__NVIC_EnableIRQ+0x30>)
 80042c8:	2101      	movs	r1, #1
 80042ca:	4091      	lsls	r1, r2
 80042cc:	000a      	movs	r2, r1
 80042ce:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80042d0:	46c0      	nop			; (mov r8, r8)
 80042d2:	46bd      	mov	sp, r7
 80042d4:	b002      	add	sp, #8
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	e000e100 	.word	0xe000e100

080042dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042dc:	b590      	push	{r4, r7, lr}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	0002      	movs	r2, r0
 80042e4:	6039      	str	r1, [r7, #0]
 80042e6:	1dfb      	adds	r3, r7, #7
 80042e8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80042ea:	1dfb      	adds	r3, r7, #7
 80042ec:	781b      	ldrb	r3, [r3, #0]
 80042ee:	2b7f      	cmp	r3, #127	; 0x7f
 80042f0:	d828      	bhi.n	8004344 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042f2:	4a2f      	ldr	r2, [pc, #188]	; (80043b0 <__NVIC_SetPriority+0xd4>)
 80042f4:	1dfb      	adds	r3, r7, #7
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	b25b      	sxtb	r3, r3
 80042fa:	089b      	lsrs	r3, r3, #2
 80042fc:	33c0      	adds	r3, #192	; 0xc0
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	589b      	ldr	r3, [r3, r2]
 8004302:	1dfa      	adds	r2, r7, #7
 8004304:	7812      	ldrb	r2, [r2, #0]
 8004306:	0011      	movs	r1, r2
 8004308:	2203      	movs	r2, #3
 800430a:	400a      	ands	r2, r1
 800430c:	00d2      	lsls	r2, r2, #3
 800430e:	21ff      	movs	r1, #255	; 0xff
 8004310:	4091      	lsls	r1, r2
 8004312:	000a      	movs	r2, r1
 8004314:	43d2      	mvns	r2, r2
 8004316:	401a      	ands	r2, r3
 8004318:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	019b      	lsls	r3, r3, #6
 800431e:	22ff      	movs	r2, #255	; 0xff
 8004320:	401a      	ands	r2, r3
 8004322:	1dfb      	adds	r3, r7, #7
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	0018      	movs	r0, r3
 8004328:	2303      	movs	r3, #3
 800432a:	4003      	ands	r3, r0
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004330:	481f      	ldr	r0, [pc, #124]	; (80043b0 <__NVIC_SetPriority+0xd4>)
 8004332:	1dfb      	adds	r3, r7, #7
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	b25b      	sxtb	r3, r3
 8004338:	089b      	lsrs	r3, r3, #2
 800433a:	430a      	orrs	r2, r1
 800433c:	33c0      	adds	r3, #192	; 0xc0
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004342:	e031      	b.n	80043a8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004344:	4a1b      	ldr	r2, [pc, #108]	; (80043b4 <__NVIC_SetPriority+0xd8>)
 8004346:	1dfb      	adds	r3, r7, #7
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	0019      	movs	r1, r3
 800434c:	230f      	movs	r3, #15
 800434e:	400b      	ands	r3, r1
 8004350:	3b08      	subs	r3, #8
 8004352:	089b      	lsrs	r3, r3, #2
 8004354:	3306      	adds	r3, #6
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	18d3      	adds	r3, r2, r3
 800435a:	3304      	adds	r3, #4
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	1dfa      	adds	r2, r7, #7
 8004360:	7812      	ldrb	r2, [r2, #0]
 8004362:	0011      	movs	r1, r2
 8004364:	2203      	movs	r2, #3
 8004366:	400a      	ands	r2, r1
 8004368:	00d2      	lsls	r2, r2, #3
 800436a:	21ff      	movs	r1, #255	; 0xff
 800436c:	4091      	lsls	r1, r2
 800436e:	000a      	movs	r2, r1
 8004370:	43d2      	mvns	r2, r2
 8004372:	401a      	ands	r2, r3
 8004374:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	019b      	lsls	r3, r3, #6
 800437a:	22ff      	movs	r2, #255	; 0xff
 800437c:	401a      	ands	r2, r3
 800437e:	1dfb      	adds	r3, r7, #7
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	0018      	movs	r0, r3
 8004384:	2303      	movs	r3, #3
 8004386:	4003      	ands	r3, r0
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800438c:	4809      	ldr	r0, [pc, #36]	; (80043b4 <__NVIC_SetPriority+0xd8>)
 800438e:	1dfb      	adds	r3, r7, #7
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	001c      	movs	r4, r3
 8004394:	230f      	movs	r3, #15
 8004396:	4023      	ands	r3, r4
 8004398:	3b08      	subs	r3, #8
 800439a:	089b      	lsrs	r3, r3, #2
 800439c:	430a      	orrs	r2, r1
 800439e:	3306      	adds	r3, #6
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	18c3      	adds	r3, r0, r3
 80043a4:	3304      	adds	r3, #4
 80043a6:	601a      	str	r2, [r3, #0]
}
 80043a8:	46c0      	nop			; (mov r8, r8)
 80043aa:	46bd      	mov	sp, r7
 80043ac:	b003      	add	sp, #12
 80043ae:	bd90      	pop	{r4, r7, pc}
 80043b0:	e000e100 	.word	0xe000e100
 80043b4:	e000ed00 	.word	0xe000ed00

080043b8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80043bc:	f3bf 8f4f 	dsb	sy
}
 80043c0:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043c2:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <__NVIC_SystemReset+0x1c>)
 80043c4:	4a04      	ldr	r2, [pc, #16]	; (80043d8 <__NVIC_SystemReset+0x20>)
 80043c6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80043c8:	f3bf 8f4f 	dsb	sy
}
 80043cc:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80043ce:	46c0      	nop			; (mov r8, r8)
 80043d0:	e7fd      	b.n	80043ce <__NVIC_SystemReset+0x16>
 80043d2:	46c0      	nop			; (mov r8, r8)
 80043d4:	e000ed00 	.word	0xe000ed00
 80043d8:	05fa0004 	.word	0x05fa0004

080043dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b082      	sub	sp, #8
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	1e5a      	subs	r2, r3, #1
 80043e8:	2380      	movs	r3, #128	; 0x80
 80043ea:	045b      	lsls	r3, r3, #17
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d301      	bcc.n	80043f4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043f0:	2301      	movs	r3, #1
 80043f2:	e010      	b.n	8004416 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043f4:	4b0a      	ldr	r3, [pc, #40]	; (8004420 <SysTick_Config+0x44>)
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	3a01      	subs	r2, #1
 80043fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043fc:	2301      	movs	r3, #1
 80043fe:	425b      	negs	r3, r3
 8004400:	2103      	movs	r1, #3
 8004402:	0018      	movs	r0, r3
 8004404:	f7ff ff6a 	bl	80042dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004408:	4b05      	ldr	r3, [pc, #20]	; (8004420 <SysTick_Config+0x44>)
 800440a:	2200      	movs	r2, #0
 800440c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800440e:	4b04      	ldr	r3, [pc, #16]	; (8004420 <SysTick_Config+0x44>)
 8004410:	2207      	movs	r2, #7
 8004412:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004414:	2300      	movs	r3, #0
}
 8004416:	0018      	movs	r0, r3
 8004418:	46bd      	mov	sp, r7
 800441a:	b002      	add	sp, #8
 800441c:	bd80      	pop	{r7, pc}
 800441e:	46c0      	nop			; (mov r8, r8)
 8004420:	e000e010 	.word	0xe000e010

08004424 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b084      	sub	sp, #16
 8004428:	af00      	add	r7, sp, #0
 800442a:	60b9      	str	r1, [r7, #8]
 800442c:	607a      	str	r2, [r7, #4]
 800442e:	210f      	movs	r1, #15
 8004430:	187b      	adds	r3, r7, r1
 8004432:	1c02      	adds	r2, r0, #0
 8004434:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	187b      	adds	r3, r7, r1
 800443a:	781b      	ldrb	r3, [r3, #0]
 800443c:	b25b      	sxtb	r3, r3
 800443e:	0011      	movs	r1, r2
 8004440:	0018      	movs	r0, r3
 8004442:	f7ff ff4b 	bl	80042dc <__NVIC_SetPriority>
}
 8004446:	46c0      	nop			; (mov r8, r8)
 8004448:	46bd      	mov	sp, r7
 800444a:	b004      	add	sp, #16
 800444c:	bd80      	pop	{r7, pc}

0800444e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800444e:	b580      	push	{r7, lr}
 8004450:	b082      	sub	sp, #8
 8004452:	af00      	add	r7, sp, #0
 8004454:	0002      	movs	r2, r0
 8004456:	1dfb      	adds	r3, r7, #7
 8004458:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800445a:	1dfb      	adds	r3, r7, #7
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	b25b      	sxtb	r3, r3
 8004460:	0018      	movs	r0, r3
 8004462:	f7ff ff21 	bl	80042a8 <__NVIC_EnableIRQ>
}
 8004466:	46c0      	nop			; (mov r8, r8)
 8004468:	46bd      	mov	sp, r7
 800446a:	b002      	add	sp, #8
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004472:	f7ff ffa1 	bl	80043b8 <__NVIC_SystemReset>

08004476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
 800447c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	0018      	movs	r0, r3
 8004482:	f7ff ffab 	bl	80043dc <SysTick_Config>
 8004486:	0003      	movs	r3, r0
}
 8004488:	0018      	movs	r0, r3
 800448a:	46bd      	mov	sp, r7
 800448c:	b002      	add	sp, #8
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b086      	sub	sp, #24
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800449a:	2300      	movs	r3, #0
 800449c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800449e:	e14d      	b.n	800473c <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	2101      	movs	r1, #1
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	4091      	lsls	r1, r2
 80044aa:	000a      	movs	r2, r1
 80044ac:	4013      	ands	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d100      	bne.n	80044b8 <HAL_GPIO_Init+0x28>
 80044b6:	e13e      	b.n	8004736 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2203      	movs	r2, #3
 80044be:	4013      	ands	r3, r2
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d005      	beq.n	80044d0 <HAL_GPIO_Init+0x40>
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2203      	movs	r2, #3
 80044ca:	4013      	ands	r3, r2
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d130      	bne.n	8004532 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	2203      	movs	r2, #3
 80044dc:	409a      	lsls	r2, r3
 80044de:	0013      	movs	r3, r2
 80044e0:	43da      	mvns	r2, r3
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4013      	ands	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	68da      	ldr	r2, [r3, #12]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	005b      	lsls	r3, r3, #1
 80044f0:	409a      	lsls	r2, r3
 80044f2:	0013      	movs	r3, r2
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004506:	2201      	movs	r2, #1
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	409a      	lsls	r2, r3
 800450c:	0013      	movs	r3, r2
 800450e:	43da      	mvns	r2, r3
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	4013      	ands	r3, r2
 8004514:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	091b      	lsrs	r3, r3, #4
 800451c:	2201      	movs	r2, #1
 800451e:	401a      	ands	r2, r3
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	409a      	lsls	r2, r3
 8004524:	0013      	movs	r3, r2
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	4313      	orrs	r3, r2
 800452a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	2203      	movs	r2, #3
 8004538:	4013      	ands	r3, r2
 800453a:	2b03      	cmp	r3, #3
 800453c:	d017      	beq.n	800456e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	2203      	movs	r2, #3
 800454a:	409a      	lsls	r2, r3
 800454c:	0013      	movs	r3, r2
 800454e:	43da      	mvns	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	4013      	ands	r3, r2
 8004554:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	409a      	lsls	r2, r3
 8004560:	0013      	movs	r3, r2
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2203      	movs	r2, #3
 8004574:	4013      	ands	r3, r2
 8004576:	2b02      	cmp	r3, #2
 8004578:	d123      	bne.n	80045c2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	08da      	lsrs	r2, r3, #3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3208      	adds	r2, #8
 8004582:	0092      	lsls	r2, r2, #2
 8004584:	58d3      	ldr	r3, [r2, r3]
 8004586:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	2207      	movs	r2, #7
 800458c:	4013      	ands	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	220f      	movs	r2, #15
 8004592:	409a      	lsls	r2, r3
 8004594:	0013      	movs	r3, r2
 8004596:	43da      	mvns	r2, r3
 8004598:	693b      	ldr	r3, [r7, #16]
 800459a:	4013      	ands	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	691a      	ldr	r2, [r3, #16]
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2107      	movs	r1, #7
 80045a6:	400b      	ands	r3, r1
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	409a      	lsls	r2, r3
 80045ac:	0013      	movs	r3, r2
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	08da      	lsrs	r2, r3, #3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	3208      	adds	r2, #8
 80045bc:	0092      	lsls	r2, r2, #2
 80045be:	6939      	ldr	r1, [r7, #16]
 80045c0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	2203      	movs	r2, #3
 80045ce:	409a      	lsls	r2, r3
 80045d0:	0013      	movs	r3, r2
 80045d2:	43da      	mvns	r2, r3
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	4013      	ands	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2203      	movs	r2, #3
 80045e0:	401a      	ands	r2, r3
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	409a      	lsls	r2, r3
 80045e8:	0013      	movs	r3, r2
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	23c0      	movs	r3, #192	; 0xc0
 80045fc:	029b      	lsls	r3, r3, #10
 80045fe:	4013      	ands	r3, r2
 8004600:	d100      	bne.n	8004604 <HAL_GPIO_Init+0x174>
 8004602:	e098      	b.n	8004736 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004604:	4a53      	ldr	r2, [pc, #332]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	089b      	lsrs	r3, r3, #2
 800460a:	3318      	adds	r3, #24
 800460c:	009b      	lsls	r3, r3, #2
 800460e:	589b      	ldr	r3, [r3, r2]
 8004610:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	2203      	movs	r2, #3
 8004616:	4013      	ands	r3, r2
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	220f      	movs	r2, #15
 800461c:	409a      	lsls	r2, r3
 800461e:	0013      	movs	r3, r2
 8004620:	43da      	mvns	r2, r3
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	4013      	ands	r3, r2
 8004626:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	23a0      	movs	r3, #160	; 0xa0
 800462c:	05db      	lsls	r3, r3, #23
 800462e:	429a      	cmp	r2, r3
 8004630:	d019      	beq.n	8004666 <HAL_GPIO_Init+0x1d6>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a48      	ldr	r2, [pc, #288]	; (8004758 <HAL_GPIO_Init+0x2c8>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d013      	beq.n	8004662 <HAL_GPIO_Init+0x1d2>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a47      	ldr	r2, [pc, #284]	; (800475c <HAL_GPIO_Init+0x2cc>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00d      	beq.n	800465e <HAL_GPIO_Init+0x1ce>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a46      	ldr	r2, [pc, #280]	; (8004760 <HAL_GPIO_Init+0x2d0>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d007      	beq.n	800465a <HAL_GPIO_Init+0x1ca>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a45      	ldr	r2, [pc, #276]	; (8004764 <HAL_GPIO_Init+0x2d4>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d101      	bne.n	8004656 <HAL_GPIO_Init+0x1c6>
 8004652:	2304      	movs	r3, #4
 8004654:	e008      	b.n	8004668 <HAL_GPIO_Init+0x1d8>
 8004656:	2305      	movs	r3, #5
 8004658:	e006      	b.n	8004668 <HAL_GPIO_Init+0x1d8>
 800465a:	2303      	movs	r3, #3
 800465c:	e004      	b.n	8004668 <HAL_GPIO_Init+0x1d8>
 800465e:	2302      	movs	r3, #2
 8004660:	e002      	b.n	8004668 <HAL_GPIO_Init+0x1d8>
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <HAL_GPIO_Init+0x1d8>
 8004666:	2300      	movs	r3, #0
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	2103      	movs	r1, #3
 800466c:	400a      	ands	r2, r1
 800466e:	00d2      	lsls	r2, r2, #3
 8004670:	4093      	lsls	r3, r2
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004678:	4936      	ldr	r1, [pc, #216]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	089b      	lsrs	r3, r3, #2
 800467e:	3318      	adds	r3, #24
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004686:	4b33      	ldr	r3, [pc, #204]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	43da      	mvns	r2, r3
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	4013      	ands	r3, r2
 8004694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	2380      	movs	r3, #128	; 0x80
 800469c:	035b      	lsls	r3, r3, #13
 800469e:	4013      	ands	r3, r2
 80046a0:	d003      	beq.n	80046aa <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80046a2:	693a      	ldr	r2, [r7, #16]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046aa:	4b2a      	ldr	r3, [pc, #168]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 80046ac:	693a      	ldr	r2, [r7, #16]
 80046ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80046b0:	4b28      	ldr	r3, [pc, #160]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	43da      	mvns	r2, r3
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	4013      	ands	r3, r2
 80046be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	2380      	movs	r3, #128	; 0x80
 80046c6:	039b      	lsls	r3, r3, #14
 80046c8:	4013      	ands	r3, r2
 80046ca:	d003      	beq.n	80046d4 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046d4:	4b1f      	ldr	r3, [pc, #124]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046da:	4a1e      	ldr	r2, [pc, #120]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 80046dc:	2384      	movs	r3, #132	; 0x84
 80046de:	58d3      	ldr	r3, [r2, r3]
 80046e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	43da      	mvns	r2, r3
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	4013      	ands	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	2380      	movs	r3, #128	; 0x80
 80046f2:	029b      	lsls	r3, r3, #10
 80046f4:	4013      	ands	r3, r2
 80046f6:	d003      	beq.n	8004700 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004700:	4914      	ldr	r1, [pc, #80]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 8004702:	2284      	movs	r2, #132	; 0x84
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004708:	4a12      	ldr	r2, [pc, #72]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 800470a:	2380      	movs	r3, #128	; 0x80
 800470c:	58d3      	ldr	r3, [r2, r3]
 800470e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	43da      	mvns	r2, r3
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	4013      	ands	r3, r2
 8004718:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	2380      	movs	r3, #128	; 0x80
 8004720:	025b      	lsls	r3, r3, #9
 8004722:	4013      	ands	r3, r2
 8004724:	d003      	beq.n	800472e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800472e:	4909      	ldr	r1, [pc, #36]	; (8004754 <HAL_GPIO_Init+0x2c4>)
 8004730:	2280      	movs	r2, #128	; 0x80
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	3301      	adds	r3, #1
 800473a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	40da      	lsrs	r2, r3
 8004744:	1e13      	subs	r3, r2, #0
 8004746:	d000      	beq.n	800474a <HAL_GPIO_Init+0x2ba>
 8004748:	e6aa      	b.n	80044a0 <HAL_GPIO_Init+0x10>
  }
}
 800474a:	46c0      	nop			; (mov r8, r8)
 800474c:	46c0      	nop			; (mov r8, r8)
 800474e:	46bd      	mov	sp, r7
 8004750:	b006      	add	sp, #24
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40021800 	.word	0x40021800
 8004758:	50000400 	.word	0x50000400
 800475c:	50000800 	.word	0x50000800
 8004760:	50000c00 	.word	0x50000c00
 8004764:	50001000 	.word	0x50001000

08004768 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b086      	sub	sp, #24
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004772:	2300      	movs	r3, #0
 8004774:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004776:	e0ba      	b.n	80048ee <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004778:	2201      	movs	r2, #1
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	409a      	lsls	r2, r3
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	4013      	ands	r3, r2
 8004782:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d100      	bne.n	800478c <HAL_GPIO_DeInit+0x24>
 800478a:	e0ad      	b.n	80048e8 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = EXTI->EXTICR[position >> 2u];
 800478c:	4a5d      	ldr	r2, [pc, #372]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	089b      	lsrs	r3, r3, #2
 8004792:	3318      	adds	r3, #24
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	589b      	ldr	r3, [r3, r2]
 8004798:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (8u * (position & 0x03u)));
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	2203      	movs	r2, #3
 800479e:	4013      	ands	r3, r2
 80047a0:	00db      	lsls	r3, r3, #3
 80047a2:	220f      	movs	r2, #15
 80047a4:	409a      	lsls	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4013      	ands	r3, r2
 80047aa:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u))))
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	23a0      	movs	r3, #160	; 0xa0
 80047b0:	05db      	lsls	r3, r3, #23
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d019      	beq.n	80047ea <HAL_GPIO_DeInit+0x82>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a53      	ldr	r2, [pc, #332]	; (8004908 <HAL_GPIO_DeInit+0x1a0>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d013      	beq.n	80047e6 <HAL_GPIO_DeInit+0x7e>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	4a52      	ldr	r2, [pc, #328]	; (800490c <HAL_GPIO_DeInit+0x1a4>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d00d      	beq.n	80047e2 <HAL_GPIO_DeInit+0x7a>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	4a51      	ldr	r2, [pc, #324]	; (8004910 <HAL_GPIO_DeInit+0x1a8>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d007      	beq.n	80047de <HAL_GPIO_DeInit+0x76>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a50      	ldr	r2, [pc, #320]	; (8004914 <HAL_GPIO_DeInit+0x1ac>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d101      	bne.n	80047da <HAL_GPIO_DeInit+0x72>
 80047d6:	2304      	movs	r3, #4
 80047d8:	e008      	b.n	80047ec <HAL_GPIO_DeInit+0x84>
 80047da:	2305      	movs	r3, #5
 80047dc:	e006      	b.n	80047ec <HAL_GPIO_DeInit+0x84>
 80047de:	2303      	movs	r3, #3
 80047e0:	e004      	b.n	80047ec <HAL_GPIO_DeInit+0x84>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e002      	b.n	80047ec <HAL_GPIO_DeInit+0x84>
 80047e6:	2301      	movs	r3, #1
 80047e8:	e000      	b.n	80047ec <HAL_GPIO_DeInit+0x84>
 80047ea:	2300      	movs	r3, #0
 80047ec:	697a      	ldr	r2, [r7, #20]
 80047ee:	2103      	movs	r1, #3
 80047f0:	400a      	ands	r2, r1
 80047f2:	00d2      	lsls	r2, r2, #3
 80047f4:	4093      	lsls	r3, r2
 80047f6:	68fa      	ldr	r2, [r7, #12]
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d136      	bne.n	800486a <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80047fc:	4a41      	ldr	r2, [pc, #260]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 80047fe:	2380      	movs	r3, #128	; 0x80
 8004800:	58d3      	ldr	r3, [r2, r3]
 8004802:	693a      	ldr	r2, [r7, #16]
 8004804:	43d2      	mvns	r2, r2
 8004806:	493f      	ldr	r1, [pc, #252]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 8004808:	4013      	ands	r3, r2
 800480a:	2280      	movs	r2, #128	; 0x80
 800480c:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 800480e:	4a3d      	ldr	r2, [pc, #244]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 8004810:	2384      	movs	r3, #132	; 0x84
 8004812:	58d3      	ldr	r3, [r2, r3]
 8004814:	693a      	ldr	r2, [r7, #16]
 8004816:	43d2      	mvns	r2, r2
 8004818:	493a      	ldr	r1, [pc, #232]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 800481a:	4013      	ands	r3, r2
 800481c:	2284      	movs	r2, #132	; 0x84
 800481e:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8004820:	4b38      	ldr	r3, [pc, #224]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 8004822:	685a      	ldr	r2, [r3, #4]
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	43d9      	mvns	r1, r3
 8004828:	4b36      	ldr	r3, [pc, #216]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 800482a:	400a      	ands	r2, r1
 800482c:	605a      	str	r2, [r3, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800482e:	4b35      	ldr	r3, [pc, #212]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	43d9      	mvns	r1, r3
 8004836:	4b33      	ldr	r3, [pc, #204]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 8004838:	400a      	ands	r2, r1
 800483a:	601a      	str	r2, [r3, #0]

        tmp = 0x0FuL << (8u * (position & 0x03u));
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	2203      	movs	r2, #3
 8004840:	4013      	ands	r3, r2
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	220f      	movs	r2, #15
 8004846:	409a      	lsls	r2, r3
 8004848:	0013      	movs	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2u] &= ~tmp;
 800484c:	4a2d      	ldr	r2, [pc, #180]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	089b      	lsrs	r3, r3, #2
 8004852:	3318      	adds	r3, #24
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	589a      	ldr	r2, [r3, r2]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	43d9      	mvns	r1, r3
 800485c:	4829      	ldr	r0, [pc, #164]	; (8004904 <HAL_GPIO_DeInit+0x19c>)
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	089b      	lsrs	r3, r3, #2
 8004862:	400a      	ands	r2, r1
 8004864:	3318      	adds	r3, #24
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	2103      	movs	r1, #3
 8004874:	4099      	lsls	r1, r3
 8004876:	000b      	movs	r3, r1
 8004878:	431a      	orrs	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	08da      	lsrs	r2, r3, #3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	3208      	adds	r2, #8
 8004886:	0092      	lsls	r2, r2, #2
 8004888:	58d3      	ldr	r3, [r2, r3]
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	2107      	movs	r1, #7
 800488e:	400a      	ands	r2, r1
 8004890:	0092      	lsls	r2, r2, #2
 8004892:	210f      	movs	r1, #15
 8004894:	4091      	lsls	r1, r2
 8004896:	000a      	movs	r2, r1
 8004898:	43d1      	mvns	r1, r2
 800489a:	697a      	ldr	r2, [r7, #20]
 800489c:	08d2      	lsrs	r2, r2, #3
 800489e:	4019      	ands	r1, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	3208      	adds	r2, #8
 80048a4:	0092      	lsls	r2, r2, #2
 80048a6:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	0052      	lsls	r2, r2, #1
 80048b0:	2103      	movs	r1, #3
 80048b2:	4091      	lsls	r1, r2
 80048b4:	000a      	movs	r2, r1
 80048b6:	43d2      	mvns	r2, r2
 80048b8:	401a      	ands	r2, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2101      	movs	r1, #1
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	4091      	lsls	r1, r2
 80048c8:	000a      	movs	r2, r1
 80048ca:	43d2      	mvns	r2, r2
 80048cc:	401a      	ands	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	697a      	ldr	r2, [r7, #20]
 80048d8:	0052      	lsls	r2, r2, #1
 80048da:	2103      	movs	r1, #3
 80048dc:	4091      	lsls	r1, r2
 80048de:	000a      	movs	r2, r1
 80048e0:	43d2      	mvns	r2, r2
 80048e2:	401a      	ands	r2, r3
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	60da      	str	r2, [r3, #12]
    }

    position++;
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	3301      	adds	r3, #1
 80048ec:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	40da      	lsrs	r2, r3
 80048f4:	1e13      	subs	r3, r2, #0
 80048f6:	d000      	beq.n	80048fa <HAL_GPIO_DeInit+0x192>
 80048f8:	e73e      	b.n	8004778 <HAL_GPIO_DeInit+0x10>
  }
}
 80048fa:	46c0      	nop			; (mov r8, r8)
 80048fc:	46c0      	nop			; (mov r8, r8)
 80048fe:	46bd      	mov	sp, r7
 8004900:	b006      	add	sp, #24
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40021800 	.word	0x40021800
 8004908:	50000400 	.word	0x50000400
 800490c:	50000800 	.word	0x50000800
 8004910:	50000c00 	.word	0x50000c00
 8004914:	50001000 	.word	0x50001000

08004918 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b084      	sub	sp, #16
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
 8004920:	000a      	movs	r2, r1
 8004922:	1cbb      	adds	r3, r7, #2
 8004924:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	1cba      	adds	r2, r7, #2
 800492c:	8812      	ldrh	r2, [r2, #0]
 800492e:	4013      	ands	r3, r2
 8004930:	d004      	beq.n	800493c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004932:	230f      	movs	r3, #15
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	2201      	movs	r2, #1
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	e003      	b.n	8004944 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800493c:	230f      	movs	r3, #15
 800493e:	18fb      	adds	r3, r7, r3
 8004940:	2200      	movs	r2, #0
 8004942:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004944:	230f      	movs	r3, #15
 8004946:	18fb      	adds	r3, r7, r3
 8004948:	781b      	ldrb	r3, [r3, #0]
}
 800494a:	0018      	movs	r0, r3
 800494c:	46bd      	mov	sp, r7
 800494e:	b004      	add	sp, #16
 8004950:	bd80      	pop	{r7, pc}

08004952 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b082      	sub	sp, #8
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
 800495a:	0008      	movs	r0, r1
 800495c:	0011      	movs	r1, r2
 800495e:	1cbb      	adds	r3, r7, #2
 8004960:	1c02      	adds	r2, r0, #0
 8004962:	801a      	strh	r2, [r3, #0]
 8004964:	1c7b      	adds	r3, r7, #1
 8004966:	1c0a      	adds	r2, r1, #0
 8004968:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800496a:	1c7b      	adds	r3, r7, #1
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d004      	beq.n	800497c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004972:	1cbb      	adds	r3, r7, #2
 8004974:	881a      	ldrh	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800497a:	e003      	b.n	8004984 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800497c:	1cbb      	adds	r3, r7, #2
 800497e:	881a      	ldrh	r2, [r3, #0]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004984:	46c0      	nop			; (mov r8, r8)
 8004986:	46bd      	mov	sp, r7
 8004988:	b002      	add	sp, #8
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	0002      	movs	r2, r0
 8004994:	1dbb      	adds	r3, r7, #6
 8004996:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8004998:	4b10      	ldr	r3, [pc, #64]	; (80049dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	1dba      	adds	r2, r7, #6
 800499e:	8812      	ldrh	r2, [r2, #0]
 80049a0:	4013      	ands	r3, r2
 80049a2:	d008      	beq.n	80049b6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80049a4:	4b0d      	ldr	r3, [pc, #52]	; (80049dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049a6:	1dba      	adds	r2, r7, #6
 80049a8:	8812      	ldrh	r2, [r2, #0]
 80049aa:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80049ac:	1dbb      	adds	r3, r7, #6
 80049ae:	881b      	ldrh	r3, [r3, #0]
 80049b0:	0018      	movs	r0, r3
 80049b2:	f7fe fff7 	bl	80039a4 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80049b6:	4b09      	ldr	r3, [pc, #36]	; (80049dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049b8:	691b      	ldr	r3, [r3, #16]
 80049ba:	1dba      	adds	r2, r7, #6
 80049bc:	8812      	ldrh	r2, [r2, #0]
 80049be:	4013      	ands	r3, r2
 80049c0:	d008      	beq.n	80049d4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80049c2:	4b06      	ldr	r3, [pc, #24]	; (80049dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80049c4:	1dba      	adds	r2, r7, #6
 80049c6:	8812      	ldrh	r2, [r2, #0]
 80049c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80049ca:	1dbb      	adds	r3, r7, #6
 80049cc:	881b      	ldrh	r3, [r3, #0]
 80049ce:	0018      	movs	r0, r3
 80049d0:	f000 f806 	bl	80049e0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80049d4:	46c0      	nop			; (mov r8, r8)
 80049d6:	46bd      	mov	sp, r7
 80049d8:	b002      	add	sp, #8
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40021800 	.word	0x40021800

080049e0 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	0002      	movs	r2, r0
 80049e8:	1dbb      	adds	r3, r7, #6
 80049ea:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80049ec:	46c0      	nop			; (mov r8, r8)
 80049ee:	46bd      	mov	sp, r7
 80049f0:	b002      	add	sp, #8
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049f8:	4b04      	ldr	r3, [pc, #16]	; (8004a0c <HAL_PWR_EnableBkUpAccess+0x18>)
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	4b03      	ldr	r3, [pc, #12]	; (8004a0c <HAL_PWR_EnableBkUpAccess+0x18>)
 80049fe:	2180      	movs	r1, #128	; 0x80
 8004a00:	0049      	lsls	r1, r1, #1
 8004a02:	430a      	orrs	r2, r1
 8004a04:	601a      	str	r2, [r3, #0]
}
 8004a06:	46c0      	nop			; (mov r8, r8)
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40007000 	.word	0x40007000

08004a10 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
 8004a18:	000a      	movs	r2, r1
 8004a1a:	1cfb      	adds	r3, r7, #3
 8004a1c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d009      	beq.n	8004a38 <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8004a24:	4b14      	ldr	r3, [pc, #80]	; (8004a78 <HAL_PWR_EnterSTOPMode+0x68>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2207      	movs	r2, #7
 8004a2a:	4393      	bics	r3, r2
 8004a2c:	001a      	movs	r2, r3
 8004a2e:	4b12      	ldr	r3, [pc, #72]	; (8004a78 <HAL_PWR_EnterSTOPMode+0x68>)
 8004a30:	2101      	movs	r1, #1
 8004a32:	430a      	orrs	r2, r1
 8004a34:	601a      	str	r2, [r3, #0]
 8004a36:	e005      	b.n	8004a44 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8004a38:	4b0f      	ldr	r3, [pc, #60]	; (8004a78 <HAL_PWR_EnterSTOPMode+0x68>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	4b0e      	ldr	r3, [pc, #56]	; (8004a78 <HAL_PWR_EnterSTOPMode+0x68>)
 8004a3e:	2107      	movs	r1, #7
 8004a40:	438a      	bics	r2, r1
 8004a42:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004a44:	4b0d      	ldr	r3, [pc, #52]	; (8004a7c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a46:	691a      	ldr	r2, [r3, #16]
 8004a48:	4b0c      	ldr	r3, [pc, #48]	; (8004a7c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a4a:	2104      	movs	r1, #4
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004a50:	1cfb      	adds	r3, r7, #3
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d101      	bne.n	8004a5c <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004a58:	bf30      	wfi
 8004a5a:	e002      	b.n	8004a62 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004a5c:	bf40      	sev
    __WFE();
 8004a5e:	bf20      	wfe
    __WFE();
 8004a60:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004a62:	4b06      	ldr	r3, [pc, #24]	; (8004a7c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a64:	691a      	ldr	r2, [r3, #16]
 8004a66:	4b05      	ldr	r3, [pc, #20]	; (8004a7c <HAL_PWR_EnterSTOPMode+0x6c>)
 8004a68:	2104      	movs	r1, #4
 8004a6a:	438a      	bics	r2, r1
 8004a6c:	611a      	str	r2, [r3, #16]
}
 8004a6e:	46c0      	nop			; (mov r8, r8)
 8004a70:	46bd      	mov	sp, r7
 8004a72:	b002      	add	sp, #8
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	46c0      	nop			; (mov r8, r8)
 8004a78:	40007000 	.word	0x40007000
 8004a7c:	e000ed00 	.word	0xe000ed00

08004a80 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8004a84:	4b09      	ldr	r3, [pc, #36]	; (8004aac <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2207      	movs	r2, #7
 8004a8a:	4393      	bics	r3, r2
 8004a8c:	001a      	movs	r2, r3
 8004a8e:	4b07      	ldr	r3, [pc, #28]	; (8004aac <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8004a90:	2103      	movs	r1, #3
 8004a92:	430a      	orrs	r2, r1
 8004a94:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004a96:	4b06      	ldr	r3, [pc, #24]	; (8004ab0 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8004a9c:	2104      	movs	r1, #4
 8004a9e:	430a      	orrs	r2, r1
 8004aa0:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8004aa2:	bf30      	wfi
}
 8004aa4:	46c0      	nop			; (mov r8, r8)
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	46c0      	nop			; (mov r8, r8)
 8004aac:	40007000 	.word	0x40007000
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004abc:	4b19      	ldr	r3, [pc, #100]	; (8004b24 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a19      	ldr	r2, [pc, #100]	; (8004b28 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	0019      	movs	r1, r3
 8004ac6:	4b17      	ldr	r3, [pc, #92]	; (8004b24 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	2380      	movs	r3, #128	; 0x80
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d11f      	bne.n	8004b18 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004ad8:	4b14      	ldr	r3, [pc, #80]	; (8004b2c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	0013      	movs	r3, r2
 8004ade:	005b      	lsls	r3, r3, #1
 8004ae0:	189b      	adds	r3, r3, r2
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	4912      	ldr	r1, [pc, #72]	; (8004b30 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f7fb fb28 	bl	800013c <__udivsi3>
 8004aec:	0003      	movs	r3, r0
 8004aee:	3301      	adds	r3, #1
 8004af0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004af2:	e008      	b.n	8004b06 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	3b01      	subs	r3, #1
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e001      	b.n	8004b06 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e009      	b.n	8004b1a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b06:	4b07      	ldr	r3, [pc, #28]	; (8004b24 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004b08:	695a      	ldr	r2, [r3, #20]
 8004b0a:	2380      	movs	r3, #128	; 0x80
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	401a      	ands	r2, r3
 8004b10:	2380      	movs	r3, #128	; 0x80
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d0ed      	beq.n	8004af4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b004      	add	sp, #16
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	46c0      	nop			; (mov r8, r8)
 8004b24:	40007000 	.word	0x40007000
 8004b28:	fffff9ff 	.word	0xfffff9ff
 8004b2c:	20000010 	.word	0x20000010
 8004b30:	000f4240 	.word	0x000f4240

08004b34 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004b38:	4b03      	ldr	r3, [pc, #12]	; (8004b48 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004b3a:	689a      	ldr	r2, [r3, #8]
 8004b3c:	23e0      	movs	r3, #224	; 0xe0
 8004b3e:	01db      	lsls	r3, r3, #7
 8004b40:	4013      	ands	r3, r2
}
 8004b42:	0018      	movs	r0, r3
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40021000 	.word	0x40021000

08004b4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b088      	sub	sp, #32
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d102      	bne.n	8004b60 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f000 fb50 	bl	8005200 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2201      	movs	r2, #1
 8004b66:	4013      	ands	r3, r2
 8004b68:	d100      	bne.n	8004b6c <HAL_RCC_OscConfig+0x20>
 8004b6a:	e07c      	b.n	8004c66 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b6c:	4bc3      	ldr	r3, [pc, #780]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2238      	movs	r2, #56	; 0x38
 8004b72:	4013      	ands	r3, r2
 8004b74:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b76:	4bc1      	ldr	r3, [pc, #772]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	2203      	movs	r2, #3
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	2b10      	cmp	r3, #16
 8004b84:	d102      	bne.n	8004b8c <HAL_RCC_OscConfig+0x40>
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	2b03      	cmp	r3, #3
 8004b8a:	d002      	beq.n	8004b92 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	2b08      	cmp	r3, #8
 8004b90:	d10b      	bne.n	8004baa <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b92:	4bba      	ldr	r3, [pc, #744]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	2380      	movs	r3, #128	; 0x80
 8004b98:	029b      	lsls	r3, r3, #10
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d062      	beq.n	8004c64 <HAL_RCC_OscConfig+0x118>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d15e      	bne.n	8004c64 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e32a      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685a      	ldr	r2, [r3, #4]
 8004bae:	2380      	movs	r3, #128	; 0x80
 8004bb0:	025b      	lsls	r3, r3, #9
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d107      	bne.n	8004bc6 <HAL_RCC_OscConfig+0x7a>
 8004bb6:	4bb1      	ldr	r3, [pc, #708]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	4bb0      	ldr	r3, [pc, #704]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bbc:	2180      	movs	r1, #128	; 0x80
 8004bbe:	0249      	lsls	r1, r1, #9
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	601a      	str	r2, [r3, #0]
 8004bc4:	e020      	b.n	8004c08 <HAL_RCC_OscConfig+0xbc>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	23a0      	movs	r3, #160	; 0xa0
 8004bcc:	02db      	lsls	r3, r3, #11
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d10e      	bne.n	8004bf0 <HAL_RCC_OscConfig+0xa4>
 8004bd2:	4baa      	ldr	r3, [pc, #680]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	4ba9      	ldr	r3, [pc, #676]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bd8:	2180      	movs	r1, #128	; 0x80
 8004bda:	02c9      	lsls	r1, r1, #11
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	4ba6      	ldr	r3, [pc, #664]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	4ba5      	ldr	r3, [pc, #660]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004be6:	2180      	movs	r1, #128	; 0x80
 8004be8:	0249      	lsls	r1, r1, #9
 8004bea:	430a      	orrs	r2, r1
 8004bec:	601a      	str	r2, [r3, #0]
 8004bee:	e00b      	b.n	8004c08 <HAL_RCC_OscConfig+0xbc>
 8004bf0:	4ba2      	ldr	r3, [pc, #648]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	4ba1      	ldr	r3, [pc, #644]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bf6:	49a2      	ldr	r1, [pc, #648]	; (8004e80 <HAL_RCC_OscConfig+0x334>)
 8004bf8:	400a      	ands	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]
 8004bfc:	4b9f      	ldr	r3, [pc, #636]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	4b9e      	ldr	r3, [pc, #632]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004c02:	49a0      	ldr	r1, [pc, #640]	; (8004e84 <HAL_RCC_OscConfig+0x338>)
 8004c04:	400a      	ands	r2, r1
 8004c06:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d014      	beq.n	8004c3a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c10:	f7ff faea 	bl	80041e8 <HAL_GetTick>
 8004c14:	0003      	movs	r3, r0
 8004c16:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c18:	e008      	b.n	8004c2c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c1a:	f7ff fae5 	bl	80041e8 <HAL_GetTick>
 8004c1e:	0002      	movs	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b64      	cmp	r3, #100	; 0x64
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e2e9      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c2c:	4b93      	ldr	r3, [pc, #588]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	2380      	movs	r3, #128	; 0x80
 8004c32:	029b      	lsls	r3, r3, #10
 8004c34:	4013      	ands	r3, r2
 8004c36:	d0f0      	beq.n	8004c1a <HAL_RCC_OscConfig+0xce>
 8004c38:	e015      	b.n	8004c66 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3a:	f7ff fad5 	bl	80041e8 <HAL_GetTick>
 8004c3e:	0003      	movs	r3, r0
 8004c40:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c44:	f7ff fad0 	bl	80041e8 <HAL_GetTick>
 8004c48:	0002      	movs	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b64      	cmp	r3, #100	; 0x64
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e2d4      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c56:	4b89      	ldr	r3, [pc, #548]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	2380      	movs	r3, #128	; 0x80
 8004c5c:	029b      	lsls	r3, r3, #10
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d1f0      	bne.n	8004c44 <HAL_RCC_OscConfig+0xf8>
 8004c62:	e000      	b.n	8004c66 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c64:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d100      	bne.n	8004c72 <HAL_RCC_OscConfig+0x126>
 8004c70:	e099      	b.n	8004da6 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c72:	4b82      	ldr	r3, [pc, #520]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2238      	movs	r2, #56	; 0x38
 8004c78:	4013      	ands	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004c7c:	4b7f      	ldr	r3, [pc, #508]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	2203      	movs	r2, #3
 8004c82:	4013      	ands	r3, r2
 8004c84:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	2b10      	cmp	r3, #16
 8004c8a:	d102      	bne.n	8004c92 <HAL_RCC_OscConfig+0x146>
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d002      	beq.n	8004c98 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d135      	bne.n	8004d04 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c98:	4b78      	ldr	r3, [pc, #480]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	2380      	movs	r3, #128	; 0x80
 8004c9e:	00db      	lsls	r3, r3, #3
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	d005      	beq.n	8004cb0 <HAL_RCC_OscConfig+0x164>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d101      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e2a7      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cb0:	4b72      	ldr	r3, [pc, #456]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	4a74      	ldr	r2, [pc, #464]	; (8004e88 <HAL_RCC_OscConfig+0x33c>)
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	0019      	movs	r1, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	021a      	lsls	r2, r3, #8
 8004cc0:	4b6e      	ldr	r3, [pc, #440]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004cc2:	430a      	orrs	r2, r1
 8004cc4:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d112      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004ccc:	4b6b      	ldr	r3, [pc, #428]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a6e      	ldr	r2, [pc, #440]	; (8004e8c <HAL_RCC_OscConfig+0x340>)
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	0019      	movs	r1, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	691a      	ldr	r2, [r3, #16]
 8004cda:	4b68      	ldr	r3, [pc, #416]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004ce0:	4b66      	ldr	r3, [pc, #408]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	0adb      	lsrs	r3, r3, #11
 8004ce6:	2207      	movs	r2, #7
 8004ce8:	4013      	ands	r3, r2
 8004cea:	4a69      	ldr	r2, [pc, #420]	; (8004e90 <HAL_RCC_OscConfig+0x344>)
 8004cec:	40da      	lsrs	r2, r3
 8004cee:	4b69      	ldr	r3, [pc, #420]	; (8004e94 <HAL_RCC_OscConfig+0x348>)
 8004cf0:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004cf2:	4b69      	ldr	r3, [pc, #420]	; (8004e98 <HAL_RCC_OscConfig+0x34c>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	0018      	movs	r0, r3
 8004cf8:	f7ff fa1a 	bl	8004130 <HAL_InitTick>
 8004cfc:	1e03      	subs	r3, r0, #0
 8004cfe:	d051      	beq.n	8004da4 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e27d      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d030      	beq.n	8004d6e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004d0c:	4b5b      	ldr	r3, [pc, #364]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a5e      	ldr	r2, [pc, #376]	; (8004e8c <HAL_RCC_OscConfig+0x340>)
 8004d12:	4013      	ands	r3, r2
 8004d14:	0019      	movs	r1, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691a      	ldr	r2, [r3, #16]
 8004d1a:	4b58      	ldr	r3, [pc, #352]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d1c:	430a      	orrs	r2, r1
 8004d1e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004d20:	4b56      	ldr	r3, [pc, #344]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	4b55      	ldr	r3, [pc, #340]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d26:	2180      	movs	r1, #128	; 0x80
 8004d28:	0049      	lsls	r1, r1, #1
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2e:	f7ff fa5b 	bl	80041e8 <HAL_GetTick>
 8004d32:	0003      	movs	r3, r0
 8004d34:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d38:	f7ff fa56 	bl	80041e8 <HAL_GetTick>
 8004d3c:	0002      	movs	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b02      	cmp	r3, #2
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e25a      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d4a:	4b4c      	ldr	r3, [pc, #304]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d4c:	681a      	ldr	r2, [r3, #0]
 8004d4e:	2380      	movs	r3, #128	; 0x80
 8004d50:	00db      	lsls	r3, r3, #3
 8004d52:	4013      	ands	r3, r2
 8004d54:	d0f0      	beq.n	8004d38 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d56:	4b49      	ldr	r3, [pc, #292]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	4a4b      	ldr	r2, [pc, #300]	; (8004e88 <HAL_RCC_OscConfig+0x33c>)
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	0019      	movs	r1, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	021a      	lsls	r2, r3, #8
 8004d66:	4b45      	ldr	r3, [pc, #276]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	605a      	str	r2, [r3, #4]
 8004d6c:	e01b      	b.n	8004da6 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004d6e:	4b43      	ldr	r3, [pc, #268]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	4b42      	ldr	r3, [pc, #264]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d74:	4949      	ldr	r1, [pc, #292]	; (8004e9c <HAL_RCC_OscConfig+0x350>)
 8004d76:	400a      	ands	r2, r1
 8004d78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7a:	f7ff fa35 	bl	80041e8 <HAL_GetTick>
 8004d7e:	0003      	movs	r3, r0
 8004d80:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d84:	f7ff fa30 	bl	80041e8 <HAL_GetTick>
 8004d88:	0002      	movs	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e234      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d96:	4b39      	ldr	r3, [pc, #228]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004d98:	681a      	ldr	r2, [r3, #0]
 8004d9a:	2380      	movs	r3, #128	; 0x80
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	4013      	ands	r3, r2
 8004da0:	d1f0      	bne.n	8004d84 <HAL_RCC_OscConfig+0x238>
 8004da2:	e000      	b.n	8004da6 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004da4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2208      	movs	r2, #8
 8004dac:	4013      	ands	r3, r2
 8004dae:	d047      	beq.n	8004e40 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004db0:	4b32      	ldr	r3, [pc, #200]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2238      	movs	r2, #56	; 0x38
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b18      	cmp	r3, #24
 8004dba:	d10a      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004dbc:	4b2f      	ldr	r3, [pc, #188]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004dbe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dc0:	2202      	movs	r2, #2
 8004dc2:	4013      	ands	r3, r2
 8004dc4:	d03c      	beq.n	8004e40 <HAL_RCC_OscConfig+0x2f4>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d138      	bne.n	8004e40 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e216      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d019      	beq.n	8004e0e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004dda:	4b28      	ldr	r3, [pc, #160]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004ddc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004dde:	4b27      	ldr	r3, [pc, #156]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004de0:	2101      	movs	r1, #1
 8004de2:	430a      	orrs	r2, r1
 8004de4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de6:	f7ff f9ff 	bl	80041e8 <HAL_GetTick>
 8004dea:	0003      	movs	r3, r0
 8004dec:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004df0:	f7ff f9fa 	bl	80041e8 <HAL_GetTick>
 8004df4:	0002      	movs	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e1fe      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004e02:	4b1e      	ldr	r3, [pc, #120]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004e04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e06:	2202      	movs	r2, #2
 8004e08:	4013      	ands	r3, r2
 8004e0a:	d0f1      	beq.n	8004df0 <HAL_RCC_OscConfig+0x2a4>
 8004e0c:	e018      	b.n	8004e40 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004e0e:	4b1b      	ldr	r3, [pc, #108]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004e10:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e12:	4b1a      	ldr	r3, [pc, #104]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004e14:	2101      	movs	r1, #1
 8004e16:	438a      	bics	r2, r1
 8004e18:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e1a:	f7ff f9e5 	bl	80041e8 <HAL_GetTick>
 8004e1e:	0003      	movs	r3, r0
 8004e20:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e22:	e008      	b.n	8004e36 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e24:	f7ff f9e0 	bl	80041e8 <HAL_GetTick>
 8004e28:	0002      	movs	r2, r0
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d901      	bls.n	8004e36 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e1e4      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e36:	4b11      	ldr	r3, [pc, #68]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004e38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	d1f1      	bne.n	8004e24 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2204      	movs	r2, #4
 8004e46:	4013      	ands	r3, r2
 8004e48:	d100      	bne.n	8004e4c <HAL_RCC_OscConfig+0x300>
 8004e4a:	e0c7      	b.n	8004fdc <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e4c:	231f      	movs	r3, #31
 8004e4e:	18fb      	adds	r3, r7, r3
 8004e50:	2200      	movs	r2, #0
 8004e52:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004e54:	4b09      	ldr	r3, [pc, #36]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	2238      	movs	r2, #56	; 0x38
 8004e5a:	4013      	ands	r3, r2
 8004e5c:	2b20      	cmp	r3, #32
 8004e5e:	d11f      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004e60:	4b06      	ldr	r3, [pc, #24]	; (8004e7c <HAL_RCC_OscConfig+0x330>)
 8004e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e64:	2202      	movs	r2, #2
 8004e66:	4013      	ands	r3, r2
 8004e68:	d100      	bne.n	8004e6c <HAL_RCC_OscConfig+0x320>
 8004e6a:	e0b7      	b.n	8004fdc <HAL_RCC_OscConfig+0x490>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d000      	beq.n	8004e76 <HAL_RCC_OscConfig+0x32a>
 8004e74:	e0b2      	b.n	8004fdc <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e1c2      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	40021000 	.word	0x40021000
 8004e80:	fffeffff 	.word	0xfffeffff
 8004e84:	fffbffff 	.word	0xfffbffff
 8004e88:	ffff80ff 	.word	0xffff80ff
 8004e8c:	ffffc7ff 	.word	0xffffc7ff
 8004e90:	00f42400 	.word	0x00f42400
 8004e94:	20000010 	.word	0x20000010
 8004e98:	20000014 	.word	0x20000014
 8004e9c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004ea0:	4bb5      	ldr	r3, [pc, #724]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004ea2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ea4:	2380      	movs	r3, #128	; 0x80
 8004ea6:	055b      	lsls	r3, r3, #21
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	d101      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x364>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <HAL_RCC_OscConfig+0x366>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d011      	beq.n	8004eda <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004eb6:	4bb0      	ldr	r3, [pc, #704]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004eb8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004eba:	4baf      	ldr	r3, [pc, #700]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004ebc:	2180      	movs	r1, #128	; 0x80
 8004ebe:	0549      	lsls	r1, r1, #21
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	63da      	str	r2, [r3, #60]	; 0x3c
 8004ec4:	4bac      	ldr	r3, [pc, #688]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004ec6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ec8:	2380      	movs	r3, #128	; 0x80
 8004eca:	055b      	lsls	r3, r3, #21
 8004ecc:	4013      	ands	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004ed2:	231f      	movs	r3, #31
 8004ed4:	18fb      	adds	r3, r7, r3
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004eda:	4ba8      	ldr	r3, [pc, #672]	; (800517c <HAL_RCC_OscConfig+0x630>)
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	2380      	movs	r3, #128	; 0x80
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	d11a      	bne.n	8004f1c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ee6:	4ba5      	ldr	r3, [pc, #660]	; (800517c <HAL_RCC_OscConfig+0x630>)
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4ba4      	ldr	r3, [pc, #656]	; (800517c <HAL_RCC_OscConfig+0x630>)
 8004eec:	2180      	movs	r1, #128	; 0x80
 8004eee:	0049      	lsls	r1, r1, #1
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004ef4:	f7ff f978 	bl	80041e8 <HAL_GetTick>
 8004ef8:	0003      	movs	r3, r0
 8004efa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004efc:	e008      	b.n	8004f10 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004efe:	f7ff f973 	bl	80041e8 <HAL_GetTick>
 8004f02:	0002      	movs	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d901      	bls.n	8004f10 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e177      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f10:	4b9a      	ldr	r3, [pc, #616]	; (800517c <HAL_RCC_OscConfig+0x630>)
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	2380      	movs	r3, #128	; 0x80
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	4013      	ands	r3, r2
 8004f1a:	d0f0      	beq.n	8004efe <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d106      	bne.n	8004f32 <HAL_RCC_OscConfig+0x3e6>
 8004f24:	4b94      	ldr	r3, [pc, #592]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f28:	4b93      	ldr	r3, [pc, #588]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f30:	e01c      	b.n	8004f6c <HAL_RCC_OscConfig+0x420>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	2b05      	cmp	r3, #5
 8004f38:	d10c      	bne.n	8004f54 <HAL_RCC_OscConfig+0x408>
 8004f3a:	4b8f      	ldr	r3, [pc, #572]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f3c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f3e:	4b8e      	ldr	r3, [pc, #568]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f40:	2104      	movs	r1, #4
 8004f42:	430a      	orrs	r2, r1
 8004f44:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f46:	4b8c      	ldr	r3, [pc, #560]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f4a:	4b8b      	ldr	r3, [pc, #556]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f4c:	2101      	movs	r1, #1
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f52:	e00b      	b.n	8004f6c <HAL_RCC_OscConfig+0x420>
 8004f54:	4b88      	ldr	r3, [pc, #544]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f56:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f58:	4b87      	ldr	r3, [pc, #540]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	438a      	bics	r2, r1
 8004f5e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004f60:	4b85      	ldr	r3, [pc, #532]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f62:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004f64:	4b84      	ldr	r3, [pc, #528]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f66:	2104      	movs	r1, #4
 8004f68:	438a      	bics	r2, r1
 8004f6a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d014      	beq.n	8004f9e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f74:	f7ff f938 	bl	80041e8 <HAL_GetTick>
 8004f78:	0003      	movs	r3, r0
 8004f7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f7c:	e009      	b.n	8004f92 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f7e:	f7ff f933 	bl	80041e8 <HAL_GetTick>
 8004f82:	0002      	movs	r2, r0
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	1ad3      	subs	r3, r2, r3
 8004f88:	4a7d      	ldr	r2, [pc, #500]	; (8005180 <HAL_RCC_OscConfig+0x634>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e136      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f92:	4b79      	ldr	r3, [pc, #484]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f96:	2202      	movs	r2, #2
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d0f0      	beq.n	8004f7e <HAL_RCC_OscConfig+0x432>
 8004f9c:	e013      	b.n	8004fc6 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9e:	f7ff f923 	bl	80041e8 <HAL_GetTick>
 8004fa2:	0003      	movs	r3, r0
 8004fa4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fa6:	e009      	b.n	8004fbc <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fa8:	f7ff f91e 	bl	80041e8 <HAL_GetTick>
 8004fac:	0002      	movs	r2, r0
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	4a73      	ldr	r2, [pc, #460]	; (8005180 <HAL_RCC_OscConfig+0x634>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d901      	bls.n	8004fbc <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004fb8:	2303      	movs	r3, #3
 8004fba:	e121      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004fbc:	4b6e      	ldr	r3, [pc, #440]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	d1f0      	bne.n	8004fa8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004fc6:	231f      	movs	r3, #31
 8004fc8:	18fb      	adds	r3, r7, r3
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d105      	bne.n	8004fdc <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004fd0:	4b69      	ldr	r3, [pc, #420]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004fd2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fd4:	4b68      	ldr	r3, [pc, #416]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004fd6:	496b      	ldr	r1, [pc, #428]	; (8005184 <HAL_RCC_OscConfig+0x638>)
 8004fd8:	400a      	ands	r2, r1
 8004fda:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d039      	beq.n	800505a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	69db      	ldr	r3, [r3, #28]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d01b      	beq.n	8005026 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004fee:	4b62      	ldr	r3, [pc, #392]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4b61      	ldr	r3, [pc, #388]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8004ff4:	2180      	movs	r1, #128	; 0x80
 8004ff6:	03c9      	lsls	r1, r1, #15
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ffc:	f7ff f8f4 	bl	80041e8 <HAL_GetTick>
 8005000:	0003      	movs	r3, r0
 8005002:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005004:	e008      	b.n	8005018 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005006:	f7ff f8ef 	bl	80041e8 <HAL_GetTick>
 800500a:	0002      	movs	r2, r0
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e0f3      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005018:	4b57      	ldr	r3, [pc, #348]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	2380      	movs	r3, #128	; 0x80
 800501e:	041b      	lsls	r3, r3, #16
 8005020:	4013      	ands	r3, r2
 8005022:	d0f0      	beq.n	8005006 <HAL_RCC_OscConfig+0x4ba>
 8005024:	e019      	b.n	800505a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005026:	4b54      	ldr	r3, [pc, #336]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	4b53      	ldr	r3, [pc, #332]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800502c:	4956      	ldr	r1, [pc, #344]	; (8005188 <HAL_RCC_OscConfig+0x63c>)
 800502e:	400a      	ands	r2, r1
 8005030:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005032:	f7ff f8d9 	bl	80041e8 <HAL_GetTick>
 8005036:	0003      	movs	r3, r0
 8005038:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800503c:	f7ff f8d4 	bl	80041e8 <HAL_GetTick>
 8005040:	0002      	movs	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b02      	cmp	r3, #2
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e0d8      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800504e:	4b4a      	ldr	r3, [pc, #296]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	2380      	movs	r3, #128	; 0x80
 8005054:	041b      	lsls	r3, r3, #16
 8005056:	4013      	ands	r3, r2
 8005058:	d1f0      	bne.n	800503c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d100      	bne.n	8005064 <HAL_RCC_OscConfig+0x518>
 8005062:	e0cc      	b.n	80051fe <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005064:	4b44      	ldr	r3, [pc, #272]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	2238      	movs	r2, #56	; 0x38
 800506a:	4013      	ands	r3, r2
 800506c:	2b10      	cmp	r3, #16
 800506e:	d100      	bne.n	8005072 <HAL_RCC_OscConfig+0x526>
 8005070:	e07b      	b.n	800516a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	2b02      	cmp	r3, #2
 8005078:	d156      	bne.n	8005128 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800507a:	4b3f      	ldr	r3, [pc, #252]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	4b3e      	ldr	r3, [pc, #248]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8005080:	4942      	ldr	r1, [pc, #264]	; (800518c <HAL_RCC_OscConfig+0x640>)
 8005082:	400a      	ands	r2, r1
 8005084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005086:	f7ff f8af 	bl	80041e8 <HAL_GetTick>
 800508a:	0003      	movs	r3, r0
 800508c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800508e:	e008      	b.n	80050a2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005090:	f7ff f8aa 	bl	80041e8 <HAL_GetTick>
 8005094:	0002      	movs	r2, r0
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	2b02      	cmp	r3, #2
 800509c:	d901      	bls.n	80050a2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e0ae      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050a2:	4b35      	ldr	r3, [pc, #212]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	2380      	movs	r3, #128	; 0x80
 80050a8:	049b      	lsls	r3, r3, #18
 80050aa:	4013      	ands	r3, r2
 80050ac:	d1f0      	bne.n	8005090 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050ae:	4b32      	ldr	r3, [pc, #200]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	4a37      	ldr	r2, [pc, #220]	; (8005190 <HAL_RCC_OscConfig+0x644>)
 80050b4:	4013      	ands	r3, r2
 80050b6:	0019      	movs	r1, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c0:	431a      	orrs	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c6:	021b      	lsls	r3, r3, #8
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ce:	431a      	orrs	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d4:	431a      	orrs	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050da:	431a      	orrs	r2, r3
 80050dc:	4b26      	ldr	r3, [pc, #152]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050de:	430a      	orrs	r2, r1
 80050e0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050e2:	4b25      	ldr	r3, [pc, #148]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	4b24      	ldr	r3, [pc, #144]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050e8:	2180      	movs	r1, #128	; 0x80
 80050ea:	0449      	lsls	r1, r1, #17
 80050ec:	430a      	orrs	r2, r1
 80050ee:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80050f0:	4b21      	ldr	r3, [pc, #132]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050f2:	68da      	ldr	r2, [r3, #12]
 80050f4:	4b20      	ldr	r3, [pc, #128]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 80050f6:	2180      	movs	r1, #128	; 0x80
 80050f8:	0549      	lsls	r1, r1, #21
 80050fa:	430a      	orrs	r2, r1
 80050fc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050fe:	f7ff f873 	bl	80041e8 <HAL_GetTick>
 8005102:	0003      	movs	r3, r0
 8005104:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005108:	f7ff f86e 	bl	80041e8 <HAL_GetTick>
 800510c:	0002      	movs	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e072      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800511a:	4b17      	ldr	r3, [pc, #92]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	2380      	movs	r3, #128	; 0x80
 8005120:	049b      	lsls	r3, r3, #18
 8005122:	4013      	ands	r3, r2
 8005124:	d0f0      	beq.n	8005108 <HAL_RCC_OscConfig+0x5bc>
 8005126:	e06a      	b.n	80051fe <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005128:	4b13      	ldr	r3, [pc, #76]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	4b12      	ldr	r3, [pc, #72]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800512e:	4917      	ldr	r1, [pc, #92]	; (800518c <HAL_RCC_OscConfig+0x640>)
 8005130:	400a      	ands	r2, r1
 8005132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7ff f858 	bl	80041e8 <HAL_GetTick>
 8005138:	0003      	movs	r3, r0
 800513a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800513e:	f7ff f853 	bl	80041e8 <HAL_GetTick>
 8005142:	0002      	movs	r2, r0
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e057      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005150:	4b09      	ldr	r3, [pc, #36]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	2380      	movs	r3, #128	; 0x80
 8005156:	049b      	lsls	r3, r3, #18
 8005158:	4013      	ands	r3, r2
 800515a:	d1f0      	bne.n	800513e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800515c:	4b06      	ldr	r3, [pc, #24]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 800515e:	68da      	ldr	r2, [r3, #12]
 8005160:	4b05      	ldr	r3, [pc, #20]	; (8005178 <HAL_RCC_OscConfig+0x62c>)
 8005162:	490c      	ldr	r1, [pc, #48]	; (8005194 <HAL_RCC_OscConfig+0x648>)
 8005164:	400a      	ands	r2, r1
 8005166:	60da      	str	r2, [r3, #12]
 8005168:	e049      	b.n	80051fe <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d112      	bne.n	8005198 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e044      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	40021000 	.word	0x40021000
 800517c:	40007000 	.word	0x40007000
 8005180:	00001388 	.word	0x00001388
 8005184:	efffffff 	.word	0xefffffff
 8005188:	ffbfffff 	.word	0xffbfffff
 800518c:	feffffff 	.word	0xfeffffff
 8005190:	11c1808c 	.word	0x11c1808c
 8005194:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005198:	4b1b      	ldr	r3, [pc, #108]	; (8005208 <HAL_RCC_OscConfig+0x6bc>)
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	2203      	movs	r2, #3
 80051a2:	401a      	ands	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d126      	bne.n	80051fa <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	2270      	movs	r2, #112	; 0x70
 80051b0:	401a      	ands	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d11f      	bne.n	80051fa <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	23fe      	movs	r3, #254	; 0xfe
 80051be:	01db      	lsls	r3, r3, #7
 80051c0:	401a      	ands	r2, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d116      	bne.n	80051fa <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	23f8      	movs	r3, #248	; 0xf8
 80051d0:	039b      	lsls	r3, r3, #14
 80051d2:	401a      	ands	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051d8:	429a      	cmp	r2, r3
 80051da:	d10e      	bne.n	80051fa <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	23e0      	movs	r3, #224	; 0xe0
 80051e0:	051b      	lsls	r3, r3, #20
 80051e2:	401a      	ands	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80051e8:	429a      	cmp	r2, r3
 80051ea:	d106      	bne.n	80051fa <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	0f5b      	lsrs	r3, r3, #29
 80051f0:	075a      	lsls	r2, r3, #29
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d001      	beq.n	80051fe <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e000      	b.n	8005200 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	0018      	movs	r0, r3
 8005202:	46bd      	mov	sp, r7
 8005204:	b008      	add	sp, #32
 8005206:	bd80      	pop	{r7, pc}
 8005208:	40021000 	.word	0x40021000

0800520c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d101      	bne.n	8005220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e0e9      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005220:	4b76      	ldr	r3, [pc, #472]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2207      	movs	r2, #7
 8005226:	4013      	ands	r3, r2
 8005228:	683a      	ldr	r2, [r7, #0]
 800522a:	429a      	cmp	r2, r3
 800522c:	d91e      	bls.n	800526c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800522e:	4b73      	ldr	r3, [pc, #460]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	2207      	movs	r2, #7
 8005234:	4393      	bics	r3, r2
 8005236:	0019      	movs	r1, r3
 8005238:	4b70      	ldr	r3, [pc, #448]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	430a      	orrs	r2, r1
 800523e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005240:	f7fe ffd2 	bl	80041e8 <HAL_GetTick>
 8005244:	0003      	movs	r3, r0
 8005246:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005248:	e009      	b.n	800525e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800524a:	f7fe ffcd 	bl	80041e8 <HAL_GetTick>
 800524e:	0002      	movs	r2, r0
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	4a6a      	ldr	r2, [pc, #424]	; (8005400 <HAL_RCC_ClockConfig+0x1f4>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d901      	bls.n	800525e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e0ca      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800525e:	4b67      	ldr	r3, [pc, #412]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2207      	movs	r2, #7
 8005264:	4013      	ands	r3, r2
 8005266:	683a      	ldr	r2, [r7, #0]
 8005268:	429a      	cmp	r2, r3
 800526a:	d1ee      	bne.n	800524a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2202      	movs	r2, #2
 8005272:	4013      	ands	r3, r2
 8005274:	d015      	beq.n	80052a2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2204      	movs	r2, #4
 800527c:	4013      	ands	r3, r2
 800527e:	d006      	beq.n	800528e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005280:	4b60      	ldr	r3, [pc, #384]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 8005282:	689a      	ldr	r2, [r3, #8]
 8005284:	4b5f      	ldr	r3, [pc, #380]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 8005286:	21e0      	movs	r1, #224	; 0xe0
 8005288:	01c9      	lsls	r1, r1, #7
 800528a:	430a      	orrs	r2, r1
 800528c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800528e:	4b5d      	ldr	r3, [pc, #372]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	4a5d      	ldr	r2, [pc, #372]	; (8005408 <HAL_RCC_ClockConfig+0x1fc>)
 8005294:	4013      	ands	r3, r2
 8005296:	0019      	movs	r1, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689a      	ldr	r2, [r3, #8]
 800529c:	4b59      	ldr	r3, [pc, #356]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 800529e:	430a      	orrs	r2, r1
 80052a0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	2201      	movs	r2, #1
 80052a8:	4013      	ands	r3, r2
 80052aa:	d057      	beq.n	800535c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d107      	bne.n	80052c4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052b4:	4b53      	ldr	r3, [pc, #332]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	2380      	movs	r3, #128	; 0x80
 80052ba:	029b      	lsls	r3, r3, #10
 80052bc:	4013      	ands	r3, r2
 80052be:	d12b      	bne.n	8005318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e097      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d107      	bne.n	80052dc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052cc:	4b4d      	ldr	r3, [pc, #308]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	2380      	movs	r3, #128	; 0x80
 80052d2:	049b      	lsls	r3, r3, #18
 80052d4:	4013      	ands	r3, r2
 80052d6:	d11f      	bne.n	8005318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e08b      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d107      	bne.n	80052f4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052e4:	4b47      	ldr	r3, [pc, #284]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	2380      	movs	r3, #128	; 0x80
 80052ea:	00db      	lsls	r3, r3, #3
 80052ec:	4013      	ands	r3, r2
 80052ee:	d113      	bne.n	8005318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e07f      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	2b03      	cmp	r3, #3
 80052fa:	d106      	bne.n	800530a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80052fc:	4b41      	ldr	r3, [pc, #260]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80052fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005300:	2202      	movs	r2, #2
 8005302:	4013      	ands	r3, r2
 8005304:	d108      	bne.n	8005318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e074      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	4b3e      	ldr	r3, [pc, #248]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 800530c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530e:	2202      	movs	r2, #2
 8005310:	4013      	ands	r3, r2
 8005312:	d101      	bne.n	8005318 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e06d      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005318:	4b3a      	ldr	r3, [pc, #232]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	2207      	movs	r2, #7
 800531e:	4393      	bics	r3, r2
 8005320:	0019      	movs	r1, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	4b37      	ldr	r3, [pc, #220]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 8005328:	430a      	orrs	r2, r1
 800532a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800532c:	f7fe ff5c 	bl	80041e8 <HAL_GetTick>
 8005330:	0003      	movs	r3, r0
 8005332:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005334:	e009      	b.n	800534a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005336:	f7fe ff57 	bl	80041e8 <HAL_GetTick>
 800533a:	0002      	movs	r2, r0
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	4a2f      	ldr	r2, [pc, #188]	; (8005400 <HAL_RCC_ClockConfig+0x1f4>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d901      	bls.n	800534a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e054      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800534a:	4b2e      	ldr	r3, [pc, #184]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2238      	movs	r2, #56	; 0x38
 8005350:	401a      	ands	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	00db      	lsls	r3, r3, #3
 8005358:	429a      	cmp	r2, r3
 800535a:	d1ec      	bne.n	8005336 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800535c:	4b27      	ldr	r3, [pc, #156]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2207      	movs	r2, #7
 8005362:	4013      	ands	r3, r2
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	429a      	cmp	r2, r3
 8005368:	d21e      	bcs.n	80053a8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800536a:	4b24      	ldr	r3, [pc, #144]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2207      	movs	r2, #7
 8005370:	4393      	bics	r3, r2
 8005372:	0019      	movs	r1, r3
 8005374:	4b21      	ldr	r3, [pc, #132]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 8005376:	683a      	ldr	r2, [r7, #0]
 8005378:	430a      	orrs	r2, r1
 800537a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800537c:	f7fe ff34 	bl	80041e8 <HAL_GetTick>
 8005380:	0003      	movs	r3, r0
 8005382:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005384:	e009      	b.n	800539a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005386:	f7fe ff2f 	bl	80041e8 <HAL_GetTick>
 800538a:	0002      	movs	r2, r0
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	4a1b      	ldr	r2, [pc, #108]	; (8005400 <HAL_RCC_ClockConfig+0x1f4>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d901      	bls.n	800539a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e02c      	b.n	80053f4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800539a:	4b18      	ldr	r3, [pc, #96]	; (80053fc <HAL_RCC_ClockConfig+0x1f0>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2207      	movs	r2, #7
 80053a0:	4013      	ands	r3, r2
 80053a2:	683a      	ldr	r2, [r7, #0]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d1ee      	bne.n	8005386 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2204      	movs	r2, #4
 80053ae:	4013      	ands	r3, r2
 80053b0:	d009      	beq.n	80053c6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80053b2:	4b14      	ldr	r3, [pc, #80]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80053b4:	689b      	ldr	r3, [r3, #8]
 80053b6:	4a15      	ldr	r2, [pc, #84]	; (800540c <HAL_RCC_ClockConfig+0x200>)
 80053b8:	4013      	ands	r3, r2
 80053ba:	0019      	movs	r1, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	4b10      	ldr	r3, [pc, #64]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80053c2:	430a      	orrs	r2, r1
 80053c4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80053c6:	f000 f829 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80053ca:	0001      	movs	r1, r0
 80053cc:	4b0d      	ldr	r3, [pc, #52]	; (8005404 <HAL_RCC_ClockConfig+0x1f8>)
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	0a1b      	lsrs	r3, r3, #8
 80053d2:	220f      	movs	r2, #15
 80053d4:	401a      	ands	r2, r3
 80053d6:	4b0e      	ldr	r3, [pc, #56]	; (8005410 <HAL_RCC_ClockConfig+0x204>)
 80053d8:	0092      	lsls	r2, r2, #2
 80053da:	58d3      	ldr	r3, [r2, r3]
 80053dc:	221f      	movs	r2, #31
 80053de:	4013      	ands	r3, r2
 80053e0:	000a      	movs	r2, r1
 80053e2:	40da      	lsrs	r2, r3
 80053e4:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <HAL_RCC_ClockConfig+0x208>)
 80053e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80053e8:	4b0b      	ldr	r3, [pc, #44]	; (8005418 <HAL_RCC_ClockConfig+0x20c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	0018      	movs	r0, r3
 80053ee:	f7fe fe9f 	bl	8004130 <HAL_InitTick>
 80053f2:	0003      	movs	r3, r0
}
 80053f4:	0018      	movs	r0, r3
 80053f6:	46bd      	mov	sp, r7
 80053f8:	b004      	add	sp, #16
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40022000 	.word	0x40022000
 8005400:	00001388 	.word	0x00001388
 8005404:	40021000 	.word	0x40021000
 8005408:	fffff0ff 	.word	0xfffff0ff
 800540c:	ffff8fff 	.word	0xffff8fff
 8005410:	080147e4 	.word	0x080147e4
 8005414:	20000010 	.word	0x20000010
 8005418:	20000014 	.word	0x20000014

0800541c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005422:	4b3c      	ldr	r3, [pc, #240]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	2238      	movs	r2, #56	; 0x38
 8005428:	4013      	ands	r3, r2
 800542a:	d10f      	bne.n	800544c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800542c:	4b39      	ldr	r3, [pc, #228]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	0adb      	lsrs	r3, r3, #11
 8005432:	2207      	movs	r2, #7
 8005434:	4013      	ands	r3, r2
 8005436:	2201      	movs	r2, #1
 8005438:	409a      	lsls	r2, r3
 800543a:	0013      	movs	r3, r2
 800543c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800543e:	6839      	ldr	r1, [r7, #0]
 8005440:	4835      	ldr	r0, [pc, #212]	; (8005518 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005442:	f7fa fe7b 	bl	800013c <__udivsi3>
 8005446:	0003      	movs	r3, r0
 8005448:	613b      	str	r3, [r7, #16]
 800544a:	e05d      	b.n	8005508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800544c:	4b31      	ldr	r3, [pc, #196]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	2238      	movs	r2, #56	; 0x38
 8005452:	4013      	ands	r3, r2
 8005454:	2b08      	cmp	r3, #8
 8005456:	d102      	bne.n	800545e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005458:	4b30      	ldr	r3, [pc, #192]	; (800551c <HAL_RCC_GetSysClockFreq+0x100>)
 800545a:	613b      	str	r3, [r7, #16]
 800545c:	e054      	b.n	8005508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800545e:	4b2d      	ldr	r3, [pc, #180]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	2238      	movs	r2, #56	; 0x38
 8005464:	4013      	ands	r3, r2
 8005466:	2b10      	cmp	r3, #16
 8005468:	d138      	bne.n	80054dc <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800546a:	4b2a      	ldr	r3, [pc, #168]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 800546c:	68db      	ldr	r3, [r3, #12]
 800546e:	2203      	movs	r2, #3
 8005470:	4013      	ands	r3, r2
 8005472:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005474:	4b27      	ldr	r3, [pc, #156]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	091b      	lsrs	r3, r3, #4
 800547a:	2207      	movs	r2, #7
 800547c:	4013      	ands	r3, r2
 800547e:	3301      	adds	r3, #1
 8005480:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	2b03      	cmp	r3, #3
 8005486:	d10d      	bne.n	80054a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	4824      	ldr	r0, [pc, #144]	; (800551c <HAL_RCC_GetSysClockFreq+0x100>)
 800548c:	f7fa fe56 	bl	800013c <__udivsi3>
 8005490:	0003      	movs	r3, r0
 8005492:	0019      	movs	r1, r3
 8005494:	4b1f      	ldr	r3, [pc, #124]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	0a1b      	lsrs	r3, r3, #8
 800549a:	227f      	movs	r2, #127	; 0x7f
 800549c:	4013      	ands	r3, r2
 800549e:	434b      	muls	r3, r1
 80054a0:	617b      	str	r3, [r7, #20]
        break;
 80054a2:	e00d      	b.n	80054c0 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80054a4:	68b9      	ldr	r1, [r7, #8]
 80054a6:	481c      	ldr	r0, [pc, #112]	; (8005518 <HAL_RCC_GetSysClockFreq+0xfc>)
 80054a8:	f7fa fe48 	bl	800013c <__udivsi3>
 80054ac:	0003      	movs	r3, r0
 80054ae:	0019      	movs	r1, r3
 80054b0:	4b18      	ldr	r3, [pc, #96]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	0a1b      	lsrs	r3, r3, #8
 80054b6:	227f      	movs	r2, #127	; 0x7f
 80054b8:	4013      	ands	r3, r2
 80054ba:	434b      	muls	r3, r1
 80054bc:	617b      	str	r3, [r7, #20]
        break;
 80054be:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80054c0:	4b14      	ldr	r3, [pc, #80]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054c2:	68db      	ldr	r3, [r3, #12]
 80054c4:	0f5b      	lsrs	r3, r3, #29
 80054c6:	2207      	movs	r2, #7
 80054c8:	4013      	ands	r3, r2
 80054ca:	3301      	adds	r3, #1
 80054cc:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80054ce:	6879      	ldr	r1, [r7, #4]
 80054d0:	6978      	ldr	r0, [r7, #20]
 80054d2:	f7fa fe33 	bl	800013c <__udivsi3>
 80054d6:	0003      	movs	r3, r0
 80054d8:	613b      	str	r3, [r7, #16]
 80054da:	e015      	b.n	8005508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80054dc:	4b0d      	ldr	r3, [pc, #52]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	2238      	movs	r2, #56	; 0x38
 80054e2:	4013      	ands	r3, r2
 80054e4:	2b20      	cmp	r3, #32
 80054e6:	d103      	bne.n	80054f0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80054e8:	2380      	movs	r3, #128	; 0x80
 80054ea:	021b      	lsls	r3, r3, #8
 80054ec:	613b      	str	r3, [r7, #16]
 80054ee:	e00b      	b.n	8005508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80054f0:	4b08      	ldr	r3, [pc, #32]	; (8005514 <HAL_RCC_GetSysClockFreq+0xf8>)
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	2238      	movs	r2, #56	; 0x38
 80054f6:	4013      	ands	r3, r2
 80054f8:	2b18      	cmp	r3, #24
 80054fa:	d103      	bne.n	8005504 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80054fc:	23fa      	movs	r3, #250	; 0xfa
 80054fe:	01db      	lsls	r3, r3, #7
 8005500:	613b      	str	r3, [r7, #16]
 8005502:	e001      	b.n	8005508 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005504:	2300      	movs	r3, #0
 8005506:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005508:	693b      	ldr	r3, [r7, #16]
}
 800550a:	0018      	movs	r0, r3
 800550c:	46bd      	mov	sp, r7
 800550e:	b006      	add	sp, #24
 8005510:	bd80      	pop	{r7, pc}
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	40021000 	.word	0x40021000
 8005518:	00f42400 	.word	0x00f42400
 800551c:	007a1200 	.word	0x007a1200

08005520 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005524:	4b02      	ldr	r3, [pc, #8]	; (8005530 <HAL_RCC_GetHCLKFreq+0x10>)
 8005526:	681b      	ldr	r3, [r3, #0]
}
 8005528:	0018      	movs	r0, r3
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
 800552e:	46c0      	nop			; (mov r8, r8)
 8005530:	20000010 	.word	0x20000010

08005534 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005534:	b5b0      	push	{r4, r5, r7, lr}
 8005536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005538:	f7ff fff2 	bl	8005520 <HAL_RCC_GetHCLKFreq>
 800553c:	0004      	movs	r4, r0
 800553e:	f7ff faf9 	bl	8004b34 <LL_RCC_GetAPB1Prescaler>
 8005542:	0003      	movs	r3, r0
 8005544:	0b1a      	lsrs	r2, r3, #12
 8005546:	4b05      	ldr	r3, [pc, #20]	; (800555c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005548:	0092      	lsls	r2, r2, #2
 800554a:	58d3      	ldr	r3, [r2, r3]
 800554c:	221f      	movs	r2, #31
 800554e:	4013      	ands	r3, r2
 8005550:	40dc      	lsrs	r4, r3
 8005552:	0023      	movs	r3, r4
}
 8005554:	0018      	movs	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	bdb0      	pop	{r4, r5, r7, pc}
 800555a:	46c0      	nop			; (mov r8, r8)
 800555c:	08014824 	.word	0x08014824

08005560 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005568:	2313      	movs	r3, #19
 800556a:	18fb      	adds	r3, r7, r3
 800556c:	2200      	movs	r2, #0
 800556e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005570:	2312      	movs	r3, #18
 8005572:	18fb      	adds	r3, r7, r3
 8005574:	2200      	movs	r2, #0
 8005576:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	2380      	movs	r3, #128	; 0x80
 800557e:	029b      	lsls	r3, r3, #10
 8005580:	4013      	ands	r3, r2
 8005582:	d100      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005584:	e0ad      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005586:	2011      	movs	r0, #17
 8005588:	183b      	adds	r3, r7, r0
 800558a:	2200      	movs	r2, #0
 800558c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800558e:	4b47      	ldr	r3, [pc, #284]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005592:	2380      	movs	r3, #128	; 0x80
 8005594:	055b      	lsls	r3, r3, #21
 8005596:	4013      	ands	r3, r2
 8005598:	d110      	bne.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800559a:	4b44      	ldr	r3, [pc, #272]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800559c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800559e:	4b43      	ldr	r3, [pc, #268]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80055a0:	2180      	movs	r1, #128	; 0x80
 80055a2:	0549      	lsls	r1, r1, #21
 80055a4:	430a      	orrs	r2, r1
 80055a6:	63da      	str	r2, [r3, #60]	; 0x3c
 80055a8:	4b40      	ldr	r3, [pc, #256]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80055aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80055ac:	2380      	movs	r3, #128	; 0x80
 80055ae:	055b      	lsls	r3, r3, #21
 80055b0:	4013      	ands	r3, r2
 80055b2:	60bb      	str	r3, [r7, #8]
 80055b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055b6:	183b      	adds	r3, r7, r0
 80055b8:	2201      	movs	r2, #1
 80055ba:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055bc:	4b3c      	ldr	r3, [pc, #240]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	4b3b      	ldr	r3, [pc, #236]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80055c2:	2180      	movs	r1, #128	; 0x80
 80055c4:	0049      	lsls	r1, r1, #1
 80055c6:	430a      	orrs	r2, r1
 80055c8:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055ca:	f7fe fe0d 	bl	80041e8 <HAL_GetTick>
 80055ce:	0003      	movs	r3, r0
 80055d0:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055d2:	e00b      	b.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d4:	f7fe fe08 	bl	80041e8 <HAL_GetTick>
 80055d8:	0002      	movs	r2, r0
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d904      	bls.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80055e2:	2313      	movs	r3, #19
 80055e4:	18fb      	adds	r3, r7, r3
 80055e6:	2203      	movs	r2, #3
 80055e8:	701a      	strb	r2, [r3, #0]
        break;
 80055ea:	e005      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055ec:	4b30      	ldr	r3, [pc, #192]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80055ee:	681a      	ldr	r2, [r3, #0]
 80055f0:	2380      	movs	r3, #128	; 0x80
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	4013      	ands	r3, r2
 80055f6:	d0ed      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80055f8:	2313      	movs	r3, #19
 80055fa:	18fb      	adds	r3, r7, r3
 80055fc:	781b      	ldrb	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d15e      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005602:	4b2a      	ldr	r3, [pc, #168]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005604:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005606:	23c0      	movs	r3, #192	; 0xc0
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	4013      	ands	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d019      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	429a      	cmp	r2, r3
 800561c:	d014      	beq.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800561e:	4b23      	ldr	r3, [pc, #140]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005622:	4a24      	ldr	r2, [pc, #144]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005624:	4013      	ands	r3, r2
 8005626:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005628:	4b20      	ldr	r3, [pc, #128]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800562a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800562c:	4b1f      	ldr	r3, [pc, #124]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800562e:	2180      	movs	r1, #128	; 0x80
 8005630:	0249      	lsls	r1, r1, #9
 8005632:	430a      	orrs	r2, r1
 8005634:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005636:	4b1d      	ldr	r3, [pc, #116]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005638:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800563a:	4b1c      	ldr	r3, [pc, #112]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800563c:	491e      	ldr	r1, [pc, #120]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800563e:	400a      	ands	r2, r1
 8005640:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005642:	4b1a      	ldr	r3, [pc, #104]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	2201      	movs	r2, #1
 800564c:	4013      	ands	r3, r2
 800564e:	d016      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005650:	f7fe fdca 	bl	80041e8 <HAL_GetTick>
 8005654:	0003      	movs	r3, r0
 8005656:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005658:	e00c      	b.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800565a:	f7fe fdc5 	bl	80041e8 <HAL_GetTick>
 800565e:	0002      	movs	r2, r0
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	4a15      	ldr	r2, [pc, #84]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d904      	bls.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800566a:	2313      	movs	r3, #19
 800566c:	18fb      	adds	r3, r7, r3
 800566e:	2203      	movs	r2, #3
 8005670:	701a      	strb	r2, [r3, #0]
            break;
 8005672:	e004      	b.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005674:	4b0d      	ldr	r3, [pc, #52]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005678:	2202      	movs	r2, #2
 800567a:	4013      	ands	r3, r2
 800567c:	d0ed      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800567e:	2313      	movs	r3, #19
 8005680:	18fb      	adds	r3, r7, r3
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10a      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005688:	4b08      	ldr	r3, [pc, #32]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800568a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800568c:	4a09      	ldr	r2, [pc, #36]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800568e:	4013      	ands	r3, r2
 8005690:	0019      	movs	r1, r3
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005696:	4b05      	ldr	r3, [pc, #20]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005698:	430a      	orrs	r2, r1
 800569a:	65da      	str	r2, [r3, #92]	; 0x5c
 800569c:	e016      	b.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800569e:	2312      	movs	r3, #18
 80056a0:	18fb      	adds	r3, r7, r3
 80056a2:	2213      	movs	r2, #19
 80056a4:	18ba      	adds	r2, r7, r2
 80056a6:	7812      	ldrb	r2, [r2, #0]
 80056a8:	701a      	strb	r2, [r3, #0]
 80056aa:	e00f      	b.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80056ac:	40021000 	.word	0x40021000
 80056b0:	40007000 	.word	0x40007000
 80056b4:	fffffcff 	.word	0xfffffcff
 80056b8:	fffeffff 	.word	0xfffeffff
 80056bc:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c0:	2312      	movs	r3, #18
 80056c2:	18fb      	adds	r3, r7, r3
 80056c4:	2213      	movs	r2, #19
 80056c6:	18ba      	adds	r2, r7, r2
 80056c8:	7812      	ldrb	r2, [r2, #0]
 80056ca:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80056cc:	2311      	movs	r3, #17
 80056ce:	18fb      	adds	r3, r7, r3
 80056d0:	781b      	ldrb	r3, [r3, #0]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d105      	bne.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056d6:	4bb6      	ldr	r3, [pc, #728]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056da:	4bb5      	ldr	r3, [pc, #724]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056dc:	49b5      	ldr	r1, [pc, #724]	; (80059b4 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80056de:	400a      	ands	r2, r1
 80056e0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2201      	movs	r2, #1
 80056e8:	4013      	ands	r3, r2
 80056ea:	d009      	beq.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056ec:	4bb0      	ldr	r3, [pc, #704]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056f0:	2203      	movs	r2, #3
 80056f2:	4393      	bics	r3, r2
 80056f4:	0019      	movs	r1, r3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	4bad      	ldr	r3, [pc, #692]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80056fc:	430a      	orrs	r2, r1
 80056fe:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2202      	movs	r2, #2
 8005706:	4013      	ands	r3, r2
 8005708:	d009      	beq.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800570a:	4ba9      	ldr	r3, [pc, #676]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800570c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800570e:	220c      	movs	r2, #12
 8005710:	4393      	bics	r3, r2
 8005712:	0019      	movs	r1, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	4ba5      	ldr	r3, [pc, #660]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800571a:	430a      	orrs	r2, r1
 800571c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2204      	movs	r2, #4
 8005724:	4013      	ands	r3, r2
 8005726:	d009      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005728:	4ba1      	ldr	r3, [pc, #644]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800572a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800572c:	2230      	movs	r2, #48	; 0x30
 800572e:	4393      	bics	r3, r2
 8005730:	0019      	movs	r1, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68da      	ldr	r2, [r3, #12]
 8005736:	4b9e      	ldr	r3, [pc, #632]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005738:	430a      	orrs	r2, r1
 800573a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2210      	movs	r2, #16
 8005742:	4013      	ands	r3, r2
 8005744:	d009      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005746:	4b9a      	ldr	r3, [pc, #616]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800574a:	4a9b      	ldr	r2, [pc, #620]	; (80059b8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800574c:	4013      	ands	r3, r2
 800574e:	0019      	movs	r1, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691a      	ldr	r2, [r3, #16]
 8005754:	4b96      	ldr	r3, [pc, #600]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005756:	430a      	orrs	r2, r1
 8005758:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	2380      	movs	r3, #128	; 0x80
 8005760:	015b      	lsls	r3, r3, #5
 8005762:	4013      	ands	r3, r2
 8005764:	d009      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005766:	4b92      	ldr	r3, [pc, #584]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800576a:	4a94      	ldr	r2, [pc, #592]	; (80059bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800576c:	4013      	ands	r3, r2
 800576e:	0019      	movs	r1, r3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	695a      	ldr	r2, [r3, #20]
 8005774:	4b8e      	ldr	r3, [pc, #568]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005776:	430a      	orrs	r2, r1
 8005778:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	2380      	movs	r3, #128	; 0x80
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4013      	ands	r3, r2
 8005784:	d009      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005786:	4b8a      	ldr	r3, [pc, #552]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800578a:	4a8d      	ldr	r2, [pc, #564]	; (80059c0 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800578c:	4013      	ands	r3, r2
 800578e:	0019      	movs	r1, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005794:	4b86      	ldr	r3, [pc, #536]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005796:	430a      	orrs	r2, r1
 8005798:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	2380      	movs	r3, #128	; 0x80
 80057a0:	00db      	lsls	r3, r3, #3
 80057a2:	4013      	ands	r3, r2
 80057a4:	d009      	beq.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057a6:	4b82      	ldr	r3, [pc, #520]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057aa:	4a86      	ldr	r2, [pc, #536]	; (80059c4 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80057ac:	4013      	ands	r3, r2
 80057ae:	0019      	movs	r1, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057b4:	4b7e      	ldr	r3, [pc, #504]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057b6:	430a      	orrs	r2, r1
 80057b8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2220      	movs	r2, #32
 80057c0:	4013      	ands	r3, r2
 80057c2:	d009      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80057c4:	4b7a      	ldr	r3, [pc, #488]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057c8:	4a7f      	ldr	r2, [pc, #508]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80057ca:	4013      	ands	r3, r2
 80057cc:	0019      	movs	r1, r3
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	699a      	ldr	r2, [r3, #24]
 80057d2:	4b77      	ldr	r3, [pc, #476]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057d4:	430a      	orrs	r2, r1
 80057d6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2240      	movs	r2, #64	; 0x40
 80057de:	4013      	ands	r3, r2
 80057e0:	d009      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80057e2:	4b73      	ldr	r3, [pc, #460]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e6:	4a79      	ldr	r2, [pc, #484]	; (80059cc <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80057e8:	4013      	ands	r3, r2
 80057ea:	0019      	movs	r1, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	69da      	ldr	r2, [r3, #28]
 80057f0:	4b6f      	ldr	r3, [pc, #444]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80057f2:	430a      	orrs	r2, r1
 80057f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	2380      	movs	r3, #128	; 0x80
 80057fc:	01db      	lsls	r3, r3, #7
 80057fe:	4013      	ands	r3, r2
 8005800:	d015      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005802:	4b6b      	ldr	r3, [pc, #428]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	0899      	lsrs	r1, r3, #2
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800580e:	4b68      	ldr	r3, [pc, #416]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005810:	430a      	orrs	r2, r1
 8005812:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005818:	2380      	movs	r3, #128	; 0x80
 800581a:	05db      	lsls	r3, r3, #23
 800581c:	429a      	cmp	r2, r3
 800581e:	d106      	bne.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005820:	4b63      	ldr	r3, [pc, #396]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005822:	68da      	ldr	r2, [r3, #12]
 8005824:	4b62      	ldr	r3, [pc, #392]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005826:	2180      	movs	r1, #128	; 0x80
 8005828:	0249      	lsls	r1, r1, #9
 800582a:	430a      	orrs	r2, r1
 800582c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	2380      	movs	r3, #128	; 0x80
 8005834:	031b      	lsls	r3, r3, #12
 8005836:	4013      	ands	r3, r2
 8005838:	d009      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800583a:	4b5d      	ldr	r3, [pc, #372]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800583c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800583e:	2240      	movs	r2, #64	; 0x40
 8005840:	4393      	bics	r3, r2
 8005842:	0019      	movs	r1, r3
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005848:	4b59      	ldr	r3, [pc, #356]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800584a:	430a      	orrs	r2, r1
 800584c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681a      	ldr	r2, [r3, #0]
 8005852:	2380      	movs	r3, #128	; 0x80
 8005854:	039b      	lsls	r3, r3, #14
 8005856:	4013      	ands	r3, r2
 8005858:	d016      	beq.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800585a:	4b55      	ldr	r3, [pc, #340]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800585c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800585e:	4a5c      	ldr	r2, [pc, #368]	; (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005860:	4013      	ands	r3, r2
 8005862:	0019      	movs	r1, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005868:	4b51      	ldr	r3, [pc, #324]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800586a:	430a      	orrs	r2, r1
 800586c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005872:	2380      	movs	r3, #128	; 0x80
 8005874:	03db      	lsls	r3, r3, #15
 8005876:	429a      	cmp	r2, r3
 8005878:	d106      	bne.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800587a:	4b4d      	ldr	r3, [pc, #308]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800587c:	68da      	ldr	r2, [r3, #12]
 800587e:	4b4c      	ldr	r3, [pc, #304]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005880:	2180      	movs	r1, #128	; 0x80
 8005882:	0449      	lsls	r1, r1, #17
 8005884:	430a      	orrs	r2, r1
 8005886:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	2380      	movs	r3, #128	; 0x80
 800588e:	03db      	lsls	r3, r3, #15
 8005890:	4013      	ands	r3, r2
 8005892:	d016      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005894:	4b46      	ldr	r3, [pc, #280]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005898:	4a4e      	ldr	r2, [pc, #312]	; (80059d4 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800589a:	4013      	ands	r3, r2
 800589c:	0019      	movs	r1, r3
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058a2:	4b43      	ldr	r3, [pc, #268]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058a4:	430a      	orrs	r2, r1
 80058a6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058ac:	2380      	movs	r3, #128	; 0x80
 80058ae:	045b      	lsls	r3, r3, #17
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d106      	bne.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80058b4:	4b3e      	ldr	r3, [pc, #248]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058b6:	68da      	ldr	r2, [r3, #12]
 80058b8:	4b3d      	ldr	r3, [pc, #244]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058ba:	2180      	movs	r1, #128	; 0x80
 80058bc:	0449      	lsls	r1, r1, #17
 80058be:	430a      	orrs	r2, r1
 80058c0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	2380      	movs	r3, #128	; 0x80
 80058c8:	011b      	lsls	r3, r3, #4
 80058ca:	4013      	ands	r3, r2
 80058cc:	d014      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80058ce:	4b38      	ldr	r3, [pc, #224]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058d2:	2203      	movs	r2, #3
 80058d4:	4393      	bics	r3, r2
 80058d6:	0019      	movs	r1, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a1a      	ldr	r2, [r3, #32]
 80058dc:	4b34      	ldr	r3, [pc, #208]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058de:	430a      	orrs	r2, r1
 80058e0:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d106      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80058ea:	4b31      	ldr	r3, [pc, #196]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	4b30      	ldr	r3, [pc, #192]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80058f0:	2180      	movs	r1, #128	; 0x80
 80058f2:	0249      	lsls	r1, r1, #9
 80058f4:	430a      	orrs	r2, r1
 80058f6:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	2380      	movs	r3, #128	; 0x80
 80058fe:	019b      	lsls	r3, r3, #6
 8005900:	4013      	ands	r3, r2
 8005902:	d014      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8005904:	4b2a      	ldr	r3, [pc, #168]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005908:	220c      	movs	r2, #12
 800590a:	4393      	bics	r3, r2
 800590c:	0019      	movs	r1, r3
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005912:	4b27      	ldr	r3, [pc, #156]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005914:	430a      	orrs	r2, r1
 8005916:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591c:	2b04      	cmp	r3, #4
 800591e:	d106      	bne.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005920:	4b23      	ldr	r3, [pc, #140]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005922:	68da      	ldr	r2, [r3, #12]
 8005924:	4b22      	ldr	r3, [pc, #136]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005926:	2180      	movs	r1, #128	; 0x80
 8005928:	0249      	lsls	r1, r1, #9
 800592a:	430a      	orrs	r2, r1
 800592c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	2380      	movs	r3, #128	; 0x80
 8005934:	045b      	lsls	r3, r3, #17
 8005936:	4013      	ands	r3, r2
 8005938:	d016      	beq.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800593a:	4b1d      	ldr	r3, [pc, #116]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800593c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593e:	4a22      	ldr	r2, [pc, #136]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005940:	4013      	ands	r3, r2
 8005942:	0019      	movs	r1, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005948:	4b19      	ldr	r3, [pc, #100]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800594a:	430a      	orrs	r2, r1
 800594c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005952:	2380      	movs	r3, #128	; 0x80
 8005954:	019b      	lsls	r3, r3, #6
 8005956:	429a      	cmp	r2, r3
 8005958:	d106      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800595a:	4b15      	ldr	r3, [pc, #84]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	4b14      	ldr	r3, [pc, #80]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005960:	2180      	movs	r1, #128	; 0x80
 8005962:	0449      	lsls	r1, r1, #17
 8005964:	430a      	orrs	r2, r1
 8005966:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	2380      	movs	r3, #128	; 0x80
 800596e:	049b      	lsls	r3, r3, #18
 8005970:	4013      	ands	r3, r2
 8005972:	d016      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005974:	4b0e      	ldr	r3, [pc, #56]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005978:	4a10      	ldr	r2, [pc, #64]	; (80059bc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800597a:	4013      	ands	r3, r2
 800597c:	0019      	movs	r1, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005982:	4b0b      	ldr	r3, [pc, #44]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005984:	430a      	orrs	r2, r1
 8005986:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800598c:	2380      	movs	r3, #128	; 0x80
 800598e:	005b      	lsls	r3, r3, #1
 8005990:	429a      	cmp	r2, r3
 8005992:	d106      	bne.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005994:	4b06      	ldr	r3, [pc, #24]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	4b05      	ldr	r3, [pc, #20]	; (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800599a:	2180      	movs	r1, #128	; 0x80
 800599c:	0449      	lsls	r1, r1, #17
 800599e:	430a      	orrs	r2, r1
 80059a0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80059a2:	2312      	movs	r3, #18
 80059a4:	18fb      	adds	r3, r7, r3
 80059a6:	781b      	ldrb	r3, [r3, #0]
}
 80059a8:	0018      	movs	r0, r3
 80059aa:	46bd      	mov	sp, r7
 80059ac:	b006      	add	sp, #24
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	40021000 	.word	0x40021000
 80059b4:	efffffff 	.word	0xefffffff
 80059b8:	fffff3ff 	.word	0xfffff3ff
 80059bc:	fffffcff 	.word	0xfffffcff
 80059c0:	fff3ffff 	.word	0xfff3ffff
 80059c4:	ffcfffff 	.word	0xffcfffff
 80059c8:	ffffcfff 	.word	0xffffcfff
 80059cc:	ffff3fff 	.word	0xffff3fff
 80059d0:	ffbfffff 	.word	0xffbfffff
 80059d4:	feffffff 	.word	0xfeffffff

080059d8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80059d8:	b5b0      	push	{r4, r5, r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80059e0:	230f      	movs	r3, #15
 80059e2:	18fb      	adds	r3, r7, r3
 80059e4:	2201      	movs	r2, #1
 80059e6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d100      	bne.n	80059f0 <HAL_RTC_Init+0x18>
 80059ee:	e08c      	b.n	8005b0a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2229      	movs	r2, #41	; 0x29
 80059f4:	5c9b      	ldrb	r3, [r3, r2]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10b      	bne.n	8005a14 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2228      	movs	r2, #40	; 0x28
 8005a00:	2100      	movs	r1, #0
 8005a02:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2288      	movs	r2, #136	; 0x88
 8005a08:	0212      	lsls	r2, r2, #8
 8005a0a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	0018      	movs	r0, r3
 8005a10:	f7fe f800 	bl	8003a14 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2229      	movs	r2, #41	; 0x29
 8005a18:	2102      	movs	r1, #2
 8005a1a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	2210      	movs	r2, #16
 8005a24:	4013      	ands	r3, r2
 8005a26:	2b10      	cmp	r3, #16
 8005a28:	d062      	beq.n	8005af0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	22ca      	movs	r2, #202	; 0xca
 8005a30:	625a      	str	r2, [r3, #36]	; 0x24
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2253      	movs	r2, #83	; 0x53
 8005a38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8005a3a:	250f      	movs	r5, #15
 8005a3c:	197c      	adds	r4, r7, r5
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	0018      	movs	r0, r3
 8005a42:	f000 fbf3 	bl	800622c <RTC_EnterInitMode>
 8005a46:	0003      	movs	r3, r0
 8005a48:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8005a4a:	0028      	movs	r0, r5
 8005a4c:	183b      	adds	r3, r7, r0
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d12c      	bne.n	8005aae <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	699a      	ldr	r2, [r3, #24]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	492e      	ldr	r1, [pc, #184]	; (8005b18 <HAL_RTC_Init+0x140>)
 8005a60:	400a      	ands	r2, r1
 8005a62:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	6999      	ldr	r1, [r3, #24]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	689a      	ldr	r2, [r3, #8]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	431a      	orrs	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69db      	ldr	r3, [r3, #28]
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	6912      	ldr	r2, [r2, #16]
 8005a8a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	6919      	ldr	r1, [r3, #16]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	68db      	ldr	r3, [r3, #12]
 8005a96:	041a      	lsls	r2, r3, #16
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005aa0:	183c      	adds	r4, r7, r0
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	0018      	movs	r0, r3
 8005aa6:	f000 fc03 	bl	80062b0 <RTC_ExitInitMode>
 8005aaa:	0003      	movs	r3, r0
 8005aac:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8005aae:	230f      	movs	r3, #15
 8005ab0:	18fb      	adds	r3, r7, r3
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d116      	bne.n	8005ae6 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699a      	ldr	r2, [r3, #24]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	00d2      	lsls	r2, r2, #3
 8005ac4:	08d2      	lsrs	r2, r2, #3
 8005ac6:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6999      	ldr	r1, [r3, #24]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699b      	ldr	r3, [r3, #24]
 8005adc:	431a      	orrs	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	22ff      	movs	r2, #255	; 0xff
 8005aec:	625a      	str	r2, [r3, #36]	; 0x24
 8005aee:	e003      	b.n	8005af8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005af0:	230f      	movs	r3, #15
 8005af2:	18fb      	adds	r3, r7, r3
 8005af4:	2200      	movs	r2, #0
 8005af6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005af8:	230f      	movs	r3, #15
 8005afa:	18fb      	adds	r3, r7, r3
 8005afc:	781b      	ldrb	r3, [r3, #0]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d103      	bne.n	8005b0a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2229      	movs	r2, #41	; 0x29
 8005b06:	2101      	movs	r1, #1
 8005b08:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8005b0a:	230f      	movs	r3, #15
 8005b0c:	18fb      	adds	r3, r7, r3
 8005b0e:	781b      	ldrb	r3, [r3, #0]
}
 8005b10:	0018      	movs	r0, r3
 8005b12:	46bd      	mov	sp, r7
 8005b14:	b004      	add	sp, #16
 8005b16:	bdb0      	pop	{r4, r5, r7, pc}
 8005b18:	fb8fffbf 	.word	0xfb8fffbf

08005b1c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005b1c:	b5b0      	push	{r4, r5, r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2228      	movs	r2, #40	; 0x28
 8005b2c:	5c9b      	ldrb	r3, [r3, r2]
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d101      	bne.n	8005b36 <HAL_RTC_SetTime+0x1a>
 8005b32:	2302      	movs	r3, #2
 8005b34:	e092      	b.n	8005c5c <HAL_RTC_SetTime+0x140>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2228      	movs	r2, #40	; 0x28
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2229      	movs	r2, #41	; 0x29
 8005b42:	2102      	movs	r1, #2
 8005b44:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	22ca      	movs	r2, #202	; 0xca
 8005b4c:	625a      	str	r2, [r3, #36]	; 0x24
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2253      	movs	r2, #83	; 0x53
 8005b54:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b56:	2513      	movs	r5, #19
 8005b58:	197c      	adds	r4, r7, r5
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	f000 fb65 	bl	800622c <RTC_EnterInitMode>
 8005b62:	0003      	movs	r3, r0
 8005b64:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005b66:	197b      	adds	r3, r7, r5
 8005b68:	781b      	ldrb	r3, [r3, #0]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d162      	bne.n	8005c34 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d125      	bne.n	8005bc0 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	2240      	movs	r2, #64	; 0x40
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	d102      	bne.n	8005b86 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2200      	movs	r2, #0
 8005b84:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005b86:	68bb      	ldr	r3, [r7, #8]
 8005b88:	781b      	ldrb	r3, [r3, #0]
 8005b8a:	0018      	movs	r0, r3
 8005b8c:	f000 fbd4 	bl	8006338 <RTC_ByteToBcd2>
 8005b90:	0003      	movs	r3, r0
 8005b92:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	785b      	ldrb	r3, [r3, #1]
 8005b98:	0018      	movs	r0, r3
 8005b9a:	f000 fbcd 	bl	8006338 <RTC_ByteToBcd2>
 8005b9e:	0003      	movs	r3, r0
 8005ba0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005ba2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	789b      	ldrb	r3, [r3, #2]
 8005ba8:	0018      	movs	r0, r3
 8005baa:	f000 fbc5 	bl	8006338 <RTC_ByteToBcd2>
 8005bae:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bb0:	0022      	movs	r2, r4
 8005bb2:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	78db      	ldrb	r3, [r3, #3]
 8005bb8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	617b      	str	r3, [r7, #20]
 8005bbe:	e017      	b.n	8005bf0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	2240      	movs	r2, #64	; 0x40
 8005bc8:	4013      	ands	r3, r2
 8005bca:	d102      	bne.n	8005bd2 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	781b      	ldrb	r3, [r3, #0]
 8005bd6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	785b      	ldrb	r3, [r3, #1]
 8005bdc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bde:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005be4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	78db      	ldrb	r3, [r3, #3]
 8005bea:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005bec:	4313      	orrs	r3, r2
 8005bee:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	697a      	ldr	r2, [r7, #20]
 8005bf6:	491b      	ldr	r1, [pc, #108]	; (8005c64 <HAL_RTC_SetTime+0x148>)
 8005bf8:	400a      	ands	r2, r1
 8005bfa:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	699a      	ldr	r2, [r3, #24]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4918      	ldr	r1, [pc, #96]	; (8005c68 <HAL_RTC_SetTime+0x14c>)
 8005c08:	400a      	ands	r2, r1
 8005c0a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6999      	ldr	r1, [r3, #24]
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	68da      	ldr	r2, [r3, #12]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005c24:	2313      	movs	r3, #19
 8005c26:	18fc      	adds	r4, r7, r3
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	f000 fb40 	bl	80062b0 <RTC_ExitInitMode>
 8005c30:	0003      	movs	r3, r0
 8005c32:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	22ff      	movs	r2, #255	; 0xff
 8005c3a:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 8005c3c:	2313      	movs	r3, #19
 8005c3e:	18fb      	adds	r3, r7, r3
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d103      	bne.n	8005c4e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2229      	movs	r2, #41	; 0x29
 8005c4a:	2101      	movs	r1, #1
 8005c4c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2228      	movs	r2, #40	; 0x28
 8005c52:	2100      	movs	r1, #0
 8005c54:	5499      	strb	r1, [r3, r2]

  return status;
 8005c56:	2313      	movs	r3, #19
 8005c58:	18fb      	adds	r3, r7, r3
 8005c5a:	781b      	ldrb	r3, [r3, #0]
}
 8005c5c:	0018      	movs	r0, r3
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	b006      	add	sp, #24
 8005c62:	bdb0      	pop	{r4, r5, r7, pc}
 8005c64:	007f7f7f 	.word	0x007f7f7f
 8005c68:	fffbffff 	.word	0xfffbffff

08005c6c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	689a      	ldr	r2, [r3, #8]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	045b      	lsls	r3, r3, #17
 8005c8a:	0c5a      	lsrs	r2, r3, #17
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a22      	ldr	r2, [pc, #136]	; (8005d20 <HAL_RTC_GetTime+0xb4>)
 8005c98:	4013      	ands	r3, r2
 8005c9a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005c9c:	697b      	ldr	r3, [r7, #20]
 8005c9e:	0c1b      	lsrs	r3, r3, #16
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	223f      	movs	r2, #63	; 0x3f
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	68bb      	ldr	r3, [r7, #8]
 8005caa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	0a1b      	lsrs	r3, r3, #8
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	227f      	movs	r2, #127	; 0x7f
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	b2da      	uxtb	r2, r3
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	227f      	movs	r2, #127	; 0x7f
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	b2da      	uxtb	r2, r3
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	0d9b      	lsrs	r3, r3, #22
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	4013      	ands	r3, r2
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d11a      	bne.n	8005d16 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	f000 fb4f 	bl	8006388 <RTC_Bcd2ToByte>
 8005cea:	0003      	movs	r3, r0
 8005cec:	001a      	movs	r2, r3
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	785b      	ldrb	r3, [r3, #1]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f000 fb46 	bl	8006388 <RTC_Bcd2ToByte>
 8005cfc:	0003      	movs	r3, r0
 8005cfe:	001a      	movs	r2, r3
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	789b      	ldrb	r3, [r3, #2]
 8005d08:	0018      	movs	r0, r3
 8005d0a:	f000 fb3d 	bl	8006388 <RTC_Bcd2ToByte>
 8005d0e:	0003      	movs	r3, r0
 8005d10:	001a      	movs	r2, r3
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	0018      	movs	r0, r3
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	b006      	add	sp, #24
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	007f7f7f 	.word	0x007f7f7f

08005d24 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005d24:	b5b0      	push	{r4, r5, r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2228      	movs	r2, #40	; 0x28
 8005d34:	5c9b      	ldrb	r3, [r3, r2]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d101      	bne.n	8005d3e <HAL_RTC_SetDate+0x1a>
 8005d3a:	2302      	movs	r3, #2
 8005d3c:	e07e      	b.n	8005e3c <HAL_RTC_SetDate+0x118>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2228      	movs	r2, #40	; 0x28
 8005d42:	2101      	movs	r1, #1
 8005d44:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2229      	movs	r2, #41	; 0x29
 8005d4a:	2102      	movs	r1, #2
 8005d4c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10e      	bne.n	8005d72 <HAL_RTC_SetDate+0x4e>
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	785b      	ldrb	r3, [r3, #1]
 8005d58:	001a      	movs	r2, r3
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	d008      	beq.n	8005d72 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005d60:	68bb      	ldr	r3, [r7, #8]
 8005d62:	785b      	ldrb	r3, [r3, #1]
 8005d64:	2210      	movs	r2, #16
 8005d66:	4393      	bics	r3, r2
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	330a      	adds	r3, #10
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d11c      	bne.n	8005db2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	78db      	ldrb	r3, [r3, #3]
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f000 fadb 	bl	8006338 <RTC_ByteToBcd2>
 8005d82:	0003      	movs	r3, r0
 8005d84:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	785b      	ldrb	r3, [r3, #1]
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f000 fad4 	bl	8006338 <RTC_ByteToBcd2>
 8005d90:	0003      	movs	r3, r0
 8005d92:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005d94:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	789b      	ldrb	r3, [r3, #2]
 8005d9a:	0018      	movs	r0, r3
 8005d9c:	f000 facc 	bl	8006338 <RTC_ByteToBcd2>
 8005da0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005da2:	0022      	movs	r2, r4
 8005da4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005dac:	4313      	orrs	r3, r2
 8005dae:	617b      	str	r3, [r7, #20]
 8005db0:	e00e      	b.n	8005dd0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	78db      	ldrb	r3, [r3, #3]
 8005db6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	785b      	ldrb	r3, [r3, #1]
 8005dbc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005dbe:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005dc0:	68ba      	ldr	r2, [r7, #8]
 8005dc2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005dc4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	22ca      	movs	r2, #202	; 0xca
 8005dd6:	625a      	str	r2, [r3, #36]	; 0x24
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2253      	movs	r2, #83	; 0x53
 8005dde:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005de0:	2513      	movs	r5, #19
 8005de2:	197c      	adds	r4, r7, r5
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	0018      	movs	r0, r3
 8005de8:	f000 fa20 	bl	800622c <RTC_EnterInitMode>
 8005dec:	0003      	movs	r3, r0
 8005dee:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005df0:	0028      	movs	r0, r5
 8005df2:	183b      	adds	r3, r7, r0
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10c      	bne.n	8005e14 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4910      	ldr	r1, [pc, #64]	; (8005e44 <HAL_RTC_SetDate+0x120>)
 8005e02:	400a      	ands	r2, r1
 8005e04:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005e06:	183c      	adds	r4, r7, r0
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	f000 fa50 	bl	80062b0 <RTC_ExitInitMode>
 8005e10:	0003      	movs	r3, r0
 8005e12:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	22ff      	movs	r2, #255	; 0xff
 8005e1a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005e1c:	2313      	movs	r3, #19
 8005e1e:	18fb      	adds	r3, r7, r3
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d103      	bne.n	8005e2e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2229      	movs	r2, #41	; 0x29
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2228      	movs	r2, #40	; 0x28
 8005e32:	2100      	movs	r1, #0
 8005e34:	5499      	strb	r1, [r3, r2]

  return status;
 8005e36:	2313      	movs	r3, #19
 8005e38:	18fb      	adds	r3, r7, r3
 8005e3a:	781b      	ldrb	r3, [r3, #0]
}
 8005e3c:	0018      	movs	r0, r3
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	b006      	add	sp, #24
 8005e42:	bdb0      	pop	{r4, r5, r7, pc}
 8005e44:	00ffff3f 	.word	0x00ffff3f

08005e48 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b086      	sub	sp, #24
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	4a21      	ldr	r2, [pc, #132]	; (8005ee0 <HAL_RTC_GetDate+0x98>)
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	0c1b      	lsrs	r3, r3, #16
 8005e64:	b2da      	uxtb	r2, r3
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	0a1b      	lsrs	r3, r3, #8
 8005e6e:	b2db      	uxtb	r3, r3
 8005e70:	221f      	movs	r2, #31
 8005e72:	4013      	ands	r3, r2
 8005e74:	b2da      	uxtb	r2, r3
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	223f      	movs	r2, #63	; 0x3f
 8005e80:	4013      	ands	r3, r2
 8005e82:	b2da      	uxtb	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	0b5b      	lsrs	r3, r3, #13
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2207      	movs	r2, #7
 8005e90:	4013      	ands	r3, r2
 8005e92:	b2da      	uxtb	r2, r3
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d11a      	bne.n	8005ed4 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	78db      	ldrb	r3, [r3, #3]
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	f000 fa70 	bl	8006388 <RTC_Bcd2ToByte>
 8005ea8:	0003      	movs	r3, r0
 8005eaa:	001a      	movs	r2, r3
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	785b      	ldrb	r3, [r3, #1]
 8005eb4:	0018      	movs	r0, r3
 8005eb6:	f000 fa67 	bl	8006388 <RTC_Bcd2ToByte>
 8005eba:	0003      	movs	r3, r0
 8005ebc:	001a      	movs	r2, r3
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	789b      	ldrb	r3, [r3, #2]
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	f000 fa5e 	bl	8006388 <RTC_Bcd2ToByte>
 8005ecc:	0003      	movs	r3, r0
 8005ece:	001a      	movs	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005ed4:	2300      	movs	r3, #0
}
 8005ed6:	0018      	movs	r0, r3
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	b006      	add	sp, #24
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	46c0      	nop			; (mov r8, r8)
 8005ee0:	00ffff3f 	.word	0x00ffff3f

08005ee4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005ee4:	b590      	push	{r4, r7, lr}
 8005ee6:	b089      	sub	sp, #36	; 0x24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2228      	movs	r2, #40	; 0x28
 8005ef4:	5c9b      	ldrb	r3, [r3, r2]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d101      	bne.n	8005efe <HAL_RTC_SetAlarm_IT+0x1a>
 8005efa:	2302      	movs	r3, #2
 8005efc:	e127      	b.n	800614e <HAL_RTC_SetAlarm_IT+0x26a>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2228      	movs	r2, #40	; 0x28
 8005f02:	2101      	movs	r1, #1
 8005f04:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2229      	movs	r2, #41	; 0x29
 8005f0a:	2102      	movs	r1, #2
 8005f0c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d136      	bne.n	8005f82 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	2240      	movs	r2, #64	; 0x40
 8005f1c:	4013      	ands	r3, r2
 8005f1e:	d102      	bne.n	8005f26 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	2200      	movs	r2, #0
 8005f24:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005f26:	68bb      	ldr	r3, [r7, #8]
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	0018      	movs	r0, r3
 8005f2c:	f000 fa04 	bl	8006338 <RTC_ByteToBcd2>
 8005f30:	0003      	movs	r3, r0
 8005f32:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	785b      	ldrb	r3, [r3, #1]
 8005f38:	0018      	movs	r0, r3
 8005f3a:	f000 f9fd 	bl	8006338 <RTC_ByteToBcd2>
 8005f3e:	0003      	movs	r3, r0
 8005f40:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005f42:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	789b      	ldrb	r3, [r3, #2]
 8005f48:	0018      	movs	r0, r3
 8005f4a:	f000 f9f5 	bl	8006338 <RTC_ByteToBcd2>
 8005f4e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005f50:	0022      	movs	r2, r4
 8005f52:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	78db      	ldrb	r3, [r3, #3]
 8005f58:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	2220      	movs	r2, #32
 8005f62:	5c9b      	ldrb	r3, [r3, r2]
 8005f64:	0018      	movs	r0, r3
 8005f66:	f000 f9e7 	bl	8006338 <RTC_ByteToBcd2>
 8005f6a:	0003      	movs	r3, r0
 8005f6c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005f6e:	0022      	movs	r2, r4
 8005f70:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005f76:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	61fb      	str	r3, [r7, #28]
 8005f80:	e022      	b.n	8005fc8 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	699b      	ldr	r3, [r3, #24]
 8005f88:	2240      	movs	r2, #64	; 0x40
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	d102      	bne.n	8005f94 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2200      	movs	r2, #0
 8005f92:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	785b      	ldrb	r3, [r3, #1]
 8005f9e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fa0:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005fa6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	78db      	ldrb	r3, [r3, #3]
 8005fac:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005fae:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	2120      	movs	r1, #32
 8005fb4:	5c5b      	ldrb	r3, [r3, r1]
 8005fb6:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005fb8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005fbe:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	685a      	ldr	r2, [r3, #4]
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	699b      	ldr	r3, [r3, #24]
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	22ca      	movs	r2, #202	; 0xca
 8005fda:	625a      	str	r2, [r3, #36]	; 0x24
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2253      	movs	r2, #83	; 0x53
 8005fe2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fe8:	2380      	movs	r3, #128	; 0x80
 8005fea:	005b      	lsls	r3, r3, #1
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d14c      	bne.n	800608a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	699a      	ldr	r2, [r3, #24]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4957      	ldr	r1, [pc, #348]	; (8006158 <HAL_RTC_SetAlarm_IT+0x274>)
 8005ffc:	400a      	ands	r2, r1
 8005ffe:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2101      	movs	r1, #1
 800600c:	430a      	orrs	r2, r1
 800600e:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8006010:	f7fe f8ea 	bl	80041e8 <HAL_GetTick>
 8006014:	0003      	movs	r3, r0
 8006016:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006018:	e016      	b.n	8006048 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800601a:	f7fe f8e5 	bl	80041e8 <HAL_GetTick>
 800601e:	0002      	movs	r2, r0
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	1ad2      	subs	r2, r2, r3
 8006024:	23fa      	movs	r3, #250	; 0xfa
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	429a      	cmp	r2, r3
 800602a:	d90d      	bls.n	8006048 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	22ff      	movs	r2, #255	; 0xff
 8006032:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2229      	movs	r2, #41	; 0x29
 8006038:	2103      	movs	r1, #3
 800603a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2228      	movs	r2, #40	; 0x28
 8006040:	2100      	movs	r1, #0
 8006042:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e082      	b.n	800614e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	2201      	movs	r2, #1
 8006050:	4013      	ands	r3, r2
 8006052:	d0e2      	beq.n	800601a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	69fa      	ldr	r2, [r7, #28]
 800605a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	69ba      	ldr	r2, [r7, #24]
 8006062:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	699a      	ldr	r2, [r3, #24]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2180      	movs	r1, #128	; 0x80
 8006070:	0049      	lsls	r1, r1, #1
 8006072:	430a      	orrs	r2, r1
 8006074:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	699a      	ldr	r2, [r3, #24]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2180      	movs	r1, #128	; 0x80
 8006082:	0149      	lsls	r1, r1, #5
 8006084:	430a      	orrs	r2, r1
 8006086:	619a      	str	r2, [r3, #24]
 8006088:	e04b      	b.n	8006122 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	699a      	ldr	r2, [r3, #24]
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4931      	ldr	r1, [pc, #196]	; (800615c <HAL_RTC_SetAlarm_IT+0x278>)
 8006096:	400a      	ands	r2, r1
 8006098:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	2102      	movs	r1, #2
 80060a6:	430a      	orrs	r2, r1
 80060a8:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80060aa:	f7fe f89d 	bl	80041e8 <HAL_GetTick>
 80060ae:	0003      	movs	r3, r0
 80060b0:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80060b2:	e016      	b.n	80060e2 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060b4:	f7fe f898 	bl	80041e8 <HAL_GetTick>
 80060b8:	0002      	movs	r2, r0
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	1ad2      	subs	r2, r2, r3
 80060be:	23fa      	movs	r3, #250	; 0xfa
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d90d      	bls.n	80060e2 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	22ff      	movs	r2, #255	; 0xff
 80060cc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2229      	movs	r2, #41	; 0x29
 80060d2:	2103      	movs	r1, #3
 80060d4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2228      	movs	r2, #40	; 0x28
 80060da:	2100      	movs	r1, #0
 80060dc:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e035      	b.n	800614e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	2202      	movs	r2, #2
 80060ea:	4013      	ands	r3, r2
 80060ec:	d0e2      	beq.n	80060b4 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	69ba      	ldr	r2, [r7, #24]
 80060fc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	699a      	ldr	r2, [r3, #24]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	2180      	movs	r1, #128	; 0x80
 800610a:	0089      	lsls	r1, r1, #2
 800610c:	430a      	orrs	r2, r1
 800610e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	699a      	ldr	r2, [r3, #24]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2180      	movs	r1, #128	; 0x80
 800611c:	0189      	lsls	r1, r1, #6
 800611e:	430a      	orrs	r2, r1
 8006120:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006122:	4a0f      	ldr	r2, [pc, #60]	; (8006160 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006124:	2380      	movs	r3, #128	; 0x80
 8006126:	58d3      	ldr	r3, [r2, r3]
 8006128:	490d      	ldr	r1, [pc, #52]	; (8006160 <HAL_RTC_SetAlarm_IT+0x27c>)
 800612a:	2280      	movs	r2, #128	; 0x80
 800612c:	0312      	lsls	r2, r2, #12
 800612e:	4313      	orrs	r3, r2
 8006130:	2280      	movs	r2, #128	; 0x80
 8006132:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	22ff      	movs	r2, #255	; 0xff
 800613a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2229      	movs	r2, #41	; 0x29
 8006140:	2101      	movs	r1, #1
 8006142:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2228      	movs	r2, #40	; 0x28
 8006148:	2100      	movs	r1, #0
 800614a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	0018      	movs	r0, r3
 8006150:	46bd      	mov	sp, r7
 8006152:	b009      	add	sp, #36	; 0x24
 8006154:	bd90      	pop	{r4, r7, pc}
 8006156:	46c0      	nop			; (mov r8, r8)
 8006158:	fffffeff 	.word	0xfffffeff
 800615c:	fffffdff 	.word	0xfffffdff
 8006160:	40021800 	.word	0x40021800

08006164 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699a      	ldr	r2, [r3, #24]
 8006172:	2380      	movs	r3, #128	; 0x80
 8006174:	015b      	lsls	r3, r3, #5
 8006176:	4013      	ands	r3, r2
 8006178:	d011      	beq.n	800619e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006180:	2201      	movs	r2, #1
 8006182:	4013      	ands	r3, r2
 8006184:	d00b      	beq.n	800619e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2101      	movs	r1, #1
 8006192:	430a      	orrs	r2, r1
 8006194:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	0018      	movs	r0, r3
 800619a:	f7fd fbf5 	bl	8003988 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699a      	ldr	r2, [r3, #24]
 80061a4:	2380      	movs	r3, #128	; 0x80
 80061a6:	019b      	lsls	r3, r3, #6
 80061a8:	4013      	ands	r3, r2
 80061aa:	d011      	beq.n	80061d0 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061b2:	2202      	movs	r2, #2
 80061b4:	4013      	ands	r3, r2
 80061b6:	d00b      	beq.n	80061d0 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2102      	movs	r1, #2
 80061c4:	430a      	orrs	r2, r1
 80061c6:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	0018      	movs	r0, r3
 80061cc:	f000 f961 	bl	8006492 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2229      	movs	r2, #41	; 0x29
 80061d4:	2101      	movs	r1, #1
 80061d6:	5499      	strb	r1, [r3, r2]
}
 80061d8:	46c0      	nop			; (mov r8, r8)
 80061da:	46bd      	mov	sp, r7
 80061dc:	b002      	add	sp, #8
 80061de:	bd80      	pop	{r7, pc}

080061e0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a0e      	ldr	r2, [pc, #56]	; (8006228 <HAL_RTC_WaitForSynchro+0x48>)
 80061ee:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80061f0:	f7fd fffa 	bl	80041e8 <HAL_GetTick>
 80061f4:	0003      	movs	r3, r0
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80061f8:	e00a      	b.n	8006210 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80061fa:	f7fd fff5 	bl	80041e8 <HAL_GetTick>
 80061fe:	0002      	movs	r2, r0
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	1ad2      	subs	r2, r2, r3
 8006204:	23fa      	movs	r3, #250	; 0xfa
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	429a      	cmp	r2, r3
 800620a:	d901      	bls.n	8006210 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800620c:	2303      	movs	r3, #3
 800620e:	e006      	b.n	800621e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	2220      	movs	r2, #32
 8006218:	4013      	ands	r3, r2
 800621a:	d0ee      	beq.n	80061fa <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 800621c:	2300      	movs	r3, #0
}
 800621e:	0018      	movs	r0, r3
 8006220:	46bd      	mov	sp, r7
 8006222:	b004      	add	sp, #16
 8006224:	bd80      	pop	{r7, pc}
 8006226:	46c0      	nop			; (mov r8, r8)
 8006228:	0001005f 	.word	0x0001005f

0800622c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8006234:	230f      	movs	r3, #15
 8006236:	18fb      	adds	r3, r7, r3
 8006238:	2200      	movs	r2, #0
 800623a:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68db      	ldr	r3, [r3, #12]
 8006242:	2240      	movs	r2, #64	; 0x40
 8006244:	4013      	ands	r3, r2
 8006246:	d12c      	bne.n	80062a2 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68da      	ldr	r2, [r3, #12]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2180      	movs	r1, #128	; 0x80
 8006254:	430a      	orrs	r2, r1
 8006256:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006258:	f7fd ffc6 	bl	80041e8 <HAL_GetTick>
 800625c:	0003      	movs	r3, r0
 800625e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006260:	e014      	b.n	800628c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006262:	f7fd ffc1 	bl	80041e8 <HAL_GetTick>
 8006266:	0002      	movs	r2, r0
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	1ad2      	subs	r2, r2, r3
 800626c:	200f      	movs	r0, #15
 800626e:	183b      	adds	r3, r7, r0
 8006270:	1839      	adds	r1, r7, r0
 8006272:	7809      	ldrb	r1, [r1, #0]
 8006274:	7019      	strb	r1, [r3, #0]
 8006276:	23fa      	movs	r3, #250	; 0xfa
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	429a      	cmp	r2, r3
 800627c:	d906      	bls.n	800628c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800627e:	183b      	adds	r3, r7, r0
 8006280:	2203      	movs	r2, #3
 8006282:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2229      	movs	r2, #41	; 0x29
 8006288:	2103      	movs	r1, #3
 800628a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	2240      	movs	r2, #64	; 0x40
 8006294:	4013      	ands	r3, r2
 8006296:	d104      	bne.n	80062a2 <RTC_EnterInitMode+0x76>
 8006298:	230f      	movs	r3, #15
 800629a:	18fb      	adds	r3, r7, r3
 800629c:	781b      	ldrb	r3, [r3, #0]
 800629e:	2b03      	cmp	r3, #3
 80062a0:	d1df      	bne.n	8006262 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80062a2:	230f      	movs	r3, #15
 80062a4:	18fb      	adds	r3, r7, r3
 80062a6:	781b      	ldrb	r3, [r3, #0]
}
 80062a8:	0018      	movs	r0, r3
 80062aa:	46bd      	mov	sp, r7
 80062ac:	b004      	add	sp, #16
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80062b0:	b590      	push	{r4, r7, lr}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062b8:	240f      	movs	r4, #15
 80062ba:	193b      	adds	r3, r7, r4
 80062bc:	2200      	movs	r2, #0
 80062be:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80062c0:	4b1c      	ldr	r3, [pc, #112]	; (8006334 <RTC_ExitInitMode+0x84>)
 80062c2:	68da      	ldr	r2, [r3, #12]
 80062c4:	4b1b      	ldr	r3, [pc, #108]	; (8006334 <RTC_ExitInitMode+0x84>)
 80062c6:	2180      	movs	r1, #128	; 0x80
 80062c8:	438a      	bics	r2, r1
 80062ca:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80062cc:	4b19      	ldr	r3, [pc, #100]	; (8006334 <RTC_ExitInitMode+0x84>)
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	2220      	movs	r2, #32
 80062d2:	4013      	ands	r3, r2
 80062d4:	d10d      	bne.n	80062f2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	0018      	movs	r0, r3
 80062da:	f7ff ff81 	bl	80061e0 <HAL_RTC_WaitForSynchro>
 80062de:	1e03      	subs	r3, r0, #0
 80062e0:	d021      	beq.n	8006326 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2229      	movs	r2, #41	; 0x29
 80062e6:	2103      	movs	r1, #3
 80062e8:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80062ea:	193b      	adds	r3, r7, r4
 80062ec:	2203      	movs	r2, #3
 80062ee:	701a      	strb	r2, [r3, #0]
 80062f0:	e019      	b.n	8006326 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80062f2:	4b10      	ldr	r3, [pc, #64]	; (8006334 <RTC_ExitInitMode+0x84>)
 80062f4:	699a      	ldr	r2, [r3, #24]
 80062f6:	4b0f      	ldr	r3, [pc, #60]	; (8006334 <RTC_ExitInitMode+0x84>)
 80062f8:	2120      	movs	r1, #32
 80062fa:	438a      	bics	r2, r1
 80062fc:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	0018      	movs	r0, r3
 8006302:	f7ff ff6d 	bl	80061e0 <HAL_RTC_WaitForSynchro>
 8006306:	1e03      	subs	r3, r0, #0
 8006308:	d007      	beq.n	800631a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2229      	movs	r2, #41	; 0x29
 800630e:	2103      	movs	r1, #3
 8006310:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006312:	230f      	movs	r3, #15
 8006314:	18fb      	adds	r3, r7, r3
 8006316:	2203      	movs	r2, #3
 8006318:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800631a:	4b06      	ldr	r3, [pc, #24]	; (8006334 <RTC_ExitInitMode+0x84>)
 800631c:	699a      	ldr	r2, [r3, #24]
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <RTC_ExitInitMode+0x84>)
 8006320:	2120      	movs	r1, #32
 8006322:	430a      	orrs	r2, r1
 8006324:	619a      	str	r2, [r3, #24]
  }

  return status;
 8006326:	230f      	movs	r3, #15
 8006328:	18fb      	adds	r3, r7, r3
 800632a:	781b      	ldrb	r3, [r3, #0]
}
 800632c:	0018      	movs	r0, r3
 800632e:	46bd      	mov	sp, r7
 8006330:	b005      	add	sp, #20
 8006332:	bd90      	pop	{r4, r7, pc}
 8006334:	40002800 	.word	0x40002800

08006338 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	0002      	movs	r2, r0
 8006340:	1dfb      	adds	r3, r7, #7
 8006342:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006344:	2300      	movs	r3, #0
 8006346:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006348:	230b      	movs	r3, #11
 800634a:	18fb      	adds	r3, r7, r3
 800634c:	1dfa      	adds	r2, r7, #7
 800634e:	7812      	ldrb	r2, [r2, #0]
 8006350:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8006352:	e008      	b.n	8006366 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	3301      	adds	r3, #1
 8006358:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800635a:	220b      	movs	r2, #11
 800635c:	18bb      	adds	r3, r7, r2
 800635e:	18ba      	adds	r2, r7, r2
 8006360:	7812      	ldrb	r2, [r2, #0]
 8006362:	3a0a      	subs	r2, #10
 8006364:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8006366:	210b      	movs	r1, #11
 8006368:	187b      	adds	r3, r7, r1
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	2b09      	cmp	r3, #9
 800636e:	d8f1      	bhi.n	8006354 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	011b      	lsls	r3, r3, #4
 8006376:	b2da      	uxtb	r2, r3
 8006378:	187b      	adds	r3, r7, r1
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	4313      	orrs	r3, r2
 800637e:	b2db      	uxtb	r3, r3
}
 8006380:	0018      	movs	r0, r3
 8006382:	46bd      	mov	sp, r7
 8006384:	b004      	add	sp, #16
 8006386:	bd80      	pop	{r7, pc}

08006388 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b084      	sub	sp, #16
 800638c:	af00      	add	r7, sp, #0
 800638e:	0002      	movs	r2, r0
 8006390:	1dfb      	adds	r3, r7, #7
 8006392:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006394:	1dfb      	adds	r3, r7, #7
 8006396:	781b      	ldrb	r3, [r3, #0]
 8006398:	091b      	lsrs	r3, r3, #4
 800639a:	b2db      	uxtb	r3, r3
 800639c:	001a      	movs	r2, r3
 800639e:	0013      	movs	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	189b      	adds	r3, r3, r2
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	b2da      	uxtb	r2, r3
 80063ac:	1dfb      	adds	r3, r7, #7
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	210f      	movs	r1, #15
 80063b2:	400b      	ands	r3, r1
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	18d3      	adds	r3, r2, r3
 80063b8:	b2db      	uxtb	r3, r3
}
 80063ba:	0018      	movs	r0, r3
 80063bc:	46bd      	mov	sp, r7
 80063be:	b004      	add	sp, #16
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b082      	sub	sp, #8
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2228      	movs	r2, #40	; 0x28
 80063ce:	5c9b      	ldrb	r3, [r3, r2]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <HAL_RTCEx_EnableBypassShadow+0x16>
 80063d4:	2302      	movs	r3, #2
 80063d6:	e024      	b.n	8006422 <HAL_RTCEx_EnableBypassShadow+0x60>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2228      	movs	r2, #40	; 0x28
 80063dc:	2101      	movs	r1, #1
 80063de:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2229      	movs	r2, #41	; 0x29
 80063e4:	2102      	movs	r1, #2
 80063e6:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	22ca      	movs	r2, #202	; 0xca
 80063ee:	625a      	str	r2, [r3, #36]	; 0x24
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2253      	movs	r2, #83	; 0x53
 80063f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	699a      	ldr	r2, [r3, #24]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2120      	movs	r1, #32
 8006404:	430a      	orrs	r2, r1
 8006406:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	22ff      	movs	r2, #255	; 0xff
 800640e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2229      	movs	r2, #41	; 0x29
 8006414:	2101      	movs	r1, #1
 8006416:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2228      	movs	r2, #40	; 0x28
 800641c:	2100      	movs	r1, #0
 800641e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	0018      	movs	r0, r3
 8006424:	46bd      	mov	sp, r7
 8006426:	b002      	add	sp, #8
 8006428:	bd80      	pop	{r7, pc}

0800642a <HAL_RTCEx_DisableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 800642a:	b580      	push	{r7, lr}
 800642c:	b082      	sub	sp, #8
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2228      	movs	r2, #40	; 0x28
 8006436:	5c9b      	ldrb	r3, [r3, r2]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d101      	bne.n	8006440 <HAL_RTCEx_DisableBypassShadow+0x16>
 800643c:	2302      	movs	r3, #2
 800643e:	e024      	b.n	800648a <HAL_RTCEx_DisableBypassShadow+0x60>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2228      	movs	r2, #40	; 0x28
 8006444:	2101      	movs	r1, #1
 8006446:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2229      	movs	r2, #41	; 0x29
 800644c:	2102      	movs	r1, #2
 800644e:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	22ca      	movs	r2, #202	; 0xca
 8006456:	625a      	str	r2, [r3, #36]	; 0x24
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2253      	movs	r2, #83	; 0x53
 800645e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Reset the BYPSHAD bit */
  hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	699a      	ldr	r2, [r3, #24]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	21df      	movs	r1, #223	; 0xdf
 800646c:	400a      	ands	r2, r1
 800646e:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	22ff      	movs	r2, #255	; 0xff
 8006476:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2229      	movs	r2, #41	; 0x29
 800647c:	2101      	movs	r1, #1
 800647e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2228      	movs	r2, #40	; 0x28
 8006484:	2100      	movs	r1, #0
 8006486:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	0018      	movs	r0, r3
 800648c:	46bd      	mov	sp, r7
 800648e:	b002      	add	sp, #8
 8006490:	bd80      	pop	{r7, pc}

08006492 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006492:	b580      	push	{r7, lr}
 8006494:	b082      	sub	sp, #8
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800649a:	46c0      	nop			; (mov r8, r8)
 800649c:	46bd      	mov	sp, r7
 800649e:	b002      	add	sp, #8
 80064a0:	bd80      	pop	{r7, pc}
	...

080064a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d101      	bne.n	80064b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e0a8      	b.n	8006608 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d109      	bne.n	80064d2 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	2382      	movs	r3, #130	; 0x82
 80064c4:	005b      	lsls	r3, r3, #1
 80064c6:	429a      	cmp	r2, r3
 80064c8:	d009      	beq.n	80064de <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	61da      	str	r2, [r3, #28]
 80064d0:	e005      	b.n	80064de <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	225d      	movs	r2, #93	; 0x5d
 80064e8:	5c9b      	ldrb	r3, [r3, r2]
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d107      	bne.n	8006500 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	225c      	movs	r2, #92	; 0x5c
 80064f4:	2100      	movs	r1, #0
 80064f6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	0018      	movs	r0, r3
 80064fc:	f7fd fad0 	bl	8003aa0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	225d      	movs	r2, #93	; 0x5d
 8006504:	2102      	movs	r1, #2
 8006506:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2140      	movs	r1, #64	; 0x40
 8006514:	438a      	bics	r2, r1
 8006516:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	68da      	ldr	r2, [r3, #12]
 800651c:	23e0      	movs	r3, #224	; 0xe0
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	429a      	cmp	r2, r3
 8006522:	d902      	bls.n	800652a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006524:	2300      	movs	r3, #0
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	e002      	b.n	8006530 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800652a:	2380      	movs	r3, #128	; 0x80
 800652c:	015b      	lsls	r3, r3, #5
 800652e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68da      	ldr	r2, [r3, #12]
 8006534:	23f0      	movs	r3, #240	; 0xf0
 8006536:	011b      	lsls	r3, r3, #4
 8006538:	429a      	cmp	r2, r3
 800653a:	d008      	beq.n	800654e <HAL_SPI_Init+0xaa>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68da      	ldr	r2, [r3, #12]
 8006540:	23e0      	movs	r3, #224	; 0xe0
 8006542:	00db      	lsls	r3, r3, #3
 8006544:	429a      	cmp	r2, r3
 8006546:	d002      	beq.n	800654e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	2382      	movs	r3, #130	; 0x82
 8006554:	005b      	lsls	r3, r3, #1
 8006556:	401a      	ands	r2, r3
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6899      	ldr	r1, [r3, #8]
 800655c:	2384      	movs	r3, #132	; 0x84
 800655e:	021b      	lsls	r3, r3, #8
 8006560:	400b      	ands	r3, r1
 8006562:	431a      	orrs	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	2102      	movs	r1, #2
 800656a:	400b      	ands	r3, r1
 800656c:	431a      	orrs	r2, r3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	2101      	movs	r1, #1
 8006574:	400b      	ands	r3, r1
 8006576:	431a      	orrs	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6999      	ldr	r1, [r3, #24]
 800657c:	2380      	movs	r3, #128	; 0x80
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	400b      	ands	r3, r1
 8006582:	431a      	orrs	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	69db      	ldr	r3, [r3, #28]
 8006588:	2138      	movs	r1, #56	; 0x38
 800658a:	400b      	ands	r3, r1
 800658c:	431a      	orrs	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	2180      	movs	r1, #128	; 0x80
 8006594:	400b      	ands	r3, r1
 8006596:	431a      	orrs	r2, r3
 8006598:	0011      	movs	r1, r2
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800659e:	2380      	movs	r3, #128	; 0x80
 80065a0:	019b      	lsls	r3, r3, #6
 80065a2:	401a      	ands	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	430a      	orrs	r2, r1
 80065aa:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	0c1b      	lsrs	r3, r3, #16
 80065b2:	2204      	movs	r2, #4
 80065b4:	401a      	ands	r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ba:	2110      	movs	r1, #16
 80065bc:	400b      	ands	r3, r1
 80065be:	431a      	orrs	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c4:	2108      	movs	r1, #8
 80065c6:	400b      	ands	r3, r1
 80065c8:	431a      	orrs	r2, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	68d9      	ldr	r1, [r3, #12]
 80065ce:	23f0      	movs	r3, #240	; 0xf0
 80065d0:	011b      	lsls	r3, r3, #4
 80065d2:	400b      	ands	r3, r1
 80065d4:	431a      	orrs	r2, r3
 80065d6:	0011      	movs	r1, r2
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	2380      	movs	r3, #128	; 0x80
 80065dc:	015b      	lsls	r3, r3, #5
 80065de:	401a      	ands	r2, r3
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	430a      	orrs	r2, r1
 80065e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	69da      	ldr	r2, [r3, #28]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4907      	ldr	r1, [pc, #28]	; (8006610 <HAL_SPI_Init+0x16c>)
 80065f4:	400a      	ands	r2, r1
 80065f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	225d      	movs	r2, #93	; 0x5d
 8006602:	2101      	movs	r1, #1
 8006604:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006606:	2300      	movs	r3, #0
}
 8006608:	0018      	movs	r0, r3
 800660a:	46bd      	mov	sp, r7
 800660c:	b004      	add	sp, #16
 800660e:	bd80      	pop	{r7, pc}
 8006610:	fffff7ff 	.word	0xfffff7ff

08006614 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d101      	bne.n	8006626 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e04a      	b.n	80066bc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	223d      	movs	r2, #61	; 0x3d
 800662a:	5c9b      	ldrb	r3, [r3, r2]
 800662c:	b2db      	uxtb	r3, r3
 800662e:	2b00      	cmp	r3, #0
 8006630:	d107      	bne.n	8006642 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	223c      	movs	r2, #60	; 0x3c
 8006636:	2100      	movs	r1, #0
 8006638:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	0018      	movs	r0, r3
 800663e:	f7fd fa79 	bl	8003b34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	223d      	movs	r2, #61	; 0x3d
 8006646:	2102      	movs	r1, #2
 8006648:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	3304      	adds	r3, #4
 8006652:	0019      	movs	r1, r3
 8006654:	0010      	movs	r0, r2
 8006656:	f000 f9ed 	bl	8006a34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2248      	movs	r2, #72	; 0x48
 800665e:	2101      	movs	r1, #1
 8006660:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	223e      	movs	r2, #62	; 0x3e
 8006666:	2101      	movs	r1, #1
 8006668:	5499      	strb	r1, [r3, r2]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	223f      	movs	r2, #63	; 0x3f
 800666e:	2101      	movs	r1, #1
 8006670:	5499      	strb	r1, [r3, r2]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2240      	movs	r2, #64	; 0x40
 8006676:	2101      	movs	r1, #1
 8006678:	5499      	strb	r1, [r3, r2]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2241      	movs	r2, #65	; 0x41
 800667e:	2101      	movs	r1, #1
 8006680:	5499      	strb	r1, [r3, r2]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2242      	movs	r2, #66	; 0x42
 8006686:	2101      	movs	r1, #1
 8006688:	5499      	strb	r1, [r3, r2]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2243      	movs	r2, #67	; 0x43
 800668e:	2101      	movs	r1, #1
 8006690:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2244      	movs	r2, #68	; 0x44
 8006696:	2101      	movs	r1, #1
 8006698:	5499      	strb	r1, [r3, r2]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2245      	movs	r2, #69	; 0x45
 800669e:	2101      	movs	r1, #1
 80066a0:	5499      	strb	r1, [r3, r2]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2246      	movs	r2, #70	; 0x46
 80066a6:	2101      	movs	r1, #1
 80066a8:	5499      	strb	r1, [r3, r2]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2247      	movs	r2, #71	; 0x47
 80066ae:	2101      	movs	r1, #1
 80066b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	223d      	movs	r2, #61	; 0x3d
 80066b6:	2101      	movs	r1, #1
 80066b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	0018      	movs	r0, r3
 80066be:	46bd      	mov	sp, r7
 80066c0:	b002      	add	sp, #8
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	223d      	movs	r2, #61	; 0x3d
 80066d0:	5c9b      	ldrb	r3, [r3, r2]
 80066d2:	b2db      	uxtb	r3, r3
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d001      	beq.n	80066dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e047      	b.n	800676c <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	223d      	movs	r2, #61	; 0x3d
 80066e0:	2102      	movs	r1, #2
 80066e2:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68da      	ldr	r2, [r3, #12]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2101      	movs	r1, #1
 80066f0:	430a      	orrs	r2, r1
 80066f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a1e      	ldr	r2, [pc, #120]	; (8006774 <HAL_TIM_Base_Start_IT+0xb0>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d014      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x64>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	2380      	movs	r3, #128	; 0x80
 8006704:	05db      	lsls	r3, r3, #23
 8006706:	429a      	cmp	r2, r3
 8006708:	d00e      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x64>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a1a      	ldr	r2, [pc, #104]	; (8006778 <HAL_TIM_Base_Start_IT+0xb4>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d009      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x64>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a18      	ldr	r2, [pc, #96]	; (800677c <HAL_TIM_Base_Start_IT+0xb8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d004      	beq.n	8006728 <HAL_TIM_Base_Start_IT+0x64>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a17      	ldr	r2, [pc, #92]	; (8006780 <HAL_TIM_Base_Start_IT+0xbc>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d116      	bne.n	8006756 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	689b      	ldr	r3, [r3, #8]
 800672e:	4a15      	ldr	r2, [pc, #84]	; (8006784 <HAL_TIM_Base_Start_IT+0xc0>)
 8006730:	4013      	ands	r3, r2
 8006732:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2b06      	cmp	r3, #6
 8006738:	d016      	beq.n	8006768 <HAL_TIM_Base_Start_IT+0xa4>
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	2380      	movs	r3, #128	; 0x80
 800673e:	025b      	lsls	r3, r3, #9
 8006740:	429a      	cmp	r2, r3
 8006742:	d011      	beq.n	8006768 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681a      	ldr	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2101      	movs	r1, #1
 8006750:	430a      	orrs	r2, r1
 8006752:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006754:	e008      	b.n	8006768 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2101      	movs	r1, #1
 8006762:	430a      	orrs	r2, r1
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	e000      	b.n	800676a <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006768:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	0018      	movs	r0, r3
 800676e:	46bd      	mov	sp, r7
 8006770:	b004      	add	sp, #16
 8006772:	bd80      	pop	{r7, pc}
 8006774:	40012c00 	.word	0x40012c00
 8006778:	40000400 	.word	0x40000400
 800677c:	40000800 	.word	0x40000800
 8006780:	40014000 	.word	0x40014000
 8006784:	00010007 	.word	0x00010007

08006788 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68da      	ldr	r2, [r3, #12]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2101      	movs	r1, #1
 800679c:	438a      	bics	r2, r1
 800679e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6a1b      	ldr	r3, [r3, #32]
 80067a6:	4a0d      	ldr	r2, [pc, #52]	; (80067dc <HAL_TIM_Base_Stop_IT+0x54>)
 80067a8:	4013      	ands	r3, r2
 80067aa:	d10d      	bne.n	80067c8 <HAL_TIM_Base_Stop_IT+0x40>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	4a0b      	ldr	r2, [pc, #44]	; (80067e0 <HAL_TIM_Base_Stop_IT+0x58>)
 80067b4:	4013      	ands	r3, r2
 80067b6:	d107      	bne.n	80067c8 <HAL_TIM_Base_Stop_IT+0x40>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2101      	movs	r1, #1
 80067c4:	438a      	bics	r2, r1
 80067c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	223d      	movs	r2, #61	; 0x3d
 80067cc:	2101      	movs	r1, #1
 80067ce:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	0018      	movs	r0, r3
 80067d4:	46bd      	mov	sp, r7
 80067d6:	b002      	add	sp, #8
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	46c0      	nop			; (mov r8, r8)
 80067dc:	00001111 	.word	0x00001111
 80067e0:	00000444 	.word	0x00000444

080067e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b084      	sub	sp, #16
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2202      	movs	r2, #2
 8006800:	4013      	ands	r3, r2
 8006802:	d021      	beq.n	8006848 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2202      	movs	r2, #2
 8006808:	4013      	ands	r3, r2
 800680a:	d01d      	beq.n	8006848 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	2203      	movs	r2, #3
 8006812:	4252      	negs	r2, r2
 8006814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	699b      	ldr	r3, [r3, #24]
 8006822:	2203      	movs	r2, #3
 8006824:	4013      	ands	r3, r2
 8006826:	d004      	beq.n	8006832 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	0018      	movs	r0, r3
 800682c:	f000 f8ea 	bl	8006a04 <HAL_TIM_IC_CaptureCallback>
 8006830:	e007      	b.n	8006842 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	0018      	movs	r0, r3
 8006836:	f000 f8dd 	bl	80069f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	0018      	movs	r0, r3
 800683e:	f000 f8e9 	bl	8006a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	2204      	movs	r2, #4
 800684c:	4013      	ands	r3, r2
 800684e:	d022      	beq.n	8006896 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2204      	movs	r2, #4
 8006854:	4013      	ands	r3, r2
 8006856:	d01e      	beq.n	8006896 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2205      	movs	r2, #5
 800685e:	4252      	negs	r2, r2
 8006860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2202      	movs	r2, #2
 8006866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	699a      	ldr	r2, [r3, #24]
 800686e:	23c0      	movs	r3, #192	; 0xc0
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	4013      	ands	r3, r2
 8006874:	d004      	beq.n	8006880 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	0018      	movs	r0, r3
 800687a:	f000 f8c3 	bl	8006a04 <HAL_TIM_IC_CaptureCallback>
 800687e:	e007      	b.n	8006890 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	0018      	movs	r0, r3
 8006884:	f000 f8b6 	bl	80069f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	0018      	movs	r0, r3
 800688c:	f000 f8c2 	bl	8006a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	2208      	movs	r2, #8
 800689a:	4013      	ands	r3, r2
 800689c:	d021      	beq.n	80068e2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2208      	movs	r2, #8
 80068a2:	4013      	ands	r3, r2
 80068a4:	d01d      	beq.n	80068e2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2209      	movs	r2, #9
 80068ac:	4252      	negs	r2, r2
 80068ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2204      	movs	r2, #4
 80068b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	69db      	ldr	r3, [r3, #28]
 80068bc:	2203      	movs	r2, #3
 80068be:	4013      	ands	r3, r2
 80068c0:	d004      	beq.n	80068cc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	0018      	movs	r0, r3
 80068c6:	f000 f89d 	bl	8006a04 <HAL_TIM_IC_CaptureCallback>
 80068ca:	e007      	b.n	80068dc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	0018      	movs	r0, r3
 80068d0:	f000 f890 	bl	80069f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	0018      	movs	r0, r3
 80068d8:	f000 f89c 	bl	8006a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2210      	movs	r2, #16
 80068e6:	4013      	ands	r3, r2
 80068e8:	d022      	beq.n	8006930 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2210      	movs	r2, #16
 80068ee:	4013      	ands	r3, r2
 80068f0:	d01e      	beq.n	8006930 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2211      	movs	r2, #17
 80068f8:	4252      	negs	r2, r2
 80068fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2208      	movs	r2, #8
 8006900:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	69da      	ldr	r2, [r3, #28]
 8006908:	23c0      	movs	r3, #192	; 0xc0
 800690a:	009b      	lsls	r3, r3, #2
 800690c:	4013      	ands	r3, r2
 800690e:	d004      	beq.n	800691a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	0018      	movs	r0, r3
 8006914:	f000 f876 	bl	8006a04 <HAL_TIM_IC_CaptureCallback>
 8006918:	e007      	b.n	800692a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	0018      	movs	r0, r3
 800691e:	f000 f869 	bl	80069f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	0018      	movs	r0, r3
 8006926:	f000 f875 	bl	8006a14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	2201      	movs	r2, #1
 8006934:	4013      	ands	r3, r2
 8006936:	d00c      	beq.n	8006952 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2201      	movs	r2, #1
 800693c:	4013      	ands	r3, r2
 800693e:	d008      	beq.n	8006952 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2202      	movs	r2, #2
 8006946:	4252      	negs	r2, r2
 8006948:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	0018      	movs	r0, r3
 800694e:	f7fc fff9 	bl	8003944 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	2280      	movs	r2, #128	; 0x80
 8006956:	4013      	ands	r3, r2
 8006958:	d104      	bne.n	8006964 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800695a:	68ba      	ldr	r2, [r7, #8]
 800695c:	2380      	movs	r3, #128	; 0x80
 800695e:	019b      	lsls	r3, r3, #6
 8006960:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006962:	d00b      	beq.n	800697c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2280      	movs	r2, #128	; 0x80
 8006968:	4013      	ands	r3, r2
 800696a:	d007      	beq.n	800697c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a1e      	ldr	r2, [pc, #120]	; (80069ec <HAL_TIM_IRQHandler+0x208>)
 8006972:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	0018      	movs	r0, r3
 8006978:	f000 f972 	bl	8006c60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	2380      	movs	r3, #128	; 0x80
 8006980:	005b      	lsls	r3, r3, #1
 8006982:	4013      	ands	r3, r2
 8006984:	d00b      	beq.n	800699e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2280      	movs	r2, #128	; 0x80
 800698a:	4013      	ands	r3, r2
 800698c:	d007      	beq.n	800699e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a17      	ldr	r2, [pc, #92]	; (80069f0 <HAL_TIM_IRQHandler+0x20c>)
 8006994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	0018      	movs	r0, r3
 800699a:	f000 f969 	bl	8006c70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	2240      	movs	r2, #64	; 0x40
 80069a2:	4013      	ands	r3, r2
 80069a4:	d00c      	beq.n	80069c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2240      	movs	r2, #64	; 0x40
 80069aa:	4013      	ands	r3, r2
 80069ac:	d008      	beq.n	80069c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2241      	movs	r2, #65	; 0x41
 80069b4:	4252      	negs	r2, r2
 80069b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	0018      	movs	r0, r3
 80069bc:	f000 f832 	bl	8006a24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	2220      	movs	r2, #32
 80069c4:	4013      	ands	r3, r2
 80069c6:	d00c      	beq.n	80069e2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2220      	movs	r2, #32
 80069cc:	4013      	ands	r3, r2
 80069ce:	d008      	beq.n	80069e2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2221      	movs	r2, #33	; 0x21
 80069d6:	4252      	negs	r2, r2
 80069d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	0018      	movs	r0, r3
 80069de:	f000 f937 	bl	8006c50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80069e2:	46c0      	nop			; (mov r8, r8)
 80069e4:	46bd      	mov	sp, r7
 80069e6:	b004      	add	sp, #16
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	46c0      	nop			; (mov r8, r8)
 80069ec:	ffffdf7f 	.word	0xffffdf7f
 80069f0:	fffffeff 	.word	0xfffffeff

080069f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80069fc:	46c0      	nop			; (mov r8, r8)
 80069fe:	46bd      	mov	sp, r7
 8006a00:	b002      	add	sp, #8
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a0c:	46c0      	nop			; (mov r8, r8)
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	b002      	add	sp, #8
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a1c:	46c0      	nop			; (mov r8, r8)
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	b002      	add	sp, #8
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b082      	sub	sp, #8
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a2c:	46c0      	nop			; (mov r8, r8)
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	b002      	add	sp, #8
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	4a3f      	ldr	r2, [pc, #252]	; (8006b44 <TIM_Base_SetConfig+0x110>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d00c      	beq.n	8006a66 <TIM_Base_SetConfig+0x32>
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	2380      	movs	r3, #128	; 0x80
 8006a50:	05db      	lsls	r3, r3, #23
 8006a52:	429a      	cmp	r2, r3
 8006a54:	d007      	beq.n	8006a66 <TIM_Base_SetConfig+0x32>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	4a3b      	ldr	r2, [pc, #236]	; (8006b48 <TIM_Base_SetConfig+0x114>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d003      	beq.n	8006a66 <TIM_Base_SetConfig+0x32>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	4a3a      	ldr	r2, [pc, #232]	; (8006b4c <TIM_Base_SetConfig+0x118>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d108      	bne.n	8006a78 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2270      	movs	r2, #112	; 0x70
 8006a6a:	4393      	bics	r3, r2
 8006a6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	68fa      	ldr	r2, [r7, #12]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a32      	ldr	r2, [pc, #200]	; (8006b44 <TIM_Base_SetConfig+0x110>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d01c      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	2380      	movs	r3, #128	; 0x80
 8006a84:	05db      	lsls	r3, r3, #23
 8006a86:	429a      	cmp	r2, r3
 8006a88:	d017      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a2e      	ldr	r2, [pc, #184]	; (8006b48 <TIM_Base_SetConfig+0x114>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d013      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a2d      	ldr	r2, [pc, #180]	; (8006b4c <TIM_Base_SetConfig+0x118>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d00f      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a2c      	ldr	r2, [pc, #176]	; (8006b50 <TIM_Base_SetConfig+0x11c>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d00b      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a2b      	ldr	r2, [pc, #172]	; (8006b54 <TIM_Base_SetConfig+0x120>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d007      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a2a      	ldr	r2, [pc, #168]	; (8006b58 <TIM_Base_SetConfig+0x124>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d003      	beq.n	8006aba <TIM_Base_SetConfig+0x86>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a29      	ldr	r2, [pc, #164]	; (8006b5c <TIM_Base_SetConfig+0x128>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d108      	bne.n	8006acc <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4a28      	ldr	r2, [pc, #160]	; (8006b60 <TIM_Base_SetConfig+0x12c>)
 8006abe:	4013      	ands	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	2280      	movs	r2, #128	; 0x80
 8006ad0:	4393      	bics	r3, r2
 8006ad2:	001a      	movs	r2, r3
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68fa      	ldr	r2, [r7, #12]
 8006ae0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	689a      	ldr	r2, [r3, #8]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a13      	ldr	r2, [pc, #76]	; (8006b44 <TIM_Base_SetConfig+0x110>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00b      	beq.n	8006b12 <TIM_Base_SetConfig+0xde>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a15      	ldr	r2, [pc, #84]	; (8006b54 <TIM_Base_SetConfig+0x120>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d007      	beq.n	8006b12 <TIM_Base_SetConfig+0xde>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a14      	ldr	r2, [pc, #80]	; (8006b58 <TIM_Base_SetConfig+0x124>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d003      	beq.n	8006b12 <TIM_Base_SetConfig+0xde>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a13      	ldr	r2, [pc, #76]	; (8006b5c <TIM_Base_SetConfig+0x128>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d103      	bne.n	8006b1a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	691a      	ldr	r2, [r3, #16]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	691b      	ldr	r3, [r3, #16]
 8006b24:	2201      	movs	r2, #1
 8006b26:	4013      	ands	r3, r2
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d106      	bne.n	8006b3a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	691b      	ldr	r3, [r3, #16]
 8006b30:	2201      	movs	r2, #1
 8006b32:	4393      	bics	r3, r2
 8006b34:	001a      	movs	r2, r3
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	611a      	str	r2, [r3, #16]
  }
}
 8006b3a:	46c0      	nop			; (mov r8, r8)
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	b004      	add	sp, #16
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	46c0      	nop			; (mov r8, r8)
 8006b44:	40012c00 	.word	0x40012c00
 8006b48:	40000400 	.word	0x40000400
 8006b4c:	40000800 	.word	0x40000800
 8006b50:	40002000 	.word	0x40002000
 8006b54:	40014000 	.word	0x40014000
 8006b58:	40014400 	.word	0x40014400
 8006b5c:	40014800 	.word	0x40014800
 8006b60:	fffffcff 	.word	0xfffffcff

08006b64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	223c      	movs	r2, #60	; 0x3c
 8006b72:	5c9b      	ldrb	r3, [r3, r2]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d101      	bne.n	8006b7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	e05a      	b.n	8006c32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	223c      	movs	r2, #60	; 0x3c
 8006b80:	2101      	movs	r1, #1
 8006b82:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	223d      	movs	r2, #61	; 0x3d
 8006b88:	2102      	movs	r1, #2
 8006b8a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a26      	ldr	r2, [pc, #152]	; (8006c3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d108      	bne.n	8006bb8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4a25      	ldr	r2, [pc, #148]	; (8006c40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006baa:	4013      	ands	r3, r2
 8006bac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2270      	movs	r2, #112	; 0x70
 8006bbc:	4393      	bics	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a19      	ldr	r2, [pc, #100]	; (8006c3c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d014      	beq.n	8006c06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681a      	ldr	r2, [r3, #0]
 8006be0:	2380      	movs	r3, #128	; 0x80
 8006be2:	05db      	lsls	r3, r3, #23
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d00e      	beq.n	8006c06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a15      	ldr	r2, [pc, #84]	; (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d009      	beq.n	8006c06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a14      	ldr	r2, [pc, #80]	; (8006c48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d004      	beq.n	8006c06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a12      	ldr	r2, [pc, #72]	; (8006c4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d10c      	bne.n	8006c20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2280      	movs	r2, #128	; 0x80
 8006c0a:	4393      	bics	r3, r2
 8006c0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	689b      	ldr	r3, [r3, #8]
 8006c12:	68ba      	ldr	r2, [r7, #8]
 8006c14:	4313      	orrs	r3, r2
 8006c16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	223d      	movs	r2, #61	; 0x3d
 8006c24:	2101      	movs	r1, #1
 8006c26:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	223c      	movs	r2, #60	; 0x3c
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	0018      	movs	r0, r3
 8006c34:	46bd      	mov	sp, r7
 8006c36:	b004      	add	sp, #16
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	46c0      	nop			; (mov r8, r8)
 8006c3c:	40012c00 	.word	0x40012c00
 8006c40:	ff0fffff 	.word	0xff0fffff
 8006c44:	40000400 	.word	0x40000400
 8006c48:	40000800 	.word	0x40000800
 8006c4c:	40014000 	.word	0x40014000

08006c50 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c58:	46c0      	nop			; (mov r8, r8)
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	b002      	add	sp, #8
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b082      	sub	sp, #8
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c68:	46c0      	nop			; (mov r8, r8)
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	b002      	add	sp, #8
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006c78:	46c0      	nop			; (mov r8, r8)
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	b002      	add	sp, #8
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e046      	b.n	8006d20 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2288      	movs	r2, #136	; 0x88
 8006c96:	589b      	ldr	r3, [r3, r2]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d107      	bne.n	8006cac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2284      	movs	r2, #132	; 0x84
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f7fc ff6a 	bl	8003b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2288      	movs	r2, #136	; 0x88
 8006cb0:	2124      	movs	r1, #36	; 0x24
 8006cb2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	2101      	movs	r1, #1
 8006cc0:	438a      	bics	r2, r1
 8006cc2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d003      	beq.n	8006cd4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	0018      	movs	r0, r3
 8006cd0:	f000 fd4c 	bl	800776c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	0018      	movs	r0, r3
 8006cd8:	f000 f9f2 	bl	80070c0 <UART_SetConfig>
 8006cdc:	0003      	movs	r3, r0
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	d101      	bne.n	8006ce6 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e01c      	b.n	8006d20 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	490d      	ldr	r1, [pc, #52]	; (8006d28 <HAL_UART_Init+0xa8>)
 8006cf2:	400a      	ands	r2, r1
 8006cf4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	689a      	ldr	r2, [r3, #8]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	212a      	movs	r1, #42	; 0x2a
 8006d02:	438a      	bics	r2, r1
 8006d04:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	2101      	movs	r1, #1
 8006d12:	430a      	orrs	r2, r1
 8006d14:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f000 fddb 	bl	80078d4 <UART_CheckIdleState>
 8006d1e:	0003      	movs	r3, r0
}
 8006d20:	0018      	movs	r0, r3
 8006d22:	46bd      	mov	sp, r7
 8006d24:	b002      	add	sp, #8
 8006d26:	bd80      	pop	{r7, pc}
 8006d28:	ffffb7ff 	.word	0xffffb7ff

08006d2c <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e032      	b.n	8006da4 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2288      	movs	r2, #136	; 0x88
 8006d42:	2124      	movs	r1, #36	; 0x24
 8006d44:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	2101      	movs	r1, #1
 8006d52:	438a      	bics	r2, r1
 8006d54:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2200      	movs	r2, #0
 8006d64:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	0018      	movs	r0, r3
 8006d72:	f7fd f831 	bl	8003dd8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2290      	movs	r2, #144	; 0x90
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2288      	movs	r2, #136	; 0x88
 8006d82:	2100      	movs	r1, #0
 8006d84:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	228c      	movs	r2, #140	; 0x8c
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2284      	movs	r2, #132	; 0x84
 8006d9e:	2100      	movs	r1, #0
 8006da0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	0018      	movs	r0, r3
 8006da6:	46bd      	mov	sp, r7
 8006da8:	b002      	add	sp, #8
 8006daa:	bd80      	pop	{r7, pc}

08006dac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b08a      	sub	sp, #40	; 0x28
 8006db0:	af02      	add	r7, sp, #8
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	603b      	str	r3, [r7, #0]
 8006db8:	1dbb      	adds	r3, r7, #6
 8006dba:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2288      	movs	r2, #136	; 0x88
 8006dc0:	589b      	ldr	r3, [r3, r2]
 8006dc2:	2b20      	cmp	r3, #32
 8006dc4:	d000      	beq.n	8006dc8 <HAL_UART_Transmit+0x1c>
 8006dc6:	e090      	b.n	8006eea <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d003      	beq.n	8006dd6 <HAL_UART_Transmit+0x2a>
 8006dce:	1dbb      	adds	r3, r7, #6
 8006dd0:	881b      	ldrh	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d101      	bne.n	8006dda <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e088      	b.n	8006eec <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	689a      	ldr	r2, [r3, #8]
 8006dde:	2380      	movs	r3, #128	; 0x80
 8006de0:	015b      	lsls	r3, r3, #5
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d109      	bne.n	8006dfa <HAL_UART_Transmit+0x4e>
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	691b      	ldr	r3, [r3, #16]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d105      	bne.n	8006dfa <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	2201      	movs	r2, #1
 8006df2:	4013      	ands	r3, r2
 8006df4:	d001      	beq.n	8006dfa <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e078      	b.n	8006eec <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2290      	movs	r2, #144	; 0x90
 8006dfe:	2100      	movs	r1, #0
 8006e00:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2288      	movs	r2, #136	; 0x88
 8006e06:	2121      	movs	r1, #33	; 0x21
 8006e08:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e0a:	f7fd f9ed 	bl	80041e8 <HAL_GetTick>
 8006e0e:	0003      	movs	r3, r0
 8006e10:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	1dba      	adds	r2, r7, #6
 8006e16:	2154      	movs	r1, #84	; 0x54
 8006e18:	8812      	ldrh	r2, [r2, #0]
 8006e1a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	1dba      	adds	r2, r7, #6
 8006e20:	2156      	movs	r1, #86	; 0x56
 8006e22:	8812      	ldrh	r2, [r2, #0]
 8006e24:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	689a      	ldr	r2, [r3, #8]
 8006e2a:	2380      	movs	r3, #128	; 0x80
 8006e2c:	015b      	lsls	r3, r3, #5
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d108      	bne.n	8006e44 <HAL_UART_Transmit+0x98>
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d104      	bne.n	8006e44 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	61bb      	str	r3, [r7, #24]
 8006e42:	e003      	b.n	8006e4c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e4c:	e030      	b.n	8006eb0 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e4e:	697a      	ldr	r2, [r7, #20]
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	0013      	movs	r3, r2
 8006e58:	2200      	movs	r2, #0
 8006e5a:	2180      	movs	r1, #128	; 0x80
 8006e5c:	f000 fde4 	bl	8007a28 <UART_WaitOnFlagUntilTimeout>
 8006e60:	1e03      	subs	r3, r0, #0
 8006e62:	d005      	beq.n	8006e70 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2288      	movs	r2, #136	; 0x88
 8006e68:	2120      	movs	r1, #32
 8006e6a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006e6c:	2303      	movs	r3, #3
 8006e6e:	e03d      	b.n	8006eec <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d10b      	bne.n	8006e8e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	881b      	ldrh	r3, [r3, #0]
 8006e7a:	001a      	movs	r2, r3
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	05d2      	lsls	r2, r2, #23
 8006e82:	0dd2      	lsrs	r2, r2, #23
 8006e84:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006e86:	69bb      	ldr	r3, [r7, #24]
 8006e88:	3302      	adds	r3, #2
 8006e8a:	61bb      	str	r3, [r7, #24]
 8006e8c:	e007      	b.n	8006e9e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006e8e:	69fb      	ldr	r3, [r7, #28]
 8006e90:	781a      	ldrb	r2, [r3, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2256      	movs	r2, #86	; 0x56
 8006ea2:	5a9b      	ldrh	r3, [r3, r2]
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	b299      	uxth	r1, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2256      	movs	r2, #86	; 0x56
 8006eae:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2256      	movs	r2, #86	; 0x56
 8006eb4:	5a9b      	ldrh	r3, [r3, r2]
 8006eb6:	b29b      	uxth	r3, r3
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1c8      	bne.n	8006e4e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ebc:	697a      	ldr	r2, [r7, #20]
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	9300      	str	r3, [sp, #0]
 8006ec4:	0013      	movs	r3, r2
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	2140      	movs	r1, #64	; 0x40
 8006eca:	f000 fdad 	bl	8007a28 <UART_WaitOnFlagUntilTimeout>
 8006ece:	1e03      	subs	r3, r0, #0
 8006ed0:	d005      	beq.n	8006ede <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2288      	movs	r2, #136	; 0x88
 8006ed6:	2120      	movs	r1, #32
 8006ed8:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e006      	b.n	8006eec <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2288      	movs	r2, #136	; 0x88
 8006ee2:	2120      	movs	r1, #32
 8006ee4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	e000      	b.n	8006eec <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8006eea:	2302      	movs	r3, #2
  }
}
 8006eec:	0018      	movs	r0, r3
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	b008      	add	sp, #32
 8006ef2:	bd80      	pop	{r7, pc}

08006ef4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b08a      	sub	sp, #40	; 0x28
 8006ef8:	af02      	add	r7, sp, #8
 8006efa:	60f8      	str	r0, [r7, #12]
 8006efc:	60b9      	str	r1, [r7, #8]
 8006efe:	603b      	str	r3, [r7, #0]
 8006f00:	1dbb      	adds	r3, r7, #6
 8006f02:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	228c      	movs	r2, #140	; 0x8c
 8006f08:	589b      	ldr	r3, [r3, r2]
 8006f0a:	2b20      	cmp	r3, #32
 8006f0c:	d000      	beq.n	8006f10 <HAL_UART_Receive+0x1c>
 8006f0e:	e0d0      	b.n	80070b2 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d003      	beq.n	8006f1e <HAL_UART_Receive+0x2a>
 8006f16:	1dbb      	adds	r3, r7, #6
 8006f18:	881b      	ldrh	r3, [r3, #0]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e0c8      	b.n	80070b4 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689a      	ldr	r2, [r3, #8]
 8006f26:	2380      	movs	r3, #128	; 0x80
 8006f28:	015b      	lsls	r3, r3, #5
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d109      	bne.n	8006f42 <HAL_UART_Receive+0x4e>
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	691b      	ldr	r3, [r3, #16]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d105      	bne.n	8006f42 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	d001      	beq.n	8006f42 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e0b8      	b.n	80070b4 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2290      	movs	r2, #144	; 0x90
 8006f46:	2100      	movs	r1, #0
 8006f48:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	228c      	movs	r2, #140	; 0x8c
 8006f4e:	2122      	movs	r1, #34	; 0x22
 8006f50:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f58:	f7fd f946 	bl	80041e8 <HAL_GetTick>
 8006f5c:	0003      	movs	r3, r0
 8006f5e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	1dba      	adds	r2, r7, #6
 8006f64:	215c      	movs	r1, #92	; 0x5c
 8006f66:	8812      	ldrh	r2, [r2, #0]
 8006f68:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	1dba      	adds	r2, r7, #6
 8006f6e:	215e      	movs	r1, #94	; 0x5e
 8006f70:	8812      	ldrh	r2, [r2, #0]
 8006f72:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	689a      	ldr	r2, [r3, #8]
 8006f78:	2380      	movs	r3, #128	; 0x80
 8006f7a:	015b      	lsls	r3, r3, #5
 8006f7c:	429a      	cmp	r2, r3
 8006f7e:	d10d      	bne.n	8006f9c <HAL_UART_Receive+0xa8>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	691b      	ldr	r3, [r3, #16]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d104      	bne.n	8006f92 <HAL_UART_Receive+0x9e>
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2260      	movs	r2, #96	; 0x60
 8006f8c:	494b      	ldr	r1, [pc, #300]	; (80070bc <HAL_UART_Receive+0x1c8>)
 8006f8e:	5299      	strh	r1, [r3, r2]
 8006f90:	e02e      	b.n	8006ff0 <HAL_UART_Receive+0xfc>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2260      	movs	r2, #96	; 0x60
 8006f96:	21ff      	movs	r1, #255	; 0xff
 8006f98:	5299      	strh	r1, [r3, r2]
 8006f9a:	e029      	b.n	8006ff0 <HAL_UART_Receive+0xfc>
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10d      	bne.n	8006fc0 <HAL_UART_Receive+0xcc>
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d104      	bne.n	8006fb6 <HAL_UART_Receive+0xc2>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2260      	movs	r2, #96	; 0x60
 8006fb0:	21ff      	movs	r1, #255	; 0xff
 8006fb2:	5299      	strh	r1, [r3, r2]
 8006fb4:	e01c      	b.n	8006ff0 <HAL_UART_Receive+0xfc>
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2260      	movs	r2, #96	; 0x60
 8006fba:	217f      	movs	r1, #127	; 0x7f
 8006fbc:	5299      	strh	r1, [r3, r2]
 8006fbe:	e017      	b.n	8006ff0 <HAL_UART_Receive+0xfc>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	689a      	ldr	r2, [r3, #8]
 8006fc4:	2380      	movs	r3, #128	; 0x80
 8006fc6:	055b      	lsls	r3, r3, #21
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d10d      	bne.n	8006fe8 <HAL_UART_Receive+0xf4>
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	691b      	ldr	r3, [r3, #16]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d104      	bne.n	8006fde <HAL_UART_Receive+0xea>
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2260      	movs	r2, #96	; 0x60
 8006fd8:	217f      	movs	r1, #127	; 0x7f
 8006fda:	5299      	strh	r1, [r3, r2]
 8006fdc:	e008      	b.n	8006ff0 <HAL_UART_Receive+0xfc>
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2260      	movs	r2, #96	; 0x60
 8006fe2:	213f      	movs	r1, #63	; 0x3f
 8006fe4:	5299      	strh	r1, [r3, r2]
 8006fe6:	e003      	b.n	8006ff0 <HAL_UART_Receive+0xfc>
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2260      	movs	r2, #96	; 0x60
 8006fec:	2100      	movs	r1, #0
 8006fee:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8006ff0:	2312      	movs	r3, #18
 8006ff2:	18fb      	adds	r3, r7, r3
 8006ff4:	68fa      	ldr	r2, [r7, #12]
 8006ff6:	2160      	movs	r1, #96	; 0x60
 8006ff8:	5a52      	ldrh	r2, [r2, r1]
 8006ffa:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	689a      	ldr	r2, [r3, #8]
 8007000:	2380      	movs	r3, #128	; 0x80
 8007002:	015b      	lsls	r3, r3, #5
 8007004:	429a      	cmp	r2, r3
 8007006:	d108      	bne.n	800701a <HAL_UART_Receive+0x126>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	691b      	ldr	r3, [r3, #16]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d104      	bne.n	800701a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8007010:	2300      	movs	r3, #0
 8007012:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	61bb      	str	r3, [r7, #24]
 8007018:	e003      	b.n	8007022 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800701e:	2300      	movs	r3, #0
 8007020:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007022:	e03a      	b.n	800709a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007024:	697a      	ldr	r2, [r7, #20]
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	0013      	movs	r3, r2
 800702e:	2200      	movs	r2, #0
 8007030:	2120      	movs	r1, #32
 8007032:	f000 fcf9 	bl	8007a28 <UART_WaitOnFlagUntilTimeout>
 8007036:	1e03      	subs	r3, r0, #0
 8007038:	d005      	beq.n	8007046 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	228c      	movs	r2, #140	; 0x8c
 800703e:	2120      	movs	r1, #32
 8007040:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007042:	2303      	movs	r3, #3
 8007044:	e036      	b.n	80070b4 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10e      	bne.n	800706a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007052:	b29b      	uxth	r3, r3
 8007054:	2212      	movs	r2, #18
 8007056:	18ba      	adds	r2, r7, r2
 8007058:	8812      	ldrh	r2, [r2, #0]
 800705a:	4013      	ands	r3, r2
 800705c:	b29a      	uxth	r2, r3
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	3302      	adds	r3, #2
 8007066:	61bb      	str	r3, [r7, #24]
 8007068:	e00e      	b.n	8007088 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2212      	movs	r2, #18
 8007074:	18ba      	adds	r2, r7, r2
 8007076:	8812      	ldrh	r2, [r2, #0]
 8007078:	b2d2      	uxtb	r2, r2
 800707a:	4013      	ands	r3, r2
 800707c:	b2da      	uxtb	r2, r3
 800707e:	69fb      	ldr	r3, [r7, #28]
 8007080:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	3301      	adds	r3, #1
 8007086:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	225e      	movs	r2, #94	; 0x5e
 800708c:	5a9b      	ldrh	r3, [r3, r2]
 800708e:	b29b      	uxth	r3, r3
 8007090:	3b01      	subs	r3, #1
 8007092:	b299      	uxth	r1, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	225e      	movs	r2, #94	; 0x5e
 8007098:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	225e      	movs	r2, #94	; 0x5e
 800709e:	5a9b      	ldrh	r3, [r3, r2]
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1be      	bne.n	8007024 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	228c      	movs	r2, #140	; 0x8c
 80070aa:	2120      	movs	r1, #32
 80070ac:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	e000      	b.n	80070b4 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80070b2:	2302      	movs	r3, #2
  }
}
 80070b4:	0018      	movs	r0, r3
 80070b6:	46bd      	mov	sp, r7
 80070b8:	b008      	add	sp, #32
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	000001ff 	.word	0x000001ff

080070c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070c0:	b5b0      	push	{r4, r5, r7, lr}
 80070c2:	b090      	sub	sp, #64	; 0x40
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070c8:	231a      	movs	r3, #26
 80070ca:	2220      	movs	r2, #32
 80070cc:	189b      	adds	r3, r3, r2
 80070ce:	19db      	adds	r3, r3, r7
 80070d0:	2200      	movs	r2, #0
 80070d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070d6:	689a      	ldr	r2, [r3, #8]
 80070d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	431a      	orrs	r2, r3
 80070de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e0:	695b      	ldr	r3, [r3, #20]
 80070e2:	431a      	orrs	r2, r3
 80070e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e6:	69db      	ldr	r3, [r3, #28]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4ac1      	ldr	r2, [pc, #772]	; (80073f8 <UART_SetConfig+0x338>)
 80070f4:	4013      	ands	r3, r2
 80070f6:	0019      	movs	r1, r3
 80070f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070fe:	430b      	orrs	r3, r1
 8007100:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	4abc      	ldr	r2, [pc, #752]	; (80073fc <UART_SetConfig+0x33c>)
 800710a:	4013      	ands	r3, r2
 800710c:	0018      	movs	r0, r3
 800710e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007110:	68d9      	ldr	r1, [r3, #12]
 8007112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	0003      	movs	r3, r0
 8007118:	430b      	orrs	r3, r1
 800711a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800711c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4ab6      	ldr	r2, [pc, #728]	; (8007400 <UART_SetConfig+0x340>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d009      	beq.n	8007140 <UART_SetConfig+0x80>
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4ab4      	ldr	r2, [pc, #720]	; (8007404 <UART_SetConfig+0x344>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d004      	beq.n	8007140 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800713c:	4313      	orrs	r3, r2
 800713e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	4ab0      	ldr	r2, [pc, #704]	; (8007408 <UART_SetConfig+0x348>)
 8007148:	4013      	ands	r3, r2
 800714a:	0019      	movs	r1, r3
 800714c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007152:	430b      	orrs	r3, r1
 8007154:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715c:	220f      	movs	r2, #15
 800715e:	4393      	bics	r3, r2
 8007160:	0018      	movs	r0, r3
 8007162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007164:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	0003      	movs	r3, r0
 800716c:	430b      	orrs	r3, r1
 800716e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4aa5      	ldr	r2, [pc, #660]	; (800740c <UART_SetConfig+0x34c>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d131      	bne.n	80071de <UART_SetConfig+0x11e>
 800717a:	4ba5      	ldr	r3, [pc, #660]	; (8007410 <UART_SetConfig+0x350>)
 800717c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800717e:	2203      	movs	r2, #3
 8007180:	4013      	ands	r3, r2
 8007182:	2b03      	cmp	r3, #3
 8007184:	d01d      	beq.n	80071c2 <UART_SetConfig+0x102>
 8007186:	d823      	bhi.n	80071d0 <UART_SetConfig+0x110>
 8007188:	2b02      	cmp	r3, #2
 800718a:	d00c      	beq.n	80071a6 <UART_SetConfig+0xe6>
 800718c:	d820      	bhi.n	80071d0 <UART_SetConfig+0x110>
 800718e:	2b00      	cmp	r3, #0
 8007190:	d002      	beq.n	8007198 <UART_SetConfig+0xd8>
 8007192:	2b01      	cmp	r3, #1
 8007194:	d00e      	beq.n	80071b4 <UART_SetConfig+0xf4>
 8007196:	e01b      	b.n	80071d0 <UART_SetConfig+0x110>
 8007198:	231b      	movs	r3, #27
 800719a:	2220      	movs	r2, #32
 800719c:	189b      	adds	r3, r3, r2
 800719e:	19db      	adds	r3, r3, r7
 80071a0:	2200      	movs	r2, #0
 80071a2:	701a      	strb	r2, [r3, #0]
 80071a4:	e154      	b.n	8007450 <UART_SetConfig+0x390>
 80071a6:	231b      	movs	r3, #27
 80071a8:	2220      	movs	r2, #32
 80071aa:	189b      	adds	r3, r3, r2
 80071ac:	19db      	adds	r3, r3, r7
 80071ae:	2202      	movs	r2, #2
 80071b0:	701a      	strb	r2, [r3, #0]
 80071b2:	e14d      	b.n	8007450 <UART_SetConfig+0x390>
 80071b4:	231b      	movs	r3, #27
 80071b6:	2220      	movs	r2, #32
 80071b8:	189b      	adds	r3, r3, r2
 80071ba:	19db      	adds	r3, r3, r7
 80071bc:	2204      	movs	r2, #4
 80071be:	701a      	strb	r2, [r3, #0]
 80071c0:	e146      	b.n	8007450 <UART_SetConfig+0x390>
 80071c2:	231b      	movs	r3, #27
 80071c4:	2220      	movs	r2, #32
 80071c6:	189b      	adds	r3, r3, r2
 80071c8:	19db      	adds	r3, r3, r7
 80071ca:	2208      	movs	r2, #8
 80071cc:	701a      	strb	r2, [r3, #0]
 80071ce:	e13f      	b.n	8007450 <UART_SetConfig+0x390>
 80071d0:	231b      	movs	r3, #27
 80071d2:	2220      	movs	r2, #32
 80071d4:	189b      	adds	r3, r3, r2
 80071d6:	19db      	adds	r3, r3, r7
 80071d8:	2210      	movs	r2, #16
 80071da:	701a      	strb	r2, [r3, #0]
 80071dc:	e138      	b.n	8007450 <UART_SetConfig+0x390>
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	4a8c      	ldr	r2, [pc, #560]	; (8007414 <UART_SetConfig+0x354>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d131      	bne.n	800724c <UART_SetConfig+0x18c>
 80071e8:	4b89      	ldr	r3, [pc, #548]	; (8007410 <UART_SetConfig+0x350>)
 80071ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ec:	220c      	movs	r2, #12
 80071ee:	4013      	ands	r3, r2
 80071f0:	2b0c      	cmp	r3, #12
 80071f2:	d01d      	beq.n	8007230 <UART_SetConfig+0x170>
 80071f4:	d823      	bhi.n	800723e <UART_SetConfig+0x17e>
 80071f6:	2b08      	cmp	r3, #8
 80071f8:	d00c      	beq.n	8007214 <UART_SetConfig+0x154>
 80071fa:	d820      	bhi.n	800723e <UART_SetConfig+0x17e>
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <UART_SetConfig+0x146>
 8007200:	2b04      	cmp	r3, #4
 8007202:	d00e      	beq.n	8007222 <UART_SetConfig+0x162>
 8007204:	e01b      	b.n	800723e <UART_SetConfig+0x17e>
 8007206:	231b      	movs	r3, #27
 8007208:	2220      	movs	r2, #32
 800720a:	189b      	adds	r3, r3, r2
 800720c:	19db      	adds	r3, r3, r7
 800720e:	2200      	movs	r2, #0
 8007210:	701a      	strb	r2, [r3, #0]
 8007212:	e11d      	b.n	8007450 <UART_SetConfig+0x390>
 8007214:	231b      	movs	r3, #27
 8007216:	2220      	movs	r2, #32
 8007218:	189b      	adds	r3, r3, r2
 800721a:	19db      	adds	r3, r3, r7
 800721c:	2202      	movs	r2, #2
 800721e:	701a      	strb	r2, [r3, #0]
 8007220:	e116      	b.n	8007450 <UART_SetConfig+0x390>
 8007222:	231b      	movs	r3, #27
 8007224:	2220      	movs	r2, #32
 8007226:	189b      	adds	r3, r3, r2
 8007228:	19db      	adds	r3, r3, r7
 800722a:	2204      	movs	r2, #4
 800722c:	701a      	strb	r2, [r3, #0]
 800722e:	e10f      	b.n	8007450 <UART_SetConfig+0x390>
 8007230:	231b      	movs	r3, #27
 8007232:	2220      	movs	r2, #32
 8007234:	189b      	adds	r3, r3, r2
 8007236:	19db      	adds	r3, r3, r7
 8007238:	2208      	movs	r2, #8
 800723a:	701a      	strb	r2, [r3, #0]
 800723c:	e108      	b.n	8007450 <UART_SetConfig+0x390>
 800723e:	231b      	movs	r3, #27
 8007240:	2220      	movs	r2, #32
 8007242:	189b      	adds	r3, r3, r2
 8007244:	19db      	adds	r3, r3, r7
 8007246:	2210      	movs	r2, #16
 8007248:	701a      	strb	r2, [r3, #0]
 800724a:	e101      	b.n	8007450 <UART_SetConfig+0x390>
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4a71      	ldr	r2, [pc, #452]	; (8007418 <UART_SetConfig+0x358>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d131      	bne.n	80072ba <UART_SetConfig+0x1fa>
 8007256:	4b6e      	ldr	r3, [pc, #440]	; (8007410 <UART_SetConfig+0x350>)
 8007258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800725a:	2230      	movs	r2, #48	; 0x30
 800725c:	4013      	ands	r3, r2
 800725e:	2b30      	cmp	r3, #48	; 0x30
 8007260:	d01d      	beq.n	800729e <UART_SetConfig+0x1de>
 8007262:	d823      	bhi.n	80072ac <UART_SetConfig+0x1ec>
 8007264:	2b20      	cmp	r3, #32
 8007266:	d00c      	beq.n	8007282 <UART_SetConfig+0x1c2>
 8007268:	d820      	bhi.n	80072ac <UART_SetConfig+0x1ec>
 800726a:	2b00      	cmp	r3, #0
 800726c:	d002      	beq.n	8007274 <UART_SetConfig+0x1b4>
 800726e:	2b10      	cmp	r3, #16
 8007270:	d00e      	beq.n	8007290 <UART_SetConfig+0x1d0>
 8007272:	e01b      	b.n	80072ac <UART_SetConfig+0x1ec>
 8007274:	231b      	movs	r3, #27
 8007276:	2220      	movs	r2, #32
 8007278:	189b      	adds	r3, r3, r2
 800727a:	19db      	adds	r3, r3, r7
 800727c:	2200      	movs	r2, #0
 800727e:	701a      	strb	r2, [r3, #0]
 8007280:	e0e6      	b.n	8007450 <UART_SetConfig+0x390>
 8007282:	231b      	movs	r3, #27
 8007284:	2220      	movs	r2, #32
 8007286:	189b      	adds	r3, r3, r2
 8007288:	19db      	adds	r3, r3, r7
 800728a:	2202      	movs	r2, #2
 800728c:	701a      	strb	r2, [r3, #0]
 800728e:	e0df      	b.n	8007450 <UART_SetConfig+0x390>
 8007290:	231b      	movs	r3, #27
 8007292:	2220      	movs	r2, #32
 8007294:	189b      	adds	r3, r3, r2
 8007296:	19db      	adds	r3, r3, r7
 8007298:	2204      	movs	r2, #4
 800729a:	701a      	strb	r2, [r3, #0]
 800729c:	e0d8      	b.n	8007450 <UART_SetConfig+0x390>
 800729e:	231b      	movs	r3, #27
 80072a0:	2220      	movs	r2, #32
 80072a2:	189b      	adds	r3, r3, r2
 80072a4:	19db      	adds	r3, r3, r7
 80072a6:	2208      	movs	r2, #8
 80072a8:	701a      	strb	r2, [r3, #0]
 80072aa:	e0d1      	b.n	8007450 <UART_SetConfig+0x390>
 80072ac:	231b      	movs	r3, #27
 80072ae:	2220      	movs	r2, #32
 80072b0:	189b      	adds	r3, r3, r2
 80072b2:	19db      	adds	r3, r3, r7
 80072b4:	2210      	movs	r2, #16
 80072b6:	701a      	strb	r2, [r3, #0]
 80072b8:	e0ca      	b.n	8007450 <UART_SetConfig+0x390>
 80072ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a57      	ldr	r2, [pc, #348]	; (800741c <UART_SetConfig+0x35c>)
 80072c0:	4293      	cmp	r3, r2
 80072c2:	d106      	bne.n	80072d2 <UART_SetConfig+0x212>
 80072c4:	231b      	movs	r3, #27
 80072c6:	2220      	movs	r2, #32
 80072c8:	189b      	adds	r3, r3, r2
 80072ca:	19db      	adds	r3, r3, r7
 80072cc:	2200      	movs	r2, #0
 80072ce:	701a      	strb	r2, [r3, #0]
 80072d0:	e0be      	b.n	8007450 <UART_SetConfig+0x390>
 80072d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a52      	ldr	r2, [pc, #328]	; (8007420 <UART_SetConfig+0x360>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d106      	bne.n	80072ea <UART_SetConfig+0x22a>
 80072dc:	231b      	movs	r3, #27
 80072de:	2220      	movs	r2, #32
 80072e0:	189b      	adds	r3, r3, r2
 80072e2:	19db      	adds	r3, r3, r7
 80072e4:	2200      	movs	r2, #0
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e0b2      	b.n	8007450 <UART_SetConfig+0x390>
 80072ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a4d      	ldr	r2, [pc, #308]	; (8007424 <UART_SetConfig+0x364>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d106      	bne.n	8007302 <UART_SetConfig+0x242>
 80072f4:	231b      	movs	r3, #27
 80072f6:	2220      	movs	r2, #32
 80072f8:	189b      	adds	r3, r3, r2
 80072fa:	19db      	adds	r3, r3, r7
 80072fc:	2200      	movs	r2, #0
 80072fe:	701a      	strb	r2, [r3, #0]
 8007300:	e0a6      	b.n	8007450 <UART_SetConfig+0x390>
 8007302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a3e      	ldr	r2, [pc, #248]	; (8007400 <UART_SetConfig+0x340>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d13e      	bne.n	800738a <UART_SetConfig+0x2ca>
 800730c:	4b40      	ldr	r3, [pc, #256]	; (8007410 <UART_SetConfig+0x350>)
 800730e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007310:	23c0      	movs	r3, #192	; 0xc0
 8007312:	011b      	lsls	r3, r3, #4
 8007314:	4013      	ands	r3, r2
 8007316:	22c0      	movs	r2, #192	; 0xc0
 8007318:	0112      	lsls	r2, r2, #4
 800731a:	4293      	cmp	r3, r2
 800731c:	d027      	beq.n	800736e <UART_SetConfig+0x2ae>
 800731e:	22c0      	movs	r2, #192	; 0xc0
 8007320:	0112      	lsls	r2, r2, #4
 8007322:	4293      	cmp	r3, r2
 8007324:	d82a      	bhi.n	800737c <UART_SetConfig+0x2bc>
 8007326:	2280      	movs	r2, #128	; 0x80
 8007328:	0112      	lsls	r2, r2, #4
 800732a:	4293      	cmp	r3, r2
 800732c:	d011      	beq.n	8007352 <UART_SetConfig+0x292>
 800732e:	2280      	movs	r2, #128	; 0x80
 8007330:	0112      	lsls	r2, r2, #4
 8007332:	4293      	cmp	r3, r2
 8007334:	d822      	bhi.n	800737c <UART_SetConfig+0x2bc>
 8007336:	2b00      	cmp	r3, #0
 8007338:	d004      	beq.n	8007344 <UART_SetConfig+0x284>
 800733a:	2280      	movs	r2, #128	; 0x80
 800733c:	00d2      	lsls	r2, r2, #3
 800733e:	4293      	cmp	r3, r2
 8007340:	d00e      	beq.n	8007360 <UART_SetConfig+0x2a0>
 8007342:	e01b      	b.n	800737c <UART_SetConfig+0x2bc>
 8007344:	231b      	movs	r3, #27
 8007346:	2220      	movs	r2, #32
 8007348:	189b      	adds	r3, r3, r2
 800734a:	19db      	adds	r3, r3, r7
 800734c:	2200      	movs	r2, #0
 800734e:	701a      	strb	r2, [r3, #0]
 8007350:	e07e      	b.n	8007450 <UART_SetConfig+0x390>
 8007352:	231b      	movs	r3, #27
 8007354:	2220      	movs	r2, #32
 8007356:	189b      	adds	r3, r3, r2
 8007358:	19db      	adds	r3, r3, r7
 800735a:	2202      	movs	r2, #2
 800735c:	701a      	strb	r2, [r3, #0]
 800735e:	e077      	b.n	8007450 <UART_SetConfig+0x390>
 8007360:	231b      	movs	r3, #27
 8007362:	2220      	movs	r2, #32
 8007364:	189b      	adds	r3, r3, r2
 8007366:	19db      	adds	r3, r3, r7
 8007368:	2204      	movs	r2, #4
 800736a:	701a      	strb	r2, [r3, #0]
 800736c:	e070      	b.n	8007450 <UART_SetConfig+0x390>
 800736e:	231b      	movs	r3, #27
 8007370:	2220      	movs	r2, #32
 8007372:	189b      	adds	r3, r3, r2
 8007374:	19db      	adds	r3, r3, r7
 8007376:	2208      	movs	r2, #8
 8007378:	701a      	strb	r2, [r3, #0]
 800737a:	e069      	b.n	8007450 <UART_SetConfig+0x390>
 800737c:	231b      	movs	r3, #27
 800737e:	2220      	movs	r2, #32
 8007380:	189b      	adds	r3, r3, r2
 8007382:	19db      	adds	r3, r3, r7
 8007384:	2210      	movs	r2, #16
 8007386:	701a      	strb	r2, [r3, #0]
 8007388:	e062      	b.n	8007450 <UART_SetConfig+0x390>
 800738a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a1d      	ldr	r2, [pc, #116]	; (8007404 <UART_SetConfig+0x344>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d157      	bne.n	8007444 <UART_SetConfig+0x384>
 8007394:	4b1e      	ldr	r3, [pc, #120]	; (8007410 <UART_SetConfig+0x350>)
 8007396:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007398:	23c0      	movs	r3, #192	; 0xc0
 800739a:	009b      	lsls	r3, r3, #2
 800739c:	4013      	ands	r3, r2
 800739e:	22c0      	movs	r2, #192	; 0xc0
 80073a0:	0092      	lsls	r2, r2, #2
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d040      	beq.n	8007428 <UART_SetConfig+0x368>
 80073a6:	22c0      	movs	r2, #192	; 0xc0
 80073a8:	0092      	lsls	r2, r2, #2
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d843      	bhi.n	8007436 <UART_SetConfig+0x376>
 80073ae:	2280      	movs	r2, #128	; 0x80
 80073b0:	0092      	lsls	r2, r2, #2
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d011      	beq.n	80073da <UART_SetConfig+0x31a>
 80073b6:	2280      	movs	r2, #128	; 0x80
 80073b8:	0092      	lsls	r2, r2, #2
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d83b      	bhi.n	8007436 <UART_SetConfig+0x376>
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d004      	beq.n	80073cc <UART_SetConfig+0x30c>
 80073c2:	2280      	movs	r2, #128	; 0x80
 80073c4:	0052      	lsls	r2, r2, #1
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d00e      	beq.n	80073e8 <UART_SetConfig+0x328>
 80073ca:	e034      	b.n	8007436 <UART_SetConfig+0x376>
 80073cc:	231b      	movs	r3, #27
 80073ce:	2220      	movs	r2, #32
 80073d0:	189b      	adds	r3, r3, r2
 80073d2:	19db      	adds	r3, r3, r7
 80073d4:	2200      	movs	r2, #0
 80073d6:	701a      	strb	r2, [r3, #0]
 80073d8:	e03a      	b.n	8007450 <UART_SetConfig+0x390>
 80073da:	231b      	movs	r3, #27
 80073dc:	2220      	movs	r2, #32
 80073de:	189b      	adds	r3, r3, r2
 80073e0:	19db      	adds	r3, r3, r7
 80073e2:	2202      	movs	r2, #2
 80073e4:	701a      	strb	r2, [r3, #0]
 80073e6:	e033      	b.n	8007450 <UART_SetConfig+0x390>
 80073e8:	231b      	movs	r3, #27
 80073ea:	2220      	movs	r2, #32
 80073ec:	189b      	adds	r3, r3, r2
 80073ee:	19db      	adds	r3, r3, r7
 80073f0:	2204      	movs	r2, #4
 80073f2:	701a      	strb	r2, [r3, #0]
 80073f4:	e02c      	b.n	8007450 <UART_SetConfig+0x390>
 80073f6:	46c0      	nop			; (mov r8, r8)
 80073f8:	cfff69f3 	.word	0xcfff69f3
 80073fc:	ffffcfff 	.word	0xffffcfff
 8007400:	40008000 	.word	0x40008000
 8007404:	40008400 	.word	0x40008400
 8007408:	11fff4ff 	.word	0x11fff4ff
 800740c:	40013800 	.word	0x40013800
 8007410:	40021000 	.word	0x40021000
 8007414:	40004400 	.word	0x40004400
 8007418:	40004800 	.word	0x40004800
 800741c:	40004c00 	.word	0x40004c00
 8007420:	40005000 	.word	0x40005000
 8007424:	40013c00 	.word	0x40013c00
 8007428:	231b      	movs	r3, #27
 800742a:	2220      	movs	r2, #32
 800742c:	189b      	adds	r3, r3, r2
 800742e:	19db      	adds	r3, r3, r7
 8007430:	2208      	movs	r2, #8
 8007432:	701a      	strb	r2, [r3, #0]
 8007434:	e00c      	b.n	8007450 <UART_SetConfig+0x390>
 8007436:	231b      	movs	r3, #27
 8007438:	2220      	movs	r2, #32
 800743a:	189b      	adds	r3, r3, r2
 800743c:	19db      	adds	r3, r3, r7
 800743e:	2210      	movs	r2, #16
 8007440:	701a      	strb	r2, [r3, #0]
 8007442:	e005      	b.n	8007450 <UART_SetConfig+0x390>
 8007444:	231b      	movs	r3, #27
 8007446:	2220      	movs	r2, #32
 8007448:	189b      	adds	r3, r3, r2
 800744a:	19db      	adds	r3, r3, r7
 800744c:	2210      	movs	r2, #16
 800744e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4ac1      	ldr	r2, [pc, #772]	; (800775c <UART_SetConfig+0x69c>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d005      	beq.n	8007466 <UART_SetConfig+0x3a6>
 800745a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4ac0      	ldr	r2, [pc, #768]	; (8007760 <UART_SetConfig+0x6a0>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d000      	beq.n	8007466 <UART_SetConfig+0x3a6>
 8007464:	e093      	b.n	800758e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007466:	231b      	movs	r3, #27
 8007468:	2220      	movs	r2, #32
 800746a:	189b      	adds	r3, r3, r2
 800746c:	19db      	adds	r3, r3, r7
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	2b08      	cmp	r3, #8
 8007472:	d015      	beq.n	80074a0 <UART_SetConfig+0x3e0>
 8007474:	dc18      	bgt.n	80074a8 <UART_SetConfig+0x3e8>
 8007476:	2b04      	cmp	r3, #4
 8007478:	d00d      	beq.n	8007496 <UART_SetConfig+0x3d6>
 800747a:	dc15      	bgt.n	80074a8 <UART_SetConfig+0x3e8>
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <UART_SetConfig+0x3c6>
 8007480:	2b02      	cmp	r3, #2
 8007482:	d005      	beq.n	8007490 <UART_SetConfig+0x3d0>
 8007484:	e010      	b.n	80074a8 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007486:	f7fe f855 	bl	8005534 <HAL_RCC_GetPCLK1Freq>
 800748a:	0003      	movs	r3, r0
 800748c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800748e:	e014      	b.n	80074ba <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007490:	4bb4      	ldr	r3, [pc, #720]	; (8007764 <UART_SetConfig+0x6a4>)
 8007492:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007494:	e011      	b.n	80074ba <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007496:	f7fd ffc1 	bl	800541c <HAL_RCC_GetSysClockFreq>
 800749a:	0003      	movs	r3, r0
 800749c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800749e:	e00c      	b.n	80074ba <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074a0:	2380      	movs	r3, #128	; 0x80
 80074a2:	021b      	lsls	r3, r3, #8
 80074a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80074a6:	e008      	b.n	80074ba <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80074a8:	2300      	movs	r3, #0
 80074aa:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80074ac:	231a      	movs	r3, #26
 80074ae:	2220      	movs	r2, #32
 80074b0:	189b      	adds	r3, r3, r2
 80074b2:	19db      	adds	r3, r3, r7
 80074b4:	2201      	movs	r2, #1
 80074b6:	701a      	strb	r2, [r3, #0]
        break;
 80074b8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d100      	bne.n	80074c2 <UART_SetConfig+0x402>
 80074c0:	e135      	b.n	800772e <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80074c6:	4ba8      	ldr	r3, [pc, #672]	; (8007768 <UART_SetConfig+0x6a8>)
 80074c8:	0052      	lsls	r2, r2, #1
 80074ca:	5ad3      	ldrh	r3, [r2, r3]
 80074cc:	0019      	movs	r1, r3
 80074ce:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80074d0:	f7f8 fe34 	bl	800013c <__udivsi3>
 80074d4:	0003      	movs	r3, r0
 80074d6:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074da:	685a      	ldr	r2, [r3, #4]
 80074dc:	0013      	movs	r3, r2
 80074de:	005b      	lsls	r3, r3, #1
 80074e0:	189b      	adds	r3, r3, r2
 80074e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d305      	bcc.n	80074f4 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80074e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d906      	bls.n	8007502 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 80074f4:	231a      	movs	r3, #26
 80074f6:	2220      	movs	r2, #32
 80074f8:	189b      	adds	r3, r3, r2
 80074fa:	19db      	adds	r3, r3, r7
 80074fc:	2201      	movs	r2, #1
 80074fe:	701a      	strb	r2, [r3, #0]
 8007500:	e044      	b.n	800758c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007504:	61bb      	str	r3, [r7, #24]
 8007506:	2300      	movs	r3, #0
 8007508:	61fb      	str	r3, [r7, #28]
 800750a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800750e:	4b96      	ldr	r3, [pc, #600]	; (8007768 <UART_SetConfig+0x6a8>)
 8007510:	0052      	lsls	r2, r2, #1
 8007512:	5ad3      	ldrh	r3, [r2, r3]
 8007514:	613b      	str	r3, [r7, #16]
 8007516:	2300      	movs	r3, #0
 8007518:	617b      	str	r3, [r7, #20]
 800751a:	693a      	ldr	r2, [r7, #16]
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	69b8      	ldr	r0, [r7, #24]
 8007520:	69f9      	ldr	r1, [r7, #28]
 8007522:	f7f8 ffbf 	bl	80004a4 <__aeabi_uldivmod>
 8007526:	0002      	movs	r2, r0
 8007528:	000b      	movs	r3, r1
 800752a:	0e11      	lsrs	r1, r2, #24
 800752c:	021d      	lsls	r5, r3, #8
 800752e:	430d      	orrs	r5, r1
 8007530:	0214      	lsls	r4, r2, #8
 8007532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	085b      	lsrs	r3, r3, #1
 8007538:	60bb      	str	r3, [r7, #8]
 800753a:	2300      	movs	r3, #0
 800753c:	60fb      	str	r3, [r7, #12]
 800753e:	68b8      	ldr	r0, [r7, #8]
 8007540:	68f9      	ldr	r1, [r7, #12]
 8007542:	1900      	adds	r0, r0, r4
 8007544:	4169      	adcs	r1, r5
 8007546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	2300      	movs	r3, #0
 800754e:	607b      	str	r3, [r7, #4]
 8007550:	683a      	ldr	r2, [r7, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f7f8 ffa6 	bl	80004a4 <__aeabi_uldivmod>
 8007558:	0002      	movs	r2, r0
 800755a:	000b      	movs	r3, r1
 800755c:	0013      	movs	r3, r2
 800755e:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007560:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007562:	23c0      	movs	r3, #192	; 0xc0
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	429a      	cmp	r2, r3
 8007568:	d309      	bcc.n	800757e <UART_SetConfig+0x4be>
 800756a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800756c:	2380      	movs	r3, #128	; 0x80
 800756e:	035b      	lsls	r3, r3, #13
 8007570:	429a      	cmp	r2, r3
 8007572:	d204      	bcs.n	800757e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800757a:	60da      	str	r2, [r3, #12]
 800757c:	e006      	b.n	800758c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800757e:	231a      	movs	r3, #26
 8007580:	2220      	movs	r2, #32
 8007582:	189b      	adds	r3, r3, r2
 8007584:	19db      	adds	r3, r3, r7
 8007586:	2201      	movs	r2, #1
 8007588:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800758a:	e0d0      	b.n	800772e <UART_SetConfig+0x66e>
 800758c:	e0cf      	b.n	800772e <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800758e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007590:	69da      	ldr	r2, [r3, #28]
 8007592:	2380      	movs	r3, #128	; 0x80
 8007594:	021b      	lsls	r3, r3, #8
 8007596:	429a      	cmp	r2, r3
 8007598:	d000      	beq.n	800759c <UART_SetConfig+0x4dc>
 800759a:	e070      	b.n	800767e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800759c:	231b      	movs	r3, #27
 800759e:	2220      	movs	r2, #32
 80075a0:	189b      	adds	r3, r3, r2
 80075a2:	19db      	adds	r3, r3, r7
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	2b08      	cmp	r3, #8
 80075a8:	d015      	beq.n	80075d6 <UART_SetConfig+0x516>
 80075aa:	dc18      	bgt.n	80075de <UART_SetConfig+0x51e>
 80075ac:	2b04      	cmp	r3, #4
 80075ae:	d00d      	beq.n	80075cc <UART_SetConfig+0x50c>
 80075b0:	dc15      	bgt.n	80075de <UART_SetConfig+0x51e>
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d002      	beq.n	80075bc <UART_SetConfig+0x4fc>
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	d005      	beq.n	80075c6 <UART_SetConfig+0x506>
 80075ba:	e010      	b.n	80075de <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075bc:	f7fd ffba 	bl	8005534 <HAL_RCC_GetPCLK1Freq>
 80075c0:	0003      	movs	r3, r0
 80075c2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075c4:	e014      	b.n	80075f0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075c6:	4b67      	ldr	r3, [pc, #412]	; (8007764 <UART_SetConfig+0x6a4>)
 80075c8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075ca:	e011      	b.n	80075f0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075cc:	f7fd ff26 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80075d0:	0003      	movs	r3, r0
 80075d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075d4:	e00c      	b.n	80075f0 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075d6:	2380      	movs	r3, #128	; 0x80
 80075d8:	021b      	lsls	r3, r3, #8
 80075da:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80075dc:	e008      	b.n	80075f0 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 80075de:	2300      	movs	r3, #0
 80075e0:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80075e2:	231a      	movs	r3, #26
 80075e4:	2220      	movs	r2, #32
 80075e6:	189b      	adds	r3, r3, r2
 80075e8:	19db      	adds	r3, r3, r7
 80075ea:	2201      	movs	r2, #1
 80075ec:	701a      	strb	r2, [r3, #0]
        break;
 80075ee:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80075f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d100      	bne.n	80075f8 <UART_SetConfig+0x538>
 80075f6:	e09a      	b.n	800772e <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80075f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075fc:	4b5a      	ldr	r3, [pc, #360]	; (8007768 <UART_SetConfig+0x6a8>)
 80075fe:	0052      	lsls	r2, r2, #1
 8007600:	5ad3      	ldrh	r3, [r2, r3]
 8007602:	0019      	movs	r1, r3
 8007604:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007606:	f7f8 fd99 	bl	800013c <__udivsi3>
 800760a:	0003      	movs	r3, r0
 800760c:	005a      	lsls	r2, r3, #1
 800760e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	085b      	lsrs	r3, r3, #1
 8007614:	18d2      	adds	r2, r2, r3
 8007616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	0019      	movs	r1, r3
 800761c:	0010      	movs	r0, r2
 800761e:	f7f8 fd8d 	bl	800013c <__udivsi3>
 8007622:	0003      	movs	r3, r0
 8007624:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007626:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007628:	2b0f      	cmp	r3, #15
 800762a:	d921      	bls.n	8007670 <UART_SetConfig+0x5b0>
 800762c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800762e:	2380      	movs	r3, #128	; 0x80
 8007630:	025b      	lsls	r3, r3, #9
 8007632:	429a      	cmp	r2, r3
 8007634:	d21c      	bcs.n	8007670 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007638:	b29a      	uxth	r2, r3
 800763a:	200e      	movs	r0, #14
 800763c:	2420      	movs	r4, #32
 800763e:	1903      	adds	r3, r0, r4
 8007640:	19db      	adds	r3, r3, r7
 8007642:	210f      	movs	r1, #15
 8007644:	438a      	bics	r2, r1
 8007646:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764a:	085b      	lsrs	r3, r3, #1
 800764c:	b29b      	uxth	r3, r3
 800764e:	2207      	movs	r2, #7
 8007650:	4013      	ands	r3, r2
 8007652:	b299      	uxth	r1, r3
 8007654:	1903      	adds	r3, r0, r4
 8007656:	19db      	adds	r3, r3, r7
 8007658:	1902      	adds	r2, r0, r4
 800765a:	19d2      	adds	r2, r2, r7
 800765c:	8812      	ldrh	r2, [r2, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	1902      	adds	r2, r0, r4
 8007668:	19d2      	adds	r2, r2, r7
 800766a:	8812      	ldrh	r2, [r2, #0]
 800766c:	60da      	str	r2, [r3, #12]
 800766e:	e05e      	b.n	800772e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007670:	231a      	movs	r3, #26
 8007672:	2220      	movs	r2, #32
 8007674:	189b      	adds	r3, r3, r2
 8007676:	19db      	adds	r3, r3, r7
 8007678:	2201      	movs	r2, #1
 800767a:	701a      	strb	r2, [r3, #0]
 800767c:	e057      	b.n	800772e <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800767e:	231b      	movs	r3, #27
 8007680:	2220      	movs	r2, #32
 8007682:	189b      	adds	r3, r3, r2
 8007684:	19db      	adds	r3, r3, r7
 8007686:	781b      	ldrb	r3, [r3, #0]
 8007688:	2b08      	cmp	r3, #8
 800768a:	d015      	beq.n	80076b8 <UART_SetConfig+0x5f8>
 800768c:	dc18      	bgt.n	80076c0 <UART_SetConfig+0x600>
 800768e:	2b04      	cmp	r3, #4
 8007690:	d00d      	beq.n	80076ae <UART_SetConfig+0x5ee>
 8007692:	dc15      	bgt.n	80076c0 <UART_SetConfig+0x600>
 8007694:	2b00      	cmp	r3, #0
 8007696:	d002      	beq.n	800769e <UART_SetConfig+0x5de>
 8007698:	2b02      	cmp	r3, #2
 800769a:	d005      	beq.n	80076a8 <UART_SetConfig+0x5e8>
 800769c:	e010      	b.n	80076c0 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800769e:	f7fd ff49 	bl	8005534 <HAL_RCC_GetPCLK1Freq>
 80076a2:	0003      	movs	r3, r0
 80076a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076a6:	e014      	b.n	80076d2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076a8:	4b2e      	ldr	r3, [pc, #184]	; (8007764 <UART_SetConfig+0x6a4>)
 80076aa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076ac:	e011      	b.n	80076d2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076ae:	f7fd feb5 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80076b2:	0003      	movs	r3, r0
 80076b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076b6:	e00c      	b.n	80076d2 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076b8:	2380      	movs	r3, #128	; 0x80
 80076ba:	021b      	lsls	r3, r3, #8
 80076bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80076be:	e008      	b.n	80076d2 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80076c0:	2300      	movs	r3, #0
 80076c2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80076c4:	231a      	movs	r3, #26
 80076c6:	2220      	movs	r2, #32
 80076c8:	189b      	adds	r3, r3, r2
 80076ca:	19db      	adds	r3, r3, r7
 80076cc:	2201      	movs	r2, #1
 80076ce:	701a      	strb	r2, [r3, #0]
        break;
 80076d0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80076d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d02a      	beq.n	800772e <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076dc:	4b22      	ldr	r3, [pc, #136]	; (8007768 <UART_SetConfig+0x6a8>)
 80076de:	0052      	lsls	r2, r2, #1
 80076e0:	5ad3      	ldrh	r3, [r2, r3]
 80076e2:	0019      	movs	r1, r3
 80076e4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80076e6:	f7f8 fd29 	bl	800013c <__udivsi3>
 80076ea:	0003      	movs	r3, r0
 80076ec:	001a      	movs	r2, r3
 80076ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	085b      	lsrs	r3, r3, #1
 80076f4:	18d2      	adds	r2, r2, r3
 80076f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	0019      	movs	r1, r3
 80076fc:	0010      	movs	r0, r2
 80076fe:	f7f8 fd1d 	bl	800013c <__udivsi3>
 8007702:	0003      	movs	r3, r0
 8007704:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007706:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007708:	2b0f      	cmp	r3, #15
 800770a:	d90a      	bls.n	8007722 <UART_SetConfig+0x662>
 800770c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800770e:	2380      	movs	r3, #128	; 0x80
 8007710:	025b      	lsls	r3, r3, #9
 8007712:	429a      	cmp	r2, r3
 8007714:	d205      	bcs.n	8007722 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007718:	b29a      	uxth	r2, r3
 800771a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	60da      	str	r2, [r3, #12]
 8007720:	e005      	b.n	800772e <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8007722:	231a      	movs	r3, #26
 8007724:	2220      	movs	r2, #32
 8007726:	189b      	adds	r3, r3, r2
 8007728:	19db      	adds	r3, r3, r7
 800772a:	2201      	movs	r2, #1
 800772c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800772e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007730:	226a      	movs	r2, #106	; 0x6a
 8007732:	2101      	movs	r1, #1
 8007734:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007738:	2268      	movs	r2, #104	; 0x68
 800773a:	2101      	movs	r1, #1
 800773c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800773e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007740:	2200      	movs	r2, #0
 8007742:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007746:	2200      	movs	r2, #0
 8007748:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800774a:	231a      	movs	r3, #26
 800774c:	2220      	movs	r2, #32
 800774e:	189b      	adds	r3, r3, r2
 8007750:	19db      	adds	r3, r3, r7
 8007752:	781b      	ldrb	r3, [r3, #0]
}
 8007754:	0018      	movs	r0, r3
 8007756:	46bd      	mov	sp, r7
 8007758:	b010      	add	sp, #64	; 0x40
 800775a:	bdb0      	pop	{r4, r5, r7, pc}
 800775c:	40008000 	.word	0x40008000
 8007760:	40008400 	.word	0x40008400
 8007764:	00f42400 	.word	0x00f42400
 8007768:	08014844 	.word	0x08014844

0800776c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b082      	sub	sp, #8
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007778:	2208      	movs	r2, #8
 800777a:	4013      	ands	r3, r2
 800777c:	d00b      	beq.n	8007796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	4a4a      	ldr	r2, [pc, #296]	; (80078b0 <UART_AdvFeatureConfig+0x144>)
 8007786:	4013      	ands	r3, r2
 8007788:	0019      	movs	r1, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	430a      	orrs	r2, r1
 8007794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800779a:	2201      	movs	r2, #1
 800779c:	4013      	ands	r3, r2
 800779e:	d00b      	beq.n	80077b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	4a43      	ldr	r2, [pc, #268]	; (80078b4 <UART_AdvFeatureConfig+0x148>)
 80077a8:	4013      	ands	r3, r2
 80077aa:	0019      	movs	r1, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	430a      	orrs	r2, r1
 80077b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077bc:	2202      	movs	r2, #2
 80077be:	4013      	ands	r3, r2
 80077c0:	d00b      	beq.n	80077da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	4a3b      	ldr	r2, [pc, #236]	; (80078b8 <UART_AdvFeatureConfig+0x14c>)
 80077ca:	4013      	ands	r3, r2
 80077cc:	0019      	movs	r1, r3
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	430a      	orrs	r2, r1
 80077d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077de:	2204      	movs	r2, #4
 80077e0:	4013      	ands	r3, r2
 80077e2:	d00b      	beq.n	80077fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	4a34      	ldr	r2, [pc, #208]	; (80078bc <UART_AdvFeatureConfig+0x150>)
 80077ec:	4013      	ands	r3, r2
 80077ee:	0019      	movs	r1, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	430a      	orrs	r2, r1
 80077fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007800:	2210      	movs	r2, #16
 8007802:	4013      	ands	r3, r2
 8007804:	d00b      	beq.n	800781e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	4a2c      	ldr	r2, [pc, #176]	; (80078c0 <UART_AdvFeatureConfig+0x154>)
 800780e:	4013      	ands	r3, r2
 8007810:	0019      	movs	r1, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	430a      	orrs	r2, r1
 800781c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007822:	2220      	movs	r2, #32
 8007824:	4013      	ands	r3, r2
 8007826:	d00b      	beq.n	8007840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	4a25      	ldr	r2, [pc, #148]	; (80078c4 <UART_AdvFeatureConfig+0x158>)
 8007830:	4013      	ands	r3, r2
 8007832:	0019      	movs	r1, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	430a      	orrs	r2, r1
 800783e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007844:	2240      	movs	r2, #64	; 0x40
 8007846:	4013      	ands	r3, r2
 8007848:	d01d      	beq.n	8007886 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	4a1d      	ldr	r2, [pc, #116]	; (80078c8 <UART_AdvFeatureConfig+0x15c>)
 8007852:	4013      	ands	r3, r2
 8007854:	0019      	movs	r1, r3
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	430a      	orrs	r2, r1
 8007860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007866:	2380      	movs	r3, #128	; 0x80
 8007868:	035b      	lsls	r3, r3, #13
 800786a:	429a      	cmp	r2, r3
 800786c:	d10b      	bne.n	8007886 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	4a15      	ldr	r2, [pc, #84]	; (80078cc <UART_AdvFeatureConfig+0x160>)
 8007876:	4013      	ands	r3, r2
 8007878:	0019      	movs	r1, r3
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	430a      	orrs	r2, r1
 8007884:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800788a:	2280      	movs	r2, #128	; 0x80
 800788c:	4013      	ands	r3, r2
 800788e:	d00b      	beq.n	80078a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	4a0e      	ldr	r2, [pc, #56]	; (80078d0 <UART_AdvFeatureConfig+0x164>)
 8007898:	4013      	ands	r3, r2
 800789a:	0019      	movs	r1, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	430a      	orrs	r2, r1
 80078a6:	605a      	str	r2, [r3, #4]
  }
}
 80078a8:	46c0      	nop			; (mov r8, r8)
 80078aa:	46bd      	mov	sp, r7
 80078ac:	b002      	add	sp, #8
 80078ae:	bd80      	pop	{r7, pc}
 80078b0:	ffff7fff 	.word	0xffff7fff
 80078b4:	fffdffff 	.word	0xfffdffff
 80078b8:	fffeffff 	.word	0xfffeffff
 80078bc:	fffbffff 	.word	0xfffbffff
 80078c0:	ffffefff 	.word	0xffffefff
 80078c4:	ffffdfff 	.word	0xffffdfff
 80078c8:	ffefffff 	.word	0xffefffff
 80078cc:	ff9fffff 	.word	0xff9fffff
 80078d0:	fff7ffff 	.word	0xfff7ffff

080078d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b092      	sub	sp, #72	; 0x48
 80078d8:	af02      	add	r7, sp, #8
 80078da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2290      	movs	r2, #144	; 0x90
 80078e0:	2100      	movs	r1, #0
 80078e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80078e4:	f7fc fc80 	bl	80041e8 <HAL_GetTick>
 80078e8:	0003      	movs	r3, r0
 80078ea:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	2208      	movs	r2, #8
 80078f4:	4013      	ands	r3, r2
 80078f6:	2b08      	cmp	r3, #8
 80078f8:	d12d      	bne.n	8007956 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80078fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078fc:	2280      	movs	r2, #128	; 0x80
 80078fe:	0391      	lsls	r1, r2, #14
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	4a47      	ldr	r2, [pc, #284]	; (8007a20 <UART_CheckIdleState+0x14c>)
 8007904:	9200      	str	r2, [sp, #0]
 8007906:	2200      	movs	r2, #0
 8007908:	f000 f88e 	bl	8007a28 <UART_WaitOnFlagUntilTimeout>
 800790c:	1e03      	subs	r3, r0, #0
 800790e:	d022      	beq.n	8007956 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007910:	f3ef 8310 	mrs	r3, PRIMASK
 8007914:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007918:	63bb      	str	r3, [r7, #56]	; 0x38
 800791a:	2301      	movs	r3, #1
 800791c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800791e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007920:	f383 8810 	msr	PRIMASK, r3
}
 8007924:	46c0      	nop			; (mov r8, r8)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2180      	movs	r1, #128	; 0x80
 8007932:	438a      	bics	r2, r1
 8007934:	601a      	str	r2, [r3, #0]
 8007936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007938:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800793a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800793c:	f383 8810 	msr	PRIMASK, r3
}
 8007940:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2288      	movs	r2, #136	; 0x88
 8007946:	2120      	movs	r1, #32
 8007948:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2284      	movs	r2, #132	; 0x84
 800794e:	2100      	movs	r1, #0
 8007950:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e060      	b.n	8007a18 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2204      	movs	r2, #4
 800795e:	4013      	ands	r3, r2
 8007960:	2b04      	cmp	r3, #4
 8007962:	d146      	bne.n	80079f2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007966:	2280      	movs	r2, #128	; 0x80
 8007968:	03d1      	lsls	r1, r2, #15
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	4a2c      	ldr	r2, [pc, #176]	; (8007a20 <UART_CheckIdleState+0x14c>)
 800796e:	9200      	str	r2, [sp, #0]
 8007970:	2200      	movs	r2, #0
 8007972:	f000 f859 	bl	8007a28 <UART_WaitOnFlagUntilTimeout>
 8007976:	1e03      	subs	r3, r0, #0
 8007978:	d03b      	beq.n	80079f2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800797a:	f3ef 8310 	mrs	r3, PRIMASK
 800797e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007980:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007982:	637b      	str	r3, [r7, #52]	; 0x34
 8007984:	2301      	movs	r3, #1
 8007986:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	f383 8810 	msr	PRIMASK, r3
}
 800798e:	46c0      	nop			; (mov r8, r8)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4922      	ldr	r1, [pc, #136]	; (8007a24 <UART_CheckIdleState+0x150>)
 800799c:	400a      	ands	r2, r1
 800799e:	601a      	str	r2, [r3, #0]
 80079a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	f383 8810 	msr	PRIMASK, r3
}
 80079aa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079ac:	f3ef 8310 	mrs	r3, PRIMASK
 80079b0:	61bb      	str	r3, [r7, #24]
  return(result);
 80079b2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079b4:	633b      	str	r3, [r7, #48]	; 0x30
 80079b6:	2301      	movs	r3, #1
 80079b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079ba:	69fb      	ldr	r3, [r7, #28]
 80079bc:	f383 8810 	msr	PRIMASK, r3
}
 80079c0:	46c0      	nop			; (mov r8, r8)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	689a      	ldr	r2, [r3, #8]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2101      	movs	r1, #1
 80079ce:	438a      	bics	r2, r1
 80079d0:	609a      	str	r2, [r3, #8]
 80079d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079d4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	f383 8810 	msr	PRIMASK, r3
}
 80079dc:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	228c      	movs	r2, #140	; 0x8c
 80079e2:	2120      	movs	r1, #32
 80079e4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2284      	movs	r2, #132	; 0x84
 80079ea:	2100      	movs	r1, #0
 80079ec:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079ee:	2303      	movs	r3, #3
 80079f0:	e012      	b.n	8007a18 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	2288      	movs	r2, #136	; 0x88
 80079f6:	2120      	movs	r1, #32
 80079f8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	228c      	movs	r2, #140	; 0x8c
 80079fe:	2120      	movs	r1, #32
 8007a00:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2284      	movs	r2, #132	; 0x84
 8007a12:	2100      	movs	r1, #0
 8007a14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	0018      	movs	r0, r3
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	b010      	add	sp, #64	; 0x40
 8007a1e:	bd80      	pop	{r7, pc}
 8007a20:	01ffffff 	.word	0x01ffffff
 8007a24:	fffffedf 	.word	0xfffffedf

08007a28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b084      	sub	sp, #16
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	603b      	str	r3, [r7, #0]
 8007a34:	1dfb      	adds	r3, r7, #7
 8007a36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a38:	e051      	b.n	8007ade <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a3a:	69bb      	ldr	r3, [r7, #24]
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	d04e      	beq.n	8007ade <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a40:	f7fc fbd2 	bl	80041e8 <HAL_GetTick>
 8007a44:	0002      	movs	r2, r0
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	1ad3      	subs	r3, r2, r3
 8007a4a:	69ba      	ldr	r2, [r7, #24]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d302      	bcc.n	8007a56 <UART_WaitOnFlagUntilTimeout+0x2e>
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d101      	bne.n	8007a5a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007a56:	2303      	movs	r3, #3
 8007a58:	e051      	b.n	8007afe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	2204      	movs	r2, #4
 8007a62:	4013      	ands	r3, r2
 8007a64:	d03b      	beq.n	8007ade <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a66:	68bb      	ldr	r3, [r7, #8]
 8007a68:	2b80      	cmp	r3, #128	; 0x80
 8007a6a:	d038      	beq.n	8007ade <UART_WaitOnFlagUntilTimeout+0xb6>
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	2b40      	cmp	r3, #64	; 0x40
 8007a70:	d035      	beq.n	8007ade <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	69db      	ldr	r3, [r3, #28]
 8007a78:	2208      	movs	r2, #8
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	2b08      	cmp	r3, #8
 8007a7e:	d111      	bne.n	8007aa4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2208      	movs	r2, #8
 8007a86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	0018      	movs	r0, r3
 8007a8c:	f000 f83c 	bl	8007b08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2290      	movs	r2, #144	; 0x90
 8007a94:	2108      	movs	r1, #8
 8007a96:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2284      	movs	r2, #132	; 0x84
 8007a9c:	2100      	movs	r1, #0
 8007a9e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e02c      	b.n	8007afe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	69da      	ldr	r2, [r3, #28]
 8007aaa:	2380      	movs	r3, #128	; 0x80
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	401a      	ands	r2, r3
 8007ab0:	2380      	movs	r3, #128	; 0x80
 8007ab2:	011b      	lsls	r3, r3, #4
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d112      	bne.n	8007ade <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2280      	movs	r2, #128	; 0x80
 8007abe:	0112      	lsls	r2, r2, #4
 8007ac0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	0018      	movs	r0, r3
 8007ac6:	f000 f81f 	bl	8007b08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2290      	movs	r2, #144	; 0x90
 8007ace:	2120      	movs	r1, #32
 8007ad0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2284      	movs	r2, #132	; 0x84
 8007ad6:	2100      	movs	r1, #0
 8007ad8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e00f      	b.n	8007afe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	69db      	ldr	r3, [r3, #28]
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	1ad3      	subs	r3, r2, r3
 8007aec:	425a      	negs	r2, r3
 8007aee:	4153      	adcs	r3, r2
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	001a      	movs	r2, r3
 8007af4:	1dfb      	adds	r3, r7, #7
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d09e      	beq.n	8007a3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007afc:	2300      	movs	r3, #0
}
 8007afe:	0018      	movs	r0, r3
 8007b00:	46bd      	mov	sp, r7
 8007b02:	b004      	add	sp, #16
 8007b04:	bd80      	pop	{r7, pc}
	...

08007b08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b08e      	sub	sp, #56	; 0x38
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b10:	f3ef 8310 	mrs	r3, PRIMASK
 8007b14:	617b      	str	r3, [r7, #20]
  return(result);
 8007b16:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b18:	637b      	str	r3, [r7, #52]	; 0x34
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	f383 8810 	msr	PRIMASK, r3
}
 8007b24:	46c0      	nop			; (mov r8, r8)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4926      	ldr	r1, [pc, #152]	; (8007bcc <UART_EndRxTransfer+0xc4>)
 8007b32:	400a      	ands	r2, r1
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	f383 8810 	msr	PRIMASK, r3
}
 8007b40:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b42:	f3ef 8310 	mrs	r3, PRIMASK
 8007b46:	623b      	str	r3, [r7, #32]
  return(result);
 8007b48:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b4a:	633b      	str	r3, [r7, #48]	; 0x30
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b52:	f383 8810 	msr	PRIMASK, r3
}
 8007b56:	46c0      	nop			; (mov r8, r8)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	689a      	ldr	r2, [r3, #8]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	491b      	ldr	r1, [pc, #108]	; (8007bd0 <UART_EndRxTransfer+0xc8>)
 8007b64:	400a      	ands	r2, r1
 8007b66:	609a      	str	r2, [r3, #8]
 8007b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b6e:	f383 8810 	msr	PRIMASK, r3
}
 8007b72:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b78:	2b01      	cmp	r3, #1
 8007b7a:	d118      	bne.n	8007bae <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b7c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b80:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b82:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b86:	2301      	movs	r3, #1
 8007b88:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f383 8810 	msr	PRIMASK, r3
}
 8007b90:	46c0      	nop			; (mov r8, r8)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2110      	movs	r1, #16
 8007b9e:	438a      	bics	r2, r1
 8007ba0:	601a      	str	r2, [r3, #0]
 8007ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ba4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f383 8810 	msr	PRIMASK, r3
}
 8007bac:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	228c      	movs	r2, #140	; 0x8c
 8007bb2:	2120      	movs	r1, #32
 8007bb4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007bc2:	46c0      	nop			; (mov r8, r8)
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	b00e      	add	sp, #56	; 0x38
 8007bc8:	bd80      	pop	{r7, pc}
 8007bca:	46c0      	nop			; (mov r8, r8)
 8007bcc:	fffffedf 	.word	0xfffffedf
 8007bd0:	effffffe 	.word	0xeffffffe

08007bd4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b084      	sub	sp, #16
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2284      	movs	r2, #132	; 0x84
 8007be0:	5c9b      	ldrb	r3, [r3, r2]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d101      	bne.n	8007bea <HAL_UARTEx_DisableFifoMode+0x16>
 8007be6:	2302      	movs	r3, #2
 8007be8:	e027      	b.n	8007c3a <HAL_UARTEx_DisableFifoMode+0x66>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2284      	movs	r2, #132	; 0x84
 8007bee:	2101      	movs	r1, #1
 8007bf0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2288      	movs	r2, #136	; 0x88
 8007bf6:	2124      	movs	r1, #36	; 0x24
 8007bf8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	681a      	ldr	r2, [r3, #0]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	438a      	bics	r2, r1
 8007c10:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	4a0b      	ldr	r2, [pc, #44]	; (8007c44 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007c16:	4013      	ands	r3, r2
 8007c18:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2288      	movs	r2, #136	; 0x88
 8007c2c:	2120      	movs	r1, #32
 8007c2e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2284      	movs	r2, #132	; 0x84
 8007c34:	2100      	movs	r1, #0
 8007c36:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	0018      	movs	r0, r3
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	b004      	add	sp, #16
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	46c0      	nop			; (mov r8, r8)
 8007c44:	dfffffff 	.word	0xdfffffff

08007c48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2284      	movs	r2, #132	; 0x84
 8007c56:	5c9b      	ldrb	r3, [r3, r2]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d101      	bne.n	8007c60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	e02e      	b.n	8007cbe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2284      	movs	r2, #132	; 0x84
 8007c64:	2101      	movs	r1, #1
 8007c66:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2288      	movs	r2, #136	; 0x88
 8007c6c:	2124      	movs	r1, #36	; 0x24
 8007c6e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	2101      	movs	r1, #1
 8007c84:	438a      	bics	r2, r1
 8007c86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	00db      	lsls	r3, r3, #3
 8007c90:	08d9      	lsrs	r1, r3, #3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	683a      	ldr	r2, [r7, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	0018      	movs	r0, r3
 8007ca0:	f000 f854 	bl	8007d4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2288      	movs	r2, #136	; 0x88
 8007cb0:	2120      	movs	r1, #32
 8007cb2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2284      	movs	r2, #132	; 0x84
 8007cb8:	2100      	movs	r1, #0
 8007cba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007cbc:	2300      	movs	r3, #0
}
 8007cbe:	0018      	movs	r0, r3
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	b004      	add	sp, #16
 8007cc4:	bd80      	pop	{r7, pc}
	...

08007cc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2284      	movs	r2, #132	; 0x84
 8007cd6:	5c9b      	ldrb	r3, [r3, r2]
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d101      	bne.n	8007ce0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007cdc:	2302      	movs	r3, #2
 8007cde:	e02f      	b.n	8007d40 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2284      	movs	r2, #132	; 0x84
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2288      	movs	r2, #136	; 0x88
 8007cec:	2124      	movs	r1, #36	; 0x24
 8007cee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2101      	movs	r1, #1
 8007d04:	438a      	bics	r2, r1
 8007d06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	4a0e      	ldr	r2, [pc, #56]	; (8007d48 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007d10:	4013      	ands	r3, r2
 8007d12:	0019      	movs	r1, r3
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	683a      	ldr	r2, [r7, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	0018      	movs	r0, r3
 8007d22:	f000 f813 	bl	8007d4c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2288      	movs	r2, #136	; 0x88
 8007d32:	2120      	movs	r1, #32
 8007d34:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2284      	movs	r2, #132	; 0x84
 8007d3a:	2100      	movs	r1, #0
 8007d3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d3e:	2300      	movs	r3, #0
}
 8007d40:	0018      	movs	r0, r3
 8007d42:	46bd      	mov	sp, r7
 8007d44:	b004      	add	sp, #16
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	f1ffffff 	.word	0xf1ffffff

08007d4c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d108      	bne.n	8007d6e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	226a      	movs	r2, #106	; 0x6a
 8007d60:	2101      	movs	r1, #1
 8007d62:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2268      	movs	r2, #104	; 0x68
 8007d68:	2101      	movs	r1, #1
 8007d6a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d6c:	e043      	b.n	8007df6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d6e:	260f      	movs	r6, #15
 8007d70:	19bb      	adds	r3, r7, r6
 8007d72:	2208      	movs	r2, #8
 8007d74:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d76:	200e      	movs	r0, #14
 8007d78:	183b      	adds	r3, r7, r0
 8007d7a:	2208      	movs	r2, #8
 8007d7c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	0e5b      	lsrs	r3, r3, #25
 8007d86:	b2da      	uxtb	r2, r3
 8007d88:	240d      	movs	r4, #13
 8007d8a:	193b      	adds	r3, r7, r4
 8007d8c:	2107      	movs	r1, #7
 8007d8e:	400a      	ands	r2, r1
 8007d90:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	0f5b      	lsrs	r3, r3, #29
 8007d9a:	b2da      	uxtb	r2, r3
 8007d9c:	250c      	movs	r5, #12
 8007d9e:	197b      	adds	r3, r7, r5
 8007da0:	2107      	movs	r1, #7
 8007da2:	400a      	ands	r2, r1
 8007da4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007da6:	183b      	adds	r3, r7, r0
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	197a      	adds	r2, r7, r5
 8007dac:	7812      	ldrb	r2, [r2, #0]
 8007dae:	4914      	ldr	r1, [pc, #80]	; (8007e00 <UARTEx_SetNbDataToProcess+0xb4>)
 8007db0:	5c8a      	ldrb	r2, [r1, r2]
 8007db2:	435a      	muls	r2, r3
 8007db4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007db6:	197b      	adds	r3, r7, r5
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	4a12      	ldr	r2, [pc, #72]	; (8007e04 <UARTEx_SetNbDataToProcess+0xb8>)
 8007dbc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007dbe:	0019      	movs	r1, r3
 8007dc0:	f7f8 fa46 	bl	8000250 <__divsi3>
 8007dc4:	0003      	movs	r3, r0
 8007dc6:	b299      	uxth	r1, r3
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	226a      	movs	r2, #106	; 0x6a
 8007dcc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007dce:	19bb      	adds	r3, r7, r6
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	193a      	adds	r2, r7, r4
 8007dd4:	7812      	ldrb	r2, [r2, #0]
 8007dd6:	490a      	ldr	r1, [pc, #40]	; (8007e00 <UARTEx_SetNbDataToProcess+0xb4>)
 8007dd8:	5c8a      	ldrb	r2, [r1, r2]
 8007dda:	435a      	muls	r2, r3
 8007ddc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8007dde:	193b      	adds	r3, r7, r4
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	4a08      	ldr	r2, [pc, #32]	; (8007e04 <UARTEx_SetNbDataToProcess+0xb8>)
 8007de4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007de6:	0019      	movs	r1, r3
 8007de8:	f7f8 fa32 	bl	8000250 <__divsi3>
 8007dec:	0003      	movs	r3, r0
 8007dee:	b299      	uxth	r1, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2268      	movs	r2, #104	; 0x68
 8007df4:	5299      	strh	r1, [r3, r2]
}
 8007df6:	46c0      	nop			; (mov r8, r8)
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	b005      	add	sp, #20
 8007dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007dfe:	46c0      	nop			; (mov r8, r8)
 8007e00:	0801485c 	.word	0x0801485c
 8007e04:	08014864 	.word	0x08014864

08007e08 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 8007e08:	b5b0      	push	{r4, r5, r7, lr}
 8007e0a:	b0e4      	sub	sp, #400	; 0x190
 8007e0c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007e0e:	24c8      	movs	r4, #200	; 0xc8
 8007e10:	193b      	adds	r3, r7, r4
 8007e12:	0018      	movs	r0, r3
 8007e14:	23c6      	movs	r3, #198	; 0xc6
 8007e16:	001a      	movs	r2, r3
 8007e18:	2100      	movs	r1, #0
 8007e1a:	f004 f9cd 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8007e1e:	4b13      	ldr	r3, [pc, #76]	; (8007e6c <astronode_send_cfg_sr+0x64>)
 8007e20:	25c8      	movs	r5, #200	; 0xc8
 8007e22:	006d      	lsls	r5, r5, #1
 8007e24:	195b      	adds	r3, r3, r5
 8007e26:	19db      	adds	r3, r3, r7
 8007e28:	0018      	movs	r0, r3
 8007e2a:	23c6      	movs	r3, #198	; 0xc6
 8007e2c:	001a      	movs	r2, r3
 8007e2e:	2100      	movs	r1, #0
 8007e30:	f004 f9c2 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007e34:	193b      	adds	r3, r7, r4
 8007e36:	2210      	movs	r2, #16
 8007e38:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 8007e3a:	003a      	movs	r2, r7
 8007e3c:	193b      	adds	r3, r7, r4
 8007e3e:	0011      	movs	r1, r2
 8007e40:	0018      	movs	r0, r3
 8007e42:	f001 fa87 	bl	8009354 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007e46:	4b09      	ldr	r3, [pc, #36]	; (8007e6c <astronode_send_cfg_sr+0x64>)
 8007e48:	195b      	adds	r3, r3, r5
 8007e4a:	19db      	adds	r3, r3, r7
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	2b90      	cmp	r3, #144	; 0x90
 8007e50:	d104      	bne.n	8007e5c <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8007e52:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <astronode_send_cfg_sr+0x68>)
 8007e54:	0018      	movs	r0, r3
 8007e56:	f7fb f90f 	bl	8003078 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 8007e5a:	e003      	b.n	8007e64 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 8007e5c:	4b05      	ldr	r3, [pc, #20]	; (8007e74 <astronode_send_cfg_sr+0x6c>)
 8007e5e:	0018      	movs	r0, r3
 8007e60:	f7fb f90a 	bl	8003078 <send_debug_logs>
}
 8007e64:	46c0      	nop			; (mov r8, r8)
 8007e66:	46bd      	mov	sp, r7
 8007e68:	b064      	add	sp, #400	; 0x190
 8007e6a:	bdb0      	pop	{r4, r5, r7, pc}
 8007e6c:	fffffe70 	.word	0xfffffe70
 8007e70:	08013280 	.word	0x08013280
 8007e74:	080132b4 	.word	0x080132b4

08007e78 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e7a:	b0e7      	sub	sp, #412	; 0x19c
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	0005      	movs	r5, r0
 8007e80:	000c      	movs	r4, r1
 8007e82:	0010      	movs	r0, r2
 8007e84:	0019      	movs	r1, r3
 8007e86:	4b4b      	ldr	r3, [pc, #300]	; (8007fb4 <astronode_send_cfg_wr+0x13c>)
 8007e88:	26cc      	movs	r6, #204	; 0xcc
 8007e8a:	0076      	lsls	r6, r6, #1
 8007e8c:	199b      	adds	r3, r3, r6
 8007e8e:	19db      	adds	r3, r3, r7
 8007e90:	1c2a      	adds	r2, r5, #0
 8007e92:	701a      	strb	r2, [r3, #0]
 8007e94:	4b48      	ldr	r3, [pc, #288]	; (8007fb8 <astronode_send_cfg_wr+0x140>)
 8007e96:	0035      	movs	r5, r6
 8007e98:	195b      	adds	r3, r3, r5
 8007e9a:	19db      	adds	r3, r3, r7
 8007e9c:	1c22      	adds	r2, r4, #0
 8007e9e:	701a      	strb	r2, [r3, #0]
 8007ea0:	4b46      	ldr	r3, [pc, #280]	; (8007fbc <astronode_send_cfg_wr+0x144>)
 8007ea2:	002c      	movs	r4, r5
 8007ea4:	191b      	adds	r3, r3, r4
 8007ea6:	19db      	adds	r3, r3, r7
 8007ea8:	1c02      	adds	r2, r0, #0
 8007eaa:	701a      	strb	r2, [r3, #0]
 8007eac:	4b44      	ldr	r3, [pc, #272]	; (8007fc0 <astronode_send_cfg_wr+0x148>)
 8007eae:	191b      	adds	r3, r3, r4
 8007eb0:	19db      	adds	r3, r3, r7
 8007eb2:	1c0a      	adds	r2, r1, #0
 8007eb4:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007eb6:	25d0      	movs	r5, #208	; 0xd0
 8007eb8:	197b      	adds	r3, r7, r5
 8007eba:	0018      	movs	r0, r3
 8007ebc:	23c6      	movs	r3, #198	; 0xc6
 8007ebe:	001a      	movs	r2, r3
 8007ec0:	2100      	movs	r1, #0
 8007ec2:	f004 f979 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8007ec6:	4b3f      	ldr	r3, [pc, #252]	; (8007fc4 <astronode_send_cfg_wr+0x14c>)
 8007ec8:	191b      	adds	r3, r3, r4
 8007eca:	19db      	adds	r3, r3, r7
 8007ecc:	0018      	movs	r0, r3
 8007ece:	23c6      	movs	r3, #198	; 0xc6
 8007ed0:	001a      	movs	r2, r3
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	f004 f970 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 8007ed8:	0029      	movs	r1, r5
 8007eda:	187b      	adds	r3, r7, r1
 8007edc:	2205      	movs	r2, #5
 8007ede:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 8007ee0:	4b34      	ldr	r3, [pc, #208]	; (8007fb4 <astronode_send_cfg_wr+0x13c>)
 8007ee2:	191b      	adds	r3, r3, r4
 8007ee4:	19db      	adds	r3, r3, r7
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	569a      	ldrsb	r2, [r3, r2]
 8007eea:	4b33      	ldr	r3, [pc, #204]	; (8007fb8 <astronode_send_cfg_wr+0x140>)
 8007eec:	191b      	adds	r3, r3, r4
 8007eee:	19db      	adds	r3, r3, r7
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	005b      	lsls	r3, r3, #1
 8007ef4:	b25b      	sxtb	r3, r3
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 8007efa:	4b30      	ldr	r3, [pc, #192]	; (8007fbc <astronode_send_cfg_wr+0x144>)
 8007efc:	191b      	adds	r3, r3, r4
 8007efe:	19db      	adds	r3, r3, r7
 8007f00:	781b      	ldrb	r3, [r3, #0]
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	b25b      	sxtb	r3, r3
 8007f06:	4313      	orrs	r3, r2
 8007f08:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 8007f0a:	4b2d      	ldr	r3, [pc, #180]	; (8007fc0 <astronode_send_cfg_wr+0x148>)
 8007f0c:	191b      	adds	r3, r3, r4
 8007f0e:	19db      	adds	r3, r3, r7
 8007f10:	781b      	ldrb	r3, [r3, #0]
 8007f12:	00db      	lsls	r3, r3, #3
 8007f14:	b25b      	sxtb	r3, r3
 8007f16:	4313      	orrs	r3, r2
 8007f18:	b25b      	sxtb	r3, r3
 8007f1a:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 8007f1c:	187b      	adds	r3, r7, r1
 8007f1e:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007f20:	23d4      	movs	r3, #212	; 0xd4
 8007f22:	005b      	lsls	r3, r3, #1
 8007f24:	2508      	movs	r5, #8
 8007f26:	195b      	adds	r3, r3, r5
 8007f28:	19db      	adds	r3, r3, r7
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	569a      	ldrsb	r2, [r3, r2]
 8007f2e:	23d6      	movs	r3, #214	; 0xd6
 8007f30:	005b      	lsls	r3, r3, #1
 8007f32:	195b      	adds	r3, r3, r5
 8007f34:	19db      	adds	r3, r3, r7
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	005b      	lsls	r3, r3, #1
 8007f3a:	b25b      	sxtb	r3, r3
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007f40:	23d8      	movs	r3, #216	; 0xd8
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	195b      	adds	r3, r3, r5
 8007f46:	19db      	adds	r3, r3, r7
 8007f48:	781b      	ldrb	r3, [r3, #0]
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	b25b      	sxtb	r3, r3
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007f52:	23da      	movs	r3, #218	; 0xda
 8007f54:	005b      	lsls	r3, r3, #1
 8007f56:	195b      	adds	r3, r3, r5
 8007f58:	19db      	adds	r3, r3, r7
 8007f5a:	781b      	ldrb	r3, [r3, #0]
 8007f5c:	00db      	lsls	r3, r3, #3
 8007f5e:	b25b      	sxtb	r3, r3
 8007f60:	4313      	orrs	r3, r2
 8007f62:	b25b      	sxtb	r3, r3
 8007f64:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007f66:	187b      	adds	r3, r7, r1
 8007f68:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 8007f6a:	0008      	movs	r0, r1
 8007f6c:	187b      	adds	r3, r7, r1
 8007f6e:	22c4      	movs	r2, #196	; 0xc4
 8007f70:	2103      	movs	r1, #3
 8007f72:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007f74:	002b      	movs	r3, r5
 8007f76:	18fa      	adds	r2, r7, r3
 8007f78:	183b      	adds	r3, r7, r0
 8007f7a:	0011      	movs	r1, r2
 8007f7c:	0018      	movs	r0, r3
 8007f7e:	f001 f9e9 	bl	8009354 <astronode_transport_send_receive>
 8007f82:	0003      	movs	r3, r0
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d10f      	bne.n	8007fa8 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007f88:	4b0e      	ldr	r3, [pc, #56]	; (8007fc4 <astronode_send_cfg_wr+0x14c>)
 8007f8a:	191b      	adds	r3, r3, r4
 8007f8c:	19db      	adds	r3, r3, r7
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	2b85      	cmp	r3, #133	; 0x85
 8007f92:	d105      	bne.n	8007fa0 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007f94:	4b0c      	ldr	r3, [pc, #48]	; (8007fc8 <astronode_send_cfg_wr+0x150>)
 8007f96:	0018      	movs	r0, r3
 8007f98:	f7fb f86e 	bl	8003078 <send_debug_logs>
            return true ;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e004      	b.n	8007faa <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007fa0:	4b0a      	ldr	r3, [pc, #40]	; (8007fcc <astronode_send_cfg_wr+0x154>)
 8007fa2:	0018      	movs	r0, r3
 8007fa4:	f7fb f868 	bl	8003078 <send_debug_logs>
        }
    }
    return false ;
 8007fa8:	2300      	movs	r3, #0
}
 8007faa:	0018      	movs	r0, r3
 8007fac:	46bd      	mov	sp, r7
 8007fae:	b067      	add	sp, #412	; 0x19c
 8007fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fb2:	46c0      	nop			; (mov r8, r8)
 8007fb4:	fffffe6f 	.word	0xfffffe6f
 8007fb8:	fffffe6e 	.word	0xfffffe6e
 8007fbc:	fffffe6d 	.word	0xfffffe6d
 8007fc0:	fffffe6c 	.word	0xfffffe6c
 8007fc4:	fffffe70 	.word	0xfffffe70
 8007fc8:	080132e8 	.word	0x080132e8
 8007fcc:	08013314 	.word	0x08013314

08007fd0 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 8007fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fd2:	b0ed      	sub	sp, #436	; 0x1b4
 8007fd4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007fd6:	21c8      	movs	r1, #200	; 0xc8
 8007fd8:	2318      	movs	r3, #24
 8007fda:	18cb      	adds	r3, r1, r3
 8007fdc:	19db      	adds	r3, r3, r7
 8007fde:	0018      	movs	r0, r3
 8007fe0:	23c6      	movs	r3, #198	; 0xc6
 8007fe2:	001a      	movs	r2, r3
 8007fe4:	2100      	movs	r1, #0
 8007fe6:	f004 f8e7 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8007fea:	4b4a      	ldr	r3, [pc, #296]	; (8008114 <astronode_send_mgi_rr+0x144>)
 8007fec:	26cc      	movs	r6, #204	; 0xcc
 8007fee:	0076      	lsls	r6, r6, #1
 8007ff0:	199b      	adds	r3, r3, r6
 8007ff2:	2218      	movs	r2, #24
 8007ff4:	4694      	mov	ip, r2
 8007ff6:	44bc      	add	ip, r7
 8007ff8:	4463      	add	r3, ip
 8007ffa:	0018      	movs	r0, r3
 8007ffc:	23c6      	movs	r3, #198	; 0xc6
 8007ffe:	001a      	movs	r2, r3
 8008000:	2100      	movs	r1, #0
 8008002:	f004 f8d9 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 8008006:	21c8      	movs	r1, #200	; 0xc8
 8008008:	2318      	movs	r3, #24
 800800a:	18cb      	adds	r3, r1, r3
 800800c:	19db      	adds	r3, r3, r7
 800800e:	2219      	movs	r2, #25
 8008010:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008012:	2318      	movs	r3, #24
 8008014:	18fa      	adds	r2, r7, r3
 8008016:	2318      	movs	r3, #24
 8008018:	18cb      	adds	r3, r1, r3
 800801a:	19db      	adds	r3, r3, r7
 800801c:	0011      	movs	r1, r2
 800801e:	0018      	movs	r0, r3
 8008020:	f001 f998 	bl	8009354 <astronode_transport_send_receive>
 8008024:	0003      	movs	r3, r0
 8008026:	2b01      	cmp	r3, #1
 8008028:	d16f      	bne.n	800810a <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 800802a:	4b3a      	ldr	r3, [pc, #232]	; (8008114 <astronode_send_mgi_rr+0x144>)
 800802c:	0032      	movs	r2, r6
 800802e:	189b      	adds	r3, r3, r2
 8008030:	2118      	movs	r1, #24
 8008032:	468c      	mov	ip, r1
 8008034:	44bc      	add	ip, r7
 8008036:	4463      	add	r3, ip
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	2b99      	cmp	r3, #153	; 0x99
 800803c:	d161      	bne.n	8008102 <astronode_send_mgi_rr+0x132>
        {
 800803e:	466b      	mov	r3, sp
 8008040:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8008042:	4b34      	ldr	r3, [pc, #208]	; (8008114 <astronode_send_mgi_rr+0x144>)
 8008044:	189b      	adds	r3, r3, r2
 8008046:	2218      	movs	r2, #24
 8008048:	4694      	mov	ip, r2
 800804a:	44bc      	add	ip, r7
 800804c:	4463      	add	r3, ip
 800804e:	22c4      	movs	r2, #196	; 0xc4
 8008050:	5a9b      	ldrh	r3, [r3, r2]
 8008052:	001a      	movs	r2, r3
 8008054:	3a01      	subs	r2, #1
 8008056:	21ca      	movs	r1, #202	; 0xca
 8008058:	0049      	lsls	r1, r1, #1
 800805a:	2018      	movs	r0, #24
 800805c:	1809      	adds	r1, r1, r0
 800805e:	19c9      	adds	r1, r1, r7
 8008060:	600a      	str	r2, [r1, #0]
 8008062:	001c      	movs	r4, r3
 8008064:	2200      	movs	r2, #0
 8008066:	0015      	movs	r5, r2
 8008068:	0020      	movs	r0, r4
 800806a:	0029      	movs	r1, r5
 800806c:	0004      	movs	r4, r0
 800806e:	0f62      	lsrs	r2, r4, #29
 8008070:	000c      	movs	r4, r1
 8008072:	00e4      	lsls	r4, r4, #3
 8008074:	617c      	str	r4, [r7, #20]
 8008076:	697c      	ldr	r4, [r7, #20]
 8008078:	4314      	orrs	r4, r2
 800807a:	617c      	str	r4, [r7, #20]
 800807c:	0001      	movs	r1, r0
 800807e:	00c9      	lsls	r1, r1, #3
 8008080:	6139      	str	r1, [r7, #16]
 8008082:	603b      	str	r3, [r7, #0]
 8008084:	2200      	movs	r2, #0
 8008086:	607a      	str	r2, [r7, #4]
 8008088:	6838      	ldr	r0, [r7, #0]
 800808a:	6879      	ldr	r1, [r7, #4]
 800808c:	0004      	movs	r4, r0
 800808e:	0f62      	lsrs	r2, r4, #29
 8008090:	000c      	movs	r4, r1
 8008092:	00e4      	lsls	r4, r4, #3
 8008094:	60fc      	str	r4, [r7, #12]
 8008096:	68fc      	ldr	r4, [r7, #12]
 8008098:	4314      	orrs	r4, r2
 800809a:	60fc      	str	r4, [r7, #12]
 800809c:	0001      	movs	r1, r0
 800809e:	00ca      	lsls	r2, r1, #3
 80080a0:	60ba      	str	r2, [r7, #8]
 80080a2:	3307      	adds	r3, #7
 80080a4:	08db      	lsrs	r3, r3, #3
 80080a6:	00db      	lsls	r3, r3, #3
 80080a8:	4669      	mov	r1, sp
 80080aa:	1acb      	subs	r3, r1, r3
 80080ac:	469d      	mov	sp, r3
 80080ae:	466b      	mov	r3, sp
 80080b0:	3300      	adds	r3, #0
 80080b2:	24c8      	movs	r4, #200	; 0xc8
 80080b4:	0064      	lsls	r4, r4, #1
 80080b6:	2218      	movs	r2, #24
 80080b8:	18a2      	adds	r2, r4, r2
 80080ba:	19d1      	adds	r1, r2, r7
 80080bc:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 80080be:	4b16      	ldr	r3, [pc, #88]	; (8008118 <astronode_send_mgi_rr+0x148>)
 80080c0:	0018      	movs	r0, r3
 80080c2:	f7fa ffd9 	bl	8003078 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 80080c6:	4b13      	ldr	r3, [pc, #76]	; (8008114 <astronode_send_mgi_rr+0x144>)
 80080c8:	22cc      	movs	r2, #204	; 0xcc
 80080ca:	0052      	lsls	r2, r2, #1
 80080cc:	189b      	adds	r3, r3, r2
 80080ce:	2218      	movs	r2, #24
 80080d0:	4694      	mov	ip, r2
 80080d2:	44bc      	add	ip, r7
 80080d4:	4463      	add	r3, ip
 80080d6:	22c4      	movs	r2, #196	; 0xc4
 80080d8:	5a9b      	ldrh	r3, [r3, r2]
 80080da:	0019      	movs	r1, r3
 80080dc:	2318      	movs	r3, #24
 80080de:	18fb      	adds	r3, r7, r3
 80080e0:	3301      	adds	r3, #1
 80080e2:	4a0e      	ldr	r2, [pc, #56]	; (800811c <astronode_send_mgi_rr+0x14c>)
 80080e4:	2018      	movs	r0, #24
 80080e6:	1820      	adds	r0, r4, r0
 80080e8:	19c0      	adds	r0, r0, r7
 80080ea:	6800      	ldr	r0, [r0, #0]
 80080ec:	f003 ff9a 	bl	800c024 <snprintf>
            send_debug_logs(guid);
 80080f0:	2318      	movs	r3, #24
 80080f2:	18e3      	adds	r3, r4, r3
 80080f4:	19db      	adds	r3, r3, r7
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	0018      	movs	r0, r3
 80080fa:	f7fa ffbd 	bl	8003078 <send_debug_logs>
 80080fe:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 8008100:	e003      	b.n	800810a <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 8008102:	4b07      	ldr	r3, [pc, #28]	; (8008120 <astronode_send_mgi_rr+0x150>)
 8008104:	0018      	movs	r0, r3
 8008106:	f7fa ffb7 	bl	8003078 <send_debug_logs>
}
 800810a:	46c0      	nop			; (mov r8, r8)
 800810c:	46bd      	mov	sp, r7
 800810e:	b06d      	add	sp, #436	; 0x1b4
 8008110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008112:	46c0      	nop			; (mov r8, r8)
 8008114:	fffffe68 	.word	0xfffffe68
 8008118:	080133a0 	.word	0x080133a0
 800811c:	080133b0 	.word	0x080133b0
 8008120:	080133b4 	.word	0x080133b4

08008124 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8008124:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008126:	b0ed      	sub	sp, #436	; 0x1b4
 8008128:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800812a:	21c8      	movs	r1, #200	; 0xc8
 800812c:	2318      	movs	r3, #24
 800812e:	18cb      	adds	r3, r1, r3
 8008130:	19db      	adds	r3, r3, r7
 8008132:	0018      	movs	r0, r3
 8008134:	23c6      	movs	r3, #198	; 0xc6
 8008136:	001a      	movs	r2, r3
 8008138:	2100      	movs	r1, #0
 800813a:	f004 f83d 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 800813e:	4b4a      	ldr	r3, [pc, #296]	; (8008268 <astronode_send_msn_rr+0x144>)
 8008140:	26cc      	movs	r6, #204	; 0xcc
 8008142:	0076      	lsls	r6, r6, #1
 8008144:	199b      	adds	r3, r3, r6
 8008146:	2218      	movs	r2, #24
 8008148:	4694      	mov	ip, r2
 800814a:	44bc      	add	ip, r7
 800814c:	4463      	add	r3, ip
 800814e:	0018      	movs	r0, r3
 8008150:	23c6      	movs	r3, #198	; 0xc6
 8008152:	001a      	movs	r2, r3
 8008154:	2100      	movs	r1, #0
 8008156:	f004 f82f 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 800815a:	21c8      	movs	r1, #200	; 0xc8
 800815c:	2318      	movs	r3, #24
 800815e:	18cb      	adds	r3, r1, r3
 8008160:	19db      	adds	r3, r3, r7
 8008162:	221a      	movs	r2, #26
 8008164:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008166:	2318      	movs	r3, #24
 8008168:	18fa      	adds	r2, r7, r3
 800816a:	2318      	movs	r3, #24
 800816c:	18cb      	adds	r3, r1, r3
 800816e:	19db      	adds	r3, r3, r7
 8008170:	0011      	movs	r1, r2
 8008172:	0018      	movs	r0, r3
 8008174:	f001 f8ee 	bl	8009354 <astronode_transport_send_receive>
 8008178:	0003      	movs	r3, r0
 800817a:	2b01      	cmp	r3, #1
 800817c:	d16f      	bne.n	800825e <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 800817e:	4b3a      	ldr	r3, [pc, #232]	; (8008268 <astronode_send_msn_rr+0x144>)
 8008180:	0032      	movs	r2, r6
 8008182:	189b      	adds	r3, r3, r2
 8008184:	2118      	movs	r1, #24
 8008186:	468c      	mov	ip, r1
 8008188:	44bc      	add	ip, r7
 800818a:	4463      	add	r3, ip
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	2b9a      	cmp	r3, #154	; 0x9a
 8008190:	d161      	bne.n	8008256 <astronode_send_msn_rr+0x132>
        {
 8008192:	466b      	mov	r3, sp
 8008194:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8008196:	4b34      	ldr	r3, [pc, #208]	; (8008268 <astronode_send_msn_rr+0x144>)
 8008198:	189b      	adds	r3, r3, r2
 800819a:	2218      	movs	r2, #24
 800819c:	4694      	mov	ip, r2
 800819e:	44bc      	add	ip, r7
 80081a0:	4463      	add	r3, ip
 80081a2:	22c4      	movs	r2, #196	; 0xc4
 80081a4:	5a9b      	ldrh	r3, [r3, r2]
 80081a6:	001a      	movs	r2, r3
 80081a8:	3a01      	subs	r2, #1
 80081aa:	21ca      	movs	r1, #202	; 0xca
 80081ac:	0049      	lsls	r1, r1, #1
 80081ae:	2018      	movs	r0, #24
 80081b0:	1809      	adds	r1, r1, r0
 80081b2:	19c9      	adds	r1, r1, r7
 80081b4:	600a      	str	r2, [r1, #0]
 80081b6:	001c      	movs	r4, r3
 80081b8:	2200      	movs	r2, #0
 80081ba:	0015      	movs	r5, r2
 80081bc:	0020      	movs	r0, r4
 80081be:	0029      	movs	r1, r5
 80081c0:	0004      	movs	r4, r0
 80081c2:	0f62      	lsrs	r2, r4, #29
 80081c4:	000c      	movs	r4, r1
 80081c6:	00e4      	lsls	r4, r4, #3
 80081c8:	617c      	str	r4, [r7, #20]
 80081ca:	697c      	ldr	r4, [r7, #20]
 80081cc:	4314      	orrs	r4, r2
 80081ce:	617c      	str	r4, [r7, #20]
 80081d0:	0001      	movs	r1, r0
 80081d2:	00c9      	lsls	r1, r1, #3
 80081d4:	6139      	str	r1, [r7, #16]
 80081d6:	603b      	str	r3, [r7, #0]
 80081d8:	2200      	movs	r2, #0
 80081da:	607a      	str	r2, [r7, #4]
 80081dc:	6838      	ldr	r0, [r7, #0]
 80081de:	6879      	ldr	r1, [r7, #4]
 80081e0:	0004      	movs	r4, r0
 80081e2:	0f62      	lsrs	r2, r4, #29
 80081e4:	000c      	movs	r4, r1
 80081e6:	00e4      	lsls	r4, r4, #3
 80081e8:	60fc      	str	r4, [r7, #12]
 80081ea:	68fc      	ldr	r4, [r7, #12]
 80081ec:	4314      	orrs	r4, r2
 80081ee:	60fc      	str	r4, [r7, #12]
 80081f0:	0001      	movs	r1, r0
 80081f2:	00ca      	lsls	r2, r1, #3
 80081f4:	60ba      	str	r2, [r7, #8]
 80081f6:	3307      	adds	r3, #7
 80081f8:	08db      	lsrs	r3, r3, #3
 80081fa:	00db      	lsls	r3, r3, #3
 80081fc:	4669      	mov	r1, sp
 80081fe:	1acb      	subs	r3, r1, r3
 8008200:	469d      	mov	sp, r3
 8008202:	466b      	mov	r3, sp
 8008204:	3300      	adds	r3, #0
 8008206:	24c8      	movs	r4, #200	; 0xc8
 8008208:	0064      	lsls	r4, r4, #1
 800820a:	2218      	movs	r2, #24
 800820c:	18a2      	adds	r2, r4, r2
 800820e:	19d1      	adds	r1, r2, r7
 8008210:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 8008212:	4b16      	ldr	r3, [pc, #88]	; (800826c <astronode_send_msn_rr+0x148>)
 8008214:	0018      	movs	r0, r3
 8008216:	f7fa ff2f 	bl	8003078 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 800821a:	4b13      	ldr	r3, [pc, #76]	; (8008268 <astronode_send_msn_rr+0x144>)
 800821c:	22cc      	movs	r2, #204	; 0xcc
 800821e:	0052      	lsls	r2, r2, #1
 8008220:	189b      	adds	r3, r3, r2
 8008222:	2218      	movs	r2, #24
 8008224:	4694      	mov	ip, r2
 8008226:	44bc      	add	ip, r7
 8008228:	4463      	add	r3, ip
 800822a:	22c4      	movs	r2, #196	; 0xc4
 800822c:	5a9b      	ldrh	r3, [r3, r2]
 800822e:	0019      	movs	r1, r3
 8008230:	2318      	movs	r3, #24
 8008232:	18fb      	adds	r3, r7, r3
 8008234:	3301      	adds	r3, #1
 8008236:	4a0e      	ldr	r2, [pc, #56]	; (8008270 <astronode_send_msn_rr+0x14c>)
 8008238:	2018      	movs	r0, #24
 800823a:	1820      	adds	r0, r4, r0
 800823c:	19c0      	adds	r0, r0, r7
 800823e:	6800      	ldr	r0, [r0, #0]
 8008240:	f003 fef0 	bl	800c024 <snprintf>
            send_debug_logs(serial_number);
 8008244:	2318      	movs	r3, #24
 8008246:	18e3      	adds	r3, r4, r3
 8008248:	19db      	adds	r3, r3, r7
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	0018      	movs	r0, r3
 800824e:	f7fa ff13 	bl	8003078 <send_debug_logs>
 8008252:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008254:	e003      	b.n	800825e <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8008256:	4b07      	ldr	r3, [pc, #28]	; (8008274 <astronode_send_msn_rr+0x150>)
 8008258:	0018      	movs	r0, r3
 800825a:	f7fa ff0d 	bl	8003078 <send_debug_logs>
}
 800825e:	46c0      	nop			; (mov r8, r8)
 8008260:	46bd      	mov	sp, r7
 8008262:	b06d      	add	sp, #436	; 0x1b4
 8008264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008266:	46c0      	nop			; (mov r8, r8)
 8008268:	fffffe68 	.word	0xfffffe68
 800826c:	080133d0 	.word	0x080133d0
 8008270:	080133b0 	.word	0x080133b0
 8008274:	080133ec 	.word	0x080133ec

08008278 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8008278:	b5b0      	push	{r4, r5, r7, lr}
 800827a:	b0e4      	sub	sp, #400	; 0x190
 800827c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800827e:	24c8      	movs	r4, #200	; 0xc8
 8008280:	193b      	adds	r3, r7, r4
 8008282:	0018      	movs	r0, r3
 8008284:	23c6      	movs	r3, #198	; 0xc6
 8008286:	001a      	movs	r2, r3
 8008288:	2100      	movs	r1, #0
 800828a:	f003 ff95 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 800828e:	4b31      	ldr	r3, [pc, #196]	; (8008354 <astronode_send_evt_rr+0xdc>)
 8008290:	25c8      	movs	r5, #200	; 0xc8
 8008292:	006d      	lsls	r5, r5, #1
 8008294:	195b      	adds	r3, r3, r5
 8008296:	19db      	adds	r3, r3, r7
 8008298:	0018      	movs	r0, r3
 800829a:	23c6      	movs	r3, #198	; 0xc6
 800829c:	001a      	movs	r2, r3
 800829e:	2100      	movs	r1, #0
 80082a0:	f003 ff8a 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 80082a4:	193b      	adds	r3, r7, r4
 80082a6:	2265      	movs	r2, #101	; 0x65
 80082a8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80082aa:	003a      	movs	r2, r7
 80082ac:	193b      	adds	r3, r7, r4
 80082ae:	0011      	movs	r1, r2
 80082b0:	0018      	movs	r0, r3
 80082b2:	f001 f84f 	bl	8009354 <astronode_transport_send_receive>
 80082b6:	0003      	movs	r3, r0
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d147      	bne.n	800834c <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 80082bc:	4b25      	ldr	r3, [pc, #148]	; (8008354 <astronode_send_evt_rr+0xdc>)
 80082be:	195b      	adds	r3, r3, r5
 80082c0:	19db      	adds	r3, r3, r7
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	2be5      	cmp	r3, #229	; 0xe5
 80082c6:	d141      	bne.n	800834c <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 80082c8:	4b22      	ldr	r3, [pc, #136]	; (8008354 <astronode_send_evt_rr+0xdc>)
 80082ca:	195b      	adds	r3, r3, r5
 80082cc:	19db      	adds	r3, r3, r7
 80082ce:	785b      	ldrb	r3, [r3, #1]
 80082d0:	001a      	movs	r2, r3
 80082d2:	2301      	movs	r3, #1
 80082d4:	4013      	ands	r3, r2
 80082d6:	d006      	beq.n	80082e6 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 80082d8:	4b1f      	ldr	r3, [pc, #124]	; (8008358 <astronode_send_evt_rr+0xe0>)
 80082da:	2201      	movs	r2, #1
 80082dc:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 80082de:	4b1f      	ldr	r3, [pc, #124]	; (800835c <astronode_send_evt_rr+0xe4>)
 80082e0:	0018      	movs	r0, r3
 80082e2:	f7fa fec9 	bl	8003078 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 80082e6:	4b1b      	ldr	r3, [pc, #108]	; (8008354 <astronode_send_evt_rr+0xdc>)
 80082e8:	22c8      	movs	r2, #200	; 0xc8
 80082ea:	0052      	lsls	r2, r2, #1
 80082ec:	189b      	adds	r3, r3, r2
 80082ee:	19db      	adds	r3, r3, r7
 80082f0:	785b      	ldrb	r3, [r3, #1]
 80082f2:	001a      	movs	r2, r3
 80082f4:	2302      	movs	r3, #2
 80082f6:	4013      	ands	r3, r2
 80082f8:	d006      	beq.n	8008308 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 80082fa:	4b19      	ldr	r3, [pc, #100]	; (8008360 <astronode_send_evt_rr+0xe8>)
 80082fc:	2201      	movs	r2, #1
 80082fe:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 8008300:	4b18      	ldr	r3, [pc, #96]	; (8008364 <astronode_send_evt_rr+0xec>)
 8008302:	0018      	movs	r0, r3
 8008304:	f7fa feb8 	bl	8003078 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 8008308:	4b12      	ldr	r3, [pc, #72]	; (8008354 <astronode_send_evt_rr+0xdc>)
 800830a:	22c8      	movs	r2, #200	; 0xc8
 800830c:	0052      	lsls	r2, r2, #1
 800830e:	189b      	adds	r3, r3, r2
 8008310:	19db      	adds	r3, r3, r7
 8008312:	785b      	ldrb	r3, [r3, #1]
 8008314:	001a      	movs	r2, r3
 8008316:	2304      	movs	r3, #4
 8008318:	4013      	ands	r3, r2
 800831a:	d006      	beq.n	800832a <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 800831c:	4b12      	ldr	r3, [pc, #72]	; (8008368 <astronode_send_evt_rr+0xf0>)
 800831e:	2201      	movs	r2, #1
 8008320:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8008322:	4b12      	ldr	r3, [pc, #72]	; (800836c <astronode_send_evt_rr+0xf4>)
 8008324:	0018      	movs	r0, r3
 8008326:	f7fa fea7 	bl	8003078 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 800832a:	4b0a      	ldr	r3, [pc, #40]	; (8008354 <astronode_send_evt_rr+0xdc>)
 800832c:	22c8      	movs	r2, #200	; 0xc8
 800832e:	0052      	lsls	r2, r2, #1
 8008330:	189b      	adds	r3, r3, r2
 8008332:	19db      	adds	r3, r3, r7
 8008334:	785b      	ldrb	r3, [r3, #1]
 8008336:	001a      	movs	r2, r3
 8008338:	2308      	movs	r3, #8
 800833a:	4013      	ands	r3, r2
 800833c:	d006      	beq.n	800834c <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 800833e:	4b0c      	ldr	r3, [pc, #48]	; (8008370 <astronode_send_evt_rr+0xf8>)
 8008340:	2201      	movs	r2, #1
 8008342:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8008344:	4b0b      	ldr	r3, [pc, #44]	; (8008374 <astronode_send_evt_rr+0xfc>)
 8008346:	0018      	movs	r0, r3
 8008348:	f7fa fe96 	bl	8003078 <send_debug_logs>
            }

        }
    }
}
 800834c:	46c0      	nop			; (mov r8, r8)
 800834e:	46bd      	mov	sp, r7
 8008350:	b064      	add	sp, #400	; 0x190
 8008352:	bdb0      	pop	{r4, r5, r7, pc}
 8008354:	fffffe70 	.word	0xfffffe70
 8008358:	20000b0c 	.word	0x20000b0c
 800835c:	08013494 	.word	0x08013494
 8008360:	20000b0d 	.word	0x20000b0d
 8008364:	080134b8 	.word	0x080134b8
 8008368:	20000b0e 	.word	0x20000b0e
 800836c:	080134d0 	.word	0x080134d0
 8008370:	20000b0f 	.word	0x20000b0f
 8008374:	080134e4 	.word	0x080134e4

08008378 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8008378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800837a:	b0e7      	sub	sp, #412	; 0x19c
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8008382:	24d0      	movs	r4, #208	; 0xd0
 8008384:	193b      	adds	r3, r7, r4
 8008386:	0018      	movs	r0, r3
 8008388:	23c6      	movs	r3, #198	; 0xc6
 800838a:	001a      	movs	r2, r3
 800838c:	2100      	movs	r1, #0
 800838e:	f003 ff13 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8008392:	4b56      	ldr	r3, [pc, #344]	; (80084ec <astronode_send_geo_wr+0x174>)
 8008394:	26cc      	movs	r6, #204	; 0xcc
 8008396:	0076      	lsls	r6, r6, #1
 8008398:	199b      	adds	r3, r3, r6
 800839a:	19db      	adds	r3, r3, r7
 800839c:	0018      	movs	r0, r3
 800839e:	23c6      	movs	r3, #198	; 0xc6
 80083a0:	001a      	movs	r2, r3
 80083a2:	2100      	movs	r1, #0
 80083a4:	f003 ff08 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 80083a8:	193b      	adds	r3, r7, r4
 80083aa:	2235      	movs	r2, #53	; 0x35
 80083ac:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 80083ae:	193b      	adds	r3, r7, r4
 80083b0:	22c4      	movs	r2, #196	; 0xc4
 80083b2:	5a9b      	ldrh	r3, [r3, r2]
 80083b4:	1c5a      	adds	r2, r3, #1
 80083b6:	b290      	uxth	r0, r2
 80083b8:	193a      	adds	r2, r7, r4
 80083ba:	21c4      	movs	r1, #196	; 0xc4
 80083bc:	5250      	strh	r0, [r2, r1]
 80083be:	0019      	movs	r1, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	193b      	adds	r3, r7, r4
 80083c6:	185b      	adds	r3, r3, r1
 80083c8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	1218      	asrs	r0, r3, #8
 80083ce:	0025      	movs	r5, r4
 80083d0:	197b      	adds	r3, r7, r5
 80083d2:	22c4      	movs	r2, #196	; 0xc4
 80083d4:	5a9b      	ldrh	r3, [r3, r2]
 80083d6:	1c5a      	adds	r2, r3, #1
 80083d8:	b294      	uxth	r4, r2
 80083da:	197a      	adds	r2, r7, r5
 80083dc:	21c4      	movs	r1, #196	; 0xc4
 80083de:	5254      	strh	r4, [r2, r1]
 80083e0:	0019      	movs	r1, r3
 80083e2:	b2c2      	uxtb	r2, r0
 80083e4:	002c      	movs	r4, r5
 80083e6:	193b      	adds	r3, r7, r4
 80083e8:	185b      	adds	r3, r3, r1
 80083ea:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	1418      	asrs	r0, r3, #16
 80083f0:	0025      	movs	r5, r4
 80083f2:	197b      	adds	r3, r7, r5
 80083f4:	22c4      	movs	r2, #196	; 0xc4
 80083f6:	5a9b      	ldrh	r3, [r3, r2]
 80083f8:	1c5a      	adds	r2, r3, #1
 80083fa:	b294      	uxth	r4, r2
 80083fc:	197a      	adds	r2, r7, r5
 80083fe:	21c4      	movs	r1, #196	; 0xc4
 8008400:	5254      	strh	r4, [r2, r1]
 8008402:	0019      	movs	r1, r3
 8008404:	b2c2      	uxtb	r2, r0
 8008406:	002c      	movs	r4, r5
 8008408:	193b      	adds	r3, r7, r4
 800840a:	185b      	adds	r3, r3, r1
 800840c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	1618      	asrs	r0, r3, #24
 8008412:	0025      	movs	r5, r4
 8008414:	197b      	adds	r3, r7, r5
 8008416:	22c4      	movs	r2, #196	; 0xc4
 8008418:	5a9b      	ldrh	r3, [r3, r2]
 800841a:	1c5a      	adds	r2, r3, #1
 800841c:	b294      	uxth	r4, r2
 800841e:	197a      	adds	r2, r7, r5
 8008420:	21c4      	movs	r1, #196	; 0xc4
 8008422:	5254      	strh	r4, [r2, r1]
 8008424:	0019      	movs	r1, r3
 8008426:	b2c2      	uxtb	r2, r0
 8008428:	002c      	movs	r4, r5
 800842a:	193b      	adds	r3, r7, r4
 800842c:	185b      	adds	r3, r3, r1
 800842e:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8008430:	193b      	adds	r3, r7, r4
 8008432:	22c4      	movs	r2, #196	; 0xc4
 8008434:	5a9b      	ldrh	r3, [r3, r2]
 8008436:	1c5a      	adds	r2, r3, #1
 8008438:	b290      	uxth	r0, r2
 800843a:	193a      	adds	r2, r7, r4
 800843c:	21c4      	movs	r1, #196	; 0xc4
 800843e:	5250      	strh	r0, [r2, r1]
 8008440:	0019      	movs	r1, r3
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	b2da      	uxtb	r2, r3
 8008446:	193b      	adds	r3, r7, r4
 8008448:	185b      	adds	r3, r3, r1
 800844a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	1218      	asrs	r0, r3, #8
 8008450:	0025      	movs	r5, r4
 8008452:	197b      	adds	r3, r7, r5
 8008454:	22c4      	movs	r2, #196	; 0xc4
 8008456:	5a9b      	ldrh	r3, [r3, r2]
 8008458:	1c5a      	adds	r2, r3, #1
 800845a:	b294      	uxth	r4, r2
 800845c:	197a      	adds	r2, r7, r5
 800845e:	21c4      	movs	r1, #196	; 0xc4
 8008460:	5254      	strh	r4, [r2, r1]
 8008462:	0019      	movs	r1, r3
 8008464:	b2c2      	uxtb	r2, r0
 8008466:	002c      	movs	r4, r5
 8008468:	193b      	adds	r3, r7, r4
 800846a:	185b      	adds	r3, r3, r1
 800846c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	1418      	asrs	r0, r3, #16
 8008472:	0025      	movs	r5, r4
 8008474:	197b      	adds	r3, r7, r5
 8008476:	22c4      	movs	r2, #196	; 0xc4
 8008478:	5a9b      	ldrh	r3, [r3, r2]
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	b294      	uxth	r4, r2
 800847e:	197a      	adds	r2, r7, r5
 8008480:	21c4      	movs	r1, #196	; 0xc4
 8008482:	5254      	strh	r4, [r2, r1]
 8008484:	0019      	movs	r1, r3
 8008486:	b2c2      	uxtb	r2, r0
 8008488:	002c      	movs	r4, r5
 800848a:	193b      	adds	r3, r7, r4
 800848c:	185b      	adds	r3, r3, r1
 800848e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	1618      	asrs	r0, r3, #24
 8008494:	0025      	movs	r5, r4
 8008496:	197b      	adds	r3, r7, r5
 8008498:	22c4      	movs	r2, #196	; 0xc4
 800849a:	5a9b      	ldrh	r3, [r3, r2]
 800849c:	1c5a      	adds	r2, r3, #1
 800849e:	b294      	uxth	r4, r2
 80084a0:	197a      	adds	r2, r7, r5
 80084a2:	21c4      	movs	r1, #196	; 0xc4
 80084a4:	5254      	strh	r4, [r2, r1]
 80084a6:	0019      	movs	r1, r3
 80084a8:	b2c2      	uxtb	r2, r0
 80084aa:	0028      	movs	r0, r5
 80084ac:	183b      	adds	r3, r7, r0
 80084ae:	185b      	adds	r3, r3, r1
 80084b0:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80084b2:	2308      	movs	r3, #8
 80084b4:	18fa      	adds	r2, r7, r3
 80084b6:	183b      	adds	r3, r7, r0
 80084b8:	0011      	movs	r1, r2
 80084ba:	0018      	movs	r0, r3
 80084bc:	f000 ff4a 	bl	8009354 <astronode_transport_send_receive>
 80084c0:	0003      	movs	r3, r0
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d10e      	bne.n	80084e4 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 80084c6:	4b09      	ldr	r3, [pc, #36]	; (80084ec <astronode_send_geo_wr+0x174>)
 80084c8:	199b      	adds	r3, r3, r6
 80084ca:	19db      	adds	r3, r3, r7
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	2bb5      	cmp	r3, #181	; 0xb5
 80084d0:	d104      	bne.n	80084dc <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 80084d2:	4b07      	ldr	r3, [pc, #28]	; (80084f0 <astronode_send_geo_wr+0x178>)
 80084d4:	0018      	movs	r0, r3
 80084d6:	f7fa fdcf 	bl	8003078 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 80084da:	e003      	b.n	80084e4 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 80084dc:	4b05      	ldr	r3, [pc, #20]	; (80084f4 <astronode_send_geo_wr+0x17c>)
 80084de:	0018      	movs	r0, r3
 80084e0:	f7fa fdca 	bl	8003078 <send_debug_logs>
}
 80084e4:	46c0      	nop			; (mov r8, r8)
 80084e6:	46bd      	mov	sp, r7
 80084e8:	b067      	add	sp, #412	; 0x19c
 80084ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084ec:	fffffe70 	.word	0xfffffe70
 80084f0:	080134f8 	.word	0x080134f8
 80084f4:	08013524 	.word	0x08013524

080084f8 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 80084f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80084fa:	b0fd      	sub	sp, #500	; 0x1f4
 80084fc:	af02      	add	r7, sp, #8
 80084fe:	6039      	str	r1, [r7, #0]
 8008500:	0011      	movs	r1, r2
 8008502:	4b4c      	ldr	r3, [pc, #304]	; (8008634 <astronode_send_pld_er+0x13c>)
 8008504:	26f4      	movs	r6, #244	; 0xf4
 8008506:	0076      	lsls	r6, r6, #1
 8008508:	199b      	adds	r3, r3, r6
 800850a:	19db      	adds	r3, r3, r7
 800850c:	1c02      	adds	r2, r0, #0
 800850e:	801a      	strh	r2, [r3, #0]
 8008510:	4b49      	ldr	r3, [pc, #292]	; (8008638 <astronode_send_pld_er+0x140>)
 8008512:	199b      	adds	r3, r3, r6
 8008514:	19db      	adds	r3, r3, r7
 8008516:	1c0a      	adds	r2, r1, #0
 8008518:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 800851a:	2490      	movs	r4, #144	; 0x90
 800851c:	0064      	lsls	r4, r4, #1
 800851e:	193b      	adds	r3, r7, r4
 8008520:	0018      	movs	r0, r3
 8008522:	23c6      	movs	r3, #198	; 0xc6
 8008524:	001a      	movs	r2, r3
 8008526:	2100      	movs	r1, #0
 8008528:	f003 fe46 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 800852c:	4b43      	ldr	r3, [pc, #268]	; (800863c <astronode_send_pld_er+0x144>)
 800852e:	199b      	adds	r3, r3, r6
 8008530:	19db      	adds	r3, r3, r7
 8008532:	0018      	movs	r0, r3
 8008534:	23c6      	movs	r3, #198	; 0xc6
 8008536:	001a      	movs	r2, r3
 8008538:	2100      	movs	r1, #0
 800853a:	f003 fe3d 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 800853e:	193b      	adds	r3, r7, r4
 8008540:	2225      	movs	r2, #37	; 0x25
 8008542:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 8008544:	193b      	adds	r3, r7, r4
 8008546:	22c4      	movs	r2, #196	; 0xc4
 8008548:	5a9b      	ldrh	r3, [r3, r2]
 800854a:	1c5a      	adds	r2, r3, #1
 800854c:	b290      	uxth	r0, r2
 800854e:	193a      	adds	r2, r7, r4
 8008550:	21c4      	movs	r1, #196	; 0xc4
 8008552:	5250      	strh	r0, [r2, r1]
 8008554:	0019      	movs	r1, r3
 8008556:	4b37      	ldr	r3, [pc, #220]	; (8008634 <astronode_send_pld_er+0x13c>)
 8008558:	199b      	adds	r3, r3, r6
 800855a:	19db      	adds	r3, r3, r7
 800855c:	881b      	ldrh	r3, [r3, #0]
 800855e:	b2da      	uxtb	r2, r3
 8008560:	193b      	adds	r3, r7, r4
 8008562:	185b      	adds	r3, r3, r1
 8008564:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 8008566:	4b33      	ldr	r3, [pc, #204]	; (8008634 <astronode_send_pld_er+0x13c>)
 8008568:	199b      	adds	r3, r3, r6
 800856a:	19db      	adds	r3, r3, r7
 800856c:	881b      	ldrh	r3, [r3, #0]
 800856e:	0a1b      	lsrs	r3, r3, #8
 8008570:	b298      	uxth	r0, r3
 8008572:	0025      	movs	r5, r4
 8008574:	197b      	adds	r3, r7, r5
 8008576:	22c4      	movs	r2, #196	; 0xc4
 8008578:	5a9b      	ldrh	r3, [r3, r2]
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	b294      	uxth	r4, r2
 800857e:	197a      	adds	r2, r7, r5
 8008580:	21c4      	movs	r1, #196	; 0xc4
 8008582:	5254      	strh	r4, [r2, r1]
 8008584:	0019      	movs	r1, r3
 8008586:	b2c2      	uxtb	r2, r0
 8008588:	002c      	movs	r4, r5
 800858a:	193b      	adds	r3, r7, r4
 800858c:	185b      	adds	r3, r3, r1
 800858e:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8008590:	193b      	adds	r3, r7, r4
 8008592:	22c4      	movs	r2, #196	; 0xc4
 8008594:	5a9b      	ldrh	r3, [r3, r2]
 8008596:	001a      	movs	r2, r3
 8008598:	193b      	adds	r3, r7, r4
 800859a:	189b      	adds	r3, r3, r2
 800859c:	1c58      	adds	r0, r3, #1
 800859e:	4b26      	ldr	r3, [pc, #152]	; (8008638 <astronode_send_pld_er+0x140>)
 80085a0:	199b      	adds	r3, r3, r6
 80085a2:	19db      	adds	r3, r3, r7
 80085a4:	881a      	ldrh	r2, [r3, #0]
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	0019      	movs	r1, r3
 80085aa:	f003 ff32 	bl	800c412 <memcpy>
    request.payload_len = 2 + payload_length;
 80085ae:	4b22      	ldr	r3, [pc, #136]	; (8008638 <astronode_send_pld_er+0x140>)
 80085b0:	199b      	adds	r3, r3, r6
 80085b2:	19db      	adds	r3, r3, r7
 80085b4:	881b      	ldrh	r3, [r3, #0]
 80085b6:	3302      	adds	r3, #2
 80085b8:	b299      	uxth	r1, r3
 80085ba:	193b      	adds	r3, r7, r4
 80085bc:	22c4      	movs	r2, #196	; 0xc4
 80085be:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80085c0:	2358      	movs	r3, #88	; 0x58
 80085c2:	18fa      	adds	r2, r7, r3
 80085c4:	193b      	adds	r3, r7, r4
 80085c6:	0011      	movs	r1, r2
 80085c8:	0018      	movs	r0, r3
 80085ca:	f000 fec3 	bl	8009354 <astronode_transport_send_receive>
 80085ce:	0003      	movs	r3, r0
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d12a      	bne.n	800862a <astronode_send_pld_er+0x132>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 80085d4:	4b19      	ldr	r3, [pc, #100]	; (800863c <astronode_send_pld_er+0x144>)
 80085d6:	199b      	adds	r3, r3, r6
 80085d8:	19db      	adds	r3, r3, r7
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	2ba5      	cmp	r3, #165	; 0xa5
 80085de:	d114      	bne.n	800860a <astronode_send_pld_er+0x112>
        {
        	sprintf ( s , "%s,%d,payload_id:%d queued." , __FILE__ , __LINE__ , payload_id ) ;
 80085e0:	4b14      	ldr	r3, [pc, #80]	; (8008634 <astronode_send_pld_er+0x13c>)
 80085e2:	199b      	adds	r3, r3, r6
 80085e4:	19db      	adds	r3, r3, r7
 80085e6:	881b      	ldrh	r3, [r3, #0]
 80085e8:	22ea      	movs	r2, #234	; 0xea
 80085ea:	32ff      	adds	r2, #255	; 0xff
 80085ec:	0014      	movs	r4, r2
 80085ee:	4a14      	ldr	r2, [pc, #80]	; (8008640 <astronode_send_pld_er+0x148>)
 80085f0:	4914      	ldr	r1, [pc, #80]	; (8008644 <astronode_send_pld_er+0x14c>)
 80085f2:	2508      	movs	r5, #8
 80085f4:	1978      	adds	r0, r7, r5
 80085f6:	9300      	str	r3, [sp, #0]
 80085f8:	0023      	movs	r3, r4
 80085fa:	f003 fd47 	bl	800c08c <sprintf>
            send_debug_logs ( s ) ;
 80085fe:	197b      	adds	r3, r7, r5
 8008600:	0018      	movs	r0, r3
 8008602:	f7fa fd39 	bl	8003078 <send_debug_logs>
            return true ;
 8008606:	2301      	movs	r3, #1
 8008608:	e010      	b.n	800862c <astronode_send_pld_er+0x134>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 800860a:	4b0a      	ldr	r3, [pc, #40]	; (8008634 <astronode_send_pld_er+0x13c>)
 800860c:	22f4      	movs	r2, #244	; 0xf4
 800860e:	0052      	lsls	r2, r2, #1
 8008610:	189b      	adds	r3, r3, r2
 8008612:	19db      	adds	r3, r3, r7
 8008614:	881a      	ldrh	r2, [r3, #0]
 8008616:	490c      	ldr	r1, [pc, #48]	; (8008648 <astronode_send_pld_er+0x150>)
 8008618:	2408      	movs	r4, #8
 800861a:	193b      	adds	r3, r7, r4
 800861c:	0018      	movs	r0, r3
 800861e:	f003 fd35 	bl	800c08c <sprintf>
            send_debug_logs ( s ) ;
 8008622:	193b      	adds	r3, r7, r4
 8008624:	0018      	movs	r0, r3
 8008626:	f7fa fd27 	bl	8003078 <send_debug_logs>
        }
    }
    return false ;
 800862a:	2300      	movs	r3, #0
}
 800862c:	0018      	movs	r0, r3
 800862e:	46bd      	mov	sp, r7
 8008630:	b07b      	add	sp, #492	; 0x1ec
 8008632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008634:	fffffe1e 	.word	0xfffffe1e
 8008638:	fffffe1c 	.word	0xfffffe1c
 800863c:	fffffe70 	.word	0xfffffe70
 8008640:	0801359c 	.word	0x0801359c
 8008644:	080135c8 	.word	0x080135c8
 8008648:	080135e4 	.word	0x080135e4

0800864c <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 800864c:	b5b0      	push	{r4, r5, r7, lr}
 800864e:	b0e4      	sub	sp, #400	; 0x190
 8008650:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008652:	24c8      	movs	r4, #200	; 0xc8
 8008654:	193b      	adds	r3, r7, r4
 8008656:	0018      	movs	r0, r3
 8008658:	23c6      	movs	r3, #198	; 0xc6
 800865a:	001a      	movs	r2, r3
 800865c:	2100      	movs	r1, #0
 800865e:	f003 fdab 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8008662:	4b15      	ldr	r3, [pc, #84]	; (80086b8 <astronode_send_pld_fr+0x6c>)
 8008664:	25c8      	movs	r5, #200	; 0xc8
 8008666:	006d      	lsls	r5, r5, #1
 8008668:	195b      	adds	r3, r3, r5
 800866a:	19db      	adds	r3, r3, r7
 800866c:	0018      	movs	r0, r3
 800866e:	23c6      	movs	r3, #198	; 0xc6
 8008670:	001a      	movs	r2, r3
 8008672:	2100      	movs	r1, #0
 8008674:	f003 fda0 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 8008678:	193b      	adds	r3, r7, r4
 800867a:	2227      	movs	r2, #39	; 0x27
 800867c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800867e:	003a      	movs	r2, r7
 8008680:	193b      	adds	r3, r7, r4
 8008682:	0011      	movs	r1, r2
 8008684:	0018      	movs	r0, r3
 8008686:	f000 fe65 	bl	8009354 <astronode_transport_send_receive>
 800868a:	0003      	movs	r3, r0
 800868c:	2b01      	cmp	r3, #1
 800868e:	d10e      	bne.n	80086ae <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8008690:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <astronode_send_pld_fr+0x6c>)
 8008692:	195b      	adds	r3, r3, r5
 8008694:	19db      	adds	r3, r3, r7
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	2ba7      	cmp	r3, #167	; 0xa7
 800869a:	d104      	bne.n	80086a6 <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 800869c:	4b07      	ldr	r3, [pc, #28]	; (80086bc <astronode_send_pld_fr+0x70>)
 800869e:	0018      	movs	r0, r3
 80086a0:	f7fa fcea 	bl	8003078 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 80086a4:	e003      	b.n	80086ae <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 80086a6:	4b06      	ldr	r3, [pc, #24]	; (80086c0 <astronode_send_pld_fr+0x74>)
 80086a8:	0018      	movs	r0, r3
 80086aa:	f7fa fce5 	bl	8003078 <send_debug_logs>
}
 80086ae:	46c0      	nop			; (mov r8, r8)
 80086b0:	46bd      	mov	sp, r7
 80086b2:	b064      	add	sp, #400	; 0x190
 80086b4:	bdb0      	pop	{r4, r5, r7, pc}
 80086b6:	46c0      	nop			; (mov r8, r8)
 80086b8:	fffffe70 	.word	0xfffffe70
 80086bc:	08013614 	.word	0x08013614
 80086c0:	0801364c 	.word	0x0801364c

080086c4 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 80086c4:	b5b0      	push	{r4, r5, r7, lr}
 80086c6:	b0e4      	sub	sp, #400	; 0x190
 80086c8:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80086ca:	24c8      	movs	r4, #200	; 0xc8
 80086cc:	193b      	adds	r3, r7, r4
 80086ce:	0018      	movs	r0, r3
 80086d0:	23c6      	movs	r3, #198	; 0xc6
 80086d2:	001a      	movs	r2, r3
 80086d4:	2100      	movs	r1, #0
 80086d6:	f003 fd6f 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 80086da:	4b16      	ldr	r3, [pc, #88]	; (8008734 <astronode_send_res_cr+0x70>)
 80086dc:	25c8      	movs	r5, #200	; 0xc8
 80086de:	006d      	lsls	r5, r5, #1
 80086e0:	195b      	adds	r3, r3, r5
 80086e2:	19db      	adds	r3, r3, r7
 80086e4:	0018      	movs	r0, r3
 80086e6:	23c6      	movs	r3, #198	; 0xc6
 80086e8:	001a      	movs	r2, r3
 80086ea:	2100      	movs	r1, #0
 80086ec:	f003 fd64 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 80086f0:	193b      	adds	r3, r7, r4
 80086f2:	2255      	movs	r2, #85	; 0x55
 80086f4:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80086f6:	003a      	movs	r2, r7
 80086f8:	193b      	adds	r3, r7, r4
 80086fa:	0011      	movs	r1, r2
 80086fc:	0018      	movs	r0, r3
 80086fe:	f000 fe29 	bl	8009354 <astronode_transport_send_receive>
 8008702:	0003      	movs	r3, r0
 8008704:	2b01      	cmp	r3, #1
 8008706:	d111      	bne.n	800872c <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 8008708:	4b0a      	ldr	r3, [pc, #40]	; (8008734 <astronode_send_res_cr+0x70>)
 800870a:	195b      	adds	r3, r3, r5
 800870c:	19db      	adds	r3, r3, r7
 800870e:	781b      	ldrb	r3, [r3, #0]
 8008710:	2bd5      	cmp	r3, #213	; 0xd5
 8008712:	d107      	bne.n	8008724 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 8008714:	4b08      	ldr	r3, [pc, #32]	; (8008738 <astronode_send_res_cr+0x74>)
 8008716:	2200      	movs	r2, #0
 8008718:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 800871a:	4b08      	ldr	r3, [pc, #32]	; (800873c <astronode_send_res_cr+0x78>)
 800871c:	0018      	movs	r0, r3
 800871e:	f7fa fcab 	bl	8003078 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 8008722:	e003      	b.n	800872c <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 8008724:	4b06      	ldr	r3, [pc, #24]	; (8008740 <astronode_send_res_cr+0x7c>)
 8008726:	0018      	movs	r0, r3
 8008728:	f7fa fca6 	bl	8003078 <send_debug_logs>
}
 800872c:	46c0      	nop			; (mov r8, r8)
 800872e:	46bd      	mov	sp, r7
 8008730:	b064      	add	sp, #400	; 0x190
 8008732:	bdb0      	pop	{r4, r5, r7, pc}
 8008734:	fffffe70 	.word	0xfffffe70
 8008738:	20000b0d 	.word	0x20000b0d
 800873c:	08013688 	.word	0x08013688
 8008740:	080136bc 	.word	0x080136bc

08008744 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 8008744:	b5b0      	push	{r4, r5, r7, lr}
 8008746:	b0fa      	sub	sp, #488	; 0x1e8
 8008748:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 800874a:	258e      	movs	r5, #142	; 0x8e
 800874c:	006d      	lsls	r5, r5, #1
 800874e:	197b      	adds	r3, r7, r5
 8008750:	0018      	movs	r0, r3
 8008752:	23c6      	movs	r3, #198	; 0xc6
 8008754:	001a      	movs	r2, r3
 8008756:	2100      	movs	r1, #0
 8008758:	f003 fd2e 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0} ;
 800875c:	4b28      	ldr	r3, [pc, #160]	; (8008800 <astronode_send_rtc_rr+0xbc>)
 800875e:	24f4      	movs	r4, #244	; 0xf4
 8008760:	0064      	lsls	r4, r4, #1
 8008762:	191b      	adds	r3, r3, r4
 8008764:	19db      	adds	r3, r3, r7
 8008766:	0018      	movs	r0, r3
 8008768:	23c6      	movs	r3, #198	; 0xc6
 800876a:	001a      	movs	r2, r3
 800876c:	2100      	movs	r1, #0
 800876e:	f003 fd23 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8008772:	197b      	adds	r3, r7, r5
 8008774:	2217      	movs	r2, #23
 8008776:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8008778:	2354      	movs	r3, #84	; 0x54
 800877a:	18fa      	adds	r2, r7, r3
 800877c:	197b      	adds	r3, r7, r5
 800877e:	0011      	movs	r1, r2
 8008780:	0018      	movs	r0, r3
 8008782:	f000 fde7 	bl	8009354 <astronode_transport_send_receive>
 8008786:	0003      	movs	r3, r0
 8008788:	2b01      	cmp	r3, #1
 800878a:	d133      	bne.n	80087f4 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 800878c:	4b1c      	ldr	r3, [pc, #112]	; (8008800 <astronode_send_rtc_rr+0xbc>)
 800878e:	0021      	movs	r1, r4
 8008790:	185b      	adds	r3, r3, r1
 8008792:	19db      	adds	r3, r3, r7
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	2b97      	cmp	r3, #151	; 0x97
 8008798:	d128      	bne.n	80087ec <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 800879a:	4b19      	ldr	r3, [pc, #100]	; (8008800 <astronode_send_rtc_rr+0xbc>)
 800879c:	185b      	adds	r3, r3, r1
 800879e:	19db      	adds	r3, r3, r7
 80087a0:	785b      	ldrb	r3, [r3, #1]
 80087a2:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 80087a4:	4b16      	ldr	r3, [pc, #88]	; (8008800 <astronode_send_rtc_rr+0xbc>)
 80087a6:	185b      	adds	r3, r3, r1
 80087a8:	19db      	adds	r3, r3, r7
 80087aa:	789b      	ldrb	r3, [r3, #2]
 80087ac:	021b      	lsls	r3, r3, #8
 80087ae:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 80087b0:	4b13      	ldr	r3, [pc, #76]	; (8008800 <astronode_send_rtc_rr+0xbc>)
 80087b2:	185b      	adds	r3, r3, r1
 80087b4:	19db      	adds	r3, r3, r7
 80087b6:	78db      	ldrb	r3, [r3, #3]
 80087b8:	041b      	lsls	r3, r3, #16
 80087ba:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 80087bc:	4b10      	ldr	r3, [pc, #64]	; (8008800 <astronode_send_rtc_rr+0xbc>)
 80087be:	185b      	adds	r3, r3, r1
 80087c0:	19db      	adds	r3, r3, r7
 80087c2:	791b      	ldrb	r3, [r3, #4]
 80087c4:	061b      	lsls	r3, r3, #24
 80087c6:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 80087c8:	24f2      	movs	r4, #242	; 0xf2
 80087ca:	0064      	lsls	r4, r4, #1
 80087cc:	193a      	adds	r2, r7, r4
 80087ce:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 80087d0:	193b      	adds	r3, r7, r4
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	490b      	ldr	r1, [pc, #44]	; (8008804 <astronode_send_rtc_rr+0xc0>)
 80087d6:	1d3b      	adds	r3, r7, #4
 80087d8:	0018      	movs	r0, r3
 80087da:	f003 fc57 	bl	800c08c <sprintf>
            send_debug_logs ( str ) ;
 80087de:	1d3b      	adds	r3, r7, #4
 80087e0:	0018      	movs	r0, r3
 80087e2:	f7fa fc49 	bl	8003078 <send_debug_logs>
            return rtc_time ;
 80087e6:	193b      	adds	r3, r7, r4
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	e004      	b.n	80087f6 <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 80087ec:	4b06      	ldr	r3, [pc, #24]	; (8008808 <astronode_send_rtc_rr+0xc4>)
 80087ee:	0018      	movs	r0, r3
 80087f0:	f7fa fc42 	bl	8003078 <send_debug_logs>
        }
    }
    return 0 ;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	0018      	movs	r0, r3
 80087f8:	46bd      	mov	sp, r7
 80087fa:	b07a      	add	sp, #488	; 0x1e8
 80087fc:	bdb0      	pop	{r4, r5, r7, pc}
 80087fe:	46c0      	nop			; (mov r8, r8)
 8008800:	fffffe6c 	.word	0xfffffe6c
 8008804:	080136e8 	.word	0x080136e8
 8008808:	08013728 	.word	0x08013728

0800880c <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 800880c:	b5b0      	push	{r4, r5, r7, lr}
 800880e:	b0f8      	sub	sp, #480	; 0x1e0
 8008810:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008812:	258c      	movs	r5, #140	; 0x8c
 8008814:	006d      	lsls	r5, r5, #1
 8008816:	197b      	adds	r3, r7, r5
 8008818:	0018      	movs	r0, r3
 800881a:	23c6      	movs	r3, #198	; 0xc6
 800881c:	001a      	movs	r2, r3
 800881e:	2100      	movs	r1, #0
 8008820:	f003 fcca 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8008824:	4b21      	ldr	r3, [pc, #132]	; (80088ac <astronode_send_sak_rr+0xa0>)
 8008826:	24f0      	movs	r4, #240	; 0xf0
 8008828:	0064      	lsls	r4, r4, #1
 800882a:	191b      	adds	r3, r3, r4
 800882c:	19db      	adds	r3, r3, r7
 800882e:	0018      	movs	r0, r3
 8008830:	23c6      	movs	r3, #198	; 0xc6
 8008832:	001a      	movs	r2, r3
 8008834:	2100      	movs	r1, #0
 8008836:	f003 fcbf 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 800883a:	197b      	adds	r3, r7, r5
 800883c:	2245      	movs	r2, #69	; 0x45
 800883e:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008840:	2350      	movs	r3, #80	; 0x50
 8008842:	18fa      	adds	r2, r7, r3
 8008844:	197b      	adds	r3, r7, r5
 8008846:	0011      	movs	r1, r2
 8008848:	0018      	movs	r0, r3
 800884a:	f000 fd83 	bl	8009354 <astronode_transport_send_receive>
 800884e:	0003      	movs	r3, r0
 8008850:	2b01      	cmp	r3, #1
 8008852:	d126      	bne.n	80088a2 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8008854:	4b15      	ldr	r3, [pc, #84]	; (80088ac <astronode_send_sak_rr+0xa0>)
 8008856:	191b      	adds	r3, r3, r4
 8008858:	19db      	adds	r3, r3, r7
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	2bc5      	cmp	r3, #197	; 0xc5
 800885e:	d11c      	bne.n	800889a <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8008860:	4b12      	ldr	r3, [pc, #72]	; (80088ac <astronode_send_sak_rr+0xa0>)
 8008862:	191b      	adds	r3, r3, r4
 8008864:	19db      	adds	r3, r3, r7
 8008866:	785b      	ldrb	r3, [r3, #1]
 8008868:	b299      	uxth	r1, r3
 800886a:	4b10      	ldr	r3, [pc, #64]	; (80088ac <astronode_send_sak_rr+0xa0>)
 800886c:	191b      	adds	r3, r3, r4
 800886e:	19db      	adds	r3, r3, r7
 8008870:	789b      	ldrb	r3, [r3, #2]
 8008872:	b29b      	uxth	r3, r3
 8008874:	021b      	lsls	r3, r3, #8
 8008876:	b29a      	uxth	r2, r3
 8008878:	20ef      	movs	r0, #239	; 0xef
 800887a:	0040      	lsls	r0, r0, #1
 800887c:	183b      	adds	r3, r7, r0
 800887e:	188a      	adds	r2, r1, r2
 8008880:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8008882:	183b      	adds	r3, r7, r0
 8008884:	881a      	ldrh	r2, [r3, #0]
 8008886:	490a      	ldr	r1, [pc, #40]	; (80088b0 <astronode_send_sak_rr+0xa4>)
 8008888:	003b      	movs	r3, r7
 800888a:	0018      	movs	r0, r3
 800888c:	f003 fbfe 	bl	800c08c <sprintf>
            send_debug_logs(str);
 8008890:	003b      	movs	r3, r7
 8008892:	0018      	movs	r0, r3
 8008894:	f7fa fbf0 	bl	8003078 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8008898:	e003      	b.n	80088a2 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 800889a:	4b06      	ldr	r3, [pc, #24]	; (80088b4 <astronode_send_sak_rr+0xa8>)
 800889c:	0018      	movs	r0, r3
 800889e:	f7fa fbeb 	bl	8003078 <send_debug_logs>
}
 80088a2:	46c0      	nop			; (mov r8, r8)
 80088a4:	46bd      	mov	sp, r7
 80088a6:	b078      	add	sp, #480	; 0x1e0
 80088a8:	bdb0      	pop	{r4, r5, r7, pc}
 80088aa:	46c0      	nop			; (mov r8, r8)
 80088ac:	fffffe70 	.word	0xfffffe70
 80088b0:	08013744 	.word	0x08013744
 80088b4:	08013770 	.word	0x08013770

080088b8 <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 80088b8:	b5b0      	push	{r4, r5, r7, lr}
 80088ba:	b0e4      	sub	sp, #400	; 0x190
 80088bc:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80088be:	24c8      	movs	r4, #200	; 0xc8
 80088c0:	193b      	adds	r3, r7, r4
 80088c2:	0018      	movs	r0, r3
 80088c4:	23c6      	movs	r3, #198	; 0xc6
 80088c6:	001a      	movs	r2, r3
 80088c8:	2100      	movs	r1, #0
 80088ca:	f003 fc75 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 80088ce:	4b16      	ldr	r3, [pc, #88]	; (8008928 <astronode_send_sak_cr+0x70>)
 80088d0:	25c8      	movs	r5, #200	; 0xc8
 80088d2:	006d      	lsls	r5, r5, #1
 80088d4:	195b      	adds	r3, r3, r5
 80088d6:	19db      	adds	r3, r3, r7
 80088d8:	0018      	movs	r0, r3
 80088da:	23c6      	movs	r3, #198	; 0xc6
 80088dc:	001a      	movs	r2, r3
 80088de:	2100      	movs	r1, #0
 80088e0:	f003 fc6a 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 80088e4:	193b      	adds	r3, r7, r4
 80088e6:	2246      	movs	r2, #70	; 0x46
 80088e8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80088ea:	003a      	movs	r2, r7
 80088ec:	193b      	adds	r3, r7, r4
 80088ee:	0011      	movs	r1, r2
 80088f0:	0018      	movs	r0, r3
 80088f2:	f000 fd2f 	bl	8009354 <astronode_transport_send_receive>
 80088f6:	0003      	movs	r3, r0
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d111      	bne.n	8008920 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 80088fc:	4b0a      	ldr	r3, [pc, #40]	; (8008928 <astronode_send_sak_cr+0x70>)
 80088fe:	195b      	adds	r3, r3, r5
 8008900:	19db      	adds	r3, r3, r7
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	2bc6      	cmp	r3, #198	; 0xc6
 8008906:	d107      	bne.n	8008918 <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8008908:	4b08      	ldr	r3, [pc, #32]	; (800892c <astronode_send_sak_cr+0x74>)
 800890a:	2200      	movs	r2, #0
 800890c:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 800890e:	4b08      	ldr	r3, [pc, #32]	; (8008930 <astronode_send_sak_cr+0x78>)
 8008910:	0018      	movs	r0, r3
 8008912:	f7fa fbb1 	bl	8003078 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8008916:	e003      	b.n	8008920 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8008918:	4b06      	ldr	r3, [pc, #24]	; (8008934 <astronode_send_sak_cr+0x7c>)
 800891a:	0018      	movs	r0, r3
 800891c:	f7fa fbac 	bl	8003078 <send_debug_logs>
}
 8008920:	46c0      	nop			; (mov r8, r8)
 8008922:	46bd      	mov	sp, r7
 8008924:	b064      	add	sp, #400	; 0x190
 8008926:	bdb0      	pop	{r4, r5, r7, pc}
 8008928:	fffffe70 	.word	0xfffffe70
 800892c:	20000b0c 	.word	0x20000b0c
 8008930:	080137a4 	.word	0x080137a4
 8008934:	080137cc 	.word	0x080137cc

08008938 <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8008938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800893a:	b0ed      	sub	sp, #436	; 0x1b4
 800893c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800893e:	21c8      	movs	r1, #200	; 0xc8
 8008940:	2318      	movs	r3, #24
 8008942:	18cb      	adds	r3, r1, r3
 8008944:	19db      	adds	r3, r3, r7
 8008946:	0018      	movs	r0, r3
 8008948:	23c6      	movs	r3, #198	; 0xc6
 800894a:	001a      	movs	r2, r3
 800894c:	2100      	movs	r1, #0
 800894e:	f003 fc33 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8008952:	4b4a      	ldr	r3, [pc, #296]	; (8008a7c <astronode_send_mpn_rr+0x144>)
 8008954:	26cc      	movs	r6, #204	; 0xcc
 8008956:	0076      	lsls	r6, r6, #1
 8008958:	199b      	adds	r3, r3, r6
 800895a:	2218      	movs	r2, #24
 800895c:	4694      	mov	ip, r2
 800895e:	44bc      	add	ip, r7
 8008960:	4463      	add	r3, ip
 8008962:	0018      	movs	r0, r3
 8008964:	23c6      	movs	r3, #198	; 0xc6
 8008966:	001a      	movs	r2, r3
 8008968:	2100      	movs	r1, #0
 800896a:	f003 fc25 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 800896e:	21c8      	movs	r1, #200	; 0xc8
 8008970:	2318      	movs	r3, #24
 8008972:	18cb      	adds	r3, r1, r3
 8008974:	19db      	adds	r3, r3, r7
 8008976:	221b      	movs	r2, #27
 8008978:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800897a:	2318      	movs	r3, #24
 800897c:	18fa      	adds	r2, r7, r3
 800897e:	2318      	movs	r3, #24
 8008980:	18cb      	adds	r3, r1, r3
 8008982:	19db      	adds	r3, r3, r7
 8008984:	0011      	movs	r1, r2
 8008986:	0018      	movs	r0, r3
 8008988:	f000 fce4 	bl	8009354 <astronode_transport_send_receive>
 800898c:	0003      	movs	r3, r0
 800898e:	2b01      	cmp	r3, #1
 8008990:	d16f      	bne.n	8008a72 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8008992:	4b3a      	ldr	r3, [pc, #232]	; (8008a7c <astronode_send_mpn_rr+0x144>)
 8008994:	0032      	movs	r2, r6
 8008996:	189b      	adds	r3, r3, r2
 8008998:	2118      	movs	r1, #24
 800899a:	468c      	mov	ip, r1
 800899c:	44bc      	add	ip, r7
 800899e:	4463      	add	r3, ip
 80089a0:	781b      	ldrb	r3, [r3, #0]
 80089a2:	2b9b      	cmp	r3, #155	; 0x9b
 80089a4:	d161      	bne.n	8008a6a <astronode_send_mpn_rr+0x132>
        {
 80089a6:	466b      	mov	r3, sp
 80089a8:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 80089aa:	4b34      	ldr	r3, [pc, #208]	; (8008a7c <astronode_send_mpn_rr+0x144>)
 80089ac:	189b      	adds	r3, r3, r2
 80089ae:	2218      	movs	r2, #24
 80089b0:	4694      	mov	ip, r2
 80089b2:	44bc      	add	ip, r7
 80089b4:	4463      	add	r3, ip
 80089b6:	22c4      	movs	r2, #196	; 0xc4
 80089b8:	5a9b      	ldrh	r3, [r3, r2]
 80089ba:	001a      	movs	r2, r3
 80089bc:	3a01      	subs	r2, #1
 80089be:	21ca      	movs	r1, #202	; 0xca
 80089c0:	0049      	lsls	r1, r1, #1
 80089c2:	2018      	movs	r0, #24
 80089c4:	1809      	adds	r1, r1, r0
 80089c6:	19c9      	adds	r1, r1, r7
 80089c8:	600a      	str	r2, [r1, #0]
 80089ca:	001c      	movs	r4, r3
 80089cc:	2200      	movs	r2, #0
 80089ce:	0015      	movs	r5, r2
 80089d0:	0020      	movs	r0, r4
 80089d2:	0029      	movs	r1, r5
 80089d4:	0004      	movs	r4, r0
 80089d6:	0f62      	lsrs	r2, r4, #29
 80089d8:	000c      	movs	r4, r1
 80089da:	00e4      	lsls	r4, r4, #3
 80089dc:	617c      	str	r4, [r7, #20]
 80089de:	697c      	ldr	r4, [r7, #20]
 80089e0:	4314      	orrs	r4, r2
 80089e2:	617c      	str	r4, [r7, #20]
 80089e4:	0001      	movs	r1, r0
 80089e6:	00c9      	lsls	r1, r1, #3
 80089e8:	6139      	str	r1, [r7, #16]
 80089ea:	603b      	str	r3, [r7, #0]
 80089ec:	2200      	movs	r2, #0
 80089ee:	607a      	str	r2, [r7, #4]
 80089f0:	6838      	ldr	r0, [r7, #0]
 80089f2:	6879      	ldr	r1, [r7, #4]
 80089f4:	0004      	movs	r4, r0
 80089f6:	0f62      	lsrs	r2, r4, #29
 80089f8:	000c      	movs	r4, r1
 80089fa:	00e4      	lsls	r4, r4, #3
 80089fc:	60fc      	str	r4, [r7, #12]
 80089fe:	68fc      	ldr	r4, [r7, #12]
 8008a00:	4314      	orrs	r4, r2
 8008a02:	60fc      	str	r4, [r7, #12]
 8008a04:	0001      	movs	r1, r0
 8008a06:	00ca      	lsls	r2, r1, #3
 8008a08:	60ba      	str	r2, [r7, #8]
 8008a0a:	3307      	adds	r3, #7
 8008a0c:	08db      	lsrs	r3, r3, #3
 8008a0e:	00db      	lsls	r3, r3, #3
 8008a10:	4669      	mov	r1, sp
 8008a12:	1acb      	subs	r3, r1, r3
 8008a14:	469d      	mov	sp, r3
 8008a16:	466b      	mov	r3, sp
 8008a18:	3300      	adds	r3, #0
 8008a1a:	24c8      	movs	r4, #200	; 0xc8
 8008a1c:	0064      	lsls	r4, r4, #1
 8008a1e:	2218      	movs	r2, #24
 8008a20:	18a2      	adds	r2, r4, r2
 8008a22:	19d1      	adds	r1, r2, r7
 8008a24:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8008a26:	4b16      	ldr	r3, [pc, #88]	; (8008a80 <astronode_send_mpn_rr+0x148>)
 8008a28:	0018      	movs	r0, r3
 8008a2a:	f7fa fb25 	bl	8003078 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8008a2e:	4b13      	ldr	r3, [pc, #76]	; (8008a7c <astronode_send_mpn_rr+0x144>)
 8008a30:	22cc      	movs	r2, #204	; 0xcc
 8008a32:	0052      	lsls	r2, r2, #1
 8008a34:	189b      	adds	r3, r3, r2
 8008a36:	2218      	movs	r2, #24
 8008a38:	4694      	mov	ip, r2
 8008a3a:	44bc      	add	ip, r7
 8008a3c:	4463      	add	r3, ip
 8008a3e:	22c4      	movs	r2, #196	; 0xc4
 8008a40:	5a9b      	ldrh	r3, [r3, r2]
 8008a42:	0019      	movs	r1, r3
 8008a44:	2318      	movs	r3, #24
 8008a46:	18fb      	adds	r3, r7, r3
 8008a48:	3301      	adds	r3, #1
 8008a4a:	4a0e      	ldr	r2, [pc, #56]	; (8008a84 <astronode_send_mpn_rr+0x14c>)
 8008a4c:	2018      	movs	r0, #24
 8008a4e:	1820      	adds	r0, r4, r0
 8008a50:	19c0      	adds	r0, r0, r7
 8008a52:	6800      	ldr	r0, [r0, #0]
 8008a54:	f003 fae6 	bl	800c024 <snprintf>
            send_debug_logs(product_number);
 8008a58:	2318      	movs	r3, #24
 8008a5a:	18e3      	adds	r3, r4, r3
 8008a5c:	19db      	adds	r3, r3, r7
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	0018      	movs	r0, r3
 8008a62:	f7fa fb09 	bl	8003078 <send_debug_logs>
 8008a66:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8008a68:	e003      	b.n	8008a72 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8008a6a:	4b07      	ldr	r3, [pc, #28]	; (8008a88 <astronode_send_mpn_rr+0x150>)
 8008a6c:	0018      	movs	r0, r3
 8008a6e:	f7fa fb03 	bl	8003078 <send_debug_logs>
}
 8008a72:	46c0      	nop			; (mov r8, r8)
 8008a74:	46bd      	mov	sp, r7
 8008a76:	b06d      	add	sp, #436	; 0x1b4
 8008a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a7a:	46c0      	nop			; (mov r8, r8)
 8008a7c:	fffffe68 	.word	0xfffffe68
 8008a80:	08013894 	.word	0x08013894
 8008a84:	080133b0 	.word	0x080133b0
 8008a88:	080133ec 	.word	0x080133ec

08008a8c <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8008a8c:	b5b0      	push	{r4, r5, r7, lr}
 8008a8e:	b0e4      	sub	sp, #400	; 0x190
 8008a90:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8008a92:	24c8      	movs	r4, #200	; 0xc8
 8008a94:	193b      	adds	r3, r7, r4
 8008a96:	0018      	movs	r0, r3
 8008a98:	23c6      	movs	r3, #198	; 0xc6
 8008a9a:	001a      	movs	r2, r3
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	f003 fb8b 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8008aa2:	4b16      	ldr	r3, [pc, #88]	; (8008afc <astronode_send_cmd_cr+0x70>)
 8008aa4:	25c8      	movs	r5, #200	; 0xc8
 8008aa6:	006d      	lsls	r5, r5, #1
 8008aa8:	195b      	adds	r3, r3, r5
 8008aaa:	19db      	adds	r3, r3, r7
 8008aac:	0018      	movs	r0, r3
 8008aae:	23c6      	movs	r3, #198	; 0xc6
 8008ab0:	001a      	movs	r2, r3
 8008ab2:	2100      	movs	r1, #0
 8008ab4:	f003 fb80 	bl	800c1b8 <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8008ab8:	193b      	adds	r3, r7, r4
 8008aba:	2248      	movs	r2, #72	; 0x48
 8008abc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008abe:	003a      	movs	r2, r7
 8008ac0:	193b      	adds	r3, r7, r4
 8008ac2:	0011      	movs	r1, r2
 8008ac4:	0018      	movs	r0, r3
 8008ac6:	f000 fc45 	bl	8009354 <astronode_transport_send_receive>
 8008aca:	0003      	movs	r3, r0
 8008acc:	2b01      	cmp	r3, #1
 8008ace:	d111      	bne.n	8008af4 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8008ad0:	4b0a      	ldr	r3, [pc, #40]	; (8008afc <astronode_send_cmd_cr+0x70>)
 8008ad2:	195b      	adds	r3, r3, r5
 8008ad4:	19db      	adds	r3, r3, r7
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	2bc8      	cmp	r3, #200	; 0xc8
 8008ada:	d107      	bne.n	8008aec <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8008adc:	4b08      	ldr	r3, [pc, #32]	; (8008b00 <astronode_send_cmd_cr+0x74>)
 8008ade:	2200      	movs	r2, #0
 8008ae0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8008ae2:	4b08      	ldr	r3, [pc, #32]	; (8008b04 <astronode_send_cmd_cr+0x78>)
 8008ae4:	0018      	movs	r0, r3
 8008ae6:	f7fa fac7 	bl	8003078 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8008aea:	e003      	b.n	8008af4 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8008aec:	4b06      	ldr	r3, [pc, #24]	; (8008b08 <astronode_send_cmd_cr+0x7c>)
 8008aee:	0018      	movs	r0, r3
 8008af0:	f7fa fac2 	bl	8003078 <send_debug_logs>
}
 8008af4:	46c0      	nop			; (mov r8, r8)
 8008af6:	46bd      	mov	sp, r7
 8008af8:	b064      	add	sp, #400	; 0x190
 8008afa:	bdb0      	pop	{r4, r5, r7, pc}
 8008afc:	fffffe70 	.word	0xfffffe70
 8008b00:	20000b0e 	.word	0x20000b0e
 8008b04:	08013ce4 	.word	0x08013ce4
 8008b08:	08013d08 	.word	0x08013d08

08008b0c <astronode_send_cmd_rr>:

bool astronode_send_cmd_rr ( char* my_astro_rcv_cmd )
{
 8008b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b0e:	4cc6      	ldr	r4, [pc, #792]	; (8008e28 <astronode_send_cmd_rr+0x31c>)
 8008b10:	44a5      	add	sp, r4
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	61f8      	str	r0, [r7, #28]
    astronode_app_msg_t request = {0};
 8008b16:	2190      	movs	r1, #144	; 0x90
 8008b18:	0049      	lsls	r1, r1, #1
 8008b1a:	2318      	movs	r3, #24
 8008b1c:	18cb      	adds	r3, r1, r3
 8008b1e:	19db      	adds	r3, r3, r7
 8008b20:	0018      	movs	r0, r3
 8008b22:	23c6      	movs	r3, #198	; 0xc6
 8008b24:	001a      	movs	r2, r3
 8008b26:	2100      	movs	r1, #0
 8008b28:	f003 fb46 	bl	800c1b8 <memset>
    astronode_app_msg_t answer = {0};
 8008b2c:	4bbf      	ldr	r3, [pc, #764]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008b2e:	26fc      	movs	r6, #252	; 0xfc
 8008b30:	0076      	lsls	r6, r6, #1
 8008b32:	199b      	adds	r3, r3, r6
 8008b34:	2218      	movs	r2, #24
 8008b36:	4694      	mov	ip, r2
 8008b38:	44bc      	add	ip, r7
 8008b3a:	4463      	add	r3, ip
 8008b3c:	0018      	movs	r0, r3
 8008b3e:	23c6      	movs	r3, #198	; 0xc6
 8008b40:	001a      	movs	r2, r3
 8008b42:	2100      	movs	r1, #0
 8008b44:	f003 fb38 	bl	800c1b8 <memset>
    bool result = false ;
 8008b48:	23f8      	movs	r3, #248	; 0xf8
 8008b4a:	33ff      	adds	r3, #255	; 0xff
 8008b4c:	2218      	movs	r2, #24
 8008b4e:	189b      	adds	r3, r3, r2
 8008b50:	19db      	adds	r3, r3, r7
 8008b52:	2200      	movs	r2, #0
 8008b54:	701a      	strb	r2, [r3, #0]

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8008b56:	2190      	movs	r1, #144	; 0x90
 8008b58:	0049      	lsls	r1, r1, #1
 8008b5a:	2318      	movs	r3, #24
 8008b5c:	18cb      	adds	r3, r1, r3
 8008b5e:	19db      	adds	r3, r3, r7
 8008b60:	2247      	movs	r2, #71	; 0x47
 8008b62:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8008b64:	2258      	movs	r2, #88	; 0x58
 8008b66:	2318      	movs	r3, #24
 8008b68:	18d3      	adds	r3, r2, r3
 8008b6a:	19da      	adds	r2, r3, r7
 8008b6c:	2318      	movs	r3, #24
 8008b6e:	18cb      	adds	r3, r1, r3
 8008b70:	19db      	adds	r3, r3, r7
 8008b72:	0011      	movs	r1, r2
 8008b74:	0018      	movs	r0, r3
 8008b76:	f000 fbed 	bl	8009354 <astronode_transport_send_receive>
 8008b7a:	0003      	movs	r3, r0
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d000      	beq.n	8008b82 <astronode_send_cmd_rr+0x76>
 8008b80:	e146      	b.n	8008e10 <astronode_send_cmd_rr+0x304>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8008b82:	4baa      	ldr	r3, [pc, #680]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008b84:	199a      	adds	r2, r3, r6
 8008b86:	2318      	movs	r3, #24
 8008b88:	18fb      	adds	r3, r7, r3
 8008b8a:	18d3      	adds	r3, r2, r3
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	2bc7      	cmp	r3, #199	; 0xc7
 8008b90:	d000      	beq.n	8008b94 <astronode_send_cmd_rr+0x88>
 8008b92:	e139      	b.n	8008e08 <astronode_send_cmd_rr+0x2fc>
        {
 8008b94:	466b      	mov	r3, sp
 8008b96:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8008b98:	4ba5      	ldr	r3, [pc, #660]	; (8008e30 <astronode_send_cmd_rr+0x324>)
 8008b9a:	0018      	movs	r0, r3
 8008b9c:	f7fa fa6c 	bl	8003078 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8008ba0:	4ba2      	ldr	r3, [pc, #648]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008ba2:	21fc      	movs	r1, #252	; 0xfc
 8008ba4:	0049      	lsls	r1, r1, #1
 8008ba6:	185a      	adds	r2, r3, r1
 8008ba8:	2318      	movs	r3, #24
 8008baa:	18fb      	adds	r3, r7, r3
 8008bac:	18d3      	adds	r3, r2, r3
 8008bae:	785b      	ldrb	r3, [r3, #1]
 8008bb0:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8008bb2:	4b9e      	ldr	r3, [pc, #632]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008bb4:	1858      	adds	r0, r3, r1
 8008bb6:	2318      	movs	r3, #24
 8008bb8:	18fb      	adds	r3, r7, r3
 8008bba:	18c3      	adds	r3, r0, r3
 8008bbc:	789b      	ldrb	r3, [r3, #2]
 8008bbe:	021b      	lsls	r3, r3, #8
 8008bc0:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8008bc2:	4b9a      	ldr	r3, [pc, #616]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008bc4:	1858      	adds	r0, r3, r1
 8008bc6:	2318      	movs	r3, #24
 8008bc8:	18fb      	adds	r3, r7, r3
 8008bca:	18c3      	adds	r3, r0, r3
 8008bcc:	78db      	ldrb	r3, [r3, #3]
 8008bce:	041b      	lsls	r3, r3, #16
 8008bd0:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8008bd2:	4b96      	ldr	r3, [pc, #600]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008bd4:	1858      	adds	r0, r3, r1
 8008bd6:	2318      	movs	r3, #24
 8008bd8:	18fb      	adds	r3, r7, r3
 8008bda:	18c3      	adds	r3, r0, r3
 8008bdc:	791b      	ldrb	r3, [r3, #4]
 8008bde:	061b      	lsls	r3, r3, #24
 8008be0:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8008be2:	22f8      	movs	r2, #248	; 0xf8
 8008be4:	0052      	lsls	r2, r2, #1
 8008be6:	2118      	movs	r1, #24
 8008be8:	1851      	adds	r1, r2, r1
 8008bea:	19c8      	adds	r0, r1, r7
 8008bec:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8008bee:	2318      	movs	r3, #24
 8008bf0:	18d3      	adds	r3, r2, r3
 8008bf2:	19da      	adds	r2, r3, r7
 8008bf4:	6812      	ldr	r2, [r2, #0]
 8008bf6:	498f      	ldr	r1, [pc, #572]	; (8008e34 <astronode_send_cmd_rr+0x328>)
 8008bf8:	2008      	movs	r0, #8
 8008bfa:	2318      	movs	r3, #24
 8008bfc:	18c3      	adds	r3, r0, r3
 8008bfe:	19db      	adds	r3, r3, r7
 8008c00:	0018      	movs	r0, r3
 8008c02:	f003 fa43 	bl	800c08c <sprintf>
            send_debug_logs(str);
 8008c06:	2008      	movs	r0, #8
 8008c08:	2318      	movs	r3, #24
 8008c0a:	18c3      	adds	r3, r0, r3
 8008c0c:	19db      	adds	r3, r3, r7
 8008c0e:	0018      	movs	r0, r3
 8008c10:	f7fa fa32 	bl	8003078 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8008c14:	4b85      	ldr	r3, [pc, #532]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008c16:	21fc      	movs	r1, #252	; 0xfc
 8008c18:	0049      	lsls	r1, r1, #1
 8008c1a:	185a      	adds	r2, r3, r1
 8008c1c:	2318      	movs	r3, #24
 8008c1e:	18fb      	adds	r3, r7, r3
 8008c20:	18d3      	adds	r3, r2, r3
 8008c22:	22c4      	movs	r2, #196	; 0xc4
 8008c24:	5a9b      	ldrh	r3, [r3, r2]
 8008c26:	2b2c      	cmp	r3, #44	; 0x2c
 8008c28:	d013      	beq.n	8008c52 <astronode_send_cmd_rr+0x146>
 8008c2a:	4b80      	ldr	r3, [pc, #512]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008c2c:	185a      	adds	r2, r3, r1
 8008c2e:	2318      	movs	r3, #24
 8008c30:	18fb      	adds	r3, r7, r3
 8008c32:	18d3      	adds	r3, r2, r3
 8008c34:	22c4      	movs	r2, #196	; 0xc4
 8008c36:	5a9b      	ldrh	r3, [r3, r2]
 8008c38:	2b0c      	cmp	r3, #12
 8008c3a:	d00a      	beq.n	8008c52 <astronode_send_cmd_rr+0x146>
            {
                send_debug_logs("Command size error");
 8008c3c:	4b7e      	ldr	r3, [pc, #504]	; (8008e38 <astronode_send_cmd_rr+0x32c>)
 8008c3e:	0018      	movs	r0, r3
 8008c40:	f7fa fa1a 	bl	8003078 <send_debug_logs>
                return result ;
 8008c44:	23f8      	movs	r3, #248	; 0xf8
 8008c46:	33ff      	adds	r3, #255	; 0xff
 8008c48:	2218      	movs	r2, #24
 8008c4a:	189b      	adds	r3, r3, r2
 8008c4c:	19db      	adds	r3, r3, r7
 8008c4e:	781b      	ldrb	r3, [r3, #0]
 8008c50:	e0d8      	b.n	8008e04 <astronode_send_cmd_rr+0x2f8>
            }

            char command_content[answer.payload_len];
 8008c52:	4b76      	ldr	r3, [pc, #472]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008c54:	22fc      	movs	r2, #252	; 0xfc
 8008c56:	0052      	lsls	r2, r2, #1
 8008c58:	189b      	adds	r3, r3, r2
 8008c5a:	2218      	movs	r2, #24
 8008c5c:	4694      	mov	ip, r2
 8008c5e:	44bc      	add	ip, r7
 8008c60:	4463      	add	r3, ip
 8008c62:	22c4      	movs	r2, #196	; 0xc4
 8008c64:	5a9b      	ldrh	r3, [r3, r2]
 8008c66:	001a      	movs	r2, r3
 8008c68:	3a01      	subs	r2, #1
 8008c6a:	21f6      	movs	r1, #246	; 0xf6
 8008c6c:	0049      	lsls	r1, r1, #1
 8008c6e:	2018      	movs	r0, #24
 8008c70:	1809      	adds	r1, r1, r0
 8008c72:	19c9      	adds	r1, r1, r7
 8008c74:	600a      	str	r2, [r1, #0]
 8008c76:	001c      	movs	r4, r3
 8008c78:	2200      	movs	r2, #0
 8008c7a:	0015      	movs	r5, r2
 8008c7c:	0020      	movs	r0, r4
 8008c7e:	0029      	movs	r1, r5
 8008c80:	0004      	movs	r4, r0
 8008c82:	0f62      	lsrs	r2, r4, #29
 8008c84:	000c      	movs	r4, r1
 8008c86:	00e4      	lsls	r4, r4, #3
 8008c88:	617c      	str	r4, [r7, #20]
 8008c8a:	697c      	ldr	r4, [r7, #20]
 8008c8c:	4314      	orrs	r4, r2
 8008c8e:	617c      	str	r4, [r7, #20]
 8008c90:	0001      	movs	r1, r0
 8008c92:	00c9      	lsls	r1, r1, #3
 8008c94:	6139      	str	r1, [r7, #16]
 8008c96:	603b      	str	r3, [r7, #0]
 8008c98:	2200      	movs	r2, #0
 8008c9a:	607a      	str	r2, [r7, #4]
 8008c9c:	6838      	ldr	r0, [r7, #0]
 8008c9e:	6879      	ldr	r1, [r7, #4]
 8008ca0:	0004      	movs	r4, r0
 8008ca2:	0f62      	lsrs	r2, r4, #29
 8008ca4:	000c      	movs	r4, r1
 8008ca6:	00e4      	lsls	r4, r4, #3
 8008ca8:	60fc      	str	r4, [r7, #12]
 8008caa:	68fc      	ldr	r4, [r7, #12]
 8008cac:	4314      	orrs	r4, r2
 8008cae:	60fc      	str	r4, [r7, #12]
 8008cb0:	0001      	movs	r1, r0
 8008cb2:	00ca      	lsls	r2, r1, #3
 8008cb4:	60ba      	str	r2, [r7, #8]
 8008cb6:	3307      	adds	r3, #7
 8008cb8:	08db      	lsrs	r3, r3, #3
 8008cba:	00db      	lsls	r3, r3, #3
 8008cbc:	4669      	mov	r1, sp
 8008cbe:	1acb      	subs	r3, r1, r3
 8008cc0:	469d      	mov	sp, r3
 8008cc2:	466b      	mov	r3, sp
 8008cc4:	3300      	adds	r3, #0
 8008cc6:	20f4      	movs	r0, #244	; 0xf4
 8008cc8:	0040      	lsls	r0, r0, #1
 8008cca:	2218      	movs	r2, #24
 8008ccc:	1882      	adds	r2, r0, r2
 8008cce:	19d1      	adds	r1, r2, r7
 8008cd0:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8008cd2:	4b56      	ldr	r3, [pc, #344]	; (8008e2c <astronode_send_cmd_rr+0x320>)
 8008cd4:	22fc      	movs	r2, #252	; 0xfc
 8008cd6:	0052      	lsls	r2, r2, #1
 8008cd8:	189b      	adds	r3, r3, r2
 8008cda:	2218      	movs	r2, #24
 8008cdc:	4694      	mov	ip, r2
 8008cde:	44bc      	add	ip, r7
 8008ce0:	4463      	add	r3, ip
 8008ce2:	22c4      	movs	r2, #196	; 0xc4
 8008ce4:	5a9b      	ldrh	r3, [r3, r2]
 8008ce6:	3b03      	subs	r3, #3
 8008ce8:	0019      	movs	r1, r3
 8008cea:	2358      	movs	r3, #88	; 0x58
 8008cec:	2218      	movs	r2, #24
 8008cee:	189b      	adds	r3, r3, r2
 8008cf0:	19db      	adds	r3, r3, r7
 8008cf2:	3305      	adds	r3, #5
 8008cf4:	4a51      	ldr	r2, [pc, #324]	; (8008e3c <astronode_send_cmd_rr+0x330>)
 8008cf6:	2418      	movs	r4, #24
 8008cf8:	1900      	adds	r0, r0, r4
 8008cfa:	19c0      	adds	r0, r0, r7
 8008cfc:	6800      	ldr	r0, [r0, #0]
 8008cfe:	f003 f991 	bl	800c024 <snprintf>
 8008d02:	0002      	movs	r2, r0
 8008d04:	23f3      	movs	r3, #243	; 0xf3
 8008d06:	005b      	lsls	r3, r3, #1
 8008d08:	2118      	movs	r1, #24
 8008d0a:	185b      	adds	r3, r3, r1
 8008d0c:	19db      	adds	r3, r3, r7
 8008d0e:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008d10:	23fb      	movs	r3, #251	; 0xfb
 8008d12:	005b      	lsls	r3, r3, #1
 8008d14:	2218      	movs	r2, #24
 8008d16:	189b      	adds	r3, r3, r2
 8008d18:	19db      	adds	r3, r3, r7
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	701a      	strb	r2, [r3, #0]
 8008d1e:	e037      	b.n	8008d90 <astronode_send_cmd_rr+0x284>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8008d20:	23fb      	movs	r3, #251	; 0xfb
 8008d22:	005b      	lsls	r3, r3, #1
 8008d24:	2218      	movs	r2, #24
 8008d26:	189b      	adds	r3, r3, r2
 8008d28:	19db      	adds	r3, r3, r7
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	22f4      	movs	r2, #244	; 0xf4
 8008d2e:	0052      	lsls	r2, r2, #1
 8008d30:	2118      	movs	r1, #24
 8008d32:	1852      	adds	r2, r2, r1
 8008d34:	19d2      	adds	r2, r2, r7
 8008d36:	6812      	ldr	r2, [r2, #0]
 8008d38:	5cd3      	ldrb	r3, [r2, r3]
 8008d3a:	1c5a      	adds	r2, r3, #1
 8008d3c:	4b40      	ldr	r3, [pc, #256]	; (8008e40 <astronode_send_cmd_rr+0x334>)
 8008d3e:	18d3      	adds	r3, r2, r3
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	001a      	movs	r2, r3
 8008d44:	2397      	movs	r3, #151	; 0x97
 8008d46:	4013      	ands	r3, r2
 8008d48:	d105      	bne.n	8008d56 <astronode_send_cmd_rr+0x24a>
                {
                    send_debug_logs("Command contains non printable characters");
 8008d4a:	4b3e      	ldr	r3, [pc, #248]	; (8008e44 <astronode_send_cmd_rr+0x338>)
 8008d4c:	0018      	movs	r0, r3
 8008d4e:	f7fa f993 	bl	8003078 <send_debug_logs>
                    return false;
 8008d52:	2300      	movs	r3, #0
 8008d54:	e056      	b.n	8008e04 <astronode_send_cmd_rr+0x2f8>
                }
            	my_astro_rcv_cmd[index] = command_content[index] ;
 8008d56:	20fb      	movs	r0, #251	; 0xfb
 8008d58:	0040      	lsls	r0, r0, #1
 8008d5a:	2318      	movs	r3, #24
 8008d5c:	18c3      	adds	r3, r0, r3
 8008d5e:	19db      	adds	r3, r3, r7
 8008d60:	781a      	ldrb	r2, [r3, #0]
 8008d62:	2318      	movs	r3, #24
 8008d64:	18c3      	adds	r3, r0, r3
 8008d66:	19db      	adds	r3, r3, r7
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	69f9      	ldr	r1, [r7, #28]
 8008d6c:	18cb      	adds	r3, r1, r3
 8008d6e:	21f4      	movs	r1, #244	; 0xf4
 8008d70:	0049      	lsls	r1, r1, #1
 8008d72:	2418      	movs	r4, #24
 8008d74:	1909      	adds	r1, r1, r4
 8008d76:	19c9      	adds	r1, r1, r7
 8008d78:	6809      	ldr	r1, [r1, #0]
 8008d7a:	5c8a      	ldrb	r2, [r1, r2]
 8008d7c:	701a      	strb	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8008d7e:	2318      	movs	r3, #24
 8008d80:	18c3      	adds	r3, r0, r3
 8008d82:	19db      	adds	r3, r3, r7
 8008d84:	781a      	ldrb	r2, [r3, #0]
 8008d86:	2318      	movs	r3, #24
 8008d88:	18c3      	adds	r3, r0, r3
 8008d8a:	19db      	adds	r3, r3, r7
 8008d8c:	3201      	adds	r2, #1
 8008d8e:	701a      	strb	r2, [r3, #0]
 8008d90:	23fb      	movs	r3, #251	; 0xfb
 8008d92:	005b      	lsls	r3, r3, #1
 8008d94:	2218      	movs	r2, #24
 8008d96:	189b      	adds	r3, r3, r2
 8008d98:	19db      	adds	r3, r3, r7
 8008d9a:	781b      	ldrb	r3, [r3, #0]
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	21f3      	movs	r1, #243	; 0xf3
 8008da0:	0049      	lsls	r1, r1, #1
 8008da2:	2218      	movs	r2, #24
 8008da4:	188a      	adds	r2, r1, r2
 8008da6:	19d2      	adds	r2, r2, r7
 8008da8:	8812      	ldrh	r2, [r2, #0]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d8b8      	bhi.n	8008d20 <astronode_send_cmd_rr+0x214>
            }
            result = true ;
 8008dae:	23f8      	movs	r3, #248	; 0xf8
 8008db0:	33ff      	adds	r3, #255	; 0xff
 8008db2:	2218      	movs	r2, #24
 8008db4:	189b      	adds	r3, r3, r2
 8008db6:	19db      	adds	r3, r3, r7
 8008db8:	2201      	movs	r2, #1
 8008dba:	701a      	strb	r2, [r3, #0]
            my_astro_rcv_cmd[command_content_size] = 0 ;
 8008dbc:	2318      	movs	r3, #24
 8008dbe:	18cb      	adds	r3, r1, r3
 8008dc0:	19db      	adds	r3, r3, r7
 8008dc2:	881b      	ldrh	r3, [r3, #0]
 8008dc4:	69fa      	ldr	r2, [r7, #28]
 8008dc6:	18d3      	adds	r3, r2, r3
 8008dc8:	2200      	movs	r2, #0
 8008dca:	701a      	strb	r2, [r3, #0]
            send_debug_logs("Command content is: ");
 8008dcc:	4b1e      	ldr	r3, [pc, #120]	; (8008e48 <astronode_send_cmd_rr+0x33c>)
 8008dce:	0018      	movs	r0, r3
 8008dd0:	f7fa f952 	bl	8003078 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 8008dd4:	2358      	movs	r3, #88	; 0x58
 8008dd6:	2218      	movs	r2, #24
 8008dd8:	189b      	adds	r3, r3, r2
 8008dda:	19db      	adds	r3, r3, r7
 8008ddc:	1d5a      	adds	r2, r3, #5
 8008dde:	491b      	ldr	r1, [pc, #108]	; (8008e4c <astronode_send_cmd_rr+0x340>)
 8008de0:	24f4      	movs	r4, #244	; 0xf4
 8008de2:	0064      	lsls	r4, r4, #1
 8008de4:	2318      	movs	r3, #24
 8008de6:	18e3      	adds	r3, r4, r3
 8008de8:	19db      	adds	r3, r3, r7
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	0018      	movs	r0, r3
 8008dee:	f003 f94d 	bl	800c08c <sprintf>
            send_debug_logs(command_content);
 8008df2:	2318      	movs	r3, #24
 8008df4:	18e3      	adds	r3, r4, r3
 8008df6:	19db      	adds	r3, r3, r7
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	0018      	movs	r0, r3
 8008dfc:	f7fa f93c 	bl	8003078 <send_debug_logs>
 8008e00:	46b5      	mov	sp, r6
 8008e02:	e005      	b.n	8008e10 <astronode_send_cmd_rr+0x304>
                return result ;
 8008e04:	46b5      	mov	sp, r6
 8008e06:	e009      	b.n	8008e1c <astronode_send_cmd_rr+0x310>
        }
        else
        {
            send_debug_logs("No command available.");
 8008e08:	4b11      	ldr	r3, [pc, #68]	; (8008e50 <astronode_send_cmd_rr+0x344>)
 8008e0a:	0018      	movs	r0, r3
 8008e0c:	f7fa f934 	bl	8003078 <send_debug_logs>
        }
    }
    return result ;
 8008e10:	23f8      	movs	r3, #248	; 0xf8
 8008e12:	33ff      	adds	r3, #255	; 0xff
 8008e14:	2218      	movs	r2, #24
 8008e16:	189b      	adds	r3, r3, r2
 8008e18:	19db      	adds	r3, r3, r7
 8008e1a:	781b      	ldrb	r3, [r3, #0]
}
 8008e1c:	0018      	movs	r0, r3
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	2385      	movs	r3, #133	; 0x85
 8008e22:	009b      	lsls	r3, r3, #2
 8008e24:	449d      	add	sp, r3
 8008e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e28:	fffffdec 	.word	0xfffffdec
 8008e2c:	fffffe60 	.word	0xfffffe60
 8008e30:	08013d20 	.word	0x08013d20
 8008e34:	08013d3c 	.word	0x08013d3c
 8008e38:	08013d8c 	.word	0x08013d8c
 8008e3c:	080133b0 	.word	0x080133b0
 8008e40:	080148f8 	.word	0x080148f8
 8008e44:	08013da0 	.word	0x08013da0
 8008e48:	08013dcc 	.word	0x08013dcc
 8008e4c:	08013de4 	.word	0x08013de4
 8008e50:	08013de8 	.word	0x08013de8

08008e54 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 8008e58:	4b02      	ldr	r3, [pc, #8]	; (8008e64 <is_sak_available+0x10>)
 8008e5a:	781b      	ldrb	r3, [r3, #0]
}
 8008e5c:	0018      	movs	r0, r3
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	46c0      	nop			; (mov r8, r8)
 8008e64:	20000b0c 	.word	0x20000b0c

08008e68 <is_astronode_reset>:

bool is_astronode_reset()
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 8008e6c:	4b02      	ldr	r3, [pc, #8]	; (8008e78 <is_astronode_reset+0x10>)
 8008e6e:	781b      	ldrb	r3, [r3, #0]
}
 8008e70:	0018      	movs	r0, r3
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}
 8008e76:	46c0      	nop			; (mov r8, r8)
 8008e78:	20000b0d 	.word	0x20000b0d

08008e7c <is_command_available>:

bool is_command_available()
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	af00      	add	r7, sp, #0
    return g_is_command_available;
 8008e80:	4b02      	ldr	r3, [pc, #8]	; (8008e8c <is_command_available+0x10>)
 8008e82:	781b      	ldrb	r3, [r3, #0]
}
 8008e84:	0018      	movs	r0, r3
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bd80      	pop	{r7, pc}
 8008e8a:	46c0      	nop			; (mov r8, r8)
 8008e8c:	20000b0e 	.word	0x20000b0e

08008e90 <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	b082      	sub	sp, #8
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	0002      	movs	r2, r0
 8008e98:	6039      	str	r1, [r7, #0]
 8008e9a:	1dfb      	adds	r3, r7, #7
 8008e9c:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 8008e9e:	1dfb      	adds	r3, r7, #7
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	2b2f      	cmp	r3, #47	; 0x2f
 8008ea4:	d90b      	bls.n	8008ebe <ascii_to_value+0x2e>
 8008ea6:	1dfb      	adds	r3, r7, #7
 8008ea8:	781b      	ldrb	r3, [r3, #0]
 8008eaa:	2b39      	cmp	r3, #57	; 0x39
 8008eac:	d807      	bhi.n	8008ebe <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 8008eae:	1dfb      	adds	r3, r7, #7
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	3b30      	subs	r3, #48	; 0x30
 8008eb4:	b2da      	uxtb	r2, r3
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	701a      	strb	r2, [r3, #0]
        return true;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	e010      	b.n	8008ee0 <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 8008ebe:	1dfb      	adds	r3, r7, #7
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	2b40      	cmp	r3, #64	; 0x40
 8008ec4:	d90b      	bls.n	8008ede <ascii_to_value+0x4e>
 8008ec6:	1dfb      	adds	r3, r7, #7
 8008ec8:	781b      	ldrb	r3, [r3, #0]
 8008eca:	2b46      	cmp	r3, #70	; 0x46
 8008ecc:	d807      	bhi.n	8008ede <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 8008ece:	1dfb      	adds	r3, r7, #7
 8008ed0:	781b      	ldrb	r3, [r3, #0]
 8008ed2:	3b37      	subs	r3, #55	; 0x37
 8008ed4:	b2da      	uxtb	r2, r3
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	701a      	strb	r2, [r3, #0]
        return true;
 8008eda:	2301      	movs	r3, #1
 8008edc:	e000      	b.n	8008ee0 <ascii_to_value+0x50>
    }
    else
    {
        return false;
 8008ede:	2300      	movs	r3, #0
    }
}
 8008ee0:	0018      	movs	r0, r3
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	b002      	add	sp, #8
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008eea:	b085      	sub	sp, #20
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 8008ef2:	250e      	movs	r5, #14
 8008ef4:	197b      	adds	r3, r7, r5
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008efa:	197b      	adds	r3, r7, r5
 8008efc:	881b      	ldrh	r3, [r3, #0]
 8008efe:	197a      	adds	r2, r7, r5
 8008f00:	1c59      	adds	r1, r3, #1
 8008f02:	8011      	strh	r1, [r2, #0]
 8008f04:	001a      	movs	r2, r3
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	189b      	adds	r3, r3, r2
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	260a      	movs	r6, #10
 8008f12:	19bc      	adds	r4, r7, r6
 8008f14:	4a44      	ldr	r2, [pc, #272]	; (8009028 <astronode_create_request_transport+0x140>)
 8008f16:	2101      	movs	r1, #1
 8008f18:	0018      	movs	r0, r3
 8008f1a:	f000 fa7d 	bl	8009418 <calculate_crc>
 8008f1e:	0003      	movs	r3, r0
 8008f20:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	1c58      	adds	r0, r3, #1
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	22c4      	movs	r2, #196	; 0xc4
 8008f2a:	5a99      	ldrh	r1, [r3, r2]
 8008f2c:	19bc      	adds	r4, r7, r6
 8008f2e:	19bb      	adds	r3, r7, r6
 8008f30:	881b      	ldrh	r3, [r3, #0]
 8008f32:	001a      	movs	r2, r3
 8008f34:	f000 fa70 	bl	8009418 <calculate_crc>
 8008f38:	0003      	movs	r3, r0
 8008f3a:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 8008f3c:	19bb      	adds	r3, r7, r6
 8008f3e:	881b      	ldrh	r3, [r3, #0]
 8008f40:	021b      	lsls	r3, r3, #8
 8008f42:	b21a      	sxth	r2, r3
 8008f44:	0031      	movs	r1, r6
 8008f46:	19bb      	adds	r3, r7, r6
 8008f48:	881b      	ldrh	r3, [r3, #0]
 8008f4a:	0a1b      	lsrs	r3, r3, #8
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	b21b      	sxth	r3, r3
 8008f50:	4313      	orrs	r3, r2
 8008f52:	b21a      	sxth	r2, r3
 8008f54:	187b      	adds	r3, r7, r1
 8008f56:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	7818      	ldrb	r0, [r3, #0]
 8008f5c:	197b      	adds	r3, r7, r5
 8008f5e:	881b      	ldrh	r3, [r3, #0]
 8008f60:	683a      	ldr	r2, [r7, #0]
 8008f62:	18d3      	adds	r3, r2, r3
 8008f64:	0019      	movs	r1, r3
 8008f66:	f000 fbeb 	bl	8009740 <uint8_to_ascii_buffer>
    index += 2;
 8008f6a:	197b      	adds	r3, r7, r5
 8008f6c:	197a      	adds	r2, r7, r5
 8008f6e:	8812      	ldrh	r2, [r2, #0]
 8008f70:	3202      	adds	r2, #2
 8008f72:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008f74:	230c      	movs	r3, #12
 8008f76:	18fb      	adds	r3, r7, r3
 8008f78:	2200      	movs	r2, #0
 8008f7a:	801a      	strh	r2, [r3, #0]
 8008f7c:	e017      	b.n	8008fae <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 8008f7e:	240c      	movs	r4, #12
 8008f80:	193b      	adds	r3, r7, r4
 8008f82:	881b      	ldrh	r3, [r3, #0]
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	18d3      	adds	r3, r2, r3
 8008f88:	7858      	ldrb	r0, [r3, #1]
 8008f8a:	250e      	movs	r5, #14
 8008f8c:	197b      	adds	r3, r7, r5
 8008f8e:	881b      	ldrh	r3, [r3, #0]
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	18d3      	adds	r3, r2, r3
 8008f94:	0019      	movs	r1, r3
 8008f96:	f000 fbd3 	bl	8009740 <uint8_to_ascii_buffer>
        index += 2;
 8008f9a:	197b      	adds	r3, r7, r5
 8008f9c:	197a      	adds	r2, r7, r5
 8008f9e:	8812      	ldrh	r2, [r2, #0]
 8008fa0:	3202      	adds	r2, #2
 8008fa2:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008fa4:	193b      	adds	r3, r7, r4
 8008fa6:	881a      	ldrh	r2, [r3, #0]
 8008fa8:	193b      	adds	r3, r7, r4
 8008faa:	3201      	adds	r2, #1
 8008fac:	801a      	strh	r2, [r3, #0]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	22c4      	movs	r2, #196	; 0xc4
 8008fb2:	5a9b      	ldrh	r3, [r3, r2]
 8008fb4:	220c      	movs	r2, #12
 8008fb6:	18ba      	adds	r2, r7, r2
 8008fb8:	8812      	ldrh	r2, [r2, #0]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d3df      	bcc.n	8008f7e <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 8008fbe:	250a      	movs	r5, #10
 8008fc0:	197b      	adds	r3, r7, r5
 8008fc2:	881b      	ldrh	r3, [r3, #0]
 8008fc4:	0a1b      	lsrs	r3, r3, #8
 8008fc6:	b29b      	uxth	r3, r3
 8008fc8:	b2d8      	uxtb	r0, r3
 8008fca:	240e      	movs	r4, #14
 8008fcc:	193b      	adds	r3, r7, r4
 8008fce:	881b      	ldrh	r3, [r3, #0]
 8008fd0:	683a      	ldr	r2, [r7, #0]
 8008fd2:	18d3      	adds	r3, r2, r3
 8008fd4:	0019      	movs	r1, r3
 8008fd6:	f000 fbb3 	bl	8009740 <uint8_to_ascii_buffer>
    index += 2;
 8008fda:	0021      	movs	r1, r4
 8008fdc:	187b      	adds	r3, r7, r1
 8008fde:	187a      	adds	r2, r7, r1
 8008fe0:	8812      	ldrh	r2, [r2, #0]
 8008fe2:	3202      	adds	r2, #2
 8008fe4:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008fe6:	197b      	adds	r3, r7, r5
 8008fe8:	881b      	ldrh	r3, [r3, #0]
 8008fea:	b2d8      	uxtb	r0, r3
 8008fec:	000c      	movs	r4, r1
 8008fee:	187b      	adds	r3, r7, r1
 8008ff0:	881b      	ldrh	r3, [r3, #0]
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	18d3      	adds	r3, r2, r3
 8008ff6:	0019      	movs	r1, r3
 8008ff8:	f000 fba2 	bl	8009740 <uint8_to_ascii_buffer>
    index += 2;
 8008ffc:	0020      	movs	r0, r4
 8008ffe:	183b      	adds	r3, r7, r0
 8009000:	183a      	adds	r2, r7, r0
 8009002:	8812      	ldrh	r2, [r2, #0]
 8009004:	3202      	adds	r2, #2
 8009006:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8009008:	183b      	adds	r3, r7, r0
 800900a:	881b      	ldrh	r3, [r3, #0]
 800900c:	183a      	adds	r2, r7, r0
 800900e:	1c59      	adds	r1, r3, #1
 8009010:	8011      	strh	r1, [r2, #0]
 8009012:	001a      	movs	r2, r3
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	189b      	adds	r3, r3, r2
 8009018:	2203      	movs	r2, #3
 800901a:	701a      	strb	r2, [r3, #0]

    return index;
 800901c:	183b      	adds	r3, r7, r0
 800901e:	881b      	ldrh	r3, [r3, #0]
}
 8009020:	0018      	movs	r0, r3
 8009022:	46bd      	mov	sp, r7
 8009024:	b005      	add	sp, #20
 8009026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009028:	0000ffff 	.word	0x0000ffff

0800902c <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 800902c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800902e:	b089      	sub	sp, #36	; 0x24
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	607a      	str	r2, [r7, #4]
 8009036:	230a      	movs	r3, #10
 8009038:	18fb      	adds	r3, r7, r3
 800903a:	1c0a      	adds	r2, r1, #0
 800903c:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	2b02      	cmp	r3, #2
 8009044:	d005      	beq.n	8009052 <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 8009046:	4bbd      	ldr	r3, [pc, #756]	; (800933c <astronode_decode_answer_transport+0x310>)
 8009048:	0018      	movs	r0, r3
 800904a:	f7fa f815 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 800904e:	2300      	movs	r3, #0
 8009050:	e170      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 8009052:	210a      	movs	r1, #10
 8009054:	187b      	adds	r3, r7, r1
 8009056:	881b      	ldrh	r3, [r3, #0]
 8009058:	2201      	movs	r2, #1
 800905a:	4013      	ands	r3, r2
 800905c:	b29b      	uxth	r3, r3
 800905e:	2b00      	cmp	r3, #0
 8009060:	d103      	bne.n	800906a <astronode_decode_answer_transport+0x3e>
 8009062:	187b      	adds	r3, r7, r1
 8009064:	881b      	ldrh	r3, [r3, #0]
 8009066:	2b07      	cmp	r3, #7
 8009068:	d805      	bhi.n	8009076 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 800906a:	4bb5      	ldr	r3, [pc, #724]	; (8009340 <astronode_decode_answer_transport+0x314>)
 800906c:	0018      	movs	r0, r3
 800906e:	f7fa f803 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 8009072:	2300      	movs	r3, #0
 8009074:	e15e      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 8009076:	230a      	movs	r3, #10
 8009078:	18fb      	adds	r3, r7, r3
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	3b08      	subs	r3, #8
 800907e:	2b00      	cmp	r3, #0
 8009080:	da00      	bge.n	8009084 <astronode_decode_answer_transport+0x58>
 8009082:	3301      	adds	r3, #1
 8009084:	105b      	asrs	r3, r3, #1
 8009086:	b299      	uxth	r1, r3
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	22c4      	movs	r2, #196	; 0xc4
 800908c:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 800908e:	230a      	movs	r3, #10
 8009090:	18fb      	adds	r3, r7, r3
 8009092:	881b      	ldrh	r3, [r3, #0]
 8009094:	3b01      	subs	r3, #1
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	18d3      	adds	r3, r2, r3
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	2b03      	cmp	r3, #3
 800909e:	d005      	beq.n	80090ac <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 80090a0:	4ba8      	ldr	r3, [pc, #672]	; (8009344 <astronode_decode_answer_transport+0x318>)
 80090a2:	0018      	movs	r0, r3
 80090a4:	f7f9 ffe8 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 80090a8:	2300      	movs	r3, #0
 80090aa:	e143      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 80090ac:	2117      	movs	r1, #23
 80090ae:	187b      	adds	r3, r7, r1
 80090b0:	2200      	movs	r2, #0
 80090b2:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 80090b4:	2416      	movs	r4, #22
 80090b6:	193b      	adds	r3, r7, r4
 80090b8:	2200      	movs	r2, #0
 80090ba:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	3301      	adds	r3, #1
 80090c0:	781b      	ldrb	r3, [r3, #0]
 80090c2:	187a      	adds	r2, r7, r1
 80090c4:	0011      	movs	r1, r2
 80090c6:	0018      	movs	r0, r3
 80090c8:	f7ff fee2 	bl	8008e90 <ascii_to_value>
 80090cc:	0003      	movs	r3, r0
 80090ce:	001a      	movs	r2, r3
 80090d0:	2301      	movs	r3, #1
 80090d2:	4053      	eors	r3, r2
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10e      	bne.n	80090f8 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	3302      	adds	r3, #2
 80090de:	781b      	ldrb	r3, [r3, #0]
 80090e0:	193a      	adds	r2, r7, r4
 80090e2:	0011      	movs	r1, r2
 80090e4:	0018      	movs	r0, r3
 80090e6:	f7ff fed3 	bl	8008e90 <ascii_to_value>
 80090ea:	0003      	movs	r3, r0
 80090ec:	001a      	movs	r2, r3
 80090ee:	2301      	movs	r3, #1
 80090f0:	4053      	eors	r3, r2
 80090f2:	b2db      	uxtb	r3, r3
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d005      	beq.n	8009104 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80090f8:	4b93      	ldr	r3, [pc, #588]	; (8009348 <astronode_decode_answer_transport+0x31c>)
 80090fa:	0018      	movs	r0, r3
 80090fc:	f7f9 ffbc 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 8009100:	2300      	movs	r3, #0
 8009102:	e117      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8009104:	2317      	movs	r3, #23
 8009106:	18fb      	adds	r3, r7, r3
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	011b      	lsls	r3, r3, #4
 800910c:	b2da      	uxtb	r2, r3
 800910e:	2316      	movs	r3, #22
 8009110:	18fb      	adds	r3, r7, r3
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	18d3      	adds	r3, r2, r3
 8009116:	b2da      	uxtb	r2, r3
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 800911c:	231e      	movs	r3, #30
 800911e:	18fb      	adds	r3, r7, r3
 8009120:	2203      	movs	r2, #3
 8009122:	801a      	strh	r2, [r3, #0]
 8009124:	231c      	movs	r3, #28
 8009126:	18fb      	adds	r3, r7, r3
 8009128:	2200      	movs	r2, #0
 800912a:	801a      	strh	r2, [r3, #0]
 800912c:	e045      	b.n	80091ba <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 800912e:	241e      	movs	r4, #30
 8009130:	193b      	adds	r3, r7, r4
 8009132:	881b      	ldrh	r3, [r3, #0]
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	18d3      	adds	r3, r2, r3
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	2217      	movs	r2, #23
 800913c:	18ba      	adds	r2, r7, r2
 800913e:	0011      	movs	r1, r2
 8009140:	0018      	movs	r0, r3
 8009142:	f7ff fea5 	bl	8008e90 <ascii_to_value>
 8009146:	0003      	movs	r3, r0
 8009148:	001a      	movs	r2, r3
 800914a:	2301      	movs	r3, #1
 800914c:	4053      	eors	r3, r2
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b00      	cmp	r3, #0
 8009152:	d112      	bne.n	800917a <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 8009154:	193b      	adds	r3, r7, r4
 8009156:	881b      	ldrh	r3, [r3, #0]
 8009158:	3301      	adds	r3, #1
 800915a:	68fa      	ldr	r2, [r7, #12]
 800915c:	18d3      	adds	r3, r2, r3
 800915e:	781b      	ldrb	r3, [r3, #0]
 8009160:	2216      	movs	r2, #22
 8009162:	18ba      	adds	r2, r7, r2
 8009164:	0011      	movs	r1, r2
 8009166:	0018      	movs	r0, r3
 8009168:	f7ff fe92 	bl	8008e90 <ascii_to_value>
 800916c:	0003      	movs	r3, r0
 800916e:	001a      	movs	r2, r3
 8009170:	2301      	movs	r3, #1
 8009172:	4053      	eors	r3, r2
 8009174:	b2db      	uxtb	r3, r3
 8009176:	2b00      	cmp	r3, #0
 8009178:	d005      	beq.n	8009186 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 800917a:	4b73      	ldr	r3, [pc, #460]	; (8009348 <astronode_decode_answer_transport+0x31c>)
 800917c:	0018      	movs	r0, r3
 800917e:	f7f9 ff7b 	bl	8003078 <send_debug_logs>
            return RS_FAILURE;
 8009182:	2300      	movs	r3, #0
 8009184:	e0d6      	b.n	8009334 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 8009186:	2317      	movs	r3, #23
 8009188:	18fb      	adds	r3, r7, r3
 800918a:	781b      	ldrb	r3, [r3, #0]
 800918c:	011b      	lsls	r3, r3, #4
 800918e:	b2d9      	uxtb	r1, r3
 8009190:	2316      	movs	r3, #22
 8009192:	18fb      	adds	r3, r7, r3
 8009194:	781a      	ldrb	r2, [r3, #0]
 8009196:	201c      	movs	r0, #28
 8009198:	183b      	adds	r3, r7, r0
 800919a:	881b      	ldrh	r3, [r3, #0]
 800919c:	1838      	adds	r0, r7, r0
 800919e:	1c5c      	adds	r4, r3, #1
 80091a0:	8004      	strh	r4, [r0, #0]
 80091a2:	0018      	movs	r0, r3
 80091a4:	188b      	adds	r3, r1, r2
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	181b      	adds	r3, r3, r0
 80091ac:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 80091ae:	221e      	movs	r2, #30
 80091b0:	18bb      	adds	r3, r7, r2
 80091b2:	18ba      	adds	r2, r7, r2
 80091b4:	8812      	ldrh	r2, [r2, #0]
 80091b6:	3202      	adds	r2, #2
 80091b8:	801a      	strh	r2, [r3, #0]
 80091ba:	231e      	movs	r3, #30
 80091bc:	18fb      	adds	r3, r7, r3
 80091be:	881a      	ldrh	r2, [r3, #0]
 80091c0:	260a      	movs	r6, #10
 80091c2:	19bb      	adds	r3, r7, r6
 80091c4:	881b      	ldrh	r3, [r3, #0]
 80091c6:	3b05      	subs	r3, #5
 80091c8:	429a      	cmp	r2, r3
 80091ca:	dbb0      	blt.n	800912e <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	251a      	movs	r5, #26
 80091d0:	197c      	adds	r4, r7, r5
 80091d2:	4a5e      	ldr	r2, [pc, #376]	; (800934c <astronode_decode_answer_transport+0x320>)
 80091d4:	2101      	movs	r1, #1
 80091d6:	0018      	movs	r0, r3
 80091d8:	f000 f91e 	bl	8009418 <calculate_crc>
 80091dc:	0003      	movs	r3, r0
 80091de:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	1c58      	adds	r0, r3, #1
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	22c4      	movs	r2, #196	; 0xc4
 80091e8:	5a99      	ldrh	r1, [r3, r2]
 80091ea:	197c      	adds	r4, r7, r5
 80091ec:	197b      	adds	r3, r7, r5
 80091ee:	881b      	ldrh	r3, [r3, #0]
 80091f0:	001a      	movs	r2, r3
 80091f2:	f000 f911 	bl	8009418 <calculate_crc>
 80091f6:	0003      	movs	r3, r0
 80091f8:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 80091fa:	197b      	adds	r3, r7, r5
 80091fc:	881b      	ldrh	r3, [r3, #0]
 80091fe:	021b      	lsls	r3, r3, #8
 8009200:	b21a      	sxth	r2, r3
 8009202:	0029      	movs	r1, r5
 8009204:	197b      	adds	r3, r7, r5
 8009206:	881b      	ldrh	r3, [r3, #0]
 8009208:	0a1b      	lsrs	r3, r3, #8
 800920a:	b29b      	uxth	r3, r3
 800920c:	b21b      	sxth	r3, r3
 800920e:	4313      	orrs	r3, r2
 8009210:	b21a      	sxth	r2, r3
 8009212:	187b      	adds	r3, r7, r1
 8009214:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8009216:	19bb      	adds	r3, r7, r6
 8009218:	881b      	ldrh	r3, [r3, #0]
 800921a:	3b05      	subs	r3, #5
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	18d3      	adds	r3, r2, r3
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	2217      	movs	r2, #23
 8009224:	18ba      	adds	r2, r7, r2
 8009226:	0011      	movs	r1, r2
 8009228:	0018      	movs	r0, r3
 800922a:	f7ff fe31 	bl	8008e90 <ascii_to_value>
 800922e:	0003      	movs	r3, r0
 8009230:	001a      	movs	r2, r3
 8009232:	2301      	movs	r3, #1
 8009234:	4053      	eors	r3, r2
 8009236:	b2db      	uxtb	r3, r3
 8009238:	2b00      	cmp	r3, #0
 800923a:	d112      	bne.n	8009262 <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 800923c:	19bb      	adds	r3, r7, r6
 800923e:	881b      	ldrh	r3, [r3, #0]
 8009240:	3b04      	subs	r3, #4
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	18d3      	adds	r3, r2, r3
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	2216      	movs	r2, #22
 800924a:	18ba      	adds	r2, r7, r2
 800924c:	0011      	movs	r1, r2
 800924e:	0018      	movs	r0, r3
 8009250:	f7ff fe1e 	bl	8008e90 <ascii_to_value>
 8009254:	0003      	movs	r3, r0
 8009256:	001a      	movs	r2, r3
 8009258:	2301      	movs	r3, #1
 800925a:	4053      	eors	r3, r2
 800925c:	b2db      	uxtb	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d005      	beq.n	800926e <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8009262:	4b39      	ldr	r3, [pc, #228]	; (8009348 <astronode_decode_answer_transport+0x31c>)
 8009264:	0018      	movs	r0, r3
 8009266:	f7f9 ff07 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 800926a:	2300      	movs	r3, #0
 800926c:	e062      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 800926e:	2017      	movs	r0, #23
 8009270:	183b      	adds	r3, r7, r0
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	b29b      	uxth	r3, r3
 8009276:	031b      	lsls	r3, r3, #12
 8009278:	b299      	uxth	r1, r3
 800927a:	2416      	movs	r4, #22
 800927c:	193b      	adds	r3, r7, r4
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	b29b      	uxth	r3, r3
 8009282:	021b      	lsls	r3, r3, #8
 8009284:	b29a      	uxth	r2, r3
 8009286:	2318      	movs	r3, #24
 8009288:	18fb      	adds	r3, r7, r3
 800928a:	188a      	adds	r2, r1, r2
 800928c:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 800928e:	250a      	movs	r5, #10
 8009290:	197b      	adds	r3, r7, r5
 8009292:	881b      	ldrh	r3, [r3, #0]
 8009294:	3b03      	subs	r3, #3
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	18d3      	adds	r3, r2, r3
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	183a      	adds	r2, r7, r0
 800929e:	0011      	movs	r1, r2
 80092a0:	0018      	movs	r0, r3
 80092a2:	f7ff fdf5 	bl	8008e90 <ascii_to_value>
 80092a6:	0003      	movs	r3, r0
 80092a8:	001a      	movs	r2, r3
 80092aa:	2301      	movs	r3, #1
 80092ac:	4053      	eors	r3, r2
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d111      	bne.n	80092d8 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 80092b4:	197b      	adds	r3, r7, r5
 80092b6:	881b      	ldrh	r3, [r3, #0]
 80092b8:	3b02      	subs	r3, #2
 80092ba:	68fa      	ldr	r2, [r7, #12]
 80092bc:	18d3      	adds	r3, r2, r3
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	193a      	adds	r2, r7, r4
 80092c2:	0011      	movs	r1, r2
 80092c4:	0018      	movs	r0, r3
 80092c6:	f7ff fde3 	bl	8008e90 <ascii_to_value>
 80092ca:	0003      	movs	r3, r0
 80092cc:	001a      	movs	r2, r3
 80092ce:	2301      	movs	r3, #1
 80092d0:	4053      	eors	r3, r2
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d005      	beq.n	80092e4 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80092d8:	4b1b      	ldr	r3, [pc, #108]	; (8009348 <astronode_decode_answer_transport+0x31c>)
 80092da:	0018      	movs	r0, r3
 80092dc:	f7f9 fecc 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 80092e0:	2300      	movs	r3, #0
 80092e2:	e027      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 80092e4:	2317      	movs	r3, #23
 80092e6:	18fb      	adds	r3, r7, r3
 80092e8:	781b      	ldrb	r3, [r3, #0]
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	011b      	lsls	r3, r3, #4
 80092ee:	b29a      	uxth	r2, r3
 80092f0:	2316      	movs	r3, #22
 80092f2:	18fb      	adds	r3, r7, r3
 80092f4:	781b      	ldrb	r3, [r3, #0]
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	18d3      	adds	r3, r2, r3
 80092fa:	b299      	uxth	r1, r3
 80092fc:	2018      	movs	r0, #24
 80092fe:	183b      	adds	r3, r7, r0
 8009300:	183a      	adds	r2, r7, r0
 8009302:	8812      	ldrh	r2, [r2, #0]
 8009304:	188a      	adds	r2, r1, r2
 8009306:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8009308:	183a      	adds	r2, r7, r0
 800930a:	231a      	movs	r3, #26
 800930c:	18fb      	adds	r3, r7, r3
 800930e:	8812      	ldrh	r2, [r2, #0]
 8009310:	881b      	ldrh	r3, [r3, #0]
 8009312:	429a      	cmp	r2, r3
 8009314:	d005      	beq.n	8009322 <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8009316:	4b0e      	ldr	r3, [pc, #56]	; (8009350 <astronode_decode_answer_transport+0x324>)
 8009318:	0018      	movs	r0, r3
 800931a:	f7f9 fead 	bl	8003078 <send_debug_logs>
        return RS_FAILURE;
 800931e:	2300      	movs	r3, #0
 8009320:	e008      	b.n	8009334 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	2bff      	cmp	r3, #255	; 0xff
 8009328:	d103      	bne.n	8009332 <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	0018      	movs	r0, r3
 800932e:	f000 f8c3 	bl	80094b8 <check_for_error>
    }

    return RS_SUCCESS;
 8009332:	2301      	movs	r3, #1
}
 8009334:	0018      	movs	r0, r3
 8009336:	46bd      	mov	sp, r7
 8009338:	b009      	add	sp, #36	; 0x24
 800933a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800933c:	08013e78 	.word	0x08013e78
 8009340:	08013ec8 	.word	0x08013ec8
 8009344:	08013f18 	.word	0x08013f18
 8009348:	08013f68 	.word	0x08013f68
 800934c:	0000ffff 	.word	0x0000ffff
 8009350:	08013fb4 	.word	0x08013fb4

08009354 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 8009354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009356:	4c2b      	ldr	r4, [pc, #172]	; (8009404 <astronode_transport_send_receive+0xb0>)
 8009358:	44a5      	add	sp, r4
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 8009360:	4b29      	ldr	r3, [pc, #164]	; (8009408 <astronode_transport_send_receive+0xb4>)
 8009362:	25ca      	movs	r5, #202	; 0xca
 8009364:	00ad      	lsls	r5, r5, #2
 8009366:	195b      	adds	r3, r3, r5
 8009368:	19db      	adds	r3, r3, r7
 800936a:	2200      	movs	r2, #0
 800936c:	601a      	str	r2, [r3, #0]
 800936e:	3304      	adds	r3, #4
 8009370:	22c4      	movs	r2, #196	; 0xc4
 8009372:	0052      	lsls	r2, r2, #1
 8009374:	2100      	movs	r1, #0
 8009376:	0018      	movs	r0, r3
 8009378:	f002 ff1e 	bl	800c1b8 <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 800937c:	4b23      	ldr	r3, [pc, #140]	; (800940c <astronode_transport_send_receive+0xb8>)
 800937e:	195b      	adds	r3, r3, r5
 8009380:	19db      	adds	r3, r3, r7
 8009382:	2200      	movs	r2, #0
 8009384:	601a      	str	r2, [r3, #0]
 8009386:	3304      	adds	r3, #4
 8009388:	22c4      	movs	r2, #196	; 0xc4
 800938a:	0052      	lsls	r2, r2, #1
 800938c:	2100      	movs	r1, #0
 800938e:	0018      	movs	r0, r3
 8009390:	f002 ff12 	bl	800c1b8 <memset>
    uint16_t answer_length =  0;
 8009394:	4b1e      	ldr	r3, [pc, #120]	; (8009410 <astronode_transport_send_receive+0xbc>)
 8009396:	195b      	adds	r3, r3, r5
 8009398:	19db      	adds	r3, r3, r7
 800939a:	2200      	movs	r2, #0
 800939c:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 800939e:	4e1d      	ldr	r6, [pc, #116]	; (8009414 <astronode_transport_send_receive+0xc0>)
 80093a0:	19bc      	adds	r4, r7, r6
 80093a2:	23cc      	movs	r3, #204	; 0xcc
 80093a4:	005b      	lsls	r3, r3, #1
 80093a6:	18fa      	adds	r2, r7, r3
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	0011      	movs	r1, r2
 80093ac:	0018      	movs	r0, r3
 80093ae:	f7ff fd9b 	bl	8008ee8 <astronode_create_request_transport>
 80093b2:	0003      	movs	r3, r0
 80093b4:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 80093b6:	19bb      	adds	r3, r7, r6
 80093b8:	881a      	ldrh	r2, [r3, #0]
 80093ba:	23cc      	movs	r3, #204	; 0xcc
 80093bc:	005b      	lsls	r3, r3, #1
 80093be:	18fb      	adds	r3, r7, r3
 80093c0:	0011      	movs	r1, r2
 80093c2:	0018      	movs	r0, r3
 80093c4:	f7fa fa34 	bl	8003830 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 80093c8:	230a      	movs	r3, #10
 80093ca:	18fa      	adds	r2, r7, r3
 80093cc:	240c      	movs	r4, #12
 80093ce:	193b      	adds	r3, r7, r4
 80093d0:	0011      	movs	r1, r2
 80093d2:	0018      	movs	r0, r3
 80093d4:	f000 f92c 	bl	8009630 <receive_astronode_answer>
 80093d8:	0003      	movs	r3, r0
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d10a      	bne.n	80093f4 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 80093de:	4b0c      	ldr	r3, [pc, #48]	; (8009410 <astronode_transport_send_receive+0xbc>)
 80093e0:	195b      	adds	r3, r3, r5
 80093e2:	19db      	adds	r3, r3, r7
 80093e4:	8819      	ldrh	r1, [r3, #0]
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	193b      	adds	r3, r7, r4
 80093ea:	0018      	movs	r0, r3
 80093ec:	f7ff fe1e 	bl	800902c <astronode_decode_answer_transport>
 80093f0:	0003      	movs	r3, r0
 80093f2:	e000      	b.n	80093f6 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 80093f4:	2300      	movs	r3, #0
    }
}
 80093f6:	0018      	movs	r0, r3
 80093f8:	46bd      	mov	sp, r7
 80093fa:	23cb      	movs	r3, #203	; 0xcb
 80093fc:	009b      	lsls	r3, r3, #2
 80093fe:	449d      	add	sp, r3
 8009400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009402:	46c0      	nop			; (mov r8, r8)
 8009404:	fffffcd4 	.word	0xfffffcd4
 8009408:	fffffe70 	.word	0xfffffe70
 800940c:	fffffce4 	.word	0xfffffce4
 8009410:	fffffce2 	.word	0xfffffce2
 8009414:	00000326 	.word	0x00000326

08009418 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8009418:	b590      	push	{r4, r7, lr}
 800941a:	b085      	sub	sp, #20
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	0008      	movs	r0, r1
 8009422:	0011      	movs	r1, r2
 8009424:	1cbb      	adds	r3, r7, #2
 8009426:	1c02      	adds	r2, r0, #0
 8009428:	801a      	strh	r2, [r3, #0]
 800942a:	003b      	movs	r3, r7
 800942c:	1c0a      	adds	r2, r1, #0
 800942e:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 8009430:	230e      	movs	r3, #14
 8009432:	18fb      	adds	r3, r7, r3
 8009434:	003a      	movs	r2, r7
 8009436:	8812      	ldrh	r2, [r2, #0]
 8009438:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 800943a:	e02e      	b.n	800949a <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 800943c:	240e      	movs	r4, #14
 800943e:	193b      	adds	r3, r7, r4
 8009440:	881b      	ldrh	r3, [r3, #0]
 8009442:	0a1b      	lsrs	r3, r3, #8
 8009444:	b299      	uxth	r1, r3
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	1c5a      	adds	r2, r3, #1
 800944a:	607a      	str	r2, [r7, #4]
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	b29a      	uxth	r2, r3
 8009450:	200c      	movs	r0, #12
 8009452:	183b      	adds	r3, r7, r0
 8009454:	404a      	eors	r2, r1
 8009456:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 8009458:	183b      	adds	r3, r7, r0
 800945a:	881b      	ldrh	r3, [r3, #0]
 800945c:	091b      	lsrs	r3, r3, #4
 800945e:	b299      	uxth	r1, r3
 8009460:	183b      	adds	r3, r7, r0
 8009462:	183a      	adds	r2, r7, r0
 8009464:	8812      	ldrh	r2, [r2, #0]
 8009466:	404a      	eors	r2, r1
 8009468:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 800946a:	0021      	movs	r1, r4
 800946c:	187b      	adds	r3, r7, r1
 800946e:	881b      	ldrh	r3, [r3, #0]
 8009470:	021b      	lsls	r3, r3, #8
 8009472:	b21a      	sxth	r2, r3
 8009474:	183b      	adds	r3, r7, r0
 8009476:	881b      	ldrh	r3, [r3, #0]
 8009478:	031b      	lsls	r3, r3, #12
 800947a:	b21b      	sxth	r3, r3
 800947c:	4053      	eors	r3, r2
 800947e:	b21a      	sxth	r2, r3
 8009480:	183b      	adds	r3, r7, r0
 8009482:	881b      	ldrh	r3, [r3, #0]
 8009484:	015b      	lsls	r3, r3, #5
 8009486:	b21b      	sxth	r3, r3
 8009488:	4053      	eors	r3, r2
 800948a:	b21a      	sxth	r2, r3
 800948c:	183b      	adds	r3, r7, r0
 800948e:	2000      	movs	r0, #0
 8009490:	5e1b      	ldrsh	r3, [r3, r0]
 8009492:	4053      	eors	r3, r2
 8009494:	b21a      	sxth	r2, r3
 8009496:	187b      	adds	r3, r7, r1
 8009498:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 800949a:	1cbb      	adds	r3, r7, #2
 800949c:	881b      	ldrh	r3, [r3, #0]
 800949e:	1cba      	adds	r2, r7, #2
 80094a0:	1e59      	subs	r1, r3, #1
 80094a2:	8011      	strh	r1, [r2, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d1c9      	bne.n	800943c <calculate_crc+0x24>
    }
    return crc;
 80094a8:	230e      	movs	r3, #14
 80094aa:	18fb      	adds	r3, r7, r3
 80094ac:	881b      	ldrh	r3, [r3, #0]
}
 80094ae:	0018      	movs	r0, r3
 80094b0:	46bd      	mov	sp, r7
 80094b2:	b005      	add	sp, #20
 80094b4:	bd90      	pop	{r4, r7, pc}
	...

080094b8 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	785b      	ldrb	r3, [r3, #1]
 80094c4:	b299      	uxth	r1, r3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	789b      	ldrb	r3, [r3, #2]
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	021b      	lsls	r3, r3, #8
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	200e      	movs	r0, #14
 80094d2:	183b      	adds	r3, r7, r0
 80094d4:	188a      	adds	r2, r1, r2
 80094d6:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 80094d8:	183b      	adds	r3, r7, r0
 80094da:	881b      	ldrh	r3, [r3, #0]
 80094dc:	4a40      	ldr	r2, [pc, #256]	; (80095e0 <check_for_error+0x128>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d100      	bne.n	80094e4 <check_for_error+0x2c>
 80094e2:	e06f      	b.n	80095c4 <check_for_error+0x10c>
 80094e4:	4a3e      	ldr	r2, [pc, #248]	; (80095e0 <check_for_error+0x128>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	dd00      	ble.n	80094ec <check_for_error+0x34>
 80094ea:	e070      	b.n	80095ce <check_for_error+0x116>
 80094ec:	4a3d      	ldr	r2, [pc, #244]	; (80095e4 <check_for_error+0x12c>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d100      	bne.n	80094f4 <check_for_error+0x3c>
 80094f2:	e062      	b.n	80095ba <check_for_error+0x102>
 80094f4:	4a3b      	ldr	r2, [pc, #236]	; (80095e4 <check_for_error+0x12c>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	dd00      	ble.n	80094fc <check_for_error+0x44>
 80094fa:	e068      	b.n	80095ce <check_for_error+0x116>
 80094fc:	4a3a      	ldr	r2, [pc, #232]	; (80095e8 <check_for_error+0x130>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d056      	beq.n	80095b0 <check_for_error+0xf8>
 8009502:	4a39      	ldr	r2, [pc, #228]	; (80095e8 <check_for_error+0x130>)
 8009504:	4293      	cmp	r3, r2
 8009506:	dd00      	ble.n	800950a <check_for_error+0x52>
 8009508:	e061      	b.n	80095ce <check_for_error+0x116>
 800950a:	4a38      	ldr	r2, [pc, #224]	; (80095ec <check_for_error+0x134>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d04a      	beq.n	80095a6 <check_for_error+0xee>
 8009510:	4a36      	ldr	r2, [pc, #216]	; (80095ec <check_for_error+0x134>)
 8009512:	4293      	cmp	r3, r2
 8009514:	dc5b      	bgt.n	80095ce <check_for_error+0x116>
 8009516:	4a36      	ldr	r2, [pc, #216]	; (80095f0 <check_for_error+0x138>)
 8009518:	4293      	cmp	r3, r2
 800951a:	d03f      	beq.n	800959c <check_for_error+0xe4>
 800951c:	4a34      	ldr	r2, [pc, #208]	; (80095f0 <check_for_error+0x138>)
 800951e:	4293      	cmp	r3, r2
 8009520:	dc55      	bgt.n	80095ce <check_for_error+0x116>
 8009522:	4a34      	ldr	r2, [pc, #208]	; (80095f4 <check_for_error+0x13c>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d034      	beq.n	8009592 <check_for_error+0xda>
 8009528:	4a32      	ldr	r2, [pc, #200]	; (80095f4 <check_for_error+0x13c>)
 800952a:	4293      	cmp	r3, r2
 800952c:	dc4f      	bgt.n	80095ce <check_for_error+0x116>
 800952e:	4a32      	ldr	r2, [pc, #200]	; (80095f8 <check_for_error+0x140>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d029      	beq.n	8009588 <check_for_error+0xd0>
 8009534:	4a30      	ldr	r2, [pc, #192]	; (80095f8 <check_for_error+0x140>)
 8009536:	4293      	cmp	r3, r2
 8009538:	dc49      	bgt.n	80095ce <check_for_error+0x116>
 800953a:	4a30      	ldr	r2, [pc, #192]	; (80095fc <check_for_error+0x144>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d01e      	beq.n	800957e <check_for_error+0xc6>
 8009540:	4a2e      	ldr	r2, [pc, #184]	; (80095fc <check_for_error+0x144>)
 8009542:	4293      	cmp	r3, r2
 8009544:	dc43      	bgt.n	80095ce <check_for_error+0x116>
 8009546:	2222      	movs	r2, #34	; 0x22
 8009548:	32ff      	adds	r2, #255	; 0xff
 800954a:	4293      	cmp	r3, r2
 800954c:	d012      	beq.n	8009574 <check_for_error+0xbc>
 800954e:	2291      	movs	r2, #145	; 0x91
 8009550:	0052      	lsls	r2, r2, #1
 8009552:	4293      	cmp	r3, r2
 8009554:	da3b      	bge.n	80095ce <check_for_error+0x116>
 8009556:	2b01      	cmp	r3, #1
 8009558:	d002      	beq.n	8009560 <check_for_error+0xa8>
 800955a:	2b11      	cmp	r3, #17
 800955c:	d005      	beq.n	800956a <check_for_error+0xb2>
 800955e:	e036      	b.n	80095ce <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 8009560:	4b27      	ldr	r3, [pc, #156]	; (8009600 <check_for_error+0x148>)
 8009562:	0018      	movs	r0, r3
 8009564:	f7f9 fd88 	bl	8003078 <send_debug_logs>
            break;
 8009568:	e036      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 800956a:	4b26      	ldr	r3, [pc, #152]	; (8009604 <check_for_error+0x14c>)
 800956c:	0018      	movs	r0, r3
 800956e:	f7f9 fd83 	bl	8003078 <send_debug_logs>
            break;
 8009572:	e031      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 8009574:	4b24      	ldr	r3, [pc, #144]	; (8009608 <check_for_error+0x150>)
 8009576:	0018      	movs	r0, r3
 8009578:	f7f9 fd7e 	bl	8003078 <send_debug_logs>
            break;
 800957c:	e02c      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 800957e:	4b23      	ldr	r3, [pc, #140]	; (800960c <check_for_error+0x154>)
 8009580:	0018      	movs	r0, r3
 8009582:	f7f9 fd79 	bl	8003078 <send_debug_logs>
            break;
 8009586:	e027      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 8009588:	4b21      	ldr	r3, [pc, #132]	; (8009610 <check_for_error+0x158>)
 800958a:	0018      	movs	r0, r3
 800958c:	f7f9 fd74 	bl	8003078 <send_debug_logs>
            break;
 8009590:	e022      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 8009592:	4b20      	ldr	r3, [pc, #128]	; (8009614 <check_for_error+0x15c>)
 8009594:	0018      	movs	r0, r3
 8009596:	f7f9 fd6f 	bl	8003078 <send_debug_logs>
            break;
 800959a:	e01d      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 800959c:	4b1e      	ldr	r3, [pc, #120]	; (8009618 <check_for_error+0x160>)
 800959e:	0018      	movs	r0, r3
 80095a0:	f7f9 fd6a 	bl	8003078 <send_debug_logs>
            break;
 80095a4:	e018      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 80095a6:	4b1d      	ldr	r3, [pc, #116]	; (800961c <check_for_error+0x164>)
 80095a8:	0018      	movs	r0, r3
 80095aa:	f7f9 fd65 	bl	8003078 <send_debug_logs>
            break;
 80095ae:	e013      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 80095b0:	4b1b      	ldr	r3, [pc, #108]	; (8009620 <check_for_error+0x168>)
 80095b2:	0018      	movs	r0, r3
 80095b4:	f7f9 fd60 	bl	8003078 <send_debug_logs>
            break;
 80095b8:	e00e      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 80095ba:	4b1a      	ldr	r3, [pc, #104]	; (8009624 <check_for_error+0x16c>)
 80095bc:	0018      	movs	r0, r3
 80095be:	f7f9 fd5b 	bl	8003078 <send_debug_logs>
            break;
 80095c2:	e009      	b.n	80095d8 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 80095c4:	4b18      	ldr	r3, [pc, #96]	; (8009628 <check_for_error+0x170>)
 80095c6:	0018      	movs	r0, r3
 80095c8:	f7f9 fd56 	bl	8003078 <send_debug_logs>
            break;
 80095cc:	e004      	b.n	80095d8 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 80095ce:	4b17      	ldr	r3, [pc, #92]	; (800962c <check_for_error+0x174>)
 80095d0:	0018      	movs	r0, r3
 80095d2:	f7f9 fd51 	bl	8003078 <send_debug_logs>
            break;
 80095d6:	46c0      	nop			; (mov r8, r8)
    }
}
 80095d8:	46c0      	nop			; (mov r8, r8)
 80095da:	46bd      	mov	sp, r7
 80095dc:	b004      	add	sp, #16
 80095de:	bd80      	pop	{r7, pc}
 80095e0:	00004601 	.word	0x00004601
 80095e4:	00004501 	.word	0x00004501
 80095e8:	00003501 	.word	0x00003501
 80095ec:	00002601 	.word	0x00002601
 80095f0:	00002511 	.word	0x00002511
 80095f4:	00002501 	.word	0x00002501
 80095f8:	00000611 	.word	0x00000611
 80095fc:	00000601 	.word	0x00000601
 8009600:	08013ff8 	.word	0x08013ff8
 8009604:	08014044 	.word	0x08014044
 8009608:	080140a8 	.word	0x080140a8
 800960c:	080140e0 	.word	0x080140e0
 8009610:	08014184 	.word	0x08014184
 8009614:	080141ec 	.word	0x080141ec
 8009618:	0801424c 	.word	0x0801424c
 800961c:	080142d8 	.word	0x080142d8
 8009620:	08014338 	.word	0x08014338
 8009624:	080143e4 	.word	0x080143e4
 8009628:	08014430 	.word	0x08014430
 800962c:	08014478 	.word	0x08014478

08009630 <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 8009630:	b5b0      	push	{r4, r5, r7, lr}
 8009632:	b086      	sub	sp, #24
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 800963a:	230f      	movs	r3, #15
 800963c:	18fb      	adds	r3, r7, r3
 800963e:	2200      	movs	r2, #0
 8009640:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 8009642:	2316      	movs	r3, #22
 8009644:	18fb      	adds	r3, r7, r3
 8009646:	2200      	movs	r2, #0
 8009648:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 800964a:	f7fa f90f 	bl	800386c <get_systick>
 800964e:	0003      	movs	r3, r0
 8009650:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 8009652:	2315      	movs	r3, #21
 8009654:	18fb      	adds	r3, r7, r3
 8009656:	2200      	movs	r2, #0
 8009658:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 800965a:	e054      	b.n	8009706 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 800965c:	4a34      	ldr	r2, [pc, #208]	; (8009730 <receive_astronode_answer+0x100>)
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	0011      	movs	r1, r2
 8009662:	0018      	movs	r0, r3
 8009664:	f7fa f90a 	bl	800387c <is_systick_timeout_over>
 8009668:	1e03      	subs	r3, r0, #0
 800966a:	d005      	beq.n	8009678 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 800966c:	4b31      	ldr	r3, [pc, #196]	; (8009734 <receive_astronode_answer+0x104>)
 800966e:	0018      	movs	r0, r3
 8009670:	f7f9 fd02 	bl	8003078 <send_debug_logs>
            return RS_FAILURE;
 8009674:	2300      	movs	r3, #0
 8009676:	e057      	b.n	8009728 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 8009678:	250f      	movs	r5, #15
 800967a:	197b      	adds	r3, r7, r5
 800967c:	0018      	movs	r0, r3
 800967e:	f7fa f913 	bl	80038a8 <is_astronode_character_received>
 8009682:	0003      	movs	r3, r0
 8009684:	0019      	movs	r1, r3
 8009686:	2016      	movs	r0, #22
 8009688:	183b      	adds	r3, r7, r0
 800968a:	183a      	adds	r2, r7, r0
 800968c:	8812      	ldrh	r2, [r2, #0]
 800968e:	801a      	strh	r2, [r3, #0]
 8009690:	2415      	movs	r4, #21
 8009692:	193b      	adds	r3, r7, r4
 8009694:	193a      	adds	r2, r7, r4
 8009696:	7812      	ldrb	r2, [r2, #0]
 8009698:	701a      	strb	r2, [r3, #0]
 800969a:	2900      	cmp	r1, #0
 800969c:	d033      	beq.n	8009706 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 800969e:	197b      	adds	r3, r7, r5
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	d105      	bne.n	80096b2 <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 80096a6:	193b      	adds	r3, r7, r4
 80096a8:	2200      	movs	r2, #0
 80096aa:	701a      	strb	r2, [r3, #0]
                length = 0;
 80096ac:	183b      	adds	r3, r7, r0
 80096ae:	2200      	movs	r2, #0
 80096b0:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 80096b2:	2116      	movs	r1, #22
 80096b4:	187b      	adds	r3, r7, r1
 80096b6:	881b      	ldrh	r3, [r3, #0]
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	18d3      	adds	r3, r2, r3
 80096bc:	220f      	movs	r2, #15
 80096be:	18ba      	adds	r2, r7, r2
 80096c0:	7812      	ldrb	r2, [r2, #0]
 80096c2:	701a      	strb	r2, [r3, #0]
            length++;
 80096c4:	187b      	adds	r3, r7, r1
 80096c6:	881a      	ldrh	r2, [r3, #0]
 80096c8:	187b      	adds	r3, r7, r1
 80096ca:	3201      	adds	r2, #1
 80096cc:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 80096ce:	187b      	adds	r3, r7, r1
 80096d0:	881b      	ldrh	r3, [r3, #0]
 80096d2:	2bb2      	cmp	r3, #178	; 0xb2
 80096d4:	d905      	bls.n	80096e2 <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 80096d6:	4b18      	ldr	r3, [pc, #96]	; (8009738 <receive_astronode_answer+0x108>)
 80096d8:	0018      	movs	r0, r3
 80096da:	f7f9 fccd 	bl	8003078 <send_debug_logs>
                return RS_FAILURE;
 80096de:	2300      	movs	r3, #0
 80096e0:	e022      	b.n	8009728 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 80096e2:	230f      	movs	r3, #15
 80096e4:	18fb      	adds	r3, r7, r3
 80096e6:	781b      	ldrb	r3, [r3, #0]
 80096e8:	2b03      	cmp	r3, #3
 80096ea:	d10c      	bne.n	8009706 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 80096ec:	2216      	movs	r2, #22
 80096ee:	18bb      	adds	r3, r7, r2
 80096f0:	881b      	ldrh	r3, [r3, #0]
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d907      	bls.n	8009706 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	18ba      	adds	r2, r7, r2
 80096fa:	8812      	ldrh	r2, [r2, #0]
 80096fc:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 80096fe:	2315      	movs	r3, #21
 8009700:	18fb      	adds	r3, r7, r3
 8009702:	2201      	movs	r2, #1
 8009704:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8009706:	2315      	movs	r3, #21
 8009708:	18fb      	adds	r3, r7, r3
 800970a:	781b      	ldrb	r3, [r3, #0]
 800970c:	2201      	movs	r2, #1
 800970e:	4053      	eors	r3, r2
 8009710:	b2db      	uxtb	r3, r3
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1a2      	bne.n	800965c <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8009716:	4b09      	ldr	r3, [pc, #36]	; (800973c <receive_astronode_answer+0x10c>)
 8009718:	0018      	movs	r0, r3
 800971a:	f7f9 fcad 	bl	8003078 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	0018      	movs	r0, r3
 8009722:	f7f9 fca9 	bl	8003078 <send_debug_logs>

    return RS_SUCCESS;
 8009726:	2301      	movs	r3, #1
}
 8009728:	0018      	movs	r0, r3
 800972a:	46bd      	mov	sp, r7
 800972c:	b006      	add	sp, #24
 800972e:	bdb0      	pop	{r4, r5, r7, pc}
 8009730:	000005dc 	.word	0x000005dc
 8009734:	0801449c 	.word	0x0801449c
 8009738:	080144c0 	.word	0x080144c0
 800973c:	0801450c 	.word	0x0801450c

08009740 <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b082      	sub	sp, #8
 8009744:	af00      	add	r7, sp, #0
 8009746:	0002      	movs	r2, r0
 8009748:	6039      	str	r1, [r7, #0]
 800974a:	1dfb      	adds	r3, r7, #7
 800974c:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 800974e:	1dfb      	adds	r3, r7, #7
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	091b      	lsrs	r3, r3, #4
 8009754:	b2db      	uxtb	r3, r3
 8009756:	001a      	movs	r2, r3
 8009758:	4b08      	ldr	r3, [pc, #32]	; (800977c <uint8_to_ascii_buffer+0x3c>)
 800975a:	5c9a      	ldrb	r2, [r3, r2]
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 8009760:	1dfb      	adds	r3, r7, #7
 8009762:	781b      	ldrb	r3, [r3, #0]
 8009764:	220f      	movs	r2, #15
 8009766:	401a      	ands	r2, r3
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	3301      	adds	r3, #1
 800976c:	4903      	ldr	r1, [pc, #12]	; (800977c <uint8_to_ascii_buffer+0x3c>)
 800976e:	5c8a      	ldrb	r2, [r1, r2]
 8009770:	701a      	strb	r2, [r3, #0]
}
 8009772:	46c0      	nop			; (mov r8, r8)
 8009774:	46bd      	mov	sp, r7
 8009776:	b002      	add	sp, #8
 8009778:	bd80      	pop	{r7, pc}
 800977a:	46c0      	nop			; (mov r8, r8)
 800977c:	0801486c 	.word	0x0801486c

08009780 <my_astro_init>:
 *      Author: mzeml
 */
#include "my_astronode.h"

bool my_astro_init ()
{
 8009780:	b590      	push	{r4, r7, lr}
 8009782:	b087      	sub	sp, #28
 8009784:	af04      	add	r7, sp, #16
	bool cfg_wr = false ;
 8009786:	1dfb      	adds	r3, r7, #7
 8009788:	2200      	movs	r2, #0
 800978a:	701a      	strb	r2, [r3, #0]

	while ( !cfg_wr )
 800978c:	e012      	b.n	80097b4 <my_astro_init+0x34>
	{
		my_astronode_reset () ;
 800978e:	f7fa f835 	bl	80037fc <my_astronode_reset>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 8009792:	1dfc      	adds	r4, r7, #7
 8009794:	2300      	movs	r3, #0
 8009796:	9303      	str	r3, [sp, #12]
 8009798:	2301      	movs	r3, #1
 800979a:	9302      	str	r3, [sp, #8]
 800979c:	2301      	movs	r3, #1
 800979e:	9301      	str	r3, [sp, #4]
 80097a0:	2301      	movs	r3, #1
 80097a2:	9300      	str	r3, [sp, #0]
 80097a4:	2300      	movs	r3, #0
 80097a6:	2201      	movs	r2, #1
 80097a8:	2101      	movs	r1, #1
 80097aa:	2001      	movs	r0, #1
 80097ac:	f7fe fb64 	bl	8007e78 <astronode_send_cfg_wr>
 80097b0:	0003      	movs	r3, r0
 80097b2:	7023      	strb	r3, [r4, #0]
	while ( !cfg_wr )
 80097b4:	1dfb      	adds	r3, r7, #7
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	2201      	movs	r2, #1
 80097ba:	4053      	eors	r3, r2
 80097bc:	b2db      	uxtb	r3, r3
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d1e5      	bne.n	800978e <my_astro_init+0xe>
	}

	if ( cfg_wr )
 80097c2:	1dfb      	adds	r3, r7, #7
 80097c4:	781b      	ldrb	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00d      	beq.n	80097e6 <my_astro_init+0x66>
	{
		astronode_send_rtc_rr () ;
 80097ca:	f7fe ffbb 	bl	8008744 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 80097ce:	f7fe fb1b 	bl	8007e08 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 80097d2:	f7ff f8b1 	bl	8008938 <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 80097d6:	f7fe fca5 	bl	8008124 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 80097da:	f7fe fbf9 	bl	8007fd0 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 80097de:	f7fe ff35 	bl	800864c <astronode_send_pld_fr>
		return true ;
 80097e2:	2301      	movs	r3, #1
 80097e4:	e000      	b.n	80097e8 <my_astro_init+0x68>
	}
	else
	{
		return false ;
 80097e6:	2300      	movs	r3, #0
	}
}
 80097e8:	0018      	movs	r0, r3
 80097ea:	46bd      	mov	sp, r7
 80097ec:	b003      	add	sp, #12
 80097ee:	bd90      	pop	{r4, r7, pc}

080097f0 <my_astro_add_payload_2_queue>:

bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	0002      	movs	r2, r0
 80097f8:	6039      	str	r1, [r7, #0]
 80097fa:	1dbb      	adds	r3, r7, #6
 80097fc:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	0018      	movs	r0, r3
 8009802:	f7f6 fc7f 	bl	8000104 <strlen>
 8009806:	0003      	movs	r3, r0
 8009808:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	2ba0      	cmp	r3, #160	; 0xa0
 800980e:	d80b      	bhi.n	8009828 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	b29a      	uxth	r2, r3
 8009814:	6839      	ldr	r1, [r7, #0]
 8009816:	1dbb      	adds	r3, r7, #6
 8009818:	881b      	ldrh	r3, [r3, #0]
 800981a:	0018      	movs	r0, r3
 800981c:	f7fe fe6c 	bl	80084f8 <astronode_send_pld_er>
 8009820:	1e03      	subs	r3, r0, #0
 8009822:	d005      	beq.n	8009830 <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8009824:	2301      	movs	r3, #1
 8009826:	e004      	b.n	8009832 <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 8009828:	4b04      	ldr	r3, [pc, #16]	; (800983c <my_astro_add_payload_2_queue+0x4c>)
 800982a:	0018      	movs	r0, r3
 800982c:	f7f9 fc24 	bl	8003078 <send_debug_logs>
	}
	return false ;
 8009830:	2300      	movs	r3, #0
}
 8009832:	0018      	movs	r0, r3
 8009834:	46bd      	mov	sp, r7
 8009836:	b004      	add	sp, #16
 8009838:	bd80      	pop	{r7, pc}
 800983a:	46c0      	nop			; (mov r8, r8)
 800983c:	08014538 	.word	0x08014538

08009840 <my_astro_handle_evt>:
bool my_astro_handle_evt ( void )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_handle_evt,evt pin is high." ) ;
 8009844:	4b19      	ldr	r3, [pc, #100]	; (80098ac <my_astro_handle_evt+0x6c>)
 8009846:	0018      	movs	r0, r3
 8009848:	f7f9 fc16 	bl	8003078 <send_debug_logs>
	astronode_send_evt_rr () ;
 800984c:	f7fe fd14 	bl	8008278 <astronode_send_evt_rr>
	if (is_sak_available () )
 8009850:	f7ff fb00 	bl	8008e54 <is_sak_available>
 8009854:	1e03      	subs	r3, r0, #0
 8009856:	d007      	beq.n	8009868 <my_astro_handle_evt+0x28>
	{
	  astronode_send_sak_rr () ;
 8009858:	f7fe ffd8 	bl	800880c <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 800985c:	f7ff f82c 	bl	80088b8 <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,message has been acknowledged." ) ;
 8009860:	4b13      	ldr	r3, [pc, #76]	; (80098b0 <my_astro_handle_evt+0x70>)
 8009862:	0018      	movs	r0, r3
 8009864:	f7f9 fc08 	bl	8003078 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8009868:	f7ff fafe 	bl	8008e68 <is_astronode_reset>
 800986c:	1e03      	subs	r3, r0, #0
 800986e:	d005      	beq.n	800987c <my_astro_handle_evt+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,terminal has been reset." ) ;
 8009870:	4b10      	ldr	r3, [pc, #64]	; (80098b4 <my_astro_handle_evt+0x74>)
 8009872:	0018      	movs	r0, r3
 8009874:	f7f9 fc00 	bl	8003078 <send_debug_logs>
	  astronode_send_res_cr () ;
 8009878:	f7fe ff24 	bl	80086c4 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 800987c:	f7ff fafe 	bl	8008e7c <is_command_available>
 8009880:	1e03      	subs	r3, r0, #0
 8009882:	d00e      	beq.n	80098a2 <my_astro_handle_evt+0x62>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_handle_evt,unicast command is available" ) ;
 8009884:	4b0c      	ldr	r3, [pc, #48]	; (80098b8 <my_astro_handle_evt+0x78>)
 8009886:	0018      	movs	r0, r3
 8009888:	f7f9 fbf6 	bl	8003078 <send_debug_logs>
	  if ( astronode_send_cmd_rr ( my_astro_rcv_cmd ) )
 800988c:	4b0b      	ldr	r3, [pc, #44]	; (80098bc <my_astro_handle_evt+0x7c>)
 800988e:	0018      	movs	r0, r3
 8009890:	f7ff f93c 	bl	8008b0c <astronode_send_cmd_rr>
 8009894:	1e03      	subs	r3, r0, #0
 8009896:	d002      	beq.n	800989e <my_astro_handle_evt+0x5e>
	  {
		  astro_rcv_cmd_flag = true ;
 8009898:	4b09      	ldr	r3, [pc, #36]	; (80098c0 <my_astro_handle_evt+0x80>)
 800989a:	2201      	movs	r2, #1
 800989c:	701a      	strb	r2, [r3, #0]
	  }
	  astronode_send_cmd_cr () ;
 800989e:	f7ff f8f5 	bl	8008a8c <astronode_send_cmd_cr>
	}
	return true ;
 80098a2:	2301      	movs	r3, #1
}
 80098a4:	0018      	movs	r0, r3
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bd80      	pop	{r7, pc}
 80098aa:	46c0      	nop			; (mov r8, r8)
 80098ac:	080145a0 	.word	0x080145a0
 80098b0:	080145d4 	.word	0x080145d4
 80098b4:	08014618 	.word	0x08014618
 80098b8:	08014654 	.word	0x08014654
 80098bc:	20000c0c 	.word	0x20000c0c
 80098c0:	20000c0a 	.word	0x20000c0a

080098c4 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b082      	sub	sp, #8
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 80098ce:	683a      	ldr	r2, [r7, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	0011      	movs	r1, r2
 80098d4:	0018      	movs	r0, r3
 80098d6:	f7fe fd4f 	bl	8008378 <astronode_send_geo_wr>
}
 80098da:	46c0      	nop			; (mov r8, r8)
 80098dc:	46bd      	mov	sp, r7
 80098de:	b002      	add	sp, #8
 80098e0:	bd80      	pop	{r7, pc}
	...

080098e4 <my_gnss_acq_coordinates>:
 */

#include "my_gnss.h"

bool my_gnss_acq_coordinates ( fix_astro* fix3d )
{
 80098e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098e6:	4ca5      	ldr	r4, [pc, #660]	; (8009b7c <my_gnss_acq_coordinates+0x298>)
 80098e8:	44a5      	add	sp, r4
 80098ea:	af00      	add	r7, sp, #0
 80098ec:	6078      	str	r0, [r7, #4]
	bool		r = false ;
 80098ee:	4ba4      	ldr	r3, [pc, #656]	; (8009b80 <my_gnss_acq_coordinates+0x29c>)
 80098f0:	18fb      	adds	r3, r7, r3
 80098f2:	2200      	movs	r2, #0
 80098f4:	701a      	strb	r2, [r3, #0]
	bool		is_utc_saved = false ;
 80098f6:	4ba3      	ldr	r3, [pc, #652]	; (8009b84 <my_gnss_acq_coordinates+0x2a0>)
 80098f8:	18fb      	adds	r3, r7, r3
 80098fa:	2200      	movs	r2, #0
 80098fc:	701a      	strb	r2, [r3, #0]
	uint8_t		rx_byte = 0 ;
 80098fe:	4ba2      	ldr	r3, [pc, #648]	; (8009b88 <my_gnss_acq_coordinates+0x2a4>)
 8009900:	18fb      	adds	r3, r7, r3
 8009902:	2200      	movs	r2, #0
 8009904:	701a      	strb	r2, [r3, #0]
	uint8_t		i_nmea = 0 ;
 8009906:	4ba1      	ldr	r3, [pc, #644]	; (8009b8c <my_gnss_acq_coordinates+0x2a8>)
 8009908:	18fb      	adds	r3, r7, r3
 800990a:	2200      	movs	r2, #0
 800990c:	701a      	strb	r2, [r3, #0]
	uint8_t		gsv_tns = 0 ;
 800990e:	4ba0      	ldr	r3, [pc, #640]	; (8009b90 <my_gnss_acq_coordinates+0x2ac>)
 8009910:	18fb      	adds	r3, r7, r3
 8009912:	2200      	movs	r2, #0
 8009914:	701a      	strb	r2, [r3, #0]
	uint8_t		nmea_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 8009916:	4b9f      	ldr	r3, [pc, #636]	; (8009b94 <my_gnss_acq_coordinates+0x2b0>)
 8009918:	2486      	movs	r4, #134	; 0x86
 800991a:	00a4      	lsls	r4, r4, #2
 800991c:	191b      	adds	r3, r3, r4
 800991e:	19db      	adds	r3, r3, r7
 8009920:	2200      	movs	r2, #0
 8009922:	601a      	str	r2, [r3, #0]
 8009924:	3304      	adds	r3, #4
 8009926:	22f6      	movs	r2, #246	; 0xf6
 8009928:	2100      	movs	r1, #0
 800992a:	0018      	movs	r0, r3
 800992c:	f002 fc44 	bl	800c1b8 <memset>
	uint8_t		gngll_message[UART_TX_MAX_BUFF_SIZE] = {0} ;
 8009930:	4b99      	ldr	r3, [pc, #612]	; (8009b98 <my_gnss_acq_coordinates+0x2b4>)
 8009932:	191b      	adds	r3, r3, r4
 8009934:	19db      	adds	r3, r3, r7
 8009936:	2200      	movs	r2, #0
 8009938:	601a      	str	r2, [r3, #0]
 800993a:	3304      	adds	r3, #4
 800993c:	22f6      	movs	r2, #246	; 0xf6
 800993e:	2100      	movs	r1, #0
 8009940:	0018      	movs	r0, r3
 8009942:	f002 fc39 	bl	800c1b8 <memset>
	char* 		nmea_gsv_label = "GPGSV" ;
 8009946:	4b95      	ldr	r3, [pc, #596]	; (8009b9c <my_gnss_acq_coordinates+0x2b8>)
 8009948:	2284      	movs	r2, #132	; 0x84
 800994a:	0092      	lsls	r2, r2, #2
 800994c:	18ba      	adds	r2, r7, r2
 800994e:	6013      	str	r3, [r2, #0]
	char* 		nmea_rmc_label = "GNRMC" ;
 8009950:	4b93      	ldr	r3, [pc, #588]	; (8009ba0 <my_gnss_acq_coordinates+0x2bc>)
 8009952:	2283      	movs	r2, #131	; 0x83
 8009954:	0092      	lsls	r2, r2, #2
 8009956:	18ba      	adds	r2, r7, r2
 8009958:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngsa_label = "GNGSA" ;
 800995a:	4b92      	ldr	r3, [pc, #584]	; (8009ba4 <my_gnss_acq_coordinates+0x2c0>)
 800995c:	2282      	movs	r2, #130	; 0x82
 800995e:	0092      	lsls	r2, r2, #2
 8009960:	18ba      	adds	r2, r7, r2
 8009962:	6013      	str	r3, [r2, #0]
	char* 		nmea_gngll_label = "GNGLL" ;
 8009964:	4b90      	ldr	r3, [pc, #576]	; (8009ba8 <my_gnss_acq_coordinates+0x2c4>)
 8009966:	2281      	movs	r2, #129	; 0x81
 8009968:	0092      	lsls	r2, r2, #2
 800996a:	18ba      	adds	r2, r7, r2
 800996c:	6013      	str	r3, [r2, #0]

	fix3d->fix_mode = '0' ;
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	2230      	movs	r2, #48	; 0x30
 8009972:	741a      	strb	r2, [r3, #16]
	fix3d->pdop = 1000 ;
 8009974:	6879      	ldr	r1, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	4b8c      	ldr	r3, [pc, #560]	; (8009bac <my_gnss_acq_coordinates+0x2c8>)
 800997a:	608a      	str	r2, [r1, #8]
 800997c:	60cb      	str	r3, [r1, #12]
	my_tim_start () ;
 800997e:	f7f9 ffc5 	bl	800390c <my_tim_start>
	while ( tim_seconds < fix_acq_ths )
 8009982:	e0c4      	b.n	8009b0e <my_gnss_acq_coordinates+0x22a>
	// Pierwsze
	{
		my_gnss_receive_byte ( &rx_byte, true ) ;
 8009984:	4c80      	ldr	r4, [pc, #512]	; (8009b88 <my_gnss_acq_coordinates+0x2a4>)
 8009986:	193b      	adds	r3, r7, r4
 8009988:	2101      	movs	r1, #1
 800998a:	0018      	movs	r0, r3
 800998c:	f7f9 ff12 	bl	80037b4 <my_gnss_receive_byte>
		if ( rx_byte )
 8009990:	0020      	movs	r0, r4
 8009992:	183b      	adds	r3, r7, r0
 8009994:	781b      	ldrb	r3, [r3, #0]
 8009996:	4c7b      	ldr	r4, [pc, #492]	; (8009b84 <my_gnss_acq_coordinates+0x2a0>)
 8009998:	193a      	adds	r2, r7, r4
 800999a:	1939      	adds	r1, r7, r4
 800999c:	7809      	ldrb	r1, [r1, #0]
 800999e:	7011      	strb	r1, [r2, #0]
 80099a0:	4d7b      	ldr	r5, [pc, #492]	; (8009b90 <my_gnss_acq_coordinates+0x2ac>)
 80099a2:	197a      	adds	r2, r7, r5
 80099a4:	1979      	adds	r1, r7, r5
 80099a6:	7809      	ldrb	r1, [r1, #0]
 80099a8:	7011      	strb	r1, [r2, #0]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d100      	bne.n	80099b0 <my_gnss_acq_coordinates+0xcc>
 80099ae:	e0ae      	b.n	8009b0e <my_gnss_acq_coordinates+0x22a>
		{
			if ( my_nmea_message ( &rx_byte , nmea_message , &i_nmea ) == 2 )
 80099b0:	4b76      	ldr	r3, [pc, #472]	; (8009b8c <my_gnss_acq_coordinates+0x2a8>)
 80099b2:	18fa      	adds	r2, r7, r3
 80099b4:	2684      	movs	r6, #132	; 0x84
 80099b6:	0076      	lsls	r6, r6, #1
 80099b8:	19b9      	adds	r1, r7, r6
 80099ba:	183b      	adds	r3, r7, r0
 80099bc:	0018      	movs	r0, r3
 80099be:	f000 fbf9 	bl	800a1b4 <my_nmea_message>
 80099c2:	0001      	movs	r1, r0
 80099c4:	193b      	adds	r3, r7, r4
 80099c6:	193a      	adds	r2, r7, r4
 80099c8:	7812      	ldrb	r2, [r2, #0]
 80099ca:	701a      	strb	r2, [r3, #0]
 80099cc:	197b      	adds	r3, r7, r5
 80099ce:	197a      	adds	r2, r7, r5
 80099d0:	7812      	ldrb	r2, [r2, #0]
 80099d2:	701a      	strb	r2, [r3, #0]
 80099d4:	2902      	cmp	r1, #2
 80099d6:	d000      	beq.n	80099da <my_gnss_acq_coordinates+0xf6>
 80099d8:	e099      	b.n	8009b0e <my_gnss_acq_coordinates+0x22a>
			{
				if ( is_my_nmea_checksum_ok ( (char*) nmea_message ) )
 80099da:	19bb      	adds	r3, r7, r6
 80099dc:	0018      	movs	r0, r3
 80099de:	f000 fca9 	bl	800a334 <is_my_nmea_checksum_ok>
 80099e2:	0003      	movs	r3, r0
 80099e4:	0019      	movs	r1, r3
 80099e6:	193b      	adds	r3, r7, r4
 80099e8:	193a      	adds	r2, r7, r4
 80099ea:	7812      	ldrb	r2, [r2, #0]
 80099ec:	701a      	strb	r2, [r3, #0]
 80099ee:	197b      	adds	r3, r7, r5
 80099f0:	197a      	adds	r2, r7, r5
 80099f2:	7812      	ldrb	r2, [r2, #0]
 80099f4:	701a      	strb	r2, [r3, #0]
 80099f6:	2900      	cmp	r1, #0
 80099f8:	d100      	bne.n	80099fc <my_gnss_acq_coordinates+0x118>
 80099fa:	e088      	b.n	8009b0e <my_gnss_acq_coordinates+0x22a>
				{
					if ( !is_utc_saved )
 80099fc:	193b      	adds	r3, r7, r4
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	2201      	movs	r2, #1
 8009a02:	4053      	eors	r3, r2
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d015      	beq.n	8009a36 <my_gnss_acq_coordinates+0x152>
					{
						if ( fix3d->fix_mode == NMEA_3D_FIX )
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	7c1b      	ldrb	r3, [r3, #16]
 8009a0e:	2b33      	cmp	r3, #51	; 0x33
 8009a10:	d111      	bne.n	8009a36 <my_gnss_acq_coordinates+0x152>
						{
							if ( strstr ( (char*) nmea_message , nmea_rmc_label ) )
 8009a12:	2383      	movs	r3, #131	; 0x83
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	18fb      	adds	r3, r7, r3
 8009a18:	681a      	ldr	r2, [r3, #0]
 8009a1a:	19bb      	adds	r3, r7, r6
 8009a1c:	0011      	movs	r1, r2
 8009a1e:	0018      	movs	r0, r3
 8009a20:	f002 fc3f 	bl	800c2a2 <strstr>
 8009a24:	1e03      	subs	r3, r0, #0
 8009a26:	d006      	beq.n	8009a36 <my_gnss_acq_coordinates+0x152>
							{
								my_rtc_set_dt_from_nmea_rmc ( (char*) nmea_message ) ; // Jeli masz fix to na pewno czas jest dobry
 8009a28:	19bb      	adds	r3, r7, r6
 8009a2a:	0018      	movs	r0, r3
 8009a2c:	f000 f9a6 	bl	8009d7c <my_rtc_set_dt_from_nmea_rmc>
								is_utc_saved = true ;
 8009a30:	193b      	adds	r3, r7, r4
 8009a32:	2201      	movs	r2, #1
 8009a34:	701a      	strb	r2, [r3, #0]
							}
						}
					}
					if ( strstr ( (char*) nmea_message , nmea_gsv_label ) && gsv_tns < MIN_TNS ) // Nie ma co tego pniej monitorowa, bo jest caa kaskada wiadomoci
 8009a36:	2384      	movs	r3, #132	; 0x84
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	18fb      	adds	r3, r7, r3
 8009a3c:	681a      	ldr	r2, [r3, #0]
 8009a3e:	2484      	movs	r4, #132	; 0x84
 8009a40:	0064      	lsls	r4, r4, #1
 8009a42:	193b      	adds	r3, r7, r4
 8009a44:	0011      	movs	r1, r2
 8009a46:	0018      	movs	r0, r3
 8009a48:	f002 fc2b 	bl	800c2a2 <strstr>
 8009a4c:	1e03      	subs	r3, r0, #0
 8009a4e:	d012      	beq.n	8009a76 <my_gnss_acq_coordinates+0x192>
 8009a50:	4d4f      	ldr	r5, [pc, #316]	; (8009b90 <my_gnss_acq_coordinates+0x2ac>)
 8009a52:	197b      	adds	r3, r7, r5
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d80d      	bhi.n	8009a76 <my_gnss_acq_coordinates+0x192>
					{
						if ( tim_seconds > min_tns_time_ths )
 8009a5a:	4b55      	ldr	r3, [pc, #340]	; (8009bb0 <my_gnss_acq_coordinates+0x2cc>)
 8009a5c:	881a      	ldrh	r2, [r3, #0]
 8009a5e:	4b55      	ldr	r3, [pc, #340]	; (8009bb4 <my_gnss_acq_coordinates+0x2d0>)
 8009a60:	881b      	ldrh	r3, [r3, #0]
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d85b      	bhi.n	8009b1e <my_gnss_acq_coordinates+0x23a>
						{
							break ;
						}
						gsv_tns = my_nmea_get_gsv_tns ( (char*) nmea_message ) ;
 8009a66:	193b      	adds	r3, r7, r4
 8009a68:	0018      	movs	r0, r3
 8009a6a:	f000 fe09 	bl	800a680 <my_nmea_get_gsv_tns>
 8009a6e:	0003      	movs	r3, r0
 8009a70:	001a      	movs	r2, r3
 8009a72:	197b      	adds	r3, r7, r5
 8009a74:	701a      	strb	r2, [r3, #0]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngsa_label ) ) // Koniecznie monitorowa cay czas
 8009a76:	2382      	movs	r3, #130	; 0x82
 8009a78:	009b      	lsls	r3, r3, #2
 8009a7a:	18fb      	adds	r3, r7, r3
 8009a7c:	681a      	ldr	r2, [r3, #0]
 8009a7e:	2484      	movs	r4, #132	; 0x84
 8009a80:	0064      	lsls	r4, r4, #1
 8009a82:	193b      	adds	r3, r7, r4
 8009a84:	0011      	movs	r1, r2
 8009a86:	0018      	movs	r0, r3
 8009a88:	f002 fc0b 	bl	800c2a2 <strstr>
 8009a8c:	1e03      	subs	r3, r0, #0
 8009a8e:	d010      	beq.n	8009ab2 <my_gnss_acq_coordinates+0x1ce>
					{
						fix3d->fix_mode = get_my_nmea_gngsa_fixed_mode_s ( (char*) nmea_message ) ;
 8009a90:	193b      	adds	r3, r7, r4
 8009a92:	0018      	movs	r0, r3
 8009a94:	f000 fbfa 	bl	800a28c <get_my_nmea_gngsa_fixed_mode_s>
 8009a98:	0003      	movs	r3, r0
 8009a9a:	001a      	movs	r2, r3
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	741a      	strb	r2, [r3, #16]
						fix3d->pdop = get_my_nmea_gngsa_pdop_d ( (char*) nmea_message ) ;
 8009aa0:	193b      	adds	r3, r7, r4
 8009aa2:	0018      	movs	r0, r3
 8009aa4:	f000 fbfd 	bl	800a2a2 <get_my_nmea_gngsa_pdop_d>
 8009aa8:	0002      	movs	r2, r0
 8009aaa:	000b      	movs	r3, r1
 8009aac:	6879      	ldr	r1, [r7, #4]
 8009aae:	608a      	str	r2, [r1, #8]
 8009ab0:	60cb      	str	r3, [r1, #12]
					}
					if ( strstr ( (char*) nmea_message , nmea_gngll_label ) && is_utc_saved )
 8009ab2:	2381      	movs	r3, #129	; 0x81
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	18fb      	adds	r3, r7, r3
 8009ab8:	681a      	ldr	r2, [r3, #0]
 8009aba:	2384      	movs	r3, #132	; 0x84
 8009abc:	005b      	lsls	r3, r3, #1
 8009abe:	18fb      	adds	r3, r7, r3
 8009ac0:	0011      	movs	r1, r2
 8009ac2:	0018      	movs	r0, r3
 8009ac4:	f002 fbed 	bl	800c2a2 <strstr>
 8009ac8:	1e03      	subs	r3, r0, #0
 8009aca:	d020      	beq.n	8009b0e <my_gnss_acq_coordinates+0x22a>
 8009acc:	4b2d      	ldr	r3, [pc, #180]	; (8009b84 <my_gnss_acq_coordinates+0x2a0>)
 8009ace:	18fb      	adds	r3, r7, r3
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d01b      	beq.n	8009b0e <my_gnss_acq_coordinates+0x22a>
					{
						if ( fix3d->fix_mode != NMEA_3D_FIX ) // Solution for Issue #3 Handle a lost of fix during acquisition.
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	7c1b      	ldrb	r3, [r3, #16]
 8009ada:	2b33      	cmp	r3, #51	; 0x33
 8009adc:	d121      	bne.n	8009b22 <my_gnss_acq_coordinates+0x23e>
						{
							break ;
						}
						memcpy ( gngll_message , nmea_message , UART_TX_MAX_BUFF_SIZE ) ;
 8009ade:	4b2e      	ldr	r3, [pc, #184]	; (8009b98 <my_gnss_acq_coordinates+0x2b4>)
 8009ae0:	2186      	movs	r1, #134	; 0x86
 8009ae2:	0089      	lsls	r1, r1, #2
 8009ae4:	185b      	adds	r3, r3, r1
 8009ae6:	19da      	adds	r2, r3, r7
 8009ae8:	4b2a      	ldr	r3, [pc, #168]	; (8009b94 <my_gnss_acq_coordinates+0x2b0>)
 8009aea:	185b      	adds	r3, r3, r1
 8009aec:	19db      	adds	r3, r3, r7
 8009aee:	0010      	movs	r0, r2
 8009af0:	0019      	movs	r1, r3
 8009af2:	23fa      	movs	r3, #250	; 0xfa
 8009af4:	001a      	movs	r2, r3
 8009af6:	f002 fc8c 	bl	800c412 <memcpy>
						if ( fix3d->pdop <= pdop_ths )
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	6898      	ldr	r0, [r3, #8]
 8009afe:	68d9      	ldr	r1, [r3, #12]
 8009b00:	4b2d      	ldr	r3, [pc, #180]	; (8009bb8 <my_gnss_acq_coordinates+0x2d4>)
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	f7f6 fcaf 	bl	8000468 <__aeabi_dcmple>
 8009b0a:	1e03      	subs	r3, r0, #0
 8009b0c:	d10b      	bne.n	8009b26 <my_gnss_acq_coordinates+0x242>
	while ( tim_seconds < fix_acq_ths )
 8009b0e:	4b28      	ldr	r3, [pc, #160]	; (8009bb0 <my_gnss_acq_coordinates+0x2cc>)
 8009b10:	881a      	ldrh	r2, [r3, #0]
 8009b12:	4b2a      	ldr	r3, [pc, #168]	; (8009bbc <my_gnss_acq_coordinates+0x2d8>)
 8009b14:	881b      	ldrh	r3, [r3, #0]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d200      	bcs.n	8009b1c <my_gnss_acq_coordinates+0x238>
 8009b1a:	e733      	b.n	8009984 <my_gnss_acq_coordinates+0xa0>
 8009b1c:	e004      	b.n	8009b28 <my_gnss_acq_coordinates+0x244>
							break ;
 8009b1e:	46c0      	nop			; (mov r8, r8)
 8009b20:	e002      	b.n	8009b28 <my_gnss_acq_coordinates+0x244>
							break ;
 8009b22:	46c0      	nop			; (mov r8, r8)
 8009b24:	e000      	b.n	8009b28 <my_gnss_acq_coordinates+0x244>
						{
							break ;
 8009b26:	46c0      	nop			; (mov r8, r8)
					}
				}
			}
		}
	}
	my_tim_stop () ;
 8009b28:	f7f9 ff00 	bl	800392c <my_tim_stop>
	// WYCZY I ZASAVEOWA BRAK GLONASS BO OSTATNIO NIE ZROBIEM SAVE TO NVRAM

	if ( gngll_message[0] )
 8009b2c:	4b1a      	ldr	r3, [pc, #104]	; (8009b98 <my_gnss_acq_coordinates+0x2b4>)
 8009b2e:	2286      	movs	r2, #134	; 0x86
 8009b30:	0092      	lsls	r2, r2, #2
 8009b32:	189b      	adds	r3, r3, r2
 8009b34:	19db      	adds	r3, r3, r7
 8009b36:	781b      	ldrb	r3, [r3, #0]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00a      	beq.n	8009b52 <my_gnss_acq_coordinates+0x26e>
	{
		my_nmea_get_gngll_coordinates ( (char*) gngll_message , fix3d ) ;
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	230c      	movs	r3, #12
 8009b40:	18fb      	adds	r3, r7, r3
 8009b42:	0011      	movs	r1, r2
 8009b44:	0018      	movs	r0, r3
 8009b46:	f000 fcb1 	bl	800a4ac <my_nmea_get_gngll_coordinates>
		r = true ;
 8009b4a:	4b0d      	ldr	r3, [pc, #52]	; (8009b80 <my_gnss_acq_coordinates+0x29c>)
 8009b4c:	18fb      	adds	r3, r7, r3
 8009b4e:	2201      	movs	r2, #1
 8009b50:	701a      	strb	r2, [r3, #0]
	}
	fix3d->acq_time = tim_seconds ;
 8009b52:	4b17      	ldr	r3, [pc, #92]	; (8009bb0 <my_gnss_acq_coordinates+0x2cc>)
 8009b54:	881a      	ldrh	r2, [r3, #0]
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	825a      	strh	r2, [r3, #18]
	fix3d->acq_total_time += tim_seconds ; // UWAGA: Tutaj nie mog zaokrgla, bo bd traci za kadym razem reszt co si uzbiera w duy bd
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	695b      	ldr	r3, [r3, #20]
 8009b5e:	4a14      	ldr	r2, [pc, #80]	; (8009bb0 <my_gnss_acq_coordinates+0x2cc>)
 8009b60:	8812      	ldrh	r2, [r2, #0]
 8009b62:	189a      	adds	r2, r3, r2
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	615a      	str	r2, [r3, #20]
	return r ;
 8009b68:	4b05      	ldr	r3, [pc, #20]	; (8009b80 <my_gnss_acq_coordinates+0x29c>)
 8009b6a:	18fb      	adds	r3, r7, r3
 8009b6c:	781b      	ldrb	r3, [r3, #0]
}
 8009b6e:	0018      	movs	r0, r3
 8009b70:	46bd      	mov	sp, r7
 8009b72:	2387      	movs	r3, #135	; 0x87
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	449d      	add	sp, r3
 8009b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b7a:	46c0      	nop			; (mov r8, r8)
 8009b7c:	fffffde4 	.word	0xfffffde4
 8009b80:	00000217 	.word	0x00000217
 8009b84:	00000216 	.word	0x00000216
 8009b88:	00000203 	.word	0x00000203
 8009b8c:	00000202 	.word	0x00000202
 8009b90:	00000215 	.word	0x00000215
 8009b94:	fffffef0 	.word	0xfffffef0
 8009b98:	fffffdf4 	.word	0xfffffdf4
 8009b9c:	08014694 	.word	0x08014694
 8009ba0:	0801469c 	.word	0x0801469c
 8009ba4:	080146a4 	.word	0x080146a4
 8009ba8:	080146ac 	.word	0x080146ac
 8009bac:	408f4000 	.word	0x408f4000
 8009bb0:	20000c34 	.word	0x20000c34
 8009bb4:	2000001c 	.word	0x2000001c
 8009bb8:	20000020 	.word	0x20000020
 8009bbc:	2000001a 	.word	0x2000001a

08009bc0 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b082      	sub	sp, #8
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 8009bca:	6879      	ldr	r1, [r7, #4]
 8009bcc:	4b07      	ldr	r3, [pc, #28]	; (8009bec <my_rtc_get_dt+0x2c>)
 8009bce:	2200      	movs	r2, #0
 8009bd0:	0018      	movs	r0, r3
 8009bd2:	f7fc f939 	bl	8005e48 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8009bd6:	6839      	ldr	r1, [r7, #0]
 8009bd8:	4b04      	ldr	r3, [pc, #16]	; (8009bec <my_rtc_get_dt+0x2c>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	0018      	movs	r0, r3
 8009bde:	f7fc f845 	bl	8005c6c <HAL_RTC_GetTime>
}
 8009be2:	46c0      	nop			; (mov r8, r8)
 8009be4:	46bd      	mov	sp, r7
 8009be6:	b002      	add	sp, #8
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	46c0      	nop			; (mov r8, r8)
 8009bec:	200006f4 	.word	0x200006f4

08009bf0 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8009bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bf2:	b08d      	sub	sp, #52	; 0x34
 8009bf4:	af04      	add	r7, sp, #16
 8009bf6:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8009bf8:	2508      	movs	r5, #8
 8009bfa:	1979      	adds	r1, r7, r5
 8009bfc:	4b1b      	ldr	r3, [pc, #108]	; (8009c6c <my_rtc_get_dt_s+0x7c>)
 8009bfe:	2200      	movs	r2, #0
 8009c00:	0018      	movs	r0, r3
 8009c02:	f7fc f833 	bl	8005c6c <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8009c06:	241c      	movs	r4, #28
 8009c08:	1939      	adds	r1, r7, r4
 8009c0a:	4b18      	ldr	r3, [pc, #96]	; (8009c6c <my_rtc_get_dt_s+0x7c>)
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	0018      	movs	r0, r3
 8009c10:	f7fc f91a 	bl	8005e48 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8009c14:	0021      	movs	r1, r4
 8009c16:	187b      	adds	r3, r7, r1
 8009c18:	78db      	ldrb	r3, [r3, #3]
 8009c1a:	22fa      	movs	r2, #250	; 0xfa
 8009c1c:	00d2      	lsls	r2, r2, #3
 8009c1e:	189a      	adds	r2, r3, r2
 8009c20:	187b      	adds	r3, r7, r1
 8009c22:	785b      	ldrb	r3, [r3, #1]
 8009c24:	469c      	mov	ip, r3
 8009c26:	187b      	adds	r3, r7, r1
 8009c28:	789b      	ldrb	r3, [r3, #2]
 8009c2a:	001c      	movs	r4, r3
 8009c2c:	0028      	movs	r0, r5
 8009c2e:	183b      	adds	r3, r7, r0
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	001d      	movs	r5, r3
 8009c34:	183b      	adds	r3, r7, r0
 8009c36:	785b      	ldrb	r3, [r3, #1]
 8009c38:	001e      	movs	r6, r3
 8009c3a:	183b      	adds	r3, r7, r0
 8009c3c:	789b      	ldrb	r3, [r3, #2]
 8009c3e:	490c      	ldr	r1, [pc, #48]	; (8009c70 <my_rtc_get_dt_s+0x80>)
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	9303      	str	r3, [sp, #12]
 8009c44:	9602      	str	r6, [sp, #8]
 8009c46:	9501      	str	r5, [sp, #4]
 8009c48:	9400      	str	r4, [sp, #0]
 8009c4a:	4663      	mov	r3, ip
 8009c4c:	f002 fa1e 	bl	800c08c <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8009c50:	211c      	movs	r1, #28
 8009c52:	187b      	adds	r3, r7, r1
 8009c54:	78db      	ldrb	r3, [r3, #3]
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	22fa      	movs	r2, #250	; 0xfa
 8009c5a:	00d2      	lsls	r2, r2, #3
 8009c5c:	4694      	mov	ip, r2
 8009c5e:	4463      	add	r3, ip
 8009c60:	b29b      	uxth	r3, r3
}
 8009c62:	0018      	movs	r0, r3
 8009c64:	46bd      	mov	sp, r7
 8009c66:	b009      	add	sp, #36	; 0x24
 8009c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c6a:	46c0      	nop			; (mov r8, r8)
 8009c6c:	200006f4 	.word	0x200006f4
 8009c70:	080146fc 	.word	0x080146fc

08009c74 <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8009c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c76:	b0a9      	sub	sp, #164	; 0xa4
 8009c78:	af02      	add	r7, sp, #8
 8009c7a:	6078      	str	r0, [r7, #4]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8009c7c:	2434      	movs	r4, #52	; 0x34
 8009c7e:	193a      	adds	r2, r7, r4
 8009c80:	2548      	movs	r5, #72	; 0x48
 8009c82:	197b      	adds	r3, r7, r5
 8009c84:	0011      	movs	r1, r2
 8009c86:	0018      	movs	r0, r3
 8009c88:	f7ff ff9a 	bl	8009bc0 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii bdzie bd funkcji, ktra zacznie ustawia alarm na warto poprzedniego alarmu i wszystko si zawiesi
 8009c8c:	2680      	movs	r6, #128	; 0x80
 8009c8e:	19bb      	adds	r3, r7, r6
 8009c90:	0018      	movs	r0, r3
 8009c92:	f7ff ffad 	bl	8009bf0 <my_rtc_get_dt_s>
	sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009c96:	4a36      	ldr	r2, [pc, #216]	; (8009d70 <my_rtc_set_alarm+0xfc>)
 8009c98:	4936      	ldr	r1, [pc, #216]	; (8009d74 <my_rtc_set_alarm+0x100>)
 8009c9a:	234c      	movs	r3, #76	; 0x4c
 8009c9c:	18f8      	adds	r0, r7, r3
 8009c9e:	19bb      	adds	r3, r7, r6
 8009ca0:	9300      	str	r3, [sp, #0]
 8009ca2:	232d      	movs	r3, #45	; 0x2d
 8009ca4:	f002 f9f2 	bl	800c08c <sprintf>
	send_debug_logs ( m ) ;
 8009ca8:	234c      	movs	r3, #76	; 0x4c
 8009caa:	18fb      	adds	r3, r7, r3
 8009cac:	0018      	movs	r0, r3
 8009cae:	f7f9 f9e3 	bl	8003078 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8009cb2:	193a      	adds	r2, r7, r4
 8009cb4:	197b      	adds	r3, r7, r5
 8009cb6:	0011      	movs	r1, r2
 8009cb8:	0018      	movs	r0, r3
 8009cba:	f000 f90d 	bl	8009ed8 <my_conv_rtc2timestamp>
 8009cbe:	0002      	movs	r2, r0
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	189b      	adds	r3, r3, r2
 8009cc4:	2094      	movs	r0, #148	; 0x94
 8009cc6:	183a      	adds	r2, r7, r0
 8009cc8:	6013      	str	r3, [r2, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 8009cca:	193a      	adds	r2, r7, r4
 8009ccc:	1979      	adds	r1, r7, r5
 8009cce:	1838      	adds	r0, r7, r0
 8009cd0:	6803      	ldr	r3, [r0, #0]
 8009cd2:	0018      	movs	r0, r3
 8009cd4:	f000 f974 	bl	8009fc0 <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8009cd8:	193b      	adds	r3, r7, r4
 8009cda:	781a      	ldrb	r2, [r3, #0]
 8009cdc:	210c      	movs	r1, #12
 8009cde:	187b      	adds	r3, r7, r1
 8009ce0:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8009ce2:	193b      	adds	r3, r7, r4
 8009ce4:	785a      	ldrb	r2, [r3, #1]
 8009ce6:	187b      	adds	r3, r7, r1
 8009ce8:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8009cea:	193b      	adds	r3, r7, r4
 8009cec:	789a      	ldrb	r2, [r3, #2]
 8009cee:	187b      	adds	r3, r7, r1
 8009cf0:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8009cf2:	0008      	movs	r0, r1
 8009cf4:	183b      	adds	r3, r7, r0
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8009cfa:	183b      	adds	r3, r7, r0
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8009d00:	183b      	adds	r3, r7, r0
 8009d02:	2200      	movs	r2, #0
 8009d04:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8009d06:	183b      	adds	r3, r7, r0
 8009d08:	2200      	movs	r2, #0
 8009d0a:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8009d0c:	183b      	adds	r3, r7, r0
 8009d0e:	2200      	movs	r2, #0
 8009d10:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8009d12:	183b      	adds	r3, r7, r0
 8009d14:	2200      	movs	r2, #0
 8009d16:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8009d18:	197b      	adds	r3, r7, r5
 8009d1a:	7899      	ldrb	r1, [r3, #2]
 8009d1c:	183b      	adds	r3, r7, r0
 8009d1e:	2220      	movs	r2, #32
 8009d20:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8009d22:	183b      	adds	r3, r7, r0
 8009d24:	2280      	movs	r2, #128	; 0x80
 8009d26:	0052      	lsls	r2, r2, #1
 8009d28:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8009d2a:	1839      	adds	r1, r7, r0
 8009d2c:	4b12      	ldr	r3, [pc, #72]	; (8009d78 <my_rtc_set_alarm+0x104>)
 8009d2e:	2200      	movs	r2, #0
 8009d30:	0018      	movs	r0, r3
 8009d32:	f7fc f8d7 	bl	8005ee4 <HAL_RTC_SetAlarm_IT>
 8009d36:	1e03      	subs	r3, r0, #0
 8009d38:	d114      	bne.n	8009d64 <my_rtc_set_alarm+0xf0>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8009d3a:	19ba      	adds	r2, r7, r6
 8009d3c:	1939      	adds	r1, r7, r4
 8009d3e:	197b      	adds	r3, r7, r5
 8009d40:	0018      	movs	r0, r3
 8009d42:	f000 f9ff 	bl	800a144 <my_conv_dt_2_dts>
		sprintf ( m , "%s,%d,%s" , __FILE__ , __LINE__ , rtc_dt_s ) ;
 8009d46:	4a0a      	ldr	r2, [pc, #40]	; (8009d70 <my_rtc_set_alarm+0xfc>)
 8009d48:	490a      	ldr	r1, [pc, #40]	; (8009d74 <my_rtc_set_alarm+0x100>)
 8009d4a:	244c      	movs	r4, #76	; 0x4c
 8009d4c:	1938      	adds	r0, r7, r4
 8009d4e:	19bb      	adds	r3, r7, r6
 8009d50:	9300      	str	r3, [sp, #0]
 8009d52:	2341      	movs	r3, #65	; 0x41
 8009d54:	f002 f99a 	bl	800c08c <sprintf>
		send_debug_logs ( m ) ;
 8009d58:	193b      	adds	r3, r7, r4
 8009d5a:	0018      	movs	r0, r3
 8009d5c:	f7f9 f98c 	bl	8003078 <send_debug_logs>
		return true ;
 8009d60:	2301      	movs	r3, #1
 8009d62:	e000      	b.n	8009d66 <my_rtc_set_alarm+0xf2>
	}
	return false ;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	0018      	movs	r0, r3
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	b027      	add	sp, #156	; 0x9c
 8009d6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d6e:	46c0      	nop			; (mov r8, r8)
 8009d70:	0801471c 	.word	0x0801471c
 8009d74:	08014738 	.word	0x08014738
 8009d78:	200006f4 	.word	0x200006f4

08009d7c <my_rtc_set_dt_from_nmea_rmc>:

void my_rtc_set_dt_from_nmea_rmc ( const char* m )
{
 8009d7c:	b5b0      	push	{r4, r5, r7, lr}
 8009d7e:	b088      	sub	sp, #32
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
	  RTC_TimeTypeDef sTime ;
	  RTC_DateTypeDef sDate ;

	  my_nmea_get_rmc_date_yy ( m , &sDate.Year ) ;
 8009d84:	2508      	movs	r5, #8
 8009d86:	197b      	adds	r3, r7, r5
 8009d88:	1cda      	adds	r2, r3, #3
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	0011      	movs	r1, r2
 8009d8e:	0018      	movs	r0, r3
 8009d90:	f000 fcae 	bl	800a6f0 <my_nmea_get_rmc_date_yy>
	  my_nmea_get_rmc_date_mm ( m , &sDate.Month ) ;
 8009d94:	197b      	adds	r3, r7, r5
 8009d96:	1c5a      	adds	r2, r3, #1
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	0011      	movs	r1, r2
 8009d9c:	0018      	movs	r0, r3
 8009d9e:	f000 fce1 	bl	800a764 <my_nmea_get_rmc_date_mm>
	  my_nmea_get_rmc_date_dd ( m , &sDate.Date ) ;
 8009da2:	197b      	adds	r3, r7, r5
 8009da4:	1c9a      	adds	r2, r3, #2
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	0011      	movs	r1, r2
 8009daa:	0018      	movs	r0, r3
 8009dac:	f000 fd14 	bl	800a7d8 <my_nmea_get_rmc_date_dd>
	  my_nmea_get_rmc_utc_hh ( m , &sTime.Hours ) ;
 8009db0:	240c      	movs	r4, #12
 8009db2:	193a      	adds	r2, r7, r4
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	0011      	movs	r1, r2
 8009db8:	0018      	movs	r0, r3
 8009dba:	f000 fd47 	bl	800a84c <my_nmea_get_rmc_utc_hh>
	  my_nmea_get_rmc_utc_mm ( m , &sTime.Minutes ) ;
 8009dbe:	193b      	adds	r3, r7, r4
 8009dc0:	1c5a      	adds	r2, r3, #1
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	0011      	movs	r1, r2
 8009dc6:	0018      	movs	r0, r3
 8009dc8:	f000 fd7a 	bl	800a8c0 <my_nmea_get_rmc_utc_mm>
	  my_nmea_get_rmc_utc_ss ( m , &sTime.Seconds ) ;
 8009dcc:	193b      	adds	r3, r7, r4
 8009dce:	1c9a      	adds	r2, r3, #2
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	0011      	movs	r1, r2
 8009dd4:	0018      	movs	r0, r3
 8009dd6:	f000 fdad 	bl	800a934 <my_nmea_get_rmc_utc_ss>
	  my_nmea_get_rmc_utc_sss ( m , &sTime.SubSeconds ) ;
 8009dda:	193b      	adds	r3, r7, r4
 8009ddc:	1d1a      	adds	r2, r3, #4
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	0011      	movs	r1, r2
 8009de2:	0018      	movs	r0, r3
 8009de4:	f000 fde0 	bl	800a9a8 <my_nmea_get_rmc_utc_sss>
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009de8:	193b      	adds	r3, r7, r4
 8009dea:	2200      	movs	r2, #0
 8009dec:	60da      	str	r2, [r3, #12]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8009dee:	193b      	adds	r3, r7, r4
 8009df0:	2200      	movs	r2, #0
 8009df2:	611a      	str	r2, [r3, #16]

	  HAL_RTCEx_EnableBypassShadow ( &hrtc ) ;
 8009df4:	4b0b      	ldr	r3, [pc, #44]	; (8009e24 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009df6:	0018      	movs	r0, r3
 8009df8:	f7fc fae3 	bl	80063c2 <HAL_RTCEx_EnableBypassShadow>
	  HAL_RTC_SetTime ( &hrtc , &sTime , RTC_FORMAT_BIN ) ;
 8009dfc:	1939      	adds	r1, r7, r4
 8009dfe:	4b09      	ldr	r3, [pc, #36]	; (8009e24 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e00:	2200      	movs	r2, #0
 8009e02:	0018      	movs	r0, r3
 8009e04:	f7fb fe8a 	bl	8005b1c <HAL_RTC_SetTime>
	  HAL_RTC_SetDate ( &hrtc , &sDate , RTC_FORMAT_BIN ) ;
 8009e08:	1979      	adds	r1, r7, r5
 8009e0a:	4b06      	ldr	r3, [pc, #24]	; (8009e24 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	0018      	movs	r0, r3
 8009e10:	f7fb ff88 	bl	8005d24 <HAL_RTC_SetDate>
	  HAL_RTCEx_DisableBypassShadow ( &hrtc ) ;
 8009e14:	4b03      	ldr	r3, [pc, #12]	; (8009e24 <my_rtc_set_dt_from_nmea_rmc+0xa8>)
 8009e16:	0018      	movs	r0, r3
 8009e18:	f7fc fb07 	bl	800642a <HAL_RTCEx_DisableBypassShadow>
}
 8009e1c:	46c0      	nop			; (mov r8, r8)
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	b008      	add	sp, #32
 8009e22:	bdb0      	pop	{r4, r5, r7, pc}
 8009e24:	200006f4 	.word	0x200006f4

08009e28 <my_string2double_conv>:
 */

#include "my_conversions.h"

double my_string2double_conv ( const char* s )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b084      	sub	sp, #16
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
    double d = strtod ( s , NULL ) ;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2100      	movs	r1, #0
 8009e34:	0018      	movs	r0, r3
 8009e36:	f001 fefb 	bl	800bc30 <strtod>
 8009e3a:	0002      	movs	r2, r0
 8009e3c:	000b      	movs	r3, r1
 8009e3e:	60ba      	str	r2, [r7, #8]
 8009e40:	60fb      	str	r3, [r7, #12]
    return d ;
 8009e42:	68ba      	ldr	r2, [r7, #8]
 8009e44:	68fb      	ldr	r3, [r7, #12]
}
 8009e46:	0010      	movs	r0, r2
 8009e48:	0019      	movs	r1, r3
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	b004      	add	sp, #16
 8009e4e:	bd80      	pop	{r7, pc}

08009e50 <my_find_char_position>:
    return f ;
}

//Find position in string of n occurance of the comma
uint8_t my_find_char_position ( const char* m , const char c , uint8_t n )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b084      	sub	sp, #16
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	0008      	movs	r0, r1
 8009e5a:	0011      	movs	r1, r2
 8009e5c:	1cfb      	adds	r3, r7, #3
 8009e5e:	1c02      	adds	r2, r0, #0
 8009e60:	701a      	strb	r2, [r3, #0]
 8009e62:	1cbb      	adds	r3, r7, #2
 8009e64:	1c0a      	adds	r2, r1, #0
 8009e66:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0 ;
 8009e68:	230f      	movs	r3, #15
 8009e6a:	18fb      	adds	r3, r7, r3
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	701a      	strb	r2, [r3, #0]
	uint8_t p = 0 ;
 8009e70:	230e      	movs	r3, #14
 8009e72:	18fb      	adds	r3, r7, r3
 8009e74:	2200      	movs	r2, #0
 8009e76:	701a      	strb	r2, [r3, #0]

	while ( m[i] != '\0' )
 8009e78:	e01c      	b.n	8009eb4 <my_find_char_position+0x64>
	{
		if ( m[i] == c )
 8009e7a:	230f      	movs	r3, #15
 8009e7c:	18fb      	adds	r3, r7, r3
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	687a      	ldr	r2, [r7, #4]
 8009e82:	18d3      	adds	r3, r2, r3
 8009e84:	781b      	ldrb	r3, [r3, #0]
 8009e86:	1cfa      	adds	r2, r7, #3
 8009e88:	7812      	ldrb	r2, [r2, #0]
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d105      	bne.n	8009e9a <my_find_char_position+0x4a>
			p++ ;
 8009e8e:	210e      	movs	r1, #14
 8009e90:	187b      	adds	r3, r7, r1
 8009e92:	781a      	ldrb	r2, [r3, #0]
 8009e94:	187b      	adds	r3, r7, r1
 8009e96:	3201      	adds	r2, #1
 8009e98:	701a      	strb	r2, [r3, #0]
		if ( p == n )
 8009e9a:	230e      	movs	r3, #14
 8009e9c:	18fa      	adds	r2, r7, r3
 8009e9e:	1cbb      	adds	r3, r7, #2
 8009ea0:	7812      	ldrb	r2, [r2, #0]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d00e      	beq.n	8009ec6 <my_find_char_position+0x76>
			break ;
		i++ ;
 8009ea8:	210f      	movs	r1, #15
 8009eaa:	187b      	adds	r3, r7, r1
 8009eac:	781a      	ldrb	r2, [r3, #0]
 8009eae:	187b      	adds	r3, r7, r1
 8009eb0:	3201      	adds	r2, #1
 8009eb2:	701a      	strb	r2, [r3, #0]
	while ( m[i] != '\0' )
 8009eb4:	230f      	movs	r3, #15
 8009eb6:	18fb      	adds	r3, r7, r3
 8009eb8:	781b      	ldrb	r3, [r3, #0]
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	18d3      	adds	r3, r2, r3
 8009ebe:	781b      	ldrb	r3, [r3, #0]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1da      	bne.n	8009e7a <my_find_char_position+0x2a>
 8009ec4:	e000      	b.n	8009ec8 <my_find_char_position+0x78>
			break ;
 8009ec6:	46c0      	nop			; (mov r8, r8)
	}
	return i ;
 8009ec8:	230f      	movs	r3, #15
 8009eca:	18fb      	adds	r3, r7, r3
 8009ecc:	781b      	ldrb	r3, [r3, #0]
}
 8009ece:	0018      	movs	r0, r3
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	b004      	add	sp, #16
 8009ed4:	bd80      	pop	{r7, pc}
	...

08009ed8 <my_conv_rtc2timestamp>:

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b086      	sub	sp, #24
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	78db      	ldrb	r3, [r3, #3]
 8009ee6:	22fa      	movs	r2, #250	; 0xfa
 8009ee8:	00d2      	lsls	r2, r2, #3
 8009eea:	4694      	mov	ip, r2
 8009eec:	4463      	add	r3, ip
 8009eee:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8009ef0:	68fa      	ldr	r2, [r7, #12]
 8009ef2:	0013      	movs	r3, r2
 8009ef4:	00db      	lsls	r3, r3, #3
 8009ef6:	189b      	adds	r3, r3, r2
 8009ef8:	00db      	lsls	r3, r3, #3
 8009efa:	189b      	adds	r3, r3, r2
 8009efc:	009a      	lsls	r2, r3, #2
 8009efe:	189a      	adds	r2, r3, r2
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	492c      	ldr	r1, [pc, #176]	; (8009fb4 <my_conv_rtc2timestamp+0xdc>)
 8009f04:	468c      	mov	ip, r1
 8009f06:	4463      	add	r3, ip
 8009f08:	089b      	lsrs	r3, r3, #2
 8009f0a:	18d3      	adds	r3, r2, r3
 8009f0c:	4a2a      	ldr	r2, [pc, #168]	; (8009fb8 <my_conv_rtc2timestamp+0xe0>)
 8009f0e:	4694      	mov	ip, r2
 8009f10:	4463      	add	r3, ip
 8009f12:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009f14:	2300      	movs	r3, #0
 8009f16:	613b      	str	r3, [r7, #16]
 8009f18:	e00a      	b.n	8009f30 <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8009f1a:	4a28      	ldr	r2, [pc, #160]	; (8009fbc <my_conv_rtc2timestamp+0xe4>)
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	18d3      	adds	r3, r2, r3
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	001a      	movs	r2, r3
 8009f24:	697b      	ldr	r3, [r7, #20]
 8009f26:	189b      	adds	r3, r3, r2
 8009f28:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8009f2a:	693b      	ldr	r3, [r7, #16]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	613b      	str	r3, [r7, #16]
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	785b      	ldrb	r3, [r3, #1]
 8009f34:	3b01      	subs	r3, #1
 8009f36:	693a      	ldr	r2, [r7, #16]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	dbee      	blt.n	8009f1a <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	785b      	ldrb	r3, [r3, #1]
 8009f40:	2b02      	cmp	r3, #2
 8009f42:	d908      	bls.n	8009f56 <my_conv_rtc2timestamp+0x7e>
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	0018      	movs	r0, r3
 8009f48:	f000 f8de 	bl	800a108 <my_conv_is_leap_year>
 8009f4c:	1e03      	subs	r3, r0, #0
 8009f4e:	d002      	beq.n	8009f56 <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	3301      	adds	r3, #1
 8009f54:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	789b      	ldrb	r3, [r3, #2]
 8009f5a:	001a      	movs	r2, r3
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	18d3      	adds	r3, r2, r3
 8009f60:	3b01      	subs	r3, #1
 8009f62:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8009f64:	697a      	ldr	r2, [r7, #20]
 8009f66:	0013      	movs	r3, r2
 8009f68:	005b      	lsls	r3, r3, #1
 8009f6a:	189b      	adds	r3, r3, r2
 8009f6c:	011a      	lsls	r2, r3, #4
 8009f6e:	1ad2      	subs	r2, r2, r3
 8009f70:	0113      	lsls	r3, r2, #4
 8009f72:	1a9b      	subs	r3, r3, r2
 8009f74:	01db      	lsls	r3, r3, #7
 8009f76:	0019      	movs	r1, r3
 8009f78:	683b      	ldr	r3, [r7, #0]
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	001a      	movs	r2, r3
 8009f7e:	0013      	movs	r3, r2
 8009f80:	011b      	lsls	r3, r3, #4
 8009f82:	1a9b      	subs	r3, r3, r2
 8009f84:	011a      	lsls	r2, r3, #4
 8009f86:	1ad2      	subs	r2, r2, r3
 8009f88:	0113      	lsls	r3, r2, #4
 8009f8a:	001a      	movs	r2, r3
 8009f8c:	0013      	movs	r3, r2
 8009f8e:	18ca      	adds	r2, r1, r3
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	785b      	ldrb	r3, [r3, #1]
 8009f94:	0019      	movs	r1, r3
 8009f96:	000b      	movs	r3, r1
 8009f98:	011b      	lsls	r3, r3, #4
 8009f9a:	1a5b      	subs	r3, r3, r1
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	18d3      	adds	r3, r2, r3
 8009fa0:	683a      	ldr	r2, [r7, #0]
 8009fa2:	7892      	ldrb	r2, [r2, #2]
 8009fa4:	189b      	adds	r3, r3, r2
 8009fa6:	60bb      	str	r3, [r7, #8]

    return ts ;
 8009fa8:	68bb      	ldr	r3, [r7, #8]
}
 8009faa:	0018      	movs	r0, r3
 8009fac:	46bd      	mov	sp, r7
 8009fae:	b006      	add	sp, #24
 8009fb0:	bd80      	pop	{r7, pc}
 8009fb2:	46c0      	nop			; (mov r8, r8)
 8009fb4:	fffff84f 	.word	0xfffff84f
 8009fb8:	fff50736 	.word	0xfff50736
 8009fbc:	0801487c 	.word	0x0801487c

08009fc0 <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8009fc0:	b590      	push	{r4, r7, lr}
 8009fc2:	b08b      	sub	sp, #44	; 0x2c
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	60f8      	str	r0, [r7, #12]
 8009fc8:	60b9      	str	r1, [r7, #8]
 8009fca:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	213c      	movs	r1, #60	; 0x3c
 8009fd0:	0018      	movs	r0, r3
 8009fd2:	f7f6 f939 	bl	8000248 <__aeabi_uidivmod>
 8009fd6:	000b      	movs	r3, r1
 8009fd8:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	213c      	movs	r1, #60	; 0x3c
 8009fde:	0018      	movs	r0, r3
 8009fe0:	f7f6 f8ac 	bl	800013c <__udivsi3>
 8009fe4:	0003      	movs	r3, r0
 8009fe6:	213c      	movs	r1, #60	; 0x3c
 8009fe8:	0018      	movs	r0, r3
 8009fea:	f7f6 f92d 	bl	8000248 <__aeabi_uidivmod>
 8009fee:	000b      	movs	r3, r1
 8009ff0:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	22e1      	movs	r2, #225	; 0xe1
 8009ff6:	0111      	lsls	r1, r2, #4
 8009ff8:	0018      	movs	r0, r3
 8009ffa:	f7f6 f89f 	bl	800013c <__udivsi3>
 8009ffe:	0003      	movs	r3, r0
 800a000:	2118      	movs	r1, #24
 800a002:	0018      	movs	r0, r3
 800a004:	f7f6 f920 	bl	8000248 <__aeabi_uidivmod>
 800a008:	000b      	movs	r3, r1
 800a00a:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	493b      	ldr	r1, [pc, #236]	; (800a0fc <my_conv_timestamp2rtc+0x13c>)
 800a010:	0018      	movs	r0, r3
 800a012:	f7f6 f893 	bl	800013c <__udivsi3>
 800a016:	0003      	movs	r3, r0
 800a018:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 800a01a:	4b39      	ldr	r3, [pc, #228]	; (800a100 <my_conv_timestamp2rtc+0x140>)
 800a01c:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800a01e:	e00d      	b.n	800a03c <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 800a020:	6a3b      	ldr	r3, [r7, #32]
 800a022:	0018      	movs	r0, r3
 800a024:	f000 f870 	bl	800a108 <my_conv_is_leap_year>
 800a028:	0003      	movs	r3, r0
 800a02a:	336e      	adds	r3, #110	; 0x6e
 800a02c:	33ff      	adds	r3, #255	; 0xff
 800a02e:	001a      	movs	r2, r3
 800a030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a032:	1a9b      	subs	r3, r3, r2
 800a034:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 800a036:	6a3b      	ldr	r3, [r7, #32]
 800a038:	3301      	adds	r3, #1
 800a03a:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 800a03c:	6a3b      	ldr	r3, [r7, #32]
 800a03e:	0018      	movs	r0, r3
 800a040:	f000 f862 	bl	800a108 <my_conv_is_leap_year>
 800a044:	0003      	movs	r3, r0
 800a046:	336e      	adds	r3, #110	; 0x6e
 800a048:	33ff      	adds	r3, #255	; 0xff
 800a04a:	001a      	movs	r2, r3
 800a04c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a04e:	4293      	cmp	r3, r2
 800a050:	d2e6      	bcs.n	800a020 <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 800a052:	2300      	movs	r3, #0
 800a054:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800a056:	e018      	b.n	800a08a <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 800a058:	4b2a      	ldr	r3, [pc, #168]	; (800a104 <my_conv_timestamp2rtc+0x144>)
 800a05a:	69fa      	ldr	r2, [r7, #28]
 800a05c:	0052      	lsls	r2, r2, #1
 800a05e:	5ad3      	ldrh	r3, [r2, r3]
 800a060:	001c      	movs	r4, r3
 800a062:	69fb      	ldr	r3, [r7, #28]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d107      	bne.n	800a078 <my_conv_timestamp2rtc+0xb8>
 800a068:	6a3b      	ldr	r3, [r7, #32]
 800a06a:	0018      	movs	r0, r3
 800a06c:	f000 f84c 	bl	800a108 <my_conv_is_leap_year>
 800a070:	1e03      	subs	r3, r0, #0
 800a072:	d001      	beq.n	800a078 <my_conv_timestamp2rtc+0xb8>
 800a074:	2301      	movs	r3, #1
 800a076:	e000      	b.n	800a07a <my_conv_timestamp2rtc+0xba>
 800a078:	2300      	movs	r3, #0
 800a07a:	191b      	adds	r3, r3, r4
 800a07c:	001a      	movs	r2, r3
 800a07e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a080:	1a9b      	subs	r3, r3, r2
 800a082:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 800a084:	69fb      	ldr	r3, [r7, #28]
 800a086:	3301      	adds	r3, #1
 800a088:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 800a08a:	4b1e      	ldr	r3, [pc, #120]	; (800a104 <my_conv_timestamp2rtc+0x144>)
 800a08c:	69fa      	ldr	r2, [r7, #28]
 800a08e:	0052      	lsls	r2, r2, #1
 800a090:	5ad3      	ldrh	r3, [r2, r3]
 800a092:	001c      	movs	r4, r3
 800a094:	69fb      	ldr	r3, [r7, #28]
 800a096:	2b01      	cmp	r3, #1
 800a098:	d107      	bne.n	800a0aa <my_conv_timestamp2rtc+0xea>
 800a09a:	6a3b      	ldr	r3, [r7, #32]
 800a09c:	0018      	movs	r0, r3
 800a09e:	f000 f833 	bl	800a108 <my_conv_is_leap_year>
 800a0a2:	1e03      	subs	r3, r0, #0
 800a0a4:	d001      	beq.n	800a0aa <my_conv_timestamp2rtc+0xea>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e000      	b.n	800a0ac <my_conv_timestamp2rtc+0xec>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	191b      	adds	r3, r3, r4
 800a0ae:	001a      	movs	r2, r3
 800a0b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	d2d0      	bcs.n	800a058 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 800a0b6:	6a3b      	ldr	r3, [r7, #32]
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	3330      	adds	r3, #48	; 0x30
 800a0bc:	b2da      	uxtb	r2, r3
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	b2db      	uxtb	r3, r3
 800a0c6:	3301      	adds	r3, #1
 800a0c8:	b2da      	uxtb	r2, r3
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d0:	b2db      	uxtb	r3, r3
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	b2da      	uxtb	r2, r3
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	b2da      	uxtb	r2, r3
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	b2da      	uxtb	r2, r3
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	b2da      	uxtb	r2, r3
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	709a      	strb	r2, [r3, #2]
}
 800a0f2:	46c0      	nop			; (mov r8, r8)
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	b00b      	add	sp, #44	; 0x2c
 800a0f8:	bd90      	pop	{r4, r7, pc}
 800a0fa:	46c0      	nop			; (mov r8, r8)
 800a0fc:	00015180 	.word	0x00015180
 800a100:	000007b2 	.word	0x000007b2
 800a104:	08014888 	.word	0x08014888

0800a108 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b082      	sub	sp, #8
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2203      	movs	r2, #3
 800a114:	4013      	ands	r3, r2
 800a116:	d106      	bne.n	800a126 <my_conv_is_leap_year+0x1e>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2164      	movs	r1, #100	; 0x64
 800a11c:	0018      	movs	r0, r3
 800a11e:	f7f6 f97d 	bl	800041c <__aeabi_idivmod>
 800a122:	1e0b      	subs	r3, r1, #0
 800a124:	d107      	bne.n	800a136 <my_conv_is_leap_year+0x2e>
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	22c8      	movs	r2, #200	; 0xc8
 800a12a:	0051      	lsls	r1, r2, #1
 800a12c:	0018      	movs	r0, r3
 800a12e:	f7f6 f975 	bl	800041c <__aeabi_idivmod>
 800a132:	1e0b      	subs	r3, r1, #0
 800a134:	d101      	bne.n	800a13a <my_conv_is_leap_year+0x32>
 800a136:	2301      	movs	r3, #1
 800a138:	e000      	b.n	800a13c <my_conv_is_leap_year+0x34>
 800a13a:	2300      	movs	r3, #0
}
 800a13c:	0018      	movs	r0, r3
 800a13e:	46bd      	mov	sp, r7
 800a140:	b002      	add	sp, #8
 800a142:	bd80      	pop	{r7, pc}

0800a144 <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 800a144:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a146:	b089      	sub	sp, #36	; 0x24
 800a148:	af04      	add	r7, sp, #16
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	78db      	ldrb	r3, [r3, #3]
 800a154:	22fa      	movs	r2, #250	; 0xfa
 800a156:	00d2      	lsls	r2, r2, #3
 800a158:	189a      	adds	r2, r3, r2
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	785b      	ldrb	r3, [r3, #1]
 800a15e:	469c      	mov	ip, r3
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	789b      	ldrb	r3, [r3, #2]
 800a164:	001c      	movs	r4, r3
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	001d      	movs	r5, r3
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	785b      	ldrb	r3, [r3, #1]
 800a170:	001e      	movs	r6, r3
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	789b      	ldrb	r3, [r3, #2]
 800a176:	4906      	ldr	r1, [pc, #24]	; (800a190 <my_conv_dt_2_dts+0x4c>)
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	9303      	str	r3, [sp, #12]
 800a17c:	9602      	str	r6, [sp, #8]
 800a17e:	9501      	str	r5, [sp, #4]
 800a180:	9400      	str	r4, [sp, #0]
 800a182:	4663      	mov	r3, ip
 800a184:	f001 ff82 	bl	800c08c <sprintf>
}
 800a188:	46c0      	nop			; (mov r8, r8)
 800a18a:	46bd      	mov	sp, r7
 800a18c:	b005      	add	sp, #20
 800a18e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a190:	08014744 	.word	0x08014744

0800a194 <my_conv_string_2_uint32_t>:

uint32_t my_conv_string_2_uint32_t ( const char* c )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
	char* end_p ;
	return (uint32_t) strtoul ( c , &end_p , 10 ) ;
 800a19c:	230c      	movs	r3, #12
 800a19e:	18f9      	adds	r1, r7, r3
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	220a      	movs	r2, #10
 800a1a4:	0018      	movs	r0, r3
 800a1a6:	f001 fe6d 	bl	800be84 <strtoul>
 800a1aa:	0003      	movs	r3, r0
}
 800a1ac:	0018      	movs	r0, r3
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	b004      	add	sp, #16
 800a1b2:	bd80      	pop	{r7, pc}

0800a1b4 <my_nmea_message>:
#include <inttypes.h>
#include "my_nmea.h"


int my_nmea_message ( uint8_t* c , uint8_t* m , uint8_t* i )
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b084      	sub	sp, #16
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
    if ( *c == '$' )
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	781b      	ldrb	r3, [r3, #0]
 800a1c4:	2b24      	cmp	r3, #36	; 0x24
 800a1c6:	d117      	bne.n	800a1f8 <my_nmea_message+0x44>
    {
        *i = 0 ;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	701a      	strb	r2, [r3, #0]
        m[(*i)++] = *c ;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	781b      	ldrb	r3, [r3, #0]
 800a1d2:	1c5a      	adds	r2, r3, #1
 800a1d4:	b2d1      	uxtb	r1, r2
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	7011      	strb	r1, [r2, #0]
 800a1da:	001a      	movs	r2, r3
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	189b      	adds	r3, r3, r2
 800a1e0:	68fa      	ldr	r2, [r7, #12]
 800a1e2:	7812      	ldrb	r2, [r2, #0]
 800a1e4:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	001a      	movs	r2, r3
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	189b      	adds	r3, r3, r2
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	701a      	strb	r2, [r3, #0]
        return 0 ;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	e045      	b.n	800a284 <my_nmea_message+0xd0>
    }
    if ( ( *c >= ' ' && *c <= '~' && *i > 0 ) || *c == '\r' )
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	781b      	ldrb	r3, [r3, #0]
 800a1fc:	2b1f      	cmp	r3, #31
 800a1fe:	d907      	bls.n	800a210 <my_nmea_message+0x5c>
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	781b      	ldrb	r3, [r3, #0]
 800a204:	2b7e      	cmp	r3, #126	; 0x7e
 800a206:	d803      	bhi.n	800a210 <my_nmea_message+0x5c>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d103      	bne.n	800a218 <my_nmea_message+0x64>
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	2b0d      	cmp	r3, #13
 800a216:	d114      	bne.n	800a242 <my_nmea_message+0x8e>
    {
        m[(*i)++] = *c ;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	781b      	ldrb	r3, [r3, #0]
 800a21c:	1c5a      	adds	r2, r3, #1
 800a21e:	b2d1      	uxtb	r1, r2
 800a220:	687a      	ldr	r2, [r7, #4]
 800a222:	7011      	strb	r1, [r2, #0]
 800a224:	001a      	movs	r2, r3
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	189b      	adds	r3, r3, r2
 800a22a:	68fa      	ldr	r2, [r7, #12]
 800a22c:	7812      	ldrb	r2, [r2, #0]
 800a22e:	701a      	strb	r2, [r3, #0]
        m[*i] = '\0' ;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	781b      	ldrb	r3, [r3, #0]
 800a234:	001a      	movs	r2, r3
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	189b      	adds	r3, r3, r2
 800a23a:	2200      	movs	r2, #0
 800a23c:	701a      	strb	r2, [r3, #0]
        return 1 ;
 800a23e:	2301      	movs	r3, #1
 800a240:	e020      	b.n	800a284 <my_nmea_message+0xd0>
    }
    if ( *c == '\n' && *i > 1 )
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	2b0a      	cmp	r3, #10
 800a248:	d11a      	bne.n	800a280 <my_nmea_message+0xcc>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	781b      	ldrb	r3, [r3, #0]
 800a24e:	2b01      	cmp	r3, #1
 800a250:	d916      	bls.n	800a280 <my_nmea_message+0xcc>
    {
        if ( m[--(*i)] == '\r' )
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	3b01      	subs	r3, #1
 800a258:	b2da      	uxtb	r2, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	701a      	strb	r2, [r3, #0]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	781b      	ldrb	r3, [r3, #0]
 800a262:	001a      	movs	r2, r3
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	189b      	adds	r3, r3, r2
 800a268:	781b      	ldrb	r3, [r3, #0]
 800a26a:	2b0d      	cmp	r3, #13
 800a26c:	d108      	bne.n	800a280 <my_nmea_message+0xcc>
        {
            m[*i] = '\0' ;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	781b      	ldrb	r3, [r3, #0]
 800a272:	001a      	movs	r2, r3
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	189b      	adds	r3, r3, r2
 800a278:	2200      	movs	r2, #0
 800a27a:	701a      	strb	r2, [r3, #0]
            return 2 ;
 800a27c:	2302      	movs	r3, #2
 800a27e:	e001      	b.n	800a284 <my_nmea_message+0xd0>
        }
    }
    return -1 ;
 800a280:	2301      	movs	r3, #1
 800a282:	425b      	negs	r3, r3
}
 800a284:	0018      	movs	r0, r3
 800a286:	46bd      	mov	sp, r7
 800a288:	b004      	add	sp, #16
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <get_my_nmea_gngsa_fixed_mode_s>:

const char get_my_nmea_gngsa_fixed_mode_s ( const char* m )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
	return m[9] ;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	3309      	adds	r3, #9
 800a298:	781b      	ldrb	r3, [r3, #0]
}
 800a29a:	0018      	movs	r0, r3
 800a29c:	46bd      	mov	sp, r7
 800a29e:	b002      	add	sp, #8
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <get_my_nmea_gngsa_pdop_d>:

double get_my_nmea_gngsa_pdop_d ( const char* m )
{
 800a2a2:	b5b0      	push	{r4, r5, r7, lr}
 800a2a4:	b086      	sub	sp, #24
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
	uint8_t pdop_position = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION ) + 1 ;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	220f      	movs	r2, #15
 800a2ae:	212c      	movs	r1, #44	; 0x2c
 800a2b0:	0018      	movs	r0, r3
 800a2b2:	f7ff fdcd 	bl	8009e50 <my_find_char_position>
 800a2b6:	0003      	movs	r3, r0
 800a2b8:	001a      	movs	r2, r3
 800a2ba:	2517      	movs	r5, #23
 800a2bc:	197b      	adds	r3, r7, r5
 800a2be:	3201      	adds	r2, #1
 800a2c0:	701a      	strb	r2, [r3, #0]
	uint8_t pdop_length = my_find_char_position ( m , NMEA_DELIMETER , GSA_PDOP_POSITION + 1 ) - pdop_position ;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2210      	movs	r2, #16
 800a2c6:	212c      	movs	r1, #44	; 0x2c
 800a2c8:	0018      	movs	r0, r3
 800a2ca:	f7ff fdc1 	bl	8009e50 <my_find_char_position>
 800a2ce:	0003      	movs	r3, r0
 800a2d0:	0019      	movs	r1, r3
 800a2d2:	2416      	movs	r4, #22
 800a2d4:	193b      	adds	r3, r7, r4
 800a2d6:	197a      	adds	r2, r7, r5
 800a2d8:	7812      	ldrb	r2, [r2, #0]
 800a2da:	1a8a      	subs	r2, r1, r2
 800a2dc:	701a      	strb	r2, [r3, #0]

	char* pdop_s = (char*) malloc ( ( pdop_length +1 ) * sizeof ( char ) ) ;
 800a2de:	193b      	adds	r3, r7, r4
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	3301      	adds	r3, #1
 800a2e4:	0018      	movs	r0, r3
 800a2e6:	f000 fc41 	bl	800ab6c <malloc>
 800a2ea:	0003      	movs	r3, r0
 800a2ec:	613b      	str	r3, [r7, #16]
	strncpy ( pdop_s , m + pdop_position , pdop_length ) ; // Kopiowanie fragmentu acucha
 800a2ee:	197b      	adds	r3, r7, r5
 800a2f0:	781b      	ldrb	r3, [r3, #0]
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	18d1      	adds	r1, r2, r3
 800a2f6:	193b      	adds	r3, r7, r4
 800a2f8:	781a      	ldrb	r2, [r3, #0]
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	0018      	movs	r0, r3
 800a2fe:	f001 ff82 	bl	800c206 <strncpy>
	pdop_s[pdop_length] = '\0';
 800a302:	193b      	adds	r3, r7, r4
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	693a      	ldr	r2, [r7, #16]
 800a308:	18d3      	adds	r3, r2, r3
 800a30a:	2200      	movs	r2, #0
 800a30c:	701a      	strb	r2, [r3, #0]
	double pdop = my_string2double_conv ( pdop_s ) ;
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	0018      	movs	r0, r3
 800a312:	f7ff fd89 	bl	8009e28 <my_string2double_conv>
 800a316:	0002      	movs	r2, r0
 800a318:	000b      	movs	r3, r1
 800a31a:	60ba      	str	r2, [r7, #8]
 800a31c:	60fb      	str	r3, [r7, #12]
	free ( pdop_s ) ;
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	0018      	movs	r0, r3
 800a322:	f000 fc2d 	bl	800ab80 <free>
	return pdop ; // przed zwrceniem zaokrglij do 2 miejsc po przecinku
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	68fb      	ldr	r3, [r7, #12]
}
 800a32a:	0010      	movs	r0, r2
 800a32c:	0019      	movs	r1, r3
 800a32e:	46bd      	mov	sp, r7
 800a330:	b006      	add	sp, #24
 800a332:	bdb0      	pop	{r4, r5, r7, pc}

0800a334 <is_my_nmea_checksum_ok>:


bool is_my_nmea_checksum_ok ( const char* s )
{
 800a334:	b590      	push	{r4, r7, lr}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0 ;
 800a33c:	230f      	movs	r3, #15
 800a33e:	18fb      	adds	r3, r7, r3
 800a340:	2200      	movs	r2, #0
 800a342:	701a      	strb	r2, [r3, #0]
    uint8_t i = 1 ; // Start from index 1 to skip the '$' character
 800a344:	230e      	movs	r3, #14
 800a346:	18fb      	adds	r3, r7, r3
 800a348:	2201      	movs	r2, #1
 800a34a:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a34c:	e00f      	b.n	800a36e <is_my_nmea_checksum_ok+0x3a>
        cs ^= s[i++] ;
 800a34e:	220e      	movs	r2, #14
 800a350:	18bb      	adds	r3, r7, r2
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	18ba      	adds	r2, r7, r2
 800a356:	1c59      	adds	r1, r3, #1
 800a358:	7011      	strb	r1, [r2, #0]
 800a35a:	001a      	movs	r2, r3
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	189b      	adds	r3, r3, r2
 800a360:	7819      	ldrb	r1, [r3, #0]
 800a362:	220f      	movs	r2, #15
 800a364:	18bb      	adds	r3, r7, r2
 800a366:	18ba      	adds	r2, r7, r2
 800a368:	7812      	ldrb	r2, [r2, #0]
 800a36a:	404a      	eors	r2, r1
 800a36c:	701a      	strb	r2, [r3, #0]
    while ( s[i] != '*' && s[i] != '\0' && i != 0 )
 800a36e:	210e      	movs	r1, #14
 800a370:	187b      	adds	r3, r7, r1
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	18d3      	adds	r3, r2, r3
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	2b2a      	cmp	r3, #42	; 0x2a
 800a37c:	d00a      	beq.n	800a394 <is_my_nmea_checksum_ok+0x60>
 800a37e:	187b      	adds	r3, r7, r1
 800a380:	781b      	ldrb	r3, [r3, #0]
 800a382:	687a      	ldr	r2, [r7, #4]
 800a384:	18d3      	adds	r3, r2, r3
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d003      	beq.n	800a394 <is_my_nmea_checksum_ok+0x60>
 800a38c:	187b      	adds	r3, r7, r1
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d1dc      	bne.n	800a34e <is_my_nmea_checksum_ok+0x1a>
    //uint8_t* b = &s[++i] ;
    //uint8_t* c = strtol ( b , NULL, 16 ) ;
    return ( cs == strtol ( (char*) &s[++i] , NULL, 16 ) ) ? true : false ;
 800a394:	230f      	movs	r3, #15
 800a396:	18fb      	adds	r3, r7, r3
 800a398:	781c      	ldrb	r4, [r3, #0]
 800a39a:	210e      	movs	r1, #14
 800a39c:	187b      	adds	r3, r7, r1
 800a39e:	187a      	adds	r2, r7, r1
 800a3a0:	7812      	ldrb	r2, [r2, #0]
 800a3a2:	3201      	adds	r2, #1
 800a3a4:	701a      	strb	r2, [r3, #0]
 800a3a6:	187b      	adds	r3, r7, r1
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	687a      	ldr	r2, [r7, #4]
 800a3ac:	18d3      	adds	r3, r2, r3
 800a3ae:	2210      	movs	r2, #16
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	0018      	movs	r0, r3
 800a3b4:	f001 fcd4 	bl	800bd60 <strtol>
 800a3b8:	0003      	movs	r3, r0
 800a3ba:	1ae3      	subs	r3, r4, r3
 800a3bc:	425a      	negs	r2, r3
 800a3be:	4153      	adcs	r3, r2
 800a3c0:	b2db      	uxtb	r3, r3
}
 800a3c2:	0018      	movs	r0, r3
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	b005      	add	sp, #20
 800a3c8:	bd90      	pop	{r4, r7, pc}
	...

0800a3cc <nmea2decimal>:
double nmea2decimal ( const char *coord , char dir )
{
 800a3cc:	b5b0      	push	{r4, r5, r7, lr}
 800a3ce:	b086      	sub	sp, #24
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	000a      	movs	r2, r1
 800a3d6:	1cfb      	adds	r3, r7, #3
 800a3d8:	701a      	strb	r2, [r3, #0]
    double deg , min ;
    sscanf ( coord , "%lf" , &deg ) ;
 800a3da:	2308      	movs	r3, #8
 800a3dc:	18fa      	adds	r2, r7, r3
 800a3de:	492f      	ldr	r1, [pc, #188]	; (800a49c <nmea2decimal+0xd0>)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	0018      	movs	r0, r3
 800a3e4:	f001 fe72 	bl	800c0cc <sscanf>
    min = deg / 100 ;
 800a3e8:	68b8      	ldr	r0, [r7, #8]
 800a3ea:	68f9      	ldr	r1, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	4b2c      	ldr	r3, [pc, #176]	; (800a4a0 <nmea2decimal+0xd4>)
 800a3f0:	f7f6 fd42 	bl	8000e78 <__aeabi_ddiv>
 800a3f4:	0002      	movs	r2, r0
 800a3f6:	000b      	movs	r3, r1
 800a3f8:	613a      	str	r2, [r7, #16]
 800a3fa:	617b      	str	r3, [r7, #20]
    deg = (int) min ;
 800a3fc:	6938      	ldr	r0, [r7, #16]
 800a3fe:	6979      	ldr	r1, [r7, #20]
 800a400:	f7f7 ff96 	bl	8002330 <__aeabi_d2iz>
 800a404:	0003      	movs	r3, r0
 800a406:	0018      	movs	r0, r3
 800a408:	f7f7 ffc8 	bl	800239c <__aeabi_i2d>
 800a40c:	0002      	movs	r2, r0
 800a40e:	000b      	movs	r3, r1
 800a410:	60ba      	str	r2, [r7, #8]
 800a412:	60fb      	str	r3, [r7, #12]
    min = ( min - deg ) * 10 ;
 800a414:	68ba      	ldr	r2, [r7, #8]
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	6938      	ldr	r0, [r7, #16]
 800a41a:	6979      	ldr	r1, [r7, #20]
 800a41c:	f7f7 fbe8 	bl	8001bf0 <__aeabi_dsub>
 800a420:	0002      	movs	r2, r0
 800a422:	000b      	movs	r3, r1
 800a424:	0010      	movs	r0, r2
 800a426:	0019      	movs	r1, r3
 800a428:	2200      	movs	r2, #0
 800a42a:	4b1e      	ldr	r3, [pc, #120]	; (800a4a4 <nmea2decimal+0xd8>)
 800a42c:	f7f7 f91e 	bl	800166c <__aeabi_dmul>
 800a430:	0002      	movs	r2, r0
 800a432:	000b      	movs	r3, r1
 800a434:	613a      	str	r2, [r7, #16]
 800a436:	617b      	str	r3, [r7, #20]
    min = min / 6 ;
 800a438:	2200      	movs	r2, #0
 800a43a:	4b1b      	ldr	r3, [pc, #108]	; (800a4a8 <nmea2decimal+0xdc>)
 800a43c:	6938      	ldr	r0, [r7, #16]
 800a43e:	6979      	ldr	r1, [r7, #20]
 800a440:	f7f6 fd1a 	bl	8000e78 <__aeabi_ddiv>
 800a444:	0002      	movs	r2, r0
 800a446:	000b      	movs	r3, r1
 800a448:	613a      	str	r2, [r7, #16]
 800a44a:	617b      	str	r3, [r7, #20]
    //double c = deg + min ;
    if ( dir == 'S' || dir == 'W' )
 800a44c:	1cfb      	adds	r3, r7, #3
 800a44e:	781b      	ldrb	r3, [r3, #0]
 800a450:	2b53      	cmp	r3, #83	; 0x53
 800a452:	d003      	beq.n	800a45c <nmea2decimal+0x90>
 800a454:	1cfb      	adds	r3, r7, #3
 800a456:	781b      	ldrb	r3, [r3, #0]
 800a458:	2b57      	cmp	r3, #87	; 0x57
 800a45a:	d10e      	bne.n	800a47a <nmea2decimal+0xae>
    	return ( deg + min ) * -1 ;
 800a45c:	68b8      	ldr	r0, [r7, #8]
 800a45e:	68f9      	ldr	r1, [r7, #12]
 800a460:	693a      	ldr	r2, [r7, #16]
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	f7f6 f9a8 	bl	80007b8 <__aeabi_dadd>
 800a468:	0002      	movs	r2, r0
 800a46a:	000b      	movs	r3, r1
 800a46c:	0011      	movs	r1, r2
 800a46e:	000c      	movs	r4, r1
 800a470:	2180      	movs	r1, #128	; 0x80
 800a472:	0609      	lsls	r1, r1, #24
 800a474:	4059      	eors	r1, r3
 800a476:	000d      	movs	r5, r1
 800a478:	e009      	b.n	800a48e <nmea2decimal+0xc2>
    else
    	return deg + min ;
 800a47a:	68b8      	ldr	r0, [r7, #8]
 800a47c:	68f9      	ldr	r1, [r7, #12]
 800a47e:	693a      	ldr	r2, [r7, #16]
 800a480:	697b      	ldr	r3, [r7, #20]
 800a482:	f7f6 f999 	bl	80007b8 <__aeabi_dadd>
 800a486:	0002      	movs	r2, r0
 800a488:	000b      	movs	r3, r1
 800a48a:	0014      	movs	r4, r2
 800a48c:	001d      	movs	r5, r3
}
 800a48e:	0022      	movs	r2, r4
 800a490:	002b      	movs	r3, r5
 800a492:	0010      	movs	r0, r2
 800a494:	0019      	movs	r1, r3
 800a496:	46bd      	mov	sp, r7
 800a498:	b006      	add	sp, #24
 800a49a:	bdb0      	pop	{r4, r5, r7, pc}
 800a49c:	08014764 	.word	0x08014764
 800a4a0:	40590000 	.word	0x40590000
 800a4a4:	40240000 	.word	0x40240000
 800a4a8:	40180000 	.word	0x40180000

0800a4ac <my_nmea_get_gngll_coordinates>:

void my_nmea_get_gngll_coordinates ( const char* m , fix_astro* fix3d )
{
 800a4ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ae:	b08d      	sub	sp, #52	; 0x34
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	6039      	str	r1, [r7, #0]
	char direction ;

	// UTC part

	// Latitude part
	uint8_t coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION ) + 1 ;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	212c      	movs	r1, #44	; 0x2c
 800a4bc:	0018      	movs	r0, r3
 800a4be:	f7ff fcc7 	bl	8009e50 <my_find_char_position>
 800a4c2:	0003      	movs	r3, r0
 800a4c4:	001a      	movs	r2, r3
 800a4c6:	252f      	movs	r5, #47	; 0x2f
 800a4c8:	197b      	adds	r3, r7, r5
 800a4ca:	3201      	adds	r2, #1
 800a4cc:	701a      	strb	r2, [r3, #0]
	uint8_t coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 1 ) - coordinate_position ;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2202      	movs	r2, #2
 800a4d2:	212c      	movs	r1, #44	; 0x2c
 800a4d4:	0018      	movs	r0, r3
 800a4d6:	f7ff fcbb 	bl	8009e50 <my_find_char_position>
 800a4da:	0003      	movs	r3, r0
 800a4dc:	0019      	movs	r1, r3
 800a4de:	242e      	movs	r4, #46	; 0x2e
 800a4e0:	193b      	adds	r3, r7, r4
 800a4e2:	197a      	adds	r2, r7, r5
 800a4e4:	7812      	ldrb	r2, [r2, #0]
 800a4e6:	1a8a      	subs	r2, r1, r2
 800a4e8:	701a      	strb	r2, [r3, #0]

	char* latitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a4ea:	193b      	adds	r3, r7, r4
 800a4ec:	781b      	ldrb	r3, [r3, #0]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	0018      	movs	r0, r3
 800a4f2:	f000 fb3b 	bl	800ab6c <malloc>
 800a4f6:	0003      	movs	r3, r0
 800a4f8:	62bb      	str	r3, [r7, #40]	; 0x28
	strncpy ( latitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800a4fa:	197b      	adds	r3, r7, r5
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	18d1      	adds	r1, r2, r3
 800a502:	193b      	adds	r3, r7, r4
 800a504:	781a      	ldrb	r2, [r3, #0]
 800a506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a508:	0018      	movs	r0, r3
 800a50a:	f001 fe7c 	bl	800c206 <strncpy>
	latitude_s_temp[coordinate_length] = '\0';
 800a50e:	193b      	adds	r3, r7, r4
 800a510:	781b      	ldrb	r3, [r3, #0]
 800a512:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a514:	18d3      	adds	r3, r2, r3
 800a516:	2200      	movs	r2, #0
 800a518:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a51a:	197b      	adds	r3, r7, r5
 800a51c:	781a      	ldrb	r2, [r3, #0]
 800a51e:	193b      	adds	r3, r7, r4
 800a520:	781b      	ldrb	r3, [r3, #0]
 800a522:	18d3      	adds	r3, r2, r3
 800a524:	3301      	adds	r3, #1
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	18d2      	adds	r2, r2, r3
 800a52a:	2627      	movs	r6, #39	; 0x27
 800a52c:	19bb      	adds	r3, r7, r6
 800a52e:	7812      	ldrb	r2, [r2, #0]
 800a530:	701a      	strb	r2, [r3, #0]
	double latitude_d = nmea2decimal ( latitude_s_temp , direction ) ;
 800a532:	19bb      	adds	r3, r7, r6
 800a534:	781a      	ldrb	r2, [r3, #0]
 800a536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a538:	0011      	movs	r1, r2
 800a53a:	0018      	movs	r0, r3
 800a53c:	f7ff ff46 	bl	800a3cc <nmea2decimal>
 800a540:	0002      	movs	r2, r0
 800a542:	000b      	movs	r3, r1
 800a544:	61ba      	str	r2, [r7, #24]
 800a546:	61fb      	str	r3, [r7, #28]
	free ( latitude_s_temp ) ;
 800a548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a54a:	0018      	movs	r0, r3
 800a54c:	f000 fb18 	bl	800ab80 <free>
	latitude_d = round ( latitude_d * 1e6 ) / 1e6 ;
 800a550:	2200      	movs	r2, #0
 800a552:	4b49      	ldr	r3, [pc, #292]	; (800a678 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a554:	69b8      	ldr	r0, [r7, #24]
 800a556:	69f9      	ldr	r1, [r7, #28]
 800a558:	f7f7 f888 	bl	800166c <__aeabi_dmul>
 800a55c:	0002      	movs	r2, r0
 800a55e:	000b      	movs	r3, r1
 800a560:	0010      	movs	r0, r2
 800a562:	0019      	movs	r1, r3
 800a564:	f008 fb20 	bl	8012ba8 <round>
 800a568:	2200      	movs	r2, #0
 800a56a:	4b43      	ldr	r3, [pc, #268]	; (800a678 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a56c:	f7f6 fc84 	bl	8000e78 <__aeabi_ddiv>
 800a570:	0002      	movs	r2, r0
 800a572:	000b      	movs	r3, r1
 800a574:	61ba      	str	r2, [r7, #24]
 800a576:	61fb      	str	r3, [r7, #28]
	//snprintf ( latitude_s , 12 , "%.6lf" , latitude_d ) ;
	fix3d->latitude_astro_geo_wr = (int32_t) ( latitude_d * 10000000 ) ;
 800a578:	2200      	movs	r2, #0
 800a57a:	4b40      	ldr	r3, [pc, #256]	; (800a67c <my_nmea_get_gngll_coordinates+0x1d0>)
 800a57c:	69b8      	ldr	r0, [r7, #24]
 800a57e:	69f9      	ldr	r1, [r7, #28]
 800a580:	f7f7 f874 	bl	800166c <__aeabi_dmul>
 800a584:	0002      	movs	r2, r0
 800a586:	000b      	movs	r3, r1
 800a588:	0010      	movs	r0, r2
 800a58a:	0019      	movs	r1, r3
 800a58c:	f7f7 fed0 	bl	8002330 <__aeabi_d2iz>
 800a590:	0002      	movs	r2, r0
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	601a      	str	r2, [r3, #0]

	// Longitude part
	coordinate_position = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2) + 1 ;
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2203      	movs	r2, #3
 800a59a:	212c      	movs	r1, #44	; 0x2c
 800a59c:	0018      	movs	r0, r3
 800a59e:	f7ff fc57 	bl	8009e50 <my_find_char_position>
 800a5a2:	0003      	movs	r3, r0
 800a5a4:	001a      	movs	r2, r3
 800a5a6:	197b      	adds	r3, r7, r5
 800a5a8:	3201      	adds	r2, #1
 800a5aa:	701a      	strb	r2, [r3, #0]
	coordinate_length = my_find_char_position ( m , NMEA_DELIMETER , GLL_LATITUDE_POSITION + 2 + 1 ) - coordinate_position ;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2204      	movs	r2, #4
 800a5b0:	212c      	movs	r1, #44	; 0x2c
 800a5b2:	0018      	movs	r0, r3
 800a5b4:	f7ff fc4c 	bl	8009e50 <my_find_char_position>
 800a5b8:	0003      	movs	r3, r0
 800a5ba:	0019      	movs	r1, r3
 800a5bc:	193b      	adds	r3, r7, r4
 800a5be:	197a      	adds	r2, r7, r5
 800a5c0:	7812      	ldrb	r2, [r2, #0]
 800a5c2:	1a8a      	subs	r2, r1, r2
 800a5c4:	701a      	strb	r2, [r3, #0]

	char* longitude_s_temp = (char*) malloc ( ( coordinate_length +1 ) * sizeof ( char ) ) ;
 800a5c6:	193b      	adds	r3, r7, r4
 800a5c8:	781b      	ldrb	r3, [r3, #0]
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	0018      	movs	r0, r3
 800a5ce:	f000 facd 	bl	800ab6c <malloc>
 800a5d2:	0003      	movs	r3, r0
 800a5d4:	617b      	str	r3, [r7, #20]
	strncpy ( longitude_s_temp , m + coordinate_position , coordinate_length ) ; // Kopiowanie fragmentu acucha
 800a5d6:	197b      	adds	r3, r7, r5
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	18d1      	adds	r1, r2, r3
 800a5de:	193b      	adds	r3, r7, r4
 800a5e0:	781a      	ldrb	r2, [r3, #0]
 800a5e2:	697b      	ldr	r3, [r7, #20]
 800a5e4:	0018      	movs	r0, r3
 800a5e6:	f001 fe0e 	bl	800c206 <strncpy>
	longitude_s_temp[coordinate_length] = '\0';
 800a5ea:	193b      	adds	r3, r7, r4
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	18d3      	adds	r3, r2, r3
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	701a      	strb	r2, [r3, #0]
	direction = m[coordinate_position + coordinate_length + 1] ;
 800a5f6:	197b      	adds	r3, r7, r5
 800a5f8:	781a      	ldrb	r2, [r3, #0]
 800a5fa:	193b      	adds	r3, r7, r4
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	18d3      	adds	r3, r2, r3
 800a600:	3301      	adds	r3, #1
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	18d2      	adds	r2, r2, r3
 800a606:	19bb      	adds	r3, r7, r6
 800a608:	7812      	ldrb	r2, [r2, #0]
 800a60a:	701a      	strb	r2, [r3, #0]
	double longitude_d = nmea2decimal ( longitude_s_temp , direction ) ;
 800a60c:	19bb      	adds	r3, r7, r6
 800a60e:	781a      	ldrb	r2, [r3, #0]
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	0011      	movs	r1, r2
 800a614:	0018      	movs	r0, r3
 800a616:	f7ff fed9 	bl	800a3cc <nmea2decimal>
 800a61a:	0002      	movs	r2, r0
 800a61c:	000b      	movs	r3, r1
 800a61e:	60ba      	str	r2, [r7, #8]
 800a620:	60fb      	str	r3, [r7, #12]
	free ( longitude_s_temp ) ;
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	0018      	movs	r0, r3
 800a626:	f000 faab 	bl	800ab80 <free>
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
 800a62a:	2200      	movs	r2, #0
 800a62c:	4b12      	ldr	r3, [pc, #72]	; (800a678 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a62e:	68b8      	ldr	r0, [r7, #8]
 800a630:	68f9      	ldr	r1, [r7, #12]
 800a632:	f7f7 f81b 	bl	800166c <__aeabi_dmul>
 800a636:	0002      	movs	r2, r0
 800a638:	000b      	movs	r3, r1
 800a63a:	0010      	movs	r0, r2
 800a63c:	0019      	movs	r1, r3
 800a63e:	f008 fab3 	bl	8012ba8 <round>
 800a642:	2200      	movs	r2, #0
 800a644:	4b0c      	ldr	r3, [pc, #48]	; (800a678 <my_nmea_get_gngll_coordinates+0x1cc>)
 800a646:	f7f6 fc17 	bl	8000e78 <__aeabi_ddiv>
 800a64a:	0002      	movs	r2, r0
 800a64c:	000b      	movs	r3, r1
 800a64e:	60ba      	str	r2, [r7, #8]
 800a650:	60fb      	str	r3, [r7, #12]
	//snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	fix3d->longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
 800a652:	2200      	movs	r2, #0
 800a654:	4b09      	ldr	r3, [pc, #36]	; (800a67c <my_nmea_get_gngll_coordinates+0x1d0>)
 800a656:	68b8      	ldr	r0, [r7, #8]
 800a658:	68f9      	ldr	r1, [r7, #12]
 800a65a:	f7f7 f807 	bl	800166c <__aeabi_dmul>
 800a65e:	0002      	movs	r2, r0
 800a660:	000b      	movs	r3, r1
 800a662:	0010      	movs	r0, r2
 800a664:	0019      	movs	r1, r3
 800a666:	f7f7 fe63 	bl	8002330 <__aeabi_d2iz>
 800a66a:	0002      	movs	r2, r0
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	605a      	str	r2, [r3, #4]
}
 800a670:	46c0      	nop			; (mov r8, r8)
 800a672:	46bd      	mov	sp, r7
 800a674:	b00d      	add	sp, #52	; 0x34
 800a676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a678:	412e8480 	.word	0x412e8480
 800a67c:	416312d0 	.word	0x416312d0

0800a680 <my_nmea_get_gsv_tns>:
	longitude_d = round ( longitude_d * 1e6 ) / 1e6 ;
	snprintf ( longitude_s , 12 , "%.6lf" , longitude_d ) ;
	*longitude_astro_geo_wr = (int32_t) ( longitude_d * 10000000 ) ;
}
uint16_t my_nmea_get_gsv_tns ( const char* m ) //tns = Total Number Satelites
{
 800a680:	b5b0      	push	{r4, r5, r7, lr}
 800a682:	b086      	sub	sp, #24
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
	uint16_t tns = 0 ;
 800a688:	240e      	movs	r4, #14
 800a68a:	193b      	adds	r3, r7, r4
 800a68c:	2200      	movs	r2, #0
 800a68e:	801a      	strh	r2, [r3, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , GSV_TNS_POSITION ) + 1 ;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2203      	movs	r2, #3
 800a694:	212c      	movs	r1, #44	; 0x2c
 800a696:	0018      	movs	r0, r3
 800a698:	f7ff fbda 	bl	8009e50 <my_find_char_position>
 800a69c:	0003      	movs	r3, r0
 800a69e:	001a      	movs	r2, r3
 800a6a0:	2517      	movs	r5, #23
 800a6a2:	197b      	adds	r3, r7, r5
 800a6a4:	3201      	adds	r2, #1
 800a6a6:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( GSV_TNS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a6a8:	2003      	movs	r0, #3
 800a6aa:	f000 fa5f 	bl	800ab6c <malloc>
 800a6ae:	0003      	movs	r3, r0
 800a6b0:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , GSV_TNS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a6b2:	197b      	adds	r3, r7, r5
 800a6b4:	781b      	ldrb	r3, [r3, #0]
 800a6b6:	687a      	ldr	r2, [r7, #4]
 800a6b8:	18d1      	adds	r1, r2, r3
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	2202      	movs	r2, #2
 800a6be:	0018      	movs	r0, r3
 800a6c0:	f001 fda1 	bl	800c206 <strncpy>
	s[GSV_TNS_LENGTH] = '\0';
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	3302      	adds	r3, #2
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%hu" , &tns ) ;
 800a6cc:	193a      	adds	r2, r7, r4
 800a6ce:	4907      	ldr	r1, [pc, #28]	; (800a6ec <my_nmea_get_gsv_tns+0x6c>)
 800a6d0:	693b      	ldr	r3, [r7, #16]
 800a6d2:	0018      	movs	r0, r3
 800a6d4:	f001 fcfa 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	0018      	movs	r0, r3
 800a6dc:	f000 fa50 	bl	800ab80 <free>
	return tns ;
 800a6e0:	193b      	adds	r3, r7, r4
 800a6e2:	881b      	ldrh	r3, [r3, #0]
}
 800a6e4:	0018      	movs	r0, r3
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	b006      	add	sp, #24
 800a6ea:	bdb0      	pop	{r4, r5, r7, pc}
 800a6ec:	08014770 	.word	0x08014770

0800a6f0 <my_nmea_get_rmc_date_yy>:

void my_nmea_get_rmc_date_yy ( const char* m , uint8_t* yy )
{
 800a6f0:	b590      	push	{r4, r7, lr}
 800a6f2:	b087      	sub	sp, #28
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
 800a6f8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_YY_OFFSET ;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2209      	movs	r2, #9
 800a6fe:	212c      	movs	r1, #44	; 0x2c
 800a700:	0018      	movs	r0, r3
 800a702:	f7ff fba5 	bl	8009e50 <my_find_char_position>
 800a706:	0003      	movs	r3, r0
 800a708:	001a      	movs	r2, r3
 800a70a:	2417      	movs	r4, #23
 800a70c:	193b      	adds	r3, r7, r4
 800a70e:	3205      	adds	r2, #5
 800a710:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a712:	2003      	movs	r0, #3
 800a714:	f000 fa2a 	bl	800ab6c <malloc>
 800a718:	0003      	movs	r3, r0
 800a71a:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a71c:	193b      	adds	r3, r7, r4
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	687a      	ldr	r2, [r7, #4]
 800a722:	18d1      	adds	r1, r2, r3
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	2202      	movs	r2, #2
 800a728:	0018      	movs	r0, r3
 800a72a:	f001 fd6c 	bl	800c206 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	3302      	adds	r3, #2
 800a732:	2200      	movs	r2, #0
 800a734:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , yy ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a736:	240e      	movs	r4, #14
 800a738:	193a      	adds	r2, r7, r4
 800a73a:	4909      	ldr	r1, [pc, #36]	; (800a760 <my_nmea_get_rmc_date_yy+0x70>)
 800a73c:	693b      	ldr	r3, [r7, #16]
 800a73e:	0018      	movs	r0, r3
 800a740:	f001 fcc4 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a744:	693b      	ldr	r3, [r7, #16]
 800a746:	0018      	movs	r0, r3
 800a748:	f000 fa1a 	bl	800ab80 <free>
	*yy = (uint8_t) temp ;
 800a74c:	193b      	adds	r3, r7, r4
 800a74e:	881b      	ldrh	r3, [r3, #0]
 800a750:	b2da      	uxtb	r2, r3
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	701a      	strb	r2, [r3, #0]

}
 800a756:	46c0      	nop			; (mov r8, r8)
 800a758:	46bd      	mov	sp, r7
 800a75a:	b007      	add	sp, #28
 800a75c:	bd90      	pop	{r4, r7, pc}
 800a75e:	46c0      	nop			; (mov r8, r8)
 800a760:	08014770 	.word	0x08014770

0800a764 <my_nmea_get_rmc_date_mm>:

void my_nmea_get_rmc_date_mm ( const char* m , uint8_t* mm )
{
 800a764:	b590      	push	{r4, r7, lr}
 800a766:	b087      	sub	sp, #28
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_MM_OFFSET ;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	2209      	movs	r2, #9
 800a772:	212c      	movs	r1, #44	; 0x2c
 800a774:	0018      	movs	r0, r3
 800a776:	f7ff fb6b 	bl	8009e50 <my_find_char_position>
 800a77a:	0003      	movs	r3, r0
 800a77c:	001a      	movs	r2, r3
 800a77e:	2417      	movs	r4, #23
 800a780:	193b      	adds	r3, r7, r4
 800a782:	3203      	adds	r2, #3
 800a784:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a786:	2003      	movs	r0, #3
 800a788:	f000 f9f0 	bl	800ab6c <malloc>
 800a78c:	0003      	movs	r3, r0
 800a78e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a790:	193b      	adds	r3, r7, r4
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	18d1      	adds	r1, r2, r3
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	2202      	movs	r2, #2
 800a79c:	0018      	movs	r0, r3
 800a79e:	f001 fd32 	bl	800c206 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a7a2:	693b      	ldr	r3, [r7, #16]
 800a7a4:	3302      	adds	r3, #2
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a7aa:	240e      	movs	r4, #14
 800a7ac:	193a      	adds	r2, r7, r4
 800a7ae:	4909      	ldr	r1, [pc, #36]	; (800a7d4 <my_nmea_get_rmc_date_mm+0x70>)
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	0018      	movs	r0, r3
 800a7b4:	f001 fc8a 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	0018      	movs	r0, r3
 800a7bc:	f000 f9e0 	bl	800ab80 <free>
	*mm = (uint8_t) temp ;
 800a7c0:	193b      	adds	r3, r7, r4
 800a7c2:	881b      	ldrh	r3, [r3, #0]
 800a7c4:	b2da      	uxtb	r2, r3
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	701a      	strb	r2, [r3, #0]

}
 800a7ca:	46c0      	nop			; (mov r8, r8)
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	b007      	add	sp, #28
 800a7d0:	bd90      	pop	{r4, r7, pc}
 800a7d2:	46c0      	nop			; (mov r8, r8)
 800a7d4:	08014770 	.word	0x08014770

0800a7d8 <my_nmea_get_rmc_date_dd>:
void my_nmea_get_rmc_date_dd ( const char* m , uint8_t* dd )
{
 800a7d8:	b590      	push	{r4, r7, lr}
 800a7da:	b087      	sub	sp, #28
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_DATE_POSITION ) + 1 + RMC_DATE_DD_OFFSET ;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2209      	movs	r2, #9
 800a7e6:	212c      	movs	r1, #44	; 0x2c
 800a7e8:	0018      	movs	r0, r3
 800a7ea:	f7ff fb31 	bl	8009e50 <my_find_char_position>
 800a7ee:	0003      	movs	r3, r0
 800a7f0:	001a      	movs	r2, r3
 800a7f2:	2417      	movs	r4, #23
 800a7f4:	193b      	adds	r3, r7, r4
 800a7f6:	3201      	adds	r2, #1
 800a7f8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_DATE_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a7fa:	2003      	movs	r0, #3
 800a7fc:	f000 f9b6 	bl	800ab6c <malloc>
 800a800:	0003      	movs	r3, r0
 800a802:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_DATE_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a804:	193b      	adds	r3, r7, r4
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	687a      	ldr	r2, [r7, #4]
 800a80a:	18d1      	adds	r1, r2, r3
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	2202      	movs	r2, #2
 800a810:	0018      	movs	r0, r3
 800a812:	f001 fcf8 	bl	800c206 <strncpy>
	s[RMC_DATE_PART_LENGTH] = '\0';
 800a816:	693b      	ldr	r3, [r7, #16]
 800a818:	3302      	adds	r3, #2
 800a81a:	2200      	movs	r2, #0
 800a81c:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , dd ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a81e:	240e      	movs	r4, #14
 800a820:	193a      	adds	r2, r7, r4
 800a822:	4909      	ldr	r1, [pc, #36]	; (800a848 <my_nmea_get_rmc_date_dd+0x70>)
 800a824:	693b      	ldr	r3, [r7, #16]
 800a826:	0018      	movs	r0, r3
 800a828:	f001 fc50 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	0018      	movs	r0, r3
 800a830:	f000 f9a6 	bl	800ab80 <free>
	*dd = (uint8_t) temp ;
 800a834:	193b      	adds	r3, r7, r4
 800a836:	881b      	ldrh	r3, [r3, #0]
 800a838:	b2da      	uxtb	r2, r3
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	701a      	strb	r2, [r3, #0]

}
 800a83e:	46c0      	nop			; (mov r8, r8)
 800a840:	46bd      	mov	sp, r7
 800a842:	b007      	add	sp, #28
 800a844:	bd90      	pop	{r4, r7, pc}
 800a846:	46c0      	nop			; (mov r8, r8)
 800a848:	08014770 	.word	0x08014770

0800a84c <my_nmea_get_rmc_utc_hh>:
void my_nmea_get_rmc_utc_hh ( const char* m , uint8_t* hh )
{
 800a84c:	b590      	push	{r4, r7, lr}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_HH_OFFSET ;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2201      	movs	r2, #1
 800a85a:	212c      	movs	r1, #44	; 0x2c
 800a85c:	0018      	movs	r0, r3
 800a85e:	f7ff faf7 	bl	8009e50 <my_find_char_position>
 800a862:	0003      	movs	r3, r0
 800a864:	001a      	movs	r2, r3
 800a866:	2417      	movs	r4, #23
 800a868:	193b      	adds	r3, r7, r4
 800a86a:	3201      	adds	r2, #1
 800a86c:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a86e:	2003      	movs	r0, #3
 800a870:	f000 f97c 	bl	800ab6c <malloc>
 800a874:	0003      	movs	r3, r0
 800a876:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a878:	193b      	adds	r3, r7, r4
 800a87a:	781b      	ldrb	r3, [r3, #0]
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	18d1      	adds	r1, r2, r3
 800a880:	693b      	ldr	r3, [r7, #16]
 800a882:	2202      	movs	r2, #2
 800a884:	0018      	movs	r0, r3
 800a886:	f001 fcbe 	bl	800c206 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	3302      	adds	r3, #2
 800a88e:	2200      	movs	r2, #0
 800a890:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , hh ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a892:	240e      	movs	r4, #14
 800a894:	193a      	adds	r2, r7, r4
 800a896:	4909      	ldr	r1, [pc, #36]	; (800a8bc <my_nmea_get_rmc_utc_hh+0x70>)
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	0018      	movs	r0, r3
 800a89c:	f001 fc16 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a8a0:	693b      	ldr	r3, [r7, #16]
 800a8a2:	0018      	movs	r0, r3
 800a8a4:	f000 f96c 	bl	800ab80 <free>
	*hh = (uint8_t) temp ;
 800a8a8:	193b      	adds	r3, r7, r4
 800a8aa:	881b      	ldrh	r3, [r3, #0]
 800a8ac:	b2da      	uxtb	r2, r3
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	701a      	strb	r2, [r3, #0]

}
 800a8b2:	46c0      	nop			; (mov r8, r8)
 800a8b4:	46bd      	mov	sp, r7
 800a8b6:	b007      	add	sp, #28
 800a8b8:	bd90      	pop	{r4, r7, pc}
 800a8ba:	46c0      	nop			; (mov r8, r8)
 800a8bc:	08014770 	.word	0x08014770

0800a8c0 <my_nmea_get_rmc_utc_mm>:
void my_nmea_get_rmc_utc_mm ( const char* m , uint8_t* mm )
{
 800a8c0:	b590      	push	{r4, r7, lr}
 800a8c2:	b087      	sub	sp, #28
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_MM_OFFSET ;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	212c      	movs	r1, #44	; 0x2c
 800a8d0:	0018      	movs	r0, r3
 800a8d2:	f7ff fabd 	bl	8009e50 <my_find_char_position>
 800a8d6:	0003      	movs	r3, r0
 800a8d8:	001a      	movs	r2, r3
 800a8da:	2417      	movs	r4, #23
 800a8dc:	193b      	adds	r3, r7, r4
 800a8de:	3203      	adds	r2, #3
 800a8e0:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a8e2:	2003      	movs	r0, #3
 800a8e4:	f000 f942 	bl	800ab6c <malloc>
 800a8e8:	0003      	movs	r3, r0
 800a8ea:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a8ec:	193b      	adds	r3, r7, r4
 800a8ee:	781b      	ldrb	r3, [r3, #0]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	18d1      	adds	r1, r2, r3
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	2202      	movs	r2, #2
 800a8f8:	0018      	movs	r0, r3
 800a8fa:	f001 fc84 	bl	800c206 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	3302      	adds	r3, #2
 800a902:	2200      	movs	r2, #0
 800a904:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , mm ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a906:	240e      	movs	r4, #14
 800a908:	193a      	adds	r2, r7, r4
 800a90a:	4909      	ldr	r1, [pc, #36]	; (800a930 <my_nmea_get_rmc_utc_mm+0x70>)
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	0018      	movs	r0, r3
 800a910:	f001 fbdc 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	0018      	movs	r0, r3
 800a918:	f000 f932 	bl	800ab80 <free>
	*mm = (uint8_t) temp ;
 800a91c:	193b      	adds	r3, r7, r4
 800a91e:	881b      	ldrh	r3, [r3, #0]
 800a920:	b2da      	uxtb	r2, r3
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	701a      	strb	r2, [r3, #0]

}
 800a926:	46c0      	nop			; (mov r8, r8)
 800a928:	46bd      	mov	sp, r7
 800a92a:	b007      	add	sp, #28
 800a92c:	bd90      	pop	{r4, r7, pc}
 800a92e:	46c0      	nop			; (mov r8, r8)
 800a930:	08014770 	.word	0x08014770

0800a934 <my_nmea_get_rmc_utc_ss>:
void my_nmea_get_rmc_utc_ss ( const char* m , uint8_t* ss )
{
 800a934:	b590      	push	{r4, r7, lr}
 800a936:	b087      	sub	sp, #28
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
 800a93c:	6039      	str	r1, [r7, #0]
	uint16_t temp ;
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SS_OFFSET ;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2201      	movs	r2, #1
 800a942:	212c      	movs	r1, #44	; 0x2c
 800a944:	0018      	movs	r0, r3
 800a946:	f7ff fa83 	bl	8009e50 <my_find_char_position>
 800a94a:	0003      	movs	r3, r0
 800a94c:	001a      	movs	r2, r3
 800a94e:	2417      	movs	r4, #23
 800a950:	193b      	adds	r3, r7, r4
 800a952:	3205      	adds	r2, #5
 800a954:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_PART_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a956:	2003      	movs	r0, #3
 800a958:	f000 f908 	bl	800ab6c <malloc>
 800a95c:	0003      	movs	r3, r0
 800a95e:	613b      	str	r3, [r7, #16]
	strncpy ( s , m + position , RMC_UTC_PART_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a960:	193b      	adds	r3, r7, r4
 800a962:	781b      	ldrb	r3, [r3, #0]
 800a964:	687a      	ldr	r2, [r7, #4]
 800a966:	18d1      	adds	r1, r2, r3
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	2202      	movs	r2, #2
 800a96c:	0018      	movs	r0, r3
 800a96e:	f001 fc4a 	bl	800c206 <strncpy>
	s[RMC_UTC_PART_LENGTH] = '\0';
 800a972:	693b      	ldr	r3, [r7, #16]
 800a974:	3302      	adds	r3, #2
 800a976:	2200      	movs	r2, #0
 800a978:	701a      	strb	r2, [r3, #0]
	//sscanf ( s , SCNu8 , ss ) ; // Version requires Properties: C build/Settings/MCU Settings/Standard C
	// Version for Properties: C build/Settings/MCU Settings/Reduced C (--specs=nano.specs)
	sscanf ( s , "%hu" , &temp ) ;
 800a97a:	240e      	movs	r4, #14
 800a97c:	193a      	adds	r2, r7, r4
 800a97e:	4909      	ldr	r1, [pc, #36]	; (800a9a4 <my_nmea_get_rmc_utc_ss+0x70>)
 800a980:	693b      	ldr	r3, [r7, #16]
 800a982:	0018      	movs	r0, r3
 800a984:	f001 fba2 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a988:	693b      	ldr	r3, [r7, #16]
 800a98a:	0018      	movs	r0, r3
 800a98c:	f000 f8f8 	bl	800ab80 <free>
	*ss = (uint8_t) temp ;
 800a990:	193b      	adds	r3, r7, r4
 800a992:	881b      	ldrh	r3, [r3, #0]
 800a994:	b2da      	uxtb	r2, r3
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	701a      	strb	r2, [r3, #0]

}
 800a99a:	46c0      	nop			; (mov r8, r8)
 800a99c:	46bd      	mov	sp, r7
 800a99e:	b007      	add	sp, #28
 800a9a0:	bd90      	pop	{r4, r7, pc}
 800a9a2:	46c0      	nop			; (mov r8, r8)
 800a9a4:	08014770 	.word	0x08014770

0800a9a8 <my_nmea_get_rmc_utc_sss>:
void my_nmea_get_rmc_utc_sss ( const char* m , uint32_t* sss )
{
 800a9a8:	b590      	push	{r4, r7, lr}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
 800a9b0:	6039      	str	r1, [r7, #0]
	uint8_t position = my_find_char_position ( m , NMEA_DELIMETER , RMC_UTC_POSITION ) + 1 + RMC_UTC_SSS_OFFSET ;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2201      	movs	r2, #1
 800a9b6:	212c      	movs	r1, #44	; 0x2c
 800a9b8:	0018      	movs	r0, r3
 800a9ba:	f7ff fa49 	bl	8009e50 <my_find_char_position>
 800a9be:	0003      	movs	r3, r0
 800a9c0:	001a      	movs	r2, r3
 800a9c2:	240f      	movs	r4, #15
 800a9c4:	193b      	adds	r3, r7, r4
 800a9c6:	3208      	adds	r2, #8
 800a9c8:	701a      	strb	r2, [r3, #0]
	char* s = (char*) malloc ( ( RMC_UTC_SSS_LENGTH +1 ) * sizeof ( uint8_t ) ) ;
 800a9ca:	2004      	movs	r0, #4
 800a9cc:	f000 f8ce 	bl	800ab6c <malloc>
 800a9d0:	0003      	movs	r3, r0
 800a9d2:	60bb      	str	r3, [r7, #8]
	strncpy ( s , m + position , RMC_UTC_SSS_LENGTH ) ; // Kopiowanie fragmentu acucha
 800a9d4:	193b      	adds	r3, r7, r4
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	18d1      	adds	r1, r2, r3
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	2203      	movs	r2, #3
 800a9e0:	0018      	movs	r0, r3
 800a9e2:	f001 fc10 	bl	800c206 <strncpy>
	s[RMC_UTC_SSS_LENGTH] = '\0';
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	3303      	adds	r3, #3
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	701a      	strb	r2, [r3, #0]
	sscanf ( s , "%lu" , sss ) ;
 800a9ee:	683a      	ldr	r2, [r7, #0]
 800a9f0:	4906      	ldr	r1, [pc, #24]	; (800aa0c <my_nmea_get_rmc_utc_sss+0x64>)
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	0018      	movs	r0, r3
 800a9f6:	f001 fb69 	bl	800c0cc <sscanf>
	free ( s ) ;
 800a9fa:	68bb      	ldr	r3, [r7, #8]
 800a9fc:	0018      	movs	r0, r3
 800a9fe:	f000 f8bf 	bl	800ab80 <free>
}
 800aa02:	46c0      	nop			; (mov r8, r8)
 800aa04:	46bd      	mov	sp, r7
 800aa06:	b005      	add	sp, #20
 800aa08:	bd90      	pop	{r4, r7, pc}
 800aa0a:	46c0      	nop			; (mov r8, r8)
 800aa0c:	08014774 	.word	0x08014774

0800aa10 <my_tracker_api_is_cmd>:
 */

#include <my_tracker_api.h>

bool my_tracker_api_is_cmd ( const char* c )
{
 800aa10:	b580      	push	{r7, lr}
 800aa12:	b086      	sub	sp, #24
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
	size_t l = strlen ( c ) ;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	0018      	movs	r0, r3
 800aa1c:	f7f5 fb72 	bl	8000104 <strlen>
 800aa20:	0003      	movs	r3, r0
 800aa22:	613b      	str	r3, [r7, #16]
	uint8_t i = 0 ; // Znakw nie moe by wicej ni max. cmd payload czyli 80
 800aa24:	2317      	movs	r3, #23
 800aa26:	18fb      	adds	r3, r7, r3
 800aa28:	2200      	movs	r2, #0
 800aa2a:	701a      	strb	r2, [r3, #0]
	uint8_t liczba_przecinkow = 0 ;
 800aa2c:	2316      	movs	r3, #22
 800aa2e:	18fb      	adds	r3, r7, r3
 800aa30:	2200      	movs	r2, #0
 800aa32:	701a      	strb	r2, [r3, #0]

	if ( l < 3 || l > 9 )
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	2b02      	cmp	r3, #2
 800aa38:	d902      	bls.n	800aa40 <my_tracker_api_is_cmd+0x30>
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	2b09      	cmp	r3, #9
 800aa3e:	d901      	bls.n	800aa44 <my_tracker_api_is_cmd+0x34>
		return false ;
 800aa40:	2300      	movs	r3, #0
 800aa42:	e04b      	b.n	800aadc <my_tracker_api_is_cmd+0xcc>

	for ( i = 0 ; i < l ; i++ )
 800aa44:	2317      	movs	r3, #23
 800aa46:	18fb      	adds	r3, r7, r3
 800aa48:	2200      	movs	r2, #0
 800aa4a:	701a      	strb	r2, [r3, #0]
 800aa4c:	e025      	b.n	800aa9a <my_tracker_api_is_cmd+0x8a>
	{
		if ( c[i] == ',' )
 800aa4e:	2317      	movs	r3, #23
 800aa50:	18fb      	adds	r3, r7, r3
 800aa52:	781b      	ldrb	r3, [r3, #0]
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	18d3      	adds	r3, r2, r3
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b2c      	cmp	r3, #44	; 0x2c
 800aa5c:	d106      	bne.n	800aa6c <my_tracker_api_is_cmd+0x5c>
			liczba_przecinkow++ ;
 800aa5e:	2116      	movs	r1, #22
 800aa60:	187b      	adds	r3, r7, r1
 800aa62:	781a      	ldrb	r2, [r3, #0]
 800aa64:	187b      	adds	r3, r7, r1
 800aa66:	3201      	adds	r2, #1
 800aa68:	701a      	strb	r2, [r3, #0]
 800aa6a:	e010      	b.n	800aa8e <my_tracker_api_is_cmd+0x7e>
		else if ( c[i] < '0' || c[i] > '9' )
 800aa6c:	2117      	movs	r1, #23
 800aa6e:	187b      	adds	r3, r7, r1
 800aa70:	781b      	ldrb	r3, [r3, #0]
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	18d3      	adds	r3, r2, r3
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	2b2f      	cmp	r3, #47	; 0x2f
 800aa7a:	d906      	bls.n	800aa8a <my_tracker_api_is_cmd+0x7a>
 800aa7c:	187b      	adds	r3, r7, r1
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	687a      	ldr	r2, [r7, #4]
 800aa82:	18d3      	adds	r3, r2, r3
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	2b39      	cmp	r3, #57	; 0x39
 800aa88:	d901      	bls.n	800aa8e <my_tracker_api_is_cmd+0x7e>
			return false;
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	e026      	b.n	800aadc <my_tracker_api_is_cmd+0xcc>
	for ( i = 0 ; i < l ; i++ )
 800aa8e:	2117      	movs	r1, #23
 800aa90:	187b      	adds	r3, r7, r1
 800aa92:	781a      	ldrb	r2, [r3, #0]
 800aa94:	187b      	adds	r3, r7, r1
 800aa96:	3201      	adds	r2, #1
 800aa98:	701a      	strb	r2, [r3, #0]
 800aa9a:	2317      	movs	r3, #23
 800aa9c:	18fb      	adds	r3, r7, r3
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	693a      	ldr	r2, [r7, #16]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d8d3      	bhi.n	800aa4e <my_tracker_api_is_cmd+0x3e>
	}

	if ( /*c[0] == ',' || c[l-1] == ',' ||*/ liczba_przecinkow > 1 )
 800aaa6:	2316      	movs	r3, #22
 800aaa8:	18fb      	adds	r3, r7, r3
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d901      	bls.n	800aab4 <my_tracker_api_is_cmd+0xa4>
		return false ;
 800aab0:	2300      	movs	r3, #0
 800aab2:	e013      	b.n	800aadc <my_tracker_api_is_cmd+0xcc>

	const char* comma_p = strchr ( c , ',' ) ;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	212c      	movs	r1, #44	; 0x2c
 800aab8:	0018      	movs	r0, r3
 800aaba:	f001 fb85 	bl	800c1c8 <strchr>
 800aabe:	0003      	movs	r3, r0
 800aac0:	60fb      	str	r3, [r7, #12]
	size_t cmd_code_length = comma_p - c ;
 800aac2:	68fa      	ldr	r2, [r7, #12]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	1ad3      	subs	r3, r2, r3
 800aac8:	60bb      	str	r3, [r7, #8]
	if ( cmd_code_length > 2 || cmd_code_length < 1 )
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	2b02      	cmp	r3, #2
 800aace:	d802      	bhi.n	800aad6 <my_tracker_api_is_cmd+0xc6>
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d101      	bne.n	800aada <my_tracker_api_is_cmd+0xca>
		return false ;
 800aad6:	2300      	movs	r3, #0
 800aad8:	e000      	b.n	800aadc <my_tracker_api_is_cmd+0xcc>

	return true ;
 800aada:	2301      	movs	r3, #1
}
 800aadc:	0018      	movs	r0, r3
 800aade:	46bd      	mov	sp, r7
 800aae0:	b006      	add	sp, #24
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <my_tracker_api_parse_cmd>:

	return cmd_value ;
}

bool my_tracker_api_parse_cmd ( cmd_astro* cmd , char* s )
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	6039      	str	r1, [r7, #0]
	cmd->code = 0 ;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	701a      	strb	r2, [r3, #0]
	cmd->value = 0 ;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	605a      	str	r2, [r3, #4]
	cmd->is_executed = false ;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2200      	movs	r2, #0
 800aafe:	721a      	strb	r2, [r3, #8]

	char* tok = strtok ( s , "," ) ;
 800ab00:	4a19      	ldr	r2, [pc, #100]	; (800ab68 <my_tracker_api_parse_cmd+0x84>)
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	0011      	movs	r1, r2
 800ab06:	0018      	movs	r0, r3
 800ab08:	f001 fb92 	bl	800c230 <strtok>
 800ab0c:	0003      	movs	r3, r0
 800ab0e:	60fb      	str	r3, [r7, #12]
	cmd->code = (uint8_t) my_conv_string_2_uint32_t ( tok ) ;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	0018      	movs	r0, r3
 800ab14:	f7ff fb3e 	bl	800a194 <my_conv_string_2_uint32_t>
 800ab18:	0003      	movs	r3, r0
 800ab1a:	b2da      	uxtb	r2, r3
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	701a      	strb	r2, [r3, #0]
	tok = strtok ( NULL , "," ) ;
 800ab20:	4b11      	ldr	r3, [pc, #68]	; (800ab68 <my_tracker_api_parse_cmd+0x84>)
 800ab22:	0019      	movs	r1, r3
 800ab24:	2000      	movs	r0, #0
 800ab26:	f001 fb83 	bl	800c230 <strtok>
 800ab2a:	0003      	movs	r3, r0
 800ab2c:	60fb      	str	r3, [r7, #12]
	cmd->value = my_conv_string_2_uint32_t ( tok ) ;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	0018      	movs	r0, r3
 800ab32:	f7ff fb2f 	bl	800a194 <my_conv_string_2_uint32_t>
 800ab36:	0002      	movs	r2, r0
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	605a      	str	r2, [r3, #4]
	tok = strtok ( NULL , "," ) ;
 800ab3c:	4b0a      	ldr	r3, [pc, #40]	; (800ab68 <my_tracker_api_parse_cmd+0x84>)
 800ab3e:	0019      	movs	r1, r3
 800ab40:	2000      	movs	r0, #0
 800ab42:	f001 fb75 	bl	800c230 <strtok>
 800ab46:	0003      	movs	r3, r0
 800ab48:	60fb      	str	r3, [r7, #12]

	if ( cmd->code == 0 || tok != NULL )
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	781b      	ldrb	r3, [r3, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d002      	beq.n	800ab58 <my_tracker_api_parse_cmd+0x74>
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d001      	beq.n	800ab5c <my_tracker_api_parse_cmd+0x78>
		return false ;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	e000      	b.n	800ab5e <my_tracker_api_parse_cmd+0x7a>
	else
		return true ;
 800ab5c:	2301      	movs	r3, #1
}
 800ab5e:	0018      	movs	r0, r3
 800ab60:	46bd      	mov	sp, r7
 800ab62:	b004      	add	sp, #16
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	46c0      	nop			; (mov r8, r8)
 800ab68:	08014778 	.word	0x08014778

0800ab6c <malloc>:
 800ab6c:	b510      	push	{r4, lr}
 800ab6e:	4b03      	ldr	r3, [pc, #12]	; (800ab7c <malloc+0x10>)
 800ab70:	0001      	movs	r1, r0
 800ab72:	6818      	ldr	r0, [r3, #0]
 800ab74:	f000 f80e 	bl	800ab94 <_malloc_r>
 800ab78:	bd10      	pop	{r4, pc}
 800ab7a:	46c0      	nop			; (mov r8, r8)
 800ab7c:	200006d0 	.word	0x200006d0

0800ab80 <free>:
 800ab80:	b510      	push	{r4, lr}
 800ab82:	4b03      	ldr	r3, [pc, #12]	; (800ab90 <free+0x10>)
 800ab84:	0001      	movs	r1, r0
 800ab86:	6818      	ldr	r0, [r3, #0]
 800ab88:	f001 fcbe 	bl	800c508 <_free_r>
 800ab8c:	bd10      	pop	{r4, pc}
 800ab8e:	46c0      	nop			; (mov r8, r8)
 800ab90:	200006d0 	.word	0x200006d0

0800ab94 <_malloc_r>:
 800ab94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab96:	000d      	movs	r5, r1
 800ab98:	b087      	sub	sp, #28
 800ab9a:	350b      	adds	r5, #11
 800ab9c:	9001      	str	r0, [sp, #4]
 800ab9e:	2d16      	cmp	r5, #22
 800aba0:	d908      	bls.n	800abb4 <_malloc_r+0x20>
 800aba2:	2207      	movs	r2, #7
 800aba4:	4395      	bics	r5, r2
 800aba6:	d506      	bpl.n	800abb6 <_malloc_r+0x22>
 800aba8:	230c      	movs	r3, #12
 800abaa:	9a01      	ldr	r2, [sp, #4]
 800abac:	6013      	str	r3, [r2, #0]
 800abae:	2000      	movs	r0, #0
 800abb0:	b007      	add	sp, #28
 800abb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abb4:	2510      	movs	r5, #16
 800abb6:	42a9      	cmp	r1, r5
 800abb8:	d8f6      	bhi.n	800aba8 <_malloc_r+0x14>
 800abba:	9801      	ldr	r0, [sp, #4]
 800abbc:	f000 f9fe 	bl	800afbc <__malloc_lock>
 800abc0:	23fc      	movs	r3, #252	; 0xfc
 800abc2:	4ebe      	ldr	r6, [pc, #760]	; (800aebc <_malloc_r+0x328>)
 800abc4:	005b      	lsls	r3, r3, #1
 800abc6:	429d      	cmp	r5, r3
 800abc8:	d219      	bcs.n	800abfe <_malloc_r+0x6a>
 800abca:	002a      	movs	r2, r5
 800abcc:	3208      	adds	r2, #8
 800abce:	18b2      	adds	r2, r6, r2
 800abd0:	0011      	movs	r1, r2
 800abd2:	6854      	ldr	r4, [r2, #4]
 800abd4:	3908      	subs	r1, #8
 800abd6:	08eb      	lsrs	r3, r5, #3
 800abd8:	428c      	cmp	r4, r1
 800abda:	d103      	bne.n	800abe4 <_malloc_r+0x50>
 800abdc:	68d4      	ldr	r4, [r2, #12]
 800abde:	3302      	adds	r3, #2
 800abe0:	42a2      	cmp	r2, r4
 800abe2:	d022      	beq.n	800ac2a <_malloc_r+0x96>
 800abe4:	2203      	movs	r2, #3
 800abe6:	6863      	ldr	r3, [r4, #4]
 800abe8:	68a1      	ldr	r1, [r4, #8]
 800abea:	4393      	bics	r3, r2
 800abec:	68e2      	ldr	r2, [r4, #12]
 800abee:	18e3      	adds	r3, r4, r3
 800abf0:	60ca      	str	r2, [r1, #12]
 800abf2:	6091      	str	r1, [r2, #8]
 800abf4:	2201      	movs	r2, #1
 800abf6:	6859      	ldr	r1, [r3, #4]
 800abf8:	430a      	orrs	r2, r1
 800abfa:	605a      	str	r2, [r3, #4]
 800abfc:	e02a      	b.n	800ac54 <_malloc_r+0xc0>
 800abfe:	233f      	movs	r3, #63	; 0x3f
 800ac00:	0a6a      	lsrs	r2, r5, #9
 800ac02:	d003      	beq.n	800ac0c <_malloc_r+0x78>
 800ac04:	2a04      	cmp	r2, #4
 800ac06:	d82b      	bhi.n	800ac60 <_malloc_r+0xcc>
 800ac08:	09ab      	lsrs	r3, r5, #6
 800ac0a:	3338      	adds	r3, #56	; 0x38
 800ac0c:	2203      	movs	r2, #3
 800ac0e:	4694      	mov	ip, r2
 800ac10:	00d9      	lsls	r1, r3, #3
 800ac12:	1989      	adds	r1, r1, r6
 800ac14:	68cc      	ldr	r4, [r1, #12]
 800ac16:	428c      	cmp	r4, r1
 800ac18:	d006      	beq.n	800ac28 <_malloc_r+0x94>
 800ac1a:	4660      	mov	r0, ip
 800ac1c:	6862      	ldr	r2, [r4, #4]
 800ac1e:	4382      	bics	r2, r0
 800ac20:	1b57      	subs	r7, r2, r5
 800ac22:	2f0f      	cmp	r7, #15
 800ac24:	dd34      	ble.n	800ac90 <_malloc_r+0xfc>
 800ac26:	3b01      	subs	r3, #1
 800ac28:	3301      	adds	r3, #1
 800ac2a:	6934      	ldr	r4, [r6, #16]
 800ac2c:	49a4      	ldr	r1, [pc, #656]	; (800aec0 <_malloc_r+0x32c>)
 800ac2e:	428c      	cmp	r4, r1
 800ac30:	d055      	beq.n	800acde <_malloc_r+0x14a>
 800ac32:	2003      	movs	r0, #3
 800ac34:	6862      	ldr	r2, [r4, #4]
 800ac36:	4382      	bics	r2, r0
 800ac38:	1b50      	subs	r0, r2, r5
 800ac3a:	280f      	cmp	r0, #15
 800ac3c:	dd36      	ble.n	800acac <_malloc_r+0x118>
 800ac3e:	2301      	movs	r3, #1
 800ac40:	1967      	adds	r7, r4, r5
 800ac42:	431d      	orrs	r5, r3
 800ac44:	4303      	orrs	r3, r0
 800ac46:	6065      	str	r5, [r4, #4]
 800ac48:	6177      	str	r7, [r6, #20]
 800ac4a:	6137      	str	r7, [r6, #16]
 800ac4c:	60f9      	str	r1, [r7, #12]
 800ac4e:	60b9      	str	r1, [r7, #8]
 800ac50:	607b      	str	r3, [r7, #4]
 800ac52:	50a0      	str	r0, [r4, r2]
 800ac54:	9801      	ldr	r0, [sp, #4]
 800ac56:	f000 f9b9 	bl	800afcc <__malloc_unlock>
 800ac5a:	0020      	movs	r0, r4
 800ac5c:	3008      	adds	r0, #8
 800ac5e:	e7a7      	b.n	800abb0 <_malloc_r+0x1c>
 800ac60:	2a14      	cmp	r2, #20
 800ac62:	d802      	bhi.n	800ac6a <_malloc_r+0xd6>
 800ac64:	0013      	movs	r3, r2
 800ac66:	335b      	adds	r3, #91	; 0x5b
 800ac68:	e7d0      	b.n	800ac0c <_malloc_r+0x78>
 800ac6a:	2a54      	cmp	r2, #84	; 0x54
 800ac6c:	d802      	bhi.n	800ac74 <_malloc_r+0xe0>
 800ac6e:	0b2b      	lsrs	r3, r5, #12
 800ac70:	336e      	adds	r3, #110	; 0x6e
 800ac72:	e7cb      	b.n	800ac0c <_malloc_r+0x78>
 800ac74:	23aa      	movs	r3, #170	; 0xaa
 800ac76:	005b      	lsls	r3, r3, #1
 800ac78:	429a      	cmp	r2, r3
 800ac7a:	d802      	bhi.n	800ac82 <_malloc_r+0xee>
 800ac7c:	0beb      	lsrs	r3, r5, #15
 800ac7e:	3377      	adds	r3, #119	; 0x77
 800ac80:	e7c4      	b.n	800ac0c <_malloc_r+0x78>
 800ac82:	4990      	ldr	r1, [pc, #576]	; (800aec4 <_malloc_r+0x330>)
 800ac84:	237e      	movs	r3, #126	; 0x7e
 800ac86:	428a      	cmp	r2, r1
 800ac88:	d8c0      	bhi.n	800ac0c <_malloc_r+0x78>
 800ac8a:	0cab      	lsrs	r3, r5, #18
 800ac8c:	337c      	adds	r3, #124	; 0x7c
 800ac8e:	e7bd      	b.n	800ac0c <_malloc_r+0x78>
 800ac90:	68e0      	ldr	r0, [r4, #12]
 800ac92:	2f00      	cmp	r7, #0
 800ac94:	db08      	blt.n	800aca8 <_malloc_r+0x114>
 800ac96:	68a3      	ldr	r3, [r4, #8]
 800ac98:	60d8      	str	r0, [r3, #12]
 800ac9a:	6083      	str	r3, [r0, #8]
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	18a2      	adds	r2, r4, r2
 800aca0:	6851      	ldr	r1, [r2, #4]
 800aca2:	430b      	orrs	r3, r1
 800aca4:	6053      	str	r3, [r2, #4]
 800aca6:	e7d5      	b.n	800ac54 <_malloc_r+0xc0>
 800aca8:	0004      	movs	r4, r0
 800acaa:	e7b4      	b.n	800ac16 <_malloc_r+0x82>
 800acac:	6171      	str	r1, [r6, #20]
 800acae:	6131      	str	r1, [r6, #16]
 800acb0:	2800      	cmp	r0, #0
 800acb2:	daf3      	bge.n	800ac9c <_malloc_r+0x108>
 800acb4:	6871      	ldr	r1, [r6, #4]
 800acb6:	468c      	mov	ip, r1
 800acb8:	2180      	movs	r1, #128	; 0x80
 800acba:	0089      	lsls	r1, r1, #2
 800acbc:	428a      	cmp	r2, r1
 800acbe:	d300      	bcc.n	800acc2 <_malloc_r+0x12e>
 800acc0:	e08c      	b.n	800addc <_malloc_r+0x248>
 800acc2:	08d1      	lsrs	r1, r2, #3
 800acc4:	0950      	lsrs	r0, r2, #5
 800acc6:	2201      	movs	r2, #1
 800acc8:	4082      	lsls	r2, r0
 800acca:	4660      	mov	r0, ip
 800accc:	4302      	orrs	r2, r0
 800acce:	6072      	str	r2, [r6, #4]
 800acd0:	00ca      	lsls	r2, r1, #3
 800acd2:	1992      	adds	r2, r2, r6
 800acd4:	6891      	ldr	r1, [r2, #8]
 800acd6:	60e2      	str	r2, [r4, #12]
 800acd8:	60a1      	str	r1, [r4, #8]
 800acda:	6094      	str	r4, [r2, #8]
 800acdc:	60cc      	str	r4, [r1, #12]
 800acde:	2201      	movs	r2, #1
 800ace0:	4876      	ldr	r0, [pc, #472]	; (800aebc <_malloc_r+0x328>)
 800ace2:	1099      	asrs	r1, r3, #2
 800ace4:	408a      	lsls	r2, r1
 800ace6:	6841      	ldr	r1, [r0, #4]
 800ace8:	4291      	cmp	r1, r2
 800acea:	d328      	bcc.n	800ad3e <_malloc_r+0x1aa>
 800acec:	420a      	tst	r2, r1
 800acee:	d105      	bne.n	800acfc <_malloc_r+0x168>
 800acf0:	2403      	movs	r4, #3
 800acf2:	43a3      	bics	r3, r4
 800acf4:	0052      	lsls	r2, r2, #1
 800acf6:	3304      	adds	r3, #4
 800acf8:	420a      	tst	r2, r1
 800acfa:	d0fb      	beq.n	800acf4 <_malloc_r+0x160>
 800acfc:	496f      	ldr	r1, [pc, #444]	; (800aebc <_malloc_r+0x328>)
 800acfe:	9104      	str	r1, [sp, #16]
 800ad00:	00d9      	lsls	r1, r3, #3
 800ad02:	1841      	adds	r1, r0, r1
 800ad04:	468c      	mov	ip, r1
 800ad06:	000f      	movs	r7, r1
 800ad08:	9302      	str	r3, [sp, #8]
 800ad0a:	68fc      	ldr	r4, [r7, #12]
 800ad0c:	42bc      	cmp	r4, r7
 800ad0e:	d000      	beq.n	800ad12 <_malloc_r+0x17e>
 800ad10:	e09b      	b.n	800ae4a <_malloc_r+0x2b6>
 800ad12:	2403      	movs	r4, #3
 800ad14:	9902      	ldr	r1, [sp, #8]
 800ad16:	3708      	adds	r7, #8
 800ad18:	3101      	adds	r1, #1
 800ad1a:	9102      	str	r1, [sp, #8]
 800ad1c:	4221      	tst	r1, r4
 800ad1e:	d1f4      	bne.n	800ad0a <_malloc_r+0x176>
 800ad20:	2103      	movs	r1, #3
 800ad22:	420b      	tst	r3, r1
 800ad24:	d000      	beq.n	800ad28 <_malloc_r+0x194>
 800ad26:	e0b7      	b.n	800ae98 <_malloc_r+0x304>
 800ad28:	6843      	ldr	r3, [r0, #4]
 800ad2a:	4393      	bics	r3, r2
 800ad2c:	6043      	str	r3, [r0, #4]
 800ad2e:	9b04      	ldr	r3, [sp, #16]
 800ad30:	0052      	lsls	r2, r2, #1
 800ad32:	6859      	ldr	r1, [r3, #4]
 800ad34:	4291      	cmp	r1, r2
 800ad36:	d302      	bcc.n	800ad3e <_malloc_r+0x1aa>
 800ad38:	2a00      	cmp	r2, #0
 800ad3a:	d000      	beq.n	800ad3e <_malloc_r+0x1aa>
 800ad3c:	e0bb      	b.n	800aeb6 <_malloc_r+0x322>
 800ad3e:	2203      	movs	r2, #3
 800ad40:	6883      	ldr	r3, [r0, #8]
 800ad42:	9302      	str	r3, [sp, #8]
 800ad44:	685b      	ldr	r3, [r3, #4]
 800ad46:	4393      	bics	r3, r2
 800ad48:	9303      	str	r3, [sp, #12]
 800ad4a:	42ab      	cmp	r3, r5
 800ad4c:	d303      	bcc.n	800ad56 <_malloc_r+0x1c2>
 800ad4e:	1b59      	subs	r1, r3, r5
 800ad50:	290f      	cmp	r1, #15
 800ad52:	dd00      	ble.n	800ad56 <_malloc_r+0x1c2>
 800ad54:	e123      	b.n	800af9e <_malloc_r+0x40a>
 800ad56:	9b02      	ldr	r3, [sp, #8]
 800ad58:	9a03      	ldr	r2, [sp, #12]
 800ad5a:	2008      	movs	r0, #8
 800ad5c:	189e      	adds	r6, r3, r2
 800ad5e:	4b5a      	ldr	r3, [pc, #360]	; (800aec8 <_malloc_r+0x334>)
 800ad60:	681f      	ldr	r7, [r3, #0]
 800ad62:	f001 fb4b 	bl	800c3fc <sysconf>
 800ad66:	4b59      	ldr	r3, [pc, #356]	; (800aecc <_malloc_r+0x338>)
 800ad68:	3710      	adds	r7, #16
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	197f      	adds	r7, r7, r5
 800ad6e:	9004      	str	r0, [sp, #16]
 800ad70:	3301      	adds	r3, #1
 800ad72:	d003      	beq.n	800ad7c <_malloc_r+0x1e8>
 800ad74:	1e7b      	subs	r3, r7, #1
 800ad76:	181b      	adds	r3, r3, r0
 800ad78:	4247      	negs	r7, r0
 800ad7a:	401f      	ands	r7, r3
 800ad7c:	0039      	movs	r1, r7
 800ad7e:	9801      	ldr	r0, [sp, #4]
 800ad80:	f001 fae8 	bl	800c354 <_sbrk_r>
 800ad84:	0004      	movs	r4, r0
 800ad86:	1c43      	adds	r3, r0, #1
 800ad88:	d100      	bne.n	800ad8c <_malloc_r+0x1f8>
 800ad8a:	e0de      	b.n	800af4a <_malloc_r+0x3b6>
 800ad8c:	4286      	cmp	r6, r0
 800ad8e:	d904      	bls.n	800ad9a <_malloc_r+0x206>
 800ad90:	4b4a      	ldr	r3, [pc, #296]	; (800aebc <_malloc_r+0x328>)
 800ad92:	9a02      	ldr	r2, [sp, #8]
 800ad94:	429a      	cmp	r2, r3
 800ad96:	d000      	beq.n	800ad9a <_malloc_r+0x206>
 800ad98:	e0d7      	b.n	800af4a <_malloc_r+0x3b6>
 800ad9a:	4a4d      	ldr	r2, [pc, #308]	; (800aed0 <_malloc_r+0x33c>)
 800ad9c:	6813      	ldr	r3, [r2, #0]
 800ad9e:	18fb      	adds	r3, r7, r3
 800ada0:	6013      	str	r3, [r2, #0]
 800ada2:	9a04      	ldr	r2, [sp, #16]
 800ada4:	3a01      	subs	r2, #1
 800ada6:	42a6      	cmp	r6, r4
 800ada8:	d000      	beq.n	800adac <_malloc_r+0x218>
 800adaa:	e097      	b.n	800aedc <_malloc_r+0x348>
 800adac:	4216      	tst	r6, r2
 800adae:	d000      	beq.n	800adb2 <_malloc_r+0x21e>
 800adb0:	e094      	b.n	800aedc <_malloc_r+0x348>
 800adb2:	4b42      	ldr	r3, [pc, #264]	; (800aebc <_malloc_r+0x328>)
 800adb4:	689a      	ldr	r2, [r3, #8]
 800adb6:	9b03      	ldr	r3, [sp, #12]
 800adb8:	19df      	adds	r7, r3, r7
 800adba:	2301      	movs	r3, #1
 800adbc:	433b      	orrs	r3, r7
 800adbe:	6053      	str	r3, [r2, #4]
 800adc0:	4b43      	ldr	r3, [pc, #268]	; (800aed0 <_malloc_r+0x33c>)
 800adc2:	4a44      	ldr	r2, [pc, #272]	; (800aed4 <_malloc_r+0x340>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	6811      	ldr	r1, [r2, #0]
 800adc8:	428b      	cmp	r3, r1
 800adca:	d900      	bls.n	800adce <_malloc_r+0x23a>
 800adcc:	6013      	str	r3, [r2, #0]
 800adce:	4a42      	ldr	r2, [pc, #264]	; (800aed8 <_malloc_r+0x344>)
 800add0:	6811      	ldr	r1, [r2, #0]
 800add2:	428b      	cmp	r3, r1
 800add4:	d800      	bhi.n	800add8 <_malloc_r+0x244>
 800add6:	e0b8      	b.n	800af4a <_malloc_r+0x3b6>
 800add8:	6013      	str	r3, [r2, #0]
 800adda:	e0b6      	b.n	800af4a <_malloc_r+0x3b6>
 800addc:	0a50      	lsrs	r0, r2, #9
 800adde:	2804      	cmp	r0, #4
 800ade0:	d811      	bhi.n	800ae06 <_malloc_r+0x272>
 800ade2:	0991      	lsrs	r1, r2, #6
 800ade4:	3138      	adds	r1, #56	; 0x38
 800ade6:	00cf      	lsls	r7, r1, #3
 800ade8:	19bf      	adds	r7, r7, r6
 800adea:	68b8      	ldr	r0, [r7, #8]
 800adec:	4287      	cmp	r7, r0
 800adee:	d125      	bne.n	800ae3c <_malloc_r+0x2a8>
 800adf0:	2201      	movs	r2, #1
 800adf2:	1089      	asrs	r1, r1, #2
 800adf4:	408a      	lsls	r2, r1
 800adf6:	4661      	mov	r1, ip
 800adf8:	430a      	orrs	r2, r1
 800adfa:	6072      	str	r2, [r6, #4]
 800adfc:	60e7      	str	r7, [r4, #12]
 800adfe:	60a0      	str	r0, [r4, #8]
 800ae00:	60bc      	str	r4, [r7, #8]
 800ae02:	60c4      	str	r4, [r0, #12]
 800ae04:	e76b      	b.n	800acde <_malloc_r+0x14a>
 800ae06:	2814      	cmp	r0, #20
 800ae08:	d802      	bhi.n	800ae10 <_malloc_r+0x27c>
 800ae0a:	0001      	movs	r1, r0
 800ae0c:	315b      	adds	r1, #91	; 0x5b
 800ae0e:	e7ea      	b.n	800ade6 <_malloc_r+0x252>
 800ae10:	2854      	cmp	r0, #84	; 0x54
 800ae12:	d802      	bhi.n	800ae1a <_malloc_r+0x286>
 800ae14:	0b11      	lsrs	r1, r2, #12
 800ae16:	316e      	adds	r1, #110	; 0x6e
 800ae18:	e7e5      	b.n	800ade6 <_malloc_r+0x252>
 800ae1a:	21aa      	movs	r1, #170	; 0xaa
 800ae1c:	0049      	lsls	r1, r1, #1
 800ae1e:	4288      	cmp	r0, r1
 800ae20:	d802      	bhi.n	800ae28 <_malloc_r+0x294>
 800ae22:	0bd1      	lsrs	r1, r2, #15
 800ae24:	3177      	adds	r1, #119	; 0x77
 800ae26:	e7de      	b.n	800ade6 <_malloc_r+0x252>
 800ae28:	4f26      	ldr	r7, [pc, #152]	; (800aec4 <_malloc_r+0x330>)
 800ae2a:	217e      	movs	r1, #126	; 0x7e
 800ae2c:	42b8      	cmp	r0, r7
 800ae2e:	d8da      	bhi.n	800ade6 <_malloc_r+0x252>
 800ae30:	0c91      	lsrs	r1, r2, #18
 800ae32:	317c      	adds	r1, #124	; 0x7c
 800ae34:	e7d7      	b.n	800ade6 <_malloc_r+0x252>
 800ae36:	6880      	ldr	r0, [r0, #8]
 800ae38:	4287      	cmp	r7, r0
 800ae3a:	d004      	beq.n	800ae46 <_malloc_r+0x2b2>
 800ae3c:	2603      	movs	r6, #3
 800ae3e:	6841      	ldr	r1, [r0, #4]
 800ae40:	43b1      	bics	r1, r6
 800ae42:	4291      	cmp	r1, r2
 800ae44:	d8f7      	bhi.n	800ae36 <_malloc_r+0x2a2>
 800ae46:	68c7      	ldr	r7, [r0, #12]
 800ae48:	e7d8      	b.n	800adfc <_malloc_r+0x268>
 800ae4a:	2603      	movs	r6, #3
 800ae4c:	6861      	ldr	r1, [r4, #4]
 800ae4e:	43b1      	bics	r1, r6
 800ae50:	9103      	str	r1, [sp, #12]
 800ae52:	68e6      	ldr	r6, [r4, #12]
 800ae54:	1b49      	subs	r1, r1, r5
 800ae56:	290f      	cmp	r1, #15
 800ae58:	dd10      	ble.n	800ae7c <_malloc_r+0x2e8>
 800ae5a:	2201      	movs	r2, #1
 800ae5c:	1963      	adds	r3, r4, r5
 800ae5e:	4315      	orrs	r5, r2
 800ae60:	6065      	str	r5, [r4, #4]
 800ae62:	68a5      	ldr	r5, [r4, #8]
 800ae64:	430a      	orrs	r2, r1
 800ae66:	60ee      	str	r6, [r5, #12]
 800ae68:	60b5      	str	r5, [r6, #8]
 800ae6a:	6143      	str	r3, [r0, #20]
 800ae6c:	6103      	str	r3, [r0, #16]
 800ae6e:	4814      	ldr	r0, [pc, #80]	; (800aec0 <_malloc_r+0x32c>)
 800ae70:	605a      	str	r2, [r3, #4]
 800ae72:	60d8      	str	r0, [r3, #12]
 800ae74:	6098      	str	r0, [r3, #8]
 800ae76:	9b03      	ldr	r3, [sp, #12]
 800ae78:	50e1      	str	r1, [r4, r3]
 800ae7a:	e6eb      	b.n	800ac54 <_malloc_r+0xc0>
 800ae7c:	2900      	cmp	r1, #0
 800ae7e:	db09      	blt.n	800ae94 <_malloc_r+0x300>
 800ae80:	9b03      	ldr	r3, [sp, #12]
 800ae82:	18e1      	adds	r1, r4, r3
 800ae84:	2301      	movs	r3, #1
 800ae86:	684a      	ldr	r2, [r1, #4]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	604b      	str	r3, [r1, #4]
 800ae8c:	68a3      	ldr	r3, [r4, #8]
 800ae8e:	60de      	str	r6, [r3, #12]
 800ae90:	60b3      	str	r3, [r6, #8]
 800ae92:	e6df      	b.n	800ac54 <_malloc_r+0xc0>
 800ae94:	0034      	movs	r4, r6
 800ae96:	e739      	b.n	800ad0c <_malloc_r+0x178>
 800ae98:	2108      	movs	r1, #8
 800ae9a:	4249      	negs	r1, r1
 800ae9c:	448c      	add	ip, r1
 800ae9e:	4661      	mov	r1, ip
 800aea0:	6889      	ldr	r1, [r1, #8]
 800aea2:	3b01      	subs	r3, #1
 800aea4:	4561      	cmp	r1, ip
 800aea6:	d100      	bne.n	800aeaa <_malloc_r+0x316>
 800aea8:	e73a      	b.n	800ad20 <_malloc_r+0x18c>
 800aeaa:	e740      	b.n	800ad2e <_malloc_r+0x19a>
 800aeac:	3304      	adds	r3, #4
 800aeae:	0052      	lsls	r2, r2, #1
 800aeb0:	420a      	tst	r2, r1
 800aeb2:	d0fb      	beq.n	800aeac <_malloc_r+0x318>
 800aeb4:	e724      	b.n	800ad00 <_malloc_r+0x16c>
 800aeb6:	9b02      	ldr	r3, [sp, #8]
 800aeb8:	e7fa      	b.n	800aeb0 <_malloc_r+0x31c>
 800aeba:	46c0      	nop			; (mov r8, r8)
 800aebc:	20000028 	.word	0x20000028
 800aec0:	20000030 	.word	0x20000030
 800aec4:	00000554 	.word	0x00000554
 800aec8:	20000c68 	.word	0x20000c68
 800aecc:	20000430 	.word	0x20000430
 800aed0:	20000c38 	.word	0x20000c38
 800aed4:	20000c60 	.word	0x20000c60
 800aed8:	20000c64 	.word	0x20000c64
 800aedc:	4934      	ldr	r1, [pc, #208]	; (800afb0 <_malloc_r+0x41c>)
 800aede:	6808      	ldr	r0, [r1, #0]
 800aee0:	3001      	adds	r0, #1
 800aee2:	d140      	bne.n	800af66 <_malloc_r+0x3d2>
 800aee4:	600c      	str	r4, [r1, #0]
 800aee6:	2107      	movs	r1, #7
 800aee8:	0026      	movs	r6, r4
 800aeea:	2300      	movs	r3, #0
 800aeec:	400e      	ands	r6, r1
 800aeee:	420c      	tst	r4, r1
 800aef0:	d002      	beq.n	800aef8 <_malloc_r+0x364>
 800aef2:	3308      	adds	r3, #8
 800aef4:	1b9b      	subs	r3, r3, r6
 800aef6:	18e4      	adds	r4, r4, r3
 800aef8:	19e1      	adds	r1, r4, r7
 800aefa:	9105      	str	r1, [sp, #20]
 800aefc:	9f05      	ldr	r7, [sp, #20]
 800aefe:	9904      	ldr	r1, [sp, #16]
 800af00:	4017      	ands	r7, r2
 800af02:	18cb      	adds	r3, r1, r3
 800af04:	1bdf      	subs	r7, r3, r7
 800af06:	4017      	ands	r7, r2
 800af08:	0039      	movs	r1, r7
 800af0a:	9801      	ldr	r0, [sp, #4]
 800af0c:	f001 fa22 	bl	800c354 <_sbrk_r>
 800af10:	1c43      	adds	r3, r0, #1
 800af12:	d107      	bne.n	800af24 <_malloc_r+0x390>
 800af14:	1e37      	subs	r7, r6, #0
 800af16:	9805      	ldr	r0, [sp, #20]
 800af18:	d004      	beq.n	800af24 <_malloc_r+0x390>
 800af1a:	0030      	movs	r0, r6
 800af1c:	2700      	movs	r7, #0
 800af1e:	9b05      	ldr	r3, [sp, #20]
 800af20:	3808      	subs	r0, #8
 800af22:	1818      	adds	r0, r3, r0
 800af24:	4a23      	ldr	r2, [pc, #140]	; (800afb4 <_malloc_r+0x420>)
 800af26:	1b00      	subs	r0, r0, r4
 800af28:	6813      	ldr	r3, [r2, #0]
 800af2a:	19c0      	adds	r0, r0, r7
 800af2c:	19db      	adds	r3, r3, r7
 800af2e:	6013      	str	r3, [r2, #0]
 800af30:	2201      	movs	r2, #1
 800af32:	4b21      	ldr	r3, [pc, #132]	; (800afb8 <_malloc_r+0x424>)
 800af34:	9902      	ldr	r1, [sp, #8]
 800af36:	4310      	orrs	r0, r2
 800af38:	609c      	str	r4, [r3, #8]
 800af3a:	6060      	str	r0, [r4, #4]
 800af3c:	4299      	cmp	r1, r3
 800af3e:	d100      	bne.n	800af42 <_malloc_r+0x3ae>
 800af40:	e73e      	b.n	800adc0 <_malloc_r+0x22c>
 800af42:	9b03      	ldr	r3, [sp, #12]
 800af44:	2b0f      	cmp	r3, #15
 800af46:	d813      	bhi.n	800af70 <_malloc_r+0x3dc>
 800af48:	6062      	str	r2, [r4, #4]
 800af4a:	2203      	movs	r2, #3
 800af4c:	4b1a      	ldr	r3, [pc, #104]	; (800afb8 <_malloc_r+0x424>)
 800af4e:	689b      	ldr	r3, [r3, #8]
 800af50:	685b      	ldr	r3, [r3, #4]
 800af52:	4393      	bics	r3, r2
 800af54:	1b59      	subs	r1, r3, r5
 800af56:	42ab      	cmp	r3, r5
 800af58:	d301      	bcc.n	800af5e <_malloc_r+0x3ca>
 800af5a:	290f      	cmp	r1, #15
 800af5c:	dc1f      	bgt.n	800af9e <_malloc_r+0x40a>
 800af5e:	9801      	ldr	r0, [sp, #4]
 800af60:	f000 f834 	bl	800afcc <__malloc_unlock>
 800af64:	e623      	b.n	800abae <_malloc_r+0x1a>
 800af66:	4913      	ldr	r1, [pc, #76]	; (800afb4 <_malloc_r+0x420>)
 800af68:	1ba6      	subs	r6, r4, r6
 800af6a:	18f6      	adds	r6, r6, r3
 800af6c:	600e      	str	r6, [r1, #0]
 800af6e:	e7ba      	b.n	800aee6 <_malloc_r+0x352>
 800af70:	2107      	movs	r1, #7
 800af72:	9b03      	ldr	r3, [sp, #12]
 800af74:	3b0c      	subs	r3, #12
 800af76:	438b      	bics	r3, r1
 800af78:	9902      	ldr	r1, [sp, #8]
 800af7a:	6849      	ldr	r1, [r1, #4]
 800af7c:	400a      	ands	r2, r1
 800af7e:	9902      	ldr	r1, [sp, #8]
 800af80:	431a      	orrs	r2, r3
 800af82:	604a      	str	r2, [r1, #4]
 800af84:	18ca      	adds	r2, r1, r3
 800af86:	2105      	movs	r1, #5
 800af88:	6051      	str	r1, [r2, #4]
 800af8a:	6091      	str	r1, [r2, #8]
 800af8c:	2b0f      	cmp	r3, #15
 800af8e:	d800      	bhi.n	800af92 <_malloc_r+0x3fe>
 800af90:	e716      	b.n	800adc0 <_malloc_r+0x22c>
 800af92:	9902      	ldr	r1, [sp, #8]
 800af94:	9801      	ldr	r0, [sp, #4]
 800af96:	3108      	adds	r1, #8
 800af98:	f001 fab6 	bl	800c508 <_free_r>
 800af9c:	e710      	b.n	800adc0 <_malloc_r+0x22c>
 800af9e:	2201      	movs	r2, #1
 800afa0:	0013      	movs	r3, r2
 800afa2:	4805      	ldr	r0, [pc, #20]	; (800afb8 <_malloc_r+0x424>)
 800afa4:	432b      	orrs	r3, r5
 800afa6:	6884      	ldr	r4, [r0, #8]
 800afa8:	6063      	str	r3, [r4, #4]
 800afaa:	1963      	adds	r3, r4, r5
 800afac:	6083      	str	r3, [r0, #8]
 800afae:	e623      	b.n	800abf8 <_malloc_r+0x64>
 800afb0:	20000430 	.word	0x20000430
 800afb4:	20000c38 	.word	0x20000c38
 800afb8:	20000028 	.word	0x20000028

0800afbc <__malloc_lock>:
 800afbc:	b510      	push	{r4, lr}
 800afbe:	4802      	ldr	r0, [pc, #8]	; (800afc8 <__malloc_lock+0xc>)
 800afc0:	f001 fa1a 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 800afc4:	bd10      	pop	{r4, pc}
 800afc6:	46c0      	nop			; (mov r8, r8)
 800afc8:	20000dad 	.word	0x20000dad

0800afcc <__malloc_unlock>:
 800afcc:	b510      	push	{r4, lr}
 800afce:	4802      	ldr	r0, [pc, #8]	; (800afd8 <__malloc_unlock+0xc>)
 800afd0:	f001 fa13 	bl	800c3fa <__retarget_lock_release_recursive>
 800afd4:	bd10      	pop	{r4, pc}
 800afd6:	46c0      	nop			; (mov r8, r8)
 800afd8:	20000dad 	.word	0x20000dad

0800afdc <sulp>:
 800afdc:	b570      	push	{r4, r5, r6, lr}
 800afde:	0016      	movs	r6, r2
 800afe0:	000d      	movs	r5, r1
 800afe2:	f002 f9e7 	bl	800d3b4 <__ulp>
 800afe6:	2e00      	cmp	r6, #0
 800afe8:	d00d      	beq.n	800b006 <sulp+0x2a>
 800afea:	236b      	movs	r3, #107	; 0x6b
 800afec:	006a      	lsls	r2, r5, #1
 800afee:	0d52      	lsrs	r2, r2, #21
 800aff0:	1a9b      	subs	r3, r3, r2
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	dd07      	ble.n	800b006 <sulp+0x2a>
 800aff6:	2400      	movs	r4, #0
 800aff8:	4a03      	ldr	r2, [pc, #12]	; (800b008 <sulp+0x2c>)
 800affa:	051b      	lsls	r3, r3, #20
 800affc:	189d      	adds	r5, r3, r2
 800affe:	002b      	movs	r3, r5
 800b000:	0022      	movs	r2, r4
 800b002:	f7f6 fb33 	bl	800166c <__aeabi_dmul>
 800b006:	bd70      	pop	{r4, r5, r6, pc}
 800b008:	3ff00000 	.word	0x3ff00000

0800b00c <_strtod_l>:
 800b00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b00e:	b0a1      	sub	sp, #132	; 0x84
 800b010:	9219      	str	r2, [sp, #100]	; 0x64
 800b012:	2200      	movs	r2, #0
 800b014:	2600      	movs	r6, #0
 800b016:	2700      	movs	r7, #0
 800b018:	9004      	str	r0, [sp, #16]
 800b01a:	9107      	str	r1, [sp, #28]
 800b01c:	921c      	str	r2, [sp, #112]	; 0x70
 800b01e:	911b      	str	r1, [sp, #108]	; 0x6c
 800b020:	780a      	ldrb	r2, [r1, #0]
 800b022:	2a2b      	cmp	r2, #43	; 0x2b
 800b024:	d055      	beq.n	800b0d2 <_strtod_l+0xc6>
 800b026:	d841      	bhi.n	800b0ac <_strtod_l+0xa0>
 800b028:	2a0d      	cmp	r2, #13
 800b02a:	d83b      	bhi.n	800b0a4 <_strtod_l+0x98>
 800b02c:	2a08      	cmp	r2, #8
 800b02e:	d83b      	bhi.n	800b0a8 <_strtod_l+0x9c>
 800b030:	2a00      	cmp	r2, #0
 800b032:	d044      	beq.n	800b0be <_strtod_l+0xb2>
 800b034:	2200      	movs	r2, #0
 800b036:	920f      	str	r2, [sp, #60]	; 0x3c
 800b038:	2100      	movs	r1, #0
 800b03a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b03c:	9109      	str	r1, [sp, #36]	; 0x24
 800b03e:	782a      	ldrb	r2, [r5, #0]
 800b040:	2a30      	cmp	r2, #48	; 0x30
 800b042:	d000      	beq.n	800b046 <_strtod_l+0x3a>
 800b044:	e085      	b.n	800b152 <_strtod_l+0x146>
 800b046:	786a      	ldrb	r2, [r5, #1]
 800b048:	3120      	adds	r1, #32
 800b04a:	438a      	bics	r2, r1
 800b04c:	2a58      	cmp	r2, #88	; 0x58
 800b04e:	d000      	beq.n	800b052 <_strtod_l+0x46>
 800b050:	e075      	b.n	800b13e <_strtod_l+0x132>
 800b052:	9302      	str	r3, [sp, #8]
 800b054:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b056:	4a97      	ldr	r2, [pc, #604]	; (800b2b4 <_strtod_l+0x2a8>)
 800b058:	9301      	str	r3, [sp, #4]
 800b05a:	ab1c      	add	r3, sp, #112	; 0x70
 800b05c:	9300      	str	r3, [sp, #0]
 800b05e:	9804      	ldr	r0, [sp, #16]
 800b060:	ab1d      	add	r3, sp, #116	; 0x74
 800b062:	a91b      	add	r1, sp, #108	; 0x6c
 800b064:	f001 fb6c 	bl	800c740 <__gethex>
 800b068:	230f      	movs	r3, #15
 800b06a:	0002      	movs	r2, r0
 800b06c:	401a      	ands	r2, r3
 800b06e:	0004      	movs	r4, r0
 800b070:	9205      	str	r2, [sp, #20]
 800b072:	4218      	tst	r0, r3
 800b074:	d005      	beq.n	800b082 <_strtod_l+0x76>
 800b076:	2a06      	cmp	r2, #6
 800b078:	d12d      	bne.n	800b0d6 <_strtod_l+0xca>
 800b07a:	1c6b      	adds	r3, r5, #1
 800b07c:	931b      	str	r3, [sp, #108]	; 0x6c
 800b07e:	2300      	movs	r3, #0
 800b080:	930f      	str	r3, [sp, #60]	; 0x3c
 800b082:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b084:	2b00      	cmp	r3, #0
 800b086:	d002      	beq.n	800b08e <_strtod_l+0x82>
 800b088:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b08a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b08c:	6013      	str	r3, [r2, #0]
 800b08e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b090:	2b00      	cmp	r3, #0
 800b092:	d01b      	beq.n	800b0cc <_strtod_l+0xc0>
 800b094:	2380      	movs	r3, #128	; 0x80
 800b096:	0032      	movs	r2, r6
 800b098:	061b      	lsls	r3, r3, #24
 800b09a:	18fb      	adds	r3, r7, r3
 800b09c:	0010      	movs	r0, r2
 800b09e:	0019      	movs	r1, r3
 800b0a0:	b021      	add	sp, #132	; 0x84
 800b0a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0a4:	2a20      	cmp	r2, #32
 800b0a6:	d1c5      	bne.n	800b034 <_strtod_l+0x28>
 800b0a8:	3101      	adds	r1, #1
 800b0aa:	e7b8      	b.n	800b01e <_strtod_l+0x12>
 800b0ac:	2a2d      	cmp	r2, #45	; 0x2d
 800b0ae:	d1c1      	bne.n	800b034 <_strtod_l+0x28>
 800b0b0:	3a2c      	subs	r2, #44	; 0x2c
 800b0b2:	920f      	str	r2, [sp, #60]	; 0x3c
 800b0b4:	1c4a      	adds	r2, r1, #1
 800b0b6:	921b      	str	r2, [sp, #108]	; 0x6c
 800b0b8:	784a      	ldrb	r2, [r1, #1]
 800b0ba:	2a00      	cmp	r2, #0
 800b0bc:	d1bc      	bne.n	800b038 <_strtod_l+0x2c>
 800b0be:	9b07      	ldr	r3, [sp, #28]
 800b0c0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d1dd      	bne.n	800b088 <_strtod_l+0x7c>
 800b0cc:	0032      	movs	r2, r6
 800b0ce:	003b      	movs	r3, r7
 800b0d0:	e7e4      	b.n	800b09c <_strtod_l+0x90>
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	e7ed      	b.n	800b0b2 <_strtod_l+0xa6>
 800b0d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b0d8:	2a00      	cmp	r2, #0
 800b0da:	d007      	beq.n	800b0ec <_strtod_l+0xe0>
 800b0dc:	2135      	movs	r1, #53	; 0x35
 800b0de:	a81e      	add	r0, sp, #120	; 0x78
 800b0e0:	f002 fa59 	bl	800d596 <__copybits>
 800b0e4:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b0e6:	9804      	ldr	r0, [sp, #16]
 800b0e8:	f001 fe56 	bl	800cd98 <_Bfree>
 800b0ec:	9805      	ldr	r0, [sp, #20]
 800b0ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b0f0:	3801      	subs	r0, #1
 800b0f2:	2804      	cmp	r0, #4
 800b0f4:	d806      	bhi.n	800b104 <_strtod_l+0xf8>
 800b0f6:	f7f5 f80d 	bl	8000114 <__gnu_thumb1_case_uqi>
 800b0fa:	0312      	.short	0x0312
 800b0fc:	1e1c      	.short	0x1e1c
 800b0fe:	12          	.byte	0x12
 800b0ff:	00          	.byte	0x00
 800b100:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b102:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 800b104:	05e4      	lsls	r4, r4, #23
 800b106:	d502      	bpl.n	800b10e <_strtod_l+0x102>
 800b108:	2380      	movs	r3, #128	; 0x80
 800b10a:	061b      	lsls	r3, r3, #24
 800b10c:	431f      	orrs	r7, r3
 800b10e:	4b6a      	ldr	r3, [pc, #424]	; (800b2b8 <_strtod_l+0x2ac>)
 800b110:	423b      	tst	r3, r7
 800b112:	d1b6      	bne.n	800b082 <_strtod_l+0x76>
 800b114:	f001 f944 	bl	800c3a0 <__errno>
 800b118:	2322      	movs	r3, #34	; 0x22
 800b11a:	6003      	str	r3, [r0, #0]
 800b11c:	e7b1      	b.n	800b082 <_strtod_l+0x76>
 800b11e:	4967      	ldr	r1, [pc, #412]	; (800b2bc <_strtod_l+0x2b0>)
 800b120:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b122:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b124:	400a      	ands	r2, r1
 800b126:	4966      	ldr	r1, [pc, #408]	; (800b2c0 <_strtod_l+0x2b4>)
 800b128:	185b      	adds	r3, r3, r1
 800b12a:	051b      	lsls	r3, r3, #20
 800b12c:	431a      	orrs	r2, r3
 800b12e:	0017      	movs	r7, r2
 800b130:	e7e8      	b.n	800b104 <_strtod_l+0xf8>
 800b132:	4f61      	ldr	r7, [pc, #388]	; (800b2b8 <_strtod_l+0x2ac>)
 800b134:	e7e6      	b.n	800b104 <_strtod_l+0xf8>
 800b136:	2601      	movs	r6, #1
 800b138:	4f62      	ldr	r7, [pc, #392]	; (800b2c4 <_strtod_l+0x2b8>)
 800b13a:	4276      	negs	r6, r6
 800b13c:	e7e2      	b.n	800b104 <_strtod_l+0xf8>
 800b13e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b140:	1c5a      	adds	r2, r3, #1
 800b142:	921b      	str	r2, [sp, #108]	; 0x6c
 800b144:	785b      	ldrb	r3, [r3, #1]
 800b146:	2b30      	cmp	r3, #48	; 0x30
 800b148:	d0f9      	beq.n	800b13e <_strtod_l+0x132>
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d099      	beq.n	800b082 <_strtod_l+0x76>
 800b14e:	2301      	movs	r3, #1
 800b150:	9309      	str	r3, [sp, #36]	; 0x24
 800b152:	2500      	movs	r5, #0
 800b154:	220a      	movs	r2, #10
 800b156:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b158:	950d      	str	r5, [sp, #52]	; 0x34
 800b15a:	9310      	str	r3, [sp, #64]	; 0x40
 800b15c:	9508      	str	r5, [sp, #32]
 800b15e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b160:	7804      	ldrb	r4, [r0, #0]
 800b162:	0023      	movs	r3, r4
 800b164:	3b30      	subs	r3, #48	; 0x30
 800b166:	b2d9      	uxtb	r1, r3
 800b168:	2909      	cmp	r1, #9
 800b16a:	d927      	bls.n	800b1bc <_strtod_l+0x1b0>
 800b16c:	2201      	movs	r2, #1
 800b16e:	4956      	ldr	r1, [pc, #344]	; (800b2c8 <_strtod_l+0x2bc>)
 800b170:	f001 f838 	bl	800c1e4 <strncmp>
 800b174:	2800      	cmp	r0, #0
 800b176:	d031      	beq.n	800b1dc <_strtod_l+0x1d0>
 800b178:	2000      	movs	r0, #0
 800b17a:	0023      	movs	r3, r4
 800b17c:	4684      	mov	ip, r0
 800b17e:	9a08      	ldr	r2, [sp, #32]
 800b180:	900c      	str	r0, [sp, #48]	; 0x30
 800b182:	9205      	str	r2, [sp, #20]
 800b184:	2220      	movs	r2, #32
 800b186:	0019      	movs	r1, r3
 800b188:	4391      	bics	r1, r2
 800b18a:	000a      	movs	r2, r1
 800b18c:	2100      	movs	r1, #0
 800b18e:	9106      	str	r1, [sp, #24]
 800b190:	2a45      	cmp	r2, #69	; 0x45
 800b192:	d000      	beq.n	800b196 <_strtod_l+0x18a>
 800b194:	e0c2      	b.n	800b31c <_strtod_l+0x310>
 800b196:	9b05      	ldr	r3, [sp, #20]
 800b198:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b19a:	4303      	orrs	r3, r0
 800b19c:	4313      	orrs	r3, r2
 800b19e:	428b      	cmp	r3, r1
 800b1a0:	d08d      	beq.n	800b0be <_strtod_l+0xb2>
 800b1a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b1a4:	9307      	str	r3, [sp, #28]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	931b      	str	r3, [sp, #108]	; 0x6c
 800b1aa:	9b07      	ldr	r3, [sp, #28]
 800b1ac:	785b      	ldrb	r3, [r3, #1]
 800b1ae:	2b2b      	cmp	r3, #43	; 0x2b
 800b1b0:	d071      	beq.n	800b296 <_strtod_l+0x28a>
 800b1b2:	000c      	movs	r4, r1
 800b1b4:	2b2d      	cmp	r3, #45	; 0x2d
 800b1b6:	d174      	bne.n	800b2a2 <_strtod_l+0x296>
 800b1b8:	2401      	movs	r4, #1
 800b1ba:	e06d      	b.n	800b298 <_strtod_l+0x28c>
 800b1bc:	9908      	ldr	r1, [sp, #32]
 800b1be:	2908      	cmp	r1, #8
 800b1c0:	dc09      	bgt.n	800b1d6 <_strtod_l+0x1ca>
 800b1c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b1c4:	4351      	muls	r1, r2
 800b1c6:	185b      	adds	r3, r3, r1
 800b1c8:	930d      	str	r3, [sp, #52]	; 0x34
 800b1ca:	9b08      	ldr	r3, [sp, #32]
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	3301      	adds	r3, #1
 800b1d0:	9308      	str	r3, [sp, #32]
 800b1d2:	901b      	str	r0, [sp, #108]	; 0x6c
 800b1d4:	e7c3      	b.n	800b15e <_strtod_l+0x152>
 800b1d6:	4355      	muls	r5, r2
 800b1d8:	195d      	adds	r5, r3, r5
 800b1da:	e7f6      	b.n	800b1ca <_strtod_l+0x1be>
 800b1dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b1de:	1c5a      	adds	r2, r3, #1
 800b1e0:	921b      	str	r2, [sp, #108]	; 0x6c
 800b1e2:	9a08      	ldr	r2, [sp, #32]
 800b1e4:	785b      	ldrb	r3, [r3, #1]
 800b1e6:	2a00      	cmp	r2, #0
 800b1e8:	d03a      	beq.n	800b260 <_strtod_l+0x254>
 800b1ea:	900c      	str	r0, [sp, #48]	; 0x30
 800b1ec:	9205      	str	r2, [sp, #20]
 800b1ee:	001a      	movs	r2, r3
 800b1f0:	3a30      	subs	r2, #48	; 0x30
 800b1f2:	2a09      	cmp	r2, #9
 800b1f4:	d912      	bls.n	800b21c <_strtod_l+0x210>
 800b1f6:	2201      	movs	r2, #1
 800b1f8:	4694      	mov	ip, r2
 800b1fa:	e7c3      	b.n	800b184 <_strtod_l+0x178>
 800b1fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b1fe:	3001      	adds	r0, #1
 800b200:	1c5a      	adds	r2, r3, #1
 800b202:	921b      	str	r2, [sp, #108]	; 0x6c
 800b204:	785b      	ldrb	r3, [r3, #1]
 800b206:	2b30      	cmp	r3, #48	; 0x30
 800b208:	d0f8      	beq.n	800b1fc <_strtod_l+0x1f0>
 800b20a:	001a      	movs	r2, r3
 800b20c:	3a31      	subs	r2, #49	; 0x31
 800b20e:	2a08      	cmp	r2, #8
 800b210:	d83c      	bhi.n	800b28c <_strtod_l+0x280>
 800b212:	900c      	str	r0, [sp, #48]	; 0x30
 800b214:	2000      	movs	r0, #0
 800b216:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b218:	9005      	str	r0, [sp, #20]
 800b21a:	9210      	str	r2, [sp, #64]	; 0x40
 800b21c:	001a      	movs	r2, r3
 800b21e:	1c41      	adds	r1, r0, #1
 800b220:	3a30      	subs	r2, #48	; 0x30
 800b222:	2b30      	cmp	r3, #48	; 0x30
 800b224:	d016      	beq.n	800b254 <_strtod_l+0x248>
 800b226:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b228:	185b      	adds	r3, r3, r1
 800b22a:	930c      	str	r3, [sp, #48]	; 0x30
 800b22c:	9b05      	ldr	r3, [sp, #20]
 800b22e:	210a      	movs	r1, #10
 800b230:	469c      	mov	ip, r3
 800b232:	4484      	add	ip, r0
 800b234:	4563      	cmp	r3, ip
 800b236:	d115      	bne.n	800b264 <_strtod_l+0x258>
 800b238:	9905      	ldr	r1, [sp, #20]
 800b23a:	9b05      	ldr	r3, [sp, #20]
 800b23c:	3101      	adds	r1, #1
 800b23e:	1809      	adds	r1, r1, r0
 800b240:	181b      	adds	r3, r3, r0
 800b242:	9105      	str	r1, [sp, #20]
 800b244:	2b08      	cmp	r3, #8
 800b246:	dc19      	bgt.n	800b27c <_strtod_l+0x270>
 800b248:	230a      	movs	r3, #10
 800b24a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b24c:	434b      	muls	r3, r1
 800b24e:	2100      	movs	r1, #0
 800b250:	18d3      	adds	r3, r2, r3
 800b252:	930d      	str	r3, [sp, #52]	; 0x34
 800b254:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b256:	0008      	movs	r0, r1
 800b258:	1c5a      	adds	r2, r3, #1
 800b25a:	921b      	str	r2, [sp, #108]	; 0x6c
 800b25c:	785b      	ldrb	r3, [r3, #1]
 800b25e:	e7c6      	b.n	800b1ee <_strtod_l+0x1e2>
 800b260:	9808      	ldr	r0, [sp, #32]
 800b262:	e7d0      	b.n	800b206 <_strtod_l+0x1fa>
 800b264:	1c5c      	adds	r4, r3, #1
 800b266:	2b08      	cmp	r3, #8
 800b268:	dc04      	bgt.n	800b274 <_strtod_l+0x268>
 800b26a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b26c:	434b      	muls	r3, r1
 800b26e:	930d      	str	r3, [sp, #52]	; 0x34
 800b270:	0023      	movs	r3, r4
 800b272:	e7df      	b.n	800b234 <_strtod_l+0x228>
 800b274:	2c10      	cmp	r4, #16
 800b276:	dcfb      	bgt.n	800b270 <_strtod_l+0x264>
 800b278:	434d      	muls	r5, r1
 800b27a:	e7f9      	b.n	800b270 <_strtod_l+0x264>
 800b27c:	9b05      	ldr	r3, [sp, #20]
 800b27e:	2100      	movs	r1, #0
 800b280:	2b10      	cmp	r3, #16
 800b282:	dce7      	bgt.n	800b254 <_strtod_l+0x248>
 800b284:	230a      	movs	r3, #10
 800b286:	435d      	muls	r5, r3
 800b288:	1955      	adds	r5, r2, r5
 800b28a:	e7e3      	b.n	800b254 <_strtod_l+0x248>
 800b28c:	2200      	movs	r2, #0
 800b28e:	920c      	str	r2, [sp, #48]	; 0x30
 800b290:	9205      	str	r2, [sp, #20]
 800b292:	3201      	adds	r2, #1
 800b294:	e7b0      	b.n	800b1f8 <_strtod_l+0x1ec>
 800b296:	2400      	movs	r4, #0
 800b298:	9b07      	ldr	r3, [sp, #28]
 800b29a:	3302      	adds	r3, #2
 800b29c:	931b      	str	r3, [sp, #108]	; 0x6c
 800b29e:	9b07      	ldr	r3, [sp, #28]
 800b2a0:	789b      	ldrb	r3, [r3, #2]
 800b2a2:	001a      	movs	r2, r3
 800b2a4:	3a30      	subs	r2, #48	; 0x30
 800b2a6:	2a09      	cmp	r2, #9
 800b2a8:	d914      	bls.n	800b2d4 <_strtod_l+0x2c8>
 800b2aa:	9a07      	ldr	r2, [sp, #28]
 800b2ac:	921b      	str	r2, [sp, #108]	; 0x6c
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	e033      	b.n	800b31a <_strtod_l+0x30e>
 800b2b2:	46c0      	nop			; (mov r8, r8)
 800b2b4:	080148a4 	.word	0x080148a4
 800b2b8:	7ff00000 	.word	0x7ff00000
 800b2bc:	ffefffff 	.word	0xffefffff
 800b2c0:	00000433 	.word	0x00000433
 800b2c4:	7fffffff 	.word	0x7fffffff
 800b2c8:	080148a0 	.word	0x080148a0
 800b2cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2ce:	1c5a      	adds	r2, r3, #1
 800b2d0:	921b      	str	r2, [sp, #108]	; 0x6c
 800b2d2:	785b      	ldrb	r3, [r3, #1]
 800b2d4:	2b30      	cmp	r3, #48	; 0x30
 800b2d6:	d0f9      	beq.n	800b2cc <_strtod_l+0x2c0>
 800b2d8:	2200      	movs	r2, #0
 800b2da:	9206      	str	r2, [sp, #24]
 800b2dc:	001a      	movs	r2, r3
 800b2de:	3a31      	subs	r2, #49	; 0x31
 800b2e0:	2a08      	cmp	r2, #8
 800b2e2:	d81b      	bhi.n	800b31c <_strtod_l+0x310>
 800b2e4:	3b30      	subs	r3, #48	; 0x30
 800b2e6:	930e      	str	r3, [sp, #56]	; 0x38
 800b2e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2ea:	9306      	str	r3, [sp, #24]
 800b2ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2ee:	1c59      	adds	r1, r3, #1
 800b2f0:	911b      	str	r1, [sp, #108]	; 0x6c
 800b2f2:	785b      	ldrb	r3, [r3, #1]
 800b2f4:	001a      	movs	r2, r3
 800b2f6:	3a30      	subs	r2, #48	; 0x30
 800b2f8:	2a09      	cmp	r2, #9
 800b2fa:	d93a      	bls.n	800b372 <_strtod_l+0x366>
 800b2fc:	9a06      	ldr	r2, [sp, #24]
 800b2fe:	1a8a      	subs	r2, r1, r2
 800b300:	49b2      	ldr	r1, [pc, #712]	; (800b5cc <_strtod_l+0x5c0>)
 800b302:	9106      	str	r1, [sp, #24]
 800b304:	2a08      	cmp	r2, #8
 800b306:	dc04      	bgt.n	800b312 <_strtod_l+0x306>
 800b308:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b30a:	9206      	str	r2, [sp, #24]
 800b30c:	428a      	cmp	r2, r1
 800b30e:	dd00      	ble.n	800b312 <_strtod_l+0x306>
 800b310:	9106      	str	r1, [sp, #24]
 800b312:	2c00      	cmp	r4, #0
 800b314:	d002      	beq.n	800b31c <_strtod_l+0x310>
 800b316:	9a06      	ldr	r2, [sp, #24]
 800b318:	4252      	negs	r2, r2
 800b31a:	9206      	str	r2, [sp, #24]
 800b31c:	9a05      	ldr	r2, [sp, #20]
 800b31e:	2a00      	cmp	r2, #0
 800b320:	d14d      	bne.n	800b3be <_strtod_l+0x3b2>
 800b322:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b324:	4310      	orrs	r0, r2
 800b326:	d000      	beq.n	800b32a <_strtod_l+0x31e>
 800b328:	e6ab      	b.n	800b082 <_strtod_l+0x76>
 800b32a:	4662      	mov	r2, ip
 800b32c:	2a00      	cmp	r2, #0
 800b32e:	d000      	beq.n	800b332 <_strtod_l+0x326>
 800b330:	e6c5      	b.n	800b0be <_strtod_l+0xb2>
 800b332:	2b69      	cmp	r3, #105	; 0x69
 800b334:	d027      	beq.n	800b386 <_strtod_l+0x37a>
 800b336:	dc23      	bgt.n	800b380 <_strtod_l+0x374>
 800b338:	2b49      	cmp	r3, #73	; 0x49
 800b33a:	d024      	beq.n	800b386 <_strtod_l+0x37a>
 800b33c:	2b4e      	cmp	r3, #78	; 0x4e
 800b33e:	d000      	beq.n	800b342 <_strtod_l+0x336>
 800b340:	e6bd      	b.n	800b0be <_strtod_l+0xb2>
 800b342:	49a3      	ldr	r1, [pc, #652]	; (800b5d0 <_strtod_l+0x5c4>)
 800b344:	a81b      	add	r0, sp, #108	; 0x6c
 800b346:	f001 fc31 	bl	800cbac <__match>
 800b34a:	2800      	cmp	r0, #0
 800b34c:	d100      	bne.n	800b350 <_strtod_l+0x344>
 800b34e:	e6b6      	b.n	800b0be <_strtod_l+0xb2>
 800b350:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	2b28      	cmp	r3, #40	; 0x28
 800b356:	d12c      	bne.n	800b3b2 <_strtod_l+0x3a6>
 800b358:	499e      	ldr	r1, [pc, #632]	; (800b5d4 <_strtod_l+0x5c8>)
 800b35a:	aa1e      	add	r2, sp, #120	; 0x78
 800b35c:	a81b      	add	r0, sp, #108	; 0x6c
 800b35e:	f001 fc39 	bl	800cbd4 <__hexnan>
 800b362:	2805      	cmp	r0, #5
 800b364:	d125      	bne.n	800b3b2 <_strtod_l+0x3a6>
 800b366:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b368:	4a9b      	ldr	r2, [pc, #620]	; (800b5d8 <_strtod_l+0x5cc>)
 800b36a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800b36c:	431a      	orrs	r2, r3
 800b36e:	0017      	movs	r7, r2
 800b370:	e687      	b.n	800b082 <_strtod_l+0x76>
 800b372:	220a      	movs	r2, #10
 800b374:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b376:	434a      	muls	r2, r1
 800b378:	18d2      	adds	r2, r2, r3
 800b37a:	3a30      	subs	r2, #48	; 0x30
 800b37c:	920e      	str	r2, [sp, #56]	; 0x38
 800b37e:	e7b5      	b.n	800b2ec <_strtod_l+0x2e0>
 800b380:	2b6e      	cmp	r3, #110	; 0x6e
 800b382:	d0de      	beq.n	800b342 <_strtod_l+0x336>
 800b384:	e69b      	b.n	800b0be <_strtod_l+0xb2>
 800b386:	4995      	ldr	r1, [pc, #596]	; (800b5dc <_strtod_l+0x5d0>)
 800b388:	a81b      	add	r0, sp, #108	; 0x6c
 800b38a:	f001 fc0f 	bl	800cbac <__match>
 800b38e:	2800      	cmp	r0, #0
 800b390:	d100      	bne.n	800b394 <_strtod_l+0x388>
 800b392:	e694      	b.n	800b0be <_strtod_l+0xb2>
 800b394:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b396:	4992      	ldr	r1, [pc, #584]	; (800b5e0 <_strtod_l+0x5d4>)
 800b398:	3b01      	subs	r3, #1
 800b39a:	a81b      	add	r0, sp, #108	; 0x6c
 800b39c:	931b      	str	r3, [sp, #108]	; 0x6c
 800b39e:	f001 fc05 	bl	800cbac <__match>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d102      	bne.n	800b3ac <_strtod_l+0x3a0>
 800b3a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3a8:	3301      	adds	r3, #1
 800b3aa:	931b      	str	r3, [sp, #108]	; 0x6c
 800b3ac:	2600      	movs	r6, #0
 800b3ae:	4f8a      	ldr	r7, [pc, #552]	; (800b5d8 <_strtod_l+0x5cc>)
 800b3b0:	e667      	b.n	800b082 <_strtod_l+0x76>
 800b3b2:	488c      	ldr	r0, [pc, #560]	; (800b5e4 <_strtod_l+0x5d8>)
 800b3b4:	f001 f836 	bl	800c424 <nan>
 800b3b8:	0006      	movs	r6, r0
 800b3ba:	000f      	movs	r7, r1
 800b3bc:	e661      	b.n	800b082 <_strtod_l+0x76>
 800b3be:	9b06      	ldr	r3, [sp, #24]
 800b3c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3c2:	1a9b      	subs	r3, r3, r2
 800b3c4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3c6:	9b08      	ldr	r3, [sp, #32]
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d101      	bne.n	800b3d0 <_strtod_l+0x3c4>
 800b3cc:	9b05      	ldr	r3, [sp, #20]
 800b3ce:	9308      	str	r3, [sp, #32]
 800b3d0:	9c05      	ldr	r4, [sp, #20]
 800b3d2:	2c10      	cmp	r4, #16
 800b3d4:	dd00      	ble.n	800b3d8 <_strtod_l+0x3cc>
 800b3d6:	2410      	movs	r4, #16
 800b3d8:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b3da:	f7f7 f80f 	bl	80023fc <__aeabi_ui2d>
 800b3de:	9b05      	ldr	r3, [sp, #20]
 800b3e0:	0006      	movs	r6, r0
 800b3e2:	000f      	movs	r7, r1
 800b3e4:	2b09      	cmp	r3, #9
 800b3e6:	dd15      	ble.n	800b414 <_strtod_l+0x408>
 800b3e8:	0022      	movs	r2, r4
 800b3ea:	4b7f      	ldr	r3, [pc, #508]	; (800b5e8 <_strtod_l+0x5dc>)
 800b3ec:	3a09      	subs	r2, #9
 800b3ee:	00d2      	lsls	r2, r2, #3
 800b3f0:	189b      	adds	r3, r3, r2
 800b3f2:	681a      	ldr	r2, [r3, #0]
 800b3f4:	685b      	ldr	r3, [r3, #4]
 800b3f6:	f7f6 f939 	bl	800166c <__aeabi_dmul>
 800b3fa:	0006      	movs	r6, r0
 800b3fc:	0028      	movs	r0, r5
 800b3fe:	000f      	movs	r7, r1
 800b400:	f7f6 fffc 	bl	80023fc <__aeabi_ui2d>
 800b404:	0002      	movs	r2, r0
 800b406:	000b      	movs	r3, r1
 800b408:	0030      	movs	r0, r6
 800b40a:	0039      	movs	r1, r7
 800b40c:	f7f5 f9d4 	bl	80007b8 <__aeabi_dadd>
 800b410:	0006      	movs	r6, r0
 800b412:	000f      	movs	r7, r1
 800b414:	9b05      	ldr	r3, [sp, #20]
 800b416:	2b0f      	cmp	r3, #15
 800b418:	dc39      	bgt.n	800b48e <_strtod_l+0x482>
 800b41a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d100      	bne.n	800b422 <_strtod_l+0x416>
 800b420:	e62f      	b.n	800b082 <_strtod_l+0x76>
 800b422:	dd24      	ble.n	800b46e <_strtod_l+0x462>
 800b424:	2b16      	cmp	r3, #22
 800b426:	dc09      	bgt.n	800b43c <_strtod_l+0x430>
 800b428:	496f      	ldr	r1, [pc, #444]	; (800b5e8 <_strtod_l+0x5dc>)
 800b42a:	00db      	lsls	r3, r3, #3
 800b42c:	18c9      	adds	r1, r1, r3
 800b42e:	0032      	movs	r2, r6
 800b430:	6808      	ldr	r0, [r1, #0]
 800b432:	6849      	ldr	r1, [r1, #4]
 800b434:	003b      	movs	r3, r7
 800b436:	f7f6 f919 	bl	800166c <__aeabi_dmul>
 800b43a:	e7bd      	b.n	800b3b8 <_strtod_l+0x3ac>
 800b43c:	2325      	movs	r3, #37	; 0x25
 800b43e:	9a05      	ldr	r2, [sp, #20]
 800b440:	1a9b      	subs	r3, r3, r2
 800b442:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b444:	4293      	cmp	r3, r2
 800b446:	db22      	blt.n	800b48e <_strtod_l+0x482>
 800b448:	240f      	movs	r4, #15
 800b44a:	9b05      	ldr	r3, [sp, #20]
 800b44c:	4d66      	ldr	r5, [pc, #408]	; (800b5e8 <_strtod_l+0x5dc>)
 800b44e:	1ae4      	subs	r4, r4, r3
 800b450:	00e1      	lsls	r1, r4, #3
 800b452:	1869      	adds	r1, r5, r1
 800b454:	0032      	movs	r2, r6
 800b456:	6808      	ldr	r0, [r1, #0]
 800b458:	6849      	ldr	r1, [r1, #4]
 800b45a:	003b      	movs	r3, r7
 800b45c:	f7f6 f906 	bl	800166c <__aeabi_dmul>
 800b460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b462:	1b1c      	subs	r4, r3, r4
 800b464:	00e4      	lsls	r4, r4, #3
 800b466:	192d      	adds	r5, r5, r4
 800b468:	682a      	ldr	r2, [r5, #0]
 800b46a:	686b      	ldr	r3, [r5, #4]
 800b46c:	e7e3      	b.n	800b436 <_strtod_l+0x42a>
 800b46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b470:	3316      	adds	r3, #22
 800b472:	db0c      	blt.n	800b48e <_strtod_l+0x482>
 800b474:	9906      	ldr	r1, [sp, #24]
 800b476:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b478:	4b5b      	ldr	r3, [pc, #364]	; (800b5e8 <_strtod_l+0x5dc>)
 800b47a:	1a52      	subs	r2, r2, r1
 800b47c:	00d2      	lsls	r2, r2, #3
 800b47e:	189b      	adds	r3, r3, r2
 800b480:	0030      	movs	r0, r6
 800b482:	681a      	ldr	r2, [r3, #0]
 800b484:	685b      	ldr	r3, [r3, #4]
 800b486:	0039      	movs	r1, r7
 800b488:	f7f5 fcf6 	bl	8000e78 <__aeabi_ddiv>
 800b48c:	e794      	b.n	800b3b8 <_strtod_l+0x3ac>
 800b48e:	9b05      	ldr	r3, [sp, #20]
 800b490:	1b1c      	subs	r4, r3, r4
 800b492:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b494:	18e4      	adds	r4, r4, r3
 800b496:	2c00      	cmp	r4, #0
 800b498:	dd72      	ble.n	800b580 <_strtod_l+0x574>
 800b49a:	220f      	movs	r2, #15
 800b49c:	0023      	movs	r3, r4
 800b49e:	4013      	ands	r3, r2
 800b4a0:	4214      	tst	r4, r2
 800b4a2:	d00a      	beq.n	800b4ba <_strtod_l+0x4ae>
 800b4a4:	4950      	ldr	r1, [pc, #320]	; (800b5e8 <_strtod_l+0x5dc>)
 800b4a6:	00db      	lsls	r3, r3, #3
 800b4a8:	18c9      	adds	r1, r1, r3
 800b4aa:	0032      	movs	r2, r6
 800b4ac:	6808      	ldr	r0, [r1, #0]
 800b4ae:	6849      	ldr	r1, [r1, #4]
 800b4b0:	003b      	movs	r3, r7
 800b4b2:	f7f6 f8db 	bl	800166c <__aeabi_dmul>
 800b4b6:	0006      	movs	r6, r0
 800b4b8:	000f      	movs	r7, r1
 800b4ba:	230f      	movs	r3, #15
 800b4bc:	439c      	bics	r4, r3
 800b4be:	d04a      	beq.n	800b556 <_strtod_l+0x54a>
 800b4c0:	3326      	adds	r3, #38	; 0x26
 800b4c2:	33ff      	adds	r3, #255	; 0xff
 800b4c4:	429c      	cmp	r4, r3
 800b4c6:	dd22      	ble.n	800b50e <_strtod_l+0x502>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	9305      	str	r3, [sp, #20]
 800b4cc:	9306      	str	r3, [sp, #24]
 800b4ce:	930d      	str	r3, [sp, #52]	; 0x34
 800b4d0:	9308      	str	r3, [sp, #32]
 800b4d2:	2322      	movs	r3, #34	; 0x22
 800b4d4:	2600      	movs	r6, #0
 800b4d6:	9a04      	ldr	r2, [sp, #16]
 800b4d8:	4f3f      	ldr	r7, [pc, #252]	; (800b5d8 <_strtod_l+0x5cc>)
 800b4da:	6013      	str	r3, [r2, #0]
 800b4dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4de:	42b3      	cmp	r3, r6
 800b4e0:	d100      	bne.n	800b4e4 <_strtod_l+0x4d8>
 800b4e2:	e5ce      	b.n	800b082 <_strtod_l+0x76>
 800b4e4:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b4e6:	9804      	ldr	r0, [sp, #16]
 800b4e8:	f001 fc56 	bl	800cd98 <_Bfree>
 800b4ec:	9908      	ldr	r1, [sp, #32]
 800b4ee:	9804      	ldr	r0, [sp, #16]
 800b4f0:	f001 fc52 	bl	800cd98 <_Bfree>
 800b4f4:	9906      	ldr	r1, [sp, #24]
 800b4f6:	9804      	ldr	r0, [sp, #16]
 800b4f8:	f001 fc4e 	bl	800cd98 <_Bfree>
 800b4fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b4fe:	9804      	ldr	r0, [sp, #16]
 800b500:	f001 fc4a 	bl	800cd98 <_Bfree>
 800b504:	9905      	ldr	r1, [sp, #20]
 800b506:	9804      	ldr	r0, [sp, #16]
 800b508:	f001 fc46 	bl	800cd98 <_Bfree>
 800b50c:	e5b9      	b.n	800b082 <_strtod_l+0x76>
 800b50e:	2300      	movs	r3, #0
 800b510:	0030      	movs	r0, r6
 800b512:	0039      	movs	r1, r7
 800b514:	4d35      	ldr	r5, [pc, #212]	; (800b5ec <_strtod_l+0x5e0>)
 800b516:	1124      	asrs	r4, r4, #4
 800b518:	9307      	str	r3, [sp, #28]
 800b51a:	2c01      	cmp	r4, #1
 800b51c:	dc1e      	bgt.n	800b55c <_strtod_l+0x550>
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d001      	beq.n	800b526 <_strtod_l+0x51a>
 800b522:	0006      	movs	r6, r0
 800b524:	000f      	movs	r7, r1
 800b526:	4b32      	ldr	r3, [pc, #200]	; (800b5f0 <_strtod_l+0x5e4>)
 800b528:	9a07      	ldr	r2, [sp, #28]
 800b52a:	18ff      	adds	r7, r7, r3
 800b52c:	4b2f      	ldr	r3, [pc, #188]	; (800b5ec <_strtod_l+0x5e0>)
 800b52e:	00d2      	lsls	r2, r2, #3
 800b530:	189d      	adds	r5, r3, r2
 800b532:	6828      	ldr	r0, [r5, #0]
 800b534:	6869      	ldr	r1, [r5, #4]
 800b536:	0032      	movs	r2, r6
 800b538:	003b      	movs	r3, r7
 800b53a:	f7f6 f897 	bl	800166c <__aeabi_dmul>
 800b53e:	4b26      	ldr	r3, [pc, #152]	; (800b5d8 <_strtod_l+0x5cc>)
 800b540:	4a2c      	ldr	r2, [pc, #176]	; (800b5f4 <_strtod_l+0x5e8>)
 800b542:	0006      	movs	r6, r0
 800b544:	400b      	ands	r3, r1
 800b546:	4293      	cmp	r3, r2
 800b548:	d8be      	bhi.n	800b4c8 <_strtod_l+0x4bc>
 800b54a:	4a2b      	ldr	r2, [pc, #172]	; (800b5f8 <_strtod_l+0x5ec>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d913      	bls.n	800b578 <_strtod_l+0x56c>
 800b550:	2601      	movs	r6, #1
 800b552:	4f2a      	ldr	r7, [pc, #168]	; (800b5fc <_strtod_l+0x5f0>)
 800b554:	4276      	negs	r6, r6
 800b556:	2300      	movs	r3, #0
 800b558:	9307      	str	r3, [sp, #28]
 800b55a:	e088      	b.n	800b66e <_strtod_l+0x662>
 800b55c:	2201      	movs	r2, #1
 800b55e:	4214      	tst	r4, r2
 800b560:	d004      	beq.n	800b56c <_strtod_l+0x560>
 800b562:	682a      	ldr	r2, [r5, #0]
 800b564:	686b      	ldr	r3, [r5, #4]
 800b566:	f7f6 f881 	bl	800166c <__aeabi_dmul>
 800b56a:	2301      	movs	r3, #1
 800b56c:	9a07      	ldr	r2, [sp, #28]
 800b56e:	1064      	asrs	r4, r4, #1
 800b570:	3201      	adds	r2, #1
 800b572:	9207      	str	r2, [sp, #28]
 800b574:	3508      	adds	r5, #8
 800b576:	e7d0      	b.n	800b51a <_strtod_l+0x50e>
 800b578:	23d4      	movs	r3, #212	; 0xd4
 800b57a:	049b      	lsls	r3, r3, #18
 800b57c:	18cf      	adds	r7, r1, r3
 800b57e:	e7ea      	b.n	800b556 <_strtod_l+0x54a>
 800b580:	2c00      	cmp	r4, #0
 800b582:	d0e8      	beq.n	800b556 <_strtod_l+0x54a>
 800b584:	4264      	negs	r4, r4
 800b586:	230f      	movs	r3, #15
 800b588:	0022      	movs	r2, r4
 800b58a:	401a      	ands	r2, r3
 800b58c:	421c      	tst	r4, r3
 800b58e:	d00a      	beq.n	800b5a6 <_strtod_l+0x59a>
 800b590:	4b15      	ldr	r3, [pc, #84]	; (800b5e8 <_strtod_l+0x5dc>)
 800b592:	00d2      	lsls	r2, r2, #3
 800b594:	189b      	adds	r3, r3, r2
 800b596:	0030      	movs	r0, r6
 800b598:	681a      	ldr	r2, [r3, #0]
 800b59a:	685b      	ldr	r3, [r3, #4]
 800b59c:	0039      	movs	r1, r7
 800b59e:	f7f5 fc6b 	bl	8000e78 <__aeabi_ddiv>
 800b5a2:	0006      	movs	r6, r0
 800b5a4:	000f      	movs	r7, r1
 800b5a6:	1124      	asrs	r4, r4, #4
 800b5a8:	d0d5      	beq.n	800b556 <_strtod_l+0x54a>
 800b5aa:	2c1f      	cmp	r4, #31
 800b5ac:	dd28      	ble.n	800b600 <_strtod_l+0x5f4>
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	9305      	str	r3, [sp, #20]
 800b5b2:	9306      	str	r3, [sp, #24]
 800b5b4:	930d      	str	r3, [sp, #52]	; 0x34
 800b5b6:	9308      	str	r3, [sp, #32]
 800b5b8:	2322      	movs	r3, #34	; 0x22
 800b5ba:	9a04      	ldr	r2, [sp, #16]
 800b5bc:	2600      	movs	r6, #0
 800b5be:	6013      	str	r3, [r2, #0]
 800b5c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5c2:	2700      	movs	r7, #0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d18d      	bne.n	800b4e4 <_strtod_l+0x4d8>
 800b5c8:	e55b      	b.n	800b082 <_strtod_l+0x76>
 800b5ca:	46c0      	nop			; (mov r8, r8)
 800b5cc:	00004e1f 	.word	0x00004e1f
 800b5d0:	08014bd9 	.word	0x08014bd9
 800b5d4:	080148b8 	.word	0x080148b8
 800b5d8:	7ff00000 	.word	0x7ff00000
 800b5dc:	08014bd1 	.word	0x08014bd1
 800b5e0:	08014c87 	.word	0x08014c87
 800b5e4:	08014c83 	.word	0x08014c83
 800b5e8:	08014af8 	.word	0x08014af8
 800b5ec:	08014ad0 	.word	0x08014ad0
 800b5f0:	fcb00000 	.word	0xfcb00000
 800b5f4:	7ca00000 	.word	0x7ca00000
 800b5f8:	7c900000 	.word	0x7c900000
 800b5fc:	7fefffff 	.word	0x7fefffff
 800b600:	2310      	movs	r3, #16
 800b602:	0022      	movs	r2, r4
 800b604:	401a      	ands	r2, r3
 800b606:	9207      	str	r2, [sp, #28]
 800b608:	421c      	tst	r4, r3
 800b60a:	d001      	beq.n	800b610 <_strtod_l+0x604>
 800b60c:	335a      	adds	r3, #90	; 0x5a
 800b60e:	9307      	str	r3, [sp, #28]
 800b610:	0030      	movs	r0, r6
 800b612:	0039      	movs	r1, r7
 800b614:	2300      	movs	r3, #0
 800b616:	4dc4      	ldr	r5, [pc, #784]	; (800b928 <_strtod_l+0x91c>)
 800b618:	2201      	movs	r2, #1
 800b61a:	4214      	tst	r4, r2
 800b61c:	d004      	beq.n	800b628 <_strtod_l+0x61c>
 800b61e:	682a      	ldr	r2, [r5, #0]
 800b620:	686b      	ldr	r3, [r5, #4]
 800b622:	f7f6 f823 	bl	800166c <__aeabi_dmul>
 800b626:	2301      	movs	r3, #1
 800b628:	1064      	asrs	r4, r4, #1
 800b62a:	3508      	adds	r5, #8
 800b62c:	2c00      	cmp	r4, #0
 800b62e:	d1f3      	bne.n	800b618 <_strtod_l+0x60c>
 800b630:	2b00      	cmp	r3, #0
 800b632:	d001      	beq.n	800b638 <_strtod_l+0x62c>
 800b634:	0006      	movs	r6, r0
 800b636:	000f      	movs	r7, r1
 800b638:	9b07      	ldr	r3, [sp, #28]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00f      	beq.n	800b65e <_strtod_l+0x652>
 800b63e:	236b      	movs	r3, #107	; 0x6b
 800b640:	007a      	lsls	r2, r7, #1
 800b642:	0d52      	lsrs	r2, r2, #21
 800b644:	0039      	movs	r1, r7
 800b646:	1a9b      	subs	r3, r3, r2
 800b648:	2b00      	cmp	r3, #0
 800b64a:	dd08      	ble.n	800b65e <_strtod_l+0x652>
 800b64c:	2b1f      	cmp	r3, #31
 800b64e:	dc00      	bgt.n	800b652 <_strtod_l+0x646>
 800b650:	e121      	b.n	800b896 <_strtod_l+0x88a>
 800b652:	2600      	movs	r6, #0
 800b654:	2b34      	cmp	r3, #52	; 0x34
 800b656:	dc00      	bgt.n	800b65a <_strtod_l+0x64e>
 800b658:	e116      	b.n	800b888 <_strtod_l+0x87c>
 800b65a:	27dc      	movs	r7, #220	; 0xdc
 800b65c:	04bf      	lsls	r7, r7, #18
 800b65e:	2200      	movs	r2, #0
 800b660:	2300      	movs	r3, #0
 800b662:	0030      	movs	r0, r6
 800b664:	0039      	movs	r1, r7
 800b666:	f7f4 feef 	bl	8000448 <__aeabi_dcmpeq>
 800b66a:	2800      	cmp	r0, #0
 800b66c:	d19f      	bne.n	800b5ae <_strtod_l+0x5a2>
 800b66e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b670:	9a08      	ldr	r2, [sp, #32]
 800b672:	9300      	str	r3, [sp, #0]
 800b674:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b676:	9b05      	ldr	r3, [sp, #20]
 800b678:	9804      	ldr	r0, [sp, #16]
 800b67a:	f001 fbdb 	bl	800ce34 <__s2b>
 800b67e:	900d      	str	r0, [sp, #52]	; 0x34
 800b680:	2800      	cmp	r0, #0
 800b682:	d100      	bne.n	800b686 <_strtod_l+0x67a>
 800b684:	e720      	b.n	800b4c8 <_strtod_l+0x4bc>
 800b686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b688:	9906      	ldr	r1, [sp, #24]
 800b68a:	17da      	asrs	r2, r3, #31
 800b68c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b68e:	1a5b      	subs	r3, r3, r1
 800b690:	401a      	ands	r2, r3
 800b692:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b694:	9215      	str	r2, [sp, #84]	; 0x54
 800b696:	43db      	mvns	r3, r3
 800b698:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b69a:	17db      	asrs	r3, r3, #31
 800b69c:	401a      	ands	r2, r3
 800b69e:	2300      	movs	r3, #0
 800b6a0:	9218      	str	r2, [sp, #96]	; 0x60
 800b6a2:	9305      	str	r3, [sp, #20]
 800b6a4:	9306      	str	r3, [sp, #24]
 800b6a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6a8:	9804      	ldr	r0, [sp, #16]
 800b6aa:	6859      	ldr	r1, [r3, #4]
 800b6ac:	f001 fb4c 	bl	800cd48 <_Balloc>
 800b6b0:	9008      	str	r0, [sp, #32]
 800b6b2:	2800      	cmp	r0, #0
 800b6b4:	d100      	bne.n	800b6b8 <_strtod_l+0x6ac>
 800b6b6:	e70c      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b6b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6ba:	300c      	adds	r0, #12
 800b6bc:	0019      	movs	r1, r3
 800b6be:	691a      	ldr	r2, [r3, #16]
 800b6c0:	310c      	adds	r1, #12
 800b6c2:	3202      	adds	r2, #2
 800b6c4:	0092      	lsls	r2, r2, #2
 800b6c6:	f000 fea4 	bl	800c412 <memcpy>
 800b6ca:	ab1e      	add	r3, sp, #120	; 0x78
 800b6cc:	9301      	str	r3, [sp, #4]
 800b6ce:	ab1d      	add	r3, sp, #116	; 0x74
 800b6d0:	9300      	str	r3, [sp, #0]
 800b6d2:	0032      	movs	r2, r6
 800b6d4:	003b      	movs	r3, r7
 800b6d6:	9804      	ldr	r0, [sp, #16]
 800b6d8:	9610      	str	r6, [sp, #64]	; 0x40
 800b6da:	9711      	str	r7, [sp, #68]	; 0x44
 800b6dc:	f001 fed2 	bl	800d484 <__d2b>
 800b6e0:	901c      	str	r0, [sp, #112]	; 0x70
 800b6e2:	2800      	cmp	r0, #0
 800b6e4:	d100      	bne.n	800b6e8 <_strtod_l+0x6dc>
 800b6e6:	e6f4      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b6e8:	2101      	movs	r1, #1
 800b6ea:	9804      	ldr	r0, [sp, #16]
 800b6ec:	f001 fc36 	bl	800cf5c <__i2b>
 800b6f0:	9006      	str	r0, [sp, #24]
 800b6f2:	2800      	cmp	r0, #0
 800b6f4:	d100      	bne.n	800b6f8 <_strtod_l+0x6ec>
 800b6f6:	e6ec      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b6f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b6fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b6fc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b6fe:	1ad4      	subs	r4, r2, r3
 800b700:	2b00      	cmp	r3, #0
 800b702:	db01      	blt.n	800b708 <_strtod_l+0x6fc>
 800b704:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800b706:	195d      	adds	r5, r3, r5
 800b708:	9907      	ldr	r1, [sp, #28]
 800b70a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b70c:	1a5b      	subs	r3, r3, r1
 800b70e:	2136      	movs	r1, #54	; 0x36
 800b710:	189b      	adds	r3, r3, r2
 800b712:	1a8a      	subs	r2, r1, r2
 800b714:	4985      	ldr	r1, [pc, #532]	; (800b92c <_strtod_l+0x920>)
 800b716:	2001      	movs	r0, #1
 800b718:	468c      	mov	ip, r1
 800b71a:	2100      	movs	r1, #0
 800b71c:	3b01      	subs	r3, #1
 800b71e:	9114      	str	r1, [sp, #80]	; 0x50
 800b720:	9012      	str	r0, [sp, #72]	; 0x48
 800b722:	4563      	cmp	r3, ip
 800b724:	da07      	bge.n	800b736 <_strtod_l+0x72a>
 800b726:	4661      	mov	r1, ip
 800b728:	1ac9      	subs	r1, r1, r3
 800b72a:	1a52      	subs	r2, r2, r1
 800b72c:	291f      	cmp	r1, #31
 800b72e:	dd00      	ble.n	800b732 <_strtod_l+0x726>
 800b730:	e0b6      	b.n	800b8a0 <_strtod_l+0x894>
 800b732:	4088      	lsls	r0, r1
 800b734:	9012      	str	r0, [sp, #72]	; 0x48
 800b736:	18ab      	adds	r3, r5, r2
 800b738:	930c      	str	r3, [sp, #48]	; 0x30
 800b73a:	18a4      	adds	r4, r4, r2
 800b73c:	9b07      	ldr	r3, [sp, #28]
 800b73e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b740:	191c      	adds	r4, r3, r4
 800b742:	002b      	movs	r3, r5
 800b744:	4295      	cmp	r5, r2
 800b746:	dd00      	ble.n	800b74a <_strtod_l+0x73e>
 800b748:	0013      	movs	r3, r2
 800b74a:	42a3      	cmp	r3, r4
 800b74c:	dd00      	ble.n	800b750 <_strtod_l+0x744>
 800b74e:	0023      	movs	r3, r4
 800b750:	2b00      	cmp	r3, #0
 800b752:	dd04      	ble.n	800b75e <_strtod_l+0x752>
 800b754:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b756:	1ae4      	subs	r4, r4, r3
 800b758:	1ad2      	subs	r2, r2, r3
 800b75a:	920c      	str	r2, [sp, #48]	; 0x30
 800b75c:	1aed      	subs	r5, r5, r3
 800b75e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b760:	2b00      	cmp	r3, #0
 800b762:	dd17      	ble.n	800b794 <_strtod_l+0x788>
 800b764:	001a      	movs	r2, r3
 800b766:	9906      	ldr	r1, [sp, #24]
 800b768:	9804      	ldr	r0, [sp, #16]
 800b76a:	f001 fcbf 	bl	800d0ec <__pow5mult>
 800b76e:	9006      	str	r0, [sp, #24]
 800b770:	2800      	cmp	r0, #0
 800b772:	d100      	bne.n	800b776 <_strtod_l+0x76a>
 800b774:	e6ad      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b776:	0001      	movs	r1, r0
 800b778:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b77a:	9804      	ldr	r0, [sp, #16]
 800b77c:	f001 fc06 	bl	800cf8c <__multiply>
 800b780:	900e      	str	r0, [sp, #56]	; 0x38
 800b782:	2800      	cmp	r0, #0
 800b784:	d100      	bne.n	800b788 <_strtod_l+0x77c>
 800b786:	e6a4      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b788:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b78a:	9804      	ldr	r0, [sp, #16]
 800b78c:	f001 fb04 	bl	800cd98 <_Bfree>
 800b790:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b792:	931c      	str	r3, [sp, #112]	; 0x70
 800b794:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b796:	2b00      	cmp	r3, #0
 800b798:	dd00      	ble.n	800b79c <_strtod_l+0x790>
 800b79a:	e087      	b.n	800b8ac <_strtod_l+0x8a0>
 800b79c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	dd08      	ble.n	800b7b4 <_strtod_l+0x7a8>
 800b7a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b7a4:	9908      	ldr	r1, [sp, #32]
 800b7a6:	9804      	ldr	r0, [sp, #16]
 800b7a8:	f001 fca0 	bl	800d0ec <__pow5mult>
 800b7ac:	9008      	str	r0, [sp, #32]
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	d100      	bne.n	800b7b4 <_strtod_l+0x7a8>
 800b7b2:	e68e      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b7b4:	2c00      	cmp	r4, #0
 800b7b6:	dd08      	ble.n	800b7ca <_strtod_l+0x7be>
 800b7b8:	0022      	movs	r2, r4
 800b7ba:	9908      	ldr	r1, [sp, #32]
 800b7bc:	9804      	ldr	r0, [sp, #16]
 800b7be:	f001 fcd7 	bl	800d170 <__lshift>
 800b7c2:	9008      	str	r0, [sp, #32]
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	d100      	bne.n	800b7ca <_strtod_l+0x7be>
 800b7c8:	e683      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b7ca:	2d00      	cmp	r5, #0
 800b7cc:	dd08      	ble.n	800b7e0 <_strtod_l+0x7d4>
 800b7ce:	002a      	movs	r2, r5
 800b7d0:	9906      	ldr	r1, [sp, #24]
 800b7d2:	9804      	ldr	r0, [sp, #16]
 800b7d4:	f001 fccc 	bl	800d170 <__lshift>
 800b7d8:	9006      	str	r0, [sp, #24]
 800b7da:	2800      	cmp	r0, #0
 800b7dc:	d100      	bne.n	800b7e0 <_strtod_l+0x7d4>
 800b7de:	e678      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b7e0:	9a08      	ldr	r2, [sp, #32]
 800b7e2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b7e4:	9804      	ldr	r0, [sp, #16]
 800b7e6:	f001 fd4d 	bl	800d284 <__mdiff>
 800b7ea:	9005      	str	r0, [sp, #20]
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d100      	bne.n	800b7f2 <_strtod_l+0x7e6>
 800b7f0:	e66f      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	68c3      	ldr	r3, [r0, #12]
 800b7f6:	9906      	ldr	r1, [sp, #24]
 800b7f8:	60c2      	str	r2, [r0, #12]
 800b7fa:	930c      	str	r3, [sp, #48]	; 0x30
 800b7fc:	f001 fd26 	bl	800d24c <__mcmp>
 800b800:	2800      	cmp	r0, #0
 800b802:	da5d      	bge.n	800b8c0 <_strtod_l+0x8b4>
 800b804:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b806:	4333      	orrs	r3, r6
 800b808:	d000      	beq.n	800b80c <_strtod_l+0x800>
 800b80a:	e088      	b.n	800b91e <_strtod_l+0x912>
 800b80c:	033b      	lsls	r3, r7, #12
 800b80e:	d000      	beq.n	800b812 <_strtod_l+0x806>
 800b810:	e085      	b.n	800b91e <_strtod_l+0x912>
 800b812:	22d6      	movs	r2, #214	; 0xd6
 800b814:	4b46      	ldr	r3, [pc, #280]	; (800b930 <_strtod_l+0x924>)
 800b816:	04d2      	lsls	r2, r2, #19
 800b818:	403b      	ands	r3, r7
 800b81a:	4293      	cmp	r3, r2
 800b81c:	d97f      	bls.n	800b91e <_strtod_l+0x912>
 800b81e:	9b05      	ldr	r3, [sp, #20]
 800b820:	695b      	ldr	r3, [r3, #20]
 800b822:	2b00      	cmp	r3, #0
 800b824:	d103      	bne.n	800b82e <_strtod_l+0x822>
 800b826:	9b05      	ldr	r3, [sp, #20]
 800b828:	691b      	ldr	r3, [r3, #16]
 800b82a:	2b01      	cmp	r3, #1
 800b82c:	dd77      	ble.n	800b91e <_strtod_l+0x912>
 800b82e:	9905      	ldr	r1, [sp, #20]
 800b830:	2201      	movs	r2, #1
 800b832:	9804      	ldr	r0, [sp, #16]
 800b834:	f001 fc9c 	bl	800d170 <__lshift>
 800b838:	9906      	ldr	r1, [sp, #24]
 800b83a:	9005      	str	r0, [sp, #20]
 800b83c:	f001 fd06 	bl	800d24c <__mcmp>
 800b840:	2800      	cmp	r0, #0
 800b842:	dd6c      	ble.n	800b91e <_strtod_l+0x912>
 800b844:	9907      	ldr	r1, [sp, #28]
 800b846:	003b      	movs	r3, r7
 800b848:	4a39      	ldr	r2, [pc, #228]	; (800b930 <_strtod_l+0x924>)
 800b84a:	2900      	cmp	r1, #0
 800b84c:	d100      	bne.n	800b850 <_strtod_l+0x844>
 800b84e:	e094      	b.n	800b97a <_strtod_l+0x96e>
 800b850:	0011      	movs	r1, r2
 800b852:	20d6      	movs	r0, #214	; 0xd6
 800b854:	4039      	ands	r1, r7
 800b856:	04c0      	lsls	r0, r0, #19
 800b858:	4281      	cmp	r1, r0
 800b85a:	dd00      	ble.n	800b85e <_strtod_l+0x852>
 800b85c:	e08d      	b.n	800b97a <_strtod_l+0x96e>
 800b85e:	23dc      	movs	r3, #220	; 0xdc
 800b860:	049b      	lsls	r3, r3, #18
 800b862:	4299      	cmp	r1, r3
 800b864:	dc00      	bgt.n	800b868 <_strtod_l+0x85c>
 800b866:	e6a7      	b.n	800b5b8 <_strtod_l+0x5ac>
 800b868:	0030      	movs	r0, r6
 800b86a:	0039      	movs	r1, r7
 800b86c:	4b31      	ldr	r3, [pc, #196]	; (800b934 <_strtod_l+0x928>)
 800b86e:	2200      	movs	r2, #0
 800b870:	f7f5 fefc 	bl	800166c <__aeabi_dmul>
 800b874:	4b2e      	ldr	r3, [pc, #184]	; (800b930 <_strtod_l+0x924>)
 800b876:	0006      	movs	r6, r0
 800b878:	000f      	movs	r7, r1
 800b87a:	420b      	tst	r3, r1
 800b87c:	d000      	beq.n	800b880 <_strtod_l+0x874>
 800b87e:	e631      	b.n	800b4e4 <_strtod_l+0x4d8>
 800b880:	2322      	movs	r3, #34	; 0x22
 800b882:	9a04      	ldr	r2, [sp, #16]
 800b884:	6013      	str	r3, [r2, #0]
 800b886:	e62d      	b.n	800b4e4 <_strtod_l+0x4d8>
 800b888:	234b      	movs	r3, #75	; 0x4b
 800b88a:	1a9a      	subs	r2, r3, r2
 800b88c:	3b4c      	subs	r3, #76	; 0x4c
 800b88e:	4093      	lsls	r3, r2
 800b890:	4019      	ands	r1, r3
 800b892:	000f      	movs	r7, r1
 800b894:	e6e3      	b.n	800b65e <_strtod_l+0x652>
 800b896:	2201      	movs	r2, #1
 800b898:	4252      	negs	r2, r2
 800b89a:	409a      	lsls	r2, r3
 800b89c:	4016      	ands	r6, r2
 800b89e:	e6de      	b.n	800b65e <_strtod_l+0x652>
 800b8a0:	4925      	ldr	r1, [pc, #148]	; (800b938 <_strtod_l+0x92c>)
 800b8a2:	1acb      	subs	r3, r1, r3
 800b8a4:	0001      	movs	r1, r0
 800b8a6:	4099      	lsls	r1, r3
 800b8a8:	9114      	str	r1, [sp, #80]	; 0x50
 800b8aa:	e743      	b.n	800b734 <_strtod_l+0x728>
 800b8ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8ae:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b8b0:	9804      	ldr	r0, [sp, #16]
 800b8b2:	f001 fc5d 	bl	800d170 <__lshift>
 800b8b6:	901c      	str	r0, [sp, #112]	; 0x70
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	d000      	beq.n	800b8be <_strtod_l+0x8b2>
 800b8bc:	e76e      	b.n	800b79c <_strtod_l+0x790>
 800b8be:	e608      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b8c0:	970e      	str	r7, [sp, #56]	; 0x38
 800b8c2:	2800      	cmp	r0, #0
 800b8c4:	d177      	bne.n	800b9b6 <_strtod_l+0x9aa>
 800b8c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b8c8:	033b      	lsls	r3, r7, #12
 800b8ca:	0b1b      	lsrs	r3, r3, #12
 800b8cc:	2a00      	cmp	r2, #0
 800b8ce:	d039      	beq.n	800b944 <_strtod_l+0x938>
 800b8d0:	4a1a      	ldr	r2, [pc, #104]	; (800b93c <_strtod_l+0x930>)
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	d139      	bne.n	800b94a <_strtod_l+0x93e>
 800b8d6:	2101      	movs	r1, #1
 800b8d8:	9b07      	ldr	r3, [sp, #28]
 800b8da:	4249      	negs	r1, r1
 800b8dc:	0032      	movs	r2, r6
 800b8de:	0008      	movs	r0, r1
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d00b      	beq.n	800b8fc <_strtod_l+0x8f0>
 800b8e4:	24d4      	movs	r4, #212	; 0xd4
 800b8e6:	4b12      	ldr	r3, [pc, #72]	; (800b930 <_strtod_l+0x924>)
 800b8e8:	0008      	movs	r0, r1
 800b8ea:	403b      	ands	r3, r7
 800b8ec:	04e4      	lsls	r4, r4, #19
 800b8ee:	42a3      	cmp	r3, r4
 800b8f0:	d804      	bhi.n	800b8fc <_strtod_l+0x8f0>
 800b8f2:	306c      	adds	r0, #108	; 0x6c
 800b8f4:	0d1b      	lsrs	r3, r3, #20
 800b8f6:	1ac3      	subs	r3, r0, r3
 800b8f8:	4099      	lsls	r1, r3
 800b8fa:	0008      	movs	r0, r1
 800b8fc:	4282      	cmp	r2, r0
 800b8fe:	d124      	bne.n	800b94a <_strtod_l+0x93e>
 800b900:	4b0f      	ldr	r3, [pc, #60]	; (800b940 <_strtod_l+0x934>)
 800b902:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b904:	4299      	cmp	r1, r3
 800b906:	d102      	bne.n	800b90e <_strtod_l+0x902>
 800b908:	3201      	adds	r2, #1
 800b90a:	d100      	bne.n	800b90e <_strtod_l+0x902>
 800b90c:	e5e1      	b.n	800b4d2 <_strtod_l+0x4c6>
 800b90e:	4b08      	ldr	r3, [pc, #32]	; (800b930 <_strtod_l+0x924>)
 800b910:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b912:	2600      	movs	r6, #0
 800b914:	401a      	ands	r2, r3
 800b916:	0013      	movs	r3, r2
 800b918:	2280      	movs	r2, #128	; 0x80
 800b91a:	0352      	lsls	r2, r2, #13
 800b91c:	189f      	adds	r7, r3, r2
 800b91e:	9b07      	ldr	r3, [sp, #28]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d1a1      	bne.n	800b868 <_strtod_l+0x85c>
 800b924:	e5de      	b.n	800b4e4 <_strtod_l+0x4d8>
 800b926:	46c0      	nop			; (mov r8, r8)
 800b928:	080148d0 	.word	0x080148d0
 800b92c:	fffffc02 	.word	0xfffffc02
 800b930:	7ff00000 	.word	0x7ff00000
 800b934:	39500000 	.word	0x39500000
 800b938:	fffffbe2 	.word	0xfffffbe2
 800b93c:	000fffff 	.word	0x000fffff
 800b940:	7fefffff 	.word	0x7fefffff
 800b944:	4333      	orrs	r3, r6
 800b946:	d100      	bne.n	800b94a <_strtod_l+0x93e>
 800b948:	e77c      	b.n	800b844 <_strtod_l+0x838>
 800b94a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d01d      	beq.n	800b98c <_strtod_l+0x980>
 800b950:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b952:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b954:	4213      	tst	r3, r2
 800b956:	d0e2      	beq.n	800b91e <_strtod_l+0x912>
 800b958:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b95a:	0030      	movs	r0, r6
 800b95c:	0039      	movs	r1, r7
 800b95e:	9a07      	ldr	r2, [sp, #28]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d017      	beq.n	800b994 <_strtod_l+0x988>
 800b964:	f7ff fb3a 	bl	800afdc <sulp>
 800b968:	0002      	movs	r2, r0
 800b96a:	000b      	movs	r3, r1
 800b96c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b96e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b970:	f7f4 ff22 	bl	80007b8 <__aeabi_dadd>
 800b974:	0006      	movs	r6, r0
 800b976:	000f      	movs	r7, r1
 800b978:	e7d1      	b.n	800b91e <_strtod_l+0x912>
 800b97a:	2601      	movs	r6, #1
 800b97c:	4013      	ands	r3, r2
 800b97e:	4a98      	ldr	r2, [pc, #608]	; (800bbe0 <_strtod_l+0xbd4>)
 800b980:	4276      	negs	r6, r6
 800b982:	189b      	adds	r3, r3, r2
 800b984:	4a97      	ldr	r2, [pc, #604]	; (800bbe4 <_strtod_l+0xbd8>)
 800b986:	431a      	orrs	r2, r3
 800b988:	0017      	movs	r7, r2
 800b98a:	e7c8      	b.n	800b91e <_strtod_l+0x912>
 800b98c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b98e:	4233      	tst	r3, r6
 800b990:	d0c5      	beq.n	800b91e <_strtod_l+0x912>
 800b992:	e7e1      	b.n	800b958 <_strtod_l+0x94c>
 800b994:	f7ff fb22 	bl	800afdc <sulp>
 800b998:	0002      	movs	r2, r0
 800b99a:	000b      	movs	r3, r1
 800b99c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b99e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b9a0:	f7f6 f926 	bl	8001bf0 <__aeabi_dsub>
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	0006      	movs	r6, r0
 800b9aa:	000f      	movs	r7, r1
 800b9ac:	f7f4 fd4c 	bl	8000448 <__aeabi_dcmpeq>
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	d0b4      	beq.n	800b91e <_strtod_l+0x912>
 800b9b4:	e600      	b.n	800b5b8 <_strtod_l+0x5ac>
 800b9b6:	9906      	ldr	r1, [sp, #24]
 800b9b8:	9805      	ldr	r0, [sp, #20]
 800b9ba:	f001 fdc3 	bl	800d544 <__ratio>
 800b9be:	2380      	movs	r3, #128	; 0x80
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	05db      	lsls	r3, r3, #23
 800b9c4:	0004      	movs	r4, r0
 800b9c6:	000d      	movs	r5, r1
 800b9c8:	f7f4 fd4e 	bl	8000468 <__aeabi_dcmple>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d06d      	beq.n	800baac <_strtod_l+0xaa0>
 800b9d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d000      	beq.n	800b9d8 <_strtod_l+0x9cc>
 800b9d6:	e07e      	b.n	800bad6 <_strtod_l+0xaca>
 800b9d8:	2e00      	cmp	r6, #0
 800b9da:	d158      	bne.n	800ba8e <_strtod_l+0xa82>
 800b9dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b9de:	031b      	lsls	r3, r3, #12
 800b9e0:	d000      	beq.n	800b9e4 <_strtod_l+0x9d8>
 800b9e2:	e07f      	b.n	800bae4 <_strtod_l+0xad8>
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	0020      	movs	r0, r4
 800b9e8:	0029      	movs	r1, r5
 800b9ea:	4b7f      	ldr	r3, [pc, #508]	; (800bbe8 <_strtod_l+0xbdc>)
 800b9ec:	f7f4 fd32 	bl	8000454 <__aeabi_dcmplt>
 800b9f0:	2800      	cmp	r0, #0
 800b9f2:	d158      	bne.n	800baa6 <_strtod_l+0xa9a>
 800b9f4:	0020      	movs	r0, r4
 800b9f6:	0029      	movs	r1, r5
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	4b7c      	ldr	r3, [pc, #496]	; (800bbec <_strtod_l+0xbe0>)
 800b9fc:	f7f5 fe36 	bl	800166c <__aeabi_dmul>
 800ba00:	0004      	movs	r4, r0
 800ba02:	000d      	movs	r5, r1
 800ba04:	2380      	movs	r3, #128	; 0x80
 800ba06:	061b      	lsls	r3, r3, #24
 800ba08:	940a      	str	r4, [sp, #40]	; 0x28
 800ba0a:	18eb      	adds	r3, r5, r3
 800ba0c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ba0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba12:	9212      	str	r2, [sp, #72]	; 0x48
 800ba14:	9313      	str	r3, [sp, #76]	; 0x4c
 800ba16:	4a76      	ldr	r2, [pc, #472]	; (800bbf0 <_strtod_l+0xbe4>)
 800ba18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba1a:	4013      	ands	r3, r2
 800ba1c:	9314      	str	r3, [sp, #80]	; 0x50
 800ba1e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba20:	4b74      	ldr	r3, [pc, #464]	; (800bbf4 <_strtod_l+0xbe8>)
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d000      	beq.n	800ba28 <_strtod_l+0xa1c>
 800ba26:	e091      	b.n	800bb4c <_strtod_l+0xb40>
 800ba28:	4a73      	ldr	r2, [pc, #460]	; (800bbf8 <_strtod_l+0xbec>)
 800ba2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba2c:	4694      	mov	ip, r2
 800ba2e:	4463      	add	r3, ip
 800ba30:	001f      	movs	r7, r3
 800ba32:	0030      	movs	r0, r6
 800ba34:	0019      	movs	r1, r3
 800ba36:	f001 fcbd 	bl	800d3b4 <__ulp>
 800ba3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba3e:	f7f5 fe15 	bl	800166c <__aeabi_dmul>
 800ba42:	0032      	movs	r2, r6
 800ba44:	003b      	movs	r3, r7
 800ba46:	f7f4 feb7 	bl	80007b8 <__aeabi_dadd>
 800ba4a:	4a69      	ldr	r2, [pc, #420]	; (800bbf0 <_strtod_l+0xbe4>)
 800ba4c:	4b6b      	ldr	r3, [pc, #428]	; (800bbfc <_strtod_l+0xbf0>)
 800ba4e:	0006      	movs	r6, r0
 800ba50:	400a      	ands	r2, r1
 800ba52:	429a      	cmp	r2, r3
 800ba54:	d949      	bls.n	800baea <_strtod_l+0xade>
 800ba56:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ba58:	4b69      	ldr	r3, [pc, #420]	; (800bc00 <_strtod_l+0xbf4>)
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	d103      	bne.n	800ba66 <_strtod_l+0xa5a>
 800ba5e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba60:	3301      	adds	r3, #1
 800ba62:	d100      	bne.n	800ba66 <_strtod_l+0xa5a>
 800ba64:	e535      	b.n	800b4d2 <_strtod_l+0x4c6>
 800ba66:	2601      	movs	r6, #1
 800ba68:	4f65      	ldr	r7, [pc, #404]	; (800bc00 <_strtod_l+0xbf4>)
 800ba6a:	4276      	negs	r6, r6
 800ba6c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ba6e:	9804      	ldr	r0, [sp, #16]
 800ba70:	f001 f992 	bl	800cd98 <_Bfree>
 800ba74:	9908      	ldr	r1, [sp, #32]
 800ba76:	9804      	ldr	r0, [sp, #16]
 800ba78:	f001 f98e 	bl	800cd98 <_Bfree>
 800ba7c:	9906      	ldr	r1, [sp, #24]
 800ba7e:	9804      	ldr	r0, [sp, #16]
 800ba80:	f001 f98a 	bl	800cd98 <_Bfree>
 800ba84:	9905      	ldr	r1, [sp, #20]
 800ba86:	9804      	ldr	r0, [sp, #16]
 800ba88:	f001 f986 	bl	800cd98 <_Bfree>
 800ba8c:	e60b      	b.n	800b6a6 <_strtod_l+0x69a>
 800ba8e:	2e01      	cmp	r6, #1
 800ba90:	d103      	bne.n	800ba9a <_strtod_l+0xa8e>
 800ba92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d100      	bne.n	800ba9a <_strtod_l+0xa8e>
 800ba98:	e58e      	b.n	800b5b8 <_strtod_l+0x5ac>
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	4c59      	ldr	r4, [pc, #356]	; (800bc04 <_strtod_l+0xbf8>)
 800ba9e:	930a      	str	r3, [sp, #40]	; 0x28
 800baa0:	940b      	str	r4, [sp, #44]	; 0x2c
 800baa2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800baa4:	e01c      	b.n	800bae0 <_strtod_l+0xad4>
 800baa6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800baa8:	4d50      	ldr	r5, [pc, #320]	; (800bbec <_strtod_l+0xbe0>)
 800baaa:	e7ab      	b.n	800ba04 <_strtod_l+0x9f8>
 800baac:	2200      	movs	r2, #0
 800baae:	0020      	movs	r0, r4
 800bab0:	0029      	movs	r1, r5
 800bab2:	4b4e      	ldr	r3, [pc, #312]	; (800bbec <_strtod_l+0xbe0>)
 800bab4:	f7f5 fdda 	bl	800166c <__aeabi_dmul>
 800bab8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800baba:	0004      	movs	r4, r0
 800babc:	000b      	movs	r3, r1
 800babe:	000d      	movs	r5, r1
 800bac0:	2a00      	cmp	r2, #0
 800bac2:	d104      	bne.n	800bace <_strtod_l+0xac2>
 800bac4:	2280      	movs	r2, #128	; 0x80
 800bac6:	0612      	lsls	r2, r2, #24
 800bac8:	900a      	str	r0, [sp, #40]	; 0x28
 800baca:	188b      	adds	r3, r1, r2
 800bacc:	e79e      	b.n	800ba0c <_strtod_l+0xa00>
 800bace:	0002      	movs	r2, r0
 800bad0:	920a      	str	r2, [sp, #40]	; 0x28
 800bad2:	930b      	str	r3, [sp, #44]	; 0x2c
 800bad4:	e79b      	b.n	800ba0e <_strtod_l+0xa02>
 800bad6:	2300      	movs	r3, #0
 800bad8:	4c43      	ldr	r4, [pc, #268]	; (800bbe8 <_strtod_l+0xbdc>)
 800bada:	930a      	str	r3, [sp, #40]	; 0x28
 800badc:	940b      	str	r4, [sp, #44]	; 0x2c
 800bade:	2400      	movs	r4, #0
 800bae0:	4d41      	ldr	r5, [pc, #260]	; (800bbe8 <_strtod_l+0xbdc>)
 800bae2:	e794      	b.n	800ba0e <_strtod_l+0xa02>
 800bae4:	2300      	movs	r3, #0
 800bae6:	4c47      	ldr	r4, [pc, #284]	; (800bc04 <_strtod_l+0xbf8>)
 800bae8:	e7f7      	b.n	800bada <_strtod_l+0xace>
 800baea:	23d4      	movs	r3, #212	; 0xd4
 800baec:	049b      	lsls	r3, r3, #18
 800baee:	18cf      	adds	r7, r1, r3
 800baf0:	9b07      	ldr	r3, [sp, #28]
 800baf2:	970e      	str	r7, [sp, #56]	; 0x38
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d1b9      	bne.n	800ba6c <_strtod_l+0xa60>
 800baf8:	4b3d      	ldr	r3, [pc, #244]	; (800bbf0 <_strtod_l+0xbe4>)
 800bafa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bafc:	403b      	ands	r3, r7
 800bafe:	429a      	cmp	r2, r3
 800bb00:	d1b4      	bne.n	800ba6c <_strtod_l+0xa60>
 800bb02:	0020      	movs	r0, r4
 800bb04:	0029      	movs	r1, r5
 800bb06:	f7f4 fd39 	bl	800057c <__aeabi_d2lz>
 800bb0a:	f7f4 fd73 	bl	80005f4 <__aeabi_l2d>
 800bb0e:	0002      	movs	r2, r0
 800bb10:	000b      	movs	r3, r1
 800bb12:	0020      	movs	r0, r4
 800bb14:	0029      	movs	r1, r5
 800bb16:	f7f6 f86b 	bl	8001bf0 <__aeabi_dsub>
 800bb1a:	033b      	lsls	r3, r7, #12
 800bb1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb1e:	0b1b      	lsrs	r3, r3, #12
 800bb20:	4333      	orrs	r3, r6
 800bb22:	4313      	orrs	r3, r2
 800bb24:	0004      	movs	r4, r0
 800bb26:	000d      	movs	r5, r1
 800bb28:	4a37      	ldr	r2, [pc, #220]	; (800bc08 <_strtod_l+0xbfc>)
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d054      	beq.n	800bbd8 <_strtod_l+0xbcc>
 800bb2e:	4b37      	ldr	r3, [pc, #220]	; (800bc0c <_strtod_l+0xc00>)
 800bb30:	f7f4 fc90 	bl	8000454 <__aeabi_dcmplt>
 800bb34:	2800      	cmp	r0, #0
 800bb36:	d000      	beq.n	800bb3a <_strtod_l+0xb2e>
 800bb38:	e4d4      	b.n	800b4e4 <_strtod_l+0x4d8>
 800bb3a:	0020      	movs	r0, r4
 800bb3c:	0029      	movs	r1, r5
 800bb3e:	4a34      	ldr	r2, [pc, #208]	; (800bc10 <_strtod_l+0xc04>)
 800bb40:	4b2a      	ldr	r3, [pc, #168]	; (800bbec <_strtod_l+0xbe0>)
 800bb42:	f7f4 fc9b 	bl	800047c <__aeabi_dcmpgt>
 800bb46:	2800      	cmp	r0, #0
 800bb48:	d090      	beq.n	800ba6c <_strtod_l+0xa60>
 800bb4a:	e4cb      	b.n	800b4e4 <_strtod_l+0x4d8>
 800bb4c:	9b07      	ldr	r3, [sp, #28]
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d02b      	beq.n	800bbaa <_strtod_l+0xb9e>
 800bb52:	23d4      	movs	r3, #212	; 0xd4
 800bb54:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bb56:	04db      	lsls	r3, r3, #19
 800bb58:	429a      	cmp	r2, r3
 800bb5a:	d826      	bhi.n	800bbaa <_strtod_l+0xb9e>
 800bb5c:	0020      	movs	r0, r4
 800bb5e:	0029      	movs	r1, r5
 800bb60:	4a2c      	ldr	r2, [pc, #176]	; (800bc14 <_strtod_l+0xc08>)
 800bb62:	4b2d      	ldr	r3, [pc, #180]	; (800bc18 <_strtod_l+0xc0c>)
 800bb64:	f7f4 fc80 	bl	8000468 <__aeabi_dcmple>
 800bb68:	2800      	cmp	r0, #0
 800bb6a:	d017      	beq.n	800bb9c <_strtod_l+0xb90>
 800bb6c:	0020      	movs	r0, r4
 800bb6e:	0029      	movs	r1, r5
 800bb70:	f7f4 fce6 	bl	8000540 <__aeabi_d2uiz>
 800bb74:	2800      	cmp	r0, #0
 800bb76:	d100      	bne.n	800bb7a <_strtod_l+0xb6e>
 800bb78:	3001      	adds	r0, #1
 800bb7a:	f7f6 fc3f 	bl	80023fc <__aeabi_ui2d>
 800bb7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb80:	0004      	movs	r4, r0
 800bb82:	000b      	movs	r3, r1
 800bb84:	000d      	movs	r5, r1
 800bb86:	2a00      	cmp	r2, #0
 800bb88:	d122      	bne.n	800bbd0 <_strtod_l+0xbc4>
 800bb8a:	2280      	movs	r2, #128	; 0x80
 800bb8c:	0612      	lsls	r2, r2, #24
 800bb8e:	188b      	adds	r3, r1, r2
 800bb90:	9016      	str	r0, [sp, #88]	; 0x58
 800bb92:	9317      	str	r3, [sp, #92]	; 0x5c
 800bb94:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bb96:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bb98:	9212      	str	r2, [sp, #72]	; 0x48
 800bb9a:	9313      	str	r3, [sp, #76]	; 0x4c
 800bb9c:	22d6      	movs	r2, #214	; 0xd6
 800bb9e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bba0:	04d2      	lsls	r2, r2, #19
 800bba2:	189b      	adds	r3, r3, r2
 800bba4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bba6:	1a9b      	subs	r3, r3, r2
 800bba8:	9313      	str	r3, [sp, #76]	; 0x4c
 800bbaa:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bbac:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bbae:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800bbb0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800bbb2:	f001 fbff 	bl	800d3b4 <__ulp>
 800bbb6:	0002      	movs	r2, r0
 800bbb8:	000b      	movs	r3, r1
 800bbba:	0030      	movs	r0, r6
 800bbbc:	0039      	movs	r1, r7
 800bbbe:	f7f5 fd55 	bl	800166c <__aeabi_dmul>
 800bbc2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bbc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bbc6:	f7f4 fdf7 	bl	80007b8 <__aeabi_dadd>
 800bbca:	0006      	movs	r6, r0
 800bbcc:	000f      	movs	r7, r1
 800bbce:	e78f      	b.n	800baf0 <_strtod_l+0xae4>
 800bbd0:	0002      	movs	r2, r0
 800bbd2:	9216      	str	r2, [sp, #88]	; 0x58
 800bbd4:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbd6:	e7dd      	b.n	800bb94 <_strtod_l+0xb88>
 800bbd8:	4b10      	ldr	r3, [pc, #64]	; (800bc1c <_strtod_l+0xc10>)
 800bbda:	f7f4 fc3b 	bl	8000454 <__aeabi_dcmplt>
 800bbde:	e7b2      	b.n	800bb46 <_strtod_l+0xb3a>
 800bbe0:	fff00000 	.word	0xfff00000
 800bbe4:	000fffff 	.word	0x000fffff
 800bbe8:	3ff00000 	.word	0x3ff00000
 800bbec:	3fe00000 	.word	0x3fe00000
 800bbf0:	7ff00000 	.word	0x7ff00000
 800bbf4:	7fe00000 	.word	0x7fe00000
 800bbf8:	fcb00000 	.word	0xfcb00000
 800bbfc:	7c9fffff 	.word	0x7c9fffff
 800bc00:	7fefffff 	.word	0x7fefffff
 800bc04:	bff00000 	.word	0xbff00000
 800bc08:	94a03595 	.word	0x94a03595
 800bc0c:	3fdfffff 	.word	0x3fdfffff
 800bc10:	35afe535 	.word	0x35afe535
 800bc14:	ffc00000 	.word	0xffc00000
 800bc18:	41dfffff 	.word	0x41dfffff
 800bc1c:	3fcfffff 	.word	0x3fcfffff

0800bc20 <_strtod_r>:
 800bc20:	b510      	push	{r4, lr}
 800bc22:	4b02      	ldr	r3, [pc, #8]	; (800bc2c <_strtod_r+0xc>)
 800bc24:	f7ff f9f2 	bl	800b00c <_strtod_l>
 800bc28:	bd10      	pop	{r4, pc}
 800bc2a:	46c0      	nop			; (mov r8, r8)
 800bc2c:	20000444 	.word	0x20000444

0800bc30 <strtod>:
 800bc30:	b510      	push	{r4, lr}
 800bc32:	4c04      	ldr	r4, [pc, #16]	; (800bc44 <strtod+0x14>)
 800bc34:	000a      	movs	r2, r1
 800bc36:	0001      	movs	r1, r0
 800bc38:	4b03      	ldr	r3, [pc, #12]	; (800bc48 <strtod+0x18>)
 800bc3a:	6820      	ldr	r0, [r4, #0]
 800bc3c:	f7ff f9e6 	bl	800b00c <_strtod_l>
 800bc40:	bd10      	pop	{r4, pc}
 800bc42:	46c0      	nop			; (mov r8, r8)
 800bc44:	200006d0 	.word	0x200006d0
 800bc48:	20000444 	.word	0x20000444

0800bc4c <_strtol_l.constprop.0>:
 800bc4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc4e:	b087      	sub	sp, #28
 800bc50:	001e      	movs	r6, r3
 800bc52:	9005      	str	r0, [sp, #20]
 800bc54:	9101      	str	r1, [sp, #4]
 800bc56:	9202      	str	r2, [sp, #8]
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	d048      	beq.n	800bcee <_strtol_l.constprop.0+0xa2>
 800bc5c:	000b      	movs	r3, r1
 800bc5e:	2e24      	cmp	r6, #36	; 0x24
 800bc60:	d845      	bhi.n	800bcee <_strtol_l.constprop.0+0xa2>
 800bc62:	4a3b      	ldr	r2, [pc, #236]	; (800bd50 <_strtol_l.constprop.0+0x104>)
 800bc64:	2108      	movs	r1, #8
 800bc66:	4694      	mov	ip, r2
 800bc68:	001a      	movs	r2, r3
 800bc6a:	4660      	mov	r0, ip
 800bc6c:	7814      	ldrb	r4, [r2, #0]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	5d00      	ldrb	r0, [r0, r4]
 800bc72:	001d      	movs	r5, r3
 800bc74:	0007      	movs	r7, r0
 800bc76:	400f      	ands	r7, r1
 800bc78:	4208      	tst	r0, r1
 800bc7a:	d1f5      	bne.n	800bc68 <_strtol_l.constprop.0+0x1c>
 800bc7c:	2c2d      	cmp	r4, #45	; 0x2d
 800bc7e:	d13d      	bne.n	800bcfc <_strtol_l.constprop.0+0xb0>
 800bc80:	2701      	movs	r7, #1
 800bc82:	781c      	ldrb	r4, [r3, #0]
 800bc84:	1c95      	adds	r5, r2, #2
 800bc86:	2e00      	cmp	r6, #0
 800bc88:	d05e      	beq.n	800bd48 <_strtol_l.constprop.0+0xfc>
 800bc8a:	2e10      	cmp	r6, #16
 800bc8c:	d109      	bne.n	800bca2 <_strtol_l.constprop.0+0x56>
 800bc8e:	2c30      	cmp	r4, #48	; 0x30
 800bc90:	d107      	bne.n	800bca2 <_strtol_l.constprop.0+0x56>
 800bc92:	2220      	movs	r2, #32
 800bc94:	782b      	ldrb	r3, [r5, #0]
 800bc96:	4393      	bics	r3, r2
 800bc98:	2b58      	cmp	r3, #88	; 0x58
 800bc9a:	d150      	bne.n	800bd3e <_strtol_l.constprop.0+0xf2>
 800bc9c:	2610      	movs	r6, #16
 800bc9e:	786c      	ldrb	r4, [r5, #1]
 800bca0:	3502      	adds	r5, #2
 800bca2:	4b2c      	ldr	r3, [pc, #176]	; (800bd54 <_strtol_l.constprop.0+0x108>)
 800bca4:	0031      	movs	r1, r6
 800bca6:	18fb      	adds	r3, r7, r3
 800bca8:	0018      	movs	r0, r3
 800bcaa:	9303      	str	r3, [sp, #12]
 800bcac:	f7f4 facc 	bl	8000248 <__aeabi_uidivmod>
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	9104      	str	r1, [sp, #16]
 800bcb4:	2101      	movs	r1, #1
 800bcb6:	4684      	mov	ip, r0
 800bcb8:	0010      	movs	r0, r2
 800bcba:	4249      	negs	r1, r1
 800bcbc:	0023      	movs	r3, r4
 800bcbe:	3b30      	subs	r3, #48	; 0x30
 800bcc0:	2b09      	cmp	r3, #9
 800bcc2:	d903      	bls.n	800bccc <_strtol_l.constprop.0+0x80>
 800bcc4:	3b11      	subs	r3, #17
 800bcc6:	2b19      	cmp	r3, #25
 800bcc8:	d81d      	bhi.n	800bd06 <_strtol_l.constprop.0+0xba>
 800bcca:	330a      	adds	r3, #10
 800bccc:	429e      	cmp	r6, r3
 800bcce:	dd1e      	ble.n	800bd0e <_strtol_l.constprop.0+0xc2>
 800bcd0:	1c54      	adds	r4, r2, #1
 800bcd2:	d009      	beq.n	800bce8 <_strtol_l.constprop.0+0x9c>
 800bcd4:	000a      	movs	r2, r1
 800bcd6:	4584      	cmp	ip, r0
 800bcd8:	d306      	bcc.n	800bce8 <_strtol_l.constprop.0+0x9c>
 800bcda:	d102      	bne.n	800bce2 <_strtol_l.constprop.0+0x96>
 800bcdc:	9c04      	ldr	r4, [sp, #16]
 800bcde:	429c      	cmp	r4, r3
 800bce0:	db02      	blt.n	800bce8 <_strtol_l.constprop.0+0x9c>
 800bce2:	2201      	movs	r2, #1
 800bce4:	4370      	muls	r0, r6
 800bce6:	1818      	adds	r0, r3, r0
 800bce8:	782c      	ldrb	r4, [r5, #0]
 800bcea:	3501      	adds	r5, #1
 800bcec:	e7e6      	b.n	800bcbc <_strtol_l.constprop.0+0x70>
 800bcee:	f000 fb57 	bl	800c3a0 <__errno>
 800bcf2:	2316      	movs	r3, #22
 800bcf4:	6003      	str	r3, [r0, #0]
 800bcf6:	2000      	movs	r0, #0
 800bcf8:	b007      	add	sp, #28
 800bcfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcfc:	2c2b      	cmp	r4, #43	; 0x2b
 800bcfe:	d1c2      	bne.n	800bc86 <_strtol_l.constprop.0+0x3a>
 800bd00:	781c      	ldrb	r4, [r3, #0]
 800bd02:	1c95      	adds	r5, r2, #2
 800bd04:	e7bf      	b.n	800bc86 <_strtol_l.constprop.0+0x3a>
 800bd06:	0023      	movs	r3, r4
 800bd08:	3b61      	subs	r3, #97	; 0x61
 800bd0a:	2b19      	cmp	r3, #25
 800bd0c:	d9dd      	bls.n	800bcca <_strtol_l.constprop.0+0x7e>
 800bd0e:	1c53      	adds	r3, r2, #1
 800bd10:	d109      	bne.n	800bd26 <_strtol_l.constprop.0+0xda>
 800bd12:	2322      	movs	r3, #34	; 0x22
 800bd14:	9a05      	ldr	r2, [sp, #20]
 800bd16:	9803      	ldr	r0, [sp, #12]
 800bd18:	6013      	str	r3, [r2, #0]
 800bd1a:	9b02      	ldr	r3, [sp, #8]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d0eb      	beq.n	800bcf8 <_strtol_l.constprop.0+0xac>
 800bd20:	1e6b      	subs	r3, r5, #1
 800bd22:	9301      	str	r3, [sp, #4]
 800bd24:	e007      	b.n	800bd36 <_strtol_l.constprop.0+0xea>
 800bd26:	2f00      	cmp	r7, #0
 800bd28:	d000      	beq.n	800bd2c <_strtol_l.constprop.0+0xe0>
 800bd2a:	4240      	negs	r0, r0
 800bd2c:	9b02      	ldr	r3, [sp, #8]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d0e2      	beq.n	800bcf8 <_strtol_l.constprop.0+0xac>
 800bd32:	2a00      	cmp	r2, #0
 800bd34:	d1f4      	bne.n	800bd20 <_strtol_l.constprop.0+0xd4>
 800bd36:	9b02      	ldr	r3, [sp, #8]
 800bd38:	9a01      	ldr	r2, [sp, #4]
 800bd3a:	601a      	str	r2, [r3, #0]
 800bd3c:	e7dc      	b.n	800bcf8 <_strtol_l.constprop.0+0xac>
 800bd3e:	2430      	movs	r4, #48	; 0x30
 800bd40:	2e00      	cmp	r6, #0
 800bd42:	d1ae      	bne.n	800bca2 <_strtol_l.constprop.0+0x56>
 800bd44:	3608      	adds	r6, #8
 800bd46:	e7ac      	b.n	800bca2 <_strtol_l.constprop.0+0x56>
 800bd48:	2c30      	cmp	r4, #48	; 0x30
 800bd4a:	d0a2      	beq.n	800bc92 <_strtol_l.constprop.0+0x46>
 800bd4c:	260a      	movs	r6, #10
 800bd4e:	e7a8      	b.n	800bca2 <_strtol_l.constprop.0+0x56>
 800bd50:	080148f9 	.word	0x080148f9
 800bd54:	7fffffff 	.word	0x7fffffff

0800bd58 <_strtol_r>:
 800bd58:	b510      	push	{r4, lr}
 800bd5a:	f7ff ff77 	bl	800bc4c <_strtol_l.constprop.0>
 800bd5e:	bd10      	pop	{r4, pc}

0800bd60 <strtol>:
 800bd60:	b510      	push	{r4, lr}
 800bd62:	4c04      	ldr	r4, [pc, #16]	; (800bd74 <strtol+0x14>)
 800bd64:	0013      	movs	r3, r2
 800bd66:	000a      	movs	r2, r1
 800bd68:	0001      	movs	r1, r0
 800bd6a:	6820      	ldr	r0, [r4, #0]
 800bd6c:	f7ff ff6e 	bl	800bc4c <_strtol_l.constprop.0>
 800bd70:	bd10      	pop	{r4, pc}
 800bd72:	46c0      	nop			; (mov r8, r8)
 800bd74:	200006d0 	.word	0x200006d0

0800bd78 <_strtoul_l.constprop.0>:
 800bd78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd7a:	b087      	sub	sp, #28
 800bd7c:	9202      	str	r2, [sp, #8]
 800bd7e:	4a3e      	ldr	r2, [pc, #248]	; (800be78 <_strtoul_l.constprop.0+0x100>)
 800bd80:	001e      	movs	r6, r3
 800bd82:	9101      	str	r1, [sp, #4]
 800bd84:	000b      	movs	r3, r1
 800bd86:	4694      	mov	ip, r2
 800bd88:	2108      	movs	r1, #8
 800bd8a:	9005      	str	r0, [sp, #20]
 800bd8c:	001a      	movs	r2, r3
 800bd8e:	4660      	mov	r0, ip
 800bd90:	7814      	ldrb	r4, [r2, #0]
 800bd92:	3301      	adds	r3, #1
 800bd94:	5d00      	ldrb	r0, [r0, r4]
 800bd96:	001d      	movs	r5, r3
 800bd98:	0007      	movs	r7, r0
 800bd9a:	400f      	ands	r7, r1
 800bd9c:	4208      	tst	r0, r1
 800bd9e:	d1f5      	bne.n	800bd8c <_strtoul_l.constprop.0+0x14>
 800bda0:	2c2d      	cmp	r4, #45	; 0x2d
 800bda2:	d13d      	bne.n	800be20 <_strtoul_l.constprop.0+0xa8>
 800bda4:	2701      	movs	r7, #1
 800bda6:	781c      	ldrb	r4, [r3, #0]
 800bda8:	1c95      	adds	r5, r2, #2
 800bdaa:	2e00      	cmp	r6, #0
 800bdac:	d05f      	beq.n	800be6e <_strtoul_l.constprop.0+0xf6>
 800bdae:	2e10      	cmp	r6, #16
 800bdb0:	d109      	bne.n	800bdc6 <_strtoul_l.constprop.0+0x4e>
 800bdb2:	2c30      	cmp	r4, #48	; 0x30
 800bdb4:	d107      	bne.n	800bdc6 <_strtoul_l.constprop.0+0x4e>
 800bdb6:	2220      	movs	r2, #32
 800bdb8:	782b      	ldrb	r3, [r5, #0]
 800bdba:	4393      	bics	r3, r2
 800bdbc:	2b58      	cmp	r3, #88	; 0x58
 800bdbe:	d151      	bne.n	800be64 <_strtoul_l.constprop.0+0xec>
 800bdc0:	2610      	movs	r6, #16
 800bdc2:	786c      	ldrb	r4, [r5, #1]
 800bdc4:	3502      	adds	r5, #2
 800bdc6:	2001      	movs	r0, #1
 800bdc8:	0031      	movs	r1, r6
 800bdca:	4240      	negs	r0, r0
 800bdcc:	f7f4 f9b6 	bl	800013c <__udivsi3>
 800bdd0:	9003      	str	r0, [sp, #12]
 800bdd2:	2001      	movs	r0, #1
 800bdd4:	0031      	movs	r1, r6
 800bdd6:	4240      	negs	r0, r0
 800bdd8:	f7f4 fa36 	bl	8000248 <__aeabi_uidivmod>
 800bddc:	2300      	movs	r3, #0
 800bdde:	2201      	movs	r2, #1
 800bde0:	9104      	str	r1, [sp, #16]
 800bde2:	2101      	movs	r1, #1
 800bde4:	0018      	movs	r0, r3
 800bde6:	4694      	mov	ip, r2
 800bde8:	4249      	negs	r1, r1
 800bdea:	0022      	movs	r2, r4
 800bdec:	3a30      	subs	r2, #48	; 0x30
 800bdee:	2a09      	cmp	r2, #9
 800bdf0:	d903      	bls.n	800bdfa <_strtoul_l.constprop.0+0x82>
 800bdf2:	3a11      	subs	r2, #17
 800bdf4:	2a19      	cmp	r2, #25
 800bdf6:	d818      	bhi.n	800be2a <_strtoul_l.constprop.0+0xb2>
 800bdf8:	320a      	adds	r2, #10
 800bdfa:	4296      	cmp	r6, r2
 800bdfc:	dd19      	ble.n	800be32 <_strtoul_l.constprop.0+0xba>
 800bdfe:	1c5c      	adds	r4, r3, #1
 800be00:	d00b      	beq.n	800be1a <_strtoul_l.constprop.0+0xa2>
 800be02:	9c03      	ldr	r4, [sp, #12]
 800be04:	000b      	movs	r3, r1
 800be06:	4284      	cmp	r4, r0
 800be08:	d307      	bcc.n	800be1a <_strtoul_l.constprop.0+0xa2>
 800be0a:	d103      	bne.n	800be14 <_strtoul_l.constprop.0+0x9c>
 800be0c:	9c04      	ldr	r4, [sp, #16]
 800be0e:	000b      	movs	r3, r1
 800be10:	4294      	cmp	r4, r2
 800be12:	db02      	blt.n	800be1a <_strtoul_l.constprop.0+0xa2>
 800be14:	4663      	mov	r3, ip
 800be16:	4370      	muls	r0, r6
 800be18:	1810      	adds	r0, r2, r0
 800be1a:	782c      	ldrb	r4, [r5, #0]
 800be1c:	3501      	adds	r5, #1
 800be1e:	e7e4      	b.n	800bdea <_strtoul_l.constprop.0+0x72>
 800be20:	2c2b      	cmp	r4, #43	; 0x2b
 800be22:	d1c2      	bne.n	800bdaa <_strtoul_l.constprop.0+0x32>
 800be24:	781c      	ldrb	r4, [r3, #0]
 800be26:	1c95      	adds	r5, r2, #2
 800be28:	e7bf      	b.n	800bdaa <_strtoul_l.constprop.0+0x32>
 800be2a:	0022      	movs	r2, r4
 800be2c:	3a61      	subs	r2, #97	; 0x61
 800be2e:	2a19      	cmp	r2, #25
 800be30:	d9e2      	bls.n	800bdf8 <_strtoul_l.constprop.0+0x80>
 800be32:	1c5a      	adds	r2, r3, #1
 800be34:	d108      	bne.n	800be48 <_strtoul_l.constprop.0+0xd0>
 800be36:	2222      	movs	r2, #34	; 0x22
 800be38:	9905      	ldr	r1, [sp, #20]
 800be3a:	0018      	movs	r0, r3
 800be3c:	600a      	str	r2, [r1, #0]
 800be3e:	9a02      	ldr	r2, [sp, #8]
 800be40:	2a00      	cmp	r2, #0
 800be42:	d109      	bne.n	800be58 <_strtoul_l.constprop.0+0xe0>
 800be44:	b007      	add	sp, #28
 800be46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be48:	2f00      	cmp	r7, #0
 800be4a:	d000      	beq.n	800be4e <_strtoul_l.constprop.0+0xd6>
 800be4c:	4240      	negs	r0, r0
 800be4e:	9a02      	ldr	r2, [sp, #8]
 800be50:	2a00      	cmp	r2, #0
 800be52:	d0f7      	beq.n	800be44 <_strtoul_l.constprop.0+0xcc>
 800be54:	2b00      	cmp	r3, #0
 800be56:	d001      	beq.n	800be5c <_strtoul_l.constprop.0+0xe4>
 800be58:	1e6b      	subs	r3, r5, #1
 800be5a:	9301      	str	r3, [sp, #4]
 800be5c:	9b02      	ldr	r3, [sp, #8]
 800be5e:	9a01      	ldr	r2, [sp, #4]
 800be60:	601a      	str	r2, [r3, #0]
 800be62:	e7ef      	b.n	800be44 <_strtoul_l.constprop.0+0xcc>
 800be64:	2430      	movs	r4, #48	; 0x30
 800be66:	2e00      	cmp	r6, #0
 800be68:	d1ad      	bne.n	800bdc6 <_strtoul_l.constprop.0+0x4e>
 800be6a:	3608      	adds	r6, #8
 800be6c:	e7ab      	b.n	800bdc6 <_strtoul_l.constprop.0+0x4e>
 800be6e:	2c30      	cmp	r4, #48	; 0x30
 800be70:	d0a1      	beq.n	800bdb6 <_strtoul_l.constprop.0+0x3e>
 800be72:	260a      	movs	r6, #10
 800be74:	e7a7      	b.n	800bdc6 <_strtoul_l.constprop.0+0x4e>
 800be76:	46c0      	nop			; (mov r8, r8)
 800be78:	080148f9 	.word	0x080148f9

0800be7c <_strtoul_r>:
 800be7c:	b510      	push	{r4, lr}
 800be7e:	f7ff ff7b 	bl	800bd78 <_strtoul_l.constprop.0>
 800be82:	bd10      	pop	{r4, pc}

0800be84 <strtoul>:
 800be84:	b510      	push	{r4, lr}
 800be86:	4c04      	ldr	r4, [pc, #16]	; (800be98 <strtoul+0x14>)
 800be88:	0013      	movs	r3, r2
 800be8a:	000a      	movs	r2, r1
 800be8c:	0001      	movs	r1, r0
 800be8e:	6820      	ldr	r0, [r4, #0]
 800be90:	f7ff ff72 	bl	800bd78 <_strtoul_l.constprop.0>
 800be94:	bd10      	pop	{r4, pc}
 800be96:	46c0      	nop			; (mov r8, r8)
 800be98:	200006d0 	.word	0x200006d0

0800be9c <std>:
 800be9c:	2300      	movs	r3, #0
 800be9e:	b510      	push	{r4, lr}
 800bea0:	0004      	movs	r4, r0
 800bea2:	6003      	str	r3, [r0, #0]
 800bea4:	6043      	str	r3, [r0, #4]
 800bea6:	6083      	str	r3, [r0, #8]
 800bea8:	8181      	strh	r1, [r0, #12]
 800beaa:	6643      	str	r3, [r0, #100]	; 0x64
 800beac:	81c2      	strh	r2, [r0, #14]
 800beae:	6103      	str	r3, [r0, #16]
 800beb0:	6143      	str	r3, [r0, #20]
 800beb2:	6183      	str	r3, [r0, #24]
 800beb4:	0019      	movs	r1, r3
 800beb6:	2208      	movs	r2, #8
 800beb8:	305c      	adds	r0, #92	; 0x5c
 800beba:	f000 f97d 	bl	800c1b8 <memset>
 800bebe:	4b0b      	ldr	r3, [pc, #44]	; (800beec <std+0x50>)
 800bec0:	61e4      	str	r4, [r4, #28]
 800bec2:	6223      	str	r3, [r4, #32]
 800bec4:	4b0a      	ldr	r3, [pc, #40]	; (800bef0 <std+0x54>)
 800bec6:	6263      	str	r3, [r4, #36]	; 0x24
 800bec8:	4b0a      	ldr	r3, [pc, #40]	; (800bef4 <std+0x58>)
 800beca:	62a3      	str	r3, [r4, #40]	; 0x28
 800becc:	4b0a      	ldr	r3, [pc, #40]	; (800bef8 <std+0x5c>)
 800bece:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bed0:	4b0a      	ldr	r3, [pc, #40]	; (800befc <std+0x60>)
 800bed2:	429c      	cmp	r4, r3
 800bed4:	d005      	beq.n	800bee2 <std+0x46>
 800bed6:	4b0a      	ldr	r3, [pc, #40]	; (800bf00 <std+0x64>)
 800bed8:	429c      	cmp	r4, r3
 800beda:	d002      	beq.n	800bee2 <std+0x46>
 800bedc:	4b09      	ldr	r3, [pc, #36]	; (800bf04 <std+0x68>)
 800bede:	429c      	cmp	r4, r3
 800bee0:	d103      	bne.n	800beea <std+0x4e>
 800bee2:	0020      	movs	r0, r4
 800bee4:	3058      	adds	r0, #88	; 0x58
 800bee6:	f000 fa85 	bl	800c3f4 <__retarget_lock_init_recursive>
 800beea:	bd10      	pop	{r4, pc}
 800beec:	0800c11d 	.word	0x0800c11d
 800bef0:	0800c149 	.word	0x0800c149
 800bef4:	0800c181 	.word	0x0800c181
 800bef8:	0800c1ad 	.word	0x0800c1ad
 800befc:	20000c6c 	.word	0x20000c6c
 800bf00:	20000cd4 	.word	0x20000cd4
 800bf04:	20000d3c 	.word	0x20000d3c

0800bf08 <stdio_exit_handler>:
 800bf08:	b510      	push	{r4, lr}
 800bf0a:	4a03      	ldr	r2, [pc, #12]	; (800bf18 <stdio_exit_handler+0x10>)
 800bf0c:	4903      	ldr	r1, [pc, #12]	; (800bf1c <stdio_exit_handler+0x14>)
 800bf0e:	4804      	ldr	r0, [pc, #16]	; (800bf20 <stdio_exit_handler+0x18>)
 800bf10:	f000 f86c 	bl	800bfec <_fwalk_sglue>
 800bf14:	bd10      	pop	{r4, pc}
 800bf16:	46c0      	nop			; (mov r8, r8)
 800bf18:	20000438 	.word	0x20000438
 800bf1c:	0800fef5 	.word	0x0800fef5
 800bf20:	200005b0 	.word	0x200005b0

0800bf24 <cleanup_stdio>:
 800bf24:	6841      	ldr	r1, [r0, #4]
 800bf26:	4b0b      	ldr	r3, [pc, #44]	; (800bf54 <cleanup_stdio+0x30>)
 800bf28:	b510      	push	{r4, lr}
 800bf2a:	0004      	movs	r4, r0
 800bf2c:	4299      	cmp	r1, r3
 800bf2e:	d001      	beq.n	800bf34 <cleanup_stdio+0x10>
 800bf30:	f003 ffe0 	bl	800fef4 <_fclose_r>
 800bf34:	68a1      	ldr	r1, [r4, #8]
 800bf36:	4b08      	ldr	r3, [pc, #32]	; (800bf58 <cleanup_stdio+0x34>)
 800bf38:	4299      	cmp	r1, r3
 800bf3a:	d002      	beq.n	800bf42 <cleanup_stdio+0x1e>
 800bf3c:	0020      	movs	r0, r4
 800bf3e:	f003 ffd9 	bl	800fef4 <_fclose_r>
 800bf42:	68e1      	ldr	r1, [r4, #12]
 800bf44:	4b05      	ldr	r3, [pc, #20]	; (800bf5c <cleanup_stdio+0x38>)
 800bf46:	4299      	cmp	r1, r3
 800bf48:	d002      	beq.n	800bf50 <cleanup_stdio+0x2c>
 800bf4a:	0020      	movs	r0, r4
 800bf4c:	f003 ffd2 	bl	800fef4 <_fclose_r>
 800bf50:	bd10      	pop	{r4, pc}
 800bf52:	46c0      	nop			; (mov r8, r8)
 800bf54:	20000c6c 	.word	0x20000c6c
 800bf58:	20000cd4 	.word	0x20000cd4
 800bf5c:	20000d3c 	.word	0x20000d3c

0800bf60 <global_stdio_init.part.0>:
 800bf60:	b510      	push	{r4, lr}
 800bf62:	4b09      	ldr	r3, [pc, #36]	; (800bf88 <global_stdio_init.part.0+0x28>)
 800bf64:	4a09      	ldr	r2, [pc, #36]	; (800bf8c <global_stdio_init.part.0+0x2c>)
 800bf66:	2104      	movs	r1, #4
 800bf68:	601a      	str	r2, [r3, #0]
 800bf6a:	4809      	ldr	r0, [pc, #36]	; (800bf90 <global_stdio_init.part.0+0x30>)
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	f7ff ff95 	bl	800be9c <std>
 800bf72:	2201      	movs	r2, #1
 800bf74:	2109      	movs	r1, #9
 800bf76:	4807      	ldr	r0, [pc, #28]	; (800bf94 <global_stdio_init.part.0+0x34>)
 800bf78:	f7ff ff90 	bl	800be9c <std>
 800bf7c:	2202      	movs	r2, #2
 800bf7e:	2112      	movs	r1, #18
 800bf80:	4805      	ldr	r0, [pc, #20]	; (800bf98 <global_stdio_init.part.0+0x38>)
 800bf82:	f7ff ff8b 	bl	800be9c <std>
 800bf86:	bd10      	pop	{r4, pc}
 800bf88:	20000da4 	.word	0x20000da4
 800bf8c:	0800bf09 	.word	0x0800bf09
 800bf90:	20000c6c 	.word	0x20000c6c
 800bf94:	20000cd4 	.word	0x20000cd4
 800bf98:	20000d3c 	.word	0x20000d3c

0800bf9c <__sfp_lock_acquire>:
 800bf9c:	b510      	push	{r4, lr}
 800bf9e:	4802      	ldr	r0, [pc, #8]	; (800bfa8 <__sfp_lock_acquire+0xc>)
 800bfa0:	f000 fa2a 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 800bfa4:	bd10      	pop	{r4, pc}
 800bfa6:	46c0      	nop			; (mov r8, r8)
 800bfa8:	20000dae 	.word	0x20000dae

0800bfac <__sfp_lock_release>:
 800bfac:	b510      	push	{r4, lr}
 800bfae:	4802      	ldr	r0, [pc, #8]	; (800bfb8 <__sfp_lock_release+0xc>)
 800bfb0:	f000 fa23 	bl	800c3fa <__retarget_lock_release_recursive>
 800bfb4:	bd10      	pop	{r4, pc}
 800bfb6:	46c0      	nop			; (mov r8, r8)
 800bfb8:	20000dae 	.word	0x20000dae

0800bfbc <__sinit>:
 800bfbc:	b510      	push	{r4, lr}
 800bfbe:	0004      	movs	r4, r0
 800bfc0:	f7ff ffec 	bl	800bf9c <__sfp_lock_acquire>
 800bfc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d002      	beq.n	800bfd0 <__sinit+0x14>
 800bfca:	f7ff ffef 	bl	800bfac <__sfp_lock_release>
 800bfce:	bd10      	pop	{r4, pc}
 800bfd0:	4b04      	ldr	r3, [pc, #16]	; (800bfe4 <__sinit+0x28>)
 800bfd2:	6363      	str	r3, [r4, #52]	; 0x34
 800bfd4:	4b04      	ldr	r3, [pc, #16]	; (800bfe8 <__sinit+0x2c>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d1f6      	bne.n	800bfca <__sinit+0xe>
 800bfdc:	f7ff ffc0 	bl	800bf60 <global_stdio_init.part.0>
 800bfe0:	e7f3      	b.n	800bfca <__sinit+0xe>
 800bfe2:	46c0      	nop			; (mov r8, r8)
 800bfe4:	0800bf25 	.word	0x0800bf25
 800bfe8:	20000da4 	.word	0x20000da4

0800bfec <_fwalk_sglue>:
 800bfec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfee:	0014      	movs	r4, r2
 800bff0:	2600      	movs	r6, #0
 800bff2:	9000      	str	r0, [sp, #0]
 800bff4:	9101      	str	r1, [sp, #4]
 800bff6:	68a5      	ldr	r5, [r4, #8]
 800bff8:	6867      	ldr	r7, [r4, #4]
 800bffa:	3f01      	subs	r7, #1
 800bffc:	d504      	bpl.n	800c008 <_fwalk_sglue+0x1c>
 800bffe:	6824      	ldr	r4, [r4, #0]
 800c000:	2c00      	cmp	r4, #0
 800c002:	d1f8      	bne.n	800bff6 <_fwalk_sglue+0xa>
 800c004:	0030      	movs	r0, r6
 800c006:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c008:	89ab      	ldrh	r3, [r5, #12]
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	d908      	bls.n	800c020 <_fwalk_sglue+0x34>
 800c00e:	220e      	movs	r2, #14
 800c010:	5eab      	ldrsh	r3, [r5, r2]
 800c012:	3301      	adds	r3, #1
 800c014:	d004      	beq.n	800c020 <_fwalk_sglue+0x34>
 800c016:	0029      	movs	r1, r5
 800c018:	9800      	ldr	r0, [sp, #0]
 800c01a:	9b01      	ldr	r3, [sp, #4]
 800c01c:	4798      	blx	r3
 800c01e:	4306      	orrs	r6, r0
 800c020:	3568      	adds	r5, #104	; 0x68
 800c022:	e7ea      	b.n	800bffa <_fwalk_sglue+0xe>

0800c024 <snprintf>:
 800c024:	b40c      	push	{r2, r3}
 800c026:	b530      	push	{r4, r5, lr}
 800c028:	4b17      	ldr	r3, [pc, #92]	; (800c088 <snprintf+0x64>)
 800c02a:	000c      	movs	r4, r1
 800c02c:	681d      	ldr	r5, [r3, #0]
 800c02e:	b09d      	sub	sp, #116	; 0x74
 800c030:	2900      	cmp	r1, #0
 800c032:	da08      	bge.n	800c046 <snprintf+0x22>
 800c034:	238b      	movs	r3, #139	; 0x8b
 800c036:	2001      	movs	r0, #1
 800c038:	602b      	str	r3, [r5, #0]
 800c03a:	4240      	negs	r0, r0
 800c03c:	b01d      	add	sp, #116	; 0x74
 800c03e:	bc30      	pop	{r4, r5}
 800c040:	bc08      	pop	{r3}
 800c042:	b002      	add	sp, #8
 800c044:	4718      	bx	r3
 800c046:	2382      	movs	r3, #130	; 0x82
 800c048:	466a      	mov	r2, sp
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	8293      	strh	r3, [r2, #20]
 800c04e:	2300      	movs	r3, #0
 800c050:	9002      	str	r0, [sp, #8]
 800c052:	9006      	str	r0, [sp, #24]
 800c054:	4299      	cmp	r1, r3
 800c056:	d000      	beq.n	800c05a <snprintf+0x36>
 800c058:	1e4b      	subs	r3, r1, #1
 800c05a:	9304      	str	r3, [sp, #16]
 800c05c:	9307      	str	r3, [sp, #28]
 800c05e:	2301      	movs	r3, #1
 800c060:	466a      	mov	r2, sp
 800c062:	425b      	negs	r3, r3
 800c064:	82d3      	strh	r3, [r2, #22]
 800c066:	0028      	movs	r0, r5
 800c068:	ab21      	add	r3, sp, #132	; 0x84
 800c06a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c06c:	a902      	add	r1, sp, #8
 800c06e:	9301      	str	r3, [sp, #4]
 800c070:	f001 fae2 	bl	800d638 <_svfprintf_r>
 800c074:	1c43      	adds	r3, r0, #1
 800c076:	da01      	bge.n	800c07c <snprintf+0x58>
 800c078:	238b      	movs	r3, #139	; 0x8b
 800c07a:	602b      	str	r3, [r5, #0]
 800c07c:	2c00      	cmp	r4, #0
 800c07e:	d0dd      	beq.n	800c03c <snprintf+0x18>
 800c080:	2200      	movs	r2, #0
 800c082:	9b02      	ldr	r3, [sp, #8]
 800c084:	701a      	strb	r2, [r3, #0]
 800c086:	e7d9      	b.n	800c03c <snprintf+0x18>
 800c088:	200006d0 	.word	0x200006d0

0800c08c <sprintf>:
 800c08c:	b40e      	push	{r1, r2, r3}
 800c08e:	b500      	push	{lr}
 800c090:	490b      	ldr	r1, [pc, #44]	; (800c0c0 <sprintf+0x34>)
 800c092:	b09c      	sub	sp, #112	; 0x70
 800c094:	ab1d      	add	r3, sp, #116	; 0x74
 800c096:	9002      	str	r0, [sp, #8]
 800c098:	9006      	str	r0, [sp, #24]
 800c09a:	9107      	str	r1, [sp, #28]
 800c09c:	9104      	str	r1, [sp, #16]
 800c09e:	4809      	ldr	r0, [pc, #36]	; (800c0c4 <sprintf+0x38>)
 800c0a0:	4909      	ldr	r1, [pc, #36]	; (800c0c8 <sprintf+0x3c>)
 800c0a2:	cb04      	ldmia	r3!, {r2}
 800c0a4:	9105      	str	r1, [sp, #20]
 800c0a6:	6800      	ldr	r0, [r0, #0]
 800c0a8:	a902      	add	r1, sp, #8
 800c0aa:	9301      	str	r3, [sp, #4]
 800c0ac:	f001 fac4 	bl	800d638 <_svfprintf_r>
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	9b02      	ldr	r3, [sp, #8]
 800c0b4:	701a      	strb	r2, [r3, #0]
 800c0b6:	b01c      	add	sp, #112	; 0x70
 800c0b8:	bc08      	pop	{r3}
 800c0ba:	b003      	add	sp, #12
 800c0bc:	4718      	bx	r3
 800c0be:	46c0      	nop			; (mov r8, r8)
 800c0c0:	7fffffff 	.word	0x7fffffff
 800c0c4:	200006d0 	.word	0x200006d0
 800c0c8:	ffff0208 	.word	0xffff0208

0800c0cc <sscanf>:
 800c0cc:	b40e      	push	{r1, r2, r3}
 800c0ce:	b530      	push	{r4, r5, lr}
 800c0d0:	2381      	movs	r3, #129	; 0x81
 800c0d2:	b09c      	sub	sp, #112	; 0x70
 800c0d4:	466a      	mov	r2, sp
 800c0d6:	ac1f      	add	r4, sp, #124	; 0x7c
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	cc20      	ldmia	r4!, {r5}
 800c0dc:	8293      	strh	r3, [r2, #20]
 800c0de:	9002      	str	r0, [sp, #8]
 800c0e0:	9006      	str	r0, [sp, #24]
 800c0e2:	f7f4 f80f 	bl	8000104 <strlen>
 800c0e6:	4b0b      	ldr	r3, [pc, #44]	; (800c114 <sscanf+0x48>)
 800c0e8:	466a      	mov	r2, sp
 800c0ea:	930a      	str	r3, [sp, #40]	; 0x28
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	9003      	str	r0, [sp, #12]
 800c0f0:	9007      	str	r0, [sp, #28]
 800c0f2:	4809      	ldr	r0, [pc, #36]	; (800c118 <sscanf+0x4c>)
 800c0f4:	930e      	str	r3, [sp, #56]	; 0x38
 800c0f6:	9313      	str	r3, [sp, #76]	; 0x4c
 800c0f8:	3b01      	subs	r3, #1
 800c0fa:	82d3      	strh	r3, [r2, #22]
 800c0fc:	a902      	add	r1, sp, #8
 800c0fe:	0023      	movs	r3, r4
 800c100:	002a      	movs	r2, r5
 800c102:	6800      	ldr	r0, [r0, #0]
 800c104:	9401      	str	r4, [sp, #4]
 800c106:	f002 fcd9 	bl	800eabc <__ssvfscanf_r>
 800c10a:	b01c      	add	sp, #112	; 0x70
 800c10c:	bc30      	pop	{r4, r5}
 800c10e:	bc08      	pop	{r3}
 800c110:	b003      	add	sp, #12
 800c112:	4718      	bx	r3
 800c114:	0800c145 	.word	0x0800c145
 800c118:	200006d0 	.word	0x200006d0

0800c11c <__sread>:
 800c11c:	b570      	push	{r4, r5, r6, lr}
 800c11e:	000c      	movs	r4, r1
 800c120:	250e      	movs	r5, #14
 800c122:	5f49      	ldrsh	r1, [r1, r5]
 800c124:	f000 f902 	bl	800c32c <_read_r>
 800c128:	2800      	cmp	r0, #0
 800c12a:	db03      	blt.n	800c134 <__sread+0x18>
 800c12c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c12e:	181b      	adds	r3, r3, r0
 800c130:	6523      	str	r3, [r4, #80]	; 0x50
 800c132:	bd70      	pop	{r4, r5, r6, pc}
 800c134:	89a3      	ldrh	r3, [r4, #12]
 800c136:	4a02      	ldr	r2, [pc, #8]	; (800c140 <__sread+0x24>)
 800c138:	4013      	ands	r3, r2
 800c13a:	81a3      	strh	r3, [r4, #12]
 800c13c:	e7f9      	b.n	800c132 <__sread+0x16>
 800c13e:	46c0      	nop			; (mov r8, r8)
 800c140:	ffffefff 	.word	0xffffefff

0800c144 <__seofread>:
 800c144:	2000      	movs	r0, #0
 800c146:	4770      	bx	lr

0800c148 <__swrite>:
 800c148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c14a:	001f      	movs	r7, r3
 800c14c:	898b      	ldrh	r3, [r1, #12]
 800c14e:	0005      	movs	r5, r0
 800c150:	000c      	movs	r4, r1
 800c152:	0016      	movs	r6, r2
 800c154:	05db      	lsls	r3, r3, #23
 800c156:	d505      	bpl.n	800c164 <__swrite+0x1c>
 800c158:	230e      	movs	r3, #14
 800c15a:	5ec9      	ldrsh	r1, [r1, r3]
 800c15c:	2200      	movs	r2, #0
 800c15e:	2302      	movs	r3, #2
 800c160:	f000 f8d0 	bl	800c304 <_lseek_r>
 800c164:	89a3      	ldrh	r3, [r4, #12]
 800c166:	4a05      	ldr	r2, [pc, #20]	; (800c17c <__swrite+0x34>)
 800c168:	0028      	movs	r0, r5
 800c16a:	4013      	ands	r3, r2
 800c16c:	81a3      	strh	r3, [r4, #12]
 800c16e:	0032      	movs	r2, r6
 800c170:	230e      	movs	r3, #14
 800c172:	5ee1      	ldrsh	r1, [r4, r3]
 800c174:	003b      	movs	r3, r7
 800c176:	f000 f8ff 	bl	800c378 <_write_r>
 800c17a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c17c:	ffffefff 	.word	0xffffefff

0800c180 <__sseek>:
 800c180:	b570      	push	{r4, r5, r6, lr}
 800c182:	000c      	movs	r4, r1
 800c184:	250e      	movs	r5, #14
 800c186:	5f49      	ldrsh	r1, [r1, r5]
 800c188:	f000 f8bc 	bl	800c304 <_lseek_r>
 800c18c:	89a3      	ldrh	r3, [r4, #12]
 800c18e:	1c42      	adds	r2, r0, #1
 800c190:	d103      	bne.n	800c19a <__sseek+0x1a>
 800c192:	4a05      	ldr	r2, [pc, #20]	; (800c1a8 <__sseek+0x28>)
 800c194:	4013      	ands	r3, r2
 800c196:	81a3      	strh	r3, [r4, #12]
 800c198:	bd70      	pop	{r4, r5, r6, pc}
 800c19a:	2280      	movs	r2, #128	; 0x80
 800c19c:	0152      	lsls	r2, r2, #5
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	81a3      	strh	r3, [r4, #12]
 800c1a2:	6520      	str	r0, [r4, #80]	; 0x50
 800c1a4:	e7f8      	b.n	800c198 <__sseek+0x18>
 800c1a6:	46c0      	nop			; (mov r8, r8)
 800c1a8:	ffffefff 	.word	0xffffefff

0800c1ac <__sclose>:
 800c1ac:	b510      	push	{r4, lr}
 800c1ae:	230e      	movs	r3, #14
 800c1b0:	5ec9      	ldrsh	r1, [r1, r3]
 800c1b2:	f000 f895 	bl	800c2e0 <_close_r>
 800c1b6:	bd10      	pop	{r4, pc}

0800c1b8 <memset>:
 800c1b8:	0003      	movs	r3, r0
 800c1ba:	1882      	adds	r2, r0, r2
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d100      	bne.n	800c1c2 <memset+0xa>
 800c1c0:	4770      	bx	lr
 800c1c2:	7019      	strb	r1, [r3, #0]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	e7f9      	b.n	800c1bc <memset+0x4>

0800c1c8 <strchr>:
 800c1c8:	b2c9      	uxtb	r1, r1
 800c1ca:	7803      	ldrb	r3, [r0, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d004      	beq.n	800c1da <strchr+0x12>
 800c1d0:	428b      	cmp	r3, r1
 800c1d2:	d100      	bne.n	800c1d6 <strchr+0xe>
 800c1d4:	4770      	bx	lr
 800c1d6:	3001      	adds	r0, #1
 800c1d8:	e7f7      	b.n	800c1ca <strchr+0x2>
 800c1da:	424b      	negs	r3, r1
 800c1dc:	4159      	adcs	r1, r3
 800c1de:	4249      	negs	r1, r1
 800c1e0:	4008      	ands	r0, r1
 800c1e2:	e7f7      	b.n	800c1d4 <strchr+0xc>

0800c1e4 <strncmp>:
 800c1e4:	b530      	push	{r4, r5, lr}
 800c1e6:	0005      	movs	r5, r0
 800c1e8:	1e10      	subs	r0, r2, #0
 800c1ea:	d00b      	beq.n	800c204 <strncmp+0x20>
 800c1ec:	2400      	movs	r4, #0
 800c1ee:	3a01      	subs	r2, #1
 800c1f0:	5d2b      	ldrb	r3, [r5, r4]
 800c1f2:	5d08      	ldrb	r0, [r1, r4]
 800c1f4:	4283      	cmp	r3, r0
 800c1f6:	d104      	bne.n	800c202 <strncmp+0x1e>
 800c1f8:	42a2      	cmp	r2, r4
 800c1fa:	d002      	beq.n	800c202 <strncmp+0x1e>
 800c1fc:	3401      	adds	r4, #1
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d1f6      	bne.n	800c1f0 <strncmp+0xc>
 800c202:	1a18      	subs	r0, r3, r0
 800c204:	bd30      	pop	{r4, r5, pc}

0800c206 <strncpy>:
 800c206:	0003      	movs	r3, r0
 800c208:	b530      	push	{r4, r5, lr}
 800c20a:	001d      	movs	r5, r3
 800c20c:	2a00      	cmp	r2, #0
 800c20e:	d006      	beq.n	800c21e <strncpy+0x18>
 800c210:	780c      	ldrb	r4, [r1, #0]
 800c212:	3a01      	subs	r2, #1
 800c214:	3301      	adds	r3, #1
 800c216:	702c      	strb	r4, [r5, #0]
 800c218:	3101      	adds	r1, #1
 800c21a:	2c00      	cmp	r4, #0
 800c21c:	d1f5      	bne.n	800c20a <strncpy+0x4>
 800c21e:	2100      	movs	r1, #0
 800c220:	189a      	adds	r2, r3, r2
 800c222:	4293      	cmp	r3, r2
 800c224:	d100      	bne.n	800c228 <strncpy+0x22>
 800c226:	bd30      	pop	{r4, r5, pc}
 800c228:	7019      	strb	r1, [r3, #0]
 800c22a:	3301      	adds	r3, #1
 800c22c:	e7f9      	b.n	800c222 <strncpy+0x1c>
	...

0800c230 <strtok>:
 800c230:	4b03      	ldr	r3, [pc, #12]	; (800c240 <strtok+0x10>)
 800c232:	b510      	push	{r4, lr}
 800c234:	681a      	ldr	r2, [r3, #0]
 800c236:	2301      	movs	r3, #1
 800c238:	3250      	adds	r2, #80	; 0x50
 800c23a:	f000 f803 	bl	800c244 <__strtok_r>
 800c23e:	bd10      	pop	{r4, pc}
 800c240:	200006d0 	.word	0x200006d0

0800c244 <__strtok_r>:
 800c244:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c246:	2800      	cmp	r0, #0
 800c248:	d102      	bne.n	800c250 <__strtok_r+0xc>
 800c24a:	6810      	ldr	r0, [r2, #0]
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d013      	beq.n	800c278 <__strtok_r+0x34>
 800c250:	0004      	movs	r4, r0
 800c252:	0020      	movs	r0, r4
 800c254:	000e      	movs	r6, r1
 800c256:	7805      	ldrb	r5, [r0, #0]
 800c258:	3401      	adds	r4, #1
 800c25a:	7837      	ldrb	r7, [r6, #0]
 800c25c:	2f00      	cmp	r7, #0
 800c25e:	d104      	bne.n	800c26a <__strtok_r+0x26>
 800c260:	2d00      	cmp	r5, #0
 800c262:	d10f      	bne.n	800c284 <__strtok_r+0x40>
 800c264:	0028      	movs	r0, r5
 800c266:	6015      	str	r5, [r2, #0]
 800c268:	e006      	b.n	800c278 <__strtok_r+0x34>
 800c26a:	3601      	adds	r6, #1
 800c26c:	42bd      	cmp	r5, r7
 800c26e:	d1f4      	bne.n	800c25a <__strtok_r+0x16>
 800c270:	2b00      	cmp	r3, #0
 800c272:	d1ee      	bne.n	800c252 <__strtok_r+0xe>
 800c274:	6014      	str	r4, [r2, #0]
 800c276:	7003      	strb	r3, [r0, #0]
 800c278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c27a:	002f      	movs	r7, r5
 800c27c:	e00f      	b.n	800c29e <__strtok_r+0x5a>
 800c27e:	3301      	adds	r3, #1
 800c280:	2e00      	cmp	r6, #0
 800c282:	d104      	bne.n	800c28e <__strtok_r+0x4a>
 800c284:	0023      	movs	r3, r4
 800c286:	3401      	adds	r4, #1
 800c288:	781d      	ldrb	r5, [r3, #0]
 800c28a:	0027      	movs	r7, r4
 800c28c:	000b      	movs	r3, r1
 800c28e:	781e      	ldrb	r6, [r3, #0]
 800c290:	42b5      	cmp	r5, r6
 800c292:	d1f4      	bne.n	800c27e <__strtok_r+0x3a>
 800c294:	2d00      	cmp	r5, #0
 800c296:	d0f0      	beq.n	800c27a <__strtok_r+0x36>
 800c298:	2300      	movs	r3, #0
 800c29a:	3c01      	subs	r4, #1
 800c29c:	7023      	strb	r3, [r4, #0]
 800c29e:	6017      	str	r7, [r2, #0]
 800c2a0:	e7ea      	b.n	800c278 <__strtok_r+0x34>

0800c2a2 <strstr>:
 800c2a2:	780a      	ldrb	r2, [r1, #0]
 800c2a4:	b530      	push	{r4, r5, lr}
 800c2a6:	2a00      	cmp	r2, #0
 800c2a8:	d10c      	bne.n	800c2c4 <strstr+0x22>
 800c2aa:	bd30      	pop	{r4, r5, pc}
 800c2ac:	429a      	cmp	r2, r3
 800c2ae:	d108      	bne.n	800c2c2 <strstr+0x20>
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	5ccc      	ldrb	r4, [r1, r3]
 800c2b4:	2c00      	cmp	r4, #0
 800c2b6:	d0f8      	beq.n	800c2aa <strstr+0x8>
 800c2b8:	5cc5      	ldrb	r5, [r0, r3]
 800c2ba:	42a5      	cmp	r5, r4
 800c2bc:	d101      	bne.n	800c2c2 <strstr+0x20>
 800c2be:	3301      	adds	r3, #1
 800c2c0:	e7f7      	b.n	800c2b2 <strstr+0x10>
 800c2c2:	3001      	adds	r0, #1
 800c2c4:	7803      	ldrb	r3, [r0, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d1f0      	bne.n	800c2ac <strstr+0xa>
 800c2ca:	0018      	movs	r0, r3
 800c2cc:	e7ed      	b.n	800c2aa <strstr+0x8>
	...

0800c2d0 <__locale_mb_cur_max>:
 800c2d0:	2294      	movs	r2, #148	; 0x94
 800c2d2:	4b02      	ldr	r3, [pc, #8]	; (800c2dc <__locale_mb_cur_max+0xc>)
 800c2d4:	0052      	lsls	r2, r2, #1
 800c2d6:	5c98      	ldrb	r0, [r3, r2]
 800c2d8:	4770      	bx	lr
 800c2da:	46c0      	nop			; (mov r8, r8)
 800c2dc:	20000444 	.word	0x20000444

0800c2e0 <_close_r>:
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	b570      	push	{r4, r5, r6, lr}
 800c2e4:	4d06      	ldr	r5, [pc, #24]	; (800c300 <_close_r+0x20>)
 800c2e6:	0004      	movs	r4, r0
 800c2e8:	0008      	movs	r0, r1
 800c2ea:	602b      	str	r3, [r5, #0]
 800c2ec:	f7f7 fe6d 	bl	8003fca <_close>
 800c2f0:	1c43      	adds	r3, r0, #1
 800c2f2:	d103      	bne.n	800c2fc <_close_r+0x1c>
 800c2f4:	682b      	ldr	r3, [r5, #0]
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d000      	beq.n	800c2fc <_close_r+0x1c>
 800c2fa:	6023      	str	r3, [r4, #0]
 800c2fc:	bd70      	pop	{r4, r5, r6, pc}
 800c2fe:	46c0      	nop			; (mov r8, r8)
 800c300:	20000da8 	.word	0x20000da8

0800c304 <_lseek_r>:
 800c304:	b570      	push	{r4, r5, r6, lr}
 800c306:	0004      	movs	r4, r0
 800c308:	0008      	movs	r0, r1
 800c30a:	0011      	movs	r1, r2
 800c30c:	001a      	movs	r2, r3
 800c30e:	2300      	movs	r3, #0
 800c310:	4d05      	ldr	r5, [pc, #20]	; (800c328 <_lseek_r+0x24>)
 800c312:	602b      	str	r3, [r5, #0]
 800c314:	f7f7 fe7a 	bl	800400c <_lseek>
 800c318:	1c43      	adds	r3, r0, #1
 800c31a:	d103      	bne.n	800c324 <_lseek_r+0x20>
 800c31c:	682b      	ldr	r3, [r5, #0]
 800c31e:	2b00      	cmp	r3, #0
 800c320:	d000      	beq.n	800c324 <_lseek_r+0x20>
 800c322:	6023      	str	r3, [r4, #0]
 800c324:	bd70      	pop	{r4, r5, r6, pc}
 800c326:	46c0      	nop			; (mov r8, r8)
 800c328:	20000da8 	.word	0x20000da8

0800c32c <_read_r>:
 800c32c:	b570      	push	{r4, r5, r6, lr}
 800c32e:	0004      	movs	r4, r0
 800c330:	0008      	movs	r0, r1
 800c332:	0011      	movs	r1, r2
 800c334:	001a      	movs	r2, r3
 800c336:	2300      	movs	r3, #0
 800c338:	4d05      	ldr	r5, [pc, #20]	; (800c350 <_read_r+0x24>)
 800c33a:	602b      	str	r3, [r5, #0]
 800c33c:	f7f7 fe0c 	bl	8003f58 <_read>
 800c340:	1c43      	adds	r3, r0, #1
 800c342:	d103      	bne.n	800c34c <_read_r+0x20>
 800c344:	682b      	ldr	r3, [r5, #0]
 800c346:	2b00      	cmp	r3, #0
 800c348:	d000      	beq.n	800c34c <_read_r+0x20>
 800c34a:	6023      	str	r3, [r4, #0]
 800c34c:	bd70      	pop	{r4, r5, r6, pc}
 800c34e:	46c0      	nop			; (mov r8, r8)
 800c350:	20000da8 	.word	0x20000da8

0800c354 <_sbrk_r>:
 800c354:	2300      	movs	r3, #0
 800c356:	b570      	push	{r4, r5, r6, lr}
 800c358:	4d06      	ldr	r5, [pc, #24]	; (800c374 <_sbrk_r+0x20>)
 800c35a:	0004      	movs	r4, r0
 800c35c:	0008      	movs	r0, r1
 800c35e:	602b      	str	r3, [r5, #0]
 800c360:	f7f7 fe60 	bl	8004024 <_sbrk>
 800c364:	1c43      	adds	r3, r0, #1
 800c366:	d103      	bne.n	800c370 <_sbrk_r+0x1c>
 800c368:	682b      	ldr	r3, [r5, #0]
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d000      	beq.n	800c370 <_sbrk_r+0x1c>
 800c36e:	6023      	str	r3, [r4, #0]
 800c370:	bd70      	pop	{r4, r5, r6, pc}
 800c372:	46c0      	nop			; (mov r8, r8)
 800c374:	20000da8 	.word	0x20000da8

0800c378 <_write_r>:
 800c378:	b570      	push	{r4, r5, r6, lr}
 800c37a:	0004      	movs	r4, r0
 800c37c:	0008      	movs	r0, r1
 800c37e:	0011      	movs	r1, r2
 800c380:	001a      	movs	r2, r3
 800c382:	2300      	movs	r3, #0
 800c384:	4d05      	ldr	r5, [pc, #20]	; (800c39c <_write_r+0x24>)
 800c386:	602b      	str	r3, [r5, #0]
 800c388:	f7f7 fe03 	bl	8003f92 <_write>
 800c38c:	1c43      	adds	r3, r0, #1
 800c38e:	d103      	bne.n	800c398 <_write_r+0x20>
 800c390:	682b      	ldr	r3, [r5, #0]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d000      	beq.n	800c398 <_write_r+0x20>
 800c396:	6023      	str	r3, [r4, #0]
 800c398:	bd70      	pop	{r4, r5, r6, pc}
 800c39a:	46c0      	nop			; (mov r8, r8)
 800c39c:	20000da8 	.word	0x20000da8

0800c3a0 <__errno>:
 800c3a0:	4b01      	ldr	r3, [pc, #4]	; (800c3a8 <__errno+0x8>)
 800c3a2:	6818      	ldr	r0, [r3, #0]
 800c3a4:	4770      	bx	lr
 800c3a6:	46c0      	nop			; (mov r8, r8)
 800c3a8:	200006d0 	.word	0x200006d0

0800c3ac <__libc_init_array>:
 800c3ac:	b570      	push	{r4, r5, r6, lr}
 800c3ae:	2600      	movs	r6, #0
 800c3b0:	4c0c      	ldr	r4, [pc, #48]	; (800c3e4 <__libc_init_array+0x38>)
 800c3b2:	4d0d      	ldr	r5, [pc, #52]	; (800c3e8 <__libc_init_array+0x3c>)
 800c3b4:	1b64      	subs	r4, r4, r5
 800c3b6:	10a4      	asrs	r4, r4, #2
 800c3b8:	42a6      	cmp	r6, r4
 800c3ba:	d109      	bne.n	800c3d0 <__libc_init_array+0x24>
 800c3bc:	2600      	movs	r6, #0
 800c3be:	f006 fc3f 	bl	8012c40 <_init>
 800c3c2:	4c0a      	ldr	r4, [pc, #40]	; (800c3ec <__libc_init_array+0x40>)
 800c3c4:	4d0a      	ldr	r5, [pc, #40]	; (800c3f0 <__libc_init_array+0x44>)
 800c3c6:	1b64      	subs	r4, r4, r5
 800c3c8:	10a4      	asrs	r4, r4, #2
 800c3ca:	42a6      	cmp	r6, r4
 800c3cc:	d105      	bne.n	800c3da <__libc_init_array+0x2e>
 800c3ce:	bd70      	pop	{r4, r5, r6, pc}
 800c3d0:	00b3      	lsls	r3, r6, #2
 800c3d2:	58eb      	ldr	r3, [r5, r3]
 800c3d4:	4798      	blx	r3
 800c3d6:	3601      	adds	r6, #1
 800c3d8:	e7ee      	b.n	800c3b8 <__libc_init_array+0xc>
 800c3da:	00b3      	lsls	r3, r6, #2
 800c3dc:	58eb      	ldr	r3, [r5, r3]
 800c3de:	4798      	blx	r3
 800c3e0:	3601      	adds	r6, #1
 800c3e2:	e7f2      	b.n	800c3ca <__libc_init_array+0x1e>
 800c3e4:	08014d14 	.word	0x08014d14
 800c3e8:	08014d14 	.word	0x08014d14
 800c3ec:	08014d1c 	.word	0x08014d1c
 800c3f0:	08014d14 	.word	0x08014d14

0800c3f4 <__retarget_lock_init_recursive>:
 800c3f4:	4770      	bx	lr

0800c3f6 <__retarget_lock_close_recursive>:
 800c3f6:	4770      	bx	lr

0800c3f8 <__retarget_lock_acquire_recursive>:
 800c3f8:	4770      	bx	lr

0800c3fa <__retarget_lock_release_recursive>:
 800c3fa:	4770      	bx	lr

0800c3fc <sysconf>:
 800c3fc:	2380      	movs	r3, #128	; 0x80
 800c3fe:	b510      	push	{r4, lr}
 800c400:	2808      	cmp	r0, #8
 800c402:	d004      	beq.n	800c40e <sysconf+0x12>
 800c404:	f7ff ffcc 	bl	800c3a0 <__errno>
 800c408:	2316      	movs	r3, #22
 800c40a:	6003      	str	r3, [r0, #0]
 800c40c:	3b17      	subs	r3, #23
 800c40e:	0018      	movs	r0, r3
 800c410:	bd10      	pop	{r4, pc}

0800c412 <memcpy>:
 800c412:	2300      	movs	r3, #0
 800c414:	b510      	push	{r4, lr}
 800c416:	429a      	cmp	r2, r3
 800c418:	d100      	bne.n	800c41c <memcpy+0xa>
 800c41a:	bd10      	pop	{r4, pc}
 800c41c:	5ccc      	ldrb	r4, [r1, r3]
 800c41e:	54c4      	strb	r4, [r0, r3]
 800c420:	3301      	adds	r3, #1
 800c422:	e7f8      	b.n	800c416 <memcpy+0x4>

0800c424 <nan>:
 800c424:	2000      	movs	r0, #0
 800c426:	4901      	ldr	r1, [pc, #4]	; (800c42c <nan+0x8>)
 800c428:	4770      	bx	lr
 800c42a:	46c0      	nop			; (mov r8, r8)
 800c42c:	7ff80000 	.word	0x7ff80000

0800c430 <nanf>:
 800c430:	4800      	ldr	r0, [pc, #0]	; (800c434 <nanf+0x4>)
 800c432:	4770      	bx	lr
 800c434:	7fc00000 	.word	0x7fc00000

0800c438 <register_fini>:
 800c438:	4b03      	ldr	r3, [pc, #12]	; (800c448 <register_fini+0x10>)
 800c43a:	b510      	push	{r4, lr}
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d002      	beq.n	800c446 <register_fini+0xe>
 800c440:	4802      	ldr	r0, [pc, #8]	; (800c44c <register_fini+0x14>)
 800c442:	f000 f805 	bl	800c450 <atexit>
 800c446:	bd10      	pop	{r4, pc}
 800c448:	00000000 	.word	0x00000000
 800c44c:	080101ad 	.word	0x080101ad

0800c450 <atexit>:
 800c450:	2300      	movs	r3, #0
 800c452:	b510      	push	{r4, lr}
 800c454:	0001      	movs	r1, r0
 800c456:	001a      	movs	r2, r3
 800c458:	0018      	movs	r0, r3
 800c45a:	f003 fef9 	bl	8010250 <__register_exitproc>
 800c45e:	bd10      	pop	{r4, pc}

0800c460 <_malloc_trim_r>:
 800c460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c462:	0004      	movs	r4, r0
 800c464:	2008      	movs	r0, #8
 800c466:	000d      	movs	r5, r1
 800c468:	f7ff ffc8 	bl	800c3fc <sysconf>
 800c46c:	0006      	movs	r6, r0
 800c46e:	0020      	movs	r0, r4
 800c470:	f7fe fda4 	bl	800afbc <__malloc_lock>
 800c474:	2203      	movs	r2, #3
 800c476:	4f21      	ldr	r7, [pc, #132]	; (800c4fc <_malloc_trim_r+0x9c>)
 800c478:	0031      	movs	r1, r6
 800c47a:	68bb      	ldr	r3, [r7, #8]
 800c47c:	685b      	ldr	r3, [r3, #4]
 800c47e:	4393      	bics	r3, r2
 800c480:	1b58      	subs	r0, r3, r5
 800c482:	3811      	subs	r0, #17
 800c484:	1980      	adds	r0, r0, r6
 800c486:	9301      	str	r3, [sp, #4]
 800c488:	f7f3 fe58 	bl	800013c <__udivsi3>
 800c48c:	1e45      	subs	r5, r0, #1
 800c48e:	4375      	muls	r5, r6
 800c490:	42ae      	cmp	r6, r5
 800c492:	dd04      	ble.n	800c49e <_malloc_trim_r+0x3e>
 800c494:	0020      	movs	r0, r4
 800c496:	f7fe fd99 	bl	800afcc <__malloc_unlock>
 800c49a:	2000      	movs	r0, #0
 800c49c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c49e:	2100      	movs	r1, #0
 800c4a0:	0020      	movs	r0, r4
 800c4a2:	f7ff ff57 	bl	800c354 <_sbrk_r>
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	9a01      	ldr	r2, [sp, #4]
 800c4aa:	189b      	adds	r3, r3, r2
 800c4ac:	4298      	cmp	r0, r3
 800c4ae:	d1f1      	bne.n	800c494 <_malloc_trim_r+0x34>
 800c4b0:	0020      	movs	r0, r4
 800c4b2:	4269      	negs	r1, r5
 800c4b4:	f7ff ff4e 	bl	800c354 <_sbrk_r>
 800c4b8:	3001      	adds	r0, #1
 800c4ba:	d110      	bne.n	800c4de <_malloc_trim_r+0x7e>
 800c4bc:	2100      	movs	r1, #0
 800c4be:	0020      	movs	r0, r4
 800c4c0:	f7ff ff48 	bl	800c354 <_sbrk_r>
 800c4c4:	68ba      	ldr	r2, [r7, #8]
 800c4c6:	1a81      	subs	r1, r0, r2
 800c4c8:	290f      	cmp	r1, #15
 800c4ca:	dde3      	ble.n	800c494 <_malloc_trim_r+0x34>
 800c4cc:	4d0c      	ldr	r5, [pc, #48]	; (800c500 <_malloc_trim_r+0xa0>)
 800c4ce:	4b0d      	ldr	r3, [pc, #52]	; (800c504 <_malloc_trim_r+0xa4>)
 800c4d0:	682d      	ldr	r5, [r5, #0]
 800c4d2:	1b40      	subs	r0, r0, r5
 800c4d4:	6018      	str	r0, [r3, #0]
 800c4d6:	2301      	movs	r3, #1
 800c4d8:	430b      	orrs	r3, r1
 800c4da:	6053      	str	r3, [r2, #4]
 800c4dc:	e7da      	b.n	800c494 <_malloc_trim_r+0x34>
 800c4de:	2601      	movs	r6, #1
 800c4e0:	9b01      	ldr	r3, [sp, #4]
 800c4e2:	68ba      	ldr	r2, [r7, #8]
 800c4e4:	1b5b      	subs	r3, r3, r5
 800c4e6:	4333      	orrs	r3, r6
 800c4e8:	6053      	str	r3, [r2, #4]
 800c4ea:	4a06      	ldr	r2, [pc, #24]	; (800c504 <_malloc_trim_r+0xa4>)
 800c4ec:	0020      	movs	r0, r4
 800c4ee:	6813      	ldr	r3, [r2, #0]
 800c4f0:	1b5b      	subs	r3, r3, r5
 800c4f2:	6013      	str	r3, [r2, #0]
 800c4f4:	f7fe fd6a 	bl	800afcc <__malloc_unlock>
 800c4f8:	0030      	movs	r0, r6
 800c4fa:	e7cf      	b.n	800c49c <_malloc_trim_r+0x3c>
 800c4fc:	20000028 	.word	0x20000028
 800c500:	20000430 	.word	0x20000430
 800c504:	20000c38 	.word	0x20000c38

0800c508 <_free_r>:
 800c508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c50a:	1e0d      	subs	r5, r1, #0
 800c50c:	9001      	str	r0, [sp, #4]
 800c50e:	d02d      	beq.n	800c56c <_free_r+0x64>
 800c510:	f7fe fd54 	bl	800afbc <__malloc_lock>
 800c514:	2301      	movs	r3, #1
 800c516:	0029      	movs	r1, r5
 800c518:	469c      	mov	ip, r3
 800c51a:	3908      	subs	r1, #8
 800c51c:	684f      	ldr	r7, [r1, #4]
 800c51e:	4662      	mov	r2, ip
 800c520:	003b      	movs	r3, r7
 800c522:	4664      	mov	r4, ip
 800c524:	4393      	bics	r3, r2
 800c526:	18c8      	adds	r0, r1, r3
 800c528:	6845      	ldr	r5, [r0, #4]
 800c52a:	3202      	adds	r2, #2
 800c52c:	4395      	bics	r5, r2
 800c52e:	4a4a      	ldr	r2, [pc, #296]	; (800c658 <_free_r+0x150>)
 800c530:	4027      	ands	r7, r4
 800c532:	6896      	ldr	r6, [r2, #8]
 800c534:	4286      	cmp	r6, r0
 800c536:	d11a      	bne.n	800c56e <_free_r+0x66>
 800c538:	195b      	adds	r3, r3, r5
 800c53a:	2f00      	cmp	r7, #0
 800c53c:	d106      	bne.n	800c54c <_free_r+0x44>
 800c53e:	6808      	ldr	r0, [r1, #0]
 800c540:	1a09      	subs	r1, r1, r0
 800c542:	688d      	ldr	r5, [r1, #8]
 800c544:	181b      	adds	r3, r3, r0
 800c546:	68c8      	ldr	r0, [r1, #12]
 800c548:	60e8      	str	r0, [r5, #12]
 800c54a:	6085      	str	r5, [r0, #8]
 800c54c:	2001      	movs	r0, #1
 800c54e:	4318      	orrs	r0, r3
 800c550:	6048      	str	r0, [r1, #4]
 800c552:	6091      	str	r1, [r2, #8]
 800c554:	4a41      	ldr	r2, [pc, #260]	; (800c65c <_free_r+0x154>)
 800c556:	6812      	ldr	r2, [r2, #0]
 800c558:	429a      	cmp	r2, r3
 800c55a:	d804      	bhi.n	800c566 <_free_r+0x5e>
 800c55c:	4b40      	ldr	r3, [pc, #256]	; (800c660 <_free_r+0x158>)
 800c55e:	9801      	ldr	r0, [sp, #4]
 800c560:	6819      	ldr	r1, [r3, #0]
 800c562:	f7ff ff7d 	bl	800c460 <_malloc_trim_r>
 800c566:	9801      	ldr	r0, [sp, #4]
 800c568:	f7fe fd30 	bl	800afcc <__malloc_unlock>
 800c56c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c56e:	2600      	movs	r6, #0
 800c570:	6045      	str	r5, [r0, #4]
 800c572:	42b7      	cmp	r7, r6
 800c574:	d109      	bne.n	800c58a <_free_r+0x82>
 800c576:	680f      	ldr	r7, [r1, #0]
 800c578:	4c3a      	ldr	r4, [pc, #232]	; (800c664 <_free_r+0x15c>)
 800c57a:	1bc9      	subs	r1, r1, r7
 800c57c:	19db      	adds	r3, r3, r7
 800c57e:	688f      	ldr	r7, [r1, #8]
 800c580:	42a7      	cmp	r7, r4
 800c582:	d02c      	beq.n	800c5de <_free_r+0xd6>
 800c584:	68cc      	ldr	r4, [r1, #12]
 800c586:	60fc      	str	r4, [r7, #12]
 800c588:	60a7      	str	r7, [r4, #8]
 800c58a:	1947      	adds	r7, r0, r5
 800c58c:	687c      	ldr	r4, [r7, #4]
 800c58e:	2701      	movs	r7, #1
 800c590:	423c      	tst	r4, r7
 800c592:	d10b      	bne.n	800c5ac <_free_r+0xa4>
 800c594:	195b      	adds	r3, r3, r5
 800c596:	6885      	ldr	r5, [r0, #8]
 800c598:	2e00      	cmp	r6, #0
 800c59a:	d122      	bne.n	800c5e2 <_free_r+0xda>
 800c59c:	4c31      	ldr	r4, [pc, #196]	; (800c664 <_free_r+0x15c>)
 800c59e:	42a5      	cmp	r5, r4
 800c5a0:	d11f      	bne.n	800c5e2 <_free_r+0xda>
 800c5a2:	003e      	movs	r6, r7
 800c5a4:	6151      	str	r1, [r2, #20]
 800c5a6:	6111      	str	r1, [r2, #16]
 800c5a8:	60cd      	str	r5, [r1, #12]
 800c5aa:	608d      	str	r5, [r1, #8]
 800c5ac:	2501      	movs	r5, #1
 800c5ae:	0028      	movs	r0, r5
 800c5b0:	4318      	orrs	r0, r3
 800c5b2:	6048      	str	r0, [r1, #4]
 800c5b4:	50cb      	str	r3, [r1, r3]
 800c5b6:	2e00      	cmp	r6, #0
 800c5b8:	d1d5      	bne.n	800c566 <_free_r+0x5e>
 800c5ba:	2080      	movs	r0, #128	; 0x80
 800c5bc:	0080      	lsls	r0, r0, #2
 800c5be:	4283      	cmp	r3, r0
 800c5c0:	d213      	bcs.n	800c5ea <_free_r+0xe2>
 800c5c2:	08d8      	lsrs	r0, r3, #3
 800c5c4:	095b      	lsrs	r3, r3, #5
 800c5c6:	409d      	lsls	r5, r3
 800c5c8:	6853      	ldr	r3, [r2, #4]
 800c5ca:	431d      	orrs	r5, r3
 800c5cc:	00c3      	lsls	r3, r0, #3
 800c5ce:	189b      	adds	r3, r3, r2
 800c5d0:	6055      	str	r5, [r2, #4]
 800c5d2:	689a      	ldr	r2, [r3, #8]
 800c5d4:	60cb      	str	r3, [r1, #12]
 800c5d6:	608a      	str	r2, [r1, #8]
 800c5d8:	6099      	str	r1, [r3, #8]
 800c5da:	60d1      	str	r1, [r2, #12]
 800c5dc:	e7c3      	b.n	800c566 <_free_r+0x5e>
 800c5de:	4666      	mov	r6, ip
 800c5e0:	e7d3      	b.n	800c58a <_free_r+0x82>
 800c5e2:	68c0      	ldr	r0, [r0, #12]
 800c5e4:	60e8      	str	r0, [r5, #12]
 800c5e6:	6085      	str	r5, [r0, #8]
 800c5e8:	e7e0      	b.n	800c5ac <_free_r+0xa4>
 800c5ea:	0a5d      	lsrs	r5, r3, #9
 800c5ec:	2d04      	cmp	r5, #4
 800c5ee:	d812      	bhi.n	800c616 <_free_r+0x10e>
 800c5f0:	0998      	lsrs	r0, r3, #6
 800c5f2:	3038      	adds	r0, #56	; 0x38
 800c5f4:	00c6      	lsls	r6, r0, #3
 800c5f6:	18b6      	adds	r6, r6, r2
 800c5f8:	68b5      	ldr	r5, [r6, #8]
 800c5fa:	2703      	movs	r7, #3
 800c5fc:	42ae      	cmp	r6, r5
 800c5fe:	d125      	bne.n	800c64c <_free_r+0x144>
 800c600:	2301      	movs	r3, #1
 800c602:	1080      	asrs	r0, r0, #2
 800c604:	4083      	lsls	r3, r0
 800c606:	6850      	ldr	r0, [r2, #4]
 800c608:	4303      	orrs	r3, r0
 800c60a:	6053      	str	r3, [r2, #4]
 800c60c:	60ce      	str	r6, [r1, #12]
 800c60e:	608d      	str	r5, [r1, #8]
 800c610:	60b1      	str	r1, [r6, #8]
 800c612:	60e9      	str	r1, [r5, #12]
 800c614:	e7a7      	b.n	800c566 <_free_r+0x5e>
 800c616:	2d14      	cmp	r5, #20
 800c618:	d802      	bhi.n	800c620 <_free_r+0x118>
 800c61a:	0028      	movs	r0, r5
 800c61c:	305b      	adds	r0, #91	; 0x5b
 800c61e:	e7e9      	b.n	800c5f4 <_free_r+0xec>
 800c620:	2d54      	cmp	r5, #84	; 0x54
 800c622:	d802      	bhi.n	800c62a <_free_r+0x122>
 800c624:	0b18      	lsrs	r0, r3, #12
 800c626:	306e      	adds	r0, #110	; 0x6e
 800c628:	e7e4      	b.n	800c5f4 <_free_r+0xec>
 800c62a:	20aa      	movs	r0, #170	; 0xaa
 800c62c:	0040      	lsls	r0, r0, #1
 800c62e:	4285      	cmp	r5, r0
 800c630:	d802      	bhi.n	800c638 <_free_r+0x130>
 800c632:	0bd8      	lsrs	r0, r3, #15
 800c634:	3077      	adds	r0, #119	; 0x77
 800c636:	e7dd      	b.n	800c5f4 <_free_r+0xec>
 800c638:	4e0b      	ldr	r6, [pc, #44]	; (800c668 <_free_r+0x160>)
 800c63a:	207e      	movs	r0, #126	; 0x7e
 800c63c:	42b5      	cmp	r5, r6
 800c63e:	d8d9      	bhi.n	800c5f4 <_free_r+0xec>
 800c640:	0c98      	lsrs	r0, r3, #18
 800c642:	307c      	adds	r0, #124	; 0x7c
 800c644:	e7d6      	b.n	800c5f4 <_free_r+0xec>
 800c646:	68ad      	ldr	r5, [r5, #8]
 800c648:	42ae      	cmp	r6, r5
 800c64a:	d003      	beq.n	800c654 <_free_r+0x14c>
 800c64c:	686a      	ldr	r2, [r5, #4]
 800c64e:	43ba      	bics	r2, r7
 800c650:	429a      	cmp	r2, r3
 800c652:	d8f8      	bhi.n	800c646 <_free_r+0x13e>
 800c654:	68ee      	ldr	r6, [r5, #12]
 800c656:	e7d9      	b.n	800c60c <_free_r+0x104>
 800c658:	20000028 	.word	0x20000028
 800c65c:	20000434 	.word	0x20000434
 800c660:	20000c68 	.word	0x20000c68
 800c664:	20000030 	.word	0x20000030
 800c668:	00000554 	.word	0x00000554

0800c66c <rshift>:
 800c66c:	0002      	movs	r2, r0
 800c66e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c670:	6904      	ldr	r4, [r0, #16]
 800c672:	114b      	asrs	r3, r1, #5
 800c674:	b085      	sub	sp, #20
 800c676:	3214      	adds	r2, #20
 800c678:	9302      	str	r3, [sp, #8]
 800c67a:	114d      	asrs	r5, r1, #5
 800c67c:	0013      	movs	r3, r2
 800c67e:	42ac      	cmp	r4, r5
 800c680:	dd32      	ble.n	800c6e8 <rshift+0x7c>
 800c682:	261f      	movs	r6, #31
 800c684:	000f      	movs	r7, r1
 800c686:	114b      	asrs	r3, r1, #5
 800c688:	009b      	lsls	r3, r3, #2
 800c68a:	00a5      	lsls	r5, r4, #2
 800c68c:	18d3      	adds	r3, r2, r3
 800c68e:	4037      	ands	r7, r6
 800c690:	1955      	adds	r5, r2, r5
 800c692:	9300      	str	r3, [sp, #0]
 800c694:	9701      	str	r7, [sp, #4]
 800c696:	4231      	tst	r1, r6
 800c698:	d10d      	bne.n	800c6b6 <rshift+0x4a>
 800c69a:	0016      	movs	r6, r2
 800c69c:	0019      	movs	r1, r3
 800c69e:	428d      	cmp	r5, r1
 800c6a0:	d836      	bhi.n	800c710 <rshift+0xa4>
 800c6a2:	9900      	ldr	r1, [sp, #0]
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	3903      	subs	r1, #3
 800c6a8:	428d      	cmp	r5, r1
 800c6aa:	d302      	bcc.n	800c6b2 <rshift+0x46>
 800c6ac:	9b02      	ldr	r3, [sp, #8]
 800c6ae:	1ae4      	subs	r4, r4, r3
 800c6b0:	00a3      	lsls	r3, r4, #2
 800c6b2:	18d3      	adds	r3, r2, r3
 800c6b4:	e018      	b.n	800c6e8 <rshift+0x7c>
 800c6b6:	2120      	movs	r1, #32
 800c6b8:	9e01      	ldr	r6, [sp, #4]
 800c6ba:	9f01      	ldr	r7, [sp, #4]
 800c6bc:	1b89      	subs	r1, r1, r6
 800c6be:	9e00      	ldr	r6, [sp, #0]
 800c6c0:	9103      	str	r1, [sp, #12]
 800c6c2:	ce02      	ldmia	r6!, {r1}
 800c6c4:	4694      	mov	ip, r2
 800c6c6:	40f9      	lsrs	r1, r7
 800c6c8:	42b5      	cmp	r5, r6
 800c6ca:	d816      	bhi.n	800c6fa <rshift+0x8e>
 800c6cc:	9e00      	ldr	r6, [sp, #0]
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	3601      	adds	r6, #1
 800c6d2:	42b5      	cmp	r5, r6
 800c6d4:	d303      	bcc.n	800c6de <rshift+0x72>
 800c6d6:	9b02      	ldr	r3, [sp, #8]
 800c6d8:	1ae3      	subs	r3, r4, r3
 800c6da:	009b      	lsls	r3, r3, #2
 800c6dc:	3b04      	subs	r3, #4
 800c6de:	18d3      	adds	r3, r2, r3
 800c6e0:	6019      	str	r1, [r3, #0]
 800c6e2:	2900      	cmp	r1, #0
 800c6e4:	d000      	beq.n	800c6e8 <rshift+0x7c>
 800c6e6:	3304      	adds	r3, #4
 800c6e8:	1a99      	subs	r1, r3, r2
 800c6ea:	1089      	asrs	r1, r1, #2
 800c6ec:	6101      	str	r1, [r0, #16]
 800c6ee:	4293      	cmp	r3, r2
 800c6f0:	d101      	bne.n	800c6f6 <rshift+0x8a>
 800c6f2:	2300      	movs	r3, #0
 800c6f4:	6143      	str	r3, [r0, #20]
 800c6f6:	b005      	add	sp, #20
 800c6f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6fa:	6837      	ldr	r7, [r6, #0]
 800c6fc:	9b03      	ldr	r3, [sp, #12]
 800c6fe:	409f      	lsls	r7, r3
 800c700:	430f      	orrs	r7, r1
 800c702:	4661      	mov	r1, ip
 800c704:	c180      	stmia	r1!, {r7}
 800c706:	468c      	mov	ip, r1
 800c708:	9b01      	ldr	r3, [sp, #4]
 800c70a:	ce02      	ldmia	r6!, {r1}
 800c70c:	40d9      	lsrs	r1, r3
 800c70e:	e7db      	b.n	800c6c8 <rshift+0x5c>
 800c710:	c980      	ldmia	r1!, {r7}
 800c712:	c680      	stmia	r6!, {r7}
 800c714:	e7c3      	b.n	800c69e <rshift+0x32>

0800c716 <__hexdig_fun>:
 800c716:	0002      	movs	r2, r0
 800c718:	3a30      	subs	r2, #48	; 0x30
 800c71a:	0003      	movs	r3, r0
 800c71c:	2a09      	cmp	r2, #9
 800c71e:	d802      	bhi.n	800c726 <__hexdig_fun+0x10>
 800c720:	3b20      	subs	r3, #32
 800c722:	b2d8      	uxtb	r0, r3
 800c724:	4770      	bx	lr
 800c726:	0002      	movs	r2, r0
 800c728:	3a61      	subs	r2, #97	; 0x61
 800c72a:	2a05      	cmp	r2, #5
 800c72c:	d801      	bhi.n	800c732 <__hexdig_fun+0x1c>
 800c72e:	3b47      	subs	r3, #71	; 0x47
 800c730:	e7f7      	b.n	800c722 <__hexdig_fun+0xc>
 800c732:	001a      	movs	r2, r3
 800c734:	3a41      	subs	r2, #65	; 0x41
 800c736:	2000      	movs	r0, #0
 800c738:	2a05      	cmp	r2, #5
 800c73a:	d8f3      	bhi.n	800c724 <__hexdig_fun+0xe>
 800c73c:	3b27      	subs	r3, #39	; 0x27
 800c73e:	e7f0      	b.n	800c722 <__hexdig_fun+0xc>

0800c740 <__gethex>:
 800c740:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c742:	b089      	sub	sp, #36	; 0x24
 800c744:	9307      	str	r3, [sp, #28]
 800c746:	2302      	movs	r3, #2
 800c748:	9201      	str	r2, [sp, #4]
 800c74a:	680a      	ldr	r2, [r1, #0]
 800c74c:	425b      	negs	r3, r3
 800c74e:	9003      	str	r0, [sp, #12]
 800c750:	9106      	str	r1, [sp, #24]
 800c752:	1c96      	adds	r6, r2, #2
 800c754:	1a9b      	subs	r3, r3, r2
 800c756:	199a      	adds	r2, r3, r6
 800c758:	9600      	str	r6, [sp, #0]
 800c75a:	9205      	str	r2, [sp, #20]
 800c75c:	9a00      	ldr	r2, [sp, #0]
 800c75e:	3601      	adds	r6, #1
 800c760:	7810      	ldrb	r0, [r2, #0]
 800c762:	2830      	cmp	r0, #48	; 0x30
 800c764:	d0f7      	beq.n	800c756 <__gethex+0x16>
 800c766:	f7ff ffd6 	bl	800c716 <__hexdig_fun>
 800c76a:	2300      	movs	r3, #0
 800c76c:	001d      	movs	r5, r3
 800c76e:	9302      	str	r3, [sp, #8]
 800c770:	4298      	cmp	r0, r3
 800c772:	d11d      	bne.n	800c7b0 <__gethex+0x70>
 800c774:	2201      	movs	r2, #1
 800c776:	49a6      	ldr	r1, [pc, #664]	; (800ca10 <__gethex+0x2d0>)
 800c778:	9800      	ldr	r0, [sp, #0]
 800c77a:	f7ff fd33 	bl	800c1e4 <strncmp>
 800c77e:	0007      	movs	r7, r0
 800c780:	42a8      	cmp	r0, r5
 800c782:	d169      	bne.n	800c858 <__gethex+0x118>
 800c784:	9b00      	ldr	r3, [sp, #0]
 800c786:	0034      	movs	r4, r6
 800c788:	7858      	ldrb	r0, [r3, #1]
 800c78a:	f7ff ffc4 	bl	800c716 <__hexdig_fun>
 800c78e:	2301      	movs	r3, #1
 800c790:	9302      	str	r3, [sp, #8]
 800c792:	42a8      	cmp	r0, r5
 800c794:	d02f      	beq.n	800c7f6 <__gethex+0xb6>
 800c796:	9600      	str	r6, [sp, #0]
 800c798:	9b00      	ldr	r3, [sp, #0]
 800c79a:	7818      	ldrb	r0, [r3, #0]
 800c79c:	2830      	cmp	r0, #48	; 0x30
 800c79e:	d009      	beq.n	800c7b4 <__gethex+0x74>
 800c7a0:	f7ff ffb9 	bl	800c716 <__hexdig_fun>
 800c7a4:	4242      	negs	r2, r0
 800c7a6:	4142      	adcs	r2, r0
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	0035      	movs	r5, r6
 800c7ac:	9202      	str	r2, [sp, #8]
 800c7ae:	9305      	str	r3, [sp, #20]
 800c7b0:	9c00      	ldr	r4, [sp, #0]
 800c7b2:	e004      	b.n	800c7be <__gethex+0x7e>
 800c7b4:	9b00      	ldr	r3, [sp, #0]
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	9300      	str	r3, [sp, #0]
 800c7ba:	e7ed      	b.n	800c798 <__gethex+0x58>
 800c7bc:	3401      	adds	r4, #1
 800c7be:	7820      	ldrb	r0, [r4, #0]
 800c7c0:	f7ff ffa9 	bl	800c716 <__hexdig_fun>
 800c7c4:	1e07      	subs	r7, r0, #0
 800c7c6:	d1f9      	bne.n	800c7bc <__gethex+0x7c>
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	0020      	movs	r0, r4
 800c7cc:	4990      	ldr	r1, [pc, #576]	; (800ca10 <__gethex+0x2d0>)
 800c7ce:	f7ff fd09 	bl	800c1e4 <strncmp>
 800c7d2:	2800      	cmp	r0, #0
 800c7d4:	d10d      	bne.n	800c7f2 <__gethex+0xb2>
 800c7d6:	2d00      	cmp	r5, #0
 800c7d8:	d106      	bne.n	800c7e8 <__gethex+0xa8>
 800c7da:	3401      	adds	r4, #1
 800c7dc:	0025      	movs	r5, r4
 800c7de:	7820      	ldrb	r0, [r4, #0]
 800c7e0:	f7ff ff99 	bl	800c716 <__hexdig_fun>
 800c7e4:	2800      	cmp	r0, #0
 800c7e6:	d102      	bne.n	800c7ee <__gethex+0xae>
 800c7e8:	1b2d      	subs	r5, r5, r4
 800c7ea:	00af      	lsls	r7, r5, #2
 800c7ec:	e003      	b.n	800c7f6 <__gethex+0xb6>
 800c7ee:	3401      	adds	r4, #1
 800c7f0:	e7f5      	b.n	800c7de <__gethex+0x9e>
 800c7f2:	2d00      	cmp	r5, #0
 800c7f4:	d1f8      	bne.n	800c7e8 <__gethex+0xa8>
 800c7f6:	2220      	movs	r2, #32
 800c7f8:	7823      	ldrb	r3, [r4, #0]
 800c7fa:	0026      	movs	r6, r4
 800c7fc:	4393      	bics	r3, r2
 800c7fe:	2b50      	cmp	r3, #80	; 0x50
 800c800:	d11d      	bne.n	800c83e <__gethex+0xfe>
 800c802:	7863      	ldrb	r3, [r4, #1]
 800c804:	2b2b      	cmp	r3, #43	; 0x2b
 800c806:	d02c      	beq.n	800c862 <__gethex+0x122>
 800c808:	2b2d      	cmp	r3, #45	; 0x2d
 800c80a:	d02e      	beq.n	800c86a <__gethex+0x12a>
 800c80c:	2300      	movs	r3, #0
 800c80e:	1c66      	adds	r6, r4, #1
 800c810:	9304      	str	r3, [sp, #16]
 800c812:	7830      	ldrb	r0, [r6, #0]
 800c814:	f7ff ff7f 	bl	800c716 <__hexdig_fun>
 800c818:	1e43      	subs	r3, r0, #1
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b18      	cmp	r3, #24
 800c81e:	d82b      	bhi.n	800c878 <__gethex+0x138>
 800c820:	3810      	subs	r0, #16
 800c822:	0005      	movs	r5, r0
 800c824:	7870      	ldrb	r0, [r6, #1]
 800c826:	f7ff ff76 	bl	800c716 <__hexdig_fun>
 800c82a:	1e43      	subs	r3, r0, #1
 800c82c:	b2db      	uxtb	r3, r3
 800c82e:	3601      	adds	r6, #1
 800c830:	2b18      	cmp	r3, #24
 800c832:	d91c      	bls.n	800c86e <__gethex+0x12e>
 800c834:	9b04      	ldr	r3, [sp, #16]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d000      	beq.n	800c83c <__gethex+0xfc>
 800c83a:	426d      	negs	r5, r5
 800c83c:	197f      	adds	r7, r7, r5
 800c83e:	9b06      	ldr	r3, [sp, #24]
 800c840:	601e      	str	r6, [r3, #0]
 800c842:	9b02      	ldr	r3, [sp, #8]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d019      	beq.n	800c87c <__gethex+0x13c>
 800c848:	2600      	movs	r6, #0
 800c84a:	9b05      	ldr	r3, [sp, #20]
 800c84c:	42b3      	cmp	r3, r6
 800c84e:	d100      	bne.n	800c852 <__gethex+0x112>
 800c850:	3606      	adds	r6, #6
 800c852:	0030      	movs	r0, r6
 800c854:	b009      	add	sp, #36	; 0x24
 800c856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c858:	2301      	movs	r3, #1
 800c85a:	2700      	movs	r7, #0
 800c85c:	9c00      	ldr	r4, [sp, #0]
 800c85e:	9302      	str	r3, [sp, #8]
 800c860:	e7c9      	b.n	800c7f6 <__gethex+0xb6>
 800c862:	2300      	movs	r3, #0
 800c864:	9304      	str	r3, [sp, #16]
 800c866:	1ca6      	adds	r6, r4, #2
 800c868:	e7d3      	b.n	800c812 <__gethex+0xd2>
 800c86a:	2301      	movs	r3, #1
 800c86c:	e7fa      	b.n	800c864 <__gethex+0x124>
 800c86e:	230a      	movs	r3, #10
 800c870:	435d      	muls	r5, r3
 800c872:	182d      	adds	r5, r5, r0
 800c874:	3d10      	subs	r5, #16
 800c876:	e7d5      	b.n	800c824 <__gethex+0xe4>
 800c878:	0026      	movs	r6, r4
 800c87a:	e7e0      	b.n	800c83e <__gethex+0xfe>
 800c87c:	9b00      	ldr	r3, [sp, #0]
 800c87e:	9902      	ldr	r1, [sp, #8]
 800c880:	1ae3      	subs	r3, r4, r3
 800c882:	3b01      	subs	r3, #1
 800c884:	2b07      	cmp	r3, #7
 800c886:	dc0a      	bgt.n	800c89e <__gethex+0x15e>
 800c888:	9803      	ldr	r0, [sp, #12]
 800c88a:	f000 fa5d 	bl	800cd48 <_Balloc>
 800c88e:	1e05      	subs	r5, r0, #0
 800c890:	d108      	bne.n	800c8a4 <__gethex+0x164>
 800c892:	002a      	movs	r2, r5
 800c894:	21e4      	movs	r1, #228	; 0xe4
 800c896:	4b5f      	ldr	r3, [pc, #380]	; (800ca14 <__gethex+0x2d4>)
 800c898:	485f      	ldr	r0, [pc, #380]	; (800ca18 <__gethex+0x2d8>)
 800c89a:	f003 fd19 	bl	80102d0 <__assert_func>
 800c89e:	3101      	adds	r1, #1
 800c8a0:	105b      	asrs	r3, r3, #1
 800c8a2:	e7ef      	b.n	800c884 <__gethex+0x144>
 800c8a4:	0003      	movs	r3, r0
 800c8a6:	3314      	adds	r3, #20
 800c8a8:	9302      	str	r3, [sp, #8]
 800c8aa:	9305      	str	r3, [sp, #20]
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	001e      	movs	r6, r3
 800c8b0:	9304      	str	r3, [sp, #16]
 800c8b2:	9b00      	ldr	r3, [sp, #0]
 800c8b4:	42a3      	cmp	r3, r4
 800c8b6:	d33f      	bcc.n	800c938 <__gethex+0x1f8>
 800c8b8:	9c05      	ldr	r4, [sp, #20]
 800c8ba:	9b02      	ldr	r3, [sp, #8]
 800c8bc:	c440      	stmia	r4!, {r6}
 800c8be:	1ae4      	subs	r4, r4, r3
 800c8c0:	10a4      	asrs	r4, r4, #2
 800c8c2:	0030      	movs	r0, r6
 800c8c4:	612c      	str	r4, [r5, #16]
 800c8c6:	f000 fb01 	bl	800cecc <__hi0bits>
 800c8ca:	9b01      	ldr	r3, [sp, #4]
 800c8cc:	0164      	lsls	r4, r4, #5
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	1a26      	subs	r6, r4, r0
 800c8d2:	9300      	str	r3, [sp, #0]
 800c8d4:	429e      	cmp	r6, r3
 800c8d6:	dd51      	ble.n	800c97c <__gethex+0x23c>
 800c8d8:	1af6      	subs	r6, r6, r3
 800c8da:	0031      	movs	r1, r6
 800c8dc:	0028      	movs	r0, r5
 800c8de:	f000 fe7b 	bl	800d5d8 <__any_on>
 800c8e2:	1e04      	subs	r4, r0, #0
 800c8e4:	d016      	beq.n	800c914 <__gethex+0x1d4>
 800c8e6:	2401      	movs	r4, #1
 800c8e8:	231f      	movs	r3, #31
 800c8ea:	0020      	movs	r0, r4
 800c8ec:	1e72      	subs	r2, r6, #1
 800c8ee:	4013      	ands	r3, r2
 800c8f0:	4098      	lsls	r0, r3
 800c8f2:	0003      	movs	r3, r0
 800c8f4:	1151      	asrs	r1, r2, #5
 800c8f6:	9802      	ldr	r0, [sp, #8]
 800c8f8:	0089      	lsls	r1, r1, #2
 800c8fa:	5809      	ldr	r1, [r1, r0]
 800c8fc:	4219      	tst	r1, r3
 800c8fe:	d009      	beq.n	800c914 <__gethex+0x1d4>
 800c900:	42a2      	cmp	r2, r4
 800c902:	dd06      	ble.n	800c912 <__gethex+0x1d2>
 800c904:	0028      	movs	r0, r5
 800c906:	1eb1      	subs	r1, r6, #2
 800c908:	f000 fe66 	bl	800d5d8 <__any_on>
 800c90c:	3402      	adds	r4, #2
 800c90e:	2800      	cmp	r0, #0
 800c910:	d100      	bne.n	800c914 <__gethex+0x1d4>
 800c912:	2402      	movs	r4, #2
 800c914:	0031      	movs	r1, r6
 800c916:	0028      	movs	r0, r5
 800c918:	f7ff fea8 	bl	800c66c <rshift>
 800c91c:	19bf      	adds	r7, r7, r6
 800c91e:	9b01      	ldr	r3, [sp, #4]
 800c920:	689b      	ldr	r3, [r3, #8]
 800c922:	42bb      	cmp	r3, r7
 800c924:	da3a      	bge.n	800c99c <__gethex+0x25c>
 800c926:	0029      	movs	r1, r5
 800c928:	9803      	ldr	r0, [sp, #12]
 800c92a:	f000 fa35 	bl	800cd98 <_Bfree>
 800c92e:	2300      	movs	r3, #0
 800c930:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c932:	26a3      	movs	r6, #163	; 0xa3
 800c934:	6013      	str	r3, [r2, #0]
 800c936:	e78c      	b.n	800c852 <__gethex+0x112>
 800c938:	3c01      	subs	r4, #1
 800c93a:	7823      	ldrb	r3, [r4, #0]
 800c93c:	2b2e      	cmp	r3, #46	; 0x2e
 800c93e:	d012      	beq.n	800c966 <__gethex+0x226>
 800c940:	9b04      	ldr	r3, [sp, #16]
 800c942:	2b20      	cmp	r3, #32
 800c944:	d104      	bne.n	800c950 <__gethex+0x210>
 800c946:	9b05      	ldr	r3, [sp, #20]
 800c948:	c340      	stmia	r3!, {r6}
 800c94a:	2600      	movs	r6, #0
 800c94c:	9305      	str	r3, [sp, #20]
 800c94e:	9604      	str	r6, [sp, #16]
 800c950:	7820      	ldrb	r0, [r4, #0]
 800c952:	f7ff fee0 	bl	800c716 <__hexdig_fun>
 800c956:	230f      	movs	r3, #15
 800c958:	4018      	ands	r0, r3
 800c95a:	9b04      	ldr	r3, [sp, #16]
 800c95c:	4098      	lsls	r0, r3
 800c95e:	3304      	adds	r3, #4
 800c960:	4306      	orrs	r6, r0
 800c962:	9304      	str	r3, [sp, #16]
 800c964:	e7a5      	b.n	800c8b2 <__gethex+0x172>
 800c966:	9b00      	ldr	r3, [sp, #0]
 800c968:	42a3      	cmp	r3, r4
 800c96a:	d8e9      	bhi.n	800c940 <__gethex+0x200>
 800c96c:	2201      	movs	r2, #1
 800c96e:	0020      	movs	r0, r4
 800c970:	4927      	ldr	r1, [pc, #156]	; (800ca10 <__gethex+0x2d0>)
 800c972:	f7ff fc37 	bl	800c1e4 <strncmp>
 800c976:	2800      	cmp	r0, #0
 800c978:	d1e2      	bne.n	800c940 <__gethex+0x200>
 800c97a:	e79a      	b.n	800c8b2 <__gethex+0x172>
 800c97c:	9b00      	ldr	r3, [sp, #0]
 800c97e:	2400      	movs	r4, #0
 800c980:	429e      	cmp	r6, r3
 800c982:	dacc      	bge.n	800c91e <__gethex+0x1de>
 800c984:	1b9e      	subs	r6, r3, r6
 800c986:	0029      	movs	r1, r5
 800c988:	0032      	movs	r2, r6
 800c98a:	9803      	ldr	r0, [sp, #12]
 800c98c:	f000 fbf0 	bl	800d170 <__lshift>
 800c990:	0003      	movs	r3, r0
 800c992:	3314      	adds	r3, #20
 800c994:	0005      	movs	r5, r0
 800c996:	1bbf      	subs	r7, r7, r6
 800c998:	9302      	str	r3, [sp, #8]
 800c99a:	e7c0      	b.n	800c91e <__gethex+0x1de>
 800c99c:	9b01      	ldr	r3, [sp, #4]
 800c99e:	685e      	ldr	r6, [r3, #4]
 800c9a0:	42be      	cmp	r6, r7
 800c9a2:	dd70      	ble.n	800ca86 <__gethex+0x346>
 800c9a4:	9b00      	ldr	r3, [sp, #0]
 800c9a6:	1bf6      	subs	r6, r6, r7
 800c9a8:	42b3      	cmp	r3, r6
 800c9aa:	dc37      	bgt.n	800ca1c <__gethex+0x2dc>
 800c9ac:	9b01      	ldr	r3, [sp, #4]
 800c9ae:	68db      	ldr	r3, [r3, #12]
 800c9b0:	2b02      	cmp	r3, #2
 800c9b2:	d024      	beq.n	800c9fe <__gethex+0x2be>
 800c9b4:	2b03      	cmp	r3, #3
 800c9b6:	d026      	beq.n	800ca06 <__gethex+0x2c6>
 800c9b8:	2b01      	cmp	r3, #1
 800c9ba:	d117      	bne.n	800c9ec <__gethex+0x2ac>
 800c9bc:	9b00      	ldr	r3, [sp, #0]
 800c9be:	42b3      	cmp	r3, r6
 800c9c0:	d114      	bne.n	800c9ec <__gethex+0x2ac>
 800c9c2:	2b01      	cmp	r3, #1
 800c9c4:	d10b      	bne.n	800c9de <__gethex+0x29e>
 800c9c6:	9b01      	ldr	r3, [sp, #4]
 800c9c8:	9a07      	ldr	r2, [sp, #28]
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	2662      	movs	r6, #98	; 0x62
 800c9ce:	6013      	str	r3, [r2, #0]
 800c9d0:	2301      	movs	r3, #1
 800c9d2:	9a02      	ldr	r2, [sp, #8]
 800c9d4:	612b      	str	r3, [r5, #16]
 800c9d6:	6013      	str	r3, [r2, #0]
 800c9d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9da:	601d      	str	r5, [r3, #0]
 800c9dc:	e739      	b.n	800c852 <__gethex+0x112>
 800c9de:	9900      	ldr	r1, [sp, #0]
 800c9e0:	0028      	movs	r0, r5
 800c9e2:	3901      	subs	r1, #1
 800c9e4:	f000 fdf8 	bl	800d5d8 <__any_on>
 800c9e8:	2800      	cmp	r0, #0
 800c9ea:	d1ec      	bne.n	800c9c6 <__gethex+0x286>
 800c9ec:	0029      	movs	r1, r5
 800c9ee:	9803      	ldr	r0, [sp, #12]
 800c9f0:	f000 f9d2 	bl	800cd98 <_Bfree>
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c9f8:	2650      	movs	r6, #80	; 0x50
 800c9fa:	6013      	str	r3, [r2, #0]
 800c9fc:	e729      	b.n	800c852 <__gethex+0x112>
 800c9fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d1f3      	bne.n	800c9ec <__gethex+0x2ac>
 800ca04:	e7df      	b.n	800c9c6 <__gethex+0x286>
 800ca06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d1dc      	bne.n	800c9c6 <__gethex+0x286>
 800ca0c:	e7ee      	b.n	800c9ec <__gethex+0x2ac>
 800ca0e:	46c0      	nop			; (mov r8, r8)
 800ca10:	080148a0 	.word	0x080148a0
 800ca14:	08014a01 	.word	0x08014a01
 800ca18:	08014a12 	.word	0x08014a12
 800ca1c:	1e77      	subs	r7, r6, #1
 800ca1e:	2c00      	cmp	r4, #0
 800ca20:	d12f      	bne.n	800ca82 <__gethex+0x342>
 800ca22:	2f00      	cmp	r7, #0
 800ca24:	d004      	beq.n	800ca30 <__gethex+0x2f0>
 800ca26:	0039      	movs	r1, r7
 800ca28:	0028      	movs	r0, r5
 800ca2a:	f000 fdd5 	bl	800d5d8 <__any_on>
 800ca2e:	0004      	movs	r4, r0
 800ca30:	231f      	movs	r3, #31
 800ca32:	117a      	asrs	r2, r7, #5
 800ca34:	401f      	ands	r7, r3
 800ca36:	3b1e      	subs	r3, #30
 800ca38:	40bb      	lsls	r3, r7
 800ca3a:	9902      	ldr	r1, [sp, #8]
 800ca3c:	0092      	lsls	r2, r2, #2
 800ca3e:	5852      	ldr	r2, [r2, r1]
 800ca40:	421a      	tst	r2, r3
 800ca42:	d001      	beq.n	800ca48 <__gethex+0x308>
 800ca44:	2302      	movs	r3, #2
 800ca46:	431c      	orrs	r4, r3
 800ca48:	9b00      	ldr	r3, [sp, #0]
 800ca4a:	0031      	movs	r1, r6
 800ca4c:	1b9b      	subs	r3, r3, r6
 800ca4e:	2602      	movs	r6, #2
 800ca50:	0028      	movs	r0, r5
 800ca52:	9300      	str	r3, [sp, #0]
 800ca54:	f7ff fe0a 	bl	800c66c <rshift>
 800ca58:	9b01      	ldr	r3, [sp, #4]
 800ca5a:	685f      	ldr	r7, [r3, #4]
 800ca5c:	2c00      	cmp	r4, #0
 800ca5e:	d041      	beq.n	800cae4 <__gethex+0x3a4>
 800ca60:	9b01      	ldr	r3, [sp, #4]
 800ca62:	68db      	ldr	r3, [r3, #12]
 800ca64:	2b02      	cmp	r3, #2
 800ca66:	d010      	beq.n	800ca8a <__gethex+0x34a>
 800ca68:	2b03      	cmp	r3, #3
 800ca6a:	d012      	beq.n	800ca92 <__gethex+0x352>
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d106      	bne.n	800ca7e <__gethex+0x33e>
 800ca70:	07a2      	lsls	r2, r4, #30
 800ca72:	d504      	bpl.n	800ca7e <__gethex+0x33e>
 800ca74:	9a02      	ldr	r2, [sp, #8]
 800ca76:	6812      	ldr	r2, [r2, #0]
 800ca78:	4314      	orrs	r4, r2
 800ca7a:	421c      	tst	r4, r3
 800ca7c:	d10c      	bne.n	800ca98 <__gethex+0x358>
 800ca7e:	2310      	movs	r3, #16
 800ca80:	e02f      	b.n	800cae2 <__gethex+0x3a2>
 800ca82:	2401      	movs	r4, #1
 800ca84:	e7d4      	b.n	800ca30 <__gethex+0x2f0>
 800ca86:	2601      	movs	r6, #1
 800ca88:	e7e8      	b.n	800ca5c <__gethex+0x31c>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ca8e:	1a9b      	subs	r3, r3, r2
 800ca90:	930f      	str	r3, [sp, #60]	; 0x3c
 800ca92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d0f2      	beq.n	800ca7e <__gethex+0x33e>
 800ca98:	692b      	ldr	r3, [r5, #16]
 800ca9a:	2000      	movs	r0, #0
 800ca9c:	9302      	str	r3, [sp, #8]
 800ca9e:	009b      	lsls	r3, r3, #2
 800caa0:	9304      	str	r3, [sp, #16]
 800caa2:	002b      	movs	r3, r5
 800caa4:	9a04      	ldr	r2, [sp, #16]
 800caa6:	3314      	adds	r3, #20
 800caa8:	1899      	adds	r1, r3, r2
 800caaa:	681a      	ldr	r2, [r3, #0]
 800caac:	1c54      	adds	r4, r2, #1
 800caae:	d01e      	beq.n	800caee <__gethex+0x3ae>
 800cab0:	3201      	adds	r2, #1
 800cab2:	601a      	str	r2, [r3, #0]
 800cab4:	002b      	movs	r3, r5
 800cab6:	3314      	adds	r3, #20
 800cab8:	2e02      	cmp	r6, #2
 800caba:	d141      	bne.n	800cb40 <__gethex+0x400>
 800cabc:	9a01      	ldr	r2, [sp, #4]
 800cabe:	9900      	ldr	r1, [sp, #0]
 800cac0:	6812      	ldr	r2, [r2, #0]
 800cac2:	3a01      	subs	r2, #1
 800cac4:	428a      	cmp	r2, r1
 800cac6:	d10b      	bne.n	800cae0 <__gethex+0x3a0>
 800cac8:	221f      	movs	r2, #31
 800caca:	9800      	ldr	r0, [sp, #0]
 800cacc:	1149      	asrs	r1, r1, #5
 800cace:	4002      	ands	r2, r0
 800cad0:	2001      	movs	r0, #1
 800cad2:	0004      	movs	r4, r0
 800cad4:	4094      	lsls	r4, r2
 800cad6:	0089      	lsls	r1, r1, #2
 800cad8:	58cb      	ldr	r3, [r1, r3]
 800cada:	4223      	tst	r3, r4
 800cadc:	d000      	beq.n	800cae0 <__gethex+0x3a0>
 800cade:	2601      	movs	r6, #1
 800cae0:	2320      	movs	r3, #32
 800cae2:	431e      	orrs	r6, r3
 800cae4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cae6:	601d      	str	r5, [r3, #0]
 800cae8:	9b07      	ldr	r3, [sp, #28]
 800caea:	601f      	str	r7, [r3, #0]
 800caec:	e6b1      	b.n	800c852 <__gethex+0x112>
 800caee:	c301      	stmia	r3!, {r0}
 800caf0:	4299      	cmp	r1, r3
 800caf2:	d8da      	bhi.n	800caaa <__gethex+0x36a>
 800caf4:	68ab      	ldr	r3, [r5, #8]
 800caf6:	9a02      	ldr	r2, [sp, #8]
 800caf8:	429a      	cmp	r2, r3
 800cafa:	db18      	blt.n	800cb2e <__gethex+0x3ee>
 800cafc:	6869      	ldr	r1, [r5, #4]
 800cafe:	9803      	ldr	r0, [sp, #12]
 800cb00:	3101      	adds	r1, #1
 800cb02:	f000 f921 	bl	800cd48 <_Balloc>
 800cb06:	1e04      	subs	r4, r0, #0
 800cb08:	d104      	bne.n	800cb14 <__gethex+0x3d4>
 800cb0a:	0022      	movs	r2, r4
 800cb0c:	2184      	movs	r1, #132	; 0x84
 800cb0e:	4b1c      	ldr	r3, [pc, #112]	; (800cb80 <__gethex+0x440>)
 800cb10:	481c      	ldr	r0, [pc, #112]	; (800cb84 <__gethex+0x444>)
 800cb12:	e6c2      	b.n	800c89a <__gethex+0x15a>
 800cb14:	0029      	movs	r1, r5
 800cb16:	692a      	ldr	r2, [r5, #16]
 800cb18:	310c      	adds	r1, #12
 800cb1a:	3202      	adds	r2, #2
 800cb1c:	0092      	lsls	r2, r2, #2
 800cb1e:	300c      	adds	r0, #12
 800cb20:	f7ff fc77 	bl	800c412 <memcpy>
 800cb24:	0029      	movs	r1, r5
 800cb26:	9803      	ldr	r0, [sp, #12]
 800cb28:	f000 f936 	bl	800cd98 <_Bfree>
 800cb2c:	0025      	movs	r5, r4
 800cb2e:	692b      	ldr	r3, [r5, #16]
 800cb30:	1c5a      	adds	r2, r3, #1
 800cb32:	612a      	str	r2, [r5, #16]
 800cb34:	2201      	movs	r2, #1
 800cb36:	3304      	adds	r3, #4
 800cb38:	009b      	lsls	r3, r3, #2
 800cb3a:	18eb      	adds	r3, r5, r3
 800cb3c:	605a      	str	r2, [r3, #4]
 800cb3e:	e7b9      	b.n	800cab4 <__gethex+0x374>
 800cb40:	692a      	ldr	r2, [r5, #16]
 800cb42:	9902      	ldr	r1, [sp, #8]
 800cb44:	428a      	cmp	r2, r1
 800cb46:	dd09      	ble.n	800cb5c <__gethex+0x41c>
 800cb48:	2101      	movs	r1, #1
 800cb4a:	0028      	movs	r0, r5
 800cb4c:	f7ff fd8e 	bl	800c66c <rshift>
 800cb50:	9b01      	ldr	r3, [sp, #4]
 800cb52:	3701      	adds	r7, #1
 800cb54:	689b      	ldr	r3, [r3, #8]
 800cb56:	42bb      	cmp	r3, r7
 800cb58:	dac1      	bge.n	800cade <__gethex+0x39e>
 800cb5a:	e6e4      	b.n	800c926 <__gethex+0x1e6>
 800cb5c:	221f      	movs	r2, #31
 800cb5e:	9c00      	ldr	r4, [sp, #0]
 800cb60:	9900      	ldr	r1, [sp, #0]
 800cb62:	2601      	movs	r6, #1
 800cb64:	4014      	ands	r4, r2
 800cb66:	4211      	tst	r1, r2
 800cb68:	d0ba      	beq.n	800cae0 <__gethex+0x3a0>
 800cb6a:	9a04      	ldr	r2, [sp, #16]
 800cb6c:	189b      	adds	r3, r3, r2
 800cb6e:	3b04      	subs	r3, #4
 800cb70:	6818      	ldr	r0, [r3, #0]
 800cb72:	f000 f9ab 	bl	800cecc <__hi0bits>
 800cb76:	2320      	movs	r3, #32
 800cb78:	1b1b      	subs	r3, r3, r4
 800cb7a:	4298      	cmp	r0, r3
 800cb7c:	dbe4      	blt.n	800cb48 <__gethex+0x408>
 800cb7e:	e7af      	b.n	800cae0 <__gethex+0x3a0>
 800cb80:	08014a01 	.word	0x08014a01
 800cb84:	08014a12 	.word	0x08014a12

0800cb88 <L_shift>:
 800cb88:	2308      	movs	r3, #8
 800cb8a:	b570      	push	{r4, r5, r6, lr}
 800cb8c:	2520      	movs	r5, #32
 800cb8e:	1a9a      	subs	r2, r3, r2
 800cb90:	0092      	lsls	r2, r2, #2
 800cb92:	1aad      	subs	r5, r5, r2
 800cb94:	6843      	ldr	r3, [r0, #4]
 800cb96:	6804      	ldr	r4, [r0, #0]
 800cb98:	001e      	movs	r6, r3
 800cb9a:	40ae      	lsls	r6, r5
 800cb9c:	40d3      	lsrs	r3, r2
 800cb9e:	4334      	orrs	r4, r6
 800cba0:	6004      	str	r4, [r0, #0]
 800cba2:	6043      	str	r3, [r0, #4]
 800cba4:	3004      	adds	r0, #4
 800cba6:	4288      	cmp	r0, r1
 800cba8:	d3f4      	bcc.n	800cb94 <L_shift+0xc>
 800cbaa:	bd70      	pop	{r4, r5, r6, pc}

0800cbac <__match>:
 800cbac:	b530      	push	{r4, r5, lr}
 800cbae:	6803      	ldr	r3, [r0, #0]
 800cbb0:	780c      	ldrb	r4, [r1, #0]
 800cbb2:	3301      	adds	r3, #1
 800cbb4:	2c00      	cmp	r4, #0
 800cbb6:	d102      	bne.n	800cbbe <__match+0x12>
 800cbb8:	6003      	str	r3, [r0, #0]
 800cbba:	2001      	movs	r0, #1
 800cbbc:	bd30      	pop	{r4, r5, pc}
 800cbbe:	781a      	ldrb	r2, [r3, #0]
 800cbc0:	0015      	movs	r5, r2
 800cbc2:	3d41      	subs	r5, #65	; 0x41
 800cbc4:	2d19      	cmp	r5, #25
 800cbc6:	d800      	bhi.n	800cbca <__match+0x1e>
 800cbc8:	3220      	adds	r2, #32
 800cbca:	3101      	adds	r1, #1
 800cbcc:	42a2      	cmp	r2, r4
 800cbce:	d0ef      	beq.n	800cbb0 <__match+0x4>
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	e7f3      	b.n	800cbbc <__match+0x10>

0800cbd4 <__hexnan>:
 800cbd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbd6:	680b      	ldr	r3, [r1, #0]
 800cbd8:	b08b      	sub	sp, #44	; 0x2c
 800cbda:	9201      	str	r2, [sp, #4]
 800cbdc:	9901      	ldr	r1, [sp, #4]
 800cbde:	115a      	asrs	r2, r3, #5
 800cbe0:	0092      	lsls	r2, r2, #2
 800cbe2:	188a      	adds	r2, r1, r2
 800cbe4:	9202      	str	r2, [sp, #8]
 800cbe6:	0019      	movs	r1, r3
 800cbe8:	221f      	movs	r2, #31
 800cbea:	4011      	ands	r1, r2
 800cbec:	9008      	str	r0, [sp, #32]
 800cbee:	9106      	str	r1, [sp, #24]
 800cbf0:	4213      	tst	r3, r2
 800cbf2:	d002      	beq.n	800cbfa <__hexnan+0x26>
 800cbf4:	9b02      	ldr	r3, [sp, #8]
 800cbf6:	3304      	adds	r3, #4
 800cbf8:	9302      	str	r3, [sp, #8]
 800cbfa:	9b02      	ldr	r3, [sp, #8]
 800cbfc:	2500      	movs	r5, #0
 800cbfe:	1f1f      	subs	r7, r3, #4
 800cc00:	003e      	movs	r6, r7
 800cc02:	003c      	movs	r4, r7
 800cc04:	9b08      	ldr	r3, [sp, #32]
 800cc06:	603d      	str	r5, [r7, #0]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	9507      	str	r5, [sp, #28]
 800cc0c:	9305      	str	r3, [sp, #20]
 800cc0e:	9503      	str	r5, [sp, #12]
 800cc10:	9b05      	ldr	r3, [sp, #20]
 800cc12:	3301      	adds	r3, #1
 800cc14:	9309      	str	r3, [sp, #36]	; 0x24
 800cc16:	9b05      	ldr	r3, [sp, #20]
 800cc18:	785b      	ldrb	r3, [r3, #1]
 800cc1a:	9304      	str	r3, [sp, #16]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d028      	beq.n	800cc72 <__hexnan+0x9e>
 800cc20:	9804      	ldr	r0, [sp, #16]
 800cc22:	f7ff fd78 	bl	800c716 <__hexdig_fun>
 800cc26:	2800      	cmp	r0, #0
 800cc28:	d154      	bne.n	800ccd4 <__hexnan+0x100>
 800cc2a:	9b04      	ldr	r3, [sp, #16]
 800cc2c:	2b20      	cmp	r3, #32
 800cc2e:	d819      	bhi.n	800cc64 <__hexnan+0x90>
 800cc30:	9b03      	ldr	r3, [sp, #12]
 800cc32:	9a07      	ldr	r2, [sp, #28]
 800cc34:	4293      	cmp	r3, r2
 800cc36:	dd12      	ble.n	800cc5e <__hexnan+0x8a>
 800cc38:	42b4      	cmp	r4, r6
 800cc3a:	d206      	bcs.n	800cc4a <__hexnan+0x76>
 800cc3c:	2d07      	cmp	r5, #7
 800cc3e:	dc04      	bgt.n	800cc4a <__hexnan+0x76>
 800cc40:	002a      	movs	r2, r5
 800cc42:	0031      	movs	r1, r6
 800cc44:	0020      	movs	r0, r4
 800cc46:	f7ff ff9f 	bl	800cb88 <L_shift>
 800cc4a:	9b01      	ldr	r3, [sp, #4]
 800cc4c:	2508      	movs	r5, #8
 800cc4e:	429c      	cmp	r4, r3
 800cc50:	d905      	bls.n	800cc5e <__hexnan+0x8a>
 800cc52:	1f26      	subs	r6, r4, #4
 800cc54:	2500      	movs	r5, #0
 800cc56:	0034      	movs	r4, r6
 800cc58:	9b03      	ldr	r3, [sp, #12]
 800cc5a:	6035      	str	r5, [r6, #0]
 800cc5c:	9307      	str	r3, [sp, #28]
 800cc5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc60:	9305      	str	r3, [sp, #20]
 800cc62:	e7d5      	b.n	800cc10 <__hexnan+0x3c>
 800cc64:	9b04      	ldr	r3, [sp, #16]
 800cc66:	2b29      	cmp	r3, #41	; 0x29
 800cc68:	d159      	bne.n	800cd1e <__hexnan+0x14a>
 800cc6a:	9b05      	ldr	r3, [sp, #20]
 800cc6c:	9a08      	ldr	r2, [sp, #32]
 800cc6e:	3302      	adds	r3, #2
 800cc70:	6013      	str	r3, [r2, #0]
 800cc72:	9b03      	ldr	r3, [sp, #12]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d052      	beq.n	800cd1e <__hexnan+0x14a>
 800cc78:	42b4      	cmp	r4, r6
 800cc7a:	d206      	bcs.n	800cc8a <__hexnan+0xb6>
 800cc7c:	2d07      	cmp	r5, #7
 800cc7e:	dc04      	bgt.n	800cc8a <__hexnan+0xb6>
 800cc80:	002a      	movs	r2, r5
 800cc82:	0031      	movs	r1, r6
 800cc84:	0020      	movs	r0, r4
 800cc86:	f7ff ff7f 	bl	800cb88 <L_shift>
 800cc8a:	9b01      	ldr	r3, [sp, #4]
 800cc8c:	429c      	cmp	r4, r3
 800cc8e:	d935      	bls.n	800ccfc <__hexnan+0x128>
 800cc90:	001a      	movs	r2, r3
 800cc92:	0023      	movs	r3, r4
 800cc94:	cb02      	ldmia	r3!, {r1}
 800cc96:	c202      	stmia	r2!, {r1}
 800cc98:	429f      	cmp	r7, r3
 800cc9a:	d2fb      	bcs.n	800cc94 <__hexnan+0xc0>
 800cc9c:	9b02      	ldr	r3, [sp, #8]
 800cc9e:	1c62      	adds	r2, r4, #1
 800cca0:	1ed9      	subs	r1, r3, #3
 800cca2:	2304      	movs	r3, #4
 800cca4:	4291      	cmp	r1, r2
 800cca6:	d305      	bcc.n	800ccb4 <__hexnan+0xe0>
 800cca8:	9b02      	ldr	r3, [sp, #8]
 800ccaa:	3b04      	subs	r3, #4
 800ccac:	1b1b      	subs	r3, r3, r4
 800ccae:	089b      	lsrs	r3, r3, #2
 800ccb0:	3301      	adds	r3, #1
 800ccb2:	009b      	lsls	r3, r3, #2
 800ccb4:	9a01      	ldr	r2, [sp, #4]
 800ccb6:	18d3      	adds	r3, r2, r3
 800ccb8:	2200      	movs	r2, #0
 800ccba:	c304      	stmia	r3!, {r2}
 800ccbc:	429f      	cmp	r7, r3
 800ccbe:	d2fc      	bcs.n	800ccba <__hexnan+0xe6>
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d104      	bne.n	800ccd0 <__hexnan+0xfc>
 800ccc6:	9b01      	ldr	r3, [sp, #4]
 800ccc8:	429f      	cmp	r7, r3
 800ccca:	d126      	bne.n	800cd1a <__hexnan+0x146>
 800cccc:	2301      	movs	r3, #1
 800ccce:	603b      	str	r3, [r7, #0]
 800ccd0:	2005      	movs	r0, #5
 800ccd2:	e025      	b.n	800cd20 <__hexnan+0x14c>
 800ccd4:	9b03      	ldr	r3, [sp, #12]
 800ccd6:	3501      	adds	r5, #1
 800ccd8:	3301      	adds	r3, #1
 800ccda:	9303      	str	r3, [sp, #12]
 800ccdc:	2d08      	cmp	r5, #8
 800ccde:	dd06      	ble.n	800ccee <__hexnan+0x11a>
 800cce0:	9b01      	ldr	r3, [sp, #4]
 800cce2:	429c      	cmp	r4, r3
 800cce4:	d9bb      	bls.n	800cc5e <__hexnan+0x8a>
 800cce6:	2300      	movs	r3, #0
 800cce8:	2501      	movs	r5, #1
 800ccea:	3c04      	subs	r4, #4
 800ccec:	6023      	str	r3, [r4, #0]
 800ccee:	220f      	movs	r2, #15
 800ccf0:	6823      	ldr	r3, [r4, #0]
 800ccf2:	4010      	ands	r0, r2
 800ccf4:	011b      	lsls	r3, r3, #4
 800ccf6:	4303      	orrs	r3, r0
 800ccf8:	6023      	str	r3, [r4, #0]
 800ccfa:	e7b0      	b.n	800cc5e <__hexnan+0x8a>
 800ccfc:	9b06      	ldr	r3, [sp, #24]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d0de      	beq.n	800ccc0 <__hexnan+0xec>
 800cd02:	2320      	movs	r3, #32
 800cd04:	9a06      	ldr	r2, [sp, #24]
 800cd06:	9902      	ldr	r1, [sp, #8]
 800cd08:	1a9b      	subs	r3, r3, r2
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	4252      	negs	r2, r2
 800cd0e:	40da      	lsrs	r2, r3
 800cd10:	3904      	subs	r1, #4
 800cd12:	680b      	ldr	r3, [r1, #0]
 800cd14:	4013      	ands	r3, r2
 800cd16:	600b      	str	r3, [r1, #0]
 800cd18:	e7d2      	b.n	800ccc0 <__hexnan+0xec>
 800cd1a:	3f04      	subs	r7, #4
 800cd1c:	e7d0      	b.n	800ccc0 <__hexnan+0xec>
 800cd1e:	2004      	movs	r0, #4
 800cd20:	b00b      	add	sp, #44	; 0x2c
 800cd22:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cd24 <__ascii_mbtowc>:
 800cd24:	b082      	sub	sp, #8
 800cd26:	2900      	cmp	r1, #0
 800cd28:	d100      	bne.n	800cd2c <__ascii_mbtowc+0x8>
 800cd2a:	a901      	add	r1, sp, #4
 800cd2c:	1e10      	subs	r0, r2, #0
 800cd2e:	d006      	beq.n	800cd3e <__ascii_mbtowc+0x1a>
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d006      	beq.n	800cd42 <__ascii_mbtowc+0x1e>
 800cd34:	7813      	ldrb	r3, [r2, #0]
 800cd36:	600b      	str	r3, [r1, #0]
 800cd38:	7810      	ldrb	r0, [r2, #0]
 800cd3a:	1e43      	subs	r3, r0, #1
 800cd3c:	4198      	sbcs	r0, r3
 800cd3e:	b002      	add	sp, #8
 800cd40:	4770      	bx	lr
 800cd42:	2002      	movs	r0, #2
 800cd44:	4240      	negs	r0, r0
 800cd46:	e7fa      	b.n	800cd3e <__ascii_mbtowc+0x1a>

0800cd48 <_Balloc>:
 800cd48:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cd4a:	b570      	push	{r4, r5, r6, lr}
 800cd4c:	0006      	movs	r6, r0
 800cd4e:	000c      	movs	r4, r1
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d012      	beq.n	800cd7a <_Balloc+0x32>
 800cd54:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800cd56:	00a2      	lsls	r2, r4, #2
 800cd58:	189b      	adds	r3, r3, r2
 800cd5a:	6818      	ldr	r0, [r3, #0]
 800cd5c:	2800      	cmp	r0, #0
 800cd5e:	d115      	bne.n	800cd8c <_Balloc+0x44>
 800cd60:	2101      	movs	r1, #1
 800cd62:	000d      	movs	r5, r1
 800cd64:	40a5      	lsls	r5, r4
 800cd66:	1d6a      	adds	r2, r5, #5
 800cd68:	0030      	movs	r0, r6
 800cd6a:	0092      	lsls	r2, r2, #2
 800cd6c:	f003 face 	bl	801030c <_calloc_r>
 800cd70:	2800      	cmp	r0, #0
 800cd72:	d009      	beq.n	800cd88 <_Balloc+0x40>
 800cd74:	6044      	str	r4, [r0, #4]
 800cd76:	6085      	str	r5, [r0, #8]
 800cd78:	e00a      	b.n	800cd90 <_Balloc+0x48>
 800cd7a:	2221      	movs	r2, #33	; 0x21
 800cd7c:	2104      	movs	r1, #4
 800cd7e:	f003 fac5 	bl	801030c <_calloc_r>
 800cd82:	6470      	str	r0, [r6, #68]	; 0x44
 800cd84:	2800      	cmp	r0, #0
 800cd86:	d1e5      	bne.n	800cd54 <_Balloc+0xc>
 800cd88:	2000      	movs	r0, #0
 800cd8a:	bd70      	pop	{r4, r5, r6, pc}
 800cd8c:	6802      	ldr	r2, [r0, #0]
 800cd8e:	601a      	str	r2, [r3, #0]
 800cd90:	2300      	movs	r3, #0
 800cd92:	6103      	str	r3, [r0, #16]
 800cd94:	60c3      	str	r3, [r0, #12]
 800cd96:	e7f8      	b.n	800cd8a <_Balloc+0x42>

0800cd98 <_Bfree>:
 800cd98:	2900      	cmp	r1, #0
 800cd9a:	d006      	beq.n	800cdaa <_Bfree+0x12>
 800cd9c:	684a      	ldr	r2, [r1, #4]
 800cd9e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800cda0:	0092      	lsls	r2, r2, #2
 800cda2:	189b      	adds	r3, r3, r2
 800cda4:	681a      	ldr	r2, [r3, #0]
 800cda6:	600a      	str	r2, [r1, #0]
 800cda8:	6019      	str	r1, [r3, #0]
 800cdaa:	4770      	bx	lr

0800cdac <__multadd>:
 800cdac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cdae:	000e      	movs	r6, r1
 800cdb0:	9001      	str	r0, [sp, #4]
 800cdb2:	000c      	movs	r4, r1
 800cdb4:	001d      	movs	r5, r3
 800cdb6:	2000      	movs	r0, #0
 800cdb8:	690f      	ldr	r7, [r1, #16]
 800cdba:	3614      	adds	r6, #20
 800cdbc:	6833      	ldr	r3, [r6, #0]
 800cdbe:	3001      	adds	r0, #1
 800cdc0:	b299      	uxth	r1, r3
 800cdc2:	4351      	muls	r1, r2
 800cdc4:	0c1b      	lsrs	r3, r3, #16
 800cdc6:	4353      	muls	r3, r2
 800cdc8:	1949      	adds	r1, r1, r5
 800cdca:	0c0d      	lsrs	r5, r1, #16
 800cdcc:	195b      	adds	r3, r3, r5
 800cdce:	0c1d      	lsrs	r5, r3, #16
 800cdd0:	b289      	uxth	r1, r1
 800cdd2:	041b      	lsls	r3, r3, #16
 800cdd4:	185b      	adds	r3, r3, r1
 800cdd6:	c608      	stmia	r6!, {r3}
 800cdd8:	4287      	cmp	r7, r0
 800cdda:	dcef      	bgt.n	800cdbc <__multadd+0x10>
 800cddc:	2d00      	cmp	r5, #0
 800cdde:	d022      	beq.n	800ce26 <__multadd+0x7a>
 800cde0:	68a3      	ldr	r3, [r4, #8]
 800cde2:	42bb      	cmp	r3, r7
 800cde4:	dc19      	bgt.n	800ce1a <__multadd+0x6e>
 800cde6:	6861      	ldr	r1, [r4, #4]
 800cde8:	9801      	ldr	r0, [sp, #4]
 800cdea:	3101      	adds	r1, #1
 800cdec:	f7ff ffac 	bl	800cd48 <_Balloc>
 800cdf0:	1e06      	subs	r6, r0, #0
 800cdf2:	d105      	bne.n	800ce00 <__multadd+0x54>
 800cdf4:	0032      	movs	r2, r6
 800cdf6:	21ba      	movs	r1, #186	; 0xba
 800cdf8:	4b0c      	ldr	r3, [pc, #48]	; (800ce2c <__multadd+0x80>)
 800cdfa:	480d      	ldr	r0, [pc, #52]	; (800ce30 <__multadd+0x84>)
 800cdfc:	f003 fa68 	bl	80102d0 <__assert_func>
 800ce00:	0021      	movs	r1, r4
 800ce02:	6922      	ldr	r2, [r4, #16]
 800ce04:	310c      	adds	r1, #12
 800ce06:	3202      	adds	r2, #2
 800ce08:	0092      	lsls	r2, r2, #2
 800ce0a:	300c      	adds	r0, #12
 800ce0c:	f7ff fb01 	bl	800c412 <memcpy>
 800ce10:	0021      	movs	r1, r4
 800ce12:	9801      	ldr	r0, [sp, #4]
 800ce14:	f7ff ffc0 	bl	800cd98 <_Bfree>
 800ce18:	0034      	movs	r4, r6
 800ce1a:	1d3b      	adds	r3, r7, #4
 800ce1c:	009b      	lsls	r3, r3, #2
 800ce1e:	18e3      	adds	r3, r4, r3
 800ce20:	605d      	str	r5, [r3, #4]
 800ce22:	1c7b      	adds	r3, r7, #1
 800ce24:	6123      	str	r3, [r4, #16]
 800ce26:	0020      	movs	r0, r4
 800ce28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ce2a:	46c0      	nop			; (mov r8, r8)
 800ce2c:	08014a01 	.word	0x08014a01
 800ce30:	08014a72 	.word	0x08014a72

0800ce34 <__s2b>:
 800ce34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ce36:	0006      	movs	r6, r0
 800ce38:	0018      	movs	r0, r3
 800ce3a:	000c      	movs	r4, r1
 800ce3c:	3008      	adds	r0, #8
 800ce3e:	2109      	movs	r1, #9
 800ce40:	9301      	str	r3, [sp, #4]
 800ce42:	0015      	movs	r5, r2
 800ce44:	f7f3 fa04 	bl	8000250 <__divsi3>
 800ce48:	2301      	movs	r3, #1
 800ce4a:	2100      	movs	r1, #0
 800ce4c:	4283      	cmp	r3, r0
 800ce4e:	db0a      	blt.n	800ce66 <__s2b+0x32>
 800ce50:	0030      	movs	r0, r6
 800ce52:	f7ff ff79 	bl	800cd48 <_Balloc>
 800ce56:	1e01      	subs	r1, r0, #0
 800ce58:	d108      	bne.n	800ce6c <__s2b+0x38>
 800ce5a:	000a      	movs	r2, r1
 800ce5c:	4b19      	ldr	r3, [pc, #100]	; (800cec4 <__s2b+0x90>)
 800ce5e:	481a      	ldr	r0, [pc, #104]	; (800cec8 <__s2b+0x94>)
 800ce60:	31d3      	adds	r1, #211	; 0xd3
 800ce62:	f003 fa35 	bl	80102d0 <__assert_func>
 800ce66:	005b      	lsls	r3, r3, #1
 800ce68:	3101      	adds	r1, #1
 800ce6a:	e7ef      	b.n	800ce4c <__s2b+0x18>
 800ce6c:	9b08      	ldr	r3, [sp, #32]
 800ce6e:	6143      	str	r3, [r0, #20]
 800ce70:	2301      	movs	r3, #1
 800ce72:	6103      	str	r3, [r0, #16]
 800ce74:	2d09      	cmp	r5, #9
 800ce76:	dd18      	ble.n	800ceaa <__s2b+0x76>
 800ce78:	0023      	movs	r3, r4
 800ce7a:	3309      	adds	r3, #9
 800ce7c:	001f      	movs	r7, r3
 800ce7e:	9300      	str	r3, [sp, #0]
 800ce80:	1964      	adds	r4, r4, r5
 800ce82:	783b      	ldrb	r3, [r7, #0]
 800ce84:	220a      	movs	r2, #10
 800ce86:	0030      	movs	r0, r6
 800ce88:	3b30      	subs	r3, #48	; 0x30
 800ce8a:	f7ff ff8f 	bl	800cdac <__multadd>
 800ce8e:	3701      	adds	r7, #1
 800ce90:	0001      	movs	r1, r0
 800ce92:	42a7      	cmp	r7, r4
 800ce94:	d1f5      	bne.n	800ce82 <__s2b+0x4e>
 800ce96:	002c      	movs	r4, r5
 800ce98:	9b00      	ldr	r3, [sp, #0]
 800ce9a:	3c08      	subs	r4, #8
 800ce9c:	191c      	adds	r4, r3, r4
 800ce9e:	002f      	movs	r7, r5
 800cea0:	9b01      	ldr	r3, [sp, #4]
 800cea2:	429f      	cmp	r7, r3
 800cea4:	db04      	blt.n	800ceb0 <__s2b+0x7c>
 800cea6:	0008      	movs	r0, r1
 800cea8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ceaa:	2509      	movs	r5, #9
 800ceac:	340a      	adds	r4, #10
 800ceae:	e7f6      	b.n	800ce9e <__s2b+0x6a>
 800ceb0:	1b63      	subs	r3, r4, r5
 800ceb2:	5ddb      	ldrb	r3, [r3, r7]
 800ceb4:	220a      	movs	r2, #10
 800ceb6:	0030      	movs	r0, r6
 800ceb8:	3b30      	subs	r3, #48	; 0x30
 800ceba:	f7ff ff77 	bl	800cdac <__multadd>
 800cebe:	3701      	adds	r7, #1
 800cec0:	0001      	movs	r1, r0
 800cec2:	e7ed      	b.n	800cea0 <__s2b+0x6c>
 800cec4:	08014a01 	.word	0x08014a01
 800cec8:	08014a72 	.word	0x08014a72

0800cecc <__hi0bits>:
 800cecc:	0003      	movs	r3, r0
 800cece:	0c02      	lsrs	r2, r0, #16
 800ced0:	2000      	movs	r0, #0
 800ced2:	4282      	cmp	r2, r0
 800ced4:	d101      	bne.n	800ceda <__hi0bits+0xe>
 800ced6:	041b      	lsls	r3, r3, #16
 800ced8:	3010      	adds	r0, #16
 800ceda:	0e1a      	lsrs	r2, r3, #24
 800cedc:	d101      	bne.n	800cee2 <__hi0bits+0x16>
 800cede:	3008      	adds	r0, #8
 800cee0:	021b      	lsls	r3, r3, #8
 800cee2:	0f1a      	lsrs	r2, r3, #28
 800cee4:	d101      	bne.n	800ceea <__hi0bits+0x1e>
 800cee6:	3004      	adds	r0, #4
 800cee8:	011b      	lsls	r3, r3, #4
 800ceea:	0f9a      	lsrs	r2, r3, #30
 800ceec:	d101      	bne.n	800cef2 <__hi0bits+0x26>
 800ceee:	3002      	adds	r0, #2
 800cef0:	009b      	lsls	r3, r3, #2
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	db03      	blt.n	800cefe <__hi0bits+0x32>
 800cef6:	3001      	adds	r0, #1
 800cef8:	005b      	lsls	r3, r3, #1
 800cefa:	d400      	bmi.n	800cefe <__hi0bits+0x32>
 800cefc:	2020      	movs	r0, #32
 800cefe:	4770      	bx	lr

0800cf00 <__lo0bits>:
 800cf00:	6803      	ldr	r3, [r0, #0]
 800cf02:	0001      	movs	r1, r0
 800cf04:	2207      	movs	r2, #7
 800cf06:	0018      	movs	r0, r3
 800cf08:	4010      	ands	r0, r2
 800cf0a:	4213      	tst	r3, r2
 800cf0c:	d00d      	beq.n	800cf2a <__lo0bits+0x2a>
 800cf0e:	3a06      	subs	r2, #6
 800cf10:	2000      	movs	r0, #0
 800cf12:	4213      	tst	r3, r2
 800cf14:	d105      	bne.n	800cf22 <__lo0bits+0x22>
 800cf16:	3002      	adds	r0, #2
 800cf18:	4203      	tst	r3, r0
 800cf1a:	d003      	beq.n	800cf24 <__lo0bits+0x24>
 800cf1c:	40d3      	lsrs	r3, r2
 800cf1e:	0010      	movs	r0, r2
 800cf20:	600b      	str	r3, [r1, #0]
 800cf22:	4770      	bx	lr
 800cf24:	089b      	lsrs	r3, r3, #2
 800cf26:	600b      	str	r3, [r1, #0]
 800cf28:	e7fb      	b.n	800cf22 <__lo0bits+0x22>
 800cf2a:	b29a      	uxth	r2, r3
 800cf2c:	2a00      	cmp	r2, #0
 800cf2e:	d101      	bne.n	800cf34 <__lo0bits+0x34>
 800cf30:	2010      	movs	r0, #16
 800cf32:	0c1b      	lsrs	r3, r3, #16
 800cf34:	b2da      	uxtb	r2, r3
 800cf36:	2a00      	cmp	r2, #0
 800cf38:	d101      	bne.n	800cf3e <__lo0bits+0x3e>
 800cf3a:	3008      	adds	r0, #8
 800cf3c:	0a1b      	lsrs	r3, r3, #8
 800cf3e:	071a      	lsls	r2, r3, #28
 800cf40:	d101      	bne.n	800cf46 <__lo0bits+0x46>
 800cf42:	3004      	adds	r0, #4
 800cf44:	091b      	lsrs	r3, r3, #4
 800cf46:	079a      	lsls	r2, r3, #30
 800cf48:	d101      	bne.n	800cf4e <__lo0bits+0x4e>
 800cf4a:	3002      	adds	r0, #2
 800cf4c:	089b      	lsrs	r3, r3, #2
 800cf4e:	07da      	lsls	r2, r3, #31
 800cf50:	d4e9      	bmi.n	800cf26 <__lo0bits+0x26>
 800cf52:	3001      	adds	r0, #1
 800cf54:	085b      	lsrs	r3, r3, #1
 800cf56:	d1e6      	bne.n	800cf26 <__lo0bits+0x26>
 800cf58:	2020      	movs	r0, #32
 800cf5a:	e7e2      	b.n	800cf22 <__lo0bits+0x22>

0800cf5c <__i2b>:
 800cf5c:	b510      	push	{r4, lr}
 800cf5e:	000c      	movs	r4, r1
 800cf60:	2101      	movs	r1, #1
 800cf62:	f7ff fef1 	bl	800cd48 <_Balloc>
 800cf66:	2800      	cmp	r0, #0
 800cf68:	d107      	bne.n	800cf7a <__i2b+0x1e>
 800cf6a:	2146      	movs	r1, #70	; 0x46
 800cf6c:	4c05      	ldr	r4, [pc, #20]	; (800cf84 <__i2b+0x28>)
 800cf6e:	0002      	movs	r2, r0
 800cf70:	4b05      	ldr	r3, [pc, #20]	; (800cf88 <__i2b+0x2c>)
 800cf72:	0020      	movs	r0, r4
 800cf74:	31ff      	adds	r1, #255	; 0xff
 800cf76:	f003 f9ab 	bl	80102d0 <__assert_func>
 800cf7a:	2301      	movs	r3, #1
 800cf7c:	6144      	str	r4, [r0, #20]
 800cf7e:	6103      	str	r3, [r0, #16]
 800cf80:	bd10      	pop	{r4, pc}
 800cf82:	46c0      	nop			; (mov r8, r8)
 800cf84:	08014a72 	.word	0x08014a72
 800cf88:	08014a01 	.word	0x08014a01

0800cf8c <__multiply>:
 800cf8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf8e:	0015      	movs	r5, r2
 800cf90:	690a      	ldr	r2, [r1, #16]
 800cf92:	692b      	ldr	r3, [r5, #16]
 800cf94:	000c      	movs	r4, r1
 800cf96:	b08b      	sub	sp, #44	; 0x2c
 800cf98:	429a      	cmp	r2, r3
 800cf9a:	da01      	bge.n	800cfa0 <__multiply+0x14>
 800cf9c:	002c      	movs	r4, r5
 800cf9e:	000d      	movs	r5, r1
 800cfa0:	6927      	ldr	r7, [r4, #16]
 800cfa2:	692e      	ldr	r6, [r5, #16]
 800cfa4:	6861      	ldr	r1, [r4, #4]
 800cfa6:	19bb      	adds	r3, r7, r6
 800cfa8:	9303      	str	r3, [sp, #12]
 800cfaa:	68a3      	ldr	r3, [r4, #8]
 800cfac:	19ba      	adds	r2, r7, r6
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	da00      	bge.n	800cfb4 <__multiply+0x28>
 800cfb2:	3101      	adds	r1, #1
 800cfb4:	f7ff fec8 	bl	800cd48 <_Balloc>
 800cfb8:	9002      	str	r0, [sp, #8]
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	d106      	bne.n	800cfcc <__multiply+0x40>
 800cfbe:	21b1      	movs	r1, #177	; 0xb1
 800cfc0:	4b48      	ldr	r3, [pc, #288]	; (800d0e4 <__multiply+0x158>)
 800cfc2:	4849      	ldr	r0, [pc, #292]	; (800d0e8 <__multiply+0x15c>)
 800cfc4:	9a02      	ldr	r2, [sp, #8]
 800cfc6:	0049      	lsls	r1, r1, #1
 800cfc8:	f003 f982 	bl	80102d0 <__assert_func>
 800cfcc:	9b02      	ldr	r3, [sp, #8]
 800cfce:	2200      	movs	r2, #0
 800cfd0:	3314      	adds	r3, #20
 800cfd2:	469c      	mov	ip, r3
 800cfd4:	19bb      	adds	r3, r7, r6
 800cfd6:	009b      	lsls	r3, r3, #2
 800cfd8:	4463      	add	r3, ip
 800cfda:	9304      	str	r3, [sp, #16]
 800cfdc:	4663      	mov	r3, ip
 800cfde:	9904      	ldr	r1, [sp, #16]
 800cfe0:	428b      	cmp	r3, r1
 800cfe2:	d32a      	bcc.n	800d03a <__multiply+0xae>
 800cfe4:	0023      	movs	r3, r4
 800cfe6:	00bf      	lsls	r7, r7, #2
 800cfe8:	3314      	adds	r3, #20
 800cfea:	3514      	adds	r5, #20
 800cfec:	9308      	str	r3, [sp, #32]
 800cfee:	00b6      	lsls	r6, r6, #2
 800cff0:	19db      	adds	r3, r3, r7
 800cff2:	9305      	str	r3, [sp, #20]
 800cff4:	19ab      	adds	r3, r5, r6
 800cff6:	9309      	str	r3, [sp, #36]	; 0x24
 800cff8:	2304      	movs	r3, #4
 800cffa:	9306      	str	r3, [sp, #24]
 800cffc:	0023      	movs	r3, r4
 800cffe:	9a05      	ldr	r2, [sp, #20]
 800d000:	3315      	adds	r3, #21
 800d002:	9501      	str	r5, [sp, #4]
 800d004:	429a      	cmp	r2, r3
 800d006:	d305      	bcc.n	800d014 <__multiply+0x88>
 800d008:	1b13      	subs	r3, r2, r4
 800d00a:	3b15      	subs	r3, #21
 800d00c:	089b      	lsrs	r3, r3, #2
 800d00e:	3301      	adds	r3, #1
 800d010:	009b      	lsls	r3, r3, #2
 800d012:	9306      	str	r3, [sp, #24]
 800d014:	9b01      	ldr	r3, [sp, #4]
 800d016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d018:	4293      	cmp	r3, r2
 800d01a:	d310      	bcc.n	800d03e <__multiply+0xb2>
 800d01c:	9b03      	ldr	r3, [sp, #12]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	dd05      	ble.n	800d02e <__multiply+0xa2>
 800d022:	9b04      	ldr	r3, [sp, #16]
 800d024:	3b04      	subs	r3, #4
 800d026:	9304      	str	r3, [sp, #16]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d056      	beq.n	800d0dc <__multiply+0x150>
 800d02e:	9b02      	ldr	r3, [sp, #8]
 800d030:	9a03      	ldr	r2, [sp, #12]
 800d032:	0018      	movs	r0, r3
 800d034:	611a      	str	r2, [r3, #16]
 800d036:	b00b      	add	sp, #44	; 0x2c
 800d038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d03a:	c304      	stmia	r3!, {r2}
 800d03c:	e7cf      	b.n	800cfde <__multiply+0x52>
 800d03e:	9b01      	ldr	r3, [sp, #4]
 800d040:	6818      	ldr	r0, [r3, #0]
 800d042:	b280      	uxth	r0, r0
 800d044:	2800      	cmp	r0, #0
 800d046:	d01e      	beq.n	800d086 <__multiply+0xfa>
 800d048:	4667      	mov	r7, ip
 800d04a:	2500      	movs	r5, #0
 800d04c:	9e08      	ldr	r6, [sp, #32]
 800d04e:	ce02      	ldmia	r6!, {r1}
 800d050:	683b      	ldr	r3, [r7, #0]
 800d052:	9307      	str	r3, [sp, #28]
 800d054:	b28b      	uxth	r3, r1
 800d056:	4343      	muls	r3, r0
 800d058:	001a      	movs	r2, r3
 800d05a:	466b      	mov	r3, sp
 800d05c:	8b9b      	ldrh	r3, [r3, #28]
 800d05e:	18d3      	adds	r3, r2, r3
 800d060:	195b      	adds	r3, r3, r5
 800d062:	0c0d      	lsrs	r5, r1, #16
 800d064:	4345      	muls	r5, r0
 800d066:	9a07      	ldr	r2, [sp, #28]
 800d068:	0c11      	lsrs	r1, r2, #16
 800d06a:	1869      	adds	r1, r5, r1
 800d06c:	0c1a      	lsrs	r2, r3, #16
 800d06e:	188a      	adds	r2, r1, r2
 800d070:	b29b      	uxth	r3, r3
 800d072:	0c15      	lsrs	r5, r2, #16
 800d074:	0412      	lsls	r2, r2, #16
 800d076:	431a      	orrs	r2, r3
 800d078:	9b05      	ldr	r3, [sp, #20]
 800d07a:	c704      	stmia	r7!, {r2}
 800d07c:	42b3      	cmp	r3, r6
 800d07e:	d8e6      	bhi.n	800d04e <__multiply+0xc2>
 800d080:	4663      	mov	r3, ip
 800d082:	9a06      	ldr	r2, [sp, #24]
 800d084:	509d      	str	r5, [r3, r2]
 800d086:	9b01      	ldr	r3, [sp, #4]
 800d088:	6818      	ldr	r0, [r3, #0]
 800d08a:	0c00      	lsrs	r0, r0, #16
 800d08c:	d020      	beq.n	800d0d0 <__multiply+0x144>
 800d08e:	4663      	mov	r3, ip
 800d090:	0025      	movs	r5, r4
 800d092:	4661      	mov	r1, ip
 800d094:	2700      	movs	r7, #0
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	3514      	adds	r5, #20
 800d09a:	682a      	ldr	r2, [r5, #0]
 800d09c:	680e      	ldr	r6, [r1, #0]
 800d09e:	b292      	uxth	r2, r2
 800d0a0:	4342      	muls	r2, r0
 800d0a2:	0c36      	lsrs	r6, r6, #16
 800d0a4:	1992      	adds	r2, r2, r6
 800d0a6:	19d2      	adds	r2, r2, r7
 800d0a8:	0416      	lsls	r6, r2, #16
 800d0aa:	b29b      	uxth	r3, r3
 800d0ac:	431e      	orrs	r6, r3
 800d0ae:	600e      	str	r6, [r1, #0]
 800d0b0:	cd40      	ldmia	r5!, {r6}
 800d0b2:	684b      	ldr	r3, [r1, #4]
 800d0b4:	0c36      	lsrs	r6, r6, #16
 800d0b6:	4346      	muls	r6, r0
 800d0b8:	b29b      	uxth	r3, r3
 800d0ba:	0c12      	lsrs	r2, r2, #16
 800d0bc:	18f3      	adds	r3, r6, r3
 800d0be:	189b      	adds	r3, r3, r2
 800d0c0:	9a05      	ldr	r2, [sp, #20]
 800d0c2:	0c1f      	lsrs	r7, r3, #16
 800d0c4:	3104      	adds	r1, #4
 800d0c6:	42aa      	cmp	r2, r5
 800d0c8:	d8e7      	bhi.n	800d09a <__multiply+0x10e>
 800d0ca:	4662      	mov	r2, ip
 800d0cc:	9906      	ldr	r1, [sp, #24]
 800d0ce:	5053      	str	r3, [r2, r1]
 800d0d0:	9b01      	ldr	r3, [sp, #4]
 800d0d2:	3304      	adds	r3, #4
 800d0d4:	9301      	str	r3, [sp, #4]
 800d0d6:	2304      	movs	r3, #4
 800d0d8:	449c      	add	ip, r3
 800d0da:	e79b      	b.n	800d014 <__multiply+0x88>
 800d0dc:	9b03      	ldr	r3, [sp, #12]
 800d0de:	3b01      	subs	r3, #1
 800d0e0:	9303      	str	r3, [sp, #12]
 800d0e2:	e79b      	b.n	800d01c <__multiply+0x90>
 800d0e4:	08014a01 	.word	0x08014a01
 800d0e8:	08014a72 	.word	0x08014a72

0800d0ec <__pow5mult>:
 800d0ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0ee:	2303      	movs	r3, #3
 800d0f0:	0015      	movs	r5, r2
 800d0f2:	0007      	movs	r7, r0
 800d0f4:	000e      	movs	r6, r1
 800d0f6:	401a      	ands	r2, r3
 800d0f8:	421d      	tst	r5, r3
 800d0fa:	d008      	beq.n	800d10e <__pow5mult+0x22>
 800d0fc:	491a      	ldr	r1, [pc, #104]	; (800d168 <__pow5mult+0x7c>)
 800d0fe:	3a01      	subs	r2, #1
 800d100:	0092      	lsls	r2, r2, #2
 800d102:	5852      	ldr	r2, [r2, r1]
 800d104:	2300      	movs	r3, #0
 800d106:	0031      	movs	r1, r6
 800d108:	f7ff fe50 	bl	800cdac <__multadd>
 800d10c:	0006      	movs	r6, r0
 800d10e:	10ad      	asrs	r5, r5, #2
 800d110:	d027      	beq.n	800d162 <__pow5mult+0x76>
 800d112:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 800d114:	2c00      	cmp	r4, #0
 800d116:	d107      	bne.n	800d128 <__pow5mult+0x3c>
 800d118:	0038      	movs	r0, r7
 800d11a:	4914      	ldr	r1, [pc, #80]	; (800d16c <__pow5mult+0x80>)
 800d11c:	f7ff ff1e 	bl	800cf5c <__i2b>
 800d120:	2300      	movs	r3, #0
 800d122:	0004      	movs	r4, r0
 800d124:	6438      	str	r0, [r7, #64]	; 0x40
 800d126:	6003      	str	r3, [r0, #0]
 800d128:	2301      	movs	r3, #1
 800d12a:	421d      	tst	r5, r3
 800d12c:	d00a      	beq.n	800d144 <__pow5mult+0x58>
 800d12e:	0031      	movs	r1, r6
 800d130:	0022      	movs	r2, r4
 800d132:	0038      	movs	r0, r7
 800d134:	f7ff ff2a 	bl	800cf8c <__multiply>
 800d138:	0031      	movs	r1, r6
 800d13a:	9001      	str	r0, [sp, #4]
 800d13c:	0038      	movs	r0, r7
 800d13e:	f7ff fe2b 	bl	800cd98 <_Bfree>
 800d142:	9e01      	ldr	r6, [sp, #4]
 800d144:	106d      	asrs	r5, r5, #1
 800d146:	d00c      	beq.n	800d162 <__pow5mult+0x76>
 800d148:	6820      	ldr	r0, [r4, #0]
 800d14a:	2800      	cmp	r0, #0
 800d14c:	d107      	bne.n	800d15e <__pow5mult+0x72>
 800d14e:	0022      	movs	r2, r4
 800d150:	0021      	movs	r1, r4
 800d152:	0038      	movs	r0, r7
 800d154:	f7ff ff1a 	bl	800cf8c <__multiply>
 800d158:	2300      	movs	r3, #0
 800d15a:	6020      	str	r0, [r4, #0]
 800d15c:	6003      	str	r3, [r0, #0]
 800d15e:	0004      	movs	r4, r0
 800d160:	e7e2      	b.n	800d128 <__pow5mult+0x3c>
 800d162:	0030      	movs	r0, r6
 800d164:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d166:	46c0      	nop			; (mov r8, r8)
 800d168:	08014bc0 	.word	0x08014bc0
 800d16c:	00000271 	.word	0x00000271

0800d170 <__lshift>:
 800d170:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d172:	000c      	movs	r4, r1
 800d174:	0017      	movs	r7, r2
 800d176:	6923      	ldr	r3, [r4, #16]
 800d178:	1155      	asrs	r5, r2, #5
 800d17a:	b087      	sub	sp, #28
 800d17c:	18eb      	adds	r3, r5, r3
 800d17e:	9302      	str	r3, [sp, #8]
 800d180:	3301      	adds	r3, #1
 800d182:	9301      	str	r3, [sp, #4]
 800d184:	6849      	ldr	r1, [r1, #4]
 800d186:	68a3      	ldr	r3, [r4, #8]
 800d188:	9004      	str	r0, [sp, #16]
 800d18a:	9a01      	ldr	r2, [sp, #4]
 800d18c:	4293      	cmp	r3, r2
 800d18e:	db10      	blt.n	800d1b2 <__lshift+0x42>
 800d190:	9804      	ldr	r0, [sp, #16]
 800d192:	f7ff fdd9 	bl	800cd48 <_Balloc>
 800d196:	2300      	movs	r3, #0
 800d198:	0002      	movs	r2, r0
 800d19a:	0006      	movs	r6, r0
 800d19c:	0019      	movs	r1, r3
 800d19e:	3214      	adds	r2, #20
 800d1a0:	4298      	cmp	r0, r3
 800d1a2:	d10c      	bne.n	800d1be <__lshift+0x4e>
 800d1a4:	31df      	adds	r1, #223	; 0xdf
 800d1a6:	0032      	movs	r2, r6
 800d1a8:	4b26      	ldr	r3, [pc, #152]	; (800d244 <__lshift+0xd4>)
 800d1aa:	4827      	ldr	r0, [pc, #156]	; (800d248 <__lshift+0xd8>)
 800d1ac:	31ff      	adds	r1, #255	; 0xff
 800d1ae:	f003 f88f 	bl	80102d0 <__assert_func>
 800d1b2:	3101      	adds	r1, #1
 800d1b4:	005b      	lsls	r3, r3, #1
 800d1b6:	e7e8      	b.n	800d18a <__lshift+0x1a>
 800d1b8:	0098      	lsls	r0, r3, #2
 800d1ba:	5011      	str	r1, [r2, r0]
 800d1bc:	3301      	adds	r3, #1
 800d1be:	42ab      	cmp	r3, r5
 800d1c0:	dbfa      	blt.n	800d1b8 <__lshift+0x48>
 800d1c2:	43eb      	mvns	r3, r5
 800d1c4:	17db      	asrs	r3, r3, #31
 800d1c6:	401d      	ands	r5, r3
 800d1c8:	211f      	movs	r1, #31
 800d1ca:	0023      	movs	r3, r4
 800d1cc:	0038      	movs	r0, r7
 800d1ce:	00ad      	lsls	r5, r5, #2
 800d1d0:	1955      	adds	r5, r2, r5
 800d1d2:	6922      	ldr	r2, [r4, #16]
 800d1d4:	3314      	adds	r3, #20
 800d1d6:	0092      	lsls	r2, r2, #2
 800d1d8:	4008      	ands	r0, r1
 800d1da:	4684      	mov	ip, r0
 800d1dc:	189a      	adds	r2, r3, r2
 800d1de:	420f      	tst	r7, r1
 800d1e0:	d02a      	beq.n	800d238 <__lshift+0xc8>
 800d1e2:	3101      	adds	r1, #1
 800d1e4:	1a09      	subs	r1, r1, r0
 800d1e6:	9105      	str	r1, [sp, #20]
 800d1e8:	2100      	movs	r1, #0
 800d1ea:	9503      	str	r5, [sp, #12]
 800d1ec:	4667      	mov	r7, ip
 800d1ee:	6818      	ldr	r0, [r3, #0]
 800d1f0:	40b8      	lsls	r0, r7
 800d1f2:	4308      	orrs	r0, r1
 800d1f4:	9903      	ldr	r1, [sp, #12]
 800d1f6:	c101      	stmia	r1!, {r0}
 800d1f8:	9103      	str	r1, [sp, #12]
 800d1fa:	9805      	ldr	r0, [sp, #20]
 800d1fc:	cb02      	ldmia	r3!, {r1}
 800d1fe:	40c1      	lsrs	r1, r0
 800d200:	429a      	cmp	r2, r3
 800d202:	d8f3      	bhi.n	800d1ec <__lshift+0x7c>
 800d204:	0020      	movs	r0, r4
 800d206:	3015      	adds	r0, #21
 800d208:	2304      	movs	r3, #4
 800d20a:	4282      	cmp	r2, r0
 800d20c:	d304      	bcc.n	800d218 <__lshift+0xa8>
 800d20e:	1b13      	subs	r3, r2, r4
 800d210:	3b15      	subs	r3, #21
 800d212:	089b      	lsrs	r3, r3, #2
 800d214:	3301      	adds	r3, #1
 800d216:	009b      	lsls	r3, r3, #2
 800d218:	50e9      	str	r1, [r5, r3]
 800d21a:	2900      	cmp	r1, #0
 800d21c:	d002      	beq.n	800d224 <__lshift+0xb4>
 800d21e:	9b02      	ldr	r3, [sp, #8]
 800d220:	3302      	adds	r3, #2
 800d222:	9301      	str	r3, [sp, #4]
 800d224:	9b01      	ldr	r3, [sp, #4]
 800d226:	9804      	ldr	r0, [sp, #16]
 800d228:	3b01      	subs	r3, #1
 800d22a:	0021      	movs	r1, r4
 800d22c:	6133      	str	r3, [r6, #16]
 800d22e:	f7ff fdb3 	bl	800cd98 <_Bfree>
 800d232:	0030      	movs	r0, r6
 800d234:	b007      	add	sp, #28
 800d236:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d238:	cb02      	ldmia	r3!, {r1}
 800d23a:	c502      	stmia	r5!, {r1}
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d8fb      	bhi.n	800d238 <__lshift+0xc8>
 800d240:	e7f0      	b.n	800d224 <__lshift+0xb4>
 800d242:	46c0      	nop			; (mov r8, r8)
 800d244:	08014a01 	.word	0x08014a01
 800d248:	08014a72 	.word	0x08014a72

0800d24c <__mcmp>:
 800d24c:	b530      	push	{r4, r5, lr}
 800d24e:	690b      	ldr	r3, [r1, #16]
 800d250:	6904      	ldr	r4, [r0, #16]
 800d252:	0002      	movs	r2, r0
 800d254:	1ae0      	subs	r0, r4, r3
 800d256:	429c      	cmp	r4, r3
 800d258:	d10e      	bne.n	800d278 <__mcmp+0x2c>
 800d25a:	3214      	adds	r2, #20
 800d25c:	009b      	lsls	r3, r3, #2
 800d25e:	3114      	adds	r1, #20
 800d260:	0014      	movs	r4, r2
 800d262:	18c9      	adds	r1, r1, r3
 800d264:	18d2      	adds	r2, r2, r3
 800d266:	3a04      	subs	r2, #4
 800d268:	3904      	subs	r1, #4
 800d26a:	6815      	ldr	r5, [r2, #0]
 800d26c:	680b      	ldr	r3, [r1, #0]
 800d26e:	429d      	cmp	r5, r3
 800d270:	d003      	beq.n	800d27a <__mcmp+0x2e>
 800d272:	2001      	movs	r0, #1
 800d274:	429d      	cmp	r5, r3
 800d276:	d303      	bcc.n	800d280 <__mcmp+0x34>
 800d278:	bd30      	pop	{r4, r5, pc}
 800d27a:	4294      	cmp	r4, r2
 800d27c:	d3f3      	bcc.n	800d266 <__mcmp+0x1a>
 800d27e:	e7fb      	b.n	800d278 <__mcmp+0x2c>
 800d280:	4240      	negs	r0, r0
 800d282:	e7f9      	b.n	800d278 <__mcmp+0x2c>

0800d284 <__mdiff>:
 800d284:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d286:	000e      	movs	r6, r1
 800d288:	0007      	movs	r7, r0
 800d28a:	0011      	movs	r1, r2
 800d28c:	0030      	movs	r0, r6
 800d28e:	b087      	sub	sp, #28
 800d290:	0014      	movs	r4, r2
 800d292:	f7ff ffdb 	bl	800d24c <__mcmp>
 800d296:	1e05      	subs	r5, r0, #0
 800d298:	d110      	bne.n	800d2bc <__mdiff+0x38>
 800d29a:	0001      	movs	r1, r0
 800d29c:	0038      	movs	r0, r7
 800d29e:	f7ff fd53 	bl	800cd48 <_Balloc>
 800d2a2:	1e02      	subs	r2, r0, #0
 800d2a4:	d104      	bne.n	800d2b0 <__mdiff+0x2c>
 800d2a6:	4b3f      	ldr	r3, [pc, #252]	; (800d3a4 <__mdiff+0x120>)
 800d2a8:	483f      	ldr	r0, [pc, #252]	; (800d3a8 <__mdiff+0x124>)
 800d2aa:	4940      	ldr	r1, [pc, #256]	; (800d3ac <__mdiff+0x128>)
 800d2ac:	f003 f810 	bl	80102d0 <__assert_func>
 800d2b0:	2301      	movs	r3, #1
 800d2b2:	6145      	str	r5, [r0, #20]
 800d2b4:	6103      	str	r3, [r0, #16]
 800d2b6:	0010      	movs	r0, r2
 800d2b8:	b007      	add	sp, #28
 800d2ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2bc:	2301      	movs	r3, #1
 800d2be:	9301      	str	r3, [sp, #4]
 800d2c0:	2800      	cmp	r0, #0
 800d2c2:	db04      	blt.n	800d2ce <__mdiff+0x4a>
 800d2c4:	0023      	movs	r3, r4
 800d2c6:	0034      	movs	r4, r6
 800d2c8:	001e      	movs	r6, r3
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	9301      	str	r3, [sp, #4]
 800d2ce:	0038      	movs	r0, r7
 800d2d0:	6861      	ldr	r1, [r4, #4]
 800d2d2:	f7ff fd39 	bl	800cd48 <_Balloc>
 800d2d6:	1e02      	subs	r2, r0, #0
 800d2d8:	d103      	bne.n	800d2e2 <__mdiff+0x5e>
 800d2da:	4b32      	ldr	r3, [pc, #200]	; (800d3a4 <__mdiff+0x120>)
 800d2dc:	4832      	ldr	r0, [pc, #200]	; (800d3a8 <__mdiff+0x124>)
 800d2de:	4934      	ldr	r1, [pc, #208]	; (800d3b0 <__mdiff+0x12c>)
 800d2e0:	e7e4      	b.n	800d2ac <__mdiff+0x28>
 800d2e2:	9b01      	ldr	r3, [sp, #4]
 800d2e4:	2700      	movs	r7, #0
 800d2e6:	60c3      	str	r3, [r0, #12]
 800d2e8:	6920      	ldr	r0, [r4, #16]
 800d2ea:	3414      	adds	r4, #20
 800d2ec:	0083      	lsls	r3, r0, #2
 800d2ee:	18e3      	adds	r3, r4, r3
 800d2f0:	0021      	movs	r1, r4
 800d2f2:	9401      	str	r4, [sp, #4]
 800d2f4:	0034      	movs	r4, r6
 800d2f6:	9302      	str	r3, [sp, #8]
 800d2f8:	6933      	ldr	r3, [r6, #16]
 800d2fa:	3414      	adds	r4, #20
 800d2fc:	009b      	lsls	r3, r3, #2
 800d2fe:	18e3      	adds	r3, r4, r3
 800d300:	9303      	str	r3, [sp, #12]
 800d302:	0013      	movs	r3, r2
 800d304:	3314      	adds	r3, #20
 800d306:	469c      	mov	ip, r3
 800d308:	9305      	str	r3, [sp, #20]
 800d30a:	9104      	str	r1, [sp, #16]
 800d30c:	9b04      	ldr	r3, [sp, #16]
 800d30e:	cc02      	ldmia	r4!, {r1}
 800d310:	cb20      	ldmia	r3!, {r5}
 800d312:	9304      	str	r3, [sp, #16]
 800d314:	b2ab      	uxth	r3, r5
 800d316:	19df      	adds	r7, r3, r7
 800d318:	b28b      	uxth	r3, r1
 800d31a:	1afb      	subs	r3, r7, r3
 800d31c:	0c09      	lsrs	r1, r1, #16
 800d31e:	0c2d      	lsrs	r5, r5, #16
 800d320:	1a6d      	subs	r5, r5, r1
 800d322:	1419      	asrs	r1, r3, #16
 800d324:	1869      	adds	r1, r5, r1
 800d326:	b29b      	uxth	r3, r3
 800d328:	140f      	asrs	r7, r1, #16
 800d32a:	0409      	lsls	r1, r1, #16
 800d32c:	4319      	orrs	r1, r3
 800d32e:	4663      	mov	r3, ip
 800d330:	c302      	stmia	r3!, {r1}
 800d332:	469c      	mov	ip, r3
 800d334:	9b03      	ldr	r3, [sp, #12]
 800d336:	42a3      	cmp	r3, r4
 800d338:	d8e8      	bhi.n	800d30c <__mdiff+0x88>
 800d33a:	0031      	movs	r1, r6
 800d33c:	9c03      	ldr	r4, [sp, #12]
 800d33e:	3115      	adds	r1, #21
 800d340:	2304      	movs	r3, #4
 800d342:	428c      	cmp	r4, r1
 800d344:	d304      	bcc.n	800d350 <__mdiff+0xcc>
 800d346:	1ba3      	subs	r3, r4, r6
 800d348:	3b15      	subs	r3, #21
 800d34a:	089b      	lsrs	r3, r3, #2
 800d34c:	3301      	adds	r3, #1
 800d34e:	009b      	lsls	r3, r3, #2
 800d350:	9901      	ldr	r1, [sp, #4]
 800d352:	18cd      	adds	r5, r1, r3
 800d354:	9905      	ldr	r1, [sp, #20]
 800d356:	002e      	movs	r6, r5
 800d358:	18cb      	adds	r3, r1, r3
 800d35a:	469c      	mov	ip, r3
 800d35c:	9902      	ldr	r1, [sp, #8]
 800d35e:	428e      	cmp	r6, r1
 800d360:	d310      	bcc.n	800d384 <__mdiff+0x100>
 800d362:	9e02      	ldr	r6, [sp, #8]
 800d364:	1ee9      	subs	r1, r5, #3
 800d366:	2400      	movs	r4, #0
 800d368:	428e      	cmp	r6, r1
 800d36a:	d304      	bcc.n	800d376 <__mdiff+0xf2>
 800d36c:	0031      	movs	r1, r6
 800d36e:	3103      	adds	r1, #3
 800d370:	1b49      	subs	r1, r1, r5
 800d372:	0889      	lsrs	r1, r1, #2
 800d374:	008c      	lsls	r4, r1, #2
 800d376:	191b      	adds	r3, r3, r4
 800d378:	3b04      	subs	r3, #4
 800d37a:	6819      	ldr	r1, [r3, #0]
 800d37c:	2900      	cmp	r1, #0
 800d37e:	d00f      	beq.n	800d3a0 <__mdiff+0x11c>
 800d380:	6110      	str	r0, [r2, #16]
 800d382:	e798      	b.n	800d2b6 <__mdiff+0x32>
 800d384:	ce02      	ldmia	r6!, {r1}
 800d386:	b28c      	uxth	r4, r1
 800d388:	19e4      	adds	r4, r4, r7
 800d38a:	0c0f      	lsrs	r7, r1, #16
 800d38c:	1421      	asrs	r1, r4, #16
 800d38e:	1879      	adds	r1, r7, r1
 800d390:	b2a4      	uxth	r4, r4
 800d392:	140f      	asrs	r7, r1, #16
 800d394:	0409      	lsls	r1, r1, #16
 800d396:	4321      	orrs	r1, r4
 800d398:	4664      	mov	r4, ip
 800d39a:	c402      	stmia	r4!, {r1}
 800d39c:	46a4      	mov	ip, r4
 800d39e:	e7dd      	b.n	800d35c <__mdiff+0xd8>
 800d3a0:	3801      	subs	r0, #1
 800d3a2:	e7e9      	b.n	800d378 <__mdiff+0xf4>
 800d3a4:	08014a01 	.word	0x08014a01
 800d3a8:	08014a72 	.word	0x08014a72
 800d3ac:	00000237 	.word	0x00000237
 800d3b0:	00000245 	.word	0x00000245

0800d3b4 <__ulp>:
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	4b0b      	ldr	r3, [pc, #44]	; (800d3e4 <__ulp+0x30>)
 800d3b8:	4019      	ands	r1, r3
 800d3ba:	4b0b      	ldr	r3, [pc, #44]	; (800d3e8 <__ulp+0x34>)
 800d3bc:	18c9      	adds	r1, r1, r3
 800d3be:	4281      	cmp	r1, r0
 800d3c0:	dc06      	bgt.n	800d3d0 <__ulp+0x1c>
 800d3c2:	4249      	negs	r1, r1
 800d3c4:	150b      	asrs	r3, r1, #20
 800d3c6:	2b13      	cmp	r3, #19
 800d3c8:	dc03      	bgt.n	800d3d2 <__ulp+0x1e>
 800d3ca:	2180      	movs	r1, #128	; 0x80
 800d3cc:	0309      	lsls	r1, r1, #12
 800d3ce:	4119      	asrs	r1, r3
 800d3d0:	4770      	bx	lr
 800d3d2:	3b14      	subs	r3, #20
 800d3d4:	2001      	movs	r0, #1
 800d3d6:	2b1e      	cmp	r3, #30
 800d3d8:	dc02      	bgt.n	800d3e0 <__ulp+0x2c>
 800d3da:	2080      	movs	r0, #128	; 0x80
 800d3dc:	0600      	lsls	r0, r0, #24
 800d3de:	40d8      	lsrs	r0, r3
 800d3e0:	2100      	movs	r1, #0
 800d3e2:	e7f5      	b.n	800d3d0 <__ulp+0x1c>
 800d3e4:	7ff00000 	.word	0x7ff00000
 800d3e8:	fcc00000 	.word	0xfcc00000

0800d3ec <__b2d>:
 800d3ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d3ee:	0006      	movs	r6, r0
 800d3f0:	6903      	ldr	r3, [r0, #16]
 800d3f2:	3614      	adds	r6, #20
 800d3f4:	009b      	lsls	r3, r3, #2
 800d3f6:	18f3      	adds	r3, r6, r3
 800d3f8:	1f1d      	subs	r5, r3, #4
 800d3fa:	682c      	ldr	r4, [r5, #0]
 800d3fc:	000f      	movs	r7, r1
 800d3fe:	0020      	movs	r0, r4
 800d400:	9301      	str	r3, [sp, #4]
 800d402:	f7ff fd63 	bl	800cecc <__hi0bits>
 800d406:	2220      	movs	r2, #32
 800d408:	1a12      	subs	r2, r2, r0
 800d40a:	603a      	str	r2, [r7, #0]
 800d40c:	0003      	movs	r3, r0
 800d40e:	4a1c      	ldr	r2, [pc, #112]	; (800d480 <__b2d+0x94>)
 800d410:	280a      	cmp	r0, #10
 800d412:	dc15      	bgt.n	800d440 <__b2d+0x54>
 800d414:	210b      	movs	r1, #11
 800d416:	0027      	movs	r7, r4
 800d418:	1a09      	subs	r1, r1, r0
 800d41a:	40cf      	lsrs	r7, r1
 800d41c:	433a      	orrs	r2, r7
 800d41e:	468c      	mov	ip, r1
 800d420:	0011      	movs	r1, r2
 800d422:	2200      	movs	r2, #0
 800d424:	42ae      	cmp	r6, r5
 800d426:	d202      	bcs.n	800d42e <__b2d+0x42>
 800d428:	9a01      	ldr	r2, [sp, #4]
 800d42a:	3a08      	subs	r2, #8
 800d42c:	6812      	ldr	r2, [r2, #0]
 800d42e:	3315      	adds	r3, #21
 800d430:	409c      	lsls	r4, r3
 800d432:	4663      	mov	r3, ip
 800d434:	0027      	movs	r7, r4
 800d436:	40da      	lsrs	r2, r3
 800d438:	4317      	orrs	r7, r2
 800d43a:	0038      	movs	r0, r7
 800d43c:	b003      	add	sp, #12
 800d43e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d440:	2700      	movs	r7, #0
 800d442:	42ae      	cmp	r6, r5
 800d444:	d202      	bcs.n	800d44c <__b2d+0x60>
 800d446:	9d01      	ldr	r5, [sp, #4]
 800d448:	3d08      	subs	r5, #8
 800d44a:	682f      	ldr	r7, [r5, #0]
 800d44c:	210b      	movs	r1, #11
 800d44e:	4249      	negs	r1, r1
 800d450:	468c      	mov	ip, r1
 800d452:	449c      	add	ip, r3
 800d454:	2b0b      	cmp	r3, #11
 800d456:	d010      	beq.n	800d47a <__b2d+0x8e>
 800d458:	4661      	mov	r1, ip
 800d45a:	2320      	movs	r3, #32
 800d45c:	408c      	lsls	r4, r1
 800d45e:	1a5b      	subs	r3, r3, r1
 800d460:	0039      	movs	r1, r7
 800d462:	40d9      	lsrs	r1, r3
 800d464:	430c      	orrs	r4, r1
 800d466:	4322      	orrs	r2, r4
 800d468:	0011      	movs	r1, r2
 800d46a:	2200      	movs	r2, #0
 800d46c:	42b5      	cmp	r5, r6
 800d46e:	d901      	bls.n	800d474 <__b2d+0x88>
 800d470:	3d04      	subs	r5, #4
 800d472:	682a      	ldr	r2, [r5, #0]
 800d474:	4664      	mov	r4, ip
 800d476:	40a7      	lsls	r7, r4
 800d478:	e7dd      	b.n	800d436 <__b2d+0x4a>
 800d47a:	4322      	orrs	r2, r4
 800d47c:	0011      	movs	r1, r2
 800d47e:	e7dc      	b.n	800d43a <__b2d+0x4e>
 800d480:	3ff00000 	.word	0x3ff00000

0800d484 <__d2b>:
 800d484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d486:	2101      	movs	r1, #1
 800d488:	0014      	movs	r4, r2
 800d48a:	001d      	movs	r5, r3
 800d48c:	9f08      	ldr	r7, [sp, #32]
 800d48e:	f7ff fc5b 	bl	800cd48 <_Balloc>
 800d492:	1e06      	subs	r6, r0, #0
 800d494:	d105      	bne.n	800d4a2 <__d2b+0x1e>
 800d496:	0032      	movs	r2, r6
 800d498:	4b24      	ldr	r3, [pc, #144]	; (800d52c <__d2b+0xa8>)
 800d49a:	4825      	ldr	r0, [pc, #148]	; (800d530 <__d2b+0xac>)
 800d49c:	4925      	ldr	r1, [pc, #148]	; (800d534 <__d2b+0xb0>)
 800d49e:	f002 ff17 	bl	80102d0 <__assert_func>
 800d4a2:	032b      	lsls	r3, r5, #12
 800d4a4:	006d      	lsls	r5, r5, #1
 800d4a6:	0b1b      	lsrs	r3, r3, #12
 800d4a8:	0d6d      	lsrs	r5, r5, #21
 800d4aa:	d125      	bne.n	800d4f8 <__d2b+0x74>
 800d4ac:	9301      	str	r3, [sp, #4]
 800d4ae:	2c00      	cmp	r4, #0
 800d4b0:	d028      	beq.n	800d504 <__d2b+0x80>
 800d4b2:	4668      	mov	r0, sp
 800d4b4:	9400      	str	r4, [sp, #0]
 800d4b6:	f7ff fd23 	bl	800cf00 <__lo0bits>
 800d4ba:	9b01      	ldr	r3, [sp, #4]
 800d4bc:	9900      	ldr	r1, [sp, #0]
 800d4be:	2800      	cmp	r0, #0
 800d4c0:	d01e      	beq.n	800d500 <__d2b+0x7c>
 800d4c2:	2220      	movs	r2, #32
 800d4c4:	001c      	movs	r4, r3
 800d4c6:	1a12      	subs	r2, r2, r0
 800d4c8:	4094      	lsls	r4, r2
 800d4ca:	0022      	movs	r2, r4
 800d4cc:	40c3      	lsrs	r3, r0
 800d4ce:	430a      	orrs	r2, r1
 800d4d0:	6172      	str	r2, [r6, #20]
 800d4d2:	9301      	str	r3, [sp, #4]
 800d4d4:	9c01      	ldr	r4, [sp, #4]
 800d4d6:	61b4      	str	r4, [r6, #24]
 800d4d8:	1e63      	subs	r3, r4, #1
 800d4da:	419c      	sbcs	r4, r3
 800d4dc:	3401      	adds	r4, #1
 800d4de:	6134      	str	r4, [r6, #16]
 800d4e0:	2d00      	cmp	r5, #0
 800d4e2:	d017      	beq.n	800d514 <__d2b+0x90>
 800d4e4:	2435      	movs	r4, #53	; 0x35
 800d4e6:	4b14      	ldr	r3, [pc, #80]	; (800d538 <__d2b+0xb4>)
 800d4e8:	18ed      	adds	r5, r5, r3
 800d4ea:	182d      	adds	r5, r5, r0
 800d4ec:	603d      	str	r5, [r7, #0]
 800d4ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4f0:	1a24      	subs	r4, r4, r0
 800d4f2:	601c      	str	r4, [r3, #0]
 800d4f4:	0030      	movs	r0, r6
 800d4f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d4f8:	2280      	movs	r2, #128	; 0x80
 800d4fa:	0352      	lsls	r2, r2, #13
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	e7d5      	b.n	800d4ac <__d2b+0x28>
 800d500:	6171      	str	r1, [r6, #20]
 800d502:	e7e7      	b.n	800d4d4 <__d2b+0x50>
 800d504:	a801      	add	r0, sp, #4
 800d506:	f7ff fcfb 	bl	800cf00 <__lo0bits>
 800d50a:	9b01      	ldr	r3, [sp, #4]
 800d50c:	2401      	movs	r4, #1
 800d50e:	6173      	str	r3, [r6, #20]
 800d510:	3020      	adds	r0, #32
 800d512:	e7e4      	b.n	800d4de <__d2b+0x5a>
 800d514:	4b09      	ldr	r3, [pc, #36]	; (800d53c <__d2b+0xb8>)
 800d516:	18c0      	adds	r0, r0, r3
 800d518:	4b09      	ldr	r3, [pc, #36]	; (800d540 <__d2b+0xbc>)
 800d51a:	6038      	str	r0, [r7, #0]
 800d51c:	18e3      	adds	r3, r4, r3
 800d51e:	009b      	lsls	r3, r3, #2
 800d520:	18f3      	adds	r3, r6, r3
 800d522:	6958      	ldr	r0, [r3, #20]
 800d524:	f7ff fcd2 	bl	800cecc <__hi0bits>
 800d528:	0164      	lsls	r4, r4, #5
 800d52a:	e7e0      	b.n	800d4ee <__d2b+0x6a>
 800d52c:	08014a01 	.word	0x08014a01
 800d530:	08014a72 	.word	0x08014a72
 800d534:	0000030f 	.word	0x0000030f
 800d538:	fffffbcd 	.word	0xfffffbcd
 800d53c:	fffffbce 	.word	0xfffffbce
 800d540:	3fffffff 	.word	0x3fffffff

0800d544 <__ratio>:
 800d544:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d546:	b087      	sub	sp, #28
 800d548:	000f      	movs	r7, r1
 800d54a:	a904      	add	r1, sp, #16
 800d54c:	0006      	movs	r6, r0
 800d54e:	f7ff ff4d 	bl	800d3ec <__b2d>
 800d552:	9000      	str	r0, [sp, #0]
 800d554:	9101      	str	r1, [sp, #4]
 800d556:	9c00      	ldr	r4, [sp, #0]
 800d558:	9d01      	ldr	r5, [sp, #4]
 800d55a:	0038      	movs	r0, r7
 800d55c:	a905      	add	r1, sp, #20
 800d55e:	f7ff ff45 	bl	800d3ec <__b2d>
 800d562:	9002      	str	r0, [sp, #8]
 800d564:	9103      	str	r1, [sp, #12]
 800d566:	9a02      	ldr	r2, [sp, #8]
 800d568:	9b03      	ldr	r3, [sp, #12]
 800d56a:	6930      	ldr	r0, [r6, #16]
 800d56c:	6939      	ldr	r1, [r7, #16]
 800d56e:	9e04      	ldr	r6, [sp, #16]
 800d570:	1a40      	subs	r0, r0, r1
 800d572:	9905      	ldr	r1, [sp, #20]
 800d574:	0140      	lsls	r0, r0, #5
 800d576:	1a71      	subs	r1, r6, r1
 800d578:	1841      	adds	r1, r0, r1
 800d57a:	0508      	lsls	r0, r1, #20
 800d57c:	2900      	cmp	r1, #0
 800d57e:	dd07      	ble.n	800d590 <__ratio+0x4c>
 800d580:	9901      	ldr	r1, [sp, #4]
 800d582:	1845      	adds	r5, r0, r1
 800d584:	0020      	movs	r0, r4
 800d586:	0029      	movs	r1, r5
 800d588:	f7f3 fc76 	bl	8000e78 <__aeabi_ddiv>
 800d58c:	b007      	add	sp, #28
 800d58e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d590:	9903      	ldr	r1, [sp, #12]
 800d592:	1a0b      	subs	r3, r1, r0
 800d594:	e7f6      	b.n	800d584 <__ratio+0x40>

0800d596 <__copybits>:
 800d596:	b570      	push	{r4, r5, r6, lr}
 800d598:	0014      	movs	r4, r2
 800d59a:	0005      	movs	r5, r0
 800d59c:	3901      	subs	r1, #1
 800d59e:	6913      	ldr	r3, [r2, #16]
 800d5a0:	1149      	asrs	r1, r1, #5
 800d5a2:	3101      	adds	r1, #1
 800d5a4:	0089      	lsls	r1, r1, #2
 800d5a6:	3414      	adds	r4, #20
 800d5a8:	009b      	lsls	r3, r3, #2
 800d5aa:	1841      	adds	r1, r0, r1
 800d5ac:	18e3      	adds	r3, r4, r3
 800d5ae:	42a3      	cmp	r3, r4
 800d5b0:	d80d      	bhi.n	800d5ce <__copybits+0x38>
 800d5b2:	0014      	movs	r4, r2
 800d5b4:	3411      	adds	r4, #17
 800d5b6:	2500      	movs	r5, #0
 800d5b8:	429c      	cmp	r4, r3
 800d5ba:	d803      	bhi.n	800d5c4 <__copybits+0x2e>
 800d5bc:	1a9b      	subs	r3, r3, r2
 800d5be:	3b11      	subs	r3, #17
 800d5c0:	089b      	lsrs	r3, r3, #2
 800d5c2:	009d      	lsls	r5, r3, #2
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	1940      	adds	r0, r0, r5
 800d5c8:	4281      	cmp	r1, r0
 800d5ca:	d803      	bhi.n	800d5d4 <__copybits+0x3e>
 800d5cc:	bd70      	pop	{r4, r5, r6, pc}
 800d5ce:	cc40      	ldmia	r4!, {r6}
 800d5d0:	c540      	stmia	r5!, {r6}
 800d5d2:	e7ec      	b.n	800d5ae <__copybits+0x18>
 800d5d4:	c008      	stmia	r0!, {r3}
 800d5d6:	e7f7      	b.n	800d5c8 <__copybits+0x32>

0800d5d8 <__any_on>:
 800d5d8:	0002      	movs	r2, r0
 800d5da:	6900      	ldr	r0, [r0, #16]
 800d5dc:	b510      	push	{r4, lr}
 800d5de:	3214      	adds	r2, #20
 800d5e0:	114b      	asrs	r3, r1, #5
 800d5e2:	4298      	cmp	r0, r3
 800d5e4:	db13      	blt.n	800d60e <__any_on+0x36>
 800d5e6:	dd0c      	ble.n	800d602 <__any_on+0x2a>
 800d5e8:	241f      	movs	r4, #31
 800d5ea:	0008      	movs	r0, r1
 800d5ec:	4020      	ands	r0, r4
 800d5ee:	4221      	tst	r1, r4
 800d5f0:	d007      	beq.n	800d602 <__any_on+0x2a>
 800d5f2:	0099      	lsls	r1, r3, #2
 800d5f4:	588c      	ldr	r4, [r1, r2]
 800d5f6:	0021      	movs	r1, r4
 800d5f8:	40c1      	lsrs	r1, r0
 800d5fa:	4081      	lsls	r1, r0
 800d5fc:	2001      	movs	r0, #1
 800d5fe:	428c      	cmp	r4, r1
 800d600:	d104      	bne.n	800d60c <__any_on+0x34>
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	18d3      	adds	r3, r2, r3
 800d606:	4293      	cmp	r3, r2
 800d608:	d803      	bhi.n	800d612 <__any_on+0x3a>
 800d60a:	2000      	movs	r0, #0
 800d60c:	bd10      	pop	{r4, pc}
 800d60e:	0003      	movs	r3, r0
 800d610:	e7f7      	b.n	800d602 <__any_on+0x2a>
 800d612:	3b04      	subs	r3, #4
 800d614:	6819      	ldr	r1, [r3, #0]
 800d616:	2900      	cmp	r1, #0
 800d618:	d0f5      	beq.n	800d606 <__any_on+0x2e>
 800d61a:	2001      	movs	r0, #1
 800d61c:	e7f6      	b.n	800d60c <__any_on+0x34>

0800d61e <__ascii_wctomb>:
 800d61e:	0003      	movs	r3, r0
 800d620:	1e08      	subs	r0, r1, #0
 800d622:	d005      	beq.n	800d630 <__ascii_wctomb+0x12>
 800d624:	2aff      	cmp	r2, #255	; 0xff
 800d626:	d904      	bls.n	800d632 <__ascii_wctomb+0x14>
 800d628:	228a      	movs	r2, #138	; 0x8a
 800d62a:	2001      	movs	r0, #1
 800d62c:	601a      	str	r2, [r3, #0]
 800d62e:	4240      	negs	r0, r0
 800d630:	4770      	bx	lr
 800d632:	2001      	movs	r0, #1
 800d634:	700a      	strb	r2, [r1, #0]
 800d636:	e7fb      	b.n	800d630 <__ascii_wctomb+0x12>

0800d638 <_svfprintf_r>:
 800d638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d63a:	b0d9      	sub	sp, #356	; 0x164
 800d63c:	001c      	movs	r4, r3
 800d63e:	910b      	str	r1, [sp, #44]	; 0x2c
 800d640:	9208      	str	r2, [sp, #32]
 800d642:	900a      	str	r0, [sp, #40]	; 0x28
 800d644:	f002 fdae 	bl	80101a4 <_localeconv_r>
 800d648:	6803      	ldr	r3, [r0, #0]
 800d64a:	0018      	movs	r0, r3
 800d64c:	931c      	str	r3, [sp, #112]	; 0x70
 800d64e:	f7f2 fd59 	bl	8000104 <strlen>
 800d652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d654:	9016      	str	r0, [sp, #88]	; 0x58
 800d656:	899b      	ldrh	r3, [r3, #12]
 800d658:	061b      	lsls	r3, r3, #24
 800d65a:	d517      	bpl.n	800d68c <_svfprintf_r+0x54>
 800d65c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d65e:	691b      	ldr	r3, [r3, #16]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d113      	bne.n	800d68c <_svfprintf_r+0x54>
 800d664:	2140      	movs	r1, #64	; 0x40
 800d666:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d668:	f7fd fa94 	bl	800ab94 <_malloc_r>
 800d66c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d66e:	6018      	str	r0, [r3, #0]
 800d670:	6118      	str	r0, [r3, #16]
 800d672:	2800      	cmp	r0, #0
 800d674:	d107      	bne.n	800d686 <_svfprintf_r+0x4e>
 800d676:	230c      	movs	r3, #12
 800d678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d67a:	6013      	str	r3, [r2, #0]
 800d67c:	3b0d      	subs	r3, #13
 800d67e:	9317      	str	r3, [sp, #92]	; 0x5c
 800d680:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800d682:	b059      	add	sp, #356	; 0x164
 800d684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d686:	2340      	movs	r3, #64	; 0x40
 800d688:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d68a:	6153      	str	r3, [r2, #20]
 800d68c:	2300      	movs	r3, #0
 800d68e:	2200      	movs	r2, #0
 800d690:	932e      	str	r3, [sp, #184]	; 0xb8
 800d692:	932d      	str	r3, [sp, #180]	; 0xb4
 800d694:	930e      	str	r3, [sp, #56]	; 0x38
 800d696:	2300      	movs	r3, #0
 800d698:	9214      	str	r2, [sp, #80]	; 0x50
 800d69a:	9315      	str	r3, [sp, #84]	; 0x54
 800d69c:	2300      	movs	r3, #0
 800d69e:	af2f      	add	r7, sp, #188	; 0xbc
 800d6a0:	972c      	str	r7, [sp, #176]	; 0xb0
 800d6a2:	931f      	str	r3, [sp, #124]	; 0x7c
 800d6a4:	931e      	str	r3, [sp, #120]	; 0x78
 800d6a6:	9312      	str	r3, [sp, #72]	; 0x48
 800d6a8:	931b      	str	r3, [sp, #108]	; 0x6c
 800d6aa:	931d      	str	r3, [sp, #116]	; 0x74
 800d6ac:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6ae:	9d08      	ldr	r5, [sp, #32]
 800d6b0:	782b      	ldrb	r3, [r5, #0]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d002      	beq.n	800d6bc <_svfprintf_r+0x84>
 800d6b6:	2b25      	cmp	r3, #37	; 0x25
 800d6b8:	d000      	beq.n	800d6bc <_svfprintf_r+0x84>
 800d6ba:	e091      	b.n	800d7e0 <_svfprintf_r+0x1a8>
 800d6bc:	9b08      	ldr	r3, [sp, #32]
 800d6be:	1aee      	subs	r6, r5, r3
 800d6c0:	429d      	cmp	r5, r3
 800d6c2:	d016      	beq.n	800d6f2 <_svfprintf_r+0xba>
 800d6c4:	603b      	str	r3, [r7, #0]
 800d6c6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800d6c8:	607e      	str	r6, [r7, #4]
 800d6ca:	199b      	adds	r3, r3, r6
 800d6cc:	932e      	str	r3, [sp, #184]	; 0xb8
 800d6ce:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800d6d0:	3708      	adds	r7, #8
 800d6d2:	3301      	adds	r3, #1
 800d6d4:	932d      	str	r3, [sp, #180]	; 0xb4
 800d6d6:	2b07      	cmp	r3, #7
 800d6d8:	dd08      	ble.n	800d6ec <_svfprintf_r+0xb4>
 800d6da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d6dc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6de:	aa2c      	add	r2, sp, #176	; 0xb0
 800d6e0:	f004 f83a 	bl	8011758 <__ssprint_r>
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	d000      	beq.n	800d6ea <_svfprintf_r+0xb2>
 800d6e8:	e1cf      	b.n	800da8a <_svfprintf_r+0x452>
 800d6ea:	af2f      	add	r7, sp, #188	; 0xbc
 800d6ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800d6ee:	199b      	adds	r3, r3, r6
 800d6f0:	9317      	str	r3, [sp, #92]	; 0x5c
 800d6f2:	782b      	ldrb	r3, [r5, #0]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d101      	bne.n	800d6fc <_svfprintf_r+0xc4>
 800d6f8:	f001 f99e 	bl	800ea38 <_svfprintf_r+0x1400>
 800d6fc:	221b      	movs	r2, #27
 800d6fe:	2300      	movs	r3, #0
 800d700:	a91e      	add	r1, sp, #120	; 0x78
 800d702:	1852      	adds	r2, r2, r1
 800d704:	7013      	strb	r3, [r2, #0]
 800d706:	2201      	movs	r2, #1
 800d708:	001e      	movs	r6, r3
 800d70a:	4252      	negs	r2, r2
 800d70c:	3501      	adds	r5, #1
 800d70e:	9209      	str	r2, [sp, #36]	; 0x24
 800d710:	9318      	str	r3, [sp, #96]	; 0x60
 800d712:	1c6b      	adds	r3, r5, #1
 800d714:	9313      	str	r3, [sp, #76]	; 0x4c
 800d716:	782b      	ldrb	r3, [r5, #0]
 800d718:	930f      	str	r3, [sp, #60]	; 0x3c
 800d71a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d71c:	3820      	subs	r0, #32
 800d71e:	285a      	cmp	r0, #90	; 0x5a
 800d720:	d901      	bls.n	800d726 <_svfprintf_r+0xee>
 800d722:	f000 fe20 	bl	800e366 <_svfprintf_r+0xd2e>
 800d726:	f7f2 fcff 	bl	8000128 <__gnu_thumb1_case_uhi>
 800d72a:	0078      	.short	0x0078
 800d72c:	061e061e 	.word	0x061e061e
 800d730:	061e0082 	.word	0x061e0082
 800d734:	061e061e 	.word	0x061e061e
 800d738:	061e005d 	.word	0x061e005d
 800d73c:	0084061e 	.word	0x0084061e
 800d740:	061e008c 	.word	0x061e008c
 800d744:	0091008a 	.word	0x0091008a
 800d748:	00b2061e 	.word	0x00b2061e
 800d74c:	00b400b4 	.word	0x00b400b4
 800d750:	00b400b4 	.word	0x00b400b4
 800d754:	00b400b4 	.word	0x00b400b4
 800d758:	00b400b4 	.word	0x00b400b4
 800d75c:	061e00b4 	.word	0x061e00b4
 800d760:	061e061e 	.word	0x061e061e
 800d764:	061e061e 	.word	0x061e061e
 800d768:	061e061e 	.word	0x061e061e
 800d76c:	061e013b 	.word	0x061e013b
 800d770:	00f400e0 	.word	0x00f400e0
 800d774:	013b013b 	.word	0x013b013b
 800d778:	061e013b 	.word	0x061e013b
 800d77c:	061e061e 	.word	0x061e061e
 800d780:	00c7061e 	.word	0x00c7061e
 800d784:	061e061e 	.word	0x061e061e
 800d788:	061e04c7 	.word	0x061e04c7
 800d78c:	061e061e 	.word	0x061e061e
 800d790:	061e050a 	.word	0x061e050a
 800d794:	061e052a 	.word	0x061e052a
 800d798:	055c061e 	.word	0x055c061e
 800d79c:	061e061e 	.word	0x061e061e
 800d7a0:	061e061e 	.word	0x061e061e
 800d7a4:	061e061e 	.word	0x061e061e
 800d7a8:	061e061e 	.word	0x061e061e
 800d7ac:	061e013b 	.word	0x061e013b
 800d7b0:	00f600e0 	.word	0x00f600e0
 800d7b4:	013b013b 	.word	0x013b013b
 800d7b8:	00c9013b 	.word	0x00c9013b
 800d7bc:	00dc00f6 	.word	0x00dc00f6
 800d7c0:	00d5061e 	.word	0x00d5061e
 800d7c4:	04a7061e 	.word	0x04a7061e
 800d7c8:	04fa04c9 	.word	0x04fa04c9
 800d7cc:	061e00dc 	.word	0x061e00dc
 800d7d0:	0080050a 	.word	0x0080050a
 800d7d4:	061e052c 	.word	0x061e052c
 800d7d8:	057c061e 	.word	0x057c061e
 800d7dc:	0080061e 	.word	0x0080061e
 800d7e0:	3501      	adds	r5, #1
 800d7e2:	e765      	b.n	800d6b0 <_svfprintf_r+0x78>
 800d7e4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d7e6:	f002 fcdd 	bl	80101a4 <_localeconv_r>
 800d7ea:	6843      	ldr	r3, [r0, #4]
 800d7ec:	0018      	movs	r0, r3
 800d7ee:	931d      	str	r3, [sp, #116]	; 0x74
 800d7f0:	f7f2 fc88 	bl	8000104 <strlen>
 800d7f4:	901b      	str	r0, [sp, #108]	; 0x6c
 800d7f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d7f8:	f002 fcd4 	bl	80101a4 <_localeconv_r>
 800d7fc:	6883      	ldr	r3, [r0, #8]
 800d7fe:	9312      	str	r3, [sp, #72]	; 0x48
 800d800:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800d802:	2b00      	cmp	r3, #0
 800d804:	d011      	beq.n	800d82a <_svfprintf_r+0x1f2>
 800d806:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d00e      	beq.n	800d82a <_svfprintf_r+0x1f2>
 800d80c:	781b      	ldrb	r3, [r3, #0]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d00b      	beq.n	800d82a <_svfprintf_r+0x1f2>
 800d812:	2380      	movs	r3, #128	; 0x80
 800d814:	00db      	lsls	r3, r3, #3
 800d816:	431e      	orrs	r6, r3
 800d818:	e007      	b.n	800d82a <_svfprintf_r+0x1f2>
 800d81a:	231b      	movs	r3, #27
 800d81c:	aa1e      	add	r2, sp, #120	; 0x78
 800d81e:	189b      	adds	r3, r3, r2
 800d820:	781a      	ldrb	r2, [r3, #0]
 800d822:	2a00      	cmp	r2, #0
 800d824:	d101      	bne.n	800d82a <_svfprintf_r+0x1f2>
 800d826:	3220      	adds	r2, #32
 800d828:	701a      	strb	r2, [r3, #0]
 800d82a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800d82c:	e771      	b.n	800d712 <_svfprintf_r+0xda>
 800d82e:	2301      	movs	r3, #1
 800d830:	e7f1      	b.n	800d816 <_svfprintf_r+0x1de>
 800d832:	cc08      	ldmia	r4!, {r3}
 800d834:	9318      	str	r3, [sp, #96]	; 0x60
 800d836:	2b00      	cmp	r3, #0
 800d838:	daf7      	bge.n	800d82a <_svfprintf_r+0x1f2>
 800d83a:	425b      	negs	r3, r3
 800d83c:	9318      	str	r3, [sp, #96]	; 0x60
 800d83e:	2304      	movs	r3, #4
 800d840:	e7e9      	b.n	800d816 <_svfprintf_r+0x1de>
 800d842:	231b      	movs	r3, #27
 800d844:	aa1e      	add	r2, sp, #120	; 0x78
 800d846:	189b      	adds	r3, r3, r2
 800d848:	222b      	movs	r2, #43	; 0x2b
 800d84a:	e7ed      	b.n	800d828 <_svfprintf_r+0x1f0>
 800d84c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d84e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d850:	7812      	ldrb	r2, [r2, #0]
 800d852:	3301      	adds	r3, #1
 800d854:	920f      	str	r2, [sp, #60]	; 0x3c
 800d856:	2a2a      	cmp	r2, #42	; 0x2a
 800d858:	d010      	beq.n	800d87c <_svfprintf_r+0x244>
 800d85a:	2200      	movs	r2, #0
 800d85c:	9209      	str	r2, [sp, #36]	; 0x24
 800d85e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d860:	9313      	str	r3, [sp, #76]	; 0x4c
 800d862:	3a30      	subs	r2, #48	; 0x30
 800d864:	2a09      	cmp	r2, #9
 800d866:	d900      	bls.n	800d86a <_svfprintf_r+0x232>
 800d868:	e757      	b.n	800d71a <_svfprintf_r+0xe2>
 800d86a:	200a      	movs	r0, #10
 800d86c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d86e:	4341      	muls	r1, r0
 800d870:	188a      	adds	r2, r1, r2
 800d872:	9209      	str	r2, [sp, #36]	; 0x24
 800d874:	781a      	ldrb	r2, [r3, #0]
 800d876:	3301      	adds	r3, #1
 800d878:	920f      	str	r2, [sp, #60]	; 0x3c
 800d87a:	e7f0      	b.n	800d85e <_svfprintf_r+0x226>
 800d87c:	cc04      	ldmia	r4!, {r2}
 800d87e:	9209      	str	r2, [sp, #36]	; 0x24
 800d880:	2a00      	cmp	r2, #0
 800d882:	da02      	bge.n	800d88a <_svfprintf_r+0x252>
 800d884:	2201      	movs	r2, #1
 800d886:	4252      	negs	r2, r2
 800d888:	9209      	str	r2, [sp, #36]	; 0x24
 800d88a:	9313      	str	r3, [sp, #76]	; 0x4c
 800d88c:	e7cd      	b.n	800d82a <_svfprintf_r+0x1f2>
 800d88e:	2380      	movs	r3, #128	; 0x80
 800d890:	e7c1      	b.n	800d816 <_svfprintf_r+0x1de>
 800d892:	2200      	movs	r2, #0
 800d894:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d896:	9218      	str	r2, [sp, #96]	; 0x60
 800d898:	210a      	movs	r1, #10
 800d89a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d89c:	434a      	muls	r2, r1
 800d89e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d8a0:	3930      	subs	r1, #48	; 0x30
 800d8a2:	188a      	adds	r2, r1, r2
 800d8a4:	9218      	str	r2, [sp, #96]	; 0x60
 800d8a6:	001a      	movs	r2, r3
 800d8a8:	7812      	ldrb	r2, [r2, #0]
 800d8aa:	3301      	adds	r3, #1
 800d8ac:	920f      	str	r2, [sp, #60]	; 0x3c
 800d8ae:	3a30      	subs	r2, #48	; 0x30
 800d8b0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8b2:	2a09      	cmp	r2, #9
 800d8b4:	d9f0      	bls.n	800d898 <_svfprintf_r+0x260>
 800d8b6:	e730      	b.n	800d71a <_svfprintf_r+0xe2>
 800d8b8:	2308      	movs	r3, #8
 800d8ba:	e7ac      	b.n	800d816 <_svfprintf_r+0x1de>
 800d8bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	2b68      	cmp	r3, #104	; 0x68
 800d8c2:	d105      	bne.n	800d8d0 <_svfprintf_r+0x298>
 800d8c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8c6:	3301      	adds	r3, #1
 800d8c8:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8ca:	2380      	movs	r3, #128	; 0x80
 800d8cc:	009b      	lsls	r3, r3, #2
 800d8ce:	e7a2      	b.n	800d816 <_svfprintf_r+0x1de>
 800d8d0:	2340      	movs	r3, #64	; 0x40
 800d8d2:	e7a0      	b.n	800d816 <_svfprintf_r+0x1de>
 800d8d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8d6:	781b      	ldrb	r3, [r3, #0]
 800d8d8:	2b6c      	cmp	r3, #108	; 0x6c
 800d8da:	d104      	bne.n	800d8e6 <_svfprintf_r+0x2ae>
 800d8dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d8de:	3301      	adds	r3, #1
 800d8e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800d8e2:	2320      	movs	r3, #32
 800d8e4:	e797      	b.n	800d816 <_svfprintf_r+0x1de>
 800d8e6:	2310      	movs	r3, #16
 800d8e8:	e795      	b.n	800d816 <_svfprintf_r+0x1de>
 800d8ea:	0021      	movs	r1, r4
 800d8ec:	c904      	ldmia	r1!, {r2}
 800d8ee:	ab3f      	add	r3, sp, #252	; 0xfc
 800d8f0:	910d      	str	r1, [sp, #52]	; 0x34
 800d8f2:	211b      	movs	r1, #27
 800d8f4:	701a      	strb	r2, [r3, #0]
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	a81e      	add	r0, sp, #120	; 0x78
 800d8fa:	1809      	adds	r1, r1, r0
 800d8fc:	700a      	strb	r2, [r1, #0]
 800d8fe:	920c      	str	r2, [sp, #48]	; 0x30
 800d900:	3201      	adds	r2, #1
 800d902:	9209      	str	r2, [sp, #36]	; 0x24
 800d904:	2200      	movs	r2, #0
 800d906:	9308      	str	r3, [sp, #32]
 800d908:	0015      	movs	r5, r2
 800d90a:	9219      	str	r2, [sp, #100]	; 0x64
 800d90c:	9210      	str	r2, [sp, #64]	; 0x40
 800d90e:	9211      	str	r2, [sp, #68]	; 0x44
 800d910:	e1f1      	b.n	800dcf6 <_svfprintf_r+0x6be>
 800d912:	2310      	movs	r3, #16
 800d914:	431e      	orrs	r6, r3
 800d916:	06b3      	lsls	r3, r6, #26
 800d918:	d531      	bpl.n	800d97e <_svfprintf_r+0x346>
 800d91a:	2307      	movs	r3, #7
 800d91c:	3407      	adds	r4, #7
 800d91e:	439c      	bics	r4, r3
 800d920:	0022      	movs	r2, r4
 800d922:	ca18      	ldmia	r2!, {r3, r4}
 800d924:	9306      	str	r3, [sp, #24]
 800d926:	9407      	str	r4, [sp, #28]
 800d928:	920d      	str	r2, [sp, #52]	; 0x34
 800d92a:	9a07      	ldr	r2, [sp, #28]
 800d92c:	2301      	movs	r3, #1
 800d92e:	2a00      	cmp	r2, #0
 800d930:	da0b      	bge.n	800d94a <_svfprintf_r+0x312>
 800d932:	9c06      	ldr	r4, [sp, #24]
 800d934:	9d07      	ldr	r5, [sp, #28]
 800d936:	2200      	movs	r2, #0
 800d938:	4261      	negs	r1, r4
 800d93a:	41aa      	sbcs	r2, r5
 800d93c:	9106      	str	r1, [sp, #24]
 800d93e:	9207      	str	r2, [sp, #28]
 800d940:	221b      	movs	r2, #27
 800d942:	a91e      	add	r1, sp, #120	; 0x78
 800d944:	1852      	adds	r2, r2, r1
 800d946:	212d      	movs	r1, #45	; 0x2d
 800d948:	7011      	strb	r1, [r2, #0]
 800d94a:	9907      	ldr	r1, [sp, #28]
 800d94c:	9a06      	ldr	r2, [sp, #24]
 800d94e:	430a      	orrs	r2, r1
 800d950:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d952:	3101      	adds	r1, #1
 800d954:	d101      	bne.n	800d95a <_svfprintf_r+0x322>
 800d956:	f001 f87b 	bl	800ea50 <_svfprintf_r+0x1418>
 800d95a:	2180      	movs	r1, #128	; 0x80
 800d95c:	0034      	movs	r4, r6
 800d95e:	438c      	bics	r4, r1
 800d960:	2a00      	cmp	r2, #0
 800d962:	d001      	beq.n	800d968 <_svfprintf_r+0x330>
 800d964:	f001 f879 	bl	800ea5a <_svfprintf_r+0x1422>
 800d968:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d96a:	2a00      	cmp	r2, #0
 800d96c:	d101      	bne.n	800d972 <_svfprintf_r+0x33a>
 800d96e:	f000 fcef 	bl	800e350 <_svfprintf_r+0xd18>
 800d972:	2b01      	cmp	r3, #1
 800d974:	d001      	beq.n	800d97a <_svfprintf_r+0x342>
 800d976:	f001 f874 	bl	800ea62 <_svfprintf_r+0x142a>
 800d97a:	f000 fc79 	bl	800e270 <_svfprintf_r+0xc38>
 800d97e:	0022      	movs	r2, r4
 800d980:	ca08      	ldmia	r2!, {r3}
 800d982:	920d      	str	r2, [sp, #52]	; 0x34
 800d984:	06f2      	lsls	r2, r6, #27
 800d986:	d503      	bpl.n	800d990 <_svfprintf_r+0x358>
 800d988:	9306      	str	r3, [sp, #24]
 800d98a:	17db      	asrs	r3, r3, #31
 800d98c:	9307      	str	r3, [sp, #28]
 800d98e:	e7cc      	b.n	800d92a <_svfprintf_r+0x2f2>
 800d990:	0672      	lsls	r2, r6, #25
 800d992:	d501      	bpl.n	800d998 <_svfprintf_r+0x360>
 800d994:	b21b      	sxth	r3, r3
 800d996:	e7f7      	b.n	800d988 <_svfprintf_r+0x350>
 800d998:	05b2      	lsls	r2, r6, #22
 800d99a:	d5f5      	bpl.n	800d988 <_svfprintf_r+0x350>
 800d99c:	b25b      	sxtb	r3, r3
 800d99e:	e7f3      	b.n	800d988 <_svfprintf_r+0x350>
 800d9a0:	2307      	movs	r3, #7
 800d9a2:	3407      	adds	r4, #7
 800d9a4:	439c      	bics	r4, r3
 800d9a6:	0022      	movs	r2, r4
 800d9a8:	ca18      	ldmia	r2!, {r3, r4}
 800d9aa:	920d      	str	r2, [sp, #52]	; 0x34
 800d9ac:	2201      	movs	r2, #1
 800d9ae:	9314      	str	r3, [sp, #80]	; 0x50
 800d9b0:	9415      	str	r4, [sp, #84]	; 0x54
 800d9b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d9b4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800d9b6:	005c      	lsls	r4, r3, #1
 800d9b8:	0864      	lsrs	r4, r4, #1
 800d9ba:	0028      	movs	r0, r5
 800d9bc:	0021      	movs	r1, r4
 800d9be:	4b3e      	ldr	r3, [pc, #248]	; (800dab8 <_svfprintf_r+0x480>)
 800d9c0:	4252      	negs	r2, r2
 800d9c2:	f7f4 fc97 	bl	80022f4 <__aeabi_dcmpun>
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	d126      	bne.n	800da18 <_svfprintf_r+0x3e0>
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	0028      	movs	r0, r5
 800d9ce:	0021      	movs	r1, r4
 800d9d0:	4b39      	ldr	r3, [pc, #228]	; (800dab8 <_svfprintf_r+0x480>)
 800d9d2:	4252      	negs	r2, r2
 800d9d4:	f7f2 fd48 	bl	8000468 <__aeabi_dcmple>
 800d9d8:	2800      	cmp	r0, #0
 800d9da:	d11d      	bne.n	800da18 <_svfprintf_r+0x3e0>
 800d9dc:	9814      	ldr	r0, [sp, #80]	; 0x50
 800d9de:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	2300      	movs	r3, #0
 800d9e4:	f7f2 fd36 	bl	8000454 <__aeabi_dcmplt>
 800d9e8:	2800      	cmp	r0, #0
 800d9ea:	d004      	beq.n	800d9f6 <_svfprintf_r+0x3be>
 800d9ec:	231b      	movs	r3, #27
 800d9ee:	aa1e      	add	r2, sp, #120	; 0x78
 800d9f0:	189b      	adds	r3, r3, r2
 800d9f2:	222d      	movs	r2, #45	; 0x2d
 800d9f4:	701a      	strb	r2, [r3, #0]
 800d9f6:	4b31      	ldr	r3, [pc, #196]	; (800dabc <_svfprintf_r+0x484>)
 800d9f8:	9308      	str	r3, [sp, #32]
 800d9fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d9fc:	2b47      	cmp	r3, #71	; 0x47
 800d9fe:	dd01      	ble.n	800da04 <_svfprintf_r+0x3cc>
 800da00:	4b2f      	ldr	r3, [pc, #188]	; (800dac0 <_svfprintf_r+0x488>)
 800da02:	9308      	str	r3, [sp, #32]
 800da04:	2380      	movs	r3, #128	; 0x80
 800da06:	439e      	bics	r6, r3
 800da08:	2300      	movs	r3, #0
 800da0a:	930c      	str	r3, [sp, #48]	; 0x30
 800da0c:	3303      	adds	r3, #3
 800da0e:	9309      	str	r3, [sp, #36]	; 0x24
 800da10:	2300      	movs	r3, #0
 800da12:	9319      	str	r3, [sp, #100]	; 0x64
 800da14:	f000 fc78 	bl	800e308 <_svfprintf_r+0xcd0>
 800da18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800da1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da1c:	0010      	movs	r0, r2
 800da1e:	0019      	movs	r1, r3
 800da20:	f7f4 fc68 	bl	80022f4 <__aeabi_dcmpun>
 800da24:	2800      	cmp	r0, #0
 800da26:	d00e      	beq.n	800da46 <_svfprintf_r+0x40e>
 800da28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	da04      	bge.n	800da38 <_svfprintf_r+0x400>
 800da2e:	231b      	movs	r3, #27
 800da30:	aa1e      	add	r2, sp, #120	; 0x78
 800da32:	189b      	adds	r3, r3, r2
 800da34:	222d      	movs	r2, #45	; 0x2d
 800da36:	701a      	strb	r2, [r3, #0]
 800da38:	4b22      	ldr	r3, [pc, #136]	; (800dac4 <_svfprintf_r+0x48c>)
 800da3a:	9308      	str	r3, [sp, #32]
 800da3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800da3e:	2b47      	cmp	r3, #71	; 0x47
 800da40:	dde0      	ble.n	800da04 <_svfprintf_r+0x3cc>
 800da42:	4b21      	ldr	r3, [pc, #132]	; (800dac8 <_svfprintf_r+0x490>)
 800da44:	e7dd      	b.n	800da02 <_svfprintf_r+0x3ca>
 800da46:	2320      	movs	r3, #32
 800da48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800da4a:	439a      	bics	r2, r3
 800da4c:	9210      	str	r2, [sp, #64]	; 0x40
 800da4e:	2a41      	cmp	r2, #65	; 0x41
 800da50:	d123      	bne.n	800da9a <_svfprintf_r+0x462>
 800da52:	2230      	movs	r2, #48	; 0x30
 800da54:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800da56:	ab25      	add	r3, sp, #148	; 0x94
 800da58:	701a      	strb	r2, [r3, #0]
 800da5a:	3248      	adds	r2, #72	; 0x48
 800da5c:	2961      	cmp	r1, #97	; 0x61
 800da5e:	d000      	beq.n	800da62 <_svfprintf_r+0x42a>
 800da60:	3a20      	subs	r2, #32
 800da62:	705a      	strb	r2, [r3, #1]
 800da64:	2302      	movs	r3, #2
 800da66:	431e      	orrs	r6, r3
 800da68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da6a:	2b63      	cmp	r3, #99	; 0x63
 800da6c:	dd2e      	ble.n	800dacc <_svfprintf_r+0x494>
 800da6e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800da70:	1c59      	adds	r1, r3, #1
 800da72:	f7fd f88f 	bl	800ab94 <_malloc_r>
 800da76:	9008      	str	r0, [sp, #32]
 800da78:	2800      	cmp	r0, #0
 800da7a:	d000      	beq.n	800da7e <_svfprintf_r+0x446>
 800da7c:	e216      	b.n	800deac <_svfprintf_r+0x874>
 800da7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da80:	899a      	ldrh	r2, [r3, #12]
 800da82:	2340      	movs	r3, #64	; 0x40
 800da84:	4313      	orrs	r3, r2
 800da86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800da88:	8193      	strh	r3, [r2, #12]
 800da8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da8c:	899b      	ldrh	r3, [r3, #12]
 800da8e:	065b      	lsls	r3, r3, #25
 800da90:	d400      	bmi.n	800da94 <_svfprintf_r+0x45c>
 800da92:	e5f5      	b.n	800d680 <_svfprintf_r+0x48>
 800da94:	2301      	movs	r3, #1
 800da96:	425b      	negs	r3, r3
 800da98:	e5f1      	b.n	800d67e <_svfprintf_r+0x46>
 800da9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da9c:	900c      	str	r0, [sp, #48]	; 0x30
 800da9e:	3301      	adds	r3, #1
 800daa0:	d100      	bne.n	800daa4 <_svfprintf_r+0x46c>
 800daa2:	e206      	b.n	800deb2 <_svfprintf_r+0x87a>
 800daa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daa6:	2b47      	cmp	r3, #71	; 0x47
 800daa8:	d114      	bne.n	800dad4 <_svfprintf_r+0x49c>
 800daaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800daac:	2b00      	cmp	r3, #0
 800daae:	d111      	bne.n	800dad4 <_svfprintf_r+0x49c>
 800dab0:	3301      	adds	r3, #1
 800dab2:	9309      	str	r3, [sp, #36]	; 0x24
 800dab4:	e00e      	b.n	800dad4 <_svfprintf_r+0x49c>
 800dab6:	46c0      	nop			; (mov r8, r8)
 800dab8:	7fefffff 	.word	0x7fefffff
 800dabc:	08014bcc 	.word	0x08014bcc
 800dac0:	08014bd0 	.word	0x08014bd0
 800dac4:	08014bd4 	.word	0x08014bd4
 800dac8:	08014bd8 	.word	0x08014bd8
 800dacc:	2300      	movs	r3, #0
 800dace:	930c      	str	r3, [sp, #48]	; 0x30
 800dad0:	ab3f      	add	r3, sp, #252	; 0xfc
 800dad2:	9308      	str	r3, [sp, #32]
 800dad4:	2380      	movs	r3, #128	; 0x80
 800dad6:	005b      	lsls	r3, r3, #1
 800dad8:	4333      	orrs	r3, r6
 800dada:	931a      	str	r3, [sp, #104]	; 0x68
 800dadc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dade:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	db00      	blt.n	800dae6 <_svfprintf_r+0x4ae>
 800dae4:	e1e7      	b.n	800deb6 <_svfprintf_r+0x87e>
 800dae6:	2280      	movs	r2, #128	; 0x80
 800dae8:	0612      	lsls	r2, r2, #24
 800daea:	4694      	mov	ip, r2
 800daec:	4463      	add	r3, ip
 800daee:	930e      	str	r3, [sp, #56]	; 0x38
 800daf0:	232d      	movs	r3, #45	; 0x2d
 800daf2:	9322      	str	r3, [sp, #136]	; 0x88
 800daf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800daf6:	2b41      	cmp	r3, #65	; 0x41
 800daf8:	d000      	beq.n	800dafc <_svfprintf_r+0x4c4>
 800dafa:	e1f5      	b.n	800dee8 <_svfprintf_r+0x8b0>
 800dafc:	0028      	movs	r0, r5
 800dafe:	aa26      	add	r2, sp, #152	; 0x98
 800db00:	990e      	ldr	r1, [sp, #56]	; 0x38
 800db02:	f002 fb73 	bl	80101ec <frexp>
 800db06:	23ff      	movs	r3, #255	; 0xff
 800db08:	2200      	movs	r2, #0
 800db0a:	059b      	lsls	r3, r3, #22
 800db0c:	f7f3 fdae 	bl	800166c <__aeabi_dmul>
 800db10:	2200      	movs	r2, #0
 800db12:	2300      	movs	r3, #0
 800db14:	0004      	movs	r4, r0
 800db16:	000d      	movs	r5, r1
 800db18:	f7f2 fc96 	bl	8000448 <__aeabi_dcmpeq>
 800db1c:	2800      	cmp	r0, #0
 800db1e:	d001      	beq.n	800db24 <_svfprintf_r+0x4ec>
 800db20:	2301      	movs	r3, #1
 800db22:	9326      	str	r3, [sp, #152]	; 0x98
 800db24:	4bda      	ldr	r3, [pc, #872]	; (800de90 <_svfprintf_r+0x858>)
 800db26:	9319      	str	r3, [sp, #100]	; 0x64
 800db28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800db2a:	2b61      	cmp	r3, #97	; 0x61
 800db2c:	d001      	beq.n	800db32 <_svfprintf_r+0x4fa>
 800db2e:	4bd9      	ldr	r3, [pc, #868]	; (800de94 <_svfprintf_r+0x85c>)
 800db30:	9319      	str	r3, [sp, #100]	; 0x64
 800db32:	9b08      	ldr	r3, [sp, #32]
 800db34:	930e      	str	r3, [sp, #56]	; 0x38
 800db36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db38:	3b01      	subs	r3, #1
 800db3a:	9311      	str	r3, [sp, #68]	; 0x44
 800db3c:	2200      	movs	r2, #0
 800db3e:	4bd6      	ldr	r3, [pc, #856]	; (800de98 <_svfprintf_r+0x860>)
 800db40:	0020      	movs	r0, r4
 800db42:	0029      	movs	r1, r5
 800db44:	f7f3 fd92 	bl	800166c <__aeabi_dmul>
 800db48:	000d      	movs	r5, r1
 800db4a:	0004      	movs	r4, r0
 800db4c:	f7f4 fbf0 	bl	8002330 <__aeabi_d2iz>
 800db50:	9021      	str	r0, [sp, #132]	; 0x84
 800db52:	f7f4 fc23 	bl	800239c <__aeabi_i2d>
 800db56:	0002      	movs	r2, r0
 800db58:	000b      	movs	r3, r1
 800db5a:	0020      	movs	r0, r4
 800db5c:	0029      	movs	r1, r5
 800db5e:	f7f4 f847 	bl	8001bf0 <__aeabi_dsub>
 800db62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db64:	000d      	movs	r5, r1
 800db66:	001a      	movs	r2, r3
 800db68:	3201      	adds	r2, #1
 800db6a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800db6c:	920e      	str	r2, [sp, #56]	; 0x38
 800db6e:	9223      	str	r2, [sp, #140]	; 0x8c
 800db70:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800db72:	0004      	movs	r4, r0
 800db74:	5c52      	ldrb	r2, [r2, r1]
 800db76:	701a      	strb	r2, [r3, #0]
 800db78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db7a:	9320      	str	r3, [sp, #128]	; 0x80
 800db7c:	3301      	adds	r3, #1
 800db7e:	d00a      	beq.n	800db96 <_svfprintf_r+0x55e>
 800db80:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800db82:	2200      	movs	r2, #0
 800db84:	3b01      	subs	r3, #1
 800db86:	9311      	str	r3, [sp, #68]	; 0x44
 800db88:	0020      	movs	r0, r4
 800db8a:	2300      	movs	r3, #0
 800db8c:	0029      	movs	r1, r5
 800db8e:	f7f2 fc5b 	bl	8000448 <__aeabi_dcmpeq>
 800db92:	2800      	cmp	r0, #0
 800db94:	d0d2      	beq.n	800db3c <_svfprintf_r+0x504>
 800db96:	2200      	movs	r2, #0
 800db98:	0020      	movs	r0, r4
 800db9a:	0029      	movs	r1, r5
 800db9c:	4bbf      	ldr	r3, [pc, #764]	; (800de9c <_svfprintf_r+0x864>)
 800db9e:	f7f2 fc6d 	bl	800047c <__aeabi_dcmpgt>
 800dba2:	2800      	cmp	r0, #0
 800dba4:	d10c      	bne.n	800dbc0 <_svfprintf_r+0x588>
 800dba6:	2200      	movs	r2, #0
 800dba8:	0020      	movs	r0, r4
 800dbaa:	0029      	movs	r1, r5
 800dbac:	4bbb      	ldr	r3, [pc, #748]	; (800de9c <_svfprintf_r+0x864>)
 800dbae:	f7f2 fc4b 	bl	8000448 <__aeabi_dcmpeq>
 800dbb2:	2800      	cmp	r0, #0
 800dbb4:	d100      	bne.n	800dbb8 <_svfprintf_r+0x580>
 800dbb6:	e191      	b.n	800dedc <_svfprintf_r+0x8a4>
 800dbb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dbba:	07db      	lsls	r3, r3, #31
 800dbbc:	d400      	bmi.n	800dbc0 <_svfprintf_r+0x588>
 800dbbe:	e18d      	b.n	800dedc <_svfprintf_r+0x8a4>
 800dbc0:	2030      	movs	r0, #48	; 0x30
 800dbc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dbc4:	932a      	str	r3, [sp, #168]	; 0xa8
 800dbc6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dbc8:	7bdb      	ldrb	r3, [r3, #15]
 800dbca:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800dbcc:	3a01      	subs	r2, #1
 800dbce:	922a      	str	r2, [sp, #168]	; 0xa8
 800dbd0:	7811      	ldrb	r1, [r2, #0]
 800dbd2:	4299      	cmp	r1, r3
 800dbd4:	d100      	bne.n	800dbd8 <_svfprintf_r+0x5a0>
 800dbd6:	e171      	b.n	800debc <_svfprintf_r+0x884>
 800dbd8:	1c4b      	adds	r3, r1, #1
 800dbda:	b2db      	uxtb	r3, r3
 800dbdc:	2939      	cmp	r1, #57	; 0x39
 800dbde:	d101      	bne.n	800dbe4 <_svfprintf_r+0x5ac>
 800dbe0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dbe2:	7a9b      	ldrb	r3, [r3, #10]
 800dbe4:	7013      	strb	r3, [r2, #0]
 800dbe6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dbe8:	9a08      	ldr	r2, [sp, #32]
 800dbea:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800dbec:	1a9b      	subs	r3, r3, r2
 800dbee:	930e      	str	r3, [sp, #56]	; 0x38
 800dbf0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dbf2:	2b47      	cmp	r3, #71	; 0x47
 800dbf4:	d000      	beq.n	800dbf8 <_svfprintf_r+0x5c0>
 800dbf6:	e1c4      	b.n	800df82 <_svfprintf_r+0x94a>
 800dbf8:	1ceb      	adds	r3, r5, #3
 800dbfa:	db03      	blt.n	800dc04 <_svfprintf_r+0x5cc>
 800dbfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbfe:	42ab      	cmp	r3, r5
 800dc00:	db00      	blt.n	800dc04 <_svfprintf_r+0x5cc>
 800dc02:	e1e6      	b.n	800dfd2 <_svfprintf_r+0x99a>
 800dc04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc06:	3b02      	subs	r3, #2
 800dc08:	930f      	str	r3, [sp, #60]	; 0x3c
 800dc0a:	223c      	movs	r2, #60	; 0x3c
 800dc0c:	466b      	mov	r3, sp
 800dc0e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800dc10:	189b      	adds	r3, r3, r2
 800dc12:	1e6c      	subs	r4, r5, #1
 800dc14:	3a1c      	subs	r2, #28
 800dc16:	2000      	movs	r0, #0
 800dc18:	781b      	ldrb	r3, [r3, #0]
 800dc1a:	9426      	str	r4, [sp, #152]	; 0x98
 800dc1c:	4391      	bics	r1, r2
 800dc1e:	2941      	cmp	r1, #65	; 0x41
 800dc20:	d102      	bne.n	800dc28 <_svfprintf_r+0x5f0>
 800dc22:	330f      	adds	r3, #15
 800dc24:	b2db      	uxtb	r3, r3
 800dc26:	3001      	adds	r0, #1
 800dc28:	a928      	add	r1, sp, #160	; 0xa0
 800dc2a:	700b      	strb	r3, [r1, #0]
 800dc2c:	232b      	movs	r3, #43	; 0x2b
 800dc2e:	2c00      	cmp	r4, #0
 800dc30:	da02      	bge.n	800dc38 <_svfprintf_r+0x600>
 800dc32:	2401      	movs	r4, #1
 800dc34:	3302      	adds	r3, #2
 800dc36:	1b64      	subs	r4, r4, r5
 800dc38:	704b      	strb	r3, [r1, #1]
 800dc3a:	2c09      	cmp	r4, #9
 800dc3c:	dc00      	bgt.n	800dc40 <_svfprintf_r+0x608>
 800dc3e:	e1ba      	b.n	800dfb6 <_svfprintf_r+0x97e>
 800dc40:	2337      	movs	r3, #55	; 0x37
 800dc42:	250a      	movs	r5, #10
 800dc44:	aa1e      	add	r2, sp, #120	; 0x78
 800dc46:	189b      	adds	r3, r3, r2
 800dc48:	9310      	str	r3, [sp, #64]	; 0x40
 800dc4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc4c:	0020      	movs	r0, r4
 800dc4e:	9309      	str	r3, [sp, #36]	; 0x24
 800dc50:	0029      	movs	r1, r5
 800dc52:	3b01      	subs	r3, #1
 800dc54:	9310      	str	r3, [sp, #64]	; 0x40
 800dc56:	f7f2 fbe1 	bl	800041c <__aeabi_idivmod>
 800dc5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dc5c:	3130      	adds	r1, #48	; 0x30
 800dc5e:	7019      	strb	r1, [r3, #0]
 800dc60:	0020      	movs	r0, r4
 800dc62:	0029      	movs	r1, r5
 800dc64:	9411      	str	r4, [sp, #68]	; 0x44
 800dc66:	f7f2 faf3 	bl	8000250 <__divsi3>
 800dc6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dc6c:	0004      	movs	r4, r0
 800dc6e:	2b63      	cmp	r3, #99	; 0x63
 800dc70:	dceb      	bgt.n	800dc4a <_svfprintf_r+0x612>
 800dc72:	222a      	movs	r2, #42	; 0x2a
 800dc74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dc76:	a81e      	add	r0, sp, #120	; 0x78
 800dc78:	1e99      	subs	r1, r3, #2
 800dc7a:	1812      	adds	r2, r2, r0
 800dc7c:	2037      	movs	r0, #55	; 0x37
 800dc7e:	000b      	movs	r3, r1
 800dc80:	3430      	adds	r4, #48	; 0x30
 800dc82:	700c      	strb	r4, [r1, #0]
 800dc84:	ac1e      	add	r4, sp, #120	; 0x78
 800dc86:	1900      	adds	r0, r0, r4
 800dc88:	4283      	cmp	r3, r0
 800dc8a:	d200      	bcs.n	800dc8e <_svfprintf_r+0x656>
 800dc8c:	e18e      	b.n	800dfac <_svfprintf_r+0x974>
 800dc8e:	2300      	movs	r3, #0
 800dc90:	4281      	cmp	r1, r0
 800dc92:	d804      	bhi.n	800dc9e <_svfprintf_r+0x666>
 800dc94:	aa1e      	add	r2, sp, #120	; 0x78
 800dc96:	3339      	adds	r3, #57	; 0x39
 800dc98:	189b      	adds	r3, r3, r2
 800dc9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc9c:	1a9b      	subs	r3, r3, r2
 800dc9e:	222a      	movs	r2, #42	; 0x2a
 800dca0:	a91e      	add	r1, sp, #120	; 0x78
 800dca2:	1852      	adds	r2, r2, r1
 800dca4:	18d3      	adds	r3, r2, r3
 800dca6:	aa28      	add	r2, sp, #160	; 0xa0
 800dca8:	1a9b      	subs	r3, r3, r2
 800dcaa:	931e      	str	r3, [sp, #120]	; 0x78
 800dcac:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800dcae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcb0:	4694      	mov	ip, r2
 800dcb2:	4463      	add	r3, ip
 800dcb4:	9309      	str	r3, [sp, #36]	; 0x24
 800dcb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcb8:	2b01      	cmp	r3, #1
 800dcba:	dc01      	bgt.n	800dcc0 <_svfprintf_r+0x688>
 800dcbc:	07f3      	lsls	r3, r6, #31
 800dcbe:	d504      	bpl.n	800dcca <_svfprintf_r+0x692>
 800dcc0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dcc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dcc4:	4694      	mov	ip, r2
 800dcc6:	4463      	add	r3, ip
 800dcc8:	9309      	str	r3, [sp, #36]	; 0x24
 800dcca:	2280      	movs	r2, #128	; 0x80
 800dccc:	4b74      	ldr	r3, [pc, #464]	; (800dea0 <_svfprintf_r+0x868>)
 800dcce:	0052      	lsls	r2, r2, #1
 800dcd0:	4033      	ands	r3, r6
 800dcd2:	431a      	orrs	r2, r3
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	001d      	movs	r5, r3
 800dcd8:	921a      	str	r2, [sp, #104]	; 0x68
 800dcda:	9310      	str	r3, [sp, #64]	; 0x40
 800dcdc:	9311      	str	r3, [sp, #68]	; 0x44
 800dcde:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800dce0:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800dce2:	9319      	str	r3, [sp, #100]	; 0x64
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d006      	beq.n	800dcf6 <_svfprintf_r+0x6be>
 800dce8:	231b      	movs	r3, #27
 800dcea:	aa1e      	add	r2, sp, #120	; 0x78
 800dcec:	189b      	adds	r3, r3, r2
 800dcee:	222d      	movs	r2, #45	; 0x2d
 800dcf0:	701a      	strb	r2, [r3, #0]
 800dcf2:	2300      	movs	r3, #0
 800dcf4:	9319      	str	r3, [sp, #100]	; 0x64
 800dcf6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800dcf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcfa:	931a      	str	r3, [sp, #104]	; 0x68
 800dcfc:	4293      	cmp	r3, r2
 800dcfe:	da00      	bge.n	800dd02 <_svfprintf_r+0x6ca>
 800dd00:	921a      	str	r2, [sp, #104]	; 0x68
 800dd02:	231b      	movs	r3, #27
 800dd04:	aa1e      	add	r2, sp, #120	; 0x78
 800dd06:	189b      	adds	r3, r3, r2
 800dd08:	781b      	ldrb	r3, [r3, #0]
 800dd0a:	1e5a      	subs	r2, r3, #1
 800dd0c:	4193      	sbcs	r3, r2
 800dd0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dd10:	18d3      	adds	r3, r2, r3
 800dd12:	931a      	str	r3, [sp, #104]	; 0x68
 800dd14:	0032      	movs	r2, r6
 800dd16:	2302      	movs	r3, #2
 800dd18:	401a      	ands	r2, r3
 800dd1a:	9220      	str	r2, [sp, #128]	; 0x80
 800dd1c:	421e      	tst	r6, r3
 800dd1e:	d002      	beq.n	800dd26 <_svfprintf_r+0x6ee>
 800dd20:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800dd22:	3302      	adds	r3, #2
 800dd24:	931a      	str	r3, [sp, #104]	; 0x68
 800dd26:	2384      	movs	r3, #132	; 0x84
 800dd28:	0032      	movs	r2, r6
 800dd2a:	401a      	ands	r2, r3
 800dd2c:	9221      	str	r2, [sp, #132]	; 0x84
 800dd2e:	421e      	tst	r6, r3
 800dd30:	d11f      	bne.n	800dd72 <_svfprintf_r+0x73a>
 800dd32:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dd34:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dd36:	1a9c      	subs	r4, r3, r2
 800dd38:	2c00      	cmp	r4, #0
 800dd3a:	dd1a      	ble.n	800dd72 <_svfprintf_r+0x73a>
 800dd3c:	0039      	movs	r1, r7
 800dd3e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd40:	4858      	ldr	r0, [pc, #352]	; (800dea4 <_svfprintf_r+0x86c>)
 800dd42:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800dd44:	3301      	adds	r3, #1
 800dd46:	3108      	adds	r1, #8
 800dd48:	6038      	str	r0, [r7, #0]
 800dd4a:	2c10      	cmp	r4, #16
 800dd4c:	dd00      	ble.n	800dd50 <_svfprintf_r+0x718>
 800dd4e:	e31c      	b.n	800e38a <_svfprintf_r+0xd52>
 800dd50:	607c      	str	r4, [r7, #4]
 800dd52:	18a4      	adds	r4, r4, r2
 800dd54:	000f      	movs	r7, r1
 800dd56:	942e      	str	r4, [sp, #184]	; 0xb8
 800dd58:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd5a:	2b07      	cmp	r3, #7
 800dd5c:	dd09      	ble.n	800dd72 <_svfprintf_r+0x73a>
 800dd5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd60:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd62:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd64:	f003 fcf8 	bl	8011758 <__ssprint_r>
 800dd68:	2800      	cmp	r0, #0
 800dd6a:	d001      	beq.n	800dd70 <_svfprintf_r+0x738>
 800dd6c:	f000 fe43 	bl	800e9f6 <_svfprintf_r+0x13be>
 800dd70:	af2f      	add	r7, sp, #188	; 0xbc
 800dd72:	221b      	movs	r2, #27
 800dd74:	a91e      	add	r1, sp, #120	; 0x78
 800dd76:	1852      	adds	r2, r2, r1
 800dd78:	7811      	ldrb	r1, [r2, #0]
 800dd7a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800dd7c:	2900      	cmp	r1, #0
 800dd7e:	d014      	beq.n	800ddaa <_svfprintf_r+0x772>
 800dd80:	603a      	str	r2, [r7, #0]
 800dd82:	2201      	movs	r2, #1
 800dd84:	189b      	adds	r3, r3, r2
 800dd86:	932e      	str	r3, [sp, #184]	; 0xb8
 800dd88:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800dd8a:	607a      	str	r2, [r7, #4]
 800dd8c:	189b      	adds	r3, r3, r2
 800dd8e:	932d      	str	r3, [sp, #180]	; 0xb4
 800dd90:	3708      	adds	r7, #8
 800dd92:	2b07      	cmp	r3, #7
 800dd94:	dd09      	ble.n	800ddaa <_svfprintf_r+0x772>
 800dd96:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd98:	980a      	ldr	r0, [sp, #40]	; 0x28
 800dd9a:	aa2c      	add	r2, sp, #176	; 0xb0
 800dd9c:	f003 fcdc 	bl	8011758 <__ssprint_r>
 800dda0:	2800      	cmp	r0, #0
 800dda2:	d001      	beq.n	800dda8 <_svfprintf_r+0x770>
 800dda4:	f000 fe27 	bl	800e9f6 <_svfprintf_r+0x13be>
 800dda8:	af2f      	add	r7, sp, #188	; 0xbc
 800ddaa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ddac:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ddae:	2a00      	cmp	r2, #0
 800ddb0:	d015      	beq.n	800ddde <_svfprintf_r+0x7a6>
 800ddb2:	aa25      	add	r2, sp, #148	; 0x94
 800ddb4:	603a      	str	r2, [r7, #0]
 800ddb6:	2202      	movs	r2, #2
 800ddb8:	189b      	adds	r3, r3, r2
 800ddba:	932e      	str	r3, [sp, #184]	; 0xb8
 800ddbc:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ddbe:	607a      	str	r2, [r7, #4]
 800ddc0:	3301      	adds	r3, #1
 800ddc2:	932d      	str	r3, [sp, #180]	; 0xb4
 800ddc4:	3708      	adds	r7, #8
 800ddc6:	2b07      	cmp	r3, #7
 800ddc8:	dd09      	ble.n	800ddde <_svfprintf_r+0x7a6>
 800ddca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ddcc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ddce:	aa2c      	add	r2, sp, #176	; 0xb0
 800ddd0:	f003 fcc2 	bl	8011758 <__ssprint_r>
 800ddd4:	2800      	cmp	r0, #0
 800ddd6:	d001      	beq.n	800dddc <_svfprintf_r+0x7a4>
 800ddd8:	f000 fe0d 	bl	800e9f6 <_svfprintf_r+0x13be>
 800dddc:	af2f      	add	r7, sp, #188	; 0xbc
 800ddde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dde0:	2b80      	cmp	r3, #128	; 0x80
 800dde2:	d11f      	bne.n	800de24 <_svfprintf_r+0x7ec>
 800dde4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dde6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800dde8:	1a9c      	subs	r4, r3, r2
 800ddea:	2c00      	cmp	r4, #0
 800ddec:	dd1a      	ble.n	800de24 <_svfprintf_r+0x7ec>
 800ddee:	0039      	movs	r1, r7
 800ddf0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ddf2:	482d      	ldr	r0, [pc, #180]	; (800dea8 <_svfprintf_r+0x870>)
 800ddf4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800ddf6:	3301      	adds	r3, #1
 800ddf8:	3108      	adds	r1, #8
 800ddfa:	6038      	str	r0, [r7, #0]
 800ddfc:	2c10      	cmp	r4, #16
 800ddfe:	dd00      	ble.n	800de02 <_svfprintf_r+0x7ca>
 800de00:	e2d6      	b.n	800e3b0 <_svfprintf_r+0xd78>
 800de02:	607c      	str	r4, [r7, #4]
 800de04:	18a4      	adds	r4, r4, r2
 800de06:	000f      	movs	r7, r1
 800de08:	942e      	str	r4, [sp, #184]	; 0xb8
 800de0a:	932d      	str	r3, [sp, #180]	; 0xb4
 800de0c:	2b07      	cmp	r3, #7
 800de0e:	dd09      	ble.n	800de24 <_svfprintf_r+0x7ec>
 800de10:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de12:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de14:	aa2c      	add	r2, sp, #176	; 0xb0
 800de16:	f003 fc9f 	bl	8011758 <__ssprint_r>
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d001      	beq.n	800de22 <_svfprintf_r+0x7ea>
 800de1e:	f000 fdea 	bl	800e9f6 <_svfprintf_r+0x13be>
 800de22:	af2f      	add	r7, sp, #188	; 0xbc
 800de24:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800de26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de28:	1a9c      	subs	r4, r3, r2
 800de2a:	2c00      	cmp	r4, #0
 800de2c:	dd1a      	ble.n	800de64 <_svfprintf_r+0x82c>
 800de2e:	0039      	movs	r1, r7
 800de30:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de32:	481d      	ldr	r0, [pc, #116]	; (800dea8 <_svfprintf_r+0x870>)
 800de34:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800de36:	3301      	adds	r3, #1
 800de38:	3108      	adds	r1, #8
 800de3a:	6038      	str	r0, [r7, #0]
 800de3c:	2c10      	cmp	r4, #16
 800de3e:	dd00      	ble.n	800de42 <_svfprintf_r+0x80a>
 800de40:	e2c9      	b.n	800e3d6 <_svfprintf_r+0xd9e>
 800de42:	18a2      	adds	r2, r4, r2
 800de44:	607c      	str	r4, [r7, #4]
 800de46:	922e      	str	r2, [sp, #184]	; 0xb8
 800de48:	000f      	movs	r7, r1
 800de4a:	932d      	str	r3, [sp, #180]	; 0xb4
 800de4c:	2b07      	cmp	r3, #7
 800de4e:	dd09      	ble.n	800de64 <_svfprintf_r+0x82c>
 800de50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800de52:	980a      	ldr	r0, [sp, #40]	; 0x28
 800de54:	aa2c      	add	r2, sp, #176	; 0xb0
 800de56:	f003 fc7f 	bl	8011758 <__ssprint_r>
 800de5a:	2800      	cmp	r0, #0
 800de5c:	d001      	beq.n	800de62 <_svfprintf_r+0x82a>
 800de5e:	f000 fdca 	bl	800e9f6 <_svfprintf_r+0x13be>
 800de62:	af2f      	add	r7, sp, #188	; 0xbc
 800de64:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800de66:	9319      	str	r3, [sp, #100]	; 0x64
 800de68:	05f3      	lsls	r3, r6, #23
 800de6a:	d500      	bpl.n	800de6e <_svfprintf_r+0x836>
 800de6c:	e2ce      	b.n	800e40c <_svfprintf_r+0xdd4>
 800de6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800de70:	9b08      	ldr	r3, [sp, #32]
 800de72:	4694      	mov	ip, r2
 800de74:	603b      	str	r3, [r7, #0]
 800de76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de78:	607b      	str	r3, [r7, #4]
 800de7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800de7c:	4463      	add	r3, ip
 800de7e:	932e      	str	r3, [sp, #184]	; 0xb8
 800de80:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800de82:	3301      	adds	r3, #1
 800de84:	932d      	str	r3, [sp, #180]	; 0xb4
 800de86:	2b07      	cmp	r3, #7
 800de88:	dd00      	ble.n	800de8c <_svfprintf_r+0x854>
 800de8a:	e3a3      	b.n	800e5d4 <_svfprintf_r+0xf9c>
 800de8c:	3708      	adds	r7, #8
 800de8e:	e301      	b.n	800e494 <_svfprintf_r+0xe5c>
 800de90:	08014bdc 	.word	0x08014bdc
 800de94:	08014bed 	.word	0x08014bed
 800de98:	40300000 	.word	0x40300000
 800de9c:	3fe00000 	.word	0x3fe00000
 800dea0:	fffffbff 	.word	0xfffffbff
 800dea4:	08014c00 	.word	0x08014c00
 800dea8:	08014c10 	.word	0x08014c10
 800deac:	9b08      	ldr	r3, [sp, #32]
 800deae:	930c      	str	r3, [sp, #48]	; 0x30
 800deb0:	e610      	b.n	800dad4 <_svfprintf_r+0x49c>
 800deb2:	2306      	movs	r3, #6
 800deb4:	e5fd      	b.n	800dab2 <_svfprintf_r+0x47a>
 800deb6:	930e      	str	r3, [sp, #56]	; 0x38
 800deb8:	2300      	movs	r3, #0
 800deba:	e61a      	b.n	800daf2 <_svfprintf_r+0x4ba>
 800debc:	7010      	strb	r0, [r2, #0]
 800debe:	e684      	b.n	800dbca <_svfprintf_r+0x592>
 800dec0:	7018      	strb	r0, [r3, #0]
 800dec2:	3301      	adds	r3, #1
 800dec4:	1aca      	subs	r2, r1, r3
 800dec6:	d5fb      	bpl.n	800dec0 <_svfprintf_r+0x888>
 800dec8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800deca:	2300      	movs	r3, #0
 800decc:	3201      	adds	r2, #1
 800dece:	db01      	blt.n	800ded4 <_svfprintf_r+0x89c>
 800ded0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ded2:	3301      	adds	r3, #1
 800ded4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ded6:	18d3      	adds	r3, r2, r3
 800ded8:	9323      	str	r3, [sp, #140]	; 0x8c
 800deda:	e684      	b.n	800dbe6 <_svfprintf_r+0x5ae>
 800dedc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dede:	9920      	ldr	r1, [sp, #128]	; 0x80
 800dee0:	2030      	movs	r0, #48	; 0x30
 800dee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dee4:	1851      	adds	r1, r2, r1
 800dee6:	e7ed      	b.n	800dec4 <_svfprintf_r+0x88c>
 800dee8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800deea:	2303      	movs	r3, #3
 800deec:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800deee:	2a46      	cmp	r2, #70	; 0x46
 800def0:	d006      	beq.n	800df00 <_svfprintf_r+0x8c8>
 800def2:	0014      	movs	r4, r2
 800def4:	3c45      	subs	r4, #69	; 0x45
 800def6:	4262      	negs	r2, r4
 800def8:	4154      	adcs	r4, r2
 800defa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800defc:	3b01      	subs	r3, #1
 800defe:	1914      	adds	r4, r2, r4
 800df00:	aa2a      	add	r2, sp, #168	; 0xa8
 800df02:	9204      	str	r2, [sp, #16]
 800df04:	aa27      	add	r2, sp, #156	; 0x9c
 800df06:	9203      	str	r2, [sp, #12]
 800df08:	aa26      	add	r2, sp, #152	; 0x98
 800df0a:	9202      	str	r2, [sp, #8]
 800df0c:	9300      	str	r3, [sp, #0]
 800df0e:	002a      	movs	r2, r5
 800df10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df12:	980a      	ldr	r0, [sp, #40]	; 0x28
 800df14:	9401      	str	r4, [sp, #4]
 800df16:	f002 fad7 	bl	80104c8 <_dtoa_r>
 800df1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df1c:	9008      	str	r0, [sp, #32]
 800df1e:	2b47      	cmp	r3, #71	; 0x47
 800df20:	d103      	bne.n	800df2a <_svfprintf_r+0x8f2>
 800df22:	07f3      	lsls	r3, r6, #31
 800df24:	d401      	bmi.n	800df2a <_svfprintf_r+0x8f2>
 800df26:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800df28:	e65e      	b.n	800dbe8 <_svfprintf_r+0x5b0>
 800df2a:	9b08      	ldr	r3, [sp, #32]
 800df2c:	191b      	adds	r3, r3, r4
 800df2e:	9311      	str	r3, [sp, #68]	; 0x44
 800df30:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df32:	2b46      	cmp	r3, #70	; 0x46
 800df34:	d112      	bne.n	800df5c <_svfprintf_r+0x924>
 800df36:	9b08      	ldr	r3, [sp, #32]
 800df38:	781b      	ldrb	r3, [r3, #0]
 800df3a:	2b30      	cmp	r3, #48	; 0x30
 800df3c:	d10a      	bne.n	800df54 <_svfprintf_r+0x91c>
 800df3e:	2200      	movs	r2, #0
 800df40:	2300      	movs	r3, #0
 800df42:	0028      	movs	r0, r5
 800df44:	990e      	ldr	r1, [sp, #56]	; 0x38
 800df46:	f7f2 fa7f 	bl	8000448 <__aeabi_dcmpeq>
 800df4a:	2800      	cmp	r0, #0
 800df4c:	d102      	bne.n	800df54 <_svfprintf_r+0x91c>
 800df4e:	2301      	movs	r3, #1
 800df50:	1b1b      	subs	r3, r3, r4
 800df52:	9326      	str	r3, [sp, #152]	; 0x98
 800df54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800df56:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800df58:	18d3      	adds	r3, r2, r3
 800df5a:	9311      	str	r3, [sp, #68]	; 0x44
 800df5c:	2200      	movs	r2, #0
 800df5e:	2300      	movs	r3, #0
 800df60:	0028      	movs	r0, r5
 800df62:	990e      	ldr	r1, [sp, #56]	; 0x38
 800df64:	f7f2 fa70 	bl	8000448 <__aeabi_dcmpeq>
 800df68:	2800      	cmp	r0, #0
 800df6a:	d001      	beq.n	800df70 <_svfprintf_r+0x938>
 800df6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800df6e:	932a      	str	r3, [sp, #168]	; 0xa8
 800df70:	2230      	movs	r2, #48	; 0x30
 800df72:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800df74:	9911      	ldr	r1, [sp, #68]	; 0x44
 800df76:	4299      	cmp	r1, r3
 800df78:	d9d5      	bls.n	800df26 <_svfprintf_r+0x8ee>
 800df7a:	1c59      	adds	r1, r3, #1
 800df7c:	912a      	str	r1, [sp, #168]	; 0xa8
 800df7e:	701a      	strb	r2, [r3, #0]
 800df80:	e7f7      	b.n	800df72 <_svfprintf_r+0x93a>
 800df82:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df84:	2b46      	cmp	r3, #70	; 0x46
 800df86:	d000      	beq.n	800df8a <_svfprintf_r+0x952>
 800df88:	e63f      	b.n	800dc0a <_svfprintf_r+0x5d2>
 800df8a:	2201      	movs	r2, #1
 800df8c:	0033      	movs	r3, r6
 800df8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800df90:	4013      	ands	r3, r2
 800df92:	430b      	orrs	r3, r1
 800df94:	2d00      	cmp	r5, #0
 800df96:	dd2c      	ble.n	800dff2 <_svfprintf_r+0x9ba>
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d046      	beq.n	800e02a <_svfprintf_r+0x9f2>
 800df9c:	000a      	movs	r2, r1
 800df9e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dfa0:	18eb      	adds	r3, r5, r3
 800dfa2:	18d3      	adds	r3, r2, r3
 800dfa4:	9309      	str	r3, [sp, #36]	; 0x24
 800dfa6:	2366      	movs	r3, #102	; 0x66
 800dfa8:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfaa:	e030      	b.n	800e00e <_svfprintf_r+0x9d6>
 800dfac:	781c      	ldrb	r4, [r3, #0]
 800dfae:	3301      	adds	r3, #1
 800dfb0:	7014      	strb	r4, [r2, #0]
 800dfb2:	3201      	adds	r2, #1
 800dfb4:	e668      	b.n	800dc88 <_svfprintf_r+0x650>
 800dfb6:	222a      	movs	r2, #42	; 0x2a
 800dfb8:	ab1e      	add	r3, sp, #120	; 0x78
 800dfba:	18d2      	adds	r2, r2, r3
 800dfbc:	2800      	cmp	r0, #0
 800dfbe:	d104      	bne.n	800dfca <_svfprintf_r+0x992>
 800dfc0:	2330      	movs	r3, #48	; 0x30
 800dfc2:	222b      	movs	r2, #43	; 0x2b
 800dfc4:	708b      	strb	r3, [r1, #2]
 800dfc6:	ab1e      	add	r3, sp, #120	; 0x78
 800dfc8:	18d2      	adds	r2, r2, r3
 800dfca:	3430      	adds	r4, #48	; 0x30
 800dfcc:	1c53      	adds	r3, r2, #1
 800dfce:	7014      	strb	r4, [r2, #0]
 800dfd0:	e669      	b.n	800dca6 <_svfprintf_r+0x66e>
 800dfd2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfd4:	42ab      	cmp	r3, r5
 800dfd6:	dd12      	ble.n	800dffe <_svfprintf_r+0x9c6>
 800dfd8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dfda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dfdc:	4694      	mov	ip, r2
 800dfde:	4463      	add	r3, ip
 800dfe0:	9309      	str	r3, [sp, #36]	; 0x24
 800dfe2:	2367      	movs	r3, #103	; 0x67
 800dfe4:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfe6:	2d00      	cmp	r5, #0
 800dfe8:	dc11      	bgt.n	800e00e <_svfprintf_r+0x9d6>
 800dfea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfec:	1b5b      	subs	r3, r3, r5
 800dfee:	3301      	adds	r3, #1
 800dff0:	e00c      	b.n	800e00c <_svfprintf_r+0x9d4>
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d01b      	beq.n	800e02e <_svfprintf_r+0x9f6>
 800dff6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dff8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dffa:	3301      	adds	r3, #1
 800dffc:	e7d1      	b.n	800dfa2 <_svfprintf_r+0x96a>
 800dffe:	2367      	movs	r3, #103	; 0x67
 800e000:	9509      	str	r5, [sp, #36]	; 0x24
 800e002:	930f      	str	r3, [sp, #60]	; 0x3c
 800e004:	07f3      	lsls	r3, r6, #31
 800e006:	d502      	bpl.n	800e00e <_svfprintf_r+0x9d6>
 800e008:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e00a:	18eb      	adds	r3, r5, r3
 800e00c:	9309      	str	r3, [sp, #36]	; 0x24
 800e00e:	2380      	movs	r3, #128	; 0x80
 800e010:	0032      	movs	r2, r6
 800e012:	00db      	lsls	r3, r3, #3
 800e014:	401a      	ands	r2, r3
 800e016:	9211      	str	r2, [sp, #68]	; 0x44
 800e018:	2200      	movs	r2, #0
 800e01a:	9210      	str	r2, [sp, #64]	; 0x40
 800e01c:	421e      	tst	r6, r3
 800e01e:	d100      	bne.n	800e022 <_svfprintf_r+0x9ea>
 800e020:	e65d      	b.n	800dcde <_svfprintf_r+0x6a6>
 800e022:	4295      	cmp	r5, r2
 800e024:	dc25      	bgt.n	800e072 <_svfprintf_r+0xa3a>
 800e026:	9211      	str	r2, [sp, #68]	; 0x44
 800e028:	e659      	b.n	800dcde <_svfprintf_r+0x6a6>
 800e02a:	9509      	str	r5, [sp, #36]	; 0x24
 800e02c:	e7bb      	b.n	800dfa6 <_svfprintf_r+0x96e>
 800e02e:	2366      	movs	r3, #102	; 0x66
 800e030:	9209      	str	r2, [sp, #36]	; 0x24
 800e032:	930f      	str	r3, [sp, #60]	; 0x3c
 800e034:	e7eb      	b.n	800e00e <_svfprintf_r+0x9d6>
 800e036:	42ab      	cmp	r3, r5
 800e038:	da0e      	bge.n	800e058 <_svfprintf_r+0xa20>
 800e03a:	1aed      	subs	r5, r5, r3
 800e03c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e03e:	785b      	ldrb	r3, [r3, #1]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d012      	beq.n	800e06a <_svfprintf_r+0xa32>
 800e044:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e046:	3301      	adds	r3, #1
 800e048:	9311      	str	r3, [sp, #68]	; 0x44
 800e04a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e04c:	3301      	adds	r3, #1
 800e04e:	9312      	str	r3, [sp, #72]	; 0x48
 800e050:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e052:	781b      	ldrb	r3, [r3, #0]
 800e054:	2bff      	cmp	r3, #255	; 0xff
 800e056:	d1ee      	bne.n	800e036 <_svfprintf_r+0x9fe>
 800e058:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e05a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e05c:	189b      	adds	r3, r3, r2
 800e05e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e060:	4353      	muls	r3, r2
 800e062:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e064:	189b      	adds	r3, r3, r2
 800e066:	9309      	str	r3, [sp, #36]	; 0x24
 800e068:	e639      	b.n	800dcde <_svfprintf_r+0x6a6>
 800e06a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e06c:	3301      	adds	r3, #1
 800e06e:	9310      	str	r3, [sp, #64]	; 0x40
 800e070:	e7ee      	b.n	800e050 <_svfprintf_r+0xa18>
 800e072:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e074:	9311      	str	r3, [sp, #68]	; 0x44
 800e076:	e7eb      	b.n	800e050 <_svfprintf_r+0xa18>
 800e078:	1d23      	adds	r3, r4, #4
 800e07a:	930d      	str	r3, [sp, #52]	; 0x34
 800e07c:	06b3      	lsls	r3, r6, #26
 800e07e:	d509      	bpl.n	800e094 <_svfprintf_r+0xa5c>
 800e080:	6823      	ldr	r3, [r4, #0]
 800e082:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e084:	601a      	str	r2, [r3, #0]
 800e086:	17d2      	asrs	r2, r2, #31
 800e088:	605a      	str	r2, [r3, #4]
 800e08a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e08c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800e08e:	9308      	str	r3, [sp, #32]
 800e090:	f7ff fb0d 	bl	800d6ae <_svfprintf_r+0x76>
 800e094:	06f3      	lsls	r3, r6, #27
 800e096:	d503      	bpl.n	800e0a0 <_svfprintf_r+0xa68>
 800e098:	6823      	ldr	r3, [r4, #0]
 800e09a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e09c:	601a      	str	r2, [r3, #0]
 800e09e:	e7f4      	b.n	800e08a <_svfprintf_r+0xa52>
 800e0a0:	0673      	lsls	r3, r6, #25
 800e0a2:	d503      	bpl.n	800e0ac <_svfprintf_r+0xa74>
 800e0a4:	6823      	ldr	r3, [r4, #0]
 800e0a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0a8:	801a      	strh	r2, [r3, #0]
 800e0aa:	e7ee      	b.n	800e08a <_svfprintf_r+0xa52>
 800e0ac:	05b6      	lsls	r6, r6, #22
 800e0ae:	d5f3      	bpl.n	800e098 <_svfprintf_r+0xa60>
 800e0b0:	6823      	ldr	r3, [r4, #0]
 800e0b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0b4:	701a      	strb	r2, [r3, #0]
 800e0b6:	e7e8      	b.n	800e08a <_svfprintf_r+0xa52>
 800e0b8:	2310      	movs	r3, #16
 800e0ba:	431e      	orrs	r6, r3
 800e0bc:	2320      	movs	r3, #32
 800e0be:	0030      	movs	r0, r6
 800e0c0:	4018      	ands	r0, r3
 800e0c2:	421e      	tst	r6, r3
 800e0c4:	d00f      	beq.n	800e0e6 <_svfprintf_r+0xaae>
 800e0c6:	3b19      	subs	r3, #25
 800e0c8:	3407      	adds	r4, #7
 800e0ca:	439c      	bics	r4, r3
 800e0cc:	0022      	movs	r2, r4
 800e0ce:	ca18      	ldmia	r2!, {r3, r4}
 800e0d0:	9306      	str	r3, [sp, #24]
 800e0d2:	9407      	str	r4, [sp, #28]
 800e0d4:	920d      	str	r2, [sp, #52]	; 0x34
 800e0d6:	4bc9      	ldr	r3, [pc, #804]	; (800e3fc <_svfprintf_r+0xdc4>)
 800e0d8:	401e      	ands	r6, r3
 800e0da:	2300      	movs	r3, #0
 800e0dc:	221b      	movs	r2, #27
 800e0de:	a91e      	add	r1, sp, #120	; 0x78
 800e0e0:	1852      	adds	r2, r2, r1
 800e0e2:	2100      	movs	r1, #0
 800e0e4:	e430      	b.n	800d948 <_svfprintf_r+0x310>
 800e0e6:	0022      	movs	r2, r4
 800e0e8:	ca08      	ldmia	r2!, {r3}
 800e0ea:	0031      	movs	r1, r6
 800e0ec:	920d      	str	r2, [sp, #52]	; 0x34
 800e0ee:	2210      	movs	r2, #16
 800e0f0:	4011      	ands	r1, r2
 800e0f2:	4216      	tst	r6, r2
 800e0f4:	d002      	beq.n	800e0fc <_svfprintf_r+0xac4>
 800e0f6:	9306      	str	r3, [sp, #24]
 800e0f8:	9007      	str	r0, [sp, #28]
 800e0fa:	e7ec      	b.n	800e0d6 <_svfprintf_r+0xa9e>
 800e0fc:	2240      	movs	r2, #64	; 0x40
 800e0fe:	0030      	movs	r0, r6
 800e100:	4010      	ands	r0, r2
 800e102:	4216      	tst	r6, r2
 800e104:	d003      	beq.n	800e10e <_svfprintf_r+0xad6>
 800e106:	b29b      	uxth	r3, r3
 800e108:	9306      	str	r3, [sp, #24]
 800e10a:	9107      	str	r1, [sp, #28]
 800e10c:	e7e3      	b.n	800e0d6 <_svfprintf_r+0xa9e>
 800e10e:	2280      	movs	r2, #128	; 0x80
 800e110:	0031      	movs	r1, r6
 800e112:	0092      	lsls	r2, r2, #2
 800e114:	4011      	ands	r1, r2
 800e116:	4216      	tst	r6, r2
 800e118:	d0f6      	beq.n	800e108 <_svfprintf_r+0xad0>
 800e11a:	b2db      	uxtb	r3, r3
 800e11c:	e7eb      	b.n	800e0f6 <_svfprintf_r+0xabe>
 800e11e:	0023      	movs	r3, r4
 800e120:	cb04      	ldmia	r3!, {r2}
 800e122:	49b7      	ldr	r1, [pc, #732]	; (800e400 <_svfprintf_r+0xdc8>)
 800e124:	9206      	str	r2, [sp, #24]
 800e126:	aa25      	add	r2, sp, #148	; 0x94
 800e128:	8011      	strh	r1, [r2, #0]
 800e12a:	4ab6      	ldr	r2, [pc, #728]	; (800e404 <_svfprintf_r+0xdcc>)
 800e12c:	930d      	str	r3, [sp, #52]	; 0x34
 800e12e:	2300      	movs	r3, #0
 800e130:	921f      	str	r2, [sp, #124]	; 0x7c
 800e132:	2278      	movs	r2, #120	; 0x78
 800e134:	9307      	str	r3, [sp, #28]
 800e136:	3302      	adds	r3, #2
 800e138:	431e      	orrs	r6, r3
 800e13a:	920f      	str	r2, [sp, #60]	; 0x3c
 800e13c:	e7ce      	b.n	800e0dc <_svfprintf_r+0xaa4>
 800e13e:	0023      	movs	r3, r4
 800e140:	cb04      	ldmia	r3!, {r2}
 800e142:	2400      	movs	r4, #0
 800e144:	930d      	str	r3, [sp, #52]	; 0x34
 800e146:	231b      	movs	r3, #27
 800e148:	9208      	str	r2, [sp, #32]
 800e14a:	aa1e      	add	r2, sp, #120	; 0x78
 800e14c:	189b      	adds	r3, r3, r2
 800e14e:	701c      	strb	r4, [r3, #0]
 800e150:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e152:	3301      	adds	r3, #1
 800e154:	d00e      	beq.n	800e174 <_svfprintf_r+0xb3c>
 800e156:	0021      	movs	r1, r4
 800e158:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e15a:	9808      	ldr	r0, [sp, #32]
 800e15c:	f002 f83a 	bl	80101d4 <memchr>
 800e160:	900c      	str	r0, [sp, #48]	; 0x30
 800e162:	42a0      	cmp	r0, r4
 800e164:	d100      	bne.n	800e168 <_svfprintf_r+0xb30>
 800e166:	e10d      	b.n	800e384 <_svfprintf_r+0xd4c>
 800e168:	9a08      	ldr	r2, [sp, #32]
 800e16a:	1a83      	subs	r3, r0, r2
 800e16c:	9309      	str	r3, [sp, #36]	; 0x24
 800e16e:	0023      	movs	r3, r4
 800e170:	940c      	str	r4, [sp, #48]	; 0x30
 800e172:	e44e      	b.n	800da12 <_svfprintf_r+0x3da>
 800e174:	9808      	ldr	r0, [sp, #32]
 800e176:	f7f1 ffc5 	bl	8000104 <strlen>
 800e17a:	9009      	str	r0, [sp, #36]	; 0x24
 800e17c:	e7f7      	b.n	800e16e <_svfprintf_r+0xb36>
 800e17e:	2310      	movs	r3, #16
 800e180:	431e      	orrs	r6, r3
 800e182:	2320      	movs	r3, #32
 800e184:	0030      	movs	r0, r6
 800e186:	4018      	ands	r0, r3
 800e188:	421e      	tst	r6, r3
 800e18a:	d009      	beq.n	800e1a0 <_svfprintf_r+0xb68>
 800e18c:	3b19      	subs	r3, #25
 800e18e:	3407      	adds	r4, #7
 800e190:	439c      	bics	r4, r3
 800e192:	0022      	movs	r2, r4
 800e194:	ca18      	ldmia	r2!, {r3, r4}
 800e196:	9306      	str	r3, [sp, #24]
 800e198:	9407      	str	r4, [sp, #28]
 800e19a:	920d      	str	r2, [sp, #52]	; 0x34
 800e19c:	2301      	movs	r3, #1
 800e19e:	e79d      	b.n	800e0dc <_svfprintf_r+0xaa4>
 800e1a0:	0023      	movs	r3, r4
 800e1a2:	cb04      	ldmia	r3!, {r2}
 800e1a4:	0031      	movs	r1, r6
 800e1a6:	930d      	str	r3, [sp, #52]	; 0x34
 800e1a8:	2310      	movs	r3, #16
 800e1aa:	4019      	ands	r1, r3
 800e1ac:	421e      	tst	r6, r3
 800e1ae:	d003      	beq.n	800e1b8 <_svfprintf_r+0xb80>
 800e1b0:	9206      	str	r2, [sp, #24]
 800e1b2:	9007      	str	r0, [sp, #28]
 800e1b4:	3b0f      	subs	r3, #15
 800e1b6:	e791      	b.n	800e0dc <_svfprintf_r+0xaa4>
 800e1b8:	2340      	movs	r3, #64	; 0x40
 800e1ba:	0030      	movs	r0, r6
 800e1bc:	4018      	ands	r0, r3
 800e1be:	421e      	tst	r6, r3
 800e1c0:	d003      	beq.n	800e1ca <_svfprintf_r+0xb92>
 800e1c2:	b293      	uxth	r3, r2
 800e1c4:	9306      	str	r3, [sp, #24]
 800e1c6:	9107      	str	r1, [sp, #28]
 800e1c8:	e7e8      	b.n	800e19c <_svfprintf_r+0xb64>
 800e1ca:	2380      	movs	r3, #128	; 0x80
 800e1cc:	0031      	movs	r1, r6
 800e1ce:	009b      	lsls	r3, r3, #2
 800e1d0:	4019      	ands	r1, r3
 800e1d2:	421e      	tst	r6, r3
 800e1d4:	d003      	beq.n	800e1de <_svfprintf_r+0xba6>
 800e1d6:	b2d3      	uxtb	r3, r2
 800e1d8:	9306      	str	r3, [sp, #24]
 800e1da:	9007      	str	r0, [sp, #28]
 800e1dc:	e7de      	b.n	800e19c <_svfprintf_r+0xb64>
 800e1de:	9206      	str	r2, [sp, #24]
 800e1e0:	e7f1      	b.n	800e1c6 <_svfprintf_r+0xb8e>
 800e1e2:	4b89      	ldr	r3, [pc, #548]	; (800e408 <_svfprintf_r+0xdd0>)
 800e1e4:	0030      	movs	r0, r6
 800e1e6:	931f      	str	r3, [sp, #124]	; 0x7c
 800e1e8:	2320      	movs	r3, #32
 800e1ea:	4018      	ands	r0, r3
 800e1ec:	421e      	tst	r6, r3
 800e1ee:	d01a      	beq.n	800e226 <_svfprintf_r+0xbee>
 800e1f0:	3b19      	subs	r3, #25
 800e1f2:	3407      	adds	r4, #7
 800e1f4:	439c      	bics	r4, r3
 800e1f6:	0022      	movs	r2, r4
 800e1f8:	ca18      	ldmia	r2!, {r3, r4}
 800e1fa:	9306      	str	r3, [sp, #24]
 800e1fc:	9407      	str	r4, [sp, #28]
 800e1fe:	920d      	str	r2, [sp, #52]	; 0x34
 800e200:	07f3      	lsls	r3, r6, #31
 800e202:	d50a      	bpl.n	800e21a <_svfprintf_r+0xbe2>
 800e204:	9b06      	ldr	r3, [sp, #24]
 800e206:	9a07      	ldr	r2, [sp, #28]
 800e208:	4313      	orrs	r3, r2
 800e20a:	d006      	beq.n	800e21a <_svfprintf_r+0xbe2>
 800e20c:	2230      	movs	r2, #48	; 0x30
 800e20e:	ab25      	add	r3, sp, #148	; 0x94
 800e210:	701a      	strb	r2, [r3, #0]
 800e212:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e214:	705a      	strb	r2, [r3, #1]
 800e216:	2302      	movs	r3, #2
 800e218:	431e      	orrs	r6, r3
 800e21a:	4b78      	ldr	r3, [pc, #480]	; (800e3fc <_svfprintf_r+0xdc4>)
 800e21c:	401e      	ands	r6, r3
 800e21e:	2302      	movs	r3, #2
 800e220:	e75c      	b.n	800e0dc <_svfprintf_r+0xaa4>
 800e222:	4b78      	ldr	r3, [pc, #480]	; (800e404 <_svfprintf_r+0xdcc>)
 800e224:	e7de      	b.n	800e1e4 <_svfprintf_r+0xbac>
 800e226:	0023      	movs	r3, r4
 800e228:	cb04      	ldmia	r3!, {r2}
 800e22a:	0031      	movs	r1, r6
 800e22c:	930d      	str	r3, [sp, #52]	; 0x34
 800e22e:	2310      	movs	r3, #16
 800e230:	4019      	ands	r1, r3
 800e232:	421e      	tst	r6, r3
 800e234:	d002      	beq.n	800e23c <_svfprintf_r+0xc04>
 800e236:	9206      	str	r2, [sp, #24]
 800e238:	9007      	str	r0, [sp, #28]
 800e23a:	e7e1      	b.n	800e200 <_svfprintf_r+0xbc8>
 800e23c:	2340      	movs	r3, #64	; 0x40
 800e23e:	0030      	movs	r0, r6
 800e240:	4018      	ands	r0, r3
 800e242:	421e      	tst	r6, r3
 800e244:	d003      	beq.n	800e24e <_svfprintf_r+0xc16>
 800e246:	b293      	uxth	r3, r2
 800e248:	9306      	str	r3, [sp, #24]
 800e24a:	9107      	str	r1, [sp, #28]
 800e24c:	e7d8      	b.n	800e200 <_svfprintf_r+0xbc8>
 800e24e:	2380      	movs	r3, #128	; 0x80
 800e250:	0031      	movs	r1, r6
 800e252:	009b      	lsls	r3, r3, #2
 800e254:	4019      	ands	r1, r3
 800e256:	421e      	tst	r6, r3
 800e258:	d002      	beq.n	800e260 <_svfprintf_r+0xc28>
 800e25a:	b2d3      	uxtb	r3, r2
 800e25c:	9306      	str	r3, [sp, #24]
 800e25e:	e7eb      	b.n	800e238 <_svfprintf_r+0xc00>
 800e260:	9206      	str	r2, [sp, #24]
 800e262:	e7f2      	b.n	800e24a <_svfprintf_r+0xc12>
 800e264:	9b07      	ldr	r3, [sp, #28]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d10a      	bne.n	800e280 <_svfprintf_r+0xc48>
 800e26a:	9b06      	ldr	r3, [sp, #24]
 800e26c:	2b09      	cmp	r3, #9
 800e26e:	d807      	bhi.n	800e280 <_svfprintf_r+0xc48>
 800e270:	23e7      	movs	r3, #231	; 0xe7
 800e272:	aa1e      	add	r2, sp, #120	; 0x78
 800e274:	189b      	adds	r3, r3, r2
 800e276:	9a06      	ldr	r2, [sp, #24]
 800e278:	3230      	adds	r2, #48	; 0x30
 800e27a:	701a      	strb	r2, [r3, #0]
 800e27c:	f000 fc18 	bl	800eab0 <_svfprintf_r+0x1478>
 800e280:	2680      	movs	r6, #128	; 0x80
 800e282:	2300      	movs	r3, #0
 800e284:	00f6      	lsls	r6, r6, #3
 800e286:	930e      	str	r3, [sp, #56]	; 0x38
 800e288:	ad58      	add	r5, sp, #352	; 0x160
 800e28a:	4026      	ands	r6, r4
 800e28c:	220a      	movs	r2, #10
 800e28e:	9806      	ldr	r0, [sp, #24]
 800e290:	9907      	ldr	r1, [sp, #28]
 800e292:	2300      	movs	r3, #0
 800e294:	f7f2 f906 	bl	80004a4 <__aeabi_uldivmod>
 800e298:	1e6b      	subs	r3, r5, #1
 800e29a:	3230      	adds	r2, #48	; 0x30
 800e29c:	9308      	str	r3, [sp, #32]
 800e29e:	701a      	strb	r2, [r3, #0]
 800e2a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e2a2:	900c      	str	r0, [sp, #48]	; 0x30
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	9110      	str	r1, [sp, #64]	; 0x40
 800e2a8:	930e      	str	r3, [sp, #56]	; 0x38
 800e2aa:	2e00      	cmp	r6, #0
 800e2ac:	d01d      	beq.n	800e2ea <_svfprintf_r+0xcb2>
 800e2ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e2b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e2b2:	781b      	ldrb	r3, [r3, #0]
 800e2b4:	429a      	cmp	r2, r3
 800e2b6:	d118      	bne.n	800e2ea <_svfprintf_r+0xcb2>
 800e2b8:	2aff      	cmp	r2, #255	; 0xff
 800e2ba:	d016      	beq.n	800e2ea <_svfprintf_r+0xcb2>
 800e2bc:	9b07      	ldr	r3, [sp, #28]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d102      	bne.n	800e2c8 <_svfprintf_r+0xc90>
 800e2c2:	9b06      	ldr	r3, [sp, #24]
 800e2c4:	2b09      	cmp	r3, #9
 800e2c6:	d910      	bls.n	800e2ea <_svfprintf_r+0xcb2>
 800e2c8:	9b08      	ldr	r3, [sp, #32]
 800e2ca:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e2cc:	991d      	ldr	r1, [sp, #116]	; 0x74
 800e2ce:	1a9b      	subs	r3, r3, r2
 800e2d0:	0018      	movs	r0, r3
 800e2d2:	9308      	str	r3, [sp, #32]
 800e2d4:	f7fd ff97 	bl	800c206 <strncpy>
 800e2d8:	2200      	movs	r2, #0
 800e2da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e2dc:	920e      	str	r2, [sp, #56]	; 0x38
 800e2de:	785b      	ldrb	r3, [r3, #1]
 800e2e0:	1e5a      	subs	r2, r3, #1
 800e2e2:	4193      	sbcs	r3, r2
 800e2e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e2e6:	18d3      	adds	r3, r2, r3
 800e2e8:	9312      	str	r3, [sp, #72]	; 0x48
 800e2ea:	9b07      	ldr	r3, [sp, #28]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d10f      	bne.n	800e310 <_svfprintf_r+0xcd8>
 800e2f0:	9b06      	ldr	r3, [sp, #24]
 800e2f2:	2b09      	cmp	r3, #9
 800e2f4:	d80c      	bhi.n	800e310 <_svfprintf_r+0xcd8>
 800e2f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2f8:	9a08      	ldr	r2, [sp, #32]
 800e2fa:	9319      	str	r3, [sp, #100]	; 0x64
 800e2fc:	ab58      	add	r3, sp, #352	; 0x160
 800e2fe:	1a9b      	subs	r3, r3, r2
 800e300:	9309      	str	r3, [sp, #36]	; 0x24
 800e302:	2300      	movs	r3, #0
 800e304:	0026      	movs	r6, r4
 800e306:	930c      	str	r3, [sp, #48]	; 0x30
 800e308:	001d      	movs	r5, r3
 800e30a:	9310      	str	r3, [sp, #64]	; 0x40
 800e30c:	9311      	str	r3, [sp, #68]	; 0x44
 800e30e:	e4f2      	b.n	800dcf6 <_svfprintf_r+0x6be>
 800e310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e312:	9d08      	ldr	r5, [sp, #32]
 800e314:	9306      	str	r3, [sp, #24]
 800e316:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e318:	9307      	str	r3, [sp, #28]
 800e31a:	e7b7      	b.n	800e28c <_svfprintf_r+0xc54>
 800e31c:	200f      	movs	r0, #15
 800e31e:	ab58      	add	r3, sp, #352	; 0x160
 800e320:	9308      	str	r3, [sp, #32]
 800e322:	9b08      	ldr	r3, [sp, #32]
 800e324:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e326:	3b01      	subs	r3, #1
 800e328:	9308      	str	r3, [sp, #32]
 800e32a:	9b06      	ldr	r3, [sp, #24]
 800e32c:	4003      	ands	r3, r0
 800e32e:	5cd3      	ldrb	r3, [r2, r3]
 800e330:	9a08      	ldr	r2, [sp, #32]
 800e332:	7013      	strb	r3, [r2, #0]
 800e334:	9b07      	ldr	r3, [sp, #28]
 800e336:	0719      	lsls	r1, r3, #28
 800e338:	9b06      	ldr	r3, [sp, #24]
 800e33a:	091a      	lsrs	r2, r3, #4
 800e33c:	9b07      	ldr	r3, [sp, #28]
 800e33e:	4311      	orrs	r1, r2
 800e340:	091b      	lsrs	r3, r3, #4
 800e342:	9307      	str	r3, [sp, #28]
 800e344:	000b      	movs	r3, r1
 800e346:	9a07      	ldr	r2, [sp, #28]
 800e348:	9106      	str	r1, [sp, #24]
 800e34a:	4313      	orrs	r3, r2
 800e34c:	d1e9      	bne.n	800e322 <_svfprintf_r+0xcea>
 800e34e:	e7d2      	b.n	800e2f6 <_svfprintf_r+0xcbe>
 800e350:	aa58      	add	r2, sp, #352	; 0x160
 800e352:	9208      	str	r2, [sp, #32]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d1ce      	bne.n	800e2f6 <_svfprintf_r+0xcbe>
 800e358:	07f6      	lsls	r6, r6, #31
 800e35a:	d5cc      	bpl.n	800e2f6 <_svfprintf_r+0xcbe>
 800e35c:	aa1e      	add	r2, sp, #120	; 0x78
 800e35e:	33e7      	adds	r3, #231	; 0xe7
 800e360:	189b      	adds	r3, r3, r2
 800e362:	2230      	movs	r2, #48	; 0x30
 800e364:	e789      	b.n	800e27a <_svfprintf_r+0xc42>
 800e366:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d100      	bne.n	800e36e <_svfprintf_r+0xd36>
 800e36c:	e364      	b.n	800ea38 <_svfprintf_r+0x1400>
 800e36e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e370:	211b      	movs	r1, #27
 800e372:	ab3f      	add	r3, sp, #252	; 0xfc
 800e374:	701a      	strb	r2, [r3, #0]
 800e376:	2200      	movs	r2, #0
 800e378:	a81e      	add	r0, sp, #120	; 0x78
 800e37a:	1809      	adds	r1, r1, r0
 800e37c:	700a      	strb	r2, [r1, #0]
 800e37e:	940d      	str	r4, [sp, #52]	; 0x34
 800e380:	f7ff fabd 	bl	800d8fe <_svfprintf_r+0x2c6>
 800e384:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e386:	f7ff fb44 	bl	800da12 <_svfprintf_r+0x3da>
 800e38a:	2010      	movs	r0, #16
 800e38c:	1812      	adds	r2, r2, r0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	922e      	str	r2, [sp, #184]	; 0xb8
 800e392:	932d      	str	r3, [sp, #180]	; 0xb4
 800e394:	2b07      	cmp	r3, #7
 800e396:	dd08      	ble.n	800e3aa <_svfprintf_r+0xd72>
 800e398:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e39a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e39c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e39e:	f003 f9db 	bl	8011758 <__ssprint_r>
 800e3a2:	2800      	cmp	r0, #0
 800e3a4:	d000      	beq.n	800e3a8 <_svfprintf_r+0xd70>
 800e3a6:	e326      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e3a8:	a92f      	add	r1, sp, #188	; 0xbc
 800e3aa:	000f      	movs	r7, r1
 800e3ac:	3c10      	subs	r4, #16
 800e3ae:	e4c5      	b.n	800dd3c <_svfprintf_r+0x704>
 800e3b0:	2010      	movs	r0, #16
 800e3b2:	1812      	adds	r2, r2, r0
 800e3b4:	6078      	str	r0, [r7, #4]
 800e3b6:	922e      	str	r2, [sp, #184]	; 0xb8
 800e3b8:	932d      	str	r3, [sp, #180]	; 0xb4
 800e3ba:	2b07      	cmp	r3, #7
 800e3bc:	dd08      	ble.n	800e3d0 <_svfprintf_r+0xd98>
 800e3be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3c2:	aa2c      	add	r2, sp, #176	; 0xb0
 800e3c4:	f003 f9c8 	bl	8011758 <__ssprint_r>
 800e3c8:	2800      	cmp	r0, #0
 800e3ca:	d000      	beq.n	800e3ce <_svfprintf_r+0xd96>
 800e3cc:	e313      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e3ce:	a92f      	add	r1, sp, #188	; 0xbc
 800e3d0:	000f      	movs	r7, r1
 800e3d2:	3c10      	subs	r4, #16
 800e3d4:	e50b      	b.n	800ddee <_svfprintf_r+0x7b6>
 800e3d6:	2010      	movs	r0, #16
 800e3d8:	1812      	adds	r2, r2, r0
 800e3da:	6078      	str	r0, [r7, #4]
 800e3dc:	922e      	str	r2, [sp, #184]	; 0xb8
 800e3de:	932d      	str	r3, [sp, #180]	; 0xb4
 800e3e0:	2b07      	cmp	r3, #7
 800e3e2:	dd08      	ble.n	800e3f6 <_svfprintf_r+0xdbe>
 800e3e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e3e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e3e8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e3ea:	f003 f9b5 	bl	8011758 <__ssprint_r>
 800e3ee:	2800      	cmp	r0, #0
 800e3f0:	d000      	beq.n	800e3f4 <_svfprintf_r+0xdbc>
 800e3f2:	e300      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e3f4:	a92f      	add	r1, sp, #188	; 0xbc
 800e3f6:	000f      	movs	r7, r1
 800e3f8:	3c10      	subs	r4, #16
 800e3fa:	e518      	b.n	800de2e <_svfprintf_r+0x7f6>
 800e3fc:	fffffbff 	.word	0xfffffbff
 800e400:	00007830 	.word	0x00007830
 800e404:	08014bdc 	.word	0x08014bdc
 800e408:	08014bed 	.word	0x08014bed
 800e40c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e40e:	2b65      	cmp	r3, #101	; 0x65
 800e410:	dc00      	bgt.n	800e414 <_svfprintf_r+0xddc>
 800e412:	e241      	b.n	800e898 <_svfprintf_r+0x1260>
 800e414:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e416:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e418:	2200      	movs	r2, #0
 800e41a:	2300      	movs	r3, #0
 800e41c:	f7f2 f814 	bl	8000448 <__aeabi_dcmpeq>
 800e420:	2800      	cmp	r0, #0
 800e422:	d077      	beq.n	800e514 <_svfprintf_r+0xedc>
 800e424:	4bca      	ldr	r3, [pc, #808]	; (800e750 <_svfprintf_r+0x1118>)
 800e426:	603b      	str	r3, [r7, #0]
 800e428:	2301      	movs	r3, #1
 800e42a:	607b      	str	r3, [r7, #4]
 800e42c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e42e:	3708      	adds	r7, #8
 800e430:	3301      	adds	r3, #1
 800e432:	932e      	str	r3, [sp, #184]	; 0xb8
 800e434:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e436:	3301      	adds	r3, #1
 800e438:	932d      	str	r3, [sp, #180]	; 0xb4
 800e43a:	2b07      	cmp	r3, #7
 800e43c:	dd08      	ble.n	800e450 <_svfprintf_r+0xe18>
 800e43e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e440:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e442:	aa2c      	add	r2, sp, #176	; 0xb0
 800e444:	f003 f988 	bl	8011758 <__ssprint_r>
 800e448:	2800      	cmp	r0, #0
 800e44a:	d000      	beq.n	800e44e <_svfprintf_r+0xe16>
 800e44c:	e2d3      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e44e:	af2f      	add	r7, sp, #188	; 0xbc
 800e450:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e452:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e454:	4293      	cmp	r3, r2
 800e456:	db01      	blt.n	800e45c <_svfprintf_r+0xe24>
 800e458:	07f3      	lsls	r3, r6, #31
 800e45a:	d51b      	bpl.n	800e494 <_svfprintf_r+0xe5c>
 800e45c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e45e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e460:	603b      	str	r3, [r7, #0]
 800e462:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e464:	607b      	str	r3, [r7, #4]
 800e466:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e468:	3708      	adds	r7, #8
 800e46a:	189b      	adds	r3, r3, r2
 800e46c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e46e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e470:	3301      	adds	r3, #1
 800e472:	932d      	str	r3, [sp, #180]	; 0xb4
 800e474:	2b07      	cmp	r3, #7
 800e476:	dd08      	ble.n	800e48a <_svfprintf_r+0xe52>
 800e478:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e47a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e47c:	aa2c      	add	r2, sp, #176	; 0xb0
 800e47e:	f003 f96b 	bl	8011758 <__ssprint_r>
 800e482:	2800      	cmp	r0, #0
 800e484:	d000      	beq.n	800e488 <_svfprintf_r+0xe50>
 800e486:	e2b6      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e488:	af2f      	add	r7, sp, #188	; 0xbc
 800e48a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e48c:	2510      	movs	r5, #16
 800e48e:	1e5c      	subs	r4, r3, #1
 800e490:	2c00      	cmp	r4, #0
 800e492:	dc2e      	bgt.n	800e4f2 <_svfprintf_r+0xeba>
 800e494:	0776      	lsls	r6, r6, #29
 800e496:	d500      	bpl.n	800e49a <_svfprintf_r+0xe62>
 800e498:	e290      	b.n	800e9bc <_svfprintf_r+0x1384>
 800e49a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e49c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	da00      	bge.n	800e4a4 <_svfprintf_r+0xe6c>
 800e4a2:	0013      	movs	r3, r2
 800e4a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e4a6:	18d3      	adds	r3, r2, r3
 800e4a8:	9317      	str	r3, [sp, #92]	; 0x5c
 800e4aa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d007      	beq.n	800e4c0 <_svfprintf_r+0xe88>
 800e4b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e4b2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e4b4:	aa2c      	add	r2, sp, #176	; 0xb0
 800e4b6:	f003 f94f 	bl	8011758 <__ssprint_r>
 800e4ba:	2800      	cmp	r0, #0
 800e4bc:	d000      	beq.n	800e4c0 <_svfprintf_r+0xe88>
 800e4be:	e29a      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	932d      	str	r3, [sp, #180]	; 0xb4
 800e4c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d000      	beq.n	800e4cc <_svfprintf_r+0xe94>
 800e4ca:	e2b0      	b.n	800ea2e <_svfprintf_r+0x13f6>
 800e4cc:	af2f      	add	r7, sp, #188	; 0xbc
 800e4ce:	e5dc      	b.n	800e08a <_svfprintf_r+0xa52>
 800e4d0:	3210      	adds	r2, #16
 800e4d2:	607d      	str	r5, [r7, #4]
 800e4d4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e4d6:	932d      	str	r3, [sp, #180]	; 0xb4
 800e4d8:	2b07      	cmp	r3, #7
 800e4da:	dd08      	ble.n	800e4ee <_svfprintf_r+0xeb6>
 800e4dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e4de:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e4e0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e4e2:	f003 f939 	bl	8011758 <__ssprint_r>
 800e4e6:	2800      	cmp	r0, #0
 800e4e8:	d000      	beq.n	800e4ec <_svfprintf_r+0xeb4>
 800e4ea:	e284      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e4ec:	a92f      	add	r1, sp, #188	; 0xbc
 800e4ee:	000f      	movs	r7, r1
 800e4f0:	3c10      	subs	r4, #16
 800e4f2:	0039      	movs	r1, r7
 800e4f4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e4f6:	4897      	ldr	r0, [pc, #604]	; (800e754 <_svfprintf_r+0x111c>)
 800e4f8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	3108      	adds	r1, #8
 800e4fe:	6038      	str	r0, [r7, #0]
 800e500:	2c10      	cmp	r4, #16
 800e502:	dce5      	bgt.n	800e4d0 <_svfprintf_r+0xe98>
 800e504:	607c      	str	r4, [r7, #4]
 800e506:	18a4      	adds	r4, r4, r2
 800e508:	942e      	str	r4, [sp, #184]	; 0xb8
 800e50a:	000f      	movs	r7, r1
 800e50c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e50e:	2b07      	cmp	r3, #7
 800e510:	ddc0      	ble.n	800e494 <_svfprintf_r+0xe5c>
 800e512:	e05f      	b.n	800e5d4 <_svfprintf_r+0xf9c>
 800e514:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e516:	2b00      	cmp	r3, #0
 800e518:	dc78      	bgt.n	800e60c <_svfprintf_r+0xfd4>
 800e51a:	4b8d      	ldr	r3, [pc, #564]	; (800e750 <_svfprintf_r+0x1118>)
 800e51c:	603b      	str	r3, [r7, #0]
 800e51e:	2301      	movs	r3, #1
 800e520:	607b      	str	r3, [r7, #4]
 800e522:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e524:	3708      	adds	r7, #8
 800e526:	3301      	adds	r3, #1
 800e528:	932e      	str	r3, [sp, #184]	; 0xb8
 800e52a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e52c:	3301      	adds	r3, #1
 800e52e:	932d      	str	r3, [sp, #180]	; 0xb4
 800e530:	2b07      	cmp	r3, #7
 800e532:	dd08      	ble.n	800e546 <_svfprintf_r+0xf0e>
 800e534:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e536:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e538:	aa2c      	add	r2, sp, #176	; 0xb0
 800e53a:	f003 f90d 	bl	8011758 <__ssprint_r>
 800e53e:	2800      	cmp	r0, #0
 800e540:	d000      	beq.n	800e544 <_svfprintf_r+0xf0c>
 800e542:	e258      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e544:	af2f      	add	r7, sp, #188	; 0xbc
 800e546:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e548:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e54a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e54c:	430b      	orrs	r3, r1
 800e54e:	2101      	movs	r1, #1
 800e550:	4031      	ands	r1, r6
 800e552:	430b      	orrs	r3, r1
 800e554:	d09e      	beq.n	800e494 <_svfprintf_r+0xe5c>
 800e556:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e558:	603b      	str	r3, [r7, #0]
 800e55a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e55c:	607b      	str	r3, [r7, #4]
 800e55e:	189a      	adds	r2, r3, r2
 800e560:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e562:	922e      	str	r2, [sp, #184]	; 0xb8
 800e564:	3301      	adds	r3, #1
 800e566:	932d      	str	r3, [sp, #180]	; 0xb4
 800e568:	3708      	adds	r7, #8
 800e56a:	2b07      	cmp	r3, #7
 800e56c:	dd08      	ble.n	800e580 <_svfprintf_r+0xf48>
 800e56e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e570:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e572:	aa2c      	add	r2, sp, #176	; 0xb0
 800e574:	f003 f8f0 	bl	8011758 <__ssprint_r>
 800e578:	2800      	cmp	r0, #0
 800e57a:	d000      	beq.n	800e57e <_svfprintf_r+0xf46>
 800e57c:	e23b      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e57e:	af2f      	add	r7, sp, #188	; 0xbc
 800e580:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e582:	2c00      	cmp	r4, #0
 800e584:	da19      	bge.n	800e5ba <_svfprintf_r+0xf82>
 800e586:	0038      	movs	r0, r7
 800e588:	2510      	movs	r5, #16
 800e58a:	4264      	negs	r4, r4
 800e58c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800e58e:	4a71      	ldr	r2, [pc, #452]	; (800e754 <_svfprintf_r+0x111c>)
 800e590:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e592:	3101      	adds	r1, #1
 800e594:	3708      	adds	r7, #8
 800e596:	6002      	str	r2, [r0, #0]
 800e598:	2c10      	cmp	r4, #16
 800e59a:	dc25      	bgt.n	800e5e8 <_svfprintf_r+0xfb0>
 800e59c:	6044      	str	r4, [r0, #4]
 800e59e:	18e4      	adds	r4, r4, r3
 800e5a0:	942e      	str	r4, [sp, #184]	; 0xb8
 800e5a2:	912d      	str	r1, [sp, #180]	; 0xb4
 800e5a4:	2907      	cmp	r1, #7
 800e5a6:	dd08      	ble.n	800e5ba <_svfprintf_r+0xf82>
 800e5a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5aa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5ac:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5ae:	f003 f8d3 	bl	8011758 <__ssprint_r>
 800e5b2:	2800      	cmp	r0, #0
 800e5b4:	d000      	beq.n	800e5b8 <_svfprintf_r+0xf80>
 800e5b6:	e21e      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e5b8:	af2f      	add	r7, sp, #188	; 0xbc
 800e5ba:	9b08      	ldr	r3, [sp, #32]
 800e5bc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e5be:	603b      	str	r3, [r7, #0]
 800e5c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5c2:	18d2      	adds	r2, r2, r3
 800e5c4:	922e      	str	r2, [sp, #184]	; 0xb8
 800e5c6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800e5c8:	607b      	str	r3, [r7, #4]
 800e5ca:	3201      	adds	r2, #1
 800e5cc:	922d      	str	r2, [sp, #180]	; 0xb4
 800e5ce:	2a07      	cmp	r2, #7
 800e5d0:	dc00      	bgt.n	800e5d4 <_svfprintf_r+0xf9c>
 800e5d2:	e45b      	b.n	800de8c <_svfprintf_r+0x854>
 800e5d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5d8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5da:	f003 f8bd 	bl	8011758 <__ssprint_r>
 800e5de:	2800      	cmp	r0, #0
 800e5e0:	d000      	beq.n	800e5e4 <_svfprintf_r+0xfac>
 800e5e2:	e208      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e5e4:	af2f      	add	r7, sp, #188	; 0xbc
 800e5e6:	e755      	b.n	800e494 <_svfprintf_r+0xe5c>
 800e5e8:	3310      	adds	r3, #16
 800e5ea:	6045      	str	r5, [r0, #4]
 800e5ec:	932e      	str	r3, [sp, #184]	; 0xb8
 800e5ee:	912d      	str	r1, [sp, #180]	; 0xb4
 800e5f0:	2907      	cmp	r1, #7
 800e5f2:	dd08      	ble.n	800e606 <_svfprintf_r+0xfce>
 800e5f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e5f8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e5fa:	f003 f8ad 	bl	8011758 <__ssprint_r>
 800e5fe:	2800      	cmp	r0, #0
 800e600:	d000      	beq.n	800e604 <_svfprintf_r+0xfcc>
 800e602:	e1f8      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e604:	af2f      	add	r7, sp, #188	; 0xbc
 800e606:	0038      	movs	r0, r7
 800e608:	3c10      	subs	r4, #16
 800e60a:	e7bf      	b.n	800e58c <_svfprintf_r+0xf54>
 800e60c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e60e:	002c      	movs	r4, r5
 800e610:	429d      	cmp	r5, r3
 800e612:	dd00      	ble.n	800e616 <_svfprintf_r+0xfde>
 800e614:	001c      	movs	r4, r3
 800e616:	2c00      	cmp	r4, #0
 800e618:	dd14      	ble.n	800e644 <_svfprintf_r+0x100c>
 800e61a:	9b08      	ldr	r3, [sp, #32]
 800e61c:	607c      	str	r4, [r7, #4]
 800e61e:	603b      	str	r3, [r7, #0]
 800e620:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e622:	3708      	adds	r7, #8
 800e624:	18e3      	adds	r3, r4, r3
 800e626:	932e      	str	r3, [sp, #184]	; 0xb8
 800e628:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e62a:	3301      	adds	r3, #1
 800e62c:	932d      	str	r3, [sp, #180]	; 0xb4
 800e62e:	2b07      	cmp	r3, #7
 800e630:	dd08      	ble.n	800e644 <_svfprintf_r+0x100c>
 800e632:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e634:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e636:	aa2c      	add	r2, sp, #176	; 0xb0
 800e638:	f003 f88e 	bl	8011758 <__ssprint_r>
 800e63c:	2800      	cmp	r0, #0
 800e63e:	d000      	beq.n	800e642 <_svfprintf_r+0x100a>
 800e640:	e1d9      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e642:	af2f      	add	r7, sp, #188	; 0xbc
 800e644:	43e3      	mvns	r3, r4
 800e646:	17db      	asrs	r3, r3, #31
 800e648:	401c      	ands	r4, r3
 800e64a:	1b2c      	subs	r4, r5, r4
 800e64c:	2c00      	cmp	r4, #0
 800e64e:	dd18      	ble.n	800e682 <_svfprintf_r+0x104a>
 800e650:	0039      	movs	r1, r7
 800e652:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e654:	483f      	ldr	r0, [pc, #252]	; (800e754 <_svfprintf_r+0x111c>)
 800e656:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e658:	3301      	adds	r3, #1
 800e65a:	3108      	adds	r1, #8
 800e65c:	6038      	str	r0, [r7, #0]
 800e65e:	2c10      	cmp	r4, #16
 800e660:	dc7a      	bgt.n	800e758 <_svfprintf_r+0x1120>
 800e662:	607c      	str	r4, [r7, #4]
 800e664:	18a4      	adds	r4, r4, r2
 800e666:	000f      	movs	r7, r1
 800e668:	942e      	str	r4, [sp, #184]	; 0xb8
 800e66a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e66c:	2b07      	cmp	r3, #7
 800e66e:	dd08      	ble.n	800e682 <_svfprintf_r+0x104a>
 800e670:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e672:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e674:	aa2c      	add	r2, sp, #176	; 0xb0
 800e676:	f003 f86f 	bl	8011758 <__ssprint_r>
 800e67a:	2800      	cmp	r0, #0
 800e67c:	d000      	beq.n	800e680 <_svfprintf_r+0x1048>
 800e67e:	e1ba      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e680:	af2f      	add	r7, sp, #188	; 0xbc
 800e682:	9b08      	ldr	r3, [sp, #32]
 800e684:	195d      	adds	r5, r3, r5
 800e686:	0573      	lsls	r3, r6, #21
 800e688:	d50b      	bpl.n	800e6a2 <_svfprintf_r+0x106a>
 800e68a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d176      	bne.n	800e77e <_svfprintf_r+0x1146>
 800e690:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e692:	2b00      	cmp	r3, #0
 800e694:	d176      	bne.n	800e784 <_svfprintf_r+0x114c>
 800e696:	9b08      	ldr	r3, [sp, #32]
 800e698:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e69a:	189b      	adds	r3, r3, r2
 800e69c:	429d      	cmp	r5, r3
 800e69e:	d900      	bls.n	800e6a2 <_svfprintf_r+0x106a>
 800e6a0:	001d      	movs	r5, r3
 800e6a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e6a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	db01      	blt.n	800e6ae <_svfprintf_r+0x1076>
 800e6aa:	07f3      	lsls	r3, r6, #31
 800e6ac:	d516      	bpl.n	800e6dc <_svfprintf_r+0x10a4>
 800e6ae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e6b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e6b2:	603b      	str	r3, [r7, #0]
 800e6b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e6b6:	607b      	str	r3, [r7, #4]
 800e6b8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e6ba:	3708      	adds	r7, #8
 800e6bc:	189b      	adds	r3, r3, r2
 800e6be:	932e      	str	r3, [sp, #184]	; 0xb8
 800e6c0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6c2:	3301      	adds	r3, #1
 800e6c4:	932d      	str	r3, [sp, #180]	; 0xb4
 800e6c6:	2b07      	cmp	r3, #7
 800e6c8:	dd08      	ble.n	800e6dc <_svfprintf_r+0x10a4>
 800e6ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6cc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e6ce:	aa2c      	add	r2, sp, #176	; 0xb0
 800e6d0:	f003 f842 	bl	8011758 <__ssprint_r>
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d000      	beq.n	800e6da <_svfprintf_r+0x10a2>
 800e6d8:	e18d      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e6da:	af2f      	add	r7, sp, #188	; 0xbc
 800e6dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e6de:	9b08      	ldr	r3, [sp, #32]
 800e6e0:	4694      	mov	ip, r2
 800e6e2:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800e6e4:	4463      	add	r3, ip
 800e6e6:	1b5b      	subs	r3, r3, r5
 800e6e8:	1b14      	subs	r4, r2, r4
 800e6ea:	429c      	cmp	r4, r3
 800e6ec:	dd00      	ble.n	800e6f0 <_svfprintf_r+0x10b8>
 800e6ee:	001c      	movs	r4, r3
 800e6f0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e6f2:	2c00      	cmp	r4, #0
 800e6f4:	dd12      	ble.n	800e71c <_svfprintf_r+0x10e4>
 800e6f6:	18e3      	adds	r3, r4, r3
 800e6f8:	932e      	str	r3, [sp, #184]	; 0xb8
 800e6fa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e6fc:	603d      	str	r5, [r7, #0]
 800e6fe:	3301      	adds	r3, #1
 800e700:	607c      	str	r4, [r7, #4]
 800e702:	932d      	str	r3, [sp, #180]	; 0xb4
 800e704:	3708      	adds	r7, #8
 800e706:	2b07      	cmp	r3, #7
 800e708:	dd08      	ble.n	800e71c <_svfprintf_r+0x10e4>
 800e70a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e70c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e70e:	aa2c      	add	r2, sp, #176	; 0xb0
 800e710:	f003 f822 	bl	8011758 <__ssprint_r>
 800e714:	2800      	cmp	r0, #0
 800e716:	d000      	beq.n	800e71a <_svfprintf_r+0x10e2>
 800e718:	e16d      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e71a:	af2f      	add	r7, sp, #188	; 0xbc
 800e71c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e71e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e720:	2510      	movs	r5, #16
 800e722:	1ad3      	subs	r3, r2, r3
 800e724:	43e2      	mvns	r2, r4
 800e726:	17d2      	asrs	r2, r2, #31
 800e728:	4014      	ands	r4, r2
 800e72a:	1b1c      	subs	r4, r3, r4
 800e72c:	2c00      	cmp	r4, #0
 800e72e:	dc00      	bgt.n	800e732 <_svfprintf_r+0x10fa>
 800e730:	e6b0      	b.n	800e494 <_svfprintf_r+0xe5c>
 800e732:	0039      	movs	r1, r7
 800e734:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e736:	4807      	ldr	r0, [pc, #28]	; (800e754 <_svfprintf_r+0x111c>)
 800e738:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e73a:	3301      	adds	r3, #1
 800e73c:	3108      	adds	r1, #8
 800e73e:	6038      	str	r0, [r7, #0]
 800e740:	2c10      	cmp	r4, #16
 800e742:	dd00      	ble.n	800e746 <_svfprintf_r+0x110e>
 800e744:	e096      	b.n	800e874 <_svfprintf_r+0x123c>
 800e746:	1912      	adds	r2, r2, r4
 800e748:	607c      	str	r4, [r7, #4]
 800e74a:	922e      	str	r2, [sp, #184]	; 0xb8
 800e74c:	e6dd      	b.n	800e50a <_svfprintf_r+0xed2>
 800e74e:	46c0      	nop			; (mov r8, r8)
 800e750:	08014bfe 	.word	0x08014bfe
 800e754:	08014c10 	.word	0x08014c10
 800e758:	2010      	movs	r0, #16
 800e75a:	1812      	adds	r2, r2, r0
 800e75c:	6078      	str	r0, [r7, #4]
 800e75e:	922e      	str	r2, [sp, #184]	; 0xb8
 800e760:	932d      	str	r3, [sp, #180]	; 0xb4
 800e762:	2b07      	cmp	r3, #7
 800e764:	dd08      	ble.n	800e778 <_svfprintf_r+0x1140>
 800e766:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e768:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e76a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e76c:	f002 fff4 	bl	8011758 <__ssprint_r>
 800e770:	2800      	cmp	r0, #0
 800e772:	d000      	beq.n	800e776 <_svfprintf_r+0x113e>
 800e774:	e13f      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e776:	a92f      	add	r1, sp, #188	; 0xbc
 800e778:	000f      	movs	r7, r1
 800e77a:	3c10      	subs	r4, #16
 800e77c:	e768      	b.n	800e650 <_svfprintf_r+0x1018>
 800e77e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e780:	2b00      	cmp	r3, #0
 800e782:	d05d      	beq.n	800e840 <_svfprintf_r+0x1208>
 800e784:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e786:	3b01      	subs	r3, #1
 800e788:	9310      	str	r3, [sp, #64]	; 0x40
 800e78a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e78c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800e78e:	603b      	str	r3, [r7, #0]
 800e790:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e792:	607b      	str	r3, [r7, #4]
 800e794:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e796:	3708      	adds	r7, #8
 800e798:	189b      	adds	r3, r3, r2
 800e79a:	932e      	str	r3, [sp, #184]	; 0xb8
 800e79c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e79e:	3301      	adds	r3, #1
 800e7a0:	932d      	str	r3, [sp, #180]	; 0xb4
 800e7a2:	2b07      	cmp	r3, #7
 800e7a4:	dd08      	ble.n	800e7b8 <_svfprintf_r+0x1180>
 800e7a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7a8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7aa:	aa2c      	add	r2, sp, #176	; 0xb0
 800e7ac:	f002 ffd4 	bl	8011758 <__ssprint_r>
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	d000      	beq.n	800e7b6 <_svfprintf_r+0x117e>
 800e7b4:	e11f      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e7b6:	af2f      	add	r7, sp, #188	; 0xbc
 800e7b8:	9b08      	ldr	r3, [sp, #32]
 800e7ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e7bc:	189c      	adds	r4, r3, r2
 800e7be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e7c0:	1b64      	subs	r4, r4, r5
 800e7c2:	781b      	ldrb	r3, [r3, #0]
 800e7c4:	429c      	cmp	r4, r3
 800e7c6:	dd00      	ble.n	800e7ca <_svfprintf_r+0x1192>
 800e7c8:	001c      	movs	r4, r3
 800e7ca:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e7cc:	2c00      	cmp	r4, #0
 800e7ce:	dd12      	ble.n	800e7f6 <_svfprintf_r+0x11be>
 800e7d0:	18e3      	adds	r3, r4, r3
 800e7d2:	932e      	str	r3, [sp, #184]	; 0xb8
 800e7d4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e7d6:	603d      	str	r5, [r7, #0]
 800e7d8:	3301      	adds	r3, #1
 800e7da:	607c      	str	r4, [r7, #4]
 800e7dc:	932d      	str	r3, [sp, #180]	; 0xb4
 800e7de:	3708      	adds	r7, #8
 800e7e0:	2b07      	cmp	r3, #7
 800e7e2:	dd08      	ble.n	800e7f6 <_svfprintf_r+0x11be>
 800e7e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e7e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e7e8:	aa2c      	add	r2, sp, #176	; 0xb0
 800e7ea:	f002 ffb5 	bl	8011758 <__ssprint_r>
 800e7ee:	2800      	cmp	r0, #0
 800e7f0:	d000      	beq.n	800e7f4 <_svfprintf_r+0x11bc>
 800e7f2:	e100      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e7f4:	af2f      	add	r7, sp, #188	; 0xbc
 800e7f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e7f8:	781a      	ldrb	r2, [r3, #0]
 800e7fa:	43e3      	mvns	r3, r4
 800e7fc:	17db      	asrs	r3, r3, #31
 800e7fe:	401c      	ands	r4, r3
 800e800:	1b14      	subs	r4, r2, r4
 800e802:	2c00      	cmp	r4, #0
 800e804:	dd18      	ble.n	800e838 <_svfprintf_r+0x1200>
 800e806:	0039      	movs	r1, r7
 800e808:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e80a:	48aa      	ldr	r0, [pc, #680]	; (800eab4 <_svfprintf_r+0x147c>)
 800e80c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e80e:	3301      	adds	r3, #1
 800e810:	3108      	adds	r1, #8
 800e812:	6038      	str	r0, [r7, #0]
 800e814:	2c10      	cmp	r4, #16
 800e816:	dc1a      	bgt.n	800e84e <_svfprintf_r+0x1216>
 800e818:	1912      	adds	r2, r2, r4
 800e81a:	607c      	str	r4, [r7, #4]
 800e81c:	922e      	str	r2, [sp, #184]	; 0xb8
 800e81e:	000f      	movs	r7, r1
 800e820:	932d      	str	r3, [sp, #180]	; 0xb4
 800e822:	2b07      	cmp	r3, #7
 800e824:	dd08      	ble.n	800e838 <_svfprintf_r+0x1200>
 800e826:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e828:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e82a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e82c:	f002 ff94 	bl	8011758 <__ssprint_r>
 800e830:	2800      	cmp	r0, #0
 800e832:	d000      	beq.n	800e836 <_svfprintf_r+0x11fe>
 800e834:	e0df      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e836:	af2f      	add	r7, sp, #188	; 0xbc
 800e838:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e83a:	781b      	ldrb	r3, [r3, #0]
 800e83c:	18ed      	adds	r5, r5, r3
 800e83e:	e724      	b.n	800e68a <_svfprintf_r+0x1052>
 800e840:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e842:	3b01      	subs	r3, #1
 800e844:	9312      	str	r3, [sp, #72]	; 0x48
 800e846:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e848:	3b01      	subs	r3, #1
 800e84a:	9311      	str	r3, [sp, #68]	; 0x44
 800e84c:	e79d      	b.n	800e78a <_svfprintf_r+0x1152>
 800e84e:	2010      	movs	r0, #16
 800e850:	1812      	adds	r2, r2, r0
 800e852:	6078      	str	r0, [r7, #4]
 800e854:	922e      	str	r2, [sp, #184]	; 0xb8
 800e856:	932d      	str	r3, [sp, #180]	; 0xb4
 800e858:	2b07      	cmp	r3, #7
 800e85a:	dd08      	ble.n	800e86e <_svfprintf_r+0x1236>
 800e85c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e85e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e860:	aa2c      	add	r2, sp, #176	; 0xb0
 800e862:	f002 ff79 	bl	8011758 <__ssprint_r>
 800e866:	2800      	cmp	r0, #0
 800e868:	d000      	beq.n	800e86c <_svfprintf_r+0x1234>
 800e86a:	e0c4      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e86c:	a92f      	add	r1, sp, #188	; 0xbc
 800e86e:	000f      	movs	r7, r1
 800e870:	3c10      	subs	r4, #16
 800e872:	e7c8      	b.n	800e806 <_svfprintf_r+0x11ce>
 800e874:	3210      	adds	r2, #16
 800e876:	607d      	str	r5, [r7, #4]
 800e878:	922e      	str	r2, [sp, #184]	; 0xb8
 800e87a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e87c:	2b07      	cmp	r3, #7
 800e87e:	dd08      	ble.n	800e892 <_svfprintf_r+0x125a>
 800e880:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e882:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e884:	aa2c      	add	r2, sp, #176	; 0xb0
 800e886:	f002 ff67 	bl	8011758 <__ssprint_r>
 800e88a:	2800      	cmp	r0, #0
 800e88c:	d000      	beq.n	800e890 <_svfprintf_r+0x1258>
 800e88e:	e0b2      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e890:	a92f      	add	r1, sp, #188	; 0xbc
 800e892:	000f      	movs	r7, r1
 800e894:	3c10      	subs	r4, #16
 800e896:	e74c      	b.n	800e732 <_svfprintf_r+0x10fa>
 800e898:	003c      	movs	r4, r7
 800e89a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800e89c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e89e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e8a0:	3101      	adds	r1, #1
 800e8a2:	3301      	adds	r3, #1
 800e8a4:	3408      	adds	r4, #8
 800e8a6:	2a01      	cmp	r2, #1
 800e8a8:	dc03      	bgt.n	800e8b2 <_svfprintf_r+0x127a>
 800e8aa:	2201      	movs	r2, #1
 800e8ac:	4216      	tst	r6, r2
 800e8ae:	d100      	bne.n	800e8b2 <_svfprintf_r+0x127a>
 800e8b0:	e07f      	b.n	800e9b2 <_svfprintf_r+0x137a>
 800e8b2:	9a08      	ldr	r2, [sp, #32]
 800e8b4:	912e      	str	r1, [sp, #184]	; 0xb8
 800e8b6:	603a      	str	r2, [r7, #0]
 800e8b8:	2201      	movs	r2, #1
 800e8ba:	932d      	str	r3, [sp, #180]	; 0xb4
 800e8bc:	607a      	str	r2, [r7, #4]
 800e8be:	2b07      	cmp	r3, #7
 800e8c0:	dd08      	ble.n	800e8d4 <_svfprintf_r+0x129c>
 800e8c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8c6:	aa2c      	add	r2, sp, #176	; 0xb0
 800e8c8:	f002 ff46 	bl	8011758 <__ssprint_r>
 800e8cc:	2800      	cmp	r0, #0
 800e8ce:	d000      	beq.n	800e8d2 <_svfprintf_r+0x129a>
 800e8d0:	e091      	b.n	800e9f6 <_svfprintf_r+0x13be>
 800e8d2:	ac2f      	add	r4, sp, #188	; 0xbc
 800e8d4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800e8d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e8d8:	6023      	str	r3, [r4, #0]
 800e8da:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e8dc:	6063      	str	r3, [r4, #4]
 800e8de:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e8e0:	3408      	adds	r4, #8
 800e8e2:	189b      	adds	r3, r3, r2
 800e8e4:	932e      	str	r3, [sp, #184]	; 0xb8
 800e8e6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e8e8:	3301      	adds	r3, #1
 800e8ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800e8ec:	2b07      	cmp	r3, #7
 800e8ee:	dd07      	ble.n	800e900 <_svfprintf_r+0x12c8>
 800e8f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e8f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8f4:	aa2c      	add	r2, sp, #176	; 0xb0
 800e8f6:	f002 ff2f 	bl	8011758 <__ssprint_r>
 800e8fa:	2800      	cmp	r0, #0
 800e8fc:	d17b      	bne.n	800e9f6 <_svfprintf_r+0x13be>
 800e8fe:	ac2f      	add	r4, sp, #188	; 0xbc
 800e900:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e902:	2200      	movs	r2, #0
 800e904:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e906:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e908:	9309      	str	r3, [sp, #36]	; 0x24
 800e90a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e90c:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800e90e:	1e5d      	subs	r5, r3, #1
 800e910:	2300      	movs	r3, #0
 800e912:	f7f1 fd99 	bl	8000448 <__aeabi_dcmpeq>
 800e916:	2800      	cmp	r0, #0
 800e918:	d126      	bne.n	800e968 <_svfprintf_r+0x1330>
 800e91a:	9b08      	ldr	r3, [sp, #32]
 800e91c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e91e:	3301      	adds	r3, #1
 800e920:	990e      	ldr	r1, [sp, #56]	; 0x38
 800e922:	6023      	str	r3, [r4, #0]
 800e924:	1e7b      	subs	r3, r7, #1
 800e926:	3201      	adds	r2, #1
 800e928:	185b      	adds	r3, r3, r1
 800e92a:	6065      	str	r5, [r4, #4]
 800e92c:	932e      	str	r3, [sp, #184]	; 0xb8
 800e92e:	922d      	str	r2, [sp, #180]	; 0xb4
 800e930:	3408      	adds	r4, #8
 800e932:	2a07      	cmp	r2, #7
 800e934:	dd07      	ble.n	800e946 <_svfprintf_r+0x130e>
 800e936:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e938:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e93a:	aa2c      	add	r2, sp, #176	; 0xb0
 800e93c:	f002 ff0c 	bl	8011758 <__ssprint_r>
 800e940:	2800      	cmp	r0, #0
 800e942:	d158      	bne.n	800e9f6 <_svfprintf_r+0x13be>
 800e944:	ac2f      	add	r4, sp, #188	; 0xbc
 800e946:	ab28      	add	r3, sp, #160	; 0xa0
 800e948:	6023      	str	r3, [r4, #0]
 800e94a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e94c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e94e:	6063      	str	r3, [r4, #4]
 800e950:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800e952:	189b      	adds	r3, r3, r2
 800e954:	932e      	str	r3, [sp, #184]	; 0xb8
 800e956:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e958:	3301      	adds	r3, #1
 800e95a:	932d      	str	r3, [sp, #180]	; 0xb4
 800e95c:	2b07      	cmp	r3, #7
 800e95e:	dd00      	ble.n	800e962 <_svfprintf_r+0x132a>
 800e960:	e638      	b.n	800e5d4 <_svfprintf_r+0xf9c>
 800e962:	3408      	adds	r4, #8
 800e964:	0027      	movs	r7, r4
 800e966:	e595      	b.n	800e494 <_svfprintf_r+0xe5c>
 800e968:	2710      	movs	r7, #16
 800e96a:	2d00      	cmp	r5, #0
 800e96c:	ddeb      	ble.n	800e946 <_svfprintf_r+0x130e>
 800e96e:	0021      	movs	r1, r4
 800e970:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e972:	4850      	ldr	r0, [pc, #320]	; (800eab4 <_svfprintf_r+0x147c>)
 800e974:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e976:	3301      	adds	r3, #1
 800e978:	3108      	adds	r1, #8
 800e97a:	6020      	str	r0, [r4, #0]
 800e97c:	2d10      	cmp	r5, #16
 800e97e:	dc07      	bgt.n	800e990 <_svfprintf_r+0x1358>
 800e980:	6065      	str	r5, [r4, #4]
 800e982:	000c      	movs	r4, r1
 800e984:	18ad      	adds	r5, r5, r2
 800e986:	952e      	str	r5, [sp, #184]	; 0xb8
 800e988:	932d      	str	r3, [sp, #180]	; 0xb4
 800e98a:	2b07      	cmp	r3, #7
 800e98c:	dddb      	ble.n	800e946 <_svfprintf_r+0x130e>
 800e98e:	e7d2      	b.n	800e936 <_svfprintf_r+0x12fe>
 800e990:	3210      	adds	r2, #16
 800e992:	6067      	str	r7, [r4, #4]
 800e994:	922e      	str	r2, [sp, #184]	; 0xb8
 800e996:	932d      	str	r3, [sp, #180]	; 0xb4
 800e998:	2b07      	cmp	r3, #7
 800e99a:	dd07      	ble.n	800e9ac <_svfprintf_r+0x1374>
 800e99c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e99e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9a0:	aa2c      	add	r2, sp, #176	; 0xb0
 800e9a2:	f002 fed9 	bl	8011758 <__ssprint_r>
 800e9a6:	2800      	cmp	r0, #0
 800e9a8:	d125      	bne.n	800e9f6 <_svfprintf_r+0x13be>
 800e9aa:	a92f      	add	r1, sp, #188	; 0xbc
 800e9ac:	000c      	movs	r4, r1
 800e9ae:	3d10      	subs	r5, #16
 800e9b0:	e7dd      	b.n	800e96e <_svfprintf_r+0x1336>
 800e9b2:	9808      	ldr	r0, [sp, #32]
 800e9b4:	912e      	str	r1, [sp, #184]	; 0xb8
 800e9b6:	c705      	stmia	r7!, {r0, r2}
 800e9b8:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9ba:	e7e6      	b.n	800e98a <_svfprintf_r+0x1352>
 800e9bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e9be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e9c0:	2510      	movs	r5, #16
 800e9c2:	1a9c      	subs	r4, r3, r2
 800e9c4:	2c00      	cmp	r4, #0
 800e9c6:	dc00      	bgt.n	800e9ca <_svfprintf_r+0x1392>
 800e9c8:	e567      	b.n	800e49a <_svfprintf_r+0xe62>
 800e9ca:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e9cc:	493a      	ldr	r1, [pc, #232]	; (800eab8 <_svfprintf_r+0x1480>)
 800e9ce:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800e9d0:	3301      	adds	r3, #1
 800e9d2:	6039      	str	r1, [r7, #0]
 800e9d4:	2c10      	cmp	r4, #16
 800e9d6:	dc19      	bgt.n	800ea0c <_svfprintf_r+0x13d4>
 800e9d8:	607c      	str	r4, [r7, #4]
 800e9da:	18a4      	adds	r4, r4, r2
 800e9dc:	942e      	str	r4, [sp, #184]	; 0xb8
 800e9de:	932d      	str	r3, [sp, #180]	; 0xb4
 800e9e0:	2b07      	cmp	r3, #7
 800e9e2:	dc00      	bgt.n	800e9e6 <_svfprintf_r+0x13ae>
 800e9e4:	e559      	b.n	800e49a <_svfprintf_r+0xe62>
 800e9e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e9e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e9ea:	aa2c      	add	r2, sp, #176	; 0xb0
 800e9ec:	f002 feb4 	bl	8011758 <__ssprint_r>
 800e9f0:	2800      	cmp	r0, #0
 800e9f2:	d100      	bne.n	800e9f6 <_svfprintf_r+0x13be>
 800e9f4:	e551      	b.n	800e49a <_svfprintf_r+0xe62>
 800e9f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e9f8:	2b00      	cmp	r3, #0
 800e9fa:	d101      	bne.n	800ea00 <_svfprintf_r+0x13c8>
 800e9fc:	f7ff f845 	bl	800da8a <_svfprintf_r+0x452>
 800ea00:	0019      	movs	r1, r3
 800ea02:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea04:	f7fd fd80 	bl	800c508 <_free_r>
 800ea08:	f7ff f83f 	bl	800da8a <_svfprintf_r+0x452>
 800ea0c:	3210      	adds	r2, #16
 800ea0e:	607d      	str	r5, [r7, #4]
 800ea10:	922e      	str	r2, [sp, #184]	; 0xb8
 800ea12:	932d      	str	r3, [sp, #180]	; 0xb4
 800ea14:	3708      	adds	r7, #8
 800ea16:	2b07      	cmp	r3, #7
 800ea18:	dd07      	ble.n	800ea2a <_svfprintf_r+0x13f2>
 800ea1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea1c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea1e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea20:	f002 fe9a 	bl	8011758 <__ssprint_r>
 800ea24:	2800      	cmp	r0, #0
 800ea26:	d1e6      	bne.n	800e9f6 <_svfprintf_r+0x13be>
 800ea28:	af2f      	add	r7, sp, #188	; 0xbc
 800ea2a:	3c10      	subs	r4, #16
 800ea2c:	e7cd      	b.n	800e9ca <_svfprintf_r+0x1392>
 800ea2e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ea30:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea32:	f7fd fd69 	bl	800c508 <_free_r>
 800ea36:	e549      	b.n	800e4cc <_svfprintf_r+0xe94>
 800ea38:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d101      	bne.n	800ea42 <_svfprintf_r+0x140a>
 800ea3e:	f7ff f824 	bl	800da8a <_svfprintf_r+0x452>
 800ea42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea44:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ea46:	aa2c      	add	r2, sp, #176	; 0xb0
 800ea48:	f002 fe86 	bl	8011758 <__ssprint_r>
 800ea4c:	f7ff f81d 	bl	800da8a <_svfprintf_r+0x452>
 800ea50:	0034      	movs	r4, r6
 800ea52:	2a00      	cmp	r2, #0
 800ea54:	d101      	bne.n	800ea5a <_svfprintf_r+0x1422>
 800ea56:	f7fe ff8c 	bl	800d972 <_svfprintf_r+0x33a>
 800ea5a:	2b01      	cmp	r3, #1
 800ea5c:	d101      	bne.n	800ea62 <_svfprintf_r+0x142a>
 800ea5e:	f7ff fc01 	bl	800e264 <_svfprintf_r+0xc2c>
 800ea62:	2b02      	cmp	r3, #2
 800ea64:	d100      	bne.n	800ea68 <_svfprintf_r+0x1430>
 800ea66:	e459      	b.n	800e31c <_svfprintf_r+0xce4>
 800ea68:	2507      	movs	r5, #7
 800ea6a:	ab58      	add	r3, sp, #352	; 0x160
 800ea6c:	9308      	str	r3, [sp, #32]
 800ea6e:	9a08      	ldr	r2, [sp, #32]
 800ea70:	0013      	movs	r3, r2
 800ea72:	3b01      	subs	r3, #1
 800ea74:	9308      	str	r3, [sp, #32]
 800ea76:	9b06      	ldr	r3, [sp, #24]
 800ea78:	9908      	ldr	r1, [sp, #32]
 800ea7a:	402b      	ands	r3, r5
 800ea7c:	3330      	adds	r3, #48	; 0x30
 800ea7e:	700b      	strb	r3, [r1, #0]
 800ea80:	9907      	ldr	r1, [sp, #28]
 800ea82:	074e      	lsls	r6, r1, #29
 800ea84:	9906      	ldr	r1, [sp, #24]
 800ea86:	08c8      	lsrs	r0, r1, #3
 800ea88:	9907      	ldr	r1, [sp, #28]
 800ea8a:	4306      	orrs	r6, r0
 800ea8c:	08c9      	lsrs	r1, r1, #3
 800ea8e:	9107      	str	r1, [sp, #28]
 800ea90:	0031      	movs	r1, r6
 800ea92:	9807      	ldr	r0, [sp, #28]
 800ea94:	9606      	str	r6, [sp, #24]
 800ea96:	4301      	orrs	r1, r0
 800ea98:	d1e9      	bne.n	800ea6e <_svfprintf_r+0x1436>
 800ea9a:	07e1      	lsls	r1, r4, #31
 800ea9c:	d400      	bmi.n	800eaa0 <_svfprintf_r+0x1468>
 800ea9e:	e42a      	b.n	800e2f6 <_svfprintf_r+0xcbe>
 800eaa0:	2b30      	cmp	r3, #48	; 0x30
 800eaa2:	d100      	bne.n	800eaa6 <_svfprintf_r+0x146e>
 800eaa4:	e427      	b.n	800e2f6 <_svfprintf_r+0xcbe>
 800eaa6:	2130      	movs	r1, #48	; 0x30
 800eaa8:	9b08      	ldr	r3, [sp, #32]
 800eaaa:	3b01      	subs	r3, #1
 800eaac:	7019      	strb	r1, [r3, #0]
 800eaae:	1e93      	subs	r3, r2, #2
 800eab0:	9308      	str	r3, [sp, #32]
 800eab2:	e420      	b.n	800e2f6 <_svfprintf_r+0xcbe>
 800eab4:	08014c10 	.word	0x08014c10
 800eab8:	08014c00 	.word	0x08014c00

0800eabc <__ssvfscanf_r>:
 800eabc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eabe:	4ca7      	ldr	r4, [pc, #668]	; (800ed5c <__ssvfscanf_r+0x2a0>)
 800eac0:	44a5      	add	sp, r4
 800eac2:	af02      	add	r7, sp, #8
 800eac4:	633b      	str	r3, [r7, #48]	; 0x30
 800eac6:	000b      	movs	r3, r1
 800eac8:	6378      	str	r0, [r7, #52]	; 0x34
 800eaca:	6479      	str	r1, [r7, #68]	; 0x44
 800eacc:	61ba      	str	r2, [r7, #24]
 800eace:	220c      	movs	r2, #12
 800ead0:	5e9a      	ldrsh	r2, [r3, r2]
 800ead2:	2380      	movs	r3, #128	; 0x80
 800ead4:	019b      	lsls	r3, r3, #6
 800ead6:	421a      	tst	r2, r3
 800ead8:	d105      	bne.n	800eae6 <__ssvfscanf_r+0x2a>
 800eada:	4313      	orrs	r3, r2
 800eadc:	818b      	strh	r3, [r1, #12]
 800eade:	4aa0      	ldr	r2, [pc, #640]	; (800ed60 <__ssvfscanf_r+0x2a4>)
 800eae0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800eae2:	4013      	ands	r3, r2
 800eae4:	664b      	str	r3, [r1, #100]	; 0x64
 800eae6:	2300      	movs	r3, #0
 800eae8:	617b      	str	r3, [r7, #20]
 800eaea:	643b      	str	r3, [r7, #64]	; 0x40
 800eaec:	62bb      	str	r3, [r7, #40]	; 0x28
 800eaee:	627b      	str	r3, [r7, #36]	; 0x24
 800eaf0:	63bb      	str	r3, [r7, #56]	; 0x38
 800eaf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eaf4:	69bb      	ldr	r3, [r7, #24]
 800eaf6:	69ba      	ldr	r2, [r7, #24]
 800eaf8:	781b      	ldrb	r3, [r3, #0]
 800eafa:	3201      	adds	r2, #1
 800eafc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800eafe:	61ba      	str	r2, [r7, #24]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d100      	bne.n	800eb06 <__ssvfscanf_r+0x4a>
 800eb04:	e0d7      	b.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800eb06:	2608      	movs	r6, #8
 800eb08:	2108      	movs	r1, #8
 800eb0a:	4a96      	ldr	r2, [pc, #600]	; (800ed64 <__ssvfscanf_r+0x2a8>)
 800eb0c:	5cd2      	ldrb	r2, [r2, r3]
 800eb0e:	4016      	ands	r6, r2
 800eb10:	420a      	tst	r2, r1
 800eb12:	d01d      	beq.n	800eb50 <__ssvfscanf_r+0x94>
 800eb14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb16:	685b      	ldr	r3, [r3, #4]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	dd12      	ble.n	800eb42 <__ssvfscanf_r+0x86>
 800eb1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eb1e:	4991      	ldr	r1, [pc, #580]	; (800ed64 <__ssvfscanf_r+0x2a8>)
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	781a      	ldrb	r2, [r3, #0]
 800eb24:	5c8a      	ldrb	r2, [r1, r2]
 800eb26:	2108      	movs	r1, #8
 800eb28:	420a      	tst	r2, r1
 800eb2a:	d0e3      	beq.n	800eaf4 <__ssvfscanf_r+0x38>
 800eb2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800eb2e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb30:	3201      	adds	r2, #1
 800eb32:	63ba      	str	r2, [r7, #56]	; 0x38
 800eb34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eb36:	3301      	adds	r3, #1
 800eb38:	6852      	ldr	r2, [r2, #4]
 800eb3a:	600b      	str	r3, [r1, #0]
 800eb3c:	3a01      	subs	r2, #1
 800eb3e:	604a      	str	r2, [r1, #4]
 800eb40:	e7e8      	b.n	800eb14 <__ssvfscanf_r+0x58>
 800eb42:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eb44:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800eb46:	f002 fec7 	bl	80118d8 <__ssrefill_r>
 800eb4a:	2800      	cmp	r0, #0
 800eb4c:	d0e6      	beq.n	800eb1c <__ssvfscanf_r+0x60>
 800eb4e:	e7d1      	b.n	800eaf4 <__ssvfscanf_r+0x38>
 800eb50:	2b25      	cmp	r3, #37	; 0x25
 800eb52:	d165      	bne.n	800ec20 <__ssvfscanf_r+0x164>
 800eb54:	250a      	movs	r5, #10
 800eb56:	2480      	movs	r4, #128	; 0x80
 800eb58:	69ba      	ldr	r2, [r7, #24]
 800eb5a:	63fe      	str	r6, [r7, #60]	; 0x3c
 800eb5c:	3b16      	subs	r3, #22
 800eb5e:	69b9      	ldr	r1, [r7, #24]
 800eb60:	3101      	adds	r1, #1
 800eb62:	61b9      	str	r1, [r7, #24]
 800eb64:	7811      	ldrb	r1, [r2, #0]
 800eb66:	0008      	movs	r0, r1
 800eb68:	3825      	subs	r0, #37	; 0x25
 800eb6a:	2855      	cmp	r0, #85	; 0x55
 800eb6c:	d900      	bls.n	800eb70 <__ssvfscanf_r+0xb4>
 800eb6e:	e170      	b.n	800ee52 <__ssvfscanf_r+0x396>
 800eb70:	f7f1 fada 	bl	8000128 <__gnu_thumb1_case_uhi>
 800eb74:	016f0056 	.word	0x016f0056
 800eb78:	016f016f 	.word	0x016f016f
 800eb7c:	0081016f 	.word	0x0081016f
 800eb80:	016f016f 	.word	0x016f016f
 800eb84:	016f016f 	.word	0x016f016f
 800eb88:	00b8016f 	.word	0x00b8016f
 800eb8c:	00b800b8 	.word	0x00b800b8
 800eb90:	00b800b8 	.word	0x00b800b8
 800eb94:	00b800b8 	.word	0x00b800b8
 800eb98:	00b800b8 	.word	0x00b800b8
 800eb9c:	016f00b8 	.word	0x016f00b8
 800eba0:	016f016f 	.word	0x016f016f
 800eba4:	016f016f 	.word	0x016f016f
 800eba8:	016f016f 	.word	0x016f016f
 800ebac:	016f00d8 	.word	0x016f00d8
 800ebb0:	00c1010a 	.word	0x00c1010a
 800ebb4:	00d800d8 	.word	0x00d800d8
 800ebb8:	016f00d8 	.word	0x016f00d8
 800ebbc:	016f016f 	.word	0x016f016f
 800ebc0:	009f016f 	.word	0x009f016f
 800ebc4:	016f016f 	.word	0x016f016f
 800ebc8:	016f00c9 	.word	0x016f00c9
 800ebcc:	016f016f 	.word	0x016f016f
 800ebd0:	016f00f0 	.word	0x016f00f0
 800ebd4:	016f016f 	.word	0x016f016f
 800ebd8:	00d1016f 	.word	0x00d1016f
 800ebdc:	016f016f 	.word	0x016f016f
 800ebe0:	016f00fe 	.word	0x016f00fe
 800ebe4:	016f016f 	.word	0x016f016f
 800ebe8:	016f016f 	.word	0x016f016f
 800ebec:	016f00d8 	.word	0x016f00d8
 800ebf0:	00c3010c 	.word	0x00c3010c
 800ebf4:	00d800d8 	.word	0x00d800d8
 800ebf8:	009400d8 	.word	0x009400d8
 800ebfc:	009f012f 	.word	0x009f012f
 800ec00:	0088016f 	.word	0x0088016f
 800ec04:	011200a9 	.word	0x011200a9
 800ec08:	011000cb 	.word	0x011000cb
 800ec0c:	016f016f 	.word	0x016f016f
 800ec10:	00a600f2 	.word	0x00a600f2
 800ec14:	016f00cf 	.word	0x016f00cf
 800ec18:	00d1016f 	.word	0x00d1016f
 800ec1c:	00a6016f 	.word	0x00a6016f
 800ec20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec22:	685b      	ldr	r3, [r3, #4]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	dd12      	ble.n	800ec4e <__ssvfscanf_r+0x192>
 800ec28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec2a:	69ba      	ldr	r2, [r7, #24]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	3a01      	subs	r2, #1
 800ec30:	7819      	ldrb	r1, [r3, #0]
 800ec32:	7812      	ldrb	r2, [r2, #0]
 800ec34:	4291      	cmp	r1, r2
 800ec36:	d13e      	bne.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ec38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ec3a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec3c:	6852      	ldr	r2, [r2, #4]
 800ec3e:	3301      	adds	r3, #1
 800ec40:	600b      	str	r3, [r1, #0]
 800ec42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ec44:	3a01      	subs	r2, #1
 800ec46:	604a      	str	r2, [r1, #4]
 800ec48:	3301      	adds	r3, #1
 800ec4a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ec4c:	e752      	b.n	800eaf4 <__ssvfscanf_r+0x38>
 800ec4e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ec50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ec52:	f002 fe41 	bl	80118d8 <__ssrefill_r>
 800ec56:	2800      	cmp	r0, #0
 800ec58:	d0e6      	beq.n	800ec28 <__ssvfscanf_r+0x16c>
 800ec5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d003      	beq.n	800ec68 <__ssvfscanf_r+0x1ac>
 800ec60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec62:	899b      	ldrh	r3, [r3, #12]
 800ec64:	065b      	lsls	r3, r3, #25
 800ec66:	d526      	bpl.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ec68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d000      	beq.n	800ec70 <__ssvfscanf_r+0x1b4>
 800ec6e:	e0f6      	b.n	800ee5e <__ssvfscanf_r+0x3a2>
 800ec70:	3b01      	subs	r3, #1
 800ec72:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ec74:	e104      	b.n	800ee80 <__ssvfscanf_r+0x3c4>
 800ec76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ec78:	4332      	orrs	r2, r6
 800ec7a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ec7c:	d11b      	bne.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ec7e:	2610      	movs	r6, #16
 800ec80:	69ba      	ldr	r2, [r7, #24]
 800ec82:	e76c      	b.n	800eb5e <__ssvfscanf_r+0xa2>
 800ec84:	421e      	tst	r6, r3
 800ec86:	d116      	bne.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ec88:	7851      	ldrb	r1, [r2, #1]
 800ec8a:	296c      	cmp	r1, #108	; 0x6c
 800ec8c:	d103      	bne.n	800ec96 <__ssvfscanf_r+0x1da>
 800ec8e:	3202      	adds	r2, #2
 800ec90:	61ba      	str	r2, [r7, #24]
 800ec92:	2202      	movs	r2, #2
 800ec94:	e000      	b.n	800ec98 <__ssvfscanf_r+0x1dc>
 800ec96:	2201      	movs	r2, #1
 800ec98:	4316      	orrs	r6, r2
 800ec9a:	e7f1      	b.n	800ec80 <__ssvfscanf_r+0x1c4>
 800ec9c:	421e      	tst	r6, r3
 800ec9e:	d10a      	bne.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800eca0:	7851      	ldrb	r1, [r2, #1]
 800eca2:	2968      	cmp	r1, #104	; 0x68
 800eca4:	d103      	bne.n	800ecae <__ssvfscanf_r+0x1f2>
 800eca6:	3202      	adds	r2, #2
 800eca8:	61ba      	str	r2, [r7, #24]
 800ecaa:	2208      	movs	r2, #8
 800ecac:	e7f4      	b.n	800ec98 <__ssvfscanf_r+0x1dc>
 800ecae:	2204      	movs	r2, #4
 800ecb0:	e7f2      	b.n	800ec98 <__ssvfscanf_r+0x1dc>
 800ecb2:	421e      	tst	r6, r3
 800ecb4:	d0ed      	beq.n	800ec92 <__ssvfscanf_r+0x1d6>
 800ecb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d000      	beq.n	800ecbe <__ssvfscanf_r+0x202>
 800ecbc:	e0da      	b.n	800ee74 <__ssvfscanf_r+0x3b8>
 800ecbe:	e0df      	b.n	800ee80 <__ssvfscanf_r+0x3c4>
 800ecc0:	421e      	tst	r6, r3
 800ecc2:	d0dd      	beq.n	800ec80 <__ssvfscanf_r+0x1c4>
 800ecc4:	e7f7      	b.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ecc6:	228f      	movs	r2, #143	; 0x8f
 800ecc8:	218f      	movs	r1, #143	; 0x8f
 800ecca:	4032      	ands	r2, r6
 800eccc:	420e      	tst	r6, r1
 800ecce:	d1f2      	bne.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ecd0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ecd2:	2900      	cmp	r1, #0
 800ecd4:	d104      	bne.n	800ece0 <__ssvfscanf_r+0x224>
 800ecd6:	b082      	sub	sp, #8
 800ecd8:	a902      	add	r1, sp, #8
 800ecda:	6439      	str	r1, [r7, #64]	; 0x40
 800ecdc:	600a      	str	r2, [r1, #0]
 800ecde:	604a      	str	r2, [r1, #4]
 800ece0:	4326      	orrs	r6, r4
 800ece2:	e7cd      	b.n	800ec80 <__ssvfscanf_r+0x1c4>
 800ece4:	228f      	movs	r2, #143	; 0x8f
 800ece6:	4216      	tst	r6, r2
 800ece8:	d1e5      	bne.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800ecea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ecec:	436a      	muls	r2, r5
 800ecee:	3a30      	subs	r2, #48	; 0x30
 800ecf0:	188a      	adds	r2, r1, r2
 800ecf2:	63fa      	str	r2, [r7, #60]	; 0x3c
 800ecf4:	e7c4      	b.n	800ec80 <__ssvfscanf_r+0x1c4>
 800ecf6:	2301      	movs	r3, #1
 800ecf8:	431e      	orrs	r6, r3
 800ecfa:	4b1b      	ldr	r3, [pc, #108]	; (800ed68 <__ssvfscanf_r+0x2ac>)
 800ecfc:	617b      	str	r3, [r7, #20]
 800ecfe:	230a      	movs	r3, #10
 800ed00:	2403      	movs	r4, #3
 800ed02:	627b      	str	r3, [r7, #36]	; 0x24
 800ed04:	e00f      	b.n	800ed26 <__ssvfscanf_r+0x26a>
 800ed06:	2301      	movs	r3, #1
 800ed08:	431e      	orrs	r6, r3
 800ed0a:	4b18      	ldr	r3, [pc, #96]	; (800ed6c <__ssvfscanf_r+0x2b0>)
 800ed0c:	617b      	str	r3, [r7, #20]
 800ed0e:	2308      	movs	r3, #8
 800ed10:	e7f6      	b.n	800ed00 <__ssvfscanf_r+0x244>
 800ed12:	4b16      	ldr	r3, [pc, #88]	; (800ed6c <__ssvfscanf_r+0x2b0>)
 800ed14:	e7f2      	b.n	800ecfc <__ssvfscanf_r+0x240>
 800ed16:	2380      	movs	r3, #128	; 0x80
 800ed18:	009b      	lsls	r3, r3, #2
 800ed1a:	431e      	orrs	r6, r3
 800ed1c:	4b13      	ldr	r3, [pc, #76]	; (800ed6c <__ssvfscanf_r+0x2b0>)
 800ed1e:	617b      	str	r3, [r7, #20]
 800ed20:	2310      	movs	r3, #16
 800ed22:	e7ed      	b.n	800ed00 <__ssvfscanf_r+0x244>
 800ed24:	2404      	movs	r4, #4
 800ed26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed28:	685b      	ldr	r3, [r3, #4]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	dd55      	ble.n	800edda <__ssvfscanf_r+0x31e>
 800ed2e:	0673      	lsls	r3, r6, #25
 800ed30:	d407      	bmi.n	800ed42 <__ssvfscanf_r+0x286>
 800ed32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ed34:	490b      	ldr	r1, [pc, #44]	; (800ed64 <__ssvfscanf_r+0x2a8>)
 800ed36:	681b      	ldr	r3, [r3, #0]
 800ed38:	781a      	ldrb	r2, [r3, #0]
 800ed3a:	5c8a      	ldrb	r2, [r1, r2]
 800ed3c:	2108      	movs	r1, #8
 800ed3e:	420a      	tst	r2, r1
 800ed40:	d152      	bne.n	800ede8 <__ssvfscanf_r+0x32c>
 800ed42:	1e60      	subs	r0, r4, #1
 800ed44:	2803      	cmp	r0, #3
 800ed46:	d863      	bhi.n	800ee10 <__ssvfscanf_r+0x354>
 800ed48:	f7f1 f9ee 	bl	8000128 <__gnu_thumb1_case_uhi>
 800ed4c:	03bd01da 	.word	0x03bd01da
 800ed50:	068a0579 	.word	0x068a0579
 800ed54:	2301      	movs	r3, #1
 800ed56:	431e      	orrs	r6, r3
 800ed58:	2402      	movs	r4, #2
 800ed5a:	e7e4      	b.n	800ed26 <__ssvfscanf_r+0x26a>
 800ed5c:	fffffd34 	.word	0xfffffd34
 800ed60:	ffffdfff 	.word	0xffffdfff
 800ed64:	080148f9 	.word	0x080148f9
 800ed68:	0800bd59 	.word	0x0800bd59
 800ed6c:	0800be7d 	.word	0x0800be7d
 800ed70:	2248      	movs	r2, #72	; 0x48
 800ed72:	2318      	movs	r3, #24
 800ed74:	189b      	adds	r3, r3, r2
 800ed76:	19d8      	adds	r0, r3, r7
 800ed78:	69b9      	ldr	r1, [r7, #24]
 800ed7a:	f001 f9d7 	bl	801012c <__sccl>
 800ed7e:	2340      	movs	r3, #64	; 0x40
 800ed80:	2401      	movs	r4, #1
 800ed82:	61b8      	str	r0, [r7, #24]
 800ed84:	431e      	orrs	r6, r3
 800ed86:	e7ce      	b.n	800ed26 <__ssvfscanf_r+0x26a>
 800ed88:	2301      	movs	r3, #1
 800ed8a:	431e      	orrs	r6, r3
 800ed8c:	2340      	movs	r3, #64	; 0x40
 800ed8e:	2400      	movs	r4, #0
 800ed90:	431e      	orrs	r6, r3
 800ed92:	e7c8      	b.n	800ed26 <__ssvfscanf_r+0x26a>
 800ed94:	2388      	movs	r3, #136	; 0x88
 800ed96:	e7bf      	b.n	800ed18 <__ssvfscanf_r+0x25c>
 800ed98:	06f3      	lsls	r3, r6, #27
 800ed9a:	d500      	bpl.n	800ed9e <__ssvfscanf_r+0x2e2>
 800ed9c:	e6aa      	b.n	800eaf4 <__ssvfscanf_r+0x38>
 800ed9e:	2108      	movs	r1, #8
 800eda0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eda2:	cb04      	ldmia	r3!, {r2}
 800eda4:	420e      	tst	r6, r1
 800eda6:	d003      	beq.n	800edb0 <__ssvfscanf_r+0x2f4>
 800eda8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edaa:	7011      	strb	r1, [r2, #0]
 800edac:	633b      	str	r3, [r7, #48]	; 0x30
 800edae:	e6a1      	b.n	800eaf4 <__ssvfscanf_r+0x38>
 800edb0:	0771      	lsls	r1, r6, #29
 800edb2:	d502      	bpl.n	800edba <__ssvfscanf_r+0x2fe>
 800edb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edb6:	8011      	strh	r1, [r2, #0]
 800edb8:	e7f8      	b.n	800edac <__ssvfscanf_r+0x2f0>
 800edba:	07f1      	lsls	r1, r6, #31
 800edbc:	d502      	bpl.n	800edc4 <__ssvfscanf_r+0x308>
 800edbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edc0:	6011      	str	r1, [r2, #0]
 800edc2:	e7f3      	b.n	800edac <__ssvfscanf_r+0x2f0>
 800edc4:	07b6      	lsls	r6, r6, #30
 800edc6:	d5fa      	bpl.n	800edbe <__ssvfscanf_r+0x302>
 800edc8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800edca:	6011      	str	r1, [r2, #0]
 800edcc:	17c9      	asrs	r1, r1, #31
 800edce:	6051      	str	r1, [r2, #4]
 800edd0:	e7ec      	b.n	800edac <__ssvfscanf_r+0x2f0>
 800edd2:	4ba2      	ldr	r3, [pc, #648]	; (800f05c <__ssvfscanf_r+0x5a0>)
 800edd4:	617b      	str	r3, [r7, #20]
 800edd6:	2300      	movs	r3, #0
 800edd8:	e792      	b.n	800ed00 <__ssvfscanf_r+0x244>
 800edda:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eddc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800edde:	f002 fd7b 	bl	80118d8 <__ssrefill_r>
 800ede2:	2800      	cmp	r0, #0
 800ede4:	d0a3      	beq.n	800ed2e <__ssvfscanf_r+0x272>
 800ede6:	e738      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800ede8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800edea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800edec:	3201      	adds	r2, #1
 800edee:	63ba      	str	r2, [r7, #56]	; 0x38
 800edf0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800edf2:	6852      	ldr	r2, [r2, #4]
 800edf4:	3a01      	subs	r2, #1
 800edf6:	604a      	str	r2, [r1, #4]
 800edf8:	2a00      	cmp	r2, #0
 800edfa:	dd02      	ble.n	800ee02 <__ssvfscanf_r+0x346>
 800edfc:	3301      	adds	r3, #1
 800edfe:	600b      	str	r3, [r1, #0]
 800ee00:	e797      	b.n	800ed32 <__ssvfscanf_r+0x276>
 800ee02:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ee04:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ee06:	f002 fd67 	bl	80118d8 <__ssrefill_r>
 800ee0a:	2800      	cmp	r0, #0
 800ee0c:	d091      	beq.n	800ed32 <__ssvfscanf_r+0x276>
 800ee0e:	e724      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800ee10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ee12:	2301      	movs	r3, #1
 800ee14:	2a00      	cmp	r2, #0
 800ee16:	d100      	bne.n	800ee1a <__ssvfscanf_r+0x35e>
 800ee18:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee1a:	2210      	movs	r2, #16
 800ee1c:	0034      	movs	r4, r6
 800ee1e:	4032      	ands	r2, r6
 800ee20:	623a      	str	r2, [r7, #32]
 800ee22:	401c      	ands	r4, r3
 800ee24:	421e      	tst	r6, r3
 800ee26:	d100      	bne.n	800ee2a <__ssvfscanf_r+0x36e>
 800ee28:	e0f3      	b.n	800f012 <__ssvfscanf_r+0x556>
 800ee2a:	2a00      	cmp	r2, #0
 800ee2c:	d000      	beq.n	800ee30 <__ssvfscanf_r+0x374>
 800ee2e:	e0b6      	b.n	800ef9e <__ssvfscanf_r+0x4e2>
 800ee30:	2080      	movs	r0, #128	; 0x80
 800ee32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee34:	cb10      	ldmia	r3!, {r4}
 800ee36:	613b      	str	r3, [r7, #16]
 800ee38:	4206      	tst	r6, r0
 800ee3a:	d100      	bne.n	800ee3e <__ssvfscanf_r+0x382>
 800ee3c:	e0b7      	b.n	800efae <__ssvfscanf_r+0x4f2>
 800ee3e:	2c00      	cmp	r4, #0
 800ee40:	d007      	beq.n	800ee52 <__ssvfscanf_r+0x396>
 800ee42:	f7fb fe93 	bl	800ab6c <malloc>
 800ee46:	6338      	str	r0, [r7, #48]	; 0x30
 800ee48:	2800      	cmp	r0, #0
 800ee4a:	d11f      	bne.n	800ee8c <__ssvfscanf_r+0x3d0>
 800ee4c:	2301      	movs	r3, #1
 800ee4e:	425b      	negs	r3, r3
 800ee50:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d013      	beq.n	800ee80 <__ssvfscanf_r+0x3c4>
 800ee58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee5a:	3301      	adds	r3, #1
 800ee5c:	d10a      	bne.n	800ee74 <__ssvfscanf_r+0x3b8>
 800ee5e:	2400      	movs	r4, #0
 800ee60:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee62:	681d      	ldr	r5, [r3, #0]
 800ee64:	88db      	ldrh	r3, [r3, #6]
 800ee66:	42a3      	cmp	r3, r4
 800ee68:	dd01      	ble.n	800ee6e <__ssvfscanf_r+0x3b2>
 800ee6a:	f001 f82a 	bl	800fec2 <__ssvfscanf_r+0x1406>
 800ee6e:	2301      	movs	r3, #1
 800ee70:	425b      	negs	r3, r3
 800ee72:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee76:	6818      	ldr	r0, [r3, #0]
 800ee78:	2800      	cmp	r0, #0
 800ee7a:	d001      	beq.n	800ee80 <__ssvfscanf_r+0x3c4>
 800ee7c:	f7fb fe80 	bl	800ab80 <free>
 800ee80:	46bd      	mov	sp, r7
 800ee82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ee84:	23b1      	movs	r3, #177	; 0xb1
 800ee86:	009b      	lsls	r3, r3, #2
 800ee88:	449d      	add	sp, r3
 800ee8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ee8e:	6023      	str	r3, [r4, #0]
 800ee90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ee92:	88de      	ldrh	r6, [r3, #6]
 800ee94:	889d      	ldrh	r5, [r3, #4]
 800ee96:	42ae      	cmp	r6, r5
 800ee98:	d30e      	bcc.n	800eeb8 <__ssvfscanf_r+0x3fc>
 800ee9a:	4b71      	ldr	r3, [pc, #452]	; (800f060 <__ssvfscanf_r+0x5a4>)
 800ee9c:	429d      	cmp	r5, r3
 800ee9e:	d8d5      	bhi.n	800ee4c <__ssvfscanf_r+0x390>
 800eea0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eea2:	3508      	adds	r5, #8
 800eea4:	b2ad      	uxth	r5, r5
 800eea6:	6818      	ldr	r0, [r3, #0]
 800eea8:	00a9      	lsls	r1, r5, #2
 800eeaa:	f002 f901 	bl	80110b0 <realloc>
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	d0cc      	beq.n	800ee4c <__ssvfscanf_r+0x390>
 800eeb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eeb4:	6018      	str	r0, [r3, #0]
 800eeb6:	809d      	strh	r5, [r3, #4]
 800eeb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800eeba:	1c72      	adds	r2, r6, #1
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	00b6      	lsls	r6, r6, #2
 800eec0:	50f4      	str	r4, [r6, r3]
 800eec2:	2320      	movs	r3, #32
 800eec4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800eec6:	0026      	movs	r6, r4
 800eec8:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800eeca:	80ca      	strh	r2, [r1, #6]
 800eecc:	61fb      	str	r3, [r7, #28]
 800eece:	2500      	movs	r5, #0
 800eed0:	f7fd f9fe 	bl	800c2d0 <__locale_mb_cur_max>
 800eed4:	42a8      	cmp	r0, r5
 800eed6:	d100      	bne.n	800eeda <__ssvfscanf_r+0x41e>
 800eed8:	e6bf      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800eeda:	1c6a      	adds	r2, r5, #1
 800eedc:	60fa      	str	r2, [r7, #12]
 800eede:	228c      	movs	r2, #140	; 0x8c
 800eee0:	2048      	movs	r0, #72	; 0x48
 800eee2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800eee4:	0052      	lsls	r2, r2, #1
 800eee6:	681b      	ldr	r3, [r3, #0]
 800eee8:	1812      	adds	r2, r2, r0
 800eeea:	7819      	ldrb	r1, [r3, #0]
 800eeec:	19d2      	adds	r2, r2, r7
 800eeee:	5551      	strb	r1, [r2, r5]
 800eef0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800eef2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800eef4:	6852      	ldr	r2, [r2, #4]
 800eef6:	3301      	adds	r3, #1
 800eef8:	600b      	str	r3, [r1, #0]
 800eefa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eefc:	3a01      	subs	r2, #1
 800eefe:	604a      	str	r2, [r1, #4]
 800ef00:	2b03      	cmp	r3, #3
 800ef02:	d102      	bne.n	800ef0a <__ssvfscanf_r+0x44e>
 800ef04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ef06:	2b04      	cmp	r3, #4
 800ef08:	d007      	beq.n	800ef1a <__ssvfscanf_r+0x45e>
 800ef0a:	2048      	movs	r0, #72	; 0x48
 800ef0c:	2310      	movs	r3, #16
 800ef0e:	181b      	adds	r3, r3, r0
 800ef10:	2208      	movs	r2, #8
 800ef12:	2100      	movs	r1, #0
 800ef14:	19d8      	adds	r0, r3, r7
 800ef16:	f7fd f94f 	bl	800c1b8 <memset>
 800ef1a:	2148      	movs	r1, #72	; 0x48
 800ef1c:	2310      	movs	r3, #16
 800ef1e:	228c      	movs	r2, #140	; 0x8c
 800ef20:	185b      	adds	r3, r3, r1
 800ef22:	0052      	lsls	r2, r2, #1
 800ef24:	19db      	adds	r3, r3, r7
 800ef26:	1852      	adds	r2, r2, r1
 800ef28:	9300      	str	r3, [sp, #0]
 800ef2a:	0021      	movs	r1, r4
 800ef2c:	68fb      	ldr	r3, [r7, #12]
 800ef2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800ef30:	19d2      	adds	r2, r2, r7
 800ef32:	f002 fbd1 	bl	80116d8 <_mbrtowc_r>
 800ef36:	0003      	movs	r3, r0
 800ef38:	62b8      	str	r0, [r7, #40]	; 0x28
 800ef3a:	3301      	adds	r3, #1
 800ef3c:	d100      	bne.n	800ef40 <__ssvfscanf_r+0x484>
 800ef3e:	e68c      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800ef40:	2800      	cmp	r0, #0
 800ef42:	d139      	bne.n	800efb8 <__ssvfscanf_r+0x4fc>
 800ef44:	6a3b      	ldr	r3, [r7, #32]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d100      	bne.n	800ef4c <__ssvfscanf_r+0x490>
 800ef4a:	6023      	str	r3, [r4, #0]
 800ef4c:	68fa      	ldr	r2, [r7, #12]
 800ef4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ef50:	4694      	mov	ip, r2
 800ef52:	4463      	add	r3, ip
 800ef54:	63bb      	str	r3, [r7, #56]	; 0x38
 800ef56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef58:	2b03      	cmp	r3, #3
 800ef5a:	d102      	bne.n	800ef62 <__ssvfscanf_r+0x4a6>
 800ef5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ef5e:	2b04      	cmp	r3, #4
 800ef60:	d002      	beq.n	800ef68 <__ssvfscanf_r+0x4ac>
 800ef62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ef64:	3b01      	subs	r3, #1
 800ef66:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef68:	6a3b      	ldr	r3, [r7, #32]
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d115      	bne.n	800ef9a <__ssvfscanf_r+0x4de>
 800ef6e:	2e00      	cmp	r6, #0
 800ef70:	d012      	beq.n	800ef98 <__ssvfscanf_r+0x4dc>
 800ef72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ef74:	69fa      	ldr	r2, [r7, #28]
 800ef76:	1ae5      	subs	r5, r4, r3
 800ef78:	10ab      	asrs	r3, r5, #2
 800ef7a:	4293      	cmp	r3, r2
 800ef7c:	d30c      	bcc.n	800ef98 <__ssvfscanf_r+0x4dc>
 800ef7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ef80:	00d1      	lsls	r1, r2, #3
 800ef82:	f002 f895 	bl	80110b0 <realloc>
 800ef86:	6338      	str	r0, [r7, #48]	; 0x30
 800ef88:	2800      	cmp	r0, #0
 800ef8a:	d100      	bne.n	800ef8e <__ssvfscanf_r+0x4d2>
 800ef8c:	e75e      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800ef8e:	69fb      	ldr	r3, [r7, #28]
 800ef90:	1944      	adds	r4, r0, r5
 800ef92:	005b      	lsls	r3, r3, #1
 800ef94:	6030      	str	r0, [r6, #0]
 800ef96:	61fb      	str	r3, [r7, #28]
 800ef98:	3404      	adds	r4, #4
 800ef9a:	2500      	movs	r5, #0
 800ef9c:	e010      	b.n	800efc0 <__ssvfscanf_r+0x504>
 800ef9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800efa0:	613b      	str	r3, [r7, #16]
 800efa2:	2300      	movs	r3, #0
 800efa4:	001e      	movs	r6, r3
 800efa6:	001c      	movs	r4, r3
 800efa8:	61fb      	str	r3, [r7, #28]
 800efaa:	633b      	str	r3, [r7, #48]	; 0x30
 800efac:	e78f      	b.n	800eece <__ssvfscanf_r+0x412>
 800efae:	6a3b      	ldr	r3, [r7, #32]
 800efb0:	001e      	movs	r6, r3
 800efb2:	61fb      	str	r3, [r7, #28]
 800efb4:	633b      	str	r3, [r7, #48]	; 0x30
 800efb6:	e78a      	b.n	800eece <__ssvfscanf_r+0x412>
 800efb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efba:	68fd      	ldr	r5, [r7, #12]
 800efbc:	3302      	adds	r3, #2
 800efbe:	d1c5      	bne.n	800ef4c <__ssvfscanf_r+0x490>
 800efc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efc2:	685b      	ldr	r3, [r3, #4]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	dc12      	bgt.n	800efee <__ssvfscanf_r+0x532>
 800efc8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800efca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800efcc:	f002 fc84 	bl	80118d8 <__ssrefill_r>
 800efd0:	2800      	cmp	r0, #0
 800efd2:	d00c      	beq.n	800efee <__ssvfscanf_r+0x532>
 800efd4:	2d00      	cmp	r5, #0
 800efd6:	d000      	beq.n	800efda <__ssvfscanf_r+0x51e>
 800efd8:	e63f      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800efda:	2e00      	cmp	r6, #0
 800efdc:	d10c      	bne.n	800eff8 <__ssvfscanf_r+0x53c>
 800efde:	6a3b      	ldr	r3, [r7, #32]
 800efe0:	425a      	negs	r2, r3
 800efe2:	4153      	adcs	r3, r2
 800efe4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800efe6:	18d3      	adds	r3, r2, r3
 800efe8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800efea:	693b      	ldr	r3, [r7, #16]
 800efec:	e6de      	b.n	800edac <__ssvfscanf_r+0x2f0>
 800efee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d000      	beq.n	800eff6 <__ssvfscanf_r+0x53a>
 800eff4:	e76c      	b.n	800eed0 <__ssvfscanf_r+0x414>
 800eff6:	e7f0      	b.n	800efda <__ssvfscanf_r+0x51e>
 800eff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800effa:	69fa      	ldr	r2, [r7, #28]
 800effc:	1ae1      	subs	r1, r4, r3
 800effe:	108b      	asrs	r3, r1, #2
 800f000:	429a      	cmp	r2, r3
 800f002:	d9ec      	bls.n	800efde <__ssvfscanf_r+0x522>
 800f004:	6830      	ldr	r0, [r6, #0]
 800f006:	f002 f853 	bl	80110b0 <realloc>
 800f00a:	2800      	cmp	r0, #0
 800f00c:	d0e7      	beq.n	800efde <__ssvfscanf_r+0x522>
 800f00e:	6030      	str	r0, [r6, #0]
 800f010:	e7e5      	b.n	800efde <__ssvfscanf_r+0x522>
 800f012:	6a3b      	ldr	r3, [r7, #32]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d025      	beq.n	800f064 <__ssvfscanf_r+0x5a8>
 800f018:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f01a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f01c:	685b      	ldr	r3, [r3, #4]
 800f01e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f020:	6812      	ldr	r2, [r2, #0]
 800f022:	4299      	cmp	r1, r3
 800f024:	dd11      	ble.n	800f04a <__ssvfscanf_r+0x58e>
 800f026:	1ac9      	subs	r1, r1, r3
 800f028:	18d2      	adds	r2, r2, r3
 800f02a:	18e4      	adds	r4, r4, r3
 800f02c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f02e:	63f9      	str	r1, [r7, #60]	; 0x3c
 800f030:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f032:	0019      	movs	r1, r3
 800f034:	601a      	str	r2, [r3, #0]
 800f036:	f002 fc4f 	bl	80118d8 <__ssrefill_r>
 800f03a:	2800      	cmp	r0, #0
 800f03c:	d0ec      	beq.n	800f018 <__ssvfscanf_r+0x55c>
 800f03e:	2c00      	cmp	r4, #0
 800f040:	d100      	bne.n	800f044 <__ssvfscanf_r+0x588>
 800f042:	e60a      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800f044:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f046:	191b      	adds	r3, r3, r4
 800f048:	e5ff      	b.n	800ec4a <__ssvfscanf_r+0x18e>
 800f04a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f04c:	1a5b      	subs	r3, r3, r1
 800f04e:	1864      	adds	r4, r4, r1
 800f050:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f052:	604b      	str	r3, [r1, #4]
 800f054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f056:	18d2      	adds	r2, r2, r3
 800f058:	600a      	str	r2, [r1, #0]
 800f05a:	e7f3      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f05c:	0800bd59 	.word	0x0800bd59
 800f060:	0000fff6 	.word	0x0000fff6
 800f064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f066:	0034      	movs	r4, r6
 800f068:	cb20      	ldmia	r3!, {r5}
 800f06a:	633b      	str	r3, [r7, #48]	; 0x30
 800f06c:	2380      	movs	r3, #128	; 0x80
 800f06e:	401c      	ands	r4, r3
 800f070:	421e      	tst	r6, r3
 800f072:	d028      	beq.n	800f0c6 <__ssvfscanf_r+0x60a>
 800f074:	2d00      	cmp	r5, #0
 800f076:	d100      	bne.n	800f07a <__ssvfscanf_r+0x5be>
 800f078:	e61d      	b.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800f07a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f07c:	f7fb fd76 	bl	800ab6c <malloc>
 800f080:	6238      	str	r0, [r7, #32]
 800f082:	2800      	cmp	r0, #0
 800f084:	d100      	bne.n	800f088 <__ssvfscanf_r+0x5cc>
 800f086:	e5ef      	b.n	800ec68 <__ssvfscanf_r+0x1ac>
 800f088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f08a:	6028      	str	r0, [r5, #0]
 800f08c:	88de      	ldrh	r6, [r3, #6]
 800f08e:	889c      	ldrh	r4, [r3, #4]
 800f090:	6818      	ldr	r0, [r3, #0]
 800f092:	42a6      	cmp	r6, r4
 800f094:	d30e      	bcc.n	800f0b4 <__ssvfscanf_r+0x5f8>
 800f096:	4bbf      	ldr	r3, [pc, #764]	; (800f394 <__ssvfscanf_r+0x8d8>)
 800f098:	429c      	cmp	r4, r3
 800f09a:	d900      	bls.n	800f09e <__ssvfscanf_r+0x5e2>
 800f09c:	e6df      	b.n	800ee5e <__ssvfscanf_r+0x3a2>
 800f09e:	3408      	adds	r4, #8
 800f0a0:	b2a4      	uxth	r4, r4
 800f0a2:	00a1      	lsls	r1, r4, #2
 800f0a4:	f002 f804 	bl	80110b0 <realloc>
 800f0a8:	2800      	cmp	r0, #0
 800f0aa:	d100      	bne.n	800f0ae <__ssvfscanf_r+0x5f2>
 800f0ac:	e6d7      	b.n	800ee5e <__ssvfscanf_r+0x3a2>
 800f0ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0b0:	6018      	str	r0, [r3, #0]
 800f0b2:	809c      	strh	r4, [r3, #4]
 800f0b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f0b6:	1c72      	adds	r2, r6, #1
 800f0b8:	681b      	ldr	r3, [r3, #0]
 800f0ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f0bc:	00b6      	lsls	r6, r6, #2
 800f0be:	002c      	movs	r4, r5
 800f0c0:	50f5      	str	r5, [r6, r3]
 800f0c2:	6a3d      	ldr	r5, [r7, #32]
 800f0c4:	80ca      	strh	r2, [r1, #6]
 800f0c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0c8:	0029      	movs	r1, r5
 800f0ca:	9300      	str	r3, [sp, #0]
 800f0cc:	2201      	movs	r2, #1
 800f0ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0d0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f0d2:	f002 fc20 	bl	8011916 <_sfread_r>
 800f0d6:	1e05      	subs	r5, r0, #0
 800f0d8:	d100      	bne.n	800f0dc <__ssvfscanf_r+0x620>
 800f0da:	e5be      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800f0dc:	2c00      	cmp	r4, #0
 800f0de:	d009      	beq.n	800f0f4 <__ssvfscanf_r+0x638>
 800f0e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f0e2:	4283      	cmp	r3, r0
 800f0e4:	d906      	bls.n	800f0f4 <__ssvfscanf_r+0x638>
 800f0e6:	0001      	movs	r1, r0
 800f0e8:	6820      	ldr	r0, [r4, #0]
 800f0ea:	f001 ffe1 	bl	80110b0 <realloc>
 800f0ee:	2800      	cmp	r0, #0
 800f0f0:	d000      	beq.n	800f0f4 <__ssvfscanf_r+0x638>
 800f0f2:	6020      	str	r0, [r4, #0]
 800f0f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0f6:	195b      	adds	r3, r3, r5
 800f0f8:	63bb      	str	r3, [r7, #56]	; 0x38
 800f0fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0fc:	3301      	adds	r3, #1
 800f0fe:	e4f8      	b.n	800eaf2 <__ssvfscanf_r+0x36>
 800f100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f102:	2b00      	cmp	r3, #0
 800f104:	d101      	bne.n	800f10a <__ssvfscanf_r+0x64e>
 800f106:	3b01      	subs	r3, #1
 800f108:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f10a:	2210      	movs	r2, #16
 800f10c:	2301      	movs	r3, #1
 800f10e:	0034      	movs	r4, r6
 800f110:	4032      	ands	r2, r6
 800f112:	401c      	ands	r4, r3
 800f114:	623a      	str	r2, [r7, #32]
 800f116:	421e      	tst	r6, r3
 800f118:	d100      	bne.n	800f11c <__ssvfscanf_r+0x660>
 800f11a:	e116      	b.n	800f34a <__ssvfscanf_r+0x88e>
 800f11c:	2a00      	cmp	r2, #0
 800f11e:	d000      	beq.n	800f122 <__ssvfscanf_r+0x666>
 800f120:	e0b0      	b.n	800f284 <__ssvfscanf_r+0x7c8>
 800f122:	2080      	movs	r0, #128	; 0x80
 800f124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f126:	cb10      	ldmia	r3!, {r4}
 800f128:	60fb      	str	r3, [r7, #12]
 800f12a:	4206      	tst	r6, r0
 800f12c:	d100      	bne.n	800f130 <__ssvfscanf_r+0x674>
 800f12e:	e0b2      	b.n	800f296 <__ssvfscanf_r+0x7da>
 800f130:	2c00      	cmp	r4, #0
 800f132:	d100      	bne.n	800f136 <__ssvfscanf_r+0x67a>
 800f134:	e68d      	b.n	800ee52 <__ssvfscanf_r+0x396>
 800f136:	f7fb fd19 	bl	800ab6c <malloc>
 800f13a:	6338      	str	r0, [r7, #48]	; 0x30
 800f13c:	2800      	cmp	r0, #0
 800f13e:	d100      	bne.n	800f142 <__ssvfscanf_r+0x686>
 800f140:	e684      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f144:	6023      	str	r3, [r4, #0]
 800f146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f148:	88de      	ldrh	r6, [r3, #6]
 800f14a:	889d      	ldrh	r5, [r3, #4]
 800f14c:	42ae      	cmp	r6, r5
 800f14e:	d310      	bcc.n	800f172 <__ssvfscanf_r+0x6b6>
 800f150:	4b90      	ldr	r3, [pc, #576]	; (800f394 <__ssvfscanf_r+0x8d8>)
 800f152:	429d      	cmp	r5, r3
 800f154:	d900      	bls.n	800f158 <__ssvfscanf_r+0x69c>
 800f156:	e679      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f158:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f15a:	3508      	adds	r5, #8
 800f15c:	b2ad      	uxth	r5, r5
 800f15e:	6818      	ldr	r0, [r3, #0]
 800f160:	00a9      	lsls	r1, r5, #2
 800f162:	f001 ffa5 	bl	80110b0 <realloc>
 800f166:	2800      	cmp	r0, #0
 800f168:	d100      	bne.n	800f16c <__ssvfscanf_r+0x6b0>
 800f16a:	e66f      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f16c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f16e:	6018      	str	r0, [r3, #0]
 800f170:	809d      	strh	r5, [r3, #4]
 800f172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f174:	1c72      	adds	r2, r6, #1
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	00b6      	lsls	r6, r6, #2
 800f17a:	50f4      	str	r4, [r6, r3]
 800f17c:	2320      	movs	r3, #32
 800f17e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f180:	0026      	movs	r6, r4
 800f182:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f184:	80ca      	strh	r2, [r1, #6]
 800f186:	613b      	str	r3, [r7, #16]
 800f188:	2500      	movs	r5, #0
 800f18a:	f7fd f8a1 	bl	800c2d0 <__locale_mb_cur_max>
 800f18e:	42a8      	cmp	r0, r5
 800f190:	d100      	bne.n	800f194 <__ssvfscanf_r+0x6d8>
 800f192:	e562      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800f194:	1c6a      	adds	r2, r5, #1
 800f196:	61fa      	str	r2, [r7, #28]
 800f198:	228c      	movs	r2, #140	; 0x8c
 800f19a:	2048      	movs	r0, #72	; 0x48
 800f19c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f19e:	0052      	lsls	r2, r2, #1
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	1812      	adds	r2, r2, r0
 800f1a4:	7819      	ldrb	r1, [r3, #0]
 800f1a6:	19d2      	adds	r2, r2, r7
 800f1a8:	5551      	strb	r1, [r2, r5]
 800f1aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f1ac:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f1ae:	6852      	ldr	r2, [r2, #4]
 800f1b0:	3301      	adds	r3, #1
 800f1b2:	600b      	str	r3, [r1, #0]
 800f1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1b6:	3a01      	subs	r2, #1
 800f1b8:	604a      	str	r2, [r1, #4]
 800f1ba:	2b03      	cmp	r3, #3
 800f1bc:	d102      	bne.n	800f1c4 <__ssvfscanf_r+0x708>
 800f1be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f1c0:	2b04      	cmp	r3, #4
 800f1c2:	d006      	beq.n	800f1d2 <__ssvfscanf_r+0x716>
 800f1c4:	2048      	movs	r0, #72	; 0x48
 800f1c6:	2208      	movs	r2, #8
 800f1c8:	1813      	adds	r3, r2, r0
 800f1ca:	2100      	movs	r1, #0
 800f1cc:	19d8      	adds	r0, r3, r7
 800f1ce:	f7fc fff3 	bl	800c1b8 <memset>
 800f1d2:	2148      	movs	r1, #72	; 0x48
 800f1d4:	2308      	movs	r3, #8
 800f1d6:	228c      	movs	r2, #140	; 0x8c
 800f1d8:	185b      	adds	r3, r3, r1
 800f1da:	0052      	lsls	r2, r2, #1
 800f1dc:	19db      	adds	r3, r3, r7
 800f1de:	1852      	adds	r2, r2, r1
 800f1e0:	9300      	str	r3, [sp, #0]
 800f1e2:	0021      	movs	r1, r4
 800f1e4:	69fb      	ldr	r3, [r7, #28]
 800f1e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f1e8:	19d2      	adds	r2, r2, r7
 800f1ea:	f002 fa75 	bl	80116d8 <_mbrtowc_r>
 800f1ee:	0003      	movs	r3, r0
 800f1f0:	62b8      	str	r0, [r7, #40]	; 0x28
 800f1f2:	3301      	adds	r3, #1
 800f1f4:	d100      	bne.n	800f1f8 <__ssvfscanf_r+0x73c>
 800f1f6:	e530      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800f1f8:	2800      	cmp	r0, #0
 800f1fa:	d151      	bne.n	800f2a0 <__ssvfscanf_r+0x7e4>
 800f1fc:	6020      	str	r0, [r4, #0]
 800f1fe:	2301      	movs	r3, #1
 800f200:	6825      	ldr	r5, [r4, #0]
 800f202:	425b      	negs	r3, r3
 800f204:	1c6a      	adds	r2, r5, #1
 800f206:	d01a      	beq.n	800f23e <__ssvfscanf_r+0x782>
 800f208:	2048      	movs	r0, #72	; 0x48
 800f20a:	3311      	adds	r3, #17
 800f20c:	181b      	adds	r3, r3, r0
 800f20e:	2208      	movs	r2, #8
 800f210:	2100      	movs	r1, #0
 800f212:	19d8      	adds	r0, r3, r7
 800f214:	f7fc ffd0 	bl	800c1b8 <memset>
 800f218:	4b5f      	ldr	r3, [pc, #380]	; (800f398 <__ssvfscanf_r+0x8dc>)
 800f21a:	2148      	movs	r1, #72	; 0x48
 800f21c:	33e0      	adds	r3, #224	; 0xe0
 800f21e:	681a      	ldr	r2, [r3, #0]
 800f220:	2310      	movs	r3, #16
 800f222:	4694      	mov	ip, r2
 800f224:	185b      	adds	r3, r3, r1
 800f226:	002a      	movs	r2, r5
 800f228:	19db      	adds	r3, r3, r7
 800f22a:	4665      	mov	r5, ip
 800f22c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f22e:	1879      	adds	r1, r7, r1
 800f230:	47a8      	blx	r5
 800f232:	2300      	movs	r3, #0
 800f234:	2801      	cmp	r0, #1
 800f236:	d102      	bne.n	800f23e <__ssvfscanf_r+0x782>
 800f238:	3348      	adds	r3, #72	; 0x48
 800f23a:	18fb      	adds	r3, r7, r3
 800f23c:	781b      	ldrb	r3, [r3, #0]
 800f23e:	2218      	movs	r2, #24
 800f240:	2148      	movs	r1, #72	; 0x48
 800f242:	1852      	adds	r2, r2, r1
 800f244:	19d2      	adds	r2, r2, r7
 800f246:	5cd3      	ldrb	r3, [r2, r3]
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d149      	bne.n	800f2e0 <__ssvfscanf_r+0x824>
 800f24c:	69fb      	ldr	r3, [r7, #28]
 800f24e:	2b00      	cmp	r3, #0
 800f250:	d137      	bne.n	800f2c2 <__ssvfscanf_r+0x806>
 800f252:	6a3b      	ldr	r3, [r7, #32]
 800f254:	2b00      	cmp	r3, #0
 800f256:	d113      	bne.n	800f280 <__ssvfscanf_r+0x7c4>
 800f258:	6023      	str	r3, [r4, #0]
 800f25a:	2e00      	cmp	r6, #0
 800f25c:	d00d      	beq.n	800f27a <__ssvfscanf_r+0x7be>
 800f25e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f260:	693a      	ldr	r2, [r7, #16]
 800f262:	1ae4      	subs	r4, r4, r3
 800f264:	10a3      	asrs	r3, r4, #2
 800f266:	3301      	adds	r3, #1
 800f268:	429a      	cmp	r2, r3
 800f26a:	d906      	bls.n	800f27a <__ssvfscanf_r+0x7be>
 800f26c:	6830      	ldr	r0, [r6, #0]
 800f26e:	1d21      	adds	r1, r4, #4
 800f270:	f001 ff1e 	bl	80110b0 <realloc>
 800f274:	2800      	cmp	r0, #0
 800f276:	d000      	beq.n	800f27a <__ssvfscanf_r+0x7be>
 800f278:	6030      	str	r0, [r6, #0]
 800f27a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f27c:	3301      	adds	r3, #1
 800f27e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f280:	68fb      	ldr	r3, [r7, #12]
 800f282:	e593      	b.n	800edac <__ssvfscanf_r+0x2f0>
 800f284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f286:	60fb      	str	r3, [r7, #12]
 800f288:	2300      	movs	r3, #0
 800f28a:	001e      	movs	r6, r3
 800f28c:	613b      	str	r3, [r7, #16]
 800f28e:	633b      	str	r3, [r7, #48]	; 0x30
 800f290:	334c      	adds	r3, #76	; 0x4c
 800f292:	18fc      	adds	r4, r7, r3
 800f294:	e778      	b.n	800f188 <__ssvfscanf_r+0x6cc>
 800f296:	6a3b      	ldr	r3, [r7, #32]
 800f298:	001e      	movs	r6, r3
 800f29a:	613b      	str	r3, [r7, #16]
 800f29c:	633b      	str	r3, [r7, #48]	; 0x30
 800f29e:	e773      	b.n	800f188 <__ssvfscanf_r+0x6cc>
 800f2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2a2:	69fd      	ldr	r5, [r7, #28]
 800f2a4:	3302      	adds	r3, #2
 800f2a6:	d1aa      	bne.n	800f1fe <__ssvfscanf_r+0x742>
 800f2a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f2aa:	685b      	ldr	r3, [r3, #4]
 800f2ac:	2b00      	cmp	r3, #0
 800f2ae:	dc47      	bgt.n	800f340 <__ssvfscanf_r+0x884>
 800f2b0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f2b2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f2b4:	f002 fb10 	bl	80118d8 <__ssrefill_r>
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	d041      	beq.n	800f340 <__ssvfscanf_r+0x884>
 800f2bc:	2d00      	cmp	r5, #0
 800f2be:	d0c8      	beq.n	800f252 <__ssvfscanf_r+0x796>
 800f2c0:	e4cb      	b.n	800ec5a <__ssvfscanf_r+0x19e>
 800f2c2:	69fb      	ldr	r3, [r7, #28]
 800f2c4:	2248      	movs	r2, #72	; 0x48
 800f2c6:	3b01      	subs	r3, #1
 800f2c8:	61fb      	str	r3, [r7, #28]
 800f2ca:	238c      	movs	r3, #140	; 0x8c
 800f2cc:	005b      	lsls	r3, r3, #1
 800f2ce:	189b      	adds	r3, r3, r2
 800f2d0:	69fa      	ldr	r2, [r7, #28]
 800f2d2:	19db      	adds	r3, r3, r7
 800f2d4:	5cd1      	ldrb	r1, [r2, r3]
 800f2d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f2d8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f2da:	f002 fac1 	bl	8011860 <_sungetc_r>
 800f2de:	e7b5      	b.n	800f24c <__ssvfscanf_r+0x790>
 800f2e0:	69fa      	ldr	r2, [r7, #28]
 800f2e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f2e4:	4694      	mov	ip, r2
 800f2e6:	4463      	add	r3, ip
 800f2e8:	63bb      	str	r3, [r7, #56]	; 0x38
 800f2ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2ec:	2b03      	cmp	r3, #3
 800f2ee:	d102      	bne.n	800f2f6 <__ssvfscanf_r+0x83a>
 800f2f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f2f2:	2b04      	cmp	r3, #4
 800f2f4:	d002      	beq.n	800f2fc <__ssvfscanf_r+0x840>
 800f2f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2f8:	3b01      	subs	r3, #1
 800f2fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f2fc:	6a3b      	ldr	r3, [r7, #32]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d11a      	bne.n	800f338 <__ssvfscanf_r+0x87c>
 800f302:	3404      	adds	r4, #4
 800f304:	2e00      	cmp	r6, #0
 800f306:	d019      	beq.n	800f33c <__ssvfscanf_r+0x880>
 800f308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f30a:	693a      	ldr	r2, [r7, #16]
 800f30c:	1ae3      	subs	r3, r4, r3
 800f30e:	61fb      	str	r3, [r7, #28]
 800f310:	6a3d      	ldr	r5, [r7, #32]
 800f312:	109b      	asrs	r3, r3, #2
 800f314:	4293      	cmp	r3, r2
 800f316:	d3c7      	bcc.n	800f2a8 <__ssvfscanf_r+0x7ec>
 800f318:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f31a:	00d1      	lsls	r1, r2, #3
 800f31c:	f001 fec8 	bl	80110b0 <realloc>
 800f320:	6338      	str	r0, [r7, #48]	; 0x30
 800f322:	2800      	cmp	r0, #0
 800f324:	d100      	bne.n	800f328 <__ssvfscanf_r+0x86c>
 800f326:	e591      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f328:	4684      	mov	ip, r0
 800f32a:	693b      	ldr	r3, [r7, #16]
 800f32c:	69fc      	ldr	r4, [r7, #28]
 800f32e:	005b      	lsls	r3, r3, #1
 800f330:	4464      	add	r4, ip
 800f332:	6030      	str	r0, [r6, #0]
 800f334:	613b      	str	r3, [r7, #16]
 800f336:	e7b7      	b.n	800f2a8 <__ssvfscanf_r+0x7ec>
 800f338:	2500      	movs	r5, #0
 800f33a:	e7b5      	b.n	800f2a8 <__ssvfscanf_r+0x7ec>
 800f33c:	0035      	movs	r5, r6
 800f33e:	e7b3      	b.n	800f2a8 <__ssvfscanf_r+0x7ec>
 800f340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f342:	2b00      	cmp	r3, #0
 800f344:	d000      	beq.n	800f348 <__ssvfscanf_r+0x88c>
 800f346:	e720      	b.n	800f18a <__ssvfscanf_r+0x6ce>
 800f348:	e783      	b.n	800f252 <__ssvfscanf_r+0x796>
 800f34a:	6a3b      	ldr	r3, [r7, #32]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d025      	beq.n	800f39c <__ssvfscanf_r+0x8e0>
 800f350:	2118      	movs	r1, #24
 800f352:	2048      	movs	r0, #72	; 0x48
 800f354:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f356:	1809      	adds	r1, r1, r0
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	19c9      	adds	r1, r1, r7
 800f35c:	781a      	ldrb	r2, [r3, #0]
 800f35e:	5c8a      	ldrb	r2, [r1, r2]
 800f360:	2a00      	cmp	r2, #0
 800f362:	d103      	bne.n	800f36c <__ssvfscanf_r+0x8b0>
 800f364:	2c00      	cmp	r4, #0
 800f366:	d000      	beq.n	800f36a <__ssvfscanf_r+0x8ae>
 800f368:	e66c      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f36a:	e4a4      	b.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800f36c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f36e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f370:	6852      	ldr	r2, [r2, #4]
 800f372:	3301      	adds	r3, #1
 800f374:	600b      	str	r3, [r1, #0]
 800f376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f378:	3a01      	subs	r2, #1
 800f37a:	3401      	adds	r4, #1
 800f37c:	604a      	str	r2, [r1, #4]
 800f37e:	429c      	cmp	r4, r3
 800f380:	d100      	bne.n	800f384 <__ssvfscanf_r+0x8c8>
 800f382:	e65f      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f384:	2a00      	cmp	r2, #0
 800f386:	dce3      	bgt.n	800f350 <__ssvfscanf_r+0x894>
 800f388:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f38a:	f002 faa5 	bl	80118d8 <__ssrefill_r>
 800f38e:	2800      	cmp	r0, #0
 800f390:	d0de      	beq.n	800f350 <__ssvfscanf_r+0x894>
 800f392:	e657      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f394:	0000fff6 	.word	0x0000fff6
 800f398:	20000444 	.word	0x20000444
 800f39c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f39e:	0032      	movs	r2, r6
 800f3a0:	cb20      	ldmia	r3!, {r5}
 800f3a2:	61fb      	str	r3, [r7, #28]
 800f3a4:	2380      	movs	r3, #128	; 0x80
 800f3a6:	401a      	ands	r2, r3
 800f3a8:	421e      	tst	r6, r3
 800f3aa:	d100      	bne.n	800f3ae <__ssvfscanf_r+0x8f2>
 800f3ac:	e086      	b.n	800f4bc <__ssvfscanf_r+0xa00>
 800f3ae:	2d00      	cmp	r5, #0
 800f3b0:	d100      	bne.n	800f3b4 <__ssvfscanf_r+0x8f8>
 800f3b2:	e480      	b.n	800ecb6 <__ssvfscanf_r+0x1fa>
 800f3b4:	2020      	movs	r0, #32
 800f3b6:	f7fb fbd9 	bl	800ab6c <malloc>
 800f3ba:	6338      	str	r0, [r7, #48]	; 0x30
 800f3bc:	2800      	cmp	r0, #0
 800f3be:	d100      	bne.n	800f3c2 <__ssvfscanf_r+0x906>
 800f3c0:	e452      	b.n	800ec68 <__ssvfscanf_r+0x1ac>
 800f3c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f3c4:	6028      	str	r0, [r5, #0]
 800f3c6:	88de      	ldrh	r6, [r3, #6]
 800f3c8:	889c      	ldrh	r4, [r3, #4]
 800f3ca:	6818      	ldr	r0, [r3, #0]
 800f3cc:	42a6      	cmp	r6, r4
 800f3ce:	d30e      	bcc.n	800f3ee <__ssvfscanf_r+0x932>
 800f3d0:	4bc3      	ldr	r3, [pc, #780]	; (800f6e0 <__ssvfscanf_r+0xc24>)
 800f3d2:	429c      	cmp	r4, r3
 800f3d4:	d900      	bls.n	800f3d8 <__ssvfscanf_r+0x91c>
 800f3d6:	e542      	b.n	800ee5e <__ssvfscanf_r+0x3a2>
 800f3d8:	3408      	adds	r4, #8
 800f3da:	b2a4      	uxth	r4, r4
 800f3dc:	00a1      	lsls	r1, r4, #2
 800f3de:	f001 fe67 	bl	80110b0 <realloc>
 800f3e2:	2800      	cmp	r0, #0
 800f3e4:	d100      	bne.n	800f3e8 <__ssvfscanf_r+0x92c>
 800f3e6:	e53a      	b.n	800ee5e <__ssvfscanf_r+0x3a2>
 800f3e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f3ea:	6018      	str	r0, [r3, #0]
 800f3ec:	809c      	strh	r4, [r3, #4]
 800f3ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f3f0:	1c72      	adds	r2, r6, #1
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	00b6      	lsls	r6, r6, #2
 800f3f6:	50f5      	str	r5, [r6, r3]
 800f3f8:	2320      	movs	r3, #32
 800f3fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f3fc:	002e      	movs	r6, r5
 800f3fe:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f400:	80ca      	strh	r2, [r1, #6]
 800f402:	623b      	str	r3, [r7, #32]
 800f404:	002c      	movs	r4, r5
 800f406:	2118      	movs	r1, #24
 800f408:	2048      	movs	r0, #72	; 0x48
 800f40a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f40c:	1809      	adds	r1, r1, r0
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	19c9      	adds	r1, r1, r7
 800f412:	781a      	ldrb	r2, [r3, #0]
 800f414:	5c8a      	ldrb	r2, [r1, r2]
 800f416:	2a00      	cmp	r2, #0
 800f418:	d101      	bne.n	800f41e <__ssvfscanf_r+0x962>
 800f41a:	633d      	str	r5, [r7, #48]	; 0x30
 800f41c:	e031      	b.n	800f482 <__ssvfscanf_r+0x9c6>
 800f41e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f420:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f422:	6852      	ldr	r2, [r2, #4]
 800f424:	3a01      	subs	r2, #1
 800f426:	604a      	str	r2, [r1, #4]
 800f428:	1c5a      	adds	r2, r3, #1
 800f42a:	600a      	str	r2, [r1, #0]
 800f42c:	781b      	ldrb	r3, [r3, #0]
 800f42e:	1c6a      	adds	r2, r5, #1
 800f430:	633a      	str	r2, [r7, #48]	; 0x30
 800f432:	702b      	strb	r3, [r5, #0]
 800f434:	2e00      	cmp	r6, #0
 800f436:	d010      	beq.n	800f45a <__ssvfscanf_r+0x99e>
 800f438:	6a3b      	ldr	r3, [r7, #32]
 800f43a:	1b15      	subs	r5, r2, r4
 800f43c:	429d      	cmp	r5, r3
 800f43e:	d30c      	bcc.n	800f45a <__ssvfscanf_r+0x99e>
 800f440:	005b      	lsls	r3, r3, #1
 800f442:	0020      	movs	r0, r4
 800f444:	0019      	movs	r1, r3
 800f446:	623b      	str	r3, [r7, #32]
 800f448:	f001 fe32 	bl	80110b0 <realloc>
 800f44c:	1e04      	subs	r4, r0, #0
 800f44e:	d101      	bne.n	800f454 <__ssvfscanf_r+0x998>
 800f450:	f7ff fc0a 	bl	800ec68 <__ssvfscanf_r+0x1ac>
 800f454:	1943      	adds	r3, r0, r5
 800f456:	633b      	str	r3, [r7, #48]	; 0x30
 800f458:	6030      	str	r0, [r6, #0]
 800f45a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f45c:	3b01      	subs	r3, #1
 800f45e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f460:	2b00      	cmp	r3, #0
 800f462:	d00e      	beq.n	800f482 <__ssvfscanf_r+0x9c6>
 800f464:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f466:	685b      	ldr	r3, [r3, #4]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	dc2a      	bgt.n	800f4c2 <__ssvfscanf_r+0xa06>
 800f46c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f46e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f470:	f002 fa32 	bl	80118d8 <__ssrefill_r>
 800f474:	2800      	cmp	r0, #0
 800f476:	d024      	beq.n	800f4c2 <__ssvfscanf_r+0xa06>
 800f478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f47a:	42a3      	cmp	r3, r4
 800f47c:	d101      	bne.n	800f482 <__ssvfscanf_r+0x9c6>
 800f47e:	f7ff fbec 	bl	800ec5a <__ssvfscanf_r+0x19e>
 800f482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f484:	1b1d      	subs	r5, r3, r4
 800f486:	42a3      	cmp	r3, r4
 800f488:	d101      	bne.n	800f48e <__ssvfscanf_r+0x9d2>
 800f48a:	f7ff fc14 	bl	800ecb6 <__ssvfscanf_r+0x1fa>
 800f48e:	2300      	movs	r3, #0
 800f490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f492:	7013      	strb	r3, [r2, #0]
 800f494:	429e      	cmp	r6, r3
 800f496:	d009      	beq.n	800f4ac <__ssvfscanf_r+0x9f0>
 800f498:	6a3b      	ldr	r3, [r7, #32]
 800f49a:	1c69      	adds	r1, r5, #1
 800f49c:	428b      	cmp	r3, r1
 800f49e:	d905      	bls.n	800f4ac <__ssvfscanf_r+0x9f0>
 800f4a0:	6830      	ldr	r0, [r6, #0]
 800f4a2:	f001 fe05 	bl	80110b0 <realloc>
 800f4a6:	2800      	cmp	r0, #0
 800f4a8:	d000      	beq.n	800f4ac <__ssvfscanf_r+0x9f0>
 800f4aa:	6030      	str	r0, [r6, #0]
 800f4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4ae:	3301      	adds	r3, #1
 800f4b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f4b4:	195b      	adds	r3, r3, r5
 800f4b6:	63bb      	str	r3, [r7, #56]	; 0x38
 800f4b8:	69fb      	ldr	r3, [r7, #28]
 800f4ba:	e477      	b.n	800edac <__ssvfscanf_r+0x2f0>
 800f4bc:	0016      	movs	r6, r2
 800f4be:	623a      	str	r2, [r7, #32]
 800f4c0:	e7a0      	b.n	800f404 <__ssvfscanf_r+0x948>
 800f4c2:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800f4c4:	e79f      	b.n	800f406 <__ssvfscanf_r+0x94a>
 800f4c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d101      	bne.n	800f4d0 <__ssvfscanf_r+0xa14>
 800f4cc:	3b01      	subs	r3, #1
 800f4ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f4d0:	2210      	movs	r2, #16
 800f4d2:	2301      	movs	r3, #1
 800f4d4:	0034      	movs	r4, r6
 800f4d6:	4032      	ands	r2, r6
 800f4d8:	401c      	ands	r4, r3
 800f4da:	61fa      	str	r2, [r7, #28]
 800f4dc:	421e      	tst	r6, r3
 800f4de:	d100      	bne.n	800f4e2 <__ssvfscanf_r+0xa26>
 800f4e0:	e102      	b.n	800f6e8 <__ssvfscanf_r+0xc2c>
 800f4e2:	2a00      	cmp	r2, #0
 800f4e4:	d000      	beq.n	800f4e8 <__ssvfscanf_r+0xa2c>
 800f4e6:	e09f      	b.n	800f628 <__ssvfscanf_r+0xb6c>
 800f4e8:	2080      	movs	r0, #128	; 0x80
 800f4ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f4ec:	cb10      	ldmia	r3!, {r4}
 800f4ee:	60fb      	str	r3, [r7, #12]
 800f4f0:	4206      	tst	r6, r0
 800f4f2:	d100      	bne.n	800f4f6 <__ssvfscanf_r+0xa3a>
 800f4f4:	e0a1      	b.n	800f63a <__ssvfscanf_r+0xb7e>
 800f4f6:	2c00      	cmp	r4, #0
 800f4f8:	d100      	bne.n	800f4fc <__ssvfscanf_r+0xa40>
 800f4fa:	e4aa      	b.n	800ee52 <__ssvfscanf_r+0x396>
 800f4fc:	f7fb fb36 	bl	800ab6c <malloc>
 800f500:	6338      	str	r0, [r7, #48]	; 0x30
 800f502:	2800      	cmp	r0, #0
 800f504:	d100      	bne.n	800f508 <__ssvfscanf_r+0xa4c>
 800f506:	e4a1      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f50a:	6023      	str	r3, [r4, #0]
 800f50c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f50e:	88de      	ldrh	r6, [r3, #6]
 800f510:	889d      	ldrh	r5, [r3, #4]
 800f512:	42ae      	cmp	r6, r5
 800f514:	d310      	bcc.n	800f538 <__ssvfscanf_r+0xa7c>
 800f516:	4b72      	ldr	r3, [pc, #456]	; (800f6e0 <__ssvfscanf_r+0xc24>)
 800f518:	429d      	cmp	r5, r3
 800f51a:	d900      	bls.n	800f51e <__ssvfscanf_r+0xa62>
 800f51c:	e496      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f51e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f520:	3508      	adds	r5, #8
 800f522:	b2ad      	uxth	r5, r5
 800f524:	6818      	ldr	r0, [r3, #0]
 800f526:	00a9      	lsls	r1, r5, #2
 800f528:	f001 fdc2 	bl	80110b0 <realloc>
 800f52c:	2800      	cmp	r0, #0
 800f52e:	d100      	bne.n	800f532 <__ssvfscanf_r+0xa76>
 800f530:	e48c      	b.n	800ee4c <__ssvfscanf_r+0x390>
 800f532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f534:	6018      	str	r0, [r3, #0]
 800f536:	809d      	strh	r5, [r3, #4]
 800f538:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f53a:	1c72      	adds	r2, r6, #1
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	00b6      	lsls	r6, r6, #2
 800f540:	50f4      	str	r4, [r6, r3]
 800f542:	2320      	movs	r3, #32
 800f544:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f546:	0025      	movs	r5, r4
 800f548:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f54a:	80ca      	strh	r2, [r1, #6]
 800f54c:	613b      	str	r3, [r7, #16]
 800f54e:	2300      	movs	r3, #0
 800f550:	623b      	str	r3, [r7, #32]
 800f552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f554:	4a63      	ldr	r2, [pc, #396]	; (800f6e4 <__ssvfscanf_r+0xc28>)
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	781b      	ldrb	r3, [r3, #0]
 800f55a:	5cd3      	ldrb	r3, [r2, r3]
 800f55c:	2208      	movs	r2, #8
 800f55e:	4213      	tst	r3, r2
 800f560:	d149      	bne.n	800f5f6 <__ssvfscanf_r+0xb3a>
 800f562:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f564:	2b00      	cmp	r3, #0
 800f566:	d046      	beq.n	800f5f6 <__ssvfscanf_r+0xb3a>
 800f568:	f7fc feb2 	bl	800c2d0 <__locale_mb_cur_max>
 800f56c:	6a3b      	ldr	r3, [r7, #32]
 800f56e:	4298      	cmp	r0, r3
 800f570:	d101      	bne.n	800f576 <__ssvfscanf_r+0xaba>
 800f572:	f7ff fb72 	bl	800ec5a <__ssvfscanf_r+0x19e>
 800f576:	6a3a      	ldr	r2, [r7, #32]
 800f578:	2048      	movs	r0, #72	; 0x48
 800f57a:	1c56      	adds	r6, r2, #1
 800f57c:	228c      	movs	r2, #140	; 0x8c
 800f57e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f580:	0052      	lsls	r2, r2, #1
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	1812      	adds	r2, r2, r0
 800f586:	7819      	ldrb	r1, [r3, #0]
 800f588:	6a38      	ldr	r0, [r7, #32]
 800f58a:	19d2      	adds	r2, r2, r7
 800f58c:	5411      	strb	r1, [r2, r0]
 800f58e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f590:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f592:	6852      	ldr	r2, [r2, #4]
 800f594:	3301      	adds	r3, #1
 800f596:	600b      	str	r3, [r1, #0]
 800f598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f59a:	3a01      	subs	r2, #1
 800f59c:	604a      	str	r2, [r1, #4]
 800f59e:	2b03      	cmp	r3, #3
 800f5a0:	d102      	bne.n	800f5a8 <__ssvfscanf_r+0xaec>
 800f5a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f5a4:	2b04      	cmp	r3, #4
 800f5a6:	d007      	beq.n	800f5b8 <__ssvfscanf_r+0xafc>
 800f5a8:	2048      	movs	r0, #72	; 0x48
 800f5aa:	2310      	movs	r3, #16
 800f5ac:	181b      	adds	r3, r3, r0
 800f5ae:	2208      	movs	r2, #8
 800f5b0:	2100      	movs	r1, #0
 800f5b2:	19d8      	adds	r0, r3, r7
 800f5b4:	f7fc fe00 	bl	800c1b8 <memset>
 800f5b8:	2148      	movs	r1, #72	; 0x48
 800f5ba:	2310      	movs	r3, #16
 800f5bc:	228c      	movs	r2, #140	; 0x8c
 800f5be:	185b      	adds	r3, r3, r1
 800f5c0:	0052      	lsls	r2, r2, #1
 800f5c2:	19db      	adds	r3, r3, r7
 800f5c4:	1852      	adds	r2, r2, r1
 800f5c6:	9300      	str	r3, [sp, #0]
 800f5c8:	0021      	movs	r1, r4
 800f5ca:	0033      	movs	r3, r6
 800f5cc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f5ce:	19d2      	adds	r2, r2, r7
 800f5d0:	f002 f882 	bl	80116d8 <_mbrtowc_r>
 800f5d4:	0003      	movs	r3, r0
 800f5d6:	62b8      	str	r0, [r7, #40]	; 0x28
 800f5d8:	3301      	adds	r3, #1
 800f5da:	d101      	bne.n	800f5e0 <__ssvfscanf_r+0xb24>
 800f5dc:	f7ff fb3d 	bl	800ec5a <__ssvfscanf_r+0x19e>
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	d12f      	bne.n	800f644 <__ssvfscanf_r+0xb88>
 800f5e4:	6020      	str	r0, [r4, #0]
 800f5e6:	6820      	ldr	r0, [r4, #0]
 800f5e8:	f002 f894 	bl	8011714 <iswspace>
 800f5ec:	6238      	str	r0, [r7, #32]
 800f5ee:	2800      	cmp	r0, #0
 800f5f0:	d04a      	beq.n	800f688 <__ssvfscanf_r+0xbcc>
 800f5f2:	2e00      	cmp	r6, #0
 800f5f4:	d13c      	bne.n	800f670 <__ssvfscanf_r+0xbb4>
 800f5f6:	69fb      	ldr	r3, [r7, #28]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d000      	beq.n	800f5fe <__ssvfscanf_r+0xb42>
 800f5fc:	e640      	b.n	800f280 <__ssvfscanf_r+0x7c4>
 800f5fe:	6023      	str	r3, [r4, #0]
 800f600:	2d00      	cmp	r5, #0
 800f602:	d100      	bne.n	800f606 <__ssvfscanf_r+0xb4a>
 800f604:	e639      	b.n	800f27a <__ssvfscanf_r+0x7be>
 800f606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f608:	693a      	ldr	r2, [r7, #16]
 800f60a:	1ae4      	subs	r4, r4, r3
 800f60c:	10a3      	asrs	r3, r4, #2
 800f60e:	3301      	adds	r3, #1
 800f610:	429a      	cmp	r2, r3
 800f612:	d800      	bhi.n	800f616 <__ssvfscanf_r+0xb5a>
 800f614:	e631      	b.n	800f27a <__ssvfscanf_r+0x7be>
 800f616:	6828      	ldr	r0, [r5, #0]
 800f618:	1d21      	adds	r1, r4, #4
 800f61a:	f001 fd49 	bl	80110b0 <realloc>
 800f61e:	2800      	cmp	r0, #0
 800f620:	d100      	bne.n	800f624 <__ssvfscanf_r+0xb68>
 800f622:	e62a      	b.n	800f27a <__ssvfscanf_r+0x7be>
 800f624:	6028      	str	r0, [r5, #0]
 800f626:	e628      	b.n	800f27a <__ssvfscanf_r+0x7be>
 800f628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f62a:	60fb      	str	r3, [r7, #12]
 800f62c:	2300      	movs	r3, #0
 800f62e:	001d      	movs	r5, r3
 800f630:	613b      	str	r3, [r7, #16]
 800f632:	633b      	str	r3, [r7, #48]	; 0x30
 800f634:	334c      	adds	r3, #76	; 0x4c
 800f636:	18fc      	adds	r4, r7, r3
 800f638:	e789      	b.n	800f54e <__ssvfscanf_r+0xa92>
 800f63a:	69fb      	ldr	r3, [r7, #28]
 800f63c:	001d      	movs	r5, r3
 800f63e:	613b      	str	r3, [r7, #16]
 800f640:	633b      	str	r3, [r7, #48]	; 0x30
 800f642:	e784      	b.n	800f54e <__ssvfscanf_r+0xa92>
 800f644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f646:	623e      	str	r6, [r7, #32]
 800f648:	3302      	adds	r3, #2
 800f64a:	d1cc      	bne.n	800f5e6 <__ssvfscanf_r+0xb2a>
 800f64c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f64e:	685b      	ldr	r3, [r3, #4]
 800f650:	2b00      	cmp	r3, #0
 800f652:	dd00      	ble.n	800f656 <__ssvfscanf_r+0xb9a>
 800f654:	e77d      	b.n	800f552 <__ssvfscanf_r+0xa96>
 800f656:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f658:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f65a:	f002 f93d 	bl	80118d8 <__ssrefill_r>
 800f65e:	2800      	cmp	r0, #0
 800f660:	d100      	bne.n	800f664 <__ssvfscanf_r+0xba8>
 800f662:	e776      	b.n	800f552 <__ssvfscanf_r+0xa96>
 800f664:	6a3b      	ldr	r3, [r7, #32]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d001      	beq.n	800f66e <__ssvfscanf_r+0xbb2>
 800f66a:	f7ff faf6 	bl	800ec5a <__ssvfscanf_r+0x19e>
 800f66e:	e7c2      	b.n	800f5f6 <__ssvfscanf_r+0xb3a>
 800f670:	238c      	movs	r3, #140	; 0x8c
 800f672:	2248      	movs	r2, #72	; 0x48
 800f674:	005b      	lsls	r3, r3, #1
 800f676:	189b      	adds	r3, r3, r2
 800f678:	3e01      	subs	r6, #1
 800f67a:	19db      	adds	r3, r3, r7
 800f67c:	5cf1      	ldrb	r1, [r6, r3]
 800f67e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f680:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f682:	f002 f8ed 	bl	8011860 <_sungetc_r>
 800f686:	e7b4      	b.n	800f5f2 <__ssvfscanf_r+0xb36>
 800f688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f68a:	199b      	adds	r3, r3, r6
 800f68c:	63bb      	str	r3, [r7, #56]	; 0x38
 800f68e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f690:	2b03      	cmp	r3, #3
 800f692:	d102      	bne.n	800f69a <__ssvfscanf_r+0xbde>
 800f694:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f696:	2b04      	cmp	r3, #4
 800f698:	d002      	beq.n	800f6a0 <__ssvfscanf_r+0xbe4>
 800f69a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f69c:	3b01      	subs	r3, #1
 800f69e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f6a0:	69fb      	ldr	r3, [r7, #28]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d1d2      	bne.n	800f64c <__ssvfscanf_r+0xb90>
 800f6a6:	3404      	adds	r4, #4
 800f6a8:	2d00      	cmp	r5, #0
 800f6aa:	d016      	beq.n	800f6da <__ssvfscanf_r+0xc1e>
 800f6ac:	69fa      	ldr	r2, [r7, #28]
 800f6ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f6b0:	623a      	str	r2, [r7, #32]
 800f6b2:	693a      	ldr	r2, [r7, #16]
 800f6b4:	1ae6      	subs	r6, r4, r3
 800f6b6:	10b3      	asrs	r3, r6, #2
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d3c7      	bcc.n	800f64c <__ssvfscanf_r+0xb90>
 800f6bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f6be:	00d1      	lsls	r1, r2, #3
 800f6c0:	f001 fcf6 	bl	80110b0 <realloc>
 800f6c4:	6338      	str	r0, [r7, #48]	; 0x30
 800f6c6:	2800      	cmp	r0, #0
 800f6c8:	d101      	bne.n	800f6ce <__ssvfscanf_r+0xc12>
 800f6ca:	f7ff fbbf 	bl	800ee4c <__ssvfscanf_r+0x390>
 800f6ce:	693b      	ldr	r3, [r7, #16]
 800f6d0:	1984      	adds	r4, r0, r6
 800f6d2:	005b      	lsls	r3, r3, #1
 800f6d4:	6028      	str	r0, [r5, #0]
 800f6d6:	613b      	str	r3, [r7, #16]
 800f6d8:	e7b8      	b.n	800f64c <__ssvfscanf_r+0xb90>
 800f6da:	623d      	str	r5, [r7, #32]
 800f6dc:	e7b6      	b.n	800f64c <__ssvfscanf_r+0xb90>
 800f6de:	46c0      	nop			; (mov r8, r8)
 800f6e0:	0000fff6 	.word	0x0000fff6
 800f6e4:	080148f9 	.word	0x080148f9
 800f6e8:	69fb      	ldr	r3, [r7, #28]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d01c      	beq.n	800f728 <__ssvfscanf_r+0xc6c>
 800f6ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6f0:	49bf      	ldr	r1, [pc, #764]	; (800f9f0 <__ssvfscanf_r+0xf34>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	781a      	ldrb	r2, [r3, #0]
 800f6f6:	5c8a      	ldrb	r2, [r1, r2]
 800f6f8:	2108      	movs	r1, #8
 800f6fa:	420a      	tst	r2, r1
 800f6fc:	d000      	beq.n	800f700 <__ssvfscanf_r+0xc44>
 800f6fe:	e4a1      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f700:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f702:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f704:	6852      	ldr	r2, [r2, #4]
 800f706:	3301      	adds	r3, #1
 800f708:	600b      	str	r3, [r1, #0]
 800f70a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f70c:	3a01      	subs	r2, #1
 800f70e:	3401      	adds	r4, #1
 800f710:	604a      	str	r2, [r1, #4]
 800f712:	429c      	cmp	r4, r3
 800f714:	d100      	bne.n	800f718 <__ssvfscanf_r+0xc5c>
 800f716:	e495      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f718:	2a00      	cmp	r2, #0
 800f71a:	dce8      	bgt.n	800f6ee <__ssvfscanf_r+0xc32>
 800f71c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f71e:	f002 f8db 	bl	80118d8 <__ssrefill_r>
 800f722:	2800      	cmp	r0, #0
 800f724:	d0e3      	beq.n	800f6ee <__ssvfscanf_r+0xc32>
 800f726:	e48d      	b.n	800f044 <__ssvfscanf_r+0x588>
 800f728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f72a:	0032      	movs	r2, r6
 800f72c:	cb10      	ldmia	r3!, {r4}
 800f72e:	61fb      	str	r3, [r7, #28]
 800f730:	2380      	movs	r3, #128	; 0x80
 800f732:	401a      	ands	r2, r3
 800f734:	421e      	tst	r6, r3
 800f736:	d039      	beq.n	800f7ac <__ssvfscanf_r+0xcf0>
 800f738:	2c00      	cmp	r4, #0
 800f73a:	d101      	bne.n	800f740 <__ssvfscanf_r+0xc84>
 800f73c:	f7ff fabb 	bl	800ecb6 <__ssvfscanf_r+0x1fa>
 800f740:	2020      	movs	r0, #32
 800f742:	f7fb fa13 	bl	800ab6c <malloc>
 800f746:	6338      	str	r0, [r7, #48]	; 0x30
 800f748:	2800      	cmp	r0, #0
 800f74a:	d101      	bne.n	800f750 <__ssvfscanf_r+0xc94>
 800f74c:	f7ff fa8c 	bl	800ec68 <__ssvfscanf_r+0x1ac>
 800f750:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f752:	6020      	str	r0, [r4, #0]
 800f754:	88de      	ldrh	r6, [r3, #6]
 800f756:	889d      	ldrh	r5, [r3, #4]
 800f758:	6818      	ldr	r0, [r3, #0]
 800f75a:	42ae      	cmp	r6, r5
 800f75c:	d310      	bcc.n	800f780 <__ssvfscanf_r+0xcc4>
 800f75e:	4ba5      	ldr	r3, [pc, #660]	; (800f9f4 <__ssvfscanf_r+0xf38>)
 800f760:	429d      	cmp	r5, r3
 800f762:	d901      	bls.n	800f768 <__ssvfscanf_r+0xcac>
 800f764:	f7ff fb7b 	bl	800ee5e <__ssvfscanf_r+0x3a2>
 800f768:	3508      	adds	r5, #8
 800f76a:	b2ad      	uxth	r5, r5
 800f76c:	00a9      	lsls	r1, r5, #2
 800f76e:	f001 fc9f 	bl	80110b0 <realloc>
 800f772:	2800      	cmp	r0, #0
 800f774:	d101      	bne.n	800f77a <__ssvfscanf_r+0xcbe>
 800f776:	f7ff fb72 	bl	800ee5e <__ssvfscanf_r+0x3a2>
 800f77a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f77c:	6018      	str	r0, [r3, #0]
 800f77e:	809d      	strh	r5, [r3, #4]
 800f780:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f782:	1c72      	adds	r2, r6, #1
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	00b6      	lsls	r6, r6, #2
 800f788:	50f4      	str	r4, [r6, r3]
 800f78a:	2320      	movs	r3, #32
 800f78c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f78e:	0026      	movs	r6, r4
 800f790:	80ca      	strh	r2, [r1, #6]
 800f792:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800f794:	633b      	str	r3, [r7, #48]	; 0x30
 800f796:	0025      	movs	r5, r4
 800f798:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f79a:	4995      	ldr	r1, [pc, #596]	; (800f9f0 <__ssvfscanf_r+0xf34>)
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	781a      	ldrb	r2, [r3, #0]
 800f7a0:	5c8a      	ldrb	r2, [r1, r2]
 800f7a2:	2108      	movs	r1, #8
 800f7a4:	420a      	tst	r2, r1
 800f7a6:	d004      	beq.n	800f7b2 <__ssvfscanf_r+0xcf6>
 800f7a8:	623c      	str	r4, [r7, #32]
 800f7aa:	e031      	b.n	800f810 <__ssvfscanf_r+0xd54>
 800f7ac:	0016      	movs	r6, r2
 800f7ae:	633a      	str	r2, [r7, #48]	; 0x30
 800f7b0:	e7f1      	b.n	800f796 <__ssvfscanf_r+0xcda>
 800f7b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7b4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f7b6:	6852      	ldr	r2, [r2, #4]
 800f7b8:	3a01      	subs	r2, #1
 800f7ba:	604a      	str	r2, [r1, #4]
 800f7bc:	1c5a      	adds	r2, r3, #1
 800f7be:	600a      	str	r2, [r1, #0]
 800f7c0:	781b      	ldrb	r3, [r3, #0]
 800f7c2:	1c62      	adds	r2, r4, #1
 800f7c4:	623a      	str	r2, [r7, #32]
 800f7c6:	7023      	strb	r3, [r4, #0]
 800f7c8:	2e00      	cmp	r6, #0
 800f7ca:	d010      	beq.n	800f7ee <__ssvfscanf_r+0xd32>
 800f7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f7ce:	1b54      	subs	r4, r2, r5
 800f7d0:	429c      	cmp	r4, r3
 800f7d2:	d30c      	bcc.n	800f7ee <__ssvfscanf_r+0xd32>
 800f7d4:	005b      	lsls	r3, r3, #1
 800f7d6:	0028      	movs	r0, r5
 800f7d8:	0019      	movs	r1, r3
 800f7da:	633b      	str	r3, [r7, #48]	; 0x30
 800f7dc:	f001 fc68 	bl	80110b0 <realloc>
 800f7e0:	1e05      	subs	r5, r0, #0
 800f7e2:	d101      	bne.n	800f7e8 <__ssvfscanf_r+0xd2c>
 800f7e4:	f7ff fa40 	bl	800ec68 <__ssvfscanf_r+0x1ac>
 800f7e8:	1903      	adds	r3, r0, r4
 800f7ea:	623b      	str	r3, [r7, #32]
 800f7ec:	6030      	str	r0, [r6, #0]
 800f7ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7f0:	3b01      	subs	r3, #1
 800f7f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d00b      	beq.n	800f810 <__ssvfscanf_r+0xd54>
 800f7f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7fa:	685b      	ldr	r3, [r3, #4]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	dd01      	ble.n	800f804 <__ssvfscanf_r+0xd48>
 800f800:	6a3c      	ldr	r4, [r7, #32]
 800f802:	e7c9      	b.n	800f798 <__ssvfscanf_r+0xcdc>
 800f804:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f806:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f808:	f002 f866 	bl	80118d8 <__ssrefill_r>
 800f80c:	2800      	cmp	r0, #0
 800f80e:	d0f7      	beq.n	800f800 <__ssvfscanf_r+0xd44>
 800f810:	2300      	movs	r3, #0
 800f812:	6a3a      	ldr	r2, [r7, #32]
 800f814:	7013      	strb	r3, [r2, #0]
 800f816:	1b55      	subs	r5, r2, r5
 800f818:	2e00      	cmp	r6, #0
 800f81a:	d009      	beq.n	800f830 <__ssvfscanf_r+0xd74>
 800f81c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f81e:	1c69      	adds	r1, r5, #1
 800f820:	428b      	cmp	r3, r1
 800f822:	d905      	bls.n	800f830 <__ssvfscanf_r+0xd74>
 800f824:	6830      	ldr	r0, [r6, #0]
 800f826:	f001 fc43 	bl	80110b0 <realloc>
 800f82a:	2800      	cmp	r0, #0
 800f82c:	d000      	beq.n	800f830 <__ssvfscanf_r+0xd74>
 800f82e:	6030      	str	r0, [r6, #0]
 800f830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f832:	195b      	adds	r3, r3, r5
 800f834:	63bb      	str	r3, [r7, #56]	; 0x38
 800f836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f838:	3301      	adds	r3, #1
 800f83a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f83c:	e63c      	b.n	800f4b8 <__ssvfscanf_r+0x9fc>
 800f83e:	22ae      	movs	r2, #174	; 0xae
 800f840:	2100      	movs	r1, #0
 800f842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f844:	0052      	lsls	r2, r2, #1
 800f846:	3b01      	subs	r3, #1
 800f848:	6239      	str	r1, [r7, #32]
 800f84a:	4293      	cmp	r3, r2
 800f84c:	d906      	bls.n	800f85c <__ssvfscanf_r+0xda0>
 800f84e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f850:	3b5e      	subs	r3, #94	; 0x5e
 800f852:	3bff      	subs	r3, #255	; 0xff
 800f854:	623b      	str	r3, [r7, #32]
 800f856:	235e      	movs	r3, #94	; 0x5e
 800f858:	33ff      	adds	r3, #255	; 0xff
 800f85a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f85c:	24d8      	movs	r4, #216	; 0xd8
 800f85e:	2300      	movs	r3, #0
 800f860:	2248      	movs	r2, #72	; 0x48
 800f862:	0124      	lsls	r4, r4, #4
 800f864:	4334      	orrs	r4, r6
 800f866:	2680      	movs	r6, #128	; 0x80
 800f868:	61fb      	str	r3, [r7, #28]
 800f86a:	3319      	adds	r3, #25
 800f86c:	33ff      	adds	r3, #255	; 0xff
 800f86e:	189b      	adds	r3, r3, r2
 800f870:	19dd      	adds	r5, r3, r7
 800f872:	00b6      	lsls	r6, r6, #2
 800f874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f876:	681a      	ldr	r2, [r3, #0]
 800f878:	7813      	ldrb	r3, [r2, #0]
 800f87a:	2b39      	cmp	r3, #57	; 0x39
 800f87c:	d80f      	bhi.n	800f89e <__ssvfscanf_r+0xde2>
 800f87e:	2b2a      	cmp	r3, #42	; 0x2a
 800f880:	d91b      	bls.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f882:	0018      	movs	r0, r3
 800f884:	382b      	subs	r0, #43	; 0x2b
 800f886:	280e      	cmp	r0, #14
 800f888:	d817      	bhi.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f88a:	f7f0 fc43 	bl	8000114 <__gnu_thumb1_case_uqi>
 800f88e:	168f      	.short	0x168f
 800f890:	5416168f 	.word	0x5416168f
 800f894:	80808080 	.word	0x80808080
 800f898:	87808080 	.word	0x87808080
 800f89c:	87          	.byte	0x87
 800f89d:	00          	.byte	0x00
 800f89e:	2b66      	cmp	r3, #102	; 0x66
 800f8a0:	d83a      	bhi.n	800f918 <__ssvfscanf_r+0xe5c>
 800f8a2:	2b60      	cmp	r3, #96	; 0x60
 800f8a4:	d803      	bhi.n	800f8ae <__ssvfscanf_r+0xdf2>
 800f8a6:	2b46      	cmp	r3, #70	; 0x46
 800f8a8:	d805      	bhi.n	800f8b6 <__ssvfscanf_r+0xdfa>
 800f8aa:	2b40      	cmp	r3, #64	; 0x40
 800f8ac:	d905      	bls.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f8ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f8b0:	290a      	cmp	r1, #10
 800f8b2:	dc71      	bgt.n	800f998 <__ssvfscanf_r+0xedc>
 800f8b4:	e001      	b.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f8b6:	2b58      	cmp	r3, #88	; 0x58
 800f8b8:	d030      	beq.n	800f91c <__ssvfscanf_r+0xe60>
 800f8ba:	05e3      	lsls	r3, r4, #23
 800f8bc:	d515      	bpl.n	800f8ea <__ssvfscanf_r+0xe2e>
 800f8be:	238c      	movs	r3, #140	; 0x8c
 800f8c0:	2248      	movs	r2, #72	; 0x48
 800f8c2:	005b      	lsls	r3, r3, #1
 800f8c4:	189b      	adds	r3, r3, r2
 800f8c6:	19db      	adds	r3, r3, r7
 800f8c8:	429d      	cmp	r5, r3
 800f8ca:	d905      	bls.n	800f8d8 <__ssvfscanf_r+0xe1c>
 800f8cc:	3d01      	subs	r5, #1
 800f8ce:	7829      	ldrb	r1, [r5, #0]
 800f8d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f8d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f8d4:	f001 ffc4 	bl	8011860 <_sungetc_r>
 800f8d8:	238c      	movs	r3, #140	; 0x8c
 800f8da:	2248      	movs	r2, #72	; 0x48
 800f8dc:	005b      	lsls	r3, r3, #1
 800f8de:	189b      	adds	r3, r3, r2
 800f8e0:	19db      	adds	r3, r3, r7
 800f8e2:	429d      	cmp	r5, r3
 800f8e4:	d101      	bne.n	800f8ea <__ssvfscanf_r+0xe2e>
 800f8e6:	f7ff f9e6 	bl	800ecb6 <__ssvfscanf_r+0x1fa>
 800f8ea:	2310      	movs	r3, #16
 800f8ec:	0022      	movs	r2, r4
 800f8ee:	401a      	ands	r2, r3
 800f8f0:	421c      	tst	r4, r3
 800f8f2:	d171      	bne.n	800f9d8 <__ssvfscanf_r+0xf1c>
 800f8f4:	218c      	movs	r1, #140	; 0x8c
 800f8f6:	2048      	movs	r0, #72	; 0x48
 800f8f8:	0049      	lsls	r1, r1, #1
 800f8fa:	1809      	adds	r1, r1, r0
 800f8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8fe:	697e      	ldr	r6, [r7, #20]
 800f900:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f902:	19c9      	adds	r1, r1, r7
 800f904:	702a      	strb	r2, [r5, #0]
 800f906:	47b0      	blx	r6
 800f908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f90a:	1d1e      	adds	r6, r3, #4
 800f90c:	06a3      	lsls	r3, r4, #26
 800f90e:	d559      	bpl.n	800f9c4 <__ssvfscanf_r+0xf08>
 800f910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	6018      	str	r0, [r3, #0]
 800f916:	e05b      	b.n	800f9d0 <__ssvfscanf_r+0xf14>
 800f918:	2b78      	cmp	r3, #120	; 0x78
 800f91a:	d1ce      	bne.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f91c:	21c0      	movs	r1, #192	; 0xc0
 800f91e:	00c9      	lsls	r1, r1, #3
 800f920:	4021      	ands	r1, r4
 800f922:	42b1      	cmp	r1, r6
 800f924:	d1c9      	bne.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f926:	4934      	ldr	r1, [pc, #208]	; (800f9f8 <__ssvfscanf_r+0xf3c>)
 800f928:	4021      	ands	r1, r4
 800f92a:	24a0      	movs	r4, #160	; 0xa0
 800f92c:	00e4      	lsls	r4, r4, #3
 800f92e:	430c      	orrs	r4, r1
 800f930:	2110      	movs	r1, #16
 800f932:	6279      	str	r1, [r7, #36]	; 0x24
 800f934:	e00b      	b.n	800f94e <__ssvfscanf_r+0xe92>
 800f936:	0521      	lsls	r1, r4, #20
 800f938:	d509      	bpl.n	800f94e <__ssvfscanf_r+0xe92>
 800f93a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f93c:	2900      	cmp	r1, #0
 800f93e:	d102      	bne.n	800f946 <__ssvfscanf_r+0xe8a>
 800f940:	3108      	adds	r1, #8
 800f942:	4334      	orrs	r4, r6
 800f944:	6279      	str	r1, [r7, #36]	; 0x24
 800f946:	0561      	lsls	r1, r4, #21
 800f948:	d504      	bpl.n	800f954 <__ssvfscanf_r+0xe98>
 800f94a:	492c      	ldr	r1, [pc, #176]	; (800f9fc <__ssvfscanf_r+0xf40>)
 800f94c:	400c      	ands	r4, r1
 800f94e:	702b      	strb	r3, [r5, #0]
 800f950:	3501      	adds	r5, #1
 800f952:	e00c      	b.n	800f96e <__ssvfscanf_r+0xeb2>
 800f954:	4b2a      	ldr	r3, [pc, #168]	; (800fa00 <__ssvfscanf_r+0xf44>)
 800f956:	401c      	ands	r4, r3
 800f958:	6a3b      	ldr	r3, [r7, #32]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	d004      	beq.n	800f968 <__ssvfscanf_r+0xeac>
 800f95e:	3b01      	subs	r3, #1
 800f960:	623b      	str	r3, [r7, #32]
 800f962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f964:	3301      	adds	r3, #1
 800f966:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f968:	69fb      	ldr	r3, [r7, #28]
 800f96a:	3301      	adds	r3, #1
 800f96c:	61fb      	str	r3, [r7, #28]
 800f96e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f970:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f972:	685b      	ldr	r3, [r3, #4]
 800f974:	3b01      	subs	r3, #1
 800f976:	604b      	str	r3, [r1, #4]
 800f978:	2b00      	cmp	r3, #0
 800f97a:	dd1c      	ble.n	800f9b6 <__ssvfscanf_r+0xefa>
 800f97c:	3201      	adds	r2, #1
 800f97e:	600a      	str	r2, [r1, #0]
 800f980:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f982:	3b01      	subs	r3, #1
 800f984:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f986:	2b00      	cmp	r3, #0
 800f988:	d000      	beq.n	800f98c <__ssvfscanf_r+0xed0>
 800f98a:	e773      	b.n	800f874 <__ssvfscanf_r+0xdb8>
 800f98c:	e795      	b.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f98e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f990:	491c      	ldr	r1, [pc, #112]	; (800fa04 <__ssvfscanf_r+0xf48>)
 800f992:	0040      	lsls	r0, r0, #1
 800f994:	5e41      	ldrsh	r1, [r0, r1]
 800f996:	6279      	str	r1, [r7, #36]	; 0x24
 800f998:	491b      	ldr	r1, [pc, #108]	; (800fa08 <__ssvfscanf_r+0xf4c>)
 800f99a:	e7d7      	b.n	800f94c <__ssvfscanf_r+0xe90>
 800f99c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800f99e:	4919      	ldr	r1, [pc, #100]	; (800fa04 <__ssvfscanf_r+0xf48>)
 800f9a0:	0040      	lsls	r0, r0, #1
 800f9a2:	5e41      	ldrsh	r1, [r0, r1]
 800f9a4:	6279      	str	r1, [r7, #36]	; 0x24
 800f9a6:	2908      	cmp	r1, #8
 800f9a8:	dcf6      	bgt.n	800f998 <__ssvfscanf_r+0xedc>
 800f9aa:	e786      	b.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f9ac:	2180      	movs	r1, #128	; 0x80
 800f9ae:	420c      	tst	r4, r1
 800f9b0:	d083      	beq.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f9b2:	438c      	bics	r4, r1
 800f9b4:	e7cb      	b.n	800f94e <__ssvfscanf_r+0xe92>
 800f9b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f9b8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800f9ba:	f001 ff8d 	bl	80118d8 <__ssrefill_r>
 800f9be:	2800      	cmp	r0, #0
 800f9c0:	d0de      	beq.n	800f980 <__ssvfscanf_r+0xec4>
 800f9c2:	e77a      	b.n	800f8ba <__ssvfscanf_r+0xdfe>
 800f9c4:	2308      	movs	r3, #8
 800f9c6:	421c      	tst	r4, r3
 800f9c8:	d020      	beq.n	800fa0c <__ssvfscanf_r+0xf50>
 800f9ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	7018      	strb	r0, [r3, #0]
 800f9d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f9d2:	633e      	str	r6, [r7, #48]	; 0x30
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f9d8:	238c      	movs	r3, #140	; 0x8c
 800f9da:	2248      	movs	r2, #72	; 0x48
 800f9dc:	005b      	lsls	r3, r3, #1
 800f9de:	189b      	adds	r3, r3, r2
 800f9e0:	19db      	adds	r3, r3, r7
 800f9e2:	1aed      	subs	r5, r5, r3
 800f9e4:	69fb      	ldr	r3, [r7, #28]
 800f9e6:	18ed      	adds	r5, r5, r3
 800f9e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9ea:	195b      	adds	r3, r3, r5
 800f9ec:	f7ff f92d 	bl	800ec4a <__ssvfscanf_r+0x18e>
 800f9f0:	080148f9 	.word	0x080148f9
 800f9f4:	0000fff6 	.word	0x0000fff6
 800f9f8:	fffffdff 	.word	0xfffffdff
 800f9fc:	fffffa7f 	.word	0xfffffa7f
 800fa00:	fffffc7f 	.word	0xfffffc7f
 800fa04:	08014c26 	.word	0x08014c26
 800fa08:	fffff47f 	.word	0xfffff47f
 800fa0c:	0763      	lsls	r3, r4, #29
 800fa0e:	d503      	bpl.n	800fa18 <__ssvfscanf_r+0xf5c>
 800fa10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	8018      	strh	r0, [r3, #0]
 800fa16:	e7db      	b.n	800f9d0 <__ssvfscanf_r+0xf14>
 800fa18:	2301      	movs	r3, #1
 800fa1a:	0022      	movs	r2, r4
 800fa1c:	401a      	ands	r2, r3
 800fa1e:	421c      	tst	r4, r3
 800fa20:	d000      	beq.n	800fa24 <__ssvfscanf_r+0xf68>
 800fa22:	e775      	b.n	800f910 <__ssvfscanf_r+0xe54>
 800fa24:	07a4      	lsls	r4, r4, #30
 800fa26:	d400      	bmi.n	800fa2a <__ssvfscanf_r+0xf6e>
 800fa28:	e772      	b.n	800f910 <__ssvfscanf_r+0xe54>
 800fa2a:	4ba8      	ldr	r3, [pc, #672]	; (800fccc <__ssvfscanf_r+0x1210>)
 800fa2c:	6979      	ldr	r1, [r7, #20]
 800fa2e:	4299      	cmp	r1, r3
 800fa30:	d10c      	bne.n	800fa4c <__ssvfscanf_r+0xf90>
 800fa32:	218c      	movs	r1, #140	; 0x8c
 800fa34:	2048      	movs	r0, #72	; 0x48
 800fa36:	0049      	lsls	r1, r1, #1
 800fa38:	1809      	adds	r1, r1, r0
 800fa3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa3c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa3e:	19c9      	adds	r1, r1, r7
 800fa40:	f001 fe46 	bl	80116d0 <_strtoull_r>
 800fa44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	c303      	stmia	r3!, {r0, r1}
 800fa4a:	e7c1      	b.n	800f9d0 <__ssvfscanf_r+0xf14>
 800fa4c:	218c      	movs	r1, #140	; 0x8c
 800fa4e:	2048      	movs	r0, #72	; 0x48
 800fa50:	0049      	lsls	r1, r1, #1
 800fa52:	1809      	adds	r1, r1, r0
 800fa54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa56:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa58:	19c9      	adds	r1, r1, r7
 800fa5a:	f001 fd87 	bl	801156c <_strtoll_r>
 800fa5e:	e7f1      	b.n	800fa44 <__ssvfscanf_r+0xf88>
 800fa60:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fa62:	f000 fb9f 	bl	80101a4 <_localeconv_r>
 800fa66:	22ae      	movs	r2, #174	; 0xae
 800fa68:	2100      	movs	r1, #0
 800fa6a:	6803      	ldr	r3, [r0, #0]
 800fa6c:	0052      	lsls	r2, r2, #1
 800fa6e:	603b      	str	r3, [r7, #0]
 800fa70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa72:	60f9      	str	r1, [r7, #12]
 800fa74:	3b01      	subs	r3, #1
 800fa76:	4293      	cmp	r3, r2
 800fa78:	d906      	bls.n	800fa88 <__ssvfscanf_r+0xfcc>
 800fa7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fa7c:	3b5e      	subs	r3, #94	; 0x5e
 800fa7e:	3bff      	subs	r3, #255	; 0xff
 800fa80:	60fb      	str	r3, [r7, #12]
 800fa82:	235e      	movs	r3, #94	; 0x5e
 800fa84:	33ff      	adds	r3, #255	; 0xff
 800fa86:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fa88:	23f0      	movs	r3, #240	; 0xf0
 800fa8a:	00db      	lsls	r3, r3, #3
 800fa8c:	431e      	orrs	r6, r3
 800fa8e:	238c      	movs	r3, #140	; 0x8c
 800fa90:	2248      	movs	r2, #72	; 0x48
 800fa92:	2400      	movs	r4, #0
 800fa94:	005b      	lsls	r3, r3, #1
 800fa96:	189b      	adds	r3, r3, r2
 800fa98:	623c      	str	r4, [r7, #32]
 800fa9a:	607c      	str	r4, [r7, #4]
 800fa9c:	60bc      	str	r4, [r7, #8]
 800fa9e:	61fc      	str	r4, [r7, #28]
 800faa0:	613c      	str	r4, [r7, #16]
 800faa2:	19dd      	adds	r5, r3, r7
 800faa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faa6:	681b      	ldr	r3, [r3, #0]
 800faa8:	781a      	ldrb	r2, [r3, #0]
 800faaa:	0010      	movs	r0, r2
 800faac:	382b      	subs	r0, #43	; 0x2b
 800faae:	284e      	cmp	r0, #78	; 0x4e
 800fab0:	d900      	bls.n	800fab4 <__ssvfscanf_r+0xff8>
 800fab2:	e133      	b.n	800fd1c <__ssvfscanf_r+0x1260>
 800fab4:	f7f0 fb38 	bl	8000128 <__gnu_thumb1_case_uhi>
 800fab8:	0132009b 	.word	0x0132009b
 800fabc:	0132009b 	.word	0x0132009b
 800fac0:	004f0132 	.word	0x004f0132
 800fac4:	00720072 	.word	0x00720072
 800fac8:	00720072 	.word	0x00720072
 800facc:	00720072 	.word	0x00720072
 800fad0:	00720072 	.word	0x00720072
 800fad4:	01320072 	.word	0x01320072
 800fad8:	01320132 	.word	0x01320132
 800fadc:	01320132 	.word	0x01320132
 800fae0:	01320132 	.word	0x01320132
 800fae4:	007b00bc 	.word	0x007b00bc
 800fae8:	007b007b 	.word	0x007b007b
 800faec:	00f7012f 	.word	0x00f7012f
 800faf0:	01320132 	.word	0x01320132
 800faf4:	013200e3 	.word	0x013200e3
 800faf8:	01320132 	.word	0x01320132
 800fafc:	00a00132 	.word	0x00a00132
 800fb00:	01120132 	.word	0x01120132
 800fb04:	01320132 	.word	0x01320132
 800fb08:	01010132 	.word	0x01010132
 800fb0c:	01320132 	.word	0x01320132
 800fb10:	00820132 	.word	0x00820132
 800fb14:	01320105 	.word	0x01320105
 800fb18:	01320132 	.word	0x01320132
 800fb1c:	01320132 	.word	0x01320132
 800fb20:	01320132 	.word	0x01320132
 800fb24:	007b00bc 	.word	0x007b00bc
 800fb28:	007b007b 	.word	0x007b007b
 800fb2c:	00f7012f 	.word	0x00f7012f
 800fb30:	01320132 	.word	0x01320132
 800fb34:	013200e3 	.word	0x013200e3
 800fb38:	01320132 	.word	0x01320132
 800fb3c:	00a00132 	.word	0x00a00132
 800fb40:	01120132 	.word	0x01120132
 800fb44:	01320132 	.word	0x01320132
 800fb48:	01010132 	.word	0x01010132
 800fb4c:	01320132 	.word	0x01320132
 800fb50:	00820132 	.word	0x00820132
 800fb54:	0105      	.short	0x0105
 800fb56:	05f1      	lsls	r1, r6, #23
 800fb58:	d520      	bpl.n	800fb9c <__ssvfscanf_r+0x10e0>
 800fb5a:	2280      	movs	r2, #128	; 0x80
 800fb5c:	4396      	bics	r6, r2
 800fb5e:	69fa      	ldr	r2, [r7, #28]
 800fb60:	3201      	adds	r2, #1
 800fb62:	61fa      	str	r2, [r7, #28]
 800fb64:	68fa      	ldr	r2, [r7, #12]
 800fb66:	2a00      	cmp	r2, #0
 800fb68:	d004      	beq.n	800fb74 <__ssvfscanf_r+0x10b8>
 800fb6a:	3a01      	subs	r2, #1
 800fb6c:	60fa      	str	r2, [r7, #12]
 800fb6e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fb70:	3201      	adds	r2, #1
 800fb72:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fb74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fb76:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fb78:	3a01      	subs	r2, #1
 800fb7a:	63fa      	str	r2, [r7, #60]	; 0x3c
 800fb7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fb7e:	3201      	adds	r2, #1
 800fb80:	63ba      	str	r2, [r7, #56]	; 0x38
 800fb82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb84:	6852      	ldr	r2, [r2, #4]
 800fb86:	3a01      	subs	r2, #1
 800fb88:	604a      	str	r2, [r1, #4]
 800fb8a:	2a00      	cmp	r2, #0
 800fb8c:	dc00      	bgt.n	800fb90 <__ssvfscanf_r+0x10d4>
 800fb8e:	e0d6      	b.n	800fd3e <__ssvfscanf_r+0x1282>
 800fb90:	3301      	adds	r3, #1
 800fb92:	600b      	str	r3, [r1, #0]
 800fb94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d184      	bne.n	800faa4 <__ssvfscanf_r+0xfe8>
 800fb9a:	e057      	b.n	800fc4c <__ssvfscanf_r+0x1190>
 800fb9c:	6a39      	ldr	r1, [r7, #32]
 800fb9e:	1909      	adds	r1, r1, r4
 800fba0:	2900      	cmp	r1, #0
 800fba2:	d153      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fba4:	494a      	ldr	r1, [pc, #296]	; (800fcd0 <__ssvfscanf_r+0x1214>)
 800fba6:	400e      	ands	r6, r1
 800fba8:	702a      	strb	r2, [r5, #0]
 800fbaa:	3501      	adds	r5, #1
 800fbac:	e7e2      	b.n	800fb74 <__ssvfscanf_r+0x10b8>
 800fbae:	0531      	lsls	r1, r6, #20
 800fbb0:	d54c      	bpl.n	800fc4c <__ssvfscanf_r+0x1190>
 800fbb2:	6a39      	ldr	r1, [r7, #32]
 800fbb4:	1909      	adds	r1, r1, r4
 800fbb6:	2900      	cmp	r1, #0
 800fbb8:	d040      	beq.n	800fc3c <__ssvfscanf_r+0x1180>
 800fbba:	e047      	b.n	800fc4c <__ssvfscanf_r+0x1190>
 800fbbc:	2198      	movs	r1, #152	; 0x98
 800fbbe:	2080      	movs	r0, #128	; 0x80
 800fbc0:	0109      	lsls	r1, r1, #4
 800fbc2:	4031      	ands	r1, r6
 800fbc4:	0040      	lsls	r0, r0, #1
 800fbc6:	4281      	cmp	r1, r0
 800fbc8:	d140      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fbca:	69f9      	ldr	r1, [r7, #28]
 800fbcc:	2901      	cmp	r1, #1
 800fbce:	d13d      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fbd0:	2080      	movs	r0, #128	; 0x80
 800fbd2:	4940      	ldr	r1, [pc, #256]	; (800fcd4 <__ssvfscanf_r+0x1218>)
 800fbd4:	0100      	lsls	r0, r0, #4
 800fbd6:	400e      	ands	r6, r1
 800fbd8:	3132      	adds	r1, #50	; 0x32
 800fbda:	31ff      	adds	r1, #255	; 0xff
 800fbdc:	7029      	strb	r1, [r5, #0]
 800fbde:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800fbe0:	4306      	orrs	r6, r0
 800fbe2:	3901      	subs	r1, #1
 800fbe4:	63f9      	str	r1, [r7, #60]	; 0x3c
 800fbe6:	3501      	adds	r5, #1
 800fbe8:	2100      	movs	r1, #0
 800fbea:	61f9      	str	r1, [r7, #28]
 800fbec:	e7dc      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fbee:	2180      	movs	r1, #128	; 0x80
 800fbf0:	420e      	tst	r6, r1
 800fbf2:	d02b      	beq.n	800fc4c <__ssvfscanf_r+0x1190>
 800fbf4:	438e      	bics	r6, r1
 800fbf6:	e7d7      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fbf8:	6a39      	ldr	r1, [r7, #32]
 800fbfa:	2900      	cmp	r1, #0
 800fbfc:	d10d      	bne.n	800fc1a <__ssvfscanf_r+0x115e>
 800fbfe:	69f9      	ldr	r1, [r7, #28]
 800fc00:	2900      	cmp	r1, #0
 800fc02:	d10e      	bne.n	800fc22 <__ssvfscanf_r+0x1166>
 800fc04:	21e0      	movs	r1, #224	; 0xe0
 800fc06:	0030      	movs	r0, r6
 800fc08:	00c9      	lsls	r1, r1, #3
 800fc0a:	4008      	ands	r0, r1
 800fc0c:	4288      	cmp	r0, r1
 800fc0e:	d108      	bne.n	800fc22 <__ssvfscanf_r+0x1166>
 800fc10:	4931      	ldr	r1, [pc, #196]	; (800fcd8 <__ssvfscanf_r+0x121c>)
 800fc12:	400e      	ands	r6, r1
 800fc14:	2101      	movs	r1, #1
 800fc16:	6239      	str	r1, [r7, #32]
 800fc18:	e7c6      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fc1a:	6a39      	ldr	r1, [r7, #32]
 800fc1c:	2902      	cmp	r1, #2
 800fc1e:	d100      	bne.n	800fc22 <__ssvfscanf_r+0x1166>
 800fc20:	e089      	b.n	800fd36 <__ssvfscanf_r+0x127a>
 800fc22:	2c01      	cmp	r4, #1
 800fc24:	d001      	beq.n	800fc2a <__ssvfscanf_r+0x116e>
 800fc26:	2c04      	cmp	r4, #4
 800fc28:	d110      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fc2a:	3401      	adds	r4, #1
 800fc2c:	b2e4      	uxtb	r4, r4
 800fc2e:	e7bb      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fc30:	0531      	lsls	r1, r6, #20
 800fc32:	d508      	bpl.n	800fc46 <__ssvfscanf_r+0x118a>
 800fc34:	6a39      	ldr	r1, [r7, #32]
 800fc36:	1909      	adds	r1, r1, r4
 800fc38:	2900      	cmp	r1, #0
 800fc3a:	d104      	bne.n	800fc46 <__ssvfscanf_r+0x118a>
 800fc3c:	4824      	ldr	r0, [pc, #144]	; (800fcd0 <__ssvfscanf_r+0x1214>)
 800fc3e:	000c      	movs	r4, r1
 800fc40:	4006      	ands	r6, r0
 800fc42:	6239      	str	r1, [r7, #32]
 800fc44:	e7b0      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fc46:	6a39      	ldr	r1, [r7, #32]
 800fc48:	2901      	cmp	r1, #1
 800fc4a:	d076      	beq.n	800fd3a <__ssvfscanf_r+0x127e>
 800fc4c:	69fb      	ldr	r3, [r7, #28]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d001      	beq.n	800fc56 <__ssvfscanf_r+0x119a>
 800fc52:	4b20      	ldr	r3, [pc, #128]	; (800fcd4 <__ssvfscanf_r+0x1218>)
 800fc54:	401e      	ands	r6, r3
 800fc56:	6a3b      	ldr	r3, [r7, #32]
 800fc58:	3b01      	subs	r3, #1
 800fc5a:	2b01      	cmp	r3, #1
 800fc5c:	d877      	bhi.n	800fd4e <__ssvfscanf_r+0x1292>
 800fc5e:	238c      	movs	r3, #140	; 0x8c
 800fc60:	2248      	movs	r2, #72	; 0x48
 800fc62:	005b      	lsls	r3, r3, #1
 800fc64:	189b      	adds	r3, r3, r2
 800fc66:	19db      	adds	r3, r3, r7
 800fc68:	429d      	cmp	r5, r3
 800fc6a:	d801      	bhi.n	800fc70 <__ssvfscanf_r+0x11b4>
 800fc6c:	f7ff f823 	bl	800ecb6 <__ssvfscanf_r+0x1fa>
 800fc70:	3d01      	subs	r5, #1
 800fc72:	7829      	ldrb	r1, [r5, #0]
 800fc74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fc76:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fc78:	f001 fdf2 	bl	8011860 <_sungetc_r>
 800fc7c:	e7ef      	b.n	800fc5e <__ssvfscanf_r+0x11a2>
 800fc7e:	2c00      	cmp	r4, #0
 800fc80:	d10c      	bne.n	800fc9c <__ssvfscanf_r+0x11e0>
 800fc82:	69f9      	ldr	r1, [r7, #28]
 800fc84:	2900      	cmp	r1, #0
 800fc86:	d1e4      	bne.n	800fc52 <__ssvfscanf_r+0x1196>
 800fc88:	21e0      	movs	r1, #224	; 0xe0
 800fc8a:	0030      	movs	r0, r6
 800fc8c:	00c9      	lsls	r1, r1, #3
 800fc8e:	4008      	ands	r0, r1
 800fc90:	4288      	cmp	r0, r1
 800fc92:	d1e0      	bne.n	800fc56 <__ssvfscanf_r+0x119a>
 800fc94:	4910      	ldr	r1, [pc, #64]	; (800fcd8 <__ssvfscanf_r+0x121c>)
 800fc96:	3401      	adds	r4, #1
 800fc98:	400e      	ands	r6, r1
 800fc9a:	e785      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fc9c:	20fd      	movs	r0, #253	; 0xfd
 800fc9e:	1ee1      	subs	r1, r4, #3
 800fca0:	4201      	tst	r1, r0
 800fca2:	d1d3      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fca4:	e7c1      	b.n	800fc2a <__ssvfscanf_r+0x116e>
 800fca6:	0531      	lsls	r1, r6, #20
 800fca8:	d503      	bpl.n	800fcb2 <__ssvfscanf_r+0x11f6>
 800fcaa:	6a39      	ldr	r1, [r7, #32]
 800fcac:	1909      	adds	r1, r1, r4
 800fcae:	2900      	cmp	r1, #0
 800fcb0:	d0c4      	beq.n	800fc3c <__ssvfscanf_r+0x1180>
 800fcb2:	2c02      	cmp	r4, #2
 800fcb4:	d1ca      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fcb6:	2403      	movs	r4, #3
 800fcb8:	e776      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fcba:	2c06      	cmp	r4, #6
 800fcbc:	d1c6      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fcbe:	2407      	movs	r4, #7
 800fcc0:	e772      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fcc2:	2c07      	cmp	r4, #7
 800fcc4:	d1c2      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fcc6:	2408      	movs	r4, #8
 800fcc8:	e76e      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fcca:	46c0      	nop			; (mov r8, r8)
 800fccc:	0800be7d 	.word	0x0800be7d
 800fcd0:	fffffe7f 	.word	0xfffffe7f
 800fcd4:	fffffeff 	.word	0xfffffeff
 800fcd8:	fffff87f 	.word	0xfffff87f
 800fcdc:	0531      	lsls	r1, r6, #20
 800fcde:	d5b5      	bpl.n	800fc4c <__ssvfscanf_r+0x1190>
 800fce0:	21a0      	movs	r1, #160	; 0xa0
 800fce2:	2080      	movs	r0, #128	; 0x80
 800fce4:	00c9      	lsls	r1, r1, #3
 800fce6:	00c0      	lsls	r0, r0, #3
 800fce8:	4031      	ands	r1, r6
 800fcea:	4281      	cmp	r1, r0
 800fcec:	d004      	beq.n	800fcf8 <__ssvfscanf_r+0x123c>
 800fcee:	4206      	tst	r6, r0
 800fcf0:	d0ac      	beq.n	800fc4c <__ssvfscanf_r+0x1190>
 800fcf2:	69f9      	ldr	r1, [r7, #28]
 800fcf4:	2900      	cmp	r1, #0
 800fcf6:	d0ae      	beq.n	800fc56 <__ssvfscanf_r+0x119a>
 800fcf8:	2180      	movs	r1, #128	; 0x80
 800fcfa:	0089      	lsls	r1, r1, #2
 800fcfc:	420e      	tst	r6, r1
 800fcfe:	d104      	bne.n	800fd0a <__ssvfscanf_r+0x124e>
 800fd00:	69f9      	ldr	r1, [r7, #28]
 800fd02:	6938      	ldr	r0, [r7, #16]
 800fd04:	607d      	str	r5, [r7, #4]
 800fd06:	1a09      	subs	r1, r1, r0
 800fd08:	60b9      	str	r1, [r7, #8]
 800fd0a:	20c0      	movs	r0, #192	; 0xc0
 800fd0c:	4973      	ldr	r1, [pc, #460]	; (800fedc <__ssvfscanf_r+0x1420>)
 800fd0e:	0040      	lsls	r0, r0, #1
 800fd10:	400e      	ands	r6, r1
 800fd12:	4306      	orrs	r6, r0
 800fd14:	e768      	b.n	800fbe8 <__ssvfscanf_r+0x112c>
 800fd16:	0531      	lsls	r1, r6, #20
 800fd18:	d5e2      	bpl.n	800fce0 <__ssvfscanf_r+0x1224>
 800fd1a:	e74a      	b.n	800fbb2 <__ssvfscanf_r+0x10f6>
 800fd1c:	6839      	ldr	r1, [r7, #0]
 800fd1e:	7809      	ldrb	r1, [r1, #0]
 800fd20:	4291      	cmp	r1, r2
 800fd22:	d193      	bne.n	800fc4c <__ssvfscanf_r+0x1190>
 800fd24:	2180      	movs	r1, #128	; 0x80
 800fd26:	0089      	lsls	r1, r1, #2
 800fd28:	420e      	tst	r6, r1
 800fd2a:	d08f      	beq.n	800fc4c <__ssvfscanf_r+0x1190>
 800fd2c:	496c      	ldr	r1, [pc, #432]	; (800fee0 <__ssvfscanf_r+0x1424>)
 800fd2e:	400e      	ands	r6, r1
 800fd30:	69f9      	ldr	r1, [r7, #28]
 800fd32:	6139      	str	r1, [r7, #16]
 800fd34:	e738      	b.n	800fba8 <__ssvfscanf_r+0x10ec>
 800fd36:	2103      	movs	r1, #3
 800fd38:	e76d      	b.n	800fc16 <__ssvfscanf_r+0x115a>
 800fd3a:	2102      	movs	r1, #2
 800fd3c:	e76b      	b.n	800fc16 <__ssvfscanf_r+0x115a>
 800fd3e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800fd40:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fd42:	f001 fdc9 	bl	80118d8 <__ssrefill_r>
 800fd46:	2800      	cmp	r0, #0
 800fd48:	d100      	bne.n	800fd4c <__ssvfscanf_r+0x1290>
 800fd4a:	e723      	b.n	800fb94 <__ssvfscanf_r+0x10d8>
 800fd4c:	e77e      	b.n	800fc4c <__ssvfscanf_r+0x1190>
 800fd4e:	1e63      	subs	r3, r4, #1
 800fd50:	2b06      	cmp	r3, #6
 800fd52:	d825      	bhi.n	800fda0 <__ssvfscanf_r+0x12e4>
 800fd54:	2c02      	cmp	r4, #2
 800fd56:	d837      	bhi.n	800fdc8 <__ssvfscanf_r+0x130c>
 800fd58:	238c      	movs	r3, #140	; 0x8c
 800fd5a:	2248      	movs	r2, #72	; 0x48
 800fd5c:	005b      	lsls	r3, r3, #1
 800fd5e:	189b      	adds	r3, r3, r2
 800fd60:	19db      	adds	r3, r3, r7
 800fd62:	429d      	cmp	r5, r3
 800fd64:	d801      	bhi.n	800fd6a <__ssvfscanf_r+0x12ae>
 800fd66:	f7fe ffa6 	bl	800ecb6 <__ssvfscanf_r+0x1fa>
 800fd6a:	3d01      	subs	r5, #1
 800fd6c:	7829      	ldrb	r1, [r5, #0]
 800fd6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd70:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fd72:	f001 fd75 	bl	8011860 <_sungetc_r>
 800fd76:	e7ef      	b.n	800fd58 <__ssvfscanf_r+0x129c>
 800fd78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fd7c:	3b01      	subs	r3, #1
 800fd7e:	7819      	ldrb	r1, [r3, #0]
 800fd80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fd82:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fd84:	f001 fd6c 	bl	8011860 <_sungetc_r>
 800fd88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd8a:	6a3a      	ldr	r2, [r7, #32]
 800fd8c:	189b      	adds	r3, r3, r2
 800fd8e:	b2db      	uxtb	r3, r3
 800fd90:	2b03      	cmp	r3, #3
 800fd92:	d8f1      	bhi.n	800fd78 <__ssvfscanf_r+0x12bc>
 800fd94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd96:	3c03      	subs	r4, #3
 800fd98:	b2e4      	uxtb	r4, r4
 800fd9a:	1b1b      	subs	r3, r3, r4
 800fd9c:	1b2d      	subs	r5, r5, r4
 800fd9e:	63bb      	str	r3, [r7, #56]	; 0x38
 800fda0:	05f3      	lsls	r3, r6, #23
 800fda2:	d52f      	bpl.n	800fe04 <__ssvfscanf_r+0x1348>
 800fda4:	0573      	lsls	r3, r6, #21
 800fda6:	d514      	bpl.n	800fdd2 <__ssvfscanf_r+0x1316>
 800fda8:	238c      	movs	r3, #140	; 0x8c
 800fdaa:	2248      	movs	r2, #72	; 0x48
 800fdac:	005b      	lsls	r3, r3, #1
 800fdae:	189b      	adds	r3, r3, r2
 800fdb0:	19db      	adds	r3, r3, r7
 800fdb2:	429d      	cmp	r5, r3
 800fdb4:	d801      	bhi.n	800fdba <__ssvfscanf_r+0x12fe>
 800fdb6:	f7fe ff7e 	bl	800ecb6 <__ssvfscanf_r+0x1fa>
 800fdba:	3d01      	subs	r5, #1
 800fdbc:	7829      	ldrb	r1, [r5, #0]
 800fdbe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fdc0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fdc2:	f001 fd4d 	bl	8011860 <_sungetc_r>
 800fdc6:	e7ef      	b.n	800fda8 <__ssvfscanf_r+0x12ec>
 800fdc8:	1b63      	subs	r3, r4, r5
 800fdca:	b2db      	uxtb	r3, r3
 800fdcc:	63fd      	str	r5, [r7, #60]	; 0x3c
 800fdce:	623b      	str	r3, [r7, #32]
 800fdd0:	e7da      	b.n	800fd88 <__ssvfscanf_r+0x12cc>
 800fdd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdd4:	1e6c      	subs	r4, r5, #1
 800fdd6:	7821      	ldrb	r1, [r4, #0]
 800fdd8:	3b01      	subs	r3, #1
 800fdda:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fddc:	2965      	cmp	r1, #101	; 0x65
 800fdde:	d00a      	beq.n	800fdf6 <__ssvfscanf_r+0x133a>
 800fde0:	2945      	cmp	r1, #69	; 0x45
 800fde2:	d008      	beq.n	800fdf6 <__ssvfscanf_r+0x133a>
 800fde4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fde6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fde8:	f001 fd3a 	bl	8011860 <_sungetc_r>
 800fdec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdee:	1eac      	subs	r4, r5, #2
 800fdf0:	3b02      	subs	r3, #2
 800fdf2:	7821      	ldrb	r1, [r4, #0]
 800fdf4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fdf6:	0025      	movs	r5, r4
 800fdf8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fdfa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fdfc:	f001 fd30 	bl	8011860 <_sungetc_r>
 800fe00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fe02:	63bb      	str	r3, [r7, #56]	; 0x38
 800fe04:	2310      	movs	r3, #16
 800fe06:	0032      	movs	r2, r6
 800fe08:	401a      	ands	r2, r3
 800fe0a:	421e      	tst	r6, r3
 800fe0c:	d001      	beq.n	800fe12 <__ssvfscanf_r+0x1356>
 800fe0e:	f7fe fe71 	bl	800eaf4 <__ssvfscanf_r+0x38>
 800fe12:	23c0      	movs	r3, #192	; 0xc0
 800fe14:	2180      	movs	r1, #128	; 0x80
 800fe16:	00db      	lsls	r3, r3, #3
 800fe18:	702a      	strb	r2, [r5, #0]
 800fe1a:	4033      	ands	r3, r6
 800fe1c:	00c9      	lsls	r1, r1, #3
 800fe1e:	428b      	cmp	r3, r1
 800fe20:	d11f      	bne.n	800fe62 <__ssvfscanf_r+0x13a6>
 800fe22:	693b      	ldr	r3, [r7, #16]
 800fe24:	69fa      	ldr	r2, [r7, #28]
 800fe26:	69f9      	ldr	r1, [r7, #28]
 800fe28:	1a9a      	subs	r2, r3, r2
 800fe2a:	428b      	cmp	r3, r1
 800fe2c:	d125      	bne.n	800fe7a <__ssvfscanf_r+0x13be>
 800fe2e:	238c      	movs	r3, #140	; 0x8c
 800fe30:	2148      	movs	r1, #72	; 0x48
 800fe32:	005b      	lsls	r3, r3, #1
 800fe34:	185b      	adds	r3, r3, r1
 800fe36:	19d9      	adds	r1, r3, r7
 800fe38:	2200      	movs	r2, #0
 800fe3a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe3c:	f7fb fef0 	bl	800bc20 <_strtod_r>
 800fe40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe42:	0004      	movs	r4, r0
 800fe44:	3304      	adds	r3, #4
 800fe46:	000d      	movs	r5, r1
 800fe48:	623b      	str	r3, [r7, #32]
 800fe4a:	07f3      	lsls	r3, r6, #31
 800fe4c:	d523      	bpl.n	800fe96 <__ssvfscanf_r+0x13da>
 800fe4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	601c      	str	r4, [r3, #0]
 800fe54:	605d      	str	r5, [r3, #4]
 800fe56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe58:	3301      	adds	r3, #1
 800fe5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800fe5c:	6a3b      	ldr	r3, [r7, #32]
 800fe5e:	f7fe ffa5 	bl	800edac <__ssvfscanf_r+0x2f0>
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d0e2      	beq.n	800fe2e <__ssvfscanf_r+0x1372>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800fe6c:	1c59      	adds	r1, r3, #1
 800fe6e:	230a      	movs	r3, #10
 800fe70:	f7fb ff72 	bl	800bd58 <_strtol_r>
 800fe74:	68bb      	ldr	r3, [r7, #8]
 800fe76:	687d      	ldr	r5, [r7, #4]
 800fe78:	1ac2      	subs	r2, r0, r3
 800fe7a:	2148      	movs	r1, #72	; 0x48
 800fe7c:	4b19      	ldr	r3, [pc, #100]	; (800fee4 <__ssvfscanf_r+0x1428>)
 800fe7e:	185b      	adds	r3, r3, r1
 800fe80:	19db      	adds	r3, r3, r7
 800fe82:	429d      	cmp	r5, r3
 800fe84:	d302      	bcc.n	800fe8c <__ssvfscanf_r+0x13d0>
 800fe86:	4b18      	ldr	r3, [pc, #96]	; (800fee8 <__ssvfscanf_r+0x142c>)
 800fe88:	185b      	adds	r3, r3, r1
 800fe8a:	19dd      	adds	r5, r3, r7
 800fe8c:	0028      	movs	r0, r5
 800fe8e:	4917      	ldr	r1, [pc, #92]	; (800feec <__ssvfscanf_r+0x1430>)
 800fe90:	f7fc f8fc 	bl	800c08c <sprintf>
 800fe94:	e7cb      	b.n	800fe2e <__ssvfscanf_r+0x1372>
 800fe96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe98:	681b      	ldr	r3, [r3, #0]
 800fe9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800fe9c:	07b6      	lsls	r6, r6, #30
 800fe9e:	d4d8      	bmi.n	800fe52 <__ssvfscanf_r+0x1396>
 800fea0:	0002      	movs	r2, r0
 800fea2:	000b      	movs	r3, r1
 800fea4:	f7f2 fa26 	bl	80022f4 <__aeabi_dcmpun>
 800fea8:	2800      	cmp	r0, #0
 800feaa:	d005      	beq.n	800feb8 <__ssvfscanf_r+0x13fc>
 800feac:	4810      	ldr	r0, [pc, #64]	; (800fef0 <__ssvfscanf_r+0x1434>)
 800feae:	f7fc fabf 	bl	800c430 <nanf>
 800feb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800feb4:	6018      	str	r0, [r3, #0]
 800feb6:	e7ce      	b.n	800fe56 <__ssvfscanf_r+0x139a>
 800feb8:	0020      	movs	r0, r4
 800feba:	0029      	movs	r1, r5
 800febc:	f7f2 fac4 	bl	8002448 <__aeabi_d2f>
 800fec0:	e7f7      	b.n	800feb2 <__ssvfscanf_r+0x13f6>
 800fec2:	00a3      	lsls	r3, r4, #2
 800fec4:	18ed      	adds	r5, r5, r3
 800fec6:	682b      	ldr	r3, [r5, #0]
 800fec8:	3401      	adds	r4, #1
 800feca:	6818      	ldr	r0, [r3, #0]
 800fecc:	f7fa fe58 	bl	800ab80 <free>
 800fed0:	2200      	movs	r2, #0
 800fed2:	682b      	ldr	r3, [r5, #0]
 800fed4:	601a      	str	r2, [r3, #0]
 800fed6:	f7fe ffc3 	bl	800ee60 <__ssvfscanf_r+0x3a4>
 800feda:	46c0      	nop			; (mov r8, r8)
 800fedc:	fffff07f 	.word	0xfffff07f
 800fee0:	fffffd7f 	.word	0xfffffd7f
 800fee4:	0000026b 	.word	0x0000026b
 800fee8:	0000026a 	.word	0x0000026a
 800feec:	08014c20 	.word	0x08014c20
 800fef0:	08014c83 	.word	0x08014c83

0800fef4 <_fclose_r>:
 800fef4:	b570      	push	{r4, r5, r6, lr}
 800fef6:	0005      	movs	r5, r0
 800fef8:	1e0c      	subs	r4, r1, #0
 800fefa:	d102      	bne.n	800ff02 <_fclose_r+0xe>
 800fefc:	2600      	movs	r6, #0
 800fefe:	0030      	movs	r0, r6
 800ff00:	bd70      	pop	{r4, r5, r6, pc}
 800ff02:	2800      	cmp	r0, #0
 800ff04:	d004      	beq.n	800ff10 <_fclose_r+0x1c>
 800ff06:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d101      	bne.n	800ff10 <_fclose_r+0x1c>
 800ff0c:	f7fc f856 	bl	800bfbc <__sinit>
 800ff10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff12:	07db      	lsls	r3, r3, #31
 800ff14:	d405      	bmi.n	800ff22 <_fclose_r+0x2e>
 800ff16:	89a3      	ldrh	r3, [r4, #12]
 800ff18:	059b      	lsls	r3, r3, #22
 800ff1a:	d402      	bmi.n	800ff22 <_fclose_r+0x2e>
 800ff1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff1e:	f7fc fa6b 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 800ff22:	220c      	movs	r2, #12
 800ff24:	5ea3      	ldrsh	r3, [r4, r2]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d109      	bne.n	800ff3e <_fclose_r+0x4a>
 800ff2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff2c:	3301      	adds	r3, #1
 800ff2e:	0016      	movs	r6, r2
 800ff30:	401e      	ands	r6, r3
 800ff32:	421a      	tst	r2, r3
 800ff34:	d1e2      	bne.n	800fefc <_fclose_r+0x8>
 800ff36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff38:	f7fc fa5f 	bl	800c3fa <__retarget_lock_release_recursive>
 800ff3c:	e7df      	b.n	800fefe <_fclose_r+0xa>
 800ff3e:	0021      	movs	r1, r4
 800ff40:	0028      	movs	r0, r5
 800ff42:	f000 f837 	bl	800ffb4 <__sflush_r>
 800ff46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800ff48:	0006      	movs	r6, r0
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d006      	beq.n	800ff5c <_fclose_r+0x68>
 800ff4e:	0028      	movs	r0, r5
 800ff50:	69e1      	ldr	r1, [r4, #28]
 800ff52:	4798      	blx	r3
 800ff54:	2800      	cmp	r0, #0
 800ff56:	da01      	bge.n	800ff5c <_fclose_r+0x68>
 800ff58:	2601      	movs	r6, #1
 800ff5a:	4276      	negs	r6, r6
 800ff5c:	89a3      	ldrh	r3, [r4, #12]
 800ff5e:	061b      	lsls	r3, r3, #24
 800ff60:	d503      	bpl.n	800ff6a <_fclose_r+0x76>
 800ff62:	0028      	movs	r0, r5
 800ff64:	6921      	ldr	r1, [r4, #16]
 800ff66:	f7fc facf 	bl	800c508 <_free_r>
 800ff6a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ff6c:	2900      	cmp	r1, #0
 800ff6e:	d008      	beq.n	800ff82 <_fclose_r+0x8e>
 800ff70:	0023      	movs	r3, r4
 800ff72:	3340      	adds	r3, #64	; 0x40
 800ff74:	4299      	cmp	r1, r3
 800ff76:	d002      	beq.n	800ff7e <_fclose_r+0x8a>
 800ff78:	0028      	movs	r0, r5
 800ff7a:	f7fc fac5 	bl	800c508 <_free_r>
 800ff7e:	2300      	movs	r3, #0
 800ff80:	6323      	str	r3, [r4, #48]	; 0x30
 800ff82:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800ff84:	2900      	cmp	r1, #0
 800ff86:	d004      	beq.n	800ff92 <_fclose_r+0x9e>
 800ff88:	0028      	movs	r0, r5
 800ff8a:	f7fc fabd 	bl	800c508 <_free_r>
 800ff8e:	2300      	movs	r3, #0
 800ff90:	6463      	str	r3, [r4, #68]	; 0x44
 800ff92:	f7fc f803 	bl	800bf9c <__sfp_lock_acquire>
 800ff96:	2300      	movs	r3, #0
 800ff98:	81a3      	strh	r3, [r4, #12]
 800ff9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff9c:	07db      	lsls	r3, r3, #31
 800ff9e:	d402      	bmi.n	800ffa6 <_fclose_r+0xb2>
 800ffa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffa2:	f7fc fa2a 	bl	800c3fa <__retarget_lock_release_recursive>
 800ffa6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ffa8:	f7fc fa25 	bl	800c3f6 <__retarget_lock_close_recursive>
 800ffac:	f7fb fffe 	bl	800bfac <__sfp_lock_release>
 800ffb0:	e7a5      	b.n	800fefe <_fclose_r+0xa>
	...

0800ffb4 <__sflush_r>:
 800ffb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ffb6:	230c      	movs	r3, #12
 800ffb8:	5eca      	ldrsh	r2, [r1, r3]
 800ffba:	000c      	movs	r4, r1
 800ffbc:	0005      	movs	r5, r0
 800ffbe:	b291      	uxth	r1, r2
 800ffc0:	0713      	lsls	r3, r2, #28
 800ffc2:	d464      	bmi.n	801008e <__sflush_r+0xda>
 800ffc4:	2380      	movs	r3, #128	; 0x80
 800ffc6:	011b      	lsls	r3, r3, #4
 800ffc8:	4313      	orrs	r3, r2
 800ffca:	6862      	ldr	r2, [r4, #4]
 800ffcc:	81a3      	strh	r3, [r4, #12]
 800ffce:	2a00      	cmp	r2, #0
 800ffd0:	dc04      	bgt.n	800ffdc <__sflush_r+0x28>
 800ffd2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800ffd4:	2a00      	cmp	r2, #0
 800ffd6:	dc01      	bgt.n	800ffdc <__sflush_r+0x28>
 800ffd8:	2000      	movs	r0, #0
 800ffda:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ffdc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800ffde:	2f00      	cmp	r7, #0
 800ffe0:	d0fa      	beq.n	800ffd8 <__sflush_r+0x24>
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	2080      	movs	r0, #128	; 0x80
 800ffe6:	682e      	ldr	r6, [r5, #0]
 800ffe8:	602a      	str	r2, [r5, #0]
 800ffea:	001a      	movs	r2, r3
 800ffec:	0140      	lsls	r0, r0, #5
 800ffee:	69e1      	ldr	r1, [r4, #28]
 800fff0:	4002      	ands	r2, r0
 800fff2:	4203      	tst	r3, r0
 800fff4:	d038      	beq.n	8010068 <__sflush_r+0xb4>
 800fff6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800fff8:	89a3      	ldrh	r3, [r4, #12]
 800fffa:	075b      	lsls	r3, r3, #29
 800fffc:	d506      	bpl.n	801000c <__sflush_r+0x58>
 800fffe:	6863      	ldr	r3, [r4, #4]
 8010000:	1ac0      	subs	r0, r0, r3
 8010002:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8010004:	2b00      	cmp	r3, #0
 8010006:	d001      	beq.n	801000c <__sflush_r+0x58>
 8010008:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801000a:	1ac0      	subs	r0, r0, r3
 801000c:	0002      	movs	r2, r0
 801000e:	2300      	movs	r3, #0
 8010010:	0028      	movs	r0, r5
 8010012:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8010014:	69e1      	ldr	r1, [r4, #28]
 8010016:	47b8      	blx	r7
 8010018:	89a2      	ldrh	r2, [r4, #12]
 801001a:	1c43      	adds	r3, r0, #1
 801001c:	d106      	bne.n	801002c <__sflush_r+0x78>
 801001e:	6829      	ldr	r1, [r5, #0]
 8010020:	291d      	cmp	r1, #29
 8010022:	d830      	bhi.n	8010086 <__sflush_r+0xd2>
 8010024:	4b2c      	ldr	r3, [pc, #176]	; (80100d8 <__sflush_r+0x124>)
 8010026:	410b      	asrs	r3, r1
 8010028:	07db      	lsls	r3, r3, #31
 801002a:	d42c      	bmi.n	8010086 <__sflush_r+0xd2>
 801002c:	4b2b      	ldr	r3, [pc, #172]	; (80100dc <__sflush_r+0x128>)
 801002e:	4013      	ands	r3, r2
 8010030:	2200      	movs	r2, #0
 8010032:	6062      	str	r2, [r4, #4]
 8010034:	6922      	ldr	r2, [r4, #16]
 8010036:	b21b      	sxth	r3, r3
 8010038:	81a3      	strh	r3, [r4, #12]
 801003a:	6022      	str	r2, [r4, #0]
 801003c:	04db      	lsls	r3, r3, #19
 801003e:	d505      	bpl.n	801004c <__sflush_r+0x98>
 8010040:	1c43      	adds	r3, r0, #1
 8010042:	d102      	bne.n	801004a <__sflush_r+0x96>
 8010044:	682b      	ldr	r3, [r5, #0]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d100      	bne.n	801004c <__sflush_r+0x98>
 801004a:	6520      	str	r0, [r4, #80]	; 0x50
 801004c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801004e:	602e      	str	r6, [r5, #0]
 8010050:	2900      	cmp	r1, #0
 8010052:	d0c1      	beq.n	800ffd8 <__sflush_r+0x24>
 8010054:	0023      	movs	r3, r4
 8010056:	3340      	adds	r3, #64	; 0x40
 8010058:	4299      	cmp	r1, r3
 801005a:	d002      	beq.n	8010062 <__sflush_r+0xae>
 801005c:	0028      	movs	r0, r5
 801005e:	f7fc fa53 	bl	800c508 <_free_r>
 8010062:	2000      	movs	r0, #0
 8010064:	6320      	str	r0, [r4, #48]	; 0x30
 8010066:	e7b8      	b.n	800ffda <__sflush_r+0x26>
 8010068:	2301      	movs	r3, #1
 801006a:	0028      	movs	r0, r5
 801006c:	47b8      	blx	r7
 801006e:	1c43      	adds	r3, r0, #1
 8010070:	d1c2      	bne.n	800fff8 <__sflush_r+0x44>
 8010072:	682b      	ldr	r3, [r5, #0]
 8010074:	2b00      	cmp	r3, #0
 8010076:	d0bf      	beq.n	800fff8 <__sflush_r+0x44>
 8010078:	2b1d      	cmp	r3, #29
 801007a:	d001      	beq.n	8010080 <__sflush_r+0xcc>
 801007c:	2b16      	cmp	r3, #22
 801007e:	d101      	bne.n	8010084 <__sflush_r+0xd0>
 8010080:	602e      	str	r6, [r5, #0]
 8010082:	e7a9      	b.n	800ffd8 <__sflush_r+0x24>
 8010084:	89a2      	ldrh	r2, [r4, #12]
 8010086:	2340      	movs	r3, #64	; 0x40
 8010088:	4313      	orrs	r3, r2
 801008a:	81a3      	strh	r3, [r4, #12]
 801008c:	e7a5      	b.n	800ffda <__sflush_r+0x26>
 801008e:	6926      	ldr	r6, [r4, #16]
 8010090:	2e00      	cmp	r6, #0
 8010092:	d0a1      	beq.n	800ffd8 <__sflush_r+0x24>
 8010094:	6827      	ldr	r7, [r4, #0]
 8010096:	6026      	str	r6, [r4, #0]
 8010098:	1bbb      	subs	r3, r7, r6
 801009a:	9301      	str	r3, [sp, #4]
 801009c:	2300      	movs	r3, #0
 801009e:	0789      	lsls	r1, r1, #30
 80100a0:	d100      	bne.n	80100a4 <__sflush_r+0xf0>
 80100a2:	6963      	ldr	r3, [r4, #20]
 80100a4:	60a3      	str	r3, [r4, #8]
 80100a6:	9b01      	ldr	r3, [sp, #4]
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	dc00      	bgt.n	80100ae <__sflush_r+0xfa>
 80100ac:	e794      	b.n	800ffd8 <__sflush_r+0x24>
 80100ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80100b0:	0032      	movs	r2, r6
 80100b2:	001f      	movs	r7, r3
 80100b4:	0028      	movs	r0, r5
 80100b6:	9b01      	ldr	r3, [sp, #4]
 80100b8:	69e1      	ldr	r1, [r4, #28]
 80100ba:	47b8      	blx	r7
 80100bc:	2800      	cmp	r0, #0
 80100be:	dc06      	bgt.n	80100ce <__sflush_r+0x11a>
 80100c0:	2340      	movs	r3, #64	; 0x40
 80100c2:	2001      	movs	r0, #1
 80100c4:	89a2      	ldrh	r2, [r4, #12]
 80100c6:	4240      	negs	r0, r0
 80100c8:	4313      	orrs	r3, r2
 80100ca:	81a3      	strh	r3, [r4, #12]
 80100cc:	e785      	b.n	800ffda <__sflush_r+0x26>
 80100ce:	9b01      	ldr	r3, [sp, #4]
 80100d0:	1836      	adds	r6, r6, r0
 80100d2:	1a1b      	subs	r3, r3, r0
 80100d4:	9301      	str	r3, [sp, #4]
 80100d6:	e7e6      	b.n	80100a6 <__sflush_r+0xf2>
 80100d8:	dfbffffe 	.word	0xdfbffffe
 80100dc:	fffff7ff 	.word	0xfffff7ff

080100e0 <_fflush_r>:
 80100e0:	b570      	push	{r4, r5, r6, lr}
 80100e2:	0005      	movs	r5, r0
 80100e4:	000c      	movs	r4, r1
 80100e6:	2800      	cmp	r0, #0
 80100e8:	d004      	beq.n	80100f4 <_fflush_r+0x14>
 80100ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	d101      	bne.n	80100f4 <_fflush_r+0x14>
 80100f0:	f7fb ff64 	bl	800bfbc <__sinit>
 80100f4:	220c      	movs	r2, #12
 80100f6:	5ea3      	ldrsh	r3, [r4, r2]
 80100f8:	1e1e      	subs	r6, r3, #0
 80100fa:	d015      	beq.n	8010128 <_fflush_r+0x48>
 80100fc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80100fe:	07d2      	lsls	r2, r2, #31
 8010100:	d404      	bmi.n	801010c <_fflush_r+0x2c>
 8010102:	059b      	lsls	r3, r3, #22
 8010104:	d402      	bmi.n	801010c <_fflush_r+0x2c>
 8010106:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010108:	f7fc f976 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 801010c:	0021      	movs	r1, r4
 801010e:	0028      	movs	r0, r5
 8010110:	f7ff ff50 	bl	800ffb4 <__sflush_r>
 8010114:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010116:	0006      	movs	r6, r0
 8010118:	07db      	lsls	r3, r3, #31
 801011a:	d405      	bmi.n	8010128 <_fflush_r+0x48>
 801011c:	89a3      	ldrh	r3, [r4, #12]
 801011e:	059b      	lsls	r3, r3, #22
 8010120:	d402      	bmi.n	8010128 <_fflush_r+0x48>
 8010122:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010124:	f7fc f969 	bl	800c3fa <__retarget_lock_release_recursive>
 8010128:	0030      	movs	r0, r6
 801012a:	bd70      	pop	{r4, r5, r6, pc}

0801012c <__sccl>:
 801012c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801012e:	780b      	ldrb	r3, [r1, #0]
 8010130:	0004      	movs	r4, r0
 8010132:	2b5e      	cmp	r3, #94	; 0x5e
 8010134:	d019      	beq.n	801016a <__sccl+0x3e>
 8010136:	2200      	movs	r2, #0
 8010138:	1c4d      	adds	r5, r1, #1
 801013a:	0021      	movs	r1, r4
 801013c:	1c60      	adds	r0, r4, #1
 801013e:	30ff      	adds	r0, #255	; 0xff
 8010140:	700a      	strb	r2, [r1, #0]
 8010142:	3101      	adds	r1, #1
 8010144:	4281      	cmp	r1, r0
 8010146:	d1fb      	bne.n	8010140 <__sccl+0x14>
 8010148:	1e68      	subs	r0, r5, #1
 801014a:	2b00      	cmp	r3, #0
 801014c:	d00c      	beq.n	8010168 <__sccl+0x3c>
 801014e:	2101      	movs	r1, #1
 8010150:	262d      	movs	r6, #45	; 0x2d
 8010152:	404a      	eors	r2, r1
 8010154:	0028      	movs	r0, r5
 8010156:	54e2      	strb	r2, [r4, r3]
 8010158:	7801      	ldrb	r1, [r0, #0]
 801015a:	1c45      	adds	r5, r0, #1
 801015c:	292d      	cmp	r1, #45	; 0x2d
 801015e:	d00c      	beq.n	801017a <__sccl+0x4e>
 8010160:	295d      	cmp	r1, #93	; 0x5d
 8010162:	d01d      	beq.n	80101a0 <__sccl+0x74>
 8010164:	2900      	cmp	r1, #0
 8010166:	d104      	bne.n	8010172 <__sccl+0x46>
 8010168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801016a:	2201      	movs	r2, #1
 801016c:	784b      	ldrb	r3, [r1, #1]
 801016e:	1c8d      	adds	r5, r1, #2
 8010170:	e7e3      	b.n	801013a <__sccl+0xe>
 8010172:	000b      	movs	r3, r1
 8010174:	e7ee      	b.n	8010154 <__sccl+0x28>
 8010176:	0033      	movs	r3, r6
 8010178:	e7ec      	b.n	8010154 <__sccl+0x28>
 801017a:	7841      	ldrb	r1, [r0, #1]
 801017c:	295d      	cmp	r1, #93	; 0x5d
 801017e:	d0fa      	beq.n	8010176 <__sccl+0x4a>
 8010180:	428b      	cmp	r3, r1
 8010182:	dcf8      	bgt.n	8010176 <__sccl+0x4a>
 8010184:	001d      	movs	r5, r3
 8010186:	3002      	adds	r0, #2
 8010188:	3501      	adds	r5, #1
 801018a:	5562      	strb	r2, [r4, r5]
 801018c:	42a9      	cmp	r1, r5
 801018e:	dcfb      	bgt.n	8010188 <__sccl+0x5c>
 8010190:	2500      	movs	r5, #0
 8010192:	1c5f      	adds	r7, r3, #1
 8010194:	428b      	cmp	r3, r1
 8010196:	da01      	bge.n	801019c <__sccl+0x70>
 8010198:	1acd      	subs	r5, r1, r3
 801019a:	3d01      	subs	r5, #1
 801019c:	197b      	adds	r3, r7, r5
 801019e:	e7db      	b.n	8010158 <__sccl+0x2c>
 80101a0:	0028      	movs	r0, r5
 80101a2:	e7e1      	b.n	8010168 <__sccl+0x3c>

080101a4 <_localeconv_r>:
 80101a4:	4800      	ldr	r0, [pc, #0]	; (80101a8 <_localeconv_r+0x4>)
 80101a6:	4770      	bx	lr
 80101a8:	20000534 	.word	0x20000534

080101ac <__libc_fini_array>:
 80101ac:	b570      	push	{r4, r5, r6, lr}
 80101ae:	4c07      	ldr	r4, [pc, #28]	; (80101cc <__libc_fini_array+0x20>)
 80101b0:	4d07      	ldr	r5, [pc, #28]	; (80101d0 <__libc_fini_array+0x24>)
 80101b2:	1b64      	subs	r4, r4, r5
 80101b4:	10a4      	asrs	r4, r4, #2
 80101b6:	2c00      	cmp	r4, #0
 80101b8:	d102      	bne.n	80101c0 <__libc_fini_array+0x14>
 80101ba:	f002 fd47 	bl	8012c4c <_fini>
 80101be:	bd70      	pop	{r4, r5, r6, pc}
 80101c0:	3c01      	subs	r4, #1
 80101c2:	00a3      	lsls	r3, r4, #2
 80101c4:	58eb      	ldr	r3, [r5, r3]
 80101c6:	4798      	blx	r3
 80101c8:	e7f5      	b.n	80101b6 <__libc_fini_array+0xa>
 80101ca:	46c0      	nop			; (mov r8, r8)
 80101cc:	08014d20 	.word	0x08014d20
 80101d0:	08014d1c 	.word	0x08014d1c

080101d4 <memchr>:
 80101d4:	b2c9      	uxtb	r1, r1
 80101d6:	1882      	adds	r2, r0, r2
 80101d8:	4290      	cmp	r0, r2
 80101da:	d101      	bne.n	80101e0 <memchr+0xc>
 80101dc:	2000      	movs	r0, #0
 80101de:	4770      	bx	lr
 80101e0:	7803      	ldrb	r3, [r0, #0]
 80101e2:	428b      	cmp	r3, r1
 80101e4:	d0fb      	beq.n	80101de <memchr+0xa>
 80101e6:	3001      	adds	r0, #1
 80101e8:	e7f6      	b.n	80101d8 <memchr+0x4>
	...

080101ec <frexp>:
 80101ec:	b570      	push	{r4, r5, r6, lr}
 80101ee:	0014      	movs	r4, r2
 80101f0:	2500      	movs	r5, #0
 80101f2:	6025      	str	r5, [r4, #0]
 80101f4:	4d10      	ldr	r5, [pc, #64]	; (8010238 <frexp+0x4c>)
 80101f6:	004b      	lsls	r3, r1, #1
 80101f8:	000a      	movs	r2, r1
 80101fa:	085b      	lsrs	r3, r3, #1
 80101fc:	42ab      	cmp	r3, r5
 80101fe:	dc1a      	bgt.n	8010236 <frexp+0x4a>
 8010200:	001d      	movs	r5, r3
 8010202:	4305      	orrs	r5, r0
 8010204:	d017      	beq.n	8010236 <frexp+0x4a>
 8010206:	4d0d      	ldr	r5, [pc, #52]	; (801023c <frexp+0x50>)
 8010208:	4229      	tst	r1, r5
 801020a:	d109      	bne.n	8010220 <frexp+0x34>
 801020c:	2200      	movs	r2, #0
 801020e:	4b0c      	ldr	r3, [pc, #48]	; (8010240 <frexp+0x54>)
 8010210:	f7f1 fa2c 	bl	800166c <__aeabi_dmul>
 8010214:	2536      	movs	r5, #54	; 0x36
 8010216:	000a      	movs	r2, r1
 8010218:	004b      	lsls	r3, r1, #1
 801021a:	426d      	negs	r5, r5
 801021c:	085b      	lsrs	r3, r3, #1
 801021e:	6025      	str	r5, [r4, #0]
 8010220:	4d08      	ldr	r5, [pc, #32]	; (8010244 <frexp+0x58>)
 8010222:	151b      	asrs	r3, r3, #20
 8010224:	195b      	adds	r3, r3, r5
 8010226:	6825      	ldr	r5, [r4, #0]
 8010228:	18eb      	adds	r3, r5, r3
 801022a:	6023      	str	r3, [r4, #0]
 801022c:	4b06      	ldr	r3, [pc, #24]	; (8010248 <frexp+0x5c>)
 801022e:	401a      	ands	r2, r3
 8010230:	4b06      	ldr	r3, [pc, #24]	; (801024c <frexp+0x60>)
 8010232:	4313      	orrs	r3, r2
 8010234:	0019      	movs	r1, r3
 8010236:	bd70      	pop	{r4, r5, r6, pc}
 8010238:	7fefffff 	.word	0x7fefffff
 801023c:	7ff00000 	.word	0x7ff00000
 8010240:	43500000 	.word	0x43500000
 8010244:	fffffc02 	.word	0xfffffc02
 8010248:	800fffff 	.word	0x800fffff
 801024c:	3fe00000 	.word	0x3fe00000

08010250 <__register_exitproc>:
 8010250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010252:	4f1c      	ldr	r7, [pc, #112]	; (80102c4 <__register_exitproc+0x74>)
 8010254:	0004      	movs	r4, r0
 8010256:	6838      	ldr	r0, [r7, #0]
 8010258:	0016      	movs	r6, r2
 801025a:	9301      	str	r3, [sp, #4]
 801025c:	9100      	str	r1, [sp, #0]
 801025e:	f7fc f8cb 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 8010262:	4a19      	ldr	r2, [pc, #100]	; (80102c8 <__register_exitproc+0x78>)
 8010264:	6813      	ldr	r3, [r2, #0]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d101      	bne.n	801026e <__register_exitproc+0x1e>
 801026a:	4b18      	ldr	r3, [pc, #96]	; (80102cc <__register_exitproc+0x7c>)
 801026c:	6013      	str	r3, [r2, #0]
 801026e:	685a      	ldr	r2, [r3, #4]
 8010270:	6838      	ldr	r0, [r7, #0]
 8010272:	2a1f      	cmp	r2, #31
 8010274:	dd04      	ble.n	8010280 <__register_exitproc+0x30>
 8010276:	f7fc f8c0 	bl	800c3fa <__retarget_lock_release_recursive>
 801027a:	2001      	movs	r0, #1
 801027c:	4240      	negs	r0, r0
 801027e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010280:	2c00      	cmp	r4, #0
 8010282:	d014      	beq.n	80102ae <__register_exitproc+0x5e>
 8010284:	0091      	lsls	r1, r2, #2
 8010286:	1859      	adds	r1, r3, r1
 8010288:	000f      	movs	r7, r1
 801028a:	3788      	adds	r7, #136	; 0x88
 801028c:	603e      	str	r6, [r7, #0]
 801028e:	2701      	movs	r7, #1
 8010290:	001e      	movs	r6, r3
 8010292:	4097      	lsls	r7, r2
 8010294:	3685      	adds	r6, #133	; 0x85
 8010296:	36ff      	adds	r6, #255	; 0xff
 8010298:	6875      	ldr	r5, [r6, #4]
 801029a:	31fc      	adds	r1, #252	; 0xfc
 801029c:	433d      	orrs	r5, r7
 801029e:	6075      	str	r5, [r6, #4]
 80102a0:	9d01      	ldr	r5, [sp, #4]
 80102a2:	60cd      	str	r5, [r1, #12]
 80102a4:	2c02      	cmp	r4, #2
 80102a6:	d102      	bne.n	80102ae <__register_exitproc+0x5e>
 80102a8:	68b1      	ldr	r1, [r6, #8]
 80102aa:	4339      	orrs	r1, r7
 80102ac:	60b1      	str	r1, [r6, #8]
 80102ae:	1c51      	adds	r1, r2, #1
 80102b0:	6059      	str	r1, [r3, #4]
 80102b2:	3202      	adds	r2, #2
 80102b4:	9900      	ldr	r1, [sp, #0]
 80102b6:	0092      	lsls	r2, r2, #2
 80102b8:	50d1      	str	r1, [r2, r3]
 80102ba:	f7fc f89e 	bl	800c3fa <__retarget_lock_release_recursive>
 80102be:	2000      	movs	r0, #0
 80102c0:	e7dd      	b.n	801027e <__register_exitproc+0x2e>
 80102c2:	46c0      	nop			; (mov r8, r8)
 80102c4:	200006d4 	.word	0x200006d4
 80102c8:	20000db0 	.word	0x20000db0
 80102cc:	20000db4 	.word	0x20000db4

080102d0 <__assert_func>:
 80102d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80102d2:	0014      	movs	r4, r2
 80102d4:	001a      	movs	r2, r3
 80102d6:	4b09      	ldr	r3, [pc, #36]	; (80102fc <__assert_func+0x2c>)
 80102d8:	0005      	movs	r5, r0
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	000e      	movs	r6, r1
 80102de:	68d8      	ldr	r0, [r3, #12]
 80102e0:	4b07      	ldr	r3, [pc, #28]	; (8010300 <__assert_func+0x30>)
 80102e2:	2c00      	cmp	r4, #0
 80102e4:	d101      	bne.n	80102ea <__assert_func+0x1a>
 80102e6:	4b07      	ldr	r3, [pc, #28]	; (8010304 <__assert_func+0x34>)
 80102e8:	001c      	movs	r4, r3
 80102ea:	4907      	ldr	r1, [pc, #28]	; (8010308 <__assert_func+0x38>)
 80102ec:	9301      	str	r3, [sp, #4]
 80102ee:	9402      	str	r4, [sp, #8]
 80102f0:	002b      	movs	r3, r5
 80102f2:	9600      	str	r6, [sp, #0]
 80102f4:	f001 fa20 	bl	8011738 <fiprintf>
 80102f8:	f002 fb08 	bl	801290c <abort>
 80102fc:	200006d0 	.word	0x200006d0
 8010300:	08014c48 	.word	0x08014c48
 8010304:	08014c83 	.word	0x08014c83
 8010308:	08014c55 	.word	0x08014c55

0801030c <_calloc_r>:
 801030c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801030e:	2400      	movs	r4, #0
 8010310:	0c0b      	lsrs	r3, r1, #16
 8010312:	0c16      	lsrs	r6, r2, #16
 8010314:	42a3      	cmp	r3, r4
 8010316:	d133      	bne.n	8010380 <_calloc_r+0x74>
 8010318:	42a6      	cmp	r6, r4
 801031a:	d121      	bne.n	8010360 <_calloc_r+0x54>
 801031c:	b28b      	uxth	r3, r1
 801031e:	b291      	uxth	r1, r2
 8010320:	4359      	muls	r1, r3
 8010322:	f7fa fc37 	bl	800ab94 <_malloc_r>
 8010326:	1e05      	subs	r5, r0, #0
 8010328:	d033      	beq.n	8010392 <_calloc_r+0x86>
 801032a:	0003      	movs	r3, r0
 801032c:	3b08      	subs	r3, #8
 801032e:	685a      	ldr	r2, [r3, #4]
 8010330:	2303      	movs	r3, #3
 8010332:	439a      	bics	r2, r3
 8010334:	3a04      	subs	r2, #4
 8010336:	2a24      	cmp	r2, #36	; 0x24
 8010338:	d832      	bhi.n	80103a0 <_calloc_r+0x94>
 801033a:	0003      	movs	r3, r0
 801033c:	2a13      	cmp	r2, #19
 801033e:	d90a      	bls.n	8010356 <_calloc_r+0x4a>
 8010340:	6004      	str	r4, [r0, #0]
 8010342:	6044      	str	r4, [r0, #4]
 8010344:	3308      	adds	r3, #8
 8010346:	2a1b      	cmp	r2, #27
 8010348:	d905      	bls.n	8010356 <_calloc_r+0x4a>
 801034a:	6084      	str	r4, [r0, #8]
 801034c:	60c4      	str	r4, [r0, #12]
 801034e:	2a24      	cmp	r2, #36	; 0x24
 8010350:	d021      	beq.n	8010396 <_calloc_r+0x8a>
 8010352:	0003      	movs	r3, r0
 8010354:	3310      	adds	r3, #16
 8010356:	2200      	movs	r2, #0
 8010358:	601a      	str	r2, [r3, #0]
 801035a:	605a      	str	r2, [r3, #4]
 801035c:	609a      	str	r2, [r3, #8]
 801035e:	e018      	b.n	8010392 <_calloc_r+0x86>
 8010360:	1c33      	adds	r3, r6, #0
 8010362:	1c0d      	adds	r5, r1, #0
 8010364:	b289      	uxth	r1, r1
 8010366:	b292      	uxth	r2, r2
 8010368:	434a      	muls	r2, r1
 801036a:	b2ad      	uxth	r5, r5
 801036c:	b299      	uxth	r1, r3
 801036e:	4369      	muls	r1, r5
 8010370:	0c13      	lsrs	r3, r2, #16
 8010372:	18c9      	adds	r1, r1, r3
 8010374:	0c0b      	lsrs	r3, r1, #16
 8010376:	d107      	bne.n	8010388 <_calloc_r+0x7c>
 8010378:	0409      	lsls	r1, r1, #16
 801037a:	b292      	uxth	r2, r2
 801037c:	4311      	orrs	r1, r2
 801037e:	e7d0      	b.n	8010322 <_calloc_r+0x16>
 8010380:	2e00      	cmp	r6, #0
 8010382:	d101      	bne.n	8010388 <_calloc_r+0x7c>
 8010384:	1c15      	adds	r5, r2, #0
 8010386:	e7ed      	b.n	8010364 <_calloc_r+0x58>
 8010388:	f7fc f80a 	bl	800c3a0 <__errno>
 801038c:	230c      	movs	r3, #12
 801038e:	2500      	movs	r5, #0
 8010390:	6003      	str	r3, [r0, #0]
 8010392:	0028      	movs	r0, r5
 8010394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010396:	0003      	movs	r3, r0
 8010398:	6104      	str	r4, [r0, #16]
 801039a:	3318      	adds	r3, #24
 801039c:	6144      	str	r4, [r0, #20]
 801039e:	e7da      	b.n	8010356 <_calloc_r+0x4a>
 80103a0:	2100      	movs	r1, #0
 80103a2:	f7fb ff09 	bl	800c1b8 <memset>
 80103a6:	e7f4      	b.n	8010392 <_calloc_r+0x86>

080103a8 <quorem>:
 80103a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103aa:	6902      	ldr	r2, [r0, #16]
 80103ac:	690b      	ldr	r3, [r1, #16]
 80103ae:	b089      	sub	sp, #36	; 0x24
 80103b0:	0007      	movs	r7, r0
 80103b2:	9104      	str	r1, [sp, #16]
 80103b4:	2000      	movs	r0, #0
 80103b6:	429a      	cmp	r2, r3
 80103b8:	db69      	blt.n	801048e <quorem+0xe6>
 80103ba:	3b01      	subs	r3, #1
 80103bc:	009c      	lsls	r4, r3, #2
 80103be:	9301      	str	r3, [sp, #4]
 80103c0:	000b      	movs	r3, r1
 80103c2:	3314      	adds	r3, #20
 80103c4:	9306      	str	r3, [sp, #24]
 80103c6:	191b      	adds	r3, r3, r4
 80103c8:	9305      	str	r3, [sp, #20]
 80103ca:	003b      	movs	r3, r7
 80103cc:	3314      	adds	r3, #20
 80103ce:	9303      	str	r3, [sp, #12]
 80103d0:	191c      	adds	r4, r3, r4
 80103d2:	9b05      	ldr	r3, [sp, #20]
 80103d4:	6826      	ldr	r6, [r4, #0]
 80103d6:	681d      	ldr	r5, [r3, #0]
 80103d8:	0030      	movs	r0, r6
 80103da:	3501      	adds	r5, #1
 80103dc:	0029      	movs	r1, r5
 80103de:	f7ef fead 	bl	800013c <__udivsi3>
 80103e2:	9002      	str	r0, [sp, #8]
 80103e4:	42ae      	cmp	r6, r5
 80103e6:	d329      	bcc.n	801043c <quorem+0x94>
 80103e8:	9b06      	ldr	r3, [sp, #24]
 80103ea:	2600      	movs	r6, #0
 80103ec:	469c      	mov	ip, r3
 80103ee:	9d03      	ldr	r5, [sp, #12]
 80103f0:	9606      	str	r6, [sp, #24]
 80103f2:	4662      	mov	r2, ip
 80103f4:	ca08      	ldmia	r2!, {r3}
 80103f6:	6828      	ldr	r0, [r5, #0]
 80103f8:	4694      	mov	ip, r2
 80103fa:	9a02      	ldr	r2, [sp, #8]
 80103fc:	b299      	uxth	r1, r3
 80103fe:	4351      	muls	r1, r2
 8010400:	0c1b      	lsrs	r3, r3, #16
 8010402:	4353      	muls	r3, r2
 8010404:	1989      	adds	r1, r1, r6
 8010406:	0c0a      	lsrs	r2, r1, #16
 8010408:	189b      	adds	r3, r3, r2
 801040a:	9307      	str	r3, [sp, #28]
 801040c:	0c1e      	lsrs	r6, r3, #16
 801040e:	9b06      	ldr	r3, [sp, #24]
 8010410:	b282      	uxth	r2, r0
 8010412:	18d2      	adds	r2, r2, r3
 8010414:	466b      	mov	r3, sp
 8010416:	b289      	uxth	r1, r1
 8010418:	8b9b      	ldrh	r3, [r3, #28]
 801041a:	1a52      	subs	r2, r2, r1
 801041c:	0c01      	lsrs	r1, r0, #16
 801041e:	1ac9      	subs	r1, r1, r3
 8010420:	1413      	asrs	r3, r2, #16
 8010422:	18cb      	adds	r3, r1, r3
 8010424:	1419      	asrs	r1, r3, #16
 8010426:	b292      	uxth	r2, r2
 8010428:	041b      	lsls	r3, r3, #16
 801042a:	4313      	orrs	r3, r2
 801042c:	c508      	stmia	r5!, {r3}
 801042e:	9b05      	ldr	r3, [sp, #20]
 8010430:	9106      	str	r1, [sp, #24]
 8010432:	4563      	cmp	r3, ip
 8010434:	d2dd      	bcs.n	80103f2 <quorem+0x4a>
 8010436:	6823      	ldr	r3, [r4, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d030      	beq.n	801049e <quorem+0xf6>
 801043c:	0038      	movs	r0, r7
 801043e:	9904      	ldr	r1, [sp, #16]
 8010440:	f7fc ff04 	bl	800d24c <__mcmp>
 8010444:	2800      	cmp	r0, #0
 8010446:	db21      	blt.n	801048c <quorem+0xe4>
 8010448:	0038      	movs	r0, r7
 801044a:	2600      	movs	r6, #0
 801044c:	9b02      	ldr	r3, [sp, #8]
 801044e:	9c04      	ldr	r4, [sp, #16]
 8010450:	3301      	adds	r3, #1
 8010452:	9302      	str	r3, [sp, #8]
 8010454:	3014      	adds	r0, #20
 8010456:	3414      	adds	r4, #20
 8010458:	6803      	ldr	r3, [r0, #0]
 801045a:	cc02      	ldmia	r4!, {r1}
 801045c:	b29d      	uxth	r5, r3
 801045e:	19ad      	adds	r5, r5, r6
 8010460:	b28a      	uxth	r2, r1
 8010462:	1aaa      	subs	r2, r5, r2
 8010464:	0c09      	lsrs	r1, r1, #16
 8010466:	0c1b      	lsrs	r3, r3, #16
 8010468:	1a5b      	subs	r3, r3, r1
 801046a:	1411      	asrs	r1, r2, #16
 801046c:	185b      	adds	r3, r3, r1
 801046e:	141e      	asrs	r6, r3, #16
 8010470:	b292      	uxth	r2, r2
 8010472:	041b      	lsls	r3, r3, #16
 8010474:	4313      	orrs	r3, r2
 8010476:	c008      	stmia	r0!, {r3}
 8010478:	9b05      	ldr	r3, [sp, #20]
 801047a:	42a3      	cmp	r3, r4
 801047c:	d2ec      	bcs.n	8010458 <quorem+0xb0>
 801047e:	9b01      	ldr	r3, [sp, #4]
 8010480:	9a03      	ldr	r2, [sp, #12]
 8010482:	009b      	lsls	r3, r3, #2
 8010484:	18d3      	adds	r3, r2, r3
 8010486:	681a      	ldr	r2, [r3, #0]
 8010488:	2a00      	cmp	r2, #0
 801048a:	d015      	beq.n	80104b8 <quorem+0x110>
 801048c:	9802      	ldr	r0, [sp, #8]
 801048e:	b009      	add	sp, #36	; 0x24
 8010490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010492:	6823      	ldr	r3, [r4, #0]
 8010494:	2b00      	cmp	r3, #0
 8010496:	d106      	bne.n	80104a6 <quorem+0xfe>
 8010498:	9b01      	ldr	r3, [sp, #4]
 801049a:	3b01      	subs	r3, #1
 801049c:	9301      	str	r3, [sp, #4]
 801049e:	9b03      	ldr	r3, [sp, #12]
 80104a0:	3c04      	subs	r4, #4
 80104a2:	42a3      	cmp	r3, r4
 80104a4:	d3f5      	bcc.n	8010492 <quorem+0xea>
 80104a6:	9b01      	ldr	r3, [sp, #4]
 80104a8:	613b      	str	r3, [r7, #16]
 80104aa:	e7c7      	b.n	801043c <quorem+0x94>
 80104ac:	681a      	ldr	r2, [r3, #0]
 80104ae:	2a00      	cmp	r2, #0
 80104b0:	d106      	bne.n	80104c0 <quorem+0x118>
 80104b2:	9a01      	ldr	r2, [sp, #4]
 80104b4:	3a01      	subs	r2, #1
 80104b6:	9201      	str	r2, [sp, #4]
 80104b8:	9a03      	ldr	r2, [sp, #12]
 80104ba:	3b04      	subs	r3, #4
 80104bc:	429a      	cmp	r2, r3
 80104be:	d3f5      	bcc.n	80104ac <quorem+0x104>
 80104c0:	9b01      	ldr	r3, [sp, #4]
 80104c2:	613b      	str	r3, [r7, #16]
 80104c4:	e7e2      	b.n	801048c <quorem+0xe4>
	...

080104c8 <_dtoa_r>:
 80104c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80104ca:	0014      	movs	r4, r2
 80104cc:	001d      	movs	r5, r3
 80104ce:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80104d0:	b09d      	sub	sp, #116	; 0x74
 80104d2:	9408      	str	r4, [sp, #32]
 80104d4:	9509      	str	r5, [sp, #36]	; 0x24
 80104d6:	9e25      	ldr	r6, [sp, #148]	; 0x94
 80104d8:	9004      	str	r0, [sp, #16]
 80104da:	2900      	cmp	r1, #0
 80104dc:	d009      	beq.n	80104f2 <_dtoa_r+0x2a>
 80104de:	2301      	movs	r3, #1
 80104e0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80104e2:	4093      	lsls	r3, r2
 80104e4:	604a      	str	r2, [r1, #4]
 80104e6:	608b      	str	r3, [r1, #8]
 80104e8:	f7fc fc56 	bl	800cd98 <_Bfree>
 80104ec:	2300      	movs	r3, #0
 80104ee:	9a04      	ldr	r2, [sp, #16]
 80104f0:	6393      	str	r3, [r2, #56]	; 0x38
 80104f2:	2d00      	cmp	r5, #0
 80104f4:	da1e      	bge.n	8010534 <_dtoa_r+0x6c>
 80104f6:	2301      	movs	r3, #1
 80104f8:	6033      	str	r3, [r6, #0]
 80104fa:	006b      	lsls	r3, r5, #1
 80104fc:	085b      	lsrs	r3, r3, #1
 80104fe:	9309      	str	r3, [sp, #36]	; 0x24
 8010500:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010502:	4bb5      	ldr	r3, [pc, #724]	; (80107d8 <_dtoa_r+0x310>)
 8010504:	4ab4      	ldr	r2, [pc, #720]	; (80107d8 <_dtoa_r+0x310>)
 8010506:	403b      	ands	r3, r7
 8010508:	4293      	cmp	r3, r2
 801050a:	d116      	bne.n	801053a <_dtoa_r+0x72>
 801050c:	4bb3      	ldr	r3, [pc, #716]	; (80107dc <_dtoa_r+0x314>)
 801050e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010510:	6013      	str	r3, [r2, #0]
 8010512:	033b      	lsls	r3, r7, #12
 8010514:	0b1b      	lsrs	r3, r3, #12
 8010516:	4323      	orrs	r3, r4
 8010518:	d101      	bne.n	801051e <_dtoa_r+0x56>
 801051a:	f000 fdb2 	bl	8011082 <_dtoa_r+0xbba>
 801051e:	4bb0      	ldr	r3, [pc, #704]	; (80107e0 <_dtoa_r+0x318>)
 8010520:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010522:	9306      	str	r3, [sp, #24]
 8010524:	2a00      	cmp	r2, #0
 8010526:	d002      	beq.n	801052e <_dtoa_r+0x66>
 8010528:	4bae      	ldr	r3, [pc, #696]	; (80107e4 <_dtoa_r+0x31c>)
 801052a:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801052c:	6013      	str	r3, [r2, #0]
 801052e:	9806      	ldr	r0, [sp, #24]
 8010530:	b01d      	add	sp, #116	; 0x74
 8010532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010534:	2300      	movs	r3, #0
 8010536:	6033      	str	r3, [r6, #0]
 8010538:	e7e2      	b.n	8010500 <_dtoa_r+0x38>
 801053a:	9a08      	ldr	r2, [sp, #32]
 801053c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801053e:	9210      	str	r2, [sp, #64]	; 0x40
 8010540:	9311      	str	r3, [sp, #68]	; 0x44
 8010542:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010544:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010546:	2200      	movs	r2, #0
 8010548:	2300      	movs	r3, #0
 801054a:	f7ef ff7d 	bl	8000448 <__aeabi_dcmpeq>
 801054e:	1e06      	subs	r6, r0, #0
 8010550:	d009      	beq.n	8010566 <_dtoa_r+0x9e>
 8010552:	2301      	movs	r3, #1
 8010554:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010556:	6013      	str	r3, [r2, #0]
 8010558:	4ba3      	ldr	r3, [pc, #652]	; (80107e8 <_dtoa_r+0x320>)
 801055a:	9306      	str	r3, [sp, #24]
 801055c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801055e:	2b00      	cmp	r3, #0
 8010560:	d0e5      	beq.n	801052e <_dtoa_r+0x66>
 8010562:	4ba2      	ldr	r3, [pc, #648]	; (80107ec <_dtoa_r+0x324>)
 8010564:	e7e1      	b.n	801052a <_dtoa_r+0x62>
 8010566:	ab1a      	add	r3, sp, #104	; 0x68
 8010568:	9301      	str	r3, [sp, #4]
 801056a:	ab1b      	add	r3, sp, #108	; 0x6c
 801056c:	9300      	str	r3, [sp, #0]
 801056e:	9804      	ldr	r0, [sp, #16]
 8010570:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010572:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010574:	f7fc ff86 	bl	800d484 <__d2b>
 8010578:	007a      	lsls	r2, r7, #1
 801057a:	9005      	str	r0, [sp, #20]
 801057c:	0d52      	lsrs	r2, r2, #21
 801057e:	d100      	bne.n	8010582 <_dtoa_r+0xba>
 8010580:	e07b      	b.n	801067a <_dtoa_r+0x1b2>
 8010582:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010584:	9617      	str	r6, [sp, #92]	; 0x5c
 8010586:	0319      	lsls	r1, r3, #12
 8010588:	4b99      	ldr	r3, [pc, #612]	; (80107f0 <_dtoa_r+0x328>)
 801058a:	0b09      	lsrs	r1, r1, #12
 801058c:	430b      	orrs	r3, r1
 801058e:	4999      	ldr	r1, [pc, #612]	; (80107f4 <_dtoa_r+0x32c>)
 8010590:	1857      	adds	r7, r2, r1
 8010592:	9810      	ldr	r0, [sp, #64]	; 0x40
 8010594:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010596:	0019      	movs	r1, r3
 8010598:	2200      	movs	r2, #0
 801059a:	4b97      	ldr	r3, [pc, #604]	; (80107f8 <_dtoa_r+0x330>)
 801059c:	f7f1 fb28 	bl	8001bf0 <__aeabi_dsub>
 80105a0:	4a96      	ldr	r2, [pc, #600]	; (80107fc <_dtoa_r+0x334>)
 80105a2:	4b97      	ldr	r3, [pc, #604]	; (8010800 <_dtoa_r+0x338>)
 80105a4:	f7f1 f862 	bl	800166c <__aeabi_dmul>
 80105a8:	4a96      	ldr	r2, [pc, #600]	; (8010804 <_dtoa_r+0x33c>)
 80105aa:	4b97      	ldr	r3, [pc, #604]	; (8010808 <_dtoa_r+0x340>)
 80105ac:	f7f0 f904 	bl	80007b8 <__aeabi_dadd>
 80105b0:	0004      	movs	r4, r0
 80105b2:	0038      	movs	r0, r7
 80105b4:	000d      	movs	r5, r1
 80105b6:	f7f1 fef1 	bl	800239c <__aeabi_i2d>
 80105ba:	4a94      	ldr	r2, [pc, #592]	; (801080c <_dtoa_r+0x344>)
 80105bc:	4b94      	ldr	r3, [pc, #592]	; (8010810 <_dtoa_r+0x348>)
 80105be:	f7f1 f855 	bl	800166c <__aeabi_dmul>
 80105c2:	0002      	movs	r2, r0
 80105c4:	000b      	movs	r3, r1
 80105c6:	0020      	movs	r0, r4
 80105c8:	0029      	movs	r1, r5
 80105ca:	f7f0 f8f5 	bl	80007b8 <__aeabi_dadd>
 80105ce:	0004      	movs	r4, r0
 80105d0:	000d      	movs	r5, r1
 80105d2:	f7f1 fead 	bl	8002330 <__aeabi_d2iz>
 80105d6:	2200      	movs	r2, #0
 80105d8:	9003      	str	r0, [sp, #12]
 80105da:	2300      	movs	r3, #0
 80105dc:	0020      	movs	r0, r4
 80105de:	0029      	movs	r1, r5
 80105e0:	f7ef ff38 	bl	8000454 <__aeabi_dcmplt>
 80105e4:	2800      	cmp	r0, #0
 80105e6:	d00b      	beq.n	8010600 <_dtoa_r+0x138>
 80105e8:	9803      	ldr	r0, [sp, #12]
 80105ea:	f7f1 fed7 	bl	800239c <__aeabi_i2d>
 80105ee:	002b      	movs	r3, r5
 80105f0:	0022      	movs	r2, r4
 80105f2:	f7ef ff29 	bl	8000448 <__aeabi_dcmpeq>
 80105f6:	4243      	negs	r3, r0
 80105f8:	4158      	adcs	r0, r3
 80105fa:	9b03      	ldr	r3, [sp, #12]
 80105fc:	1a1b      	subs	r3, r3, r0
 80105fe:	9303      	str	r3, [sp, #12]
 8010600:	2301      	movs	r3, #1
 8010602:	9316      	str	r3, [sp, #88]	; 0x58
 8010604:	9b03      	ldr	r3, [sp, #12]
 8010606:	2b16      	cmp	r3, #22
 8010608:	d810      	bhi.n	801062c <_dtoa_r+0x164>
 801060a:	9810      	ldr	r0, [sp, #64]	; 0x40
 801060c:	9911      	ldr	r1, [sp, #68]	; 0x44
 801060e:	9a03      	ldr	r2, [sp, #12]
 8010610:	4b80      	ldr	r3, [pc, #512]	; (8010814 <_dtoa_r+0x34c>)
 8010612:	00d2      	lsls	r2, r2, #3
 8010614:	189b      	adds	r3, r3, r2
 8010616:	681a      	ldr	r2, [r3, #0]
 8010618:	685b      	ldr	r3, [r3, #4]
 801061a:	f7ef ff1b 	bl	8000454 <__aeabi_dcmplt>
 801061e:	2800      	cmp	r0, #0
 8010620:	d047      	beq.n	80106b2 <_dtoa_r+0x1ea>
 8010622:	9b03      	ldr	r3, [sp, #12]
 8010624:	3b01      	subs	r3, #1
 8010626:	9303      	str	r3, [sp, #12]
 8010628:	2300      	movs	r3, #0
 801062a:	9316      	str	r3, [sp, #88]	; 0x58
 801062c:	2200      	movs	r2, #0
 801062e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8010630:	920a      	str	r2, [sp, #40]	; 0x28
 8010632:	1bdb      	subs	r3, r3, r7
 8010634:	1e5a      	subs	r2, r3, #1
 8010636:	d53e      	bpl.n	80106b6 <_dtoa_r+0x1ee>
 8010638:	2201      	movs	r2, #1
 801063a:	1ad3      	subs	r3, r2, r3
 801063c:	930a      	str	r3, [sp, #40]	; 0x28
 801063e:	2300      	movs	r3, #0
 8010640:	930c      	str	r3, [sp, #48]	; 0x30
 8010642:	9b03      	ldr	r3, [sp, #12]
 8010644:	2b00      	cmp	r3, #0
 8010646:	db38      	blt.n	80106ba <_dtoa_r+0x1f2>
 8010648:	9a03      	ldr	r2, [sp, #12]
 801064a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801064c:	4694      	mov	ip, r2
 801064e:	4463      	add	r3, ip
 8010650:	930c      	str	r3, [sp, #48]	; 0x30
 8010652:	2300      	movs	r3, #0
 8010654:	9213      	str	r2, [sp, #76]	; 0x4c
 8010656:	930d      	str	r3, [sp, #52]	; 0x34
 8010658:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801065a:	2401      	movs	r4, #1
 801065c:	2b09      	cmp	r3, #9
 801065e:	d867      	bhi.n	8010730 <_dtoa_r+0x268>
 8010660:	2b05      	cmp	r3, #5
 8010662:	dd02      	ble.n	801066a <_dtoa_r+0x1a2>
 8010664:	2400      	movs	r4, #0
 8010666:	3b04      	subs	r3, #4
 8010668:	9322      	str	r3, [sp, #136]	; 0x88
 801066a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801066c:	1e98      	subs	r0, r3, #2
 801066e:	2803      	cmp	r0, #3
 8010670:	d867      	bhi.n	8010742 <_dtoa_r+0x27a>
 8010672:	f7ef fd4f 	bl	8000114 <__gnu_thumb1_case_uqi>
 8010676:	3a2b      	.short	0x3a2b
 8010678:	5b38      	.short	0x5b38
 801067a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801067c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801067e:	18f6      	adds	r6, r6, r3
 8010680:	4b65      	ldr	r3, [pc, #404]	; (8010818 <_dtoa_r+0x350>)
 8010682:	18f2      	adds	r2, r6, r3
 8010684:	2a20      	cmp	r2, #32
 8010686:	dd0f      	ble.n	80106a8 <_dtoa_r+0x1e0>
 8010688:	2340      	movs	r3, #64	; 0x40
 801068a:	1a9b      	subs	r3, r3, r2
 801068c:	409f      	lsls	r7, r3
 801068e:	4b63      	ldr	r3, [pc, #396]	; (801081c <_dtoa_r+0x354>)
 8010690:	0038      	movs	r0, r7
 8010692:	18f3      	adds	r3, r6, r3
 8010694:	40dc      	lsrs	r4, r3
 8010696:	4320      	orrs	r0, r4
 8010698:	f7f1 feb0 	bl	80023fc <__aeabi_ui2d>
 801069c:	2201      	movs	r2, #1
 801069e:	4b60      	ldr	r3, [pc, #384]	; (8010820 <_dtoa_r+0x358>)
 80106a0:	1e77      	subs	r7, r6, #1
 80106a2:	18cb      	adds	r3, r1, r3
 80106a4:	9217      	str	r2, [sp, #92]	; 0x5c
 80106a6:	e776      	b.n	8010596 <_dtoa_r+0xce>
 80106a8:	2320      	movs	r3, #32
 80106aa:	0020      	movs	r0, r4
 80106ac:	1a9b      	subs	r3, r3, r2
 80106ae:	4098      	lsls	r0, r3
 80106b0:	e7f2      	b.n	8010698 <_dtoa_r+0x1d0>
 80106b2:	9016      	str	r0, [sp, #88]	; 0x58
 80106b4:	e7ba      	b.n	801062c <_dtoa_r+0x164>
 80106b6:	920c      	str	r2, [sp, #48]	; 0x30
 80106b8:	e7c3      	b.n	8010642 <_dtoa_r+0x17a>
 80106ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106bc:	9a03      	ldr	r2, [sp, #12]
 80106be:	1a9b      	subs	r3, r3, r2
 80106c0:	930a      	str	r3, [sp, #40]	; 0x28
 80106c2:	4253      	negs	r3, r2
 80106c4:	930d      	str	r3, [sp, #52]	; 0x34
 80106c6:	2300      	movs	r3, #0
 80106c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80106ca:	e7c5      	b.n	8010658 <_dtoa_r+0x190>
 80106cc:	2300      	movs	r3, #0
 80106ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80106d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80106d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80106d4:	9307      	str	r3, [sp, #28]
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	dc13      	bgt.n	8010702 <_dtoa_r+0x23a>
 80106da:	2301      	movs	r3, #1
 80106dc:	001a      	movs	r2, r3
 80106de:	930b      	str	r3, [sp, #44]	; 0x2c
 80106e0:	9307      	str	r3, [sp, #28]
 80106e2:	9223      	str	r2, [sp, #140]	; 0x8c
 80106e4:	e00d      	b.n	8010702 <_dtoa_r+0x23a>
 80106e6:	2301      	movs	r3, #1
 80106e8:	e7f1      	b.n	80106ce <_dtoa_r+0x206>
 80106ea:	2300      	movs	r3, #0
 80106ec:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80106ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80106f0:	4694      	mov	ip, r2
 80106f2:	9b03      	ldr	r3, [sp, #12]
 80106f4:	4463      	add	r3, ip
 80106f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80106f8:	3301      	adds	r3, #1
 80106fa:	9307      	str	r3, [sp, #28]
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	dc00      	bgt.n	8010702 <_dtoa_r+0x23a>
 8010700:	2301      	movs	r3, #1
 8010702:	2100      	movs	r1, #0
 8010704:	2204      	movs	r2, #4
 8010706:	0010      	movs	r0, r2
 8010708:	3014      	adds	r0, #20
 801070a:	4298      	cmp	r0, r3
 801070c:	d91d      	bls.n	801074a <_dtoa_r+0x282>
 801070e:	9b04      	ldr	r3, [sp, #16]
 8010710:	0018      	movs	r0, r3
 8010712:	63d9      	str	r1, [r3, #60]	; 0x3c
 8010714:	f7fc fb18 	bl	800cd48 <_Balloc>
 8010718:	9006      	str	r0, [sp, #24]
 801071a:	2800      	cmp	r0, #0
 801071c:	d118      	bne.n	8010750 <_dtoa_r+0x288>
 801071e:	21b0      	movs	r1, #176	; 0xb0
 8010720:	4b40      	ldr	r3, [pc, #256]	; (8010824 <_dtoa_r+0x35c>)
 8010722:	4841      	ldr	r0, [pc, #260]	; (8010828 <_dtoa_r+0x360>)
 8010724:	9a06      	ldr	r2, [sp, #24]
 8010726:	31ff      	adds	r1, #255	; 0xff
 8010728:	f7ff fdd2 	bl	80102d0 <__assert_func>
 801072c:	2301      	movs	r3, #1
 801072e:	e7dd      	b.n	80106ec <_dtoa_r+0x224>
 8010730:	2300      	movs	r3, #0
 8010732:	940f      	str	r4, [sp, #60]	; 0x3c
 8010734:	9322      	str	r3, [sp, #136]	; 0x88
 8010736:	3b01      	subs	r3, #1
 8010738:	930b      	str	r3, [sp, #44]	; 0x2c
 801073a:	9307      	str	r3, [sp, #28]
 801073c:	2200      	movs	r2, #0
 801073e:	3313      	adds	r3, #19
 8010740:	e7cf      	b.n	80106e2 <_dtoa_r+0x21a>
 8010742:	2301      	movs	r3, #1
 8010744:	930f      	str	r3, [sp, #60]	; 0x3c
 8010746:	3b02      	subs	r3, #2
 8010748:	e7f6      	b.n	8010738 <_dtoa_r+0x270>
 801074a:	3101      	adds	r1, #1
 801074c:	0052      	lsls	r2, r2, #1
 801074e:	e7da      	b.n	8010706 <_dtoa_r+0x23e>
 8010750:	9b04      	ldr	r3, [sp, #16]
 8010752:	9a06      	ldr	r2, [sp, #24]
 8010754:	639a      	str	r2, [r3, #56]	; 0x38
 8010756:	9b07      	ldr	r3, [sp, #28]
 8010758:	2b0e      	cmp	r3, #14
 801075a:	d900      	bls.n	801075e <_dtoa_r+0x296>
 801075c:	e0e3      	b.n	8010926 <_dtoa_r+0x45e>
 801075e:	2c00      	cmp	r4, #0
 8010760:	d100      	bne.n	8010764 <_dtoa_r+0x29c>
 8010762:	e0e0      	b.n	8010926 <_dtoa_r+0x45e>
 8010764:	9b03      	ldr	r3, [sp, #12]
 8010766:	2b00      	cmp	r3, #0
 8010768:	dd62      	ble.n	8010830 <_dtoa_r+0x368>
 801076a:	210f      	movs	r1, #15
 801076c:	9a03      	ldr	r2, [sp, #12]
 801076e:	4b29      	ldr	r3, [pc, #164]	; (8010814 <_dtoa_r+0x34c>)
 8010770:	400a      	ands	r2, r1
 8010772:	00d2      	lsls	r2, r2, #3
 8010774:	189b      	adds	r3, r3, r2
 8010776:	681e      	ldr	r6, [r3, #0]
 8010778:	685f      	ldr	r7, [r3, #4]
 801077a:	9b03      	ldr	r3, [sp, #12]
 801077c:	2402      	movs	r4, #2
 801077e:	111d      	asrs	r5, r3, #4
 8010780:	05db      	lsls	r3, r3, #23
 8010782:	d50a      	bpl.n	801079a <_dtoa_r+0x2d2>
 8010784:	4b29      	ldr	r3, [pc, #164]	; (801082c <_dtoa_r+0x364>)
 8010786:	400d      	ands	r5, r1
 8010788:	6a1a      	ldr	r2, [r3, #32]
 801078a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801078c:	9810      	ldr	r0, [sp, #64]	; 0x40
 801078e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8010790:	f7f0 fb72 	bl	8000e78 <__aeabi_ddiv>
 8010794:	9008      	str	r0, [sp, #32]
 8010796:	9109      	str	r1, [sp, #36]	; 0x24
 8010798:	3401      	adds	r4, #1
 801079a:	4b24      	ldr	r3, [pc, #144]	; (801082c <_dtoa_r+0x364>)
 801079c:	930e      	str	r3, [sp, #56]	; 0x38
 801079e:	2d00      	cmp	r5, #0
 80107a0:	d108      	bne.n	80107b4 <_dtoa_r+0x2ec>
 80107a2:	9808      	ldr	r0, [sp, #32]
 80107a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80107a6:	0032      	movs	r2, r6
 80107a8:	003b      	movs	r3, r7
 80107aa:	f7f0 fb65 	bl	8000e78 <__aeabi_ddiv>
 80107ae:	9008      	str	r0, [sp, #32]
 80107b0:	9109      	str	r1, [sp, #36]	; 0x24
 80107b2:	e058      	b.n	8010866 <_dtoa_r+0x39e>
 80107b4:	2301      	movs	r3, #1
 80107b6:	421d      	tst	r5, r3
 80107b8:	d009      	beq.n	80107ce <_dtoa_r+0x306>
 80107ba:	18e4      	adds	r4, r4, r3
 80107bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107be:	0030      	movs	r0, r6
 80107c0:	681a      	ldr	r2, [r3, #0]
 80107c2:	685b      	ldr	r3, [r3, #4]
 80107c4:	0039      	movs	r1, r7
 80107c6:	f7f0 ff51 	bl	800166c <__aeabi_dmul>
 80107ca:	0006      	movs	r6, r0
 80107cc:	000f      	movs	r7, r1
 80107ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107d0:	106d      	asrs	r5, r5, #1
 80107d2:	3308      	adds	r3, #8
 80107d4:	e7e2      	b.n	801079c <_dtoa_r+0x2d4>
 80107d6:	46c0      	nop			; (mov r8, r8)
 80107d8:	7ff00000 	.word	0x7ff00000
 80107dc:	0000270f 	.word	0x0000270f
 80107e0:	08014c8d 	.word	0x08014c8d
 80107e4:	08014c90 	.word	0x08014c90
 80107e8:	08014bfe 	.word	0x08014bfe
 80107ec:	08014bff 	.word	0x08014bff
 80107f0:	3ff00000 	.word	0x3ff00000
 80107f4:	fffffc01 	.word	0xfffffc01
 80107f8:	3ff80000 	.word	0x3ff80000
 80107fc:	636f4361 	.word	0x636f4361
 8010800:	3fd287a7 	.word	0x3fd287a7
 8010804:	8b60c8b3 	.word	0x8b60c8b3
 8010808:	3fc68a28 	.word	0x3fc68a28
 801080c:	509f79fb 	.word	0x509f79fb
 8010810:	3fd34413 	.word	0x3fd34413
 8010814:	08014af8 	.word	0x08014af8
 8010818:	00000432 	.word	0x00000432
 801081c:	00000412 	.word	0x00000412
 8010820:	fe100000 	.word	0xfe100000
 8010824:	08014a01 	.word	0x08014a01
 8010828:	08014c91 	.word	0x08014c91
 801082c:	08014ad0 	.word	0x08014ad0
 8010830:	9b03      	ldr	r3, [sp, #12]
 8010832:	2402      	movs	r4, #2
 8010834:	2b00      	cmp	r3, #0
 8010836:	d016      	beq.n	8010866 <_dtoa_r+0x39e>
 8010838:	9810      	ldr	r0, [sp, #64]	; 0x40
 801083a:	9911      	ldr	r1, [sp, #68]	; 0x44
 801083c:	220f      	movs	r2, #15
 801083e:	425d      	negs	r5, r3
 8010840:	402a      	ands	r2, r5
 8010842:	4bdd      	ldr	r3, [pc, #884]	; (8010bb8 <_dtoa_r+0x6f0>)
 8010844:	00d2      	lsls	r2, r2, #3
 8010846:	189b      	adds	r3, r3, r2
 8010848:	681a      	ldr	r2, [r3, #0]
 801084a:	685b      	ldr	r3, [r3, #4]
 801084c:	f7f0 ff0e 	bl	800166c <__aeabi_dmul>
 8010850:	2701      	movs	r7, #1
 8010852:	2300      	movs	r3, #0
 8010854:	9008      	str	r0, [sp, #32]
 8010856:	9109      	str	r1, [sp, #36]	; 0x24
 8010858:	4ed8      	ldr	r6, [pc, #864]	; (8010bbc <_dtoa_r+0x6f4>)
 801085a:	112d      	asrs	r5, r5, #4
 801085c:	2d00      	cmp	r5, #0
 801085e:	d000      	beq.n	8010862 <_dtoa_r+0x39a>
 8010860:	e091      	b.n	8010986 <_dtoa_r+0x4be>
 8010862:	2b00      	cmp	r3, #0
 8010864:	d1a3      	bne.n	80107ae <_dtoa_r+0x2e6>
 8010866:	9e08      	ldr	r6, [sp, #32]
 8010868:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801086a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801086c:	2b00      	cmp	r3, #0
 801086e:	d100      	bne.n	8010872 <_dtoa_r+0x3aa>
 8010870:	e094      	b.n	801099c <_dtoa_r+0x4d4>
 8010872:	2200      	movs	r2, #0
 8010874:	0030      	movs	r0, r6
 8010876:	0039      	movs	r1, r7
 8010878:	4bd1      	ldr	r3, [pc, #836]	; (8010bc0 <_dtoa_r+0x6f8>)
 801087a:	f7ef fdeb 	bl	8000454 <__aeabi_dcmplt>
 801087e:	2800      	cmp	r0, #0
 8010880:	d100      	bne.n	8010884 <_dtoa_r+0x3bc>
 8010882:	e08b      	b.n	801099c <_dtoa_r+0x4d4>
 8010884:	9b07      	ldr	r3, [sp, #28]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d100      	bne.n	801088c <_dtoa_r+0x3c4>
 801088a:	e087      	b.n	801099c <_dtoa_r+0x4d4>
 801088c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801088e:	2b00      	cmp	r3, #0
 8010890:	dd45      	ble.n	801091e <_dtoa_r+0x456>
 8010892:	9b03      	ldr	r3, [sp, #12]
 8010894:	2200      	movs	r2, #0
 8010896:	3b01      	subs	r3, #1
 8010898:	930e      	str	r3, [sp, #56]	; 0x38
 801089a:	0030      	movs	r0, r6
 801089c:	4bc9      	ldr	r3, [pc, #804]	; (8010bc4 <_dtoa_r+0x6fc>)
 801089e:	0039      	movs	r1, r7
 80108a0:	f7f0 fee4 	bl	800166c <__aeabi_dmul>
 80108a4:	9008      	str	r0, [sp, #32]
 80108a6:	9109      	str	r1, [sp, #36]	; 0x24
 80108a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108aa:	3401      	adds	r4, #1
 80108ac:	0020      	movs	r0, r4
 80108ae:	9e08      	ldr	r6, [sp, #32]
 80108b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80108b2:	9312      	str	r3, [sp, #72]	; 0x48
 80108b4:	f7f1 fd72 	bl	800239c <__aeabi_i2d>
 80108b8:	0032      	movs	r2, r6
 80108ba:	003b      	movs	r3, r7
 80108bc:	f7f0 fed6 	bl	800166c <__aeabi_dmul>
 80108c0:	2200      	movs	r2, #0
 80108c2:	4bc1      	ldr	r3, [pc, #772]	; (8010bc8 <_dtoa_r+0x700>)
 80108c4:	f7ef ff78 	bl	80007b8 <__aeabi_dadd>
 80108c8:	4ac0      	ldr	r2, [pc, #768]	; (8010bcc <_dtoa_r+0x704>)
 80108ca:	9014      	str	r0, [sp, #80]	; 0x50
 80108cc:	9115      	str	r1, [sp, #84]	; 0x54
 80108ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80108d0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80108d2:	4694      	mov	ip, r2
 80108d4:	9308      	str	r3, [sp, #32]
 80108d6:	9409      	str	r4, [sp, #36]	; 0x24
 80108d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80108da:	4463      	add	r3, ip
 80108dc:	9318      	str	r3, [sp, #96]	; 0x60
 80108de:	9309      	str	r3, [sp, #36]	; 0x24
 80108e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d15e      	bne.n	80109a4 <_dtoa_r+0x4dc>
 80108e6:	2200      	movs	r2, #0
 80108e8:	4bb9      	ldr	r3, [pc, #740]	; (8010bd0 <_dtoa_r+0x708>)
 80108ea:	0030      	movs	r0, r6
 80108ec:	0039      	movs	r1, r7
 80108ee:	f7f1 f97f 	bl	8001bf0 <__aeabi_dsub>
 80108f2:	9a08      	ldr	r2, [sp, #32]
 80108f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80108f6:	0004      	movs	r4, r0
 80108f8:	000d      	movs	r5, r1
 80108fa:	f7ef fdbf 	bl	800047c <__aeabi_dcmpgt>
 80108fe:	2800      	cmp	r0, #0
 8010900:	d000      	beq.n	8010904 <_dtoa_r+0x43c>
 8010902:	e2b3      	b.n	8010e6c <_dtoa_r+0x9a4>
 8010904:	48b3      	ldr	r0, [pc, #716]	; (8010bd4 <_dtoa_r+0x70c>)
 8010906:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010908:	4684      	mov	ip, r0
 801090a:	4461      	add	r1, ip
 801090c:	000b      	movs	r3, r1
 801090e:	0020      	movs	r0, r4
 8010910:	0029      	movs	r1, r5
 8010912:	9a08      	ldr	r2, [sp, #32]
 8010914:	f7ef fd9e 	bl	8000454 <__aeabi_dcmplt>
 8010918:	2800      	cmp	r0, #0
 801091a:	d000      	beq.n	801091e <_dtoa_r+0x456>
 801091c:	e2a3      	b.n	8010e66 <_dtoa_r+0x99e>
 801091e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010920:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8010922:	9308      	str	r3, [sp, #32]
 8010924:	9409      	str	r4, [sp, #36]	; 0x24
 8010926:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010928:	2b00      	cmp	r3, #0
 801092a:	da00      	bge.n	801092e <_dtoa_r+0x466>
 801092c:	e179      	b.n	8010c22 <_dtoa_r+0x75a>
 801092e:	9a03      	ldr	r2, [sp, #12]
 8010930:	2a0e      	cmp	r2, #14
 8010932:	dd00      	ble.n	8010936 <_dtoa_r+0x46e>
 8010934:	e175      	b.n	8010c22 <_dtoa_r+0x75a>
 8010936:	4ba0      	ldr	r3, [pc, #640]	; (8010bb8 <_dtoa_r+0x6f0>)
 8010938:	00d2      	lsls	r2, r2, #3
 801093a:	189b      	adds	r3, r3, r2
 801093c:	681e      	ldr	r6, [r3, #0]
 801093e:	685f      	ldr	r7, [r3, #4]
 8010940:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010942:	2b00      	cmp	r3, #0
 8010944:	db00      	blt.n	8010948 <_dtoa_r+0x480>
 8010946:	e0e5      	b.n	8010b14 <_dtoa_r+0x64c>
 8010948:	9b07      	ldr	r3, [sp, #28]
 801094a:	2b00      	cmp	r3, #0
 801094c:	dd00      	ble.n	8010950 <_dtoa_r+0x488>
 801094e:	e0e1      	b.n	8010b14 <_dtoa_r+0x64c>
 8010950:	d000      	beq.n	8010954 <_dtoa_r+0x48c>
 8010952:	e288      	b.n	8010e66 <_dtoa_r+0x99e>
 8010954:	2200      	movs	r2, #0
 8010956:	0030      	movs	r0, r6
 8010958:	0039      	movs	r1, r7
 801095a:	4b9d      	ldr	r3, [pc, #628]	; (8010bd0 <_dtoa_r+0x708>)
 801095c:	f7f0 fe86 	bl	800166c <__aeabi_dmul>
 8010960:	9a08      	ldr	r2, [sp, #32]
 8010962:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010964:	f7ef fd94 	bl	8000490 <__aeabi_dcmpge>
 8010968:	9e07      	ldr	r6, [sp, #28]
 801096a:	0037      	movs	r7, r6
 801096c:	2800      	cmp	r0, #0
 801096e:	d000      	beq.n	8010972 <_dtoa_r+0x4aa>
 8010970:	e25f      	b.n	8010e32 <_dtoa_r+0x96a>
 8010972:	9b06      	ldr	r3, [sp, #24]
 8010974:	9a06      	ldr	r2, [sp, #24]
 8010976:	3301      	adds	r3, #1
 8010978:	9308      	str	r3, [sp, #32]
 801097a:	2331      	movs	r3, #49	; 0x31
 801097c:	7013      	strb	r3, [r2, #0]
 801097e:	9b03      	ldr	r3, [sp, #12]
 8010980:	3301      	adds	r3, #1
 8010982:	9303      	str	r3, [sp, #12]
 8010984:	e25a      	b.n	8010e3c <_dtoa_r+0x974>
 8010986:	423d      	tst	r5, r7
 8010988:	d005      	beq.n	8010996 <_dtoa_r+0x4ce>
 801098a:	6832      	ldr	r2, [r6, #0]
 801098c:	6873      	ldr	r3, [r6, #4]
 801098e:	f7f0 fe6d 	bl	800166c <__aeabi_dmul>
 8010992:	003b      	movs	r3, r7
 8010994:	3401      	adds	r4, #1
 8010996:	106d      	asrs	r5, r5, #1
 8010998:	3608      	adds	r6, #8
 801099a:	e75f      	b.n	801085c <_dtoa_r+0x394>
 801099c:	9b03      	ldr	r3, [sp, #12]
 801099e:	930e      	str	r3, [sp, #56]	; 0x38
 80109a0:	9b07      	ldr	r3, [sp, #28]
 80109a2:	e783      	b.n	80108ac <_dtoa_r+0x3e4>
 80109a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80109a6:	4b84      	ldr	r3, [pc, #528]	; (8010bb8 <_dtoa_r+0x6f0>)
 80109a8:	3a01      	subs	r2, #1
 80109aa:	00d2      	lsls	r2, r2, #3
 80109ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80109ae:	189b      	adds	r3, r3, r2
 80109b0:	9c08      	ldr	r4, [sp, #32]
 80109b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80109b4:	681a      	ldr	r2, [r3, #0]
 80109b6:	685b      	ldr	r3, [r3, #4]
 80109b8:	2900      	cmp	r1, #0
 80109ba:	d051      	beq.n	8010a60 <_dtoa_r+0x598>
 80109bc:	2000      	movs	r0, #0
 80109be:	4986      	ldr	r1, [pc, #536]	; (8010bd8 <_dtoa_r+0x710>)
 80109c0:	f7f0 fa5a 	bl	8000e78 <__aeabi_ddiv>
 80109c4:	0022      	movs	r2, r4
 80109c6:	002b      	movs	r3, r5
 80109c8:	f7f1 f912 	bl	8001bf0 <__aeabi_dsub>
 80109cc:	9a06      	ldr	r2, [sp, #24]
 80109ce:	0004      	movs	r4, r0
 80109d0:	4694      	mov	ip, r2
 80109d2:	000d      	movs	r5, r1
 80109d4:	9b06      	ldr	r3, [sp, #24]
 80109d6:	9314      	str	r3, [sp, #80]	; 0x50
 80109d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80109da:	4463      	add	r3, ip
 80109dc:	9318      	str	r3, [sp, #96]	; 0x60
 80109de:	0039      	movs	r1, r7
 80109e0:	0030      	movs	r0, r6
 80109e2:	f7f1 fca5 	bl	8002330 <__aeabi_d2iz>
 80109e6:	9012      	str	r0, [sp, #72]	; 0x48
 80109e8:	f7f1 fcd8 	bl	800239c <__aeabi_i2d>
 80109ec:	0002      	movs	r2, r0
 80109ee:	000b      	movs	r3, r1
 80109f0:	0030      	movs	r0, r6
 80109f2:	0039      	movs	r1, r7
 80109f4:	f7f1 f8fc 	bl	8001bf0 <__aeabi_dsub>
 80109f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80109fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80109fc:	3301      	adds	r3, #1
 80109fe:	9308      	str	r3, [sp, #32]
 8010a00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a02:	0006      	movs	r6, r0
 8010a04:	3330      	adds	r3, #48	; 0x30
 8010a06:	7013      	strb	r3, [r2, #0]
 8010a08:	0022      	movs	r2, r4
 8010a0a:	002b      	movs	r3, r5
 8010a0c:	000f      	movs	r7, r1
 8010a0e:	f7ef fd21 	bl	8000454 <__aeabi_dcmplt>
 8010a12:	2800      	cmp	r0, #0
 8010a14:	d174      	bne.n	8010b00 <_dtoa_r+0x638>
 8010a16:	0032      	movs	r2, r6
 8010a18:	003b      	movs	r3, r7
 8010a1a:	2000      	movs	r0, #0
 8010a1c:	4968      	ldr	r1, [pc, #416]	; (8010bc0 <_dtoa_r+0x6f8>)
 8010a1e:	f7f1 f8e7 	bl	8001bf0 <__aeabi_dsub>
 8010a22:	0022      	movs	r2, r4
 8010a24:	002b      	movs	r3, r5
 8010a26:	f7ef fd15 	bl	8000454 <__aeabi_dcmplt>
 8010a2a:	2800      	cmp	r0, #0
 8010a2c:	d000      	beq.n	8010a30 <_dtoa_r+0x568>
 8010a2e:	e0d7      	b.n	8010be0 <_dtoa_r+0x718>
 8010a30:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8010a32:	9a08      	ldr	r2, [sp, #32]
 8010a34:	4293      	cmp	r3, r2
 8010a36:	d100      	bne.n	8010a3a <_dtoa_r+0x572>
 8010a38:	e771      	b.n	801091e <_dtoa_r+0x456>
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	0020      	movs	r0, r4
 8010a3e:	0029      	movs	r1, r5
 8010a40:	4b60      	ldr	r3, [pc, #384]	; (8010bc4 <_dtoa_r+0x6fc>)
 8010a42:	f7f0 fe13 	bl	800166c <__aeabi_dmul>
 8010a46:	4b5f      	ldr	r3, [pc, #380]	; (8010bc4 <_dtoa_r+0x6fc>)
 8010a48:	0004      	movs	r4, r0
 8010a4a:	000d      	movs	r5, r1
 8010a4c:	0030      	movs	r0, r6
 8010a4e:	0039      	movs	r1, r7
 8010a50:	2200      	movs	r2, #0
 8010a52:	f7f0 fe0b 	bl	800166c <__aeabi_dmul>
 8010a56:	9b08      	ldr	r3, [sp, #32]
 8010a58:	0006      	movs	r6, r0
 8010a5a:	000f      	movs	r7, r1
 8010a5c:	9314      	str	r3, [sp, #80]	; 0x50
 8010a5e:	e7be      	b.n	80109de <_dtoa_r+0x516>
 8010a60:	0020      	movs	r0, r4
 8010a62:	0029      	movs	r1, r5
 8010a64:	f7f0 fe02 	bl	800166c <__aeabi_dmul>
 8010a68:	9a06      	ldr	r2, [sp, #24]
 8010a6a:	9b06      	ldr	r3, [sp, #24]
 8010a6c:	4694      	mov	ip, r2
 8010a6e:	9308      	str	r3, [sp, #32]
 8010a70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a72:	9014      	str	r0, [sp, #80]	; 0x50
 8010a74:	9115      	str	r1, [sp, #84]	; 0x54
 8010a76:	4463      	add	r3, ip
 8010a78:	9319      	str	r3, [sp, #100]	; 0x64
 8010a7a:	0030      	movs	r0, r6
 8010a7c:	0039      	movs	r1, r7
 8010a7e:	f7f1 fc57 	bl	8002330 <__aeabi_d2iz>
 8010a82:	9018      	str	r0, [sp, #96]	; 0x60
 8010a84:	f7f1 fc8a 	bl	800239c <__aeabi_i2d>
 8010a88:	0002      	movs	r2, r0
 8010a8a:	000b      	movs	r3, r1
 8010a8c:	0030      	movs	r0, r6
 8010a8e:	0039      	movs	r1, r7
 8010a90:	f7f1 f8ae 	bl	8001bf0 <__aeabi_dsub>
 8010a94:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8010a96:	9b08      	ldr	r3, [sp, #32]
 8010a98:	3630      	adds	r6, #48	; 0x30
 8010a9a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010a9c:	701e      	strb	r6, [r3, #0]
 8010a9e:	3301      	adds	r3, #1
 8010aa0:	0004      	movs	r4, r0
 8010aa2:	000d      	movs	r5, r1
 8010aa4:	9308      	str	r3, [sp, #32]
 8010aa6:	4293      	cmp	r3, r2
 8010aa8:	d12d      	bne.n	8010b06 <_dtoa_r+0x63e>
 8010aaa:	9814      	ldr	r0, [sp, #80]	; 0x50
 8010aac:	9915      	ldr	r1, [sp, #84]	; 0x54
 8010aae:	9a06      	ldr	r2, [sp, #24]
 8010ab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010ab2:	4694      	mov	ip, r2
 8010ab4:	4463      	add	r3, ip
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	9308      	str	r3, [sp, #32]
 8010aba:	4b47      	ldr	r3, [pc, #284]	; (8010bd8 <_dtoa_r+0x710>)
 8010abc:	f7ef fe7c 	bl	80007b8 <__aeabi_dadd>
 8010ac0:	0002      	movs	r2, r0
 8010ac2:	000b      	movs	r3, r1
 8010ac4:	0020      	movs	r0, r4
 8010ac6:	0029      	movs	r1, r5
 8010ac8:	f7ef fcd8 	bl	800047c <__aeabi_dcmpgt>
 8010acc:	2800      	cmp	r0, #0
 8010ace:	d000      	beq.n	8010ad2 <_dtoa_r+0x60a>
 8010ad0:	e086      	b.n	8010be0 <_dtoa_r+0x718>
 8010ad2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010ad6:	2000      	movs	r0, #0
 8010ad8:	493f      	ldr	r1, [pc, #252]	; (8010bd8 <_dtoa_r+0x710>)
 8010ada:	f7f1 f889 	bl	8001bf0 <__aeabi_dsub>
 8010ade:	0002      	movs	r2, r0
 8010ae0:	000b      	movs	r3, r1
 8010ae2:	0020      	movs	r0, r4
 8010ae4:	0029      	movs	r1, r5
 8010ae6:	f7ef fcb5 	bl	8000454 <__aeabi_dcmplt>
 8010aea:	2800      	cmp	r0, #0
 8010aec:	d100      	bne.n	8010af0 <_dtoa_r+0x628>
 8010aee:	e716      	b.n	801091e <_dtoa_r+0x456>
 8010af0:	9b08      	ldr	r3, [sp, #32]
 8010af2:	001a      	movs	r2, r3
 8010af4:	3a01      	subs	r2, #1
 8010af6:	9208      	str	r2, [sp, #32]
 8010af8:	7812      	ldrb	r2, [r2, #0]
 8010afa:	2a30      	cmp	r2, #48	; 0x30
 8010afc:	d0f8      	beq.n	8010af0 <_dtoa_r+0x628>
 8010afe:	9308      	str	r3, [sp, #32]
 8010b00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010b02:	9303      	str	r3, [sp, #12]
 8010b04:	e046      	b.n	8010b94 <_dtoa_r+0x6cc>
 8010b06:	2200      	movs	r2, #0
 8010b08:	4b2e      	ldr	r3, [pc, #184]	; (8010bc4 <_dtoa_r+0x6fc>)
 8010b0a:	f7f0 fdaf 	bl	800166c <__aeabi_dmul>
 8010b0e:	0006      	movs	r6, r0
 8010b10:	000f      	movs	r7, r1
 8010b12:	e7b2      	b.n	8010a7a <_dtoa_r+0x5b2>
 8010b14:	9b06      	ldr	r3, [sp, #24]
 8010b16:	9a06      	ldr	r2, [sp, #24]
 8010b18:	930a      	str	r3, [sp, #40]	; 0x28
 8010b1a:	9b07      	ldr	r3, [sp, #28]
 8010b1c:	9c08      	ldr	r4, [sp, #32]
 8010b1e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010b20:	3b01      	subs	r3, #1
 8010b22:	189b      	adds	r3, r3, r2
 8010b24:	930b      	str	r3, [sp, #44]	; 0x2c
 8010b26:	0032      	movs	r2, r6
 8010b28:	003b      	movs	r3, r7
 8010b2a:	0020      	movs	r0, r4
 8010b2c:	0029      	movs	r1, r5
 8010b2e:	f7f0 f9a3 	bl	8000e78 <__aeabi_ddiv>
 8010b32:	f7f1 fbfd 	bl	8002330 <__aeabi_d2iz>
 8010b36:	9007      	str	r0, [sp, #28]
 8010b38:	f7f1 fc30 	bl	800239c <__aeabi_i2d>
 8010b3c:	0032      	movs	r2, r6
 8010b3e:	003b      	movs	r3, r7
 8010b40:	f7f0 fd94 	bl	800166c <__aeabi_dmul>
 8010b44:	0002      	movs	r2, r0
 8010b46:	000b      	movs	r3, r1
 8010b48:	0020      	movs	r0, r4
 8010b4a:	0029      	movs	r1, r5
 8010b4c:	f7f1 f850 	bl	8001bf0 <__aeabi_dsub>
 8010b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b52:	001a      	movs	r2, r3
 8010b54:	3201      	adds	r2, #1
 8010b56:	920a      	str	r2, [sp, #40]	; 0x28
 8010b58:	9208      	str	r2, [sp, #32]
 8010b5a:	9a07      	ldr	r2, [sp, #28]
 8010b5c:	3230      	adds	r2, #48	; 0x30
 8010b5e:	701a      	strb	r2, [r3, #0]
 8010b60:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010b62:	429a      	cmp	r2, r3
 8010b64:	d14f      	bne.n	8010c06 <_dtoa_r+0x73e>
 8010b66:	0002      	movs	r2, r0
 8010b68:	000b      	movs	r3, r1
 8010b6a:	f7ef fe25 	bl	80007b8 <__aeabi_dadd>
 8010b6e:	0032      	movs	r2, r6
 8010b70:	003b      	movs	r3, r7
 8010b72:	0004      	movs	r4, r0
 8010b74:	000d      	movs	r5, r1
 8010b76:	f7ef fc81 	bl	800047c <__aeabi_dcmpgt>
 8010b7a:	2800      	cmp	r0, #0
 8010b7c:	d12e      	bne.n	8010bdc <_dtoa_r+0x714>
 8010b7e:	0032      	movs	r2, r6
 8010b80:	003b      	movs	r3, r7
 8010b82:	0020      	movs	r0, r4
 8010b84:	0029      	movs	r1, r5
 8010b86:	f7ef fc5f 	bl	8000448 <__aeabi_dcmpeq>
 8010b8a:	2800      	cmp	r0, #0
 8010b8c:	d002      	beq.n	8010b94 <_dtoa_r+0x6cc>
 8010b8e:	9b07      	ldr	r3, [sp, #28]
 8010b90:	07de      	lsls	r6, r3, #31
 8010b92:	d423      	bmi.n	8010bdc <_dtoa_r+0x714>
 8010b94:	9905      	ldr	r1, [sp, #20]
 8010b96:	9804      	ldr	r0, [sp, #16]
 8010b98:	f7fc f8fe 	bl	800cd98 <_Bfree>
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	9a08      	ldr	r2, [sp, #32]
 8010ba0:	7013      	strb	r3, [r2, #0]
 8010ba2:	9b03      	ldr	r3, [sp, #12]
 8010ba4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010ba6:	3301      	adds	r3, #1
 8010ba8:	6013      	str	r3, [r2, #0]
 8010baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d100      	bne.n	8010bb2 <_dtoa_r+0x6ea>
 8010bb0:	e4bd      	b.n	801052e <_dtoa_r+0x66>
 8010bb2:	9a08      	ldr	r2, [sp, #32]
 8010bb4:	601a      	str	r2, [r3, #0]
 8010bb6:	e4ba      	b.n	801052e <_dtoa_r+0x66>
 8010bb8:	08014af8 	.word	0x08014af8
 8010bbc:	08014ad0 	.word	0x08014ad0
 8010bc0:	3ff00000 	.word	0x3ff00000
 8010bc4:	40240000 	.word	0x40240000
 8010bc8:	401c0000 	.word	0x401c0000
 8010bcc:	fcc00000 	.word	0xfcc00000
 8010bd0:	40140000 	.word	0x40140000
 8010bd4:	7cc00000 	.word	0x7cc00000
 8010bd8:	3fe00000 	.word	0x3fe00000
 8010bdc:	9b03      	ldr	r3, [sp, #12]
 8010bde:	930e      	str	r3, [sp, #56]	; 0x38
 8010be0:	9b08      	ldr	r3, [sp, #32]
 8010be2:	9308      	str	r3, [sp, #32]
 8010be4:	3b01      	subs	r3, #1
 8010be6:	781a      	ldrb	r2, [r3, #0]
 8010be8:	2a39      	cmp	r2, #57	; 0x39
 8010bea:	d108      	bne.n	8010bfe <_dtoa_r+0x736>
 8010bec:	9a06      	ldr	r2, [sp, #24]
 8010bee:	429a      	cmp	r2, r3
 8010bf0:	d1f7      	bne.n	8010be2 <_dtoa_r+0x71a>
 8010bf2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010bf4:	9906      	ldr	r1, [sp, #24]
 8010bf6:	3201      	adds	r2, #1
 8010bf8:	920e      	str	r2, [sp, #56]	; 0x38
 8010bfa:	2230      	movs	r2, #48	; 0x30
 8010bfc:	700a      	strb	r2, [r1, #0]
 8010bfe:	781a      	ldrb	r2, [r3, #0]
 8010c00:	3201      	adds	r2, #1
 8010c02:	701a      	strb	r2, [r3, #0]
 8010c04:	e77c      	b.n	8010b00 <_dtoa_r+0x638>
 8010c06:	2200      	movs	r2, #0
 8010c08:	4ba9      	ldr	r3, [pc, #676]	; (8010eb0 <_dtoa_r+0x9e8>)
 8010c0a:	f7f0 fd2f 	bl	800166c <__aeabi_dmul>
 8010c0e:	2200      	movs	r2, #0
 8010c10:	2300      	movs	r3, #0
 8010c12:	0004      	movs	r4, r0
 8010c14:	000d      	movs	r5, r1
 8010c16:	f7ef fc17 	bl	8000448 <__aeabi_dcmpeq>
 8010c1a:	2800      	cmp	r0, #0
 8010c1c:	d100      	bne.n	8010c20 <_dtoa_r+0x758>
 8010c1e:	e782      	b.n	8010b26 <_dtoa_r+0x65e>
 8010c20:	e7b8      	b.n	8010b94 <_dtoa_r+0x6cc>
 8010c22:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8010c24:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010c26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010c28:	2f00      	cmp	r7, #0
 8010c2a:	d012      	beq.n	8010c52 <_dtoa_r+0x78a>
 8010c2c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010c2e:	2a01      	cmp	r2, #1
 8010c30:	dc6e      	bgt.n	8010d10 <_dtoa_r+0x848>
 8010c32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010c34:	2a00      	cmp	r2, #0
 8010c36:	d065      	beq.n	8010d04 <_dtoa_r+0x83c>
 8010c38:	4a9e      	ldr	r2, [pc, #632]	; (8010eb4 <_dtoa_r+0x9ec>)
 8010c3a:	189b      	adds	r3, r3, r2
 8010c3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010c3e:	2101      	movs	r1, #1
 8010c40:	18d2      	adds	r2, r2, r3
 8010c42:	920a      	str	r2, [sp, #40]	; 0x28
 8010c44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c46:	9804      	ldr	r0, [sp, #16]
 8010c48:	18d3      	adds	r3, r2, r3
 8010c4a:	930c      	str	r3, [sp, #48]	; 0x30
 8010c4c:	f7fc f986 	bl	800cf5c <__i2b>
 8010c50:	0007      	movs	r7, r0
 8010c52:	2c00      	cmp	r4, #0
 8010c54:	d00e      	beq.n	8010c74 <_dtoa_r+0x7ac>
 8010c56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	dd0b      	ble.n	8010c74 <_dtoa_r+0x7ac>
 8010c5c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c5e:	0023      	movs	r3, r4
 8010c60:	4294      	cmp	r4, r2
 8010c62:	dd00      	ble.n	8010c66 <_dtoa_r+0x79e>
 8010c64:	0013      	movs	r3, r2
 8010c66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010c68:	1ae4      	subs	r4, r4, r3
 8010c6a:	1ad2      	subs	r2, r2, r3
 8010c6c:	920a      	str	r2, [sp, #40]	; 0x28
 8010c6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c70:	1ad3      	subs	r3, r2, r3
 8010c72:	930c      	str	r3, [sp, #48]	; 0x30
 8010c74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d01e      	beq.n	8010cb8 <_dtoa_r+0x7f0>
 8010c7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d05c      	beq.n	8010d3a <_dtoa_r+0x872>
 8010c80:	2d00      	cmp	r5, #0
 8010c82:	dd10      	ble.n	8010ca6 <_dtoa_r+0x7de>
 8010c84:	0039      	movs	r1, r7
 8010c86:	002a      	movs	r2, r5
 8010c88:	9804      	ldr	r0, [sp, #16]
 8010c8a:	f7fc fa2f 	bl	800d0ec <__pow5mult>
 8010c8e:	9a05      	ldr	r2, [sp, #20]
 8010c90:	0001      	movs	r1, r0
 8010c92:	0007      	movs	r7, r0
 8010c94:	9804      	ldr	r0, [sp, #16]
 8010c96:	f7fc f979 	bl	800cf8c <__multiply>
 8010c9a:	0006      	movs	r6, r0
 8010c9c:	9905      	ldr	r1, [sp, #20]
 8010c9e:	9804      	ldr	r0, [sp, #16]
 8010ca0:	f7fc f87a 	bl	800cd98 <_Bfree>
 8010ca4:	9605      	str	r6, [sp, #20]
 8010ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ca8:	1b5a      	subs	r2, r3, r5
 8010caa:	42ab      	cmp	r3, r5
 8010cac:	d004      	beq.n	8010cb8 <_dtoa_r+0x7f0>
 8010cae:	9905      	ldr	r1, [sp, #20]
 8010cb0:	9804      	ldr	r0, [sp, #16]
 8010cb2:	f7fc fa1b 	bl	800d0ec <__pow5mult>
 8010cb6:	9005      	str	r0, [sp, #20]
 8010cb8:	2101      	movs	r1, #1
 8010cba:	9804      	ldr	r0, [sp, #16]
 8010cbc:	f7fc f94e 	bl	800cf5c <__i2b>
 8010cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010cc2:	0006      	movs	r6, r0
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	dd3a      	ble.n	8010d3e <_dtoa_r+0x876>
 8010cc8:	001a      	movs	r2, r3
 8010cca:	0001      	movs	r1, r0
 8010ccc:	9804      	ldr	r0, [sp, #16]
 8010cce:	f7fc fa0d 	bl	800d0ec <__pow5mult>
 8010cd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010cd4:	0006      	movs	r6, r0
 8010cd6:	2500      	movs	r5, #0
 8010cd8:	2b01      	cmp	r3, #1
 8010cda:	dc38      	bgt.n	8010d4e <_dtoa_r+0x886>
 8010cdc:	2500      	movs	r5, #0
 8010cde:	9b08      	ldr	r3, [sp, #32]
 8010ce0:	42ab      	cmp	r3, r5
 8010ce2:	d130      	bne.n	8010d46 <_dtoa_r+0x87e>
 8010ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ce6:	031b      	lsls	r3, r3, #12
 8010ce8:	42ab      	cmp	r3, r5
 8010cea:	d12c      	bne.n	8010d46 <_dtoa_r+0x87e>
 8010cec:	4b72      	ldr	r3, [pc, #456]	; (8010eb8 <_dtoa_r+0x9f0>)
 8010cee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010cf0:	4213      	tst	r3, r2
 8010cf2:	d028      	beq.n	8010d46 <_dtoa_r+0x87e>
 8010cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010cf6:	3501      	adds	r5, #1
 8010cf8:	3301      	adds	r3, #1
 8010cfa:	930a      	str	r3, [sp, #40]	; 0x28
 8010cfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010cfe:	3301      	adds	r3, #1
 8010d00:	930c      	str	r3, [sp, #48]	; 0x30
 8010d02:	e020      	b.n	8010d46 <_dtoa_r+0x87e>
 8010d04:	2336      	movs	r3, #54	; 0x36
 8010d06:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010d08:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010d0a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010d0c:	1a9b      	subs	r3, r3, r2
 8010d0e:	e795      	b.n	8010c3c <_dtoa_r+0x774>
 8010d10:	9b07      	ldr	r3, [sp, #28]
 8010d12:	1e5d      	subs	r5, r3, #1
 8010d14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d16:	42ab      	cmp	r3, r5
 8010d18:	db07      	blt.n	8010d2a <_dtoa_r+0x862>
 8010d1a:	1b5d      	subs	r5, r3, r5
 8010d1c:	9b07      	ldr	r3, [sp, #28]
 8010d1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	da8b      	bge.n	8010c3c <_dtoa_r+0x774>
 8010d24:	1ae4      	subs	r4, r4, r3
 8010d26:	2300      	movs	r3, #0
 8010d28:	e788      	b.n	8010c3c <_dtoa_r+0x774>
 8010d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010d2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010d2e:	1aeb      	subs	r3, r5, r3
 8010d30:	18d3      	adds	r3, r2, r3
 8010d32:	950d      	str	r5, [sp, #52]	; 0x34
 8010d34:	9313      	str	r3, [sp, #76]	; 0x4c
 8010d36:	2500      	movs	r5, #0
 8010d38:	e7f0      	b.n	8010d1c <_dtoa_r+0x854>
 8010d3a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010d3c:	e7b7      	b.n	8010cae <_dtoa_r+0x7e6>
 8010d3e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010d40:	2500      	movs	r5, #0
 8010d42:	2b01      	cmp	r3, #1
 8010d44:	ddca      	ble.n	8010cdc <_dtoa_r+0x814>
 8010d46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010d48:	2001      	movs	r0, #1
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d008      	beq.n	8010d60 <_dtoa_r+0x898>
 8010d4e:	6933      	ldr	r3, [r6, #16]
 8010d50:	3303      	adds	r3, #3
 8010d52:	009b      	lsls	r3, r3, #2
 8010d54:	18f3      	adds	r3, r6, r3
 8010d56:	6858      	ldr	r0, [r3, #4]
 8010d58:	f7fc f8b8 	bl	800cecc <__hi0bits>
 8010d5c:	2320      	movs	r3, #32
 8010d5e:	1a18      	subs	r0, r3, r0
 8010d60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d62:	1818      	adds	r0, r3, r0
 8010d64:	0002      	movs	r2, r0
 8010d66:	231f      	movs	r3, #31
 8010d68:	401a      	ands	r2, r3
 8010d6a:	4218      	tst	r0, r3
 8010d6c:	d047      	beq.n	8010dfe <_dtoa_r+0x936>
 8010d6e:	3301      	adds	r3, #1
 8010d70:	1a9b      	subs	r3, r3, r2
 8010d72:	2b04      	cmp	r3, #4
 8010d74:	dd3f      	ble.n	8010df6 <_dtoa_r+0x92e>
 8010d76:	231c      	movs	r3, #28
 8010d78:	1a9b      	subs	r3, r3, r2
 8010d7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010d7c:	18e4      	adds	r4, r4, r3
 8010d7e:	18d2      	adds	r2, r2, r3
 8010d80:	920a      	str	r2, [sp, #40]	; 0x28
 8010d82:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010d84:	18d3      	adds	r3, r2, r3
 8010d86:	930c      	str	r3, [sp, #48]	; 0x30
 8010d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010d8a:	2b00      	cmp	r3, #0
 8010d8c:	dd05      	ble.n	8010d9a <_dtoa_r+0x8d2>
 8010d8e:	001a      	movs	r2, r3
 8010d90:	9905      	ldr	r1, [sp, #20]
 8010d92:	9804      	ldr	r0, [sp, #16]
 8010d94:	f7fc f9ec 	bl	800d170 <__lshift>
 8010d98:	9005      	str	r0, [sp, #20]
 8010d9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	dd05      	ble.n	8010dac <_dtoa_r+0x8e4>
 8010da0:	0031      	movs	r1, r6
 8010da2:	001a      	movs	r2, r3
 8010da4:	9804      	ldr	r0, [sp, #16]
 8010da6:	f7fc f9e3 	bl	800d170 <__lshift>
 8010daa:	0006      	movs	r6, r0
 8010dac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d027      	beq.n	8010e02 <_dtoa_r+0x93a>
 8010db2:	0031      	movs	r1, r6
 8010db4:	9805      	ldr	r0, [sp, #20]
 8010db6:	f7fc fa49 	bl	800d24c <__mcmp>
 8010dba:	2800      	cmp	r0, #0
 8010dbc:	da21      	bge.n	8010e02 <_dtoa_r+0x93a>
 8010dbe:	9b03      	ldr	r3, [sp, #12]
 8010dc0:	220a      	movs	r2, #10
 8010dc2:	3b01      	subs	r3, #1
 8010dc4:	9303      	str	r3, [sp, #12]
 8010dc6:	9905      	ldr	r1, [sp, #20]
 8010dc8:	2300      	movs	r3, #0
 8010dca:	9804      	ldr	r0, [sp, #16]
 8010dcc:	f7fb ffee 	bl	800cdac <__multadd>
 8010dd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010dd2:	9005      	str	r0, [sp, #20]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d100      	bne.n	8010dda <_dtoa_r+0x912>
 8010dd8:	e15d      	b.n	8011096 <_dtoa_r+0xbce>
 8010dda:	2300      	movs	r3, #0
 8010ddc:	0039      	movs	r1, r7
 8010dde:	220a      	movs	r2, #10
 8010de0:	9804      	ldr	r0, [sp, #16]
 8010de2:	f7fb ffe3 	bl	800cdac <__multadd>
 8010de6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010de8:	0007      	movs	r7, r0
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	dc49      	bgt.n	8010e82 <_dtoa_r+0x9ba>
 8010dee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010df0:	2b02      	cmp	r3, #2
 8010df2:	dc0e      	bgt.n	8010e12 <_dtoa_r+0x94a>
 8010df4:	e045      	b.n	8010e82 <_dtoa_r+0x9ba>
 8010df6:	2b04      	cmp	r3, #4
 8010df8:	d0c6      	beq.n	8010d88 <_dtoa_r+0x8c0>
 8010dfa:	331c      	adds	r3, #28
 8010dfc:	e7bd      	b.n	8010d7a <_dtoa_r+0x8b2>
 8010dfe:	0013      	movs	r3, r2
 8010e00:	e7fb      	b.n	8010dfa <_dtoa_r+0x932>
 8010e02:	9b07      	ldr	r3, [sp, #28]
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	dc36      	bgt.n	8010e76 <_dtoa_r+0x9ae>
 8010e08:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e0a:	2b02      	cmp	r3, #2
 8010e0c:	dd33      	ble.n	8010e76 <_dtoa_r+0x9ae>
 8010e0e:	9b07      	ldr	r3, [sp, #28]
 8010e10:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e14:	2b00      	cmp	r3, #0
 8010e16:	d10c      	bne.n	8010e32 <_dtoa_r+0x96a>
 8010e18:	0031      	movs	r1, r6
 8010e1a:	2205      	movs	r2, #5
 8010e1c:	9804      	ldr	r0, [sp, #16]
 8010e1e:	f7fb ffc5 	bl	800cdac <__multadd>
 8010e22:	0006      	movs	r6, r0
 8010e24:	0001      	movs	r1, r0
 8010e26:	9805      	ldr	r0, [sp, #20]
 8010e28:	f7fc fa10 	bl	800d24c <__mcmp>
 8010e2c:	2800      	cmp	r0, #0
 8010e2e:	dd00      	ble.n	8010e32 <_dtoa_r+0x96a>
 8010e30:	e59f      	b.n	8010972 <_dtoa_r+0x4aa>
 8010e32:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010e34:	43db      	mvns	r3, r3
 8010e36:	9303      	str	r3, [sp, #12]
 8010e38:	9b06      	ldr	r3, [sp, #24]
 8010e3a:	9308      	str	r3, [sp, #32]
 8010e3c:	2500      	movs	r5, #0
 8010e3e:	0031      	movs	r1, r6
 8010e40:	9804      	ldr	r0, [sp, #16]
 8010e42:	f7fb ffa9 	bl	800cd98 <_Bfree>
 8010e46:	2f00      	cmp	r7, #0
 8010e48:	d100      	bne.n	8010e4c <_dtoa_r+0x984>
 8010e4a:	e6a3      	b.n	8010b94 <_dtoa_r+0x6cc>
 8010e4c:	2d00      	cmp	r5, #0
 8010e4e:	d005      	beq.n	8010e5c <_dtoa_r+0x994>
 8010e50:	42bd      	cmp	r5, r7
 8010e52:	d003      	beq.n	8010e5c <_dtoa_r+0x994>
 8010e54:	0029      	movs	r1, r5
 8010e56:	9804      	ldr	r0, [sp, #16]
 8010e58:	f7fb ff9e 	bl	800cd98 <_Bfree>
 8010e5c:	0039      	movs	r1, r7
 8010e5e:	9804      	ldr	r0, [sp, #16]
 8010e60:	f7fb ff9a 	bl	800cd98 <_Bfree>
 8010e64:	e696      	b.n	8010b94 <_dtoa_r+0x6cc>
 8010e66:	2600      	movs	r6, #0
 8010e68:	0037      	movs	r7, r6
 8010e6a:	e7e2      	b.n	8010e32 <_dtoa_r+0x96a>
 8010e6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010e6e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8010e70:	9303      	str	r3, [sp, #12]
 8010e72:	0037      	movs	r7, r6
 8010e74:	e57d      	b.n	8010972 <_dtoa_r+0x4aa>
 8010e76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d100      	bne.n	8010e7e <_dtoa_r+0x9b6>
 8010e7c:	e0c3      	b.n	8011006 <_dtoa_r+0xb3e>
 8010e7e:	9b07      	ldr	r3, [sp, #28]
 8010e80:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e82:	2c00      	cmp	r4, #0
 8010e84:	dd05      	ble.n	8010e92 <_dtoa_r+0x9ca>
 8010e86:	0039      	movs	r1, r7
 8010e88:	0022      	movs	r2, r4
 8010e8a:	9804      	ldr	r0, [sp, #16]
 8010e8c:	f7fc f970 	bl	800d170 <__lshift>
 8010e90:	0007      	movs	r7, r0
 8010e92:	0038      	movs	r0, r7
 8010e94:	2d00      	cmp	r5, #0
 8010e96:	d024      	beq.n	8010ee2 <_dtoa_r+0xa1a>
 8010e98:	6879      	ldr	r1, [r7, #4]
 8010e9a:	9804      	ldr	r0, [sp, #16]
 8010e9c:	f7fb ff54 	bl	800cd48 <_Balloc>
 8010ea0:	1e04      	subs	r4, r0, #0
 8010ea2:	d111      	bne.n	8010ec8 <_dtoa_r+0xa00>
 8010ea4:	0022      	movs	r2, r4
 8010ea6:	4b05      	ldr	r3, [pc, #20]	; (8010ebc <_dtoa_r+0x9f4>)
 8010ea8:	4805      	ldr	r0, [pc, #20]	; (8010ec0 <_dtoa_r+0x9f8>)
 8010eaa:	4906      	ldr	r1, [pc, #24]	; (8010ec4 <_dtoa_r+0x9fc>)
 8010eac:	e43c      	b.n	8010728 <_dtoa_r+0x260>
 8010eae:	46c0      	nop			; (mov r8, r8)
 8010eb0:	40240000 	.word	0x40240000
 8010eb4:	00000433 	.word	0x00000433
 8010eb8:	7ff00000 	.word	0x7ff00000
 8010ebc:	08014a01 	.word	0x08014a01
 8010ec0:	08014c91 	.word	0x08014c91
 8010ec4:	000002ef 	.word	0x000002ef
 8010ec8:	0039      	movs	r1, r7
 8010eca:	693a      	ldr	r2, [r7, #16]
 8010ecc:	310c      	adds	r1, #12
 8010ece:	3202      	adds	r2, #2
 8010ed0:	0092      	lsls	r2, r2, #2
 8010ed2:	300c      	adds	r0, #12
 8010ed4:	f7fb fa9d 	bl	800c412 <memcpy>
 8010ed8:	2201      	movs	r2, #1
 8010eda:	0021      	movs	r1, r4
 8010edc:	9804      	ldr	r0, [sp, #16]
 8010ede:	f7fc f947 	bl	800d170 <__lshift>
 8010ee2:	9b06      	ldr	r3, [sp, #24]
 8010ee4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010ee6:	9307      	str	r3, [sp, #28]
 8010ee8:	3b01      	subs	r3, #1
 8010eea:	189b      	adds	r3, r3, r2
 8010eec:	2201      	movs	r2, #1
 8010eee:	003d      	movs	r5, r7
 8010ef0:	0007      	movs	r7, r0
 8010ef2:	930e      	str	r3, [sp, #56]	; 0x38
 8010ef4:	9b08      	ldr	r3, [sp, #32]
 8010ef6:	4013      	ands	r3, r2
 8010ef8:	930d      	str	r3, [sp, #52]	; 0x34
 8010efa:	0031      	movs	r1, r6
 8010efc:	9805      	ldr	r0, [sp, #20]
 8010efe:	f7ff fa53 	bl	80103a8 <quorem>
 8010f02:	0029      	movs	r1, r5
 8010f04:	0004      	movs	r4, r0
 8010f06:	900b      	str	r0, [sp, #44]	; 0x2c
 8010f08:	9805      	ldr	r0, [sp, #20]
 8010f0a:	f7fc f99f 	bl	800d24c <__mcmp>
 8010f0e:	003a      	movs	r2, r7
 8010f10:	900c      	str	r0, [sp, #48]	; 0x30
 8010f12:	0031      	movs	r1, r6
 8010f14:	9804      	ldr	r0, [sp, #16]
 8010f16:	f7fc f9b5 	bl	800d284 <__mdiff>
 8010f1a:	2201      	movs	r2, #1
 8010f1c:	68c3      	ldr	r3, [r0, #12]
 8010f1e:	3430      	adds	r4, #48	; 0x30
 8010f20:	9008      	str	r0, [sp, #32]
 8010f22:	920a      	str	r2, [sp, #40]	; 0x28
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d104      	bne.n	8010f32 <_dtoa_r+0xa6a>
 8010f28:	0001      	movs	r1, r0
 8010f2a:	9805      	ldr	r0, [sp, #20]
 8010f2c:	f7fc f98e 	bl	800d24c <__mcmp>
 8010f30:	900a      	str	r0, [sp, #40]	; 0x28
 8010f32:	9908      	ldr	r1, [sp, #32]
 8010f34:	9804      	ldr	r0, [sp, #16]
 8010f36:	f7fb ff2f 	bl	800cd98 <_Bfree>
 8010f3a:	9b07      	ldr	r3, [sp, #28]
 8010f3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010f3e:	3301      	adds	r3, #1
 8010f40:	9308      	str	r3, [sp, #32]
 8010f42:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010f44:	4313      	orrs	r3, r2
 8010f46:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010f48:	4313      	orrs	r3, r2
 8010f4a:	d109      	bne.n	8010f60 <_dtoa_r+0xa98>
 8010f4c:	2c39      	cmp	r4, #57	; 0x39
 8010f4e:	d022      	beq.n	8010f96 <_dtoa_r+0xace>
 8010f50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	dd01      	ble.n	8010f5a <_dtoa_r+0xa92>
 8010f56:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8010f58:	3431      	adds	r4, #49	; 0x31
 8010f5a:	9b07      	ldr	r3, [sp, #28]
 8010f5c:	701c      	strb	r4, [r3, #0]
 8010f5e:	e76e      	b.n	8010e3e <_dtoa_r+0x976>
 8010f60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	db04      	blt.n	8010f70 <_dtoa_r+0xaa8>
 8010f66:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010f68:	4313      	orrs	r3, r2
 8010f6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010f6c:	4313      	orrs	r3, r2
 8010f6e:	d11e      	bne.n	8010fae <_dtoa_r+0xae6>
 8010f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	ddf1      	ble.n	8010f5a <_dtoa_r+0xa92>
 8010f76:	9905      	ldr	r1, [sp, #20]
 8010f78:	2201      	movs	r2, #1
 8010f7a:	9804      	ldr	r0, [sp, #16]
 8010f7c:	f7fc f8f8 	bl	800d170 <__lshift>
 8010f80:	0031      	movs	r1, r6
 8010f82:	9005      	str	r0, [sp, #20]
 8010f84:	f7fc f962 	bl	800d24c <__mcmp>
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	dc02      	bgt.n	8010f92 <_dtoa_r+0xaca>
 8010f8c:	d1e5      	bne.n	8010f5a <_dtoa_r+0xa92>
 8010f8e:	07e3      	lsls	r3, r4, #31
 8010f90:	d5e3      	bpl.n	8010f5a <_dtoa_r+0xa92>
 8010f92:	2c39      	cmp	r4, #57	; 0x39
 8010f94:	d1df      	bne.n	8010f56 <_dtoa_r+0xa8e>
 8010f96:	2339      	movs	r3, #57	; 0x39
 8010f98:	9a07      	ldr	r2, [sp, #28]
 8010f9a:	7013      	strb	r3, [r2, #0]
 8010f9c:	9b08      	ldr	r3, [sp, #32]
 8010f9e:	9308      	str	r3, [sp, #32]
 8010fa0:	3b01      	subs	r3, #1
 8010fa2:	781a      	ldrb	r2, [r3, #0]
 8010fa4:	2a39      	cmp	r2, #57	; 0x39
 8010fa6:	d063      	beq.n	8011070 <_dtoa_r+0xba8>
 8010fa8:	3201      	adds	r2, #1
 8010faa:	701a      	strb	r2, [r3, #0]
 8010fac:	e747      	b.n	8010e3e <_dtoa_r+0x976>
 8010fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	dd03      	ble.n	8010fbc <_dtoa_r+0xaf4>
 8010fb4:	2c39      	cmp	r4, #57	; 0x39
 8010fb6:	d0ee      	beq.n	8010f96 <_dtoa_r+0xace>
 8010fb8:	3401      	adds	r4, #1
 8010fba:	e7ce      	b.n	8010f5a <_dtoa_r+0xa92>
 8010fbc:	9b07      	ldr	r3, [sp, #28]
 8010fbe:	9a07      	ldr	r2, [sp, #28]
 8010fc0:	701c      	strb	r4, [r3, #0]
 8010fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010fc4:	4293      	cmp	r3, r2
 8010fc6:	d03e      	beq.n	8011046 <_dtoa_r+0xb7e>
 8010fc8:	2300      	movs	r3, #0
 8010fca:	220a      	movs	r2, #10
 8010fcc:	9905      	ldr	r1, [sp, #20]
 8010fce:	9804      	ldr	r0, [sp, #16]
 8010fd0:	f7fb feec 	bl	800cdac <__multadd>
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	9005      	str	r0, [sp, #20]
 8010fd8:	220a      	movs	r2, #10
 8010fda:	0029      	movs	r1, r5
 8010fdc:	9804      	ldr	r0, [sp, #16]
 8010fde:	42bd      	cmp	r5, r7
 8010fe0:	d106      	bne.n	8010ff0 <_dtoa_r+0xb28>
 8010fe2:	f7fb fee3 	bl	800cdac <__multadd>
 8010fe6:	0005      	movs	r5, r0
 8010fe8:	0007      	movs	r7, r0
 8010fea:	9b08      	ldr	r3, [sp, #32]
 8010fec:	9307      	str	r3, [sp, #28]
 8010fee:	e784      	b.n	8010efa <_dtoa_r+0xa32>
 8010ff0:	f7fb fedc 	bl	800cdac <__multadd>
 8010ff4:	0039      	movs	r1, r7
 8010ff6:	0005      	movs	r5, r0
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	220a      	movs	r2, #10
 8010ffc:	9804      	ldr	r0, [sp, #16]
 8010ffe:	f7fb fed5 	bl	800cdac <__multadd>
 8011002:	0007      	movs	r7, r0
 8011004:	e7f1      	b.n	8010fea <_dtoa_r+0xb22>
 8011006:	9b07      	ldr	r3, [sp, #28]
 8011008:	930b      	str	r3, [sp, #44]	; 0x2c
 801100a:	2500      	movs	r5, #0
 801100c:	0031      	movs	r1, r6
 801100e:	9805      	ldr	r0, [sp, #20]
 8011010:	f7ff f9ca 	bl	80103a8 <quorem>
 8011014:	9b06      	ldr	r3, [sp, #24]
 8011016:	3030      	adds	r0, #48	; 0x30
 8011018:	5558      	strb	r0, [r3, r5]
 801101a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801101c:	3501      	adds	r5, #1
 801101e:	0004      	movs	r4, r0
 8011020:	42ab      	cmp	r3, r5
 8011022:	dd07      	ble.n	8011034 <_dtoa_r+0xb6c>
 8011024:	2300      	movs	r3, #0
 8011026:	220a      	movs	r2, #10
 8011028:	9905      	ldr	r1, [sp, #20]
 801102a:	9804      	ldr	r0, [sp, #16]
 801102c:	f7fb febe 	bl	800cdac <__multadd>
 8011030:	9005      	str	r0, [sp, #20]
 8011032:	e7eb      	b.n	801100c <_dtoa_r+0xb44>
 8011034:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011036:	2301      	movs	r3, #1
 8011038:	2a00      	cmp	r2, #0
 801103a:	dd00      	ble.n	801103e <_dtoa_r+0xb76>
 801103c:	0013      	movs	r3, r2
 801103e:	2500      	movs	r5, #0
 8011040:	9a06      	ldr	r2, [sp, #24]
 8011042:	18d3      	adds	r3, r2, r3
 8011044:	9308      	str	r3, [sp, #32]
 8011046:	9905      	ldr	r1, [sp, #20]
 8011048:	2201      	movs	r2, #1
 801104a:	9804      	ldr	r0, [sp, #16]
 801104c:	f7fc f890 	bl	800d170 <__lshift>
 8011050:	0031      	movs	r1, r6
 8011052:	9005      	str	r0, [sp, #20]
 8011054:	f7fc f8fa 	bl	800d24c <__mcmp>
 8011058:	2800      	cmp	r0, #0
 801105a:	dc9f      	bgt.n	8010f9c <_dtoa_r+0xad4>
 801105c:	d101      	bne.n	8011062 <_dtoa_r+0xb9a>
 801105e:	07e4      	lsls	r4, r4, #31
 8011060:	d49c      	bmi.n	8010f9c <_dtoa_r+0xad4>
 8011062:	9b08      	ldr	r3, [sp, #32]
 8011064:	9308      	str	r3, [sp, #32]
 8011066:	3b01      	subs	r3, #1
 8011068:	781a      	ldrb	r2, [r3, #0]
 801106a:	2a30      	cmp	r2, #48	; 0x30
 801106c:	d0fa      	beq.n	8011064 <_dtoa_r+0xb9c>
 801106e:	e6e6      	b.n	8010e3e <_dtoa_r+0x976>
 8011070:	9a06      	ldr	r2, [sp, #24]
 8011072:	429a      	cmp	r2, r3
 8011074:	d193      	bne.n	8010f9e <_dtoa_r+0xad6>
 8011076:	9b03      	ldr	r3, [sp, #12]
 8011078:	3301      	adds	r3, #1
 801107a:	9303      	str	r3, [sp, #12]
 801107c:	2331      	movs	r3, #49	; 0x31
 801107e:	7013      	strb	r3, [r2, #0]
 8011080:	e6dd      	b.n	8010e3e <_dtoa_r+0x976>
 8011082:	4b09      	ldr	r3, [pc, #36]	; (80110a8 <_dtoa_r+0xbe0>)
 8011084:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8011086:	9306      	str	r3, [sp, #24]
 8011088:	4b08      	ldr	r3, [pc, #32]	; (80110ac <_dtoa_r+0xbe4>)
 801108a:	2a00      	cmp	r2, #0
 801108c:	d001      	beq.n	8011092 <_dtoa_r+0xbca>
 801108e:	f7ff fa4c 	bl	801052a <_dtoa_r+0x62>
 8011092:	f7ff fa4c 	bl	801052e <_dtoa_r+0x66>
 8011096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011098:	2b00      	cmp	r3, #0
 801109a:	dcb6      	bgt.n	801100a <_dtoa_r+0xb42>
 801109c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801109e:	2b02      	cmp	r3, #2
 80110a0:	dd00      	ble.n	80110a4 <_dtoa_r+0xbdc>
 80110a2:	e6b6      	b.n	8010e12 <_dtoa_r+0x94a>
 80110a4:	e7b1      	b.n	801100a <_dtoa_r+0xb42>
 80110a6:	46c0      	nop			; (mov r8, r8)
 80110a8:	08014c84 	.word	0x08014c84
 80110ac:	08014c8c 	.word	0x08014c8c

080110b0 <realloc>:
 80110b0:	b510      	push	{r4, lr}
 80110b2:	4b03      	ldr	r3, [pc, #12]	; (80110c0 <realloc+0x10>)
 80110b4:	000a      	movs	r2, r1
 80110b6:	0001      	movs	r1, r0
 80110b8:	6818      	ldr	r0, [r3, #0]
 80110ba:	f000 f803 	bl	80110c4 <_realloc_r>
 80110be:	bd10      	pop	{r4, pc}
 80110c0:	200006d0 	.word	0x200006d0

080110c4 <_realloc_r>:
 80110c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110c6:	b087      	sub	sp, #28
 80110c8:	1e0c      	subs	r4, r1, #0
 80110ca:	9001      	str	r0, [sp, #4]
 80110cc:	9205      	str	r2, [sp, #20]
 80110ce:	d106      	bne.n	80110de <_realloc_r+0x1a>
 80110d0:	0011      	movs	r1, r2
 80110d2:	f7f9 fd5f 	bl	800ab94 <_malloc_r>
 80110d6:	0007      	movs	r7, r0
 80110d8:	0038      	movs	r0, r7
 80110da:	b007      	add	sp, #28
 80110dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110de:	9801      	ldr	r0, [sp, #4]
 80110e0:	f7f9 ff6c 	bl	800afbc <__malloc_lock>
 80110e4:	0023      	movs	r3, r4
 80110e6:	3b08      	subs	r3, #8
 80110e8:	685f      	ldr	r7, [r3, #4]
 80110ea:	9304      	str	r3, [sp, #16]
 80110ec:	9b05      	ldr	r3, [sp, #20]
 80110ee:	330b      	adds	r3, #11
 80110f0:	2b16      	cmp	r3, #22
 80110f2:	d908      	bls.n	8011106 <_realloc_r+0x42>
 80110f4:	2207      	movs	r2, #7
 80110f6:	4393      	bics	r3, r2
 80110f8:	9300      	str	r3, [sp, #0]
 80110fa:	d506      	bpl.n	801110a <_realloc_r+0x46>
 80110fc:	230c      	movs	r3, #12
 80110fe:	9a01      	ldr	r2, [sp, #4]
 8011100:	2700      	movs	r7, #0
 8011102:	6013      	str	r3, [r2, #0]
 8011104:	e7e8      	b.n	80110d8 <_realloc_r+0x14>
 8011106:	2310      	movs	r3, #16
 8011108:	9300      	str	r3, [sp, #0]
 801110a:	9b00      	ldr	r3, [sp, #0]
 801110c:	9a05      	ldr	r2, [sp, #20]
 801110e:	4293      	cmp	r3, r2
 8011110:	d3f4      	bcc.n	80110fc <_realloc_r+0x38>
 8011112:	9b04      	ldr	r3, [sp, #16]
 8011114:	003a      	movs	r2, r7
 8011116:	9302      	str	r3, [sp, #8]
 8011118:	2303      	movs	r3, #3
 801111a:	439a      	bics	r2, r3
 801111c:	9b00      	ldr	r3, [sp, #0]
 801111e:	9203      	str	r2, [sp, #12]
 8011120:	4293      	cmp	r3, r2
 8011122:	dc00      	bgt.n	8011126 <_realloc_r+0x62>
 8011124:	e169      	b.n	80113fa <_realloc_r+0x336>
 8011126:	9b04      	ldr	r3, [sp, #16]
 8011128:	48b8      	ldr	r0, [pc, #736]	; (801140c <_realloc_r+0x348>)
 801112a:	189b      	adds	r3, r3, r2
 801112c:	6882      	ldr	r2, [r0, #8]
 801112e:	4694      	mov	ip, r2
 8011130:	685a      	ldr	r2, [r3, #4]
 8011132:	459c      	cmp	ip, r3
 8011134:	d006      	beq.n	8011144 <_realloc_r+0x80>
 8011136:	2501      	movs	r5, #1
 8011138:	0011      	movs	r1, r2
 801113a:	43a9      	bics	r1, r5
 801113c:	1859      	adds	r1, r3, r1
 801113e:	6849      	ldr	r1, [r1, #4]
 8011140:	4229      	tst	r1, r5
 8011142:	d144      	bne.n	80111ce <_realloc_r+0x10a>
 8011144:	2103      	movs	r1, #3
 8011146:	438a      	bics	r2, r1
 8011148:	9903      	ldr	r1, [sp, #12]
 801114a:	188e      	adds	r6, r1, r2
 801114c:	9900      	ldr	r1, [sp, #0]
 801114e:	459c      	cmp	ip, r3
 8011150:	d117      	bne.n	8011182 <_realloc_r+0xbe>
 8011152:	3110      	adds	r1, #16
 8011154:	42b1      	cmp	r1, r6
 8011156:	dc3c      	bgt.n	80111d2 <_realloc_r+0x10e>
 8011158:	9a00      	ldr	r2, [sp, #0]
 801115a:	2101      	movs	r1, #1
 801115c:	4694      	mov	ip, r2
 801115e:	1ab6      	subs	r6, r6, r2
 8011160:	0022      	movs	r2, r4
 8011162:	9b04      	ldr	r3, [sp, #16]
 8011164:	430e      	orrs	r6, r1
 8011166:	4463      	add	r3, ip
 8011168:	6083      	str	r3, [r0, #8]
 801116a:	3a08      	subs	r2, #8
 801116c:	605e      	str	r6, [r3, #4]
 801116e:	6853      	ldr	r3, [r2, #4]
 8011170:	9801      	ldr	r0, [sp, #4]
 8011172:	400b      	ands	r3, r1
 8011174:	4661      	mov	r1, ip
 8011176:	430b      	orrs	r3, r1
 8011178:	6053      	str	r3, [r2, #4]
 801117a:	f7f9 ff27 	bl	800afcc <__malloc_unlock>
 801117e:	0027      	movs	r7, r4
 8011180:	e7aa      	b.n	80110d8 <_realloc_r+0x14>
 8011182:	42b1      	cmp	r1, r6
 8011184:	dc25      	bgt.n	80111d2 <_realloc_r+0x10e>
 8011186:	68da      	ldr	r2, [r3, #12]
 8011188:	689b      	ldr	r3, [r3, #8]
 801118a:	60da      	str	r2, [r3, #12]
 801118c:	6093      	str	r3, [r2, #8]
 801118e:	9b00      	ldr	r3, [sp, #0]
 8011190:	9a02      	ldr	r2, [sp, #8]
 8011192:	1af4      	subs	r4, r6, r3
 8011194:	9b02      	ldr	r3, [sp, #8]
 8011196:	1992      	adds	r2, r2, r6
 8011198:	6858      	ldr	r0, [r3, #4]
 801119a:	2301      	movs	r3, #1
 801119c:	4018      	ands	r0, r3
 801119e:	2c0f      	cmp	r4, #15
 80111a0:	d800      	bhi.n	80111a4 <_realloc_r+0xe0>
 80111a2:	e12c      	b.n	80113fe <_realloc_r+0x33a>
 80111a4:	9d00      	ldr	r5, [sp, #0]
 80111a6:	9902      	ldr	r1, [sp, #8]
 80111a8:	4328      	orrs	r0, r5
 80111aa:	1949      	adds	r1, r1, r5
 80111ac:	9d02      	ldr	r5, [sp, #8]
 80111ae:	431c      	orrs	r4, r3
 80111b0:	6068      	str	r0, [r5, #4]
 80111b2:	604c      	str	r4, [r1, #4]
 80111b4:	6850      	ldr	r0, [r2, #4]
 80111b6:	3108      	adds	r1, #8
 80111b8:	4303      	orrs	r3, r0
 80111ba:	6053      	str	r3, [r2, #4]
 80111bc:	9801      	ldr	r0, [sp, #4]
 80111be:	f7fb f9a3 	bl	800c508 <_free_r>
 80111c2:	9801      	ldr	r0, [sp, #4]
 80111c4:	f7f9 ff02 	bl	800afcc <__malloc_unlock>
 80111c8:	9f02      	ldr	r7, [sp, #8]
 80111ca:	3708      	adds	r7, #8
 80111cc:	e784      	b.n	80110d8 <_realloc_r+0x14>
 80111ce:	2200      	movs	r2, #0
 80111d0:	0013      	movs	r3, r2
 80111d2:	07ff      	lsls	r7, r7, #31
 80111d4:	d500      	bpl.n	80111d8 <_realloc_r+0x114>
 80111d6:	e0c6      	b.n	8011366 <_realloc_r+0x2a2>
 80111d8:	0021      	movs	r1, r4
 80111da:	2003      	movs	r0, #3
 80111dc:	3908      	subs	r1, #8
 80111de:	680d      	ldr	r5, [r1, #0]
 80111e0:	9904      	ldr	r1, [sp, #16]
 80111e2:	1b4d      	subs	r5, r1, r5
 80111e4:	6869      	ldr	r1, [r5, #4]
 80111e6:	4381      	bics	r1, r0
 80111e8:	9803      	ldr	r0, [sp, #12]
 80111ea:	180f      	adds	r7, r1, r0
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d100      	bne.n	80111f2 <_realloc_r+0x12e>
 80111f0:	e084      	b.n	80112fc <_realloc_r+0x238>
 80111f2:	19d6      	adds	r6, r2, r7
 80111f4:	459c      	cmp	ip, r3
 80111f6:	d148      	bne.n	801128a <_realloc_r+0x1c6>
 80111f8:	9b00      	ldr	r3, [sp, #0]
 80111fa:	3310      	adds	r3, #16
 80111fc:	42b3      	cmp	r3, r6
 80111fe:	dc7d      	bgt.n	80112fc <_realloc_r+0x238>
 8011200:	68aa      	ldr	r2, [r5, #8]
 8011202:	68eb      	ldr	r3, [r5, #12]
 8011204:	002f      	movs	r7, r5
 8011206:	60d3      	str	r3, [r2, #12]
 8011208:	609a      	str	r2, [r3, #8]
 801120a:	0002      	movs	r2, r0
 801120c:	3a04      	subs	r2, #4
 801120e:	3708      	adds	r7, #8
 8011210:	2a24      	cmp	r2, #36	; 0x24
 8011212:	d835      	bhi.n	8011280 <_realloc_r+0x1bc>
 8011214:	003b      	movs	r3, r7
 8011216:	2a13      	cmp	r2, #19
 8011218:	d908      	bls.n	801122c <_realloc_r+0x168>
 801121a:	6823      	ldr	r3, [r4, #0]
 801121c:	60ab      	str	r3, [r5, #8]
 801121e:	6863      	ldr	r3, [r4, #4]
 8011220:	60eb      	str	r3, [r5, #12]
 8011222:	2a1b      	cmp	r2, #27
 8011224:	d81a      	bhi.n	801125c <_realloc_r+0x198>
 8011226:	002b      	movs	r3, r5
 8011228:	3408      	adds	r4, #8
 801122a:	3310      	adds	r3, #16
 801122c:	6822      	ldr	r2, [r4, #0]
 801122e:	601a      	str	r2, [r3, #0]
 8011230:	6862      	ldr	r2, [r4, #4]
 8011232:	605a      	str	r2, [r3, #4]
 8011234:	68a2      	ldr	r2, [r4, #8]
 8011236:	609a      	str	r2, [r3, #8]
 8011238:	9b00      	ldr	r3, [sp, #0]
 801123a:	4a74      	ldr	r2, [pc, #464]	; (801140c <_realloc_r+0x348>)
 801123c:	18eb      	adds	r3, r5, r3
 801123e:	6093      	str	r3, [r2, #8]
 8011240:	9a00      	ldr	r2, [sp, #0]
 8011242:	1ab6      	subs	r6, r6, r2
 8011244:	2201      	movs	r2, #1
 8011246:	4316      	orrs	r6, r2
 8011248:	605e      	str	r6, [r3, #4]
 801124a:	686b      	ldr	r3, [r5, #4]
 801124c:	4013      	ands	r3, r2
 801124e:	9a00      	ldr	r2, [sp, #0]
 8011250:	4313      	orrs	r3, r2
 8011252:	606b      	str	r3, [r5, #4]
 8011254:	9801      	ldr	r0, [sp, #4]
 8011256:	f7f9 feb9 	bl	800afcc <__malloc_unlock>
 801125a:	e73d      	b.n	80110d8 <_realloc_r+0x14>
 801125c:	68a3      	ldr	r3, [r4, #8]
 801125e:	612b      	str	r3, [r5, #16]
 8011260:	68e3      	ldr	r3, [r4, #12]
 8011262:	616b      	str	r3, [r5, #20]
 8011264:	2a24      	cmp	r2, #36	; 0x24
 8011266:	d003      	beq.n	8011270 <_realloc_r+0x1ac>
 8011268:	002b      	movs	r3, r5
 801126a:	3410      	adds	r4, #16
 801126c:	3318      	adds	r3, #24
 801126e:	e7dd      	b.n	801122c <_realloc_r+0x168>
 8011270:	6923      	ldr	r3, [r4, #16]
 8011272:	61ab      	str	r3, [r5, #24]
 8011274:	002b      	movs	r3, r5
 8011276:	6962      	ldr	r2, [r4, #20]
 8011278:	3320      	adds	r3, #32
 801127a:	61ea      	str	r2, [r5, #28]
 801127c:	3418      	adds	r4, #24
 801127e:	e7d5      	b.n	801122c <_realloc_r+0x168>
 8011280:	0021      	movs	r1, r4
 8011282:	0038      	movs	r0, r7
 8011284:	f001 fb2f 	bl	80128e6 <memmove>
 8011288:	e7d6      	b.n	8011238 <_realloc_r+0x174>
 801128a:	9a00      	ldr	r2, [sp, #0]
 801128c:	42b2      	cmp	r2, r6
 801128e:	dc35      	bgt.n	80112fc <_realloc_r+0x238>
 8011290:	0028      	movs	r0, r5
 8011292:	68da      	ldr	r2, [r3, #12]
 8011294:	689b      	ldr	r3, [r3, #8]
 8011296:	3008      	adds	r0, #8
 8011298:	60da      	str	r2, [r3, #12]
 801129a:	6093      	str	r3, [r2, #8]
 801129c:	68aa      	ldr	r2, [r5, #8]
 801129e:	68eb      	ldr	r3, [r5, #12]
 80112a0:	60d3      	str	r3, [r2, #12]
 80112a2:	609a      	str	r2, [r3, #8]
 80112a4:	9a03      	ldr	r2, [sp, #12]
 80112a6:	3a04      	subs	r2, #4
 80112a8:	2a24      	cmp	r2, #36	; 0x24
 80112aa:	d823      	bhi.n	80112f4 <_realloc_r+0x230>
 80112ac:	2a13      	cmp	r2, #19
 80112ae:	d907      	bls.n	80112c0 <_realloc_r+0x1fc>
 80112b0:	6823      	ldr	r3, [r4, #0]
 80112b2:	60ab      	str	r3, [r5, #8]
 80112b4:	6863      	ldr	r3, [r4, #4]
 80112b6:	60eb      	str	r3, [r5, #12]
 80112b8:	2a1b      	cmp	r2, #27
 80112ba:	d809      	bhi.n	80112d0 <_realloc_r+0x20c>
 80112bc:	3408      	adds	r4, #8
 80112be:	3008      	adds	r0, #8
 80112c0:	6823      	ldr	r3, [r4, #0]
 80112c2:	6003      	str	r3, [r0, #0]
 80112c4:	6863      	ldr	r3, [r4, #4]
 80112c6:	6043      	str	r3, [r0, #4]
 80112c8:	68a3      	ldr	r3, [r4, #8]
 80112ca:	6083      	str	r3, [r0, #8]
 80112cc:	9502      	str	r5, [sp, #8]
 80112ce:	e75e      	b.n	801118e <_realloc_r+0xca>
 80112d0:	68a3      	ldr	r3, [r4, #8]
 80112d2:	612b      	str	r3, [r5, #16]
 80112d4:	68e3      	ldr	r3, [r4, #12]
 80112d6:	616b      	str	r3, [r5, #20]
 80112d8:	2a24      	cmp	r2, #36	; 0x24
 80112da:	d003      	beq.n	80112e4 <_realloc_r+0x220>
 80112dc:	0028      	movs	r0, r5
 80112de:	3410      	adds	r4, #16
 80112e0:	3018      	adds	r0, #24
 80112e2:	e7ed      	b.n	80112c0 <_realloc_r+0x1fc>
 80112e4:	0028      	movs	r0, r5
 80112e6:	6923      	ldr	r3, [r4, #16]
 80112e8:	3020      	adds	r0, #32
 80112ea:	61ab      	str	r3, [r5, #24]
 80112ec:	6963      	ldr	r3, [r4, #20]
 80112ee:	3418      	adds	r4, #24
 80112f0:	61eb      	str	r3, [r5, #28]
 80112f2:	e7e5      	b.n	80112c0 <_realloc_r+0x1fc>
 80112f4:	0021      	movs	r1, r4
 80112f6:	f001 faf6 	bl	80128e6 <memmove>
 80112fa:	e7e7      	b.n	80112cc <_realloc_r+0x208>
 80112fc:	9b00      	ldr	r3, [sp, #0]
 80112fe:	42bb      	cmp	r3, r7
 8011300:	dc31      	bgt.n	8011366 <_realloc_r+0x2a2>
 8011302:	0028      	movs	r0, r5
 8011304:	68aa      	ldr	r2, [r5, #8]
 8011306:	68eb      	ldr	r3, [r5, #12]
 8011308:	3008      	adds	r0, #8
 801130a:	60d3      	str	r3, [r2, #12]
 801130c:	609a      	str	r2, [r3, #8]
 801130e:	9a03      	ldr	r2, [sp, #12]
 8011310:	3a04      	subs	r2, #4
 8011312:	2a24      	cmp	r2, #36	; 0x24
 8011314:	d823      	bhi.n	801135e <_realloc_r+0x29a>
 8011316:	2a13      	cmp	r2, #19
 8011318:	d907      	bls.n	801132a <_realloc_r+0x266>
 801131a:	6823      	ldr	r3, [r4, #0]
 801131c:	60ab      	str	r3, [r5, #8]
 801131e:	6863      	ldr	r3, [r4, #4]
 8011320:	60eb      	str	r3, [r5, #12]
 8011322:	2a1b      	cmp	r2, #27
 8011324:	d809      	bhi.n	801133a <_realloc_r+0x276>
 8011326:	3408      	adds	r4, #8
 8011328:	3008      	adds	r0, #8
 801132a:	6823      	ldr	r3, [r4, #0]
 801132c:	6003      	str	r3, [r0, #0]
 801132e:	6863      	ldr	r3, [r4, #4]
 8011330:	6043      	str	r3, [r0, #4]
 8011332:	68a3      	ldr	r3, [r4, #8]
 8011334:	6083      	str	r3, [r0, #8]
 8011336:	003e      	movs	r6, r7
 8011338:	e7c8      	b.n	80112cc <_realloc_r+0x208>
 801133a:	68a3      	ldr	r3, [r4, #8]
 801133c:	612b      	str	r3, [r5, #16]
 801133e:	68e3      	ldr	r3, [r4, #12]
 8011340:	616b      	str	r3, [r5, #20]
 8011342:	2a24      	cmp	r2, #36	; 0x24
 8011344:	d003      	beq.n	801134e <_realloc_r+0x28a>
 8011346:	0028      	movs	r0, r5
 8011348:	3410      	adds	r4, #16
 801134a:	3018      	adds	r0, #24
 801134c:	e7ed      	b.n	801132a <_realloc_r+0x266>
 801134e:	0028      	movs	r0, r5
 8011350:	6923      	ldr	r3, [r4, #16]
 8011352:	3020      	adds	r0, #32
 8011354:	61ab      	str	r3, [r5, #24]
 8011356:	6963      	ldr	r3, [r4, #20]
 8011358:	3418      	adds	r4, #24
 801135a:	61eb      	str	r3, [r5, #28]
 801135c:	e7e5      	b.n	801132a <_realloc_r+0x266>
 801135e:	0021      	movs	r1, r4
 8011360:	f001 fac1 	bl	80128e6 <memmove>
 8011364:	e7e7      	b.n	8011336 <_realloc_r+0x272>
 8011366:	9905      	ldr	r1, [sp, #20]
 8011368:	9801      	ldr	r0, [sp, #4]
 801136a:	f7f9 fc13 	bl	800ab94 <_malloc_r>
 801136e:	1e07      	subs	r7, r0, #0
 8011370:	d100      	bne.n	8011374 <_realloc_r+0x2b0>
 8011372:	e76f      	b.n	8011254 <_realloc_r+0x190>
 8011374:	0023      	movs	r3, r4
 8011376:	2201      	movs	r2, #1
 8011378:	3b08      	subs	r3, #8
 801137a:	685b      	ldr	r3, [r3, #4]
 801137c:	4393      	bics	r3, r2
 801137e:	9a04      	ldr	r2, [sp, #16]
 8011380:	18d3      	adds	r3, r2, r3
 8011382:	0002      	movs	r2, r0
 8011384:	3a08      	subs	r2, #8
 8011386:	4293      	cmp	r3, r2
 8011388:	d105      	bne.n	8011396 <_realloc_r+0x2d2>
 801138a:	685e      	ldr	r6, [r3, #4]
 801138c:	2303      	movs	r3, #3
 801138e:	439e      	bics	r6, r3
 8011390:	9b03      	ldr	r3, [sp, #12]
 8011392:	18f6      	adds	r6, r6, r3
 8011394:	e6fb      	b.n	801118e <_realloc_r+0xca>
 8011396:	9a03      	ldr	r2, [sp, #12]
 8011398:	3a04      	subs	r2, #4
 801139a:	2a24      	cmp	r2, #36	; 0x24
 801139c:	d829      	bhi.n	80113f2 <_realloc_r+0x32e>
 801139e:	0003      	movs	r3, r0
 80113a0:	0021      	movs	r1, r4
 80113a2:	2a13      	cmp	r2, #19
 80113a4:	d908      	bls.n	80113b8 <_realloc_r+0x2f4>
 80113a6:	6823      	ldr	r3, [r4, #0]
 80113a8:	6003      	str	r3, [r0, #0]
 80113aa:	6863      	ldr	r3, [r4, #4]
 80113ac:	6043      	str	r3, [r0, #4]
 80113ae:	2a1b      	cmp	r2, #27
 80113b0:	d80d      	bhi.n	80113ce <_realloc_r+0x30a>
 80113b2:	0003      	movs	r3, r0
 80113b4:	3108      	adds	r1, #8
 80113b6:	3308      	adds	r3, #8
 80113b8:	680a      	ldr	r2, [r1, #0]
 80113ba:	601a      	str	r2, [r3, #0]
 80113bc:	684a      	ldr	r2, [r1, #4]
 80113be:	605a      	str	r2, [r3, #4]
 80113c0:	688a      	ldr	r2, [r1, #8]
 80113c2:	609a      	str	r2, [r3, #8]
 80113c4:	0021      	movs	r1, r4
 80113c6:	9801      	ldr	r0, [sp, #4]
 80113c8:	f7fb f89e 	bl	800c508 <_free_r>
 80113cc:	e742      	b.n	8011254 <_realloc_r+0x190>
 80113ce:	68a3      	ldr	r3, [r4, #8]
 80113d0:	6083      	str	r3, [r0, #8]
 80113d2:	68e3      	ldr	r3, [r4, #12]
 80113d4:	60c3      	str	r3, [r0, #12]
 80113d6:	2a24      	cmp	r2, #36	; 0x24
 80113d8:	d003      	beq.n	80113e2 <_realloc_r+0x31e>
 80113da:	0003      	movs	r3, r0
 80113dc:	3110      	adds	r1, #16
 80113de:	3310      	adds	r3, #16
 80113e0:	e7ea      	b.n	80113b8 <_realloc_r+0x2f4>
 80113e2:	6923      	ldr	r3, [r4, #16]
 80113e4:	3118      	adds	r1, #24
 80113e6:	6103      	str	r3, [r0, #16]
 80113e8:	0003      	movs	r3, r0
 80113ea:	6962      	ldr	r2, [r4, #20]
 80113ec:	3318      	adds	r3, #24
 80113ee:	6142      	str	r2, [r0, #20]
 80113f0:	e7e2      	b.n	80113b8 <_realloc_r+0x2f4>
 80113f2:	0021      	movs	r1, r4
 80113f4:	f001 fa77 	bl	80128e6 <memmove>
 80113f8:	e7e4      	b.n	80113c4 <_realloc_r+0x300>
 80113fa:	9e03      	ldr	r6, [sp, #12]
 80113fc:	e6c7      	b.n	801118e <_realloc_r+0xca>
 80113fe:	9902      	ldr	r1, [sp, #8]
 8011400:	4306      	orrs	r6, r0
 8011402:	604e      	str	r6, [r1, #4]
 8011404:	6851      	ldr	r1, [r2, #4]
 8011406:	430b      	orrs	r3, r1
 8011408:	6053      	str	r3, [r2, #4]
 801140a:	e6da      	b.n	80111c2 <_realloc_r+0xfe>
 801140c:	20000028 	.word	0x20000028

08011410 <_strtoll_l.constprop.0>:
 8011410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011412:	b08d      	sub	sp, #52	; 0x34
 8011414:	9203      	str	r2, [sp, #12]
 8011416:	4a53      	ldr	r2, [pc, #332]	; (8011564 <_strtoll_l.constprop.0+0x154>)
 8011418:	001e      	movs	r6, r3
 801141a:	9102      	str	r1, [sp, #8]
 801141c:	000b      	movs	r3, r1
 801141e:	4694      	mov	ip, r2
 8011420:	2108      	movs	r1, #8
 8011422:	900a      	str	r0, [sp, #40]	; 0x28
 8011424:	001a      	movs	r2, r3
 8011426:	4660      	mov	r0, ip
 8011428:	7814      	ldrb	r4, [r2, #0]
 801142a:	3301      	adds	r3, #1
 801142c:	5d00      	ldrb	r0, [r0, r4]
 801142e:	001d      	movs	r5, r3
 8011430:	0007      	movs	r7, r0
 8011432:	400f      	ands	r7, r1
 8011434:	4208      	tst	r0, r1
 8011436:	d1f5      	bne.n	8011424 <_strtoll_l.constprop.0+0x14>
 8011438:	2c2d      	cmp	r4, #45	; 0x2d
 801143a:	d153      	bne.n	80114e4 <_strtoll_l.constprop.0+0xd4>
 801143c:	781c      	ldrb	r4, [r3, #0]
 801143e:	2301      	movs	r3, #1
 8011440:	1c95      	adds	r5, r2, #2
 8011442:	9301      	str	r3, [sp, #4]
 8011444:	2e00      	cmp	r6, #0
 8011446:	d100      	bne.n	801144a <_strtoll_l.constprop.0+0x3a>
 8011448:	e086      	b.n	8011558 <_strtoll_l.constprop.0+0x148>
 801144a:	2e10      	cmp	r6, #16
 801144c:	d10a      	bne.n	8011464 <_strtoll_l.constprop.0+0x54>
 801144e:	2c30      	cmp	r4, #48	; 0x30
 8011450:	d108      	bne.n	8011464 <_strtoll_l.constprop.0+0x54>
 8011452:	2220      	movs	r2, #32
 8011454:	782b      	ldrb	r3, [r5, #0]
 8011456:	4393      	bics	r3, r2
 8011458:	2b58      	cmp	r3, #88	; 0x58
 801145a:	d000      	beq.n	801145e <_strtoll_l.constprop.0+0x4e>
 801145c:	e076      	b.n	801154c <_strtoll_l.constprop.0+0x13c>
 801145e:	2610      	movs	r6, #16
 8011460:	786c      	ldrb	r4, [r5, #1]
 8011462:	3502      	adds	r5, #2
 8011464:	2001      	movs	r0, #1
 8011466:	2300      	movs	r3, #0
 8011468:	493f      	ldr	r1, [pc, #252]	; (8011568 <_strtoll_l.constprop.0+0x158>)
 801146a:	9a01      	ldr	r2, [sp, #4]
 801146c:	4240      	negs	r0, r0
 801146e:	1812      	adds	r2, r2, r0
 8011470:	414b      	adcs	r3, r1
 8011472:	9204      	str	r2, [sp, #16]
 8011474:	9305      	str	r3, [sp, #20]
 8011476:	9804      	ldr	r0, [sp, #16]
 8011478:	9905      	ldr	r1, [sp, #20]
 801147a:	17f3      	asrs	r3, r6, #31
 801147c:	0032      	movs	r2, r6
 801147e:	930b      	str	r3, [sp, #44]	; 0x2c
 8011480:	f7ef f810 	bl	80004a4 <__aeabi_uldivmod>
 8011484:	2300      	movs	r3, #0
 8011486:	000f      	movs	r7, r1
 8011488:	9008      	str	r0, [sp, #32]
 801148a:	2100      	movs	r1, #0
 801148c:	2000      	movs	r0, #0
 801148e:	9209      	str	r2, [sp, #36]	; 0x24
 8011490:	0022      	movs	r2, r4
 8011492:	3a30      	subs	r2, #48	; 0x30
 8011494:	2a09      	cmp	r2, #9
 8011496:	d82b      	bhi.n	80114f0 <_strtoll_l.constprop.0+0xe0>
 8011498:	0014      	movs	r4, r2
 801149a:	42a6      	cmp	r6, r4
 801149c:	dd37      	ble.n	801150e <_strtoll_l.constprop.0+0xfe>
 801149e:	1c5a      	adds	r2, r3, #1
 80114a0:	d01d      	beq.n	80114de <_strtoll_l.constprop.0+0xce>
 80114a2:	42b9      	cmp	r1, r7
 80114a4:	d830      	bhi.n	8011508 <_strtoll_l.constprop.0+0xf8>
 80114a6:	d102      	bne.n	80114ae <_strtoll_l.constprop.0+0x9e>
 80114a8:	9b08      	ldr	r3, [sp, #32]
 80114aa:	4298      	cmp	r0, r3
 80114ac:	d82c      	bhi.n	8011508 <_strtoll_l.constprop.0+0xf8>
 80114ae:	9b08      	ldr	r3, [sp, #32]
 80114b0:	4283      	cmp	r3, r0
 80114b2:	d106      	bne.n	80114c2 <_strtoll_l.constprop.0+0xb2>
 80114b4:	428f      	cmp	r7, r1
 80114b6:	d104      	bne.n	80114c2 <_strtoll_l.constprop.0+0xb2>
 80114b8:	2301      	movs	r3, #1
 80114ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80114bc:	425b      	negs	r3, r3
 80114be:	42a2      	cmp	r2, r4
 80114c0:	db0d      	blt.n	80114de <_strtoll_l.constprop.0+0xce>
 80114c2:	000b      	movs	r3, r1
 80114c4:	0002      	movs	r2, r0
 80114c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80114c8:	0030      	movs	r0, r6
 80114ca:	f7ef f80b 	bl	80004e4 <__aeabi_lmul>
 80114ce:	17e3      	asrs	r3, r4, #31
 80114d0:	9406      	str	r4, [sp, #24]
 80114d2:	9307      	str	r3, [sp, #28]
 80114d4:	9b06      	ldr	r3, [sp, #24]
 80114d6:	9c07      	ldr	r4, [sp, #28]
 80114d8:	18c0      	adds	r0, r0, r3
 80114da:	4161      	adcs	r1, r4
 80114dc:	2301      	movs	r3, #1
 80114de:	782c      	ldrb	r4, [r5, #0]
 80114e0:	3501      	adds	r5, #1
 80114e2:	e7d5      	b.n	8011490 <_strtoll_l.constprop.0+0x80>
 80114e4:	9701      	str	r7, [sp, #4]
 80114e6:	2c2b      	cmp	r4, #43	; 0x2b
 80114e8:	d1ac      	bne.n	8011444 <_strtoll_l.constprop.0+0x34>
 80114ea:	781c      	ldrb	r4, [r3, #0]
 80114ec:	1c95      	adds	r5, r2, #2
 80114ee:	e7a9      	b.n	8011444 <_strtoll_l.constprop.0+0x34>
 80114f0:	0022      	movs	r2, r4
 80114f2:	3a41      	subs	r2, #65	; 0x41
 80114f4:	2a19      	cmp	r2, #25
 80114f6:	d801      	bhi.n	80114fc <_strtoll_l.constprop.0+0xec>
 80114f8:	3c37      	subs	r4, #55	; 0x37
 80114fa:	e7ce      	b.n	801149a <_strtoll_l.constprop.0+0x8a>
 80114fc:	0022      	movs	r2, r4
 80114fe:	3a61      	subs	r2, #97	; 0x61
 8011500:	2a19      	cmp	r2, #25
 8011502:	d804      	bhi.n	801150e <_strtoll_l.constprop.0+0xfe>
 8011504:	3c57      	subs	r4, #87	; 0x57
 8011506:	e7c8      	b.n	801149a <_strtoll_l.constprop.0+0x8a>
 8011508:	2301      	movs	r3, #1
 801150a:	425b      	negs	r3, r3
 801150c:	e7e7      	b.n	80114de <_strtoll_l.constprop.0+0xce>
 801150e:	1c5a      	adds	r2, r3, #1
 8011510:	d109      	bne.n	8011526 <_strtoll_l.constprop.0+0x116>
 8011512:	9804      	ldr	r0, [sp, #16]
 8011514:	9905      	ldr	r1, [sp, #20]
 8011516:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011518:	3323      	adds	r3, #35	; 0x23
 801151a:	6013      	str	r3, [r2, #0]
 801151c:	9b03      	ldr	r3, [sp, #12]
 801151e:	2b00      	cmp	r3, #0
 8011520:	d10e      	bne.n	8011540 <_strtoll_l.constprop.0+0x130>
 8011522:	b00d      	add	sp, #52	; 0x34
 8011524:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011526:	9a01      	ldr	r2, [sp, #4]
 8011528:	2a00      	cmp	r2, #0
 801152a:	d004      	beq.n	8011536 <_strtoll_l.constprop.0+0x126>
 801152c:	0006      	movs	r6, r0
 801152e:	000f      	movs	r7, r1
 8011530:	2100      	movs	r1, #0
 8011532:	4270      	negs	r0, r6
 8011534:	41b9      	sbcs	r1, r7
 8011536:	9a03      	ldr	r2, [sp, #12]
 8011538:	2a00      	cmp	r2, #0
 801153a:	d0f2      	beq.n	8011522 <_strtoll_l.constprop.0+0x112>
 801153c:	2b00      	cmp	r3, #0
 801153e:	d001      	beq.n	8011544 <_strtoll_l.constprop.0+0x134>
 8011540:	1e6b      	subs	r3, r5, #1
 8011542:	9302      	str	r3, [sp, #8]
 8011544:	9b03      	ldr	r3, [sp, #12]
 8011546:	9a02      	ldr	r2, [sp, #8]
 8011548:	601a      	str	r2, [r3, #0]
 801154a:	e7ea      	b.n	8011522 <_strtoll_l.constprop.0+0x112>
 801154c:	2430      	movs	r4, #48	; 0x30
 801154e:	2e00      	cmp	r6, #0
 8011550:	d000      	beq.n	8011554 <_strtoll_l.constprop.0+0x144>
 8011552:	e787      	b.n	8011464 <_strtoll_l.constprop.0+0x54>
 8011554:	3608      	adds	r6, #8
 8011556:	e785      	b.n	8011464 <_strtoll_l.constprop.0+0x54>
 8011558:	2c30      	cmp	r4, #48	; 0x30
 801155a:	d100      	bne.n	801155e <_strtoll_l.constprop.0+0x14e>
 801155c:	e779      	b.n	8011452 <_strtoll_l.constprop.0+0x42>
 801155e:	260a      	movs	r6, #10
 8011560:	e780      	b.n	8011464 <_strtoll_l.constprop.0+0x54>
 8011562:	46c0      	nop			; (mov r8, r8)
 8011564:	080148f9 	.word	0x080148f9
 8011568:	7fffffff 	.word	0x7fffffff

0801156c <_strtoll_r>:
 801156c:	b510      	push	{r4, lr}
 801156e:	f7ff ff4f 	bl	8011410 <_strtoll_l.constprop.0>
 8011572:	bd10      	pop	{r4, pc}

08011574 <_strtoull_l.constprop.0>:
 8011574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011576:	b08b      	sub	sp, #44	; 0x2c
 8011578:	9202      	str	r2, [sp, #8]
 801157a:	4a54      	ldr	r2, [pc, #336]	; (80116cc <_strtoull_l.constprop.0+0x158>)
 801157c:	001e      	movs	r6, r3
 801157e:	9101      	str	r1, [sp, #4]
 8011580:	000b      	movs	r3, r1
 8011582:	4694      	mov	ip, r2
 8011584:	2108      	movs	r1, #8
 8011586:	9009      	str	r0, [sp, #36]	; 0x24
 8011588:	001a      	movs	r2, r3
 801158a:	4660      	mov	r0, ip
 801158c:	7814      	ldrb	r4, [r2, #0]
 801158e:	3301      	adds	r3, #1
 8011590:	5d00      	ldrb	r0, [r0, r4]
 8011592:	001d      	movs	r5, r3
 8011594:	0007      	movs	r7, r0
 8011596:	400f      	ands	r7, r1
 8011598:	4208      	tst	r0, r1
 801159a:	d1f5      	bne.n	8011588 <_strtoull_l.constprop.0+0x14>
 801159c:	2c2d      	cmp	r4, #45	; 0x2d
 801159e:	d154      	bne.n	801164a <_strtoull_l.constprop.0+0xd6>
 80115a0:	781c      	ldrb	r4, [r3, #0]
 80115a2:	2301      	movs	r3, #1
 80115a4:	1c95      	adds	r5, r2, #2
 80115a6:	9306      	str	r3, [sp, #24]
 80115a8:	2e00      	cmp	r6, #0
 80115aa:	d100      	bne.n	80115ae <_strtoull_l.constprop.0+0x3a>
 80115ac:	e088      	b.n	80116c0 <_strtoull_l.constprop.0+0x14c>
 80115ae:	2e10      	cmp	r6, #16
 80115b0:	d10a      	bne.n	80115c8 <_strtoull_l.constprop.0+0x54>
 80115b2:	2c30      	cmp	r4, #48	; 0x30
 80115b4:	d108      	bne.n	80115c8 <_strtoull_l.constprop.0+0x54>
 80115b6:	2220      	movs	r2, #32
 80115b8:	782b      	ldrb	r3, [r5, #0]
 80115ba:	4393      	bics	r3, r2
 80115bc:	2b58      	cmp	r3, #88	; 0x58
 80115be:	d000      	beq.n	80115c2 <_strtoull_l.constprop.0+0x4e>
 80115c0:	e078      	b.n	80116b4 <_strtoull_l.constprop.0+0x140>
 80115c2:	2610      	movs	r6, #16
 80115c4:	786c      	ldrb	r4, [r5, #1]
 80115c6:	3502      	adds	r5, #2
 80115c8:	17f7      	asrs	r7, r6, #31
 80115ca:	0032      	movs	r2, r6
 80115cc:	003b      	movs	r3, r7
 80115ce:	2001      	movs	r0, #1
 80115d0:	4240      	negs	r0, r0
 80115d2:	17c1      	asrs	r1, r0, #31
 80115d4:	f7ee ff66 	bl	80004a4 <__aeabi_uldivmod>
 80115d8:	0032      	movs	r2, r6
 80115da:	9007      	str	r0, [sp, #28]
 80115dc:	9103      	str	r1, [sp, #12]
 80115de:	003b      	movs	r3, r7
 80115e0:	2001      	movs	r0, #1
 80115e2:	4240      	negs	r0, r0
 80115e4:	17c1      	asrs	r1, r0, #31
 80115e6:	f7ee ff5d 	bl	80004a4 <__aeabi_uldivmod>
 80115ea:	2300      	movs	r3, #0
 80115ec:	2000      	movs	r0, #0
 80115ee:	2100      	movs	r1, #0
 80115f0:	9208      	str	r2, [sp, #32]
 80115f2:	0022      	movs	r2, r4
 80115f4:	3a30      	subs	r2, #48	; 0x30
 80115f6:	2a09      	cmp	r2, #9
 80115f8:	d82d      	bhi.n	8011656 <_strtoull_l.constprop.0+0xe2>
 80115fa:	0014      	movs	r4, r2
 80115fc:	42a6      	cmp	r6, r4
 80115fe:	dd39      	ble.n	8011674 <_strtoull_l.constprop.0+0x100>
 8011600:	1c5a      	adds	r2, r3, #1
 8011602:	d01f      	beq.n	8011644 <_strtoull_l.constprop.0+0xd0>
 8011604:	9b03      	ldr	r3, [sp, #12]
 8011606:	4299      	cmp	r1, r3
 8011608:	d831      	bhi.n	801166e <_strtoull_l.constprop.0+0xfa>
 801160a:	d102      	bne.n	8011612 <_strtoull_l.constprop.0+0x9e>
 801160c:	9b07      	ldr	r3, [sp, #28]
 801160e:	4298      	cmp	r0, r3
 8011610:	d82d      	bhi.n	801166e <_strtoull_l.constprop.0+0xfa>
 8011612:	9b07      	ldr	r3, [sp, #28]
 8011614:	4283      	cmp	r3, r0
 8011616:	d107      	bne.n	8011628 <_strtoull_l.constprop.0+0xb4>
 8011618:	9b03      	ldr	r3, [sp, #12]
 801161a:	428b      	cmp	r3, r1
 801161c:	d104      	bne.n	8011628 <_strtoull_l.constprop.0+0xb4>
 801161e:	2301      	movs	r3, #1
 8011620:	9a08      	ldr	r2, [sp, #32]
 8011622:	425b      	negs	r3, r3
 8011624:	42a2      	cmp	r2, r4
 8011626:	db0d      	blt.n	8011644 <_strtoull_l.constprop.0+0xd0>
 8011628:	000b      	movs	r3, r1
 801162a:	0002      	movs	r2, r0
 801162c:	0039      	movs	r1, r7
 801162e:	0030      	movs	r0, r6
 8011630:	f7ee ff58 	bl	80004e4 <__aeabi_lmul>
 8011634:	17e3      	asrs	r3, r4, #31
 8011636:	9404      	str	r4, [sp, #16]
 8011638:	9305      	str	r3, [sp, #20]
 801163a:	9b04      	ldr	r3, [sp, #16]
 801163c:	9c05      	ldr	r4, [sp, #20]
 801163e:	18c0      	adds	r0, r0, r3
 8011640:	4161      	adcs	r1, r4
 8011642:	2301      	movs	r3, #1
 8011644:	782c      	ldrb	r4, [r5, #0]
 8011646:	3501      	adds	r5, #1
 8011648:	e7d3      	b.n	80115f2 <_strtoull_l.constprop.0+0x7e>
 801164a:	9706      	str	r7, [sp, #24]
 801164c:	2c2b      	cmp	r4, #43	; 0x2b
 801164e:	d1ab      	bne.n	80115a8 <_strtoull_l.constprop.0+0x34>
 8011650:	781c      	ldrb	r4, [r3, #0]
 8011652:	1c95      	adds	r5, r2, #2
 8011654:	e7a8      	b.n	80115a8 <_strtoull_l.constprop.0+0x34>
 8011656:	0022      	movs	r2, r4
 8011658:	3a41      	subs	r2, #65	; 0x41
 801165a:	2a19      	cmp	r2, #25
 801165c:	d801      	bhi.n	8011662 <_strtoull_l.constprop.0+0xee>
 801165e:	3c37      	subs	r4, #55	; 0x37
 8011660:	e7cc      	b.n	80115fc <_strtoull_l.constprop.0+0x88>
 8011662:	0022      	movs	r2, r4
 8011664:	3a61      	subs	r2, #97	; 0x61
 8011666:	2a19      	cmp	r2, #25
 8011668:	d804      	bhi.n	8011674 <_strtoull_l.constprop.0+0x100>
 801166a:	3c57      	subs	r4, #87	; 0x57
 801166c:	e7c6      	b.n	80115fc <_strtoull_l.constprop.0+0x88>
 801166e:	2301      	movs	r3, #1
 8011670:	425b      	negs	r3, r3
 8011672:	e7e7      	b.n	8011644 <_strtoull_l.constprop.0+0xd0>
 8011674:	1c5a      	adds	r2, r3, #1
 8011676:	d10a      	bne.n	801168e <_strtoull_l.constprop.0+0x11a>
 8011678:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801167a:	3323      	adds	r3, #35	; 0x23
 801167c:	6013      	str	r3, [r2, #0]
 801167e:	9b02      	ldr	r3, [sp, #8]
 8011680:	2001      	movs	r0, #1
 8011682:	4240      	negs	r0, r0
 8011684:	17c1      	asrs	r1, r0, #31
 8011686:	2b00      	cmp	r3, #0
 8011688:	d10e      	bne.n	80116a8 <_strtoull_l.constprop.0+0x134>
 801168a:	b00b      	add	sp, #44	; 0x2c
 801168c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801168e:	9a06      	ldr	r2, [sp, #24]
 8011690:	2a00      	cmp	r2, #0
 8011692:	d004      	beq.n	801169e <_strtoull_l.constprop.0+0x12a>
 8011694:	0006      	movs	r6, r0
 8011696:	000f      	movs	r7, r1
 8011698:	2100      	movs	r1, #0
 801169a:	4270      	negs	r0, r6
 801169c:	41b9      	sbcs	r1, r7
 801169e:	9a02      	ldr	r2, [sp, #8]
 80116a0:	2a00      	cmp	r2, #0
 80116a2:	d0f2      	beq.n	801168a <_strtoull_l.constprop.0+0x116>
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d001      	beq.n	80116ac <_strtoull_l.constprop.0+0x138>
 80116a8:	1e6b      	subs	r3, r5, #1
 80116aa:	9301      	str	r3, [sp, #4]
 80116ac:	9b02      	ldr	r3, [sp, #8]
 80116ae:	9a01      	ldr	r2, [sp, #4]
 80116b0:	601a      	str	r2, [r3, #0]
 80116b2:	e7ea      	b.n	801168a <_strtoull_l.constprop.0+0x116>
 80116b4:	2430      	movs	r4, #48	; 0x30
 80116b6:	2e00      	cmp	r6, #0
 80116b8:	d000      	beq.n	80116bc <_strtoull_l.constprop.0+0x148>
 80116ba:	e785      	b.n	80115c8 <_strtoull_l.constprop.0+0x54>
 80116bc:	3608      	adds	r6, #8
 80116be:	e783      	b.n	80115c8 <_strtoull_l.constprop.0+0x54>
 80116c0:	2c30      	cmp	r4, #48	; 0x30
 80116c2:	d100      	bne.n	80116c6 <_strtoull_l.constprop.0+0x152>
 80116c4:	e777      	b.n	80115b6 <_strtoull_l.constprop.0+0x42>
 80116c6:	260a      	movs	r6, #10
 80116c8:	e77e      	b.n	80115c8 <_strtoull_l.constprop.0+0x54>
 80116ca:	46c0      	nop			; (mov r8, r8)
 80116cc:	080148f9 	.word	0x080148f9

080116d0 <_strtoull_r>:
 80116d0:	b510      	push	{r4, lr}
 80116d2:	f7ff ff4f 	bl	8011574 <_strtoull_l.constprop.0>
 80116d6:	bd10      	pop	{r4, pc}

080116d8 <_mbrtowc_r>:
 80116d8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80116da:	0004      	movs	r4, r0
 80116dc:	0010      	movs	r0, r2
 80116de:	4a0b      	ldr	r2, [pc, #44]	; (801170c <_mbrtowc_r+0x34>)
 80116e0:	9d06      	ldr	r5, [sp, #24]
 80116e2:	32e4      	adds	r2, #228	; 0xe4
 80116e4:	6816      	ldr	r6, [r2, #0]
 80116e6:	2800      	cmp	r0, #0
 80116e8:	d10c      	bne.n	8011704 <_mbrtowc_r+0x2c>
 80116ea:	2301      	movs	r3, #1
 80116ec:	0001      	movs	r1, r0
 80116ee:	4a08      	ldr	r2, [pc, #32]	; (8011710 <_mbrtowc_r+0x38>)
 80116f0:	9500      	str	r5, [sp, #0]
 80116f2:	0020      	movs	r0, r4
 80116f4:	47b0      	blx	r6
 80116f6:	1c43      	adds	r3, r0, #1
 80116f8:	d103      	bne.n	8011702 <_mbrtowc_r+0x2a>
 80116fa:	2300      	movs	r3, #0
 80116fc:	602b      	str	r3, [r5, #0]
 80116fe:	338a      	adds	r3, #138	; 0x8a
 8011700:	6023      	str	r3, [r4, #0]
 8011702:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8011704:	0002      	movs	r2, r0
 8011706:	9500      	str	r5, [sp, #0]
 8011708:	e7f3      	b.n	80116f2 <_mbrtowc_r+0x1a>
 801170a:	46c0      	nop			; (mov r8, r8)
 801170c:	20000444 	.word	0x20000444
 8011710:	08014c83 	.word	0x08014c83

08011714 <iswspace>:
 8011714:	b510      	push	{r4, lr}
 8011716:	2100      	movs	r1, #0
 8011718:	f000 f802 	bl	8011720 <iswspace_l>
 801171c:	bd10      	pop	{r4, pc}
	...

08011720 <iswspace_l>:
 8011720:	0003      	movs	r3, r0
 8011722:	2000      	movs	r0, #0
 8011724:	2bff      	cmp	r3, #255	; 0xff
 8011726:	d803      	bhi.n	8011730 <iswspace_l+0x10>
 8011728:	4a02      	ldr	r2, [pc, #8]	; (8011734 <iswspace_l+0x14>)
 801172a:	5cd0      	ldrb	r0, [r2, r3]
 801172c:	2308      	movs	r3, #8
 801172e:	4018      	ands	r0, r3
 8011730:	4770      	bx	lr
 8011732:	46c0      	nop			; (mov r8, r8)
 8011734:	080148f9 	.word	0x080148f9

08011738 <fiprintf>:
 8011738:	b40e      	push	{r1, r2, r3}
 801173a:	b517      	push	{r0, r1, r2, r4, lr}
 801173c:	4c05      	ldr	r4, [pc, #20]	; (8011754 <fiprintf+0x1c>)
 801173e:	ab05      	add	r3, sp, #20
 8011740:	cb04      	ldmia	r3!, {r2}
 8011742:	0001      	movs	r1, r0
 8011744:	6820      	ldr	r0, [r4, #0]
 8011746:	9301      	str	r3, [sp, #4]
 8011748:	f000 f954 	bl	80119f4 <_vfiprintf_r>
 801174c:	bc1e      	pop	{r1, r2, r3, r4}
 801174e:	bc08      	pop	{r3}
 8011750:	b003      	add	sp, #12
 8011752:	4718      	bx	r3
 8011754:	200006d0 	.word	0x200006d0

08011758 <__ssprint_r>:
 8011758:	b5f0      	push	{r4, r5, r6, r7, lr}
 801175a:	6813      	ldr	r3, [r2, #0]
 801175c:	b087      	sub	sp, #28
 801175e:	0017      	movs	r7, r2
 8011760:	9303      	str	r3, [sp, #12]
 8011762:	6893      	ldr	r3, [r2, #8]
 8011764:	2200      	movs	r2, #0
 8011766:	000c      	movs	r4, r1
 8011768:	9005      	str	r0, [sp, #20]
 801176a:	9202      	str	r2, [sp, #8]
 801176c:	9201      	str	r2, [sp, #4]
 801176e:	4293      	cmp	r3, r2
 8011770:	d10d      	bne.n	801178e <__ssprint_r+0x36>
 8011772:	2000      	movs	r0, #0
 8011774:	2300      	movs	r3, #0
 8011776:	607b      	str	r3, [r7, #4]
 8011778:	b007      	add	sp, #28
 801177a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801177c:	9b03      	ldr	r3, [sp, #12]
 801177e:	681b      	ldr	r3, [r3, #0]
 8011780:	9302      	str	r3, [sp, #8]
 8011782:	9b03      	ldr	r3, [sp, #12]
 8011784:	685b      	ldr	r3, [r3, #4]
 8011786:	9301      	str	r3, [sp, #4]
 8011788:	9b03      	ldr	r3, [sp, #12]
 801178a:	3308      	adds	r3, #8
 801178c:	9303      	str	r3, [sp, #12]
 801178e:	9a01      	ldr	r2, [sp, #4]
 8011790:	68a6      	ldr	r6, [r4, #8]
 8011792:	6823      	ldr	r3, [r4, #0]
 8011794:	2a00      	cmp	r2, #0
 8011796:	d0f1      	beq.n	801177c <__ssprint_r+0x24>
 8011798:	42b2      	cmp	r2, r6
 801179a:	d32e      	bcc.n	80117fa <__ssprint_r+0xa2>
 801179c:	2190      	movs	r1, #144	; 0x90
 801179e:	89a2      	ldrh	r2, [r4, #12]
 80117a0:	00c9      	lsls	r1, r1, #3
 80117a2:	420a      	tst	r2, r1
 80117a4:	d029      	beq.n	80117fa <__ssprint_r+0xa2>
 80117a6:	2003      	movs	r0, #3
 80117a8:	6921      	ldr	r1, [r4, #16]
 80117aa:	1a5b      	subs	r3, r3, r1
 80117ac:	9304      	str	r3, [sp, #16]
 80117ae:	6963      	ldr	r3, [r4, #20]
 80117b0:	4343      	muls	r3, r0
 80117b2:	0fdd      	lsrs	r5, r3, #31
 80117b4:	18ed      	adds	r5, r5, r3
 80117b6:	9b04      	ldr	r3, [sp, #16]
 80117b8:	9801      	ldr	r0, [sp, #4]
 80117ba:	3301      	adds	r3, #1
 80117bc:	181b      	adds	r3, r3, r0
 80117be:	106d      	asrs	r5, r5, #1
 80117c0:	42ab      	cmp	r3, r5
 80117c2:	d900      	bls.n	80117c6 <__ssprint_r+0x6e>
 80117c4:	001d      	movs	r5, r3
 80117c6:	0552      	lsls	r2, r2, #21
 80117c8:	d532      	bpl.n	8011830 <__ssprint_r+0xd8>
 80117ca:	0029      	movs	r1, r5
 80117cc:	9805      	ldr	r0, [sp, #20]
 80117ce:	f7f9 f9e1 	bl	800ab94 <_malloc_r>
 80117d2:	1e06      	subs	r6, r0, #0
 80117d4:	d036      	beq.n	8011844 <__ssprint_r+0xec>
 80117d6:	9a04      	ldr	r2, [sp, #16]
 80117d8:	6921      	ldr	r1, [r4, #16]
 80117da:	f7fa fe1a 	bl	800c412 <memcpy>
 80117de:	89a2      	ldrh	r2, [r4, #12]
 80117e0:	4b1e      	ldr	r3, [pc, #120]	; (801185c <__ssprint_r+0x104>)
 80117e2:	401a      	ands	r2, r3
 80117e4:	2380      	movs	r3, #128	; 0x80
 80117e6:	4313      	orrs	r3, r2
 80117e8:	81a3      	strh	r3, [r4, #12]
 80117ea:	9b04      	ldr	r3, [sp, #16]
 80117ec:	6126      	str	r6, [r4, #16]
 80117ee:	18f6      	adds	r6, r6, r3
 80117f0:	6026      	str	r6, [r4, #0]
 80117f2:	6165      	str	r5, [r4, #20]
 80117f4:	9e01      	ldr	r6, [sp, #4]
 80117f6:	1aed      	subs	r5, r5, r3
 80117f8:	60a5      	str	r5, [r4, #8]
 80117fa:	9b01      	ldr	r3, [sp, #4]
 80117fc:	429e      	cmp	r6, r3
 80117fe:	d900      	bls.n	8011802 <__ssprint_r+0xaa>
 8011800:	001e      	movs	r6, r3
 8011802:	0032      	movs	r2, r6
 8011804:	9902      	ldr	r1, [sp, #8]
 8011806:	6820      	ldr	r0, [r4, #0]
 8011808:	f001 f86d 	bl	80128e6 <memmove>
 801180c:	9a01      	ldr	r2, [sp, #4]
 801180e:	68a3      	ldr	r3, [r4, #8]
 8011810:	4694      	mov	ip, r2
 8011812:	1b9b      	subs	r3, r3, r6
 8011814:	60a3      	str	r3, [r4, #8]
 8011816:	6823      	ldr	r3, [r4, #0]
 8011818:	199b      	adds	r3, r3, r6
 801181a:	6023      	str	r3, [r4, #0]
 801181c:	9b02      	ldr	r3, [sp, #8]
 801181e:	4463      	add	r3, ip
 8011820:	9302      	str	r3, [sp, #8]
 8011822:	68bb      	ldr	r3, [r7, #8]
 8011824:	1a9b      	subs	r3, r3, r2
 8011826:	60bb      	str	r3, [r7, #8]
 8011828:	d0a3      	beq.n	8011772 <__ssprint_r+0x1a>
 801182a:	2300      	movs	r3, #0
 801182c:	9301      	str	r3, [sp, #4]
 801182e:	e7ae      	b.n	801178e <__ssprint_r+0x36>
 8011830:	002a      	movs	r2, r5
 8011832:	9805      	ldr	r0, [sp, #20]
 8011834:	f7ff fc46 	bl	80110c4 <_realloc_r>
 8011838:	1e06      	subs	r6, r0, #0
 801183a:	d1d6      	bne.n	80117ea <__ssprint_r+0x92>
 801183c:	6921      	ldr	r1, [r4, #16]
 801183e:	9805      	ldr	r0, [sp, #20]
 8011840:	f7fa fe62 	bl	800c508 <_free_r>
 8011844:	230c      	movs	r3, #12
 8011846:	9a05      	ldr	r2, [sp, #20]
 8011848:	2001      	movs	r0, #1
 801184a:	6013      	str	r3, [r2, #0]
 801184c:	89a2      	ldrh	r2, [r4, #12]
 801184e:	3334      	adds	r3, #52	; 0x34
 8011850:	4313      	orrs	r3, r2
 8011852:	81a3      	strh	r3, [r4, #12]
 8011854:	2300      	movs	r3, #0
 8011856:	4240      	negs	r0, r0
 8011858:	60bb      	str	r3, [r7, #8]
 801185a:	e78b      	b.n	8011774 <__ssprint_r+0x1c>
 801185c:	fffffb7f 	.word	0xfffffb7f

08011860 <_sungetc_r>:
 8011860:	b570      	push	{r4, r5, r6, lr}
 8011862:	0014      	movs	r4, r2
 8011864:	1c4b      	adds	r3, r1, #1
 8011866:	d103      	bne.n	8011870 <_sungetc_r+0x10>
 8011868:	2501      	movs	r5, #1
 801186a:	426d      	negs	r5, r5
 801186c:	0028      	movs	r0, r5
 801186e:	bd70      	pop	{r4, r5, r6, pc}
 8011870:	8993      	ldrh	r3, [r2, #12]
 8011872:	2220      	movs	r2, #32
 8011874:	4393      	bics	r3, r2
 8011876:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8011878:	81a3      	strh	r3, [r4, #12]
 801187a:	b2ce      	uxtb	r6, r1
 801187c:	6863      	ldr	r3, [r4, #4]
 801187e:	b2cd      	uxtb	r5, r1
 8011880:	2a00      	cmp	r2, #0
 8011882:	d010      	beq.n	80118a6 <_sungetc_r+0x46>
 8011884:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8011886:	429a      	cmp	r2, r3
 8011888:	dd07      	ble.n	801189a <_sungetc_r+0x3a>
 801188a:	6823      	ldr	r3, [r4, #0]
 801188c:	3b01      	subs	r3, #1
 801188e:	6023      	str	r3, [r4, #0]
 8011890:	701e      	strb	r6, [r3, #0]
 8011892:	6863      	ldr	r3, [r4, #4]
 8011894:	3301      	adds	r3, #1
 8011896:	6063      	str	r3, [r4, #4]
 8011898:	e7e8      	b.n	801186c <_sungetc_r+0xc>
 801189a:	0021      	movs	r1, r4
 801189c:	f000 ff1a 	bl	80126d4 <__submore>
 80118a0:	2800      	cmp	r0, #0
 80118a2:	d0f2      	beq.n	801188a <_sungetc_r+0x2a>
 80118a4:	e7e0      	b.n	8011868 <_sungetc_r+0x8>
 80118a6:	6921      	ldr	r1, [r4, #16]
 80118a8:	6822      	ldr	r2, [r4, #0]
 80118aa:	2900      	cmp	r1, #0
 80118ac:	d007      	beq.n	80118be <_sungetc_r+0x5e>
 80118ae:	4291      	cmp	r1, r2
 80118b0:	d205      	bcs.n	80118be <_sungetc_r+0x5e>
 80118b2:	1e51      	subs	r1, r2, #1
 80118b4:	7808      	ldrb	r0, [r1, #0]
 80118b6:	42a8      	cmp	r0, r5
 80118b8:	d101      	bne.n	80118be <_sungetc_r+0x5e>
 80118ba:	6021      	str	r1, [r4, #0]
 80118bc:	e7ea      	b.n	8011894 <_sungetc_r+0x34>
 80118be:	63e3      	str	r3, [r4, #60]	; 0x3c
 80118c0:	0023      	movs	r3, r4
 80118c2:	3340      	adds	r3, #64	; 0x40
 80118c4:	6323      	str	r3, [r4, #48]	; 0x30
 80118c6:	2303      	movs	r3, #3
 80118c8:	6363      	str	r3, [r4, #52]	; 0x34
 80118ca:	0023      	movs	r3, r4
 80118cc:	3342      	adds	r3, #66	; 0x42
 80118ce:	63a2      	str	r2, [r4, #56]	; 0x38
 80118d0:	701e      	strb	r6, [r3, #0]
 80118d2:	6023      	str	r3, [r4, #0]
 80118d4:	2301      	movs	r3, #1
 80118d6:	e7de      	b.n	8011896 <_sungetc_r+0x36>

080118d8 <__ssrefill_r>:
 80118d8:	b510      	push	{r4, lr}
 80118da:	000c      	movs	r4, r1
 80118dc:	6b09      	ldr	r1, [r1, #48]	; 0x30
 80118de:	2900      	cmp	r1, #0
 80118e0:	d00e      	beq.n	8011900 <__ssrefill_r+0x28>
 80118e2:	0023      	movs	r3, r4
 80118e4:	3340      	adds	r3, #64	; 0x40
 80118e6:	4299      	cmp	r1, r3
 80118e8:	d001      	beq.n	80118ee <__ssrefill_r+0x16>
 80118ea:	f7fa fe0d 	bl	800c508 <_free_r>
 80118ee:	2000      	movs	r0, #0
 80118f0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80118f2:	6320      	str	r0, [r4, #48]	; 0x30
 80118f4:	6063      	str	r3, [r4, #4]
 80118f6:	4283      	cmp	r3, r0
 80118f8:	d002      	beq.n	8011900 <__ssrefill_r+0x28>
 80118fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80118fc:	6023      	str	r3, [r4, #0]
 80118fe:	bd10      	pop	{r4, pc}
 8011900:	6923      	ldr	r3, [r4, #16]
 8011902:	2001      	movs	r0, #1
 8011904:	6023      	str	r3, [r4, #0]
 8011906:	2300      	movs	r3, #0
 8011908:	89a2      	ldrh	r2, [r4, #12]
 801190a:	6063      	str	r3, [r4, #4]
 801190c:	3320      	adds	r3, #32
 801190e:	4313      	orrs	r3, r2
 8011910:	81a3      	strh	r3, [r4, #12]
 8011912:	4240      	negs	r0, r0
 8011914:	e7f3      	b.n	80118fe <__ssrefill_r+0x26>

08011916 <_sfread_r>:
 8011916:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011918:	0014      	movs	r4, r2
 801191a:	435c      	muls	r4, r3
 801191c:	b087      	sub	sp, #28
 801191e:	1e26      	subs	r6, r4, #0
 8011920:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011922:	9005      	str	r0, [sp, #20]
 8011924:	9101      	str	r1, [sp, #4]
 8011926:	9202      	str	r2, [sp, #8]
 8011928:	9303      	str	r3, [sp, #12]
 801192a:	d11e      	bne.n	801196a <_sfread_r+0x54>
 801192c:	0020      	movs	r0, r4
 801192e:	b007      	add	sp, #28
 8011930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011932:	003a      	movs	r2, r7
 8011934:	9801      	ldr	r0, [sp, #4]
 8011936:	f7fa fd6c 	bl	800c412 <memcpy>
 801193a:	682b      	ldr	r3, [r5, #0]
 801193c:	0029      	movs	r1, r5
 801193e:	19db      	adds	r3, r3, r7
 8011940:	602b      	str	r3, [r5, #0]
 8011942:	2300      	movs	r3, #0
 8011944:	606b      	str	r3, [r5, #4]
 8011946:	9b01      	ldr	r3, [sp, #4]
 8011948:	9805      	ldr	r0, [sp, #20]
 801194a:	19db      	adds	r3, r3, r7
 801194c:	9301      	str	r3, [sp, #4]
 801194e:	1bf3      	subs	r3, r6, r7
 8011950:	9304      	str	r3, [sp, #16]
 8011952:	f7ff ffc1 	bl	80118d8 <__ssrefill_r>
 8011956:	2800      	cmp	r0, #0
 8011958:	d006      	beq.n	8011968 <_sfread_r+0x52>
 801195a:	193c      	adds	r4, r7, r4
 801195c:	1ba0      	subs	r0, r4, r6
 801195e:	9902      	ldr	r1, [sp, #8]
 8011960:	f7ee fbec 	bl	800013c <__udivsi3>
 8011964:	0004      	movs	r4, r0
 8011966:	e7e1      	b.n	801192c <_sfread_r+0x16>
 8011968:	9e04      	ldr	r6, [sp, #16]
 801196a:	686f      	ldr	r7, [r5, #4]
 801196c:	6829      	ldr	r1, [r5, #0]
 801196e:	42b7      	cmp	r7, r6
 8011970:	d3df      	bcc.n	8011932 <_sfread_r+0x1c>
 8011972:	0032      	movs	r2, r6
 8011974:	9801      	ldr	r0, [sp, #4]
 8011976:	f7fa fd4c 	bl	800c412 <memcpy>
 801197a:	686b      	ldr	r3, [r5, #4]
 801197c:	9c03      	ldr	r4, [sp, #12]
 801197e:	1b9b      	subs	r3, r3, r6
 8011980:	606b      	str	r3, [r5, #4]
 8011982:	682b      	ldr	r3, [r5, #0]
 8011984:	199b      	adds	r3, r3, r6
 8011986:	602b      	str	r3, [r5, #0]
 8011988:	e7d0      	b.n	801192c <_sfread_r+0x16>

0801198a <__sprint_r>:
 801198a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801198c:	6893      	ldr	r3, [r2, #8]
 801198e:	b085      	sub	sp, #20
 8011990:	9001      	str	r0, [sp, #4]
 8011992:	000d      	movs	r5, r1
 8011994:	0014      	movs	r4, r2
 8011996:	1e18      	subs	r0, r3, #0
 8011998:	d018      	beq.n	80119cc <__sprint_r+0x42>
 801199a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801199c:	049b      	lsls	r3, r3, #18
 801199e:	d524      	bpl.n	80119ea <__sprint_r+0x60>
 80119a0:	6817      	ldr	r7, [r2, #0]
 80119a2:	2600      	movs	r6, #0
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	9302      	str	r3, [sp, #8]
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	9300      	str	r3, [sp, #0]
 80119ac:	089b      	lsrs	r3, r3, #2
 80119ae:	9303      	str	r3, [sp, #12]
 80119b0:	9b03      	ldr	r3, [sp, #12]
 80119b2:	42b3      	cmp	r3, r6
 80119b4:	dc0e      	bgt.n	80119d4 <__sprint_r+0x4a>
 80119b6:	2203      	movs	r2, #3
 80119b8:	9b00      	ldr	r3, [sp, #0]
 80119ba:	68a0      	ldr	r0, [r4, #8]
 80119bc:	4393      	bics	r3, r2
 80119be:	1ac0      	subs	r0, r0, r3
 80119c0:	60a0      	str	r0, [r4, #8]
 80119c2:	3708      	adds	r7, #8
 80119c4:	2800      	cmp	r0, #0
 80119c6:	d1ec      	bne.n	80119a2 <__sprint_r+0x18>
 80119c8:	2300      	movs	r3, #0
 80119ca:	60a3      	str	r3, [r4, #8]
 80119cc:	2300      	movs	r3, #0
 80119ce:	6063      	str	r3, [r4, #4]
 80119d0:	b005      	add	sp, #20
 80119d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119d4:	9902      	ldr	r1, [sp, #8]
 80119d6:	00b3      	lsls	r3, r6, #2
 80119d8:	58c9      	ldr	r1, [r1, r3]
 80119da:	002a      	movs	r2, r5
 80119dc:	9801      	ldr	r0, [sp, #4]
 80119de:	f000 ff59 	bl	8012894 <_fputwc_r>
 80119e2:	1c43      	adds	r3, r0, #1
 80119e4:	d0f0      	beq.n	80119c8 <__sprint_r+0x3e>
 80119e6:	3601      	adds	r6, #1
 80119e8:	e7e2      	b.n	80119b0 <__sprint_r+0x26>
 80119ea:	9801      	ldr	r0, [sp, #4]
 80119ec:	f000 fd14 	bl	8012418 <__sfvwrite_r>
 80119f0:	e7ea      	b.n	80119c8 <__sprint_r+0x3e>
	...

080119f4 <_vfiprintf_r>:
 80119f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119f6:	b0c1      	sub	sp, #260	; 0x104
 80119f8:	001c      	movs	r4, r3
 80119fa:	001f      	movs	r7, r3
 80119fc:	9006      	str	r0, [sp, #24]
 80119fe:	9103      	str	r1, [sp, #12]
 8011a00:	9207      	str	r2, [sp, #28]
 8011a02:	2800      	cmp	r0, #0
 8011a04:	d004      	beq.n	8011a10 <_vfiprintf_r+0x1c>
 8011a06:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d101      	bne.n	8011a10 <_vfiprintf_r+0x1c>
 8011a0c:	f7fa fad6 	bl	800bfbc <__sinit>
 8011a10:	9b03      	ldr	r3, [sp, #12]
 8011a12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a14:	07db      	lsls	r3, r3, #31
 8011a16:	d407      	bmi.n	8011a28 <_vfiprintf_r+0x34>
 8011a18:	9b03      	ldr	r3, [sp, #12]
 8011a1a:	899b      	ldrh	r3, [r3, #12]
 8011a1c:	059b      	lsls	r3, r3, #22
 8011a1e:	d403      	bmi.n	8011a28 <_vfiprintf_r+0x34>
 8011a20:	9b03      	ldr	r3, [sp, #12]
 8011a22:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011a24:	f7fa fce8 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 8011a28:	9b03      	ldr	r3, [sp, #12]
 8011a2a:	220c      	movs	r2, #12
 8011a2c:	5e9a      	ldrsh	r2, [r3, r2]
 8011a2e:	2380      	movs	r3, #128	; 0x80
 8011a30:	019b      	lsls	r3, r3, #6
 8011a32:	421a      	tst	r2, r3
 8011a34:	d107      	bne.n	8011a46 <_vfiprintf_r+0x52>
 8011a36:	4313      	orrs	r3, r2
 8011a38:	9a03      	ldr	r2, [sp, #12]
 8011a3a:	8193      	strh	r3, [r2, #12]
 8011a3c:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8011a3e:	4aa3      	ldr	r2, [pc, #652]	; (8011ccc <_vfiprintf_r+0x2d8>)
 8011a40:	4013      	ands	r3, r2
 8011a42:	9a03      	ldr	r2, [sp, #12]
 8011a44:	6653      	str	r3, [r2, #100]	; 0x64
 8011a46:	9b03      	ldr	r3, [sp, #12]
 8011a48:	899b      	ldrh	r3, [r3, #12]
 8011a4a:	071b      	lsls	r3, r3, #28
 8011a4c:	d503      	bpl.n	8011a56 <_vfiprintf_r+0x62>
 8011a4e:	9b03      	ldr	r3, [sp, #12]
 8011a50:	691b      	ldr	r3, [r3, #16]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d118      	bne.n	8011a88 <_vfiprintf_r+0x94>
 8011a56:	9903      	ldr	r1, [sp, #12]
 8011a58:	9806      	ldr	r0, [sp, #24]
 8011a5a:	f000 fe79 	bl	8012750 <__swsetup_r>
 8011a5e:	2800      	cmp	r0, #0
 8011a60:	d012      	beq.n	8011a88 <_vfiprintf_r+0x94>
 8011a62:	9b03      	ldr	r3, [sp, #12]
 8011a64:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a66:	07db      	lsls	r3, r3, #31
 8011a68:	d505      	bpl.n	8011a76 <_vfiprintf_r+0x82>
 8011a6a:	2301      	movs	r3, #1
 8011a6c:	425b      	negs	r3, r3
 8011a6e:	9308      	str	r3, [sp, #32]
 8011a70:	9808      	ldr	r0, [sp, #32]
 8011a72:	b041      	add	sp, #260	; 0x104
 8011a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a76:	9b03      	ldr	r3, [sp, #12]
 8011a78:	899b      	ldrh	r3, [r3, #12]
 8011a7a:	059b      	lsls	r3, r3, #22
 8011a7c:	d4f5      	bmi.n	8011a6a <_vfiprintf_r+0x76>
 8011a7e:	9b03      	ldr	r3, [sp, #12]
 8011a80:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011a82:	f7fa fcba 	bl	800c3fa <__retarget_lock_release_recursive>
 8011a86:	e7f0      	b.n	8011a6a <_vfiprintf_r+0x76>
 8011a88:	221a      	movs	r2, #26
 8011a8a:	9b03      	ldr	r3, [sp, #12]
 8011a8c:	899b      	ldrh	r3, [r3, #12]
 8011a8e:	401a      	ands	r2, r3
 8011a90:	2a0a      	cmp	r2, #10
 8011a92:	d116      	bne.n	8011ac2 <_vfiprintf_r+0xce>
 8011a94:	9a03      	ldr	r2, [sp, #12]
 8011a96:	210e      	movs	r1, #14
 8011a98:	5e52      	ldrsh	r2, [r2, r1]
 8011a9a:	2a00      	cmp	r2, #0
 8011a9c:	db11      	blt.n	8011ac2 <_vfiprintf_r+0xce>
 8011a9e:	9a03      	ldr	r2, [sp, #12]
 8011aa0:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8011aa2:	07d2      	lsls	r2, r2, #31
 8011aa4:	d405      	bmi.n	8011ab2 <_vfiprintf_r+0xbe>
 8011aa6:	059b      	lsls	r3, r3, #22
 8011aa8:	d403      	bmi.n	8011ab2 <_vfiprintf_r+0xbe>
 8011aaa:	9b03      	ldr	r3, [sp, #12]
 8011aac:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8011aae:	f7fa fca4 	bl	800c3fa <__retarget_lock_release_recursive>
 8011ab2:	0023      	movs	r3, r4
 8011ab4:	9a07      	ldr	r2, [sp, #28]
 8011ab6:	9903      	ldr	r1, [sp, #12]
 8011ab8:	9806      	ldr	r0, [sp, #24]
 8011aba:	f000 fc69 	bl	8012390 <__sbprintf>
 8011abe:	9008      	str	r0, [sp, #32]
 8011ac0:	e7d6      	b.n	8011a70 <_vfiprintf_r+0x7c>
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	ad17      	add	r5, sp, #92	; 0x5c
 8011ac6:	9514      	str	r5, [sp, #80]	; 0x50
 8011ac8:	9316      	str	r3, [sp, #88]	; 0x58
 8011aca:	9315      	str	r3, [sp, #84]	; 0x54
 8011acc:	930c      	str	r3, [sp, #48]	; 0x30
 8011ace:	930d      	str	r3, [sp, #52]	; 0x34
 8011ad0:	930e      	str	r3, [sp, #56]	; 0x38
 8011ad2:	930f      	str	r3, [sp, #60]	; 0x3c
 8011ad4:	9308      	str	r3, [sp, #32]
 8011ad6:	9c07      	ldr	r4, [sp, #28]
 8011ad8:	7823      	ldrb	r3, [r4, #0]
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d002      	beq.n	8011ae4 <_vfiprintf_r+0xf0>
 8011ade:	2b25      	cmp	r3, #37	; 0x25
 8011ae0:	d000      	beq.n	8011ae4 <_vfiprintf_r+0xf0>
 8011ae2:	e08d      	b.n	8011c00 <_vfiprintf_r+0x20c>
 8011ae4:	9b07      	ldr	r3, [sp, #28]
 8011ae6:	1ae6      	subs	r6, r4, r3
 8011ae8:	429c      	cmp	r4, r3
 8011aea:	d016      	beq.n	8011b1a <_vfiprintf_r+0x126>
 8011aec:	602b      	str	r3, [r5, #0]
 8011aee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011af0:	606e      	str	r6, [r5, #4]
 8011af2:	199b      	adds	r3, r3, r6
 8011af4:	9316      	str	r3, [sp, #88]	; 0x58
 8011af6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011af8:	3508      	adds	r5, #8
 8011afa:	3301      	adds	r3, #1
 8011afc:	9315      	str	r3, [sp, #84]	; 0x54
 8011afe:	2b07      	cmp	r3, #7
 8011b00:	dd08      	ble.n	8011b14 <_vfiprintf_r+0x120>
 8011b02:	9903      	ldr	r1, [sp, #12]
 8011b04:	9806      	ldr	r0, [sp, #24]
 8011b06:	aa14      	add	r2, sp, #80	; 0x50
 8011b08:	f7ff ff3f 	bl	801198a <__sprint_r>
 8011b0c:	2800      	cmp	r0, #0
 8011b0e:	d000      	beq.n	8011b12 <_vfiprintf_r+0x11e>
 8011b10:	e3d9      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8011b12:	ad17      	add	r5, sp, #92	; 0x5c
 8011b14:	9b08      	ldr	r3, [sp, #32]
 8011b16:	199b      	adds	r3, r3, r6
 8011b18:	9308      	str	r3, [sp, #32]
 8011b1a:	7823      	ldrb	r3, [r4, #0]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d101      	bne.n	8011b24 <_vfiprintf_r+0x130>
 8011b20:	f000 fbf6 	bl	8012310 <_vfiprintf_r+0x91c>
 8011b24:	2200      	movs	r2, #0
 8011b26:	a912      	add	r1, sp, #72	; 0x48
 8011b28:	70ca      	strb	r2, [r1, #3]
 8011b2a:	2101      	movs	r1, #1
 8011b2c:	1c63      	adds	r3, r4, #1
 8011b2e:	0014      	movs	r4, r2
 8011b30:	4249      	negs	r1, r1
 8011b32:	9105      	str	r1, [sp, #20]
 8011b34:	9209      	str	r2, [sp, #36]	; 0x24
 8011b36:	1c5a      	adds	r2, r3, #1
 8011b38:	781b      	ldrb	r3, [r3, #0]
 8011b3a:	9207      	str	r2, [sp, #28]
 8011b3c:	0018      	movs	r0, r3
 8011b3e:	3820      	subs	r0, #32
 8011b40:	285a      	cmp	r0, #90	; 0x5a
 8011b42:	d900      	bls.n	8011b46 <_vfiprintf_r+0x152>
 8011b44:	e362      	b.n	801220c <_vfiprintf_r+0x818>
 8011b46:	f7ee faef 	bl	8000128 <__gnu_thumb1_case_uhi>
 8011b4a:	0078      	.short	0x0078
 8011b4c:	03610361 	.word	0x03610361
 8011b50:	03610081 	.word	0x03610081
 8011b54:	03610361 	.word	0x03610361
 8011b58:	0361005d 	.word	0x0361005d
 8011b5c:	00830361 	.word	0x00830361
 8011b60:	0361008b 	.word	0x0361008b
 8011b64:	008f0089 	.word	0x008f0089
 8011b68:	00ad0361 	.word	0x00ad0361
 8011b6c:	00af00af 	.word	0x00af00af
 8011b70:	00af00af 	.word	0x00af00af
 8011b74:	00af00af 	.word	0x00af00af
 8011b78:	00af00af 	.word	0x00af00af
 8011b7c:	036100af 	.word	0x036100af
 8011b80:	03610361 	.word	0x03610361
 8011b84:	03610361 	.word	0x03610361
 8011b88:	03610361 	.word	0x03610361
 8011b8c:	03610361 	.word	0x03610361
 8011b90:	00e600da 	.word	0x00e600da
 8011b94:	03610361 	.word	0x03610361
 8011b98:	03610361 	.word	0x03610361
 8011b9c:	03610361 	.word	0x03610361
 8011ba0:	03610361 	.word	0x03610361
 8011ba4:	03610361 	.word	0x03610361
 8011ba8:	03610143 	.word	0x03610143
 8011bac:	03610361 	.word	0x03610361
 8011bb0:	03610182 	.word	0x03610182
 8011bb4:	0361027c 	.word	0x0361027c
 8011bb8:	02ae0361 	.word	0x02ae0361
 8011bbc:	03610361 	.word	0x03610361
 8011bc0:	03610361 	.word	0x03610361
 8011bc4:	03610361 	.word	0x03610361
 8011bc8:	03610361 	.word	0x03610361
 8011bcc:	03610361 	.word	0x03610361
 8011bd0:	00e800da 	.word	0x00e800da
 8011bd4:	03610361 	.word	0x03610361
 8011bd8:	00c30361 	.word	0x00c30361
 8011bdc:	00d600e8 	.word	0x00d600e8
 8011be0:	00cf0361 	.word	0x00cf0361
 8011be4:	01260361 	.word	0x01260361
 8011be8:	01740145 	.word	0x01740145
 8011bec:	036100d6 	.word	0x036100d6
 8011bf0:	007f0182 	.word	0x007f0182
 8011bf4:	0361027e 	.word	0x0361027e
 8011bf8:	02cd0361 	.word	0x02cd0361
 8011bfc:	007f0361 	.word	0x007f0361
 8011c00:	3401      	adds	r4, #1
 8011c02:	e769      	b.n	8011ad8 <_vfiprintf_r+0xe4>
 8011c04:	9806      	ldr	r0, [sp, #24]
 8011c06:	f7fe facd 	bl	80101a4 <_localeconv_r>
 8011c0a:	6843      	ldr	r3, [r0, #4]
 8011c0c:	0018      	movs	r0, r3
 8011c0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011c10:	f7ee fa78 	bl	8000104 <strlen>
 8011c14:	900e      	str	r0, [sp, #56]	; 0x38
 8011c16:	9806      	ldr	r0, [sp, #24]
 8011c18:	f7fe fac4 	bl	80101a4 <_localeconv_r>
 8011c1c:	6883      	ldr	r3, [r0, #8]
 8011c1e:	930d      	str	r3, [sp, #52]	; 0x34
 8011c20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d010      	beq.n	8011c48 <_vfiprintf_r+0x254>
 8011c26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d00d      	beq.n	8011c48 <_vfiprintf_r+0x254>
 8011c2c:	781b      	ldrb	r3, [r3, #0]
 8011c2e:	2b00      	cmp	r3, #0
 8011c30:	d00a      	beq.n	8011c48 <_vfiprintf_r+0x254>
 8011c32:	2380      	movs	r3, #128	; 0x80
 8011c34:	00db      	lsls	r3, r3, #3
 8011c36:	431c      	orrs	r4, r3
 8011c38:	e006      	b.n	8011c48 <_vfiprintf_r+0x254>
 8011c3a:	ab12      	add	r3, sp, #72	; 0x48
 8011c3c:	78da      	ldrb	r2, [r3, #3]
 8011c3e:	3303      	adds	r3, #3
 8011c40:	2a00      	cmp	r2, #0
 8011c42:	d101      	bne.n	8011c48 <_vfiprintf_r+0x254>
 8011c44:	3220      	adds	r2, #32
 8011c46:	701a      	strb	r2, [r3, #0]
 8011c48:	9b07      	ldr	r3, [sp, #28]
 8011c4a:	e774      	b.n	8011b36 <_vfiprintf_r+0x142>
 8011c4c:	2301      	movs	r3, #1
 8011c4e:	e7f2      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011c50:	cf08      	ldmia	r7!, {r3}
 8011c52:	9309      	str	r3, [sp, #36]	; 0x24
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	daf7      	bge.n	8011c48 <_vfiprintf_r+0x254>
 8011c58:	425b      	negs	r3, r3
 8011c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8011c5c:	2304      	movs	r3, #4
 8011c5e:	e7ea      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011c60:	222b      	movs	r2, #43	; 0x2b
 8011c62:	ab12      	add	r3, sp, #72	; 0x48
 8011c64:	70da      	strb	r2, [r3, #3]
 8011c66:	e7ef      	b.n	8011c48 <_vfiprintf_r+0x254>
 8011c68:	9b07      	ldr	r3, [sp, #28]
 8011c6a:	1c5a      	adds	r2, r3, #1
 8011c6c:	781b      	ldrb	r3, [r3, #0]
 8011c6e:	2b2a      	cmp	r3, #42	; 0x2a
 8011c70:	d00f      	beq.n	8011c92 <_vfiprintf_r+0x29e>
 8011c72:	2100      	movs	r1, #0
 8011c74:	9105      	str	r1, [sp, #20]
 8011c76:	0019      	movs	r1, r3
 8011c78:	3930      	subs	r1, #48	; 0x30
 8011c7a:	9207      	str	r2, [sp, #28]
 8011c7c:	2909      	cmp	r1, #9
 8011c7e:	d900      	bls.n	8011c82 <_vfiprintf_r+0x28e>
 8011c80:	e75c      	b.n	8011b3c <_vfiprintf_r+0x148>
 8011c82:	200a      	movs	r0, #10
 8011c84:	9b05      	ldr	r3, [sp, #20]
 8011c86:	4343      	muls	r3, r0
 8011c88:	185b      	adds	r3, r3, r1
 8011c8a:	9305      	str	r3, [sp, #20]
 8011c8c:	7813      	ldrb	r3, [r2, #0]
 8011c8e:	3201      	adds	r2, #1
 8011c90:	e7f1      	b.n	8011c76 <_vfiprintf_r+0x282>
 8011c92:	cf08      	ldmia	r7!, {r3}
 8011c94:	9305      	str	r3, [sp, #20]
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	da02      	bge.n	8011ca0 <_vfiprintf_r+0x2ac>
 8011c9a:	2301      	movs	r3, #1
 8011c9c:	425b      	negs	r3, r3
 8011c9e:	9305      	str	r3, [sp, #20]
 8011ca0:	9207      	str	r2, [sp, #28]
 8011ca2:	e7d1      	b.n	8011c48 <_vfiprintf_r+0x254>
 8011ca4:	2380      	movs	r3, #128	; 0x80
 8011ca6:	e7c6      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011ca8:	2100      	movs	r1, #0
 8011caa:	9a07      	ldr	r2, [sp, #28]
 8011cac:	9109      	str	r1, [sp, #36]	; 0x24
 8011cae:	200a      	movs	r0, #10
 8011cb0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011cb2:	3b30      	subs	r3, #48	; 0x30
 8011cb4:	4341      	muls	r1, r0
 8011cb6:	185b      	adds	r3, r3, r1
 8011cb8:	9309      	str	r3, [sp, #36]	; 0x24
 8011cba:	0013      	movs	r3, r2
 8011cbc:	781b      	ldrb	r3, [r3, #0]
 8011cbe:	3201      	adds	r2, #1
 8011cc0:	0019      	movs	r1, r3
 8011cc2:	3930      	subs	r1, #48	; 0x30
 8011cc4:	9207      	str	r2, [sp, #28]
 8011cc6:	2909      	cmp	r1, #9
 8011cc8:	d9f1      	bls.n	8011cae <_vfiprintf_r+0x2ba>
 8011cca:	e737      	b.n	8011b3c <_vfiprintf_r+0x148>
 8011ccc:	ffffdfff 	.word	0xffffdfff
 8011cd0:	9b07      	ldr	r3, [sp, #28]
 8011cd2:	781b      	ldrb	r3, [r3, #0]
 8011cd4:	2b68      	cmp	r3, #104	; 0x68
 8011cd6:	d105      	bne.n	8011ce4 <_vfiprintf_r+0x2f0>
 8011cd8:	9b07      	ldr	r3, [sp, #28]
 8011cda:	3301      	adds	r3, #1
 8011cdc:	9307      	str	r3, [sp, #28]
 8011cde:	2380      	movs	r3, #128	; 0x80
 8011ce0:	009b      	lsls	r3, r3, #2
 8011ce2:	e7a8      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011ce4:	2340      	movs	r3, #64	; 0x40
 8011ce6:	e7a6      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011ce8:	9b07      	ldr	r3, [sp, #28]
 8011cea:	781b      	ldrb	r3, [r3, #0]
 8011cec:	2b6c      	cmp	r3, #108	; 0x6c
 8011cee:	d104      	bne.n	8011cfa <_vfiprintf_r+0x306>
 8011cf0:	9b07      	ldr	r3, [sp, #28]
 8011cf2:	3301      	adds	r3, #1
 8011cf4:	9307      	str	r3, [sp, #28]
 8011cf6:	2320      	movs	r3, #32
 8011cf8:	e79d      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011cfa:	2310      	movs	r3, #16
 8011cfc:	e79b      	b.n	8011c36 <_vfiprintf_r+0x242>
 8011cfe:	003a      	movs	r2, r7
 8011d00:	ca08      	ldmia	r2!, {r3}
 8011d02:	ae27      	add	r6, sp, #156	; 0x9c
 8011d04:	7033      	strb	r3, [r6, #0]
 8011d06:	2300      	movs	r3, #0
 8011d08:	9204      	str	r2, [sp, #16]
 8011d0a:	aa12      	add	r2, sp, #72	; 0x48
 8011d0c:	70d3      	strb	r3, [r2, #3]
 8011d0e:	2201      	movs	r2, #1
 8011d10:	930b      	str	r3, [sp, #44]	; 0x2c
 8011d12:	9205      	str	r2, [sp, #20]
 8011d14:	e0b0      	b.n	8011e78 <_vfiprintf_r+0x484>
 8011d16:	2310      	movs	r3, #16
 8011d18:	431c      	orrs	r4, r3
 8011d1a:	06a3      	lsls	r3, r4, #26
 8011d1c:	d52a      	bpl.n	8011d74 <_vfiprintf_r+0x380>
 8011d1e:	2307      	movs	r3, #7
 8011d20:	3707      	adds	r7, #7
 8011d22:	439f      	bics	r7, r3
 8011d24:	0039      	movs	r1, r7
 8011d26:	c90c      	ldmia	r1!, {r2, r3}
 8011d28:	9200      	str	r2, [sp, #0]
 8011d2a:	9301      	str	r3, [sp, #4]
 8011d2c:	9104      	str	r1, [sp, #16]
 8011d2e:	9a01      	ldr	r2, [sp, #4]
 8011d30:	2301      	movs	r3, #1
 8011d32:	2a00      	cmp	r2, #0
 8011d34:	da09      	bge.n	8011d4a <_vfiprintf_r+0x356>
 8011d36:	9e00      	ldr	r6, [sp, #0]
 8011d38:	9f01      	ldr	r7, [sp, #4]
 8011d3a:	2200      	movs	r2, #0
 8011d3c:	4271      	negs	r1, r6
 8011d3e:	41ba      	sbcs	r2, r7
 8011d40:	9100      	str	r1, [sp, #0]
 8011d42:	9201      	str	r2, [sp, #4]
 8011d44:	212d      	movs	r1, #45	; 0x2d
 8011d46:	aa12      	add	r2, sp, #72	; 0x48
 8011d48:	70d1      	strb	r1, [r2, #3]
 8011d4a:	9901      	ldr	r1, [sp, #4]
 8011d4c:	9a00      	ldr	r2, [sp, #0]
 8011d4e:	430a      	orrs	r2, r1
 8011d50:	9905      	ldr	r1, [sp, #20]
 8011d52:	3101      	adds	r1, #1
 8011d54:	d100      	bne.n	8011d58 <_vfiprintf_r+0x364>
 8011d56:	e2e9      	b.n	801232c <_vfiprintf_r+0x938>
 8011d58:	2180      	movs	r1, #128	; 0x80
 8011d5a:	0027      	movs	r7, r4
 8011d5c:	438f      	bics	r7, r1
 8011d5e:	2a00      	cmp	r2, #0
 8011d60:	d000      	beq.n	8011d64 <_vfiprintf_r+0x370>
 8011d62:	e2e7      	b.n	8012334 <_vfiprintf_r+0x940>
 8011d64:	9a05      	ldr	r2, [sp, #20]
 8011d66:	2a00      	cmp	r2, #0
 8011d68:	d100      	bne.n	8011d6c <_vfiprintf_r+0x378>
 8011d6a:	e243      	b.n	80121f4 <_vfiprintf_r+0x800>
 8011d6c:	2b01      	cmp	r3, #1
 8011d6e:	d000      	beq.n	8011d72 <_vfiprintf_r+0x37e>
 8011d70:	e2e3      	b.n	801233a <_vfiprintf_r+0x946>
 8011d72:	e1e7      	b.n	8012144 <_vfiprintf_r+0x750>
 8011d74:	003a      	movs	r2, r7
 8011d76:	ca08      	ldmia	r2!, {r3}
 8011d78:	9204      	str	r2, [sp, #16]
 8011d7a:	06e2      	lsls	r2, r4, #27
 8011d7c:	d503      	bpl.n	8011d86 <_vfiprintf_r+0x392>
 8011d7e:	9300      	str	r3, [sp, #0]
 8011d80:	17db      	asrs	r3, r3, #31
 8011d82:	9301      	str	r3, [sp, #4]
 8011d84:	e7d3      	b.n	8011d2e <_vfiprintf_r+0x33a>
 8011d86:	0662      	lsls	r2, r4, #25
 8011d88:	d501      	bpl.n	8011d8e <_vfiprintf_r+0x39a>
 8011d8a:	b21b      	sxth	r3, r3
 8011d8c:	e7f7      	b.n	8011d7e <_vfiprintf_r+0x38a>
 8011d8e:	05a2      	lsls	r2, r4, #22
 8011d90:	d5f5      	bpl.n	8011d7e <_vfiprintf_r+0x38a>
 8011d92:	b25b      	sxtb	r3, r3
 8011d94:	e7f3      	b.n	8011d7e <_vfiprintf_r+0x38a>
 8011d96:	1d3b      	adds	r3, r7, #4
 8011d98:	9304      	str	r3, [sp, #16]
 8011d9a:	06a3      	lsls	r3, r4, #26
 8011d9c:	d506      	bpl.n	8011dac <_vfiprintf_r+0x3b8>
 8011d9e:	683b      	ldr	r3, [r7, #0]
 8011da0:	9a08      	ldr	r2, [sp, #32]
 8011da2:	601a      	str	r2, [r3, #0]
 8011da4:	17d2      	asrs	r2, r2, #31
 8011da6:	605a      	str	r2, [r3, #4]
 8011da8:	9f04      	ldr	r7, [sp, #16]
 8011daa:	e694      	b.n	8011ad6 <_vfiprintf_r+0xe2>
 8011dac:	06e3      	lsls	r3, r4, #27
 8011dae:	d503      	bpl.n	8011db8 <_vfiprintf_r+0x3c4>
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	9a08      	ldr	r2, [sp, #32]
 8011db4:	601a      	str	r2, [r3, #0]
 8011db6:	e7f7      	b.n	8011da8 <_vfiprintf_r+0x3b4>
 8011db8:	0663      	lsls	r3, r4, #25
 8011dba:	d503      	bpl.n	8011dc4 <_vfiprintf_r+0x3d0>
 8011dbc:	683b      	ldr	r3, [r7, #0]
 8011dbe:	9a08      	ldr	r2, [sp, #32]
 8011dc0:	801a      	strh	r2, [r3, #0]
 8011dc2:	e7f1      	b.n	8011da8 <_vfiprintf_r+0x3b4>
 8011dc4:	05a4      	lsls	r4, r4, #22
 8011dc6:	d5f3      	bpl.n	8011db0 <_vfiprintf_r+0x3bc>
 8011dc8:	683b      	ldr	r3, [r7, #0]
 8011dca:	9a08      	ldr	r2, [sp, #32]
 8011dcc:	701a      	strb	r2, [r3, #0]
 8011dce:	e7eb      	b.n	8011da8 <_vfiprintf_r+0x3b4>
 8011dd0:	2310      	movs	r3, #16
 8011dd2:	431c      	orrs	r4, r3
 8011dd4:	2320      	movs	r3, #32
 8011dd6:	0020      	movs	r0, r4
 8011dd8:	4018      	ands	r0, r3
 8011dda:	421c      	tst	r4, r3
 8011ddc:	d00d      	beq.n	8011dfa <_vfiprintf_r+0x406>
 8011dde:	3b19      	subs	r3, #25
 8011de0:	3707      	adds	r7, #7
 8011de2:	439f      	bics	r7, r3
 8011de4:	0039      	movs	r1, r7
 8011de6:	c90c      	ldmia	r1!, {r2, r3}
 8011de8:	9200      	str	r2, [sp, #0]
 8011dea:	9301      	str	r3, [sp, #4]
 8011dec:	9104      	str	r1, [sp, #16]
 8011dee:	4bcc      	ldr	r3, [pc, #816]	; (8012120 <_vfiprintf_r+0x72c>)
 8011df0:	401c      	ands	r4, r3
 8011df2:	2300      	movs	r3, #0
 8011df4:	2100      	movs	r1, #0
 8011df6:	aa12      	add	r2, sp, #72	; 0x48
 8011df8:	e7a6      	b.n	8011d48 <_vfiprintf_r+0x354>
 8011dfa:	003a      	movs	r2, r7
 8011dfc:	ca08      	ldmia	r2!, {r3}
 8011dfe:	0021      	movs	r1, r4
 8011e00:	9204      	str	r2, [sp, #16]
 8011e02:	2210      	movs	r2, #16
 8011e04:	4011      	ands	r1, r2
 8011e06:	4214      	tst	r4, r2
 8011e08:	d002      	beq.n	8011e10 <_vfiprintf_r+0x41c>
 8011e0a:	9300      	str	r3, [sp, #0]
 8011e0c:	9001      	str	r0, [sp, #4]
 8011e0e:	e7ee      	b.n	8011dee <_vfiprintf_r+0x3fa>
 8011e10:	2240      	movs	r2, #64	; 0x40
 8011e12:	0020      	movs	r0, r4
 8011e14:	4010      	ands	r0, r2
 8011e16:	4214      	tst	r4, r2
 8011e18:	d003      	beq.n	8011e22 <_vfiprintf_r+0x42e>
 8011e1a:	b29b      	uxth	r3, r3
 8011e1c:	9300      	str	r3, [sp, #0]
 8011e1e:	9101      	str	r1, [sp, #4]
 8011e20:	e7e5      	b.n	8011dee <_vfiprintf_r+0x3fa>
 8011e22:	2280      	movs	r2, #128	; 0x80
 8011e24:	0021      	movs	r1, r4
 8011e26:	0092      	lsls	r2, r2, #2
 8011e28:	4011      	ands	r1, r2
 8011e2a:	4214      	tst	r4, r2
 8011e2c:	d0f6      	beq.n	8011e1c <_vfiprintf_r+0x428>
 8011e2e:	b2db      	uxtb	r3, r3
 8011e30:	e7eb      	b.n	8011e0a <_vfiprintf_r+0x416>
 8011e32:	003b      	movs	r3, r7
 8011e34:	cb04      	ldmia	r3!, {r2}
 8011e36:	49bb      	ldr	r1, [pc, #748]	; (8012124 <_vfiprintf_r+0x730>)
 8011e38:	9304      	str	r3, [sp, #16]
 8011e3a:	2300      	movs	r3, #0
 8011e3c:	9200      	str	r2, [sp, #0]
 8011e3e:	aa13      	add	r2, sp, #76	; 0x4c
 8011e40:	8011      	strh	r1, [r2, #0]
 8011e42:	4ab9      	ldr	r2, [pc, #740]	; (8012128 <_vfiprintf_r+0x734>)
 8011e44:	9301      	str	r3, [sp, #4]
 8011e46:	3302      	adds	r3, #2
 8011e48:	431c      	orrs	r4, r3
 8011e4a:	920c      	str	r2, [sp, #48]	; 0x30
 8011e4c:	e7d2      	b.n	8011df4 <_vfiprintf_r+0x400>
 8011e4e:	003b      	movs	r3, r7
 8011e50:	2700      	movs	r7, #0
 8011e52:	cb40      	ldmia	r3!, {r6}
 8011e54:	9304      	str	r3, [sp, #16]
 8011e56:	ab12      	add	r3, sp, #72	; 0x48
 8011e58:	70df      	strb	r7, [r3, #3]
 8011e5a:	9b05      	ldr	r3, [sp, #20]
 8011e5c:	3301      	adds	r3, #1
 8011e5e:	d100      	bne.n	8011e62 <_vfiprintf_r+0x46e>
 8011e60:	e0ea      	b.n	8012038 <_vfiprintf_r+0x644>
 8011e62:	0039      	movs	r1, r7
 8011e64:	0030      	movs	r0, r6
 8011e66:	9a05      	ldr	r2, [sp, #20]
 8011e68:	f7fe f9b4 	bl	80101d4 <memchr>
 8011e6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8011e6e:	42b8      	cmp	r0, r7
 8011e70:	d002      	beq.n	8011e78 <_vfiprintf_r+0x484>
 8011e72:	1b83      	subs	r3, r0, r6
 8011e74:	9305      	str	r3, [sp, #20]
 8011e76:	970b      	str	r7, [sp, #44]	; 0x2c
 8011e78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e7a:	9a05      	ldr	r2, [sp, #20]
 8011e7c:	930a      	str	r3, [sp, #40]	; 0x28
 8011e7e:	4293      	cmp	r3, r2
 8011e80:	da00      	bge.n	8011e84 <_vfiprintf_r+0x490>
 8011e82:	920a      	str	r2, [sp, #40]	; 0x28
 8011e84:	ab12      	add	r3, sp, #72	; 0x48
 8011e86:	3303      	adds	r3, #3
 8011e88:	781b      	ldrb	r3, [r3, #0]
 8011e8a:	1e5a      	subs	r2, r3, #1
 8011e8c:	4193      	sbcs	r3, r2
 8011e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011e90:	18d3      	adds	r3, r2, r3
 8011e92:	930a      	str	r3, [sp, #40]	; 0x28
 8011e94:	0022      	movs	r2, r4
 8011e96:	2302      	movs	r3, #2
 8011e98:	401a      	ands	r2, r3
 8011e9a:	9210      	str	r2, [sp, #64]	; 0x40
 8011e9c:	421c      	tst	r4, r3
 8011e9e:	d002      	beq.n	8011ea6 <_vfiprintf_r+0x4b2>
 8011ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011ea2:	3302      	adds	r3, #2
 8011ea4:	930a      	str	r3, [sp, #40]	; 0x28
 8011ea6:	2384      	movs	r3, #132	; 0x84
 8011ea8:	0022      	movs	r2, r4
 8011eaa:	401a      	ands	r2, r3
 8011eac:	9211      	str	r2, [sp, #68]	; 0x44
 8011eae:	421c      	tst	r4, r3
 8011eb0:	d11e      	bne.n	8011ef0 <_vfiprintf_r+0x4fc>
 8011eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011eb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011eb6:	1a9f      	subs	r7, r3, r2
 8011eb8:	2f00      	cmp	r7, #0
 8011eba:	dd19      	ble.n	8011ef0 <_vfiprintf_r+0x4fc>
 8011ebc:	0029      	movs	r1, r5
 8011ebe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ec0:	489a      	ldr	r0, [pc, #616]	; (801212c <_vfiprintf_r+0x738>)
 8011ec2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011ec4:	3301      	adds	r3, #1
 8011ec6:	3108      	adds	r1, #8
 8011ec8:	6028      	str	r0, [r5, #0]
 8011eca:	2f10      	cmp	r7, #16
 8011ecc:	dd00      	ble.n	8011ed0 <_vfiprintf_r+0x4dc>
 8011ece:	e1a7      	b.n	8012220 <_vfiprintf_r+0x82c>
 8011ed0:	606f      	str	r7, [r5, #4]
 8011ed2:	18bf      	adds	r7, r7, r2
 8011ed4:	000d      	movs	r5, r1
 8011ed6:	9716      	str	r7, [sp, #88]	; 0x58
 8011ed8:	9315      	str	r3, [sp, #84]	; 0x54
 8011eda:	2b07      	cmp	r3, #7
 8011edc:	dd08      	ble.n	8011ef0 <_vfiprintf_r+0x4fc>
 8011ede:	9903      	ldr	r1, [sp, #12]
 8011ee0:	9806      	ldr	r0, [sp, #24]
 8011ee2:	aa14      	add	r2, sp, #80	; 0x50
 8011ee4:	f7ff fd51 	bl	801198a <__sprint_r>
 8011ee8:	2800      	cmp	r0, #0
 8011eea:	d000      	beq.n	8011eee <_vfiprintf_r+0x4fa>
 8011eec:	e1eb      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8011eee:	ad17      	add	r5, sp, #92	; 0x5c
 8011ef0:	a912      	add	r1, sp, #72	; 0x48
 8011ef2:	78c8      	ldrb	r0, [r1, #3]
 8011ef4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011ef6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011ef8:	3103      	adds	r1, #3
 8011efa:	2800      	cmp	r0, #0
 8011efc:	d012      	beq.n	8011f24 <_vfiprintf_r+0x530>
 8011efe:	6029      	str	r1, [r5, #0]
 8011f00:	2101      	movs	r1, #1
 8011f02:	3301      	adds	r3, #1
 8011f04:	1852      	adds	r2, r2, r1
 8011f06:	6069      	str	r1, [r5, #4]
 8011f08:	9216      	str	r2, [sp, #88]	; 0x58
 8011f0a:	9315      	str	r3, [sp, #84]	; 0x54
 8011f0c:	3508      	adds	r5, #8
 8011f0e:	2b07      	cmp	r3, #7
 8011f10:	dd08      	ble.n	8011f24 <_vfiprintf_r+0x530>
 8011f12:	9903      	ldr	r1, [sp, #12]
 8011f14:	9806      	ldr	r0, [sp, #24]
 8011f16:	aa14      	add	r2, sp, #80	; 0x50
 8011f18:	f7ff fd37 	bl	801198a <__sprint_r>
 8011f1c:	2800      	cmp	r0, #0
 8011f1e:	d000      	beq.n	8011f22 <_vfiprintf_r+0x52e>
 8011f20:	e1d1      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8011f22:	ad17      	add	r5, sp, #92	; 0x5c
 8011f24:	9910      	ldr	r1, [sp, #64]	; 0x40
 8011f26:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f2a:	2900      	cmp	r1, #0
 8011f2c:	d013      	beq.n	8011f56 <_vfiprintf_r+0x562>
 8011f2e:	a913      	add	r1, sp, #76	; 0x4c
 8011f30:	6029      	str	r1, [r5, #0]
 8011f32:	2102      	movs	r1, #2
 8011f34:	3301      	adds	r3, #1
 8011f36:	1852      	adds	r2, r2, r1
 8011f38:	6069      	str	r1, [r5, #4]
 8011f3a:	9216      	str	r2, [sp, #88]	; 0x58
 8011f3c:	9315      	str	r3, [sp, #84]	; 0x54
 8011f3e:	3508      	adds	r5, #8
 8011f40:	2b07      	cmp	r3, #7
 8011f42:	dd08      	ble.n	8011f56 <_vfiprintf_r+0x562>
 8011f44:	9903      	ldr	r1, [sp, #12]
 8011f46:	9806      	ldr	r0, [sp, #24]
 8011f48:	aa14      	add	r2, sp, #80	; 0x50
 8011f4a:	f7ff fd1e 	bl	801198a <__sprint_r>
 8011f4e:	2800      	cmp	r0, #0
 8011f50:	d000      	beq.n	8011f54 <_vfiprintf_r+0x560>
 8011f52:	e1b8      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8011f54:	ad17      	add	r5, sp, #92	; 0x5c
 8011f56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011f58:	2b80      	cmp	r3, #128	; 0x80
 8011f5a:	d11e      	bne.n	8011f9a <_vfiprintf_r+0x5a6>
 8011f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011f60:	1a9f      	subs	r7, r3, r2
 8011f62:	2f00      	cmp	r7, #0
 8011f64:	dd19      	ble.n	8011f9a <_vfiprintf_r+0x5a6>
 8011f66:	0029      	movs	r1, r5
 8011f68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011f6a:	4871      	ldr	r0, [pc, #452]	; (8012130 <_vfiprintf_r+0x73c>)
 8011f6c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011f6e:	3301      	adds	r3, #1
 8011f70:	3108      	adds	r1, #8
 8011f72:	6028      	str	r0, [r5, #0]
 8011f74:	2f10      	cmp	r7, #16
 8011f76:	dd00      	ble.n	8011f7a <_vfiprintf_r+0x586>
 8011f78:	e164      	b.n	8012244 <_vfiprintf_r+0x850>
 8011f7a:	606f      	str	r7, [r5, #4]
 8011f7c:	18bf      	adds	r7, r7, r2
 8011f7e:	000d      	movs	r5, r1
 8011f80:	9716      	str	r7, [sp, #88]	; 0x58
 8011f82:	9315      	str	r3, [sp, #84]	; 0x54
 8011f84:	2b07      	cmp	r3, #7
 8011f86:	dd08      	ble.n	8011f9a <_vfiprintf_r+0x5a6>
 8011f88:	9903      	ldr	r1, [sp, #12]
 8011f8a:	9806      	ldr	r0, [sp, #24]
 8011f8c:	aa14      	add	r2, sp, #80	; 0x50
 8011f8e:	f7ff fcfc 	bl	801198a <__sprint_r>
 8011f92:	2800      	cmp	r0, #0
 8011f94:	d000      	beq.n	8011f98 <_vfiprintf_r+0x5a4>
 8011f96:	e196      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8011f98:	ad17      	add	r5, sp, #92	; 0x5c
 8011f9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011f9c:	9a05      	ldr	r2, [sp, #20]
 8011f9e:	1a9f      	subs	r7, r3, r2
 8011fa0:	2f00      	cmp	r7, #0
 8011fa2:	dd19      	ble.n	8011fd8 <_vfiprintf_r+0x5e4>
 8011fa4:	0029      	movs	r1, r5
 8011fa6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011fa8:	4861      	ldr	r0, [pc, #388]	; (8012130 <_vfiprintf_r+0x73c>)
 8011faa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8011fac:	3301      	adds	r3, #1
 8011fae:	3108      	adds	r1, #8
 8011fb0:	6028      	str	r0, [r5, #0]
 8011fb2:	2f10      	cmp	r7, #16
 8011fb4:	dd00      	ble.n	8011fb8 <_vfiprintf_r+0x5c4>
 8011fb6:	e157      	b.n	8012268 <_vfiprintf_r+0x874>
 8011fb8:	606f      	str	r7, [r5, #4]
 8011fba:	18bf      	adds	r7, r7, r2
 8011fbc:	000d      	movs	r5, r1
 8011fbe:	9716      	str	r7, [sp, #88]	; 0x58
 8011fc0:	9315      	str	r3, [sp, #84]	; 0x54
 8011fc2:	2b07      	cmp	r3, #7
 8011fc4:	dd08      	ble.n	8011fd8 <_vfiprintf_r+0x5e4>
 8011fc6:	9903      	ldr	r1, [sp, #12]
 8011fc8:	9806      	ldr	r0, [sp, #24]
 8011fca:	aa14      	add	r2, sp, #80	; 0x50
 8011fcc:	f7ff fcdd 	bl	801198a <__sprint_r>
 8011fd0:	2800      	cmp	r0, #0
 8011fd2:	d000      	beq.n	8011fd6 <_vfiprintf_r+0x5e2>
 8011fd4:	e177      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8011fd6:	ad17      	add	r5, sp, #92	; 0x5c
 8011fd8:	9b05      	ldr	r3, [sp, #20]
 8011fda:	9a05      	ldr	r2, [sp, #20]
 8011fdc:	606b      	str	r3, [r5, #4]
 8011fde:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8011fe0:	602e      	str	r6, [r5, #0]
 8011fe2:	189b      	adds	r3, r3, r2
 8011fe4:	9316      	str	r3, [sp, #88]	; 0x58
 8011fe6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011fe8:	3508      	adds	r5, #8
 8011fea:	3301      	adds	r3, #1
 8011fec:	9315      	str	r3, [sp, #84]	; 0x54
 8011fee:	2b07      	cmp	r3, #7
 8011ff0:	dd08      	ble.n	8012004 <_vfiprintf_r+0x610>
 8011ff2:	9903      	ldr	r1, [sp, #12]
 8011ff4:	9806      	ldr	r0, [sp, #24]
 8011ff6:	aa14      	add	r2, sp, #80	; 0x50
 8011ff8:	f7ff fcc7 	bl	801198a <__sprint_r>
 8011ffc:	2800      	cmp	r0, #0
 8011ffe:	d000      	beq.n	8012002 <_vfiprintf_r+0x60e>
 8012000:	e161      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8012002:	ad17      	add	r5, sp, #92	; 0x5c
 8012004:	0764      	lsls	r4, r4, #29
 8012006:	d500      	bpl.n	801200a <_vfiprintf_r+0x616>
 8012008:	e140      	b.n	801228c <_vfiprintf_r+0x898>
 801200a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801200c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801200e:	4293      	cmp	r3, r2
 8012010:	da00      	bge.n	8012014 <_vfiprintf_r+0x620>
 8012012:	0013      	movs	r3, r2
 8012014:	9a08      	ldr	r2, [sp, #32]
 8012016:	18d3      	adds	r3, r2, r3
 8012018:	9308      	str	r3, [sp, #32]
 801201a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801201c:	2b00      	cmp	r3, #0
 801201e:	d007      	beq.n	8012030 <_vfiprintf_r+0x63c>
 8012020:	9903      	ldr	r1, [sp, #12]
 8012022:	9806      	ldr	r0, [sp, #24]
 8012024:	aa14      	add	r2, sp, #80	; 0x50
 8012026:	f7ff fcb0 	bl	801198a <__sprint_r>
 801202a:	2800      	cmp	r0, #0
 801202c:	d000      	beq.n	8012030 <_vfiprintf_r+0x63c>
 801202e:	e14a      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 8012030:	2300      	movs	r3, #0
 8012032:	ad17      	add	r5, sp, #92	; 0x5c
 8012034:	9315      	str	r3, [sp, #84]	; 0x54
 8012036:	e6b7      	b.n	8011da8 <_vfiprintf_r+0x3b4>
 8012038:	0030      	movs	r0, r6
 801203a:	f7ee f863 	bl	8000104 <strlen>
 801203e:	9005      	str	r0, [sp, #20]
 8012040:	e719      	b.n	8011e76 <_vfiprintf_r+0x482>
 8012042:	2310      	movs	r3, #16
 8012044:	431c      	orrs	r4, r3
 8012046:	2320      	movs	r3, #32
 8012048:	0020      	movs	r0, r4
 801204a:	4018      	ands	r0, r3
 801204c:	421c      	tst	r4, r3
 801204e:	d009      	beq.n	8012064 <_vfiprintf_r+0x670>
 8012050:	3b19      	subs	r3, #25
 8012052:	3707      	adds	r7, #7
 8012054:	439f      	bics	r7, r3
 8012056:	0039      	movs	r1, r7
 8012058:	c90c      	ldmia	r1!, {r2, r3}
 801205a:	9200      	str	r2, [sp, #0]
 801205c:	9301      	str	r3, [sp, #4]
 801205e:	9104      	str	r1, [sp, #16]
 8012060:	2301      	movs	r3, #1
 8012062:	e6c7      	b.n	8011df4 <_vfiprintf_r+0x400>
 8012064:	003b      	movs	r3, r7
 8012066:	cb04      	ldmia	r3!, {r2}
 8012068:	0021      	movs	r1, r4
 801206a:	9304      	str	r3, [sp, #16]
 801206c:	2310      	movs	r3, #16
 801206e:	4019      	ands	r1, r3
 8012070:	421c      	tst	r4, r3
 8012072:	d003      	beq.n	801207c <_vfiprintf_r+0x688>
 8012074:	9200      	str	r2, [sp, #0]
 8012076:	9001      	str	r0, [sp, #4]
 8012078:	3b0f      	subs	r3, #15
 801207a:	e6bb      	b.n	8011df4 <_vfiprintf_r+0x400>
 801207c:	2340      	movs	r3, #64	; 0x40
 801207e:	0020      	movs	r0, r4
 8012080:	4018      	ands	r0, r3
 8012082:	421c      	tst	r4, r3
 8012084:	d003      	beq.n	801208e <_vfiprintf_r+0x69a>
 8012086:	b293      	uxth	r3, r2
 8012088:	9300      	str	r3, [sp, #0]
 801208a:	9101      	str	r1, [sp, #4]
 801208c:	e7e8      	b.n	8012060 <_vfiprintf_r+0x66c>
 801208e:	2380      	movs	r3, #128	; 0x80
 8012090:	0021      	movs	r1, r4
 8012092:	009b      	lsls	r3, r3, #2
 8012094:	4019      	ands	r1, r3
 8012096:	421c      	tst	r4, r3
 8012098:	d003      	beq.n	80120a2 <_vfiprintf_r+0x6ae>
 801209a:	b2d3      	uxtb	r3, r2
 801209c:	9300      	str	r3, [sp, #0]
 801209e:	9001      	str	r0, [sp, #4]
 80120a0:	e7de      	b.n	8012060 <_vfiprintf_r+0x66c>
 80120a2:	9200      	str	r2, [sp, #0]
 80120a4:	e7f1      	b.n	801208a <_vfiprintf_r+0x696>
 80120a6:	4a23      	ldr	r2, [pc, #140]	; (8012134 <_vfiprintf_r+0x740>)
 80120a8:	0020      	movs	r0, r4
 80120aa:	920c      	str	r2, [sp, #48]	; 0x30
 80120ac:	2220      	movs	r2, #32
 80120ae:	4010      	ands	r0, r2
 80120b0:	4214      	tst	r4, r2
 80120b2:	d019      	beq.n	80120e8 <_vfiprintf_r+0x6f4>
 80120b4:	3a19      	subs	r2, #25
 80120b6:	3707      	adds	r7, #7
 80120b8:	4397      	bics	r7, r2
 80120ba:	0038      	movs	r0, r7
 80120bc:	c806      	ldmia	r0!, {r1, r2}
 80120be:	9100      	str	r1, [sp, #0]
 80120c0:	9201      	str	r2, [sp, #4]
 80120c2:	9004      	str	r0, [sp, #16]
 80120c4:	07e2      	lsls	r2, r4, #31
 80120c6:	d509      	bpl.n	80120dc <_vfiprintf_r+0x6e8>
 80120c8:	9a00      	ldr	r2, [sp, #0]
 80120ca:	9901      	ldr	r1, [sp, #4]
 80120cc:	430a      	orrs	r2, r1
 80120ce:	d005      	beq.n	80120dc <_vfiprintf_r+0x6e8>
 80120d0:	aa13      	add	r2, sp, #76	; 0x4c
 80120d2:	2130      	movs	r1, #48	; 0x30
 80120d4:	7053      	strb	r3, [r2, #1]
 80120d6:	2302      	movs	r3, #2
 80120d8:	7011      	strb	r1, [r2, #0]
 80120da:	431c      	orrs	r4, r3
 80120dc:	4b10      	ldr	r3, [pc, #64]	; (8012120 <_vfiprintf_r+0x72c>)
 80120de:	401c      	ands	r4, r3
 80120e0:	2302      	movs	r3, #2
 80120e2:	e687      	b.n	8011df4 <_vfiprintf_r+0x400>
 80120e4:	4a10      	ldr	r2, [pc, #64]	; (8012128 <_vfiprintf_r+0x734>)
 80120e6:	e7df      	b.n	80120a8 <_vfiprintf_r+0x6b4>
 80120e8:	0039      	movs	r1, r7
 80120ea:	c904      	ldmia	r1!, {r2}
 80120ec:	0026      	movs	r6, r4
 80120ee:	9104      	str	r1, [sp, #16]
 80120f0:	2110      	movs	r1, #16
 80120f2:	400e      	ands	r6, r1
 80120f4:	420c      	tst	r4, r1
 80120f6:	d002      	beq.n	80120fe <_vfiprintf_r+0x70a>
 80120f8:	9200      	str	r2, [sp, #0]
 80120fa:	9001      	str	r0, [sp, #4]
 80120fc:	e7e2      	b.n	80120c4 <_vfiprintf_r+0x6d0>
 80120fe:	2140      	movs	r1, #64	; 0x40
 8012100:	0020      	movs	r0, r4
 8012102:	4008      	ands	r0, r1
 8012104:	420c      	tst	r4, r1
 8012106:	d003      	beq.n	8012110 <_vfiprintf_r+0x71c>
 8012108:	b292      	uxth	r2, r2
 801210a:	9200      	str	r2, [sp, #0]
 801210c:	9601      	str	r6, [sp, #4]
 801210e:	e7d9      	b.n	80120c4 <_vfiprintf_r+0x6d0>
 8012110:	2180      	movs	r1, #128	; 0x80
 8012112:	0026      	movs	r6, r4
 8012114:	0089      	lsls	r1, r1, #2
 8012116:	400e      	ands	r6, r1
 8012118:	420c      	tst	r4, r1
 801211a:	d0f6      	beq.n	801210a <_vfiprintf_r+0x716>
 801211c:	b2d2      	uxtb	r2, r2
 801211e:	e7eb      	b.n	80120f8 <_vfiprintf_r+0x704>
 8012120:	fffffbff 	.word	0xfffffbff
 8012124:	00007830 	.word	0x00007830
 8012128:	08014bdc 	.word	0x08014bdc
 801212c:	08014ce9 	.word	0x08014ce9
 8012130:	08014cf9 	.word	0x08014cf9
 8012134:	08014bed 	.word	0x08014bed
 8012138:	9b01      	ldr	r3, [sp, #4]
 801213a:	2b00      	cmp	r3, #0
 801213c:	d109      	bne.n	8012152 <_vfiprintf_r+0x75e>
 801213e:	9b00      	ldr	r3, [sp, #0]
 8012140:	2b09      	cmp	r3, #9
 8012142:	d806      	bhi.n	8012152 <_vfiprintf_r+0x75e>
 8012144:	26b7      	movs	r6, #183	; 0xb7
 8012146:	ab12      	add	r3, sp, #72	; 0x48
 8012148:	18f6      	adds	r6, r6, r3
 801214a:	9b00      	ldr	r3, [sp, #0]
 801214c:	3330      	adds	r3, #48	; 0x30
 801214e:	7033      	strb	r3, [r6, #0]
 8012150:	e115      	b.n	801237e <_vfiprintf_r+0x98a>
 8012152:	2380      	movs	r3, #128	; 0x80
 8012154:	2400      	movs	r4, #0
 8012156:	00db      	lsls	r3, r3, #3
 8012158:	403b      	ands	r3, r7
 801215a:	ae40      	add	r6, sp, #256	; 0x100
 801215c:	930a      	str	r3, [sp, #40]	; 0x28
 801215e:	220a      	movs	r2, #10
 8012160:	9800      	ldr	r0, [sp, #0]
 8012162:	9901      	ldr	r1, [sp, #4]
 8012164:	2300      	movs	r3, #0
 8012166:	f7ee f99d 	bl	80004a4 <__aeabi_uldivmod>
 801216a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801216c:	3e01      	subs	r6, #1
 801216e:	3230      	adds	r2, #48	; 0x30
 8012170:	900b      	str	r0, [sp, #44]	; 0x2c
 8012172:	9110      	str	r1, [sp, #64]	; 0x40
 8012174:	7032      	strb	r2, [r6, #0]
 8012176:	3401      	adds	r4, #1
 8012178:	2b00      	cmp	r3, #0
 801217a:	d01a      	beq.n	80121b2 <_vfiprintf_r+0x7be>
 801217c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801217e:	781b      	ldrb	r3, [r3, #0]
 8012180:	42a3      	cmp	r3, r4
 8012182:	d116      	bne.n	80121b2 <_vfiprintf_r+0x7be>
 8012184:	2cff      	cmp	r4, #255	; 0xff
 8012186:	d014      	beq.n	80121b2 <_vfiprintf_r+0x7be>
 8012188:	9b01      	ldr	r3, [sp, #4]
 801218a:	2b00      	cmp	r3, #0
 801218c:	d102      	bne.n	8012194 <_vfiprintf_r+0x7a0>
 801218e:	9b00      	ldr	r3, [sp, #0]
 8012190:	2b09      	cmp	r3, #9
 8012192:	d90e      	bls.n	80121b2 <_vfiprintf_r+0x7be>
 8012194:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012196:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012198:	1af6      	subs	r6, r6, r3
 801219a:	001a      	movs	r2, r3
 801219c:	0030      	movs	r0, r6
 801219e:	f7fa f832 	bl	800c206 <strncpy>
 80121a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80121a4:	2400      	movs	r4, #0
 80121a6:	785b      	ldrb	r3, [r3, #1]
 80121a8:	1e5a      	subs	r2, r3, #1
 80121aa:	4193      	sbcs	r3, r2
 80121ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80121ae:	18d3      	adds	r3, r2, r3
 80121b0:	930d      	str	r3, [sp, #52]	; 0x34
 80121b2:	9b01      	ldr	r3, [sp, #4]
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d103      	bne.n	80121c0 <_vfiprintf_r+0x7cc>
 80121b8:	9b00      	ldr	r3, [sp, #0]
 80121ba:	2b09      	cmp	r3, #9
 80121bc:	d800      	bhi.n	80121c0 <_vfiprintf_r+0x7cc>
 80121be:	e0de      	b.n	801237e <_vfiprintf_r+0x98a>
 80121c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80121c2:	9300      	str	r3, [sp, #0]
 80121c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80121c6:	9301      	str	r3, [sp, #4]
 80121c8:	e7c9      	b.n	801215e <_vfiprintf_r+0x76a>
 80121ca:	200f      	movs	r0, #15
 80121cc:	9b00      	ldr	r3, [sp, #0]
 80121ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80121d0:	4003      	ands	r3, r0
 80121d2:	5cd3      	ldrb	r3, [r2, r3]
 80121d4:	3e01      	subs	r6, #1
 80121d6:	7033      	strb	r3, [r6, #0]
 80121d8:	9b01      	ldr	r3, [sp, #4]
 80121da:	0719      	lsls	r1, r3, #28
 80121dc:	9b00      	ldr	r3, [sp, #0]
 80121de:	091a      	lsrs	r2, r3, #4
 80121e0:	9b01      	ldr	r3, [sp, #4]
 80121e2:	4311      	orrs	r1, r2
 80121e4:	091b      	lsrs	r3, r3, #4
 80121e6:	9301      	str	r3, [sp, #4]
 80121e8:	000b      	movs	r3, r1
 80121ea:	9a01      	ldr	r2, [sp, #4]
 80121ec:	9100      	str	r1, [sp, #0]
 80121ee:	4313      	orrs	r3, r2
 80121f0:	d1ec      	bne.n	80121cc <_vfiprintf_r+0x7d8>
 80121f2:	e0c4      	b.n	801237e <_vfiprintf_r+0x98a>
 80121f4:	ae40      	add	r6, sp, #256	; 0x100
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d000      	beq.n	80121fc <_vfiprintf_r+0x808>
 80121fa:	e0c0      	b.n	801237e <_vfiprintf_r+0x98a>
 80121fc:	07e4      	lsls	r4, r4, #31
 80121fe:	d400      	bmi.n	8012202 <_vfiprintf_r+0x80e>
 8012200:	e0bd      	b.n	801237e <_vfiprintf_r+0x98a>
 8012202:	26b7      	movs	r6, #183	; 0xb7
 8012204:	ab12      	add	r3, sp, #72	; 0x48
 8012206:	18f6      	adds	r6, r6, r3
 8012208:	2330      	movs	r3, #48	; 0x30
 801220a:	e7a0      	b.n	801214e <_vfiprintf_r+0x75a>
 801220c:	2b00      	cmp	r3, #0
 801220e:	d100      	bne.n	8012212 <_vfiprintf_r+0x81e>
 8012210:	e07e      	b.n	8012310 <_vfiprintf_r+0x91c>
 8012212:	ae27      	add	r6, sp, #156	; 0x9c
 8012214:	7033      	strb	r3, [r6, #0]
 8012216:	2300      	movs	r3, #0
 8012218:	aa12      	add	r2, sp, #72	; 0x48
 801221a:	70d3      	strb	r3, [r2, #3]
 801221c:	9704      	str	r7, [sp, #16]
 801221e:	e576      	b.n	8011d0e <_vfiprintf_r+0x31a>
 8012220:	2010      	movs	r0, #16
 8012222:	1812      	adds	r2, r2, r0
 8012224:	6068      	str	r0, [r5, #4]
 8012226:	9216      	str	r2, [sp, #88]	; 0x58
 8012228:	9315      	str	r3, [sp, #84]	; 0x54
 801222a:	2b07      	cmp	r3, #7
 801222c:	dd07      	ble.n	801223e <_vfiprintf_r+0x84a>
 801222e:	9903      	ldr	r1, [sp, #12]
 8012230:	9806      	ldr	r0, [sp, #24]
 8012232:	aa14      	add	r2, sp, #80	; 0x50
 8012234:	f7ff fba9 	bl	801198a <__sprint_r>
 8012238:	2800      	cmp	r0, #0
 801223a:	d144      	bne.n	80122c6 <_vfiprintf_r+0x8d2>
 801223c:	a917      	add	r1, sp, #92	; 0x5c
 801223e:	000d      	movs	r5, r1
 8012240:	3f10      	subs	r7, #16
 8012242:	e63b      	b.n	8011ebc <_vfiprintf_r+0x4c8>
 8012244:	2010      	movs	r0, #16
 8012246:	1812      	adds	r2, r2, r0
 8012248:	6068      	str	r0, [r5, #4]
 801224a:	9216      	str	r2, [sp, #88]	; 0x58
 801224c:	9315      	str	r3, [sp, #84]	; 0x54
 801224e:	2b07      	cmp	r3, #7
 8012250:	dd07      	ble.n	8012262 <_vfiprintf_r+0x86e>
 8012252:	9903      	ldr	r1, [sp, #12]
 8012254:	9806      	ldr	r0, [sp, #24]
 8012256:	aa14      	add	r2, sp, #80	; 0x50
 8012258:	f7ff fb97 	bl	801198a <__sprint_r>
 801225c:	2800      	cmp	r0, #0
 801225e:	d132      	bne.n	80122c6 <_vfiprintf_r+0x8d2>
 8012260:	a917      	add	r1, sp, #92	; 0x5c
 8012262:	000d      	movs	r5, r1
 8012264:	3f10      	subs	r7, #16
 8012266:	e67e      	b.n	8011f66 <_vfiprintf_r+0x572>
 8012268:	2010      	movs	r0, #16
 801226a:	1812      	adds	r2, r2, r0
 801226c:	6068      	str	r0, [r5, #4]
 801226e:	9216      	str	r2, [sp, #88]	; 0x58
 8012270:	9315      	str	r3, [sp, #84]	; 0x54
 8012272:	2b07      	cmp	r3, #7
 8012274:	dd07      	ble.n	8012286 <_vfiprintf_r+0x892>
 8012276:	9903      	ldr	r1, [sp, #12]
 8012278:	9806      	ldr	r0, [sp, #24]
 801227a:	aa14      	add	r2, sp, #80	; 0x50
 801227c:	f7ff fb85 	bl	801198a <__sprint_r>
 8012280:	2800      	cmp	r0, #0
 8012282:	d120      	bne.n	80122c6 <_vfiprintf_r+0x8d2>
 8012284:	a917      	add	r1, sp, #92	; 0x5c
 8012286:	000d      	movs	r5, r1
 8012288:	3f10      	subs	r7, #16
 801228a:	e68b      	b.n	8011fa4 <_vfiprintf_r+0x5b0>
 801228c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801228e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012290:	2610      	movs	r6, #16
 8012292:	1a9c      	subs	r4, r3, r2
 8012294:	2c00      	cmp	r4, #0
 8012296:	dc00      	bgt.n	801229a <_vfiprintf_r+0x8a6>
 8012298:	e6b7      	b.n	801200a <_vfiprintf_r+0x616>
 801229a:	9915      	ldr	r1, [sp, #84]	; 0x54
 801229c:	4a3b      	ldr	r2, [pc, #236]	; (801238c <_vfiprintf_r+0x998>)
 801229e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80122a0:	3101      	adds	r1, #1
 80122a2:	602a      	str	r2, [r5, #0]
 80122a4:	2c10      	cmp	r4, #16
 80122a6:	dc22      	bgt.n	80122ee <_vfiprintf_r+0x8fa>
 80122a8:	606c      	str	r4, [r5, #4]
 80122aa:	18e4      	adds	r4, r4, r3
 80122ac:	9416      	str	r4, [sp, #88]	; 0x58
 80122ae:	9115      	str	r1, [sp, #84]	; 0x54
 80122b0:	2907      	cmp	r1, #7
 80122b2:	dc00      	bgt.n	80122b6 <_vfiprintf_r+0x8c2>
 80122b4:	e6a9      	b.n	801200a <_vfiprintf_r+0x616>
 80122b6:	9903      	ldr	r1, [sp, #12]
 80122b8:	9806      	ldr	r0, [sp, #24]
 80122ba:	aa14      	add	r2, sp, #80	; 0x50
 80122bc:	f7ff fb65 	bl	801198a <__sprint_r>
 80122c0:	2800      	cmp	r0, #0
 80122c2:	d100      	bne.n	80122c6 <_vfiprintf_r+0x8d2>
 80122c4:	e6a1      	b.n	801200a <_vfiprintf_r+0x616>
 80122c6:	9b03      	ldr	r3, [sp, #12]
 80122c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80122ca:	07db      	lsls	r3, r3, #31
 80122cc:	d407      	bmi.n	80122de <_vfiprintf_r+0x8ea>
 80122ce:	9b03      	ldr	r3, [sp, #12]
 80122d0:	899b      	ldrh	r3, [r3, #12]
 80122d2:	059b      	lsls	r3, r3, #22
 80122d4:	d403      	bmi.n	80122de <_vfiprintf_r+0x8ea>
 80122d6:	9b03      	ldr	r3, [sp, #12]
 80122d8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80122da:	f7fa f88e 	bl	800c3fa <__retarget_lock_release_recursive>
 80122de:	9b03      	ldr	r3, [sp, #12]
 80122e0:	899b      	ldrh	r3, [r3, #12]
 80122e2:	065b      	lsls	r3, r3, #25
 80122e4:	d401      	bmi.n	80122ea <_vfiprintf_r+0x8f6>
 80122e6:	f7ff fbc3 	bl	8011a70 <_vfiprintf_r+0x7c>
 80122ea:	f7ff fbbe 	bl	8011a6a <_vfiprintf_r+0x76>
 80122ee:	3310      	adds	r3, #16
 80122f0:	606e      	str	r6, [r5, #4]
 80122f2:	9316      	str	r3, [sp, #88]	; 0x58
 80122f4:	9115      	str	r1, [sp, #84]	; 0x54
 80122f6:	3508      	adds	r5, #8
 80122f8:	2907      	cmp	r1, #7
 80122fa:	dd07      	ble.n	801230c <_vfiprintf_r+0x918>
 80122fc:	9903      	ldr	r1, [sp, #12]
 80122fe:	9806      	ldr	r0, [sp, #24]
 8012300:	aa14      	add	r2, sp, #80	; 0x50
 8012302:	f7ff fb42 	bl	801198a <__sprint_r>
 8012306:	2800      	cmp	r0, #0
 8012308:	d1dd      	bne.n	80122c6 <_vfiprintf_r+0x8d2>
 801230a:	ad17      	add	r5, sp, #92	; 0x5c
 801230c:	3c10      	subs	r4, #16
 801230e:	e7c4      	b.n	801229a <_vfiprintf_r+0x8a6>
 8012310:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012312:	2b00      	cmp	r3, #0
 8012314:	d102      	bne.n	801231c <_vfiprintf_r+0x928>
 8012316:	2300      	movs	r3, #0
 8012318:	9315      	str	r3, [sp, #84]	; 0x54
 801231a:	e7d4      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 801231c:	9903      	ldr	r1, [sp, #12]
 801231e:	9806      	ldr	r0, [sp, #24]
 8012320:	aa14      	add	r2, sp, #80	; 0x50
 8012322:	f7ff fb32 	bl	801198a <__sprint_r>
 8012326:	2800      	cmp	r0, #0
 8012328:	d0f5      	beq.n	8012316 <_vfiprintf_r+0x922>
 801232a:	e7cc      	b.n	80122c6 <_vfiprintf_r+0x8d2>
 801232c:	0027      	movs	r7, r4
 801232e:	2a00      	cmp	r2, #0
 8012330:	d100      	bne.n	8012334 <_vfiprintf_r+0x940>
 8012332:	e51b      	b.n	8011d6c <_vfiprintf_r+0x378>
 8012334:	2b01      	cmp	r3, #1
 8012336:	d100      	bne.n	801233a <_vfiprintf_r+0x946>
 8012338:	e6fe      	b.n	8012138 <_vfiprintf_r+0x744>
 801233a:	ae40      	add	r6, sp, #256	; 0x100
 801233c:	2b02      	cmp	r3, #2
 801233e:	d100      	bne.n	8012342 <_vfiprintf_r+0x94e>
 8012340:	e743      	b.n	80121ca <_vfiprintf_r+0x7d6>
 8012342:	2307      	movs	r3, #7
 8012344:	469c      	mov	ip, r3
 8012346:	4663      	mov	r3, ip
 8012348:	9900      	ldr	r1, [sp, #0]
 801234a:	0032      	movs	r2, r6
 801234c:	400b      	ands	r3, r1
 801234e:	9901      	ldr	r1, [sp, #4]
 8012350:	3e01      	subs	r6, #1
 8012352:	074c      	lsls	r4, r1, #29
 8012354:	9900      	ldr	r1, [sp, #0]
 8012356:	3330      	adds	r3, #48	; 0x30
 8012358:	08c8      	lsrs	r0, r1, #3
 801235a:	9901      	ldr	r1, [sp, #4]
 801235c:	4304      	orrs	r4, r0
 801235e:	08c9      	lsrs	r1, r1, #3
 8012360:	9101      	str	r1, [sp, #4]
 8012362:	0021      	movs	r1, r4
 8012364:	9801      	ldr	r0, [sp, #4]
 8012366:	7033      	strb	r3, [r6, #0]
 8012368:	9400      	str	r4, [sp, #0]
 801236a:	4301      	orrs	r1, r0
 801236c:	d1eb      	bne.n	8012346 <_vfiprintf_r+0x952>
 801236e:	07f9      	lsls	r1, r7, #31
 8012370:	d505      	bpl.n	801237e <_vfiprintf_r+0x98a>
 8012372:	2b30      	cmp	r3, #48	; 0x30
 8012374:	d003      	beq.n	801237e <_vfiprintf_r+0x98a>
 8012376:	2330      	movs	r3, #48	; 0x30
 8012378:	3e01      	subs	r6, #1
 801237a:	7033      	strb	r3, [r6, #0]
 801237c:	1e96      	subs	r6, r2, #2
 801237e:	9b05      	ldr	r3, [sp, #20]
 8012380:	003c      	movs	r4, r7
 8012382:	930b      	str	r3, [sp, #44]	; 0x2c
 8012384:	ab40      	add	r3, sp, #256	; 0x100
 8012386:	1b9b      	subs	r3, r3, r6
 8012388:	9305      	str	r3, [sp, #20]
 801238a:	e575      	b.n	8011e78 <_vfiprintf_r+0x484>
 801238c:	08014ce9 	.word	0x08014ce9

08012390 <__sbprintf>:
 8012390:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012392:	0015      	movs	r5, r2
 8012394:	2202      	movs	r2, #2
 8012396:	4c1e      	ldr	r4, [pc, #120]	; (8012410 <__sbprintf+0x80>)
 8012398:	001f      	movs	r7, r3
 801239a:	898b      	ldrh	r3, [r1, #12]
 801239c:	44a5      	add	sp, r4
 801239e:	4393      	bics	r3, r2
 80123a0:	466a      	mov	r2, sp
 80123a2:	8193      	strh	r3, [r2, #12]
 80123a4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80123a6:	0006      	movs	r6, r0
 80123a8:	9319      	str	r3, [sp, #100]	; 0x64
 80123aa:	89cb      	ldrh	r3, [r1, #14]
 80123ac:	a816      	add	r0, sp, #88	; 0x58
 80123ae:	81d3      	strh	r3, [r2, #14]
 80123b0:	69cb      	ldr	r3, [r1, #28]
 80123b2:	000c      	movs	r4, r1
 80123b4:	9307      	str	r3, [sp, #28]
 80123b6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80123b8:	9309      	str	r3, [sp, #36]	; 0x24
 80123ba:	ab1a      	add	r3, sp, #104	; 0x68
 80123bc:	9300      	str	r3, [sp, #0]
 80123be:	9304      	str	r3, [sp, #16]
 80123c0:	2380      	movs	r3, #128	; 0x80
 80123c2:	00db      	lsls	r3, r3, #3
 80123c4:	9302      	str	r3, [sp, #8]
 80123c6:	9305      	str	r3, [sp, #20]
 80123c8:	2300      	movs	r3, #0
 80123ca:	9306      	str	r3, [sp, #24]
 80123cc:	f7fa f812 	bl	800c3f4 <__retarget_lock_init_recursive>
 80123d0:	002a      	movs	r2, r5
 80123d2:	003b      	movs	r3, r7
 80123d4:	4669      	mov	r1, sp
 80123d6:	0030      	movs	r0, r6
 80123d8:	f7ff fb0c 	bl	80119f4 <_vfiprintf_r>
 80123dc:	1e05      	subs	r5, r0, #0
 80123de:	db07      	blt.n	80123f0 <__sbprintf+0x60>
 80123e0:	4669      	mov	r1, sp
 80123e2:	0030      	movs	r0, r6
 80123e4:	f7fd fe7c 	bl	80100e0 <_fflush_r>
 80123e8:	2800      	cmp	r0, #0
 80123ea:	d001      	beq.n	80123f0 <__sbprintf+0x60>
 80123ec:	2501      	movs	r5, #1
 80123ee:	426d      	negs	r5, r5
 80123f0:	466b      	mov	r3, sp
 80123f2:	899a      	ldrh	r2, [r3, #12]
 80123f4:	2340      	movs	r3, #64	; 0x40
 80123f6:	421a      	tst	r2, r3
 80123f8:	d002      	beq.n	8012400 <__sbprintf+0x70>
 80123fa:	89a2      	ldrh	r2, [r4, #12]
 80123fc:	4313      	orrs	r3, r2
 80123fe:	81a3      	strh	r3, [r4, #12]
 8012400:	9816      	ldr	r0, [sp, #88]	; 0x58
 8012402:	f7f9 fff8 	bl	800c3f6 <__retarget_lock_close_recursive>
 8012406:	0028      	movs	r0, r5
 8012408:	4b02      	ldr	r3, [pc, #8]	; (8012414 <__sbprintf+0x84>)
 801240a:	449d      	add	sp, r3
 801240c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801240e:	46c0      	nop			; (mov r8, r8)
 8012410:	fffffb94 	.word	0xfffffb94
 8012414:	0000046c 	.word	0x0000046c

08012418 <__sfvwrite_r>:
 8012418:	b5f0      	push	{r4, r5, r6, r7, lr}
 801241a:	6893      	ldr	r3, [r2, #8]
 801241c:	b087      	sub	sp, #28
 801241e:	000c      	movs	r4, r1
 8012420:	9002      	str	r0, [sp, #8]
 8012422:	9204      	str	r2, [sp, #16]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d102      	bne.n	801242e <__sfvwrite_r+0x16>
 8012428:	2000      	movs	r0, #0
 801242a:	b007      	add	sp, #28
 801242c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801242e:	898b      	ldrh	r3, [r1, #12]
 8012430:	071b      	lsls	r3, r3, #28
 8012432:	d557      	bpl.n	80124e4 <__sfvwrite_r+0xcc>
 8012434:	690b      	ldr	r3, [r1, #16]
 8012436:	2b00      	cmp	r3, #0
 8012438:	d054      	beq.n	80124e4 <__sfvwrite_r+0xcc>
 801243a:	9b04      	ldr	r3, [sp, #16]
 801243c:	2202      	movs	r2, #2
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	9301      	str	r3, [sp, #4]
 8012442:	89a3      	ldrh	r3, [r4, #12]
 8012444:	001f      	movs	r7, r3
 8012446:	4017      	ands	r7, r2
 8012448:	4213      	tst	r3, r2
 801244a:	d171      	bne.n	8012530 <__sfvwrite_r+0x118>
 801244c:	2201      	movs	r2, #1
 801244e:	2101      	movs	r1, #1
 8012450:	401a      	ands	r2, r3
 8012452:	420b      	tst	r3, r1
 8012454:	d100      	bne.n	8012458 <__sfvwrite_r+0x40>
 8012456:	e0a5      	b.n	80125a4 <__sfvwrite_r+0x18c>
 8012458:	0038      	movs	r0, r7
 801245a:	003e      	movs	r6, r7
 801245c:	9703      	str	r7, [sp, #12]
 801245e:	9b03      	ldr	r3, [sp, #12]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d100      	bne.n	8012466 <__sfvwrite_r+0x4e>
 8012464:	e10b      	b.n	801267e <__sfvwrite_r+0x266>
 8012466:	2800      	cmp	r0, #0
 8012468:	d10a      	bne.n	8012480 <__sfvwrite_r+0x68>
 801246a:	001a      	movs	r2, r3
 801246c:	210a      	movs	r1, #10
 801246e:	0030      	movs	r0, r6
 8012470:	f7fd feb0 	bl	80101d4 <memchr>
 8012474:	9b03      	ldr	r3, [sp, #12]
 8012476:	1c5f      	adds	r7, r3, #1
 8012478:	2800      	cmp	r0, #0
 801247a:	d001      	beq.n	8012480 <__sfvwrite_r+0x68>
 801247c:	3001      	adds	r0, #1
 801247e:	1b87      	subs	r7, r0, r6
 8012480:	9b03      	ldr	r3, [sp, #12]
 8012482:	9705      	str	r7, [sp, #20]
 8012484:	429f      	cmp	r7, r3
 8012486:	d900      	bls.n	801248a <__sfvwrite_r+0x72>
 8012488:	9305      	str	r3, [sp, #20]
 801248a:	6820      	ldr	r0, [r4, #0]
 801248c:	6922      	ldr	r2, [r4, #16]
 801248e:	68a5      	ldr	r5, [r4, #8]
 8012490:	6963      	ldr	r3, [r4, #20]
 8012492:	4290      	cmp	r0, r2
 8012494:	d800      	bhi.n	8012498 <__sfvwrite_r+0x80>
 8012496:	e0fb      	b.n	8012690 <__sfvwrite_r+0x278>
 8012498:	9a05      	ldr	r2, [sp, #20]
 801249a:	18ed      	adds	r5, r5, r3
 801249c:	42aa      	cmp	r2, r5
 801249e:	dc00      	bgt.n	80124a2 <__sfvwrite_r+0x8a>
 80124a0:	e0f6      	b.n	8012690 <__sfvwrite_r+0x278>
 80124a2:	0031      	movs	r1, r6
 80124a4:	002a      	movs	r2, r5
 80124a6:	f000 fa1e 	bl	80128e6 <memmove>
 80124aa:	6823      	ldr	r3, [r4, #0]
 80124ac:	0021      	movs	r1, r4
 80124ae:	195b      	adds	r3, r3, r5
 80124b0:	9802      	ldr	r0, [sp, #8]
 80124b2:	6023      	str	r3, [r4, #0]
 80124b4:	f7fd fe14 	bl	80100e0 <_fflush_r>
 80124b8:	2800      	cmp	r0, #0
 80124ba:	d16e      	bne.n	801259a <__sfvwrite_r+0x182>
 80124bc:	2001      	movs	r0, #1
 80124be:	1b7f      	subs	r7, r7, r5
 80124c0:	d105      	bne.n	80124ce <__sfvwrite_r+0xb6>
 80124c2:	0021      	movs	r1, r4
 80124c4:	9802      	ldr	r0, [sp, #8]
 80124c6:	f7fd fe0b 	bl	80100e0 <_fflush_r>
 80124ca:	2800      	cmp	r0, #0
 80124cc:	d165      	bne.n	801259a <__sfvwrite_r+0x182>
 80124ce:	9b03      	ldr	r3, [sp, #12]
 80124d0:	9a04      	ldr	r2, [sp, #16]
 80124d2:	1b5b      	subs	r3, r3, r5
 80124d4:	9303      	str	r3, [sp, #12]
 80124d6:	9b04      	ldr	r3, [sp, #16]
 80124d8:	1976      	adds	r6, r6, r5
 80124da:	689b      	ldr	r3, [r3, #8]
 80124dc:	1b5b      	subs	r3, r3, r5
 80124de:	6093      	str	r3, [r2, #8]
 80124e0:	d1bd      	bne.n	801245e <__sfvwrite_r+0x46>
 80124e2:	e7a1      	b.n	8012428 <__sfvwrite_r+0x10>
 80124e4:	0021      	movs	r1, r4
 80124e6:	9802      	ldr	r0, [sp, #8]
 80124e8:	f000 f932 	bl	8012750 <__swsetup_r>
 80124ec:	2800      	cmp	r0, #0
 80124ee:	d0a4      	beq.n	801243a <__sfvwrite_r+0x22>
 80124f0:	2001      	movs	r0, #1
 80124f2:	4240      	negs	r0, r0
 80124f4:	e799      	b.n	801242a <__sfvwrite_r+0x12>
 80124f6:	9b01      	ldr	r3, [sp, #4]
 80124f8:	681e      	ldr	r6, [r3, #0]
 80124fa:	685d      	ldr	r5, [r3, #4]
 80124fc:	3308      	adds	r3, #8
 80124fe:	9301      	str	r3, [sp, #4]
 8012500:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8012502:	69e1      	ldr	r1, [r4, #28]
 8012504:	2d00      	cmp	r5, #0
 8012506:	d0f6      	beq.n	80124f6 <__sfvwrite_r+0xde>
 8012508:	4a6e      	ldr	r2, [pc, #440]	; (80126c4 <__sfvwrite_r+0x2ac>)
 801250a:	002b      	movs	r3, r5
 801250c:	4295      	cmp	r5, r2
 801250e:	d900      	bls.n	8012512 <__sfvwrite_r+0xfa>
 8012510:	0013      	movs	r3, r2
 8012512:	0032      	movs	r2, r6
 8012514:	9802      	ldr	r0, [sp, #8]
 8012516:	47b8      	blx	r7
 8012518:	2800      	cmp	r0, #0
 801251a:	dd3e      	ble.n	801259a <__sfvwrite_r+0x182>
 801251c:	9b04      	ldr	r3, [sp, #16]
 801251e:	9a04      	ldr	r2, [sp, #16]
 8012520:	689b      	ldr	r3, [r3, #8]
 8012522:	1836      	adds	r6, r6, r0
 8012524:	1a1b      	subs	r3, r3, r0
 8012526:	1a2d      	subs	r5, r5, r0
 8012528:	6093      	str	r3, [r2, #8]
 801252a:	2b00      	cmp	r3, #0
 801252c:	d1e8      	bne.n	8012500 <__sfvwrite_r+0xe8>
 801252e:	e77b      	b.n	8012428 <__sfvwrite_r+0x10>
 8012530:	2600      	movs	r6, #0
 8012532:	0035      	movs	r5, r6
 8012534:	e7e4      	b.n	8012500 <__sfvwrite_r+0xe8>
 8012536:	9b01      	ldr	r3, [sp, #4]
 8012538:	681b      	ldr	r3, [r3, #0]
 801253a:	9303      	str	r3, [sp, #12]
 801253c:	9b01      	ldr	r3, [sp, #4]
 801253e:	685d      	ldr	r5, [r3, #4]
 8012540:	3308      	adds	r3, #8
 8012542:	9301      	str	r3, [sp, #4]
 8012544:	220c      	movs	r2, #12
 8012546:	5ea3      	ldrsh	r3, [r4, r2]
 8012548:	6820      	ldr	r0, [r4, #0]
 801254a:	68a6      	ldr	r6, [r4, #8]
 801254c:	2d00      	cmp	r5, #0
 801254e:	d0f2      	beq.n	8012536 <__sfvwrite_r+0x11e>
 8012550:	2180      	movs	r1, #128	; 0x80
 8012552:	0089      	lsls	r1, r1, #2
 8012554:	b29a      	uxth	r2, r3
 8012556:	420b      	tst	r3, r1
 8012558:	d062      	beq.n	8012620 <__sfvwrite_r+0x208>
 801255a:	42ae      	cmp	r6, r5
 801255c:	d837      	bhi.n	80125ce <__sfvwrite_r+0x1b6>
 801255e:	2390      	movs	r3, #144	; 0x90
 8012560:	00db      	lsls	r3, r3, #3
 8012562:	421a      	tst	r2, r3
 8012564:	d033      	beq.n	80125ce <__sfvwrite_r+0x1b6>
 8012566:	6921      	ldr	r1, [r4, #16]
 8012568:	1a43      	subs	r3, r0, r1
 801256a:	2003      	movs	r0, #3
 801256c:	9305      	str	r3, [sp, #20]
 801256e:	6963      	ldr	r3, [r4, #20]
 8012570:	4343      	muls	r3, r0
 8012572:	0fdf      	lsrs	r7, r3, #31
 8012574:	18ff      	adds	r7, r7, r3
 8012576:	9b05      	ldr	r3, [sp, #20]
 8012578:	107f      	asrs	r7, r7, #1
 801257a:	3301      	adds	r3, #1
 801257c:	195b      	adds	r3, r3, r5
 801257e:	42bb      	cmp	r3, r7
 8012580:	d900      	bls.n	8012584 <__sfvwrite_r+0x16c>
 8012582:	001f      	movs	r7, r3
 8012584:	0552      	lsls	r2, r2, #21
 8012586:	d53c      	bpl.n	8012602 <__sfvwrite_r+0x1ea>
 8012588:	0039      	movs	r1, r7
 801258a:	9802      	ldr	r0, [sp, #8]
 801258c:	f7f8 fb02 	bl	800ab94 <_malloc_r>
 8012590:	1e06      	subs	r6, r0, #0
 8012592:	d10a      	bne.n	80125aa <__sfvwrite_r+0x192>
 8012594:	230c      	movs	r3, #12
 8012596:	9a02      	ldr	r2, [sp, #8]
 8012598:	6013      	str	r3, [r2, #0]
 801259a:	2340      	movs	r3, #64	; 0x40
 801259c:	89a2      	ldrh	r2, [r4, #12]
 801259e:	4313      	orrs	r3, r2
 80125a0:	81a3      	strh	r3, [r4, #12]
 80125a2:	e7a5      	b.n	80124f0 <__sfvwrite_r+0xd8>
 80125a4:	0015      	movs	r5, r2
 80125a6:	9203      	str	r2, [sp, #12]
 80125a8:	e7cc      	b.n	8012544 <__sfvwrite_r+0x12c>
 80125aa:	9a05      	ldr	r2, [sp, #20]
 80125ac:	6921      	ldr	r1, [r4, #16]
 80125ae:	f7f9 ff30 	bl	800c412 <memcpy>
 80125b2:	89a2      	ldrh	r2, [r4, #12]
 80125b4:	4b44      	ldr	r3, [pc, #272]	; (80126c8 <__sfvwrite_r+0x2b0>)
 80125b6:	401a      	ands	r2, r3
 80125b8:	2380      	movs	r3, #128	; 0x80
 80125ba:	4313      	orrs	r3, r2
 80125bc:	81a3      	strh	r3, [r4, #12]
 80125be:	9b05      	ldr	r3, [sp, #20]
 80125c0:	6126      	str	r6, [r4, #16]
 80125c2:	18f6      	adds	r6, r6, r3
 80125c4:	6026      	str	r6, [r4, #0]
 80125c6:	002e      	movs	r6, r5
 80125c8:	6167      	str	r7, [r4, #20]
 80125ca:	1aff      	subs	r7, r7, r3
 80125cc:	60a7      	str	r7, [r4, #8]
 80125ce:	002f      	movs	r7, r5
 80125d0:	42ae      	cmp	r6, r5
 80125d2:	d900      	bls.n	80125d6 <__sfvwrite_r+0x1be>
 80125d4:	002e      	movs	r6, r5
 80125d6:	0032      	movs	r2, r6
 80125d8:	9903      	ldr	r1, [sp, #12]
 80125da:	6820      	ldr	r0, [r4, #0]
 80125dc:	f000 f983 	bl	80128e6 <memmove>
 80125e0:	68a3      	ldr	r3, [r4, #8]
 80125e2:	1b9b      	subs	r3, r3, r6
 80125e4:	60a3      	str	r3, [r4, #8]
 80125e6:	6823      	ldr	r3, [r4, #0]
 80125e8:	199b      	adds	r3, r3, r6
 80125ea:	6023      	str	r3, [r4, #0]
 80125ec:	9b03      	ldr	r3, [sp, #12]
 80125ee:	9a04      	ldr	r2, [sp, #16]
 80125f0:	19db      	adds	r3, r3, r7
 80125f2:	9303      	str	r3, [sp, #12]
 80125f4:	9b04      	ldr	r3, [sp, #16]
 80125f6:	1bed      	subs	r5, r5, r7
 80125f8:	689b      	ldr	r3, [r3, #8]
 80125fa:	1bdb      	subs	r3, r3, r7
 80125fc:	6093      	str	r3, [r2, #8]
 80125fe:	d1a1      	bne.n	8012544 <__sfvwrite_r+0x12c>
 8012600:	e712      	b.n	8012428 <__sfvwrite_r+0x10>
 8012602:	003a      	movs	r2, r7
 8012604:	9802      	ldr	r0, [sp, #8]
 8012606:	f7fe fd5d 	bl	80110c4 <_realloc_r>
 801260a:	1e06      	subs	r6, r0, #0
 801260c:	d1d7      	bne.n	80125be <__sfvwrite_r+0x1a6>
 801260e:	6921      	ldr	r1, [r4, #16]
 8012610:	9802      	ldr	r0, [sp, #8]
 8012612:	f7f9 ff79 	bl	800c508 <_free_r>
 8012616:	2280      	movs	r2, #128	; 0x80
 8012618:	89a3      	ldrh	r3, [r4, #12]
 801261a:	4393      	bics	r3, r2
 801261c:	81a3      	strh	r3, [r4, #12]
 801261e:	e7b9      	b.n	8012594 <__sfvwrite_r+0x17c>
 8012620:	6923      	ldr	r3, [r4, #16]
 8012622:	4283      	cmp	r3, r0
 8012624:	d302      	bcc.n	801262c <__sfvwrite_r+0x214>
 8012626:	6967      	ldr	r7, [r4, #20]
 8012628:	42af      	cmp	r7, r5
 801262a:	d916      	bls.n	801265a <__sfvwrite_r+0x242>
 801262c:	42ae      	cmp	r6, r5
 801262e:	d900      	bls.n	8012632 <__sfvwrite_r+0x21a>
 8012630:	002e      	movs	r6, r5
 8012632:	0032      	movs	r2, r6
 8012634:	9903      	ldr	r1, [sp, #12]
 8012636:	f000 f956 	bl	80128e6 <memmove>
 801263a:	68a3      	ldr	r3, [r4, #8]
 801263c:	6822      	ldr	r2, [r4, #0]
 801263e:	1b9b      	subs	r3, r3, r6
 8012640:	1992      	adds	r2, r2, r6
 8012642:	0037      	movs	r7, r6
 8012644:	60a3      	str	r3, [r4, #8]
 8012646:	6022      	str	r2, [r4, #0]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d1cf      	bne.n	80125ec <__sfvwrite_r+0x1d4>
 801264c:	0021      	movs	r1, r4
 801264e:	9802      	ldr	r0, [sp, #8]
 8012650:	f7fd fd46 	bl	80100e0 <_fflush_r>
 8012654:	2800      	cmp	r0, #0
 8012656:	d0c9      	beq.n	80125ec <__sfvwrite_r+0x1d4>
 8012658:	e79f      	b.n	801259a <__sfvwrite_r+0x182>
 801265a:	4b1c      	ldr	r3, [pc, #112]	; (80126cc <__sfvwrite_r+0x2b4>)
 801265c:	0028      	movs	r0, r5
 801265e:	429d      	cmp	r5, r3
 8012660:	d900      	bls.n	8012664 <__sfvwrite_r+0x24c>
 8012662:	481b      	ldr	r0, [pc, #108]	; (80126d0 <__sfvwrite_r+0x2b8>)
 8012664:	0039      	movs	r1, r7
 8012666:	f7ed fdf3 	bl	8000250 <__divsi3>
 801266a:	003b      	movs	r3, r7
 801266c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801266e:	4343      	muls	r3, r0
 8012670:	9a03      	ldr	r2, [sp, #12]
 8012672:	69e1      	ldr	r1, [r4, #28]
 8012674:	9802      	ldr	r0, [sp, #8]
 8012676:	47b0      	blx	r6
 8012678:	1e07      	subs	r7, r0, #0
 801267a:	dcb7      	bgt.n	80125ec <__sfvwrite_r+0x1d4>
 801267c:	e78d      	b.n	801259a <__sfvwrite_r+0x182>
 801267e:	9b01      	ldr	r3, [sp, #4]
 8012680:	2000      	movs	r0, #0
 8012682:	681e      	ldr	r6, [r3, #0]
 8012684:	685b      	ldr	r3, [r3, #4]
 8012686:	9303      	str	r3, [sp, #12]
 8012688:	9b01      	ldr	r3, [sp, #4]
 801268a:	3308      	adds	r3, #8
 801268c:	9301      	str	r3, [sp, #4]
 801268e:	e6e6      	b.n	801245e <__sfvwrite_r+0x46>
 8012690:	9a05      	ldr	r2, [sp, #20]
 8012692:	4293      	cmp	r3, r2
 8012694:	dc08      	bgt.n	80126a8 <__sfvwrite_r+0x290>
 8012696:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8012698:	0032      	movs	r2, r6
 801269a:	69e1      	ldr	r1, [r4, #28]
 801269c:	9802      	ldr	r0, [sp, #8]
 801269e:	47a8      	blx	r5
 80126a0:	1e05      	subs	r5, r0, #0
 80126a2:	dd00      	ble.n	80126a6 <__sfvwrite_r+0x28e>
 80126a4:	e70a      	b.n	80124bc <__sfvwrite_r+0xa4>
 80126a6:	e778      	b.n	801259a <__sfvwrite_r+0x182>
 80126a8:	9a05      	ldr	r2, [sp, #20]
 80126aa:	0031      	movs	r1, r6
 80126ac:	f000 f91b 	bl	80128e6 <memmove>
 80126b0:	9a05      	ldr	r2, [sp, #20]
 80126b2:	68a3      	ldr	r3, [r4, #8]
 80126b4:	0015      	movs	r5, r2
 80126b6:	1a9b      	subs	r3, r3, r2
 80126b8:	60a3      	str	r3, [r4, #8]
 80126ba:	6823      	ldr	r3, [r4, #0]
 80126bc:	189b      	adds	r3, r3, r2
 80126be:	6023      	str	r3, [r4, #0]
 80126c0:	e6fc      	b.n	80124bc <__sfvwrite_r+0xa4>
 80126c2:	46c0      	nop			; (mov r8, r8)
 80126c4:	7ffffc00 	.word	0x7ffffc00
 80126c8:	fffffb7f 	.word	0xfffffb7f
 80126cc:	7ffffffe 	.word	0x7ffffffe
 80126d0:	7fffffff 	.word	0x7fffffff

080126d4 <__submore>:
 80126d4:	000b      	movs	r3, r1
 80126d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126d8:	6b0d      	ldr	r5, [r1, #48]	; 0x30
 80126da:	3340      	adds	r3, #64	; 0x40
 80126dc:	000c      	movs	r4, r1
 80126de:	429d      	cmp	r5, r3
 80126e0:	d11c      	bne.n	801271c <__submore+0x48>
 80126e2:	2680      	movs	r6, #128	; 0x80
 80126e4:	00f6      	lsls	r6, r6, #3
 80126e6:	0031      	movs	r1, r6
 80126e8:	f7f8 fa54 	bl	800ab94 <_malloc_r>
 80126ec:	2800      	cmp	r0, #0
 80126ee:	d102      	bne.n	80126f6 <__submore+0x22>
 80126f0:	2001      	movs	r0, #1
 80126f2:	4240      	negs	r0, r0
 80126f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80126f6:	0023      	movs	r3, r4
 80126f8:	6320      	str	r0, [r4, #48]	; 0x30
 80126fa:	6366      	str	r6, [r4, #52]	; 0x34
 80126fc:	3342      	adds	r3, #66	; 0x42
 80126fe:	781a      	ldrb	r2, [r3, #0]
 8012700:	4b10      	ldr	r3, [pc, #64]	; (8012744 <__submore+0x70>)
 8012702:	54c2      	strb	r2, [r0, r3]
 8012704:	0023      	movs	r3, r4
 8012706:	3341      	adds	r3, #65	; 0x41
 8012708:	781a      	ldrb	r2, [r3, #0]
 801270a:	4b0f      	ldr	r3, [pc, #60]	; (8012748 <__submore+0x74>)
 801270c:	54c2      	strb	r2, [r0, r3]
 801270e:	782a      	ldrb	r2, [r5, #0]
 8012710:	4b0e      	ldr	r3, [pc, #56]	; (801274c <__submore+0x78>)
 8012712:	54c2      	strb	r2, [r0, r3]
 8012714:	18c0      	adds	r0, r0, r3
 8012716:	6020      	str	r0, [r4, #0]
 8012718:	2000      	movs	r0, #0
 801271a:	e7eb      	b.n	80126f4 <__submore+0x20>
 801271c:	6b4e      	ldr	r6, [r1, #52]	; 0x34
 801271e:	0029      	movs	r1, r5
 8012720:	0073      	lsls	r3, r6, #1
 8012722:	001a      	movs	r2, r3
 8012724:	9301      	str	r3, [sp, #4]
 8012726:	f7fe fccd 	bl	80110c4 <_realloc_r>
 801272a:	1e05      	subs	r5, r0, #0
 801272c:	d0e0      	beq.n	80126f0 <__submore+0x1c>
 801272e:	1987      	adds	r7, r0, r6
 8012730:	0001      	movs	r1, r0
 8012732:	0032      	movs	r2, r6
 8012734:	0038      	movs	r0, r7
 8012736:	f7f9 fe6c 	bl	800c412 <memcpy>
 801273a:	9b01      	ldr	r3, [sp, #4]
 801273c:	6027      	str	r7, [r4, #0]
 801273e:	6325      	str	r5, [r4, #48]	; 0x30
 8012740:	6363      	str	r3, [r4, #52]	; 0x34
 8012742:	e7e9      	b.n	8012718 <__submore+0x44>
 8012744:	000003ff 	.word	0x000003ff
 8012748:	000003fe 	.word	0x000003fe
 801274c:	000003fd 	.word	0x000003fd

08012750 <__swsetup_r>:
 8012750:	4b30      	ldr	r3, [pc, #192]	; (8012814 <__swsetup_r+0xc4>)
 8012752:	b570      	push	{r4, r5, r6, lr}
 8012754:	0005      	movs	r5, r0
 8012756:	6818      	ldr	r0, [r3, #0]
 8012758:	000c      	movs	r4, r1
 801275a:	2800      	cmp	r0, #0
 801275c:	d004      	beq.n	8012768 <__swsetup_r+0x18>
 801275e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012760:	2b00      	cmp	r3, #0
 8012762:	d101      	bne.n	8012768 <__swsetup_r+0x18>
 8012764:	f7f9 fc2a 	bl	800bfbc <__sinit>
 8012768:	230c      	movs	r3, #12
 801276a:	5ee2      	ldrsh	r2, [r4, r3]
 801276c:	b293      	uxth	r3, r2
 801276e:	0711      	lsls	r1, r2, #28
 8012770:	d423      	bmi.n	80127ba <__swsetup_r+0x6a>
 8012772:	06d9      	lsls	r1, r3, #27
 8012774:	d407      	bmi.n	8012786 <__swsetup_r+0x36>
 8012776:	2309      	movs	r3, #9
 8012778:	2001      	movs	r0, #1
 801277a:	602b      	str	r3, [r5, #0]
 801277c:	3337      	adds	r3, #55	; 0x37
 801277e:	4313      	orrs	r3, r2
 8012780:	81a3      	strh	r3, [r4, #12]
 8012782:	4240      	negs	r0, r0
 8012784:	bd70      	pop	{r4, r5, r6, pc}
 8012786:	075b      	lsls	r3, r3, #29
 8012788:	d513      	bpl.n	80127b2 <__swsetup_r+0x62>
 801278a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801278c:	2900      	cmp	r1, #0
 801278e:	d008      	beq.n	80127a2 <__swsetup_r+0x52>
 8012790:	0023      	movs	r3, r4
 8012792:	3340      	adds	r3, #64	; 0x40
 8012794:	4299      	cmp	r1, r3
 8012796:	d002      	beq.n	801279e <__swsetup_r+0x4e>
 8012798:	0028      	movs	r0, r5
 801279a:	f7f9 feb5 	bl	800c508 <_free_r>
 801279e:	2300      	movs	r3, #0
 80127a0:	6323      	str	r3, [r4, #48]	; 0x30
 80127a2:	2224      	movs	r2, #36	; 0x24
 80127a4:	89a3      	ldrh	r3, [r4, #12]
 80127a6:	4393      	bics	r3, r2
 80127a8:	81a3      	strh	r3, [r4, #12]
 80127aa:	2300      	movs	r3, #0
 80127ac:	6063      	str	r3, [r4, #4]
 80127ae:	6923      	ldr	r3, [r4, #16]
 80127b0:	6023      	str	r3, [r4, #0]
 80127b2:	2308      	movs	r3, #8
 80127b4:	89a2      	ldrh	r2, [r4, #12]
 80127b6:	4313      	orrs	r3, r2
 80127b8:	81a3      	strh	r3, [r4, #12]
 80127ba:	6923      	ldr	r3, [r4, #16]
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d10b      	bne.n	80127d8 <__swsetup_r+0x88>
 80127c0:	21a0      	movs	r1, #160	; 0xa0
 80127c2:	2280      	movs	r2, #128	; 0x80
 80127c4:	89a3      	ldrh	r3, [r4, #12]
 80127c6:	0089      	lsls	r1, r1, #2
 80127c8:	0092      	lsls	r2, r2, #2
 80127ca:	400b      	ands	r3, r1
 80127cc:	4293      	cmp	r3, r2
 80127ce:	d003      	beq.n	80127d8 <__swsetup_r+0x88>
 80127d0:	0021      	movs	r1, r4
 80127d2:	0028      	movs	r0, r5
 80127d4:	f000 f8e8 	bl	80129a8 <__smakebuf_r>
 80127d8:	220c      	movs	r2, #12
 80127da:	5ea3      	ldrsh	r3, [r4, r2]
 80127dc:	2001      	movs	r0, #1
 80127de:	001a      	movs	r2, r3
 80127e0:	b299      	uxth	r1, r3
 80127e2:	4002      	ands	r2, r0
 80127e4:	4203      	tst	r3, r0
 80127e6:	d00f      	beq.n	8012808 <__swsetup_r+0xb8>
 80127e8:	2200      	movs	r2, #0
 80127ea:	60a2      	str	r2, [r4, #8]
 80127ec:	6962      	ldr	r2, [r4, #20]
 80127ee:	4252      	negs	r2, r2
 80127f0:	61a2      	str	r2, [r4, #24]
 80127f2:	2000      	movs	r0, #0
 80127f4:	6922      	ldr	r2, [r4, #16]
 80127f6:	4282      	cmp	r2, r0
 80127f8:	d1c4      	bne.n	8012784 <__swsetup_r+0x34>
 80127fa:	0609      	lsls	r1, r1, #24
 80127fc:	d5c2      	bpl.n	8012784 <__swsetup_r+0x34>
 80127fe:	2240      	movs	r2, #64	; 0x40
 8012800:	4313      	orrs	r3, r2
 8012802:	81a3      	strh	r3, [r4, #12]
 8012804:	3801      	subs	r0, #1
 8012806:	e7bd      	b.n	8012784 <__swsetup_r+0x34>
 8012808:	0788      	lsls	r0, r1, #30
 801280a:	d400      	bmi.n	801280e <__swsetup_r+0xbe>
 801280c:	6962      	ldr	r2, [r4, #20]
 801280e:	60a2      	str	r2, [r4, #8]
 8012810:	e7ef      	b.n	80127f2 <__swsetup_r+0xa2>
 8012812:	46c0      	nop			; (mov r8, r8)
 8012814:	200006d0 	.word	0x200006d0

08012818 <__fputwc>:
 8012818:	b5f0      	push	{r4, r5, r6, r7, lr}
 801281a:	b085      	sub	sp, #20
 801281c:	000e      	movs	r6, r1
 801281e:	0015      	movs	r5, r2
 8012820:	9001      	str	r0, [sp, #4]
 8012822:	f7f9 fd55 	bl	800c2d0 <__locale_mb_cur_max>
 8012826:	0004      	movs	r4, r0
 8012828:	2801      	cmp	r0, #1
 801282a:	d119      	bne.n	8012860 <__fputwc+0x48>
 801282c:	1e73      	subs	r3, r6, #1
 801282e:	2bfe      	cmp	r3, #254	; 0xfe
 8012830:	d816      	bhi.n	8012860 <__fputwc+0x48>
 8012832:	ab02      	add	r3, sp, #8
 8012834:	711e      	strb	r6, [r3, #4]
 8012836:	2700      	movs	r7, #0
 8012838:	42a7      	cmp	r7, r4
 801283a:	d020      	beq.n	801287e <__fputwc+0x66>
 801283c:	ab03      	add	r3, sp, #12
 801283e:	5dd9      	ldrb	r1, [r3, r7]
 8012840:	68ab      	ldr	r3, [r5, #8]
 8012842:	3b01      	subs	r3, #1
 8012844:	60ab      	str	r3, [r5, #8]
 8012846:	2b00      	cmp	r3, #0
 8012848:	da04      	bge.n	8012854 <__fputwc+0x3c>
 801284a:	69aa      	ldr	r2, [r5, #24]
 801284c:	4293      	cmp	r3, r2
 801284e:	db19      	blt.n	8012884 <__fputwc+0x6c>
 8012850:	290a      	cmp	r1, #10
 8012852:	d017      	beq.n	8012884 <__fputwc+0x6c>
 8012854:	682b      	ldr	r3, [r5, #0]
 8012856:	1c5a      	adds	r2, r3, #1
 8012858:	602a      	str	r2, [r5, #0]
 801285a:	7019      	strb	r1, [r3, #0]
 801285c:	3701      	adds	r7, #1
 801285e:	e7eb      	b.n	8012838 <__fputwc+0x20>
 8012860:	002b      	movs	r3, r5
 8012862:	0032      	movs	r2, r6
 8012864:	9801      	ldr	r0, [sp, #4]
 8012866:	335c      	adds	r3, #92	; 0x5c
 8012868:	a903      	add	r1, sp, #12
 801286a:	f000 f857 	bl	801291c <_wcrtomb_r>
 801286e:	0004      	movs	r4, r0
 8012870:	1c43      	adds	r3, r0, #1
 8012872:	d1e0      	bne.n	8012836 <__fputwc+0x1e>
 8012874:	2340      	movs	r3, #64	; 0x40
 8012876:	0006      	movs	r6, r0
 8012878:	89aa      	ldrh	r2, [r5, #12]
 801287a:	4313      	orrs	r3, r2
 801287c:	81ab      	strh	r3, [r5, #12]
 801287e:	0030      	movs	r0, r6
 8012880:	b005      	add	sp, #20
 8012882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012884:	002a      	movs	r2, r5
 8012886:	9801      	ldr	r0, [sp, #4]
 8012888:	f000 f8cc 	bl	8012a24 <__swbuf_r>
 801288c:	1c43      	adds	r3, r0, #1
 801288e:	d1e5      	bne.n	801285c <__fputwc+0x44>
 8012890:	0006      	movs	r6, r0
 8012892:	e7f4      	b.n	801287e <__fputwc+0x66>

08012894 <_fputwc_r>:
 8012894:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8012896:	b570      	push	{r4, r5, r6, lr}
 8012898:	0005      	movs	r5, r0
 801289a:	000e      	movs	r6, r1
 801289c:	0014      	movs	r4, r2
 801289e:	07db      	lsls	r3, r3, #31
 80128a0:	d405      	bmi.n	80128ae <_fputwc_r+0x1a>
 80128a2:	8993      	ldrh	r3, [r2, #12]
 80128a4:	059b      	lsls	r3, r3, #22
 80128a6:	d402      	bmi.n	80128ae <_fputwc_r+0x1a>
 80128a8:	6d90      	ldr	r0, [r2, #88]	; 0x58
 80128aa:	f7f9 fda5 	bl	800c3f8 <__retarget_lock_acquire_recursive>
 80128ae:	230c      	movs	r3, #12
 80128b0:	5ee2      	ldrsh	r2, [r4, r3]
 80128b2:	2380      	movs	r3, #128	; 0x80
 80128b4:	019b      	lsls	r3, r3, #6
 80128b6:	421a      	tst	r2, r3
 80128b8:	d104      	bne.n	80128c4 <_fputwc_r+0x30>
 80128ba:	431a      	orrs	r2, r3
 80128bc:	81a2      	strh	r2, [r4, #12]
 80128be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80128c0:	4313      	orrs	r3, r2
 80128c2:	6663      	str	r3, [r4, #100]	; 0x64
 80128c4:	0028      	movs	r0, r5
 80128c6:	0022      	movs	r2, r4
 80128c8:	0031      	movs	r1, r6
 80128ca:	f7ff ffa5 	bl	8012818 <__fputwc>
 80128ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80128d0:	0005      	movs	r5, r0
 80128d2:	07db      	lsls	r3, r3, #31
 80128d4:	d405      	bmi.n	80128e2 <_fputwc_r+0x4e>
 80128d6:	89a3      	ldrh	r3, [r4, #12]
 80128d8:	059b      	lsls	r3, r3, #22
 80128da:	d402      	bmi.n	80128e2 <_fputwc_r+0x4e>
 80128dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80128de:	f7f9 fd8c 	bl	800c3fa <__retarget_lock_release_recursive>
 80128e2:	0028      	movs	r0, r5
 80128e4:	bd70      	pop	{r4, r5, r6, pc}

080128e6 <memmove>:
 80128e6:	b510      	push	{r4, lr}
 80128e8:	4288      	cmp	r0, r1
 80128ea:	d902      	bls.n	80128f2 <memmove+0xc>
 80128ec:	188b      	adds	r3, r1, r2
 80128ee:	4298      	cmp	r0, r3
 80128f0:	d303      	bcc.n	80128fa <memmove+0x14>
 80128f2:	2300      	movs	r3, #0
 80128f4:	e007      	b.n	8012906 <memmove+0x20>
 80128f6:	5c8b      	ldrb	r3, [r1, r2]
 80128f8:	5483      	strb	r3, [r0, r2]
 80128fa:	3a01      	subs	r2, #1
 80128fc:	d2fb      	bcs.n	80128f6 <memmove+0x10>
 80128fe:	bd10      	pop	{r4, pc}
 8012900:	5ccc      	ldrb	r4, [r1, r3]
 8012902:	54c4      	strb	r4, [r0, r3]
 8012904:	3301      	adds	r3, #1
 8012906:	429a      	cmp	r2, r3
 8012908:	d1fa      	bne.n	8012900 <memmove+0x1a>
 801290a:	e7f8      	b.n	80128fe <memmove+0x18>

0801290c <abort>:
 801290c:	2006      	movs	r0, #6
 801290e:	b510      	push	{r4, lr}
 8012910:	f000 f906 	bl	8012b20 <raise>
 8012914:	2001      	movs	r0, #1
 8012916:	f7f1 fb13 	bl	8003f40 <_exit>
	...

0801291c <_wcrtomb_r>:
 801291c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801291e:	001d      	movs	r5, r3
 8012920:	4b09      	ldr	r3, [pc, #36]	; (8012948 <_wcrtomb_r+0x2c>)
 8012922:	0004      	movs	r4, r0
 8012924:	33e0      	adds	r3, #224	; 0xe0
 8012926:	681e      	ldr	r6, [r3, #0]
 8012928:	002b      	movs	r3, r5
 801292a:	2900      	cmp	r1, #0
 801292c:	d101      	bne.n	8012932 <_wcrtomb_r+0x16>
 801292e:	000a      	movs	r2, r1
 8012930:	a901      	add	r1, sp, #4
 8012932:	0020      	movs	r0, r4
 8012934:	47b0      	blx	r6
 8012936:	1c43      	adds	r3, r0, #1
 8012938:	d103      	bne.n	8012942 <_wcrtomb_r+0x26>
 801293a:	2300      	movs	r3, #0
 801293c:	602b      	str	r3, [r5, #0]
 801293e:	338a      	adds	r3, #138	; 0x8a
 8012940:	6023      	str	r3, [r4, #0]
 8012942:	b004      	add	sp, #16
 8012944:	bd70      	pop	{r4, r5, r6, pc}
 8012946:	46c0      	nop			; (mov r8, r8)
 8012948:	20000444 	.word	0x20000444

0801294c <__swhatbuf_r>:
 801294c:	b570      	push	{r4, r5, r6, lr}
 801294e:	000e      	movs	r6, r1
 8012950:	001d      	movs	r5, r3
 8012952:	230e      	movs	r3, #14
 8012954:	5ec9      	ldrsh	r1, [r1, r3]
 8012956:	0014      	movs	r4, r2
 8012958:	b096      	sub	sp, #88	; 0x58
 801295a:	2900      	cmp	r1, #0
 801295c:	da09      	bge.n	8012972 <__swhatbuf_r+0x26>
 801295e:	89b2      	ldrh	r2, [r6, #12]
 8012960:	2380      	movs	r3, #128	; 0x80
 8012962:	0011      	movs	r1, r2
 8012964:	4019      	ands	r1, r3
 8012966:	421a      	tst	r2, r3
 8012968:	d018      	beq.n	801299c <__swhatbuf_r+0x50>
 801296a:	2100      	movs	r1, #0
 801296c:	3b40      	subs	r3, #64	; 0x40
 801296e:	0008      	movs	r0, r1
 8012970:	e010      	b.n	8012994 <__swhatbuf_r+0x48>
 8012972:	466a      	mov	r2, sp
 8012974:	f000 f8de 	bl	8012b34 <_fstat_r>
 8012978:	2800      	cmp	r0, #0
 801297a:	dbf0      	blt.n	801295e <__swhatbuf_r+0x12>
 801297c:	23f0      	movs	r3, #240	; 0xf0
 801297e:	9901      	ldr	r1, [sp, #4]
 8012980:	021b      	lsls	r3, r3, #8
 8012982:	4019      	ands	r1, r3
 8012984:	4b07      	ldr	r3, [pc, #28]	; (80129a4 <__swhatbuf_r+0x58>)
 8012986:	2080      	movs	r0, #128	; 0x80
 8012988:	18c9      	adds	r1, r1, r3
 801298a:	424b      	negs	r3, r1
 801298c:	4159      	adcs	r1, r3
 801298e:	2380      	movs	r3, #128	; 0x80
 8012990:	0100      	lsls	r0, r0, #4
 8012992:	00db      	lsls	r3, r3, #3
 8012994:	6029      	str	r1, [r5, #0]
 8012996:	6023      	str	r3, [r4, #0]
 8012998:	b016      	add	sp, #88	; 0x58
 801299a:	bd70      	pop	{r4, r5, r6, pc}
 801299c:	2380      	movs	r3, #128	; 0x80
 801299e:	00db      	lsls	r3, r3, #3
 80129a0:	e7e5      	b.n	801296e <__swhatbuf_r+0x22>
 80129a2:	46c0      	nop			; (mov r8, r8)
 80129a4:	ffffe000 	.word	0xffffe000

080129a8 <__smakebuf_r>:
 80129a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80129aa:	2602      	movs	r6, #2
 80129ac:	898b      	ldrh	r3, [r1, #12]
 80129ae:	0005      	movs	r5, r0
 80129b0:	000c      	movs	r4, r1
 80129b2:	4233      	tst	r3, r6
 80129b4:	d006      	beq.n	80129c4 <__smakebuf_r+0x1c>
 80129b6:	0023      	movs	r3, r4
 80129b8:	3343      	adds	r3, #67	; 0x43
 80129ba:	6023      	str	r3, [r4, #0]
 80129bc:	6123      	str	r3, [r4, #16]
 80129be:	2301      	movs	r3, #1
 80129c0:	6163      	str	r3, [r4, #20]
 80129c2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80129c4:	466a      	mov	r2, sp
 80129c6:	ab01      	add	r3, sp, #4
 80129c8:	f7ff ffc0 	bl	801294c <__swhatbuf_r>
 80129cc:	9900      	ldr	r1, [sp, #0]
 80129ce:	0007      	movs	r7, r0
 80129d0:	0028      	movs	r0, r5
 80129d2:	f7f8 f8df 	bl	800ab94 <_malloc_r>
 80129d6:	2800      	cmp	r0, #0
 80129d8:	d108      	bne.n	80129ec <__smakebuf_r+0x44>
 80129da:	220c      	movs	r2, #12
 80129dc:	5ea3      	ldrsh	r3, [r4, r2]
 80129de:	059a      	lsls	r2, r3, #22
 80129e0:	d4ef      	bmi.n	80129c2 <__smakebuf_r+0x1a>
 80129e2:	2203      	movs	r2, #3
 80129e4:	4393      	bics	r3, r2
 80129e6:	431e      	orrs	r6, r3
 80129e8:	81a6      	strh	r6, [r4, #12]
 80129ea:	e7e4      	b.n	80129b6 <__smakebuf_r+0xe>
 80129ec:	2380      	movs	r3, #128	; 0x80
 80129ee:	89a2      	ldrh	r2, [r4, #12]
 80129f0:	6020      	str	r0, [r4, #0]
 80129f2:	4313      	orrs	r3, r2
 80129f4:	81a3      	strh	r3, [r4, #12]
 80129f6:	9b00      	ldr	r3, [sp, #0]
 80129f8:	6120      	str	r0, [r4, #16]
 80129fa:	6163      	str	r3, [r4, #20]
 80129fc:	9b01      	ldr	r3, [sp, #4]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d00c      	beq.n	8012a1c <__smakebuf_r+0x74>
 8012a02:	0028      	movs	r0, r5
 8012a04:	230e      	movs	r3, #14
 8012a06:	5ee1      	ldrsh	r1, [r4, r3]
 8012a08:	f000 f8a6 	bl	8012b58 <_isatty_r>
 8012a0c:	2800      	cmp	r0, #0
 8012a0e:	d005      	beq.n	8012a1c <__smakebuf_r+0x74>
 8012a10:	2303      	movs	r3, #3
 8012a12:	89a2      	ldrh	r2, [r4, #12]
 8012a14:	439a      	bics	r2, r3
 8012a16:	3b02      	subs	r3, #2
 8012a18:	4313      	orrs	r3, r2
 8012a1a:	81a3      	strh	r3, [r4, #12]
 8012a1c:	89a3      	ldrh	r3, [r4, #12]
 8012a1e:	433b      	orrs	r3, r7
 8012a20:	81a3      	strh	r3, [r4, #12]
 8012a22:	e7ce      	b.n	80129c2 <__smakebuf_r+0x1a>

08012a24 <__swbuf_r>:
 8012a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a26:	0006      	movs	r6, r0
 8012a28:	000d      	movs	r5, r1
 8012a2a:	0014      	movs	r4, r2
 8012a2c:	2800      	cmp	r0, #0
 8012a2e:	d004      	beq.n	8012a3a <__swbuf_r+0x16>
 8012a30:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012a32:	2b00      	cmp	r3, #0
 8012a34:	d101      	bne.n	8012a3a <__swbuf_r+0x16>
 8012a36:	f7f9 fac1 	bl	800bfbc <__sinit>
 8012a3a:	69a3      	ldr	r3, [r4, #24]
 8012a3c:	60a3      	str	r3, [r4, #8]
 8012a3e:	89a3      	ldrh	r3, [r4, #12]
 8012a40:	071b      	lsls	r3, r3, #28
 8012a42:	d52e      	bpl.n	8012aa2 <__swbuf_r+0x7e>
 8012a44:	6923      	ldr	r3, [r4, #16]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d02b      	beq.n	8012aa2 <__swbuf_r+0x7e>
 8012a4a:	230c      	movs	r3, #12
 8012a4c:	5ee2      	ldrsh	r2, [r4, r3]
 8012a4e:	2380      	movs	r3, #128	; 0x80
 8012a50:	019b      	lsls	r3, r3, #6
 8012a52:	b2ef      	uxtb	r7, r5
 8012a54:	b2ed      	uxtb	r5, r5
 8012a56:	421a      	tst	r2, r3
 8012a58:	d02c      	beq.n	8012ab4 <__swbuf_r+0x90>
 8012a5a:	6923      	ldr	r3, [r4, #16]
 8012a5c:	6820      	ldr	r0, [r4, #0]
 8012a5e:	1ac0      	subs	r0, r0, r3
 8012a60:	6963      	ldr	r3, [r4, #20]
 8012a62:	4283      	cmp	r3, r0
 8012a64:	dc05      	bgt.n	8012a72 <__swbuf_r+0x4e>
 8012a66:	0021      	movs	r1, r4
 8012a68:	0030      	movs	r0, r6
 8012a6a:	f7fd fb39 	bl	80100e0 <_fflush_r>
 8012a6e:	2800      	cmp	r0, #0
 8012a70:	d11d      	bne.n	8012aae <__swbuf_r+0x8a>
 8012a72:	68a3      	ldr	r3, [r4, #8]
 8012a74:	3001      	adds	r0, #1
 8012a76:	3b01      	subs	r3, #1
 8012a78:	60a3      	str	r3, [r4, #8]
 8012a7a:	6823      	ldr	r3, [r4, #0]
 8012a7c:	1c5a      	adds	r2, r3, #1
 8012a7e:	6022      	str	r2, [r4, #0]
 8012a80:	701f      	strb	r7, [r3, #0]
 8012a82:	6963      	ldr	r3, [r4, #20]
 8012a84:	4283      	cmp	r3, r0
 8012a86:	d004      	beq.n	8012a92 <__swbuf_r+0x6e>
 8012a88:	89a3      	ldrh	r3, [r4, #12]
 8012a8a:	07db      	lsls	r3, r3, #31
 8012a8c:	d507      	bpl.n	8012a9e <__swbuf_r+0x7a>
 8012a8e:	2d0a      	cmp	r5, #10
 8012a90:	d105      	bne.n	8012a9e <__swbuf_r+0x7a>
 8012a92:	0021      	movs	r1, r4
 8012a94:	0030      	movs	r0, r6
 8012a96:	f7fd fb23 	bl	80100e0 <_fflush_r>
 8012a9a:	2800      	cmp	r0, #0
 8012a9c:	d107      	bne.n	8012aae <__swbuf_r+0x8a>
 8012a9e:	0028      	movs	r0, r5
 8012aa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012aa2:	0021      	movs	r1, r4
 8012aa4:	0030      	movs	r0, r6
 8012aa6:	f7ff fe53 	bl	8012750 <__swsetup_r>
 8012aaa:	2800      	cmp	r0, #0
 8012aac:	d0cd      	beq.n	8012a4a <__swbuf_r+0x26>
 8012aae:	2501      	movs	r5, #1
 8012ab0:	426d      	negs	r5, r5
 8012ab2:	e7f4      	b.n	8012a9e <__swbuf_r+0x7a>
 8012ab4:	4313      	orrs	r3, r2
 8012ab6:	81a3      	strh	r3, [r4, #12]
 8012ab8:	4a02      	ldr	r2, [pc, #8]	; (8012ac4 <__swbuf_r+0xa0>)
 8012aba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012abc:	4013      	ands	r3, r2
 8012abe:	6663      	str	r3, [r4, #100]	; 0x64
 8012ac0:	e7cb      	b.n	8012a5a <__swbuf_r+0x36>
 8012ac2:	46c0      	nop			; (mov r8, r8)
 8012ac4:	ffffdfff 	.word	0xffffdfff

08012ac8 <_raise_r>:
 8012ac8:	b570      	push	{r4, r5, r6, lr}
 8012aca:	0004      	movs	r4, r0
 8012acc:	000d      	movs	r5, r1
 8012ace:	291f      	cmp	r1, #31
 8012ad0:	d904      	bls.n	8012adc <_raise_r+0x14>
 8012ad2:	2316      	movs	r3, #22
 8012ad4:	6003      	str	r3, [r0, #0]
 8012ad6:	2001      	movs	r0, #1
 8012ad8:	4240      	negs	r0, r0
 8012ada:	bd70      	pop	{r4, r5, r6, pc}
 8012adc:	0003      	movs	r3, r0
 8012ade:	33fc      	adds	r3, #252	; 0xfc
 8012ae0:	69db      	ldr	r3, [r3, #28]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d004      	beq.n	8012af0 <_raise_r+0x28>
 8012ae6:	008a      	lsls	r2, r1, #2
 8012ae8:	189b      	adds	r3, r3, r2
 8012aea:	681a      	ldr	r2, [r3, #0]
 8012aec:	2a00      	cmp	r2, #0
 8012aee:	d108      	bne.n	8012b02 <_raise_r+0x3a>
 8012af0:	0020      	movs	r0, r4
 8012af2:	f000 f855 	bl	8012ba0 <_getpid_r>
 8012af6:	002a      	movs	r2, r5
 8012af8:	0001      	movs	r1, r0
 8012afa:	0020      	movs	r0, r4
 8012afc:	f000 f83e 	bl	8012b7c <_kill_r>
 8012b00:	e7eb      	b.n	8012ada <_raise_r+0x12>
 8012b02:	2000      	movs	r0, #0
 8012b04:	2a01      	cmp	r2, #1
 8012b06:	d0e8      	beq.n	8012ada <_raise_r+0x12>
 8012b08:	1c51      	adds	r1, r2, #1
 8012b0a:	d103      	bne.n	8012b14 <_raise_r+0x4c>
 8012b0c:	2316      	movs	r3, #22
 8012b0e:	3001      	adds	r0, #1
 8012b10:	6023      	str	r3, [r4, #0]
 8012b12:	e7e2      	b.n	8012ada <_raise_r+0x12>
 8012b14:	2400      	movs	r4, #0
 8012b16:	0028      	movs	r0, r5
 8012b18:	601c      	str	r4, [r3, #0]
 8012b1a:	4790      	blx	r2
 8012b1c:	0020      	movs	r0, r4
 8012b1e:	e7dc      	b.n	8012ada <_raise_r+0x12>

08012b20 <raise>:
 8012b20:	b510      	push	{r4, lr}
 8012b22:	4b03      	ldr	r3, [pc, #12]	; (8012b30 <raise+0x10>)
 8012b24:	0001      	movs	r1, r0
 8012b26:	6818      	ldr	r0, [r3, #0]
 8012b28:	f7ff ffce 	bl	8012ac8 <_raise_r>
 8012b2c:	bd10      	pop	{r4, pc}
 8012b2e:	46c0      	nop			; (mov r8, r8)
 8012b30:	200006d0 	.word	0x200006d0

08012b34 <_fstat_r>:
 8012b34:	2300      	movs	r3, #0
 8012b36:	b570      	push	{r4, r5, r6, lr}
 8012b38:	4d06      	ldr	r5, [pc, #24]	; (8012b54 <_fstat_r+0x20>)
 8012b3a:	0004      	movs	r4, r0
 8012b3c:	0008      	movs	r0, r1
 8012b3e:	0011      	movs	r1, r2
 8012b40:	602b      	str	r3, [r5, #0]
 8012b42:	f7f1 fa4c 	bl	8003fde <_fstat>
 8012b46:	1c43      	adds	r3, r0, #1
 8012b48:	d103      	bne.n	8012b52 <_fstat_r+0x1e>
 8012b4a:	682b      	ldr	r3, [r5, #0]
 8012b4c:	2b00      	cmp	r3, #0
 8012b4e:	d000      	beq.n	8012b52 <_fstat_r+0x1e>
 8012b50:	6023      	str	r3, [r4, #0]
 8012b52:	bd70      	pop	{r4, r5, r6, pc}
 8012b54:	20000da8 	.word	0x20000da8

08012b58 <_isatty_r>:
 8012b58:	2300      	movs	r3, #0
 8012b5a:	b570      	push	{r4, r5, r6, lr}
 8012b5c:	4d06      	ldr	r5, [pc, #24]	; (8012b78 <_isatty_r+0x20>)
 8012b5e:	0004      	movs	r4, r0
 8012b60:	0008      	movs	r0, r1
 8012b62:	602b      	str	r3, [r5, #0]
 8012b64:	f7f1 fa49 	bl	8003ffa <_isatty>
 8012b68:	1c43      	adds	r3, r0, #1
 8012b6a:	d103      	bne.n	8012b74 <_isatty_r+0x1c>
 8012b6c:	682b      	ldr	r3, [r5, #0]
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	d000      	beq.n	8012b74 <_isatty_r+0x1c>
 8012b72:	6023      	str	r3, [r4, #0]
 8012b74:	bd70      	pop	{r4, r5, r6, pc}
 8012b76:	46c0      	nop			; (mov r8, r8)
 8012b78:	20000da8 	.word	0x20000da8

08012b7c <_kill_r>:
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	b570      	push	{r4, r5, r6, lr}
 8012b80:	4d06      	ldr	r5, [pc, #24]	; (8012b9c <_kill_r+0x20>)
 8012b82:	0004      	movs	r4, r0
 8012b84:	0008      	movs	r0, r1
 8012b86:	0011      	movs	r1, r2
 8012b88:	602b      	str	r3, [r5, #0]
 8012b8a:	f7f1 f9c9 	bl	8003f20 <_kill>
 8012b8e:	1c43      	adds	r3, r0, #1
 8012b90:	d103      	bne.n	8012b9a <_kill_r+0x1e>
 8012b92:	682b      	ldr	r3, [r5, #0]
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d000      	beq.n	8012b9a <_kill_r+0x1e>
 8012b98:	6023      	str	r3, [r4, #0]
 8012b9a:	bd70      	pop	{r4, r5, r6, pc}
 8012b9c:	20000da8 	.word	0x20000da8

08012ba0 <_getpid_r>:
 8012ba0:	b510      	push	{r4, lr}
 8012ba2:	f7f1 f9b7 	bl	8003f14 <_getpid>
 8012ba6:	bd10      	pop	{r4, pc}

08012ba8 <round>:
 8012ba8:	b570      	push	{r4, r5, r6, lr}
 8012baa:	004a      	lsls	r2, r1, #1
 8012bac:	000d      	movs	r5, r1
 8012bae:	4920      	ldr	r1, [pc, #128]	; (8012c30 <round+0x88>)
 8012bb0:	0d52      	lsrs	r2, r2, #21
 8012bb2:	1851      	adds	r1, r2, r1
 8012bb4:	0006      	movs	r6, r0
 8012bb6:	2913      	cmp	r1, #19
 8012bb8:	dc18      	bgt.n	8012bec <round+0x44>
 8012bba:	2900      	cmp	r1, #0
 8012bbc:	da09      	bge.n	8012bd2 <round+0x2a>
 8012bbe:	0feb      	lsrs	r3, r5, #31
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	07db      	lsls	r3, r3, #31
 8012bc4:	3101      	adds	r1, #1
 8012bc6:	d101      	bne.n	8012bcc <round+0x24>
 8012bc8:	491a      	ldr	r1, [pc, #104]	; (8012c34 <round+0x8c>)
 8012bca:	430b      	orrs	r3, r1
 8012bcc:	0019      	movs	r1, r3
 8012bce:	0010      	movs	r0, r2
 8012bd0:	e017      	b.n	8012c02 <round+0x5a>
 8012bd2:	4c19      	ldr	r4, [pc, #100]	; (8012c38 <round+0x90>)
 8012bd4:	410c      	asrs	r4, r1
 8012bd6:	0022      	movs	r2, r4
 8012bd8:	402a      	ands	r2, r5
 8012bda:	4302      	orrs	r2, r0
 8012bdc:	d013      	beq.n	8012c06 <round+0x5e>
 8012bde:	2280      	movs	r2, #128	; 0x80
 8012be0:	0312      	lsls	r2, r2, #12
 8012be2:	410a      	asrs	r2, r1
 8012be4:	1953      	adds	r3, r2, r5
 8012be6:	43a3      	bics	r3, r4
 8012be8:	2200      	movs	r2, #0
 8012bea:	e7ef      	b.n	8012bcc <round+0x24>
 8012bec:	2933      	cmp	r1, #51	; 0x33
 8012bee:	dd0d      	ble.n	8012c0c <round+0x64>
 8012bf0:	2380      	movs	r3, #128	; 0x80
 8012bf2:	00db      	lsls	r3, r3, #3
 8012bf4:	4299      	cmp	r1, r3
 8012bf6:	d106      	bne.n	8012c06 <round+0x5e>
 8012bf8:	0002      	movs	r2, r0
 8012bfa:	002b      	movs	r3, r5
 8012bfc:	0029      	movs	r1, r5
 8012bfe:	f7ed fddb 	bl	80007b8 <__aeabi_dadd>
 8012c02:	0006      	movs	r6, r0
 8012c04:	000d      	movs	r5, r1
 8012c06:	0030      	movs	r0, r6
 8012c08:	0029      	movs	r1, r5
 8012c0a:	bd70      	pop	{r4, r5, r6, pc}
 8012c0c:	4c0b      	ldr	r4, [pc, #44]	; (8012c3c <round+0x94>)
 8012c0e:	1912      	adds	r2, r2, r4
 8012c10:	2401      	movs	r4, #1
 8012c12:	4264      	negs	r4, r4
 8012c14:	40d4      	lsrs	r4, r2
 8012c16:	4220      	tst	r0, r4
 8012c18:	d0f5      	beq.n	8012c06 <round+0x5e>
 8012c1a:	2233      	movs	r2, #51	; 0x33
 8012c1c:	1a51      	subs	r1, r2, r1
 8012c1e:	3a32      	subs	r2, #50	; 0x32
 8012c20:	408a      	lsls	r2, r1
 8012c22:	1812      	adds	r2, r2, r0
 8012c24:	4282      	cmp	r2, r0
 8012c26:	4180      	sbcs	r0, r0
 8012c28:	4240      	negs	r0, r0
 8012c2a:	182b      	adds	r3, r5, r0
 8012c2c:	43a2      	bics	r2, r4
 8012c2e:	e7cd      	b.n	8012bcc <round+0x24>
 8012c30:	fffffc01 	.word	0xfffffc01
 8012c34:	3ff00000 	.word	0x3ff00000
 8012c38:	000fffff 	.word	0x000fffff
 8012c3c:	fffffbed 	.word	0xfffffbed

08012c40 <_init>:
 8012c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c42:	46c0      	nop			; (mov r8, r8)
 8012c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c46:	bc08      	pop	{r3}
 8012c48:	469e      	mov	lr, r3
 8012c4a:	4770      	bx	lr

08012c4c <_fini>:
 8012c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c4e:	46c0      	nop			; (mov r8, r8)
 8012c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c52:	bc08      	pop	{r3}
 8012c54:	469e      	mov	lr, r3
 8012c56:	4770      	bx	lr
