<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Nov 23 10:14:55 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     topReg0
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets oscdiv0_c]
            18 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 995.880ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \REG00/Q_i9  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \REG00/Q_i10  (to oscdiv0_c +)

   Delay:                   3.974ns  (32.7% logic, 67.3% route), 3 logic levels.

 Constraint Details:

      3.974ns data_path \REG00/Q_i9 to \REG00/Q_i10 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.880ns

 Path Details: \REG00/Q_i9 to \REG00/Q_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \REG00/Q_i9 (from oscdiv0_c)
Route         3   e 1.099                                  Q0_c_8
LUT4        ---     0.448              A to Z              \REG00/sel_1__I_0_16_i2_3_lut
Route         1   e 0.788                                  \REG00/n2
LUT4        ---     0.448              B to Z              \REG00/sel_1__I_0_16_i3_3_lut
Route         1   e 0.788                                  \REG00/Q_9__N_200
                  --------
                    3.974  (32.7% logic, 67.3% route), 3 logic levels.


Passed:  The following path meets requirements by 995.880ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \REG00/Q_i9  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \REG00/Q_i8  (to oscdiv0_c +)

   Delay:                   3.974ns  (32.7% logic, 67.3% route), 3 logic levels.

 Constraint Details:

      3.974ns data_path \REG00/Q_i9 to \REG00/Q_i8 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.880ns

 Path Details: \REG00/Q_i9 to \REG00/Q_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \REG00/Q_i9 (from oscdiv0_c)
Route         3   e 1.099                                  Q0_c_8
LUT4        ---     0.448              B to Z              \REG00/sel_1__I_0_18_i2_3_lut
Route         1   e 0.788                                  \REG00/n2_adj_213
LUT4        ---     0.448              B to Z              \REG00/sel_1__I_0_18_i3_3_lut
Route         1   e 0.788                                  \REG00/Q_9__N_202
                  --------
                    3.974  (32.7% logic, 67.3% route), 3 logic levels.


Passed:  The following path meets requirements by 995.880ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \REG00/Q_i8  (from oscdiv0_c +)
   Destination:    FD1P3AX    D              \REG00/Q_i9  (to oscdiv0_c +)

   Delay:                   3.974ns  (32.7% logic, 67.3% route), 3 logic levels.

 Constraint Details:

      3.974ns data_path \REG00/Q_i8 to \REG00/Q_i9 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 995.880ns

 Path Details: \REG00/Q_i8 to \REG00/Q_i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \REG00/Q_i8 (from oscdiv0_c)
Route         3   e 1.099                                  Q0_c_7
LUT4        ---     0.448              A to Z              \REG00/sel_1__I_0_17_i2_3_lut
Route         1   e 0.788                                  \REG00/n2_adj_212
LUT4        ---     0.448              B to Z              \REG00/sel_1__I_0_17_i3_3_lut
Route         1   e 0.788                                  \REG00/Q_9__N_201
                  --------
                    3.974  (32.7% logic, 67.3% route), 3 logic levels.

Report: 4.120 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets oscraw0_c]
            808 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_59__i18  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_59__i6  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_59__i18 to \OS00/OS01/sdiv_59__i6 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_59__i18 to \OS00/OS01/sdiv_59__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_59__i18 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[18]
LUT4        ---     0.448              B to Z              \OS00/OS01/i1_2_lut_rep_11
Route         2   e 0.954                                  \OS00/OS01/n677
LUT4        ---     0.448              C to Z              \OS00/OS01/i2_3_lut_4_lut
Route         2   e 0.954                                  \OS00/OS01/n466
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut
Route         1   e 0.788                                  \OS00/OS01/n596
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut_adj_8
Route         1   e 0.788                                  \OS00/OS01/n4
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut_adj_9
Route        21   e 1.529                                  \OS00/OS01/n416
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_59__i18  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_59__i7  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_59__i18 to \OS00/OS01/sdiv_59__i7 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_59__i18 to \OS00/OS01/sdiv_59__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_59__i18 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[18]
LUT4        ---     0.448              B to Z              \OS00/OS01/i1_2_lut_rep_11
Route         2   e 0.954                                  \OS00/OS01/n677
LUT4        ---     0.448              C to Z              \OS00/OS01/i2_3_lut_4_lut
Route         2   e 0.954                                  \OS00/OS01/n466
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut
Route         1   e 0.788                                  \OS00/OS01/n596
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut_adj_8
Route         1   e 0.788                                  \OS00/OS01/n4
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut_adj_9
Route        21   e 1.529                                  \OS00/OS01/n416
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.


Passed:  The following path meets requirements by 990.976ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \OS00/OS01/sdiv_59__i18  (from oscraw0_c +)
   Destination:    FD1P3IX    CD             \OS00/OS01/sdiv_59__i8  (to oscraw0_c -)

   Delay:                   8.878ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      8.878ns data_path \OS00/OS01/sdiv_59__i18 to \OS00/OS01/sdiv_59__i8 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 990.976ns

 Path Details: \OS00/OS01/sdiv_59__i18 to \OS00/OS01/sdiv_59__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              \OS00/OS01/sdiv_59__i18 (from oscraw0_c)
Route         5   e 1.222                                  \OS00/OS01/sdiv[18]
LUT4        ---     0.448              B to Z              \OS00/OS01/i1_2_lut_rep_11
Route         2   e 0.954                                  \OS00/OS01/n677
LUT4        ---     0.448              C to Z              \OS00/OS01/i2_3_lut_4_lut
Route         2   e 0.954                                  \OS00/OS01/n466
LUT4        ---     0.448              A to Z              \OS00/OS01/i2_4_lut
Route         1   e 0.788                                  \OS00/OS01/n596
LUT4        ---     0.448              A to Z              \OS00/OS01/i1_4_lut_adj_8
Route         1   e 0.788                                  \OS00/OS01/n4
LUT4        ---     0.448              C to Z              \OS00/OS01/i1_4_lut_adj_9
Route        21   e 1.529                                  \OS00/OS01/n416
                  --------
                    8.878  (29.8% logic, 70.2% route), 6 logic levels.

Report: 9.024 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets oscdiv0_c]               |  1000.000 ns|     4.120 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets oscraw0_c]               |  1000.000 ns|     9.024 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  826 paths, 110 nets, and 207 connections (64.7% coverage)


Peak memory: 57245696 bytes, TRCE: 167936 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
