--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3517 paths analyzed, 289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.568ns.
--------------------------------------------------------------------------------

Paths for end point clocks/c1/clk_counter_1 (SLICE_X15Y30.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c1/clk_counter_16 (FF)
  Destination:          clocks/c1/clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c1/clk_counter_16 to clocks/c1/clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.BQ      Tcko                  0.391   clocks/c1/clk_counter<18>
                                                       clocks/c1/clk_counter_16
    SLICE_X13Y32.A1      net (fanout=3)        0.818   clocks/c1/clk_counter<16>
    SLICE_X13Y32.A       Tilo                  0.259   clocks/c1/_n00171
                                                       clocks/c1/_n00171
    SLICE_X16Y33.A6      net (fanout=2)        0.555   clocks/c1/_n00171
    SLICE_X16Y33.A       Tilo                  0.205   N28
                                                       clocks/c1/_n00177
    SLICE_X15Y30.B4      net (fanout=14)       0.959   clocks/c1/_n0017
    SLICE_X15Y30.CLK     Tas                   0.322   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_1_rstpot
                                                       clocks/c1/clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.177ns logic, 2.332ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c1/clk_counter_0 (FF)
  Destination:          clocks/c1/clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c1/clk_counter_0 to clocks/c1/clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_0
    SLICE_X16Y30.A1      net (fanout=3)        0.650   clocks/c1/clk_counter<0>
    SLICE_X16Y30.A       Tilo                  0.205   clocks/c1/_n00174
                                                       clocks/c1/_n00174
    SLICE_X16Y33.A4      net (fanout=2)        0.633   clocks/c1/_n00174
    SLICE_X16Y33.A       Tilo                  0.205   N28
                                                       clocks/c1/_n00177
    SLICE_X15Y30.B4      net (fanout=14)       0.959   clocks/c1/_n0017
    SLICE_X15Y30.CLK     Tas                   0.322   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_1_rstpot
                                                       clocks/c1/clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.123ns logic, 2.242ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c1/clk_counter_7 (FF)
  Destination:          clocks/c1/clk_counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c1/clk_counter_7 to clocks/c1/clk_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   clocks/c1/clk_counter<7>
                                                       clocks/c1/clk_counter_7
    SLICE_X16Y33.C2      net (fanout=3)        0.804   clocks/c1/clk_counter<7>
    SLICE_X16Y33.C       Tilo                  0.205   N28
                                                       clocks/c1/_n00173
    SLICE_X16Y33.A1      net (fanout=2)        0.451   clocks/c1/_n00173
    SLICE_X16Y33.A       Tilo                  0.205   N28
                                                       clocks/c1/_n00177
    SLICE_X15Y30.B4      net (fanout=14)       0.959   clocks/c1/_n0017
    SLICE_X15Y30.CLK     Tas                   0.322   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_1_rstpot
                                                       clocks/c1/clk_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (1.123ns logic, 2.214ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point clocks/c1/clk_counter_0 (SLICE_X15Y30.A3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c1/clk_counter_16 (FF)
  Destination:          clocks/c1/clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c1/clk_counter_16 to clocks/c1/clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.BQ      Tcko                  0.391   clocks/c1/clk_counter<18>
                                                       clocks/c1/clk_counter_16
    SLICE_X13Y32.A1      net (fanout=3)        0.818   clocks/c1/clk_counter<16>
    SLICE_X13Y32.A       Tilo                  0.259   clocks/c1/_n00171
                                                       clocks/c1/_n00171
    SLICE_X16Y33.A6      net (fanout=2)        0.555   clocks/c1/_n00171
    SLICE_X16Y33.A       Tilo                  0.205   N28
                                                       clocks/c1/_n00177
    SLICE_X15Y30.A3      net (fanout=14)       0.923   clocks/c1/_n0017
    SLICE_X15Y30.CLK     Tas                   0.322   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_0_rstpot
                                                       clocks/c1/clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.473ns (1.177ns logic, 2.296ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c1/clk_counter_0 (FF)
  Destination:          clocks/c1/clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c1/clk_counter_0 to clocks/c1/clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.391   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_0
    SLICE_X16Y30.A1      net (fanout=3)        0.650   clocks/c1/clk_counter<0>
    SLICE_X16Y30.A       Tilo                  0.205   clocks/c1/_n00174
                                                       clocks/c1/_n00174
    SLICE_X16Y33.A4      net (fanout=2)        0.633   clocks/c1/_n00174
    SLICE_X16Y33.A       Tilo                  0.205   N28
                                                       clocks/c1/_n00177
    SLICE_X15Y30.A3      net (fanout=14)       0.923   clocks/c1/_n0017
    SLICE_X15Y30.CLK     Tas                   0.322   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_0_rstpot
                                                       clocks/c1/clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.123ns logic, 2.206ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c1/clk_counter_7 (FF)
  Destination:          clocks/c1/clk_counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c1/clk_counter_7 to clocks/c1/clk_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.391   clocks/c1/clk_counter<7>
                                                       clocks/c1/clk_counter_7
    SLICE_X16Y33.C2      net (fanout=3)        0.804   clocks/c1/clk_counter<7>
    SLICE_X16Y33.C       Tilo                  0.205   N28
                                                       clocks/c1/_n00173
    SLICE_X16Y33.A1      net (fanout=2)        0.451   clocks/c1/_n00173
    SLICE_X16Y33.A       Tilo                  0.205   N28
                                                       clocks/c1/_n00177
    SLICE_X15Y30.A3      net (fanout=14)       0.923   clocks/c1/_n0017
    SLICE_X15Y30.CLK     Tas                   0.322   clocks/c1/clk_counter<3>
                                                       clocks/c1/clk_counter_0_rstpot
                                                       clocks/c1/clk_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.123ns logic, 2.178ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point clocks/c15/clk_counter_5 (SLICE_X23Y7.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c15/clk_counter_13 (FF)
  Destination:          clocks/c15/clk_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c15/clk_counter_13 to clocks/c15/clk_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.DQ      Tcko                  0.408   clocks/c15/clk_counter<13>
                                                       clocks/c15/clk_counter_13
    SLICE_X24Y9.C4       net (fanout=2)        0.887   clocks/c15/clk_counter<13>
    SLICE_X24Y9.C        Tilo                  0.205   clocks/c15/clk_blink_TEMP
                                                       clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>1
    SLICE_X24Y8.B1       net (fanout=3)        0.623   clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>
    SLICE_X24Y8.B        Tilo                  0.205   clocks/c15/clk_counter<2>
                                                       clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X23Y7.C1       net (fanout=13)       0.819   clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X23Y7.CLK      Tas                   0.322   clocks/c15/clk_counter<6>
                                                       clocks/c15/clk_counter_5_rstpot
                                                       clocks/c15/clk_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.140ns logic, 2.329ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c15/clk_counter_22 (FF)
  Destination:          clocks/c15/clk_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.242 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c15/clk_counter_22 to clocks/c15/clk_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.AQ      Tcko                  0.391   clocks/c15/clk_counter<24>
                                                       clocks/c15/clk_counter_22
    SLICE_X23Y11.D2      net (fanout=2)        0.600   clocks/c15/clk_counter<22>
    SLICE_X23Y11.D       Tilo                  0.259   clocks/c15/clk_counter<24>
                                                       clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X24Y8.B3       net (fanout=3)        0.767   clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>1
    SLICE_X24Y8.B        Tilo                  0.205   clocks/c15/clk_counter<2>
                                                       clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X23Y7.C1       net (fanout=13)       0.819   clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X23Y7.CLK      Tas                   0.322   clocks/c15/clk_counter<6>
                                                       clocks/c15/clk_counter_5_rstpot
                                                       clocks/c15/clk_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.177ns logic, 2.186ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clocks/c15/clk_counter_21 (FF)
  Destination:          clocks/c15/clk_counter_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.288ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.242 - 0.268)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clocks/c15/clk_counter_21 to clocks/c15/clk_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y11.DQ      Tcko                  0.408   clocks/c15/clk_counter<21>
                                                       clocks/c15/clk_counter_21
    SLICE_X23Y11.D3      net (fanout=2)        0.508   clocks/c15/clk_counter<21>
    SLICE_X23Y11.D       Tilo                  0.259   clocks/c15/clk_counter<24>
                                                       clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>2
    SLICE_X24Y8.B3       net (fanout=3)        0.767   clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>1
    SLICE_X24Y8.B        Tilo                  0.205   clocks/c15/clk_counter<2>
                                                       clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o<24>5
    SLICE_X23Y7.C1       net (fanout=13)       0.819   clocks/c15/clk_counter[24]_PWR_4_o_equal_2_o
    SLICE_X23Y7.CLK      Tas                   0.322   clocks/c15/clk_counter<6>
                                                       clocks/c15/clk_counter_5_rstpot
                                                       clocks/c15/clk_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.194ns logic, 2.094ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clocks/c1/clk_counter_23 (SLICE_X16Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/c1/clk_counter_23 (FF)
  Destination:          clocks/c1/clk_counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/c1/clk_counter_23 to clocks/c1/clk_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.AQ      Tcko                  0.200   clocks/c1/clk_counter<25>
                                                       clocks/c1/clk_counter_23
    SLICE_X16Y35.A6      net (fanout=3)        0.028   clocks/c1/clk_counter<23>
    SLICE_X16Y35.CLK     Tah         (-Th)    -0.190   clocks/c1/clk_counter<25>
                                                       clocks/c1/clk_counter_23_rstpot
                                                       clocks/c1/clk_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point clocks/c2/clk_counter_11 (SLICE_X20Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/c2/clk_counter_11 (FF)
  Destination:          clocks/c2/clk_counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/c2/clk_counter_11 to clocks/c2/clk_counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.200   clocks/c2/clk_counter<13>
                                                       clocks/c2/clk_counter_11
    SLICE_X20Y46.A6      net (fanout=3)        0.028   clocks/c2/clk_counter<11>
    SLICE_X20Y46.CLK     Tah         (-Th)    -0.190   clocks/c2/clk_counter<13>
                                                       clocks/c2/clk_counter_11_rstpot
                                                       clocks/c2/clk_counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point clocks/c2/clk_counter_22 (SLICE_X20Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clocks/c2/clk_counter_22 (FF)
  Destination:          clocks/c2/clk_counter_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clocks/c2/clk_counter_22 to clocks/c2/clk_counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.AQ      Tcko                  0.200   clocks/c2/clk_counter<23>
                                                       clocks/c2/clk_counter_22
    SLICE_X20Y48.A6      net (fanout=5)        0.040   clocks/c2/clk_counter<22>
    SLICE_X20Y48.CLK     Tah         (-Th)    -0.190   clocks/c2/clk_counter<23>
                                                       clocks/c2/clk_counter_22_rstpot
                                                       clocks/c2/clk_counter_22
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: N28/CLK
  Logical resource: clocks/c1/clk_1_TEMP/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clocks/c1/clk_counter<25>/CLK
  Logical resource: clocks/c1/clk_counter_23/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.568|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3517 paths, 0 nets, and 532 connections

Design statistics:
   Minimum period:   3.568ns{1}   (Maximum frequency: 280.269MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 11 14:41:50 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



