<dec f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.h' l='56' type='unsigned int llvm::AVRMCCodeEmitter::encodeLDSTPtrReg(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<def f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.cpp' l='113' ll='128' type='unsigned int llvm::AVRMCCodeEmitter::encodeLDSTPtrReg(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='601' u='c' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='615' u='c' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='630' u='c' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenMCCodeEmitter.inc' l='645' u='c' c='_ZNK4llvm16AVRMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<doc f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRMCCodeEmitter.h' l='55'>/// Encodes the `PTRREGS` operand to a load or store instruction.</doc>
