

================================================================
== Vivado HLS Report for 'Process_r'
================================================================
* Date:           Wed Apr 19 11:51:04 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convolution
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      154|      154| 1.540 us | 1.540 us |  154|  154|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                  |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Load_W_fu_16  |Load_W  |      153|      153| 1.530 us | 1.530 us |  153|  153|   none  |
        +------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     610|    6706|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      33|    -|
|Register         |        -|      -|       3|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     613|    6739|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+-----+------+-----+
    |     Instance     | Module | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------+--------+---------+-------+-----+------+-----+
    |grp_Load_W_fu_16  |Load_W  |        0|      0|  610|  6706|    0|
    +------------------+--------+---------+-------+-----+------+-----+
    |Total             |        |        0|      0|  610|  6706|    0|
    +------------------+--------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  15|          3|    1|          3|
    |m_axi_W_ddr_ARVALID  |   9|          2|    1|          2|
    |m_axi_W_ddr_RREADY   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  33|          7|    3|          7|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  2|   0|    2|          0|
    |grp_Load_W_fu_16_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  3|   0|    3|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    Process   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    Process   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    Process   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    Process   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    Process   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    Process   | return value |
|m_axi_W_ddr_AWVALID   | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWREADY   |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWADDR    | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWID      | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWLEN     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWSIZE    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWBURST   | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWLOCK    | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWCACHE   | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWPROT    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWQOS     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWREGION  | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_AWUSER    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WVALID    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WREADY    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WDATA     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WSTRB     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WLAST     | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WID       | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_WUSER     | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARVALID   | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARREADY   |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARADDR    | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARID      | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARLEN     | out |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARSIZE    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARBURST   | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARLOCK    | out |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARCACHE   | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARPROT    | out |    3|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARQOS     | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARREGION  | out |    4|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_ARUSER    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RVALID    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RREADY    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RDATA     |  in |   32|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RLAST     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RID       |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RUSER     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_RRESP     |  in |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BVALID    |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BREADY    | out |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BRESP     |  in |    2|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BID       |  in |    1|    m_axi   |     W_ddr    |    pointer   |
|m_axi_W_ddr_BUSER     |  in |    1|    m_axi   |     W_ddr    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

