
MQ2LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  0800b348  0800b348  0000c348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7ac  0800b7ac  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b7ac  0800b7ac  0000c7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b7b4  0800b7b4  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7b4  0800b7b4  0000c7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7b8  0800b7b8  0000c7b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800b7bc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1d4  2**0
                  CONTENTS
 10 .bss          00000328  200001d4  200001d4  0000d1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200004fc  200004fc  0000d1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000df7e  00000000  00000000  0000d204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002265  00000000  00000000  0001b182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c48  00000000  00000000  0001d3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000098e  00000000  00000000  0001e030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023023  00000000  00000000  0001e9be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010155  00000000  00000000  000419e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3f76  00000000  00000000  00051b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00125aac  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047cc  00000000  00000000  00125af0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  0012a2bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b32c 	.word	0x0800b32c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800b32c 	.word	0x0800b32c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001024:	f000 fd5e 	bl	8001ae4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001028:	f000 f8a0 	bl	800116c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800102c:	f000 f9b2 	bl	8001394 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001030:	f000 f958 	bl	80012e4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001034:	f000 f904 	bl	8001240 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001038:	f000 f982 	bl	8001340 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_ADC_Start(&hadc1);
 800103c:	4842      	ldr	r0, [pc, #264]	@ (8001148 <main+0x128>)
 800103e:	f000 fe2b 	bl	8001c98 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001042:	f04f 31ff 	mov.w	r1, #4294967295
 8001046:	4840      	ldr	r0, [pc, #256]	@ (8001148 <main+0x128>)
 8001048:	f000 ff2b 	bl	8001ea2 <HAL_ADC_PollForConversion>
	  ADC_val = HAL_ADC_GetValue(&hadc1);
 800104c:	483e      	ldr	r0, [pc, #248]	@ (8001148 <main+0x128>)
 800104e:	f001 f8c3 	bl	80021d8 <HAL_ADC_GetValue>
 8001052:	4603      	mov	r3, r0
 8001054:	4a3d      	ldr	r2, [pc, #244]	@ (800114c <main+0x12c>)
 8001056:	6013      	str	r3, [r2, #0]
	  HAL_ADC_Stop(&hadc1);
 8001058:	483b      	ldr	r0, [pc, #236]	@ (8001148 <main+0x128>)
 800105a:	f000 feef 	bl	8001e3c <HAL_ADC_Stop>

	  sprintf(str1, "ADC VALU= %lu \r\n",ADC_val);
 800105e:	4b3b      	ldr	r3, [pc, #236]	@ (800114c <main+0x12c>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	493a      	ldr	r1, [pc, #232]	@ (8001150 <main+0x130>)
 8001066:	483b      	ldr	r0, [pc, #236]	@ (8001154 <main+0x134>)
 8001068:	f006 fd20 	bl	8007aac <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)str1, strlen(str1), HAL_MAX_DELAY);
 800106c:	4839      	ldr	r0, [pc, #228]	@ (8001154 <main+0x134>)
 800106e:	f7ff f8ff 	bl	8000270 <strlen>
 8001072:	4603      	mov	r3, r0
 8001074:	b29a      	uxth	r2, r3
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
 800107a:	4936      	ldr	r1, [pc, #216]	@ (8001154 <main+0x134>)
 800107c:	4836      	ldr	r0, [pc, #216]	@ (8001158 <main+0x138>)
 800107e:	f004 fe27 	bl	8005cd0 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8001082:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001086:	f000 fd9f 	bl	8001bc8 <HAL_Delay>
	  if(ADC_val/10 <= 200){
 800108a:	4b30      	ldr	r3, [pc, #192]	@ (800114c <main+0x12c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f240 72d9 	movw	r2, #2009	@ 0x7d9
 8001092:	4293      	cmp	r3, r2
 8001094:	d80d      	bhi.n	80010b2 <main+0x92>
		  sprintf(str2, "----NORMAL----",ADC_val);
 8001096:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <main+0x12c>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	461a      	mov	r2, r3
 800109c:	492f      	ldr	r1, [pc, #188]	@ (800115c <main+0x13c>)
 800109e:	4830      	ldr	r0, [pc, #192]	@ (8001160 <main+0x140>)
 80010a0:	f006 fd04 	bl	8007aac <siprintf>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12,GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010aa:	482e      	ldr	r0, [pc, #184]	@ (8001164 <main+0x144>)
 80010ac:	f001 fe36 	bl	8002d1c <HAL_GPIO_WritePin>
 80010b0:	e00c      	b.n	80010cc <main+0xac>
	  }
	  else{
		  sprintf(str2, "----NORMAL----",ADC_val);
 80010b2:	4b26      	ldr	r3, [pc, #152]	@ (800114c <main+0x12c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	461a      	mov	r2, r3
 80010b8:	4928      	ldr	r1, [pc, #160]	@ (800115c <main+0x13c>)
 80010ba:	4829      	ldr	r0, [pc, #164]	@ (8001160 <main+0x140>)
 80010bc:	f006 fcf6 	bl	8007aac <siprintf>
		  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14,GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010c6:	4827      	ldr	r0, [pc, #156]	@ (8001164 <main+0x144>)
 80010c8:	f001 fe28 	bl	8002d1c <HAL_GPIO_WritePin>
	  }

	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12,GPIO_PIN_RESET);
 80010cc:	2200      	movs	r2, #0
 80010ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010d2:	4824      	ldr	r0, [pc, #144]	@ (8001164 <main+0x144>)
 80010d4:	f001 fe22 	bl	8002d1c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12,GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010de:	4821      	ldr	r0, [pc, #132]	@ (8001164 <main+0x144>)
 80010e0:	f001 fe1c 	bl	8002d1c <HAL_GPIO_WritePin>

	  HAL_UART_Transmit(&huart2, (uint8_t *)str2, strlen(str2), HAL_MAX_DELAY);
 80010e4:	481e      	ldr	r0, [pc, #120]	@ (8001160 <main+0x140>)
 80010e6:	f7ff f8c3 	bl	8000270 <strlen>
 80010ea:	4603      	mov	r3, r0
 80010ec:	b29a      	uxth	r2, r3
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295
 80010f2:	491b      	ldr	r1, [pc, #108]	@ (8001160 <main+0x140>)
 80010f4:	4818      	ldr	r0, [pc, #96]	@ (8001158 <main+0x138>)
 80010f6:	f004 fdeb 	bl	8005cd0 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 80010fa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010fe:	f000 fd63 	bl	8001bc8 <HAL_Delay>
	  if(!lcd16x2_i2c_init(&hi2c1))
 8001102:	4819      	ldr	r0, [pc, #100]	@ (8001168 <main+0x148>)
 8001104:	f000 f9d4 	bl	80014b0 <lcd16x2_i2c_init>
 8001108:	4603      	mov	r3, r0
 800110a:	f083 0301 	eor.w	r3, r3, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <main+0xf8>
	  {
	  	while(1);
 8001114:	bf00      	nop
 8001116:	e7fd      	b.n	8001114 <main+0xf4>
	  }

	  lcd16x2_i2c_clear();
 8001118:	f000 fa47 	bl	80015aa <lcd16x2_i2c_clear>
	  HAL_Delay(500);
 800111c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001120:	f000 fd52 	bl	8001bc8 <HAL_Delay>
	  lcd16x2_i2c_setCursor(0,0);
 8001124:	2100      	movs	r1, #0
 8001126:	2000      	movs	r0, #0
 8001128:	f000 fa20 	bl	800156c <lcd16x2_i2c_setCursor>
	  HAL_Delay(500);
 800112c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001130:	f000 fd4a 	bl	8001bc8 <HAL_Delay>
	  lcd16x2_i2c_printf(str1);
 8001134:	4807      	ldr	r0, [pc, #28]	@ (8001154 <main+0x134>)
 8001136:	f000 fa42 	bl	80015be <lcd16x2_i2c_printf>
	  HAL_Delay(1000);
 800113a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800113e:	f000 fd43 	bl	8001bc8 <HAL_Delay>
	  lcd16x2_i2c_clear();
 8001142:	f000 fa32 	bl	80015aa <lcd16x2_i2c_clear>
	  HAL_ADC_Start(&hadc1);
 8001146:	e779      	b.n	800103c <main+0x1c>
 8001148:	200001f0 	.word	0x200001f0
 800114c:	200002d4 	.word	0x200002d4
 8001150:	0800b348 	.word	0x0800b348
 8001154:	200002d8 	.word	0x200002d8
 8001158:	2000028c 	.word	0x2000028c
 800115c:	0800b35c 	.word	0x0800b35c
 8001160:	2000033c 	.word	0x2000033c
 8001164:	40020c00 	.word	0x40020c00
 8001168:	20000238 	.word	0x20000238

0800116c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b094      	sub	sp, #80	@ 0x50
 8001170:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001172:	f107 0320 	add.w	r3, r7, #32
 8001176:	2230      	movs	r2, #48	@ 0x30
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f006 fcfb 	bl	8007b76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001180:	f107 030c 	add.w	r3, r7, #12
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001190:	2300      	movs	r3, #0
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	4b28      	ldr	r3, [pc, #160]	@ (8001238 <SystemClock_Config+0xcc>)
 8001196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001198:	4a27      	ldr	r2, [pc, #156]	@ (8001238 <SystemClock_Config+0xcc>)
 800119a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800119e:	6413      	str	r3, [r2, #64]	@ 0x40
 80011a0:	4b25      	ldr	r3, [pc, #148]	@ (8001238 <SystemClock_Config+0xcc>)
 80011a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011a8:	60bb      	str	r3, [r7, #8]
 80011aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011ac:	2300      	movs	r3, #0
 80011ae:	607b      	str	r3, [r7, #4]
 80011b0:	4b22      	ldr	r3, [pc, #136]	@ (800123c <SystemClock_Config+0xd0>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a21      	ldr	r2, [pc, #132]	@ (800123c <SystemClock_Config+0xd0>)
 80011b6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ba:	6013      	str	r3, [r2, #0]
 80011bc:	4b1f      	ldr	r3, [pc, #124]	@ (800123c <SystemClock_Config+0xd0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c4:	607b      	str	r3, [r7, #4]
 80011c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c8:	2302      	movs	r3, #2
 80011ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011cc:	2301      	movs	r3, #1
 80011ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011d0:	2310      	movs	r3, #16
 80011d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011d4:	2302      	movs	r3, #2
 80011d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011d8:	2300      	movs	r3, #0
 80011da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011dc:	2308      	movs	r3, #8
 80011de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80011e0:	2332      	movs	r3, #50	@ 0x32
 80011e2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011e4:	2302      	movs	r3, #2
 80011e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011e8:	2307      	movs	r3, #7
 80011ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ec:	f107 0320 	add.w	r3, r7, #32
 80011f0:	4618      	mov	r0, r3
 80011f2:	f004 f885 	bl	8005300 <HAL_RCC_OscConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011fc:	f000 f8f2 	bl	80013e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001200:	230f      	movs	r3, #15
 8001202:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001204:	2302      	movs	r3, #2
 8001206:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800120c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001210:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001212:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001216:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	2101      	movs	r1, #1
 800121e:	4618      	mov	r0, r3
 8001220:	f004 fae6 	bl	80057f0 <HAL_RCC_ClockConfig>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800122a:	f000 f8db 	bl	80013e4 <Error_Handler>
  }
}
 800122e:	bf00      	nop
 8001230:	3750      	adds	r7, #80	@ 0x50
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40023800 	.word	0x40023800
 800123c:	40007000 	.word	0x40007000

08001240 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001246:	463b      	mov	r3, r7
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001252:	4b21      	ldr	r3, [pc, #132]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001254:	4a21      	ldr	r2, [pc, #132]	@ (80012dc <MX_ADC1_Init+0x9c>)
 8001256:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001258:	4b1f      	ldr	r3, [pc, #124]	@ (80012d8 <MX_ADC1_Init+0x98>)
 800125a:	2200      	movs	r2, #0
 800125c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800125e:	4b1e      	ldr	r3, [pc, #120]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001264:	4b1c      	ldr	r3, [pc, #112]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800126a:	4b1b      	ldr	r3, [pc, #108]	@ (80012d8 <MX_ADC1_Init+0x98>)
 800126c:	2200      	movs	r2, #0
 800126e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001270:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001272:	2200      	movs	r2, #0
 8001274:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001278:	4b17      	ldr	r3, [pc, #92]	@ (80012d8 <MX_ADC1_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800127e:	4b16      	ldr	r3, [pc, #88]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001280:	4a17      	ldr	r2, [pc, #92]	@ (80012e0 <MX_ADC1_Init+0xa0>)
 8001282:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001284:	4b14      	ldr	r3, [pc, #80]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001286:	2200      	movs	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800128a:	4b13      	ldr	r3, [pc, #76]	@ (80012d8 <MX_ADC1_Init+0x98>)
 800128c:	2201      	movs	r2, #1
 800128e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_ADC1_Init+0x98>)
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001298:	4b0f      	ldr	r3, [pc, #60]	@ (80012d8 <MX_ADC1_Init+0x98>)
 800129a:	2201      	movs	r2, #1
 800129c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800129e:	480e      	ldr	r0, [pc, #56]	@ (80012d8 <MX_ADC1_Init+0x98>)
 80012a0:	f000 fcb6 	bl	8001c10 <HAL_ADC_Init>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012aa:	f000 f89b 	bl	80013e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012b2:	2301      	movs	r3, #1
 80012b4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ba:	463b      	mov	r3, r7
 80012bc:	4619      	mov	r1, r3
 80012be:	4806      	ldr	r0, [pc, #24]	@ (80012d8 <MX_ADC1_Init+0x98>)
 80012c0:	f000 ffb6 	bl	8002230 <HAL_ADC_ConfigChannel>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80012ca:	f000 f88b 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	3710      	adds	r7, #16
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200001f0 	.word	0x200001f0
 80012dc:	40012000 	.word	0x40012000
 80012e0:	0f000001 	.word	0x0f000001

080012e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012e8:	4b12      	ldr	r3, [pc, #72]	@ (8001334 <MX_I2C1_Init+0x50>)
 80012ea:	4a13      	ldr	r2, [pc, #76]	@ (8001338 <MX_I2C1_Init+0x54>)
 80012ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012ee:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <MX_I2C1_Init+0x50>)
 80012f0:	4a12      	ldr	r2, [pc, #72]	@ (800133c <MX_I2C1_Init+0x58>)
 80012f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001334 <MX_I2C1_Init+0x50>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001334 <MX_I2C1_Init+0x50>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001300:	4b0c      	ldr	r3, [pc, #48]	@ (8001334 <MX_I2C1_Init+0x50>)
 8001302:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001306:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001308:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <MX_I2C1_Init+0x50>)
 800130a:	2200      	movs	r2, #0
 800130c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800130e:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <MX_I2C1_Init+0x50>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001314:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <MX_I2C1_Init+0x50>)
 8001316:	2200      	movs	r2, #0
 8001318:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800131a:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <MX_I2C1_Init+0x50>)
 800131c:	2200      	movs	r2, #0
 800131e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001320:	4804      	ldr	r0, [pc, #16]	@ (8001334 <MX_I2C1_Init+0x50>)
 8001322:	f001 fd15 	bl	8002d50 <HAL_I2C_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800132c:	f000 f85a 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000238 	.word	0x20000238
 8001338:	40005400 	.word	0x40005400
 800133c:	000186a0 	.word	0x000186a0

08001340 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 8001346:	4a12      	ldr	r2, [pc, #72]	@ (8001390 <MX_USART2_UART_Init+0x50>)
 8001348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800134a:	4b10      	ldr	r3, [pc, #64]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 800134c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001350:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001352:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 800135a:	2200      	movs	r2, #0
 800135c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800135e:	4b0b      	ldr	r3, [pc, #44]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001364:	4b09      	ldr	r3, [pc, #36]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 8001366:	220c      	movs	r2, #12
 8001368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136a:	4b08      	ldr	r3, [pc, #32]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001376:	4805      	ldr	r0, [pc, #20]	@ (800138c <MX_USART2_UART_Init+0x4c>)
 8001378:	f004 fc5a 	bl	8005c30 <HAL_UART_Init>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001382:	f000 f82f 	bl	80013e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	2000028c 	.word	0x2000028c
 8001390:	40004400 	.word	0x40004400

08001394 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	4b10      	ldr	r3, [pc, #64]	@ (80013e0 <MX_GPIO_Init+0x4c>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	4a0f      	ldr	r2, [pc, #60]	@ (80013e0 <MX_GPIO_Init+0x4c>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013aa:	4b0d      	ldr	r3, [pc, #52]	@ (80013e0 <MX_GPIO_Init+0x4c>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	607b      	str	r3, [r7, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <MX_GPIO_Init+0x4c>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a08      	ldr	r2, [pc, #32]	@ (80013e0 <MX_GPIO_Init+0x4c>)
 80013c0:	f043 0302 	orr.w	r3, r3, #2
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <MX_GPIO_Init+0x4c>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013d2:	bf00      	nop
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800

080013e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e8:	b672      	cpsid	i
}
 80013ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013ec:	bf00      	nop
 80013ee:	e7fd      	b.n	80013ec <Error_Handler+0x8>

080013f0 <lcd_i2c_send_nibble>:
 *
 * LCD reads data when EN pin changes
 * from HIGH  LOW (falling edge).
 * ------------------------------------------------------------- */
HAL_StatusTypeDef lcd_i2c_send_nibble(uint8_t nibble_with_flags)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af02      	add	r7, sp, #8
 80013f6:	4603      	mov	r3, r0
 80013f8:	71fb      	strb	r3, [r7, #7]
    uint8_t i2cData[2];

    /* Step 1: EN = HIGH (prepare LCD to read data) */
    i2cData[0] = nibble_with_flags + LCD_EN;
 80013fa:	79fb      	ldrb	r3, [r7, #7]
 80013fc:	3304      	adds	r3, #4
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	733b      	strb	r3, [r7, #12]

    /* Step 2: EN = LOW (LCD latches data here) */
    i2cData[1] = nibble_with_flags;
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	737b      	strb	r3, [r7, #13]

    /* Step 3: Send both bytes through I2C */
    return HAL_I2C_Master_Transmit(lcd16x2_i2cHandle,LCD_I2C_SLAVE_ADDRESS,i2cData, 2,  200);
 8001406:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <lcd_i2c_send_nibble+0x38>)
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	4b08      	ldr	r3, [pc, #32]	@ (800142c <lcd_i2c_send_nibble+0x3c>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4619      	mov	r1, r3
 8001410:	f107 020c 	add.w	r2, r7, #12
 8001414:	23c8      	movs	r3, #200	@ 0xc8
 8001416:	9300      	str	r3, [sp, #0]
 8001418:	2302      	movs	r3, #2
 800141a:	f001 fdf3 	bl	8003004 <HAL_I2C_Master_Transmit>
 800141e:	4603      	mov	r3, r0
//                lcd16x2_i2cHandle,     -> I2C handle
//                LCD_I2C_SLAVE_ADDRESS, -> LCD I2C address
//                i2cData,               -> data buffer
//                2,                     -> number of bytes
//                200                    -> timeout (ms)
}
 8001420:	4618      	mov	r0, r3
 8001422:	3710      	adds	r7, #16
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	200003a0 	.word	0x200003a0
 800142c:	200003a4 	.word	0x200003a4

08001430 <lcd16x2_i2c_sendCommand>:
 * Send an 8-bit COMMAND to LCD in 4-bit mode.
 *
 * RS = 0  Command mode
 * ------------------------------------------------------------- */
void lcd16x2_i2c_sendCommand(uint8_t command)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble;
    uint8_t low_nibble;

    /* Extract upper 4 bits (D7D4) */
    high_nibble = command & 0xF0;
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	f023 030f 	bic.w	r3, r3, #15
 8001440:	73fb      	strb	r3, [r7, #15]

    /* Extract lower 4 bits and shift them to upper position */
    low_nibble = (command << 4);
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	011b      	lsls	r3, r3, #4
 8001446:	73bb      	strb	r3, [r7, #14]
    low_nibble = low_nibble & 0xF0;
 8001448:	7bbb      	ldrb	r3, [r7, #14]
 800144a:	f023 030f 	bic.w	r3, r3, #15
 800144e:	73bb      	strb	r3, [r7, #14]

    /* Send upper nibble first */
    lcd_i2c_send_nibble(high_nibble + LCD_BK_LIGHT);
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	3308      	adds	r3, #8
 8001454:	b2db      	uxtb	r3, r3
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff ffca 	bl	80013f0 <lcd_i2c_send_nibble>

    /* Then send lower nibble */
    lcd_i2c_send_nibble(low_nibble + LCD_BK_LIGHT);
 800145c:	7bbb      	ldrb	r3, [r7, #14]
 800145e:	3308      	adds	r3, #8
 8001460:	b2db      	uxtb	r3, r3
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ffc4 	bl	80013f0 <lcd_i2c_send_nibble>
}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <lcd16x2_i2c_sendData>:
 * Send one CHARACTER to LCD.
 *
 * RS = 1  Data mode
 * ------------------------------------------------------------- */
void lcd16x2_i2c_sendData(uint8_t data)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
    uint8_t high_nibble;
    uint8_t low_nibble;

    /* Upper 4 bits */
    high_nibble = data & 0xF0;
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	f023 030f 	bic.w	r3, r3, #15
 8001480:	73fb      	strb	r3, [r7, #15]

    /* Lower 4 bits shifted to upper position */
    low_nibble = (data << 4);
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	011b      	lsls	r3, r3, #4
 8001486:	73bb      	strb	r3, [r7, #14]
    low_nibble = low_nibble & 0xF0;
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	f023 030f 	bic.w	r3, r3, #15
 800148e:	73bb      	strb	r3, [r7, #14]

    /* Send upper nibble with RS = 1 */
    lcd_i2c_send_nibble(high_nibble + LCD_BK_LIGHT + LCD_RS);
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	3309      	adds	r3, #9
 8001494:	b2db      	uxtb	r3, r3
 8001496:	4618      	mov	r0, r3
 8001498:	f7ff ffaa 	bl	80013f0 <lcd_i2c_send_nibble>

    /* Send lower nibble with RS = 1 */
    lcd_i2c_send_nibble(low_nibble + LCD_BK_LIGHT + LCD_RS);
 800149c:	7bbb      	ldrb	r3, [r7, #14]
 800149e:	3309      	adds	r3, #9
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ffa4 	bl	80013f0 <lcd_i2c_send_nibble>
}
 80014a8:	bf00      	nop
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}

080014b0 <lcd16x2_i2c_init>:
 * Returns:
 * true   LCD found and initialized
 * false  LCD not detected
 * ------------------------------------------------------------- */
bool lcd16x2_i2c_init(I2C_HandleTypeDef *pI2cHandle)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
    /* Store I2C handle */
    lcd16x2_i2cHandle = pI2cHandle;
 80014b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001564 <lcd16x2_i2c_init+0xb4>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]

    /* Give time for LCD power-up */
    HAL_Delay(100);
 80014be:	2064      	movs	r0, #100	@ 0x64
 80014c0:	f000 fb82 	bl	8001bc8 <HAL_Delay>

    /* Check first possible I2C address */
    if (HAL_I2C_IsDeviceReady( lcd16x2_i2cHandle,LCD_I2C_SLAVE_ADDRESS_0, 3,100) == HAL_OK)
 80014c4:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <lcd16x2_i2c_init+0xb4>)
 80014c6:	6818      	ldr	r0, [r3, #0]
 80014c8:	2364      	movs	r3, #100	@ 0x64
 80014ca:	2203      	movs	r2, #3
 80014cc:	214e      	movs	r1, #78	@ 0x4e
 80014ce:	f001 fe97 	bl	8003200 <HAL_I2C_IsDeviceReady>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d103      	bne.n	80014e0 <lcd16x2_i2c_init+0x30>
    {
        LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_0;
 80014d8:	4b23      	ldr	r3, [pc, #140]	@ (8001568 <lcd16x2_i2c_init+0xb8>)
 80014da:	224e      	movs	r2, #78	@ 0x4e
 80014dc:	701a      	strb	r2, [r3, #0]
 80014de:	e00f      	b.n	8001500 <lcd16x2_i2c_init+0x50>
    }
    /* Check second possible I2C address */
    else if (HAL_I2C_IsDeviceReady(lcd16x2_i2cHandle,LCD_I2C_SLAVE_ADDRESS_1, 3,100) == HAL_OK)
 80014e0:	4b20      	ldr	r3, [pc, #128]	@ (8001564 <lcd16x2_i2c_init+0xb4>)
 80014e2:	6818      	ldr	r0, [r3, #0]
 80014e4:	2364      	movs	r3, #100	@ 0x64
 80014e6:	2203      	movs	r2, #3
 80014e8:	217e      	movs	r1, #126	@ 0x7e
 80014ea:	f001 fe89 	bl	8003200 <HAL_I2C_IsDeviceReady>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d103      	bne.n	80014fc <lcd16x2_i2c_init+0x4c>
    {
        LCD_I2C_SLAVE_ADDRESS = LCD_I2C_SLAVE_ADDRESS_1;
 80014f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <lcd16x2_i2c_init+0xb8>)
 80014f6:	227e      	movs	r2, #126	@ 0x7e
 80014f8:	701a      	strb	r2, [r3, #0]
 80014fa:	e001      	b.n	8001500 <lcd16x2_i2c_init+0x50>
    }
    else
    {
        /* LCD not detected */
        return false;
 80014fc:	2300      	movs	r3, #0
 80014fe:	e02d      	b.n	800155c <lcd16x2_i2c_init+0xac>
    }

    /* LCD initialization delay */
    HAL_Delay(45);
 8001500:	202d      	movs	r0, #45	@ 0x2d
 8001502:	f000 fb61 	bl	8001bc8 <HAL_Delay>

    /* Force LCD into 8-bit mode (as per datasheet) */
    lcd16x2_i2c_sendCommand(0x30);
 8001506:	2030      	movs	r0, #48	@ 0x30
 8001508:	f7ff ff92 	bl	8001430 <lcd16x2_i2c_sendCommand>
    HAL_Delay(5);
 800150c:	2005      	movs	r0, #5
 800150e:	f000 fb5b 	bl	8001bc8 <HAL_Delay>

    lcd16x2_i2c_sendCommand(0x30);
 8001512:	2030      	movs	r0, #48	@ 0x30
 8001514:	f7ff ff8c 	bl	8001430 <lcd16x2_i2c_sendCommand>
    HAL_Delay(1);
 8001518:	2001      	movs	r0, #1
 800151a:	f000 fb55 	bl	8001bc8 <HAL_Delay>

    lcd16x2_i2c_sendCommand(0x30);
 800151e:	2030      	movs	r0, #48	@ 0x30
 8001520:	f7ff ff86 	bl	8001430 <lcd16x2_i2c_sendCommand>
    HAL_Delay(1);
 8001524:	2001      	movs	r0, #1
 8001526:	f000 fb4f 	bl	8001bc8 <HAL_Delay>

    /* Switch LCD to 4-bit mode */
    lcd16x2_i2c_sendCommand(0x20);
 800152a:	2020      	movs	r0, #32
 800152c:	f7ff ff80 	bl	8001430 <lcd16x2_i2c_sendCommand>
    HAL_Delay(1);
 8001530:	2001      	movs	r0, #1
 8001532:	f000 fb49 	bl	8001bc8 <HAL_Delay>

    /* Function set: 4-bit, 2-line display */
    lcd16x2_i2c_sendCommand(LCD_FUNCTIONSET + LCD_FUNCTION_N);
 8001536:	2028      	movs	r0, #40	@ 0x28
 8001538:	f7ff ff7a 	bl	8001430 <lcd16x2_i2c_sendCommand>

    /* Display OFF */
    lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL);
 800153c:	2008      	movs	r0, #8
 800153e:	f7ff ff77 	bl	8001430 <lcd16x2_i2c_sendCommand>

    /* Clear display */
    lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 8001542:	2001      	movs	r0, #1
 8001544:	f7ff ff74 	bl	8001430 <lcd16x2_i2c_sendCommand>
    HAL_Delay(2);
 8001548:	2002      	movs	r0, #2
 800154a:	f000 fb3d 	bl	8001bc8 <HAL_Delay>

    /* Entry mode: cursor moves right */
    lcd16x2_i2c_sendCommand(LCD_ENTRYMODESET + LCD_ENTRY_ID);
 800154e:	2006      	movs	r0, #6
 8001550:	f7ff ff6e 	bl	8001430 <lcd16x2_i2c_sendCommand>

    /* Display ON, cursor OFF */
    lcd16x2_i2c_sendCommand(LCD_DISPLAYCONTROL + LCD_DISPLAY_D);
 8001554:	200c      	movs	r0, #12
 8001556:	f7ff ff6b 	bl	8001430 <lcd16x2_i2c_sendCommand>

    return true;
 800155a:	2301      	movs	r3, #1
}
 800155c:	4618      	mov	r0, r3
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	200003a0 	.word	0x200003a0
 8001568:	200003a4 	.word	0x200003a4

0800156c <lcd16x2_i2c_setCursor>:
 * -------------------------------------------------------------
 * Purpose:
 * Move cursor to specified row and column.
 * ------------------------------------------------------------- */
void lcd16x2_i2c_setCursor(uint8_t row, uint8_t col)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	460a      	mov	r2, r1
 8001576:	71fb      	strb	r3, [r7, #7]
 8001578:	4613      	mov	r3, r2
 800157a:	71bb      	strb	r3, [r7, #6]
    uint8_t address;

    /* Limit column to 015 */
    if (col > 15)
 800157c:	79bb      	ldrb	r3, [r7, #6]
 800157e:	2b0f      	cmp	r3, #15
 8001580:	d901      	bls.n	8001586 <lcd16x2_i2c_setCursor+0x1a>
        col = 15;
 8001582:	230f      	movs	r3, #15
 8001584:	71bb      	strb	r3, [r7, #6]

    /* Calculate DDRAM address */
    if (row == 0)
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d103      	bne.n	8001594 <lcd16x2_i2c_setCursor+0x28>
        address = 0x80 + col;   // First line
 800158c:	79bb      	ldrb	r3, [r7, #6]
 800158e:	3b80      	subs	r3, #128	@ 0x80
 8001590:	73fb      	strb	r3, [r7, #15]
 8001592:	e002      	b.n	800159a <lcd16x2_i2c_setCursor+0x2e>
    else
        address = 0xC0 + col;   // Second line
 8001594:	79bb      	ldrb	r3, [r7, #6]
 8001596:	3b40      	subs	r3, #64	@ 0x40
 8001598:	73fb      	strb	r3, [r7, #15]

    lcd16x2_i2c_sendCommand(address);
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff47 	bl	8001430 <lcd16x2_i2c_sendCommand>
}
 80015a2:	bf00      	nop
 80015a4:	3710      	adds	r7, #16
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <lcd16x2_i2c_clear>:
/* -------------------------------------------------------------
 * LCD Utility Functions
 * ------------------------------------------------------------- */

void lcd16x2_i2c_clear(void)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	af00      	add	r7, sp, #0
    lcd16x2_i2c_sendCommand(LCD_CLEARDISPLAY);
 80015ae:	2001      	movs	r0, #1
 80015b0:	f7ff ff3e 	bl	8001430 <lcd16x2_i2c_sendCommand>
    HAL_Delay(3);
 80015b4:	2003      	movs	r0, #3
 80015b6:	f000 fb07 	bl	8001bc8 <HAL_Delay>
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}

080015be <lcd16x2_i2c_printf>:
 * -------------------------------------------------------------
 * Purpose:
 * Print formatted text on LCD (like printf)
 * ------------------------------------------------------------- */
void lcd16x2_i2c_printf(const char* str)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b084      	sub	sp, #16
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
	    uint8_t i = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	73fb      	strb	r3, [r7, #15]

	    while (str[i] != '\0')
 80015ca:	e009      	b.n	80015e0 <lcd16x2_i2c_printf+0x22>
	    {
	        lcd16x2_i2c_sendData(str[i]);
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff ff4b 	bl	8001470 <lcd16x2_i2c_sendData>
	        i++;
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	3301      	adds	r3, #1
 80015de:	73fb      	strb	r3, [r7, #15]
	    while (str[i] != '\0')
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	4413      	add	r3, r2
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1ef      	bne.n	80015cc <lcd16x2_i2c_printf+0xe>
	    }
}
 80015ec:	bf00      	nop
 80015ee:	bf00      	nop
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
	...

080015f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b082      	sub	sp, #8
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <HAL_MspInit+0x4c>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001606:	4a0f      	ldr	r2, [pc, #60]	@ (8001644 <HAL_MspInit+0x4c>)
 8001608:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800160c:	6453      	str	r3, [r2, #68]	@ 0x44
 800160e:	4b0d      	ldr	r3, [pc, #52]	@ (8001644 <HAL_MspInit+0x4c>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001612:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161a:	2300      	movs	r3, #0
 800161c:	603b      	str	r3, [r7, #0]
 800161e:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <HAL_MspInit+0x4c>)
 8001620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001622:	4a08      	ldr	r2, [pc, #32]	@ (8001644 <HAL_MspInit+0x4c>)
 8001624:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001628:	6413      	str	r3, [r2, #64]	@ 0x40
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_MspInit+0x4c>)
 800162c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001632:	603b      	str	r3, [r7, #0]
 8001634:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001636:	2007      	movs	r0, #7
 8001638:	f001 f8f2 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163c:	bf00      	nop
 800163e:	3708      	adds	r7, #8
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40023800 	.word	0x40023800

08001648 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b08a      	sub	sp, #40	@ 0x28
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]
 800165e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a1b      	ldr	r2, [pc, #108]	@ (80016d4 <HAL_ADC_MspInit+0x8c>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d12f      	bne.n	80016ca <HAL_ADC_MspInit+0x82>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	4b1a      	ldr	r3, [pc, #104]	@ (80016d8 <HAL_ADC_MspInit+0x90>)
 8001670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001672:	4a19      	ldr	r2, [pc, #100]	@ (80016d8 <HAL_ADC_MspInit+0x90>)
 8001674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001678:	6453      	str	r3, [r2, #68]	@ 0x44
 800167a:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <HAL_ADC_MspInit+0x90>)
 800167c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800167e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001682:	613b      	str	r3, [r7, #16]
 8001684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <HAL_ADC_MspInit+0x90>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a12      	ldr	r2, [pc, #72]	@ (80016d8 <HAL_ADC_MspInit+0x90>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b10      	ldr	r3, [pc, #64]	@ (80016d8 <HAL_ADC_MspInit+0x90>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016a2:	2301      	movs	r3, #1
 80016a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016a6:	2303      	movs	r3, #3
 80016a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ae:	f107 0314 	add.w	r3, r7, #20
 80016b2:	4619      	mov	r1, r3
 80016b4:	4809      	ldr	r0, [pc, #36]	@ (80016dc <HAL_ADC_MspInit+0x94>)
 80016b6:	f001 f995 	bl	80029e4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2012      	movs	r0, #18
 80016c0:	f001 f8b9 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80016c4:	2012      	movs	r0, #18
 80016c6:	f001 f8d2 	bl	800286e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80016ca:	bf00      	nop
 80016cc:	3728      	adds	r7, #40	@ 0x28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40012000 	.word	0x40012000
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020000 	.word	0x40020000

080016e0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	@ 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a21      	ldr	r2, [pc, #132]	@ (8001784 <HAL_I2C_MspInit+0xa4>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d13b      	bne.n	800177a <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	4b20      	ldr	r3, [pc, #128]	@ (8001788 <HAL_I2C_MspInit+0xa8>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	4a1f      	ldr	r2, [pc, #124]	@ (8001788 <HAL_I2C_MspInit+0xa8>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	6313      	str	r3, [r2, #48]	@ 0x30
 8001712:	4b1d      	ldr	r3, [pc, #116]	@ (8001788 <HAL_I2C_MspInit+0xa8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800171e:	23c0      	movs	r3, #192	@ 0xc0
 8001720:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001722:	2312      	movs	r3, #18
 8001724:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172a:	2303      	movs	r3, #3
 800172c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800172e:	2304      	movs	r3, #4
 8001730:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001732:	f107 0314 	add.w	r3, r7, #20
 8001736:	4619      	mov	r1, r3
 8001738:	4814      	ldr	r0, [pc, #80]	@ (800178c <HAL_I2C_MspInit+0xac>)
 800173a:	f001 f953 	bl	80029e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <HAL_I2C_MspInit+0xa8>)
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	4a10      	ldr	r2, [pc, #64]	@ (8001788 <HAL_I2C_MspInit+0xa8>)
 8001748:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800174c:	6413      	str	r3, [r2, #64]	@ 0x40
 800174e:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <HAL_I2C_MspInit+0xa8>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001752:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800175a:	2200      	movs	r2, #0
 800175c:	2100      	movs	r1, #0
 800175e:	201f      	movs	r0, #31
 8001760:	f001 f869 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001764:	201f      	movs	r0, #31
 8001766:	f001 f882 	bl	800286e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2100      	movs	r1, #0
 800176e:	2020      	movs	r0, #32
 8001770:	f001 f861 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001774:	2020      	movs	r0, #32
 8001776:	f001 f87a 	bl	800286e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800177a:	bf00      	nop
 800177c:	3728      	adds	r7, #40	@ 0x28
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40005400 	.word	0x40005400
 8001788:	40023800 	.word	0x40023800
 800178c:	40020400 	.word	0x40020400

08001790 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	@ 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001824 <HAL_UART_MspInit+0x94>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d133      	bne.n	800181a <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
 80017b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001828 <HAL_UART_MspInit+0x98>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ba:	4a1b      	ldr	r2, [pc, #108]	@ (8001828 <HAL_UART_MspInit+0x98>)
 80017bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c2:	4b19      	ldr	r3, [pc, #100]	@ (8001828 <HAL_UART_MspInit+0x98>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <HAL_UART_MspInit+0x98>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a14      	ldr	r2, [pc, #80]	@ (8001828 <HAL_UART_MspInit+0x98>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <HAL_UART_MspInit+0x98>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017ea:	230c      	movs	r3, #12
 80017ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	2302      	movs	r3, #2
 80017f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f6:	2303      	movs	r3, #3
 80017f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017fa:	2307      	movs	r3, #7
 80017fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	4619      	mov	r1, r3
 8001804:	4809      	ldr	r0, [pc, #36]	@ (800182c <HAL_UART_MspInit+0x9c>)
 8001806:	f001 f8ed 	bl	80029e4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800180a:	2200      	movs	r2, #0
 800180c:	2100      	movs	r1, #0
 800180e:	2026      	movs	r0, #38	@ 0x26
 8001810:	f001 f811 	bl	8002836 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001814:	2026      	movs	r0, #38	@ 0x26
 8001816:	f001 f82a 	bl	800286e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800181a:	bf00      	nop
 800181c:	3728      	adds	r7, #40	@ 0x28
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40004400 	.word	0x40004400
 8001828:	40023800 	.word	0x40023800
 800182c:	40020000 	.word	0x40020000

08001830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <NMI_Handler+0x4>

08001838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800183c:	bf00      	nop
 800183e:	e7fd      	b.n	800183c <HardFault_Handler+0x4>

08001840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <MemManage_Handler+0x4>

08001848 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800184c:	bf00      	nop
 800184e:	e7fd      	b.n	800184c <BusFault_Handler+0x4>

08001850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001854:	bf00      	nop
 8001856:	e7fd      	b.n	8001854 <UsageFault_Handler+0x4>

08001858 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001886:	f000 f97f 	bl	8001b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
	...

08001890 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <ADC_IRQHandler+0x10>)
 8001896:	f000 fb8f 	bl	8001fb8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	200001f0 	.word	0x200001f0

080018a4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80018a8:	4802      	ldr	r0, [pc, #8]	@ (80018b4 <I2C1_EV_IRQHandler+0x10>)
 80018aa:	f001 fdd7 	bl	800345c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000238 	.word	0x20000238

080018b8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80018bc:	4802      	ldr	r0, [pc, #8]	@ (80018c8 <I2C1_ER_IRQHandler+0x10>)
 80018be:	f001 ff3e 	bl	800373e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000238 	.word	0x20000238

080018cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <USART2_IRQHandler+0x10>)
 80018d2:	f004 fa89 	bl	8005de8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	2000028c 	.word	0x2000028c

080018e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return 1;
 80018e4:	2301      	movs	r3, #1
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <_kill>:

int _kill(int pid, int sig)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018fa:	f006 f98f 	bl	8007c1c <__errno>
 80018fe:	4603      	mov	r3, r0
 8001900:	2216      	movs	r2, #22
 8001902:	601a      	str	r2, [r3, #0]
  return -1;
 8001904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001908:	4618      	mov	r0, r3
 800190a:	3708      	adds	r7, #8
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <_exit>:

void _exit (int status)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff ffe7 	bl	80018f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001922:	bf00      	nop
 8001924:	e7fd      	b.n	8001922 <_exit+0x12>

08001926 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b086      	sub	sp, #24
 800192a:	af00      	add	r7, sp, #0
 800192c:	60f8      	str	r0, [r7, #12]
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001932:	2300      	movs	r3, #0
 8001934:	617b      	str	r3, [r7, #20]
 8001936:	e00a      	b.n	800194e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001938:	f3af 8000 	nop.w
 800193c:	4601      	mov	r1, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1c5a      	adds	r2, r3, #1
 8001942:	60ba      	str	r2, [r7, #8]
 8001944:	b2ca      	uxtb	r2, r1
 8001946:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	3301      	adds	r3, #1
 800194c:	617b      	str	r3, [r7, #20]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	429a      	cmp	r2, r3
 8001954:	dbf0      	blt.n	8001938 <_read+0x12>
  }

  return len;
 8001956:	687b      	ldr	r3, [r7, #4]
}
 8001958:	4618      	mov	r0, r3
 800195a:	3718      	adds	r7, #24
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196c:	2300      	movs	r3, #0
 800196e:	617b      	str	r3, [r7, #20]
 8001970:	e009      	b.n	8001986 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	1c5a      	adds	r2, r3, #1
 8001976:	60ba      	str	r2, [r7, #8]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	4618      	mov	r0, r3
 800197c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	3301      	adds	r3, #1
 8001984:	617b      	str	r3, [r7, #20]
 8001986:	697a      	ldr	r2, [r7, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	429a      	cmp	r2, r3
 800198c:	dbf1      	blt.n	8001972 <_write+0x12>
  }
  return len;
 800198e:	687b      	ldr	r3, [r7, #4]
}
 8001990:	4618      	mov	r0, r3
 8001992:	3718      	adds	r7, #24
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_close>:

int _close(int file)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019c0:	605a      	str	r2, [r3, #4]
  return 0;
 80019c2:	2300      	movs	r3, #0
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	370c      	adds	r7, #12
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <_isatty>:

int _isatty(int file)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019d8:	2301      	movs	r3, #1
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b085      	sub	sp, #20
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a08:	4a14      	ldr	r2, [pc, #80]	@ (8001a5c <_sbrk+0x5c>)
 8001a0a:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <_sbrk+0x60>)
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a14:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <_sbrk+0x64>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	@ (8001a68 <_sbrk+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d207      	bcs.n	8001a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a30:	f006 f8f4 	bl	8007c1c <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	220c      	movs	r2, #12
 8001a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	e009      	b.n	8001a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a46:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <_sbrk+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20020000 	.word	0x20020000
 8001a60:	00000400 	.word	0x00000400
 8001a64:	200003a8 	.word	0x200003a8
 8001a68:	20000500 	.word	0x20000500

08001a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <SystemInit+0x20>)
 8001a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a76:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <SystemInit+0x20>)
 8001a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ac8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a94:	f7ff ffea 	bl	8001a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a98:	480c      	ldr	r0, [pc, #48]	@ (8001acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a9a:	490d      	ldr	r1, [pc, #52]	@ (8001ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa0:	e002      	b.n	8001aa8 <LoopCopyDataInit>

08001aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa6:	3304      	adds	r3, #4

08001aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aac:	d3f9      	bcc.n	8001aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8001adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab4:	e001      	b.n	8001aba <LoopFillZerobss>

08001ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab8:	3204      	adds	r2, #4

08001aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001abc:	d3fb      	bcc.n	8001ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001abe:	f006 f8b3 	bl	8007c28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ac2:	f7ff faad 	bl	8001020 <main>
  bx  lr    
 8001ac6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ac8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ad4:	0800b7bc 	.word	0x0800b7bc
  ldr r2, =_sbss
 8001ad8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001adc:	200004fc 	.word	0x200004fc

08001ae0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ae0:	e7fe      	b.n	8001ae0 <CAN1_RX0_IRQHandler>
	...

08001ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <HAL_Init+0x40>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a0d      	ldr	r2, [pc, #52]	@ (8001b24 <HAL_Init+0x40>)
 8001aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001af4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <HAL_Init+0x40>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <HAL_Init+0x40>)
 8001afa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b00:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <HAL_Init+0x40>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a07      	ldr	r2, [pc, #28]	@ (8001b24 <HAL_Init+0x40>)
 8001b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b0c:	2003      	movs	r0, #3
 8001b0e:	f000 fe87 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b12:	2000      	movs	r0, #0
 8001b14:	f000 f808 	bl	8001b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b18:	f7ff fd6e 	bl	80015f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40023c00 	.word	0x40023c00

08001b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b30:	4b12      	ldr	r3, [pc, #72]	@ (8001b7c <HAL_InitTick+0x54>)
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b12      	ldr	r3, [pc, #72]	@ (8001b80 <HAL_InitTick+0x58>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	4619      	mov	r1, r3
 8001b3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b46:	4618      	mov	r0, r3
 8001b48:	f000 fe9f 	bl	800288a <HAL_SYSTICK_Config>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e00e      	b.n	8001b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2b0f      	cmp	r3, #15
 8001b5a:	d80a      	bhi.n	8001b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	f04f 30ff 	mov.w	r0, #4294967295
 8001b64:	f000 fe67 	bl	8002836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b68:	4a06      	ldr	r2, [pc, #24]	@ (8001b84 <HAL_InitTick+0x5c>)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	e000      	b.n	8001b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20000000 	.word	0x20000000
 8001b80:	20000008 	.word	0x20000008
 8001b84:	20000004 	.word	0x20000004

08001b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <HAL_IncTick+0x20>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_IncTick+0x24>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4413      	add	r3, r2
 8001b98:	4a04      	ldr	r2, [pc, #16]	@ (8001bac <HAL_IncTick+0x24>)
 8001b9a:	6013      	str	r3, [r2, #0]
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	20000008 	.word	0x20000008
 8001bac:	200003ac 	.word	0x200003ac

08001bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001bb4:	4b03      	ldr	r3, [pc, #12]	@ (8001bc4 <HAL_GetTick+0x14>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	200003ac 	.word	0x200003ac

08001bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bd0:	f7ff ffee 	bl	8001bb0 <HAL_GetTick>
 8001bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001be0:	d005      	beq.n	8001bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_Delay+0x44>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	4413      	add	r3, r2
 8001bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001bee:	bf00      	nop
 8001bf0:	f7ff ffde 	bl	8001bb0 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	68fa      	ldr	r2, [r7, #12]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d8f7      	bhi.n	8001bf0 <HAL_Delay+0x28>
  {
  }
}
 8001c00:	bf00      	nop
 8001c02:	bf00      	nop
 8001c04:	3710      	adds	r7, #16
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000008 	.word	0x20000008

08001c10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e033      	b.n	8001c8e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d109      	bne.n	8001c42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7ff fd0a 	bl	8001648 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2200      	movs	r2, #0
 8001c38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	f003 0310 	and.w	r3, r3, #16
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d118      	bne.n	8001c80 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c56:	f023 0302 	bic.w	r3, r3, #2
 8001c5a:	f043 0202 	orr.w	r2, r3, #2
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 fc06 	bl	8002474 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	f023 0303 	bic.w	r3, r3, #3
 8001c76:	f043 0201 	orr.w	r2, r3, #1
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c7e:	e001      	b.n	8001c84 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3710      	adds	r7, #16
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADC_Start+0x1a>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e0b2      	b.n	8001e18 <HAL_ADC_Start+0x180>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d018      	beq.n	8001cfa <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f042 0201 	orr.w	r2, r2, #1
 8001cd6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001cd8:	4b52      	ldr	r3, [pc, #328]	@ (8001e24 <HAL_ADC_Start+0x18c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a52      	ldr	r2, [pc, #328]	@ (8001e28 <HAL_ADC_Start+0x190>)
 8001cde:	fba2 2303 	umull	r2, r3, r2, r3
 8001ce2:	0c9a      	lsrs	r2, r3, #18
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4413      	add	r3, r2
 8001cea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001cec:	e002      	b.n	8001cf4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f9      	bne.n	8001cee <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f003 0301 	and.w	r3, r3, #1
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d17a      	bne.n	8001dfe <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d10:	f023 0301 	bic.w	r3, r3, #1
 8001d14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d007      	beq.n	8001d3a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d32:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d46:	d106      	bne.n	8001d56 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4c:	f023 0206 	bic.w	r2, r3, #6
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d54:	e002      	b.n	8001d5c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d64:	4b31      	ldr	r3, [pc, #196]	@ (8001e2c <HAL_ADC_Start+0x194>)
 8001d66:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d70:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 031f 	and.w	r3, r3, #31
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d12a      	bne.n	8001dd4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a2b      	ldr	r2, [pc, #172]	@ (8001e30 <HAL_ADC_Start+0x198>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d015      	beq.n	8001db4 <HAL_ADC_Start+0x11c>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a29      	ldr	r2, [pc, #164]	@ (8001e34 <HAL_ADC_Start+0x19c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d105      	bne.n	8001d9e <HAL_ADC_Start+0x106>
 8001d92:	4b26      	ldr	r3, [pc, #152]	@ (8001e2c <HAL_ADC_Start+0x194>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 031f 	and.w	r3, r3, #31
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00a      	beq.n	8001db4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a25      	ldr	r2, [pc, #148]	@ (8001e38 <HAL_ADC_Start+0x1a0>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d136      	bne.n	8001e16 <HAL_ADC_Start+0x17e>
 8001da8:	4b20      	ldr	r3, [pc, #128]	@ (8001e2c <HAL_ADC_Start+0x194>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 0310 	and.w	r3, r3, #16
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d130      	bne.n	8001e16 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d129      	bne.n	8001e16 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	e020      	b.n	8001e16 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a15      	ldr	r2, [pc, #84]	@ (8001e30 <HAL_ADC_Start+0x198>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d11b      	bne.n	8001e16 <HAL_ADC_Start+0x17e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d114      	bne.n	8001e16 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	e00b      	b.n	8001e16 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	f043 0210 	orr.w	r2, r3, #16
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	f043 0201 	orr.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	20000000 	.word	0x20000000
 8001e28:	431bde83 	.word	0x431bde83
 8001e2c:	40012300 	.word	0x40012300
 8001e30:	40012000 	.word	0x40012000
 8001e34:	40012100 	.word	0x40012100
 8001e38:	40012200 	.word	0x40012200

08001e3c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d101      	bne.n	8001e52 <HAL_ADC_Stop+0x16>
 8001e4e:	2302      	movs	r3, #2
 8001e50:	e021      	b.n	8001e96 <HAL_ADC_Stop+0x5a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2201      	movs	r2, #1
 8001e56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	689a      	ldr	r2, [r3, #8]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0201 	bic.w	r2, r2, #1
 8001e68:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d109      	bne.n	8001e8c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	f043 0201 	orr.w	r2, r3, #1
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	370c      	adds	r7, #12
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr

08001ea2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b084      	sub	sp, #16
 8001ea6:	af00      	add	r7, sp, #0
 8001ea8:	6078      	str	r0, [r7, #4]
 8001eaa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ebe:	d113      	bne.n	8001ee8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001eca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ece:	d10b      	bne.n	8001ee8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed4:	f043 0220 	orr.w	r2, r3, #32
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e063      	b.n	8001fb0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee8:	f7ff fe62 	bl	8001bb0 <HAL_GetTick>
 8001eec:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001eee:	e021      	b.n	8001f34 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef6:	d01d      	beq.n	8001f34 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d007      	beq.n	8001f0e <HAL_ADC_PollForConversion+0x6c>
 8001efe:	f7ff fe57 	bl	8001bb0 <HAL_GetTick>
 8001f02:	4602      	mov	r2, r0
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d212      	bcs.n	8001f34 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 0302 	and.w	r3, r3, #2
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d00b      	beq.n	8001f34 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	f043 0204 	orr.w	r2, r3, #4
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e03d      	b.n	8001fb0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d1d6      	bne.n	8001ef0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f06f 0212 	mvn.w	r2, #18
 8001f4a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d123      	bne.n	8001fae <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d11f      	bne.n	8001fae <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f74:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d006      	beq.n	8001f8a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d111      	bne.n	8001fae <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d105      	bne.n	8001fae <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa6:	f043 0201 	orr.w	r2, r3, #1
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b086      	sub	sp, #24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	617b      	str	r3, [r7, #20]
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f003 0302 	and.w	r3, r3, #2
 8001fde:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f003 0320 	and.w	r3, r3, #32
 8001fe6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d049      	beq.n	8002082 <HAL_ADC_IRQHandler+0xca>
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d046      	beq.n	8002082 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff8:	f003 0310 	and.w	r3, r3, #16
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002004:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002016:	2b00      	cmp	r3, #0
 8002018:	d12b      	bne.n	8002072 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800201e:	2b00      	cmp	r3, #0
 8002020:	d127      	bne.n	8002072 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002028:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800202c:	2b00      	cmp	r3, #0
 800202e:	d006      	beq.n	800203e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800203a:	2b00      	cmp	r3, #0
 800203c:	d119      	bne.n	8002072 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f022 0220 	bic.w	r2, r2, #32
 800204c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002052:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d105      	bne.n	8002072 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206a:	f043 0201 	orr.w	r2, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f8bd 	bl	80021f2 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f06f 0212 	mvn.w	r2, #18
 8002080:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002090:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d057      	beq.n	8002148 <HAL_ADC_IRQHandler+0x190>
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d054      	beq.n	8002148 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a2:	f003 0310 	and.w	r3, r3, #16
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d105      	bne.n	80020b6 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ae:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d139      	bne.n	8002138 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020ca:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d006      	beq.n	80020e0 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d12b      	bne.n	8002138 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d124      	bne.n	8002138 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d11d      	bne.n	8002138 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002100:	2b00      	cmp	r3, #0
 8002102:	d119      	bne.n	8002138 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002112:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002118:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002128:	2b00      	cmp	r3, #0
 800212a:	d105      	bne.n	8002138 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002130:	f043 0201 	orr.w	r2, r3, #1
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 fa97 	bl	800266c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f06f 020c 	mvn.w	r2, #12
 8002146:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002156:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d017      	beq.n	800218e <HAL_ADC_IRQHandler+0x1d6>
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d014      	beq.n	800218e <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b01      	cmp	r3, #1
 8002170:	d10d      	bne.n	800218e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f841 	bl	8002206 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0201 	mvn.w	r2, #1
 800218c:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f003 0320 	and.w	r3, r3, #32
 8002194:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800219c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d015      	beq.n	80021d0 <HAL_ADC_IRQHandler+0x218>
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d012      	beq.n	80021d0 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ae:	f043 0202 	orr.w	r2, r3, #2
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f06f 0220 	mvn.w	r2, #32
 80021be:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f82a 	bl	800221a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f06f 0220 	mvn.w	r2, #32
 80021ce:	601a      	str	r2, [r3, #0]
  }
}
 80021d0:	bf00      	nop
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80021fa:	bf00      	nop
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr

08002206 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr

0800221a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800221a:	b480      	push	{r7}
 800221c:	b083      	sub	sp, #12
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002222:	bf00      	nop
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
	...

08002230 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002244:	2b01      	cmp	r3, #1
 8002246:	d101      	bne.n	800224c <HAL_ADC_ConfigChannel+0x1c>
 8002248:	2302      	movs	r3, #2
 800224a:	e105      	b.n	8002458 <HAL_ADC_ConfigChannel+0x228>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2201      	movs	r2, #1
 8002250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2b09      	cmp	r3, #9
 800225a:	d925      	bls.n	80022a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68d9      	ldr	r1, [r3, #12]
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	b29b      	uxth	r3, r3
 8002268:	461a      	mov	r2, r3
 800226a:	4613      	mov	r3, r2
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	4413      	add	r3, r2
 8002270:	3b1e      	subs	r3, #30
 8002272:	2207      	movs	r2, #7
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43da      	mvns	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	400a      	ands	r2, r1
 8002280:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68d9      	ldr	r1, [r3, #12]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	b29b      	uxth	r3, r3
 8002292:	4618      	mov	r0, r3
 8002294:	4603      	mov	r3, r0
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4403      	add	r3, r0
 800229a:	3b1e      	subs	r3, #30
 800229c:	409a      	lsls	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	e022      	b.n	80022ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6919      	ldr	r1, [r3, #16]
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	4613      	mov	r3, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4413      	add	r3, r2
 80022bc:	2207      	movs	r2, #7
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43da      	mvns	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	400a      	ands	r2, r1
 80022ca:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6919      	ldr	r1, [r3, #16]
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	b29b      	uxth	r3, r3
 80022dc:	4618      	mov	r0, r3
 80022de:	4603      	mov	r3, r0
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	4403      	add	r3, r0
 80022e4:	409a      	lsls	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	430a      	orrs	r2, r1
 80022ec:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	2b06      	cmp	r3, #6
 80022f4:	d824      	bhi.n	8002340 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685a      	ldr	r2, [r3, #4]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	3b05      	subs	r3, #5
 8002308:	221f      	movs	r2, #31
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43da      	mvns	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	400a      	ands	r2, r1
 8002316:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	b29b      	uxth	r3, r3
 8002324:	4618      	mov	r0, r3
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	4613      	mov	r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	4413      	add	r3, r2
 8002330:	3b05      	subs	r3, #5
 8002332:	fa00 f203 	lsl.w	r2, r0, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	635a      	str	r2, [r3, #52]	@ 0x34
 800233e:	e04c      	b.n	80023da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2b0c      	cmp	r3, #12
 8002346:	d824      	bhi.n	8002392 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	685a      	ldr	r2, [r3, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4413      	add	r3, r2
 8002358:	3b23      	subs	r3, #35	@ 0x23
 800235a:	221f      	movs	r2, #31
 800235c:	fa02 f303 	lsl.w	r3, r2, r3
 8002360:	43da      	mvns	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	400a      	ands	r2, r1
 8002368:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	b29b      	uxth	r3, r3
 8002376:	4618      	mov	r0, r3
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685a      	ldr	r2, [r3, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	009b      	lsls	r3, r3, #2
 8002380:	4413      	add	r3, r2
 8002382:	3b23      	subs	r3, #35	@ 0x23
 8002384:	fa00 f203 	lsl.w	r2, r0, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	430a      	orrs	r2, r1
 800238e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002390:	e023      	b.n	80023da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685a      	ldr	r2, [r3, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	3b41      	subs	r3, #65	@ 0x41
 80023a4:	221f      	movs	r2, #31
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43da      	mvns	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	400a      	ands	r2, r1
 80023b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	4618      	mov	r0, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	4613      	mov	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4413      	add	r3, r2
 80023cc:	3b41      	subs	r3, #65	@ 0x41
 80023ce:	fa00 f203 	lsl.w	r2, r0, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	430a      	orrs	r2, r1
 80023d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023da:	4b22      	ldr	r3, [pc, #136]	@ (8002464 <HAL_ADC_ConfigChannel+0x234>)
 80023dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a21      	ldr	r2, [pc, #132]	@ (8002468 <HAL_ADC_ConfigChannel+0x238>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d109      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1cc>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2b12      	cmp	r3, #18
 80023ee:	d105      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a19      	ldr	r2, [pc, #100]	@ (8002468 <HAL_ADC_ConfigChannel+0x238>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d123      	bne.n	800244e <HAL_ADC_ConfigChannel+0x21e>
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2b10      	cmp	r3, #16
 800240c:	d003      	beq.n	8002416 <HAL_ADC_ConfigChannel+0x1e6>
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b11      	cmp	r3, #17
 8002414:	d11b      	bne.n	800244e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2b10      	cmp	r3, #16
 8002428:	d111      	bne.n	800244e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800242a:	4b10      	ldr	r3, [pc, #64]	@ (800246c <HAL_ADC_ConfigChannel+0x23c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a10      	ldr	r2, [pc, #64]	@ (8002470 <HAL_ADC_ConfigChannel+0x240>)
 8002430:	fba2 2303 	umull	r2, r3, r2, r3
 8002434:	0c9a      	lsrs	r2, r3, #18
 8002436:	4613      	mov	r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002440:	e002      	b.n	8002448 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	3b01      	subs	r3, #1
 8002446:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f9      	bne.n	8002442 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	40012300 	.word	0x40012300
 8002468:	40012000 	.word	0x40012000
 800246c:	20000000 	.word	0x20000000
 8002470:	431bde83 	.word	0x431bde83

08002474 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800247c:	4b79      	ldr	r3, [pc, #484]	@ (8002664 <ADC_Init+0x1f0>)
 800247e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	431a      	orrs	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	685a      	ldr	r2, [r3, #4]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	6859      	ldr	r1, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	691b      	ldr	r3, [r3, #16]
 80024b4:	021a      	lsls	r2, r3, #8
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80024cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6859      	ldr	r1, [r3, #4]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	430a      	orrs	r2, r1
 80024de:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80024ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6899      	ldr	r1, [r3, #8]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002506:	4a58      	ldr	r2, [pc, #352]	@ (8002668 <ADC_Init+0x1f4>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d022      	beq.n	8002552 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689a      	ldr	r2, [r3, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800251a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6899      	ldr	r1, [r3, #8]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	689a      	ldr	r2, [r3, #8]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800253c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6899      	ldr	r1, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	430a      	orrs	r2, r1
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	e00f      	b.n	8002572 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689a      	ldr	r2, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002560:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002570:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 0202 	bic.w	r2, r2, #2
 8002580:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	6899      	ldr	r1, [r3, #8]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7e1b      	ldrb	r3, [r3, #24]
 800258c:	005a      	lsls	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	430a      	orrs	r2, r1
 8002594:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	f893 3020 	ldrb.w	r3, [r3, #32]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d01b      	beq.n	80025d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ae:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80025be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	6859      	ldr	r1, [r3, #4]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ca:	3b01      	subs	r3, #1
 80025cc:	035a      	lsls	r2, r3, #13
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	e007      	b.n	80025e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025e6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80025f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	3b01      	subs	r3, #1
 8002604:	051a      	lsls	r2, r3, #20
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800261c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6899      	ldr	r1, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800262a:	025a      	lsls	r2, r3, #9
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	430a      	orrs	r2, r1
 8002632:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689a      	ldr	r2, [r3, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002642:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6899      	ldr	r1, [r3, #8]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	029a      	lsls	r2, r3, #10
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	430a      	orrs	r2, r1
 8002656:	609a      	str	r2, [r3, #8]
}
 8002658:	bf00      	nop
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	40012300 	.word	0x40012300
 8002668:	0f000001 	.word	0x0f000001

0800266c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002674:	bf00      	nop
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002690:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800269c:	4013      	ands	r3, r2
 800269e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026b2:	4a04      	ldr	r2, [pc, #16]	@ (80026c4 <__NVIC_SetPriorityGrouping+0x44>)
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	60d3      	str	r3, [r2, #12]
}
 80026b8:	bf00      	nop
 80026ba:	3714      	adds	r7, #20
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026cc:	4b04      	ldr	r3, [pc, #16]	@ (80026e0 <__NVIC_GetPriorityGrouping+0x18>)
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	0a1b      	lsrs	r3, r3, #8
 80026d2:	f003 0307 	and.w	r3, r3, #7
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	e000ed00 	.word	0xe000ed00

080026e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	db0b      	blt.n	800270e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	4907      	ldr	r1, [pc, #28]	@ (800271c <__NVIC_EnableIRQ+0x38>)
 80026fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002702:	095b      	lsrs	r3, r3, #5
 8002704:	2001      	movs	r0, #1
 8002706:	fa00 f202 	lsl.w	r2, r0, r2
 800270a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800270e:	bf00      	nop
 8002710:	370c      	adds	r7, #12
 8002712:	46bd      	mov	sp, r7
 8002714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000e100 	.word	0xe000e100

08002720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	2b00      	cmp	r3, #0
 8002732:	db0a      	blt.n	800274a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	490c      	ldr	r1, [pc, #48]	@ (800276c <__NVIC_SetPriority+0x4c>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	0112      	lsls	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	440b      	add	r3, r1
 8002744:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002748:	e00a      	b.n	8002760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4908      	ldr	r1, [pc, #32]	@ (8002770 <__NVIC_SetPriority+0x50>)
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3b04      	subs	r3, #4
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	440b      	add	r3, r1
 800275e:	761a      	strb	r2, [r3, #24]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	e000e100 	.word	0xe000e100
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	f1c3 0307 	rsb	r3, r3, #7
 800278e:	2b04      	cmp	r3, #4
 8002790:	bf28      	it	cs
 8002792:	2304      	movcs	r3, #4
 8002794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3304      	adds	r3, #4
 800279a:	2b06      	cmp	r3, #6
 800279c:	d902      	bls.n	80027a4 <NVIC_EncodePriority+0x30>
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3b03      	subs	r3, #3
 80027a2:	e000      	b.n	80027a6 <NVIC_EncodePriority+0x32>
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	4313      	orrs	r3, r2
         );
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3724      	adds	r7, #36	@ 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027ec:	d301      	bcc.n	80027f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00f      	b.n	8002812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f2:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <SysTick_Config+0x40>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fa:	210f      	movs	r1, #15
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002800:	f7ff ff8e 	bl	8002720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <SysTick_Config+0x40>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280a:	4b04      	ldr	r3, [pc, #16]	@ (800281c <SysTick_Config+0x40>)
 800280c:	2207      	movs	r2, #7
 800280e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	e000e010 	.word	0xe000e010

08002820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff29 	bl	8002680 <__NVIC_SetPriorityGrouping>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002836:	b580      	push	{r7, lr}
 8002838:	b086      	sub	sp, #24
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002848:	f7ff ff3e 	bl	80026c8 <__NVIC_GetPriorityGrouping>
 800284c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68b9      	ldr	r1, [r7, #8]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f7ff ff8e 	bl	8002774 <NVIC_EncodePriority>
 8002858:	4602      	mov	r2, r0
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff5d 	bl	8002720 <__NVIC_SetPriority>
}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff31 	bl	80026e4 <__NVIC_EnableIRQ>
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ffa2 	bl	80027dc <SysTick_Config>
 8002898:	4603      	mov	r3, r0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b084      	sub	sp, #16
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff f97e 	bl	8001bb0 <HAL_GetTick>
 80028b4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d008      	beq.n	80028d4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2280      	movs	r2, #128	@ 0x80
 80028c6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e052      	b.n	800297a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 0216 	bic.w	r2, r2, #22
 80028e2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695a      	ldr	r2, [r3, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d103      	bne.n	8002904 <HAL_DMA_Abort+0x62>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002900:	2b00      	cmp	r3, #0
 8002902:	d007      	beq.n	8002914 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0208 	bic.w	r2, r2, #8
 8002912:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002924:	e013      	b.n	800294e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002926:	f7ff f943 	bl	8001bb0 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b05      	cmp	r3, #5
 8002932:	d90c      	bls.n	800294e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2220      	movs	r2, #32
 8002938:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2203      	movs	r2, #3
 800293e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e015      	b.n	800297a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1e4      	bne.n	8002926 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002960:	223f      	movs	r2, #63	@ 0x3f
 8002962:	409a      	lsls	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3710      	adds	r7, #16
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002982:	b480      	push	{r7}
 8002984:	b083      	sub	sp, #12
 8002986:	af00      	add	r7, sp, #0
 8002988:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d004      	beq.n	80029a0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2280      	movs	r2, #128	@ 0x80
 800299a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800299c:	2301      	movs	r3, #1
 800299e:	e00c      	b.n	80029ba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2205      	movs	r2, #5
 80029a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 0201 	bic.w	r2, r2, #1
 80029b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80029c6:	b480      	push	{r7}
 80029c8:	b083      	sub	sp, #12
 80029ca:	af00      	add	r7, sp, #0
 80029cc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029d4:	b2db      	uxtb	r3, r3
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	370c      	adds	r7, #12
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
	...

080029e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b089      	sub	sp, #36	@ 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029ee:	2300      	movs	r3, #0
 80029f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029fa:	2300      	movs	r3, #0
 80029fc:	61fb      	str	r3, [r7, #28]
 80029fe:	e16b      	b.n	8002cd8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a00:	2201      	movs	r2, #1
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	4013      	ands	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	f040 815a 	bne.w	8002cd2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	685b      	ldr	r3, [r3, #4]
 8002a22:	f003 0303 	and.w	r3, r3, #3
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d005      	beq.n	8002a36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d130      	bne.n	8002a98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	2203      	movs	r2, #3
 8002a42:	fa02 f303 	lsl.w	r3, r2, r3
 8002a46:	43db      	mvns	r3, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	68da      	ldr	r2, [r3, #12]
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	005b      	lsls	r3, r3, #1
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	43db      	mvns	r3, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	091b      	lsrs	r3, r3, #4
 8002a82:	f003 0201 	and.w	r2, r3, #1
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 0303 	and.w	r3, r3, #3
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d017      	beq.n	8002ad4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	2203      	movs	r2, #3
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f003 0303 	and.w	r3, r3, #3
 8002adc:	2b02      	cmp	r3, #2
 8002ade:	d123      	bne.n	8002b28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	08da      	lsrs	r2, r3, #3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3208      	adds	r2, #8
 8002ae8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aee:	69fb      	ldr	r3, [r7, #28]
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	220f      	movs	r2, #15
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	691a      	ldr	r2, [r3, #16]
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	08da      	lsrs	r2, r3, #3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3208      	adds	r2, #8
 8002b22:	69b9      	ldr	r1, [r7, #24]
 8002b24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	005b      	lsls	r3, r3, #1
 8002b32:	2203      	movs	r2, #3
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	43db      	mvns	r3, r3
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 0203 	and.w	r2, r3, #3
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f000 80b4 	beq.w	8002cd2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60fb      	str	r3, [r7, #12]
 8002b6e:	4b60      	ldr	r3, [pc, #384]	@ (8002cf0 <HAL_GPIO_Init+0x30c>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b72:	4a5f      	ldr	r2, [pc, #380]	@ (8002cf0 <HAL_GPIO_Init+0x30c>)
 8002b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b7a:	4b5d      	ldr	r3, [pc, #372]	@ (8002cf0 <HAL_GPIO_Init+0x30c>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b86:	4a5b      	ldr	r2, [pc, #364]	@ (8002cf4 <HAL_GPIO_Init+0x310>)
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	089b      	lsrs	r3, r3, #2
 8002b8c:	3302      	adds	r3, #2
 8002b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f003 0303 	and.w	r3, r3, #3
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	220f      	movs	r2, #15
 8002b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a52      	ldr	r2, [pc, #328]	@ (8002cf8 <HAL_GPIO_Init+0x314>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d02b      	beq.n	8002c0a <HAL_GPIO_Init+0x226>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a51      	ldr	r2, [pc, #324]	@ (8002cfc <HAL_GPIO_Init+0x318>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d025      	beq.n	8002c06 <HAL_GPIO_Init+0x222>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a50      	ldr	r2, [pc, #320]	@ (8002d00 <HAL_GPIO_Init+0x31c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d01f      	beq.n	8002c02 <HAL_GPIO_Init+0x21e>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a4f      	ldr	r2, [pc, #316]	@ (8002d04 <HAL_GPIO_Init+0x320>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d019      	beq.n	8002bfe <HAL_GPIO_Init+0x21a>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a4e      	ldr	r2, [pc, #312]	@ (8002d08 <HAL_GPIO_Init+0x324>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d013      	beq.n	8002bfa <HAL_GPIO_Init+0x216>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a4d      	ldr	r2, [pc, #308]	@ (8002d0c <HAL_GPIO_Init+0x328>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d00d      	beq.n	8002bf6 <HAL_GPIO_Init+0x212>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a4c      	ldr	r2, [pc, #304]	@ (8002d10 <HAL_GPIO_Init+0x32c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d007      	beq.n	8002bf2 <HAL_GPIO_Init+0x20e>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a4b      	ldr	r2, [pc, #300]	@ (8002d14 <HAL_GPIO_Init+0x330>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d101      	bne.n	8002bee <HAL_GPIO_Init+0x20a>
 8002bea:	2307      	movs	r3, #7
 8002bec:	e00e      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002bee:	2308      	movs	r3, #8
 8002bf0:	e00c      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002bf2:	2306      	movs	r3, #6
 8002bf4:	e00a      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002bf6:	2305      	movs	r3, #5
 8002bf8:	e008      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002bfa:	2304      	movs	r3, #4
 8002bfc:	e006      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002bfe:	2303      	movs	r3, #3
 8002c00:	e004      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002c02:	2302      	movs	r3, #2
 8002c04:	e002      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002c06:	2301      	movs	r3, #1
 8002c08:	e000      	b.n	8002c0c <HAL_GPIO_Init+0x228>
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	69fa      	ldr	r2, [r7, #28]
 8002c0e:	f002 0203 	and.w	r2, r2, #3
 8002c12:	0092      	lsls	r2, r2, #2
 8002c14:	4093      	lsls	r3, r2
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c1c:	4935      	ldr	r1, [pc, #212]	@ (8002cf4 <HAL_GPIO_Init+0x310>)
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	089b      	lsrs	r3, r3, #2
 8002c22:	3302      	adds	r3, #2
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	43db      	mvns	r3, r3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	4013      	ands	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d003      	beq.n	8002c4e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002c46:	69ba      	ldr	r2, [r7, #24]
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c4e:	4a32      	ldr	r2, [pc, #200]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c54:	4b30      	ldr	r3, [pc, #192]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	4013      	ands	r3, r2
 8002c62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002c70:	69ba      	ldr	r2, [r7, #24]
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	4313      	orrs	r3, r2
 8002c76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c78:	4a27      	ldr	r2, [pc, #156]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c7e:	4b26      	ldr	r3, [pc, #152]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	43db      	mvns	r3, r3
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d003      	beq.n	8002ca2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ca8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	69ba      	ldr	r2, [r7, #24]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002cc4:	69ba      	ldr	r2, [r7, #24]
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ccc:	4a12      	ldr	r2, [pc, #72]	@ (8002d18 <HAL_GPIO_Init+0x334>)
 8002cce:	69bb      	ldr	r3, [r7, #24]
 8002cd0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	61fb      	str	r3, [r7, #28]
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	2b0f      	cmp	r3, #15
 8002cdc:	f67f ae90 	bls.w	8002a00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	3724      	adds	r7, #36	@ 0x24
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40013800 	.word	0x40013800
 8002cf8:	40020000 	.word	0x40020000
 8002cfc:	40020400 	.word	0x40020400
 8002d00:	40020800 	.word	0x40020800
 8002d04:	40020c00 	.word	0x40020c00
 8002d08:	40021000 	.word	0x40021000
 8002d0c:	40021400 	.word	0x40021400
 8002d10:	40021800 	.word	0x40021800
 8002d14:	40021c00 	.word	0x40021c00
 8002d18:	40013c00 	.word	0x40013c00

08002d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	807b      	strh	r3, [r7, #2]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d2c:	787b      	ldrb	r3, [r7, #1]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d003      	beq.n	8002d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d32:	887a      	ldrh	r2, [r7, #2]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d38:	e003      	b.n	8002d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d3a:	887b      	ldrh	r3, [r7, #2]
 8002d3c:	041a      	lsls	r2, r3, #16
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	619a      	str	r2, [r3, #24]
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
	...

08002d50 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b084      	sub	sp, #16
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e12b      	b.n	8002fba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d106      	bne.n	8002d7c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f7fe fcb2 	bl	80016e0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2224      	movs	r2, #36	@ 0x24
 8002d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0201 	bic.w	r2, r2, #1
 8002d92:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002da2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002db2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002db4:	f002 ff14 	bl	8005be0 <HAL_RCC_GetPCLK1Freq>
 8002db8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	4a81      	ldr	r2, [pc, #516]	@ (8002fc4 <HAL_I2C_Init+0x274>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d807      	bhi.n	8002dd4 <HAL_I2C_Init+0x84>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4a80      	ldr	r2, [pc, #512]	@ (8002fc8 <HAL_I2C_Init+0x278>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	bf94      	ite	ls
 8002dcc:	2301      	movls	r3, #1
 8002dce:	2300      	movhi	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	e006      	b.n	8002de2 <HAL_I2C_Init+0x92>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4a7d      	ldr	r2, [pc, #500]	@ (8002fcc <HAL_I2C_Init+0x27c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	bf94      	ite	ls
 8002ddc:	2301      	movls	r3, #1
 8002dde:	2300      	movhi	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e0e7      	b.n	8002fba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4a78      	ldr	r2, [pc, #480]	@ (8002fd0 <HAL_I2C_Init+0x280>)
 8002dee:	fba2 2303 	umull	r2, r3, r2, r3
 8002df2:	0c9b      	lsrs	r3, r3, #18
 8002df4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	68ba      	ldr	r2, [r7, #8]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	4a6a      	ldr	r2, [pc, #424]	@ (8002fc4 <HAL_I2C_Init+0x274>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d802      	bhi.n	8002e24 <HAL_I2C_Init+0xd4>
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	3301      	adds	r3, #1
 8002e22:	e009      	b.n	8002e38 <HAL_I2C_Init+0xe8>
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e2a:	fb02 f303 	mul.w	r3, r2, r3
 8002e2e:	4a69      	ldr	r2, [pc, #420]	@ (8002fd4 <HAL_I2C_Init+0x284>)
 8002e30:	fba2 2303 	umull	r2, r3, r2, r3
 8002e34:	099b      	lsrs	r3, r3, #6
 8002e36:	3301      	adds	r3, #1
 8002e38:	687a      	ldr	r2, [r7, #4]
 8002e3a:	6812      	ldr	r2, [r2, #0]
 8002e3c:	430b      	orrs	r3, r1
 8002e3e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	69db      	ldr	r3, [r3, #28]
 8002e46:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e4a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	495c      	ldr	r1, [pc, #368]	@ (8002fc4 <HAL_I2C_Init+0x274>)
 8002e54:	428b      	cmp	r3, r1
 8002e56:	d819      	bhi.n	8002e8c <HAL_I2C_Init+0x13c>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	1e59      	subs	r1, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e66:	1c59      	adds	r1, r3, #1
 8002e68:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e6c:	400b      	ands	r3, r1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d00a      	beq.n	8002e88 <HAL_I2C_Init+0x138>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	1e59      	subs	r1, r3, #1
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e80:	3301      	adds	r3, #1
 8002e82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e86:	e051      	b.n	8002f2c <HAL_I2C_Init+0x1dc>
 8002e88:	2304      	movs	r3, #4
 8002e8a:	e04f      	b.n	8002f2c <HAL_I2C_Init+0x1dc>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d111      	bne.n	8002eb8 <HAL_I2C_Init+0x168>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	1e58      	subs	r0, r3, #1
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6859      	ldr	r1, [r3, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	440b      	add	r3, r1
 8002ea2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	bf0c      	ite	eq
 8002eb0:	2301      	moveq	r3, #1
 8002eb2:	2300      	movne	r3, #0
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	e012      	b.n	8002ede <HAL_I2C_Init+0x18e>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1e58      	subs	r0, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	0099      	lsls	r1, r3, #2
 8002ec8:	440b      	add	r3, r1
 8002eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	bf0c      	ite	eq
 8002ed8:	2301      	moveq	r3, #1
 8002eda:	2300      	movne	r3, #0
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_I2C_Init+0x196>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e022      	b.n	8002f2c <HAL_I2C_Init+0x1dc>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10e      	bne.n	8002f0c <HAL_I2C_Init+0x1bc>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	1e58      	subs	r0, r3, #1
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6859      	ldr	r1, [r3, #4]
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	440b      	add	r3, r1
 8002efc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f00:	3301      	adds	r3, #1
 8002f02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f06:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f0a:	e00f      	b.n	8002f2c <HAL_I2C_Init+0x1dc>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	1e58      	subs	r0, r3, #1
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6859      	ldr	r1, [r3, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	0099      	lsls	r1, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f22:	3301      	adds	r3, #1
 8002f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f28:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	6809      	ldr	r1, [r1, #0]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69da      	ldr	r2, [r3, #28]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a1b      	ldr	r3, [r3, #32]
 8002f46:	431a      	orrs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f5a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6911      	ldr	r1, [r2, #16]
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	68d2      	ldr	r2, [r2, #12]
 8002f66:	4311      	orrs	r1, r2
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	430b      	orrs	r3, r1
 8002f6e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	68db      	ldr	r3, [r3, #12]
 8002f76:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	695a      	ldr	r2, [r3, #20]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 0201 	orr.w	r2, r2, #1
 8002f9a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2220      	movs	r2, #32
 8002fa6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2200      	movs	r2, #0
 8002fae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	000186a0 	.word	0x000186a0
 8002fc8:	001e847f 	.word	0x001e847f
 8002fcc:	003d08ff 	.word	0x003d08ff
 8002fd0:	431bde83 	.word	0x431bde83
 8002fd4:	10624dd3 	.word	0x10624dd3

08002fd8 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fea:	2b80      	cmp	r3, #128	@ 0x80
 8002fec:	d103      	bne.n	8002ff6 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	611a      	str	r2, [r3, #16]
  }
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
	...

08003004 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af02      	add	r7, sp, #8
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	607a      	str	r2, [r7, #4]
 800300e:	461a      	mov	r2, r3
 8003010:	460b      	mov	r3, r1
 8003012:	817b      	strh	r3, [r7, #10]
 8003014:	4613      	mov	r3, r2
 8003016:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003018:	f7fe fdca 	bl	8001bb0 <HAL_GetTick>
 800301c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b20      	cmp	r3, #32
 8003028:	f040 80e0 	bne.w	80031ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	9300      	str	r3, [sp, #0]
 8003030:	2319      	movs	r3, #25
 8003032:	2201      	movs	r2, #1
 8003034:	4970      	ldr	r1, [pc, #448]	@ (80031f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003036:	68f8      	ldr	r0, [r7, #12]
 8003038:	f001 ff3c 	bl	8004eb4 <I2C_WaitOnFlagUntilTimeout>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003042:	2302      	movs	r3, #2
 8003044:	e0d3      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_I2C_Master_Transmit+0x50>
 8003050:	2302      	movs	r3, #2
 8003052:	e0cc      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b01      	cmp	r3, #1
 8003068:	d007      	beq.n	800307a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003088:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2221      	movs	r2, #33	@ 0x21
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2210      	movs	r2, #16
 8003096:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	893a      	ldrh	r2, [r7, #8]
 80030aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030b0:	b29a      	uxth	r2, r3
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	4a50      	ldr	r2, [pc, #320]	@ (80031fc <HAL_I2C_Master_Transmit+0x1f8>)
 80030ba:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030bc:	8979      	ldrh	r1, [r7, #10]
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	6a3a      	ldr	r2, [r7, #32]
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f001 fdcc 	bl	8004c60 <I2C_MasterRequestWrite>
 80030c8:	4603      	mov	r3, r0
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d001      	beq.n	80030d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e08d      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	695b      	ldr	r3, [r3, #20]
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80030e8:	e066      	b.n	80031b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	6a39      	ldr	r1, [r7, #32]
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f001 fffa 	bl	80050e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d00d      	beq.n	8003116 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	2b04      	cmp	r3, #4
 8003100:	d107      	bne.n	8003112 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003110:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e06b      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	781a      	ldrb	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003126:	1c5a      	adds	r2, r3, #1
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003130:	b29b      	uxth	r3, r3
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313e:	3b01      	subs	r3, #1
 8003140:	b29a      	uxth	r2, r3
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b04      	cmp	r3, #4
 8003152:	d11b      	bne.n	800318c <HAL_I2C_Master_Transmit+0x188>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	d017      	beq.n	800318c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	781a      	ldrb	r2, [r3, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318c:	697a      	ldr	r2, [r7, #20]
 800318e:	6a39      	ldr	r1, [r7, #32]
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f001 fff1 	bl	8005178 <I2C_WaitOnBTFFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00d      	beq.n	80031b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d107      	bne.n	80031b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e01a      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d194      	bne.n	80030ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	e000      	b.n	80031ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80031ec:	2302      	movs	r3, #2
  }
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	00100002 	.word	0x00100002
 80031fc:	ffff0000 	.word	0xffff0000

08003200 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08a      	sub	sp, #40	@ 0x28
 8003204:	af02      	add	r7, sp, #8
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	607a      	str	r2, [r7, #4]
 800320a:	603b      	str	r3, [r7, #0]
 800320c:	460b      	mov	r3, r1
 800320e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003210:	f7fe fcce 	bl	8001bb0 <HAL_GetTick>
 8003214:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003216:	2300      	movs	r3, #0
 8003218:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003220:	b2db      	uxtb	r3, r3
 8003222:	2b20      	cmp	r3, #32
 8003224:	f040 8111 	bne.w	800344a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	2319      	movs	r3, #25
 800322e:	2201      	movs	r2, #1
 8003230:	4988      	ldr	r1, [pc, #544]	@ (8003454 <HAL_I2C_IsDeviceReady+0x254>)
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f001 fe3e 	bl	8004eb4 <I2C_WaitOnFlagUntilTimeout>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800323e:	2302      	movs	r3, #2
 8003240:	e104      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003248:	2b01      	cmp	r3, #1
 800324a:	d101      	bne.n	8003250 <HAL_I2C_IsDeviceReady+0x50>
 800324c:	2302      	movs	r3, #2
 800324e:	e0fd      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b01      	cmp	r3, #1
 8003264:	d007      	beq.n	8003276 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f042 0201 	orr.w	r2, r2, #1
 8003274:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003284:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2224      	movs	r2, #36	@ 0x24
 800328a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2200      	movs	r2, #0
 8003292:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4a70      	ldr	r2, [pc, #448]	@ (8003458 <HAL_I2C_IsDeviceReady+0x258>)
 8003298:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032a8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	9300      	str	r3, [sp, #0]
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f001 fdfc 	bl	8004eb4 <I2C_WaitOnFlagUntilTimeout>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00d      	beq.n	80032de <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032d0:	d103      	bne.n	80032da <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032d8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e0b6      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032de:	897b      	ldrh	r3, [r7, #10]
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032ec:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80032ee:	f7fe fc5f 	bl	8001bb0 <HAL_GetTick>
 80032f2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b02      	cmp	r3, #2
 8003300:	bf0c      	ite	eq
 8003302:	2301      	moveq	r3, #1
 8003304:	2300      	movne	r3, #0
 8003306:	b2db      	uxtb	r3, r3
 8003308:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003314:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003318:	bf0c      	ite	eq
 800331a:	2301      	moveq	r3, #1
 800331c:	2300      	movne	r3, #0
 800331e:	b2db      	uxtb	r3, r3
 8003320:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003322:	e025      	b.n	8003370 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003324:	f7fe fc44 	bl	8001bb0 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d302      	bcc.n	800333a <HAL_I2C_IsDeviceReady+0x13a>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d103      	bne.n	8003342 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	22a0      	movs	r2, #160	@ 0xa0
 800333e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b02      	cmp	r3, #2
 800334e:	bf0c      	ite	eq
 8003350:	2301      	moveq	r3, #1
 8003352:	2300      	movne	r3, #0
 8003354:	b2db      	uxtb	r3, r3
 8003356:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003376:	b2db      	uxtb	r3, r3
 8003378:	2ba0      	cmp	r3, #160	@ 0xa0
 800337a:	d005      	beq.n	8003388 <HAL_I2C_IsDeviceReady+0x188>
 800337c:	7dfb      	ldrb	r3, [r7, #23]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d102      	bne.n	8003388 <HAL_I2C_IsDeviceReady+0x188>
 8003382:	7dbb      	ldrb	r3, [r7, #22]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d0cd      	beq.n	8003324 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b02      	cmp	r3, #2
 800339c:	d129      	bne.n	80033f2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ac:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033ae:	2300      	movs	r3, #0
 80033b0:	613b      	str	r3, [r7, #16]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	613b      	str	r3, [r7, #16]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	699b      	ldr	r3, [r3, #24]
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	9300      	str	r3, [sp, #0]
 80033c8:	2319      	movs	r3, #25
 80033ca:	2201      	movs	r2, #1
 80033cc:	4921      	ldr	r1, [pc, #132]	@ (8003454 <HAL_I2C_IsDeviceReady+0x254>)
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f001 fd70 	bl	8004eb4 <I2C_WaitOnFlagUntilTimeout>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e036      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80033ee:	2300      	movs	r3, #0
 80033f0:	e02c      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003400:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800340a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	2319      	movs	r3, #25
 8003412:	2201      	movs	r2, #1
 8003414:	490f      	ldr	r1, [pc, #60]	@ (8003454 <HAL_I2C_IsDeviceReady+0x254>)
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f001 fd4c 	bl	8004eb4 <I2C_WaitOnFlagUntilTimeout>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e012      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	3301      	adds	r3, #1
 800342a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	429a      	cmp	r2, r3
 8003432:	f4ff af32 	bcc.w	800329a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e000      	b.n	800344c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800344a:	2302      	movs	r3, #2
  }
}
 800344c:	4618      	mov	r0, r3
 800344e:	3720      	adds	r7, #32
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	00100002 	.word	0x00100002
 8003458:	ffff0000 	.word	0xffff0000

0800345c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b088      	sub	sp, #32
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003464:	2300      	movs	r3, #0
 8003466:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003474:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800347c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003484:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003486:	7bfb      	ldrb	r3, [r7, #15]
 8003488:	2b10      	cmp	r3, #16
 800348a:	d003      	beq.n	8003494 <HAL_I2C_EV_IRQHandler+0x38>
 800348c:	7bfb      	ldrb	r3, [r7, #15]
 800348e:	2b40      	cmp	r3, #64	@ 0x40
 8003490:	f040 80c1 	bne.w	8003616 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10d      	bne.n	80034ca <HAL_I2C_EV_IRQHandler+0x6e>
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80034b4:	d003      	beq.n	80034be <HAL_I2C_EV_IRQHandler+0x62>
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80034bc:	d101      	bne.n	80034c2 <HAL_I2C_EV_IRQHandler+0x66>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_I2C_EV_IRQHandler+0x68>
 80034c2:	2300      	movs	r3, #0
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	f000 8132 	beq.w	800372e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00c      	beq.n	80034ee <HAL_I2C_EV_IRQHandler+0x92>
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	0a5b      	lsrs	r3, r3, #9
 80034d8:	f003 0301 	and.w	r3, r3, #1
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d006      	beq.n	80034ee <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f001 fef2 	bl	80052ca <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fd9b 	bl	8004022 <I2C_Master_SB>
 80034ec:	e092      	b.n	8003614 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	08db      	lsrs	r3, r3, #3
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d009      	beq.n	800350e <HAL_I2C_EV_IRQHandler+0xb2>
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	0a5b      	lsrs	r3, r3, #9
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d003      	beq.n	800350e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fe11 	bl	800412e <I2C_Master_ADD10>
 800350c:	e082      	b.n	8003614 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	085b      	lsrs	r3, r3, #1
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d009      	beq.n	800352e <HAL_I2C_EV_IRQHandler+0xd2>
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	0a5b      	lsrs	r3, r3, #9
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d003      	beq.n	800352e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 fe2b 	bl	8004182 <I2C_Master_ADDR>
 800352c:	e072      	b.n	8003614 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	089b      	lsrs	r3, r3, #2
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d03b      	beq.n	80035b2 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003544:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003548:	f000 80f3 	beq.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	09db      	lsrs	r3, r3, #7
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00f      	beq.n	8003578 <HAL_I2C_EV_IRQHandler+0x11c>
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	0a9b      	lsrs	r3, r3, #10
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d009      	beq.n	8003578 <HAL_I2C_EV_IRQHandler+0x11c>
 8003564:	69fb      	ldr	r3, [r7, #28]
 8003566:	089b      	lsrs	r3, r3, #2
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	2b00      	cmp	r3, #0
 800356e:	d103      	bne.n	8003578 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003570:	6878      	ldr	r0, [r7, #4]
 8003572:	f000 f9f3 	bl	800395c <I2C_MasterTransmit_TXE>
 8003576:	e04d      	b.n	8003614 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	089b      	lsrs	r3, r3, #2
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	f000 80d6 	beq.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	0a5b      	lsrs	r3, r3, #9
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	f000 80cf 	beq.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003594:	7bbb      	ldrb	r3, [r7, #14]
 8003596:	2b21      	cmp	r3, #33	@ 0x21
 8003598:	d103      	bne.n	80035a2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 fa7a 	bl	8003a94 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035a0:	e0c7      	b.n	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80035a2:	7bfb      	ldrb	r3, [r7, #15]
 80035a4:	2b40      	cmp	r3, #64	@ 0x40
 80035a6:	f040 80c4 	bne.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 fae8 	bl	8003b80 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035b0:	e0bf      	b.n	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035c0:	f000 80b7 	beq.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	099b      	lsrs	r3, r3, #6
 80035c8:	f003 0301 	and.w	r3, r3, #1
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00f      	beq.n	80035f0 <HAL_I2C_EV_IRQHandler+0x194>
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	0a9b      	lsrs	r3, r3, #10
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d009      	beq.n	80035f0 <HAL_I2C_EV_IRQHandler+0x194>
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	089b      	lsrs	r3, r3, #2
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d103      	bne.n	80035f0 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fb61 	bl	8003cb0 <I2C_MasterReceive_RXNE>
 80035ee:	e011      	b.n	8003614 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	089b      	lsrs	r3, r3, #2
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 809a 	beq.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	0a5b      	lsrs	r3, r3, #9
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	f000 8093 	beq.w	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 fc17 	bl	8003e40 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003612:	e08e      	b.n	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003614:	e08d      	b.n	8003732 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361a:	2b00      	cmp	r3, #0
 800361c:	d004      	beq.n	8003628 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	61fb      	str	r3, [r7, #28]
 8003626:	e007      	b.n	8003638 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	695b      	ldr	r3, [r3, #20]
 8003636:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	085b      	lsrs	r3, r3, #1
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d012      	beq.n	800366a <HAL_I2C_EV_IRQHandler+0x20e>
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	0a5b      	lsrs	r3, r3, #9
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00c      	beq.n	800366a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003654:	2b00      	cmp	r3, #0
 8003656:	d003      	beq.n	8003660 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	699b      	ldr	r3, [r3, #24]
 800365e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003660:	69b9      	ldr	r1, [r7, #24]
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 ffdc 	bl	8004620 <I2C_Slave_ADDR>
 8003668:	e066      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	091b      	lsrs	r3, r3, #4
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <HAL_I2C_EV_IRQHandler+0x22e>
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	0a5b      	lsrs	r3, r3, #9
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f001 f816 	bl	80046b4 <I2C_Slave_STOPF>
 8003688:	e056      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800368a:	7bbb      	ldrb	r3, [r7, #14]
 800368c:	2b21      	cmp	r3, #33	@ 0x21
 800368e:	d002      	beq.n	8003696 <HAL_I2C_EV_IRQHandler+0x23a>
 8003690:	7bbb      	ldrb	r3, [r7, #14]
 8003692:	2b29      	cmp	r3, #41	@ 0x29
 8003694:	d125      	bne.n	80036e2 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	09db      	lsrs	r3, r3, #7
 800369a:	f003 0301 	and.w	r3, r3, #1
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00f      	beq.n	80036c2 <HAL_I2C_EV_IRQHandler+0x266>
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	0a9b      	lsrs	r3, r3, #10
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d009      	beq.n	80036c2 <HAL_I2C_EV_IRQHandler+0x266>
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	089b      	lsrs	r3, r3, #2
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d103      	bne.n	80036c2 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 fef2 	bl	80044a4 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036c0:	e039      	b.n	8003736 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	089b      	lsrs	r3, r3, #2
 80036c6:	f003 0301 	and.w	r3, r3, #1
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d033      	beq.n	8003736 <HAL_I2C_EV_IRQHandler+0x2da>
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	0a5b      	lsrs	r3, r3, #9
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d02d      	beq.n	8003736 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 ff1f 	bl	800451e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036e0:	e029      	b.n	8003736 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	099b      	lsrs	r3, r3, #6
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00f      	beq.n	800370e <HAL_I2C_EV_IRQHandler+0x2b2>
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	0a9b      	lsrs	r3, r3, #10
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d009      	beq.n	800370e <HAL_I2C_EV_IRQHandler+0x2b2>
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	089b      	lsrs	r3, r3, #2
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d103      	bne.n	800370e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 ff2a 	bl	8004560 <I2C_SlaveReceive_RXNE>
 800370c:	e014      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	089b      	lsrs	r3, r3, #2
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d00e      	beq.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	0a5b      	lsrs	r3, r3, #9
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d008      	beq.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 ff58 	bl	80045dc <I2C_SlaveReceive_BTF>
 800372c:	e004      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800372e:	bf00      	nop
 8003730:	e002      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003732:	bf00      	nop
 8003734:	e000      	b.n	8003738 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003736:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003738:	3720      	adds	r7, #32
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}

0800373e <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800373e:	b580      	push	{r7, lr}
 8003740:	b08a      	sub	sp, #40	@ 0x28
 8003742:	af00      	add	r7, sp, #0
 8003744:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003756:	2300      	movs	r3, #0
 8003758:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003760:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003762:	6a3b      	ldr	r3, [r7, #32]
 8003764:	0a1b      	lsrs	r3, r3, #8
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00e      	beq.n	800378c <HAL_I2C_ER_IRQHandler+0x4e>
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	0a1b      	lsrs	r3, r3, #8
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d008      	beq.n	800378c <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800377a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800378a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800378c:	6a3b      	ldr	r3, [r7, #32]
 800378e:	0a5b      	lsrs	r3, r3, #9
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d00e      	beq.n	80037b6 <HAL_I2C_ER_IRQHandler+0x78>
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	0a1b      	lsrs	r3, r3, #8
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d008      	beq.n	80037b6 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80037a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a6:	f043 0302 	orr.w	r3, r3, #2
 80037aa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80037b4:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80037b6:	6a3b      	ldr	r3, [r7, #32]
 80037b8:	0a9b      	lsrs	r3, r3, #10
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d03f      	beq.n	8003842 <HAL_I2C_ER_IRQHandler+0x104>
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	0a1b      	lsrs	r3, r3, #8
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d039      	beq.n	8003842 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80037ce:	7efb      	ldrb	r3, [r7, #27]
 80037d0:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037e0:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e6:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80037e8:	7ebb      	ldrb	r3, [r7, #26]
 80037ea:	2b20      	cmp	r3, #32
 80037ec:	d112      	bne.n	8003814 <HAL_I2C_ER_IRQHandler+0xd6>
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10f      	bne.n	8003814 <HAL_I2C_ER_IRQHandler+0xd6>
 80037f4:	7cfb      	ldrb	r3, [r7, #19]
 80037f6:	2b21      	cmp	r3, #33	@ 0x21
 80037f8:	d008      	beq.n	800380c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80037fa:	7cfb      	ldrb	r3, [r7, #19]
 80037fc:	2b29      	cmp	r3, #41	@ 0x29
 80037fe:	d005      	beq.n	800380c <HAL_I2C_ER_IRQHandler+0xce>
 8003800:	7cfb      	ldrb	r3, [r7, #19]
 8003802:	2b28      	cmp	r3, #40	@ 0x28
 8003804:	d106      	bne.n	8003814 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b21      	cmp	r3, #33	@ 0x21
 800380a:	d103      	bne.n	8003814 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f001 f881 	bl	8004914 <I2C_Slave_AF>
 8003812:	e016      	b.n	8003842 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800381c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800381e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003820:	f043 0304 	orr.w	r3, r3, #4
 8003824:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003826:	7efb      	ldrb	r3, [r7, #27]
 8003828:	2b10      	cmp	r3, #16
 800382a:	d002      	beq.n	8003832 <HAL_I2C_ER_IRQHandler+0xf4>
 800382c:	7efb      	ldrb	r3, [r7, #27]
 800382e:	2b40      	cmp	r3, #64	@ 0x40
 8003830:	d107      	bne.n	8003842 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003840:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003842:	6a3b      	ldr	r3, [r7, #32]
 8003844:	0adb      	lsrs	r3, r3, #11
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00e      	beq.n	800386c <HAL_I2C_ER_IRQHandler+0x12e>
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	0a1b      	lsrs	r3, r3, #8
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d008      	beq.n	800386c <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800385a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385c:	f043 0308 	orr.w	r3, r3, #8
 8003860:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800386a:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800386c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386e:	2b00      	cmp	r3, #0
 8003870:	d008      	beq.n	8003884 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f001 f8bc 	bl	80049fc <I2C_ITError>
  }
}
 8003884:	bf00      	nop
 8003886:	3728      	adds	r7, #40	@ 0x28
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80038d0:	bf00      	nop
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	460b      	mov	r3, r1
 80038e6:	70fb      	strb	r3, [r7, #3]
 80038e8:	4613      	mov	r3, r2
 80038ea:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80038ec:	bf00      	nop
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003934:	b480      	push	{r7}
 8003936:	b083      	sub	sp, #12
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800393c:	bf00      	nop
 800393e:	370c      	adds	r7, #12
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800396a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003972:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003978:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397e:	2b00      	cmp	r3, #0
 8003980:	d150      	bne.n	8003a24 <I2C_MasterTransmit_TXE+0xc8>
 8003982:	7bfb      	ldrb	r3, [r7, #15]
 8003984:	2b21      	cmp	r3, #33	@ 0x21
 8003986:	d14d      	bne.n	8003a24 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2b08      	cmp	r3, #8
 800398c:	d01d      	beq.n	80039ca <I2C_MasterTransmit_TXE+0x6e>
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b20      	cmp	r3, #32
 8003992:	d01a      	beq.n	80039ca <I2C_MasterTransmit_TXE+0x6e>
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800399a:	d016      	beq.n	80039ca <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039aa:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2211      	movs	r2, #17
 80039b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2220      	movs	r2, #32
 80039be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f7ff ff62 	bl	800388c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80039c8:	e060      	b.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039d8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b40      	cmp	r3, #64	@ 0x40
 8003a02:	d107      	bne.n	8003a14 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f7ff ff7d 	bl	800390c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a12:	e03b      	b.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f7ff ff35 	bl	800388c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003a22:	e033      	b.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
 8003a26:	2b21      	cmp	r3, #33	@ 0x21
 8003a28:	d005      	beq.n	8003a36 <I2C_MasterTransmit_TXE+0xda>
 8003a2a:	7bbb      	ldrb	r3, [r7, #14]
 8003a2c:	2b40      	cmp	r3, #64	@ 0x40
 8003a2e:	d12d      	bne.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
 8003a32:	2b22      	cmp	r3, #34	@ 0x22
 8003a34:	d12a      	bne.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a3a:	b29b      	uxth	r3, r3
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d108      	bne.n	8003a52 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a4e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003a50:	e01c      	b.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b40      	cmp	r3, #64	@ 0x40
 8003a5c:	d103      	bne.n	8003a66 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f88e 	bl	8003b80 <I2C_MemoryTransmit_TXE_BTF>
}
 8003a64:	e012      	b.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	781a      	ldrb	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a76:	1c5a      	adds	r2, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	3b01      	subs	r3, #1
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003a8a:	e7ff      	b.n	8003a8c <I2C_MasterTransmit_TXE+0x130>
 8003a8c:	bf00      	nop
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b21      	cmp	r3, #33	@ 0x21
 8003aac:	d164      	bne.n	8003b78 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab2:	b29b      	uxth	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d012      	beq.n	8003ade <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abc:	781a      	ldrb	r2, [r3, #0]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac8:	1c5a      	adds	r2, r3, #1
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003adc:	e04c      	b.n	8003b78 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2b08      	cmp	r3, #8
 8003ae2:	d01d      	beq.n	8003b20 <I2C_MasterTransmit_BTF+0x8c>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2b20      	cmp	r3, #32
 8003ae8:	d01a      	beq.n	8003b20 <I2C_MasterTransmit_BTF+0x8c>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003af0:	d016      	beq.n	8003b20 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b00:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2211      	movs	r2, #17
 8003b06:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff feb7 	bl	800388c <HAL_I2C_MasterTxCpltCallback>
}
 8003b1e:	e02b      	b.n	8003b78 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685a      	ldr	r2, [r3, #4]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b2e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2200      	movs	r2, #0
 8003b44:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2220      	movs	r2, #32
 8003b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b40      	cmp	r3, #64	@ 0x40
 8003b58:	d107      	bne.n	8003b6a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7ff fed2 	bl	800390c <HAL_I2C_MemTxCpltCallback>
}
 8003b68:	e006      	b.n	8003b78 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7ff fe8a 	bl	800388c <HAL_I2C_MasterTxCpltCallback>
}
 8003b78:	bf00      	nop
 8003b7a:	3710      	adds	r7, #16
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b8e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d11d      	bne.n	8003bd4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d10b      	bne.n	8003bb8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ba4:	b2da      	uxtb	r2, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bb0:	1c9a      	adds	r2, r3, #2
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003bb6:	e077      	b.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	121b      	asrs	r3, r3, #8
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bcc:	1c5a      	adds	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bd2:	e069      	b.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d10b      	bne.n	8003bf4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003be0:	b2da      	uxtb	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003bf2:	e059      	b.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d152      	bne.n	8003ca2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
 8003bfe:	2b22      	cmp	r3, #34	@ 0x22
 8003c00:	d10d      	bne.n	8003c1e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c10:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c1c:	e044      	b.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d015      	beq.n	8003c54 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
 8003c2a:	2b21      	cmp	r3, #33	@ 0x21
 8003c2c:	d112      	bne.n	8003c54 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c32:	781a      	ldrb	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3e:	1c5a      	adds	r2, r3, #1
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c52:	e029      	b.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d124      	bne.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003c5e:	7bfb      	ldrb	r3, [r7, #15]
 8003c60:	2b21      	cmp	r3, #33	@ 0x21
 8003c62:	d121      	bne.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c72:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c82:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7ff fe36 	bl	800390c <HAL_I2C_MemTxCpltCallback>
}
 8003ca0:	e002      	b.n	8003ca8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff f998 	bl	8002fd8 <I2C_Flush_DR>
}
 8003ca8:	bf00      	nop
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b22      	cmp	r3, #34	@ 0x22
 8003cc2:	f040 80b9 	bne.w	8003e38 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cca:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	2b03      	cmp	r3, #3
 8003cd8:	d921      	bls.n	8003d1e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	691a      	ldr	r2, [r3, #16]
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce4:	b2d2      	uxtb	r2, r2
 8003ce6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	3b01      	subs	r3, #1
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	f040 8096 	bne.w	8003e38 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d1a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003d1c:	e08c      	b.n	8003e38 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d07f      	beq.n	8003e26 <I2C_MasterReceive_RXNE+0x176>
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d002      	beq.n	8003d32 <I2C_MasterReceive_RXNE+0x82>
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d179      	bne.n	8003e26 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f001 fa68 	bl	8005208 <I2C_WaitOnSTOPRequestThroughIT>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d14c      	bne.n	8003dd8 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d4c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003d5c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	691a      	ldr	r2, [r3, #16]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d68:	b2d2      	uxtb	r2, r2
 8003d6a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d92:	b2db      	uxtb	r3, r3
 8003d94:	2b40      	cmp	r3, #64	@ 0x40
 8003d96:	d10a      	bne.n	8003dae <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7ff fdba 	bl	8003920 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dac:	e044      	b.n	8003e38 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d002      	beq.n	8003dc2 <I2C_MasterReceive_RXNE+0x112>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b20      	cmp	r3, #32
 8003dc0:	d103      	bne.n	8003dca <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8003dc8:	e002      	b.n	8003dd0 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2212      	movs	r2, #18
 8003dce:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f7ff fd65 	bl	80038a0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003dd6:	e02f      	b.n	8003e38 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003de6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691a      	ldr	r2, [r3, #16]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df2:	b2d2      	uxtb	r2, r2
 8003df4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfa:	1c5a      	adds	r2, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	3b01      	subs	r3, #1
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7ff fd88 	bl	8003934 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003e24:	e008      	b.n	8003e38 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e34:	605a      	str	r2, [r3, #4]
}
 8003e36:	e7ff      	b.n	8003e38 <I2C_MasterReceive_RXNE+0x188>
 8003e38:	bf00      	nop
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e4c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b04      	cmp	r3, #4
 8003e56:	d11b      	bne.n	8003e90 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685a      	ldr	r2, [r3, #4]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e66:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	691a      	ldr	r2, [r3, #16]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e72:	b2d2      	uxtb	r2, r2
 8003e74:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7a:	1c5a      	adds	r2, r3, #1
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	3b01      	subs	r3, #1
 8003e88:	b29a      	uxth	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003e8e:	e0c4      	b.n	800401a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d129      	bne.n	8003eee <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ea8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2b04      	cmp	r3, #4
 8003eae:	d00a      	beq.n	8003ec6 <I2C_MasterReceive_BTF+0x86>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d007      	beq.n	8003ec6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ec4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	691a      	ldr	r2, [r3, #16]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	b2d2      	uxtb	r2, r2
 8003ed2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003eec:	e095      	b.n	800401a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d17d      	bne.n	8003ff4 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d002      	beq.n	8003f04 <I2C_MasterReceive_BTF+0xc4>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2b10      	cmp	r3, #16
 8003f02:	d108      	bne.n	8003f16 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	e016      	b.n	8003f44 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d002      	beq.n	8003f22 <I2C_MasterReceive_BTF+0xe2>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d108      	bne.n	8003f34 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f30:	601a      	str	r2, [r3, #0]
 8003f32:	e007      	b.n	8003f44 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f42:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691a      	ldr	r2, [r3, #16]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f56:	1c5a      	adds	r2, r3, #1
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	3b01      	subs	r3, #1
 8003f64:	b29a      	uxth	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	691a      	ldr	r2, [r3, #16]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f74:	b2d2      	uxtb	r2, r2
 8003f76:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003f9e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2220      	movs	r2, #32
 8003fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b40      	cmp	r3, #64	@ 0x40
 8003fb2:	d10a      	bne.n	8003fca <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f7ff fcac 	bl	8003920 <HAL_I2C_MemRxCpltCallback>
}
 8003fc8:	e027      	b.n	800401a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2b08      	cmp	r3, #8
 8003fd6:	d002      	beq.n	8003fde <I2C_MasterReceive_BTF+0x19e>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2b20      	cmp	r3, #32
 8003fdc:	d103      	bne.n	8003fe6 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	631a      	str	r2, [r3, #48]	@ 0x30
 8003fe4:	e002      	b.n	8003fec <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2212      	movs	r2, #18
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f7ff fc57 	bl	80038a0 <HAL_I2C_MasterRxCpltCallback>
}
 8003ff2:	e012      	b.n	800401a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691a      	ldr	r2, [r3, #16]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	b2d2      	uxtb	r2, r2
 8004000:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	3b01      	subs	r3, #1
 8004014:	b29a      	uxth	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800401a:	bf00      	nop
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004022:	b480      	push	{r7}
 8004024:	b083      	sub	sp, #12
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b40      	cmp	r3, #64	@ 0x40
 8004034:	d117      	bne.n	8004066 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800403a:	2b00      	cmp	r3, #0
 800403c:	d109      	bne.n	8004052 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004042:	b2db      	uxtb	r3, r3
 8004044:	461a      	mov	r2, r3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800404e:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004050:	e067      	b.n	8004122 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004056:	b2db      	uxtb	r3, r3
 8004058:	f043 0301 	orr.w	r3, r3, #1
 800405c:	b2da      	uxtb	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	611a      	str	r2, [r3, #16]
}
 8004064:	e05d      	b.n	8004122 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800406e:	d133      	bne.n	80040d8 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b21      	cmp	r3, #33	@ 0x21
 800407a:	d109      	bne.n	8004090 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004080:	b2db      	uxtb	r3, r3
 8004082:	461a      	mov	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800408c:	611a      	str	r2, [r3, #16]
 800408e:	e008      	b.n	80040a2 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f043 0301 	orr.w	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d004      	beq.n	80040b4 <I2C_Master_SB+0x92>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d108      	bne.n	80040c6 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d032      	beq.n	8004122 <I2C_Master_SB+0x100>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d02d      	beq.n	8004122 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040d4:	605a      	str	r2, [r3, #4]
}
 80040d6:	e024      	b.n	8004122 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d10e      	bne.n	80040fe <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	11db      	asrs	r3, r3, #7
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	f003 0306 	and.w	r3, r3, #6
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	f063 030f 	orn	r3, r3, #15
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	611a      	str	r2, [r3, #16]
}
 80040fc:	e011      	b.n	8004122 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004102:	2b01      	cmp	r3, #1
 8004104:	d10d      	bne.n	8004122 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	b29b      	uxth	r3, r3
 800410c:	11db      	asrs	r3, r3, #7
 800410e:	b2db      	uxtb	r3, r3
 8004110:	f003 0306 	and.w	r3, r3, #6
 8004114:	b2db      	uxtb	r3, r3
 8004116:	f063 030e 	orn	r3, r3, #14
 800411a:	b2da      	uxtb	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	611a      	str	r2, [r3, #16]
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr

0800412e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800412e:	b480      	push	{r7}
 8004130:	b083      	sub	sp, #12
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413a:	b2da      	uxtb	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <I2C_Master_ADD10+0x26>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800414e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004150:	2b00      	cmp	r3, #0
 8004152:	d108      	bne.n	8004166 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00c      	beq.n	8004176 <I2C_Master_ADD10+0x48>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004160:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004162:	2b00      	cmp	r3, #0
 8004164:	d007      	beq.n	8004176 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004174:	605a      	str	r2, [r3, #4]
  }
}
 8004176:	bf00      	nop
 8004178:	370c      	adds	r7, #12
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr

08004182 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004182:	b480      	push	{r7}
 8004184:	b091      	sub	sp, #68	@ 0x44
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004190:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004198:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b22      	cmp	r3, #34	@ 0x22
 80041aa:	f040 8169 	bne.w	8004480 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10f      	bne.n	80041d6 <I2C_Master_ADDR+0x54>
 80041b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80041ba:	2b40      	cmp	r3, #64	@ 0x40
 80041bc:	d10b      	bne.n	80041d6 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041be:	2300      	movs	r3, #0
 80041c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	695b      	ldr	r3, [r3, #20]
 80041c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80041d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d4:	e160      	b.n	8004498 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d11d      	bne.n	800421a <I2C_Master_ADDR+0x98>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80041e6:	d118      	bne.n	800421a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041e8:	2300      	movs	r3, #0
 80041ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	699b      	ldr	r3, [r3, #24]
 80041fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800420c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	651a      	str	r2, [r3, #80]	@ 0x50
 8004218:	e13e      	b.n	8004498 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	d113      	bne.n	800424c <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004224:	2300      	movs	r3, #0
 8004226:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004238:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004248:	601a      	str	r2, [r3, #0]
 800424a:	e115      	b.n	8004478 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b01      	cmp	r3, #1
 8004254:	f040 808a 	bne.w	800436c <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800425a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800425e:	d137      	bne.n	80042d0 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800426e:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800427a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800427e:	d113      	bne.n	80042a8 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800428e:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004290:	2300      	movs	r3, #0
 8004292:	627b      	str	r3, [r7, #36]	@ 0x24
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	627b      	str	r3, [r7, #36]	@ 0x24
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699b      	ldr	r3, [r3, #24]
 80042a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80042a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a6:	e0e7      	b.n	8004478 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042a8:	2300      	movs	r3, #0
 80042aa:	623b      	str	r3, [r7, #32]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	623b      	str	r3, [r7, #32]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	623b      	str	r3, [r7, #32]
 80042bc:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042cc:	601a      	str	r2, [r3, #0]
 80042ce:	e0d3      	b.n	8004478 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80042d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d2:	2b08      	cmp	r3, #8
 80042d4:	d02e      	beq.n	8004334 <I2C_Master_ADDR+0x1b2>
 80042d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042d8:	2b20      	cmp	r3, #32
 80042da:	d02b      	beq.n	8004334 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80042dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042de:	2b12      	cmp	r3, #18
 80042e0:	d102      	bne.n	80042e8 <I2C_Master_ADDR+0x166>
 80042e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d125      	bne.n	8004334 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80042e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d00e      	beq.n	800430c <I2C_Master_ADDR+0x18a>
 80042ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d00b      	beq.n	800430c <I2C_Master_ADDR+0x18a>
 80042f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d008      	beq.n	800430c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	e007      	b.n	800431c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800431a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800431c:	2300      	movs	r3, #0
 800431e:	61fb      	str	r3, [r7, #28]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	695b      	ldr	r3, [r3, #20]
 8004326:	61fb      	str	r3, [r7, #28]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	61fb      	str	r3, [r7, #28]
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	e0a1      	b.n	8004478 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004342:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004344:	2300      	movs	r3, #0
 8004346:	61bb      	str	r3, [r7, #24]
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	695b      	ldr	r3, [r3, #20]
 800434e:	61bb      	str	r3, [r7, #24]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004368:	601a      	str	r2, [r3, #0]
 800436a:	e085      	b.n	8004478 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d14d      	bne.n	8004412 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004378:	2b04      	cmp	r3, #4
 800437a:	d016      	beq.n	80043aa <I2C_Master_ADDR+0x228>
 800437c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800437e:	2b02      	cmp	r3, #2
 8004380:	d013      	beq.n	80043aa <I2C_Master_ADDR+0x228>
 8004382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004384:	2b10      	cmp	r3, #16
 8004386:	d010      	beq.n	80043aa <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004396:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	e007      	b.n	80043ba <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80043b8:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043c8:	d117      	bne.n	80043fa <I2C_Master_ADDR+0x278>
 80043ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043cc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043d0:	d00b      	beq.n	80043ea <I2C_Master_ADDR+0x268>
 80043d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d008      	beq.n	80043ea <I2C_Master_ADDR+0x268>
 80043d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043da:	2b08      	cmp	r3, #8
 80043dc:	d005      	beq.n	80043ea <I2C_Master_ADDR+0x268>
 80043de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e0:	2b10      	cmp	r3, #16
 80043e2:	d002      	beq.n	80043ea <I2C_Master_ADDR+0x268>
 80043e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	d107      	bne.n	80043fa <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80043f8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043fa:	2300      	movs	r3, #0
 80043fc:	617b      	str	r3, [r7, #20]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	617b      	str	r3, [r7, #20]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	617b      	str	r3, [r7, #20]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	e032      	b.n	8004478 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004420:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800442c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004430:	d117      	bne.n	8004462 <I2C_Master_ADDR+0x2e0>
 8004432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004434:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004438:	d00b      	beq.n	8004452 <I2C_Master_ADDR+0x2d0>
 800443a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800443c:	2b01      	cmp	r3, #1
 800443e:	d008      	beq.n	8004452 <I2C_Master_ADDR+0x2d0>
 8004440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004442:	2b08      	cmp	r3, #8
 8004444:	d005      	beq.n	8004452 <I2C_Master_ADDR+0x2d0>
 8004446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004448:	2b10      	cmp	r3, #16
 800444a:	d002      	beq.n	8004452 <I2C_Master_ADDR+0x2d0>
 800444c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800444e:	2b20      	cmp	r3, #32
 8004450:	d107      	bne.n	8004462 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004460:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004462:	2300      	movs	r3, #0
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	695b      	ldr	r3, [r3, #20]
 800446c:	613b      	str	r3, [r7, #16]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	613b      	str	r3, [r7, #16]
 8004476:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800447e:	e00b      	b.n	8004498 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004480:	2300      	movs	r3, #0
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	60fb      	str	r3, [r7, #12]
 8004494:	68fb      	ldr	r3, [r7, #12]
}
 8004496:	e7ff      	b.n	8004498 <I2C_Master_ADDR+0x316>
 8004498:	bf00      	nop
 800449a:	3744      	adds	r7, #68	@ 0x44
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044b2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b8:	b29b      	uxth	r3, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d02b      	beq.n	8004516 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c2:	781a      	ldrb	r2, [r3, #0]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ce:	1c5a      	adds	r2, r3, #1
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d8:	b29b      	uxth	r3, r3
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d114      	bne.n	8004516 <I2C_SlaveTransmit_TXE+0x72>
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
 80044ee:	2b29      	cmp	r3, #41	@ 0x29
 80044f0:	d111      	bne.n	8004516 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004500:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2221      	movs	r2, #33	@ 0x21
 8004506:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2228      	movs	r2, #40	@ 0x28
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff f9cf 	bl	80038b4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004516:	bf00      	nop
 8004518:	3710      	adds	r7, #16
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}

0800451e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800451e:	b480      	push	{r7}
 8004520:	b083      	sub	sp, #12
 8004522:	af00      	add	r7, sp, #0
 8004524:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800452a:	b29b      	uxth	r3, r3
 800452c:	2b00      	cmp	r3, #0
 800452e:	d011      	beq.n	8004554 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	781a      	ldrb	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800454a:	b29b      	uxth	r3, r3
 800454c:	3b01      	subs	r3, #1
 800454e:	b29a      	uxth	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b084      	sub	sp, #16
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800456e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d02c      	beq.n	80045d4 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	691a      	ldr	r2, [r3, #16]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004584:	b2d2      	uxtb	r2, r2
 8004586:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458c:	1c5a      	adds	r2, r3, #1
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d114      	bne.n	80045d4 <I2C_SlaveReceive_RXNE+0x74>
 80045aa:	7bfb      	ldrb	r3, [r7, #15]
 80045ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80045ae:	d111      	bne.n	80045d4 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	685a      	ldr	r2, [r3, #4]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045be:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2222      	movs	r2, #34	@ 0x22
 80045c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2228      	movs	r2, #40	@ 0x28
 80045ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f7ff f97a 	bl	80038c8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80045d4:	bf00      	nop
 80045d6:	3710      	adds	r7, #16
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d012      	beq.n	8004614 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	691a      	ldr	r2, [r3, #16]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f8:	b2d2      	uxtb	r2, r2
 80045fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800460a:	b29b      	uxth	r3, r3
 800460c:	3b01      	subs	r3, #1
 800460e:	b29a      	uxth	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004614:	bf00      	nop
 8004616:	370c      	adds	r7, #12
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800462a:	2300      	movs	r3, #0
 800462c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004634:	b2db      	uxtb	r3, r3
 8004636:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800463a:	2b28      	cmp	r3, #40	@ 0x28
 800463c:	d127      	bne.n	800468e <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800464c:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	089b      	lsrs	r3, r3, #2
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800465a:	2301      	movs	r3, #1
 800465c:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	09db      	lsrs	r3, r3, #7
 8004662:	f003 0301 	and.w	r3, r3, #1
 8004666:	2b00      	cmp	r3, #0
 8004668:	d103      	bne.n	8004672 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	81bb      	strh	r3, [r7, #12]
 8004670:	e002      	b.n	8004678 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	699b      	ldr	r3, [r3, #24]
 8004676:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004680:	89ba      	ldrh	r2, [r7, #12]
 8004682:	7bfb      	ldrb	r3, [r7, #15]
 8004684:	4619      	mov	r1, r3
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7ff f928 	bl	80038dc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800468c:	e00e      	b.n	80046ac <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800468e:	2300      	movs	r3, #0
 8004690:	60bb      	str	r3, [r7, #8]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	60bb      	str	r3, [r7, #8]
 80046a2:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80046ac:	bf00      	nop
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046c2:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046d2:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80046d4:	2300      	movs	r3, #0
 80046d6:	60bb      	str	r3, [r7, #8]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	60bb      	str	r3, [r7, #8]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0201 	orr.w	r2, r2, #1
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004700:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800470c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004710:	d172      	bne.n	80047f8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004712:	7bfb      	ldrb	r3, [r7, #15]
 8004714:	2b22      	cmp	r3, #34	@ 0x22
 8004716:	d002      	beq.n	800471e <I2C_Slave_STOPF+0x6a>
 8004718:	7bfb      	ldrb	r3, [r7, #15]
 800471a:	2b2a      	cmp	r3, #42	@ 0x2a
 800471c:	d135      	bne.n	800478a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	b29a      	uxth	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d005      	beq.n	8004742 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473a:	f043 0204 	orr.w	r2, r3, #4
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004750:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004756:	4618      	mov	r0, r3
 8004758:	f7fe f935 	bl	80029c6 <HAL_DMA_GetState>
 800475c:	4603      	mov	r3, r0
 800475e:	2b01      	cmp	r3, #1
 8004760:	d049      	beq.n	80047f6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004766:	4a69      	ldr	r2, [pc, #420]	@ (800490c <I2C_Slave_STOPF+0x258>)
 8004768:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800476e:	4618      	mov	r0, r3
 8004770:	f7fe f907 	bl	8002982 <HAL_DMA_Abort_IT>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d03d      	beq.n	80047f6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004784:	4610      	mov	r0, r2
 8004786:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004788:	e035      	b.n	80047f6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	b29a      	uxth	r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800479c:	b29b      	uxth	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d005      	beq.n	80047ae <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a6:	f043 0204 	orr.w	r2, r3, #4
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047bc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fe f8ff 	bl	80029c6 <HAL_DMA_GetState>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d014      	beq.n	80047f8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d2:	4a4e      	ldr	r2, [pc, #312]	@ (800490c <I2C_Slave_STOPF+0x258>)
 80047d4:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047da:	4618      	mov	r0, r3
 80047dc:	f7fe f8d1 	bl	8002982 <HAL_DMA_Abort_IT>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d008      	beq.n	80047f8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80047f0:	4610      	mov	r0, r2
 80047f2:	4798      	blx	r3
 80047f4:	e000      	b.n	80047f8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80047f6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d03e      	beq.n	8004880 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	695b      	ldr	r3, [r3, #20]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b04      	cmp	r3, #4
 800480e:	d112      	bne.n	8004836 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	691a      	ldr	r2, [r3, #16]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004840:	2b40      	cmp	r3, #64	@ 0x40
 8004842:	d112      	bne.n	800486a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800486e:	b29b      	uxth	r3, r3
 8004870:	2b00      	cmp	r3, #0
 8004872:	d005      	beq.n	8004880 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004878:	f043 0204 	orr.w	r2, r3, #4
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004884:	2b00      	cmp	r3, #0
 8004886:	d003      	beq.n	8004890 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f8b7 	bl	80049fc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800488e:	e039      	b.n	8004904 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004890:	7bfb      	ldrb	r3, [r7, #15]
 8004892:	2b2a      	cmp	r3, #42	@ 0x2a
 8004894:	d109      	bne.n	80048aa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2228      	movs	r2, #40	@ 0x28
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f7ff f80f 	bl	80038c8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b28      	cmp	r3, #40	@ 0x28
 80048b4:	d111      	bne.n	80048da <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a15      	ldr	r2, [pc, #84]	@ (8004910 <I2C_Slave_STOPF+0x25c>)
 80048ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2220      	movs	r2, #32
 80048c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff f810 	bl	80038f8 <HAL_I2C_ListenCpltCallback>
}
 80048d8:	e014      	b.n	8004904 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048de:	2b22      	cmp	r3, #34	@ 0x22
 80048e0:	d002      	beq.n	80048e8 <I2C_Slave_STOPF+0x234>
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
 80048e4:	2b22      	cmp	r3, #34	@ 0x22
 80048e6:	d10d      	bne.n	8004904 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2220      	movs	r2, #32
 80048f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f7fe ffe2 	bl	80038c8 <HAL_I2C_SlaveRxCpltCallback>
}
 8004904:	bf00      	nop
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}
 800490c:	08004d65 	.word	0x08004d65
 8004910:	ffff0000 	.word	0xffff0000

08004914 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004922:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004928:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b08      	cmp	r3, #8
 800492e:	d002      	beq.n	8004936 <I2C_Slave_AF+0x22>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	2b20      	cmp	r3, #32
 8004934:	d129      	bne.n	800498a <I2C_Slave_AF+0x76>
 8004936:	7bfb      	ldrb	r3, [r7, #15]
 8004938:	2b28      	cmp	r3, #40	@ 0x28
 800493a:	d126      	bne.n	800498a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a2e      	ldr	r2, [pc, #184]	@ (80049f8 <I2C_Slave_AF+0xe4>)
 8004940:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685a      	ldr	r2, [r3, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004950:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800495a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2220      	movs	r2, #32
 8004976:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7fe ffb8 	bl	80038f8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004988:	e031      	b.n	80049ee <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800498a:	7bfb      	ldrb	r3, [r7, #15]
 800498c:	2b21      	cmp	r3, #33	@ 0x21
 800498e:	d129      	bne.n	80049e4 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a19      	ldr	r2, [pc, #100]	@ (80049f8 <I2C_Slave_AF+0xe4>)
 8004994:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2221      	movs	r2, #33	@ 0x21
 800499a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2220      	movs	r2, #32
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80049ba:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049c4:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049d4:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	f7fe fafe 	bl	8002fd8 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	f7fe ff69 	bl	80038b4 <HAL_I2C_SlaveTxCpltCallback>
}
 80049e2:	e004      	b.n	80049ee <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80049ec:	615a      	str	r2, [r3, #20]
}
 80049ee:	bf00      	nop
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	ffff0000 	.word	0xffff0000

080049fc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a0a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a12:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004a14:	7bbb      	ldrb	r3, [r7, #14]
 8004a16:	2b10      	cmp	r3, #16
 8004a18:	d002      	beq.n	8004a20 <I2C_ITError+0x24>
 8004a1a:	7bbb      	ldrb	r3, [r7, #14]
 8004a1c:	2b40      	cmp	r3, #64	@ 0x40
 8004a1e:	d10a      	bne.n	8004a36 <I2C_ITError+0x3a>
 8004a20:	7bfb      	ldrb	r3, [r7, #15]
 8004a22:	2b22      	cmp	r3, #34	@ 0x22
 8004a24:	d107      	bne.n	8004a36 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a34:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004a36:	7bfb      	ldrb	r3, [r7, #15]
 8004a38:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004a3c:	2b28      	cmp	r3, #40	@ 0x28
 8004a3e:	d107      	bne.n	8004a50 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2228      	movs	r2, #40	@ 0x28
 8004a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004a4e:	e015      	b.n	8004a7c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	685b      	ldr	r3, [r3, #4]
 8004a56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a5e:	d00a      	beq.n	8004a76 <I2C_ITError+0x7a>
 8004a60:	7bfb      	ldrb	r3, [r7, #15]
 8004a62:	2b60      	cmp	r3, #96	@ 0x60
 8004a64:	d007      	beq.n	8004a76 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2220      	movs	r2, #32
 8004a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a86:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a8a:	d162      	bne.n	8004b52 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a9a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d020      	beq.n	8004aec <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004aae:	4a6a      	ldr	r2, [pc, #424]	@ (8004c58 <I2C_ITError+0x25c>)
 8004ab0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7fd ff63 	bl	8002982 <HAL_DMA_Abort_IT>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f000 8089 	beq.w	8004bd6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 0201 	bic.w	r2, r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	4798      	blx	r3
 8004aea:	e074      	b.n	8004bd6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	4a59      	ldr	r2, [pc, #356]	@ (8004c58 <I2C_ITError+0x25c>)
 8004af2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af8:	4618      	mov	r0, r3
 8004afa:	f7fd ff42 	bl	8002982 <HAL_DMA_Abort_IT>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d068      	beq.n	8004bd6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b0e:	2b40      	cmp	r3, #64	@ 0x40
 8004b10:	d10b      	bne.n	8004b2a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	691a      	ldr	r2, [r3, #16]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1c:	b2d2      	uxtb	r2, r2
 8004b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b24:	1c5a      	adds	r2, r3, #1
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f022 0201 	bic.w	r2, r2, #1
 8004b38:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	4798      	blx	r3
 8004b50:	e041      	b.n	8004bd6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b60      	cmp	r3, #96	@ 0x60
 8004b5c:	d125      	bne.n	8004baa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b76:	2b40      	cmp	r3, #64	@ 0x40
 8004b78:	d10b      	bne.n	8004b92 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	691a      	ldr	r2, [r3, #16]
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b84:	b2d2      	uxtb	r2, r2
 8004b86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8c:	1c5a      	adds	r2, r3, #1
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681a      	ldr	r2, [r3, #0]
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f022 0201 	bic.w	r2, r2, #1
 8004ba0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7fe fed0 	bl	8003948 <HAL_I2C_AbortCpltCallback>
 8004ba8:	e015      	b.n	8004bd6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	695b      	ldr	r3, [r3, #20]
 8004bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bb4:	2b40      	cmp	r3, #64	@ 0x40
 8004bb6:	d10b      	bne.n	8004bd0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	691a      	ldr	r2, [r3, #16]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc2:	b2d2      	uxtb	r2, r2
 8004bc4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	1c5a      	adds	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f7fe feaf 	bl	8003934 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bda:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10e      	bne.n	8004c04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d109      	bne.n	8004c04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d104      	bne.n	8004c04 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d007      	beq.n	8004c14 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685a      	ldr	r2, [r3, #4]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c12:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c1a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c20:	f003 0304 	and.w	r3, r3, #4
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d113      	bne.n	8004c50 <I2C_ITError+0x254>
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
 8004c2a:	2b28      	cmp	r3, #40	@ 0x28
 8004c2c:	d110      	bne.n	8004c50 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a0a      	ldr	r2, [pc, #40]	@ (8004c5c <I2C_ITError+0x260>)
 8004c32:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fe fe54 	bl	80038f8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c50:	bf00      	nop
 8004c52:	3710      	adds	r7, #16
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	08004d65 	.word	0x08004d65
 8004c5c:	ffff0000 	.word	0xffff0000

08004c60 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b088      	sub	sp, #32
 8004c64:	af02      	add	r7, sp, #8
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	607a      	str	r2, [r7, #4]
 8004c6a:	603b      	str	r3, [r7, #0]
 8004c6c:	460b      	mov	r3, r1
 8004c6e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c74:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d006      	beq.n	8004c8a <I2C_MasterRequestWrite+0x2a>
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d003      	beq.n	8004c8a <I2C_MasterRequestWrite+0x2a>
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c88:	d108      	bne.n	8004c9c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	e00b      	b.n	8004cb4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ca0:	2b12      	cmp	r3, #18
 8004ca2:	d107      	bne.n	8004cb4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cb2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	9300      	str	r3, [sp, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 f8f7 	bl	8004eb4 <I2C_WaitOnFlagUntilTimeout>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00d      	beq.n	8004ce8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cda:	d103      	bne.n	8004ce4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ce2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e035      	b.n	8004d54 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cf0:	d108      	bne.n	8004d04 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cf2:	897b      	ldrh	r3, [r7, #10]
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d00:	611a      	str	r2, [r3, #16]
 8004d02:	e01b      	b.n	8004d3c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004d04:	897b      	ldrh	r3, [r7, #10]
 8004d06:	11db      	asrs	r3, r3, #7
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	f003 0306 	and.w	r3, r3, #6
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	f063 030f 	orn	r3, r3, #15
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	490e      	ldr	r1, [pc, #56]	@ (8004d5c <I2C_MasterRequestWrite+0xfc>)
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 f940 	bl	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e010      	b.n	8004d54 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004d32:	897b      	ldrh	r3, [r7, #10]
 8004d34:	b2da      	uxtb	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	4907      	ldr	r1, [pc, #28]	@ (8004d60 <I2C_MasterRequestWrite+0x100>)
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 f930 	bl	8004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3718      	adds	r7, #24
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	00010008 	.word	0x00010008
 8004d60:	00010002 	.word	0x00010002

08004d64 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b086      	sub	sp, #24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d74:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d7c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d7e:	4b4b      	ldr	r3, [pc, #300]	@ (8004eac <I2C_DMAAbort+0x148>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	08db      	lsrs	r3, r3, #3
 8004d84:	4a4a      	ldr	r2, [pc, #296]	@ (8004eb0 <I2C_DMAAbort+0x14c>)
 8004d86:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8a:	0a1a      	lsrs	r2, r3, #8
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	00da      	lsls	r2, r3, #3
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d106      	bne.n	8004dac <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da2:	f043 0220 	orr.w	r2, r3, #32
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004daa:	e00a      	b.n	8004dc2 <I2C_DMAAbort+0x5e>
    }
    count--;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	3b01      	subs	r3, #1
 8004db0:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004dbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dc0:	d0ea      	beq.n	8004d98 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d003      	beq.n	8004dd2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dce:	2200      	movs	r2, #0
 8004dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004dd2:	697b      	ldr	r3, [r7, #20]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dde:	2200      	movs	r2, #0
 8004de0:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004df0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	2200      	movs	r2, #0
 8004df6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d003      	beq.n	8004e08 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e04:	2200      	movs	r2, #0
 8004e06:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e14:	2200      	movs	r2, #0
 8004e16:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0201 	bic.w	r2, r2, #1
 8004e26:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	2b60      	cmp	r3, #96	@ 0x60
 8004e32:	d10e      	bne.n	8004e52 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	2220      	movs	r2, #32
 8004e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	2200      	movs	r2, #0
 8004e48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e4a:	6978      	ldr	r0, [r7, #20]
 8004e4c:	f7fe fd7c 	bl	8003948 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e50:	e027      	b.n	8004ea2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004e52:	7cfb      	ldrb	r3, [r7, #19]
 8004e54:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004e58:	2b28      	cmp	r3, #40	@ 0x28
 8004e5a:	d117      	bne.n	8004e8c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0201 	orr.w	r2, r2, #1
 8004e6a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e7a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2228      	movs	r2, #40	@ 0x28
 8004e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004e8a:	e007      	b.n	8004e9c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004e9c:	6978      	ldr	r0, [r7, #20]
 8004e9e:	f7fe fd49 	bl	8003934 <HAL_I2C_ErrorCallback>
}
 8004ea2:	bf00      	nop
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	20000000 	.word	0x20000000
 8004eb0:	14f8b589 	.word	0x14f8b589

08004eb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b084      	sub	sp, #16
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	603b      	str	r3, [r7, #0]
 8004ec0:	4613      	mov	r3, r2
 8004ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ec4:	e048      	b.n	8004f58 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ecc:	d044      	beq.n	8004f58 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ece:	f7fc fe6f 	bl	8001bb0 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d302      	bcc.n	8004ee4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d139      	bne.n	8004f58 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	0c1b      	lsrs	r3, r3, #16
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b01      	cmp	r3, #1
 8004eec:	d10d      	bne.n	8004f0a <I2C_WaitOnFlagUntilTimeout+0x56>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	43da      	mvns	r2, r3
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	4013      	ands	r3, r2
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	bf0c      	ite	eq
 8004f00:	2301      	moveq	r3, #1
 8004f02:	2300      	movne	r3, #0
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	461a      	mov	r2, r3
 8004f08:	e00c      	b.n	8004f24 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	43da      	mvns	r2, r3
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	4013      	ands	r3, r2
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	bf0c      	ite	eq
 8004f1c:	2301      	moveq	r3, #1
 8004f1e:	2300      	movne	r3, #0
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	461a      	mov	r2, r3
 8004f24:	79fb      	ldrb	r3, [r7, #7]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d116      	bne.n	8004f58 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f44:	f043 0220 	orr.w	r2, r3, #32
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e023      	b.n	8004fa0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	0c1b      	lsrs	r3, r3, #16
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d10d      	bne.n	8004f7e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	43da      	mvns	r2, r3
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	bf0c      	ite	eq
 8004f74:	2301      	moveq	r3, #1
 8004f76:	2300      	movne	r3, #0
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	e00c      	b.n	8004f98 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	43da      	mvns	r2, r3
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	4013      	ands	r3, r2
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	bf0c      	ite	eq
 8004f90:	2301      	moveq	r3, #1
 8004f92:	2300      	movne	r3, #0
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	461a      	mov	r2, r3
 8004f98:	79fb      	ldrb	r3, [r7, #7]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d093      	beq.n	8004ec6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3710      	adds	r7, #16
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fb6:	e071      	b.n	800509c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fc6:	d123      	bne.n	8005010 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fd6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fe0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffc:	f043 0204 	orr.w	r2, r3, #4
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e067      	b.n	80050e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005016:	d041      	beq.n	800509c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005018:	f7fc fdca 	bl	8001bb0 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	429a      	cmp	r2, r3
 8005026:	d302      	bcc.n	800502e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d136      	bne.n	800509c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	0c1b      	lsrs	r3, r3, #16
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b01      	cmp	r3, #1
 8005036:	d10c      	bne.n	8005052 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	43da      	mvns	r2, r3
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	4013      	ands	r3, r2
 8005044:	b29b      	uxth	r3, r3
 8005046:	2b00      	cmp	r3, #0
 8005048:	bf14      	ite	ne
 800504a:	2301      	movne	r3, #1
 800504c:	2300      	moveq	r3, #0
 800504e:	b2db      	uxtb	r3, r3
 8005050:	e00b      	b.n	800506a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	43da      	mvns	r2, r3
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	4013      	ands	r3, r2
 800505e:	b29b      	uxth	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	bf14      	ite	ne
 8005064:	2301      	movne	r3, #1
 8005066:	2300      	moveq	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	d016      	beq.n	800509c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2200      	movs	r2, #0
 8005072:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2220      	movs	r2, #32
 8005078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005088:	f043 0220 	orr.w	r2, r3, #32
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e021      	b.n	80050e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	0c1b      	lsrs	r3, r3, #16
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d10c      	bne.n	80050c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	43da      	mvns	r2, r3
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	4013      	ands	r3, r2
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	bf14      	ite	ne
 80050b8:	2301      	movne	r3, #1
 80050ba:	2300      	moveq	r3, #0
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	e00b      	b.n	80050d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	43da      	mvns	r2, r3
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4013      	ands	r3, r2
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	bf14      	ite	ne
 80050d2:	2301      	movne	r3, #1
 80050d4:	2300      	moveq	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f47f af6d 	bne.w	8004fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050f4:	e034      	b.n	8005160 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 f8b8 	bl	800526c <I2C_IsAcknowledgeFailed>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e034      	b.n	8005170 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510c:	d028      	beq.n	8005160 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800510e:	f7fc fd4f 	bl	8001bb0 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	68ba      	ldr	r2, [r7, #8]
 800511a:	429a      	cmp	r2, r3
 800511c:	d302      	bcc.n	8005124 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d11d      	bne.n	8005160 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800512e:	2b80      	cmp	r3, #128	@ 0x80
 8005130:	d016      	beq.n	8005160 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2220      	movs	r2, #32
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800514c:	f043 0220 	orr.w	r2, r3, #32
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e007      	b.n	8005170 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800516a:	2b80      	cmp	r3, #128	@ 0x80
 800516c:	d1c3      	bne.n	80050f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800516e:	2300      	movs	r3, #0
}
 8005170:	4618      	mov	r0, r3
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}

08005178 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005184:	e034      	b.n	80051f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	f000 f870 	bl	800526c <I2C_IsAcknowledgeFailed>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d001      	beq.n	8005196 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e034      	b.n	8005200 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519c:	d028      	beq.n	80051f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519e:	f7fc fd07 	bl	8001bb0 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d302      	bcc.n	80051b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d11d      	bne.n	80051f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b04      	cmp	r3, #4
 80051c0:	d016      	beq.n	80051f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e007      	b.n	8005200 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f003 0304 	and.w	r3, r3, #4
 80051fa:	2b04      	cmp	r3, #4
 80051fc:	d1c3      	bne.n	8005186 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80051fe:	2300      	movs	r3, #0
}
 8005200:	4618      	mov	r0, r3
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}

08005208 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005214:	4b13      	ldr	r3, [pc, #76]	@ (8005264 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	08db      	lsrs	r3, r3, #3
 800521a:	4a13      	ldr	r2, [pc, #76]	@ (8005268 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800521c:	fba2 2303 	umull	r2, r3, r2, r3
 8005220:	0a1a      	lsrs	r2, r3, #8
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3b01      	subs	r3, #1
 800522e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d107      	bne.n	8005246 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523a:	f043 0220 	orr.w	r2, r3, #32
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e008      	b.n	8005258 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005250:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005254:	d0e9      	beq.n	800522a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3714      	adds	r7, #20
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	20000000 	.word	0x20000000
 8005268:	14f8b589 	.word	0x14f8b589

0800526c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800527e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005282:	d11b      	bne.n	80052bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800528c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a8:	f043 0204 	orr.w	r2, r3, #4
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	370c      	adds	r7, #12
 80052c2:	46bd      	mov	sp, r7
 80052c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c8:	4770      	bx	lr

080052ca <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80052ca:	b480      	push	{r7}
 80052cc:	b083      	sub	sp, #12
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052d6:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80052da:	d103      	bne.n	80052e4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80052e2:	e007      	b.n	80052f4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e8:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80052ec:	d102      	bne.n	80052f4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2208      	movs	r2, #8
 80052f2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d101      	bne.n	8005312 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e267      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d075      	beq.n	800540a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800531e:	4b88      	ldr	r3, [pc, #544]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 030c 	and.w	r3, r3, #12
 8005326:	2b04      	cmp	r3, #4
 8005328:	d00c      	beq.n	8005344 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800532a:	4b85      	ldr	r3, [pc, #532]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005332:	2b08      	cmp	r3, #8
 8005334:	d112      	bne.n	800535c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005336:	4b82      	ldr	r3, [pc, #520]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800533e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005342:	d10b      	bne.n	800535c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005344:	4b7e      	ldr	r3, [pc, #504]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d05b      	beq.n	8005408 <HAL_RCC_OscConfig+0x108>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d157      	bne.n	8005408 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e242      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005364:	d106      	bne.n	8005374 <HAL_RCC_OscConfig+0x74>
 8005366:	4b76      	ldr	r3, [pc, #472]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a75      	ldr	r2, [pc, #468]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800536c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	e01d      	b.n	80053b0 <HAL_RCC_OscConfig+0xb0>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800537c:	d10c      	bne.n	8005398 <HAL_RCC_OscConfig+0x98>
 800537e:	4b70      	ldr	r3, [pc, #448]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a6f      	ldr	r2, [pc, #444]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005384:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005388:	6013      	str	r3, [r2, #0]
 800538a:	4b6d      	ldr	r3, [pc, #436]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a6c      	ldr	r2, [pc, #432]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005394:	6013      	str	r3, [r2, #0]
 8005396:	e00b      	b.n	80053b0 <HAL_RCC_OscConfig+0xb0>
 8005398:	4b69      	ldr	r3, [pc, #420]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a68      	ldr	r2, [pc, #416]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800539e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053a2:	6013      	str	r3, [r2, #0]
 80053a4:	4b66      	ldr	r3, [pc, #408]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a65      	ldr	r2, [pc, #404]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80053ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d013      	beq.n	80053e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053b8:	f7fc fbfa 	bl	8001bb0 <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053c0:	f7fc fbf6 	bl	8001bb0 <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b64      	cmp	r3, #100	@ 0x64
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e207      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053d2:	4b5b      	ldr	r3, [pc, #364]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d0f0      	beq.n	80053c0 <HAL_RCC_OscConfig+0xc0>
 80053de:	e014      	b.n	800540a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053e0:	f7fc fbe6 	bl	8001bb0 <HAL_GetTick>
 80053e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053e6:	e008      	b.n	80053fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053e8:	f7fc fbe2 	bl	8001bb0 <HAL_GetTick>
 80053ec:	4602      	mov	r2, r0
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	1ad3      	subs	r3, r2, r3
 80053f2:	2b64      	cmp	r3, #100	@ 0x64
 80053f4:	d901      	bls.n	80053fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053f6:	2303      	movs	r3, #3
 80053f8:	e1f3      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053fa:	4b51      	ldr	r3, [pc, #324]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005402:	2b00      	cmp	r3, #0
 8005404:	d1f0      	bne.n	80053e8 <HAL_RCC_OscConfig+0xe8>
 8005406:	e000      	b.n	800540a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005408:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d063      	beq.n	80054de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005416:	4b4a      	ldr	r3, [pc, #296]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 030c 	and.w	r3, r3, #12
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00b      	beq.n	800543a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005422:	4b47      	ldr	r3, [pc, #284]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800542a:	2b08      	cmp	r3, #8
 800542c:	d11c      	bne.n	8005468 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800542e:	4b44      	ldr	r3, [pc, #272]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d116      	bne.n	8005468 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800543a:	4b41      	ldr	r3, [pc, #260]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d005      	beq.n	8005452 <HAL_RCC_OscConfig+0x152>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	2b01      	cmp	r3, #1
 800544c:	d001      	beq.n	8005452 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e1c7      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005452:	4b3b      	ldr	r3, [pc, #236]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	4937      	ldr	r1, [pc, #220]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005462:	4313      	orrs	r3, r2
 8005464:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005466:	e03a      	b.n	80054de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d020      	beq.n	80054b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005470:	4b34      	ldr	r3, [pc, #208]	@ (8005544 <HAL_RCC_OscConfig+0x244>)
 8005472:	2201      	movs	r2, #1
 8005474:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005476:	f7fc fb9b 	bl	8001bb0 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800547c:	e008      	b.n	8005490 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800547e:	f7fc fb97 	bl	8001bb0 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e1a8      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005490:	4b2b      	ldr	r3, [pc, #172]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0302 	and.w	r3, r3, #2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0f0      	beq.n	800547e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800549c:	4b28      	ldr	r3, [pc, #160]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	4925      	ldr	r1, [pc, #148]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	600b      	str	r3, [r1, #0]
 80054b0:	e015      	b.n	80054de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054b2:	4b24      	ldr	r3, [pc, #144]	@ (8005544 <HAL_RCC_OscConfig+0x244>)
 80054b4:	2200      	movs	r2, #0
 80054b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b8:	f7fc fb7a 	bl	8001bb0 <HAL_GetTick>
 80054bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054be:	e008      	b.n	80054d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054c0:	f7fc fb76 	bl	8001bb0 <HAL_GetTick>
 80054c4:	4602      	mov	r2, r0
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	1ad3      	subs	r3, r2, r3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d901      	bls.n	80054d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e187      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054d2:	4b1b      	ldr	r3, [pc, #108]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1f0      	bne.n	80054c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f003 0308 	and.w	r3, r3, #8
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d036      	beq.n	8005558 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	695b      	ldr	r3, [r3, #20]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d016      	beq.n	8005520 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054f2:	4b15      	ldr	r3, [pc, #84]	@ (8005548 <HAL_RCC_OscConfig+0x248>)
 80054f4:	2201      	movs	r2, #1
 80054f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f8:	f7fc fb5a 	bl	8001bb0 <HAL_GetTick>
 80054fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054fe:	e008      	b.n	8005512 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005500:	f7fc fb56 	bl	8001bb0 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	2b02      	cmp	r3, #2
 800550c:	d901      	bls.n	8005512 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800550e:	2303      	movs	r3, #3
 8005510:	e167      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005512:	4b0b      	ldr	r3, [pc, #44]	@ (8005540 <HAL_RCC_OscConfig+0x240>)
 8005514:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005516:	f003 0302 	and.w	r3, r3, #2
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0f0      	beq.n	8005500 <HAL_RCC_OscConfig+0x200>
 800551e:	e01b      	b.n	8005558 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005520:	4b09      	ldr	r3, [pc, #36]	@ (8005548 <HAL_RCC_OscConfig+0x248>)
 8005522:	2200      	movs	r2, #0
 8005524:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005526:	f7fc fb43 	bl	8001bb0 <HAL_GetTick>
 800552a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800552c:	e00e      	b.n	800554c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800552e:	f7fc fb3f 	bl	8001bb0 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	2b02      	cmp	r3, #2
 800553a:	d907      	bls.n	800554c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e150      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
 8005540:	40023800 	.word	0x40023800
 8005544:	42470000 	.word	0x42470000
 8005548:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800554c:	4b88      	ldr	r3, [pc, #544]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800554e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d1ea      	bne.n	800552e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0304 	and.w	r3, r3, #4
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 8097 	beq.w	8005694 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005566:	2300      	movs	r3, #0
 8005568:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800556a:	4b81      	ldr	r3, [pc, #516]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800556c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10f      	bne.n	8005596 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005576:	2300      	movs	r3, #0
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	4b7d      	ldr	r3, [pc, #500]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800557c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557e:	4a7c      	ldr	r2, [pc, #496]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005584:	6413      	str	r3, [r2, #64]	@ 0x40
 8005586:	4b7a      	ldr	r3, [pc, #488]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800558a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800558e:	60bb      	str	r3, [r7, #8]
 8005590:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005592:	2301      	movs	r3, #1
 8005594:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005596:	4b77      	ldr	r3, [pc, #476]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d118      	bne.n	80055d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055a2:	4b74      	ldr	r3, [pc, #464]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a73      	ldr	r2, [pc, #460]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 80055a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055ae:	f7fc faff 	bl	8001bb0 <HAL_GetTick>
 80055b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055b6:	f7fc fafb 	bl	8001bb0 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e10c      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c8:	4b6a      	ldr	r3, [pc, #424]	@ (8005774 <HAL_RCC_OscConfig+0x474>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d0f0      	beq.n	80055b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d106      	bne.n	80055ea <HAL_RCC_OscConfig+0x2ea>
 80055dc:	4b64      	ldr	r3, [pc, #400]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055e0:	4a63      	ldr	r2, [pc, #396]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80055e8:	e01c      	b.n	8005624 <HAL_RCC_OscConfig+0x324>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	2b05      	cmp	r3, #5
 80055f0:	d10c      	bne.n	800560c <HAL_RCC_OscConfig+0x30c>
 80055f2:	4b5f      	ldr	r3, [pc, #380]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f6:	4a5e      	ldr	r2, [pc, #376]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80055f8:	f043 0304 	orr.w	r3, r3, #4
 80055fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80055fe:	4b5c      	ldr	r3, [pc, #368]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005602:	4a5b      	ldr	r2, [pc, #364]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005604:	f043 0301 	orr.w	r3, r3, #1
 8005608:	6713      	str	r3, [r2, #112]	@ 0x70
 800560a:	e00b      	b.n	8005624 <HAL_RCC_OscConfig+0x324>
 800560c:	4b58      	ldr	r3, [pc, #352]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800560e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005610:	4a57      	ldr	r2, [pc, #348]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005612:	f023 0301 	bic.w	r3, r3, #1
 8005616:	6713      	str	r3, [r2, #112]	@ 0x70
 8005618:	4b55      	ldr	r3, [pc, #340]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800561a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800561c:	4a54      	ldr	r2, [pc, #336]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800561e:	f023 0304 	bic.w	r3, r3, #4
 8005622:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d015      	beq.n	8005658 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800562c:	f7fc fac0 	bl	8001bb0 <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005632:	e00a      	b.n	800564a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005634:	f7fc fabc 	bl	8001bb0 <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005642:	4293      	cmp	r3, r2
 8005644:	d901      	bls.n	800564a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e0cb      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800564a:	4b49      	ldr	r3, [pc, #292]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800564c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d0ee      	beq.n	8005634 <HAL_RCC_OscConfig+0x334>
 8005656:	e014      	b.n	8005682 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005658:	f7fc faaa 	bl	8001bb0 <HAL_GetTick>
 800565c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800565e:	e00a      	b.n	8005676 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005660:	f7fc faa6 	bl	8001bb0 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800566e:	4293      	cmp	r3, r2
 8005670:	d901      	bls.n	8005676 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	e0b5      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005676:	4b3e      	ldr	r3, [pc, #248]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1ee      	bne.n	8005660 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005682:	7dfb      	ldrb	r3, [r7, #23]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d105      	bne.n	8005694 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005688:	4b39      	ldr	r3, [pc, #228]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800568a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568c:	4a38      	ldr	r2, [pc, #224]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800568e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005692:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	2b00      	cmp	r3, #0
 800569a:	f000 80a1 	beq.w	80057e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800569e:	4b34      	ldr	r3, [pc, #208]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 030c 	and.w	r3, r3, #12
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d05c      	beq.n	8005764 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d141      	bne.n	8005736 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056b2:	4b31      	ldr	r3, [pc, #196]	@ (8005778 <HAL_RCC_OscConfig+0x478>)
 80056b4:	2200      	movs	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056b8:	f7fc fa7a 	bl	8001bb0 <HAL_GetTick>
 80056bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056be:	e008      	b.n	80056d2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056c0:	f7fc fa76 	bl	8001bb0 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d901      	bls.n	80056d2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056ce:	2303      	movs	r3, #3
 80056d0:	e087      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d2:	4b27      	ldr	r3, [pc, #156]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1f0      	bne.n	80056c0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	69da      	ldr	r2, [r3, #28]
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ec:	019b      	lsls	r3, r3, #6
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	085b      	lsrs	r3, r3, #1
 80056f6:	3b01      	subs	r3, #1
 80056f8:	041b      	lsls	r3, r3, #16
 80056fa:	431a      	orrs	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005700:	061b      	lsls	r3, r3, #24
 8005702:	491b      	ldr	r1, [pc, #108]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005704:	4313      	orrs	r3, r2
 8005706:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005708:	4b1b      	ldr	r3, [pc, #108]	@ (8005778 <HAL_RCC_OscConfig+0x478>)
 800570a:	2201      	movs	r2, #1
 800570c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800570e:	f7fc fa4f 	bl	8001bb0 <HAL_GetTick>
 8005712:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005714:	e008      	b.n	8005728 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005716:	f7fc fa4b 	bl	8001bb0 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d901      	bls.n	8005728 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e05c      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005728:	4b11      	ldr	r3, [pc, #68]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005730:	2b00      	cmp	r3, #0
 8005732:	d0f0      	beq.n	8005716 <HAL_RCC_OscConfig+0x416>
 8005734:	e054      	b.n	80057e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005736:	4b10      	ldr	r3, [pc, #64]	@ (8005778 <HAL_RCC_OscConfig+0x478>)
 8005738:	2200      	movs	r2, #0
 800573a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800573c:	f7fc fa38 	bl	8001bb0 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005744:	f7fc fa34 	bl	8001bb0 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e045      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005756:	4b06      	ldr	r3, [pc, #24]	@ (8005770 <HAL_RCC_OscConfig+0x470>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d1f0      	bne.n	8005744 <HAL_RCC_OscConfig+0x444>
 8005762:	e03d      	b.n	80057e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	699b      	ldr	r3, [r3, #24]
 8005768:	2b01      	cmp	r3, #1
 800576a:	d107      	bne.n	800577c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e038      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
 8005770:	40023800 	.word	0x40023800
 8005774:	40007000 	.word	0x40007000
 8005778:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800577c:	4b1b      	ldr	r3, [pc, #108]	@ (80057ec <HAL_RCC_OscConfig+0x4ec>)
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	2b01      	cmp	r3, #1
 8005788:	d028      	beq.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005794:	429a      	cmp	r2, r3
 8005796:	d121      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d11a      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80057ac:	4013      	ands	r3, r2
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80057b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d111      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c2:	085b      	lsrs	r3, r3, #1
 80057c4:	3b01      	subs	r3, #1
 80057c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d107      	bne.n	80057dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057d8:	429a      	cmp	r2, r3
 80057da:	d001      	beq.n	80057e0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3718      	adds	r7, #24
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40023800 	.word	0x40023800

080057f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d101      	bne.n	8005804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e0cc      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005804:	4b68      	ldr	r3, [pc, #416]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0307 	and.w	r3, r3, #7
 800580c:	683a      	ldr	r2, [r7, #0]
 800580e:	429a      	cmp	r2, r3
 8005810:	d90c      	bls.n	800582c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005812:	4b65      	ldr	r3, [pc, #404]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005814:	683a      	ldr	r2, [r7, #0]
 8005816:	b2d2      	uxtb	r2, r2
 8005818:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800581a:	4b63      	ldr	r3, [pc, #396]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0307 	and.w	r3, r3, #7
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	429a      	cmp	r2, r3
 8005826:	d001      	beq.n	800582c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e0b8      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d020      	beq.n	800587a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0304 	and.w	r3, r3, #4
 8005840:	2b00      	cmp	r3, #0
 8005842:	d005      	beq.n	8005850 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005844:	4b59      	ldr	r3, [pc, #356]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	4a58      	ldr	r2, [pc, #352]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800584a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800584e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0308 	and.w	r3, r3, #8
 8005858:	2b00      	cmp	r3, #0
 800585a:	d005      	beq.n	8005868 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800585c:	4b53      	ldr	r3, [pc, #332]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	4a52      	ldr	r2, [pc, #328]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005862:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005866:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005868:	4b50      	ldr	r3, [pc, #320]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	494d      	ldr	r1, [pc, #308]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005876:	4313      	orrs	r3, r2
 8005878:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b00      	cmp	r3, #0
 8005884:	d044      	beq.n	8005910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d107      	bne.n	800589e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800588e:	4b47      	ldr	r3, [pc, #284]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005896:	2b00      	cmp	r3, #0
 8005898:	d119      	bne.n	80058ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e07f      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b02      	cmp	r3, #2
 80058a4:	d003      	beq.n	80058ae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	d107      	bne.n	80058be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ae:	4b3f      	ldr	r3, [pc, #252]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d109      	bne.n	80058ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e06f      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058be:	4b3b      	ldr	r3, [pc, #236]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e067      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058ce:	4b37      	ldr	r3, [pc, #220]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f023 0203 	bic.w	r2, r3, #3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	4934      	ldr	r1, [pc, #208]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 80058dc:	4313      	orrs	r3, r2
 80058de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058e0:	f7fc f966 	bl	8001bb0 <HAL_GetTick>
 80058e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e6:	e00a      	b.n	80058fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058e8:	f7fc f962 	bl	8001bb0 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e04f      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058fe:	4b2b      	ldr	r3, [pc, #172]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f003 020c 	and.w	r2, r3, #12
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	429a      	cmp	r2, r3
 800590e:	d1eb      	bne.n	80058e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005910:	4b25      	ldr	r3, [pc, #148]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0307 	and.w	r3, r3, #7
 8005918:	683a      	ldr	r2, [r7, #0]
 800591a:	429a      	cmp	r2, r3
 800591c:	d20c      	bcs.n	8005938 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800591e:	4b22      	ldr	r3, [pc, #136]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	b2d2      	uxtb	r2, r2
 8005924:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005926:	4b20      	ldr	r3, [pc, #128]	@ (80059a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0307 	and.w	r3, r3, #7
 800592e:	683a      	ldr	r2, [r7, #0]
 8005930:	429a      	cmp	r2, r3
 8005932:	d001      	beq.n	8005938 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005934:	2301      	movs	r3, #1
 8005936:	e032      	b.n	800599e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0304 	and.w	r3, r3, #4
 8005940:	2b00      	cmp	r3, #0
 8005942:	d008      	beq.n	8005956 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005944:	4b19      	ldr	r3, [pc, #100]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	4916      	ldr	r1, [pc, #88]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005952:	4313      	orrs	r3, r2
 8005954:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0308 	and.w	r3, r3, #8
 800595e:	2b00      	cmp	r3, #0
 8005960:	d009      	beq.n	8005976 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005962:	4b12      	ldr	r3, [pc, #72]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005964:	689b      	ldr	r3, [r3, #8]
 8005966:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	490e      	ldr	r1, [pc, #56]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 8005972:	4313      	orrs	r3, r2
 8005974:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005976:	f000 f821 	bl	80059bc <HAL_RCC_GetSysClockFreq>
 800597a:	4602      	mov	r2, r0
 800597c:	4b0b      	ldr	r3, [pc, #44]	@ (80059ac <HAL_RCC_ClockConfig+0x1bc>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	091b      	lsrs	r3, r3, #4
 8005982:	f003 030f 	and.w	r3, r3, #15
 8005986:	490a      	ldr	r1, [pc, #40]	@ (80059b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005988:	5ccb      	ldrb	r3, [r1, r3]
 800598a:	fa22 f303 	lsr.w	r3, r2, r3
 800598e:	4a09      	ldr	r2, [pc, #36]	@ (80059b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005992:	4b09      	ldr	r3, [pc, #36]	@ (80059b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f7fc f8c6 	bl	8001b28 <HAL_InitTick>

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	40023c00 	.word	0x40023c00
 80059ac:	40023800 	.word	0x40023800
 80059b0:	0800b36c 	.word	0x0800b36c
 80059b4:	20000000 	.word	0x20000000
 80059b8:	20000004 	.word	0x20000004

080059bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059c0:	b094      	sub	sp, #80	@ 0x50
 80059c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059c4:	2300      	movs	r3, #0
 80059c6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80059c8:	2300      	movs	r3, #0
 80059ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059d4:	4b79      	ldr	r3, [pc, #484]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x200>)
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 030c 	and.w	r3, r3, #12
 80059dc:	2b08      	cmp	r3, #8
 80059de:	d00d      	beq.n	80059fc <HAL_RCC_GetSysClockFreq+0x40>
 80059e0:	2b08      	cmp	r3, #8
 80059e2:	f200 80e1 	bhi.w	8005ba8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <HAL_RCC_GetSysClockFreq+0x34>
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	d003      	beq.n	80059f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80059ee:	e0db      	b.n	8005ba8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059f0:	4b73      	ldr	r3, [pc, #460]	@ (8005bc0 <HAL_RCC_GetSysClockFreq+0x204>)
 80059f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059f4:	e0db      	b.n	8005bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059f6:	4b73      	ldr	r3, [pc, #460]	@ (8005bc4 <HAL_RCC_GetSysClockFreq+0x208>)
 80059f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059fa:	e0d8      	b.n	8005bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059fc:	4b6f      	ldr	r3, [pc, #444]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x200>)
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a06:	4b6d      	ldr	r3, [pc, #436]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d063      	beq.n	8005ada <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a12:	4b6a      	ldr	r3, [pc, #424]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	099b      	lsrs	r3, r3, #6
 8005a18:	2200      	movs	r2, #0
 8005a1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a24:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a26:	2300      	movs	r3, #0
 8005a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005a2e:	4622      	mov	r2, r4
 8005a30:	462b      	mov	r3, r5
 8005a32:	f04f 0000 	mov.w	r0, #0
 8005a36:	f04f 0100 	mov.w	r1, #0
 8005a3a:	0159      	lsls	r1, r3, #5
 8005a3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a40:	0150      	lsls	r0, r2, #5
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4621      	mov	r1, r4
 8005a48:	1a51      	subs	r1, r2, r1
 8005a4a:	6139      	str	r1, [r7, #16]
 8005a4c:	4629      	mov	r1, r5
 8005a4e:	eb63 0301 	sbc.w	r3, r3, r1
 8005a52:	617b      	str	r3, [r7, #20]
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	f04f 0300 	mov.w	r3, #0
 8005a5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a60:	4659      	mov	r1, fp
 8005a62:	018b      	lsls	r3, r1, #6
 8005a64:	4651      	mov	r1, sl
 8005a66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a6a:	4651      	mov	r1, sl
 8005a6c:	018a      	lsls	r2, r1, #6
 8005a6e:	4651      	mov	r1, sl
 8005a70:	ebb2 0801 	subs.w	r8, r2, r1
 8005a74:	4659      	mov	r1, fp
 8005a76:	eb63 0901 	sbc.w	r9, r3, r1
 8005a7a:	f04f 0200 	mov.w	r2, #0
 8005a7e:	f04f 0300 	mov.w	r3, #0
 8005a82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a8e:	4690      	mov	r8, r2
 8005a90:	4699      	mov	r9, r3
 8005a92:	4623      	mov	r3, r4
 8005a94:	eb18 0303 	adds.w	r3, r8, r3
 8005a98:	60bb      	str	r3, [r7, #8]
 8005a9a:	462b      	mov	r3, r5
 8005a9c:	eb49 0303 	adc.w	r3, r9, r3
 8005aa0:	60fb      	str	r3, [r7, #12]
 8005aa2:	f04f 0200 	mov.w	r2, #0
 8005aa6:	f04f 0300 	mov.w	r3, #0
 8005aaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005aae:	4629      	mov	r1, r5
 8005ab0:	024b      	lsls	r3, r1, #9
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005ab8:	4621      	mov	r1, r4
 8005aba:	024a      	lsls	r2, r1, #9
 8005abc:	4610      	mov	r0, r2
 8005abe:	4619      	mov	r1, r3
 8005ac0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005ac6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ac8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005acc:	f7fb f8dc 	bl	8000c88 <__aeabi_uldivmod>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	4613      	mov	r3, r2
 8005ad6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ad8:	e058      	b.n	8005b8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ada:	4b38      	ldr	r3, [pc, #224]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	099b      	lsrs	r3, r3, #6
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	4611      	mov	r1, r2
 8005ae6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005aea:	623b      	str	r3, [r7, #32]
 8005aec:	2300      	movs	r3, #0
 8005aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8005af0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005af4:	4642      	mov	r2, r8
 8005af6:	464b      	mov	r3, r9
 8005af8:	f04f 0000 	mov.w	r0, #0
 8005afc:	f04f 0100 	mov.w	r1, #0
 8005b00:	0159      	lsls	r1, r3, #5
 8005b02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b06:	0150      	lsls	r0, r2, #5
 8005b08:	4602      	mov	r2, r0
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	4641      	mov	r1, r8
 8005b0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b12:	4649      	mov	r1, r9
 8005b14:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b18:	f04f 0200 	mov.w	r2, #0
 8005b1c:	f04f 0300 	mov.w	r3, #0
 8005b20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b2c:	ebb2 040a 	subs.w	r4, r2, sl
 8005b30:	eb63 050b 	sbc.w	r5, r3, fp
 8005b34:	f04f 0200 	mov.w	r2, #0
 8005b38:	f04f 0300 	mov.w	r3, #0
 8005b3c:	00eb      	lsls	r3, r5, #3
 8005b3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b42:	00e2      	lsls	r2, r4, #3
 8005b44:	4614      	mov	r4, r2
 8005b46:	461d      	mov	r5, r3
 8005b48:	4643      	mov	r3, r8
 8005b4a:	18e3      	adds	r3, r4, r3
 8005b4c:	603b      	str	r3, [r7, #0]
 8005b4e:	464b      	mov	r3, r9
 8005b50:	eb45 0303 	adc.w	r3, r5, r3
 8005b54:	607b      	str	r3, [r7, #4]
 8005b56:	f04f 0200 	mov.w	r2, #0
 8005b5a:	f04f 0300 	mov.w	r3, #0
 8005b5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b62:	4629      	mov	r1, r5
 8005b64:	028b      	lsls	r3, r1, #10
 8005b66:	4621      	mov	r1, r4
 8005b68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b6c:	4621      	mov	r1, r4
 8005b6e:	028a      	lsls	r2, r1, #10
 8005b70:	4610      	mov	r0, r2
 8005b72:	4619      	mov	r1, r3
 8005b74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b76:	2200      	movs	r2, #0
 8005b78:	61bb      	str	r3, [r7, #24]
 8005b7a:	61fa      	str	r2, [r7, #28]
 8005b7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b80:	f7fb f882 	bl	8000c88 <__aeabi_uldivmod>
 8005b84:	4602      	mov	r2, r0
 8005b86:	460b      	mov	r3, r1
 8005b88:	4613      	mov	r3, r2
 8005b8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b8c:	4b0b      	ldr	r3, [pc, #44]	@ (8005bbc <HAL_RCC_GetSysClockFreq+0x200>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	0c1b      	lsrs	r3, r3, #16
 8005b92:	f003 0303 	and.w	r3, r3, #3
 8005b96:	3301      	adds	r3, #1
 8005b98:	005b      	lsls	r3, r3, #1
 8005b9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005b9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ba6:	e002      	b.n	8005bae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ba8:	4b05      	ldr	r3, [pc, #20]	@ (8005bc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005baa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005bac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3750      	adds	r7, #80	@ 0x50
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bba:	bf00      	nop
 8005bbc:	40023800 	.word	0x40023800
 8005bc0:	00f42400 	.word	0x00f42400
 8005bc4:	007a1200 	.word	0x007a1200

08005bc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bcc:	4b03      	ldr	r3, [pc, #12]	@ (8005bdc <HAL_RCC_GetHCLKFreq+0x14>)
 8005bce:	681b      	ldr	r3, [r3, #0]
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	20000000 	.word	0x20000000

08005be0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005be4:	f7ff fff0 	bl	8005bc8 <HAL_RCC_GetHCLKFreq>
 8005be8:	4602      	mov	r2, r0
 8005bea:	4b05      	ldr	r3, [pc, #20]	@ (8005c00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	0a9b      	lsrs	r3, r3, #10
 8005bf0:	f003 0307 	and.w	r3, r3, #7
 8005bf4:	4903      	ldr	r1, [pc, #12]	@ (8005c04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bf6:	5ccb      	ldrb	r3, [r1, r3]
 8005bf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	40023800 	.word	0x40023800
 8005c04:	0800b37c 	.word	0x0800b37c

08005c08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c0c:	f7ff ffdc 	bl	8005bc8 <HAL_RCC_GetHCLKFreq>
 8005c10:	4602      	mov	r2, r0
 8005c12:	4b05      	ldr	r3, [pc, #20]	@ (8005c28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c14:	689b      	ldr	r3, [r3, #8]
 8005c16:	0b5b      	lsrs	r3, r3, #13
 8005c18:	f003 0307 	and.w	r3, r3, #7
 8005c1c:	4903      	ldr	r1, [pc, #12]	@ (8005c2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c1e:	5ccb      	ldrb	r3, [r1, r3]
 8005c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	40023800 	.word	0x40023800
 8005c2c:	0800b37c 	.word	0x0800b37c

08005c30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b082      	sub	sp, #8
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d101      	bne.n	8005c42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e042      	b.n	8005cc8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d106      	bne.n	8005c5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7fb fd9a 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2224      	movs	r2, #36	@ 0x24
 8005c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005c72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fd7f 	bl	8006778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	691a      	ldr	r2, [r3, #16]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	695a      	ldr	r2, [r3, #20]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68da      	ldr	r2, [r3, #12]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ca8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3708      	adds	r7, #8
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b08a      	sub	sp, #40	@ 0x28
 8005cd4:	af02      	add	r7, sp, #8
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	603b      	str	r3, [r7, #0]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	2b20      	cmp	r3, #32
 8005cee:	d175      	bne.n	8005ddc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <HAL_UART_Transmit+0x2c>
 8005cf6:	88fb      	ldrh	r3, [r7, #6]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d101      	bne.n	8005d00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e06e      	b.n	8005dde <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2221      	movs	r2, #33	@ 0x21
 8005d0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d0e:	f7fb ff4f 	bl	8001bb0 <HAL_GetTick>
 8005d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	88fa      	ldrh	r2, [r7, #6]
 8005d18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	88fa      	ldrh	r2, [r7, #6]
 8005d1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d28:	d108      	bne.n	8005d3c <HAL_UART_Transmit+0x6c>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d104      	bne.n	8005d3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d32:	2300      	movs	r3, #0
 8005d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	61bb      	str	r3, [r7, #24]
 8005d3a:	e003      	b.n	8005d44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d40:	2300      	movs	r3, #0
 8005d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d44:	e02e      	b.n	8005da4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	2180      	movs	r1, #128	@ 0x80
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f000 fb1d 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 8005d56:	4603      	mov	r3, r0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d005      	beq.n	8005d68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2220      	movs	r2, #32
 8005d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e03a      	b.n	8005dde <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10b      	bne.n	8005d86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	881b      	ldrh	r3, [r3, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	3302      	adds	r3, #2
 8005d82:	61bb      	str	r3, [r7, #24]
 8005d84:	e007      	b.n	8005d96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	781a      	ldrb	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	3301      	adds	r3, #1
 8005d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	b29a      	uxth	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1cb      	bne.n	8005d46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	9300      	str	r3, [sp, #0]
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	2200      	movs	r2, #0
 8005db6:	2140      	movs	r1, #64	@ 0x40
 8005db8:	68f8      	ldr	r0, [r7, #12]
 8005dba:	f000 fae9 	bl	8006390 <UART_WaitOnFlagUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d005      	beq.n	8005dd0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005dcc:	2303      	movs	r3, #3
 8005dce:	e006      	b.n	8005dde <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	e000      	b.n	8005dde <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ddc:	2302      	movs	r3, #2
  }
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3720      	adds	r7, #32
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
	...

08005de8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b0ba      	sub	sp, #232	@ 0xe8
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e1e:	f003 030f 	and.w	r3, r3, #15
 8005e22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005e26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d10f      	bne.n	8005e4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e32:	f003 0320 	and.w	r3, r3, #32
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d009      	beq.n	8005e4e <HAL_UART_IRQHandler+0x66>
 8005e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e3e:	f003 0320 	and.w	r3, r3, #32
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d003      	beq.n	8005e4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 fbd7 	bl	80065fa <UART_Receive_IT>
      return;
 8005e4c:	e273      	b.n	8006336 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005e4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 80de 	beq.w	8006014 <HAL_UART_IRQHandler+0x22c>
 8005e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e5c:	f003 0301 	and.w	r3, r3, #1
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d106      	bne.n	8005e72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e68:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 80d1 	beq.w	8006014 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e76:	f003 0301 	and.w	r3, r3, #1
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00b      	beq.n	8005e96 <HAL_UART_IRQHandler+0xae>
 8005e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d005      	beq.n	8005e96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e8e:	f043 0201 	orr.w	r2, r3, #1
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e9a:	f003 0304 	and.w	r3, r3, #4
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00b      	beq.n	8005eba <HAL_UART_IRQHandler+0xd2>
 8005ea2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d005      	beq.n	8005eba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eb2:	f043 0202 	orr.w	r2, r3, #2
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ebe:	f003 0302 	and.w	r3, r3, #2
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00b      	beq.n	8005ede <HAL_UART_IRQHandler+0xf6>
 8005ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d005      	beq.n	8005ede <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ed6:	f043 0204 	orr.w	r2, r3, #4
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ee2:	f003 0308 	and.w	r3, r3, #8
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d011      	beq.n	8005f0e <HAL_UART_IRQHandler+0x126>
 8005eea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005eee:	f003 0320 	and.w	r3, r3, #32
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d105      	bne.n	8005f02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005ef6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d005      	beq.n	8005f0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f06:	f043 0208 	orr.w	r2, r3, #8
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 820a 	beq.w	800632c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f1c:	f003 0320 	and.w	r3, r3, #32
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d008      	beq.n	8005f36 <HAL_UART_IRQHandler+0x14e>
 8005f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f28:	f003 0320 	and.w	r3, r3, #32
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005f30:	6878      	ldr	r0, [r7, #4]
 8005f32:	f000 fb62 	bl	80065fa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f40:	2b40      	cmp	r3, #64	@ 0x40
 8005f42:	bf0c      	ite	eq
 8005f44:	2301      	moveq	r3, #1
 8005f46:	2300      	movne	r3, #0
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f52:	f003 0308 	and.w	r3, r3, #8
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <HAL_UART_IRQHandler+0x17a>
 8005f5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d04f      	beq.n	8006002 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fa6d 	bl	8006442 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f72:	2b40      	cmp	r3, #64	@ 0x40
 8005f74:	d141      	bne.n	8005ffa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	3314      	adds	r3, #20
 8005f7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f84:	e853 3f00 	ldrex	r3, [r3]
 8005f88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005f8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3314      	adds	r3, #20
 8005f9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005fa2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005fa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005fae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005fb2:	e841 2300 	strex	r3, r2, [r1]
 8005fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005fba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d1d9      	bne.n	8005f76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d013      	beq.n	8005ff2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fce:	4a8a      	ldr	r2, [pc, #552]	@ (80061f8 <HAL_UART_IRQHandler+0x410>)
 8005fd0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7fc fcd3 	bl	8002982 <HAL_DMA_Abort_IT>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d016      	beq.n	8006010 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005fec:	4610      	mov	r0, r2
 8005fee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff0:	e00e      	b.n	8006010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f9b6 	bl	8006364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ff8:	e00a      	b.n	8006010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f9b2 	bl	8006364 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006000:	e006      	b.n	8006010 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 f9ae 	bl	8006364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800600e:	e18d      	b.n	800632c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006010:	bf00      	nop
    return;
 8006012:	e18b      	b.n	800632c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006018:	2b01      	cmp	r3, #1
 800601a:	f040 8167 	bne.w	80062ec <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800601e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006022:	f003 0310 	and.w	r3, r3, #16
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 8160 	beq.w	80062ec <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800602c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006030:	f003 0310 	and.w	r3, r3, #16
 8006034:	2b00      	cmp	r3, #0
 8006036:	f000 8159 	beq.w	80062ec <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800603a:	2300      	movs	r3, #0
 800603c:	60bb      	str	r3, [r7, #8]
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	60bb      	str	r3, [r7, #8]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	60bb      	str	r3, [r7, #8]
 800604e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800605a:	2b40      	cmp	r3, #64	@ 0x40
 800605c:	f040 80ce 	bne.w	80061fc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800606c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 80a9 	beq.w	80061c8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800607a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800607e:	429a      	cmp	r2, r3
 8006080:	f080 80a2 	bcs.w	80061c8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800608a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006096:	f000 8088 	beq.w	80061aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	330c      	adds	r3, #12
 80060a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80060a8:	e853 3f00 	ldrex	r3, [r3]
 80060ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80060b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	330c      	adds	r3, #12
 80060c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80060c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80060d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80060d6:	e841 2300 	strex	r3, r2, [r1]
 80060da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80060de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1d9      	bne.n	800609a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	3314      	adds	r3, #20
 80060ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060f0:	e853 3f00 	ldrex	r3, [r3]
 80060f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80060f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80060f8:	f023 0301 	bic.w	r3, r3, #1
 80060fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	3314      	adds	r3, #20
 8006106:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800610a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800610e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006112:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006116:	e841 2300 	strex	r3, r2, [r1]
 800611a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800611c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1e1      	bne.n	80060e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	3314      	adds	r3, #20
 8006128:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800612c:	e853 3f00 	ldrex	r3, [r3]
 8006130:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006132:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006134:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006138:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3314      	adds	r3, #20
 8006142:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006146:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006148:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800614c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800614e:	e841 2300 	strex	r3, r2, [r1]
 8006152:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006154:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1e3      	bne.n	8006122 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2220      	movs	r2, #32
 800615e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	330c      	adds	r3, #12
 800616e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006170:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006172:	e853 3f00 	ldrex	r3, [r3]
 8006176:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006178:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800617a:	f023 0310 	bic.w	r3, r3, #16
 800617e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	330c      	adds	r3, #12
 8006188:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800618c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800618e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006190:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006192:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006194:	e841 2300 	strex	r3, r2, [r1]
 8006198:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800619a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800619c:	2b00      	cmp	r3, #0
 800619e:	d1e3      	bne.n	8006168 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7fc fb7c 	bl	80028a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2202      	movs	r2, #2
 80061ae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	b29b      	uxth	r3, r3
 80061be:	4619      	mov	r1, r3
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f8d9 	bl	8006378 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80061c6:	e0b3      	b.n	8006330 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80061d0:	429a      	cmp	r2, r3
 80061d2:	f040 80ad 	bne.w	8006330 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061da:	69db      	ldr	r3, [r3, #28]
 80061dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061e0:	f040 80a6 	bne.w	8006330 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2202      	movs	r2, #2
 80061e8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80061ee:	4619      	mov	r1, r3
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 f8c1 	bl	8006378 <HAL_UARTEx_RxEventCallback>
      return;
 80061f6:	e09b      	b.n	8006330 <HAL_UART_IRQHandler+0x548>
 80061f8:	08006509 	.word	0x08006509
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006204:	b29b      	uxth	r3, r3
 8006206:	1ad3      	subs	r3, r2, r3
 8006208:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006210:	b29b      	uxth	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 808e 	beq.w	8006334 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006218:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 8089 	beq.w	8006334 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	330c      	adds	r3, #12
 8006228:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800622a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622c:	e853 3f00 	ldrex	r3, [r3]
 8006230:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006238:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	330c      	adds	r3, #12
 8006242:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006246:	647a      	str	r2, [r7, #68]	@ 0x44
 8006248:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800624a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800624c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800624e:	e841 2300 	strex	r3, r2, [r1]
 8006252:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1e3      	bne.n	8006222 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3314      	adds	r3, #20
 8006260:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006264:	e853 3f00 	ldrex	r3, [r3]
 8006268:	623b      	str	r3, [r7, #32]
   return(result);
 800626a:	6a3b      	ldr	r3, [r7, #32]
 800626c:	f023 0301 	bic.w	r3, r3, #1
 8006270:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	3314      	adds	r3, #20
 800627a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800627e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006280:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006282:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006284:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006286:	e841 2300 	strex	r3, r2, [r1]
 800628a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800628c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1e3      	bne.n	800625a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2220      	movs	r2, #32
 8006296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	330c      	adds	r3, #12
 80062a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	e853 3f00 	ldrex	r3, [r3]
 80062ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f023 0310 	bic.w	r3, r3, #16
 80062b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	330c      	adds	r3, #12
 80062c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80062c4:	61fa      	str	r2, [r7, #28]
 80062c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c8:	69b9      	ldr	r1, [r7, #24]
 80062ca:	69fa      	ldr	r2, [r7, #28]
 80062cc:	e841 2300 	strex	r3, r2, [r1]
 80062d0:	617b      	str	r3, [r7, #20]
   return(result);
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1e3      	bne.n	80062a0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2202      	movs	r2, #2
 80062dc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80062e2:	4619      	mov	r1, r3
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f000 f847 	bl	8006378 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80062ea:	e023      	b.n	8006334 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80062ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d009      	beq.n	800630c <HAL_UART_IRQHandler+0x524>
 80062f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80062fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006300:	2b00      	cmp	r3, #0
 8006302:	d003      	beq.n	800630c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f000 f910 	bl	800652a <UART_Transmit_IT>
    return;
 800630a:	e014      	b.n	8006336 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800630c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00e      	beq.n	8006336 <HAL_UART_IRQHandler+0x54e>
 8006318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800631c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006320:	2b00      	cmp	r3, #0
 8006322:	d008      	beq.n	8006336 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 f950 	bl	80065ca <UART_EndTransmit_IT>
    return;
 800632a:	e004      	b.n	8006336 <HAL_UART_IRQHandler+0x54e>
    return;
 800632c:	bf00      	nop
 800632e:	e002      	b.n	8006336 <HAL_UART_IRQHandler+0x54e>
      return;
 8006330:	bf00      	nop
 8006332:	e000      	b.n	8006336 <HAL_UART_IRQHandler+0x54e>
      return;
 8006334:	bf00      	nop
  }
}
 8006336:	37e8      	adds	r7, #232	@ 0xe8
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006384:	bf00      	nop
 8006386:	370c      	adds	r7, #12
 8006388:	46bd      	mov	sp, r7
 800638a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638e:	4770      	bx	lr

08006390 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b086      	sub	sp, #24
 8006394:	af00      	add	r7, sp, #0
 8006396:	60f8      	str	r0, [r7, #12]
 8006398:	60b9      	str	r1, [r7, #8]
 800639a:	603b      	str	r3, [r7, #0]
 800639c:	4613      	mov	r3, r2
 800639e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063a0:	e03b      	b.n	800641a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063a2:	6a3b      	ldr	r3, [r7, #32]
 80063a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a8:	d037      	beq.n	800641a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063aa:	f7fb fc01 	bl	8001bb0 <HAL_GetTick>
 80063ae:	4602      	mov	r2, r0
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	1ad3      	subs	r3, r2, r3
 80063b4:	6a3a      	ldr	r2, [r7, #32]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d302      	bcc.n	80063c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80063ba:	6a3b      	ldr	r3, [r7, #32]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d101      	bne.n	80063c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	e03a      	b.n	800643a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d023      	beq.n	800641a <UART_WaitOnFlagUntilTimeout+0x8a>
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	2b80      	cmp	r3, #128	@ 0x80
 80063d6:	d020      	beq.n	800641a <UART_WaitOnFlagUntilTimeout+0x8a>
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b40      	cmp	r3, #64	@ 0x40
 80063dc:	d01d      	beq.n	800641a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0308 	and.w	r3, r3, #8
 80063e8:	2b08      	cmp	r3, #8
 80063ea:	d116      	bne.n	800641a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80063ec:	2300      	movs	r3, #0
 80063ee:	617b      	str	r3, [r7, #20]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	617b      	str	r3, [r7, #20]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	617b      	str	r3, [r7, #20]
 8006400:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 f81d 	bl	8006442 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2208      	movs	r2, #8
 800640c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	e00f      	b.n	800643a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	4013      	ands	r3, r2
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	429a      	cmp	r2, r3
 8006428:	bf0c      	ite	eq
 800642a:	2301      	moveq	r3, #1
 800642c:	2300      	movne	r3, #0
 800642e:	b2db      	uxtb	r3, r3
 8006430:	461a      	mov	r2, r3
 8006432:	79fb      	ldrb	r3, [r7, #7]
 8006434:	429a      	cmp	r2, r3
 8006436:	d0b4      	beq.n	80063a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3718      	adds	r7, #24
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006442:	b480      	push	{r7}
 8006444:	b095      	sub	sp, #84	@ 0x54
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	330c      	adds	r3, #12
 8006450:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006454:	e853 3f00 	ldrex	r3, [r3]
 8006458:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800645a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	330c      	adds	r3, #12
 8006468:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800646a:	643a      	str	r2, [r7, #64]	@ 0x40
 800646c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006470:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006472:	e841 2300 	strex	r3, r2, [r1]
 8006476:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1e5      	bne.n	800644a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3314      	adds	r3, #20
 8006484:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006486:	6a3b      	ldr	r3, [r7, #32]
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	61fb      	str	r3, [r7, #28]
   return(result);
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	f023 0301 	bic.w	r3, r3, #1
 8006494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	3314      	adds	r3, #20
 800649c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800649e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80064a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064a6:	e841 2300 	strex	r3, r2, [r1]
 80064aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1e5      	bne.n	800647e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d119      	bne.n	80064ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	330c      	adds	r3, #12
 80064c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	e853 3f00 	ldrex	r3, [r3]
 80064c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	f023 0310 	bic.w	r3, r3, #16
 80064d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	330c      	adds	r3, #12
 80064d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80064da:	61ba      	str	r2, [r7, #24]
 80064dc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064de:	6979      	ldr	r1, [r7, #20]
 80064e0:	69ba      	ldr	r2, [r7, #24]
 80064e2:	e841 2300 	strex	r3, r2, [r1]
 80064e6:	613b      	str	r3, [r7, #16]
   return(result);
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d1e5      	bne.n	80064ba <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2220      	movs	r2, #32
 80064f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80064fc:	bf00      	nop
 80064fe:	3754      	adds	r7, #84	@ 0x54
 8006500:	46bd      	mov	sp, r7
 8006502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006506:	4770      	bx	lr

08006508 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006514:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800651c:	68f8      	ldr	r0, [r7, #12]
 800651e:	f7ff ff21 	bl	8006364 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006522:	bf00      	nop
 8006524:	3710      	adds	r7, #16
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}

0800652a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800652a:	b480      	push	{r7}
 800652c:	b085      	sub	sp, #20
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b21      	cmp	r3, #33	@ 0x21
 800653c:	d13e      	bne.n	80065bc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	689b      	ldr	r3, [r3, #8]
 8006542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006546:	d114      	bne.n	8006572 <UART_Transmit_IT+0x48>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d110      	bne.n	8006572 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a1b      	ldr	r3, [r3, #32]
 8006554:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	881b      	ldrh	r3, [r3, #0]
 800655a:	461a      	mov	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006564:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a1b      	ldr	r3, [r3, #32]
 800656a:	1c9a      	adds	r2, r3, #2
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	621a      	str	r2, [r3, #32]
 8006570:	e008      	b.n	8006584 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	1c59      	adds	r1, r3, #1
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	6211      	str	r1, [r2, #32]
 800657c:	781a      	ldrb	r2, [r3, #0]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006588:	b29b      	uxth	r3, r3
 800658a:	3b01      	subs	r3, #1
 800658c:	b29b      	uxth	r3, r3
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	4619      	mov	r1, r3
 8006592:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006594:	2b00      	cmp	r3, #0
 8006596:	d10f      	bne.n	80065b8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68da      	ldr	r2, [r3, #12]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065a6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065b6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80065b8:	2300      	movs	r3, #0
 80065ba:	e000      	b.n	80065be <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80065bc:	2302      	movs	r3, #2
  }
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3714      	adds	r7, #20
 80065c2:	46bd      	mov	sp, r7
 80065c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c8:	4770      	bx	lr

080065ca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b082      	sub	sp, #8
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68da      	ldr	r2, [r3, #12]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065e0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f7ff fea6 	bl	800633c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065f0:	2300      	movs	r3, #0
}
 80065f2:	4618      	mov	r0, r3
 80065f4:	3708      	adds	r7, #8
 80065f6:	46bd      	mov	sp, r7
 80065f8:	bd80      	pop	{r7, pc}

080065fa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065fa:	b580      	push	{r7, lr}
 80065fc:	b08c      	sub	sp, #48	@ 0x30
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006606:	2300      	movs	r3, #0
 8006608:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b22      	cmp	r3, #34	@ 0x22
 8006614:	f040 80aa 	bne.w	800676c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006620:	d115      	bne.n	800664e <UART_Receive_IT+0x54>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d111      	bne.n	800664e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	b29b      	uxth	r3, r3
 8006638:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800663c:	b29a      	uxth	r2, r3
 800663e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006640:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006646:	1c9a      	adds	r2, r3, #2
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	629a      	str	r2, [r3, #40]	@ 0x28
 800664c:	e024      	b.n	8006698 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006652:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	689b      	ldr	r3, [r3, #8]
 8006658:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800665c:	d007      	beq.n	800666e <UART_Receive_IT+0x74>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	689b      	ldr	r3, [r3, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d10a      	bne.n	800667c <UART_Receive_IT+0x82>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	691b      	ldr	r3, [r3, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	b2da      	uxtb	r2, r3
 8006676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006678:	701a      	strb	r2, [r3, #0]
 800667a:	e008      	b.n	800668e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	b2db      	uxtb	r3, r3
 8006684:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006688:	b2da      	uxtb	r2, r3
 800668a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800668c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800669c:	b29b      	uxth	r3, r3
 800669e:	3b01      	subs	r3, #1
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	4619      	mov	r1, r3
 80066a6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d15d      	bne.n	8006768 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68da      	ldr	r2, [r3, #12]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0220 	bic.w	r2, r2, #32
 80066ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	68da      	ldr	r2, [r3, #12]
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80066ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	695a      	ldr	r2, [r3, #20]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f022 0201 	bic.w	r2, r2, #1
 80066da:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2220      	movs	r2, #32
 80066e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d135      	bne.n	800675e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	330c      	adds	r3, #12
 80066fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	e853 3f00 	ldrex	r3, [r3]
 8006706:	613b      	str	r3, [r7, #16]
   return(result);
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f023 0310 	bic.w	r3, r3, #16
 800670e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	330c      	adds	r3, #12
 8006716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006718:	623a      	str	r2, [r7, #32]
 800671a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671c:	69f9      	ldr	r1, [r7, #28]
 800671e:	6a3a      	ldr	r2, [r7, #32]
 8006720:	e841 2300 	strex	r3, r2, [r1]
 8006724:	61bb      	str	r3, [r7, #24]
   return(result);
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1e5      	bne.n	80066f8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0310 	and.w	r3, r3, #16
 8006736:	2b10      	cmp	r3, #16
 8006738:	d10a      	bne.n	8006750 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800673a:	2300      	movs	r3, #0
 800673c:	60fb      	str	r3, [r7, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	60fb      	str	r3, [r7, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	60fb      	str	r3, [r7, #12]
 800674e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006754:	4619      	mov	r1, r3
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f7ff fe0e 	bl	8006378 <HAL_UARTEx_RxEventCallback>
 800675c:	e002      	b.n	8006764 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f7ff fdf6 	bl	8006350 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006764:	2300      	movs	r3, #0
 8006766:	e002      	b.n	800676e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006768:	2300      	movs	r3, #0
 800676a:	e000      	b.n	800676e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800676c:	2302      	movs	r3, #2
  }
}
 800676e:	4618      	mov	r0, r3
 8006770:	3730      	adds	r7, #48	@ 0x30
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
	...

08006778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006778:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800677c:	b0c0      	sub	sp, #256	@ 0x100
 800677e:	af00      	add	r7, sp, #0
 8006780:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	691b      	ldr	r3, [r3, #16]
 800678c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006794:	68d9      	ldr	r1, [r3, #12]
 8006796:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	ea40 0301 	orr.w	r3, r0, r1
 80067a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a6:	689a      	ldr	r2, [r3, #8]
 80067a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	431a      	orrs	r2, r3
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	431a      	orrs	r2, r3
 80067b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	4313      	orrs	r3, r2
 80067c0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80067d0:	f021 010c 	bic.w	r1, r1, #12
 80067d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80067de:	430b      	orrs	r3, r1
 80067e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80067ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f2:	6999      	ldr	r1, [r3, #24]
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	ea40 0301 	orr.w	r3, r0, r1
 80067fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006804:	681a      	ldr	r2, [r3, #0]
 8006806:	4b8f      	ldr	r3, [pc, #572]	@ (8006a44 <UART_SetConfig+0x2cc>)
 8006808:	429a      	cmp	r2, r3
 800680a:	d005      	beq.n	8006818 <UART_SetConfig+0xa0>
 800680c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	4b8d      	ldr	r3, [pc, #564]	@ (8006a48 <UART_SetConfig+0x2d0>)
 8006814:	429a      	cmp	r2, r3
 8006816:	d104      	bne.n	8006822 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006818:	f7ff f9f6 	bl	8005c08 <HAL_RCC_GetPCLK2Freq>
 800681c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006820:	e003      	b.n	800682a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006822:	f7ff f9dd 	bl	8005be0 <HAL_RCC_GetPCLK1Freq>
 8006826:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800682a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800682e:	69db      	ldr	r3, [r3, #28]
 8006830:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006834:	f040 810c 	bne.w	8006a50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006838:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800683c:	2200      	movs	r2, #0
 800683e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006842:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006846:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800684a:	4622      	mov	r2, r4
 800684c:	462b      	mov	r3, r5
 800684e:	1891      	adds	r1, r2, r2
 8006850:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006852:	415b      	adcs	r3, r3
 8006854:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006856:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800685a:	4621      	mov	r1, r4
 800685c:	eb12 0801 	adds.w	r8, r2, r1
 8006860:	4629      	mov	r1, r5
 8006862:	eb43 0901 	adc.w	r9, r3, r1
 8006866:	f04f 0200 	mov.w	r2, #0
 800686a:	f04f 0300 	mov.w	r3, #0
 800686e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006872:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006876:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800687a:	4690      	mov	r8, r2
 800687c:	4699      	mov	r9, r3
 800687e:	4623      	mov	r3, r4
 8006880:	eb18 0303 	adds.w	r3, r8, r3
 8006884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006888:	462b      	mov	r3, r5
 800688a:	eb49 0303 	adc.w	r3, r9, r3
 800688e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800689e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80068a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80068a6:	460b      	mov	r3, r1
 80068a8:	18db      	adds	r3, r3, r3
 80068aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80068ac:	4613      	mov	r3, r2
 80068ae:	eb42 0303 	adc.w	r3, r2, r3
 80068b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80068b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80068b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80068bc:	f7fa f9e4 	bl	8000c88 <__aeabi_uldivmod>
 80068c0:	4602      	mov	r2, r0
 80068c2:	460b      	mov	r3, r1
 80068c4:	4b61      	ldr	r3, [pc, #388]	@ (8006a4c <UART_SetConfig+0x2d4>)
 80068c6:	fba3 2302 	umull	r2, r3, r3, r2
 80068ca:	095b      	lsrs	r3, r3, #5
 80068cc:	011c      	lsls	r4, r3, #4
 80068ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068d2:	2200      	movs	r2, #0
 80068d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068d8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80068dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80068e0:	4642      	mov	r2, r8
 80068e2:	464b      	mov	r3, r9
 80068e4:	1891      	adds	r1, r2, r2
 80068e6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80068e8:	415b      	adcs	r3, r3
 80068ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80068f0:	4641      	mov	r1, r8
 80068f2:	eb12 0a01 	adds.w	sl, r2, r1
 80068f6:	4649      	mov	r1, r9
 80068f8:	eb43 0b01 	adc.w	fp, r3, r1
 80068fc:	f04f 0200 	mov.w	r2, #0
 8006900:	f04f 0300 	mov.w	r3, #0
 8006904:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006908:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800690c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006910:	4692      	mov	sl, r2
 8006912:	469b      	mov	fp, r3
 8006914:	4643      	mov	r3, r8
 8006916:	eb1a 0303 	adds.w	r3, sl, r3
 800691a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800691e:	464b      	mov	r3, r9
 8006920:	eb4b 0303 	adc.w	r3, fp, r3
 8006924:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006934:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006938:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800693c:	460b      	mov	r3, r1
 800693e:	18db      	adds	r3, r3, r3
 8006940:	643b      	str	r3, [r7, #64]	@ 0x40
 8006942:	4613      	mov	r3, r2
 8006944:	eb42 0303 	adc.w	r3, r2, r3
 8006948:	647b      	str	r3, [r7, #68]	@ 0x44
 800694a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800694e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006952:	f7fa f999 	bl	8000c88 <__aeabi_uldivmod>
 8006956:	4602      	mov	r2, r0
 8006958:	460b      	mov	r3, r1
 800695a:	4611      	mov	r1, r2
 800695c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a4c <UART_SetConfig+0x2d4>)
 800695e:	fba3 2301 	umull	r2, r3, r3, r1
 8006962:	095b      	lsrs	r3, r3, #5
 8006964:	2264      	movs	r2, #100	@ 0x64
 8006966:	fb02 f303 	mul.w	r3, r2, r3
 800696a:	1acb      	subs	r3, r1, r3
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006972:	4b36      	ldr	r3, [pc, #216]	@ (8006a4c <UART_SetConfig+0x2d4>)
 8006974:	fba3 2302 	umull	r2, r3, r3, r2
 8006978:	095b      	lsrs	r3, r3, #5
 800697a:	005b      	lsls	r3, r3, #1
 800697c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006980:	441c      	add	r4, r3
 8006982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006986:	2200      	movs	r2, #0
 8006988:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800698c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006990:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006994:	4642      	mov	r2, r8
 8006996:	464b      	mov	r3, r9
 8006998:	1891      	adds	r1, r2, r2
 800699a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800699c:	415b      	adcs	r3, r3
 800699e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80069a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80069a4:	4641      	mov	r1, r8
 80069a6:	1851      	adds	r1, r2, r1
 80069a8:	6339      	str	r1, [r7, #48]	@ 0x30
 80069aa:	4649      	mov	r1, r9
 80069ac:	414b      	adcs	r3, r1
 80069ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80069b0:	f04f 0200 	mov.w	r2, #0
 80069b4:	f04f 0300 	mov.w	r3, #0
 80069b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80069bc:	4659      	mov	r1, fp
 80069be:	00cb      	lsls	r3, r1, #3
 80069c0:	4651      	mov	r1, sl
 80069c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069c6:	4651      	mov	r1, sl
 80069c8:	00ca      	lsls	r2, r1, #3
 80069ca:	4610      	mov	r0, r2
 80069cc:	4619      	mov	r1, r3
 80069ce:	4603      	mov	r3, r0
 80069d0:	4642      	mov	r2, r8
 80069d2:	189b      	adds	r3, r3, r2
 80069d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069d8:	464b      	mov	r3, r9
 80069da:	460a      	mov	r2, r1
 80069dc:	eb42 0303 	adc.w	r3, r2, r3
 80069e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069f0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80069f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80069f8:	460b      	mov	r3, r1
 80069fa:	18db      	adds	r3, r3, r3
 80069fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069fe:	4613      	mov	r3, r2
 8006a00:	eb42 0303 	adc.w	r3, r2, r3
 8006a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006a0e:	f7fa f93b 	bl	8000c88 <__aeabi_uldivmod>
 8006a12:	4602      	mov	r2, r0
 8006a14:	460b      	mov	r3, r1
 8006a16:	4b0d      	ldr	r3, [pc, #52]	@ (8006a4c <UART_SetConfig+0x2d4>)
 8006a18:	fba3 1302 	umull	r1, r3, r3, r2
 8006a1c:	095b      	lsrs	r3, r3, #5
 8006a1e:	2164      	movs	r1, #100	@ 0x64
 8006a20:	fb01 f303 	mul.w	r3, r1, r3
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	3332      	adds	r3, #50	@ 0x32
 8006a2a:	4a08      	ldr	r2, [pc, #32]	@ (8006a4c <UART_SetConfig+0x2d4>)
 8006a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a30:	095b      	lsrs	r3, r3, #5
 8006a32:	f003 0207 	and.w	r2, r3, #7
 8006a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4422      	add	r2, r4
 8006a3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a40:	e106      	b.n	8006c50 <UART_SetConfig+0x4d8>
 8006a42:	bf00      	nop
 8006a44:	40011000 	.word	0x40011000
 8006a48:	40011400 	.word	0x40011400
 8006a4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a54:	2200      	movs	r2, #0
 8006a56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a5a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a62:	4642      	mov	r2, r8
 8006a64:	464b      	mov	r3, r9
 8006a66:	1891      	adds	r1, r2, r2
 8006a68:	6239      	str	r1, [r7, #32]
 8006a6a:	415b      	adcs	r3, r3
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a72:	4641      	mov	r1, r8
 8006a74:	1854      	adds	r4, r2, r1
 8006a76:	4649      	mov	r1, r9
 8006a78:	eb43 0501 	adc.w	r5, r3, r1
 8006a7c:	f04f 0200 	mov.w	r2, #0
 8006a80:	f04f 0300 	mov.w	r3, #0
 8006a84:	00eb      	lsls	r3, r5, #3
 8006a86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a8a:	00e2      	lsls	r2, r4, #3
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	461d      	mov	r5, r3
 8006a90:	4643      	mov	r3, r8
 8006a92:	18e3      	adds	r3, r4, r3
 8006a94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a98:	464b      	mov	r3, r9
 8006a9a:	eb45 0303 	adc.w	r3, r5, r3
 8006a9e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006aae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ab2:	f04f 0200 	mov.w	r2, #0
 8006ab6:	f04f 0300 	mov.w	r3, #0
 8006aba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006abe:	4629      	mov	r1, r5
 8006ac0:	008b      	lsls	r3, r1, #2
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ac8:	4621      	mov	r1, r4
 8006aca:	008a      	lsls	r2, r1, #2
 8006acc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006ad0:	f7fa f8da 	bl	8000c88 <__aeabi_uldivmod>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	4b60      	ldr	r3, [pc, #384]	@ (8006c5c <UART_SetConfig+0x4e4>)
 8006ada:	fba3 2302 	umull	r2, r3, r3, r2
 8006ade:	095b      	lsrs	r3, r3, #5
 8006ae0:	011c      	lsls	r4, r3, #4
 8006ae2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006aec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006af0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006af4:	4642      	mov	r2, r8
 8006af6:	464b      	mov	r3, r9
 8006af8:	1891      	adds	r1, r2, r2
 8006afa:	61b9      	str	r1, [r7, #24]
 8006afc:	415b      	adcs	r3, r3
 8006afe:	61fb      	str	r3, [r7, #28]
 8006b00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b04:	4641      	mov	r1, r8
 8006b06:	1851      	adds	r1, r2, r1
 8006b08:	6139      	str	r1, [r7, #16]
 8006b0a:	4649      	mov	r1, r9
 8006b0c:	414b      	adcs	r3, r1
 8006b0e:	617b      	str	r3, [r7, #20]
 8006b10:	f04f 0200 	mov.w	r2, #0
 8006b14:	f04f 0300 	mov.w	r3, #0
 8006b18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b1c:	4659      	mov	r1, fp
 8006b1e:	00cb      	lsls	r3, r1, #3
 8006b20:	4651      	mov	r1, sl
 8006b22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b26:	4651      	mov	r1, sl
 8006b28:	00ca      	lsls	r2, r1, #3
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	4603      	mov	r3, r0
 8006b30:	4642      	mov	r2, r8
 8006b32:	189b      	adds	r3, r3, r2
 8006b34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b38:	464b      	mov	r3, r9
 8006b3a:	460a      	mov	r2, r1
 8006b3c:	eb42 0303 	adc.w	r3, r2, r3
 8006b40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b48:	685b      	ldr	r3, [r3, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b4e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b50:	f04f 0200 	mov.w	r2, #0
 8006b54:	f04f 0300 	mov.w	r3, #0
 8006b58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b5c:	4649      	mov	r1, r9
 8006b5e:	008b      	lsls	r3, r1, #2
 8006b60:	4641      	mov	r1, r8
 8006b62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b66:	4641      	mov	r1, r8
 8006b68:	008a      	lsls	r2, r1, #2
 8006b6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b6e:	f7fa f88b 	bl	8000c88 <__aeabi_uldivmod>
 8006b72:	4602      	mov	r2, r0
 8006b74:	460b      	mov	r3, r1
 8006b76:	4611      	mov	r1, r2
 8006b78:	4b38      	ldr	r3, [pc, #224]	@ (8006c5c <UART_SetConfig+0x4e4>)
 8006b7a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b7e:	095b      	lsrs	r3, r3, #5
 8006b80:	2264      	movs	r2, #100	@ 0x64
 8006b82:	fb02 f303 	mul.w	r3, r2, r3
 8006b86:	1acb      	subs	r3, r1, r3
 8006b88:	011b      	lsls	r3, r3, #4
 8006b8a:	3332      	adds	r3, #50	@ 0x32
 8006b8c:	4a33      	ldr	r2, [pc, #204]	@ (8006c5c <UART_SetConfig+0x4e4>)
 8006b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b92:	095b      	lsrs	r3, r3, #5
 8006b94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b98:	441c      	add	r4, r3
 8006b9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ba2:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ba4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006ba8:	4642      	mov	r2, r8
 8006baa:	464b      	mov	r3, r9
 8006bac:	1891      	adds	r1, r2, r2
 8006bae:	60b9      	str	r1, [r7, #8]
 8006bb0:	415b      	adcs	r3, r3
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bb8:	4641      	mov	r1, r8
 8006bba:	1851      	adds	r1, r2, r1
 8006bbc:	6039      	str	r1, [r7, #0]
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	414b      	adcs	r3, r1
 8006bc2:	607b      	str	r3, [r7, #4]
 8006bc4:	f04f 0200 	mov.w	r2, #0
 8006bc8:	f04f 0300 	mov.w	r3, #0
 8006bcc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006bd0:	4659      	mov	r1, fp
 8006bd2:	00cb      	lsls	r3, r1, #3
 8006bd4:	4651      	mov	r1, sl
 8006bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bda:	4651      	mov	r1, sl
 8006bdc:	00ca      	lsls	r2, r1, #3
 8006bde:	4610      	mov	r0, r2
 8006be0:	4619      	mov	r1, r3
 8006be2:	4603      	mov	r3, r0
 8006be4:	4642      	mov	r2, r8
 8006be6:	189b      	adds	r3, r3, r2
 8006be8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bea:	464b      	mov	r3, r9
 8006bec:	460a      	mov	r2, r1
 8006bee:	eb42 0303 	adc.w	r3, r2, r3
 8006bf2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bfe:	667a      	str	r2, [r7, #100]	@ 0x64
 8006c00:	f04f 0200 	mov.w	r2, #0
 8006c04:	f04f 0300 	mov.w	r3, #0
 8006c08:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006c0c:	4649      	mov	r1, r9
 8006c0e:	008b      	lsls	r3, r1, #2
 8006c10:	4641      	mov	r1, r8
 8006c12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c16:	4641      	mov	r1, r8
 8006c18:	008a      	lsls	r2, r1, #2
 8006c1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006c1e:	f7fa f833 	bl	8000c88 <__aeabi_uldivmod>
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4b0d      	ldr	r3, [pc, #52]	@ (8006c5c <UART_SetConfig+0x4e4>)
 8006c28:	fba3 1302 	umull	r1, r3, r3, r2
 8006c2c:	095b      	lsrs	r3, r3, #5
 8006c2e:	2164      	movs	r1, #100	@ 0x64
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	011b      	lsls	r3, r3, #4
 8006c38:	3332      	adds	r3, #50	@ 0x32
 8006c3a:	4a08      	ldr	r2, [pc, #32]	@ (8006c5c <UART_SetConfig+0x4e4>)
 8006c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c40:	095b      	lsrs	r3, r3, #5
 8006c42:	f003 020f 	and.w	r2, r3, #15
 8006c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4422      	add	r2, r4
 8006c4e:	609a      	str	r2, [r3, #8]
}
 8006c50:	bf00      	nop
 8006c52:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c56:	46bd      	mov	sp, r7
 8006c58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c5c:	51eb851f 	.word	0x51eb851f

08006c60 <__cvt>:
 8006c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c64:	ec57 6b10 	vmov	r6, r7, d0
 8006c68:	2f00      	cmp	r7, #0
 8006c6a:	460c      	mov	r4, r1
 8006c6c:	4619      	mov	r1, r3
 8006c6e:	463b      	mov	r3, r7
 8006c70:	bfbb      	ittet	lt
 8006c72:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006c76:	461f      	movlt	r7, r3
 8006c78:	2300      	movge	r3, #0
 8006c7a:	232d      	movlt	r3, #45	@ 0x2d
 8006c7c:	700b      	strb	r3, [r1, #0]
 8006c7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c80:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006c84:	4691      	mov	r9, r2
 8006c86:	f023 0820 	bic.w	r8, r3, #32
 8006c8a:	bfbc      	itt	lt
 8006c8c:	4632      	movlt	r2, r6
 8006c8e:	4616      	movlt	r6, r2
 8006c90:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c94:	d005      	beq.n	8006ca2 <__cvt+0x42>
 8006c96:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006c9a:	d100      	bne.n	8006c9e <__cvt+0x3e>
 8006c9c:	3401      	adds	r4, #1
 8006c9e:	2102      	movs	r1, #2
 8006ca0:	e000      	b.n	8006ca4 <__cvt+0x44>
 8006ca2:	2103      	movs	r1, #3
 8006ca4:	ab03      	add	r3, sp, #12
 8006ca6:	9301      	str	r3, [sp, #4]
 8006ca8:	ab02      	add	r3, sp, #8
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	ec47 6b10 	vmov	d0, r6, r7
 8006cb0:	4653      	mov	r3, sl
 8006cb2:	4622      	mov	r2, r4
 8006cb4:	f001 f870 	bl	8007d98 <_dtoa_r>
 8006cb8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	d119      	bne.n	8006cf4 <__cvt+0x94>
 8006cc0:	f019 0f01 	tst.w	r9, #1
 8006cc4:	d00e      	beq.n	8006ce4 <__cvt+0x84>
 8006cc6:	eb00 0904 	add.w	r9, r0, r4
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2300      	movs	r3, #0
 8006cce:	4630      	mov	r0, r6
 8006cd0:	4639      	mov	r1, r7
 8006cd2:	f7f9 fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cd6:	b108      	cbz	r0, 8006cdc <__cvt+0x7c>
 8006cd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8006cdc:	2230      	movs	r2, #48	@ 0x30
 8006cde:	9b03      	ldr	r3, [sp, #12]
 8006ce0:	454b      	cmp	r3, r9
 8006ce2:	d31e      	bcc.n	8006d22 <__cvt+0xc2>
 8006ce4:	9b03      	ldr	r3, [sp, #12]
 8006ce6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006ce8:	1b5b      	subs	r3, r3, r5
 8006cea:	4628      	mov	r0, r5
 8006cec:	6013      	str	r3, [r2, #0]
 8006cee:	b004      	add	sp, #16
 8006cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cf4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006cf8:	eb00 0904 	add.w	r9, r0, r4
 8006cfc:	d1e5      	bne.n	8006cca <__cvt+0x6a>
 8006cfe:	7803      	ldrb	r3, [r0, #0]
 8006d00:	2b30      	cmp	r3, #48	@ 0x30
 8006d02:	d10a      	bne.n	8006d1a <__cvt+0xba>
 8006d04:	2200      	movs	r2, #0
 8006d06:	2300      	movs	r3, #0
 8006d08:	4630      	mov	r0, r6
 8006d0a:	4639      	mov	r1, r7
 8006d0c:	f7f9 fedc 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d10:	b918      	cbnz	r0, 8006d1a <__cvt+0xba>
 8006d12:	f1c4 0401 	rsb	r4, r4, #1
 8006d16:	f8ca 4000 	str.w	r4, [sl]
 8006d1a:	f8da 3000 	ldr.w	r3, [sl]
 8006d1e:	4499      	add	r9, r3
 8006d20:	e7d3      	b.n	8006cca <__cvt+0x6a>
 8006d22:	1c59      	adds	r1, r3, #1
 8006d24:	9103      	str	r1, [sp, #12]
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	e7d9      	b.n	8006cde <__cvt+0x7e>

08006d2a <__exponent>:
 8006d2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d2c:	2900      	cmp	r1, #0
 8006d2e:	bfba      	itte	lt
 8006d30:	4249      	neglt	r1, r1
 8006d32:	232d      	movlt	r3, #45	@ 0x2d
 8006d34:	232b      	movge	r3, #43	@ 0x2b
 8006d36:	2909      	cmp	r1, #9
 8006d38:	7002      	strb	r2, [r0, #0]
 8006d3a:	7043      	strb	r3, [r0, #1]
 8006d3c:	dd29      	ble.n	8006d92 <__exponent+0x68>
 8006d3e:	f10d 0307 	add.w	r3, sp, #7
 8006d42:	461d      	mov	r5, r3
 8006d44:	270a      	movs	r7, #10
 8006d46:	461a      	mov	r2, r3
 8006d48:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d4c:	fb07 1416 	mls	r4, r7, r6, r1
 8006d50:	3430      	adds	r4, #48	@ 0x30
 8006d52:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006d56:	460c      	mov	r4, r1
 8006d58:	2c63      	cmp	r4, #99	@ 0x63
 8006d5a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006d5e:	4631      	mov	r1, r6
 8006d60:	dcf1      	bgt.n	8006d46 <__exponent+0x1c>
 8006d62:	3130      	adds	r1, #48	@ 0x30
 8006d64:	1e94      	subs	r4, r2, #2
 8006d66:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006d6a:	1c41      	adds	r1, r0, #1
 8006d6c:	4623      	mov	r3, r4
 8006d6e:	42ab      	cmp	r3, r5
 8006d70:	d30a      	bcc.n	8006d88 <__exponent+0x5e>
 8006d72:	f10d 0309 	add.w	r3, sp, #9
 8006d76:	1a9b      	subs	r3, r3, r2
 8006d78:	42ac      	cmp	r4, r5
 8006d7a:	bf88      	it	hi
 8006d7c:	2300      	movhi	r3, #0
 8006d7e:	3302      	adds	r3, #2
 8006d80:	4403      	add	r3, r0
 8006d82:	1a18      	subs	r0, r3, r0
 8006d84:	b003      	add	sp, #12
 8006d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d88:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d8c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d90:	e7ed      	b.n	8006d6e <__exponent+0x44>
 8006d92:	2330      	movs	r3, #48	@ 0x30
 8006d94:	3130      	adds	r1, #48	@ 0x30
 8006d96:	7083      	strb	r3, [r0, #2]
 8006d98:	70c1      	strb	r1, [r0, #3]
 8006d9a:	1d03      	adds	r3, r0, #4
 8006d9c:	e7f1      	b.n	8006d82 <__exponent+0x58>
	...

08006da0 <_printf_float>:
 8006da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006da4:	b08d      	sub	sp, #52	@ 0x34
 8006da6:	460c      	mov	r4, r1
 8006da8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006dac:	4616      	mov	r6, r2
 8006dae:	461f      	mov	r7, r3
 8006db0:	4605      	mov	r5, r0
 8006db2:	f000 fee9 	bl	8007b88 <_localeconv_r>
 8006db6:	6803      	ldr	r3, [r0, #0]
 8006db8:	9304      	str	r3, [sp, #16]
 8006dba:	4618      	mov	r0, r3
 8006dbc:	f7f9 fa58 	bl	8000270 <strlen>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8006dc8:	9005      	str	r0, [sp, #20]
 8006dca:	3307      	adds	r3, #7
 8006dcc:	f023 0307 	bic.w	r3, r3, #7
 8006dd0:	f103 0208 	add.w	r2, r3, #8
 8006dd4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006dd8:	f8d4 b000 	ldr.w	fp, [r4]
 8006ddc:	f8c8 2000 	str.w	r2, [r8]
 8006de0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006de4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006de8:	9307      	str	r3, [sp, #28]
 8006dea:	f8cd 8018 	str.w	r8, [sp, #24]
 8006dee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006df2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006df6:	4b9c      	ldr	r3, [pc, #624]	@ (8007068 <_printf_float+0x2c8>)
 8006df8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dfc:	f7f9 fe96 	bl	8000b2c <__aeabi_dcmpun>
 8006e00:	bb70      	cbnz	r0, 8006e60 <_printf_float+0xc0>
 8006e02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e06:	4b98      	ldr	r3, [pc, #608]	@ (8007068 <_printf_float+0x2c8>)
 8006e08:	f04f 32ff 	mov.w	r2, #4294967295
 8006e0c:	f7f9 fe70 	bl	8000af0 <__aeabi_dcmple>
 8006e10:	bb30      	cbnz	r0, 8006e60 <_printf_float+0xc0>
 8006e12:	2200      	movs	r2, #0
 8006e14:	2300      	movs	r3, #0
 8006e16:	4640      	mov	r0, r8
 8006e18:	4649      	mov	r1, r9
 8006e1a:	f7f9 fe5f 	bl	8000adc <__aeabi_dcmplt>
 8006e1e:	b110      	cbz	r0, 8006e26 <_printf_float+0x86>
 8006e20:	232d      	movs	r3, #45	@ 0x2d
 8006e22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e26:	4a91      	ldr	r2, [pc, #580]	@ (800706c <_printf_float+0x2cc>)
 8006e28:	4b91      	ldr	r3, [pc, #580]	@ (8007070 <_printf_float+0x2d0>)
 8006e2a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e2e:	bf8c      	ite	hi
 8006e30:	4690      	movhi	r8, r2
 8006e32:	4698      	movls	r8, r3
 8006e34:	2303      	movs	r3, #3
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	f02b 0304 	bic.w	r3, fp, #4
 8006e3c:	6023      	str	r3, [r4, #0]
 8006e3e:	f04f 0900 	mov.w	r9, #0
 8006e42:	9700      	str	r7, [sp, #0]
 8006e44:	4633      	mov	r3, r6
 8006e46:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006e48:	4621      	mov	r1, r4
 8006e4a:	4628      	mov	r0, r5
 8006e4c:	f000 f9d2 	bl	80071f4 <_printf_common>
 8006e50:	3001      	adds	r0, #1
 8006e52:	f040 808d 	bne.w	8006f70 <_printf_float+0x1d0>
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	b00d      	add	sp, #52	@ 0x34
 8006e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e60:	4642      	mov	r2, r8
 8006e62:	464b      	mov	r3, r9
 8006e64:	4640      	mov	r0, r8
 8006e66:	4649      	mov	r1, r9
 8006e68:	f7f9 fe60 	bl	8000b2c <__aeabi_dcmpun>
 8006e6c:	b140      	cbz	r0, 8006e80 <_printf_float+0xe0>
 8006e6e:	464b      	mov	r3, r9
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	bfbc      	itt	lt
 8006e74:	232d      	movlt	r3, #45	@ 0x2d
 8006e76:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006e7a:	4a7e      	ldr	r2, [pc, #504]	@ (8007074 <_printf_float+0x2d4>)
 8006e7c:	4b7e      	ldr	r3, [pc, #504]	@ (8007078 <_printf_float+0x2d8>)
 8006e7e:	e7d4      	b.n	8006e2a <_printf_float+0x8a>
 8006e80:	6863      	ldr	r3, [r4, #4]
 8006e82:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006e86:	9206      	str	r2, [sp, #24]
 8006e88:	1c5a      	adds	r2, r3, #1
 8006e8a:	d13b      	bne.n	8006f04 <_printf_float+0x164>
 8006e8c:	2306      	movs	r3, #6
 8006e8e:	6063      	str	r3, [r4, #4]
 8006e90:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006e94:	2300      	movs	r3, #0
 8006e96:	6022      	str	r2, [r4, #0]
 8006e98:	9303      	str	r3, [sp, #12]
 8006e9a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006e9c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ea0:	ab09      	add	r3, sp, #36	@ 0x24
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	6861      	ldr	r1, [r4, #4]
 8006ea6:	ec49 8b10 	vmov	d0, r8, r9
 8006eaa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006eae:	4628      	mov	r0, r5
 8006eb0:	f7ff fed6 	bl	8006c60 <__cvt>
 8006eb4:	9b06      	ldr	r3, [sp, #24]
 8006eb6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006eb8:	2b47      	cmp	r3, #71	@ 0x47
 8006eba:	4680      	mov	r8, r0
 8006ebc:	d129      	bne.n	8006f12 <_printf_float+0x172>
 8006ebe:	1cc8      	adds	r0, r1, #3
 8006ec0:	db02      	blt.n	8006ec8 <_printf_float+0x128>
 8006ec2:	6863      	ldr	r3, [r4, #4]
 8006ec4:	4299      	cmp	r1, r3
 8006ec6:	dd41      	ble.n	8006f4c <_printf_float+0x1ac>
 8006ec8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006ecc:	fa5f fa8a 	uxtb.w	sl, sl
 8006ed0:	3901      	subs	r1, #1
 8006ed2:	4652      	mov	r2, sl
 8006ed4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006ed8:	9109      	str	r1, [sp, #36]	@ 0x24
 8006eda:	f7ff ff26 	bl	8006d2a <__exponent>
 8006ede:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ee0:	1813      	adds	r3, r2, r0
 8006ee2:	2a01      	cmp	r2, #1
 8006ee4:	4681      	mov	r9, r0
 8006ee6:	6123      	str	r3, [r4, #16]
 8006ee8:	dc02      	bgt.n	8006ef0 <_printf_float+0x150>
 8006eea:	6822      	ldr	r2, [r4, #0]
 8006eec:	07d2      	lsls	r2, r2, #31
 8006eee:	d501      	bpl.n	8006ef4 <_printf_float+0x154>
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	6123      	str	r3, [r4, #16]
 8006ef4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0a2      	beq.n	8006e42 <_printf_float+0xa2>
 8006efc:	232d      	movs	r3, #45	@ 0x2d
 8006efe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f02:	e79e      	b.n	8006e42 <_printf_float+0xa2>
 8006f04:	9a06      	ldr	r2, [sp, #24]
 8006f06:	2a47      	cmp	r2, #71	@ 0x47
 8006f08:	d1c2      	bne.n	8006e90 <_printf_float+0xf0>
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1c0      	bne.n	8006e90 <_printf_float+0xf0>
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e7bd      	b.n	8006e8e <_printf_float+0xee>
 8006f12:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f16:	d9db      	bls.n	8006ed0 <_printf_float+0x130>
 8006f18:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f1c:	d118      	bne.n	8006f50 <_printf_float+0x1b0>
 8006f1e:	2900      	cmp	r1, #0
 8006f20:	6863      	ldr	r3, [r4, #4]
 8006f22:	dd0b      	ble.n	8006f3c <_printf_float+0x19c>
 8006f24:	6121      	str	r1, [r4, #16]
 8006f26:	b913      	cbnz	r3, 8006f2e <_printf_float+0x18e>
 8006f28:	6822      	ldr	r2, [r4, #0]
 8006f2a:	07d0      	lsls	r0, r2, #31
 8006f2c:	d502      	bpl.n	8006f34 <_printf_float+0x194>
 8006f2e:	3301      	adds	r3, #1
 8006f30:	440b      	add	r3, r1
 8006f32:	6123      	str	r3, [r4, #16]
 8006f34:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006f36:	f04f 0900 	mov.w	r9, #0
 8006f3a:	e7db      	b.n	8006ef4 <_printf_float+0x154>
 8006f3c:	b913      	cbnz	r3, 8006f44 <_printf_float+0x1a4>
 8006f3e:	6822      	ldr	r2, [r4, #0]
 8006f40:	07d2      	lsls	r2, r2, #31
 8006f42:	d501      	bpl.n	8006f48 <_printf_float+0x1a8>
 8006f44:	3302      	adds	r3, #2
 8006f46:	e7f4      	b.n	8006f32 <_printf_float+0x192>
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e7f2      	b.n	8006f32 <_printf_float+0x192>
 8006f4c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f52:	4299      	cmp	r1, r3
 8006f54:	db05      	blt.n	8006f62 <_printf_float+0x1c2>
 8006f56:	6823      	ldr	r3, [r4, #0]
 8006f58:	6121      	str	r1, [r4, #16]
 8006f5a:	07d8      	lsls	r0, r3, #31
 8006f5c:	d5ea      	bpl.n	8006f34 <_printf_float+0x194>
 8006f5e:	1c4b      	adds	r3, r1, #1
 8006f60:	e7e7      	b.n	8006f32 <_printf_float+0x192>
 8006f62:	2900      	cmp	r1, #0
 8006f64:	bfd4      	ite	le
 8006f66:	f1c1 0202 	rsble	r2, r1, #2
 8006f6a:	2201      	movgt	r2, #1
 8006f6c:	4413      	add	r3, r2
 8006f6e:	e7e0      	b.n	8006f32 <_printf_float+0x192>
 8006f70:	6823      	ldr	r3, [r4, #0]
 8006f72:	055a      	lsls	r2, r3, #21
 8006f74:	d407      	bmi.n	8006f86 <_printf_float+0x1e6>
 8006f76:	6923      	ldr	r3, [r4, #16]
 8006f78:	4642      	mov	r2, r8
 8006f7a:	4631      	mov	r1, r6
 8006f7c:	4628      	mov	r0, r5
 8006f7e:	47b8      	blx	r7
 8006f80:	3001      	adds	r0, #1
 8006f82:	d12b      	bne.n	8006fdc <_printf_float+0x23c>
 8006f84:	e767      	b.n	8006e56 <_printf_float+0xb6>
 8006f86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f8a:	f240 80dd 	bls.w	8007148 <_printf_float+0x3a8>
 8006f8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f92:	2200      	movs	r2, #0
 8006f94:	2300      	movs	r3, #0
 8006f96:	f7f9 fd97 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	d033      	beq.n	8007006 <_printf_float+0x266>
 8006f9e:	4a37      	ldr	r2, [pc, #220]	@ (800707c <_printf_float+0x2dc>)
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	47b8      	blx	r7
 8006fa8:	3001      	adds	r0, #1
 8006faa:	f43f af54 	beq.w	8006e56 <_printf_float+0xb6>
 8006fae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006fb2:	4543      	cmp	r3, r8
 8006fb4:	db02      	blt.n	8006fbc <_printf_float+0x21c>
 8006fb6:	6823      	ldr	r3, [r4, #0]
 8006fb8:	07d8      	lsls	r0, r3, #31
 8006fba:	d50f      	bpl.n	8006fdc <_printf_float+0x23c>
 8006fbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fc0:	4631      	mov	r1, r6
 8006fc2:	4628      	mov	r0, r5
 8006fc4:	47b8      	blx	r7
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	f43f af45 	beq.w	8006e56 <_printf_float+0xb6>
 8006fcc:	f04f 0900 	mov.w	r9, #0
 8006fd0:	f108 38ff 	add.w	r8, r8, #4294967295
 8006fd4:	f104 0a1a 	add.w	sl, r4, #26
 8006fd8:	45c8      	cmp	r8, r9
 8006fda:	dc09      	bgt.n	8006ff0 <_printf_float+0x250>
 8006fdc:	6823      	ldr	r3, [r4, #0]
 8006fde:	079b      	lsls	r3, r3, #30
 8006fe0:	f100 8103 	bmi.w	80071ea <_printf_float+0x44a>
 8006fe4:	68e0      	ldr	r0, [r4, #12]
 8006fe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fe8:	4298      	cmp	r0, r3
 8006fea:	bfb8      	it	lt
 8006fec:	4618      	movlt	r0, r3
 8006fee:	e734      	b.n	8006e5a <_printf_float+0xba>
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4652      	mov	r2, sl
 8006ff4:	4631      	mov	r1, r6
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	47b8      	blx	r7
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	f43f af2b 	beq.w	8006e56 <_printf_float+0xb6>
 8007000:	f109 0901 	add.w	r9, r9, #1
 8007004:	e7e8      	b.n	8006fd8 <_printf_float+0x238>
 8007006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007008:	2b00      	cmp	r3, #0
 800700a:	dc39      	bgt.n	8007080 <_printf_float+0x2e0>
 800700c:	4a1b      	ldr	r2, [pc, #108]	@ (800707c <_printf_float+0x2dc>)
 800700e:	2301      	movs	r3, #1
 8007010:	4631      	mov	r1, r6
 8007012:	4628      	mov	r0, r5
 8007014:	47b8      	blx	r7
 8007016:	3001      	adds	r0, #1
 8007018:	f43f af1d 	beq.w	8006e56 <_printf_float+0xb6>
 800701c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007020:	ea59 0303 	orrs.w	r3, r9, r3
 8007024:	d102      	bne.n	800702c <_printf_float+0x28c>
 8007026:	6823      	ldr	r3, [r4, #0]
 8007028:	07d9      	lsls	r1, r3, #31
 800702a:	d5d7      	bpl.n	8006fdc <_printf_float+0x23c>
 800702c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007030:	4631      	mov	r1, r6
 8007032:	4628      	mov	r0, r5
 8007034:	47b8      	blx	r7
 8007036:	3001      	adds	r0, #1
 8007038:	f43f af0d 	beq.w	8006e56 <_printf_float+0xb6>
 800703c:	f04f 0a00 	mov.w	sl, #0
 8007040:	f104 0b1a 	add.w	fp, r4, #26
 8007044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007046:	425b      	negs	r3, r3
 8007048:	4553      	cmp	r3, sl
 800704a:	dc01      	bgt.n	8007050 <_printf_float+0x2b0>
 800704c:	464b      	mov	r3, r9
 800704e:	e793      	b.n	8006f78 <_printf_float+0x1d8>
 8007050:	2301      	movs	r3, #1
 8007052:	465a      	mov	r2, fp
 8007054:	4631      	mov	r1, r6
 8007056:	4628      	mov	r0, r5
 8007058:	47b8      	blx	r7
 800705a:	3001      	adds	r0, #1
 800705c:	f43f aefb 	beq.w	8006e56 <_printf_float+0xb6>
 8007060:	f10a 0a01 	add.w	sl, sl, #1
 8007064:	e7ee      	b.n	8007044 <_printf_float+0x2a4>
 8007066:	bf00      	nop
 8007068:	7fefffff 	.word	0x7fefffff
 800706c:	0800b388 	.word	0x0800b388
 8007070:	0800b384 	.word	0x0800b384
 8007074:	0800b390 	.word	0x0800b390
 8007078:	0800b38c 	.word	0x0800b38c
 800707c:	0800b394 	.word	0x0800b394
 8007080:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007082:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007086:	4553      	cmp	r3, sl
 8007088:	bfa8      	it	ge
 800708a:	4653      	movge	r3, sl
 800708c:	2b00      	cmp	r3, #0
 800708e:	4699      	mov	r9, r3
 8007090:	dc36      	bgt.n	8007100 <_printf_float+0x360>
 8007092:	f04f 0b00 	mov.w	fp, #0
 8007096:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800709a:	f104 021a 	add.w	r2, r4, #26
 800709e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070a0:	9306      	str	r3, [sp, #24]
 80070a2:	eba3 0309 	sub.w	r3, r3, r9
 80070a6:	455b      	cmp	r3, fp
 80070a8:	dc31      	bgt.n	800710e <_printf_float+0x36e>
 80070aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070ac:	459a      	cmp	sl, r3
 80070ae:	dc3a      	bgt.n	8007126 <_printf_float+0x386>
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	07da      	lsls	r2, r3, #31
 80070b4:	d437      	bmi.n	8007126 <_printf_float+0x386>
 80070b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070b8:	ebaa 0903 	sub.w	r9, sl, r3
 80070bc:	9b06      	ldr	r3, [sp, #24]
 80070be:	ebaa 0303 	sub.w	r3, sl, r3
 80070c2:	4599      	cmp	r9, r3
 80070c4:	bfa8      	it	ge
 80070c6:	4699      	movge	r9, r3
 80070c8:	f1b9 0f00 	cmp.w	r9, #0
 80070cc:	dc33      	bgt.n	8007136 <_printf_float+0x396>
 80070ce:	f04f 0800 	mov.w	r8, #0
 80070d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070d6:	f104 0b1a 	add.w	fp, r4, #26
 80070da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070dc:	ebaa 0303 	sub.w	r3, sl, r3
 80070e0:	eba3 0309 	sub.w	r3, r3, r9
 80070e4:	4543      	cmp	r3, r8
 80070e6:	f77f af79 	ble.w	8006fdc <_printf_float+0x23c>
 80070ea:	2301      	movs	r3, #1
 80070ec:	465a      	mov	r2, fp
 80070ee:	4631      	mov	r1, r6
 80070f0:	4628      	mov	r0, r5
 80070f2:	47b8      	blx	r7
 80070f4:	3001      	adds	r0, #1
 80070f6:	f43f aeae 	beq.w	8006e56 <_printf_float+0xb6>
 80070fa:	f108 0801 	add.w	r8, r8, #1
 80070fe:	e7ec      	b.n	80070da <_printf_float+0x33a>
 8007100:	4642      	mov	r2, r8
 8007102:	4631      	mov	r1, r6
 8007104:	4628      	mov	r0, r5
 8007106:	47b8      	blx	r7
 8007108:	3001      	adds	r0, #1
 800710a:	d1c2      	bne.n	8007092 <_printf_float+0x2f2>
 800710c:	e6a3      	b.n	8006e56 <_printf_float+0xb6>
 800710e:	2301      	movs	r3, #1
 8007110:	4631      	mov	r1, r6
 8007112:	4628      	mov	r0, r5
 8007114:	9206      	str	r2, [sp, #24]
 8007116:	47b8      	blx	r7
 8007118:	3001      	adds	r0, #1
 800711a:	f43f ae9c 	beq.w	8006e56 <_printf_float+0xb6>
 800711e:	9a06      	ldr	r2, [sp, #24]
 8007120:	f10b 0b01 	add.w	fp, fp, #1
 8007124:	e7bb      	b.n	800709e <_printf_float+0x2fe>
 8007126:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800712a:	4631      	mov	r1, r6
 800712c:	4628      	mov	r0, r5
 800712e:	47b8      	blx	r7
 8007130:	3001      	adds	r0, #1
 8007132:	d1c0      	bne.n	80070b6 <_printf_float+0x316>
 8007134:	e68f      	b.n	8006e56 <_printf_float+0xb6>
 8007136:	9a06      	ldr	r2, [sp, #24]
 8007138:	464b      	mov	r3, r9
 800713a:	4442      	add	r2, r8
 800713c:	4631      	mov	r1, r6
 800713e:	4628      	mov	r0, r5
 8007140:	47b8      	blx	r7
 8007142:	3001      	adds	r0, #1
 8007144:	d1c3      	bne.n	80070ce <_printf_float+0x32e>
 8007146:	e686      	b.n	8006e56 <_printf_float+0xb6>
 8007148:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800714c:	f1ba 0f01 	cmp.w	sl, #1
 8007150:	dc01      	bgt.n	8007156 <_printf_float+0x3b6>
 8007152:	07db      	lsls	r3, r3, #31
 8007154:	d536      	bpl.n	80071c4 <_printf_float+0x424>
 8007156:	2301      	movs	r3, #1
 8007158:	4642      	mov	r2, r8
 800715a:	4631      	mov	r1, r6
 800715c:	4628      	mov	r0, r5
 800715e:	47b8      	blx	r7
 8007160:	3001      	adds	r0, #1
 8007162:	f43f ae78 	beq.w	8006e56 <_printf_float+0xb6>
 8007166:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800716a:	4631      	mov	r1, r6
 800716c:	4628      	mov	r0, r5
 800716e:	47b8      	blx	r7
 8007170:	3001      	adds	r0, #1
 8007172:	f43f ae70 	beq.w	8006e56 <_printf_float+0xb6>
 8007176:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800717a:	2200      	movs	r2, #0
 800717c:	2300      	movs	r3, #0
 800717e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007182:	f7f9 fca1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007186:	b9c0      	cbnz	r0, 80071ba <_printf_float+0x41a>
 8007188:	4653      	mov	r3, sl
 800718a:	f108 0201 	add.w	r2, r8, #1
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	d10c      	bne.n	80071b2 <_printf_float+0x412>
 8007198:	e65d      	b.n	8006e56 <_printf_float+0xb6>
 800719a:	2301      	movs	r3, #1
 800719c:	465a      	mov	r2, fp
 800719e:	4631      	mov	r1, r6
 80071a0:	4628      	mov	r0, r5
 80071a2:	47b8      	blx	r7
 80071a4:	3001      	adds	r0, #1
 80071a6:	f43f ae56 	beq.w	8006e56 <_printf_float+0xb6>
 80071aa:	f108 0801 	add.w	r8, r8, #1
 80071ae:	45d0      	cmp	r8, sl
 80071b0:	dbf3      	blt.n	800719a <_printf_float+0x3fa>
 80071b2:	464b      	mov	r3, r9
 80071b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80071b8:	e6df      	b.n	8006f7a <_printf_float+0x1da>
 80071ba:	f04f 0800 	mov.w	r8, #0
 80071be:	f104 0b1a 	add.w	fp, r4, #26
 80071c2:	e7f4      	b.n	80071ae <_printf_float+0x40e>
 80071c4:	2301      	movs	r3, #1
 80071c6:	4642      	mov	r2, r8
 80071c8:	e7e1      	b.n	800718e <_printf_float+0x3ee>
 80071ca:	2301      	movs	r3, #1
 80071cc:	464a      	mov	r2, r9
 80071ce:	4631      	mov	r1, r6
 80071d0:	4628      	mov	r0, r5
 80071d2:	47b8      	blx	r7
 80071d4:	3001      	adds	r0, #1
 80071d6:	f43f ae3e 	beq.w	8006e56 <_printf_float+0xb6>
 80071da:	f108 0801 	add.w	r8, r8, #1
 80071de:	68e3      	ldr	r3, [r4, #12]
 80071e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071e2:	1a5b      	subs	r3, r3, r1
 80071e4:	4543      	cmp	r3, r8
 80071e6:	dcf0      	bgt.n	80071ca <_printf_float+0x42a>
 80071e8:	e6fc      	b.n	8006fe4 <_printf_float+0x244>
 80071ea:	f04f 0800 	mov.w	r8, #0
 80071ee:	f104 0919 	add.w	r9, r4, #25
 80071f2:	e7f4      	b.n	80071de <_printf_float+0x43e>

080071f4 <_printf_common>:
 80071f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071f8:	4616      	mov	r6, r2
 80071fa:	4698      	mov	r8, r3
 80071fc:	688a      	ldr	r2, [r1, #8]
 80071fe:	690b      	ldr	r3, [r1, #16]
 8007200:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007204:	4293      	cmp	r3, r2
 8007206:	bfb8      	it	lt
 8007208:	4613      	movlt	r3, r2
 800720a:	6033      	str	r3, [r6, #0]
 800720c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007210:	4607      	mov	r7, r0
 8007212:	460c      	mov	r4, r1
 8007214:	b10a      	cbz	r2, 800721a <_printf_common+0x26>
 8007216:	3301      	adds	r3, #1
 8007218:	6033      	str	r3, [r6, #0]
 800721a:	6823      	ldr	r3, [r4, #0]
 800721c:	0699      	lsls	r1, r3, #26
 800721e:	bf42      	ittt	mi
 8007220:	6833      	ldrmi	r3, [r6, #0]
 8007222:	3302      	addmi	r3, #2
 8007224:	6033      	strmi	r3, [r6, #0]
 8007226:	6825      	ldr	r5, [r4, #0]
 8007228:	f015 0506 	ands.w	r5, r5, #6
 800722c:	d106      	bne.n	800723c <_printf_common+0x48>
 800722e:	f104 0a19 	add.w	sl, r4, #25
 8007232:	68e3      	ldr	r3, [r4, #12]
 8007234:	6832      	ldr	r2, [r6, #0]
 8007236:	1a9b      	subs	r3, r3, r2
 8007238:	42ab      	cmp	r3, r5
 800723a:	dc26      	bgt.n	800728a <_printf_common+0x96>
 800723c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007240:	6822      	ldr	r2, [r4, #0]
 8007242:	3b00      	subs	r3, #0
 8007244:	bf18      	it	ne
 8007246:	2301      	movne	r3, #1
 8007248:	0692      	lsls	r2, r2, #26
 800724a:	d42b      	bmi.n	80072a4 <_printf_common+0xb0>
 800724c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007250:	4641      	mov	r1, r8
 8007252:	4638      	mov	r0, r7
 8007254:	47c8      	blx	r9
 8007256:	3001      	adds	r0, #1
 8007258:	d01e      	beq.n	8007298 <_printf_common+0xa4>
 800725a:	6823      	ldr	r3, [r4, #0]
 800725c:	6922      	ldr	r2, [r4, #16]
 800725e:	f003 0306 	and.w	r3, r3, #6
 8007262:	2b04      	cmp	r3, #4
 8007264:	bf02      	ittt	eq
 8007266:	68e5      	ldreq	r5, [r4, #12]
 8007268:	6833      	ldreq	r3, [r6, #0]
 800726a:	1aed      	subeq	r5, r5, r3
 800726c:	68a3      	ldr	r3, [r4, #8]
 800726e:	bf0c      	ite	eq
 8007270:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007274:	2500      	movne	r5, #0
 8007276:	4293      	cmp	r3, r2
 8007278:	bfc4      	itt	gt
 800727a:	1a9b      	subgt	r3, r3, r2
 800727c:	18ed      	addgt	r5, r5, r3
 800727e:	2600      	movs	r6, #0
 8007280:	341a      	adds	r4, #26
 8007282:	42b5      	cmp	r5, r6
 8007284:	d11a      	bne.n	80072bc <_printf_common+0xc8>
 8007286:	2000      	movs	r0, #0
 8007288:	e008      	b.n	800729c <_printf_common+0xa8>
 800728a:	2301      	movs	r3, #1
 800728c:	4652      	mov	r2, sl
 800728e:	4641      	mov	r1, r8
 8007290:	4638      	mov	r0, r7
 8007292:	47c8      	blx	r9
 8007294:	3001      	adds	r0, #1
 8007296:	d103      	bne.n	80072a0 <_printf_common+0xac>
 8007298:	f04f 30ff 	mov.w	r0, #4294967295
 800729c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a0:	3501      	adds	r5, #1
 80072a2:	e7c6      	b.n	8007232 <_printf_common+0x3e>
 80072a4:	18e1      	adds	r1, r4, r3
 80072a6:	1c5a      	adds	r2, r3, #1
 80072a8:	2030      	movs	r0, #48	@ 0x30
 80072aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072ae:	4422      	add	r2, r4
 80072b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80072b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80072b8:	3302      	adds	r3, #2
 80072ba:	e7c7      	b.n	800724c <_printf_common+0x58>
 80072bc:	2301      	movs	r3, #1
 80072be:	4622      	mov	r2, r4
 80072c0:	4641      	mov	r1, r8
 80072c2:	4638      	mov	r0, r7
 80072c4:	47c8      	blx	r9
 80072c6:	3001      	adds	r0, #1
 80072c8:	d0e6      	beq.n	8007298 <_printf_common+0xa4>
 80072ca:	3601      	adds	r6, #1
 80072cc:	e7d9      	b.n	8007282 <_printf_common+0x8e>
	...

080072d0 <_printf_i>:
 80072d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072d4:	7e0f      	ldrb	r7, [r1, #24]
 80072d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072d8:	2f78      	cmp	r7, #120	@ 0x78
 80072da:	4691      	mov	r9, r2
 80072dc:	4680      	mov	r8, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	469a      	mov	sl, r3
 80072e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072e6:	d807      	bhi.n	80072f8 <_printf_i+0x28>
 80072e8:	2f62      	cmp	r7, #98	@ 0x62
 80072ea:	d80a      	bhi.n	8007302 <_printf_i+0x32>
 80072ec:	2f00      	cmp	r7, #0
 80072ee:	f000 80d1 	beq.w	8007494 <_printf_i+0x1c4>
 80072f2:	2f58      	cmp	r7, #88	@ 0x58
 80072f4:	f000 80b8 	beq.w	8007468 <_printf_i+0x198>
 80072f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007300:	e03a      	b.n	8007378 <_printf_i+0xa8>
 8007302:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007306:	2b15      	cmp	r3, #21
 8007308:	d8f6      	bhi.n	80072f8 <_printf_i+0x28>
 800730a:	a101      	add	r1, pc, #4	@ (adr r1, 8007310 <_printf_i+0x40>)
 800730c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007310:	08007369 	.word	0x08007369
 8007314:	0800737d 	.word	0x0800737d
 8007318:	080072f9 	.word	0x080072f9
 800731c:	080072f9 	.word	0x080072f9
 8007320:	080072f9 	.word	0x080072f9
 8007324:	080072f9 	.word	0x080072f9
 8007328:	0800737d 	.word	0x0800737d
 800732c:	080072f9 	.word	0x080072f9
 8007330:	080072f9 	.word	0x080072f9
 8007334:	080072f9 	.word	0x080072f9
 8007338:	080072f9 	.word	0x080072f9
 800733c:	0800747b 	.word	0x0800747b
 8007340:	080073a7 	.word	0x080073a7
 8007344:	08007435 	.word	0x08007435
 8007348:	080072f9 	.word	0x080072f9
 800734c:	080072f9 	.word	0x080072f9
 8007350:	0800749d 	.word	0x0800749d
 8007354:	080072f9 	.word	0x080072f9
 8007358:	080073a7 	.word	0x080073a7
 800735c:	080072f9 	.word	0x080072f9
 8007360:	080072f9 	.word	0x080072f9
 8007364:	0800743d 	.word	0x0800743d
 8007368:	6833      	ldr	r3, [r6, #0]
 800736a:	1d1a      	adds	r2, r3, #4
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	6032      	str	r2, [r6, #0]
 8007370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007374:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007378:	2301      	movs	r3, #1
 800737a:	e09c      	b.n	80074b6 <_printf_i+0x1e6>
 800737c:	6833      	ldr	r3, [r6, #0]
 800737e:	6820      	ldr	r0, [r4, #0]
 8007380:	1d19      	adds	r1, r3, #4
 8007382:	6031      	str	r1, [r6, #0]
 8007384:	0606      	lsls	r6, r0, #24
 8007386:	d501      	bpl.n	800738c <_printf_i+0xbc>
 8007388:	681d      	ldr	r5, [r3, #0]
 800738a:	e003      	b.n	8007394 <_printf_i+0xc4>
 800738c:	0645      	lsls	r5, r0, #25
 800738e:	d5fb      	bpl.n	8007388 <_printf_i+0xb8>
 8007390:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007394:	2d00      	cmp	r5, #0
 8007396:	da03      	bge.n	80073a0 <_printf_i+0xd0>
 8007398:	232d      	movs	r3, #45	@ 0x2d
 800739a:	426d      	negs	r5, r5
 800739c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073a0:	4858      	ldr	r0, [pc, #352]	@ (8007504 <_printf_i+0x234>)
 80073a2:	230a      	movs	r3, #10
 80073a4:	e011      	b.n	80073ca <_printf_i+0xfa>
 80073a6:	6821      	ldr	r1, [r4, #0]
 80073a8:	6833      	ldr	r3, [r6, #0]
 80073aa:	0608      	lsls	r0, r1, #24
 80073ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80073b0:	d402      	bmi.n	80073b8 <_printf_i+0xe8>
 80073b2:	0649      	lsls	r1, r1, #25
 80073b4:	bf48      	it	mi
 80073b6:	b2ad      	uxthmi	r5, r5
 80073b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80073ba:	4852      	ldr	r0, [pc, #328]	@ (8007504 <_printf_i+0x234>)
 80073bc:	6033      	str	r3, [r6, #0]
 80073be:	bf14      	ite	ne
 80073c0:	230a      	movne	r3, #10
 80073c2:	2308      	moveq	r3, #8
 80073c4:	2100      	movs	r1, #0
 80073c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80073ca:	6866      	ldr	r6, [r4, #4]
 80073cc:	60a6      	str	r6, [r4, #8]
 80073ce:	2e00      	cmp	r6, #0
 80073d0:	db05      	blt.n	80073de <_printf_i+0x10e>
 80073d2:	6821      	ldr	r1, [r4, #0]
 80073d4:	432e      	orrs	r6, r5
 80073d6:	f021 0104 	bic.w	r1, r1, #4
 80073da:	6021      	str	r1, [r4, #0]
 80073dc:	d04b      	beq.n	8007476 <_printf_i+0x1a6>
 80073de:	4616      	mov	r6, r2
 80073e0:	fbb5 f1f3 	udiv	r1, r5, r3
 80073e4:	fb03 5711 	mls	r7, r3, r1, r5
 80073e8:	5dc7      	ldrb	r7, [r0, r7]
 80073ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073ee:	462f      	mov	r7, r5
 80073f0:	42bb      	cmp	r3, r7
 80073f2:	460d      	mov	r5, r1
 80073f4:	d9f4      	bls.n	80073e0 <_printf_i+0x110>
 80073f6:	2b08      	cmp	r3, #8
 80073f8:	d10b      	bne.n	8007412 <_printf_i+0x142>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	07df      	lsls	r7, r3, #31
 80073fe:	d508      	bpl.n	8007412 <_printf_i+0x142>
 8007400:	6923      	ldr	r3, [r4, #16]
 8007402:	6861      	ldr	r1, [r4, #4]
 8007404:	4299      	cmp	r1, r3
 8007406:	bfde      	ittt	le
 8007408:	2330      	movle	r3, #48	@ 0x30
 800740a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800740e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007412:	1b92      	subs	r2, r2, r6
 8007414:	6122      	str	r2, [r4, #16]
 8007416:	f8cd a000 	str.w	sl, [sp]
 800741a:	464b      	mov	r3, r9
 800741c:	aa03      	add	r2, sp, #12
 800741e:	4621      	mov	r1, r4
 8007420:	4640      	mov	r0, r8
 8007422:	f7ff fee7 	bl	80071f4 <_printf_common>
 8007426:	3001      	adds	r0, #1
 8007428:	d14a      	bne.n	80074c0 <_printf_i+0x1f0>
 800742a:	f04f 30ff 	mov.w	r0, #4294967295
 800742e:	b004      	add	sp, #16
 8007430:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007434:	6823      	ldr	r3, [r4, #0]
 8007436:	f043 0320 	orr.w	r3, r3, #32
 800743a:	6023      	str	r3, [r4, #0]
 800743c:	4832      	ldr	r0, [pc, #200]	@ (8007508 <_printf_i+0x238>)
 800743e:	2778      	movs	r7, #120	@ 0x78
 8007440:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007444:	6823      	ldr	r3, [r4, #0]
 8007446:	6831      	ldr	r1, [r6, #0]
 8007448:	061f      	lsls	r7, r3, #24
 800744a:	f851 5b04 	ldr.w	r5, [r1], #4
 800744e:	d402      	bmi.n	8007456 <_printf_i+0x186>
 8007450:	065f      	lsls	r7, r3, #25
 8007452:	bf48      	it	mi
 8007454:	b2ad      	uxthmi	r5, r5
 8007456:	6031      	str	r1, [r6, #0]
 8007458:	07d9      	lsls	r1, r3, #31
 800745a:	bf44      	itt	mi
 800745c:	f043 0320 	orrmi.w	r3, r3, #32
 8007460:	6023      	strmi	r3, [r4, #0]
 8007462:	b11d      	cbz	r5, 800746c <_printf_i+0x19c>
 8007464:	2310      	movs	r3, #16
 8007466:	e7ad      	b.n	80073c4 <_printf_i+0xf4>
 8007468:	4826      	ldr	r0, [pc, #152]	@ (8007504 <_printf_i+0x234>)
 800746a:	e7e9      	b.n	8007440 <_printf_i+0x170>
 800746c:	6823      	ldr	r3, [r4, #0]
 800746e:	f023 0320 	bic.w	r3, r3, #32
 8007472:	6023      	str	r3, [r4, #0]
 8007474:	e7f6      	b.n	8007464 <_printf_i+0x194>
 8007476:	4616      	mov	r6, r2
 8007478:	e7bd      	b.n	80073f6 <_printf_i+0x126>
 800747a:	6833      	ldr	r3, [r6, #0]
 800747c:	6825      	ldr	r5, [r4, #0]
 800747e:	6961      	ldr	r1, [r4, #20]
 8007480:	1d18      	adds	r0, r3, #4
 8007482:	6030      	str	r0, [r6, #0]
 8007484:	062e      	lsls	r6, r5, #24
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	d501      	bpl.n	800748e <_printf_i+0x1be>
 800748a:	6019      	str	r1, [r3, #0]
 800748c:	e002      	b.n	8007494 <_printf_i+0x1c4>
 800748e:	0668      	lsls	r0, r5, #25
 8007490:	d5fb      	bpl.n	800748a <_printf_i+0x1ba>
 8007492:	8019      	strh	r1, [r3, #0]
 8007494:	2300      	movs	r3, #0
 8007496:	6123      	str	r3, [r4, #16]
 8007498:	4616      	mov	r6, r2
 800749a:	e7bc      	b.n	8007416 <_printf_i+0x146>
 800749c:	6833      	ldr	r3, [r6, #0]
 800749e:	1d1a      	adds	r2, r3, #4
 80074a0:	6032      	str	r2, [r6, #0]
 80074a2:	681e      	ldr	r6, [r3, #0]
 80074a4:	6862      	ldr	r2, [r4, #4]
 80074a6:	2100      	movs	r1, #0
 80074a8:	4630      	mov	r0, r6
 80074aa:	f7f8 fe91 	bl	80001d0 <memchr>
 80074ae:	b108      	cbz	r0, 80074b4 <_printf_i+0x1e4>
 80074b0:	1b80      	subs	r0, r0, r6
 80074b2:	6060      	str	r0, [r4, #4]
 80074b4:	6863      	ldr	r3, [r4, #4]
 80074b6:	6123      	str	r3, [r4, #16]
 80074b8:	2300      	movs	r3, #0
 80074ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80074be:	e7aa      	b.n	8007416 <_printf_i+0x146>
 80074c0:	6923      	ldr	r3, [r4, #16]
 80074c2:	4632      	mov	r2, r6
 80074c4:	4649      	mov	r1, r9
 80074c6:	4640      	mov	r0, r8
 80074c8:	47d0      	blx	sl
 80074ca:	3001      	adds	r0, #1
 80074cc:	d0ad      	beq.n	800742a <_printf_i+0x15a>
 80074ce:	6823      	ldr	r3, [r4, #0]
 80074d0:	079b      	lsls	r3, r3, #30
 80074d2:	d413      	bmi.n	80074fc <_printf_i+0x22c>
 80074d4:	68e0      	ldr	r0, [r4, #12]
 80074d6:	9b03      	ldr	r3, [sp, #12]
 80074d8:	4298      	cmp	r0, r3
 80074da:	bfb8      	it	lt
 80074dc:	4618      	movlt	r0, r3
 80074de:	e7a6      	b.n	800742e <_printf_i+0x15e>
 80074e0:	2301      	movs	r3, #1
 80074e2:	4632      	mov	r2, r6
 80074e4:	4649      	mov	r1, r9
 80074e6:	4640      	mov	r0, r8
 80074e8:	47d0      	blx	sl
 80074ea:	3001      	adds	r0, #1
 80074ec:	d09d      	beq.n	800742a <_printf_i+0x15a>
 80074ee:	3501      	adds	r5, #1
 80074f0:	68e3      	ldr	r3, [r4, #12]
 80074f2:	9903      	ldr	r1, [sp, #12]
 80074f4:	1a5b      	subs	r3, r3, r1
 80074f6:	42ab      	cmp	r3, r5
 80074f8:	dcf2      	bgt.n	80074e0 <_printf_i+0x210>
 80074fa:	e7eb      	b.n	80074d4 <_printf_i+0x204>
 80074fc:	2500      	movs	r5, #0
 80074fe:	f104 0619 	add.w	r6, r4, #25
 8007502:	e7f5      	b.n	80074f0 <_printf_i+0x220>
 8007504:	0800b396 	.word	0x0800b396
 8007508:	0800b3a7 	.word	0x0800b3a7

0800750c <_scanf_float>:
 800750c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007510:	b087      	sub	sp, #28
 8007512:	4691      	mov	r9, r2
 8007514:	9303      	str	r3, [sp, #12]
 8007516:	688b      	ldr	r3, [r1, #8]
 8007518:	1e5a      	subs	r2, r3, #1
 800751a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800751e:	bf81      	itttt	hi
 8007520:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007524:	eb03 0b05 	addhi.w	fp, r3, r5
 8007528:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800752c:	608b      	strhi	r3, [r1, #8]
 800752e:	680b      	ldr	r3, [r1, #0]
 8007530:	460a      	mov	r2, r1
 8007532:	f04f 0500 	mov.w	r5, #0
 8007536:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800753a:	f842 3b1c 	str.w	r3, [r2], #28
 800753e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007542:	4680      	mov	r8, r0
 8007544:	460c      	mov	r4, r1
 8007546:	bf98      	it	ls
 8007548:	f04f 0b00 	movls.w	fp, #0
 800754c:	9201      	str	r2, [sp, #4]
 800754e:	4616      	mov	r6, r2
 8007550:	46aa      	mov	sl, r5
 8007552:	462f      	mov	r7, r5
 8007554:	9502      	str	r5, [sp, #8]
 8007556:	68a2      	ldr	r2, [r4, #8]
 8007558:	b15a      	cbz	r2, 8007572 <_scanf_float+0x66>
 800755a:	f8d9 3000 	ldr.w	r3, [r9]
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	2b4e      	cmp	r3, #78	@ 0x4e
 8007562:	d863      	bhi.n	800762c <_scanf_float+0x120>
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d83b      	bhi.n	80075e0 <_scanf_float+0xd4>
 8007568:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800756c:	b2c8      	uxtb	r0, r1
 800756e:	280e      	cmp	r0, #14
 8007570:	d939      	bls.n	80075e6 <_scanf_float+0xda>
 8007572:	b11f      	cbz	r7, 800757c <_scanf_float+0x70>
 8007574:	6823      	ldr	r3, [r4, #0]
 8007576:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800757a:	6023      	str	r3, [r4, #0]
 800757c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007580:	f1ba 0f01 	cmp.w	sl, #1
 8007584:	f200 8114 	bhi.w	80077b0 <_scanf_float+0x2a4>
 8007588:	9b01      	ldr	r3, [sp, #4]
 800758a:	429e      	cmp	r6, r3
 800758c:	f200 8105 	bhi.w	800779a <_scanf_float+0x28e>
 8007590:	2001      	movs	r0, #1
 8007592:	b007      	add	sp, #28
 8007594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007598:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800759c:	2a0d      	cmp	r2, #13
 800759e:	d8e8      	bhi.n	8007572 <_scanf_float+0x66>
 80075a0:	a101      	add	r1, pc, #4	@ (adr r1, 80075a8 <_scanf_float+0x9c>)
 80075a2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80075a6:	bf00      	nop
 80075a8:	080076f1 	.word	0x080076f1
 80075ac:	08007573 	.word	0x08007573
 80075b0:	08007573 	.word	0x08007573
 80075b4:	08007573 	.word	0x08007573
 80075b8:	0800774d 	.word	0x0800774d
 80075bc:	08007727 	.word	0x08007727
 80075c0:	08007573 	.word	0x08007573
 80075c4:	08007573 	.word	0x08007573
 80075c8:	080076ff 	.word	0x080076ff
 80075cc:	08007573 	.word	0x08007573
 80075d0:	08007573 	.word	0x08007573
 80075d4:	08007573 	.word	0x08007573
 80075d8:	08007573 	.word	0x08007573
 80075dc:	080076bb 	.word	0x080076bb
 80075e0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80075e4:	e7da      	b.n	800759c <_scanf_float+0x90>
 80075e6:	290e      	cmp	r1, #14
 80075e8:	d8c3      	bhi.n	8007572 <_scanf_float+0x66>
 80075ea:	a001      	add	r0, pc, #4	@ (adr r0, 80075f0 <_scanf_float+0xe4>)
 80075ec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80075f0:	080076ab 	.word	0x080076ab
 80075f4:	08007573 	.word	0x08007573
 80075f8:	080076ab 	.word	0x080076ab
 80075fc:	0800773b 	.word	0x0800773b
 8007600:	08007573 	.word	0x08007573
 8007604:	0800764d 	.word	0x0800764d
 8007608:	08007691 	.word	0x08007691
 800760c:	08007691 	.word	0x08007691
 8007610:	08007691 	.word	0x08007691
 8007614:	08007691 	.word	0x08007691
 8007618:	08007691 	.word	0x08007691
 800761c:	08007691 	.word	0x08007691
 8007620:	08007691 	.word	0x08007691
 8007624:	08007691 	.word	0x08007691
 8007628:	08007691 	.word	0x08007691
 800762c:	2b6e      	cmp	r3, #110	@ 0x6e
 800762e:	d809      	bhi.n	8007644 <_scanf_float+0x138>
 8007630:	2b60      	cmp	r3, #96	@ 0x60
 8007632:	d8b1      	bhi.n	8007598 <_scanf_float+0x8c>
 8007634:	2b54      	cmp	r3, #84	@ 0x54
 8007636:	d07b      	beq.n	8007730 <_scanf_float+0x224>
 8007638:	2b59      	cmp	r3, #89	@ 0x59
 800763a:	d19a      	bne.n	8007572 <_scanf_float+0x66>
 800763c:	2d07      	cmp	r5, #7
 800763e:	d198      	bne.n	8007572 <_scanf_float+0x66>
 8007640:	2508      	movs	r5, #8
 8007642:	e02f      	b.n	80076a4 <_scanf_float+0x198>
 8007644:	2b74      	cmp	r3, #116	@ 0x74
 8007646:	d073      	beq.n	8007730 <_scanf_float+0x224>
 8007648:	2b79      	cmp	r3, #121	@ 0x79
 800764a:	e7f6      	b.n	800763a <_scanf_float+0x12e>
 800764c:	6821      	ldr	r1, [r4, #0]
 800764e:	05c8      	lsls	r0, r1, #23
 8007650:	d51e      	bpl.n	8007690 <_scanf_float+0x184>
 8007652:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007656:	6021      	str	r1, [r4, #0]
 8007658:	3701      	adds	r7, #1
 800765a:	f1bb 0f00 	cmp.w	fp, #0
 800765e:	d003      	beq.n	8007668 <_scanf_float+0x15c>
 8007660:	3201      	adds	r2, #1
 8007662:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007666:	60a2      	str	r2, [r4, #8]
 8007668:	68a3      	ldr	r3, [r4, #8]
 800766a:	3b01      	subs	r3, #1
 800766c:	60a3      	str	r3, [r4, #8]
 800766e:	6923      	ldr	r3, [r4, #16]
 8007670:	3301      	adds	r3, #1
 8007672:	6123      	str	r3, [r4, #16]
 8007674:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007678:	3b01      	subs	r3, #1
 800767a:	2b00      	cmp	r3, #0
 800767c:	f8c9 3004 	str.w	r3, [r9, #4]
 8007680:	f340 8082 	ble.w	8007788 <_scanf_float+0x27c>
 8007684:	f8d9 3000 	ldr.w	r3, [r9]
 8007688:	3301      	adds	r3, #1
 800768a:	f8c9 3000 	str.w	r3, [r9]
 800768e:	e762      	b.n	8007556 <_scanf_float+0x4a>
 8007690:	eb1a 0105 	adds.w	r1, sl, r5
 8007694:	f47f af6d 	bne.w	8007572 <_scanf_float+0x66>
 8007698:	6822      	ldr	r2, [r4, #0]
 800769a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800769e:	6022      	str	r2, [r4, #0]
 80076a0:	460d      	mov	r5, r1
 80076a2:	468a      	mov	sl, r1
 80076a4:	f806 3b01 	strb.w	r3, [r6], #1
 80076a8:	e7de      	b.n	8007668 <_scanf_float+0x15c>
 80076aa:	6822      	ldr	r2, [r4, #0]
 80076ac:	0610      	lsls	r0, r2, #24
 80076ae:	f57f af60 	bpl.w	8007572 <_scanf_float+0x66>
 80076b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80076b6:	6022      	str	r2, [r4, #0]
 80076b8:	e7f4      	b.n	80076a4 <_scanf_float+0x198>
 80076ba:	f1ba 0f00 	cmp.w	sl, #0
 80076be:	d10c      	bne.n	80076da <_scanf_float+0x1ce>
 80076c0:	b977      	cbnz	r7, 80076e0 <_scanf_float+0x1d4>
 80076c2:	6822      	ldr	r2, [r4, #0]
 80076c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80076c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80076cc:	d108      	bne.n	80076e0 <_scanf_float+0x1d4>
 80076ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80076d2:	6022      	str	r2, [r4, #0]
 80076d4:	f04f 0a01 	mov.w	sl, #1
 80076d8:	e7e4      	b.n	80076a4 <_scanf_float+0x198>
 80076da:	f1ba 0f02 	cmp.w	sl, #2
 80076de:	d050      	beq.n	8007782 <_scanf_float+0x276>
 80076e0:	2d01      	cmp	r5, #1
 80076e2:	d002      	beq.n	80076ea <_scanf_float+0x1de>
 80076e4:	2d04      	cmp	r5, #4
 80076e6:	f47f af44 	bne.w	8007572 <_scanf_float+0x66>
 80076ea:	3501      	adds	r5, #1
 80076ec:	b2ed      	uxtb	r5, r5
 80076ee:	e7d9      	b.n	80076a4 <_scanf_float+0x198>
 80076f0:	f1ba 0f01 	cmp.w	sl, #1
 80076f4:	f47f af3d 	bne.w	8007572 <_scanf_float+0x66>
 80076f8:	f04f 0a02 	mov.w	sl, #2
 80076fc:	e7d2      	b.n	80076a4 <_scanf_float+0x198>
 80076fe:	b975      	cbnz	r5, 800771e <_scanf_float+0x212>
 8007700:	2f00      	cmp	r7, #0
 8007702:	f47f af37 	bne.w	8007574 <_scanf_float+0x68>
 8007706:	6822      	ldr	r2, [r4, #0]
 8007708:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800770c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007710:	f040 8103 	bne.w	800791a <_scanf_float+0x40e>
 8007714:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007718:	6022      	str	r2, [r4, #0]
 800771a:	2501      	movs	r5, #1
 800771c:	e7c2      	b.n	80076a4 <_scanf_float+0x198>
 800771e:	2d03      	cmp	r5, #3
 8007720:	d0e3      	beq.n	80076ea <_scanf_float+0x1de>
 8007722:	2d05      	cmp	r5, #5
 8007724:	e7df      	b.n	80076e6 <_scanf_float+0x1da>
 8007726:	2d02      	cmp	r5, #2
 8007728:	f47f af23 	bne.w	8007572 <_scanf_float+0x66>
 800772c:	2503      	movs	r5, #3
 800772e:	e7b9      	b.n	80076a4 <_scanf_float+0x198>
 8007730:	2d06      	cmp	r5, #6
 8007732:	f47f af1e 	bne.w	8007572 <_scanf_float+0x66>
 8007736:	2507      	movs	r5, #7
 8007738:	e7b4      	b.n	80076a4 <_scanf_float+0x198>
 800773a:	6822      	ldr	r2, [r4, #0]
 800773c:	0591      	lsls	r1, r2, #22
 800773e:	f57f af18 	bpl.w	8007572 <_scanf_float+0x66>
 8007742:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007746:	6022      	str	r2, [r4, #0]
 8007748:	9702      	str	r7, [sp, #8]
 800774a:	e7ab      	b.n	80076a4 <_scanf_float+0x198>
 800774c:	6822      	ldr	r2, [r4, #0]
 800774e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007752:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007756:	d005      	beq.n	8007764 <_scanf_float+0x258>
 8007758:	0550      	lsls	r0, r2, #21
 800775a:	f57f af0a 	bpl.w	8007572 <_scanf_float+0x66>
 800775e:	2f00      	cmp	r7, #0
 8007760:	f000 80db 	beq.w	800791a <_scanf_float+0x40e>
 8007764:	0591      	lsls	r1, r2, #22
 8007766:	bf58      	it	pl
 8007768:	9902      	ldrpl	r1, [sp, #8]
 800776a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800776e:	bf58      	it	pl
 8007770:	1a79      	subpl	r1, r7, r1
 8007772:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007776:	bf58      	it	pl
 8007778:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800777c:	6022      	str	r2, [r4, #0]
 800777e:	2700      	movs	r7, #0
 8007780:	e790      	b.n	80076a4 <_scanf_float+0x198>
 8007782:	f04f 0a03 	mov.w	sl, #3
 8007786:	e78d      	b.n	80076a4 <_scanf_float+0x198>
 8007788:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800778c:	4649      	mov	r1, r9
 800778e:	4640      	mov	r0, r8
 8007790:	4798      	blx	r3
 8007792:	2800      	cmp	r0, #0
 8007794:	f43f aedf 	beq.w	8007556 <_scanf_float+0x4a>
 8007798:	e6eb      	b.n	8007572 <_scanf_float+0x66>
 800779a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800779e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077a2:	464a      	mov	r2, r9
 80077a4:	4640      	mov	r0, r8
 80077a6:	4798      	blx	r3
 80077a8:	6923      	ldr	r3, [r4, #16]
 80077aa:	3b01      	subs	r3, #1
 80077ac:	6123      	str	r3, [r4, #16]
 80077ae:	e6eb      	b.n	8007588 <_scanf_float+0x7c>
 80077b0:	1e6b      	subs	r3, r5, #1
 80077b2:	2b06      	cmp	r3, #6
 80077b4:	d824      	bhi.n	8007800 <_scanf_float+0x2f4>
 80077b6:	2d02      	cmp	r5, #2
 80077b8:	d836      	bhi.n	8007828 <_scanf_float+0x31c>
 80077ba:	9b01      	ldr	r3, [sp, #4]
 80077bc:	429e      	cmp	r6, r3
 80077be:	f67f aee7 	bls.w	8007590 <_scanf_float+0x84>
 80077c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077ca:	464a      	mov	r2, r9
 80077cc:	4640      	mov	r0, r8
 80077ce:	4798      	blx	r3
 80077d0:	6923      	ldr	r3, [r4, #16]
 80077d2:	3b01      	subs	r3, #1
 80077d4:	6123      	str	r3, [r4, #16]
 80077d6:	e7f0      	b.n	80077ba <_scanf_float+0x2ae>
 80077d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80077e0:	464a      	mov	r2, r9
 80077e2:	4640      	mov	r0, r8
 80077e4:	4798      	blx	r3
 80077e6:	6923      	ldr	r3, [r4, #16]
 80077e8:	3b01      	subs	r3, #1
 80077ea:	6123      	str	r3, [r4, #16]
 80077ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077f0:	fa5f fa8a 	uxtb.w	sl, sl
 80077f4:	f1ba 0f02 	cmp.w	sl, #2
 80077f8:	d1ee      	bne.n	80077d8 <_scanf_float+0x2cc>
 80077fa:	3d03      	subs	r5, #3
 80077fc:	b2ed      	uxtb	r5, r5
 80077fe:	1b76      	subs	r6, r6, r5
 8007800:	6823      	ldr	r3, [r4, #0]
 8007802:	05da      	lsls	r2, r3, #23
 8007804:	d530      	bpl.n	8007868 <_scanf_float+0x35c>
 8007806:	055b      	lsls	r3, r3, #21
 8007808:	d511      	bpl.n	800782e <_scanf_float+0x322>
 800780a:	9b01      	ldr	r3, [sp, #4]
 800780c:	429e      	cmp	r6, r3
 800780e:	f67f aebf 	bls.w	8007590 <_scanf_float+0x84>
 8007812:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007816:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800781a:	464a      	mov	r2, r9
 800781c:	4640      	mov	r0, r8
 800781e:	4798      	blx	r3
 8007820:	6923      	ldr	r3, [r4, #16]
 8007822:	3b01      	subs	r3, #1
 8007824:	6123      	str	r3, [r4, #16]
 8007826:	e7f0      	b.n	800780a <_scanf_float+0x2fe>
 8007828:	46aa      	mov	sl, r5
 800782a:	46b3      	mov	fp, r6
 800782c:	e7de      	b.n	80077ec <_scanf_float+0x2e0>
 800782e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007832:	6923      	ldr	r3, [r4, #16]
 8007834:	2965      	cmp	r1, #101	@ 0x65
 8007836:	f103 33ff 	add.w	r3, r3, #4294967295
 800783a:	f106 35ff 	add.w	r5, r6, #4294967295
 800783e:	6123      	str	r3, [r4, #16]
 8007840:	d00c      	beq.n	800785c <_scanf_float+0x350>
 8007842:	2945      	cmp	r1, #69	@ 0x45
 8007844:	d00a      	beq.n	800785c <_scanf_float+0x350>
 8007846:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800784a:	464a      	mov	r2, r9
 800784c:	4640      	mov	r0, r8
 800784e:	4798      	blx	r3
 8007850:	6923      	ldr	r3, [r4, #16]
 8007852:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007856:	3b01      	subs	r3, #1
 8007858:	1eb5      	subs	r5, r6, #2
 800785a:	6123      	str	r3, [r4, #16]
 800785c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007860:	464a      	mov	r2, r9
 8007862:	4640      	mov	r0, r8
 8007864:	4798      	blx	r3
 8007866:	462e      	mov	r6, r5
 8007868:	6822      	ldr	r2, [r4, #0]
 800786a:	f012 0210 	ands.w	r2, r2, #16
 800786e:	d001      	beq.n	8007874 <_scanf_float+0x368>
 8007870:	2000      	movs	r0, #0
 8007872:	e68e      	b.n	8007592 <_scanf_float+0x86>
 8007874:	7032      	strb	r2, [r6, #0]
 8007876:	6823      	ldr	r3, [r4, #0]
 8007878:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800787c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007880:	d125      	bne.n	80078ce <_scanf_float+0x3c2>
 8007882:	9b02      	ldr	r3, [sp, #8]
 8007884:	429f      	cmp	r7, r3
 8007886:	d00a      	beq.n	800789e <_scanf_float+0x392>
 8007888:	1bda      	subs	r2, r3, r7
 800788a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800788e:	429e      	cmp	r6, r3
 8007890:	bf28      	it	cs
 8007892:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007896:	4922      	ldr	r1, [pc, #136]	@ (8007920 <_scanf_float+0x414>)
 8007898:	4630      	mov	r0, r6
 800789a:	f000 f907 	bl	8007aac <siprintf>
 800789e:	9901      	ldr	r1, [sp, #4]
 80078a0:	2200      	movs	r2, #0
 80078a2:	4640      	mov	r0, r8
 80078a4:	f002 fbf4 	bl	800a090 <_strtod_r>
 80078a8:	9b03      	ldr	r3, [sp, #12]
 80078aa:	6821      	ldr	r1, [r4, #0]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f011 0f02 	tst.w	r1, #2
 80078b2:	ec57 6b10 	vmov	r6, r7, d0
 80078b6:	f103 0204 	add.w	r2, r3, #4
 80078ba:	d015      	beq.n	80078e8 <_scanf_float+0x3dc>
 80078bc:	9903      	ldr	r1, [sp, #12]
 80078be:	600a      	str	r2, [r1, #0]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	e9c3 6700 	strd	r6, r7, [r3]
 80078c6:	68e3      	ldr	r3, [r4, #12]
 80078c8:	3301      	adds	r3, #1
 80078ca:	60e3      	str	r3, [r4, #12]
 80078cc:	e7d0      	b.n	8007870 <_scanf_float+0x364>
 80078ce:	9b04      	ldr	r3, [sp, #16]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d0e4      	beq.n	800789e <_scanf_float+0x392>
 80078d4:	9905      	ldr	r1, [sp, #20]
 80078d6:	230a      	movs	r3, #10
 80078d8:	3101      	adds	r1, #1
 80078da:	4640      	mov	r0, r8
 80078dc:	f002 fc58 	bl	800a190 <_strtol_r>
 80078e0:	9b04      	ldr	r3, [sp, #16]
 80078e2:	9e05      	ldr	r6, [sp, #20]
 80078e4:	1ac2      	subs	r2, r0, r3
 80078e6:	e7d0      	b.n	800788a <_scanf_float+0x37e>
 80078e8:	f011 0f04 	tst.w	r1, #4
 80078ec:	9903      	ldr	r1, [sp, #12]
 80078ee:	600a      	str	r2, [r1, #0]
 80078f0:	d1e6      	bne.n	80078c0 <_scanf_float+0x3b4>
 80078f2:	681d      	ldr	r5, [r3, #0]
 80078f4:	4632      	mov	r2, r6
 80078f6:	463b      	mov	r3, r7
 80078f8:	4630      	mov	r0, r6
 80078fa:	4639      	mov	r1, r7
 80078fc:	f7f9 f916 	bl	8000b2c <__aeabi_dcmpun>
 8007900:	b128      	cbz	r0, 800790e <_scanf_float+0x402>
 8007902:	4808      	ldr	r0, [pc, #32]	@ (8007924 <_scanf_float+0x418>)
 8007904:	f000 f9b8 	bl	8007c78 <nanf>
 8007908:	ed85 0a00 	vstr	s0, [r5]
 800790c:	e7db      	b.n	80078c6 <_scanf_float+0x3ba>
 800790e:	4630      	mov	r0, r6
 8007910:	4639      	mov	r1, r7
 8007912:	f7f9 f969 	bl	8000be8 <__aeabi_d2f>
 8007916:	6028      	str	r0, [r5, #0]
 8007918:	e7d5      	b.n	80078c6 <_scanf_float+0x3ba>
 800791a:	2700      	movs	r7, #0
 800791c:	e62e      	b.n	800757c <_scanf_float+0x70>
 800791e:	bf00      	nop
 8007920:	0800b3b8 	.word	0x0800b3b8
 8007924:	0800b4f9 	.word	0x0800b4f9

08007928 <std>:
 8007928:	2300      	movs	r3, #0
 800792a:	b510      	push	{r4, lr}
 800792c:	4604      	mov	r4, r0
 800792e:	e9c0 3300 	strd	r3, r3, [r0]
 8007932:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007936:	6083      	str	r3, [r0, #8]
 8007938:	8181      	strh	r1, [r0, #12]
 800793a:	6643      	str	r3, [r0, #100]	@ 0x64
 800793c:	81c2      	strh	r2, [r0, #14]
 800793e:	6183      	str	r3, [r0, #24]
 8007940:	4619      	mov	r1, r3
 8007942:	2208      	movs	r2, #8
 8007944:	305c      	adds	r0, #92	@ 0x5c
 8007946:	f000 f916 	bl	8007b76 <memset>
 800794a:	4b0d      	ldr	r3, [pc, #52]	@ (8007980 <std+0x58>)
 800794c:	6263      	str	r3, [r4, #36]	@ 0x24
 800794e:	4b0d      	ldr	r3, [pc, #52]	@ (8007984 <std+0x5c>)
 8007950:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007952:	4b0d      	ldr	r3, [pc, #52]	@ (8007988 <std+0x60>)
 8007954:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007956:	4b0d      	ldr	r3, [pc, #52]	@ (800798c <std+0x64>)
 8007958:	6323      	str	r3, [r4, #48]	@ 0x30
 800795a:	4b0d      	ldr	r3, [pc, #52]	@ (8007990 <std+0x68>)
 800795c:	6224      	str	r4, [r4, #32]
 800795e:	429c      	cmp	r4, r3
 8007960:	d006      	beq.n	8007970 <std+0x48>
 8007962:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007966:	4294      	cmp	r4, r2
 8007968:	d002      	beq.n	8007970 <std+0x48>
 800796a:	33d0      	adds	r3, #208	@ 0xd0
 800796c:	429c      	cmp	r4, r3
 800796e:	d105      	bne.n	800797c <std+0x54>
 8007970:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007974:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007978:	f000 b97a 	b.w	8007c70 <__retarget_lock_init_recursive>
 800797c:	bd10      	pop	{r4, pc}
 800797e:	bf00      	nop
 8007980:	08007af1 	.word	0x08007af1
 8007984:	08007b13 	.word	0x08007b13
 8007988:	08007b4b 	.word	0x08007b4b
 800798c:	08007b6f 	.word	0x08007b6f
 8007990:	200003b0 	.word	0x200003b0

08007994 <stdio_exit_handler>:
 8007994:	4a02      	ldr	r2, [pc, #8]	@ (80079a0 <stdio_exit_handler+0xc>)
 8007996:	4903      	ldr	r1, [pc, #12]	@ (80079a4 <stdio_exit_handler+0x10>)
 8007998:	4803      	ldr	r0, [pc, #12]	@ (80079a8 <stdio_exit_handler+0x14>)
 800799a:	f000 b869 	b.w	8007a70 <_fwalk_sglue>
 800799e:	bf00      	nop
 80079a0:	2000000c 	.word	0x2000000c
 80079a4:	0800a54d 	.word	0x0800a54d
 80079a8:	2000001c 	.word	0x2000001c

080079ac <cleanup_stdio>:
 80079ac:	6841      	ldr	r1, [r0, #4]
 80079ae:	4b0c      	ldr	r3, [pc, #48]	@ (80079e0 <cleanup_stdio+0x34>)
 80079b0:	4299      	cmp	r1, r3
 80079b2:	b510      	push	{r4, lr}
 80079b4:	4604      	mov	r4, r0
 80079b6:	d001      	beq.n	80079bc <cleanup_stdio+0x10>
 80079b8:	f002 fdc8 	bl	800a54c <_fflush_r>
 80079bc:	68a1      	ldr	r1, [r4, #8]
 80079be:	4b09      	ldr	r3, [pc, #36]	@ (80079e4 <cleanup_stdio+0x38>)
 80079c0:	4299      	cmp	r1, r3
 80079c2:	d002      	beq.n	80079ca <cleanup_stdio+0x1e>
 80079c4:	4620      	mov	r0, r4
 80079c6:	f002 fdc1 	bl	800a54c <_fflush_r>
 80079ca:	68e1      	ldr	r1, [r4, #12]
 80079cc:	4b06      	ldr	r3, [pc, #24]	@ (80079e8 <cleanup_stdio+0x3c>)
 80079ce:	4299      	cmp	r1, r3
 80079d0:	d004      	beq.n	80079dc <cleanup_stdio+0x30>
 80079d2:	4620      	mov	r0, r4
 80079d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d8:	f002 bdb8 	b.w	800a54c <_fflush_r>
 80079dc:	bd10      	pop	{r4, pc}
 80079de:	bf00      	nop
 80079e0:	200003b0 	.word	0x200003b0
 80079e4:	20000418 	.word	0x20000418
 80079e8:	20000480 	.word	0x20000480

080079ec <global_stdio_init.part.0>:
 80079ec:	b510      	push	{r4, lr}
 80079ee:	4b0b      	ldr	r3, [pc, #44]	@ (8007a1c <global_stdio_init.part.0+0x30>)
 80079f0:	4c0b      	ldr	r4, [pc, #44]	@ (8007a20 <global_stdio_init.part.0+0x34>)
 80079f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007a24 <global_stdio_init.part.0+0x38>)
 80079f4:	601a      	str	r2, [r3, #0]
 80079f6:	4620      	mov	r0, r4
 80079f8:	2200      	movs	r2, #0
 80079fa:	2104      	movs	r1, #4
 80079fc:	f7ff ff94 	bl	8007928 <std>
 8007a00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a04:	2201      	movs	r2, #1
 8007a06:	2109      	movs	r1, #9
 8007a08:	f7ff ff8e 	bl	8007928 <std>
 8007a0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a10:	2202      	movs	r2, #2
 8007a12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a16:	2112      	movs	r1, #18
 8007a18:	f7ff bf86 	b.w	8007928 <std>
 8007a1c:	200004e8 	.word	0x200004e8
 8007a20:	200003b0 	.word	0x200003b0
 8007a24:	08007995 	.word	0x08007995

08007a28 <__sfp_lock_acquire>:
 8007a28:	4801      	ldr	r0, [pc, #4]	@ (8007a30 <__sfp_lock_acquire+0x8>)
 8007a2a:	f000 b922 	b.w	8007c72 <__retarget_lock_acquire_recursive>
 8007a2e:	bf00      	nop
 8007a30:	200004f1 	.word	0x200004f1

08007a34 <__sfp_lock_release>:
 8007a34:	4801      	ldr	r0, [pc, #4]	@ (8007a3c <__sfp_lock_release+0x8>)
 8007a36:	f000 b91d 	b.w	8007c74 <__retarget_lock_release_recursive>
 8007a3a:	bf00      	nop
 8007a3c:	200004f1 	.word	0x200004f1

08007a40 <__sinit>:
 8007a40:	b510      	push	{r4, lr}
 8007a42:	4604      	mov	r4, r0
 8007a44:	f7ff fff0 	bl	8007a28 <__sfp_lock_acquire>
 8007a48:	6a23      	ldr	r3, [r4, #32]
 8007a4a:	b11b      	cbz	r3, 8007a54 <__sinit+0x14>
 8007a4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a50:	f7ff bff0 	b.w	8007a34 <__sfp_lock_release>
 8007a54:	4b04      	ldr	r3, [pc, #16]	@ (8007a68 <__sinit+0x28>)
 8007a56:	6223      	str	r3, [r4, #32]
 8007a58:	4b04      	ldr	r3, [pc, #16]	@ (8007a6c <__sinit+0x2c>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d1f5      	bne.n	8007a4c <__sinit+0xc>
 8007a60:	f7ff ffc4 	bl	80079ec <global_stdio_init.part.0>
 8007a64:	e7f2      	b.n	8007a4c <__sinit+0xc>
 8007a66:	bf00      	nop
 8007a68:	080079ad 	.word	0x080079ad
 8007a6c:	200004e8 	.word	0x200004e8

08007a70 <_fwalk_sglue>:
 8007a70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a74:	4607      	mov	r7, r0
 8007a76:	4688      	mov	r8, r1
 8007a78:	4614      	mov	r4, r2
 8007a7a:	2600      	movs	r6, #0
 8007a7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a80:	f1b9 0901 	subs.w	r9, r9, #1
 8007a84:	d505      	bpl.n	8007a92 <_fwalk_sglue+0x22>
 8007a86:	6824      	ldr	r4, [r4, #0]
 8007a88:	2c00      	cmp	r4, #0
 8007a8a:	d1f7      	bne.n	8007a7c <_fwalk_sglue+0xc>
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a92:	89ab      	ldrh	r3, [r5, #12]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d907      	bls.n	8007aa8 <_fwalk_sglue+0x38>
 8007a98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	d003      	beq.n	8007aa8 <_fwalk_sglue+0x38>
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	4638      	mov	r0, r7
 8007aa4:	47c0      	blx	r8
 8007aa6:	4306      	orrs	r6, r0
 8007aa8:	3568      	adds	r5, #104	@ 0x68
 8007aaa:	e7e9      	b.n	8007a80 <_fwalk_sglue+0x10>

08007aac <siprintf>:
 8007aac:	b40e      	push	{r1, r2, r3}
 8007aae:	b510      	push	{r4, lr}
 8007ab0:	b09d      	sub	sp, #116	@ 0x74
 8007ab2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007ab4:	9002      	str	r0, [sp, #8]
 8007ab6:	9006      	str	r0, [sp, #24]
 8007ab8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007abc:	480a      	ldr	r0, [pc, #40]	@ (8007ae8 <siprintf+0x3c>)
 8007abe:	9107      	str	r1, [sp, #28]
 8007ac0:	9104      	str	r1, [sp, #16]
 8007ac2:	490a      	ldr	r1, [pc, #40]	@ (8007aec <siprintf+0x40>)
 8007ac4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac8:	9105      	str	r1, [sp, #20]
 8007aca:	2400      	movs	r4, #0
 8007acc:	a902      	add	r1, sp, #8
 8007ace:	6800      	ldr	r0, [r0, #0]
 8007ad0:	9301      	str	r3, [sp, #4]
 8007ad2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007ad4:	f002 fbba 	bl	800a24c <_svfiprintf_r>
 8007ad8:	9b02      	ldr	r3, [sp, #8]
 8007ada:	701c      	strb	r4, [r3, #0]
 8007adc:	b01d      	add	sp, #116	@ 0x74
 8007ade:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ae2:	b003      	add	sp, #12
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	20000018 	.word	0x20000018
 8007aec:	ffff0208 	.word	0xffff0208

08007af0 <__sread>:
 8007af0:	b510      	push	{r4, lr}
 8007af2:	460c      	mov	r4, r1
 8007af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af8:	f000 f86c 	bl	8007bd4 <_read_r>
 8007afc:	2800      	cmp	r0, #0
 8007afe:	bfab      	itete	ge
 8007b00:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b02:	89a3      	ldrhlt	r3, [r4, #12]
 8007b04:	181b      	addge	r3, r3, r0
 8007b06:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b0a:	bfac      	ite	ge
 8007b0c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b0e:	81a3      	strhlt	r3, [r4, #12]
 8007b10:	bd10      	pop	{r4, pc}

08007b12 <__swrite>:
 8007b12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b16:	461f      	mov	r7, r3
 8007b18:	898b      	ldrh	r3, [r1, #12]
 8007b1a:	05db      	lsls	r3, r3, #23
 8007b1c:	4605      	mov	r5, r0
 8007b1e:	460c      	mov	r4, r1
 8007b20:	4616      	mov	r6, r2
 8007b22:	d505      	bpl.n	8007b30 <__swrite+0x1e>
 8007b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b28:	2302      	movs	r3, #2
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	f000 f840 	bl	8007bb0 <_lseek_r>
 8007b30:	89a3      	ldrh	r3, [r4, #12]
 8007b32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b36:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b3a:	81a3      	strh	r3, [r4, #12]
 8007b3c:	4632      	mov	r2, r6
 8007b3e:	463b      	mov	r3, r7
 8007b40:	4628      	mov	r0, r5
 8007b42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b46:	f000 b857 	b.w	8007bf8 <_write_r>

08007b4a <__sseek>:
 8007b4a:	b510      	push	{r4, lr}
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b52:	f000 f82d 	bl	8007bb0 <_lseek_r>
 8007b56:	1c43      	adds	r3, r0, #1
 8007b58:	89a3      	ldrh	r3, [r4, #12]
 8007b5a:	bf15      	itete	ne
 8007b5c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b5e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b62:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b66:	81a3      	strheq	r3, [r4, #12]
 8007b68:	bf18      	it	ne
 8007b6a:	81a3      	strhne	r3, [r4, #12]
 8007b6c:	bd10      	pop	{r4, pc}

08007b6e <__sclose>:
 8007b6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b72:	f000 b80d 	b.w	8007b90 <_close_r>

08007b76 <memset>:
 8007b76:	4402      	add	r2, r0
 8007b78:	4603      	mov	r3, r0
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	d100      	bne.n	8007b80 <memset+0xa>
 8007b7e:	4770      	bx	lr
 8007b80:	f803 1b01 	strb.w	r1, [r3], #1
 8007b84:	e7f9      	b.n	8007b7a <memset+0x4>
	...

08007b88 <_localeconv_r>:
 8007b88:	4800      	ldr	r0, [pc, #0]	@ (8007b8c <_localeconv_r+0x4>)
 8007b8a:	4770      	bx	lr
 8007b8c:	20000158 	.word	0x20000158

08007b90 <_close_r>:
 8007b90:	b538      	push	{r3, r4, r5, lr}
 8007b92:	4d06      	ldr	r5, [pc, #24]	@ (8007bac <_close_r+0x1c>)
 8007b94:	2300      	movs	r3, #0
 8007b96:	4604      	mov	r4, r0
 8007b98:	4608      	mov	r0, r1
 8007b9a:	602b      	str	r3, [r5, #0]
 8007b9c:	f7f9 fefc 	bl	8001998 <_close>
 8007ba0:	1c43      	adds	r3, r0, #1
 8007ba2:	d102      	bne.n	8007baa <_close_r+0x1a>
 8007ba4:	682b      	ldr	r3, [r5, #0]
 8007ba6:	b103      	cbz	r3, 8007baa <_close_r+0x1a>
 8007ba8:	6023      	str	r3, [r4, #0]
 8007baa:	bd38      	pop	{r3, r4, r5, pc}
 8007bac:	200004ec 	.word	0x200004ec

08007bb0 <_lseek_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	4d07      	ldr	r5, [pc, #28]	@ (8007bd0 <_lseek_r+0x20>)
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	4608      	mov	r0, r1
 8007bb8:	4611      	mov	r1, r2
 8007bba:	2200      	movs	r2, #0
 8007bbc:	602a      	str	r2, [r5, #0]
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	f7f9 ff11 	bl	80019e6 <_lseek>
 8007bc4:	1c43      	adds	r3, r0, #1
 8007bc6:	d102      	bne.n	8007bce <_lseek_r+0x1e>
 8007bc8:	682b      	ldr	r3, [r5, #0]
 8007bca:	b103      	cbz	r3, 8007bce <_lseek_r+0x1e>
 8007bcc:	6023      	str	r3, [r4, #0]
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	200004ec 	.word	0x200004ec

08007bd4 <_read_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d07      	ldr	r5, [pc, #28]	@ (8007bf4 <_read_r+0x20>)
 8007bd8:	4604      	mov	r4, r0
 8007bda:	4608      	mov	r0, r1
 8007bdc:	4611      	mov	r1, r2
 8007bde:	2200      	movs	r2, #0
 8007be0:	602a      	str	r2, [r5, #0]
 8007be2:	461a      	mov	r2, r3
 8007be4:	f7f9 fe9f 	bl	8001926 <_read>
 8007be8:	1c43      	adds	r3, r0, #1
 8007bea:	d102      	bne.n	8007bf2 <_read_r+0x1e>
 8007bec:	682b      	ldr	r3, [r5, #0]
 8007bee:	b103      	cbz	r3, 8007bf2 <_read_r+0x1e>
 8007bf0:	6023      	str	r3, [r4, #0]
 8007bf2:	bd38      	pop	{r3, r4, r5, pc}
 8007bf4:	200004ec 	.word	0x200004ec

08007bf8 <_write_r>:
 8007bf8:	b538      	push	{r3, r4, r5, lr}
 8007bfa:	4d07      	ldr	r5, [pc, #28]	@ (8007c18 <_write_r+0x20>)
 8007bfc:	4604      	mov	r4, r0
 8007bfe:	4608      	mov	r0, r1
 8007c00:	4611      	mov	r1, r2
 8007c02:	2200      	movs	r2, #0
 8007c04:	602a      	str	r2, [r5, #0]
 8007c06:	461a      	mov	r2, r3
 8007c08:	f7f9 feaa 	bl	8001960 <_write>
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	d102      	bne.n	8007c16 <_write_r+0x1e>
 8007c10:	682b      	ldr	r3, [r5, #0]
 8007c12:	b103      	cbz	r3, 8007c16 <_write_r+0x1e>
 8007c14:	6023      	str	r3, [r4, #0]
 8007c16:	bd38      	pop	{r3, r4, r5, pc}
 8007c18:	200004ec 	.word	0x200004ec

08007c1c <__errno>:
 8007c1c:	4b01      	ldr	r3, [pc, #4]	@ (8007c24 <__errno+0x8>)
 8007c1e:	6818      	ldr	r0, [r3, #0]
 8007c20:	4770      	bx	lr
 8007c22:	bf00      	nop
 8007c24:	20000018 	.word	0x20000018

08007c28 <__libc_init_array>:
 8007c28:	b570      	push	{r4, r5, r6, lr}
 8007c2a:	4d0d      	ldr	r5, [pc, #52]	@ (8007c60 <__libc_init_array+0x38>)
 8007c2c:	4c0d      	ldr	r4, [pc, #52]	@ (8007c64 <__libc_init_array+0x3c>)
 8007c2e:	1b64      	subs	r4, r4, r5
 8007c30:	10a4      	asrs	r4, r4, #2
 8007c32:	2600      	movs	r6, #0
 8007c34:	42a6      	cmp	r6, r4
 8007c36:	d109      	bne.n	8007c4c <__libc_init_array+0x24>
 8007c38:	4d0b      	ldr	r5, [pc, #44]	@ (8007c68 <__libc_init_array+0x40>)
 8007c3a:	4c0c      	ldr	r4, [pc, #48]	@ (8007c6c <__libc_init_array+0x44>)
 8007c3c:	f003 fb76 	bl	800b32c <_init>
 8007c40:	1b64      	subs	r4, r4, r5
 8007c42:	10a4      	asrs	r4, r4, #2
 8007c44:	2600      	movs	r6, #0
 8007c46:	42a6      	cmp	r6, r4
 8007c48:	d105      	bne.n	8007c56 <__libc_init_array+0x2e>
 8007c4a:	bd70      	pop	{r4, r5, r6, pc}
 8007c4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c50:	4798      	blx	r3
 8007c52:	3601      	adds	r6, #1
 8007c54:	e7ee      	b.n	8007c34 <__libc_init_array+0xc>
 8007c56:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c5a:	4798      	blx	r3
 8007c5c:	3601      	adds	r6, #1
 8007c5e:	e7f2      	b.n	8007c46 <__libc_init_array+0x1e>
 8007c60:	0800b7b4 	.word	0x0800b7b4
 8007c64:	0800b7b4 	.word	0x0800b7b4
 8007c68:	0800b7b4 	.word	0x0800b7b4
 8007c6c:	0800b7b8 	.word	0x0800b7b8

08007c70 <__retarget_lock_init_recursive>:
 8007c70:	4770      	bx	lr

08007c72 <__retarget_lock_acquire_recursive>:
 8007c72:	4770      	bx	lr

08007c74 <__retarget_lock_release_recursive>:
 8007c74:	4770      	bx	lr
	...

08007c78 <nanf>:
 8007c78:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007c80 <nanf+0x8>
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	7fc00000 	.word	0x7fc00000

08007c84 <quorem>:
 8007c84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	6903      	ldr	r3, [r0, #16]
 8007c8a:	690c      	ldr	r4, [r1, #16]
 8007c8c:	42a3      	cmp	r3, r4
 8007c8e:	4607      	mov	r7, r0
 8007c90:	db7e      	blt.n	8007d90 <quorem+0x10c>
 8007c92:	3c01      	subs	r4, #1
 8007c94:	f101 0814 	add.w	r8, r1, #20
 8007c98:	00a3      	lsls	r3, r4, #2
 8007c9a:	f100 0514 	add.w	r5, r0, #20
 8007c9e:	9300      	str	r3, [sp, #0]
 8007ca0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007caa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007cb6:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cba:	d32e      	bcc.n	8007d1a <quorem+0x96>
 8007cbc:	f04f 0a00 	mov.w	sl, #0
 8007cc0:	46c4      	mov	ip, r8
 8007cc2:	46ae      	mov	lr, r5
 8007cc4:	46d3      	mov	fp, sl
 8007cc6:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007cca:	b298      	uxth	r0, r3
 8007ccc:	fb06 a000 	mla	r0, r6, r0, sl
 8007cd0:	0c02      	lsrs	r2, r0, #16
 8007cd2:	0c1b      	lsrs	r3, r3, #16
 8007cd4:	fb06 2303 	mla	r3, r6, r3, r2
 8007cd8:	f8de 2000 	ldr.w	r2, [lr]
 8007cdc:	b280      	uxth	r0, r0
 8007cde:	b292      	uxth	r2, r2
 8007ce0:	1a12      	subs	r2, r2, r0
 8007ce2:	445a      	add	r2, fp
 8007ce4:	f8de 0000 	ldr.w	r0, [lr]
 8007ce8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007cf2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007cf6:	b292      	uxth	r2, r2
 8007cf8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007cfc:	45e1      	cmp	r9, ip
 8007cfe:	f84e 2b04 	str.w	r2, [lr], #4
 8007d02:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d06:	d2de      	bcs.n	8007cc6 <quorem+0x42>
 8007d08:	9b00      	ldr	r3, [sp, #0]
 8007d0a:	58eb      	ldr	r3, [r5, r3]
 8007d0c:	b92b      	cbnz	r3, 8007d1a <quorem+0x96>
 8007d0e:	9b01      	ldr	r3, [sp, #4]
 8007d10:	3b04      	subs	r3, #4
 8007d12:	429d      	cmp	r5, r3
 8007d14:	461a      	mov	r2, r3
 8007d16:	d32f      	bcc.n	8007d78 <quorem+0xf4>
 8007d18:	613c      	str	r4, [r7, #16]
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	f001 f9c8 	bl	80090b0 <__mcmp>
 8007d20:	2800      	cmp	r0, #0
 8007d22:	db25      	blt.n	8007d70 <quorem+0xec>
 8007d24:	4629      	mov	r1, r5
 8007d26:	2000      	movs	r0, #0
 8007d28:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d2c:	f8d1 c000 	ldr.w	ip, [r1]
 8007d30:	fa1f fe82 	uxth.w	lr, r2
 8007d34:	fa1f f38c 	uxth.w	r3, ip
 8007d38:	eba3 030e 	sub.w	r3, r3, lr
 8007d3c:	4403      	add	r3, r0
 8007d3e:	0c12      	lsrs	r2, r2, #16
 8007d40:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007d44:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d4e:	45c1      	cmp	r9, r8
 8007d50:	f841 3b04 	str.w	r3, [r1], #4
 8007d54:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007d58:	d2e6      	bcs.n	8007d28 <quorem+0xa4>
 8007d5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d62:	b922      	cbnz	r2, 8007d6e <quorem+0xea>
 8007d64:	3b04      	subs	r3, #4
 8007d66:	429d      	cmp	r5, r3
 8007d68:	461a      	mov	r2, r3
 8007d6a:	d30b      	bcc.n	8007d84 <quorem+0x100>
 8007d6c:	613c      	str	r4, [r7, #16]
 8007d6e:	3601      	adds	r6, #1
 8007d70:	4630      	mov	r0, r6
 8007d72:	b003      	add	sp, #12
 8007d74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d78:	6812      	ldr	r2, [r2, #0]
 8007d7a:	3b04      	subs	r3, #4
 8007d7c:	2a00      	cmp	r2, #0
 8007d7e:	d1cb      	bne.n	8007d18 <quorem+0x94>
 8007d80:	3c01      	subs	r4, #1
 8007d82:	e7c6      	b.n	8007d12 <quorem+0x8e>
 8007d84:	6812      	ldr	r2, [r2, #0]
 8007d86:	3b04      	subs	r3, #4
 8007d88:	2a00      	cmp	r2, #0
 8007d8a:	d1ef      	bne.n	8007d6c <quorem+0xe8>
 8007d8c:	3c01      	subs	r4, #1
 8007d8e:	e7ea      	b.n	8007d66 <quorem+0xe2>
 8007d90:	2000      	movs	r0, #0
 8007d92:	e7ee      	b.n	8007d72 <quorem+0xee>
 8007d94:	0000      	movs	r0, r0
	...

08007d98 <_dtoa_r>:
 8007d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9c:	69c7      	ldr	r7, [r0, #28]
 8007d9e:	b097      	sub	sp, #92	@ 0x5c
 8007da0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007da4:	ec55 4b10 	vmov	r4, r5, d0
 8007da8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007daa:	9107      	str	r1, [sp, #28]
 8007dac:	4681      	mov	r9, r0
 8007dae:	920c      	str	r2, [sp, #48]	@ 0x30
 8007db0:	9311      	str	r3, [sp, #68]	@ 0x44
 8007db2:	b97f      	cbnz	r7, 8007dd4 <_dtoa_r+0x3c>
 8007db4:	2010      	movs	r0, #16
 8007db6:	f000 fe09 	bl	80089cc <malloc>
 8007dba:	4602      	mov	r2, r0
 8007dbc:	f8c9 001c 	str.w	r0, [r9, #28]
 8007dc0:	b920      	cbnz	r0, 8007dcc <_dtoa_r+0x34>
 8007dc2:	4ba9      	ldr	r3, [pc, #676]	@ (8008068 <_dtoa_r+0x2d0>)
 8007dc4:	21ef      	movs	r1, #239	@ 0xef
 8007dc6:	48a9      	ldr	r0, [pc, #676]	@ (800806c <_dtoa_r+0x2d4>)
 8007dc8:	f002 fc3a 	bl	800a640 <__assert_func>
 8007dcc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007dd0:	6007      	str	r7, [r0, #0]
 8007dd2:	60c7      	str	r7, [r0, #12]
 8007dd4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007dd8:	6819      	ldr	r1, [r3, #0]
 8007dda:	b159      	cbz	r1, 8007df4 <_dtoa_r+0x5c>
 8007ddc:	685a      	ldr	r2, [r3, #4]
 8007dde:	604a      	str	r2, [r1, #4]
 8007de0:	2301      	movs	r3, #1
 8007de2:	4093      	lsls	r3, r2
 8007de4:	608b      	str	r3, [r1, #8]
 8007de6:	4648      	mov	r0, r9
 8007de8:	f000 fee6 	bl	8008bb8 <_Bfree>
 8007dec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007df0:	2200      	movs	r2, #0
 8007df2:	601a      	str	r2, [r3, #0]
 8007df4:	1e2b      	subs	r3, r5, #0
 8007df6:	bfb9      	ittee	lt
 8007df8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007dfc:	9305      	strlt	r3, [sp, #20]
 8007dfe:	2300      	movge	r3, #0
 8007e00:	6033      	strge	r3, [r6, #0]
 8007e02:	9f05      	ldr	r7, [sp, #20]
 8007e04:	4b9a      	ldr	r3, [pc, #616]	@ (8008070 <_dtoa_r+0x2d8>)
 8007e06:	bfbc      	itt	lt
 8007e08:	2201      	movlt	r2, #1
 8007e0a:	6032      	strlt	r2, [r6, #0]
 8007e0c:	43bb      	bics	r3, r7
 8007e0e:	d112      	bne.n	8007e36 <_dtoa_r+0x9e>
 8007e10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e16:	6013      	str	r3, [r2, #0]
 8007e18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e1c:	4323      	orrs	r3, r4
 8007e1e:	f000 855a 	beq.w	80088d6 <_dtoa_r+0xb3e>
 8007e22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008084 <_dtoa_r+0x2ec>
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f000 855c 	beq.w	80088e6 <_dtoa_r+0xb4e>
 8007e2e:	f10a 0303 	add.w	r3, sl, #3
 8007e32:	f000 bd56 	b.w	80088e2 <_dtoa_r+0xb4a>
 8007e36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	ec51 0b17 	vmov	r0, r1, d7
 8007e40:	2300      	movs	r3, #0
 8007e42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007e46:	f7f8 fe3f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e4a:	4680      	mov	r8, r0
 8007e4c:	b158      	cbz	r0, 8007e66 <_dtoa_r+0xce>
 8007e4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007e50:	2301      	movs	r3, #1
 8007e52:	6013      	str	r3, [r2, #0]
 8007e54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007e56:	b113      	cbz	r3, 8007e5e <_dtoa_r+0xc6>
 8007e58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007e5a:	4b86      	ldr	r3, [pc, #536]	@ (8008074 <_dtoa_r+0x2dc>)
 8007e5c:	6013      	str	r3, [r2, #0]
 8007e5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008088 <_dtoa_r+0x2f0>
 8007e62:	f000 bd40 	b.w	80088e6 <_dtoa_r+0xb4e>
 8007e66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007e6a:	aa14      	add	r2, sp, #80	@ 0x50
 8007e6c:	a915      	add	r1, sp, #84	@ 0x54
 8007e6e:	4648      	mov	r0, r9
 8007e70:	f001 fa3e 	bl	80092f0 <__d2b>
 8007e74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007e78:	9002      	str	r0, [sp, #8]
 8007e7a:	2e00      	cmp	r6, #0
 8007e7c:	d078      	beq.n	8007f70 <_dtoa_r+0x1d8>
 8007e7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007e8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007e90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007e94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007e98:	4619      	mov	r1, r3
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	4b76      	ldr	r3, [pc, #472]	@ (8008078 <_dtoa_r+0x2e0>)
 8007e9e:	f7f8 f9f3 	bl	8000288 <__aeabi_dsub>
 8007ea2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008050 <_dtoa_r+0x2b8>)
 8007ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea8:	f7f8 fba6 	bl	80005f8 <__aeabi_dmul>
 8007eac:	a36a      	add	r3, pc, #424	@ (adr r3, 8008058 <_dtoa_r+0x2c0>)
 8007eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb2:	f7f8 f9eb 	bl	800028c <__adddf3>
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	4630      	mov	r0, r6
 8007eba:	460d      	mov	r5, r1
 8007ebc:	f7f8 fb32 	bl	8000524 <__aeabi_i2d>
 8007ec0:	a367      	add	r3, pc, #412	@ (adr r3, 8008060 <_dtoa_r+0x2c8>)
 8007ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec6:	f7f8 fb97 	bl	80005f8 <__aeabi_dmul>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	460b      	mov	r3, r1
 8007ece:	4620      	mov	r0, r4
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7f8 f9db 	bl	800028c <__adddf3>
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	460d      	mov	r5, r1
 8007eda:	f7f8 fe3d 	bl	8000b58 <__aeabi_d2iz>
 8007ede:	2200      	movs	r2, #0
 8007ee0:	4607      	mov	r7, r0
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4620      	mov	r0, r4
 8007ee6:	4629      	mov	r1, r5
 8007ee8:	f7f8 fdf8 	bl	8000adc <__aeabi_dcmplt>
 8007eec:	b140      	cbz	r0, 8007f00 <_dtoa_r+0x168>
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f7f8 fb18 	bl	8000524 <__aeabi_i2d>
 8007ef4:	4622      	mov	r2, r4
 8007ef6:	462b      	mov	r3, r5
 8007ef8:	f7f8 fde6 	bl	8000ac8 <__aeabi_dcmpeq>
 8007efc:	b900      	cbnz	r0, 8007f00 <_dtoa_r+0x168>
 8007efe:	3f01      	subs	r7, #1
 8007f00:	2f16      	cmp	r7, #22
 8007f02:	d852      	bhi.n	8007faa <_dtoa_r+0x212>
 8007f04:	4b5d      	ldr	r3, [pc, #372]	@ (800807c <_dtoa_r+0x2e4>)
 8007f06:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f12:	f7f8 fde3 	bl	8000adc <__aeabi_dcmplt>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	d049      	beq.n	8007fae <_dtoa_r+0x216>
 8007f1a:	3f01      	subs	r7, #1
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007f20:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007f22:	1b9b      	subs	r3, r3, r6
 8007f24:	1e5a      	subs	r2, r3, #1
 8007f26:	bf45      	ittet	mi
 8007f28:	f1c3 0301 	rsbmi	r3, r3, #1
 8007f2c:	9300      	strmi	r3, [sp, #0]
 8007f2e:	2300      	movpl	r3, #0
 8007f30:	2300      	movmi	r3, #0
 8007f32:	9206      	str	r2, [sp, #24]
 8007f34:	bf54      	ite	pl
 8007f36:	9300      	strpl	r3, [sp, #0]
 8007f38:	9306      	strmi	r3, [sp, #24]
 8007f3a:	2f00      	cmp	r7, #0
 8007f3c:	db39      	blt.n	8007fb2 <_dtoa_r+0x21a>
 8007f3e:	9b06      	ldr	r3, [sp, #24]
 8007f40:	970d      	str	r7, [sp, #52]	@ 0x34
 8007f42:	443b      	add	r3, r7
 8007f44:	9306      	str	r3, [sp, #24]
 8007f46:	2300      	movs	r3, #0
 8007f48:	9308      	str	r3, [sp, #32]
 8007f4a:	9b07      	ldr	r3, [sp, #28]
 8007f4c:	2b09      	cmp	r3, #9
 8007f4e:	d863      	bhi.n	8008018 <_dtoa_r+0x280>
 8007f50:	2b05      	cmp	r3, #5
 8007f52:	bfc4      	itt	gt
 8007f54:	3b04      	subgt	r3, #4
 8007f56:	9307      	strgt	r3, [sp, #28]
 8007f58:	9b07      	ldr	r3, [sp, #28]
 8007f5a:	f1a3 0302 	sub.w	r3, r3, #2
 8007f5e:	bfcc      	ite	gt
 8007f60:	2400      	movgt	r4, #0
 8007f62:	2401      	movle	r4, #1
 8007f64:	2b03      	cmp	r3, #3
 8007f66:	d863      	bhi.n	8008030 <_dtoa_r+0x298>
 8007f68:	e8df f003 	tbb	[pc, r3]
 8007f6c:	2b375452 	.word	0x2b375452
 8007f70:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007f74:	441e      	add	r6, r3
 8007f76:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007f7a:	2b20      	cmp	r3, #32
 8007f7c:	bfc1      	itttt	gt
 8007f7e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007f82:	409f      	lslgt	r7, r3
 8007f84:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007f88:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007f8c:	bfd6      	itet	le
 8007f8e:	f1c3 0320 	rsble	r3, r3, #32
 8007f92:	ea47 0003 	orrgt.w	r0, r7, r3
 8007f96:	fa04 f003 	lslle.w	r0, r4, r3
 8007f9a:	f7f8 fab3 	bl	8000504 <__aeabi_ui2d>
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007fa4:	3e01      	subs	r6, #1
 8007fa6:	9212      	str	r2, [sp, #72]	@ 0x48
 8007fa8:	e776      	b.n	8007e98 <_dtoa_r+0x100>
 8007faa:	2301      	movs	r3, #1
 8007fac:	e7b7      	b.n	8007f1e <_dtoa_r+0x186>
 8007fae:	9010      	str	r0, [sp, #64]	@ 0x40
 8007fb0:	e7b6      	b.n	8007f20 <_dtoa_r+0x188>
 8007fb2:	9b00      	ldr	r3, [sp, #0]
 8007fb4:	1bdb      	subs	r3, r3, r7
 8007fb6:	9300      	str	r3, [sp, #0]
 8007fb8:	427b      	negs	r3, r7
 8007fba:	9308      	str	r3, [sp, #32]
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	930d      	str	r3, [sp, #52]	@ 0x34
 8007fc0:	e7c3      	b.n	8007f4a <_dtoa_r+0x1b2>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fc6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fc8:	eb07 0b03 	add.w	fp, r7, r3
 8007fcc:	f10b 0301 	add.w	r3, fp, #1
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	9303      	str	r3, [sp, #12]
 8007fd4:	bfb8      	it	lt
 8007fd6:	2301      	movlt	r3, #1
 8007fd8:	e006      	b.n	8007fe8 <_dtoa_r+0x250>
 8007fda:	2301      	movs	r3, #1
 8007fdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	dd28      	ble.n	8008036 <_dtoa_r+0x29e>
 8007fe4:	469b      	mov	fp, r3
 8007fe6:	9303      	str	r3, [sp, #12]
 8007fe8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007fec:	2100      	movs	r1, #0
 8007fee:	2204      	movs	r2, #4
 8007ff0:	f102 0514 	add.w	r5, r2, #20
 8007ff4:	429d      	cmp	r5, r3
 8007ff6:	d926      	bls.n	8008046 <_dtoa_r+0x2ae>
 8007ff8:	6041      	str	r1, [r0, #4]
 8007ffa:	4648      	mov	r0, r9
 8007ffc:	f000 fd9c 	bl	8008b38 <_Balloc>
 8008000:	4682      	mov	sl, r0
 8008002:	2800      	cmp	r0, #0
 8008004:	d142      	bne.n	800808c <_dtoa_r+0x2f4>
 8008006:	4b1e      	ldr	r3, [pc, #120]	@ (8008080 <_dtoa_r+0x2e8>)
 8008008:	4602      	mov	r2, r0
 800800a:	f240 11af 	movw	r1, #431	@ 0x1af
 800800e:	e6da      	b.n	8007dc6 <_dtoa_r+0x2e>
 8008010:	2300      	movs	r3, #0
 8008012:	e7e3      	b.n	8007fdc <_dtoa_r+0x244>
 8008014:	2300      	movs	r3, #0
 8008016:	e7d5      	b.n	8007fc4 <_dtoa_r+0x22c>
 8008018:	2401      	movs	r4, #1
 800801a:	2300      	movs	r3, #0
 800801c:	9307      	str	r3, [sp, #28]
 800801e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008020:	f04f 3bff 	mov.w	fp, #4294967295
 8008024:	2200      	movs	r2, #0
 8008026:	f8cd b00c 	str.w	fp, [sp, #12]
 800802a:	2312      	movs	r3, #18
 800802c:	920c      	str	r2, [sp, #48]	@ 0x30
 800802e:	e7db      	b.n	8007fe8 <_dtoa_r+0x250>
 8008030:	2301      	movs	r3, #1
 8008032:	9309      	str	r3, [sp, #36]	@ 0x24
 8008034:	e7f4      	b.n	8008020 <_dtoa_r+0x288>
 8008036:	f04f 0b01 	mov.w	fp, #1
 800803a:	f8cd b00c 	str.w	fp, [sp, #12]
 800803e:	465b      	mov	r3, fp
 8008040:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008044:	e7d0      	b.n	8007fe8 <_dtoa_r+0x250>
 8008046:	3101      	adds	r1, #1
 8008048:	0052      	lsls	r2, r2, #1
 800804a:	e7d1      	b.n	8007ff0 <_dtoa_r+0x258>
 800804c:	f3af 8000 	nop.w
 8008050:	636f4361 	.word	0x636f4361
 8008054:	3fd287a7 	.word	0x3fd287a7
 8008058:	8b60c8b3 	.word	0x8b60c8b3
 800805c:	3fc68a28 	.word	0x3fc68a28
 8008060:	509f79fb 	.word	0x509f79fb
 8008064:	3fd34413 	.word	0x3fd34413
 8008068:	0800b3ca 	.word	0x0800b3ca
 800806c:	0800b3e1 	.word	0x0800b3e1
 8008070:	7ff00000 	.word	0x7ff00000
 8008074:	0800b395 	.word	0x0800b395
 8008078:	3ff80000 	.word	0x3ff80000
 800807c:	0800b590 	.word	0x0800b590
 8008080:	0800b439 	.word	0x0800b439
 8008084:	0800b3c6 	.word	0x0800b3c6
 8008088:	0800b394 	.word	0x0800b394
 800808c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008090:	6018      	str	r0, [r3, #0]
 8008092:	9b03      	ldr	r3, [sp, #12]
 8008094:	2b0e      	cmp	r3, #14
 8008096:	f200 80a1 	bhi.w	80081dc <_dtoa_r+0x444>
 800809a:	2c00      	cmp	r4, #0
 800809c:	f000 809e 	beq.w	80081dc <_dtoa_r+0x444>
 80080a0:	2f00      	cmp	r7, #0
 80080a2:	dd33      	ble.n	800810c <_dtoa_r+0x374>
 80080a4:	4b9c      	ldr	r3, [pc, #624]	@ (8008318 <_dtoa_r+0x580>)
 80080a6:	f007 020f 	and.w	r2, r7, #15
 80080aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080ae:	ed93 7b00 	vldr	d7, [r3]
 80080b2:	05f8      	lsls	r0, r7, #23
 80080b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80080b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80080bc:	d516      	bpl.n	80080ec <_dtoa_r+0x354>
 80080be:	4b97      	ldr	r3, [pc, #604]	@ (800831c <_dtoa_r+0x584>)
 80080c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80080c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080c8:	f7f8 fbc0 	bl	800084c <__aeabi_ddiv>
 80080cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080d0:	f004 040f 	and.w	r4, r4, #15
 80080d4:	2603      	movs	r6, #3
 80080d6:	4d91      	ldr	r5, [pc, #580]	@ (800831c <_dtoa_r+0x584>)
 80080d8:	b954      	cbnz	r4, 80080f0 <_dtoa_r+0x358>
 80080da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80080de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080e2:	f7f8 fbb3 	bl	800084c <__aeabi_ddiv>
 80080e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80080ea:	e028      	b.n	800813e <_dtoa_r+0x3a6>
 80080ec:	2602      	movs	r6, #2
 80080ee:	e7f2      	b.n	80080d6 <_dtoa_r+0x33e>
 80080f0:	07e1      	lsls	r1, r4, #31
 80080f2:	d508      	bpl.n	8008106 <_dtoa_r+0x36e>
 80080f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80080f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80080fc:	f7f8 fa7c 	bl	80005f8 <__aeabi_dmul>
 8008100:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008104:	3601      	adds	r6, #1
 8008106:	1064      	asrs	r4, r4, #1
 8008108:	3508      	adds	r5, #8
 800810a:	e7e5      	b.n	80080d8 <_dtoa_r+0x340>
 800810c:	f000 80af 	beq.w	800826e <_dtoa_r+0x4d6>
 8008110:	427c      	negs	r4, r7
 8008112:	4b81      	ldr	r3, [pc, #516]	@ (8008318 <_dtoa_r+0x580>)
 8008114:	4d81      	ldr	r5, [pc, #516]	@ (800831c <_dtoa_r+0x584>)
 8008116:	f004 020f 	and.w	r2, r4, #15
 800811a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800811e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008122:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008126:	f7f8 fa67 	bl	80005f8 <__aeabi_dmul>
 800812a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800812e:	1124      	asrs	r4, r4, #4
 8008130:	2300      	movs	r3, #0
 8008132:	2602      	movs	r6, #2
 8008134:	2c00      	cmp	r4, #0
 8008136:	f040 808f 	bne.w	8008258 <_dtoa_r+0x4c0>
 800813a:	2b00      	cmp	r3, #0
 800813c:	d1d3      	bne.n	80080e6 <_dtoa_r+0x34e>
 800813e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008140:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008144:	2b00      	cmp	r3, #0
 8008146:	f000 8094 	beq.w	8008272 <_dtoa_r+0x4da>
 800814a:	4b75      	ldr	r3, [pc, #468]	@ (8008320 <_dtoa_r+0x588>)
 800814c:	2200      	movs	r2, #0
 800814e:	4620      	mov	r0, r4
 8008150:	4629      	mov	r1, r5
 8008152:	f7f8 fcc3 	bl	8000adc <__aeabi_dcmplt>
 8008156:	2800      	cmp	r0, #0
 8008158:	f000 808b 	beq.w	8008272 <_dtoa_r+0x4da>
 800815c:	9b03      	ldr	r3, [sp, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	f000 8087 	beq.w	8008272 <_dtoa_r+0x4da>
 8008164:	f1bb 0f00 	cmp.w	fp, #0
 8008168:	dd34      	ble.n	80081d4 <_dtoa_r+0x43c>
 800816a:	4620      	mov	r0, r4
 800816c:	4b6d      	ldr	r3, [pc, #436]	@ (8008324 <_dtoa_r+0x58c>)
 800816e:	2200      	movs	r2, #0
 8008170:	4629      	mov	r1, r5
 8008172:	f7f8 fa41 	bl	80005f8 <__aeabi_dmul>
 8008176:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800817a:	f107 38ff 	add.w	r8, r7, #4294967295
 800817e:	3601      	adds	r6, #1
 8008180:	465c      	mov	r4, fp
 8008182:	4630      	mov	r0, r6
 8008184:	f7f8 f9ce 	bl	8000524 <__aeabi_i2d>
 8008188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800818c:	f7f8 fa34 	bl	80005f8 <__aeabi_dmul>
 8008190:	4b65      	ldr	r3, [pc, #404]	@ (8008328 <_dtoa_r+0x590>)
 8008192:	2200      	movs	r2, #0
 8008194:	f7f8 f87a 	bl	800028c <__adddf3>
 8008198:	4605      	mov	r5, r0
 800819a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800819e:	2c00      	cmp	r4, #0
 80081a0:	d16a      	bne.n	8008278 <_dtoa_r+0x4e0>
 80081a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081a6:	4b61      	ldr	r3, [pc, #388]	@ (800832c <_dtoa_r+0x594>)
 80081a8:	2200      	movs	r2, #0
 80081aa:	f7f8 f86d 	bl	8000288 <__aeabi_dsub>
 80081ae:	4602      	mov	r2, r0
 80081b0:	460b      	mov	r3, r1
 80081b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80081b6:	462a      	mov	r2, r5
 80081b8:	4633      	mov	r3, r6
 80081ba:	f7f8 fcad 	bl	8000b18 <__aeabi_dcmpgt>
 80081be:	2800      	cmp	r0, #0
 80081c0:	f040 8298 	bne.w	80086f4 <_dtoa_r+0x95c>
 80081c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081c8:	462a      	mov	r2, r5
 80081ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80081ce:	f7f8 fc85 	bl	8000adc <__aeabi_dcmplt>
 80081d2:	bb38      	cbnz	r0, 8008224 <_dtoa_r+0x48c>
 80081d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80081d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80081dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80081de:	2b00      	cmp	r3, #0
 80081e0:	f2c0 8157 	blt.w	8008492 <_dtoa_r+0x6fa>
 80081e4:	2f0e      	cmp	r7, #14
 80081e6:	f300 8154 	bgt.w	8008492 <_dtoa_r+0x6fa>
 80081ea:	4b4b      	ldr	r3, [pc, #300]	@ (8008318 <_dtoa_r+0x580>)
 80081ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80081f0:	ed93 7b00 	vldr	d7, [r3]
 80081f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	ed8d 7b00 	vstr	d7, [sp]
 80081fc:	f280 80e5 	bge.w	80083ca <_dtoa_r+0x632>
 8008200:	9b03      	ldr	r3, [sp, #12]
 8008202:	2b00      	cmp	r3, #0
 8008204:	f300 80e1 	bgt.w	80083ca <_dtoa_r+0x632>
 8008208:	d10c      	bne.n	8008224 <_dtoa_r+0x48c>
 800820a:	4b48      	ldr	r3, [pc, #288]	@ (800832c <_dtoa_r+0x594>)
 800820c:	2200      	movs	r2, #0
 800820e:	ec51 0b17 	vmov	r0, r1, d7
 8008212:	f7f8 f9f1 	bl	80005f8 <__aeabi_dmul>
 8008216:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800821a:	f7f8 fc73 	bl	8000b04 <__aeabi_dcmpge>
 800821e:	2800      	cmp	r0, #0
 8008220:	f000 8266 	beq.w	80086f0 <_dtoa_r+0x958>
 8008224:	2400      	movs	r4, #0
 8008226:	4625      	mov	r5, r4
 8008228:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800822a:	4656      	mov	r6, sl
 800822c:	ea6f 0803 	mvn.w	r8, r3
 8008230:	2700      	movs	r7, #0
 8008232:	4621      	mov	r1, r4
 8008234:	4648      	mov	r0, r9
 8008236:	f000 fcbf 	bl	8008bb8 <_Bfree>
 800823a:	2d00      	cmp	r5, #0
 800823c:	f000 80bd 	beq.w	80083ba <_dtoa_r+0x622>
 8008240:	b12f      	cbz	r7, 800824e <_dtoa_r+0x4b6>
 8008242:	42af      	cmp	r7, r5
 8008244:	d003      	beq.n	800824e <_dtoa_r+0x4b6>
 8008246:	4639      	mov	r1, r7
 8008248:	4648      	mov	r0, r9
 800824a:	f000 fcb5 	bl	8008bb8 <_Bfree>
 800824e:	4629      	mov	r1, r5
 8008250:	4648      	mov	r0, r9
 8008252:	f000 fcb1 	bl	8008bb8 <_Bfree>
 8008256:	e0b0      	b.n	80083ba <_dtoa_r+0x622>
 8008258:	07e2      	lsls	r2, r4, #31
 800825a:	d505      	bpl.n	8008268 <_dtoa_r+0x4d0>
 800825c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008260:	f7f8 f9ca 	bl	80005f8 <__aeabi_dmul>
 8008264:	3601      	adds	r6, #1
 8008266:	2301      	movs	r3, #1
 8008268:	1064      	asrs	r4, r4, #1
 800826a:	3508      	adds	r5, #8
 800826c:	e762      	b.n	8008134 <_dtoa_r+0x39c>
 800826e:	2602      	movs	r6, #2
 8008270:	e765      	b.n	800813e <_dtoa_r+0x3a6>
 8008272:	9c03      	ldr	r4, [sp, #12]
 8008274:	46b8      	mov	r8, r7
 8008276:	e784      	b.n	8008182 <_dtoa_r+0x3ea>
 8008278:	4b27      	ldr	r3, [pc, #156]	@ (8008318 <_dtoa_r+0x580>)
 800827a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800827c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008280:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008284:	4454      	add	r4, sl
 8008286:	2900      	cmp	r1, #0
 8008288:	d054      	beq.n	8008334 <_dtoa_r+0x59c>
 800828a:	4929      	ldr	r1, [pc, #164]	@ (8008330 <_dtoa_r+0x598>)
 800828c:	2000      	movs	r0, #0
 800828e:	f7f8 fadd 	bl	800084c <__aeabi_ddiv>
 8008292:	4633      	mov	r3, r6
 8008294:	462a      	mov	r2, r5
 8008296:	f7f7 fff7 	bl	8000288 <__aeabi_dsub>
 800829a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800829e:	4656      	mov	r6, sl
 80082a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082a4:	f7f8 fc58 	bl	8000b58 <__aeabi_d2iz>
 80082a8:	4605      	mov	r5, r0
 80082aa:	f7f8 f93b 	bl	8000524 <__aeabi_i2d>
 80082ae:	4602      	mov	r2, r0
 80082b0:	460b      	mov	r3, r1
 80082b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082b6:	f7f7 ffe7 	bl	8000288 <__aeabi_dsub>
 80082ba:	3530      	adds	r5, #48	@ 0x30
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80082c4:	f806 5b01 	strb.w	r5, [r6], #1
 80082c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082cc:	f7f8 fc06 	bl	8000adc <__aeabi_dcmplt>
 80082d0:	2800      	cmp	r0, #0
 80082d2:	d172      	bne.n	80083ba <_dtoa_r+0x622>
 80082d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082d8:	4911      	ldr	r1, [pc, #68]	@ (8008320 <_dtoa_r+0x588>)
 80082da:	2000      	movs	r0, #0
 80082dc:	f7f7 ffd4 	bl	8000288 <__aeabi_dsub>
 80082e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80082e4:	f7f8 fbfa 	bl	8000adc <__aeabi_dcmplt>
 80082e8:	2800      	cmp	r0, #0
 80082ea:	f040 80b4 	bne.w	8008456 <_dtoa_r+0x6be>
 80082ee:	42a6      	cmp	r6, r4
 80082f0:	f43f af70 	beq.w	80081d4 <_dtoa_r+0x43c>
 80082f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80082f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008324 <_dtoa_r+0x58c>)
 80082fa:	2200      	movs	r2, #0
 80082fc:	f7f8 f97c 	bl	80005f8 <__aeabi_dmul>
 8008300:	4b08      	ldr	r3, [pc, #32]	@ (8008324 <_dtoa_r+0x58c>)
 8008302:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008306:	2200      	movs	r2, #0
 8008308:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800830c:	f7f8 f974 	bl	80005f8 <__aeabi_dmul>
 8008310:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008314:	e7c4      	b.n	80082a0 <_dtoa_r+0x508>
 8008316:	bf00      	nop
 8008318:	0800b590 	.word	0x0800b590
 800831c:	0800b568 	.word	0x0800b568
 8008320:	3ff00000 	.word	0x3ff00000
 8008324:	40240000 	.word	0x40240000
 8008328:	401c0000 	.word	0x401c0000
 800832c:	40140000 	.word	0x40140000
 8008330:	3fe00000 	.word	0x3fe00000
 8008334:	4631      	mov	r1, r6
 8008336:	4628      	mov	r0, r5
 8008338:	f7f8 f95e 	bl	80005f8 <__aeabi_dmul>
 800833c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008340:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008342:	4656      	mov	r6, sl
 8008344:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008348:	f7f8 fc06 	bl	8000b58 <__aeabi_d2iz>
 800834c:	4605      	mov	r5, r0
 800834e:	f7f8 f8e9 	bl	8000524 <__aeabi_i2d>
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800835a:	f7f7 ff95 	bl	8000288 <__aeabi_dsub>
 800835e:	3530      	adds	r5, #48	@ 0x30
 8008360:	f806 5b01 	strb.w	r5, [r6], #1
 8008364:	4602      	mov	r2, r0
 8008366:	460b      	mov	r3, r1
 8008368:	42a6      	cmp	r6, r4
 800836a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800836e:	f04f 0200 	mov.w	r2, #0
 8008372:	d124      	bne.n	80083be <_dtoa_r+0x626>
 8008374:	4baf      	ldr	r3, [pc, #700]	@ (8008634 <_dtoa_r+0x89c>)
 8008376:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800837a:	f7f7 ff87 	bl	800028c <__adddf3>
 800837e:	4602      	mov	r2, r0
 8008380:	460b      	mov	r3, r1
 8008382:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008386:	f7f8 fbc7 	bl	8000b18 <__aeabi_dcmpgt>
 800838a:	2800      	cmp	r0, #0
 800838c:	d163      	bne.n	8008456 <_dtoa_r+0x6be>
 800838e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008392:	49a8      	ldr	r1, [pc, #672]	@ (8008634 <_dtoa_r+0x89c>)
 8008394:	2000      	movs	r0, #0
 8008396:	f7f7 ff77 	bl	8000288 <__aeabi_dsub>
 800839a:	4602      	mov	r2, r0
 800839c:	460b      	mov	r3, r1
 800839e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083a2:	f7f8 fb9b 	bl	8000adc <__aeabi_dcmplt>
 80083a6:	2800      	cmp	r0, #0
 80083a8:	f43f af14 	beq.w	80081d4 <_dtoa_r+0x43c>
 80083ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80083ae:	1e73      	subs	r3, r6, #1
 80083b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80083b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083b6:	2b30      	cmp	r3, #48	@ 0x30
 80083b8:	d0f8      	beq.n	80083ac <_dtoa_r+0x614>
 80083ba:	4647      	mov	r7, r8
 80083bc:	e03b      	b.n	8008436 <_dtoa_r+0x69e>
 80083be:	4b9e      	ldr	r3, [pc, #632]	@ (8008638 <_dtoa_r+0x8a0>)
 80083c0:	f7f8 f91a 	bl	80005f8 <__aeabi_dmul>
 80083c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083c8:	e7bc      	b.n	8008344 <_dtoa_r+0x5ac>
 80083ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80083ce:	4656      	mov	r6, sl
 80083d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083d4:	4620      	mov	r0, r4
 80083d6:	4629      	mov	r1, r5
 80083d8:	f7f8 fa38 	bl	800084c <__aeabi_ddiv>
 80083dc:	f7f8 fbbc 	bl	8000b58 <__aeabi_d2iz>
 80083e0:	4680      	mov	r8, r0
 80083e2:	f7f8 f89f 	bl	8000524 <__aeabi_i2d>
 80083e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083ea:	f7f8 f905 	bl	80005f8 <__aeabi_dmul>
 80083ee:	4602      	mov	r2, r0
 80083f0:	460b      	mov	r3, r1
 80083f2:	4620      	mov	r0, r4
 80083f4:	4629      	mov	r1, r5
 80083f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80083fa:	f7f7 ff45 	bl	8000288 <__aeabi_dsub>
 80083fe:	f806 4b01 	strb.w	r4, [r6], #1
 8008402:	9d03      	ldr	r5, [sp, #12]
 8008404:	eba6 040a 	sub.w	r4, r6, sl
 8008408:	42a5      	cmp	r5, r4
 800840a:	4602      	mov	r2, r0
 800840c:	460b      	mov	r3, r1
 800840e:	d133      	bne.n	8008478 <_dtoa_r+0x6e0>
 8008410:	f7f7 ff3c 	bl	800028c <__adddf3>
 8008414:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008418:	4604      	mov	r4, r0
 800841a:	460d      	mov	r5, r1
 800841c:	f7f8 fb7c 	bl	8000b18 <__aeabi_dcmpgt>
 8008420:	b9c0      	cbnz	r0, 8008454 <_dtoa_r+0x6bc>
 8008422:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008426:	4620      	mov	r0, r4
 8008428:	4629      	mov	r1, r5
 800842a:	f7f8 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800842e:	b110      	cbz	r0, 8008436 <_dtoa_r+0x69e>
 8008430:	f018 0f01 	tst.w	r8, #1
 8008434:	d10e      	bne.n	8008454 <_dtoa_r+0x6bc>
 8008436:	9902      	ldr	r1, [sp, #8]
 8008438:	4648      	mov	r0, r9
 800843a:	f000 fbbd 	bl	8008bb8 <_Bfree>
 800843e:	2300      	movs	r3, #0
 8008440:	7033      	strb	r3, [r6, #0]
 8008442:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008444:	3701      	adds	r7, #1
 8008446:	601f      	str	r7, [r3, #0]
 8008448:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800844a:	2b00      	cmp	r3, #0
 800844c:	f000 824b 	beq.w	80088e6 <_dtoa_r+0xb4e>
 8008450:	601e      	str	r6, [r3, #0]
 8008452:	e248      	b.n	80088e6 <_dtoa_r+0xb4e>
 8008454:	46b8      	mov	r8, r7
 8008456:	4633      	mov	r3, r6
 8008458:	461e      	mov	r6, r3
 800845a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800845e:	2a39      	cmp	r2, #57	@ 0x39
 8008460:	d106      	bne.n	8008470 <_dtoa_r+0x6d8>
 8008462:	459a      	cmp	sl, r3
 8008464:	d1f8      	bne.n	8008458 <_dtoa_r+0x6c0>
 8008466:	2230      	movs	r2, #48	@ 0x30
 8008468:	f108 0801 	add.w	r8, r8, #1
 800846c:	f88a 2000 	strb.w	r2, [sl]
 8008470:	781a      	ldrb	r2, [r3, #0]
 8008472:	3201      	adds	r2, #1
 8008474:	701a      	strb	r2, [r3, #0]
 8008476:	e7a0      	b.n	80083ba <_dtoa_r+0x622>
 8008478:	4b6f      	ldr	r3, [pc, #444]	@ (8008638 <_dtoa_r+0x8a0>)
 800847a:	2200      	movs	r2, #0
 800847c:	f7f8 f8bc 	bl	80005f8 <__aeabi_dmul>
 8008480:	2200      	movs	r2, #0
 8008482:	2300      	movs	r3, #0
 8008484:	4604      	mov	r4, r0
 8008486:	460d      	mov	r5, r1
 8008488:	f7f8 fb1e 	bl	8000ac8 <__aeabi_dcmpeq>
 800848c:	2800      	cmp	r0, #0
 800848e:	d09f      	beq.n	80083d0 <_dtoa_r+0x638>
 8008490:	e7d1      	b.n	8008436 <_dtoa_r+0x69e>
 8008492:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008494:	2a00      	cmp	r2, #0
 8008496:	f000 80ea 	beq.w	800866e <_dtoa_r+0x8d6>
 800849a:	9a07      	ldr	r2, [sp, #28]
 800849c:	2a01      	cmp	r2, #1
 800849e:	f300 80cd 	bgt.w	800863c <_dtoa_r+0x8a4>
 80084a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80084a4:	2a00      	cmp	r2, #0
 80084a6:	f000 80c1 	beq.w	800862c <_dtoa_r+0x894>
 80084aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80084ae:	9c08      	ldr	r4, [sp, #32]
 80084b0:	9e00      	ldr	r6, [sp, #0]
 80084b2:	9a00      	ldr	r2, [sp, #0]
 80084b4:	441a      	add	r2, r3
 80084b6:	9200      	str	r2, [sp, #0]
 80084b8:	9a06      	ldr	r2, [sp, #24]
 80084ba:	2101      	movs	r1, #1
 80084bc:	441a      	add	r2, r3
 80084be:	4648      	mov	r0, r9
 80084c0:	9206      	str	r2, [sp, #24]
 80084c2:	f000 fc77 	bl	8008db4 <__i2b>
 80084c6:	4605      	mov	r5, r0
 80084c8:	b166      	cbz	r6, 80084e4 <_dtoa_r+0x74c>
 80084ca:	9b06      	ldr	r3, [sp, #24]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	dd09      	ble.n	80084e4 <_dtoa_r+0x74c>
 80084d0:	42b3      	cmp	r3, r6
 80084d2:	9a00      	ldr	r2, [sp, #0]
 80084d4:	bfa8      	it	ge
 80084d6:	4633      	movge	r3, r6
 80084d8:	1ad2      	subs	r2, r2, r3
 80084da:	9200      	str	r2, [sp, #0]
 80084dc:	9a06      	ldr	r2, [sp, #24]
 80084de:	1af6      	subs	r6, r6, r3
 80084e0:	1ad3      	subs	r3, r2, r3
 80084e2:	9306      	str	r3, [sp, #24]
 80084e4:	9b08      	ldr	r3, [sp, #32]
 80084e6:	b30b      	cbz	r3, 800852c <_dtoa_r+0x794>
 80084e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	f000 80c6 	beq.w	800867c <_dtoa_r+0x8e4>
 80084f0:	2c00      	cmp	r4, #0
 80084f2:	f000 80c0 	beq.w	8008676 <_dtoa_r+0x8de>
 80084f6:	4629      	mov	r1, r5
 80084f8:	4622      	mov	r2, r4
 80084fa:	4648      	mov	r0, r9
 80084fc:	f000 fd12 	bl	8008f24 <__pow5mult>
 8008500:	9a02      	ldr	r2, [sp, #8]
 8008502:	4601      	mov	r1, r0
 8008504:	4605      	mov	r5, r0
 8008506:	4648      	mov	r0, r9
 8008508:	f000 fc6a 	bl	8008de0 <__multiply>
 800850c:	9902      	ldr	r1, [sp, #8]
 800850e:	4680      	mov	r8, r0
 8008510:	4648      	mov	r0, r9
 8008512:	f000 fb51 	bl	8008bb8 <_Bfree>
 8008516:	9b08      	ldr	r3, [sp, #32]
 8008518:	1b1b      	subs	r3, r3, r4
 800851a:	9308      	str	r3, [sp, #32]
 800851c:	f000 80b1 	beq.w	8008682 <_dtoa_r+0x8ea>
 8008520:	9a08      	ldr	r2, [sp, #32]
 8008522:	4641      	mov	r1, r8
 8008524:	4648      	mov	r0, r9
 8008526:	f000 fcfd 	bl	8008f24 <__pow5mult>
 800852a:	9002      	str	r0, [sp, #8]
 800852c:	2101      	movs	r1, #1
 800852e:	4648      	mov	r0, r9
 8008530:	f000 fc40 	bl	8008db4 <__i2b>
 8008534:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008536:	4604      	mov	r4, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	f000 81d8 	beq.w	80088ee <_dtoa_r+0xb56>
 800853e:	461a      	mov	r2, r3
 8008540:	4601      	mov	r1, r0
 8008542:	4648      	mov	r0, r9
 8008544:	f000 fcee 	bl	8008f24 <__pow5mult>
 8008548:	9b07      	ldr	r3, [sp, #28]
 800854a:	2b01      	cmp	r3, #1
 800854c:	4604      	mov	r4, r0
 800854e:	f300 809f 	bgt.w	8008690 <_dtoa_r+0x8f8>
 8008552:	9b04      	ldr	r3, [sp, #16]
 8008554:	2b00      	cmp	r3, #0
 8008556:	f040 8097 	bne.w	8008688 <_dtoa_r+0x8f0>
 800855a:	9b05      	ldr	r3, [sp, #20]
 800855c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008560:	2b00      	cmp	r3, #0
 8008562:	f040 8093 	bne.w	800868c <_dtoa_r+0x8f4>
 8008566:	9b05      	ldr	r3, [sp, #20]
 8008568:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800856c:	0d1b      	lsrs	r3, r3, #20
 800856e:	051b      	lsls	r3, r3, #20
 8008570:	b133      	cbz	r3, 8008580 <_dtoa_r+0x7e8>
 8008572:	9b00      	ldr	r3, [sp, #0]
 8008574:	3301      	adds	r3, #1
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	9b06      	ldr	r3, [sp, #24]
 800857a:	3301      	adds	r3, #1
 800857c:	9306      	str	r3, [sp, #24]
 800857e:	2301      	movs	r3, #1
 8008580:	9308      	str	r3, [sp, #32]
 8008582:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 81b8 	beq.w	80088fa <_dtoa_r+0xb62>
 800858a:	6923      	ldr	r3, [r4, #16]
 800858c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008590:	6918      	ldr	r0, [r3, #16]
 8008592:	f000 fbc3 	bl	8008d1c <__hi0bits>
 8008596:	f1c0 0020 	rsb	r0, r0, #32
 800859a:	9b06      	ldr	r3, [sp, #24]
 800859c:	4418      	add	r0, r3
 800859e:	f010 001f 	ands.w	r0, r0, #31
 80085a2:	f000 8082 	beq.w	80086aa <_dtoa_r+0x912>
 80085a6:	f1c0 0320 	rsb	r3, r0, #32
 80085aa:	2b04      	cmp	r3, #4
 80085ac:	dd73      	ble.n	8008696 <_dtoa_r+0x8fe>
 80085ae:	9b00      	ldr	r3, [sp, #0]
 80085b0:	f1c0 001c 	rsb	r0, r0, #28
 80085b4:	4403      	add	r3, r0
 80085b6:	9300      	str	r3, [sp, #0]
 80085b8:	9b06      	ldr	r3, [sp, #24]
 80085ba:	4403      	add	r3, r0
 80085bc:	4406      	add	r6, r0
 80085be:	9306      	str	r3, [sp, #24]
 80085c0:	9b00      	ldr	r3, [sp, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	dd05      	ble.n	80085d2 <_dtoa_r+0x83a>
 80085c6:	9902      	ldr	r1, [sp, #8]
 80085c8:	461a      	mov	r2, r3
 80085ca:	4648      	mov	r0, r9
 80085cc:	f000 fd04 	bl	8008fd8 <__lshift>
 80085d0:	9002      	str	r0, [sp, #8]
 80085d2:	9b06      	ldr	r3, [sp, #24]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	dd05      	ble.n	80085e4 <_dtoa_r+0x84c>
 80085d8:	4621      	mov	r1, r4
 80085da:	461a      	mov	r2, r3
 80085dc:	4648      	mov	r0, r9
 80085de:	f000 fcfb 	bl	8008fd8 <__lshift>
 80085e2:	4604      	mov	r4, r0
 80085e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d061      	beq.n	80086ae <_dtoa_r+0x916>
 80085ea:	9802      	ldr	r0, [sp, #8]
 80085ec:	4621      	mov	r1, r4
 80085ee:	f000 fd5f 	bl	80090b0 <__mcmp>
 80085f2:	2800      	cmp	r0, #0
 80085f4:	da5b      	bge.n	80086ae <_dtoa_r+0x916>
 80085f6:	2300      	movs	r3, #0
 80085f8:	9902      	ldr	r1, [sp, #8]
 80085fa:	220a      	movs	r2, #10
 80085fc:	4648      	mov	r0, r9
 80085fe:	f000 fafd 	bl	8008bfc <__multadd>
 8008602:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008604:	9002      	str	r0, [sp, #8]
 8008606:	f107 38ff 	add.w	r8, r7, #4294967295
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 8177 	beq.w	80088fe <_dtoa_r+0xb66>
 8008610:	4629      	mov	r1, r5
 8008612:	2300      	movs	r3, #0
 8008614:	220a      	movs	r2, #10
 8008616:	4648      	mov	r0, r9
 8008618:	f000 faf0 	bl	8008bfc <__multadd>
 800861c:	f1bb 0f00 	cmp.w	fp, #0
 8008620:	4605      	mov	r5, r0
 8008622:	dc6f      	bgt.n	8008704 <_dtoa_r+0x96c>
 8008624:	9b07      	ldr	r3, [sp, #28]
 8008626:	2b02      	cmp	r3, #2
 8008628:	dc49      	bgt.n	80086be <_dtoa_r+0x926>
 800862a:	e06b      	b.n	8008704 <_dtoa_r+0x96c>
 800862c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800862e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008632:	e73c      	b.n	80084ae <_dtoa_r+0x716>
 8008634:	3fe00000 	.word	0x3fe00000
 8008638:	40240000 	.word	0x40240000
 800863c:	9b03      	ldr	r3, [sp, #12]
 800863e:	1e5c      	subs	r4, r3, #1
 8008640:	9b08      	ldr	r3, [sp, #32]
 8008642:	42a3      	cmp	r3, r4
 8008644:	db09      	blt.n	800865a <_dtoa_r+0x8c2>
 8008646:	1b1c      	subs	r4, r3, r4
 8008648:	9b03      	ldr	r3, [sp, #12]
 800864a:	2b00      	cmp	r3, #0
 800864c:	f6bf af30 	bge.w	80084b0 <_dtoa_r+0x718>
 8008650:	9b00      	ldr	r3, [sp, #0]
 8008652:	9a03      	ldr	r2, [sp, #12]
 8008654:	1a9e      	subs	r6, r3, r2
 8008656:	2300      	movs	r3, #0
 8008658:	e72b      	b.n	80084b2 <_dtoa_r+0x71a>
 800865a:	9b08      	ldr	r3, [sp, #32]
 800865c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800865e:	9408      	str	r4, [sp, #32]
 8008660:	1ae3      	subs	r3, r4, r3
 8008662:	441a      	add	r2, r3
 8008664:	9e00      	ldr	r6, [sp, #0]
 8008666:	9b03      	ldr	r3, [sp, #12]
 8008668:	920d      	str	r2, [sp, #52]	@ 0x34
 800866a:	2400      	movs	r4, #0
 800866c:	e721      	b.n	80084b2 <_dtoa_r+0x71a>
 800866e:	9c08      	ldr	r4, [sp, #32]
 8008670:	9e00      	ldr	r6, [sp, #0]
 8008672:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008674:	e728      	b.n	80084c8 <_dtoa_r+0x730>
 8008676:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800867a:	e751      	b.n	8008520 <_dtoa_r+0x788>
 800867c:	9a08      	ldr	r2, [sp, #32]
 800867e:	9902      	ldr	r1, [sp, #8]
 8008680:	e750      	b.n	8008524 <_dtoa_r+0x78c>
 8008682:	f8cd 8008 	str.w	r8, [sp, #8]
 8008686:	e751      	b.n	800852c <_dtoa_r+0x794>
 8008688:	2300      	movs	r3, #0
 800868a:	e779      	b.n	8008580 <_dtoa_r+0x7e8>
 800868c:	9b04      	ldr	r3, [sp, #16]
 800868e:	e777      	b.n	8008580 <_dtoa_r+0x7e8>
 8008690:	2300      	movs	r3, #0
 8008692:	9308      	str	r3, [sp, #32]
 8008694:	e779      	b.n	800858a <_dtoa_r+0x7f2>
 8008696:	d093      	beq.n	80085c0 <_dtoa_r+0x828>
 8008698:	9a00      	ldr	r2, [sp, #0]
 800869a:	331c      	adds	r3, #28
 800869c:	441a      	add	r2, r3
 800869e:	9200      	str	r2, [sp, #0]
 80086a0:	9a06      	ldr	r2, [sp, #24]
 80086a2:	441a      	add	r2, r3
 80086a4:	441e      	add	r6, r3
 80086a6:	9206      	str	r2, [sp, #24]
 80086a8:	e78a      	b.n	80085c0 <_dtoa_r+0x828>
 80086aa:	4603      	mov	r3, r0
 80086ac:	e7f4      	b.n	8008698 <_dtoa_r+0x900>
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	46b8      	mov	r8, r7
 80086b4:	dc20      	bgt.n	80086f8 <_dtoa_r+0x960>
 80086b6:	469b      	mov	fp, r3
 80086b8:	9b07      	ldr	r3, [sp, #28]
 80086ba:	2b02      	cmp	r3, #2
 80086bc:	dd1e      	ble.n	80086fc <_dtoa_r+0x964>
 80086be:	f1bb 0f00 	cmp.w	fp, #0
 80086c2:	f47f adb1 	bne.w	8008228 <_dtoa_r+0x490>
 80086c6:	4621      	mov	r1, r4
 80086c8:	465b      	mov	r3, fp
 80086ca:	2205      	movs	r2, #5
 80086cc:	4648      	mov	r0, r9
 80086ce:	f000 fa95 	bl	8008bfc <__multadd>
 80086d2:	4601      	mov	r1, r0
 80086d4:	4604      	mov	r4, r0
 80086d6:	9802      	ldr	r0, [sp, #8]
 80086d8:	f000 fcea 	bl	80090b0 <__mcmp>
 80086dc:	2800      	cmp	r0, #0
 80086de:	f77f ada3 	ble.w	8008228 <_dtoa_r+0x490>
 80086e2:	4656      	mov	r6, sl
 80086e4:	2331      	movs	r3, #49	@ 0x31
 80086e6:	f806 3b01 	strb.w	r3, [r6], #1
 80086ea:	f108 0801 	add.w	r8, r8, #1
 80086ee:	e59f      	b.n	8008230 <_dtoa_r+0x498>
 80086f0:	9c03      	ldr	r4, [sp, #12]
 80086f2:	46b8      	mov	r8, r7
 80086f4:	4625      	mov	r5, r4
 80086f6:	e7f4      	b.n	80086e2 <_dtoa_r+0x94a>
 80086f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80086fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fe:	2b00      	cmp	r3, #0
 8008700:	f000 8101 	beq.w	8008906 <_dtoa_r+0xb6e>
 8008704:	2e00      	cmp	r6, #0
 8008706:	dd05      	ble.n	8008714 <_dtoa_r+0x97c>
 8008708:	4629      	mov	r1, r5
 800870a:	4632      	mov	r2, r6
 800870c:	4648      	mov	r0, r9
 800870e:	f000 fc63 	bl	8008fd8 <__lshift>
 8008712:	4605      	mov	r5, r0
 8008714:	9b08      	ldr	r3, [sp, #32]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d05c      	beq.n	80087d4 <_dtoa_r+0xa3c>
 800871a:	6869      	ldr	r1, [r5, #4]
 800871c:	4648      	mov	r0, r9
 800871e:	f000 fa0b 	bl	8008b38 <_Balloc>
 8008722:	4606      	mov	r6, r0
 8008724:	b928      	cbnz	r0, 8008732 <_dtoa_r+0x99a>
 8008726:	4b82      	ldr	r3, [pc, #520]	@ (8008930 <_dtoa_r+0xb98>)
 8008728:	4602      	mov	r2, r0
 800872a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800872e:	f7ff bb4a 	b.w	8007dc6 <_dtoa_r+0x2e>
 8008732:	692a      	ldr	r2, [r5, #16]
 8008734:	3202      	adds	r2, #2
 8008736:	0092      	lsls	r2, r2, #2
 8008738:	f105 010c 	add.w	r1, r5, #12
 800873c:	300c      	adds	r0, #12
 800873e:	f001 ff69 	bl	800a614 <memcpy>
 8008742:	2201      	movs	r2, #1
 8008744:	4631      	mov	r1, r6
 8008746:	4648      	mov	r0, r9
 8008748:	f000 fc46 	bl	8008fd8 <__lshift>
 800874c:	f10a 0301 	add.w	r3, sl, #1
 8008750:	9300      	str	r3, [sp, #0]
 8008752:	eb0a 030b 	add.w	r3, sl, fp
 8008756:	9308      	str	r3, [sp, #32]
 8008758:	9b04      	ldr	r3, [sp, #16]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	462f      	mov	r7, r5
 8008760:	9306      	str	r3, [sp, #24]
 8008762:	4605      	mov	r5, r0
 8008764:	9b00      	ldr	r3, [sp, #0]
 8008766:	9802      	ldr	r0, [sp, #8]
 8008768:	4621      	mov	r1, r4
 800876a:	f103 3bff 	add.w	fp, r3, #4294967295
 800876e:	f7ff fa89 	bl	8007c84 <quorem>
 8008772:	4603      	mov	r3, r0
 8008774:	3330      	adds	r3, #48	@ 0x30
 8008776:	9003      	str	r0, [sp, #12]
 8008778:	4639      	mov	r1, r7
 800877a:	9802      	ldr	r0, [sp, #8]
 800877c:	9309      	str	r3, [sp, #36]	@ 0x24
 800877e:	f000 fc97 	bl	80090b0 <__mcmp>
 8008782:	462a      	mov	r2, r5
 8008784:	9004      	str	r0, [sp, #16]
 8008786:	4621      	mov	r1, r4
 8008788:	4648      	mov	r0, r9
 800878a:	f000 fcad 	bl	80090e8 <__mdiff>
 800878e:	68c2      	ldr	r2, [r0, #12]
 8008790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008792:	4606      	mov	r6, r0
 8008794:	bb02      	cbnz	r2, 80087d8 <_dtoa_r+0xa40>
 8008796:	4601      	mov	r1, r0
 8008798:	9802      	ldr	r0, [sp, #8]
 800879a:	f000 fc89 	bl	80090b0 <__mcmp>
 800879e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087a0:	4602      	mov	r2, r0
 80087a2:	4631      	mov	r1, r6
 80087a4:	4648      	mov	r0, r9
 80087a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80087a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80087aa:	f000 fa05 	bl	8008bb8 <_Bfree>
 80087ae:	9b07      	ldr	r3, [sp, #28]
 80087b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087b2:	9e00      	ldr	r6, [sp, #0]
 80087b4:	ea42 0103 	orr.w	r1, r2, r3
 80087b8:	9b06      	ldr	r3, [sp, #24]
 80087ba:	4319      	orrs	r1, r3
 80087bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087be:	d10d      	bne.n	80087dc <_dtoa_r+0xa44>
 80087c0:	2b39      	cmp	r3, #57	@ 0x39
 80087c2:	d027      	beq.n	8008814 <_dtoa_r+0xa7c>
 80087c4:	9a04      	ldr	r2, [sp, #16]
 80087c6:	2a00      	cmp	r2, #0
 80087c8:	dd01      	ble.n	80087ce <_dtoa_r+0xa36>
 80087ca:	9b03      	ldr	r3, [sp, #12]
 80087cc:	3331      	adds	r3, #49	@ 0x31
 80087ce:	f88b 3000 	strb.w	r3, [fp]
 80087d2:	e52e      	b.n	8008232 <_dtoa_r+0x49a>
 80087d4:	4628      	mov	r0, r5
 80087d6:	e7b9      	b.n	800874c <_dtoa_r+0x9b4>
 80087d8:	2201      	movs	r2, #1
 80087da:	e7e2      	b.n	80087a2 <_dtoa_r+0xa0a>
 80087dc:	9904      	ldr	r1, [sp, #16]
 80087de:	2900      	cmp	r1, #0
 80087e0:	db04      	blt.n	80087ec <_dtoa_r+0xa54>
 80087e2:	9807      	ldr	r0, [sp, #28]
 80087e4:	4301      	orrs	r1, r0
 80087e6:	9806      	ldr	r0, [sp, #24]
 80087e8:	4301      	orrs	r1, r0
 80087ea:	d120      	bne.n	800882e <_dtoa_r+0xa96>
 80087ec:	2a00      	cmp	r2, #0
 80087ee:	ddee      	ble.n	80087ce <_dtoa_r+0xa36>
 80087f0:	9902      	ldr	r1, [sp, #8]
 80087f2:	9300      	str	r3, [sp, #0]
 80087f4:	2201      	movs	r2, #1
 80087f6:	4648      	mov	r0, r9
 80087f8:	f000 fbee 	bl	8008fd8 <__lshift>
 80087fc:	4621      	mov	r1, r4
 80087fe:	9002      	str	r0, [sp, #8]
 8008800:	f000 fc56 	bl	80090b0 <__mcmp>
 8008804:	2800      	cmp	r0, #0
 8008806:	9b00      	ldr	r3, [sp, #0]
 8008808:	dc02      	bgt.n	8008810 <_dtoa_r+0xa78>
 800880a:	d1e0      	bne.n	80087ce <_dtoa_r+0xa36>
 800880c:	07da      	lsls	r2, r3, #31
 800880e:	d5de      	bpl.n	80087ce <_dtoa_r+0xa36>
 8008810:	2b39      	cmp	r3, #57	@ 0x39
 8008812:	d1da      	bne.n	80087ca <_dtoa_r+0xa32>
 8008814:	2339      	movs	r3, #57	@ 0x39
 8008816:	f88b 3000 	strb.w	r3, [fp]
 800881a:	4633      	mov	r3, r6
 800881c:	461e      	mov	r6, r3
 800881e:	3b01      	subs	r3, #1
 8008820:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008824:	2a39      	cmp	r2, #57	@ 0x39
 8008826:	d04e      	beq.n	80088c6 <_dtoa_r+0xb2e>
 8008828:	3201      	adds	r2, #1
 800882a:	701a      	strb	r2, [r3, #0]
 800882c:	e501      	b.n	8008232 <_dtoa_r+0x49a>
 800882e:	2a00      	cmp	r2, #0
 8008830:	dd03      	ble.n	800883a <_dtoa_r+0xaa2>
 8008832:	2b39      	cmp	r3, #57	@ 0x39
 8008834:	d0ee      	beq.n	8008814 <_dtoa_r+0xa7c>
 8008836:	3301      	adds	r3, #1
 8008838:	e7c9      	b.n	80087ce <_dtoa_r+0xa36>
 800883a:	9a00      	ldr	r2, [sp, #0]
 800883c:	9908      	ldr	r1, [sp, #32]
 800883e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008842:	428a      	cmp	r2, r1
 8008844:	d028      	beq.n	8008898 <_dtoa_r+0xb00>
 8008846:	9902      	ldr	r1, [sp, #8]
 8008848:	2300      	movs	r3, #0
 800884a:	220a      	movs	r2, #10
 800884c:	4648      	mov	r0, r9
 800884e:	f000 f9d5 	bl	8008bfc <__multadd>
 8008852:	42af      	cmp	r7, r5
 8008854:	9002      	str	r0, [sp, #8]
 8008856:	f04f 0300 	mov.w	r3, #0
 800885a:	f04f 020a 	mov.w	r2, #10
 800885e:	4639      	mov	r1, r7
 8008860:	4648      	mov	r0, r9
 8008862:	d107      	bne.n	8008874 <_dtoa_r+0xadc>
 8008864:	f000 f9ca 	bl	8008bfc <__multadd>
 8008868:	4607      	mov	r7, r0
 800886a:	4605      	mov	r5, r0
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	3301      	adds	r3, #1
 8008870:	9300      	str	r3, [sp, #0]
 8008872:	e777      	b.n	8008764 <_dtoa_r+0x9cc>
 8008874:	f000 f9c2 	bl	8008bfc <__multadd>
 8008878:	4629      	mov	r1, r5
 800887a:	4607      	mov	r7, r0
 800887c:	2300      	movs	r3, #0
 800887e:	220a      	movs	r2, #10
 8008880:	4648      	mov	r0, r9
 8008882:	f000 f9bb 	bl	8008bfc <__multadd>
 8008886:	4605      	mov	r5, r0
 8008888:	e7f0      	b.n	800886c <_dtoa_r+0xad4>
 800888a:	f1bb 0f00 	cmp.w	fp, #0
 800888e:	bfcc      	ite	gt
 8008890:	465e      	movgt	r6, fp
 8008892:	2601      	movle	r6, #1
 8008894:	4456      	add	r6, sl
 8008896:	2700      	movs	r7, #0
 8008898:	9902      	ldr	r1, [sp, #8]
 800889a:	9300      	str	r3, [sp, #0]
 800889c:	2201      	movs	r2, #1
 800889e:	4648      	mov	r0, r9
 80088a0:	f000 fb9a 	bl	8008fd8 <__lshift>
 80088a4:	4621      	mov	r1, r4
 80088a6:	9002      	str	r0, [sp, #8]
 80088a8:	f000 fc02 	bl	80090b0 <__mcmp>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	dcb4      	bgt.n	800881a <_dtoa_r+0xa82>
 80088b0:	d102      	bne.n	80088b8 <_dtoa_r+0xb20>
 80088b2:	9b00      	ldr	r3, [sp, #0]
 80088b4:	07db      	lsls	r3, r3, #31
 80088b6:	d4b0      	bmi.n	800881a <_dtoa_r+0xa82>
 80088b8:	4633      	mov	r3, r6
 80088ba:	461e      	mov	r6, r3
 80088bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088c0:	2a30      	cmp	r2, #48	@ 0x30
 80088c2:	d0fa      	beq.n	80088ba <_dtoa_r+0xb22>
 80088c4:	e4b5      	b.n	8008232 <_dtoa_r+0x49a>
 80088c6:	459a      	cmp	sl, r3
 80088c8:	d1a8      	bne.n	800881c <_dtoa_r+0xa84>
 80088ca:	2331      	movs	r3, #49	@ 0x31
 80088cc:	f108 0801 	add.w	r8, r8, #1
 80088d0:	f88a 3000 	strb.w	r3, [sl]
 80088d4:	e4ad      	b.n	8008232 <_dtoa_r+0x49a>
 80088d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008934 <_dtoa_r+0xb9c>
 80088dc:	b11b      	cbz	r3, 80088e6 <_dtoa_r+0xb4e>
 80088de:	f10a 0308 	add.w	r3, sl, #8
 80088e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80088e4:	6013      	str	r3, [r2, #0]
 80088e6:	4650      	mov	r0, sl
 80088e8:	b017      	add	sp, #92	@ 0x5c
 80088ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ee:	9b07      	ldr	r3, [sp, #28]
 80088f0:	2b01      	cmp	r3, #1
 80088f2:	f77f ae2e 	ble.w	8008552 <_dtoa_r+0x7ba>
 80088f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80088f8:	9308      	str	r3, [sp, #32]
 80088fa:	2001      	movs	r0, #1
 80088fc:	e64d      	b.n	800859a <_dtoa_r+0x802>
 80088fe:	f1bb 0f00 	cmp.w	fp, #0
 8008902:	f77f aed9 	ble.w	80086b8 <_dtoa_r+0x920>
 8008906:	4656      	mov	r6, sl
 8008908:	9802      	ldr	r0, [sp, #8]
 800890a:	4621      	mov	r1, r4
 800890c:	f7ff f9ba 	bl	8007c84 <quorem>
 8008910:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008914:	f806 3b01 	strb.w	r3, [r6], #1
 8008918:	eba6 020a 	sub.w	r2, r6, sl
 800891c:	4593      	cmp	fp, r2
 800891e:	ddb4      	ble.n	800888a <_dtoa_r+0xaf2>
 8008920:	9902      	ldr	r1, [sp, #8]
 8008922:	2300      	movs	r3, #0
 8008924:	220a      	movs	r2, #10
 8008926:	4648      	mov	r0, r9
 8008928:	f000 f968 	bl	8008bfc <__multadd>
 800892c:	9002      	str	r0, [sp, #8]
 800892e:	e7eb      	b.n	8008908 <_dtoa_r+0xb70>
 8008930:	0800b439 	.word	0x0800b439
 8008934:	0800b3bd 	.word	0x0800b3bd

08008938 <_free_r>:
 8008938:	b538      	push	{r3, r4, r5, lr}
 800893a:	4605      	mov	r5, r0
 800893c:	2900      	cmp	r1, #0
 800893e:	d041      	beq.n	80089c4 <_free_r+0x8c>
 8008940:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008944:	1f0c      	subs	r4, r1, #4
 8008946:	2b00      	cmp	r3, #0
 8008948:	bfb8      	it	lt
 800894a:	18e4      	addlt	r4, r4, r3
 800894c:	f000 f8e8 	bl	8008b20 <__malloc_lock>
 8008950:	4a1d      	ldr	r2, [pc, #116]	@ (80089c8 <_free_r+0x90>)
 8008952:	6813      	ldr	r3, [r2, #0]
 8008954:	b933      	cbnz	r3, 8008964 <_free_r+0x2c>
 8008956:	6063      	str	r3, [r4, #4]
 8008958:	6014      	str	r4, [r2, #0]
 800895a:	4628      	mov	r0, r5
 800895c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008960:	f000 b8e4 	b.w	8008b2c <__malloc_unlock>
 8008964:	42a3      	cmp	r3, r4
 8008966:	d908      	bls.n	800897a <_free_r+0x42>
 8008968:	6820      	ldr	r0, [r4, #0]
 800896a:	1821      	adds	r1, r4, r0
 800896c:	428b      	cmp	r3, r1
 800896e:	bf01      	itttt	eq
 8008970:	6819      	ldreq	r1, [r3, #0]
 8008972:	685b      	ldreq	r3, [r3, #4]
 8008974:	1809      	addeq	r1, r1, r0
 8008976:	6021      	streq	r1, [r4, #0]
 8008978:	e7ed      	b.n	8008956 <_free_r+0x1e>
 800897a:	461a      	mov	r2, r3
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	b10b      	cbz	r3, 8008984 <_free_r+0x4c>
 8008980:	42a3      	cmp	r3, r4
 8008982:	d9fa      	bls.n	800897a <_free_r+0x42>
 8008984:	6811      	ldr	r1, [r2, #0]
 8008986:	1850      	adds	r0, r2, r1
 8008988:	42a0      	cmp	r0, r4
 800898a:	d10b      	bne.n	80089a4 <_free_r+0x6c>
 800898c:	6820      	ldr	r0, [r4, #0]
 800898e:	4401      	add	r1, r0
 8008990:	1850      	adds	r0, r2, r1
 8008992:	4283      	cmp	r3, r0
 8008994:	6011      	str	r1, [r2, #0]
 8008996:	d1e0      	bne.n	800895a <_free_r+0x22>
 8008998:	6818      	ldr	r0, [r3, #0]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	6053      	str	r3, [r2, #4]
 800899e:	4408      	add	r0, r1
 80089a0:	6010      	str	r0, [r2, #0]
 80089a2:	e7da      	b.n	800895a <_free_r+0x22>
 80089a4:	d902      	bls.n	80089ac <_free_r+0x74>
 80089a6:	230c      	movs	r3, #12
 80089a8:	602b      	str	r3, [r5, #0]
 80089aa:	e7d6      	b.n	800895a <_free_r+0x22>
 80089ac:	6820      	ldr	r0, [r4, #0]
 80089ae:	1821      	adds	r1, r4, r0
 80089b0:	428b      	cmp	r3, r1
 80089b2:	bf04      	itt	eq
 80089b4:	6819      	ldreq	r1, [r3, #0]
 80089b6:	685b      	ldreq	r3, [r3, #4]
 80089b8:	6063      	str	r3, [r4, #4]
 80089ba:	bf04      	itt	eq
 80089bc:	1809      	addeq	r1, r1, r0
 80089be:	6021      	streq	r1, [r4, #0]
 80089c0:	6054      	str	r4, [r2, #4]
 80089c2:	e7ca      	b.n	800895a <_free_r+0x22>
 80089c4:	bd38      	pop	{r3, r4, r5, pc}
 80089c6:	bf00      	nop
 80089c8:	200004f8 	.word	0x200004f8

080089cc <malloc>:
 80089cc:	4b02      	ldr	r3, [pc, #8]	@ (80089d8 <malloc+0xc>)
 80089ce:	4601      	mov	r1, r0
 80089d0:	6818      	ldr	r0, [r3, #0]
 80089d2:	f000 b825 	b.w	8008a20 <_malloc_r>
 80089d6:	bf00      	nop
 80089d8:	20000018 	.word	0x20000018

080089dc <sbrk_aligned>:
 80089dc:	b570      	push	{r4, r5, r6, lr}
 80089de:	4e0f      	ldr	r6, [pc, #60]	@ (8008a1c <sbrk_aligned+0x40>)
 80089e0:	460c      	mov	r4, r1
 80089e2:	6831      	ldr	r1, [r6, #0]
 80089e4:	4605      	mov	r5, r0
 80089e6:	b911      	cbnz	r1, 80089ee <sbrk_aligned+0x12>
 80089e8:	f001 fe04 	bl	800a5f4 <_sbrk_r>
 80089ec:	6030      	str	r0, [r6, #0]
 80089ee:	4621      	mov	r1, r4
 80089f0:	4628      	mov	r0, r5
 80089f2:	f001 fdff 	bl	800a5f4 <_sbrk_r>
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	d103      	bne.n	8008a02 <sbrk_aligned+0x26>
 80089fa:	f04f 34ff 	mov.w	r4, #4294967295
 80089fe:	4620      	mov	r0, r4
 8008a00:	bd70      	pop	{r4, r5, r6, pc}
 8008a02:	1cc4      	adds	r4, r0, #3
 8008a04:	f024 0403 	bic.w	r4, r4, #3
 8008a08:	42a0      	cmp	r0, r4
 8008a0a:	d0f8      	beq.n	80089fe <sbrk_aligned+0x22>
 8008a0c:	1a21      	subs	r1, r4, r0
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f001 fdf0 	bl	800a5f4 <_sbrk_r>
 8008a14:	3001      	adds	r0, #1
 8008a16:	d1f2      	bne.n	80089fe <sbrk_aligned+0x22>
 8008a18:	e7ef      	b.n	80089fa <sbrk_aligned+0x1e>
 8008a1a:	bf00      	nop
 8008a1c:	200004f4 	.word	0x200004f4

08008a20 <_malloc_r>:
 8008a20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a24:	1ccd      	adds	r5, r1, #3
 8008a26:	f025 0503 	bic.w	r5, r5, #3
 8008a2a:	3508      	adds	r5, #8
 8008a2c:	2d0c      	cmp	r5, #12
 8008a2e:	bf38      	it	cc
 8008a30:	250c      	movcc	r5, #12
 8008a32:	2d00      	cmp	r5, #0
 8008a34:	4606      	mov	r6, r0
 8008a36:	db01      	blt.n	8008a3c <_malloc_r+0x1c>
 8008a38:	42a9      	cmp	r1, r5
 8008a3a:	d904      	bls.n	8008a46 <_malloc_r+0x26>
 8008a3c:	230c      	movs	r3, #12
 8008a3e:	6033      	str	r3, [r6, #0]
 8008a40:	2000      	movs	r0, #0
 8008a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b1c <_malloc_r+0xfc>
 8008a4a:	f000 f869 	bl	8008b20 <__malloc_lock>
 8008a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8008a52:	461c      	mov	r4, r3
 8008a54:	bb44      	cbnz	r4, 8008aa8 <_malloc_r+0x88>
 8008a56:	4629      	mov	r1, r5
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f7ff ffbf 	bl	80089dc <sbrk_aligned>
 8008a5e:	1c43      	adds	r3, r0, #1
 8008a60:	4604      	mov	r4, r0
 8008a62:	d158      	bne.n	8008b16 <_malloc_r+0xf6>
 8008a64:	f8d8 4000 	ldr.w	r4, [r8]
 8008a68:	4627      	mov	r7, r4
 8008a6a:	2f00      	cmp	r7, #0
 8008a6c:	d143      	bne.n	8008af6 <_malloc_r+0xd6>
 8008a6e:	2c00      	cmp	r4, #0
 8008a70:	d04b      	beq.n	8008b0a <_malloc_r+0xea>
 8008a72:	6823      	ldr	r3, [r4, #0]
 8008a74:	4639      	mov	r1, r7
 8008a76:	4630      	mov	r0, r6
 8008a78:	eb04 0903 	add.w	r9, r4, r3
 8008a7c:	f001 fdba 	bl	800a5f4 <_sbrk_r>
 8008a80:	4581      	cmp	r9, r0
 8008a82:	d142      	bne.n	8008b0a <_malloc_r+0xea>
 8008a84:	6821      	ldr	r1, [r4, #0]
 8008a86:	1a6d      	subs	r5, r5, r1
 8008a88:	4629      	mov	r1, r5
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f7ff ffa6 	bl	80089dc <sbrk_aligned>
 8008a90:	3001      	adds	r0, #1
 8008a92:	d03a      	beq.n	8008b0a <_malloc_r+0xea>
 8008a94:	6823      	ldr	r3, [r4, #0]
 8008a96:	442b      	add	r3, r5
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	f8d8 3000 	ldr.w	r3, [r8]
 8008a9e:	685a      	ldr	r2, [r3, #4]
 8008aa0:	bb62      	cbnz	r2, 8008afc <_malloc_r+0xdc>
 8008aa2:	f8c8 7000 	str.w	r7, [r8]
 8008aa6:	e00f      	b.n	8008ac8 <_malloc_r+0xa8>
 8008aa8:	6822      	ldr	r2, [r4, #0]
 8008aaa:	1b52      	subs	r2, r2, r5
 8008aac:	d420      	bmi.n	8008af0 <_malloc_r+0xd0>
 8008aae:	2a0b      	cmp	r2, #11
 8008ab0:	d917      	bls.n	8008ae2 <_malloc_r+0xc2>
 8008ab2:	1961      	adds	r1, r4, r5
 8008ab4:	42a3      	cmp	r3, r4
 8008ab6:	6025      	str	r5, [r4, #0]
 8008ab8:	bf18      	it	ne
 8008aba:	6059      	strne	r1, [r3, #4]
 8008abc:	6863      	ldr	r3, [r4, #4]
 8008abe:	bf08      	it	eq
 8008ac0:	f8c8 1000 	streq.w	r1, [r8]
 8008ac4:	5162      	str	r2, [r4, r5]
 8008ac6:	604b      	str	r3, [r1, #4]
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f000 f82f 	bl	8008b2c <__malloc_unlock>
 8008ace:	f104 000b 	add.w	r0, r4, #11
 8008ad2:	1d23      	adds	r3, r4, #4
 8008ad4:	f020 0007 	bic.w	r0, r0, #7
 8008ad8:	1ac2      	subs	r2, r0, r3
 8008ada:	bf1c      	itt	ne
 8008adc:	1a1b      	subne	r3, r3, r0
 8008ade:	50a3      	strne	r3, [r4, r2]
 8008ae0:	e7af      	b.n	8008a42 <_malloc_r+0x22>
 8008ae2:	6862      	ldr	r2, [r4, #4]
 8008ae4:	42a3      	cmp	r3, r4
 8008ae6:	bf0c      	ite	eq
 8008ae8:	f8c8 2000 	streq.w	r2, [r8]
 8008aec:	605a      	strne	r2, [r3, #4]
 8008aee:	e7eb      	b.n	8008ac8 <_malloc_r+0xa8>
 8008af0:	4623      	mov	r3, r4
 8008af2:	6864      	ldr	r4, [r4, #4]
 8008af4:	e7ae      	b.n	8008a54 <_malloc_r+0x34>
 8008af6:	463c      	mov	r4, r7
 8008af8:	687f      	ldr	r7, [r7, #4]
 8008afa:	e7b6      	b.n	8008a6a <_malloc_r+0x4a>
 8008afc:	461a      	mov	r2, r3
 8008afe:	685b      	ldr	r3, [r3, #4]
 8008b00:	42a3      	cmp	r3, r4
 8008b02:	d1fb      	bne.n	8008afc <_malloc_r+0xdc>
 8008b04:	2300      	movs	r3, #0
 8008b06:	6053      	str	r3, [r2, #4]
 8008b08:	e7de      	b.n	8008ac8 <_malloc_r+0xa8>
 8008b0a:	230c      	movs	r3, #12
 8008b0c:	6033      	str	r3, [r6, #0]
 8008b0e:	4630      	mov	r0, r6
 8008b10:	f000 f80c 	bl	8008b2c <__malloc_unlock>
 8008b14:	e794      	b.n	8008a40 <_malloc_r+0x20>
 8008b16:	6005      	str	r5, [r0, #0]
 8008b18:	e7d6      	b.n	8008ac8 <_malloc_r+0xa8>
 8008b1a:	bf00      	nop
 8008b1c:	200004f8 	.word	0x200004f8

08008b20 <__malloc_lock>:
 8008b20:	4801      	ldr	r0, [pc, #4]	@ (8008b28 <__malloc_lock+0x8>)
 8008b22:	f7ff b8a6 	b.w	8007c72 <__retarget_lock_acquire_recursive>
 8008b26:	bf00      	nop
 8008b28:	200004f0 	.word	0x200004f0

08008b2c <__malloc_unlock>:
 8008b2c:	4801      	ldr	r0, [pc, #4]	@ (8008b34 <__malloc_unlock+0x8>)
 8008b2e:	f7ff b8a1 	b.w	8007c74 <__retarget_lock_release_recursive>
 8008b32:	bf00      	nop
 8008b34:	200004f0 	.word	0x200004f0

08008b38 <_Balloc>:
 8008b38:	b570      	push	{r4, r5, r6, lr}
 8008b3a:	69c6      	ldr	r6, [r0, #28]
 8008b3c:	4604      	mov	r4, r0
 8008b3e:	460d      	mov	r5, r1
 8008b40:	b976      	cbnz	r6, 8008b60 <_Balloc+0x28>
 8008b42:	2010      	movs	r0, #16
 8008b44:	f7ff ff42 	bl	80089cc <malloc>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	61e0      	str	r0, [r4, #28]
 8008b4c:	b920      	cbnz	r0, 8008b58 <_Balloc+0x20>
 8008b4e:	4b18      	ldr	r3, [pc, #96]	@ (8008bb0 <_Balloc+0x78>)
 8008b50:	4818      	ldr	r0, [pc, #96]	@ (8008bb4 <_Balloc+0x7c>)
 8008b52:	216b      	movs	r1, #107	@ 0x6b
 8008b54:	f001 fd74 	bl	800a640 <__assert_func>
 8008b58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b5c:	6006      	str	r6, [r0, #0]
 8008b5e:	60c6      	str	r6, [r0, #12]
 8008b60:	69e6      	ldr	r6, [r4, #28]
 8008b62:	68f3      	ldr	r3, [r6, #12]
 8008b64:	b183      	cbz	r3, 8008b88 <_Balloc+0x50>
 8008b66:	69e3      	ldr	r3, [r4, #28]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b6e:	b9b8      	cbnz	r0, 8008ba0 <_Balloc+0x68>
 8008b70:	2101      	movs	r1, #1
 8008b72:	fa01 f605 	lsl.w	r6, r1, r5
 8008b76:	1d72      	adds	r2, r6, #5
 8008b78:	0092      	lsls	r2, r2, #2
 8008b7a:	4620      	mov	r0, r4
 8008b7c:	f001 fd7e 	bl	800a67c <_calloc_r>
 8008b80:	b160      	cbz	r0, 8008b9c <_Balloc+0x64>
 8008b82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b86:	e00e      	b.n	8008ba6 <_Balloc+0x6e>
 8008b88:	2221      	movs	r2, #33	@ 0x21
 8008b8a:	2104      	movs	r1, #4
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f001 fd75 	bl	800a67c <_calloc_r>
 8008b92:	69e3      	ldr	r3, [r4, #28]
 8008b94:	60f0      	str	r0, [r6, #12]
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1e4      	bne.n	8008b66 <_Balloc+0x2e>
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ba0:	6802      	ldr	r2, [r0, #0]
 8008ba2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bac:	e7f7      	b.n	8008b9e <_Balloc+0x66>
 8008bae:	bf00      	nop
 8008bb0:	0800b3ca 	.word	0x0800b3ca
 8008bb4:	0800b44a 	.word	0x0800b44a

08008bb8 <_Bfree>:
 8008bb8:	b570      	push	{r4, r5, r6, lr}
 8008bba:	69c6      	ldr	r6, [r0, #28]
 8008bbc:	4605      	mov	r5, r0
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	b976      	cbnz	r6, 8008be0 <_Bfree+0x28>
 8008bc2:	2010      	movs	r0, #16
 8008bc4:	f7ff ff02 	bl	80089cc <malloc>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	61e8      	str	r0, [r5, #28]
 8008bcc:	b920      	cbnz	r0, 8008bd8 <_Bfree+0x20>
 8008bce:	4b09      	ldr	r3, [pc, #36]	@ (8008bf4 <_Bfree+0x3c>)
 8008bd0:	4809      	ldr	r0, [pc, #36]	@ (8008bf8 <_Bfree+0x40>)
 8008bd2:	218f      	movs	r1, #143	@ 0x8f
 8008bd4:	f001 fd34 	bl	800a640 <__assert_func>
 8008bd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bdc:	6006      	str	r6, [r0, #0]
 8008bde:	60c6      	str	r6, [r0, #12]
 8008be0:	b13c      	cbz	r4, 8008bf2 <_Bfree+0x3a>
 8008be2:	69eb      	ldr	r3, [r5, #28]
 8008be4:	6862      	ldr	r2, [r4, #4]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bec:	6021      	str	r1, [r4, #0]
 8008bee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008bf2:	bd70      	pop	{r4, r5, r6, pc}
 8008bf4:	0800b3ca 	.word	0x0800b3ca
 8008bf8:	0800b44a 	.word	0x0800b44a

08008bfc <__multadd>:
 8008bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c00:	690d      	ldr	r5, [r1, #16]
 8008c02:	4607      	mov	r7, r0
 8008c04:	460c      	mov	r4, r1
 8008c06:	461e      	mov	r6, r3
 8008c08:	f101 0c14 	add.w	ip, r1, #20
 8008c0c:	2000      	movs	r0, #0
 8008c0e:	f8dc 3000 	ldr.w	r3, [ip]
 8008c12:	b299      	uxth	r1, r3
 8008c14:	fb02 6101 	mla	r1, r2, r1, r6
 8008c18:	0c1e      	lsrs	r6, r3, #16
 8008c1a:	0c0b      	lsrs	r3, r1, #16
 8008c1c:	fb02 3306 	mla	r3, r2, r6, r3
 8008c20:	b289      	uxth	r1, r1
 8008c22:	3001      	adds	r0, #1
 8008c24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c28:	4285      	cmp	r5, r0
 8008c2a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c32:	dcec      	bgt.n	8008c0e <__multadd+0x12>
 8008c34:	b30e      	cbz	r6, 8008c7a <__multadd+0x7e>
 8008c36:	68a3      	ldr	r3, [r4, #8]
 8008c38:	42ab      	cmp	r3, r5
 8008c3a:	dc19      	bgt.n	8008c70 <__multadd+0x74>
 8008c3c:	6861      	ldr	r1, [r4, #4]
 8008c3e:	4638      	mov	r0, r7
 8008c40:	3101      	adds	r1, #1
 8008c42:	f7ff ff79 	bl	8008b38 <_Balloc>
 8008c46:	4680      	mov	r8, r0
 8008c48:	b928      	cbnz	r0, 8008c56 <__multadd+0x5a>
 8008c4a:	4602      	mov	r2, r0
 8008c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8008c80 <__multadd+0x84>)
 8008c4e:	480d      	ldr	r0, [pc, #52]	@ (8008c84 <__multadd+0x88>)
 8008c50:	21ba      	movs	r1, #186	@ 0xba
 8008c52:	f001 fcf5 	bl	800a640 <__assert_func>
 8008c56:	6922      	ldr	r2, [r4, #16]
 8008c58:	3202      	adds	r2, #2
 8008c5a:	f104 010c 	add.w	r1, r4, #12
 8008c5e:	0092      	lsls	r2, r2, #2
 8008c60:	300c      	adds	r0, #12
 8008c62:	f001 fcd7 	bl	800a614 <memcpy>
 8008c66:	4621      	mov	r1, r4
 8008c68:	4638      	mov	r0, r7
 8008c6a:	f7ff ffa5 	bl	8008bb8 <_Bfree>
 8008c6e:	4644      	mov	r4, r8
 8008c70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c74:	3501      	adds	r5, #1
 8008c76:	615e      	str	r6, [r3, #20]
 8008c78:	6125      	str	r5, [r4, #16]
 8008c7a:	4620      	mov	r0, r4
 8008c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c80:	0800b439 	.word	0x0800b439
 8008c84:	0800b44a 	.word	0x0800b44a

08008c88 <__s2b>:
 8008c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c8c:	460c      	mov	r4, r1
 8008c8e:	4615      	mov	r5, r2
 8008c90:	461f      	mov	r7, r3
 8008c92:	2209      	movs	r2, #9
 8008c94:	3308      	adds	r3, #8
 8008c96:	4606      	mov	r6, r0
 8008c98:	fb93 f3f2 	sdiv	r3, r3, r2
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	db09      	blt.n	8008cb8 <__s2b+0x30>
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	f7ff ff47 	bl	8008b38 <_Balloc>
 8008caa:	b940      	cbnz	r0, 8008cbe <__s2b+0x36>
 8008cac:	4602      	mov	r2, r0
 8008cae:	4b19      	ldr	r3, [pc, #100]	@ (8008d14 <__s2b+0x8c>)
 8008cb0:	4819      	ldr	r0, [pc, #100]	@ (8008d18 <__s2b+0x90>)
 8008cb2:	21d3      	movs	r1, #211	@ 0xd3
 8008cb4:	f001 fcc4 	bl	800a640 <__assert_func>
 8008cb8:	0052      	lsls	r2, r2, #1
 8008cba:	3101      	adds	r1, #1
 8008cbc:	e7f0      	b.n	8008ca0 <__s2b+0x18>
 8008cbe:	9b08      	ldr	r3, [sp, #32]
 8008cc0:	6143      	str	r3, [r0, #20]
 8008cc2:	2d09      	cmp	r5, #9
 8008cc4:	f04f 0301 	mov.w	r3, #1
 8008cc8:	6103      	str	r3, [r0, #16]
 8008cca:	dd16      	ble.n	8008cfa <__s2b+0x72>
 8008ccc:	f104 0909 	add.w	r9, r4, #9
 8008cd0:	46c8      	mov	r8, r9
 8008cd2:	442c      	add	r4, r5
 8008cd4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008cd8:	4601      	mov	r1, r0
 8008cda:	3b30      	subs	r3, #48	@ 0x30
 8008cdc:	220a      	movs	r2, #10
 8008cde:	4630      	mov	r0, r6
 8008ce0:	f7ff ff8c 	bl	8008bfc <__multadd>
 8008ce4:	45a0      	cmp	r8, r4
 8008ce6:	d1f5      	bne.n	8008cd4 <__s2b+0x4c>
 8008ce8:	f1a5 0408 	sub.w	r4, r5, #8
 8008cec:	444c      	add	r4, r9
 8008cee:	1b2d      	subs	r5, r5, r4
 8008cf0:	1963      	adds	r3, r4, r5
 8008cf2:	42bb      	cmp	r3, r7
 8008cf4:	db04      	blt.n	8008d00 <__s2b+0x78>
 8008cf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cfa:	340a      	adds	r4, #10
 8008cfc:	2509      	movs	r5, #9
 8008cfe:	e7f6      	b.n	8008cee <__s2b+0x66>
 8008d00:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d04:	4601      	mov	r1, r0
 8008d06:	3b30      	subs	r3, #48	@ 0x30
 8008d08:	220a      	movs	r2, #10
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f7ff ff76 	bl	8008bfc <__multadd>
 8008d10:	e7ee      	b.n	8008cf0 <__s2b+0x68>
 8008d12:	bf00      	nop
 8008d14:	0800b439 	.word	0x0800b439
 8008d18:	0800b44a 	.word	0x0800b44a

08008d1c <__hi0bits>:
 8008d1c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d20:	4603      	mov	r3, r0
 8008d22:	bf36      	itet	cc
 8008d24:	0403      	lslcc	r3, r0, #16
 8008d26:	2000      	movcs	r0, #0
 8008d28:	2010      	movcc	r0, #16
 8008d2a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d2e:	bf3c      	itt	cc
 8008d30:	021b      	lslcc	r3, r3, #8
 8008d32:	3008      	addcc	r0, #8
 8008d34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d38:	bf3c      	itt	cc
 8008d3a:	011b      	lslcc	r3, r3, #4
 8008d3c:	3004      	addcc	r0, #4
 8008d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d42:	bf3c      	itt	cc
 8008d44:	009b      	lslcc	r3, r3, #2
 8008d46:	3002      	addcc	r0, #2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	db05      	blt.n	8008d58 <__hi0bits+0x3c>
 8008d4c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d50:	f100 0001 	add.w	r0, r0, #1
 8008d54:	bf08      	it	eq
 8008d56:	2020      	moveq	r0, #32
 8008d58:	4770      	bx	lr

08008d5a <__lo0bits>:
 8008d5a:	6803      	ldr	r3, [r0, #0]
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	f013 0007 	ands.w	r0, r3, #7
 8008d62:	d00b      	beq.n	8008d7c <__lo0bits+0x22>
 8008d64:	07d9      	lsls	r1, r3, #31
 8008d66:	d421      	bmi.n	8008dac <__lo0bits+0x52>
 8008d68:	0798      	lsls	r0, r3, #30
 8008d6a:	bf49      	itett	mi
 8008d6c:	085b      	lsrmi	r3, r3, #1
 8008d6e:	089b      	lsrpl	r3, r3, #2
 8008d70:	2001      	movmi	r0, #1
 8008d72:	6013      	strmi	r3, [r2, #0]
 8008d74:	bf5c      	itt	pl
 8008d76:	6013      	strpl	r3, [r2, #0]
 8008d78:	2002      	movpl	r0, #2
 8008d7a:	4770      	bx	lr
 8008d7c:	b299      	uxth	r1, r3
 8008d7e:	b909      	cbnz	r1, 8008d84 <__lo0bits+0x2a>
 8008d80:	0c1b      	lsrs	r3, r3, #16
 8008d82:	2010      	movs	r0, #16
 8008d84:	b2d9      	uxtb	r1, r3
 8008d86:	b909      	cbnz	r1, 8008d8c <__lo0bits+0x32>
 8008d88:	3008      	adds	r0, #8
 8008d8a:	0a1b      	lsrs	r3, r3, #8
 8008d8c:	0719      	lsls	r1, r3, #28
 8008d8e:	bf04      	itt	eq
 8008d90:	091b      	lsreq	r3, r3, #4
 8008d92:	3004      	addeq	r0, #4
 8008d94:	0799      	lsls	r1, r3, #30
 8008d96:	bf04      	itt	eq
 8008d98:	089b      	lsreq	r3, r3, #2
 8008d9a:	3002      	addeq	r0, #2
 8008d9c:	07d9      	lsls	r1, r3, #31
 8008d9e:	d403      	bmi.n	8008da8 <__lo0bits+0x4e>
 8008da0:	085b      	lsrs	r3, r3, #1
 8008da2:	f100 0001 	add.w	r0, r0, #1
 8008da6:	d003      	beq.n	8008db0 <__lo0bits+0x56>
 8008da8:	6013      	str	r3, [r2, #0]
 8008daa:	4770      	bx	lr
 8008dac:	2000      	movs	r0, #0
 8008dae:	4770      	bx	lr
 8008db0:	2020      	movs	r0, #32
 8008db2:	4770      	bx	lr

08008db4 <__i2b>:
 8008db4:	b510      	push	{r4, lr}
 8008db6:	460c      	mov	r4, r1
 8008db8:	2101      	movs	r1, #1
 8008dba:	f7ff febd 	bl	8008b38 <_Balloc>
 8008dbe:	4602      	mov	r2, r0
 8008dc0:	b928      	cbnz	r0, 8008dce <__i2b+0x1a>
 8008dc2:	4b05      	ldr	r3, [pc, #20]	@ (8008dd8 <__i2b+0x24>)
 8008dc4:	4805      	ldr	r0, [pc, #20]	@ (8008ddc <__i2b+0x28>)
 8008dc6:	f240 1145 	movw	r1, #325	@ 0x145
 8008dca:	f001 fc39 	bl	800a640 <__assert_func>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	6144      	str	r4, [r0, #20]
 8008dd2:	6103      	str	r3, [r0, #16]
 8008dd4:	bd10      	pop	{r4, pc}
 8008dd6:	bf00      	nop
 8008dd8:	0800b439 	.word	0x0800b439
 8008ddc:	0800b44a 	.word	0x0800b44a

08008de0 <__multiply>:
 8008de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de4:	4617      	mov	r7, r2
 8008de6:	690a      	ldr	r2, [r1, #16]
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	bfa8      	it	ge
 8008dee:	463b      	movge	r3, r7
 8008df0:	4689      	mov	r9, r1
 8008df2:	bfa4      	itt	ge
 8008df4:	460f      	movge	r7, r1
 8008df6:	4699      	movge	r9, r3
 8008df8:	693d      	ldr	r5, [r7, #16]
 8008dfa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	eb05 060a 	add.w	r6, r5, sl
 8008e06:	42b3      	cmp	r3, r6
 8008e08:	b085      	sub	sp, #20
 8008e0a:	bfb8      	it	lt
 8008e0c:	3101      	addlt	r1, #1
 8008e0e:	f7ff fe93 	bl	8008b38 <_Balloc>
 8008e12:	b930      	cbnz	r0, 8008e22 <__multiply+0x42>
 8008e14:	4602      	mov	r2, r0
 8008e16:	4b41      	ldr	r3, [pc, #260]	@ (8008f1c <__multiply+0x13c>)
 8008e18:	4841      	ldr	r0, [pc, #260]	@ (8008f20 <__multiply+0x140>)
 8008e1a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e1e:	f001 fc0f 	bl	800a640 <__assert_func>
 8008e22:	f100 0414 	add.w	r4, r0, #20
 8008e26:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008e2a:	4623      	mov	r3, r4
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	4573      	cmp	r3, lr
 8008e30:	d320      	bcc.n	8008e74 <__multiply+0x94>
 8008e32:	f107 0814 	add.w	r8, r7, #20
 8008e36:	f109 0114 	add.w	r1, r9, #20
 8008e3a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008e3e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008e42:	9302      	str	r3, [sp, #8]
 8008e44:	1beb      	subs	r3, r5, r7
 8008e46:	3b15      	subs	r3, #21
 8008e48:	f023 0303 	bic.w	r3, r3, #3
 8008e4c:	3304      	adds	r3, #4
 8008e4e:	3715      	adds	r7, #21
 8008e50:	42bd      	cmp	r5, r7
 8008e52:	bf38      	it	cc
 8008e54:	2304      	movcc	r3, #4
 8008e56:	9301      	str	r3, [sp, #4]
 8008e58:	9b02      	ldr	r3, [sp, #8]
 8008e5a:	9103      	str	r1, [sp, #12]
 8008e5c:	428b      	cmp	r3, r1
 8008e5e:	d80c      	bhi.n	8008e7a <__multiply+0x9a>
 8008e60:	2e00      	cmp	r6, #0
 8008e62:	dd03      	ble.n	8008e6c <__multiply+0x8c>
 8008e64:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d055      	beq.n	8008f18 <__multiply+0x138>
 8008e6c:	6106      	str	r6, [r0, #16]
 8008e6e:	b005      	add	sp, #20
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	f843 2b04 	str.w	r2, [r3], #4
 8008e78:	e7d9      	b.n	8008e2e <__multiply+0x4e>
 8008e7a:	f8b1 a000 	ldrh.w	sl, [r1]
 8008e7e:	f1ba 0f00 	cmp.w	sl, #0
 8008e82:	d01f      	beq.n	8008ec4 <__multiply+0xe4>
 8008e84:	46c4      	mov	ip, r8
 8008e86:	46a1      	mov	r9, r4
 8008e88:	2700      	movs	r7, #0
 8008e8a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e8e:	f8d9 3000 	ldr.w	r3, [r9]
 8008e92:	fa1f fb82 	uxth.w	fp, r2
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	fb0a 330b 	mla	r3, sl, fp, r3
 8008e9c:	443b      	add	r3, r7
 8008e9e:	f8d9 7000 	ldr.w	r7, [r9]
 8008ea2:	0c12      	lsrs	r2, r2, #16
 8008ea4:	0c3f      	lsrs	r7, r7, #16
 8008ea6:	fb0a 7202 	mla	r2, sl, r2, r7
 8008eaa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eb4:	4565      	cmp	r5, ip
 8008eb6:	f849 3b04 	str.w	r3, [r9], #4
 8008eba:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008ebe:	d8e4      	bhi.n	8008e8a <__multiply+0xaa>
 8008ec0:	9b01      	ldr	r3, [sp, #4]
 8008ec2:	50e7      	str	r7, [r4, r3]
 8008ec4:	9b03      	ldr	r3, [sp, #12]
 8008ec6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008eca:	3104      	adds	r1, #4
 8008ecc:	f1b9 0f00 	cmp.w	r9, #0
 8008ed0:	d020      	beq.n	8008f14 <__multiply+0x134>
 8008ed2:	6823      	ldr	r3, [r4, #0]
 8008ed4:	4647      	mov	r7, r8
 8008ed6:	46a4      	mov	ip, r4
 8008ed8:	f04f 0a00 	mov.w	sl, #0
 8008edc:	f8b7 b000 	ldrh.w	fp, [r7]
 8008ee0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008ee4:	fb09 220b 	mla	r2, r9, fp, r2
 8008ee8:	4452      	add	r2, sl
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ef0:	f84c 3b04 	str.w	r3, [ip], #4
 8008ef4:	f857 3b04 	ldr.w	r3, [r7], #4
 8008ef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008efc:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f00:	fb09 330a 	mla	r3, r9, sl, r3
 8008f04:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f08:	42bd      	cmp	r5, r7
 8008f0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f0e:	d8e5      	bhi.n	8008edc <__multiply+0xfc>
 8008f10:	9a01      	ldr	r2, [sp, #4]
 8008f12:	50a3      	str	r3, [r4, r2]
 8008f14:	3404      	adds	r4, #4
 8008f16:	e79f      	b.n	8008e58 <__multiply+0x78>
 8008f18:	3e01      	subs	r6, #1
 8008f1a:	e7a1      	b.n	8008e60 <__multiply+0x80>
 8008f1c:	0800b439 	.word	0x0800b439
 8008f20:	0800b44a 	.word	0x0800b44a

08008f24 <__pow5mult>:
 8008f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f28:	4615      	mov	r5, r2
 8008f2a:	f012 0203 	ands.w	r2, r2, #3
 8008f2e:	4607      	mov	r7, r0
 8008f30:	460e      	mov	r6, r1
 8008f32:	d007      	beq.n	8008f44 <__pow5mult+0x20>
 8008f34:	4c25      	ldr	r4, [pc, #148]	@ (8008fcc <__pow5mult+0xa8>)
 8008f36:	3a01      	subs	r2, #1
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f3e:	f7ff fe5d 	bl	8008bfc <__multadd>
 8008f42:	4606      	mov	r6, r0
 8008f44:	10ad      	asrs	r5, r5, #2
 8008f46:	d03d      	beq.n	8008fc4 <__pow5mult+0xa0>
 8008f48:	69fc      	ldr	r4, [r7, #28]
 8008f4a:	b97c      	cbnz	r4, 8008f6c <__pow5mult+0x48>
 8008f4c:	2010      	movs	r0, #16
 8008f4e:	f7ff fd3d 	bl	80089cc <malloc>
 8008f52:	4602      	mov	r2, r0
 8008f54:	61f8      	str	r0, [r7, #28]
 8008f56:	b928      	cbnz	r0, 8008f64 <__pow5mult+0x40>
 8008f58:	4b1d      	ldr	r3, [pc, #116]	@ (8008fd0 <__pow5mult+0xac>)
 8008f5a:	481e      	ldr	r0, [pc, #120]	@ (8008fd4 <__pow5mult+0xb0>)
 8008f5c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008f60:	f001 fb6e 	bl	800a640 <__assert_func>
 8008f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f68:	6004      	str	r4, [r0, #0]
 8008f6a:	60c4      	str	r4, [r0, #12]
 8008f6c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f74:	b94c      	cbnz	r4, 8008f8a <__pow5mult+0x66>
 8008f76:	f240 2171 	movw	r1, #625	@ 0x271
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	f7ff ff1a 	bl	8008db4 <__i2b>
 8008f80:	2300      	movs	r3, #0
 8008f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f86:	4604      	mov	r4, r0
 8008f88:	6003      	str	r3, [r0, #0]
 8008f8a:	f04f 0900 	mov.w	r9, #0
 8008f8e:	07eb      	lsls	r3, r5, #31
 8008f90:	d50a      	bpl.n	8008fa8 <__pow5mult+0x84>
 8008f92:	4631      	mov	r1, r6
 8008f94:	4622      	mov	r2, r4
 8008f96:	4638      	mov	r0, r7
 8008f98:	f7ff ff22 	bl	8008de0 <__multiply>
 8008f9c:	4631      	mov	r1, r6
 8008f9e:	4680      	mov	r8, r0
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	f7ff fe09 	bl	8008bb8 <_Bfree>
 8008fa6:	4646      	mov	r6, r8
 8008fa8:	106d      	asrs	r5, r5, #1
 8008faa:	d00b      	beq.n	8008fc4 <__pow5mult+0xa0>
 8008fac:	6820      	ldr	r0, [r4, #0]
 8008fae:	b938      	cbnz	r0, 8008fc0 <__pow5mult+0x9c>
 8008fb0:	4622      	mov	r2, r4
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4638      	mov	r0, r7
 8008fb6:	f7ff ff13 	bl	8008de0 <__multiply>
 8008fba:	6020      	str	r0, [r4, #0]
 8008fbc:	f8c0 9000 	str.w	r9, [r0]
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	e7e4      	b.n	8008f8e <__pow5mult+0x6a>
 8008fc4:	4630      	mov	r0, r6
 8008fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fca:	bf00      	nop
 8008fcc:	0800b55c 	.word	0x0800b55c
 8008fd0:	0800b3ca 	.word	0x0800b3ca
 8008fd4:	0800b44a 	.word	0x0800b44a

08008fd8 <__lshift>:
 8008fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fdc:	460c      	mov	r4, r1
 8008fde:	6849      	ldr	r1, [r1, #4]
 8008fe0:	6923      	ldr	r3, [r4, #16]
 8008fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fe6:	68a3      	ldr	r3, [r4, #8]
 8008fe8:	4607      	mov	r7, r0
 8008fea:	4691      	mov	r9, r2
 8008fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ff0:	f108 0601 	add.w	r6, r8, #1
 8008ff4:	42b3      	cmp	r3, r6
 8008ff6:	db0b      	blt.n	8009010 <__lshift+0x38>
 8008ff8:	4638      	mov	r0, r7
 8008ffa:	f7ff fd9d 	bl	8008b38 <_Balloc>
 8008ffe:	4605      	mov	r5, r0
 8009000:	b948      	cbnz	r0, 8009016 <__lshift+0x3e>
 8009002:	4602      	mov	r2, r0
 8009004:	4b28      	ldr	r3, [pc, #160]	@ (80090a8 <__lshift+0xd0>)
 8009006:	4829      	ldr	r0, [pc, #164]	@ (80090ac <__lshift+0xd4>)
 8009008:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800900c:	f001 fb18 	bl	800a640 <__assert_func>
 8009010:	3101      	adds	r1, #1
 8009012:	005b      	lsls	r3, r3, #1
 8009014:	e7ee      	b.n	8008ff4 <__lshift+0x1c>
 8009016:	2300      	movs	r3, #0
 8009018:	f100 0114 	add.w	r1, r0, #20
 800901c:	f100 0210 	add.w	r2, r0, #16
 8009020:	4618      	mov	r0, r3
 8009022:	4553      	cmp	r3, sl
 8009024:	db33      	blt.n	800908e <__lshift+0xb6>
 8009026:	6920      	ldr	r0, [r4, #16]
 8009028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800902c:	f104 0314 	add.w	r3, r4, #20
 8009030:	f019 091f 	ands.w	r9, r9, #31
 8009034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009038:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800903c:	d02b      	beq.n	8009096 <__lshift+0xbe>
 800903e:	f1c9 0e20 	rsb	lr, r9, #32
 8009042:	468a      	mov	sl, r1
 8009044:	2200      	movs	r2, #0
 8009046:	6818      	ldr	r0, [r3, #0]
 8009048:	fa00 f009 	lsl.w	r0, r0, r9
 800904c:	4310      	orrs	r0, r2
 800904e:	f84a 0b04 	str.w	r0, [sl], #4
 8009052:	f853 2b04 	ldr.w	r2, [r3], #4
 8009056:	459c      	cmp	ip, r3
 8009058:	fa22 f20e 	lsr.w	r2, r2, lr
 800905c:	d8f3      	bhi.n	8009046 <__lshift+0x6e>
 800905e:	ebac 0304 	sub.w	r3, ip, r4
 8009062:	3b15      	subs	r3, #21
 8009064:	f023 0303 	bic.w	r3, r3, #3
 8009068:	3304      	adds	r3, #4
 800906a:	f104 0015 	add.w	r0, r4, #21
 800906e:	4560      	cmp	r0, ip
 8009070:	bf88      	it	hi
 8009072:	2304      	movhi	r3, #4
 8009074:	50ca      	str	r2, [r1, r3]
 8009076:	b10a      	cbz	r2, 800907c <__lshift+0xa4>
 8009078:	f108 0602 	add.w	r6, r8, #2
 800907c:	3e01      	subs	r6, #1
 800907e:	4638      	mov	r0, r7
 8009080:	612e      	str	r6, [r5, #16]
 8009082:	4621      	mov	r1, r4
 8009084:	f7ff fd98 	bl	8008bb8 <_Bfree>
 8009088:	4628      	mov	r0, r5
 800908a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800908e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009092:	3301      	adds	r3, #1
 8009094:	e7c5      	b.n	8009022 <__lshift+0x4a>
 8009096:	3904      	subs	r1, #4
 8009098:	f853 2b04 	ldr.w	r2, [r3], #4
 800909c:	f841 2f04 	str.w	r2, [r1, #4]!
 80090a0:	459c      	cmp	ip, r3
 80090a2:	d8f9      	bhi.n	8009098 <__lshift+0xc0>
 80090a4:	e7ea      	b.n	800907c <__lshift+0xa4>
 80090a6:	bf00      	nop
 80090a8:	0800b439 	.word	0x0800b439
 80090ac:	0800b44a 	.word	0x0800b44a

080090b0 <__mcmp>:
 80090b0:	690a      	ldr	r2, [r1, #16]
 80090b2:	4603      	mov	r3, r0
 80090b4:	6900      	ldr	r0, [r0, #16]
 80090b6:	1a80      	subs	r0, r0, r2
 80090b8:	b530      	push	{r4, r5, lr}
 80090ba:	d10e      	bne.n	80090da <__mcmp+0x2a>
 80090bc:	3314      	adds	r3, #20
 80090be:	3114      	adds	r1, #20
 80090c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80090c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80090c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80090cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80090d0:	4295      	cmp	r5, r2
 80090d2:	d003      	beq.n	80090dc <__mcmp+0x2c>
 80090d4:	d205      	bcs.n	80090e2 <__mcmp+0x32>
 80090d6:	f04f 30ff 	mov.w	r0, #4294967295
 80090da:	bd30      	pop	{r4, r5, pc}
 80090dc:	42a3      	cmp	r3, r4
 80090de:	d3f3      	bcc.n	80090c8 <__mcmp+0x18>
 80090e0:	e7fb      	b.n	80090da <__mcmp+0x2a>
 80090e2:	2001      	movs	r0, #1
 80090e4:	e7f9      	b.n	80090da <__mcmp+0x2a>
	...

080090e8 <__mdiff>:
 80090e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ec:	4689      	mov	r9, r1
 80090ee:	4606      	mov	r6, r0
 80090f0:	4611      	mov	r1, r2
 80090f2:	4648      	mov	r0, r9
 80090f4:	4614      	mov	r4, r2
 80090f6:	f7ff ffdb 	bl	80090b0 <__mcmp>
 80090fa:	1e05      	subs	r5, r0, #0
 80090fc:	d112      	bne.n	8009124 <__mdiff+0x3c>
 80090fe:	4629      	mov	r1, r5
 8009100:	4630      	mov	r0, r6
 8009102:	f7ff fd19 	bl	8008b38 <_Balloc>
 8009106:	4602      	mov	r2, r0
 8009108:	b928      	cbnz	r0, 8009116 <__mdiff+0x2e>
 800910a:	4b3f      	ldr	r3, [pc, #252]	@ (8009208 <__mdiff+0x120>)
 800910c:	f240 2137 	movw	r1, #567	@ 0x237
 8009110:	483e      	ldr	r0, [pc, #248]	@ (800920c <__mdiff+0x124>)
 8009112:	f001 fa95 	bl	800a640 <__assert_func>
 8009116:	2301      	movs	r3, #1
 8009118:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800911c:	4610      	mov	r0, r2
 800911e:	b003      	add	sp, #12
 8009120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009124:	bfbc      	itt	lt
 8009126:	464b      	movlt	r3, r9
 8009128:	46a1      	movlt	r9, r4
 800912a:	4630      	mov	r0, r6
 800912c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009130:	bfba      	itte	lt
 8009132:	461c      	movlt	r4, r3
 8009134:	2501      	movlt	r5, #1
 8009136:	2500      	movge	r5, #0
 8009138:	f7ff fcfe 	bl	8008b38 <_Balloc>
 800913c:	4602      	mov	r2, r0
 800913e:	b918      	cbnz	r0, 8009148 <__mdiff+0x60>
 8009140:	4b31      	ldr	r3, [pc, #196]	@ (8009208 <__mdiff+0x120>)
 8009142:	f240 2145 	movw	r1, #581	@ 0x245
 8009146:	e7e3      	b.n	8009110 <__mdiff+0x28>
 8009148:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800914c:	6926      	ldr	r6, [r4, #16]
 800914e:	60c5      	str	r5, [r0, #12]
 8009150:	f109 0310 	add.w	r3, r9, #16
 8009154:	f109 0514 	add.w	r5, r9, #20
 8009158:	f104 0e14 	add.w	lr, r4, #20
 800915c:	f100 0b14 	add.w	fp, r0, #20
 8009160:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009164:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009168:	9301      	str	r3, [sp, #4]
 800916a:	46d9      	mov	r9, fp
 800916c:	f04f 0c00 	mov.w	ip, #0
 8009170:	9b01      	ldr	r3, [sp, #4]
 8009172:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009176:	f853 af04 	ldr.w	sl, [r3, #4]!
 800917a:	9301      	str	r3, [sp, #4]
 800917c:	fa1f f38a 	uxth.w	r3, sl
 8009180:	4619      	mov	r1, r3
 8009182:	b283      	uxth	r3, r0
 8009184:	1acb      	subs	r3, r1, r3
 8009186:	0c00      	lsrs	r0, r0, #16
 8009188:	4463      	add	r3, ip
 800918a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800918e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009192:	b29b      	uxth	r3, r3
 8009194:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009198:	4576      	cmp	r6, lr
 800919a:	f849 3b04 	str.w	r3, [r9], #4
 800919e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091a2:	d8e5      	bhi.n	8009170 <__mdiff+0x88>
 80091a4:	1b33      	subs	r3, r6, r4
 80091a6:	3b15      	subs	r3, #21
 80091a8:	f023 0303 	bic.w	r3, r3, #3
 80091ac:	3415      	adds	r4, #21
 80091ae:	3304      	adds	r3, #4
 80091b0:	42a6      	cmp	r6, r4
 80091b2:	bf38      	it	cc
 80091b4:	2304      	movcc	r3, #4
 80091b6:	441d      	add	r5, r3
 80091b8:	445b      	add	r3, fp
 80091ba:	461e      	mov	r6, r3
 80091bc:	462c      	mov	r4, r5
 80091be:	4544      	cmp	r4, r8
 80091c0:	d30e      	bcc.n	80091e0 <__mdiff+0xf8>
 80091c2:	f108 0103 	add.w	r1, r8, #3
 80091c6:	1b49      	subs	r1, r1, r5
 80091c8:	f021 0103 	bic.w	r1, r1, #3
 80091cc:	3d03      	subs	r5, #3
 80091ce:	45a8      	cmp	r8, r5
 80091d0:	bf38      	it	cc
 80091d2:	2100      	movcc	r1, #0
 80091d4:	440b      	add	r3, r1
 80091d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091da:	b191      	cbz	r1, 8009202 <__mdiff+0x11a>
 80091dc:	6117      	str	r7, [r2, #16]
 80091de:	e79d      	b.n	800911c <__mdiff+0x34>
 80091e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80091e4:	46e6      	mov	lr, ip
 80091e6:	0c08      	lsrs	r0, r1, #16
 80091e8:	fa1c fc81 	uxtah	ip, ip, r1
 80091ec:	4471      	add	r1, lr
 80091ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80091f2:	b289      	uxth	r1, r1
 80091f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80091f8:	f846 1b04 	str.w	r1, [r6], #4
 80091fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009200:	e7dd      	b.n	80091be <__mdiff+0xd6>
 8009202:	3f01      	subs	r7, #1
 8009204:	e7e7      	b.n	80091d6 <__mdiff+0xee>
 8009206:	bf00      	nop
 8009208:	0800b439 	.word	0x0800b439
 800920c:	0800b44a 	.word	0x0800b44a

08009210 <__ulp>:
 8009210:	b082      	sub	sp, #8
 8009212:	ed8d 0b00 	vstr	d0, [sp]
 8009216:	9a01      	ldr	r2, [sp, #4]
 8009218:	4b0f      	ldr	r3, [pc, #60]	@ (8009258 <__ulp+0x48>)
 800921a:	4013      	ands	r3, r2
 800921c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009220:	2b00      	cmp	r3, #0
 8009222:	dc08      	bgt.n	8009236 <__ulp+0x26>
 8009224:	425b      	negs	r3, r3
 8009226:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800922a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800922e:	da04      	bge.n	800923a <__ulp+0x2a>
 8009230:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009234:	4113      	asrs	r3, r2
 8009236:	2200      	movs	r2, #0
 8009238:	e008      	b.n	800924c <__ulp+0x3c>
 800923a:	f1a2 0314 	sub.w	r3, r2, #20
 800923e:	2b1e      	cmp	r3, #30
 8009240:	bfda      	itte	le
 8009242:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009246:	40da      	lsrle	r2, r3
 8009248:	2201      	movgt	r2, #1
 800924a:	2300      	movs	r3, #0
 800924c:	4619      	mov	r1, r3
 800924e:	4610      	mov	r0, r2
 8009250:	ec41 0b10 	vmov	d0, r0, r1
 8009254:	b002      	add	sp, #8
 8009256:	4770      	bx	lr
 8009258:	7ff00000 	.word	0x7ff00000

0800925c <__b2d>:
 800925c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009260:	6906      	ldr	r6, [r0, #16]
 8009262:	f100 0814 	add.w	r8, r0, #20
 8009266:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800926a:	1f37      	subs	r7, r6, #4
 800926c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009270:	4610      	mov	r0, r2
 8009272:	f7ff fd53 	bl	8008d1c <__hi0bits>
 8009276:	f1c0 0320 	rsb	r3, r0, #32
 800927a:	280a      	cmp	r0, #10
 800927c:	600b      	str	r3, [r1, #0]
 800927e:	491b      	ldr	r1, [pc, #108]	@ (80092ec <__b2d+0x90>)
 8009280:	dc15      	bgt.n	80092ae <__b2d+0x52>
 8009282:	f1c0 0c0b 	rsb	ip, r0, #11
 8009286:	fa22 f30c 	lsr.w	r3, r2, ip
 800928a:	45b8      	cmp	r8, r7
 800928c:	ea43 0501 	orr.w	r5, r3, r1
 8009290:	bf34      	ite	cc
 8009292:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009296:	2300      	movcs	r3, #0
 8009298:	3015      	adds	r0, #21
 800929a:	fa02 f000 	lsl.w	r0, r2, r0
 800929e:	fa23 f30c 	lsr.w	r3, r3, ip
 80092a2:	4303      	orrs	r3, r0
 80092a4:	461c      	mov	r4, r3
 80092a6:	ec45 4b10 	vmov	d0, r4, r5
 80092aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092ae:	45b8      	cmp	r8, r7
 80092b0:	bf3a      	itte	cc
 80092b2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80092b6:	f1a6 0708 	subcc.w	r7, r6, #8
 80092ba:	2300      	movcs	r3, #0
 80092bc:	380b      	subs	r0, #11
 80092be:	d012      	beq.n	80092e6 <__b2d+0x8a>
 80092c0:	f1c0 0120 	rsb	r1, r0, #32
 80092c4:	fa23 f401 	lsr.w	r4, r3, r1
 80092c8:	4082      	lsls	r2, r0
 80092ca:	4322      	orrs	r2, r4
 80092cc:	4547      	cmp	r7, r8
 80092ce:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80092d2:	bf8c      	ite	hi
 80092d4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80092d8:	2200      	movls	r2, #0
 80092da:	4083      	lsls	r3, r0
 80092dc:	40ca      	lsrs	r2, r1
 80092de:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80092e2:	4313      	orrs	r3, r2
 80092e4:	e7de      	b.n	80092a4 <__b2d+0x48>
 80092e6:	ea42 0501 	orr.w	r5, r2, r1
 80092ea:	e7db      	b.n	80092a4 <__b2d+0x48>
 80092ec:	3ff00000 	.word	0x3ff00000

080092f0 <__d2b>:
 80092f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80092f4:	460f      	mov	r7, r1
 80092f6:	2101      	movs	r1, #1
 80092f8:	ec59 8b10 	vmov	r8, r9, d0
 80092fc:	4616      	mov	r6, r2
 80092fe:	f7ff fc1b 	bl	8008b38 <_Balloc>
 8009302:	4604      	mov	r4, r0
 8009304:	b930      	cbnz	r0, 8009314 <__d2b+0x24>
 8009306:	4602      	mov	r2, r0
 8009308:	4b23      	ldr	r3, [pc, #140]	@ (8009398 <__d2b+0xa8>)
 800930a:	4824      	ldr	r0, [pc, #144]	@ (800939c <__d2b+0xac>)
 800930c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009310:	f001 f996 	bl	800a640 <__assert_func>
 8009314:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009318:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800931c:	b10d      	cbz	r5, 8009322 <__d2b+0x32>
 800931e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009322:	9301      	str	r3, [sp, #4]
 8009324:	f1b8 0300 	subs.w	r3, r8, #0
 8009328:	d023      	beq.n	8009372 <__d2b+0x82>
 800932a:	4668      	mov	r0, sp
 800932c:	9300      	str	r3, [sp, #0]
 800932e:	f7ff fd14 	bl	8008d5a <__lo0bits>
 8009332:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009336:	b1d0      	cbz	r0, 800936e <__d2b+0x7e>
 8009338:	f1c0 0320 	rsb	r3, r0, #32
 800933c:	fa02 f303 	lsl.w	r3, r2, r3
 8009340:	430b      	orrs	r3, r1
 8009342:	40c2      	lsrs	r2, r0
 8009344:	6163      	str	r3, [r4, #20]
 8009346:	9201      	str	r2, [sp, #4]
 8009348:	9b01      	ldr	r3, [sp, #4]
 800934a:	61a3      	str	r3, [r4, #24]
 800934c:	2b00      	cmp	r3, #0
 800934e:	bf0c      	ite	eq
 8009350:	2201      	moveq	r2, #1
 8009352:	2202      	movne	r2, #2
 8009354:	6122      	str	r2, [r4, #16]
 8009356:	b1a5      	cbz	r5, 8009382 <__d2b+0x92>
 8009358:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800935c:	4405      	add	r5, r0
 800935e:	603d      	str	r5, [r7, #0]
 8009360:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009364:	6030      	str	r0, [r6, #0]
 8009366:	4620      	mov	r0, r4
 8009368:	b003      	add	sp, #12
 800936a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800936e:	6161      	str	r1, [r4, #20]
 8009370:	e7ea      	b.n	8009348 <__d2b+0x58>
 8009372:	a801      	add	r0, sp, #4
 8009374:	f7ff fcf1 	bl	8008d5a <__lo0bits>
 8009378:	9b01      	ldr	r3, [sp, #4]
 800937a:	6163      	str	r3, [r4, #20]
 800937c:	3020      	adds	r0, #32
 800937e:	2201      	movs	r2, #1
 8009380:	e7e8      	b.n	8009354 <__d2b+0x64>
 8009382:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009386:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800938a:	6038      	str	r0, [r7, #0]
 800938c:	6918      	ldr	r0, [r3, #16]
 800938e:	f7ff fcc5 	bl	8008d1c <__hi0bits>
 8009392:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009396:	e7e5      	b.n	8009364 <__d2b+0x74>
 8009398:	0800b439 	.word	0x0800b439
 800939c:	0800b44a 	.word	0x0800b44a

080093a0 <__ratio>:
 80093a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a4:	b085      	sub	sp, #20
 80093a6:	e9cd 1000 	strd	r1, r0, [sp]
 80093aa:	a902      	add	r1, sp, #8
 80093ac:	f7ff ff56 	bl	800925c <__b2d>
 80093b0:	9800      	ldr	r0, [sp, #0]
 80093b2:	a903      	add	r1, sp, #12
 80093b4:	ec55 4b10 	vmov	r4, r5, d0
 80093b8:	f7ff ff50 	bl	800925c <__b2d>
 80093bc:	9b01      	ldr	r3, [sp, #4]
 80093be:	6919      	ldr	r1, [r3, #16]
 80093c0:	9b00      	ldr	r3, [sp, #0]
 80093c2:	691b      	ldr	r3, [r3, #16]
 80093c4:	1ac9      	subs	r1, r1, r3
 80093c6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80093ca:	1a9b      	subs	r3, r3, r2
 80093cc:	ec5b ab10 	vmov	sl, fp, d0
 80093d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	bfce      	itee	gt
 80093d8:	462a      	movgt	r2, r5
 80093da:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80093de:	465a      	movle	r2, fp
 80093e0:	462f      	mov	r7, r5
 80093e2:	46d9      	mov	r9, fp
 80093e4:	bfcc      	ite	gt
 80093e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80093ea:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80093ee:	464b      	mov	r3, r9
 80093f0:	4652      	mov	r2, sl
 80093f2:	4620      	mov	r0, r4
 80093f4:	4639      	mov	r1, r7
 80093f6:	f7f7 fa29 	bl	800084c <__aeabi_ddiv>
 80093fa:	ec41 0b10 	vmov	d0, r0, r1
 80093fe:	b005      	add	sp, #20
 8009400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009404 <__copybits>:
 8009404:	3901      	subs	r1, #1
 8009406:	b570      	push	{r4, r5, r6, lr}
 8009408:	1149      	asrs	r1, r1, #5
 800940a:	6914      	ldr	r4, [r2, #16]
 800940c:	3101      	adds	r1, #1
 800940e:	f102 0314 	add.w	r3, r2, #20
 8009412:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009416:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800941a:	1f05      	subs	r5, r0, #4
 800941c:	42a3      	cmp	r3, r4
 800941e:	d30c      	bcc.n	800943a <__copybits+0x36>
 8009420:	1aa3      	subs	r3, r4, r2
 8009422:	3b11      	subs	r3, #17
 8009424:	f023 0303 	bic.w	r3, r3, #3
 8009428:	3211      	adds	r2, #17
 800942a:	42a2      	cmp	r2, r4
 800942c:	bf88      	it	hi
 800942e:	2300      	movhi	r3, #0
 8009430:	4418      	add	r0, r3
 8009432:	2300      	movs	r3, #0
 8009434:	4288      	cmp	r0, r1
 8009436:	d305      	bcc.n	8009444 <__copybits+0x40>
 8009438:	bd70      	pop	{r4, r5, r6, pc}
 800943a:	f853 6b04 	ldr.w	r6, [r3], #4
 800943e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009442:	e7eb      	b.n	800941c <__copybits+0x18>
 8009444:	f840 3b04 	str.w	r3, [r0], #4
 8009448:	e7f4      	b.n	8009434 <__copybits+0x30>

0800944a <__any_on>:
 800944a:	f100 0214 	add.w	r2, r0, #20
 800944e:	6900      	ldr	r0, [r0, #16]
 8009450:	114b      	asrs	r3, r1, #5
 8009452:	4298      	cmp	r0, r3
 8009454:	b510      	push	{r4, lr}
 8009456:	db11      	blt.n	800947c <__any_on+0x32>
 8009458:	dd0a      	ble.n	8009470 <__any_on+0x26>
 800945a:	f011 011f 	ands.w	r1, r1, #31
 800945e:	d007      	beq.n	8009470 <__any_on+0x26>
 8009460:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009464:	fa24 f001 	lsr.w	r0, r4, r1
 8009468:	fa00 f101 	lsl.w	r1, r0, r1
 800946c:	428c      	cmp	r4, r1
 800946e:	d10b      	bne.n	8009488 <__any_on+0x3e>
 8009470:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009474:	4293      	cmp	r3, r2
 8009476:	d803      	bhi.n	8009480 <__any_on+0x36>
 8009478:	2000      	movs	r0, #0
 800947a:	bd10      	pop	{r4, pc}
 800947c:	4603      	mov	r3, r0
 800947e:	e7f7      	b.n	8009470 <__any_on+0x26>
 8009480:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009484:	2900      	cmp	r1, #0
 8009486:	d0f5      	beq.n	8009474 <__any_on+0x2a>
 8009488:	2001      	movs	r0, #1
 800948a:	e7f6      	b.n	800947a <__any_on+0x30>

0800948c <sulp>:
 800948c:	b570      	push	{r4, r5, r6, lr}
 800948e:	4604      	mov	r4, r0
 8009490:	460d      	mov	r5, r1
 8009492:	ec45 4b10 	vmov	d0, r4, r5
 8009496:	4616      	mov	r6, r2
 8009498:	f7ff feba 	bl	8009210 <__ulp>
 800949c:	ec51 0b10 	vmov	r0, r1, d0
 80094a0:	b17e      	cbz	r6, 80094c2 <sulp+0x36>
 80094a2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80094a6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	dd09      	ble.n	80094c2 <sulp+0x36>
 80094ae:	051b      	lsls	r3, r3, #20
 80094b0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80094b4:	2400      	movs	r4, #0
 80094b6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80094ba:	4622      	mov	r2, r4
 80094bc:	462b      	mov	r3, r5
 80094be:	f7f7 f89b 	bl	80005f8 <__aeabi_dmul>
 80094c2:	ec41 0b10 	vmov	d0, r0, r1
 80094c6:	bd70      	pop	{r4, r5, r6, pc}

080094c8 <_strtod_l>:
 80094c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094cc:	b09f      	sub	sp, #124	@ 0x7c
 80094ce:	460c      	mov	r4, r1
 80094d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80094d2:	2200      	movs	r2, #0
 80094d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80094d6:	9005      	str	r0, [sp, #20]
 80094d8:	f04f 0a00 	mov.w	sl, #0
 80094dc:	f04f 0b00 	mov.w	fp, #0
 80094e0:	460a      	mov	r2, r1
 80094e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80094e4:	7811      	ldrb	r1, [r2, #0]
 80094e6:	292b      	cmp	r1, #43	@ 0x2b
 80094e8:	d04a      	beq.n	8009580 <_strtod_l+0xb8>
 80094ea:	d838      	bhi.n	800955e <_strtod_l+0x96>
 80094ec:	290d      	cmp	r1, #13
 80094ee:	d832      	bhi.n	8009556 <_strtod_l+0x8e>
 80094f0:	2908      	cmp	r1, #8
 80094f2:	d832      	bhi.n	800955a <_strtod_l+0x92>
 80094f4:	2900      	cmp	r1, #0
 80094f6:	d03b      	beq.n	8009570 <_strtod_l+0xa8>
 80094f8:	2200      	movs	r2, #0
 80094fa:	920e      	str	r2, [sp, #56]	@ 0x38
 80094fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80094fe:	782a      	ldrb	r2, [r5, #0]
 8009500:	2a30      	cmp	r2, #48	@ 0x30
 8009502:	f040 80b2 	bne.w	800966a <_strtod_l+0x1a2>
 8009506:	786a      	ldrb	r2, [r5, #1]
 8009508:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800950c:	2a58      	cmp	r2, #88	@ 0x58
 800950e:	d16e      	bne.n	80095ee <_strtod_l+0x126>
 8009510:	9302      	str	r3, [sp, #8]
 8009512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009514:	9301      	str	r3, [sp, #4]
 8009516:	ab1a      	add	r3, sp, #104	@ 0x68
 8009518:	9300      	str	r3, [sp, #0]
 800951a:	4a8f      	ldr	r2, [pc, #572]	@ (8009758 <_strtod_l+0x290>)
 800951c:	9805      	ldr	r0, [sp, #20]
 800951e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009520:	a919      	add	r1, sp, #100	@ 0x64
 8009522:	f001 f927 	bl	800a774 <__gethex>
 8009526:	f010 060f 	ands.w	r6, r0, #15
 800952a:	4604      	mov	r4, r0
 800952c:	d005      	beq.n	800953a <_strtod_l+0x72>
 800952e:	2e06      	cmp	r6, #6
 8009530:	d128      	bne.n	8009584 <_strtod_l+0xbc>
 8009532:	3501      	adds	r5, #1
 8009534:	2300      	movs	r3, #0
 8009536:	9519      	str	r5, [sp, #100]	@ 0x64
 8009538:	930e      	str	r3, [sp, #56]	@ 0x38
 800953a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800953c:	2b00      	cmp	r3, #0
 800953e:	f040 858e 	bne.w	800a05e <_strtod_l+0xb96>
 8009542:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009544:	b1cb      	cbz	r3, 800957a <_strtod_l+0xb2>
 8009546:	4652      	mov	r2, sl
 8009548:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800954c:	ec43 2b10 	vmov	d0, r2, r3
 8009550:	b01f      	add	sp, #124	@ 0x7c
 8009552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009556:	2920      	cmp	r1, #32
 8009558:	d1ce      	bne.n	80094f8 <_strtod_l+0x30>
 800955a:	3201      	adds	r2, #1
 800955c:	e7c1      	b.n	80094e2 <_strtod_l+0x1a>
 800955e:	292d      	cmp	r1, #45	@ 0x2d
 8009560:	d1ca      	bne.n	80094f8 <_strtod_l+0x30>
 8009562:	2101      	movs	r1, #1
 8009564:	910e      	str	r1, [sp, #56]	@ 0x38
 8009566:	1c51      	adds	r1, r2, #1
 8009568:	9119      	str	r1, [sp, #100]	@ 0x64
 800956a:	7852      	ldrb	r2, [r2, #1]
 800956c:	2a00      	cmp	r2, #0
 800956e:	d1c5      	bne.n	80094fc <_strtod_l+0x34>
 8009570:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009572:	9419      	str	r4, [sp, #100]	@ 0x64
 8009574:	2b00      	cmp	r3, #0
 8009576:	f040 8570 	bne.w	800a05a <_strtod_l+0xb92>
 800957a:	4652      	mov	r2, sl
 800957c:	465b      	mov	r3, fp
 800957e:	e7e5      	b.n	800954c <_strtod_l+0x84>
 8009580:	2100      	movs	r1, #0
 8009582:	e7ef      	b.n	8009564 <_strtod_l+0x9c>
 8009584:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009586:	b13a      	cbz	r2, 8009598 <_strtod_l+0xd0>
 8009588:	2135      	movs	r1, #53	@ 0x35
 800958a:	a81c      	add	r0, sp, #112	@ 0x70
 800958c:	f7ff ff3a 	bl	8009404 <__copybits>
 8009590:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009592:	9805      	ldr	r0, [sp, #20]
 8009594:	f7ff fb10 	bl	8008bb8 <_Bfree>
 8009598:	3e01      	subs	r6, #1
 800959a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800959c:	2e04      	cmp	r6, #4
 800959e:	d806      	bhi.n	80095ae <_strtod_l+0xe6>
 80095a0:	e8df f006 	tbb	[pc, r6]
 80095a4:	201d0314 	.word	0x201d0314
 80095a8:	14          	.byte	0x14
 80095a9:	00          	.byte	0x00
 80095aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80095ae:	05e1      	lsls	r1, r4, #23
 80095b0:	bf48      	it	mi
 80095b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80095b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80095ba:	0d1b      	lsrs	r3, r3, #20
 80095bc:	051b      	lsls	r3, r3, #20
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1bb      	bne.n	800953a <_strtod_l+0x72>
 80095c2:	f7fe fb2b 	bl	8007c1c <__errno>
 80095c6:	2322      	movs	r3, #34	@ 0x22
 80095c8:	6003      	str	r3, [r0, #0]
 80095ca:	e7b6      	b.n	800953a <_strtod_l+0x72>
 80095cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80095d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80095d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80095d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80095dc:	e7e7      	b.n	80095ae <_strtod_l+0xe6>
 80095de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009760 <_strtod_l+0x298>
 80095e2:	e7e4      	b.n	80095ae <_strtod_l+0xe6>
 80095e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80095e8:	f04f 3aff 	mov.w	sl, #4294967295
 80095ec:	e7df      	b.n	80095ae <_strtod_l+0xe6>
 80095ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095f0:	1c5a      	adds	r2, r3, #1
 80095f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80095f4:	785b      	ldrb	r3, [r3, #1]
 80095f6:	2b30      	cmp	r3, #48	@ 0x30
 80095f8:	d0f9      	beq.n	80095ee <_strtod_l+0x126>
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d09d      	beq.n	800953a <_strtod_l+0x72>
 80095fe:	2301      	movs	r3, #1
 8009600:	2700      	movs	r7, #0
 8009602:	9308      	str	r3, [sp, #32]
 8009604:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009606:	930c      	str	r3, [sp, #48]	@ 0x30
 8009608:	970b      	str	r7, [sp, #44]	@ 0x2c
 800960a:	46b9      	mov	r9, r7
 800960c:	220a      	movs	r2, #10
 800960e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009610:	7805      	ldrb	r5, [r0, #0]
 8009612:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009616:	b2d9      	uxtb	r1, r3
 8009618:	2909      	cmp	r1, #9
 800961a:	d928      	bls.n	800966e <_strtod_l+0x1a6>
 800961c:	494f      	ldr	r1, [pc, #316]	@ (800975c <_strtod_l+0x294>)
 800961e:	2201      	movs	r2, #1
 8009620:	f000 ffd6 	bl	800a5d0 <strncmp>
 8009624:	2800      	cmp	r0, #0
 8009626:	d032      	beq.n	800968e <_strtod_l+0x1c6>
 8009628:	2000      	movs	r0, #0
 800962a:	462a      	mov	r2, r5
 800962c:	900a      	str	r0, [sp, #40]	@ 0x28
 800962e:	464d      	mov	r5, r9
 8009630:	4603      	mov	r3, r0
 8009632:	2a65      	cmp	r2, #101	@ 0x65
 8009634:	d001      	beq.n	800963a <_strtod_l+0x172>
 8009636:	2a45      	cmp	r2, #69	@ 0x45
 8009638:	d114      	bne.n	8009664 <_strtod_l+0x19c>
 800963a:	b91d      	cbnz	r5, 8009644 <_strtod_l+0x17c>
 800963c:	9a08      	ldr	r2, [sp, #32]
 800963e:	4302      	orrs	r2, r0
 8009640:	d096      	beq.n	8009570 <_strtod_l+0xa8>
 8009642:	2500      	movs	r5, #0
 8009644:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009646:	1c62      	adds	r2, r4, #1
 8009648:	9219      	str	r2, [sp, #100]	@ 0x64
 800964a:	7862      	ldrb	r2, [r4, #1]
 800964c:	2a2b      	cmp	r2, #43	@ 0x2b
 800964e:	d07a      	beq.n	8009746 <_strtod_l+0x27e>
 8009650:	2a2d      	cmp	r2, #45	@ 0x2d
 8009652:	d07e      	beq.n	8009752 <_strtod_l+0x28a>
 8009654:	f04f 0c00 	mov.w	ip, #0
 8009658:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800965c:	2909      	cmp	r1, #9
 800965e:	f240 8085 	bls.w	800976c <_strtod_l+0x2a4>
 8009662:	9419      	str	r4, [sp, #100]	@ 0x64
 8009664:	f04f 0800 	mov.w	r8, #0
 8009668:	e0a5      	b.n	80097b6 <_strtod_l+0x2ee>
 800966a:	2300      	movs	r3, #0
 800966c:	e7c8      	b.n	8009600 <_strtod_l+0x138>
 800966e:	f1b9 0f08 	cmp.w	r9, #8
 8009672:	bfd8      	it	le
 8009674:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009676:	f100 0001 	add.w	r0, r0, #1
 800967a:	bfda      	itte	le
 800967c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009680:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009682:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009686:	f109 0901 	add.w	r9, r9, #1
 800968a:	9019      	str	r0, [sp, #100]	@ 0x64
 800968c:	e7bf      	b.n	800960e <_strtod_l+0x146>
 800968e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009690:	1c5a      	adds	r2, r3, #1
 8009692:	9219      	str	r2, [sp, #100]	@ 0x64
 8009694:	785a      	ldrb	r2, [r3, #1]
 8009696:	f1b9 0f00 	cmp.w	r9, #0
 800969a:	d03b      	beq.n	8009714 <_strtod_l+0x24c>
 800969c:	900a      	str	r0, [sp, #40]	@ 0x28
 800969e:	464d      	mov	r5, r9
 80096a0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80096a4:	2b09      	cmp	r3, #9
 80096a6:	d912      	bls.n	80096ce <_strtod_l+0x206>
 80096a8:	2301      	movs	r3, #1
 80096aa:	e7c2      	b.n	8009632 <_strtod_l+0x16a>
 80096ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096ae:	1c5a      	adds	r2, r3, #1
 80096b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80096b2:	785a      	ldrb	r2, [r3, #1]
 80096b4:	3001      	adds	r0, #1
 80096b6:	2a30      	cmp	r2, #48	@ 0x30
 80096b8:	d0f8      	beq.n	80096ac <_strtod_l+0x1e4>
 80096ba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80096be:	2b08      	cmp	r3, #8
 80096c0:	f200 84d2 	bhi.w	800a068 <_strtod_l+0xba0>
 80096c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096c6:	900a      	str	r0, [sp, #40]	@ 0x28
 80096c8:	2000      	movs	r0, #0
 80096ca:	930c      	str	r3, [sp, #48]	@ 0x30
 80096cc:	4605      	mov	r5, r0
 80096ce:	3a30      	subs	r2, #48	@ 0x30
 80096d0:	f100 0301 	add.w	r3, r0, #1
 80096d4:	d018      	beq.n	8009708 <_strtod_l+0x240>
 80096d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096d8:	4419      	add	r1, r3
 80096da:	910a      	str	r1, [sp, #40]	@ 0x28
 80096dc:	462e      	mov	r6, r5
 80096de:	f04f 0e0a 	mov.w	lr, #10
 80096e2:	1c71      	adds	r1, r6, #1
 80096e4:	eba1 0c05 	sub.w	ip, r1, r5
 80096e8:	4563      	cmp	r3, ip
 80096ea:	dc15      	bgt.n	8009718 <_strtod_l+0x250>
 80096ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80096f0:	182b      	adds	r3, r5, r0
 80096f2:	2b08      	cmp	r3, #8
 80096f4:	f105 0501 	add.w	r5, r5, #1
 80096f8:	4405      	add	r5, r0
 80096fa:	dc1a      	bgt.n	8009732 <_strtod_l+0x26a>
 80096fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80096fe:	230a      	movs	r3, #10
 8009700:	fb03 2301 	mla	r3, r3, r1, r2
 8009704:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009706:	2300      	movs	r3, #0
 8009708:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800970a:	1c51      	adds	r1, r2, #1
 800970c:	9119      	str	r1, [sp, #100]	@ 0x64
 800970e:	7852      	ldrb	r2, [r2, #1]
 8009710:	4618      	mov	r0, r3
 8009712:	e7c5      	b.n	80096a0 <_strtod_l+0x1d8>
 8009714:	4648      	mov	r0, r9
 8009716:	e7ce      	b.n	80096b6 <_strtod_l+0x1ee>
 8009718:	2e08      	cmp	r6, #8
 800971a:	dc05      	bgt.n	8009728 <_strtod_l+0x260>
 800971c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800971e:	fb0e f606 	mul.w	r6, lr, r6
 8009722:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009724:	460e      	mov	r6, r1
 8009726:	e7dc      	b.n	80096e2 <_strtod_l+0x21a>
 8009728:	2910      	cmp	r1, #16
 800972a:	bfd8      	it	le
 800972c:	fb0e f707 	mulle.w	r7, lr, r7
 8009730:	e7f8      	b.n	8009724 <_strtod_l+0x25c>
 8009732:	2b0f      	cmp	r3, #15
 8009734:	bfdc      	itt	le
 8009736:	230a      	movle	r3, #10
 8009738:	fb03 2707 	mlale	r7, r3, r7, r2
 800973c:	e7e3      	b.n	8009706 <_strtod_l+0x23e>
 800973e:	2300      	movs	r3, #0
 8009740:	930a      	str	r3, [sp, #40]	@ 0x28
 8009742:	2301      	movs	r3, #1
 8009744:	e77a      	b.n	800963c <_strtod_l+0x174>
 8009746:	f04f 0c00 	mov.w	ip, #0
 800974a:	1ca2      	adds	r2, r4, #2
 800974c:	9219      	str	r2, [sp, #100]	@ 0x64
 800974e:	78a2      	ldrb	r2, [r4, #2]
 8009750:	e782      	b.n	8009658 <_strtod_l+0x190>
 8009752:	f04f 0c01 	mov.w	ip, #1
 8009756:	e7f8      	b.n	800974a <_strtod_l+0x282>
 8009758:	0800b66c 	.word	0x0800b66c
 800975c:	0800b4a3 	.word	0x0800b4a3
 8009760:	7ff00000 	.word	0x7ff00000
 8009764:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009766:	1c51      	adds	r1, r2, #1
 8009768:	9119      	str	r1, [sp, #100]	@ 0x64
 800976a:	7852      	ldrb	r2, [r2, #1]
 800976c:	2a30      	cmp	r2, #48	@ 0x30
 800976e:	d0f9      	beq.n	8009764 <_strtod_l+0x29c>
 8009770:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009774:	2908      	cmp	r1, #8
 8009776:	f63f af75 	bhi.w	8009664 <_strtod_l+0x19c>
 800977a:	3a30      	subs	r2, #48	@ 0x30
 800977c:	9209      	str	r2, [sp, #36]	@ 0x24
 800977e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009780:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009782:	f04f 080a 	mov.w	r8, #10
 8009786:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009788:	1c56      	adds	r6, r2, #1
 800978a:	9619      	str	r6, [sp, #100]	@ 0x64
 800978c:	7852      	ldrb	r2, [r2, #1]
 800978e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009792:	f1be 0f09 	cmp.w	lr, #9
 8009796:	d939      	bls.n	800980c <_strtod_l+0x344>
 8009798:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800979a:	1a76      	subs	r6, r6, r1
 800979c:	2e08      	cmp	r6, #8
 800979e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80097a2:	dc03      	bgt.n	80097ac <_strtod_l+0x2e4>
 80097a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80097a6:	4588      	cmp	r8, r1
 80097a8:	bfa8      	it	ge
 80097aa:	4688      	movge	r8, r1
 80097ac:	f1bc 0f00 	cmp.w	ip, #0
 80097b0:	d001      	beq.n	80097b6 <_strtod_l+0x2ee>
 80097b2:	f1c8 0800 	rsb	r8, r8, #0
 80097b6:	2d00      	cmp	r5, #0
 80097b8:	d14e      	bne.n	8009858 <_strtod_l+0x390>
 80097ba:	9908      	ldr	r1, [sp, #32]
 80097bc:	4308      	orrs	r0, r1
 80097be:	f47f aebc 	bne.w	800953a <_strtod_l+0x72>
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	f47f aed4 	bne.w	8009570 <_strtod_l+0xa8>
 80097c8:	2a69      	cmp	r2, #105	@ 0x69
 80097ca:	d028      	beq.n	800981e <_strtod_l+0x356>
 80097cc:	dc25      	bgt.n	800981a <_strtod_l+0x352>
 80097ce:	2a49      	cmp	r2, #73	@ 0x49
 80097d0:	d025      	beq.n	800981e <_strtod_l+0x356>
 80097d2:	2a4e      	cmp	r2, #78	@ 0x4e
 80097d4:	f47f aecc 	bne.w	8009570 <_strtod_l+0xa8>
 80097d8:	499a      	ldr	r1, [pc, #616]	@ (8009a44 <_strtod_l+0x57c>)
 80097da:	a819      	add	r0, sp, #100	@ 0x64
 80097dc:	f001 f9ec 	bl	800abb8 <__match>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	f43f aec5 	beq.w	8009570 <_strtod_l+0xa8>
 80097e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097e8:	781b      	ldrb	r3, [r3, #0]
 80097ea:	2b28      	cmp	r3, #40	@ 0x28
 80097ec:	d12e      	bne.n	800984c <_strtod_l+0x384>
 80097ee:	4996      	ldr	r1, [pc, #600]	@ (8009a48 <_strtod_l+0x580>)
 80097f0:	aa1c      	add	r2, sp, #112	@ 0x70
 80097f2:	a819      	add	r0, sp, #100	@ 0x64
 80097f4:	f001 f9f4 	bl	800abe0 <__hexnan>
 80097f8:	2805      	cmp	r0, #5
 80097fa:	d127      	bne.n	800984c <_strtod_l+0x384>
 80097fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097fe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009802:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009806:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800980a:	e696      	b.n	800953a <_strtod_l+0x72>
 800980c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800980e:	fb08 2101 	mla	r1, r8, r1, r2
 8009812:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009816:	9209      	str	r2, [sp, #36]	@ 0x24
 8009818:	e7b5      	b.n	8009786 <_strtod_l+0x2be>
 800981a:	2a6e      	cmp	r2, #110	@ 0x6e
 800981c:	e7da      	b.n	80097d4 <_strtod_l+0x30c>
 800981e:	498b      	ldr	r1, [pc, #556]	@ (8009a4c <_strtod_l+0x584>)
 8009820:	a819      	add	r0, sp, #100	@ 0x64
 8009822:	f001 f9c9 	bl	800abb8 <__match>
 8009826:	2800      	cmp	r0, #0
 8009828:	f43f aea2 	beq.w	8009570 <_strtod_l+0xa8>
 800982c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800982e:	4988      	ldr	r1, [pc, #544]	@ (8009a50 <_strtod_l+0x588>)
 8009830:	3b01      	subs	r3, #1
 8009832:	a819      	add	r0, sp, #100	@ 0x64
 8009834:	9319      	str	r3, [sp, #100]	@ 0x64
 8009836:	f001 f9bf 	bl	800abb8 <__match>
 800983a:	b910      	cbnz	r0, 8009842 <_strtod_l+0x37a>
 800983c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800983e:	3301      	adds	r3, #1
 8009840:	9319      	str	r3, [sp, #100]	@ 0x64
 8009842:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009a60 <_strtod_l+0x598>
 8009846:	f04f 0a00 	mov.w	sl, #0
 800984a:	e676      	b.n	800953a <_strtod_l+0x72>
 800984c:	4881      	ldr	r0, [pc, #516]	@ (8009a54 <_strtod_l+0x58c>)
 800984e:	f000 feef 	bl	800a630 <nan>
 8009852:	ec5b ab10 	vmov	sl, fp, d0
 8009856:	e670      	b.n	800953a <_strtod_l+0x72>
 8009858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800985a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800985c:	eba8 0303 	sub.w	r3, r8, r3
 8009860:	f1b9 0f00 	cmp.w	r9, #0
 8009864:	bf08      	it	eq
 8009866:	46a9      	moveq	r9, r5
 8009868:	2d10      	cmp	r5, #16
 800986a:	9309      	str	r3, [sp, #36]	@ 0x24
 800986c:	462c      	mov	r4, r5
 800986e:	bfa8      	it	ge
 8009870:	2410      	movge	r4, #16
 8009872:	f7f6 fe47 	bl	8000504 <__aeabi_ui2d>
 8009876:	2d09      	cmp	r5, #9
 8009878:	4682      	mov	sl, r0
 800987a:	468b      	mov	fp, r1
 800987c:	dc13      	bgt.n	80098a6 <_strtod_l+0x3de>
 800987e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009880:	2b00      	cmp	r3, #0
 8009882:	f43f ae5a 	beq.w	800953a <_strtod_l+0x72>
 8009886:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009888:	dd78      	ble.n	800997c <_strtod_l+0x4b4>
 800988a:	2b16      	cmp	r3, #22
 800988c:	dc5f      	bgt.n	800994e <_strtod_l+0x486>
 800988e:	4972      	ldr	r1, [pc, #456]	@ (8009a58 <_strtod_l+0x590>)
 8009890:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009894:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009898:	4652      	mov	r2, sl
 800989a:	465b      	mov	r3, fp
 800989c:	f7f6 feac 	bl	80005f8 <__aeabi_dmul>
 80098a0:	4682      	mov	sl, r0
 80098a2:	468b      	mov	fp, r1
 80098a4:	e649      	b.n	800953a <_strtod_l+0x72>
 80098a6:	4b6c      	ldr	r3, [pc, #432]	@ (8009a58 <_strtod_l+0x590>)
 80098a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80098b0:	f7f6 fea2 	bl	80005f8 <__aeabi_dmul>
 80098b4:	4682      	mov	sl, r0
 80098b6:	4638      	mov	r0, r7
 80098b8:	468b      	mov	fp, r1
 80098ba:	f7f6 fe23 	bl	8000504 <__aeabi_ui2d>
 80098be:	4602      	mov	r2, r0
 80098c0:	460b      	mov	r3, r1
 80098c2:	4650      	mov	r0, sl
 80098c4:	4659      	mov	r1, fp
 80098c6:	f7f6 fce1 	bl	800028c <__adddf3>
 80098ca:	2d0f      	cmp	r5, #15
 80098cc:	4682      	mov	sl, r0
 80098ce:	468b      	mov	fp, r1
 80098d0:	ddd5      	ble.n	800987e <_strtod_l+0x3b6>
 80098d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d4:	1b2c      	subs	r4, r5, r4
 80098d6:	441c      	add	r4, r3
 80098d8:	2c00      	cmp	r4, #0
 80098da:	f340 8093 	ble.w	8009a04 <_strtod_l+0x53c>
 80098de:	f014 030f 	ands.w	r3, r4, #15
 80098e2:	d00a      	beq.n	80098fa <_strtod_l+0x432>
 80098e4:	495c      	ldr	r1, [pc, #368]	@ (8009a58 <_strtod_l+0x590>)
 80098e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098ea:	4652      	mov	r2, sl
 80098ec:	465b      	mov	r3, fp
 80098ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098f2:	f7f6 fe81 	bl	80005f8 <__aeabi_dmul>
 80098f6:	4682      	mov	sl, r0
 80098f8:	468b      	mov	fp, r1
 80098fa:	f034 040f 	bics.w	r4, r4, #15
 80098fe:	d073      	beq.n	80099e8 <_strtod_l+0x520>
 8009900:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009904:	dd49      	ble.n	800999a <_strtod_l+0x4d2>
 8009906:	2400      	movs	r4, #0
 8009908:	46a0      	mov	r8, r4
 800990a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800990c:	46a1      	mov	r9, r4
 800990e:	9a05      	ldr	r2, [sp, #20]
 8009910:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009a60 <_strtod_l+0x598>
 8009914:	2322      	movs	r3, #34	@ 0x22
 8009916:	6013      	str	r3, [r2, #0]
 8009918:	f04f 0a00 	mov.w	sl, #0
 800991c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800991e:	2b00      	cmp	r3, #0
 8009920:	f43f ae0b 	beq.w	800953a <_strtod_l+0x72>
 8009924:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009926:	9805      	ldr	r0, [sp, #20]
 8009928:	f7ff f946 	bl	8008bb8 <_Bfree>
 800992c:	9805      	ldr	r0, [sp, #20]
 800992e:	4649      	mov	r1, r9
 8009930:	f7ff f942 	bl	8008bb8 <_Bfree>
 8009934:	9805      	ldr	r0, [sp, #20]
 8009936:	4641      	mov	r1, r8
 8009938:	f7ff f93e 	bl	8008bb8 <_Bfree>
 800993c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800993e:	9805      	ldr	r0, [sp, #20]
 8009940:	f7ff f93a 	bl	8008bb8 <_Bfree>
 8009944:	9805      	ldr	r0, [sp, #20]
 8009946:	4621      	mov	r1, r4
 8009948:	f7ff f936 	bl	8008bb8 <_Bfree>
 800994c:	e5f5      	b.n	800953a <_strtod_l+0x72>
 800994e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009950:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009954:	4293      	cmp	r3, r2
 8009956:	dbbc      	blt.n	80098d2 <_strtod_l+0x40a>
 8009958:	4c3f      	ldr	r4, [pc, #252]	@ (8009a58 <_strtod_l+0x590>)
 800995a:	f1c5 050f 	rsb	r5, r5, #15
 800995e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009962:	4652      	mov	r2, sl
 8009964:	465b      	mov	r3, fp
 8009966:	e9d1 0100 	ldrd	r0, r1, [r1]
 800996a:	f7f6 fe45 	bl	80005f8 <__aeabi_dmul>
 800996e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009970:	1b5d      	subs	r5, r3, r5
 8009972:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009976:	e9d4 2300 	ldrd	r2, r3, [r4]
 800997a:	e78f      	b.n	800989c <_strtod_l+0x3d4>
 800997c:	3316      	adds	r3, #22
 800997e:	dba8      	blt.n	80098d2 <_strtod_l+0x40a>
 8009980:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009982:	eba3 0808 	sub.w	r8, r3, r8
 8009986:	4b34      	ldr	r3, [pc, #208]	@ (8009a58 <_strtod_l+0x590>)
 8009988:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800998c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009990:	4650      	mov	r0, sl
 8009992:	4659      	mov	r1, fp
 8009994:	f7f6 ff5a 	bl	800084c <__aeabi_ddiv>
 8009998:	e782      	b.n	80098a0 <_strtod_l+0x3d8>
 800999a:	2300      	movs	r3, #0
 800999c:	4f2f      	ldr	r7, [pc, #188]	@ (8009a5c <_strtod_l+0x594>)
 800999e:	1124      	asrs	r4, r4, #4
 80099a0:	4650      	mov	r0, sl
 80099a2:	4659      	mov	r1, fp
 80099a4:	461e      	mov	r6, r3
 80099a6:	2c01      	cmp	r4, #1
 80099a8:	dc21      	bgt.n	80099ee <_strtod_l+0x526>
 80099aa:	b10b      	cbz	r3, 80099b0 <_strtod_l+0x4e8>
 80099ac:	4682      	mov	sl, r0
 80099ae:	468b      	mov	fp, r1
 80099b0:	492a      	ldr	r1, [pc, #168]	@ (8009a5c <_strtod_l+0x594>)
 80099b2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80099b6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80099ba:	4652      	mov	r2, sl
 80099bc:	465b      	mov	r3, fp
 80099be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099c2:	f7f6 fe19 	bl	80005f8 <__aeabi_dmul>
 80099c6:	4b26      	ldr	r3, [pc, #152]	@ (8009a60 <_strtod_l+0x598>)
 80099c8:	460a      	mov	r2, r1
 80099ca:	400b      	ands	r3, r1
 80099cc:	4925      	ldr	r1, [pc, #148]	@ (8009a64 <_strtod_l+0x59c>)
 80099ce:	428b      	cmp	r3, r1
 80099d0:	4682      	mov	sl, r0
 80099d2:	d898      	bhi.n	8009906 <_strtod_l+0x43e>
 80099d4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80099d8:	428b      	cmp	r3, r1
 80099da:	bf86      	itte	hi
 80099dc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009a68 <_strtod_l+0x5a0>
 80099e0:	f04f 3aff 	movhi.w	sl, #4294967295
 80099e4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80099e8:	2300      	movs	r3, #0
 80099ea:	9308      	str	r3, [sp, #32]
 80099ec:	e076      	b.n	8009adc <_strtod_l+0x614>
 80099ee:	07e2      	lsls	r2, r4, #31
 80099f0:	d504      	bpl.n	80099fc <_strtod_l+0x534>
 80099f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80099f6:	f7f6 fdff 	bl	80005f8 <__aeabi_dmul>
 80099fa:	2301      	movs	r3, #1
 80099fc:	3601      	adds	r6, #1
 80099fe:	1064      	asrs	r4, r4, #1
 8009a00:	3708      	adds	r7, #8
 8009a02:	e7d0      	b.n	80099a6 <_strtod_l+0x4de>
 8009a04:	d0f0      	beq.n	80099e8 <_strtod_l+0x520>
 8009a06:	4264      	negs	r4, r4
 8009a08:	f014 020f 	ands.w	r2, r4, #15
 8009a0c:	d00a      	beq.n	8009a24 <_strtod_l+0x55c>
 8009a0e:	4b12      	ldr	r3, [pc, #72]	@ (8009a58 <_strtod_l+0x590>)
 8009a10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a14:	4650      	mov	r0, sl
 8009a16:	4659      	mov	r1, fp
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	f7f6 ff16 	bl	800084c <__aeabi_ddiv>
 8009a20:	4682      	mov	sl, r0
 8009a22:	468b      	mov	fp, r1
 8009a24:	1124      	asrs	r4, r4, #4
 8009a26:	d0df      	beq.n	80099e8 <_strtod_l+0x520>
 8009a28:	2c1f      	cmp	r4, #31
 8009a2a:	dd1f      	ble.n	8009a6c <_strtod_l+0x5a4>
 8009a2c:	2400      	movs	r4, #0
 8009a2e:	46a0      	mov	r8, r4
 8009a30:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009a32:	46a1      	mov	r9, r4
 8009a34:	9a05      	ldr	r2, [sp, #20]
 8009a36:	2322      	movs	r3, #34	@ 0x22
 8009a38:	f04f 0a00 	mov.w	sl, #0
 8009a3c:	f04f 0b00 	mov.w	fp, #0
 8009a40:	6013      	str	r3, [r2, #0]
 8009a42:	e76b      	b.n	800991c <_strtod_l+0x454>
 8009a44:	0800b391 	.word	0x0800b391
 8009a48:	0800b658 	.word	0x0800b658
 8009a4c:	0800b389 	.word	0x0800b389
 8009a50:	0800b3c0 	.word	0x0800b3c0
 8009a54:	0800b4f9 	.word	0x0800b4f9
 8009a58:	0800b590 	.word	0x0800b590
 8009a5c:	0800b568 	.word	0x0800b568
 8009a60:	7ff00000 	.word	0x7ff00000
 8009a64:	7ca00000 	.word	0x7ca00000
 8009a68:	7fefffff 	.word	0x7fefffff
 8009a6c:	f014 0310 	ands.w	r3, r4, #16
 8009a70:	bf18      	it	ne
 8009a72:	236a      	movne	r3, #106	@ 0x6a
 8009a74:	4ea9      	ldr	r6, [pc, #676]	@ (8009d1c <_strtod_l+0x854>)
 8009a76:	9308      	str	r3, [sp, #32]
 8009a78:	4650      	mov	r0, sl
 8009a7a:	4659      	mov	r1, fp
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	07e7      	lsls	r7, r4, #31
 8009a80:	d504      	bpl.n	8009a8c <_strtod_l+0x5c4>
 8009a82:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a86:	f7f6 fdb7 	bl	80005f8 <__aeabi_dmul>
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	1064      	asrs	r4, r4, #1
 8009a8e:	f106 0608 	add.w	r6, r6, #8
 8009a92:	d1f4      	bne.n	8009a7e <_strtod_l+0x5b6>
 8009a94:	b10b      	cbz	r3, 8009a9a <_strtod_l+0x5d2>
 8009a96:	4682      	mov	sl, r0
 8009a98:	468b      	mov	fp, r1
 8009a9a:	9b08      	ldr	r3, [sp, #32]
 8009a9c:	b1b3      	cbz	r3, 8009acc <_strtod_l+0x604>
 8009a9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009aa2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	4659      	mov	r1, fp
 8009aaa:	dd0f      	ble.n	8009acc <_strtod_l+0x604>
 8009aac:	2b1f      	cmp	r3, #31
 8009aae:	dd56      	ble.n	8009b5e <_strtod_l+0x696>
 8009ab0:	2b34      	cmp	r3, #52	@ 0x34
 8009ab2:	bfde      	ittt	le
 8009ab4:	f04f 33ff 	movle.w	r3, #4294967295
 8009ab8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009abc:	4093      	lslle	r3, r2
 8009abe:	f04f 0a00 	mov.w	sl, #0
 8009ac2:	bfcc      	ite	gt
 8009ac4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009ac8:	ea03 0b01 	andle.w	fp, r3, r1
 8009acc:	2200      	movs	r2, #0
 8009ace:	2300      	movs	r3, #0
 8009ad0:	4650      	mov	r0, sl
 8009ad2:	4659      	mov	r1, fp
 8009ad4:	f7f6 fff8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ad8:	2800      	cmp	r0, #0
 8009ada:	d1a7      	bne.n	8009a2c <_strtod_l+0x564>
 8009adc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ade:	9300      	str	r3, [sp, #0]
 8009ae0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009ae2:	9805      	ldr	r0, [sp, #20]
 8009ae4:	462b      	mov	r3, r5
 8009ae6:	464a      	mov	r2, r9
 8009ae8:	f7ff f8ce 	bl	8008c88 <__s2b>
 8009aec:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009aee:	2800      	cmp	r0, #0
 8009af0:	f43f af09 	beq.w	8009906 <_strtod_l+0x43e>
 8009af4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009af6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009af8:	2a00      	cmp	r2, #0
 8009afa:	eba3 0308 	sub.w	r3, r3, r8
 8009afe:	bfa8      	it	ge
 8009b00:	2300      	movge	r3, #0
 8009b02:	9312      	str	r3, [sp, #72]	@ 0x48
 8009b04:	2400      	movs	r4, #0
 8009b06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009b0a:	9316      	str	r3, [sp, #88]	@ 0x58
 8009b0c:	46a0      	mov	r8, r4
 8009b0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b10:	9805      	ldr	r0, [sp, #20]
 8009b12:	6859      	ldr	r1, [r3, #4]
 8009b14:	f7ff f810 	bl	8008b38 <_Balloc>
 8009b18:	4681      	mov	r9, r0
 8009b1a:	2800      	cmp	r0, #0
 8009b1c:	f43f aef7 	beq.w	800990e <_strtod_l+0x446>
 8009b20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b22:	691a      	ldr	r2, [r3, #16]
 8009b24:	3202      	adds	r2, #2
 8009b26:	f103 010c 	add.w	r1, r3, #12
 8009b2a:	0092      	lsls	r2, r2, #2
 8009b2c:	300c      	adds	r0, #12
 8009b2e:	f000 fd71 	bl	800a614 <memcpy>
 8009b32:	ec4b ab10 	vmov	d0, sl, fp
 8009b36:	9805      	ldr	r0, [sp, #20]
 8009b38:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b3a:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b3c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b40:	f7ff fbd6 	bl	80092f0 <__d2b>
 8009b44:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f43f aee1 	beq.w	800990e <_strtod_l+0x446>
 8009b4c:	9805      	ldr	r0, [sp, #20]
 8009b4e:	2101      	movs	r1, #1
 8009b50:	f7ff f930 	bl	8008db4 <__i2b>
 8009b54:	4680      	mov	r8, r0
 8009b56:	b948      	cbnz	r0, 8009b6c <_strtod_l+0x6a4>
 8009b58:	f04f 0800 	mov.w	r8, #0
 8009b5c:	e6d7      	b.n	800990e <_strtod_l+0x446>
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009b62:	fa02 f303 	lsl.w	r3, r2, r3
 8009b66:	ea03 0a0a 	and.w	sl, r3, sl
 8009b6a:	e7af      	b.n	8009acc <_strtod_l+0x604>
 8009b6c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009b6e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009b70:	2d00      	cmp	r5, #0
 8009b72:	bfab      	itete	ge
 8009b74:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009b76:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009b78:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009b7a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009b7c:	bfac      	ite	ge
 8009b7e:	18ef      	addge	r7, r5, r3
 8009b80:	1b5e      	sublt	r6, r3, r5
 8009b82:	9b08      	ldr	r3, [sp, #32]
 8009b84:	1aed      	subs	r5, r5, r3
 8009b86:	4415      	add	r5, r2
 8009b88:	4b65      	ldr	r3, [pc, #404]	@ (8009d20 <_strtod_l+0x858>)
 8009b8a:	3d01      	subs	r5, #1
 8009b8c:	429d      	cmp	r5, r3
 8009b8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009b92:	da50      	bge.n	8009c36 <_strtod_l+0x76e>
 8009b94:	1b5b      	subs	r3, r3, r5
 8009b96:	2b1f      	cmp	r3, #31
 8009b98:	eba2 0203 	sub.w	r2, r2, r3
 8009b9c:	f04f 0101 	mov.w	r1, #1
 8009ba0:	dc3d      	bgt.n	8009c1e <_strtod_l+0x756>
 8009ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8009ba6:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ba8:	2300      	movs	r3, #0
 8009baa:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bac:	18bd      	adds	r5, r7, r2
 8009bae:	9b08      	ldr	r3, [sp, #32]
 8009bb0:	42af      	cmp	r7, r5
 8009bb2:	4416      	add	r6, r2
 8009bb4:	441e      	add	r6, r3
 8009bb6:	463b      	mov	r3, r7
 8009bb8:	bfa8      	it	ge
 8009bba:	462b      	movge	r3, r5
 8009bbc:	42b3      	cmp	r3, r6
 8009bbe:	bfa8      	it	ge
 8009bc0:	4633      	movge	r3, r6
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	bfc2      	ittt	gt
 8009bc6:	1aed      	subgt	r5, r5, r3
 8009bc8:	1af6      	subgt	r6, r6, r3
 8009bca:	1aff      	subgt	r7, r7, r3
 8009bcc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	dd16      	ble.n	8009c00 <_strtod_l+0x738>
 8009bd2:	4641      	mov	r1, r8
 8009bd4:	9805      	ldr	r0, [sp, #20]
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	f7ff f9a4 	bl	8008f24 <__pow5mult>
 8009bdc:	4680      	mov	r8, r0
 8009bde:	2800      	cmp	r0, #0
 8009be0:	d0ba      	beq.n	8009b58 <_strtod_l+0x690>
 8009be2:	4601      	mov	r1, r0
 8009be4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009be6:	9805      	ldr	r0, [sp, #20]
 8009be8:	f7ff f8fa 	bl	8008de0 <__multiply>
 8009bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	f43f ae8d 	beq.w	800990e <_strtod_l+0x446>
 8009bf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bf6:	9805      	ldr	r0, [sp, #20]
 8009bf8:	f7fe ffde 	bl	8008bb8 <_Bfree>
 8009bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bfe:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c00:	2d00      	cmp	r5, #0
 8009c02:	dc1d      	bgt.n	8009c40 <_strtod_l+0x778>
 8009c04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	dd23      	ble.n	8009c52 <_strtod_l+0x78a>
 8009c0a:	4649      	mov	r1, r9
 8009c0c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009c0e:	9805      	ldr	r0, [sp, #20]
 8009c10:	f7ff f988 	bl	8008f24 <__pow5mult>
 8009c14:	4681      	mov	r9, r0
 8009c16:	b9e0      	cbnz	r0, 8009c52 <_strtod_l+0x78a>
 8009c18:	f04f 0900 	mov.w	r9, #0
 8009c1c:	e677      	b.n	800990e <_strtod_l+0x446>
 8009c1e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009c22:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009c26:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c2a:	35e2      	adds	r5, #226	@ 0xe2
 8009c2c:	fa01 f305 	lsl.w	r3, r1, r5
 8009c30:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c32:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c34:	e7ba      	b.n	8009bac <_strtod_l+0x6e4>
 8009c36:	2300      	movs	r3, #0
 8009c38:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c3e:	e7b5      	b.n	8009bac <_strtod_l+0x6e4>
 8009c40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c42:	9805      	ldr	r0, [sp, #20]
 8009c44:	462a      	mov	r2, r5
 8009c46:	f7ff f9c7 	bl	8008fd8 <__lshift>
 8009c4a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	d1d9      	bne.n	8009c04 <_strtod_l+0x73c>
 8009c50:	e65d      	b.n	800990e <_strtod_l+0x446>
 8009c52:	2e00      	cmp	r6, #0
 8009c54:	dd07      	ble.n	8009c66 <_strtod_l+0x79e>
 8009c56:	4649      	mov	r1, r9
 8009c58:	9805      	ldr	r0, [sp, #20]
 8009c5a:	4632      	mov	r2, r6
 8009c5c:	f7ff f9bc 	bl	8008fd8 <__lshift>
 8009c60:	4681      	mov	r9, r0
 8009c62:	2800      	cmp	r0, #0
 8009c64:	d0d8      	beq.n	8009c18 <_strtod_l+0x750>
 8009c66:	2f00      	cmp	r7, #0
 8009c68:	dd08      	ble.n	8009c7c <_strtod_l+0x7b4>
 8009c6a:	4641      	mov	r1, r8
 8009c6c:	9805      	ldr	r0, [sp, #20]
 8009c6e:	463a      	mov	r2, r7
 8009c70:	f7ff f9b2 	bl	8008fd8 <__lshift>
 8009c74:	4680      	mov	r8, r0
 8009c76:	2800      	cmp	r0, #0
 8009c78:	f43f ae49 	beq.w	800990e <_strtod_l+0x446>
 8009c7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c7e:	9805      	ldr	r0, [sp, #20]
 8009c80:	464a      	mov	r2, r9
 8009c82:	f7ff fa31 	bl	80090e8 <__mdiff>
 8009c86:	4604      	mov	r4, r0
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	f43f ae40 	beq.w	800990e <_strtod_l+0x446>
 8009c8e:	68c3      	ldr	r3, [r0, #12]
 8009c90:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c92:	2300      	movs	r3, #0
 8009c94:	60c3      	str	r3, [r0, #12]
 8009c96:	4641      	mov	r1, r8
 8009c98:	f7ff fa0a 	bl	80090b0 <__mcmp>
 8009c9c:	2800      	cmp	r0, #0
 8009c9e:	da45      	bge.n	8009d2c <_strtod_l+0x864>
 8009ca0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ca2:	ea53 030a 	orrs.w	r3, r3, sl
 8009ca6:	d16b      	bne.n	8009d80 <_strtod_l+0x8b8>
 8009ca8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d167      	bne.n	8009d80 <_strtod_l+0x8b8>
 8009cb0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009cb4:	0d1b      	lsrs	r3, r3, #20
 8009cb6:	051b      	lsls	r3, r3, #20
 8009cb8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cbc:	d960      	bls.n	8009d80 <_strtod_l+0x8b8>
 8009cbe:	6963      	ldr	r3, [r4, #20]
 8009cc0:	b913      	cbnz	r3, 8009cc8 <_strtod_l+0x800>
 8009cc2:	6923      	ldr	r3, [r4, #16]
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	dd5b      	ble.n	8009d80 <_strtod_l+0x8b8>
 8009cc8:	4621      	mov	r1, r4
 8009cca:	2201      	movs	r2, #1
 8009ccc:	9805      	ldr	r0, [sp, #20]
 8009cce:	f7ff f983 	bl	8008fd8 <__lshift>
 8009cd2:	4641      	mov	r1, r8
 8009cd4:	4604      	mov	r4, r0
 8009cd6:	f7ff f9eb 	bl	80090b0 <__mcmp>
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	dd50      	ble.n	8009d80 <_strtod_l+0x8b8>
 8009cde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ce2:	9a08      	ldr	r2, [sp, #32]
 8009ce4:	0d1b      	lsrs	r3, r3, #20
 8009ce6:	051b      	lsls	r3, r3, #20
 8009ce8:	2a00      	cmp	r2, #0
 8009cea:	d06a      	beq.n	8009dc2 <_strtod_l+0x8fa>
 8009cec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cf0:	d867      	bhi.n	8009dc2 <_strtod_l+0x8fa>
 8009cf2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009cf6:	f67f ae9d 	bls.w	8009a34 <_strtod_l+0x56c>
 8009cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8009d24 <_strtod_l+0x85c>)
 8009cfc:	4650      	mov	r0, sl
 8009cfe:	4659      	mov	r1, fp
 8009d00:	2200      	movs	r2, #0
 8009d02:	f7f6 fc79 	bl	80005f8 <__aeabi_dmul>
 8009d06:	4b08      	ldr	r3, [pc, #32]	@ (8009d28 <_strtod_l+0x860>)
 8009d08:	400b      	ands	r3, r1
 8009d0a:	4682      	mov	sl, r0
 8009d0c:	468b      	mov	fp, r1
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f47f ae08 	bne.w	8009924 <_strtod_l+0x45c>
 8009d14:	9a05      	ldr	r2, [sp, #20]
 8009d16:	2322      	movs	r3, #34	@ 0x22
 8009d18:	6013      	str	r3, [r2, #0]
 8009d1a:	e603      	b.n	8009924 <_strtod_l+0x45c>
 8009d1c:	0800b680 	.word	0x0800b680
 8009d20:	fffffc02 	.word	0xfffffc02
 8009d24:	39500000 	.word	0x39500000
 8009d28:	7ff00000 	.word	0x7ff00000
 8009d2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009d30:	d165      	bne.n	8009dfe <_strtod_l+0x936>
 8009d32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d38:	b35a      	cbz	r2, 8009d92 <_strtod_l+0x8ca>
 8009d3a:	4a9f      	ldr	r2, [pc, #636]	@ (8009fb8 <_strtod_l+0xaf0>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d12b      	bne.n	8009d98 <_strtod_l+0x8d0>
 8009d40:	9b08      	ldr	r3, [sp, #32]
 8009d42:	4651      	mov	r1, sl
 8009d44:	b303      	cbz	r3, 8009d88 <_strtod_l+0x8c0>
 8009d46:	4b9d      	ldr	r3, [pc, #628]	@ (8009fbc <_strtod_l+0xaf4>)
 8009d48:	465a      	mov	r2, fp
 8009d4a:	4013      	ands	r3, r2
 8009d4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009d50:	f04f 32ff 	mov.w	r2, #4294967295
 8009d54:	d81b      	bhi.n	8009d8e <_strtod_l+0x8c6>
 8009d56:	0d1b      	lsrs	r3, r3, #20
 8009d58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8009d60:	4299      	cmp	r1, r3
 8009d62:	d119      	bne.n	8009d98 <_strtod_l+0x8d0>
 8009d64:	4b96      	ldr	r3, [pc, #600]	@ (8009fc0 <_strtod_l+0xaf8>)
 8009d66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d68:	429a      	cmp	r2, r3
 8009d6a:	d102      	bne.n	8009d72 <_strtod_l+0x8aa>
 8009d6c:	3101      	adds	r1, #1
 8009d6e:	f43f adce 	beq.w	800990e <_strtod_l+0x446>
 8009d72:	4b92      	ldr	r3, [pc, #584]	@ (8009fbc <_strtod_l+0xaf4>)
 8009d74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d76:	401a      	ands	r2, r3
 8009d78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009d7c:	f04f 0a00 	mov.w	sl, #0
 8009d80:	9b08      	ldr	r3, [sp, #32]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d1b9      	bne.n	8009cfa <_strtod_l+0x832>
 8009d86:	e5cd      	b.n	8009924 <_strtod_l+0x45c>
 8009d88:	f04f 33ff 	mov.w	r3, #4294967295
 8009d8c:	e7e8      	b.n	8009d60 <_strtod_l+0x898>
 8009d8e:	4613      	mov	r3, r2
 8009d90:	e7e6      	b.n	8009d60 <_strtod_l+0x898>
 8009d92:	ea53 030a 	orrs.w	r3, r3, sl
 8009d96:	d0a2      	beq.n	8009cde <_strtod_l+0x816>
 8009d98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d9a:	b1db      	cbz	r3, 8009dd4 <_strtod_l+0x90c>
 8009d9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d9e:	4213      	tst	r3, r2
 8009da0:	d0ee      	beq.n	8009d80 <_strtod_l+0x8b8>
 8009da2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009da4:	9a08      	ldr	r2, [sp, #32]
 8009da6:	4650      	mov	r0, sl
 8009da8:	4659      	mov	r1, fp
 8009daa:	b1bb      	cbz	r3, 8009ddc <_strtod_l+0x914>
 8009dac:	f7ff fb6e 	bl	800948c <sulp>
 8009db0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009db4:	ec53 2b10 	vmov	r2, r3, d0
 8009db8:	f7f6 fa68 	bl	800028c <__adddf3>
 8009dbc:	4682      	mov	sl, r0
 8009dbe:	468b      	mov	fp, r1
 8009dc0:	e7de      	b.n	8009d80 <_strtod_l+0x8b8>
 8009dc2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009dc6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009dca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009dce:	f04f 3aff 	mov.w	sl, #4294967295
 8009dd2:	e7d5      	b.n	8009d80 <_strtod_l+0x8b8>
 8009dd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009dd6:	ea13 0f0a 	tst.w	r3, sl
 8009dda:	e7e1      	b.n	8009da0 <_strtod_l+0x8d8>
 8009ddc:	f7ff fb56 	bl	800948c <sulp>
 8009de0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009de4:	ec53 2b10 	vmov	r2, r3, d0
 8009de8:	f7f6 fa4e 	bl	8000288 <__aeabi_dsub>
 8009dec:	2200      	movs	r2, #0
 8009dee:	2300      	movs	r3, #0
 8009df0:	4682      	mov	sl, r0
 8009df2:	468b      	mov	fp, r1
 8009df4:	f7f6 fe68 	bl	8000ac8 <__aeabi_dcmpeq>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d0c1      	beq.n	8009d80 <_strtod_l+0x8b8>
 8009dfc:	e61a      	b.n	8009a34 <_strtod_l+0x56c>
 8009dfe:	4641      	mov	r1, r8
 8009e00:	4620      	mov	r0, r4
 8009e02:	f7ff facd 	bl	80093a0 <__ratio>
 8009e06:	ec57 6b10 	vmov	r6, r7, d0
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009e10:	4630      	mov	r0, r6
 8009e12:	4639      	mov	r1, r7
 8009e14:	f7f6 fe6c 	bl	8000af0 <__aeabi_dcmple>
 8009e18:	2800      	cmp	r0, #0
 8009e1a:	d06f      	beq.n	8009efc <_strtod_l+0xa34>
 8009e1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d17a      	bne.n	8009f18 <_strtod_l+0xa50>
 8009e22:	f1ba 0f00 	cmp.w	sl, #0
 8009e26:	d158      	bne.n	8009eda <_strtod_l+0xa12>
 8009e28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d15a      	bne.n	8009ee8 <_strtod_l+0xa20>
 8009e32:	4b64      	ldr	r3, [pc, #400]	@ (8009fc4 <_strtod_l+0xafc>)
 8009e34:	2200      	movs	r2, #0
 8009e36:	4630      	mov	r0, r6
 8009e38:	4639      	mov	r1, r7
 8009e3a:	f7f6 fe4f 	bl	8000adc <__aeabi_dcmplt>
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	d159      	bne.n	8009ef6 <_strtod_l+0xa2e>
 8009e42:	4630      	mov	r0, r6
 8009e44:	4639      	mov	r1, r7
 8009e46:	4b60      	ldr	r3, [pc, #384]	@ (8009fc8 <_strtod_l+0xb00>)
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f7f6 fbd5 	bl	80005f8 <__aeabi_dmul>
 8009e4e:	4606      	mov	r6, r0
 8009e50:	460f      	mov	r7, r1
 8009e52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009e56:	9606      	str	r6, [sp, #24]
 8009e58:	9307      	str	r3, [sp, #28]
 8009e5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e5e:	4d57      	ldr	r5, [pc, #348]	@ (8009fbc <_strtod_l+0xaf4>)
 8009e60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009e64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e66:	401d      	ands	r5, r3
 8009e68:	4b58      	ldr	r3, [pc, #352]	@ (8009fcc <_strtod_l+0xb04>)
 8009e6a:	429d      	cmp	r5, r3
 8009e6c:	f040 80b2 	bne.w	8009fd4 <_strtod_l+0xb0c>
 8009e70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009e76:	ec4b ab10 	vmov	d0, sl, fp
 8009e7a:	f7ff f9c9 	bl	8009210 <__ulp>
 8009e7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e82:	ec51 0b10 	vmov	r0, r1, d0
 8009e86:	f7f6 fbb7 	bl	80005f8 <__aeabi_dmul>
 8009e8a:	4652      	mov	r2, sl
 8009e8c:	465b      	mov	r3, fp
 8009e8e:	f7f6 f9fd 	bl	800028c <__adddf3>
 8009e92:	460b      	mov	r3, r1
 8009e94:	4949      	ldr	r1, [pc, #292]	@ (8009fbc <_strtod_l+0xaf4>)
 8009e96:	4a4e      	ldr	r2, [pc, #312]	@ (8009fd0 <_strtod_l+0xb08>)
 8009e98:	4019      	ands	r1, r3
 8009e9a:	4291      	cmp	r1, r2
 8009e9c:	4682      	mov	sl, r0
 8009e9e:	d942      	bls.n	8009f26 <_strtod_l+0xa5e>
 8009ea0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ea2:	4b47      	ldr	r3, [pc, #284]	@ (8009fc0 <_strtod_l+0xaf8>)
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d103      	bne.n	8009eb0 <_strtod_l+0x9e8>
 8009ea8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eaa:	3301      	adds	r3, #1
 8009eac:	f43f ad2f 	beq.w	800990e <_strtod_l+0x446>
 8009eb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009fc0 <_strtod_l+0xaf8>
 8009eb4:	f04f 3aff 	mov.w	sl, #4294967295
 8009eb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009eba:	9805      	ldr	r0, [sp, #20]
 8009ebc:	f7fe fe7c 	bl	8008bb8 <_Bfree>
 8009ec0:	9805      	ldr	r0, [sp, #20]
 8009ec2:	4649      	mov	r1, r9
 8009ec4:	f7fe fe78 	bl	8008bb8 <_Bfree>
 8009ec8:	9805      	ldr	r0, [sp, #20]
 8009eca:	4641      	mov	r1, r8
 8009ecc:	f7fe fe74 	bl	8008bb8 <_Bfree>
 8009ed0:	9805      	ldr	r0, [sp, #20]
 8009ed2:	4621      	mov	r1, r4
 8009ed4:	f7fe fe70 	bl	8008bb8 <_Bfree>
 8009ed8:	e619      	b.n	8009b0e <_strtod_l+0x646>
 8009eda:	f1ba 0f01 	cmp.w	sl, #1
 8009ede:	d103      	bne.n	8009ee8 <_strtod_l+0xa20>
 8009ee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f43f ada6 	beq.w	8009a34 <_strtod_l+0x56c>
 8009ee8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009f98 <_strtod_l+0xad0>
 8009eec:	4f35      	ldr	r7, [pc, #212]	@ (8009fc4 <_strtod_l+0xafc>)
 8009eee:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ef2:	2600      	movs	r6, #0
 8009ef4:	e7b1      	b.n	8009e5a <_strtod_l+0x992>
 8009ef6:	4f34      	ldr	r7, [pc, #208]	@ (8009fc8 <_strtod_l+0xb00>)
 8009ef8:	2600      	movs	r6, #0
 8009efa:	e7aa      	b.n	8009e52 <_strtod_l+0x98a>
 8009efc:	4b32      	ldr	r3, [pc, #200]	@ (8009fc8 <_strtod_l+0xb00>)
 8009efe:	4630      	mov	r0, r6
 8009f00:	4639      	mov	r1, r7
 8009f02:	2200      	movs	r2, #0
 8009f04:	f7f6 fb78 	bl	80005f8 <__aeabi_dmul>
 8009f08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f0a:	4606      	mov	r6, r0
 8009f0c:	460f      	mov	r7, r1
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d09f      	beq.n	8009e52 <_strtod_l+0x98a>
 8009f12:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f16:	e7a0      	b.n	8009e5a <_strtod_l+0x992>
 8009f18:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009fa0 <_strtod_l+0xad8>
 8009f1c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f20:	ec57 6b17 	vmov	r6, r7, d7
 8009f24:	e799      	b.n	8009e5a <_strtod_l+0x992>
 8009f26:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f2a:	9b08      	ldr	r3, [sp, #32]
 8009f2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d1c1      	bne.n	8009eb8 <_strtod_l+0x9f0>
 8009f34:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f38:	0d1b      	lsrs	r3, r3, #20
 8009f3a:	051b      	lsls	r3, r3, #20
 8009f3c:	429d      	cmp	r5, r3
 8009f3e:	d1bb      	bne.n	8009eb8 <_strtod_l+0x9f0>
 8009f40:	4630      	mov	r0, r6
 8009f42:	4639      	mov	r1, r7
 8009f44:	f7f6 feb8 	bl	8000cb8 <__aeabi_d2lz>
 8009f48:	f7f6 fb28 	bl	800059c <__aeabi_l2d>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	460b      	mov	r3, r1
 8009f50:	4630      	mov	r0, r6
 8009f52:	4639      	mov	r1, r7
 8009f54:	f7f6 f998 	bl	8000288 <__aeabi_dsub>
 8009f58:	460b      	mov	r3, r1
 8009f5a:	4602      	mov	r2, r0
 8009f5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009f60:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009f64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f66:	ea46 060a 	orr.w	r6, r6, sl
 8009f6a:	431e      	orrs	r6, r3
 8009f6c:	d06f      	beq.n	800a04e <_strtod_l+0xb86>
 8009f6e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009fa8 <_strtod_l+0xae0>)
 8009f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f74:	f7f6 fdb2 	bl	8000adc <__aeabi_dcmplt>
 8009f78:	2800      	cmp	r0, #0
 8009f7a:	f47f acd3 	bne.w	8009924 <_strtod_l+0x45c>
 8009f7e:	a30c      	add	r3, pc, #48	@ (adr r3, 8009fb0 <_strtod_l+0xae8>)
 8009f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f88:	f7f6 fdc6 	bl	8000b18 <__aeabi_dcmpgt>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d093      	beq.n	8009eb8 <_strtod_l+0x9f0>
 8009f90:	e4c8      	b.n	8009924 <_strtod_l+0x45c>
 8009f92:	bf00      	nop
 8009f94:	f3af 8000 	nop.w
 8009f98:	00000000 	.word	0x00000000
 8009f9c:	bff00000 	.word	0xbff00000
 8009fa0:	00000000 	.word	0x00000000
 8009fa4:	3ff00000 	.word	0x3ff00000
 8009fa8:	94a03595 	.word	0x94a03595
 8009fac:	3fdfffff 	.word	0x3fdfffff
 8009fb0:	35afe535 	.word	0x35afe535
 8009fb4:	3fe00000 	.word	0x3fe00000
 8009fb8:	000fffff 	.word	0x000fffff
 8009fbc:	7ff00000 	.word	0x7ff00000
 8009fc0:	7fefffff 	.word	0x7fefffff
 8009fc4:	3ff00000 	.word	0x3ff00000
 8009fc8:	3fe00000 	.word	0x3fe00000
 8009fcc:	7fe00000 	.word	0x7fe00000
 8009fd0:	7c9fffff 	.word	0x7c9fffff
 8009fd4:	9b08      	ldr	r3, [sp, #32]
 8009fd6:	b323      	cbz	r3, 800a022 <_strtod_l+0xb5a>
 8009fd8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009fdc:	d821      	bhi.n	800a022 <_strtod_l+0xb5a>
 8009fde:	a328      	add	r3, pc, #160	@ (adr r3, 800a080 <_strtod_l+0xbb8>)
 8009fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe4:	4630      	mov	r0, r6
 8009fe6:	4639      	mov	r1, r7
 8009fe8:	f7f6 fd82 	bl	8000af0 <__aeabi_dcmple>
 8009fec:	b1a0      	cbz	r0, 800a018 <_strtod_l+0xb50>
 8009fee:	4639      	mov	r1, r7
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f7f6 fdd9 	bl	8000ba8 <__aeabi_d2uiz>
 8009ff6:	2801      	cmp	r0, #1
 8009ff8:	bf38      	it	cc
 8009ffa:	2001      	movcc	r0, #1
 8009ffc:	f7f6 fa82 	bl	8000504 <__aeabi_ui2d>
 800a000:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a002:	4606      	mov	r6, r0
 800a004:	460f      	mov	r7, r1
 800a006:	b9fb      	cbnz	r3, 800a048 <_strtod_l+0xb80>
 800a008:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a00c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a00e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a010:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a014:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a018:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a01a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a01e:	1b5b      	subs	r3, r3, r5
 800a020:	9311      	str	r3, [sp, #68]	@ 0x44
 800a022:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a026:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a02a:	f7ff f8f1 	bl	8009210 <__ulp>
 800a02e:	4650      	mov	r0, sl
 800a030:	ec53 2b10 	vmov	r2, r3, d0
 800a034:	4659      	mov	r1, fp
 800a036:	f7f6 fadf 	bl	80005f8 <__aeabi_dmul>
 800a03a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a03e:	f7f6 f925 	bl	800028c <__adddf3>
 800a042:	4682      	mov	sl, r0
 800a044:	468b      	mov	fp, r1
 800a046:	e770      	b.n	8009f2a <_strtod_l+0xa62>
 800a048:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a04c:	e7e0      	b.n	800a010 <_strtod_l+0xb48>
 800a04e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a088 <_strtod_l+0xbc0>)
 800a050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a054:	f7f6 fd42 	bl	8000adc <__aeabi_dcmplt>
 800a058:	e798      	b.n	8009f8c <_strtod_l+0xac4>
 800a05a:	2300      	movs	r3, #0
 800a05c:	930e      	str	r3, [sp, #56]	@ 0x38
 800a05e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a060:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a062:	6013      	str	r3, [r2, #0]
 800a064:	f7ff ba6d 	b.w	8009542 <_strtod_l+0x7a>
 800a068:	2a65      	cmp	r2, #101	@ 0x65
 800a06a:	f43f ab68 	beq.w	800973e <_strtod_l+0x276>
 800a06e:	2a45      	cmp	r2, #69	@ 0x45
 800a070:	f43f ab65 	beq.w	800973e <_strtod_l+0x276>
 800a074:	2301      	movs	r3, #1
 800a076:	f7ff bba0 	b.w	80097ba <_strtod_l+0x2f2>
 800a07a:	bf00      	nop
 800a07c:	f3af 8000 	nop.w
 800a080:	ffc00000 	.word	0xffc00000
 800a084:	41dfffff 	.word	0x41dfffff
 800a088:	94a03595 	.word	0x94a03595
 800a08c:	3fcfffff 	.word	0x3fcfffff

0800a090 <_strtod_r>:
 800a090:	4b01      	ldr	r3, [pc, #4]	@ (800a098 <_strtod_r+0x8>)
 800a092:	f7ff ba19 	b.w	80094c8 <_strtod_l>
 800a096:	bf00      	nop
 800a098:	20000068 	.word	0x20000068

0800a09c <_strtol_l.isra.0>:
 800a09c:	2b24      	cmp	r3, #36	@ 0x24
 800a09e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0a2:	4686      	mov	lr, r0
 800a0a4:	4690      	mov	r8, r2
 800a0a6:	d801      	bhi.n	800a0ac <_strtol_l.isra.0+0x10>
 800a0a8:	2b01      	cmp	r3, #1
 800a0aa:	d106      	bne.n	800a0ba <_strtol_l.isra.0+0x1e>
 800a0ac:	f7fd fdb6 	bl	8007c1c <__errno>
 800a0b0:	2316      	movs	r3, #22
 800a0b2:	6003      	str	r3, [r0, #0]
 800a0b4:	2000      	movs	r0, #0
 800a0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ba:	4834      	ldr	r0, [pc, #208]	@ (800a18c <_strtol_l.isra.0+0xf0>)
 800a0bc:	460d      	mov	r5, r1
 800a0be:	462a      	mov	r2, r5
 800a0c0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0c4:	5d06      	ldrb	r6, [r0, r4]
 800a0c6:	f016 0608 	ands.w	r6, r6, #8
 800a0ca:	d1f8      	bne.n	800a0be <_strtol_l.isra.0+0x22>
 800a0cc:	2c2d      	cmp	r4, #45	@ 0x2d
 800a0ce:	d110      	bne.n	800a0f2 <_strtol_l.isra.0+0x56>
 800a0d0:	782c      	ldrb	r4, [r5, #0]
 800a0d2:	2601      	movs	r6, #1
 800a0d4:	1c95      	adds	r5, r2, #2
 800a0d6:	f033 0210 	bics.w	r2, r3, #16
 800a0da:	d115      	bne.n	800a108 <_strtol_l.isra.0+0x6c>
 800a0dc:	2c30      	cmp	r4, #48	@ 0x30
 800a0de:	d10d      	bne.n	800a0fc <_strtol_l.isra.0+0x60>
 800a0e0:	782a      	ldrb	r2, [r5, #0]
 800a0e2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a0e6:	2a58      	cmp	r2, #88	@ 0x58
 800a0e8:	d108      	bne.n	800a0fc <_strtol_l.isra.0+0x60>
 800a0ea:	786c      	ldrb	r4, [r5, #1]
 800a0ec:	3502      	adds	r5, #2
 800a0ee:	2310      	movs	r3, #16
 800a0f0:	e00a      	b.n	800a108 <_strtol_l.isra.0+0x6c>
 800a0f2:	2c2b      	cmp	r4, #43	@ 0x2b
 800a0f4:	bf04      	itt	eq
 800a0f6:	782c      	ldrbeq	r4, [r5, #0]
 800a0f8:	1c95      	addeq	r5, r2, #2
 800a0fa:	e7ec      	b.n	800a0d6 <_strtol_l.isra.0+0x3a>
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d1f6      	bne.n	800a0ee <_strtol_l.isra.0+0x52>
 800a100:	2c30      	cmp	r4, #48	@ 0x30
 800a102:	bf14      	ite	ne
 800a104:	230a      	movne	r3, #10
 800a106:	2308      	moveq	r3, #8
 800a108:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a10c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a110:	2200      	movs	r2, #0
 800a112:	fbbc f9f3 	udiv	r9, ip, r3
 800a116:	4610      	mov	r0, r2
 800a118:	fb03 ca19 	mls	sl, r3, r9, ip
 800a11c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a120:	2f09      	cmp	r7, #9
 800a122:	d80f      	bhi.n	800a144 <_strtol_l.isra.0+0xa8>
 800a124:	463c      	mov	r4, r7
 800a126:	42a3      	cmp	r3, r4
 800a128:	dd1b      	ble.n	800a162 <_strtol_l.isra.0+0xc6>
 800a12a:	1c57      	adds	r7, r2, #1
 800a12c:	d007      	beq.n	800a13e <_strtol_l.isra.0+0xa2>
 800a12e:	4581      	cmp	r9, r0
 800a130:	d314      	bcc.n	800a15c <_strtol_l.isra.0+0xc0>
 800a132:	d101      	bne.n	800a138 <_strtol_l.isra.0+0x9c>
 800a134:	45a2      	cmp	sl, r4
 800a136:	db11      	blt.n	800a15c <_strtol_l.isra.0+0xc0>
 800a138:	fb00 4003 	mla	r0, r0, r3, r4
 800a13c:	2201      	movs	r2, #1
 800a13e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a142:	e7eb      	b.n	800a11c <_strtol_l.isra.0+0x80>
 800a144:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a148:	2f19      	cmp	r7, #25
 800a14a:	d801      	bhi.n	800a150 <_strtol_l.isra.0+0xb4>
 800a14c:	3c37      	subs	r4, #55	@ 0x37
 800a14e:	e7ea      	b.n	800a126 <_strtol_l.isra.0+0x8a>
 800a150:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a154:	2f19      	cmp	r7, #25
 800a156:	d804      	bhi.n	800a162 <_strtol_l.isra.0+0xc6>
 800a158:	3c57      	subs	r4, #87	@ 0x57
 800a15a:	e7e4      	b.n	800a126 <_strtol_l.isra.0+0x8a>
 800a15c:	f04f 32ff 	mov.w	r2, #4294967295
 800a160:	e7ed      	b.n	800a13e <_strtol_l.isra.0+0xa2>
 800a162:	1c53      	adds	r3, r2, #1
 800a164:	d108      	bne.n	800a178 <_strtol_l.isra.0+0xdc>
 800a166:	2322      	movs	r3, #34	@ 0x22
 800a168:	f8ce 3000 	str.w	r3, [lr]
 800a16c:	4660      	mov	r0, ip
 800a16e:	f1b8 0f00 	cmp.w	r8, #0
 800a172:	d0a0      	beq.n	800a0b6 <_strtol_l.isra.0+0x1a>
 800a174:	1e69      	subs	r1, r5, #1
 800a176:	e006      	b.n	800a186 <_strtol_l.isra.0+0xea>
 800a178:	b106      	cbz	r6, 800a17c <_strtol_l.isra.0+0xe0>
 800a17a:	4240      	negs	r0, r0
 800a17c:	f1b8 0f00 	cmp.w	r8, #0
 800a180:	d099      	beq.n	800a0b6 <_strtol_l.isra.0+0x1a>
 800a182:	2a00      	cmp	r2, #0
 800a184:	d1f6      	bne.n	800a174 <_strtol_l.isra.0+0xd8>
 800a186:	f8c8 1000 	str.w	r1, [r8]
 800a18a:	e794      	b.n	800a0b6 <_strtol_l.isra.0+0x1a>
 800a18c:	0800b6a9 	.word	0x0800b6a9

0800a190 <_strtol_r>:
 800a190:	f7ff bf84 	b.w	800a09c <_strtol_l.isra.0>

0800a194 <__ssputs_r>:
 800a194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a198:	688e      	ldr	r6, [r1, #8]
 800a19a:	461f      	mov	r7, r3
 800a19c:	42be      	cmp	r6, r7
 800a19e:	680b      	ldr	r3, [r1, #0]
 800a1a0:	4682      	mov	sl, r0
 800a1a2:	460c      	mov	r4, r1
 800a1a4:	4690      	mov	r8, r2
 800a1a6:	d82d      	bhi.n	800a204 <__ssputs_r+0x70>
 800a1a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1ac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1b0:	d026      	beq.n	800a200 <__ssputs_r+0x6c>
 800a1b2:	6965      	ldr	r5, [r4, #20]
 800a1b4:	6909      	ldr	r1, [r1, #16]
 800a1b6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1ba:	eba3 0901 	sub.w	r9, r3, r1
 800a1be:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1c2:	1c7b      	adds	r3, r7, #1
 800a1c4:	444b      	add	r3, r9
 800a1c6:	106d      	asrs	r5, r5, #1
 800a1c8:	429d      	cmp	r5, r3
 800a1ca:	bf38      	it	cc
 800a1cc:	461d      	movcc	r5, r3
 800a1ce:	0553      	lsls	r3, r2, #21
 800a1d0:	d527      	bpl.n	800a222 <__ssputs_r+0x8e>
 800a1d2:	4629      	mov	r1, r5
 800a1d4:	f7fe fc24 	bl	8008a20 <_malloc_r>
 800a1d8:	4606      	mov	r6, r0
 800a1da:	b360      	cbz	r0, 800a236 <__ssputs_r+0xa2>
 800a1dc:	6921      	ldr	r1, [r4, #16]
 800a1de:	464a      	mov	r2, r9
 800a1e0:	f000 fa18 	bl	800a614 <memcpy>
 800a1e4:	89a3      	ldrh	r3, [r4, #12]
 800a1e6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1ee:	81a3      	strh	r3, [r4, #12]
 800a1f0:	6126      	str	r6, [r4, #16]
 800a1f2:	6165      	str	r5, [r4, #20]
 800a1f4:	444e      	add	r6, r9
 800a1f6:	eba5 0509 	sub.w	r5, r5, r9
 800a1fa:	6026      	str	r6, [r4, #0]
 800a1fc:	60a5      	str	r5, [r4, #8]
 800a1fe:	463e      	mov	r6, r7
 800a200:	42be      	cmp	r6, r7
 800a202:	d900      	bls.n	800a206 <__ssputs_r+0x72>
 800a204:	463e      	mov	r6, r7
 800a206:	6820      	ldr	r0, [r4, #0]
 800a208:	4632      	mov	r2, r6
 800a20a:	4641      	mov	r1, r8
 800a20c:	f000 f9c6 	bl	800a59c <memmove>
 800a210:	68a3      	ldr	r3, [r4, #8]
 800a212:	1b9b      	subs	r3, r3, r6
 800a214:	60a3      	str	r3, [r4, #8]
 800a216:	6823      	ldr	r3, [r4, #0]
 800a218:	4433      	add	r3, r6
 800a21a:	6023      	str	r3, [r4, #0]
 800a21c:	2000      	movs	r0, #0
 800a21e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a222:	462a      	mov	r2, r5
 800a224:	f000 fd89 	bl	800ad3a <_realloc_r>
 800a228:	4606      	mov	r6, r0
 800a22a:	2800      	cmp	r0, #0
 800a22c:	d1e0      	bne.n	800a1f0 <__ssputs_r+0x5c>
 800a22e:	6921      	ldr	r1, [r4, #16]
 800a230:	4650      	mov	r0, sl
 800a232:	f7fe fb81 	bl	8008938 <_free_r>
 800a236:	230c      	movs	r3, #12
 800a238:	f8ca 3000 	str.w	r3, [sl]
 800a23c:	89a3      	ldrh	r3, [r4, #12]
 800a23e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a242:	81a3      	strh	r3, [r4, #12]
 800a244:	f04f 30ff 	mov.w	r0, #4294967295
 800a248:	e7e9      	b.n	800a21e <__ssputs_r+0x8a>
	...

0800a24c <_svfiprintf_r>:
 800a24c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a250:	4698      	mov	r8, r3
 800a252:	898b      	ldrh	r3, [r1, #12]
 800a254:	061b      	lsls	r3, r3, #24
 800a256:	b09d      	sub	sp, #116	@ 0x74
 800a258:	4607      	mov	r7, r0
 800a25a:	460d      	mov	r5, r1
 800a25c:	4614      	mov	r4, r2
 800a25e:	d510      	bpl.n	800a282 <_svfiprintf_r+0x36>
 800a260:	690b      	ldr	r3, [r1, #16]
 800a262:	b973      	cbnz	r3, 800a282 <_svfiprintf_r+0x36>
 800a264:	2140      	movs	r1, #64	@ 0x40
 800a266:	f7fe fbdb 	bl	8008a20 <_malloc_r>
 800a26a:	6028      	str	r0, [r5, #0]
 800a26c:	6128      	str	r0, [r5, #16]
 800a26e:	b930      	cbnz	r0, 800a27e <_svfiprintf_r+0x32>
 800a270:	230c      	movs	r3, #12
 800a272:	603b      	str	r3, [r7, #0]
 800a274:	f04f 30ff 	mov.w	r0, #4294967295
 800a278:	b01d      	add	sp, #116	@ 0x74
 800a27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a27e:	2340      	movs	r3, #64	@ 0x40
 800a280:	616b      	str	r3, [r5, #20]
 800a282:	2300      	movs	r3, #0
 800a284:	9309      	str	r3, [sp, #36]	@ 0x24
 800a286:	2320      	movs	r3, #32
 800a288:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a28c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a290:	2330      	movs	r3, #48	@ 0x30
 800a292:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a430 <_svfiprintf_r+0x1e4>
 800a296:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a29a:	f04f 0901 	mov.w	r9, #1
 800a29e:	4623      	mov	r3, r4
 800a2a0:	469a      	mov	sl, r3
 800a2a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2a6:	b10a      	cbz	r2, 800a2ac <_svfiprintf_r+0x60>
 800a2a8:	2a25      	cmp	r2, #37	@ 0x25
 800a2aa:	d1f9      	bne.n	800a2a0 <_svfiprintf_r+0x54>
 800a2ac:	ebba 0b04 	subs.w	fp, sl, r4
 800a2b0:	d00b      	beq.n	800a2ca <_svfiprintf_r+0x7e>
 800a2b2:	465b      	mov	r3, fp
 800a2b4:	4622      	mov	r2, r4
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	4638      	mov	r0, r7
 800a2ba:	f7ff ff6b 	bl	800a194 <__ssputs_r>
 800a2be:	3001      	adds	r0, #1
 800a2c0:	f000 80a7 	beq.w	800a412 <_svfiprintf_r+0x1c6>
 800a2c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2c6:	445a      	add	r2, fp
 800a2c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2ca:	f89a 3000 	ldrb.w	r3, [sl]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	f000 809f 	beq.w	800a412 <_svfiprintf_r+0x1c6>
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	f04f 32ff 	mov.w	r2, #4294967295
 800a2da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2de:	f10a 0a01 	add.w	sl, sl, #1
 800a2e2:	9304      	str	r3, [sp, #16]
 800a2e4:	9307      	str	r3, [sp, #28]
 800a2e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2ec:	4654      	mov	r4, sl
 800a2ee:	2205      	movs	r2, #5
 800a2f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2f4:	484e      	ldr	r0, [pc, #312]	@ (800a430 <_svfiprintf_r+0x1e4>)
 800a2f6:	f7f5 ff6b 	bl	80001d0 <memchr>
 800a2fa:	9a04      	ldr	r2, [sp, #16]
 800a2fc:	b9d8      	cbnz	r0, 800a336 <_svfiprintf_r+0xea>
 800a2fe:	06d0      	lsls	r0, r2, #27
 800a300:	bf44      	itt	mi
 800a302:	2320      	movmi	r3, #32
 800a304:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a308:	0711      	lsls	r1, r2, #28
 800a30a:	bf44      	itt	mi
 800a30c:	232b      	movmi	r3, #43	@ 0x2b
 800a30e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a312:	f89a 3000 	ldrb.w	r3, [sl]
 800a316:	2b2a      	cmp	r3, #42	@ 0x2a
 800a318:	d015      	beq.n	800a346 <_svfiprintf_r+0xfa>
 800a31a:	9a07      	ldr	r2, [sp, #28]
 800a31c:	4654      	mov	r4, sl
 800a31e:	2000      	movs	r0, #0
 800a320:	f04f 0c0a 	mov.w	ip, #10
 800a324:	4621      	mov	r1, r4
 800a326:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a32a:	3b30      	subs	r3, #48	@ 0x30
 800a32c:	2b09      	cmp	r3, #9
 800a32e:	d94b      	bls.n	800a3c8 <_svfiprintf_r+0x17c>
 800a330:	b1b0      	cbz	r0, 800a360 <_svfiprintf_r+0x114>
 800a332:	9207      	str	r2, [sp, #28]
 800a334:	e014      	b.n	800a360 <_svfiprintf_r+0x114>
 800a336:	eba0 0308 	sub.w	r3, r0, r8
 800a33a:	fa09 f303 	lsl.w	r3, r9, r3
 800a33e:	4313      	orrs	r3, r2
 800a340:	9304      	str	r3, [sp, #16]
 800a342:	46a2      	mov	sl, r4
 800a344:	e7d2      	b.n	800a2ec <_svfiprintf_r+0xa0>
 800a346:	9b03      	ldr	r3, [sp, #12]
 800a348:	1d19      	adds	r1, r3, #4
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	9103      	str	r1, [sp, #12]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	bfbb      	ittet	lt
 800a352:	425b      	neglt	r3, r3
 800a354:	f042 0202 	orrlt.w	r2, r2, #2
 800a358:	9307      	strge	r3, [sp, #28]
 800a35a:	9307      	strlt	r3, [sp, #28]
 800a35c:	bfb8      	it	lt
 800a35e:	9204      	strlt	r2, [sp, #16]
 800a360:	7823      	ldrb	r3, [r4, #0]
 800a362:	2b2e      	cmp	r3, #46	@ 0x2e
 800a364:	d10a      	bne.n	800a37c <_svfiprintf_r+0x130>
 800a366:	7863      	ldrb	r3, [r4, #1]
 800a368:	2b2a      	cmp	r3, #42	@ 0x2a
 800a36a:	d132      	bne.n	800a3d2 <_svfiprintf_r+0x186>
 800a36c:	9b03      	ldr	r3, [sp, #12]
 800a36e:	1d1a      	adds	r2, r3, #4
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	9203      	str	r2, [sp, #12]
 800a374:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a378:	3402      	adds	r4, #2
 800a37a:	9305      	str	r3, [sp, #20]
 800a37c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a440 <_svfiprintf_r+0x1f4>
 800a380:	7821      	ldrb	r1, [r4, #0]
 800a382:	2203      	movs	r2, #3
 800a384:	4650      	mov	r0, sl
 800a386:	f7f5 ff23 	bl	80001d0 <memchr>
 800a38a:	b138      	cbz	r0, 800a39c <_svfiprintf_r+0x150>
 800a38c:	9b04      	ldr	r3, [sp, #16]
 800a38e:	eba0 000a 	sub.w	r0, r0, sl
 800a392:	2240      	movs	r2, #64	@ 0x40
 800a394:	4082      	lsls	r2, r0
 800a396:	4313      	orrs	r3, r2
 800a398:	3401      	adds	r4, #1
 800a39a:	9304      	str	r3, [sp, #16]
 800a39c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3a0:	4824      	ldr	r0, [pc, #144]	@ (800a434 <_svfiprintf_r+0x1e8>)
 800a3a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3a6:	2206      	movs	r2, #6
 800a3a8:	f7f5 ff12 	bl	80001d0 <memchr>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d036      	beq.n	800a41e <_svfiprintf_r+0x1d2>
 800a3b0:	4b21      	ldr	r3, [pc, #132]	@ (800a438 <_svfiprintf_r+0x1ec>)
 800a3b2:	bb1b      	cbnz	r3, 800a3fc <_svfiprintf_r+0x1b0>
 800a3b4:	9b03      	ldr	r3, [sp, #12]
 800a3b6:	3307      	adds	r3, #7
 800a3b8:	f023 0307 	bic.w	r3, r3, #7
 800a3bc:	3308      	adds	r3, #8
 800a3be:	9303      	str	r3, [sp, #12]
 800a3c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c2:	4433      	add	r3, r6
 800a3c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3c6:	e76a      	b.n	800a29e <_svfiprintf_r+0x52>
 800a3c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3cc:	460c      	mov	r4, r1
 800a3ce:	2001      	movs	r0, #1
 800a3d0:	e7a8      	b.n	800a324 <_svfiprintf_r+0xd8>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	3401      	adds	r4, #1
 800a3d6:	9305      	str	r3, [sp, #20]
 800a3d8:	4619      	mov	r1, r3
 800a3da:	f04f 0c0a 	mov.w	ip, #10
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3e4:	3a30      	subs	r2, #48	@ 0x30
 800a3e6:	2a09      	cmp	r2, #9
 800a3e8:	d903      	bls.n	800a3f2 <_svfiprintf_r+0x1a6>
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d0c6      	beq.n	800a37c <_svfiprintf_r+0x130>
 800a3ee:	9105      	str	r1, [sp, #20]
 800a3f0:	e7c4      	b.n	800a37c <_svfiprintf_r+0x130>
 800a3f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3f6:	4604      	mov	r4, r0
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e7f0      	b.n	800a3de <_svfiprintf_r+0x192>
 800a3fc:	ab03      	add	r3, sp, #12
 800a3fe:	9300      	str	r3, [sp, #0]
 800a400:	462a      	mov	r2, r5
 800a402:	4b0e      	ldr	r3, [pc, #56]	@ (800a43c <_svfiprintf_r+0x1f0>)
 800a404:	a904      	add	r1, sp, #16
 800a406:	4638      	mov	r0, r7
 800a408:	f7fc fcca 	bl	8006da0 <_printf_float>
 800a40c:	1c42      	adds	r2, r0, #1
 800a40e:	4606      	mov	r6, r0
 800a410:	d1d6      	bne.n	800a3c0 <_svfiprintf_r+0x174>
 800a412:	89ab      	ldrh	r3, [r5, #12]
 800a414:	065b      	lsls	r3, r3, #25
 800a416:	f53f af2d 	bmi.w	800a274 <_svfiprintf_r+0x28>
 800a41a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a41c:	e72c      	b.n	800a278 <_svfiprintf_r+0x2c>
 800a41e:	ab03      	add	r3, sp, #12
 800a420:	9300      	str	r3, [sp, #0]
 800a422:	462a      	mov	r2, r5
 800a424:	4b05      	ldr	r3, [pc, #20]	@ (800a43c <_svfiprintf_r+0x1f0>)
 800a426:	a904      	add	r1, sp, #16
 800a428:	4638      	mov	r0, r7
 800a42a:	f7fc ff51 	bl	80072d0 <_printf_i>
 800a42e:	e7ed      	b.n	800a40c <_svfiprintf_r+0x1c0>
 800a430:	0800b4a5 	.word	0x0800b4a5
 800a434:	0800b4af 	.word	0x0800b4af
 800a438:	08006da1 	.word	0x08006da1
 800a43c:	0800a195 	.word	0x0800a195
 800a440:	0800b4ab 	.word	0x0800b4ab

0800a444 <__sflush_r>:
 800a444:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a44c:	0716      	lsls	r6, r2, #28
 800a44e:	4605      	mov	r5, r0
 800a450:	460c      	mov	r4, r1
 800a452:	d454      	bmi.n	800a4fe <__sflush_r+0xba>
 800a454:	684b      	ldr	r3, [r1, #4]
 800a456:	2b00      	cmp	r3, #0
 800a458:	dc02      	bgt.n	800a460 <__sflush_r+0x1c>
 800a45a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	dd48      	ble.n	800a4f2 <__sflush_r+0xae>
 800a460:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a462:	2e00      	cmp	r6, #0
 800a464:	d045      	beq.n	800a4f2 <__sflush_r+0xae>
 800a466:	2300      	movs	r3, #0
 800a468:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a46c:	682f      	ldr	r7, [r5, #0]
 800a46e:	6a21      	ldr	r1, [r4, #32]
 800a470:	602b      	str	r3, [r5, #0]
 800a472:	d030      	beq.n	800a4d6 <__sflush_r+0x92>
 800a474:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a476:	89a3      	ldrh	r3, [r4, #12]
 800a478:	0759      	lsls	r1, r3, #29
 800a47a:	d505      	bpl.n	800a488 <__sflush_r+0x44>
 800a47c:	6863      	ldr	r3, [r4, #4]
 800a47e:	1ad2      	subs	r2, r2, r3
 800a480:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a482:	b10b      	cbz	r3, 800a488 <__sflush_r+0x44>
 800a484:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a486:	1ad2      	subs	r2, r2, r3
 800a488:	2300      	movs	r3, #0
 800a48a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a48c:	6a21      	ldr	r1, [r4, #32]
 800a48e:	4628      	mov	r0, r5
 800a490:	47b0      	blx	r6
 800a492:	1c43      	adds	r3, r0, #1
 800a494:	89a3      	ldrh	r3, [r4, #12]
 800a496:	d106      	bne.n	800a4a6 <__sflush_r+0x62>
 800a498:	6829      	ldr	r1, [r5, #0]
 800a49a:	291d      	cmp	r1, #29
 800a49c:	d82b      	bhi.n	800a4f6 <__sflush_r+0xb2>
 800a49e:	4a2a      	ldr	r2, [pc, #168]	@ (800a548 <__sflush_r+0x104>)
 800a4a0:	40ca      	lsrs	r2, r1
 800a4a2:	07d6      	lsls	r6, r2, #31
 800a4a4:	d527      	bpl.n	800a4f6 <__sflush_r+0xb2>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	6062      	str	r2, [r4, #4]
 800a4aa:	04d9      	lsls	r1, r3, #19
 800a4ac:	6922      	ldr	r2, [r4, #16]
 800a4ae:	6022      	str	r2, [r4, #0]
 800a4b0:	d504      	bpl.n	800a4bc <__sflush_r+0x78>
 800a4b2:	1c42      	adds	r2, r0, #1
 800a4b4:	d101      	bne.n	800a4ba <__sflush_r+0x76>
 800a4b6:	682b      	ldr	r3, [r5, #0]
 800a4b8:	b903      	cbnz	r3, 800a4bc <__sflush_r+0x78>
 800a4ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800a4bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4be:	602f      	str	r7, [r5, #0]
 800a4c0:	b1b9      	cbz	r1, 800a4f2 <__sflush_r+0xae>
 800a4c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4c6:	4299      	cmp	r1, r3
 800a4c8:	d002      	beq.n	800a4d0 <__sflush_r+0x8c>
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	f7fe fa34 	bl	8008938 <_free_r>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4d4:	e00d      	b.n	800a4f2 <__sflush_r+0xae>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	4628      	mov	r0, r5
 800a4da:	47b0      	blx	r6
 800a4dc:	4602      	mov	r2, r0
 800a4de:	1c50      	adds	r0, r2, #1
 800a4e0:	d1c9      	bne.n	800a476 <__sflush_r+0x32>
 800a4e2:	682b      	ldr	r3, [r5, #0]
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d0c6      	beq.n	800a476 <__sflush_r+0x32>
 800a4e8:	2b1d      	cmp	r3, #29
 800a4ea:	d001      	beq.n	800a4f0 <__sflush_r+0xac>
 800a4ec:	2b16      	cmp	r3, #22
 800a4ee:	d11e      	bne.n	800a52e <__sflush_r+0xea>
 800a4f0:	602f      	str	r7, [r5, #0]
 800a4f2:	2000      	movs	r0, #0
 800a4f4:	e022      	b.n	800a53c <__sflush_r+0xf8>
 800a4f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4fa:	b21b      	sxth	r3, r3
 800a4fc:	e01b      	b.n	800a536 <__sflush_r+0xf2>
 800a4fe:	690f      	ldr	r7, [r1, #16]
 800a500:	2f00      	cmp	r7, #0
 800a502:	d0f6      	beq.n	800a4f2 <__sflush_r+0xae>
 800a504:	0793      	lsls	r3, r2, #30
 800a506:	680e      	ldr	r6, [r1, #0]
 800a508:	bf08      	it	eq
 800a50a:	694b      	ldreq	r3, [r1, #20]
 800a50c:	600f      	str	r7, [r1, #0]
 800a50e:	bf18      	it	ne
 800a510:	2300      	movne	r3, #0
 800a512:	eba6 0807 	sub.w	r8, r6, r7
 800a516:	608b      	str	r3, [r1, #8]
 800a518:	f1b8 0f00 	cmp.w	r8, #0
 800a51c:	dde9      	ble.n	800a4f2 <__sflush_r+0xae>
 800a51e:	6a21      	ldr	r1, [r4, #32]
 800a520:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a522:	4643      	mov	r3, r8
 800a524:	463a      	mov	r2, r7
 800a526:	4628      	mov	r0, r5
 800a528:	47b0      	blx	r6
 800a52a:	2800      	cmp	r0, #0
 800a52c:	dc08      	bgt.n	800a540 <__sflush_r+0xfc>
 800a52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a536:	81a3      	strh	r3, [r4, #12]
 800a538:	f04f 30ff 	mov.w	r0, #4294967295
 800a53c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a540:	4407      	add	r7, r0
 800a542:	eba8 0800 	sub.w	r8, r8, r0
 800a546:	e7e7      	b.n	800a518 <__sflush_r+0xd4>
 800a548:	20400001 	.word	0x20400001

0800a54c <_fflush_r>:
 800a54c:	b538      	push	{r3, r4, r5, lr}
 800a54e:	690b      	ldr	r3, [r1, #16]
 800a550:	4605      	mov	r5, r0
 800a552:	460c      	mov	r4, r1
 800a554:	b913      	cbnz	r3, 800a55c <_fflush_r+0x10>
 800a556:	2500      	movs	r5, #0
 800a558:	4628      	mov	r0, r5
 800a55a:	bd38      	pop	{r3, r4, r5, pc}
 800a55c:	b118      	cbz	r0, 800a566 <_fflush_r+0x1a>
 800a55e:	6a03      	ldr	r3, [r0, #32]
 800a560:	b90b      	cbnz	r3, 800a566 <_fflush_r+0x1a>
 800a562:	f7fd fa6d 	bl	8007a40 <__sinit>
 800a566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d0f3      	beq.n	800a556 <_fflush_r+0xa>
 800a56e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a570:	07d0      	lsls	r0, r2, #31
 800a572:	d404      	bmi.n	800a57e <_fflush_r+0x32>
 800a574:	0599      	lsls	r1, r3, #22
 800a576:	d402      	bmi.n	800a57e <_fflush_r+0x32>
 800a578:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a57a:	f7fd fb7a 	bl	8007c72 <__retarget_lock_acquire_recursive>
 800a57e:	4628      	mov	r0, r5
 800a580:	4621      	mov	r1, r4
 800a582:	f7ff ff5f 	bl	800a444 <__sflush_r>
 800a586:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a588:	07da      	lsls	r2, r3, #31
 800a58a:	4605      	mov	r5, r0
 800a58c:	d4e4      	bmi.n	800a558 <_fflush_r+0xc>
 800a58e:	89a3      	ldrh	r3, [r4, #12]
 800a590:	059b      	lsls	r3, r3, #22
 800a592:	d4e1      	bmi.n	800a558 <_fflush_r+0xc>
 800a594:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a596:	f7fd fb6d 	bl	8007c74 <__retarget_lock_release_recursive>
 800a59a:	e7dd      	b.n	800a558 <_fflush_r+0xc>

0800a59c <memmove>:
 800a59c:	4288      	cmp	r0, r1
 800a59e:	b510      	push	{r4, lr}
 800a5a0:	eb01 0402 	add.w	r4, r1, r2
 800a5a4:	d902      	bls.n	800a5ac <memmove+0x10>
 800a5a6:	4284      	cmp	r4, r0
 800a5a8:	4623      	mov	r3, r4
 800a5aa:	d807      	bhi.n	800a5bc <memmove+0x20>
 800a5ac:	1e43      	subs	r3, r0, #1
 800a5ae:	42a1      	cmp	r1, r4
 800a5b0:	d008      	beq.n	800a5c4 <memmove+0x28>
 800a5b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ba:	e7f8      	b.n	800a5ae <memmove+0x12>
 800a5bc:	4402      	add	r2, r0
 800a5be:	4601      	mov	r1, r0
 800a5c0:	428a      	cmp	r2, r1
 800a5c2:	d100      	bne.n	800a5c6 <memmove+0x2a>
 800a5c4:	bd10      	pop	{r4, pc}
 800a5c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5ce:	e7f7      	b.n	800a5c0 <memmove+0x24>

0800a5d0 <strncmp>:
 800a5d0:	b510      	push	{r4, lr}
 800a5d2:	b16a      	cbz	r2, 800a5f0 <strncmp+0x20>
 800a5d4:	3901      	subs	r1, #1
 800a5d6:	1884      	adds	r4, r0, r2
 800a5d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a5dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d103      	bne.n	800a5ec <strncmp+0x1c>
 800a5e4:	42a0      	cmp	r0, r4
 800a5e6:	d001      	beq.n	800a5ec <strncmp+0x1c>
 800a5e8:	2a00      	cmp	r2, #0
 800a5ea:	d1f5      	bne.n	800a5d8 <strncmp+0x8>
 800a5ec:	1ad0      	subs	r0, r2, r3
 800a5ee:	bd10      	pop	{r4, pc}
 800a5f0:	4610      	mov	r0, r2
 800a5f2:	e7fc      	b.n	800a5ee <strncmp+0x1e>

0800a5f4 <_sbrk_r>:
 800a5f4:	b538      	push	{r3, r4, r5, lr}
 800a5f6:	4d06      	ldr	r5, [pc, #24]	@ (800a610 <_sbrk_r+0x1c>)
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	4604      	mov	r4, r0
 800a5fc:	4608      	mov	r0, r1
 800a5fe:	602b      	str	r3, [r5, #0]
 800a600:	f7f7 f9fe 	bl	8001a00 <_sbrk>
 800a604:	1c43      	adds	r3, r0, #1
 800a606:	d102      	bne.n	800a60e <_sbrk_r+0x1a>
 800a608:	682b      	ldr	r3, [r5, #0]
 800a60a:	b103      	cbz	r3, 800a60e <_sbrk_r+0x1a>
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	bd38      	pop	{r3, r4, r5, pc}
 800a610:	200004ec 	.word	0x200004ec

0800a614 <memcpy>:
 800a614:	440a      	add	r2, r1
 800a616:	4291      	cmp	r1, r2
 800a618:	f100 33ff 	add.w	r3, r0, #4294967295
 800a61c:	d100      	bne.n	800a620 <memcpy+0xc>
 800a61e:	4770      	bx	lr
 800a620:	b510      	push	{r4, lr}
 800a622:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a626:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a62a:	4291      	cmp	r1, r2
 800a62c:	d1f9      	bne.n	800a622 <memcpy+0xe>
 800a62e:	bd10      	pop	{r4, pc}

0800a630 <nan>:
 800a630:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a638 <nan+0x8>
 800a634:	4770      	bx	lr
 800a636:	bf00      	nop
 800a638:	00000000 	.word	0x00000000
 800a63c:	7ff80000 	.word	0x7ff80000

0800a640 <__assert_func>:
 800a640:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a642:	4614      	mov	r4, r2
 800a644:	461a      	mov	r2, r3
 800a646:	4b09      	ldr	r3, [pc, #36]	@ (800a66c <__assert_func+0x2c>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4605      	mov	r5, r0
 800a64c:	68d8      	ldr	r0, [r3, #12]
 800a64e:	b14c      	cbz	r4, 800a664 <__assert_func+0x24>
 800a650:	4b07      	ldr	r3, [pc, #28]	@ (800a670 <__assert_func+0x30>)
 800a652:	9100      	str	r1, [sp, #0]
 800a654:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a658:	4906      	ldr	r1, [pc, #24]	@ (800a674 <__assert_func+0x34>)
 800a65a:	462b      	mov	r3, r5
 800a65c:	f000 fba8 	bl	800adb0 <fiprintf>
 800a660:	f000 fbb8 	bl	800add4 <abort>
 800a664:	4b04      	ldr	r3, [pc, #16]	@ (800a678 <__assert_func+0x38>)
 800a666:	461c      	mov	r4, r3
 800a668:	e7f3      	b.n	800a652 <__assert_func+0x12>
 800a66a:	bf00      	nop
 800a66c:	20000018 	.word	0x20000018
 800a670:	0800b4be 	.word	0x0800b4be
 800a674:	0800b4cb 	.word	0x0800b4cb
 800a678:	0800b4f9 	.word	0x0800b4f9

0800a67c <_calloc_r>:
 800a67c:	b570      	push	{r4, r5, r6, lr}
 800a67e:	fba1 5402 	umull	r5, r4, r1, r2
 800a682:	b934      	cbnz	r4, 800a692 <_calloc_r+0x16>
 800a684:	4629      	mov	r1, r5
 800a686:	f7fe f9cb 	bl	8008a20 <_malloc_r>
 800a68a:	4606      	mov	r6, r0
 800a68c:	b928      	cbnz	r0, 800a69a <_calloc_r+0x1e>
 800a68e:	4630      	mov	r0, r6
 800a690:	bd70      	pop	{r4, r5, r6, pc}
 800a692:	220c      	movs	r2, #12
 800a694:	6002      	str	r2, [r0, #0]
 800a696:	2600      	movs	r6, #0
 800a698:	e7f9      	b.n	800a68e <_calloc_r+0x12>
 800a69a:	462a      	mov	r2, r5
 800a69c:	4621      	mov	r1, r4
 800a69e:	f7fd fa6a 	bl	8007b76 <memset>
 800a6a2:	e7f4      	b.n	800a68e <_calloc_r+0x12>

0800a6a4 <rshift>:
 800a6a4:	6903      	ldr	r3, [r0, #16]
 800a6a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a6aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a6b2:	f100 0414 	add.w	r4, r0, #20
 800a6b6:	dd45      	ble.n	800a744 <rshift+0xa0>
 800a6b8:	f011 011f 	ands.w	r1, r1, #31
 800a6bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a6c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a6c4:	d10c      	bne.n	800a6e0 <rshift+0x3c>
 800a6c6:	f100 0710 	add.w	r7, r0, #16
 800a6ca:	4629      	mov	r1, r5
 800a6cc:	42b1      	cmp	r1, r6
 800a6ce:	d334      	bcc.n	800a73a <rshift+0x96>
 800a6d0:	1a9b      	subs	r3, r3, r2
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	1eea      	subs	r2, r5, #3
 800a6d6:	4296      	cmp	r6, r2
 800a6d8:	bf38      	it	cc
 800a6da:	2300      	movcc	r3, #0
 800a6dc:	4423      	add	r3, r4
 800a6de:	e015      	b.n	800a70c <rshift+0x68>
 800a6e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a6e4:	f1c1 0820 	rsb	r8, r1, #32
 800a6e8:	40cf      	lsrs	r7, r1
 800a6ea:	f105 0e04 	add.w	lr, r5, #4
 800a6ee:	46a1      	mov	r9, r4
 800a6f0:	4576      	cmp	r6, lr
 800a6f2:	46f4      	mov	ip, lr
 800a6f4:	d815      	bhi.n	800a722 <rshift+0x7e>
 800a6f6:	1a9a      	subs	r2, r3, r2
 800a6f8:	0092      	lsls	r2, r2, #2
 800a6fa:	3a04      	subs	r2, #4
 800a6fc:	3501      	adds	r5, #1
 800a6fe:	42ae      	cmp	r6, r5
 800a700:	bf38      	it	cc
 800a702:	2200      	movcc	r2, #0
 800a704:	18a3      	adds	r3, r4, r2
 800a706:	50a7      	str	r7, [r4, r2]
 800a708:	b107      	cbz	r7, 800a70c <rshift+0x68>
 800a70a:	3304      	adds	r3, #4
 800a70c:	1b1a      	subs	r2, r3, r4
 800a70e:	42a3      	cmp	r3, r4
 800a710:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a714:	bf08      	it	eq
 800a716:	2300      	moveq	r3, #0
 800a718:	6102      	str	r2, [r0, #16]
 800a71a:	bf08      	it	eq
 800a71c:	6143      	streq	r3, [r0, #20]
 800a71e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a722:	f8dc c000 	ldr.w	ip, [ip]
 800a726:	fa0c fc08 	lsl.w	ip, ip, r8
 800a72a:	ea4c 0707 	orr.w	r7, ip, r7
 800a72e:	f849 7b04 	str.w	r7, [r9], #4
 800a732:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a736:	40cf      	lsrs	r7, r1
 800a738:	e7da      	b.n	800a6f0 <rshift+0x4c>
 800a73a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a73e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a742:	e7c3      	b.n	800a6cc <rshift+0x28>
 800a744:	4623      	mov	r3, r4
 800a746:	e7e1      	b.n	800a70c <rshift+0x68>

0800a748 <__hexdig_fun>:
 800a748:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a74c:	2b09      	cmp	r3, #9
 800a74e:	d802      	bhi.n	800a756 <__hexdig_fun+0xe>
 800a750:	3820      	subs	r0, #32
 800a752:	b2c0      	uxtb	r0, r0
 800a754:	4770      	bx	lr
 800a756:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a75a:	2b05      	cmp	r3, #5
 800a75c:	d801      	bhi.n	800a762 <__hexdig_fun+0x1a>
 800a75e:	3847      	subs	r0, #71	@ 0x47
 800a760:	e7f7      	b.n	800a752 <__hexdig_fun+0xa>
 800a762:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a766:	2b05      	cmp	r3, #5
 800a768:	d801      	bhi.n	800a76e <__hexdig_fun+0x26>
 800a76a:	3827      	subs	r0, #39	@ 0x27
 800a76c:	e7f1      	b.n	800a752 <__hexdig_fun+0xa>
 800a76e:	2000      	movs	r0, #0
 800a770:	4770      	bx	lr
	...

0800a774 <__gethex>:
 800a774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a778:	b085      	sub	sp, #20
 800a77a:	468a      	mov	sl, r1
 800a77c:	9302      	str	r3, [sp, #8]
 800a77e:	680b      	ldr	r3, [r1, #0]
 800a780:	9001      	str	r0, [sp, #4]
 800a782:	4690      	mov	r8, r2
 800a784:	1c9c      	adds	r4, r3, #2
 800a786:	46a1      	mov	r9, r4
 800a788:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a78c:	2830      	cmp	r0, #48	@ 0x30
 800a78e:	d0fa      	beq.n	800a786 <__gethex+0x12>
 800a790:	eba9 0303 	sub.w	r3, r9, r3
 800a794:	f1a3 0b02 	sub.w	fp, r3, #2
 800a798:	f7ff ffd6 	bl	800a748 <__hexdig_fun>
 800a79c:	4605      	mov	r5, r0
 800a79e:	2800      	cmp	r0, #0
 800a7a0:	d168      	bne.n	800a874 <__gethex+0x100>
 800a7a2:	49a0      	ldr	r1, [pc, #640]	@ (800aa24 <__gethex+0x2b0>)
 800a7a4:	2201      	movs	r2, #1
 800a7a6:	4648      	mov	r0, r9
 800a7a8:	f7ff ff12 	bl	800a5d0 <strncmp>
 800a7ac:	4607      	mov	r7, r0
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	d167      	bne.n	800a882 <__gethex+0x10e>
 800a7b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a7b6:	4626      	mov	r6, r4
 800a7b8:	f7ff ffc6 	bl	800a748 <__hexdig_fun>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	d062      	beq.n	800a886 <__gethex+0x112>
 800a7c0:	4623      	mov	r3, r4
 800a7c2:	7818      	ldrb	r0, [r3, #0]
 800a7c4:	2830      	cmp	r0, #48	@ 0x30
 800a7c6:	4699      	mov	r9, r3
 800a7c8:	f103 0301 	add.w	r3, r3, #1
 800a7cc:	d0f9      	beq.n	800a7c2 <__gethex+0x4e>
 800a7ce:	f7ff ffbb 	bl	800a748 <__hexdig_fun>
 800a7d2:	fab0 f580 	clz	r5, r0
 800a7d6:	096d      	lsrs	r5, r5, #5
 800a7d8:	f04f 0b01 	mov.w	fp, #1
 800a7dc:	464a      	mov	r2, r9
 800a7de:	4616      	mov	r6, r2
 800a7e0:	3201      	adds	r2, #1
 800a7e2:	7830      	ldrb	r0, [r6, #0]
 800a7e4:	f7ff ffb0 	bl	800a748 <__hexdig_fun>
 800a7e8:	2800      	cmp	r0, #0
 800a7ea:	d1f8      	bne.n	800a7de <__gethex+0x6a>
 800a7ec:	498d      	ldr	r1, [pc, #564]	@ (800aa24 <__gethex+0x2b0>)
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	f7ff feed 	bl	800a5d0 <strncmp>
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d13f      	bne.n	800a87a <__gethex+0x106>
 800a7fa:	b944      	cbnz	r4, 800a80e <__gethex+0x9a>
 800a7fc:	1c74      	adds	r4, r6, #1
 800a7fe:	4622      	mov	r2, r4
 800a800:	4616      	mov	r6, r2
 800a802:	3201      	adds	r2, #1
 800a804:	7830      	ldrb	r0, [r6, #0]
 800a806:	f7ff ff9f 	bl	800a748 <__hexdig_fun>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	d1f8      	bne.n	800a800 <__gethex+0x8c>
 800a80e:	1ba4      	subs	r4, r4, r6
 800a810:	00a7      	lsls	r7, r4, #2
 800a812:	7833      	ldrb	r3, [r6, #0]
 800a814:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a818:	2b50      	cmp	r3, #80	@ 0x50
 800a81a:	d13e      	bne.n	800a89a <__gethex+0x126>
 800a81c:	7873      	ldrb	r3, [r6, #1]
 800a81e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a820:	d033      	beq.n	800a88a <__gethex+0x116>
 800a822:	2b2d      	cmp	r3, #45	@ 0x2d
 800a824:	d034      	beq.n	800a890 <__gethex+0x11c>
 800a826:	1c71      	adds	r1, r6, #1
 800a828:	2400      	movs	r4, #0
 800a82a:	7808      	ldrb	r0, [r1, #0]
 800a82c:	f7ff ff8c 	bl	800a748 <__hexdig_fun>
 800a830:	1e43      	subs	r3, r0, #1
 800a832:	b2db      	uxtb	r3, r3
 800a834:	2b18      	cmp	r3, #24
 800a836:	d830      	bhi.n	800a89a <__gethex+0x126>
 800a838:	f1a0 0210 	sub.w	r2, r0, #16
 800a83c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a840:	f7ff ff82 	bl	800a748 <__hexdig_fun>
 800a844:	f100 3cff 	add.w	ip, r0, #4294967295
 800a848:	fa5f fc8c 	uxtb.w	ip, ip
 800a84c:	f1bc 0f18 	cmp.w	ip, #24
 800a850:	f04f 030a 	mov.w	r3, #10
 800a854:	d91e      	bls.n	800a894 <__gethex+0x120>
 800a856:	b104      	cbz	r4, 800a85a <__gethex+0xe6>
 800a858:	4252      	negs	r2, r2
 800a85a:	4417      	add	r7, r2
 800a85c:	f8ca 1000 	str.w	r1, [sl]
 800a860:	b1ed      	cbz	r5, 800a89e <__gethex+0x12a>
 800a862:	f1bb 0f00 	cmp.w	fp, #0
 800a866:	bf0c      	ite	eq
 800a868:	2506      	moveq	r5, #6
 800a86a:	2500      	movne	r5, #0
 800a86c:	4628      	mov	r0, r5
 800a86e:	b005      	add	sp, #20
 800a870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a874:	2500      	movs	r5, #0
 800a876:	462c      	mov	r4, r5
 800a878:	e7b0      	b.n	800a7dc <__gethex+0x68>
 800a87a:	2c00      	cmp	r4, #0
 800a87c:	d1c7      	bne.n	800a80e <__gethex+0x9a>
 800a87e:	4627      	mov	r7, r4
 800a880:	e7c7      	b.n	800a812 <__gethex+0x9e>
 800a882:	464e      	mov	r6, r9
 800a884:	462f      	mov	r7, r5
 800a886:	2501      	movs	r5, #1
 800a888:	e7c3      	b.n	800a812 <__gethex+0x9e>
 800a88a:	2400      	movs	r4, #0
 800a88c:	1cb1      	adds	r1, r6, #2
 800a88e:	e7cc      	b.n	800a82a <__gethex+0xb6>
 800a890:	2401      	movs	r4, #1
 800a892:	e7fb      	b.n	800a88c <__gethex+0x118>
 800a894:	fb03 0002 	mla	r0, r3, r2, r0
 800a898:	e7ce      	b.n	800a838 <__gethex+0xc4>
 800a89a:	4631      	mov	r1, r6
 800a89c:	e7de      	b.n	800a85c <__gethex+0xe8>
 800a89e:	eba6 0309 	sub.w	r3, r6, r9
 800a8a2:	3b01      	subs	r3, #1
 800a8a4:	4629      	mov	r1, r5
 800a8a6:	2b07      	cmp	r3, #7
 800a8a8:	dc0a      	bgt.n	800a8c0 <__gethex+0x14c>
 800a8aa:	9801      	ldr	r0, [sp, #4]
 800a8ac:	f7fe f944 	bl	8008b38 <_Balloc>
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	b940      	cbnz	r0, 800a8c6 <__gethex+0x152>
 800a8b4:	4b5c      	ldr	r3, [pc, #368]	@ (800aa28 <__gethex+0x2b4>)
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	21e4      	movs	r1, #228	@ 0xe4
 800a8ba:	485c      	ldr	r0, [pc, #368]	@ (800aa2c <__gethex+0x2b8>)
 800a8bc:	f7ff fec0 	bl	800a640 <__assert_func>
 800a8c0:	3101      	adds	r1, #1
 800a8c2:	105b      	asrs	r3, r3, #1
 800a8c4:	e7ef      	b.n	800a8a6 <__gethex+0x132>
 800a8c6:	f100 0a14 	add.w	sl, r0, #20
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	4655      	mov	r5, sl
 800a8ce:	469b      	mov	fp, r3
 800a8d0:	45b1      	cmp	r9, r6
 800a8d2:	d337      	bcc.n	800a944 <__gethex+0x1d0>
 800a8d4:	f845 bb04 	str.w	fp, [r5], #4
 800a8d8:	eba5 050a 	sub.w	r5, r5, sl
 800a8dc:	10ad      	asrs	r5, r5, #2
 800a8de:	6125      	str	r5, [r4, #16]
 800a8e0:	4658      	mov	r0, fp
 800a8e2:	f7fe fa1b 	bl	8008d1c <__hi0bits>
 800a8e6:	016d      	lsls	r5, r5, #5
 800a8e8:	f8d8 6000 	ldr.w	r6, [r8]
 800a8ec:	1a2d      	subs	r5, r5, r0
 800a8ee:	42b5      	cmp	r5, r6
 800a8f0:	dd54      	ble.n	800a99c <__gethex+0x228>
 800a8f2:	1bad      	subs	r5, r5, r6
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f7fe fda7 	bl	800944a <__any_on>
 800a8fc:	4681      	mov	r9, r0
 800a8fe:	b178      	cbz	r0, 800a920 <__gethex+0x1ac>
 800a900:	1e6b      	subs	r3, r5, #1
 800a902:	1159      	asrs	r1, r3, #5
 800a904:	f003 021f 	and.w	r2, r3, #31
 800a908:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a90c:	f04f 0901 	mov.w	r9, #1
 800a910:	fa09 f202 	lsl.w	r2, r9, r2
 800a914:	420a      	tst	r2, r1
 800a916:	d003      	beq.n	800a920 <__gethex+0x1ac>
 800a918:	454b      	cmp	r3, r9
 800a91a:	dc36      	bgt.n	800a98a <__gethex+0x216>
 800a91c:	f04f 0902 	mov.w	r9, #2
 800a920:	4629      	mov	r1, r5
 800a922:	4620      	mov	r0, r4
 800a924:	f7ff febe 	bl	800a6a4 <rshift>
 800a928:	442f      	add	r7, r5
 800a92a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a92e:	42bb      	cmp	r3, r7
 800a930:	da42      	bge.n	800a9b8 <__gethex+0x244>
 800a932:	9801      	ldr	r0, [sp, #4]
 800a934:	4621      	mov	r1, r4
 800a936:	f7fe f93f 	bl	8008bb8 <_Bfree>
 800a93a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a93c:	2300      	movs	r3, #0
 800a93e:	6013      	str	r3, [r2, #0]
 800a940:	25a3      	movs	r5, #163	@ 0xa3
 800a942:	e793      	b.n	800a86c <__gethex+0xf8>
 800a944:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a948:	2a2e      	cmp	r2, #46	@ 0x2e
 800a94a:	d012      	beq.n	800a972 <__gethex+0x1fe>
 800a94c:	2b20      	cmp	r3, #32
 800a94e:	d104      	bne.n	800a95a <__gethex+0x1e6>
 800a950:	f845 bb04 	str.w	fp, [r5], #4
 800a954:	f04f 0b00 	mov.w	fp, #0
 800a958:	465b      	mov	r3, fp
 800a95a:	7830      	ldrb	r0, [r6, #0]
 800a95c:	9303      	str	r3, [sp, #12]
 800a95e:	f7ff fef3 	bl	800a748 <__hexdig_fun>
 800a962:	9b03      	ldr	r3, [sp, #12]
 800a964:	f000 000f 	and.w	r0, r0, #15
 800a968:	4098      	lsls	r0, r3
 800a96a:	ea4b 0b00 	orr.w	fp, fp, r0
 800a96e:	3304      	adds	r3, #4
 800a970:	e7ae      	b.n	800a8d0 <__gethex+0x15c>
 800a972:	45b1      	cmp	r9, r6
 800a974:	d8ea      	bhi.n	800a94c <__gethex+0x1d8>
 800a976:	492b      	ldr	r1, [pc, #172]	@ (800aa24 <__gethex+0x2b0>)
 800a978:	9303      	str	r3, [sp, #12]
 800a97a:	2201      	movs	r2, #1
 800a97c:	4630      	mov	r0, r6
 800a97e:	f7ff fe27 	bl	800a5d0 <strncmp>
 800a982:	9b03      	ldr	r3, [sp, #12]
 800a984:	2800      	cmp	r0, #0
 800a986:	d1e1      	bne.n	800a94c <__gethex+0x1d8>
 800a988:	e7a2      	b.n	800a8d0 <__gethex+0x15c>
 800a98a:	1ea9      	subs	r1, r5, #2
 800a98c:	4620      	mov	r0, r4
 800a98e:	f7fe fd5c 	bl	800944a <__any_on>
 800a992:	2800      	cmp	r0, #0
 800a994:	d0c2      	beq.n	800a91c <__gethex+0x1a8>
 800a996:	f04f 0903 	mov.w	r9, #3
 800a99a:	e7c1      	b.n	800a920 <__gethex+0x1ac>
 800a99c:	da09      	bge.n	800a9b2 <__gethex+0x23e>
 800a99e:	1b75      	subs	r5, r6, r5
 800a9a0:	4621      	mov	r1, r4
 800a9a2:	9801      	ldr	r0, [sp, #4]
 800a9a4:	462a      	mov	r2, r5
 800a9a6:	f7fe fb17 	bl	8008fd8 <__lshift>
 800a9aa:	1b7f      	subs	r7, r7, r5
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	f100 0a14 	add.w	sl, r0, #20
 800a9b2:	f04f 0900 	mov.w	r9, #0
 800a9b6:	e7b8      	b.n	800a92a <__gethex+0x1b6>
 800a9b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a9bc:	42bd      	cmp	r5, r7
 800a9be:	dd6f      	ble.n	800aaa0 <__gethex+0x32c>
 800a9c0:	1bed      	subs	r5, r5, r7
 800a9c2:	42ae      	cmp	r6, r5
 800a9c4:	dc34      	bgt.n	800aa30 <__gethex+0x2bc>
 800a9c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a9ca:	2b02      	cmp	r3, #2
 800a9cc:	d022      	beq.n	800aa14 <__gethex+0x2a0>
 800a9ce:	2b03      	cmp	r3, #3
 800a9d0:	d024      	beq.n	800aa1c <__gethex+0x2a8>
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d115      	bne.n	800aa02 <__gethex+0x28e>
 800a9d6:	42ae      	cmp	r6, r5
 800a9d8:	d113      	bne.n	800aa02 <__gethex+0x28e>
 800a9da:	2e01      	cmp	r6, #1
 800a9dc:	d10b      	bne.n	800a9f6 <__gethex+0x282>
 800a9de:	9a02      	ldr	r2, [sp, #8]
 800a9e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a9e4:	6013      	str	r3, [r2, #0]
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	6123      	str	r3, [r4, #16]
 800a9ea:	f8ca 3000 	str.w	r3, [sl]
 800a9ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a9f0:	2562      	movs	r5, #98	@ 0x62
 800a9f2:	601c      	str	r4, [r3, #0]
 800a9f4:	e73a      	b.n	800a86c <__gethex+0xf8>
 800a9f6:	1e71      	subs	r1, r6, #1
 800a9f8:	4620      	mov	r0, r4
 800a9fa:	f7fe fd26 	bl	800944a <__any_on>
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	d1ed      	bne.n	800a9de <__gethex+0x26a>
 800aa02:	9801      	ldr	r0, [sp, #4]
 800aa04:	4621      	mov	r1, r4
 800aa06:	f7fe f8d7 	bl	8008bb8 <_Bfree>
 800aa0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	6013      	str	r3, [r2, #0]
 800aa10:	2550      	movs	r5, #80	@ 0x50
 800aa12:	e72b      	b.n	800a86c <__gethex+0xf8>
 800aa14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d1f3      	bne.n	800aa02 <__gethex+0x28e>
 800aa1a:	e7e0      	b.n	800a9de <__gethex+0x26a>
 800aa1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d1dd      	bne.n	800a9de <__gethex+0x26a>
 800aa22:	e7ee      	b.n	800aa02 <__gethex+0x28e>
 800aa24:	0800b4a3 	.word	0x0800b4a3
 800aa28:	0800b439 	.word	0x0800b439
 800aa2c:	0800b4fa 	.word	0x0800b4fa
 800aa30:	1e6f      	subs	r7, r5, #1
 800aa32:	f1b9 0f00 	cmp.w	r9, #0
 800aa36:	d130      	bne.n	800aa9a <__gethex+0x326>
 800aa38:	b127      	cbz	r7, 800aa44 <__gethex+0x2d0>
 800aa3a:	4639      	mov	r1, r7
 800aa3c:	4620      	mov	r0, r4
 800aa3e:	f7fe fd04 	bl	800944a <__any_on>
 800aa42:	4681      	mov	r9, r0
 800aa44:	117a      	asrs	r2, r7, #5
 800aa46:	2301      	movs	r3, #1
 800aa48:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa4c:	f007 071f 	and.w	r7, r7, #31
 800aa50:	40bb      	lsls	r3, r7
 800aa52:	4213      	tst	r3, r2
 800aa54:	4629      	mov	r1, r5
 800aa56:	4620      	mov	r0, r4
 800aa58:	bf18      	it	ne
 800aa5a:	f049 0902 	orrne.w	r9, r9, #2
 800aa5e:	f7ff fe21 	bl	800a6a4 <rshift>
 800aa62:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aa66:	1b76      	subs	r6, r6, r5
 800aa68:	2502      	movs	r5, #2
 800aa6a:	f1b9 0f00 	cmp.w	r9, #0
 800aa6e:	d047      	beq.n	800ab00 <__gethex+0x38c>
 800aa70:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa74:	2b02      	cmp	r3, #2
 800aa76:	d015      	beq.n	800aaa4 <__gethex+0x330>
 800aa78:	2b03      	cmp	r3, #3
 800aa7a:	d017      	beq.n	800aaac <__gethex+0x338>
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	d109      	bne.n	800aa94 <__gethex+0x320>
 800aa80:	f019 0f02 	tst.w	r9, #2
 800aa84:	d006      	beq.n	800aa94 <__gethex+0x320>
 800aa86:	f8da 3000 	ldr.w	r3, [sl]
 800aa8a:	ea49 0903 	orr.w	r9, r9, r3
 800aa8e:	f019 0f01 	tst.w	r9, #1
 800aa92:	d10e      	bne.n	800aab2 <__gethex+0x33e>
 800aa94:	f045 0510 	orr.w	r5, r5, #16
 800aa98:	e032      	b.n	800ab00 <__gethex+0x38c>
 800aa9a:	f04f 0901 	mov.w	r9, #1
 800aa9e:	e7d1      	b.n	800aa44 <__gethex+0x2d0>
 800aaa0:	2501      	movs	r5, #1
 800aaa2:	e7e2      	b.n	800aa6a <__gethex+0x2f6>
 800aaa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaa6:	f1c3 0301 	rsb	r3, r3, #1
 800aaaa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aaac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d0f0      	beq.n	800aa94 <__gethex+0x320>
 800aab2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800aab6:	f104 0314 	add.w	r3, r4, #20
 800aaba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800aabe:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800aac2:	f04f 0c00 	mov.w	ip, #0
 800aac6:	4618      	mov	r0, r3
 800aac8:	f853 2b04 	ldr.w	r2, [r3], #4
 800aacc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800aad0:	d01b      	beq.n	800ab0a <__gethex+0x396>
 800aad2:	3201      	adds	r2, #1
 800aad4:	6002      	str	r2, [r0, #0]
 800aad6:	2d02      	cmp	r5, #2
 800aad8:	f104 0314 	add.w	r3, r4, #20
 800aadc:	d13c      	bne.n	800ab58 <__gethex+0x3e4>
 800aade:	f8d8 2000 	ldr.w	r2, [r8]
 800aae2:	3a01      	subs	r2, #1
 800aae4:	42b2      	cmp	r2, r6
 800aae6:	d109      	bne.n	800aafc <__gethex+0x388>
 800aae8:	1171      	asrs	r1, r6, #5
 800aaea:	2201      	movs	r2, #1
 800aaec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800aaf0:	f006 061f 	and.w	r6, r6, #31
 800aaf4:	fa02 f606 	lsl.w	r6, r2, r6
 800aaf8:	421e      	tst	r6, r3
 800aafa:	d13a      	bne.n	800ab72 <__gethex+0x3fe>
 800aafc:	f045 0520 	orr.w	r5, r5, #32
 800ab00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab02:	601c      	str	r4, [r3, #0]
 800ab04:	9b02      	ldr	r3, [sp, #8]
 800ab06:	601f      	str	r7, [r3, #0]
 800ab08:	e6b0      	b.n	800a86c <__gethex+0xf8>
 800ab0a:	4299      	cmp	r1, r3
 800ab0c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab10:	d8d9      	bhi.n	800aac6 <__gethex+0x352>
 800ab12:	68a3      	ldr	r3, [r4, #8]
 800ab14:	459b      	cmp	fp, r3
 800ab16:	db17      	blt.n	800ab48 <__gethex+0x3d4>
 800ab18:	6861      	ldr	r1, [r4, #4]
 800ab1a:	9801      	ldr	r0, [sp, #4]
 800ab1c:	3101      	adds	r1, #1
 800ab1e:	f7fe f80b 	bl	8008b38 <_Balloc>
 800ab22:	4681      	mov	r9, r0
 800ab24:	b918      	cbnz	r0, 800ab2e <__gethex+0x3ba>
 800ab26:	4b1a      	ldr	r3, [pc, #104]	@ (800ab90 <__gethex+0x41c>)
 800ab28:	4602      	mov	r2, r0
 800ab2a:	2184      	movs	r1, #132	@ 0x84
 800ab2c:	e6c5      	b.n	800a8ba <__gethex+0x146>
 800ab2e:	6922      	ldr	r2, [r4, #16]
 800ab30:	3202      	adds	r2, #2
 800ab32:	f104 010c 	add.w	r1, r4, #12
 800ab36:	0092      	lsls	r2, r2, #2
 800ab38:	300c      	adds	r0, #12
 800ab3a:	f7ff fd6b 	bl	800a614 <memcpy>
 800ab3e:	4621      	mov	r1, r4
 800ab40:	9801      	ldr	r0, [sp, #4]
 800ab42:	f7fe f839 	bl	8008bb8 <_Bfree>
 800ab46:	464c      	mov	r4, r9
 800ab48:	6923      	ldr	r3, [r4, #16]
 800ab4a:	1c5a      	adds	r2, r3, #1
 800ab4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ab50:	6122      	str	r2, [r4, #16]
 800ab52:	2201      	movs	r2, #1
 800ab54:	615a      	str	r2, [r3, #20]
 800ab56:	e7be      	b.n	800aad6 <__gethex+0x362>
 800ab58:	6922      	ldr	r2, [r4, #16]
 800ab5a:	455a      	cmp	r2, fp
 800ab5c:	dd0b      	ble.n	800ab76 <__gethex+0x402>
 800ab5e:	2101      	movs	r1, #1
 800ab60:	4620      	mov	r0, r4
 800ab62:	f7ff fd9f 	bl	800a6a4 <rshift>
 800ab66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ab6a:	3701      	adds	r7, #1
 800ab6c:	42bb      	cmp	r3, r7
 800ab6e:	f6ff aee0 	blt.w	800a932 <__gethex+0x1be>
 800ab72:	2501      	movs	r5, #1
 800ab74:	e7c2      	b.n	800aafc <__gethex+0x388>
 800ab76:	f016 061f 	ands.w	r6, r6, #31
 800ab7a:	d0fa      	beq.n	800ab72 <__gethex+0x3fe>
 800ab7c:	4453      	add	r3, sl
 800ab7e:	f1c6 0620 	rsb	r6, r6, #32
 800ab82:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ab86:	f7fe f8c9 	bl	8008d1c <__hi0bits>
 800ab8a:	42b0      	cmp	r0, r6
 800ab8c:	dbe7      	blt.n	800ab5e <__gethex+0x3ea>
 800ab8e:	e7f0      	b.n	800ab72 <__gethex+0x3fe>
 800ab90:	0800b439 	.word	0x0800b439

0800ab94 <L_shift>:
 800ab94:	f1c2 0208 	rsb	r2, r2, #8
 800ab98:	0092      	lsls	r2, r2, #2
 800ab9a:	b570      	push	{r4, r5, r6, lr}
 800ab9c:	f1c2 0620 	rsb	r6, r2, #32
 800aba0:	6843      	ldr	r3, [r0, #4]
 800aba2:	6804      	ldr	r4, [r0, #0]
 800aba4:	fa03 f506 	lsl.w	r5, r3, r6
 800aba8:	432c      	orrs	r4, r5
 800abaa:	40d3      	lsrs	r3, r2
 800abac:	6004      	str	r4, [r0, #0]
 800abae:	f840 3f04 	str.w	r3, [r0, #4]!
 800abb2:	4288      	cmp	r0, r1
 800abb4:	d3f4      	bcc.n	800aba0 <L_shift+0xc>
 800abb6:	bd70      	pop	{r4, r5, r6, pc}

0800abb8 <__match>:
 800abb8:	b530      	push	{r4, r5, lr}
 800abba:	6803      	ldr	r3, [r0, #0]
 800abbc:	3301      	adds	r3, #1
 800abbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abc2:	b914      	cbnz	r4, 800abca <__match+0x12>
 800abc4:	6003      	str	r3, [r0, #0]
 800abc6:	2001      	movs	r0, #1
 800abc8:	bd30      	pop	{r4, r5, pc}
 800abca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800abd2:	2d19      	cmp	r5, #25
 800abd4:	bf98      	it	ls
 800abd6:	3220      	addls	r2, #32
 800abd8:	42a2      	cmp	r2, r4
 800abda:	d0f0      	beq.n	800abbe <__match+0x6>
 800abdc:	2000      	movs	r0, #0
 800abde:	e7f3      	b.n	800abc8 <__match+0x10>

0800abe0 <__hexnan>:
 800abe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe4:	680b      	ldr	r3, [r1, #0]
 800abe6:	6801      	ldr	r1, [r0, #0]
 800abe8:	115e      	asrs	r6, r3, #5
 800abea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800abee:	f013 031f 	ands.w	r3, r3, #31
 800abf2:	b087      	sub	sp, #28
 800abf4:	bf18      	it	ne
 800abf6:	3604      	addne	r6, #4
 800abf8:	2500      	movs	r5, #0
 800abfa:	1f37      	subs	r7, r6, #4
 800abfc:	4682      	mov	sl, r0
 800abfe:	4690      	mov	r8, r2
 800ac00:	9301      	str	r3, [sp, #4]
 800ac02:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac06:	46b9      	mov	r9, r7
 800ac08:	463c      	mov	r4, r7
 800ac0a:	9502      	str	r5, [sp, #8]
 800ac0c:	46ab      	mov	fp, r5
 800ac0e:	784a      	ldrb	r2, [r1, #1]
 800ac10:	1c4b      	adds	r3, r1, #1
 800ac12:	9303      	str	r3, [sp, #12]
 800ac14:	b342      	cbz	r2, 800ac68 <__hexnan+0x88>
 800ac16:	4610      	mov	r0, r2
 800ac18:	9105      	str	r1, [sp, #20]
 800ac1a:	9204      	str	r2, [sp, #16]
 800ac1c:	f7ff fd94 	bl	800a748 <__hexdig_fun>
 800ac20:	2800      	cmp	r0, #0
 800ac22:	d151      	bne.n	800acc8 <__hexnan+0xe8>
 800ac24:	9a04      	ldr	r2, [sp, #16]
 800ac26:	9905      	ldr	r1, [sp, #20]
 800ac28:	2a20      	cmp	r2, #32
 800ac2a:	d818      	bhi.n	800ac5e <__hexnan+0x7e>
 800ac2c:	9b02      	ldr	r3, [sp, #8]
 800ac2e:	459b      	cmp	fp, r3
 800ac30:	dd13      	ble.n	800ac5a <__hexnan+0x7a>
 800ac32:	454c      	cmp	r4, r9
 800ac34:	d206      	bcs.n	800ac44 <__hexnan+0x64>
 800ac36:	2d07      	cmp	r5, #7
 800ac38:	dc04      	bgt.n	800ac44 <__hexnan+0x64>
 800ac3a:	462a      	mov	r2, r5
 800ac3c:	4649      	mov	r1, r9
 800ac3e:	4620      	mov	r0, r4
 800ac40:	f7ff ffa8 	bl	800ab94 <L_shift>
 800ac44:	4544      	cmp	r4, r8
 800ac46:	d952      	bls.n	800acee <__hexnan+0x10e>
 800ac48:	2300      	movs	r3, #0
 800ac4a:	f1a4 0904 	sub.w	r9, r4, #4
 800ac4e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ac52:	f8cd b008 	str.w	fp, [sp, #8]
 800ac56:	464c      	mov	r4, r9
 800ac58:	461d      	mov	r5, r3
 800ac5a:	9903      	ldr	r1, [sp, #12]
 800ac5c:	e7d7      	b.n	800ac0e <__hexnan+0x2e>
 800ac5e:	2a29      	cmp	r2, #41	@ 0x29
 800ac60:	d157      	bne.n	800ad12 <__hexnan+0x132>
 800ac62:	3102      	adds	r1, #2
 800ac64:	f8ca 1000 	str.w	r1, [sl]
 800ac68:	f1bb 0f00 	cmp.w	fp, #0
 800ac6c:	d051      	beq.n	800ad12 <__hexnan+0x132>
 800ac6e:	454c      	cmp	r4, r9
 800ac70:	d206      	bcs.n	800ac80 <__hexnan+0xa0>
 800ac72:	2d07      	cmp	r5, #7
 800ac74:	dc04      	bgt.n	800ac80 <__hexnan+0xa0>
 800ac76:	462a      	mov	r2, r5
 800ac78:	4649      	mov	r1, r9
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	f7ff ff8a 	bl	800ab94 <L_shift>
 800ac80:	4544      	cmp	r4, r8
 800ac82:	d936      	bls.n	800acf2 <__hexnan+0x112>
 800ac84:	f1a8 0204 	sub.w	r2, r8, #4
 800ac88:	4623      	mov	r3, r4
 800ac8a:	f853 1b04 	ldr.w	r1, [r3], #4
 800ac8e:	f842 1f04 	str.w	r1, [r2, #4]!
 800ac92:	429f      	cmp	r7, r3
 800ac94:	d2f9      	bcs.n	800ac8a <__hexnan+0xaa>
 800ac96:	1b3b      	subs	r3, r7, r4
 800ac98:	f023 0303 	bic.w	r3, r3, #3
 800ac9c:	3304      	adds	r3, #4
 800ac9e:	3401      	adds	r4, #1
 800aca0:	3e03      	subs	r6, #3
 800aca2:	42b4      	cmp	r4, r6
 800aca4:	bf88      	it	hi
 800aca6:	2304      	movhi	r3, #4
 800aca8:	4443      	add	r3, r8
 800acaa:	2200      	movs	r2, #0
 800acac:	f843 2b04 	str.w	r2, [r3], #4
 800acb0:	429f      	cmp	r7, r3
 800acb2:	d2fb      	bcs.n	800acac <__hexnan+0xcc>
 800acb4:	683b      	ldr	r3, [r7, #0]
 800acb6:	b91b      	cbnz	r3, 800acc0 <__hexnan+0xe0>
 800acb8:	4547      	cmp	r7, r8
 800acba:	d128      	bne.n	800ad0e <__hexnan+0x12e>
 800acbc:	2301      	movs	r3, #1
 800acbe:	603b      	str	r3, [r7, #0]
 800acc0:	2005      	movs	r0, #5
 800acc2:	b007      	add	sp, #28
 800acc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc8:	3501      	adds	r5, #1
 800acca:	2d08      	cmp	r5, #8
 800accc:	f10b 0b01 	add.w	fp, fp, #1
 800acd0:	dd06      	ble.n	800ace0 <__hexnan+0x100>
 800acd2:	4544      	cmp	r4, r8
 800acd4:	d9c1      	bls.n	800ac5a <__hexnan+0x7a>
 800acd6:	2300      	movs	r3, #0
 800acd8:	f844 3c04 	str.w	r3, [r4, #-4]
 800acdc:	2501      	movs	r5, #1
 800acde:	3c04      	subs	r4, #4
 800ace0:	6822      	ldr	r2, [r4, #0]
 800ace2:	f000 000f 	and.w	r0, r0, #15
 800ace6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800acea:	6020      	str	r0, [r4, #0]
 800acec:	e7b5      	b.n	800ac5a <__hexnan+0x7a>
 800acee:	2508      	movs	r5, #8
 800acf0:	e7b3      	b.n	800ac5a <__hexnan+0x7a>
 800acf2:	9b01      	ldr	r3, [sp, #4]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d0dd      	beq.n	800acb4 <__hexnan+0xd4>
 800acf8:	f1c3 0320 	rsb	r3, r3, #32
 800acfc:	f04f 32ff 	mov.w	r2, #4294967295
 800ad00:	40da      	lsrs	r2, r3
 800ad02:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad06:	4013      	ands	r3, r2
 800ad08:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad0c:	e7d2      	b.n	800acb4 <__hexnan+0xd4>
 800ad0e:	3f04      	subs	r7, #4
 800ad10:	e7d0      	b.n	800acb4 <__hexnan+0xd4>
 800ad12:	2004      	movs	r0, #4
 800ad14:	e7d5      	b.n	800acc2 <__hexnan+0xe2>

0800ad16 <__ascii_mbtowc>:
 800ad16:	b082      	sub	sp, #8
 800ad18:	b901      	cbnz	r1, 800ad1c <__ascii_mbtowc+0x6>
 800ad1a:	a901      	add	r1, sp, #4
 800ad1c:	b142      	cbz	r2, 800ad30 <__ascii_mbtowc+0x1a>
 800ad1e:	b14b      	cbz	r3, 800ad34 <__ascii_mbtowc+0x1e>
 800ad20:	7813      	ldrb	r3, [r2, #0]
 800ad22:	600b      	str	r3, [r1, #0]
 800ad24:	7812      	ldrb	r2, [r2, #0]
 800ad26:	1e10      	subs	r0, r2, #0
 800ad28:	bf18      	it	ne
 800ad2a:	2001      	movne	r0, #1
 800ad2c:	b002      	add	sp, #8
 800ad2e:	4770      	bx	lr
 800ad30:	4610      	mov	r0, r2
 800ad32:	e7fb      	b.n	800ad2c <__ascii_mbtowc+0x16>
 800ad34:	f06f 0001 	mvn.w	r0, #1
 800ad38:	e7f8      	b.n	800ad2c <__ascii_mbtowc+0x16>

0800ad3a <_realloc_r>:
 800ad3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad3e:	4607      	mov	r7, r0
 800ad40:	4614      	mov	r4, r2
 800ad42:	460d      	mov	r5, r1
 800ad44:	b921      	cbnz	r1, 800ad50 <_realloc_r+0x16>
 800ad46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4a:	4611      	mov	r1, r2
 800ad4c:	f7fd be68 	b.w	8008a20 <_malloc_r>
 800ad50:	b92a      	cbnz	r2, 800ad5e <_realloc_r+0x24>
 800ad52:	f7fd fdf1 	bl	8008938 <_free_r>
 800ad56:	4625      	mov	r5, r4
 800ad58:	4628      	mov	r0, r5
 800ad5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad5e:	f000 f840 	bl	800ade2 <_malloc_usable_size_r>
 800ad62:	4284      	cmp	r4, r0
 800ad64:	4606      	mov	r6, r0
 800ad66:	d802      	bhi.n	800ad6e <_realloc_r+0x34>
 800ad68:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad6c:	d8f4      	bhi.n	800ad58 <_realloc_r+0x1e>
 800ad6e:	4621      	mov	r1, r4
 800ad70:	4638      	mov	r0, r7
 800ad72:	f7fd fe55 	bl	8008a20 <_malloc_r>
 800ad76:	4680      	mov	r8, r0
 800ad78:	b908      	cbnz	r0, 800ad7e <_realloc_r+0x44>
 800ad7a:	4645      	mov	r5, r8
 800ad7c:	e7ec      	b.n	800ad58 <_realloc_r+0x1e>
 800ad7e:	42b4      	cmp	r4, r6
 800ad80:	4622      	mov	r2, r4
 800ad82:	4629      	mov	r1, r5
 800ad84:	bf28      	it	cs
 800ad86:	4632      	movcs	r2, r6
 800ad88:	f7ff fc44 	bl	800a614 <memcpy>
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	4638      	mov	r0, r7
 800ad90:	f7fd fdd2 	bl	8008938 <_free_r>
 800ad94:	e7f1      	b.n	800ad7a <_realloc_r+0x40>

0800ad96 <__ascii_wctomb>:
 800ad96:	4603      	mov	r3, r0
 800ad98:	4608      	mov	r0, r1
 800ad9a:	b141      	cbz	r1, 800adae <__ascii_wctomb+0x18>
 800ad9c:	2aff      	cmp	r2, #255	@ 0xff
 800ad9e:	d904      	bls.n	800adaa <__ascii_wctomb+0x14>
 800ada0:	228a      	movs	r2, #138	@ 0x8a
 800ada2:	601a      	str	r2, [r3, #0]
 800ada4:	f04f 30ff 	mov.w	r0, #4294967295
 800ada8:	4770      	bx	lr
 800adaa:	700a      	strb	r2, [r1, #0]
 800adac:	2001      	movs	r0, #1
 800adae:	4770      	bx	lr

0800adb0 <fiprintf>:
 800adb0:	b40e      	push	{r1, r2, r3}
 800adb2:	b503      	push	{r0, r1, lr}
 800adb4:	4601      	mov	r1, r0
 800adb6:	ab03      	add	r3, sp, #12
 800adb8:	4805      	ldr	r0, [pc, #20]	@ (800add0 <fiprintf+0x20>)
 800adba:	f853 2b04 	ldr.w	r2, [r3], #4
 800adbe:	6800      	ldr	r0, [r0, #0]
 800adc0:	9301      	str	r3, [sp, #4]
 800adc2:	f000 f83f 	bl	800ae44 <_vfiprintf_r>
 800adc6:	b002      	add	sp, #8
 800adc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800adcc:	b003      	add	sp, #12
 800adce:	4770      	bx	lr
 800add0:	20000018 	.word	0x20000018

0800add4 <abort>:
 800add4:	b508      	push	{r3, lr}
 800add6:	2006      	movs	r0, #6
 800add8:	f000 fa08 	bl	800b1ec <raise>
 800addc:	2001      	movs	r0, #1
 800adde:	f7f6 fd97 	bl	8001910 <_exit>

0800ade2 <_malloc_usable_size_r>:
 800ade2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ade6:	1f18      	subs	r0, r3, #4
 800ade8:	2b00      	cmp	r3, #0
 800adea:	bfbc      	itt	lt
 800adec:	580b      	ldrlt	r3, [r1, r0]
 800adee:	18c0      	addlt	r0, r0, r3
 800adf0:	4770      	bx	lr

0800adf2 <__sfputc_r>:
 800adf2:	6893      	ldr	r3, [r2, #8]
 800adf4:	3b01      	subs	r3, #1
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	b410      	push	{r4}
 800adfa:	6093      	str	r3, [r2, #8]
 800adfc:	da08      	bge.n	800ae10 <__sfputc_r+0x1e>
 800adfe:	6994      	ldr	r4, [r2, #24]
 800ae00:	42a3      	cmp	r3, r4
 800ae02:	db01      	blt.n	800ae08 <__sfputc_r+0x16>
 800ae04:	290a      	cmp	r1, #10
 800ae06:	d103      	bne.n	800ae10 <__sfputc_r+0x1e>
 800ae08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae0c:	f000 b932 	b.w	800b074 <__swbuf_r>
 800ae10:	6813      	ldr	r3, [r2, #0]
 800ae12:	1c58      	adds	r0, r3, #1
 800ae14:	6010      	str	r0, [r2, #0]
 800ae16:	7019      	strb	r1, [r3, #0]
 800ae18:	4608      	mov	r0, r1
 800ae1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae1e:	4770      	bx	lr

0800ae20 <__sfputs_r>:
 800ae20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae22:	4606      	mov	r6, r0
 800ae24:	460f      	mov	r7, r1
 800ae26:	4614      	mov	r4, r2
 800ae28:	18d5      	adds	r5, r2, r3
 800ae2a:	42ac      	cmp	r4, r5
 800ae2c:	d101      	bne.n	800ae32 <__sfputs_r+0x12>
 800ae2e:	2000      	movs	r0, #0
 800ae30:	e007      	b.n	800ae42 <__sfputs_r+0x22>
 800ae32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae36:	463a      	mov	r2, r7
 800ae38:	4630      	mov	r0, r6
 800ae3a:	f7ff ffda 	bl	800adf2 <__sfputc_r>
 800ae3e:	1c43      	adds	r3, r0, #1
 800ae40:	d1f3      	bne.n	800ae2a <__sfputs_r+0xa>
 800ae42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae44 <_vfiprintf_r>:
 800ae44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae48:	460d      	mov	r5, r1
 800ae4a:	b09d      	sub	sp, #116	@ 0x74
 800ae4c:	4614      	mov	r4, r2
 800ae4e:	4698      	mov	r8, r3
 800ae50:	4606      	mov	r6, r0
 800ae52:	b118      	cbz	r0, 800ae5c <_vfiprintf_r+0x18>
 800ae54:	6a03      	ldr	r3, [r0, #32]
 800ae56:	b90b      	cbnz	r3, 800ae5c <_vfiprintf_r+0x18>
 800ae58:	f7fc fdf2 	bl	8007a40 <__sinit>
 800ae5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae5e:	07d9      	lsls	r1, r3, #31
 800ae60:	d405      	bmi.n	800ae6e <_vfiprintf_r+0x2a>
 800ae62:	89ab      	ldrh	r3, [r5, #12]
 800ae64:	059a      	lsls	r2, r3, #22
 800ae66:	d402      	bmi.n	800ae6e <_vfiprintf_r+0x2a>
 800ae68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae6a:	f7fc ff02 	bl	8007c72 <__retarget_lock_acquire_recursive>
 800ae6e:	89ab      	ldrh	r3, [r5, #12]
 800ae70:	071b      	lsls	r3, r3, #28
 800ae72:	d501      	bpl.n	800ae78 <_vfiprintf_r+0x34>
 800ae74:	692b      	ldr	r3, [r5, #16]
 800ae76:	b99b      	cbnz	r3, 800aea0 <_vfiprintf_r+0x5c>
 800ae78:	4629      	mov	r1, r5
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	f000 f938 	bl	800b0f0 <__swsetup_r>
 800ae80:	b170      	cbz	r0, 800aea0 <_vfiprintf_r+0x5c>
 800ae82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae84:	07dc      	lsls	r4, r3, #31
 800ae86:	d504      	bpl.n	800ae92 <_vfiprintf_r+0x4e>
 800ae88:	f04f 30ff 	mov.w	r0, #4294967295
 800ae8c:	b01d      	add	sp, #116	@ 0x74
 800ae8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae92:	89ab      	ldrh	r3, [r5, #12]
 800ae94:	0598      	lsls	r0, r3, #22
 800ae96:	d4f7      	bmi.n	800ae88 <_vfiprintf_r+0x44>
 800ae98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae9a:	f7fc feeb 	bl	8007c74 <__retarget_lock_release_recursive>
 800ae9e:	e7f3      	b.n	800ae88 <_vfiprintf_r+0x44>
 800aea0:	2300      	movs	r3, #0
 800aea2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aea4:	2320      	movs	r3, #32
 800aea6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aeaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800aeae:	2330      	movs	r3, #48	@ 0x30
 800aeb0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b060 <_vfiprintf_r+0x21c>
 800aeb4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aeb8:	f04f 0901 	mov.w	r9, #1
 800aebc:	4623      	mov	r3, r4
 800aebe:	469a      	mov	sl, r3
 800aec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aec4:	b10a      	cbz	r2, 800aeca <_vfiprintf_r+0x86>
 800aec6:	2a25      	cmp	r2, #37	@ 0x25
 800aec8:	d1f9      	bne.n	800aebe <_vfiprintf_r+0x7a>
 800aeca:	ebba 0b04 	subs.w	fp, sl, r4
 800aece:	d00b      	beq.n	800aee8 <_vfiprintf_r+0xa4>
 800aed0:	465b      	mov	r3, fp
 800aed2:	4622      	mov	r2, r4
 800aed4:	4629      	mov	r1, r5
 800aed6:	4630      	mov	r0, r6
 800aed8:	f7ff ffa2 	bl	800ae20 <__sfputs_r>
 800aedc:	3001      	adds	r0, #1
 800aede:	f000 80a7 	beq.w	800b030 <_vfiprintf_r+0x1ec>
 800aee2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aee4:	445a      	add	r2, fp
 800aee6:	9209      	str	r2, [sp, #36]	@ 0x24
 800aee8:	f89a 3000 	ldrb.w	r3, [sl]
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	f000 809f 	beq.w	800b030 <_vfiprintf_r+0x1ec>
 800aef2:	2300      	movs	r3, #0
 800aef4:	f04f 32ff 	mov.w	r2, #4294967295
 800aef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aefc:	f10a 0a01 	add.w	sl, sl, #1
 800af00:	9304      	str	r3, [sp, #16]
 800af02:	9307      	str	r3, [sp, #28]
 800af04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af08:	931a      	str	r3, [sp, #104]	@ 0x68
 800af0a:	4654      	mov	r4, sl
 800af0c:	2205      	movs	r2, #5
 800af0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af12:	4853      	ldr	r0, [pc, #332]	@ (800b060 <_vfiprintf_r+0x21c>)
 800af14:	f7f5 f95c 	bl	80001d0 <memchr>
 800af18:	9a04      	ldr	r2, [sp, #16]
 800af1a:	b9d8      	cbnz	r0, 800af54 <_vfiprintf_r+0x110>
 800af1c:	06d1      	lsls	r1, r2, #27
 800af1e:	bf44      	itt	mi
 800af20:	2320      	movmi	r3, #32
 800af22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af26:	0713      	lsls	r3, r2, #28
 800af28:	bf44      	itt	mi
 800af2a:	232b      	movmi	r3, #43	@ 0x2b
 800af2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af30:	f89a 3000 	ldrb.w	r3, [sl]
 800af34:	2b2a      	cmp	r3, #42	@ 0x2a
 800af36:	d015      	beq.n	800af64 <_vfiprintf_r+0x120>
 800af38:	9a07      	ldr	r2, [sp, #28]
 800af3a:	4654      	mov	r4, sl
 800af3c:	2000      	movs	r0, #0
 800af3e:	f04f 0c0a 	mov.w	ip, #10
 800af42:	4621      	mov	r1, r4
 800af44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af48:	3b30      	subs	r3, #48	@ 0x30
 800af4a:	2b09      	cmp	r3, #9
 800af4c:	d94b      	bls.n	800afe6 <_vfiprintf_r+0x1a2>
 800af4e:	b1b0      	cbz	r0, 800af7e <_vfiprintf_r+0x13a>
 800af50:	9207      	str	r2, [sp, #28]
 800af52:	e014      	b.n	800af7e <_vfiprintf_r+0x13a>
 800af54:	eba0 0308 	sub.w	r3, r0, r8
 800af58:	fa09 f303 	lsl.w	r3, r9, r3
 800af5c:	4313      	orrs	r3, r2
 800af5e:	9304      	str	r3, [sp, #16]
 800af60:	46a2      	mov	sl, r4
 800af62:	e7d2      	b.n	800af0a <_vfiprintf_r+0xc6>
 800af64:	9b03      	ldr	r3, [sp, #12]
 800af66:	1d19      	adds	r1, r3, #4
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	9103      	str	r1, [sp, #12]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	bfbb      	ittet	lt
 800af70:	425b      	neglt	r3, r3
 800af72:	f042 0202 	orrlt.w	r2, r2, #2
 800af76:	9307      	strge	r3, [sp, #28]
 800af78:	9307      	strlt	r3, [sp, #28]
 800af7a:	bfb8      	it	lt
 800af7c:	9204      	strlt	r2, [sp, #16]
 800af7e:	7823      	ldrb	r3, [r4, #0]
 800af80:	2b2e      	cmp	r3, #46	@ 0x2e
 800af82:	d10a      	bne.n	800af9a <_vfiprintf_r+0x156>
 800af84:	7863      	ldrb	r3, [r4, #1]
 800af86:	2b2a      	cmp	r3, #42	@ 0x2a
 800af88:	d132      	bne.n	800aff0 <_vfiprintf_r+0x1ac>
 800af8a:	9b03      	ldr	r3, [sp, #12]
 800af8c:	1d1a      	adds	r2, r3, #4
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	9203      	str	r2, [sp, #12]
 800af92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af96:	3402      	adds	r4, #2
 800af98:	9305      	str	r3, [sp, #20]
 800af9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b070 <_vfiprintf_r+0x22c>
 800af9e:	7821      	ldrb	r1, [r4, #0]
 800afa0:	2203      	movs	r2, #3
 800afa2:	4650      	mov	r0, sl
 800afa4:	f7f5 f914 	bl	80001d0 <memchr>
 800afa8:	b138      	cbz	r0, 800afba <_vfiprintf_r+0x176>
 800afaa:	9b04      	ldr	r3, [sp, #16]
 800afac:	eba0 000a 	sub.w	r0, r0, sl
 800afb0:	2240      	movs	r2, #64	@ 0x40
 800afb2:	4082      	lsls	r2, r0
 800afb4:	4313      	orrs	r3, r2
 800afb6:	3401      	adds	r4, #1
 800afb8:	9304      	str	r3, [sp, #16]
 800afba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afbe:	4829      	ldr	r0, [pc, #164]	@ (800b064 <_vfiprintf_r+0x220>)
 800afc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800afc4:	2206      	movs	r2, #6
 800afc6:	f7f5 f903 	bl	80001d0 <memchr>
 800afca:	2800      	cmp	r0, #0
 800afcc:	d03f      	beq.n	800b04e <_vfiprintf_r+0x20a>
 800afce:	4b26      	ldr	r3, [pc, #152]	@ (800b068 <_vfiprintf_r+0x224>)
 800afd0:	bb1b      	cbnz	r3, 800b01a <_vfiprintf_r+0x1d6>
 800afd2:	9b03      	ldr	r3, [sp, #12]
 800afd4:	3307      	adds	r3, #7
 800afd6:	f023 0307 	bic.w	r3, r3, #7
 800afda:	3308      	adds	r3, #8
 800afdc:	9303      	str	r3, [sp, #12]
 800afde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afe0:	443b      	add	r3, r7
 800afe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe4:	e76a      	b.n	800aebc <_vfiprintf_r+0x78>
 800afe6:	fb0c 3202 	mla	r2, ip, r2, r3
 800afea:	460c      	mov	r4, r1
 800afec:	2001      	movs	r0, #1
 800afee:	e7a8      	b.n	800af42 <_vfiprintf_r+0xfe>
 800aff0:	2300      	movs	r3, #0
 800aff2:	3401      	adds	r4, #1
 800aff4:	9305      	str	r3, [sp, #20]
 800aff6:	4619      	mov	r1, r3
 800aff8:	f04f 0c0a 	mov.w	ip, #10
 800affc:	4620      	mov	r0, r4
 800affe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b002:	3a30      	subs	r2, #48	@ 0x30
 800b004:	2a09      	cmp	r2, #9
 800b006:	d903      	bls.n	800b010 <_vfiprintf_r+0x1cc>
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d0c6      	beq.n	800af9a <_vfiprintf_r+0x156>
 800b00c:	9105      	str	r1, [sp, #20]
 800b00e:	e7c4      	b.n	800af9a <_vfiprintf_r+0x156>
 800b010:	fb0c 2101 	mla	r1, ip, r1, r2
 800b014:	4604      	mov	r4, r0
 800b016:	2301      	movs	r3, #1
 800b018:	e7f0      	b.n	800affc <_vfiprintf_r+0x1b8>
 800b01a:	ab03      	add	r3, sp, #12
 800b01c:	9300      	str	r3, [sp, #0]
 800b01e:	462a      	mov	r2, r5
 800b020:	4b12      	ldr	r3, [pc, #72]	@ (800b06c <_vfiprintf_r+0x228>)
 800b022:	a904      	add	r1, sp, #16
 800b024:	4630      	mov	r0, r6
 800b026:	f7fb febb 	bl	8006da0 <_printf_float>
 800b02a:	4607      	mov	r7, r0
 800b02c:	1c78      	adds	r0, r7, #1
 800b02e:	d1d6      	bne.n	800afde <_vfiprintf_r+0x19a>
 800b030:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b032:	07d9      	lsls	r1, r3, #31
 800b034:	d405      	bmi.n	800b042 <_vfiprintf_r+0x1fe>
 800b036:	89ab      	ldrh	r3, [r5, #12]
 800b038:	059a      	lsls	r2, r3, #22
 800b03a:	d402      	bmi.n	800b042 <_vfiprintf_r+0x1fe>
 800b03c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b03e:	f7fc fe19 	bl	8007c74 <__retarget_lock_release_recursive>
 800b042:	89ab      	ldrh	r3, [r5, #12]
 800b044:	065b      	lsls	r3, r3, #25
 800b046:	f53f af1f 	bmi.w	800ae88 <_vfiprintf_r+0x44>
 800b04a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b04c:	e71e      	b.n	800ae8c <_vfiprintf_r+0x48>
 800b04e:	ab03      	add	r3, sp, #12
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	462a      	mov	r2, r5
 800b054:	4b05      	ldr	r3, [pc, #20]	@ (800b06c <_vfiprintf_r+0x228>)
 800b056:	a904      	add	r1, sp, #16
 800b058:	4630      	mov	r0, r6
 800b05a:	f7fc f939 	bl	80072d0 <_printf_i>
 800b05e:	e7e4      	b.n	800b02a <_vfiprintf_r+0x1e6>
 800b060:	0800b4a5 	.word	0x0800b4a5
 800b064:	0800b4af 	.word	0x0800b4af
 800b068:	08006da1 	.word	0x08006da1
 800b06c:	0800ae21 	.word	0x0800ae21
 800b070:	0800b4ab 	.word	0x0800b4ab

0800b074 <__swbuf_r>:
 800b074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b076:	460e      	mov	r6, r1
 800b078:	4614      	mov	r4, r2
 800b07a:	4605      	mov	r5, r0
 800b07c:	b118      	cbz	r0, 800b086 <__swbuf_r+0x12>
 800b07e:	6a03      	ldr	r3, [r0, #32]
 800b080:	b90b      	cbnz	r3, 800b086 <__swbuf_r+0x12>
 800b082:	f7fc fcdd 	bl	8007a40 <__sinit>
 800b086:	69a3      	ldr	r3, [r4, #24]
 800b088:	60a3      	str	r3, [r4, #8]
 800b08a:	89a3      	ldrh	r3, [r4, #12]
 800b08c:	071a      	lsls	r2, r3, #28
 800b08e:	d501      	bpl.n	800b094 <__swbuf_r+0x20>
 800b090:	6923      	ldr	r3, [r4, #16]
 800b092:	b943      	cbnz	r3, 800b0a6 <__swbuf_r+0x32>
 800b094:	4621      	mov	r1, r4
 800b096:	4628      	mov	r0, r5
 800b098:	f000 f82a 	bl	800b0f0 <__swsetup_r>
 800b09c:	b118      	cbz	r0, 800b0a6 <__swbuf_r+0x32>
 800b09e:	f04f 37ff 	mov.w	r7, #4294967295
 800b0a2:	4638      	mov	r0, r7
 800b0a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0a6:	6823      	ldr	r3, [r4, #0]
 800b0a8:	6922      	ldr	r2, [r4, #16]
 800b0aa:	1a98      	subs	r0, r3, r2
 800b0ac:	6963      	ldr	r3, [r4, #20]
 800b0ae:	b2f6      	uxtb	r6, r6
 800b0b0:	4283      	cmp	r3, r0
 800b0b2:	4637      	mov	r7, r6
 800b0b4:	dc05      	bgt.n	800b0c2 <__swbuf_r+0x4e>
 800b0b6:	4621      	mov	r1, r4
 800b0b8:	4628      	mov	r0, r5
 800b0ba:	f7ff fa47 	bl	800a54c <_fflush_r>
 800b0be:	2800      	cmp	r0, #0
 800b0c0:	d1ed      	bne.n	800b09e <__swbuf_r+0x2a>
 800b0c2:	68a3      	ldr	r3, [r4, #8]
 800b0c4:	3b01      	subs	r3, #1
 800b0c6:	60a3      	str	r3, [r4, #8]
 800b0c8:	6823      	ldr	r3, [r4, #0]
 800b0ca:	1c5a      	adds	r2, r3, #1
 800b0cc:	6022      	str	r2, [r4, #0]
 800b0ce:	701e      	strb	r6, [r3, #0]
 800b0d0:	6962      	ldr	r2, [r4, #20]
 800b0d2:	1c43      	adds	r3, r0, #1
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d004      	beq.n	800b0e2 <__swbuf_r+0x6e>
 800b0d8:	89a3      	ldrh	r3, [r4, #12]
 800b0da:	07db      	lsls	r3, r3, #31
 800b0dc:	d5e1      	bpl.n	800b0a2 <__swbuf_r+0x2e>
 800b0de:	2e0a      	cmp	r6, #10
 800b0e0:	d1df      	bne.n	800b0a2 <__swbuf_r+0x2e>
 800b0e2:	4621      	mov	r1, r4
 800b0e4:	4628      	mov	r0, r5
 800b0e6:	f7ff fa31 	bl	800a54c <_fflush_r>
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	d0d9      	beq.n	800b0a2 <__swbuf_r+0x2e>
 800b0ee:	e7d6      	b.n	800b09e <__swbuf_r+0x2a>

0800b0f0 <__swsetup_r>:
 800b0f0:	b538      	push	{r3, r4, r5, lr}
 800b0f2:	4b29      	ldr	r3, [pc, #164]	@ (800b198 <__swsetup_r+0xa8>)
 800b0f4:	4605      	mov	r5, r0
 800b0f6:	6818      	ldr	r0, [r3, #0]
 800b0f8:	460c      	mov	r4, r1
 800b0fa:	b118      	cbz	r0, 800b104 <__swsetup_r+0x14>
 800b0fc:	6a03      	ldr	r3, [r0, #32]
 800b0fe:	b90b      	cbnz	r3, 800b104 <__swsetup_r+0x14>
 800b100:	f7fc fc9e 	bl	8007a40 <__sinit>
 800b104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b108:	0719      	lsls	r1, r3, #28
 800b10a:	d422      	bmi.n	800b152 <__swsetup_r+0x62>
 800b10c:	06da      	lsls	r2, r3, #27
 800b10e:	d407      	bmi.n	800b120 <__swsetup_r+0x30>
 800b110:	2209      	movs	r2, #9
 800b112:	602a      	str	r2, [r5, #0]
 800b114:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b118:	81a3      	strh	r3, [r4, #12]
 800b11a:	f04f 30ff 	mov.w	r0, #4294967295
 800b11e:	e033      	b.n	800b188 <__swsetup_r+0x98>
 800b120:	0758      	lsls	r0, r3, #29
 800b122:	d512      	bpl.n	800b14a <__swsetup_r+0x5a>
 800b124:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b126:	b141      	cbz	r1, 800b13a <__swsetup_r+0x4a>
 800b128:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b12c:	4299      	cmp	r1, r3
 800b12e:	d002      	beq.n	800b136 <__swsetup_r+0x46>
 800b130:	4628      	mov	r0, r5
 800b132:	f7fd fc01 	bl	8008938 <_free_r>
 800b136:	2300      	movs	r3, #0
 800b138:	6363      	str	r3, [r4, #52]	@ 0x34
 800b13a:	89a3      	ldrh	r3, [r4, #12]
 800b13c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b140:	81a3      	strh	r3, [r4, #12]
 800b142:	2300      	movs	r3, #0
 800b144:	6063      	str	r3, [r4, #4]
 800b146:	6923      	ldr	r3, [r4, #16]
 800b148:	6023      	str	r3, [r4, #0]
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	f043 0308 	orr.w	r3, r3, #8
 800b150:	81a3      	strh	r3, [r4, #12]
 800b152:	6923      	ldr	r3, [r4, #16]
 800b154:	b94b      	cbnz	r3, 800b16a <__swsetup_r+0x7a>
 800b156:	89a3      	ldrh	r3, [r4, #12]
 800b158:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b15c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b160:	d003      	beq.n	800b16a <__swsetup_r+0x7a>
 800b162:	4621      	mov	r1, r4
 800b164:	4628      	mov	r0, r5
 800b166:	f000 f883 	bl	800b270 <__smakebuf_r>
 800b16a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b16e:	f013 0201 	ands.w	r2, r3, #1
 800b172:	d00a      	beq.n	800b18a <__swsetup_r+0x9a>
 800b174:	2200      	movs	r2, #0
 800b176:	60a2      	str	r2, [r4, #8]
 800b178:	6962      	ldr	r2, [r4, #20]
 800b17a:	4252      	negs	r2, r2
 800b17c:	61a2      	str	r2, [r4, #24]
 800b17e:	6922      	ldr	r2, [r4, #16]
 800b180:	b942      	cbnz	r2, 800b194 <__swsetup_r+0xa4>
 800b182:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b186:	d1c5      	bne.n	800b114 <__swsetup_r+0x24>
 800b188:	bd38      	pop	{r3, r4, r5, pc}
 800b18a:	0799      	lsls	r1, r3, #30
 800b18c:	bf58      	it	pl
 800b18e:	6962      	ldrpl	r2, [r4, #20]
 800b190:	60a2      	str	r2, [r4, #8]
 800b192:	e7f4      	b.n	800b17e <__swsetup_r+0x8e>
 800b194:	2000      	movs	r0, #0
 800b196:	e7f7      	b.n	800b188 <__swsetup_r+0x98>
 800b198:	20000018 	.word	0x20000018

0800b19c <_raise_r>:
 800b19c:	291f      	cmp	r1, #31
 800b19e:	b538      	push	{r3, r4, r5, lr}
 800b1a0:	4605      	mov	r5, r0
 800b1a2:	460c      	mov	r4, r1
 800b1a4:	d904      	bls.n	800b1b0 <_raise_r+0x14>
 800b1a6:	2316      	movs	r3, #22
 800b1a8:	6003      	str	r3, [r0, #0]
 800b1aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ae:	bd38      	pop	{r3, r4, r5, pc}
 800b1b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b1b2:	b112      	cbz	r2, 800b1ba <_raise_r+0x1e>
 800b1b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b1b8:	b94b      	cbnz	r3, 800b1ce <_raise_r+0x32>
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	f000 f830 	bl	800b220 <_getpid_r>
 800b1c0:	4622      	mov	r2, r4
 800b1c2:	4601      	mov	r1, r0
 800b1c4:	4628      	mov	r0, r5
 800b1c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1ca:	f000 b817 	b.w	800b1fc <_kill_r>
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d00a      	beq.n	800b1e8 <_raise_r+0x4c>
 800b1d2:	1c59      	adds	r1, r3, #1
 800b1d4:	d103      	bne.n	800b1de <_raise_r+0x42>
 800b1d6:	2316      	movs	r3, #22
 800b1d8:	6003      	str	r3, [r0, #0]
 800b1da:	2001      	movs	r0, #1
 800b1dc:	e7e7      	b.n	800b1ae <_raise_r+0x12>
 800b1de:	2100      	movs	r1, #0
 800b1e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1e4:	4620      	mov	r0, r4
 800b1e6:	4798      	blx	r3
 800b1e8:	2000      	movs	r0, #0
 800b1ea:	e7e0      	b.n	800b1ae <_raise_r+0x12>

0800b1ec <raise>:
 800b1ec:	4b02      	ldr	r3, [pc, #8]	@ (800b1f8 <raise+0xc>)
 800b1ee:	4601      	mov	r1, r0
 800b1f0:	6818      	ldr	r0, [r3, #0]
 800b1f2:	f7ff bfd3 	b.w	800b19c <_raise_r>
 800b1f6:	bf00      	nop
 800b1f8:	20000018 	.word	0x20000018

0800b1fc <_kill_r>:
 800b1fc:	b538      	push	{r3, r4, r5, lr}
 800b1fe:	4d07      	ldr	r5, [pc, #28]	@ (800b21c <_kill_r+0x20>)
 800b200:	2300      	movs	r3, #0
 800b202:	4604      	mov	r4, r0
 800b204:	4608      	mov	r0, r1
 800b206:	4611      	mov	r1, r2
 800b208:	602b      	str	r3, [r5, #0]
 800b20a:	f7f6 fb71 	bl	80018f0 <_kill>
 800b20e:	1c43      	adds	r3, r0, #1
 800b210:	d102      	bne.n	800b218 <_kill_r+0x1c>
 800b212:	682b      	ldr	r3, [r5, #0]
 800b214:	b103      	cbz	r3, 800b218 <_kill_r+0x1c>
 800b216:	6023      	str	r3, [r4, #0]
 800b218:	bd38      	pop	{r3, r4, r5, pc}
 800b21a:	bf00      	nop
 800b21c:	200004ec 	.word	0x200004ec

0800b220 <_getpid_r>:
 800b220:	f7f6 bb5e 	b.w	80018e0 <_getpid>

0800b224 <__swhatbuf_r>:
 800b224:	b570      	push	{r4, r5, r6, lr}
 800b226:	460c      	mov	r4, r1
 800b228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b22c:	2900      	cmp	r1, #0
 800b22e:	b096      	sub	sp, #88	@ 0x58
 800b230:	4615      	mov	r5, r2
 800b232:	461e      	mov	r6, r3
 800b234:	da0d      	bge.n	800b252 <__swhatbuf_r+0x2e>
 800b236:	89a3      	ldrh	r3, [r4, #12]
 800b238:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b23c:	f04f 0100 	mov.w	r1, #0
 800b240:	bf14      	ite	ne
 800b242:	2340      	movne	r3, #64	@ 0x40
 800b244:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b248:	2000      	movs	r0, #0
 800b24a:	6031      	str	r1, [r6, #0]
 800b24c:	602b      	str	r3, [r5, #0]
 800b24e:	b016      	add	sp, #88	@ 0x58
 800b250:	bd70      	pop	{r4, r5, r6, pc}
 800b252:	466a      	mov	r2, sp
 800b254:	f000 f848 	bl	800b2e8 <_fstat_r>
 800b258:	2800      	cmp	r0, #0
 800b25a:	dbec      	blt.n	800b236 <__swhatbuf_r+0x12>
 800b25c:	9901      	ldr	r1, [sp, #4]
 800b25e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b262:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b266:	4259      	negs	r1, r3
 800b268:	4159      	adcs	r1, r3
 800b26a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b26e:	e7eb      	b.n	800b248 <__swhatbuf_r+0x24>

0800b270 <__smakebuf_r>:
 800b270:	898b      	ldrh	r3, [r1, #12]
 800b272:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b274:	079d      	lsls	r5, r3, #30
 800b276:	4606      	mov	r6, r0
 800b278:	460c      	mov	r4, r1
 800b27a:	d507      	bpl.n	800b28c <__smakebuf_r+0x1c>
 800b27c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b280:	6023      	str	r3, [r4, #0]
 800b282:	6123      	str	r3, [r4, #16]
 800b284:	2301      	movs	r3, #1
 800b286:	6163      	str	r3, [r4, #20]
 800b288:	b003      	add	sp, #12
 800b28a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b28c:	ab01      	add	r3, sp, #4
 800b28e:	466a      	mov	r2, sp
 800b290:	f7ff ffc8 	bl	800b224 <__swhatbuf_r>
 800b294:	9f00      	ldr	r7, [sp, #0]
 800b296:	4605      	mov	r5, r0
 800b298:	4639      	mov	r1, r7
 800b29a:	4630      	mov	r0, r6
 800b29c:	f7fd fbc0 	bl	8008a20 <_malloc_r>
 800b2a0:	b948      	cbnz	r0, 800b2b6 <__smakebuf_r+0x46>
 800b2a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2a6:	059a      	lsls	r2, r3, #22
 800b2a8:	d4ee      	bmi.n	800b288 <__smakebuf_r+0x18>
 800b2aa:	f023 0303 	bic.w	r3, r3, #3
 800b2ae:	f043 0302 	orr.w	r3, r3, #2
 800b2b2:	81a3      	strh	r3, [r4, #12]
 800b2b4:	e7e2      	b.n	800b27c <__smakebuf_r+0xc>
 800b2b6:	89a3      	ldrh	r3, [r4, #12]
 800b2b8:	6020      	str	r0, [r4, #0]
 800b2ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2be:	81a3      	strh	r3, [r4, #12]
 800b2c0:	9b01      	ldr	r3, [sp, #4]
 800b2c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b2c6:	b15b      	cbz	r3, 800b2e0 <__smakebuf_r+0x70>
 800b2c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2cc:	4630      	mov	r0, r6
 800b2ce:	f000 f81d 	bl	800b30c <_isatty_r>
 800b2d2:	b128      	cbz	r0, 800b2e0 <__smakebuf_r+0x70>
 800b2d4:	89a3      	ldrh	r3, [r4, #12]
 800b2d6:	f023 0303 	bic.w	r3, r3, #3
 800b2da:	f043 0301 	orr.w	r3, r3, #1
 800b2de:	81a3      	strh	r3, [r4, #12]
 800b2e0:	89a3      	ldrh	r3, [r4, #12]
 800b2e2:	431d      	orrs	r5, r3
 800b2e4:	81a5      	strh	r5, [r4, #12]
 800b2e6:	e7cf      	b.n	800b288 <__smakebuf_r+0x18>

0800b2e8 <_fstat_r>:
 800b2e8:	b538      	push	{r3, r4, r5, lr}
 800b2ea:	4d07      	ldr	r5, [pc, #28]	@ (800b308 <_fstat_r+0x20>)
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	4604      	mov	r4, r0
 800b2f0:	4608      	mov	r0, r1
 800b2f2:	4611      	mov	r1, r2
 800b2f4:	602b      	str	r3, [r5, #0]
 800b2f6:	f7f6 fb5b 	bl	80019b0 <_fstat>
 800b2fa:	1c43      	adds	r3, r0, #1
 800b2fc:	d102      	bne.n	800b304 <_fstat_r+0x1c>
 800b2fe:	682b      	ldr	r3, [r5, #0]
 800b300:	b103      	cbz	r3, 800b304 <_fstat_r+0x1c>
 800b302:	6023      	str	r3, [r4, #0]
 800b304:	bd38      	pop	{r3, r4, r5, pc}
 800b306:	bf00      	nop
 800b308:	200004ec 	.word	0x200004ec

0800b30c <_isatty_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	4d06      	ldr	r5, [pc, #24]	@ (800b328 <_isatty_r+0x1c>)
 800b310:	2300      	movs	r3, #0
 800b312:	4604      	mov	r4, r0
 800b314:	4608      	mov	r0, r1
 800b316:	602b      	str	r3, [r5, #0]
 800b318:	f7f6 fb5a 	bl	80019d0 <_isatty>
 800b31c:	1c43      	adds	r3, r0, #1
 800b31e:	d102      	bne.n	800b326 <_isatty_r+0x1a>
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	b103      	cbz	r3, 800b326 <_isatty_r+0x1a>
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	200004ec 	.word	0x200004ec

0800b32c <_init>:
 800b32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b32e:	bf00      	nop
 800b330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b332:	bc08      	pop	{r3}
 800b334:	469e      	mov	lr, r3
 800b336:	4770      	bx	lr

0800b338 <_fini>:
 800b338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b33a:	bf00      	nop
 800b33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b33e:	bc08      	pop	{r3}
 800b340:	469e      	mov	lr, r3
 800b342:	4770      	bx	lr
