{"config":{"lang":["en"],"separator":"[\\s\\-]+","pipeline":["stopWordFilter"]},"docs":[{"location":"","title":"Advanced Digital Design and Verification (ADDV)","text":"<p>Instructor: Sneh Saurabh Date: 12th August, 2025</p>"},{"location":"#about-the-course","title":"About the Course","text":"<p>Objective: - Develop a basic understanding of methods, tools, and technologies for designing and verifying complex digital systems. - Gain practical skills in advanced design and verification methodologies.</p> <p>Expected Outcomes: - Apply various tasks in pre-RTL design. - Evaluate trade-offs during design stages. - Implement advanced functional verification techniques. - Design and verify systems at multiple abstraction levels using CAD tools.</p>"},{"location":"#pre-requisites","title":"Pre-requisites","text":"<ul> <li>VLSI Design Flow (ECE313/ECE513)</li> <li>C++ or OOP concepts</li> <li>Familiarity with SystemC and SystemVerilog</li> </ul>"},{"location":"#applications","title":"Applications","text":"<ul> <li>Semiconductor industry (system level)</li> <li>VLSI, CAD, FPGA, Embedded Systems, Computer Architecture</li> <li>System-level manual design efforts and innovation areas</li> </ul>"},{"location":"#course-content-overview","title":"Course Content Overview","text":"<ol> <li>Week 1: Introduction; Digital systems; Software and hardware design flows; Manufacturing and test  </li> <li>Week 2: ESL Design \u2013 SystemC Models, TLM, Virtual Platforms, Platform-based Design  </li> <li>Week 3: Hardware-software co-design \u2013 models, exploration, partitioning, co-simulation  </li> <li>Week 4-5: High-level Synthesis \u2013 flow, CDFG, optimizations, scheduling, pipelining  </li> <li>Week 6: SoC Design Methodology \u2013 IP packaging, IP-XACT, RTL generation  </li> <li>Week 7-10: SystemVerilog, advanced simulation, formal verification, UVM, CDC/RDC  </li> <li>Week 11-13: Power management, UPF, design flows</li> </ol>"},{"location":"#evaluation","title":"Evaluation","text":"<ul> <li>Weekly Assignments: 25%  </li> <li>Mid-semester Exam: 30%  </li> <li>End-semester Exam: 45%</li> </ul>"},{"location":"#references","title":"References","text":"<ul> <li>Saurabh, S. (2023). Introduction to VLSI Design Flow, Cambridge University Press.  </li> <li>Black, D. C., &amp; Donovan, J. (2004). SystemC: From the Ground Up, Springer US.  </li> <li>Martin, G., Bailey, B., &amp; Piziali, A. (2010). ESL Design and Verification, Elsevier.  </li> <li>Spear, C. (2008). SystemVerilog for Verification, Springer.  </li> <li>Micheli, G. D. (1994). Synthesis and Optimization of Digital Circuits, McGraw-Hill.</li> </ul>"},{"location":"#policies","title":"Policies","text":"<ul> <li>Attendance: &lt; 30% attendance may result in FAIL grade.</li> <li>Submission Deadlines: 20% penalty per day late; after 5 days = zero marks.</li> <li>Plagiarism: Strictly prohibited; IIIT Delhi rules apply.</li> </ul>"},{"location":"#contact-office-hours","title":"Contact &amp; Office Hours","text":"<p>Instructor: - Wed 12:30\u20131:30 pm (B-608)  </p> <p>TAs: - Varun \u2013 Tue/Thu 3:00\u20134:30 pm (C210)  </p>"}]}