==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5094] & has lower precedence than !=; != will be evaluated first (SHA512CODE/sha512.cpp:177:25)
INFO: [HLS 207-4428] place parentheses around the '!=' expression to silence this warning (SHA512CODE/sha512.cpp:177:25)
INFO: [HLS 207-4426] place parentheses around the & expression to evaluate it first (SHA512CODE/sha512.cpp:177:25)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:758:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:763:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:774:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:785:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:790:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1070:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1133:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1264:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1264:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1305:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1305:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.91 seconds. CPU system time: 0.96 seconds. Elapsed time: 14.71 seconds; current allocated memory: 228.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:37)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:758:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:763:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:774:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:785:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:790:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1070:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1133:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1264:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1264:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1305:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1305:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.62 seconds. CPU system time: 0.85 seconds. Elapsed time: 16.49 seconds; current allocated memory: 228.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:698:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:581:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:756:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14 seconds. CPU system time: 1.24 seconds. Elapsed time: 15.25 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.53 seconds; current allocated memory: 247.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 266.258 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:753:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.68 seconds; current allocated memory: 311.812 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 405.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 407.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 408.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 408.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 409.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 409.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 410.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 410.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 411.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 411.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
WARNING: [HLS 200-871] Estimated clock period (3.509ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' consists of the following:	'load' operation ('e.V') on local variable 'f.V' [51]  (0 ns)
	'and' operation ('ret.V') [76]  (0 ns)
	'xor' operation ('ret.V') [79]  (0.289 ns)
	'add' operation ('add_ln232_3') [82]  (0 ns)
	'add' operation ('add_ln232_4') [83]  (0.843 ns)
	'add' operation ('T1.V') [84]  (0.843 ns)
	'add' operation ('e.V') [100]  (1.15 ns)
	'store' operation ('f_V_1_write_ln645', SHA512CODE/sha512.cpp:645) of variable 'e.V' on local variable 'f.V' [104]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 412.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 412.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 413.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 413.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 413.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 413.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 413.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 414.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 417.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 419.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 420.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 421.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:758:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:763:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:774:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:785:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:790:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1070:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1133:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1264:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1264:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1305:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1305:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.54 seconds. CPU system time: 0.84 seconds. Elapsed time: 16.41 seconds; current allocated memory: 228.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:698:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:581:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:756:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.54 seconds. CPU system time: 1.19 seconds. Elapsed time: 14.75 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 247.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 266.250 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:753:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.72 seconds; current allocated memory: 311.812 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.86 seconds; current allocated memory: 405.492 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 407.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 408.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 408.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 409.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 410.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 410.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 411.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
WARNING: [HLS 200-871] Estimated clock period (3.509ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' consists of the following:	'load' operation ('e.V') on local variable 'f.V' [51]  (0 ns)
	'xor' operation ('ret.V') [75]  (0.289 ns)
	'add' operation ('add_ln232_4') [83]  (0.843 ns)
	'add' operation ('T1.V') [84]  (0.843 ns)
	'add' operation ('e.V') [100]  (1.15 ns)
	'store' operation ('f_V_1_write_ln645', SHA512CODE/sha512.cpp:645) of variable 'e.V' on local variable 'f.V' [104]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 412.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 412.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 413.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 413.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 413.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 413.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 413.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 414.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 417.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 419.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 420.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 421.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 226.941 MB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:758:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:763:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:774:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:785:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:790:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1070:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1133:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1264:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1264:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1305:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1305:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.56 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.14 seconds; current allocated memory: 228.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:698:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:581:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:756:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.96 seconds. CPU system time: 0.56 seconds. Elapsed time: 6.54 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 247.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 266.258 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:753:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 311.801 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 405.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 407.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 408.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 408.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 409.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 410.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 410.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 2, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 411.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 411.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
WARNING: [HLS 200-871] Estimated clock period (3.509ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' consists of the following:	'load' operation ('e.V') on local variable 'f.V' [51]  (0 ns)
	'xor' operation ('ret.V') [75]  (0.289 ns)
	'add' operation ('add_ln232_4') [83]  (0.843 ns)
	'add' operation ('T1.V') [84]  (0.843 ns)
	'add' operation ('e.V') [100]  (1.15 ns)
	'store' operation ('f_V_1_write_ln645', SHA512CODE/sha512.cpp:645) of variable 'e.V' on local variable 'f.V' [104]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 412.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 412.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 413.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 413.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 413.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 413.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 413.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 414.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 417.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 419.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 420.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 421.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:758:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:763:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:774:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:785:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:790:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1070:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1133:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1264:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1264:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1305:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1305:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.42 seconds. CPU system time: 0.92 seconds. Elapsed time: 13.68 seconds; current allocated memory: 228.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:698:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:581:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:756:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.6 seconds. CPU system time: 0.85 seconds. Elapsed time: 12.46 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 247.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 266.250 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:753:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.66 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.75 seconds; current allocated memory: 311.809 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.84 seconds; current allocated memory: 405.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 407.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 408.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 408.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 409.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 410.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 410.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 17, Final II = 2, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 411.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 411.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 411.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
WARNING: [HLS 200-871] Estimated clock period (3.509ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' consists of the following:	'load' operation ('e.V') on local variable 'f.V' [51]  (0 ns)
	'xor' operation ('ret.V') [75]  (0.289 ns)
	'add' operation ('add_ln232_4') [83]  (0.843 ns)
	'add' operation ('T1.V') [84]  (0.843 ns)
	'add' operation ('e.V') [100]  (1.15 ns)
	'store' operation ('f_V_1_write_ln645', SHA512CODE/sha512.cpp:645) of variable 'e.V' on local variable 'f.V' [104]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 412.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 412.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 413.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 413.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 413.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 413.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 413.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 413.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 414.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 417.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 419.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 420.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 421.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:759:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:764:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:767:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:770:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:775:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:778:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:781:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:786:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:791:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:794:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1071:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1134:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1137:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1140:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1265:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1265:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1306:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1306:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.52 seconds. CPU system time: 1.16 seconds. Elapsed time: 13.96 seconds; current allocated memory: 228.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:653:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:653:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:699:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:557:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' has been removed because the loop is unrolled completely (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:557:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1326:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:559:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:582:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:757:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1326:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1326:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.52 seconds. CPU system time: 1.04 seconds. Elapsed time: 12.57 seconds; current allocated memory: 229.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 247.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 266.273 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:754:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.6 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.69 seconds; current allocated memory: 311.828 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.84 seconds; current allocated memory: 405.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 407.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 408.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 408.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 409.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 409.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 410.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 410.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 411.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 411.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 411.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
WARNING: [HLS 200-871] Estimated clock period (3.509ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' consists of the following:	'load' operation ('e.V') on local variable 'f.V' [51]  (0 ns)
	'xor' operation ('ret.V') [75]  (0.289 ns)
	'add' operation ('add_ln232_4') [83]  (0.843 ns)
	'add' operation ('T1.V') [84]  (0.843 ns)
	'add' operation ('e.V') [100]  (1.15 ns)
	'store' operation ('f_V_1_write_ln646', SHA512CODE/sha512.cpp:646) of variable 'e.V' on local variable 'f.V' [104]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 412.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 412.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 413.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 413.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 413.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 413.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 413.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 414.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 417.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 419.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 420.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 421.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:759:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:764:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:767:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:770:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:775:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:778:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:781:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:786:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:791:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:794:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1071:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1134:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1137:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1140:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1265:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1265:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1306:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1306:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.95 seconds. CPU system time: 1.27 seconds. Elapsed time: 14.78 seconds; current allocated memory: 228.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:653:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:653:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:699:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:557:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:557:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1326:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:559:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:582:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:757:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1326:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1326:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.51 seconds. CPU system time: 1.14 seconds. Elapsed time: 13.67 seconds; current allocated memory: 229.555 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.555 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 247.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 266.246 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:754:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 311.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 405.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 407.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 407.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 408.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 408.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 409.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 410.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 410.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 411.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 411.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 411.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 411.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
WARNING: [HLS 200-871] Estimated clock period (3.509ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' consists of the following:	'load' operation ('e.V') on local variable 'f.V' [51]  (0 ns)
	'xor' operation ('ret.V') [75]  (0.289 ns)
	'add' operation ('add_ln232_4') [83]  (0.843 ns)
	'add' operation ('T1.V') [84]  (0.843 ns)
	'add' operation ('e.V') [100]  (1.15 ns)
	'store' operation ('f_V_1_write_ln646', SHA512CODE/sha512.cpp:646) of variable 'e.V' on local variable 'f.V' [104]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 412.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 412.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 413.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 413.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 413.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 413.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 413.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 413.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 414.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 417.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 419.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 420.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./SHA512_01/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 226.938 MB.
INFO: [HLS 200-10] Analyzing design file 'SHA512CODE/sha512.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:758:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:763:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:766:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:769:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:774:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:777:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:780:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:785:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:790:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:793:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1070:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1133:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1136:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (SHA512CODE/sha512.cpp:1139:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1264:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1264:9)
WARNING: [HLS 207-5560] Allocation pragma is ignored, because Instances value is not valid function pointer expression  (SHA512CODE/sha512.cpp:1305:45)
WARNING: [HLS 207-4781] 'xlx_function_allocation' attribute cannot be applied to a statement (SHA512CODE/sha512.cpp:1305:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.25 seconds. CPU system time: 0.69 seconds. Elapsed time: 12.97 seconds; current allocated memory: 228.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:430:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SHR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:42)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:409:26)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG0<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:45)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::SSIG1<64u>(ap_uint<64u>)' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&)' (SHA512CODE/sha512.cpp:518:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:388:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:10)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::ROTR<64u>(unsigned int, ap_uint<64u>)' into 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' (SHA512CODE/sha512.cpp:367:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Maj<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:47)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG0<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:652:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::Ch<64u>(ap_uint<64u>, ap_uint<64u>, ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:51)
INFO: [HLS 214-131] Inlining function 'ap_uint<64u> xf::security::internal::BSIG1<64u>(ap_uint<64u>)' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:651:37)
INFO: [HLS 214-210] Disaggregating variable 'b104' (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-210] Disaggregating variable 'b067' (SHA512CODE/sha512.cpp:181:27)
INFO: [HLS 214-210] Disaggregating variable 'b' (SHA512CODE/sha512.cpp:154:23)
INFO: [HLS 214-210] Disaggregating variable 'b0' (SHA512CODE/sha512.cpp:105:27)
INFO: [HLS 214-210] Disaggregating variable 'blk'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_519_1' is marked as complete unroll implied by the pipeline pragma (SHA512CODE/sha512.cpp:519:39)
INFO: [HLS 214-186] Unrolling loop 'LOOP_SHA512_EMIT' (SHA512CODE/sha512.cpp:698:9) in function 'xf::security::internal::SHA512Digest<64u, 512u>' completely with a factor of 8 (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_519_1' (SHA512CODE/sha512.cpp:519:39) in function 'xf::security::internal::generateMsgSchedule' completely with a factor of 15 (SHA512CODE/sha512.cpp:492:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_113_1' (SHA512CODE/sha512.cpp:113:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_2' (SHA512CODE/sha512.cpp:189:35) in function 'xf::security::internal::preProcessing' completely with a factor of 16 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (SHA512CODE/sha512.cpp:162:13) in function 'xf::security::internal::preProcessing' completely with a factor of 13 (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&)' (SHA512CODE/sha512.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'axisIntf::axisIntf()' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:556:0)
INFO: [HLS 214-178] Inlining function 'void xf::security::sha512x<512u>(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' into 'sha512(hls::stream<axisIntf, 0>&, hls::stream<axisIntf, 0>&)' (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN2xf8security8internal12SHA512DigestILj64ELj512EEEvRN3hls6streamI7ap_uintILi64EELi0EEERNS4_IbLi0EEES8_RNS4_IS5_ILi6EELi0EEERNS4_I8axisIntfLi0EEEE1K': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to 'b104': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:215:31)
INFO: [HLS 214-248] Applying array_partition to 'blk': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'W': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:504:14)
INFO: [HLS 214-248] Applying array_partition to 'H': Complete partitioning on dimension 1. (SHA512CODE/sha512.cpp:581:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'blk_strm' with compact=bit mode in 1024-bits (SHA512CODE/sha512.cpp:756:25)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'input' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'output' with compact=bit mode in 584-bits (SHA512CODE/sha512.cpp:1325:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<6>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.axisIntfs.i584.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i1024.s_struct.xf::security::internal::blockTypes.1' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.xf::security::internal::blockTypes' into 'xf::security::internal::preProcessing(hls::stream<axisIntf, 0>&, hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.a16s_struct.ap_uint<64>s' into '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.xf::security::internal::blockTypes.i1024.1' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'xf::security::internal::generateMsgSchedule(hls::stream<xf::security::internal::blockType, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i592.s_struct.axisIntfs' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i583.s_struct.axisIntfs.1' into 'void xf::security::internal::SHA512Digest<64u, 512u>(hls::stream<ap_uint<64>, 0>&, hls::stream<bool, 0>&, hls::stream<ap_uint<64>, 0>&, hls::stream<ap_uint<6>, 0>&, hls::stream<axisIntf, 0>&) (.1)' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.68 seconds. CPU system time: 1.12 seconds. Elapsed time: 12.86 seconds; current allocated memory: 229.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 229.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 247.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 266.250 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::internal::sha512Top<512u, 512u>' (SHA512CODE/sha512.cpp:753:1), detected/extracted 4 process function(s): 
	 'xf::security::internal::preProcessing'
	 'xf::security::internal::dup_strm<128u>'
	 'xf::security::internal::generateMsgSchedule'
	 'xf::security::internal::SHA512Digest<64u, 512u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::generateMsgSchedule' (SHA512CODE/sha512.cpp:0:26)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::internal::SHA512Digest<64u, 512u>' (SHA512CODE/sha512.cpp:0:13)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.6 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.69 seconds; current allocated memory: 311.797 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PREPROCESSING_MAIN' (SHA512CODE/sha512.cpp:82:16) in function 'xf::security::internal::preProcessing' either the parent loop or sub loop is do-while loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_GEN_W_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::generateMsgSchedule' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_SHA1_DIGEST_NBLK' (/share/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'xf::security::internal::SHA512Digest<64u, 512u>' either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-472] Inferring partial write operation for 'inputBuffer.V' (SHA512CODE/sha512.cpp:139:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.85 seconds; current allocated memory: 405.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sha512' ...
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>_Pipeline_LOOP_DUP_STREAM' to 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<128u>' to 'dup_strm_128u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' to 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS'.
WARNING: [SYN 201-103] Legalizing function name 'SHA512Digest<64u, 512u>' to 'SHA512Digest_64u_512u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha512Top<512u, 512u>' to 'sha512Top_512u_512u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_COPY_TAIL_AND_PAD_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 407.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 407.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 408.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 408.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_DUP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 409.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 409.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_SHA512_GEN_WT16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 410.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 410.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_SHA1_GEN_WT64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 411.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 411.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 411.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 411.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_Pipeline_LOOP_SHA1_UPDATE_80_ROUNDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'LOOP_SHA1_UPDATE_80_ROUNDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 412.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 412.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA512Digest_64u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 413.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 413.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512Top_512u_512u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 413.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 413.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha512' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 413.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 413.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_Pipeline_LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 414.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 417.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM' pipeline 'LOOP_DUP_STREAM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_Pipeline_LOOP_DUP_STREAM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 419.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_128u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_128u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 420.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16' pipeline 'LOOP_SHA512_GEN_WT16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_165_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 421.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64' pipeline 'LOOP_SHA1_GEN_WT64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 423.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
