INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab4/Lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Vivado/Lab4/Lab4.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
