#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000207a7f78f90 .scope module, "sigmoid_tb" "sigmoid_tb" 2 5;
 .timescale -9 -12;
P_00000207a8069b80 .param/l "FL" 0 2 9, +C4<00000000000000000000000000011000>;
P_00000207a8069bb8 .param/l "WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v00000207a7fd2c70_0 .var "clk", 0 0;
v00000207a7fd3710_0 .var "en", 0 0;
v00000207a7fd2590_0 .var "rst", 0 0;
v00000207a7fd3490_0 .var/s "x", 31 0;
v00000207a7fd2db0_0 .net/s "y", 31 0, v00000207a7fd1070_0;  1 drivers
S_00000207a7f44250 .scope task, "display_q8_24" "display_q8_24" 2 35, 2 35 0, S_00000207a7f78f90;
 .timescale -9 -12;
v00000207a7f6ddb0_0 .var/real "r_val", 0 0;
v00000207a7f6e3f0_0 .var/s "val", 31 0;
TD_sigmoid_tb.display_q8_24 ;
    %vpi_func/r 2 39 "$itor", v00000207a7f6e3f0_0 {0 0 0};
    %pushi/real 1073741824, 4090; load=1.67772e+07
    %div/wr;
    %store/real v00000207a7f6ddb0_0;
    %vpi_call 2 40 "$write", "%f (Hex: %h)", v00000207a7f6ddb0_0, v00000207a7f6e3f0_0 {0 0 0};
    %end;
S_00000207a7f46660 .scope task, "test_value" "test_value" 2 45, 2 45 0, S_00000207a7f78f90;
 .timescale -9 -12;
v00000207a7f6e0d0_0 .var/s "val_in", 31 0;
E_00000207a7f706f0 .event posedge, v00000207a7f6de50_0;
TD_sigmoid_tb.test_value ;
    %load/vec4 v00000207a7f6e0d0_0;
    %store/vec4 v00000207a7fd3490_0, 0, 32;
    %wait E_00000207a7f706f0;
    %pushi/vec4 3, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000207a7f706f0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call 2 52 "$write", "In: " {0 0 0};
    %load/vec4 v00000207a7f6e0d0_0;
    %store/vec4 v00000207a7f6e3f0_0, 0, 32;
    %fork TD_sigmoid_tb.display_q8_24, S_00000207a7f44250;
    %join;
    %vpi_call 2 53 "$write", " | Out: " {0 0 0};
    %load/vec4 v00000207a7fd2db0_0;
    %store/vec4 v00000207a7f6e3f0_0, 0, 32;
    %fork TD_sigmoid_tb.display_q8_24, S_00000207a7f44250;
    %join;
    %vpi_call 2 54 "$display", "\000" {0 0 0};
    %end;
S_00000207a7f467f0 .scope module, "uut" "sigmoid" 2 22, 3 7 0, S_00000207a7f78f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /OUTPUT 32 "y";
P_00000207a7f127a0 .param/l "FL" 0 3 9, +C4<00000000000000000000000000011000>;
P_00000207a7f127d8 .param/l "ONE" 1 3 125, +C4<00000001000000000000000000000000>;
P_00000207a7f12810 .param/l "TH_15" 1 3 24, +C4<00000001100000000000000000000000>;
P_00000207a7f12848 .param/l "TH_35" 1 3 25, +C4<00000011100000000000000000000000>;
P_00000207a7f12880 .param/l "TH_60" 1 3 26, +C4<00000110000000000000000000000000>;
P_00000207a7f128b8 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_00000207a7f128f0 .param/l "ZERO" 1 3 126, +C4<00000000000000000000000000000000>;
v00000207a7fcff90_0 .net/s *"_ivl_10", 63 0, L_00000207a7fd2f90;  1 drivers
v00000207a7fd00d0_0 .net/s *"_ivl_16", 63 0, L_00000207a7fd3170;  1 drivers
v00000207a7fd0c10_0 .net/s *"_ivl_18", 63 0, L_00000207a7fd3530;  1 drivers
L_00000207a8070088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207a7fd0530_0 .net *"_ivl_2", 31 0, L_00000207a8070088;  1 drivers
v00000207a7fd0850_0 .net/s *"_ivl_22", 63 0, L_00000207a7fd32b0;  1 drivers
v00000207a7fd0f30_0 .net/s *"_ivl_24", 63 0, L_00000207a7fd35d0;  1 drivers
v00000207a7fd0990_0 .net/s *"_ivl_32", 31 0, L_00000207a7fe80c0;  1 drivers
L_00000207a80700d0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207a7fd1570_0 .net/2s *"_ivl_36", 31 0, L_00000207a80700d0;  1 drivers
v00000207a7fd0fd0_0 .net *"_ivl_38", 0 0, L_00000207a7fe8020;  1 drivers
L_00000207a8070118 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207a7fd0ad0_0 .net/2s *"_ivl_40", 31 0, L_00000207a8070118;  1 drivers
L_00000207a8070160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207a7fd0b70_0 .net/2s *"_ivl_42", 31 0, L_00000207a8070160;  1 drivers
v00000207a7fd0d50_0 .net *"_ivl_44", 0 0, L_00000207a7fe7120;  1 drivers
L_00000207a80701a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207a7fd14d0_0 .net/2s *"_ivl_46", 31 0, L_00000207a80701a8;  1 drivers
v00000207a7fd0df0_0 .net *"_ivl_48", 31 0, L_00000207a7fe7800;  1 drivers
v00000207a7fd0e90_0 .net *"_ivl_5", 31 0, L_00000207a7fd2090;  1 drivers
L_00000207a80701f0 .functor BUFT 1, C4<00000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207a7fd11b0_0 .net/2s *"_ivl_52", 31 0, L_00000207a80701f0;  1 drivers
v00000207a7fd1eb0_0 .net/s *"_ivl_54", 31 0, L_00000207a7fe7940;  1 drivers
v00000207a7fd2a90_0 .net/s *"_ivl_8", 63 0, L_00000207a7fd2ef0;  1 drivers
v00000207a7fd3350_0 .net/s "a", 31 0, v00000207a7fd3490_0;  1 drivers
v00000207a7fd3b70_0 .net/s "a_pos", 31 0, L_00000207a7fd2130;  1 drivers
v00000207a7fd37b0_0 .net/s "a_pos_reg", 31 0, v00000207a7f6da90_0;  1 drivers
v00000207a7fd3030_0 .net/s "a_sq", 31 0, L_00000207a7fd2630;  1 drivers
v00000207a7fd28b0_0 .net/s "a_sq_full", 63 0, L_00000207a7fd21d0;  1 drivers
v00000207a7fd2450_0 .net/s "a_sq_reg", 31 0, v00000207a7f6e5d0_0;  1 drivers
v00000207a7fd2d10_0 .net "clk", 0 0, v00000207a7fd2c70_0;  1 drivers
v00000207a7fd3c10_0 .net "en", 0 0, v00000207a7fd3710_0;  1 drivers
v00000207a7fd2950_0 .var/s "p1", 31 0;
v00000207a7fd26d0_0 .var/s "p2", 31 0;
v00000207a7fd23b0_0 .var/s "p3", 31 0;
v00000207a7fd29f0_0 .net "rst", 0 0, v00000207a7fd2590_0;  1 drivers
v00000207a7fd1f50_0 .var "sel_p", 1 0;
v00000207a7fd24f0_0 .net "sel_p_reg", 1 0, v00000207a7fd02b0_0;  1 drivers
v00000207a7fd3cb0_0 .net "sel_p_reg2", 1 0, v00000207a7fcfbd0_0;  1 drivers
v00000207a7fd2270_0 .net "sign", 0 0, L_00000207a7fd2e50;  1 drivers
v00000207a7fd2b30_0 .net "sign_reg", 0 0, v00000207a7fcfe50_0;  1 drivers
v00000207a7fd2310_0 .net "sign_reg2", 0 0, v00000207a7fd0cb0_0;  1 drivers
v00000207a7fd3d50_0 .net/s "term1", 31 0, L_00000207a7fd3850;  1 drivers
v00000207a7fd3990_0 .net/s "term1_full", 63 0, L_00000207a7fd3210;  1 drivers
v00000207a7fd3a30_0 .net/s "term1_reg", 31 0, v00000207a7fcfef0_0;  1 drivers
v00000207a7fd33f0_0 .net/s "term2", 31 0, L_00000207a7fd38f0;  1 drivers
v00000207a7fd1ff0_0 .net/s "term2_full", 63 0, L_00000207a7fd3ad0;  1 drivers
v00000207a7fd30d0_0 .net/s "term2_reg", 31 0, v00000207a7fd07b0_0;  1 drivers
v00000207a7fd2770_0 .net/s "y", 31 0, v00000207a7fd1070_0;  alias, 1 drivers
v00000207a7fd2810_0 .net/s "y_abs", 31 0, L_00000207a7fe7a80;  1 drivers
v00000207a7fd2bd0_0 .net/s "y_abs_sat", 31 0, L_00000207a7fe76c0;  1 drivers
v00000207a7fd3670_0 .net/s "y_sigmoid_val", 31 0, L_00000207a7fe79e0;  1 drivers
E_00000207a7f6fdf0 .event anyedge, v00000207a7fcfbd0_0;
E_00000207a7f6f8b0 .event anyedge, v00000207a7fd02b0_0;
E_00000207a7f6ecf0 .event anyedge, v00000207a7f6e350_0;
L_00000207a7fd2e50 .part v00000207a7fd3490_0, 31, 1;
L_00000207a7fd2090 .arith/sub 32, L_00000207a8070088, v00000207a7fd3490_0;
L_00000207a7fd2130 .functor MUXZ 32, v00000207a7fd3490_0, L_00000207a7fd2090, L_00000207a7fd2e50, C4<>;
L_00000207a7fd2ef0 .extend/s 64, v00000207a7fd3490_0;
L_00000207a7fd2f90 .extend/s 64, v00000207a7fd3490_0;
L_00000207a7fd21d0 .arith/mult 64, L_00000207a7fd2ef0, L_00000207a7fd2f90;
L_00000207a7fd2630 .part L_00000207a7fd21d0, 24, 32;
L_00000207a7fd3170 .extend/s 64, v00000207a7fd2950_0;
L_00000207a7fd3530 .extend/s 64, v00000207a7f6e5d0_0;
L_00000207a7fd3210 .arith/mult 64, L_00000207a7fd3170, L_00000207a7fd3530;
L_00000207a7fd32b0 .extend/s 64, v00000207a7fd26d0_0;
L_00000207a7fd35d0 .extend/s 64, v00000207a7f6da90_0;
L_00000207a7fd3ad0 .arith/mult 64, L_00000207a7fd32b0, L_00000207a7fd35d0;
L_00000207a7fd3850 .part L_00000207a7fd3210, 24, 32;
L_00000207a7fd38f0 .part L_00000207a7fd3ad0, 24, 32;
L_00000207a7fe80c0 .arith/sum 32, v00000207a7fcfef0_0, v00000207a7fd07b0_0;
L_00000207a7fe7a80 .arith/sum 32, L_00000207a7fe80c0, v00000207a7fd23b0_0;
L_00000207a7fe8020 .cmp/gt.s 32, L_00000207a7fe7a80, L_00000207a80700d0;
L_00000207a7fe7120 .cmp/gt.s 32, L_00000207a8070160, L_00000207a7fe7a80;
L_00000207a7fe7800 .functor MUXZ 32, L_00000207a7fe7a80, L_00000207a80701a8, L_00000207a7fe7120, C4<>;
L_00000207a7fe76c0 .functor MUXZ 32, L_00000207a7fe7800, L_00000207a8070118, L_00000207a7fe8020, C4<>;
L_00000207a7fe7940 .arith/sub 32, L_00000207a80701f0, L_00000207a7fe76c0;
L_00000207a7fe79e0 .functor MUXZ 32, L_00000207a7fe76c0, L_00000207a7fe7940, v00000207a7fd0cb0_0, C4<>;
S_00000207a7f12930 .scope module, "reg_a_pos" "register" 3 53, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000207a7f6edb0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v00000207a7f6de50_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7f6def0_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7f6e350_0 .net/s "in", 31 0, L_00000207a7fd2130;  alias, 1 drivers
v00000207a7f6da90_0 .var/s "out", 31 0;
v00000207a7f6e490_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7f12ac0 .scope module, "reg_a_sq" "register" 3 54, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000207a7f6ec30 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v00000207a7f6db30_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7f6e030_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7f6e170_0 .net/s "in", 31 0, L_00000207a7fd2630;  alias, 1 drivers
v00000207a7f6e5d0_0 .var/s "out", 31 0;
v00000207a7f6e710_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7f79370 .scope module, "reg_out" "register" 3 140, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000207a7f6f670 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v00000207a7f6d8b0_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fd05d0_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fcf9f0_0 .net/s "in", 31 0, L_00000207a7fe79e0;  alias, 1 drivers
v00000207a7fd1070_0 .var/s "out", 31 0;
v00000207a7fcf810_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7f79900 .scope module, "reg_sel_p" "register" 3 52, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_00000207a7f6f0b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000000010>;
v00000207a7fd0170_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fcfb30_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fcfd10_0 .net/s "in", 1 0, v00000207a7fd1f50_0;  1 drivers
v00000207a7fd02b0_0 .var/s "out", 1 0;
v00000207a7fd0350_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7fd1690 .scope module, "reg_sel_p2" "register" 3 97, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_00000207a7f6f270 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000000010>;
v00000207a7fd08f0_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fd1110_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fcf950_0 .net/s "in", 1 0, v00000207a7fd02b0_0;  alias, 1 drivers
v00000207a7fcfbd0_0 .var/s "out", 1 0;
v00000207a7fd0490_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7fd1820 .scope module, "reg_sign" "register" 3 51, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000207a7f6f7b0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000000001>;
v00000207a7fcf8b0_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fd12f0_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fcfc70_0 .net/s "in", 0 0, L_00000207a7fd2e50;  alias, 1 drivers
v00000207a7fcfe50_0 .var/s "out", 0 0;
v00000207a7fd1250_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7fd19b0 .scope module, "reg_sign2" "register" 3 96, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_00000207a7f6f3f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000000001>;
v00000207a7fd0670_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fd0710_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fcfdb0_0 .net/s "in", 0 0, v00000207a7fcfe50_0;  alias, 1 drivers
v00000207a7fd0cb0_0 .var/s "out", 0 0;
v00000207a7fd0210_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7fd1b40 .scope module, "reg_term1" "register" 3 98, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000207a7f6e930 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v00000207a7fcfa90_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fd0a30_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fd1390_0 .net/s "in", 31 0, L_00000207a7fd3850;  alias, 1 drivers
v00000207a7fcfef0_0 .var/s "out", 31 0;
v00000207a7fcf770_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
S_00000207a7fd1cd0 .scope module, "reg_term2" "register" 3 99, 4 4 0, S_00000207a7f467f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
P_00000207a7f6f5f0 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v00000207a7fd03f0_0 .net "clk", 0 0, v00000207a7fd2c70_0;  alias, 1 drivers
v00000207a7fd0030_0 .net "en", 0 0, v00000207a7fd3710_0;  alias, 1 drivers
v00000207a7fcf6d0_0 .net/s "in", 31 0, L_00000207a7fd38f0;  alias, 1 drivers
v00000207a7fd07b0_0 .var/s "out", 31 0;
v00000207a7fd1430_0 .net "rst", 0 0, v00000207a7fd2590_0;  alias, 1 drivers
    .scope S_00000207a7fd1820;
T_2 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fd1250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207a7fcfe50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000207a7fd12f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000207a7fcfc70_0;
    %assign/vec4 v00000207a7fcfe50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000207a7f79900;
T_3 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fd0350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000207a7fd02b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000207a7fcfb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000207a7fcfd10_0;
    %assign/vec4 v00000207a7fd02b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000207a7f12930;
T_4 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7f6e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207a7f6da90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000207a7f6def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000207a7f6e350_0;
    %assign/vec4 v00000207a7f6da90_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207a7f12ac0;
T_5 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7f6e710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207a7f6e5d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000207a7f6e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000207a7f6e170_0;
    %assign/vec4 v00000207a7f6e5d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000207a7fd19b0;
T_6 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fd0210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207a7fd0cb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000207a7fd0710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000207a7fcfdb0_0;
    %assign/vec4 v00000207a7fd0cb0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000207a7fd1690;
T_7 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fd0490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000207a7fcfbd0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000207a7fd1110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000207a7fcf950_0;
    %assign/vec4 v00000207a7fcfbd0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000207a7fd1b40;
T_8 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fcf770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207a7fcfef0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000207a7fd0a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000207a7fd1390_0;
    %assign/vec4 v00000207a7fcfef0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000207a7fd1cd0;
T_9 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fd1430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207a7fd07b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000207a7fd0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000207a7fcf6d0_0;
    %assign/vec4 v00000207a7fd07b0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000207a7f79370;
T_10 ;
    %wait E_00000207a7f706f0;
    %load/vec4 v00000207a7fcf810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207a7fd1070_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000207a7fd05d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000207a7fcf9f0_0;
    %assign/vec4 v00000207a7fd1070_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000207a7f467f0;
T_11 ;
    %wait E_00000207a7f6ecf0;
    %load/vec4 v00000207a7fd3b70_0;
    %cmpi/s 100663296, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000207a7fd1f50_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000207a7fd3b70_0;
    %cmpi/s 58720256, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000207a7fd1f50_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000207a7fd3b70_0;
    %cmpi/s 25165824, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.4, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000207a7fd1f50_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000207a7fd1f50_0, 0, 2;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000207a7f467f0;
T_12 ;
    %wait E_00000207a7f6f8b0;
    %load/vec4 v00000207a7fd24f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207a7fd2950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207a7fd26d0_0, 0, 32;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207a7fd2950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207a7fd26d0_0, 0, 32;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 4294889970, 0, 32;
    %store/vec4 v00000207a7fd2950_0, 0, 32;
    %pushi/vec4 899359, 0, 32;
    %store/vec4 v00000207a7fd26d0_0, 0, 32;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 4294464181, 0, 32;
    %store/vec4 v00000207a7fd2950_0, 0, 32;
    %pushi/vec4 3757727, 0, 32;
    %store/vec4 v00000207a7fd26d0_0, 0, 32;
    %jmp T_12.5;
T_12.3 ;
    %pushi/vec4 4294352864, 0, 32;
    %store/vec4 v00000207a7fd2950_0, 0, 32;
    %pushi/vec4 4514698, 0, 32;
    %store/vec4 v00000207a7fd26d0_0, 0, 32;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000207a7f467f0;
T_13 ;
    %wait E_00000207a7f6fdf0;
    %load/vec4 v00000207a7fd3cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v00000207a7fd23b0_0, 0, 32;
    %jmp T_13.5;
T_13.0 ;
    %pushi/vec4 16777216, 0, 32;
    %store/vec4 v00000207a7fd23b0_0, 0, 32;
    %jmp T_13.5;
T_13.1 ;
    %pushi/vec4 14107021, 0, 32;
    %store/vec4 v00000207a7fd23b0_0, 0, 32;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 9255034, 0, 32;
    %store/vec4 v00000207a7fd23b0_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 8352067, 0, 32;
    %store/vec4 v00000207a7fd23b0_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000207a7f78f90;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207a7fd2c70_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000207a7f78f90;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v00000207a7fd2c70_0;
    %inv;
    %store/vec4 v00000207a7fd2c70_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000207a7f78f90;
T_16 ;
    %vpi_call 2 60 "$dumpfile", "sigmoid_sim.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000207a7f78f90 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207a7fd2590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207a7fd3710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207a7fd3490_0, 0, 32;
    %vpi_call 2 68 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call 2 69 "$display", "Testing Pipelined Sigmoid Quadratic Implementation" {0 0 0};
    %vpi_call 2 70 "$display", "------------------------------------------------------------" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207a7fd2590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207a7fd3710_0, 0, 1;
    %wait E_00000207a7f706f0;
    %pushi/vec4 4211081216, 0, 32;
    %store/vec4 v00000207a7f6e0d0_0, 0, 32;
    %fork TD_sigmoid_tb.test_value, S_00000207a7f46660;
    %join;
    %pushi/vec4 4253024256, 0, 32;
    %store/vec4 v00000207a7f6e0d0_0, 0, 32;
    %fork TD_sigmoid_tb.test_value, S_00000207a7f46660;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207a7f6e0d0_0, 0, 32;
    %fork TD_sigmoid_tb.test_value, S_00000207a7f46660;
    %join;
    %pushi/vec4 41943040, 0, 32;
    %store/vec4 v00000207a7f6e0d0_0, 0, 32;
    %fork TD_sigmoid_tb.test_value, S_00000207a7f46660;
    %join;
    %pushi/vec4 83886080, 0, 32;
    %store/vec4 v00000207a7f6e0d0_0, 0, 32;
    %fork TD_sigmoid_tb.test_value, S_00000207a7f46660;
    %join;
    %vpi_call 2 93 "$display", "------------------------------------------------------------" {0 0 0};
    %vpi_call 2 94 "$display", "Simulasi Selesai. Cek file sigmoid_sim.vcd" {0 0 0};
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sigmoid_tb.v";
    "./sigmoid.v";
    "./register.v";
