<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: DRAMSimII::bank_c Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.4 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul>
</div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul>
</div>
<div class="nav">
<b>DRAMSimII</b>::<a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html">bank_c</a></div>
<h1>DRAMSimII::bank_c Class Reference</h1><!-- doxytag: class="DRAMSimII::bank_c" -->this class logically represents a bank  
<a href="#_details">More...</a>
<p>
<code>#include &lt;bank_c.h&gt;</code>
<p>
<div class="dynheader">
Collaboration diagram for DRAMSimII::bank_c:</div>
<div class="dynsection">
<p><center><img src="class_d_r_a_m_sim_i_i_1_1bank__c__coll__graph.png" border="0" usemap="#_d_r_a_m_sim_i_i_1_1bank__c__coll__map" alt="Collaboration graph"></center>
<map name="_d_r_a_m_sim_i_i_1_1bank__c__coll__map">
<area shape="rect" href="class_d_r_a_m_sim_i_i_1_1dram_timing_specification.html" title="contains all the specs for this channel&#39;s DIMMs" alt="" coords="5,5,243,32"></map>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center></div>

<p>
<a href="class_d_r_a_m_sim_i_i_1_1bank__c-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e281749b11eb3f9301358e0efee4a337"></a><!-- doxytag: member="DRAMSimII::bank_c::issueRAS" ref="e281749b11eb3f9301358e0efee4a337" args="(const tick_t currentTime, const command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#e281749b11eb3f9301358e0efee4a337">issueRAS</a> (const tick_t currentTime, const <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html">command</a> *currentCommand)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">this logically issues a RAS <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> and updates all variables to reflect this <br></td></tr>
<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="280594b2e337a689bcf77e18cb9705e8"></a><!-- doxytag: member="DRAMSimII::bank_c::perBankQueue" ref="280594b2e337a689bcf77e18cb9705e8" args="" -->
<a class="el" href="class_d_r_a_m_sim_i_i_1_1queue.html">queue</a>&lt; <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html">command</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#280594b2e337a689bcf77e18cb9705e8">perBankQueue</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> priority <a class="el" href="class_d_r_a_m_sim_i_i_1_1queue.html" title="the queue template class, a circular queue  push/pop are O(1) operations, while random...">queue</a>, stores the commands to be executed <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4173fcfc3213d56297ab14d989e82696"></a><!-- doxytag: member="DRAMSimII::bank_c::lastRASTime" ref="4173fcfc3213d56297ab14d989e82696" args="" -->
tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#4173fcfc3213d56297ab14d989e82696">lastRASTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last RAS <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> start? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ff351bc5e81de552fce6221be1a75bad"></a><!-- doxytag: member="DRAMSimII::bank_c::lastCASTime" ref="ff351bc5e81de552fce6221be1a75bad" args="" -->
tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#ff351bc5e81de552fce6221be1a75bad">lastCASTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last CAS <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> start? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="759da64105cd2d0206c3d9335a8c693a"></a><!-- doxytag: member="DRAMSimII::bank_c::lastCASWTime" ref="759da64105cd2d0206c3d9335a8c693a" args="" -->
tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#759da64105cd2d0206c3d9335a8c693a">lastCASWTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last CASW <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> start? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="142ca82233fdcfa625469fdc4d371f85"></a><!-- doxytag: member="DRAMSimII::bank_c::lastPrechargeTime" ref="142ca82233fdcfa625469fdc4d371f85" args="" -->
tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#142ca82233fdcfa625469fdc4d371f85">lastPrechargeTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">when did last Precharge <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> start? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="77f60581dea9b312558966999e43a61d"></a><!-- doxytag: member="DRAMSimII::bank_c::lastRefreshAllTime" ref="77f60581dea9b312558966999e43a61d" args="" -->
tick_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#77f60581dea9b312558966999e43a61d">lastRefreshAllTime</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">must respect t_rfc. concurrent refresh takes time <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="63f87f98895636889768d652cf36e5c0"></a><!-- doxytag: member="DRAMSimII::bank_c::lastCASLength" ref="63f87f98895636889768d652cf36e5c0" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#63f87f98895636889768d652cf36e5c0">lastCASLength</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CAS <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> issued <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="431058ac671c30ccf69181ff4e105887"></a><!-- doxytag: member="DRAMSimII::bank_c::lastCASWLength" ref="431058ac671c30ccf69181ff4e105887" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#431058ac671c30ccf69181ff4e105887">lastCASWLength</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CASW <a class="el" href="class_d_r_a_m_sim_i_i_1_1command.html" title="represents a DRAM command from the memory controller to the DRAMs">command</a> issued <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="20f9e12280bc906b67100bb60848c0c9"></a><!-- doxytag: member="DRAMSimII::bank_c::openRowID" ref="20f9e12280bc906b67100bb60848c0c9" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#20f9e12280bc906b67100bb60848c0c9">openRowID</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">if the bank is open, what is the row id? <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="2a2f19963dd58b2a208f98d9102dc6d9"></a><!-- doxytag: member="DRAMSimII::bank_c::activated" ref="2a2f19963dd58b2a208f98d9102dc6d9" args="" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#2a2f19963dd58b2a208f98d9102dc6d9">activated</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">if the bank is activated, else precharged <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d133c3d65c2b78587237ee15bf21cc70"></a><!-- doxytag: member="DRAMSimII::bank_c::RASCount" ref="d133c3d65c2b78587237ee15bf21cc70" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#d133c3d65c2b78587237ee15bf21cc70">RASCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total number of RAS commands in this epoch <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7d98de285f77bc8d1054b692bdd4bbf4"></a><!-- doxytag: member="DRAMSimII::bank_c::totalRASCount" ref="7d98de285f77bc8d1054b692bdd4bbf4" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#7d98de285f77bc8d1054b692bdd4bbf4">totalRASCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of RAS commands <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="313c209ac61e10154d8fa60dbe8650fa"></a><!-- doxytag: member="DRAMSimII::bank_c::CASCount" ref="313c209ac61e10154d8fa60dbe8650fa" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#313c209ac61e10154d8fa60dbe8650fa">CASCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total number of CAS commands in this epoch <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="98c5962ec017babd25e403cb7d54f204"></a><!-- doxytag: member="DRAMSimII::bank_c::totalCASCount" ref="98c5962ec017babd25e403cb7d54f204" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#98c5962ec017babd25e403cb7d54f204">totalCASCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of CAS commands <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fc4780c63805008c1962c06622faa4b1"></a><!-- doxytag: member="DRAMSimII::bank_c::CASWCount" ref="fc4780c63805008c1962c06622faa4b1" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#fc4780c63805008c1962c06622faa4b1">CASWCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total number of CAS+W commands in this epoch <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7d92b79b380c0038b311e0fdc99ced0c"></a><!-- doxytag: member="DRAMSimII::bank_c::totalCASWCount" ref="7d92b79b380c0038b311e0fdc99ced0c" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_m_sim_i_i_1_1bank__c.html#7d92b79b380c0038b311e0fdc99ced0c">totalCASWCount</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of CASW commands <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
this class logically represents a bank 
<p>
contains per bank queues as well as stats about when events happened <hr>The documentation for this class was generated from the following files:<ul>
<li>src/bank_c.h<li>src/bank_c.cpp</ul>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Apr 30 01:03:56 2008 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.4 </small></address>
</body>
</html>
