# fling_hdl
This is a project to create a C++ like hardware description language.  It
is being written in C++ and uses ANTLR4 as the parser generator.

The end goal is for the compiler to spit out Verilog 2001, which is a very
well-supported HDL for synthesis.
