Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 11 09:09:46 2022
| Host         : DESKTOP-20NLT7N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                Enable Signal                |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  design_1_i/div_freq_rx_0/U0/f      |                                             |                                                       |                1 |              2 |
|  design_1_i/div_freq_rx_0/U0/f      | design_1_i/uart_rx_0/U0/s_counter_bits      | design_1_i/uart_rx_0/U0/p_0_in                        |                1 |              4 |
|  design_1_i/div_freq_rx_0/U0/f      | design_1_i/uart_rx_0/U0/s_counter_pulse_0   | design_1_i/uart_rx_0/U0/p_0_in                        |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                             | design_1_i/div_freq_rx_0/U0/p_0_in                    |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                             |                                                       |                3 |              7 |
|  design_1_i/div_freq_0/U0/f         |                                             | design_1_i/uart_tx_0/U0/s_tx_if_i_1_n_0               |                2 |              8 |
|  design_1_i/div_freq_0/U0/f         | design_1_i/uart_tx_0/U0/s_reg_piso_0        | design_1_i/uart_tx_0/U0/s_tx_if_i_1_n_0               |                1 |              8 |
|  design_1_i/div_freq_rx_0/U0/f      | design_1_i/uart_rx_0/U0/s_register_rx       | design_1_i/uart_rx_0/U0/p_0_in                        |                1 |              8 |
|  design_1_i/div_freq_rx_0/U0/f      | design_1_i/uart_rx_0/U0/s_buffer_rx         | design_1_i/uart_rx_0/U0/p_0_in                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                             | design_1_i/div_freq_0/U0/p_0_in                       |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/fsm_commands_at_0/U0/s_counter_0 | design_1_i/fsm_commands_at_0/U0/s_counter[14]_i_1_n_0 |                5 |             15 |
+-------------------------------------+---------------------------------------------+-------------------------------------------------------+------------------+----------------+


