
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F3)
	S6= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F4)
	S7= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= LIMMEXT.Out=>B_EX.In                                   Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F11)
	S14= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F12)
	S15= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F13)
	S16= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F25)
	S28= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F26)
	S29= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F28)
	S31= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F31)
	S34= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F32)
	S35= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F33)
	S36= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F34)
	S37= ICache.Hit=>FU.ICacheHit                               Premise(F35)
	S38= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F36)
	S39= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F37)
	S40= IR_ID.Out=>FU.IR_ID                                    Premise(F38)
	S41= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F39)
	S42= IR_MEM.Out=>FU.IR_MEM                                  Premise(F40)
	S43= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F41)
	S44= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F42)
	S45= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F43)
	S46= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F44)
	S47= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F45)
	S48= GPR.Rdata1=>FU.InID1                                   Premise(F46)
	S49= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F47)
	S50= ALUOut_MEM.Out=>FU.InMEM                               Premise(F48)
	S51= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F49)
	S52= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F50)
	S53= IR_ID.Out25_21=>GPR.RReg1                              Premise(F51)
	S54= IR_WB.Out20_16=>GPR.WReg                               Premise(F52)
	S55= IMMU.Addr=>IAddrReg.In                                 Premise(F53)
	S56= PC.Out=>ICache.IEA                                     Premise(F54)
	S57= ICache.IEA=addr                                        Path(S4,S56)
	S58= ICache.Hit=ICacheHit(addr)                             ICache-Search(S57)
	S59= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S58,S25)
	S60= FU.ICacheHit=ICacheHit(addr)                           Path(S58,S37)
	S61= PC.Out=>ICache.IEA                                     Premise(F55)
	S62= IMem.MEM8WordOut=>ICache.WData                         Premise(F56)
	S63= ICache.Out=>ICacheReg.In                               Premise(F57)
	S64= PC.Out=>IMMU.IEA                                       Premise(F58)
	S65= IMMU.IEA=addr                                          Path(S4,S64)
	S66= CP0.ASID=>IMMU.PID                                     Premise(F59)
	S67= IMMU.PID=pid                                           Path(S3,S66)
	S68= IMMU.Addr={pid,addr}                                   IMMU-Search(S67,S65)
	S69= IAddrReg.In={pid,addr}                                 Path(S68,S55)
	S70= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S67,S65)
	S71= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S70,S26)
	S72= IAddrReg.Out=>IMem.RAddr                               Premise(F60)
	S73= ICacheReg.Out=>IRMux.CacheData                         Premise(F61)
	S74= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F62)
	S75= IMem.Out=>IRMux.MemData                                Premise(F63)
	S76= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F64)
	S77= IR_MEM.Out=>IR_DMMU1.In                                Premise(F65)
	S78= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F66)
	S79= IR_ID.Out=>IR_EX.In                                    Premise(F67)
	S80= ICache.Out=>IR_ID.In                                   Premise(F68)
	S81= IRMux.Out=>IR_ID.In                                    Premise(F69)
	S82= ICache.Out=>IR_IMMU.In                                 Premise(F70)
	S83= IR_DMMU2.Out=>IR_WB.In                                 Premise(F71)
	S84= IR_MEM.Out=>IR_WB.In                                   Premise(F72)
	S85= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F73)
	S86= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F74)
	S87= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F75)
	S88= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F76)
	S89= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F77)
	S90= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F78)
	S91= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F79)
	S92= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F80)
	S93= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F81)
	S94= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F82)
	S95= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F83)
	S96= IR_EX.Out31_26=>CU_EX.Op                               Premise(F84)
	S97= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F85)
	S98= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F86)
	S99= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F87)
	S100= IR_ID.Out31_26=>CU_ID.Op                              Premise(F88)
	S101= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F89)
	S102= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F90)
	S103= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F91)
	S104= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F92)
	S105= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F93)
	S106= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F94)
	S107= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F95)
	S108= IR_WB.Out31_26=>CU_WB.Op                              Premise(F96)
	S109= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F97)
	S110= CtrlA_EX=0                                            Premise(F98)
	S111= CtrlB_EX=0                                            Premise(F99)
	S112= CtrlALUOut_MEM=0                                      Premise(F100)
	S113= CtrlALUOut_DMMU1=0                                    Premise(F101)
	S114= CtrlALUOut_DMMU2=0                                    Premise(F102)
	S115= CtrlALUOut_WB=0                                       Premise(F103)
	S116= CtrlA_MEM=0                                           Premise(F104)
	S117= CtrlA_WB=0                                            Premise(F105)
	S118= CtrlB_MEM=0                                           Premise(F106)
	S119= CtrlB_WB=0                                            Premise(F107)
	S120= CtrlICache=0                                          Premise(F108)
	S121= CtrlIMMU=0                                            Premise(F109)
	S122= CtrlIR_DMMU1=0                                        Premise(F110)
	S123= CtrlIR_DMMU2=0                                        Premise(F111)
	S124= CtrlIR_EX=0                                           Premise(F112)
	S125= CtrlIR_ID=0                                           Premise(F113)
	S126= CtrlIR_IMMU=1                                         Premise(F114)
	S127= CtrlIR_MEM=0                                          Premise(F115)
	S128= CtrlIR_WB=0                                           Premise(F116)
	S129= CtrlGPR=0                                             Premise(F117)
	S130= CtrlIAddrReg=1                                        Premise(F118)
	S131= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S69,S130)
	S132= CtrlPC=0                                              Premise(F119)
	S133= CtrlPCInc=0                                           Premise(F120)
	S134= PC[Out]=addr                                          PC-Hold(S1,S132,S133)
	S135= CtrlIMem=0                                            Premise(F121)
	S136= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S135)
	S137= CtrlICacheReg=1                                       Premise(F122)
	S138= CtrlASIDIn=0                                          Premise(F123)
	S139= CtrlCP0=0                                             Premise(F124)
	S140= CP0[ASID]=pid                                         CP0-Hold(S0,S139)
	S141= CtrlEPCIn=0                                           Premise(F125)
	S142= CtrlExCodeIn=0                                        Premise(F126)
	S143= CtrlIRMux=0                                           Premise(F127)
	S144= GPR[rS]=a                                             Premise(F128)

IMMU	S145= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S131)
	S146= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S131)
	S147= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S131)
	S148= PC.Out=addr                                           PC-Out(S134)
	S149= CP0.ASID=pid                                          CP0-Read-ASID(S140)
	S150= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F129)
	S151= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F130)
	S152= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F131)
	S153= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F132)
	S154= FU.OutID1=>A_EX.In                                    Premise(F133)
	S155= A_MEM.Out=>A_WB.In                                    Premise(F134)
	S156= LIMMEXT.Out=>B_EX.In                                  Premise(F135)
	S157= B_MEM.Out=>B_WB.In                                    Premise(F136)
	S158= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F137)
	S159= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F138)
	S160= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F139)
	S161= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F140)
	S162= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F141)
	S163= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F142)
	S164= FU.Bub_ID=>CU_ID.Bub                                  Premise(F143)
	S165= FU.Halt_ID=>CU_ID.Halt                                Premise(F144)
	S166= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F145)
	S167= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F146)
	S168= FU.Bub_IF=>CU_IF.Bub                                  Premise(F147)
	S169= FU.Halt_IF=>CU_IF.Halt                                Premise(F148)
	S170= ICache.Hit=>CU_IF.ICacheHit                           Premise(F149)
	S171= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F150)
	S172= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F151)
	S173= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F152)
	S174= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F153)
	S175= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F154)
	S176= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F155)
	S177= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F156)
	S178= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F157)
	S179= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F158)
	S180= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F159)
	S181= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F160)
	S182= ICache.Hit=>FU.ICacheHit                              Premise(F161)
	S183= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F162)
	S184= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F163)
	S185= IR_ID.Out=>FU.IR_ID                                   Premise(F164)
	S186= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F165)
	S187= IR_MEM.Out=>FU.IR_MEM                                 Premise(F166)
	S188= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F167)
	S189= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F168)
	S190= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F169)
	S191= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F170)
	S192= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F171)
	S193= GPR.Rdata1=>FU.InID1                                  Premise(F172)
	S194= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F173)
	S195= ALUOut_MEM.Out=>FU.InMEM                              Premise(F174)
	S196= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F175)
	S197= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F176)
	S198= IR_ID.Out25_21=>GPR.RReg1                             Premise(F177)
	S199= IR_WB.Out20_16=>GPR.WReg                              Premise(F178)
	S200= IMMU.Addr=>IAddrReg.In                                Premise(F179)
	S201= PC.Out=>ICache.IEA                                    Premise(F180)
	S202= ICache.IEA=addr                                       Path(S148,S201)
	S203= ICache.Hit=ICacheHit(addr)                            ICache-Search(S202)
	S204= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S203,S170)
	S205= FU.ICacheHit=ICacheHit(addr)                          Path(S203,S182)
	S206= PC.Out=>ICache.IEA                                    Premise(F181)
	S207= IMem.MEM8WordOut=>ICache.WData                        Premise(F182)
	S208= ICache.Out=>ICacheReg.In                              Premise(F183)
	S209= PC.Out=>IMMU.IEA                                      Premise(F184)
	S210= IMMU.IEA=addr                                         Path(S148,S209)
	S211= CP0.ASID=>IMMU.PID                                    Premise(F185)
	S212= IMMU.PID=pid                                          Path(S149,S211)
	S213= IMMU.Addr={pid,addr}                                  IMMU-Search(S212,S210)
	S214= IAddrReg.In={pid,addr}                                Path(S213,S200)
	S215= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S212,S210)
	S216= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S215,S171)
	S217= IAddrReg.Out=>IMem.RAddr                              Premise(F186)
	S218= IMem.RAddr={pid,addr}                                 Path(S145,S217)
	S219= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S218,S136)
	S220= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S218,S136)
	S221= ICache.WData=IMemGet8Word({pid,addr})                 Path(S220,S207)
	S222= ICacheReg.Out=>IRMux.CacheData                        Premise(F187)
	S223= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F188)
	S224= IMem.Out=>IRMux.MemData                               Premise(F189)
	S225= IRMux.MemData={12,rS,rD,UIMM}                         Path(S219,S224)
	S226= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S225)
	S227= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F190)
	S228= IR_MEM.Out=>IR_DMMU1.In                               Premise(F191)
	S229= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F192)
	S230= IR_ID.Out=>IR_EX.In                                   Premise(F193)
	S231= ICache.Out=>IR_ID.In                                  Premise(F194)
	S232= IRMux.Out=>IR_ID.In                                   Premise(F195)
	S233= IR_ID.In={12,rS,rD,UIMM}                              Path(S226,S232)
	S234= ICache.Out=>IR_IMMU.In                                Premise(F196)
	S235= IR_DMMU2.Out=>IR_WB.In                                Premise(F197)
	S236= IR_MEM.Out=>IR_WB.In                                  Premise(F198)
	S237= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F199)
	S238= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F200)
	S239= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F201)
	S240= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F202)
	S241= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F203)
	S242= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F204)
	S243= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F205)
	S244= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F206)
	S245= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F207)
	S246= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F208)
	S247= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F209)
	S248= IR_EX.Out31_26=>CU_EX.Op                              Premise(F210)
	S249= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F211)
	S250= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F212)
	S251= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F213)
	S252= IR_ID.Out31_26=>CU_ID.Op                              Premise(F214)
	S253= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F215)
	S254= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F216)
	S255= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F217)
	S256= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F218)
	S257= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F219)
	S258= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F220)
	S259= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F221)
	S260= IR_WB.Out31_26=>CU_WB.Op                              Premise(F222)
	S261= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F223)
	S262= CtrlA_EX=0                                            Premise(F224)
	S263= CtrlB_EX=0                                            Premise(F225)
	S264= CtrlALUOut_MEM=0                                      Premise(F226)
	S265= CtrlALUOut_DMMU1=0                                    Premise(F227)
	S266= CtrlALUOut_DMMU2=0                                    Premise(F228)
	S267= CtrlALUOut_WB=0                                       Premise(F229)
	S268= CtrlA_MEM=0                                           Premise(F230)
	S269= CtrlA_WB=0                                            Premise(F231)
	S270= CtrlB_MEM=0                                           Premise(F232)
	S271= CtrlB_WB=0                                            Premise(F233)
	S272= CtrlICache=1                                          Premise(F234)
	S273= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S202,S221,S272)
	S274= CtrlIMMU=0                                            Premise(F235)
	S275= CtrlIR_DMMU1=0                                        Premise(F236)
	S276= CtrlIR_DMMU2=0                                        Premise(F237)
	S277= CtrlIR_EX=0                                           Premise(F238)
	S278= CtrlIR_ID=1                                           Premise(F239)
	S279= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S233,S278)
	S280= CtrlIR_IMMU=0                                         Premise(F240)
	S281= CtrlIR_MEM=0                                          Premise(F241)
	S282= CtrlIR_WB=0                                           Premise(F242)
	S283= CtrlGPR=0                                             Premise(F243)
	S284= GPR[rS]=a                                             GPR-Hold(S144,S283)
	S285= CtrlIAddrReg=0                                        Premise(F244)
	S286= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S131,S285)
	S287= CtrlPC=0                                              Premise(F245)
	S288= CtrlPCInc=1                                           Premise(F246)
	S289= PC[Out]=addr+4                                        PC-Inc(S134,S287,S288)
	S290= PC[CIA]=addr                                          PC-Inc(S134,S287,S288)
	S291= CtrlIMem=0                                            Premise(F247)
	S292= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S136,S291)
	S293= CtrlICacheReg=0                                       Premise(F248)
	S294= CtrlASIDIn=0                                          Premise(F249)
	S295= CtrlCP0=0                                             Premise(F250)
	S296= CP0[ASID]=pid                                         CP0-Hold(S140,S295)
	S297= CtrlEPCIn=0                                           Premise(F251)
	S298= CtrlExCodeIn=0                                        Premise(F252)
	S299= CtrlIRMux=0                                           Premise(F253)

ID	S300= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S279)
	S301= IR_ID.Out31_26=12                                     IR-Out(S279)
	S302= IR_ID.Out25_21=rS                                     IR-Out(S279)
	S303= IR_ID.Out20_16=rD                                     IR-Out(S279)
	S304= IR_ID.Out15_0=UIMM                                    IR-Out(S279)
	S305= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S286)
	S306= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S286)
	S307= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S286)
	S308= PC.Out=addr+4                                         PC-Out(S289)
	S309= PC.CIA=addr                                           PC-Out(S290)
	S310= PC.CIA31_28=addr[31:28]                               PC-Out(S290)
	S311= CP0.ASID=pid                                          CP0-Read-ASID(S296)
	S312= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F254)
	S313= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F255)
	S314= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F256)
	S315= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F257)
	S316= FU.OutID1=>A_EX.In                                    Premise(F258)
	S317= A_MEM.Out=>A_WB.In                                    Premise(F259)
	S318= LIMMEXT.Out=>B_EX.In                                  Premise(F260)
	S319= B_MEM.Out=>B_WB.In                                    Premise(F261)
	S320= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F262)
	S321= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F263)
	S322= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F264)
	S323= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F265)
	S324= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F266)
	S325= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F267)
	S326= FU.Bub_ID=>CU_ID.Bub                                  Premise(F268)
	S327= FU.Halt_ID=>CU_ID.Halt                                Premise(F269)
	S328= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F270)
	S329= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F271)
	S330= FU.Bub_IF=>CU_IF.Bub                                  Premise(F272)
	S331= FU.Halt_IF=>CU_IF.Halt                                Premise(F273)
	S332= ICache.Hit=>CU_IF.ICacheHit                           Premise(F274)
	S333= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F275)
	S334= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F276)
	S335= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F277)
	S336= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F278)
	S337= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F279)
	S338= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F280)
	S339= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F281)
	S340= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F282)
	S341= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F283)
	S342= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F284)
	S343= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F285)
	S344= ICache.Hit=>FU.ICacheHit                              Premise(F286)
	S345= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F287)
	S346= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F288)
	S347= IR_ID.Out=>FU.IR_ID                                   Premise(F289)
	S348= FU.IR_ID={12,rS,rD,UIMM}                              Path(S300,S347)
	S349= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F290)
	S350= IR_MEM.Out=>FU.IR_MEM                                 Premise(F291)
	S351= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F292)
	S352= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F293)
	S353= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F294)
	S354= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F295)
	S355= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F296)
	S356= GPR.Rdata1=>FU.InID1                                  Premise(F297)
	S357= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F298)
	S358= FU.InID1_RReg=rS                                      Path(S302,S357)
	S359= FU.InID2_RReg=5'b00000                                Premise(F299)
	S360= ALUOut_MEM.Out=>FU.InMEM                              Premise(F300)
	S361= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F301)
	S362= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F302)
	S363= IR_ID.Out25_21=>GPR.RReg1                             Premise(F303)
	S364= GPR.RReg1=rS                                          Path(S302,S363)
	S365= GPR.Rdata1=a                                          GPR-Read(S364,S284)
	S366= FU.InID1=a                                            Path(S365,S356)
	S367= FU.OutID1=FU(a)                                       FU-Forward(S366)
	S368= A_EX.In=FU(a)                                         Path(S367,S316)
	S369= IR_WB.Out20_16=>GPR.WReg                              Premise(F304)
	S370= IMMU.Addr=>IAddrReg.In                                Premise(F305)
	S371= PC.Out=>ICache.IEA                                    Premise(F306)
	S372= ICache.IEA=addr+4                                     Path(S308,S371)
	S373= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S372)
	S374= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S373,S332)
	S375= FU.ICacheHit=ICacheHit(addr+4)                        Path(S373,S344)
	S376= PC.Out=>ICache.IEA                                    Premise(F307)
	S377= IMem.MEM8WordOut=>ICache.WData                        Premise(F308)
	S378= ICache.Out=>ICacheReg.In                              Premise(F309)
	S379= PC.Out=>IMMU.IEA                                      Premise(F310)
	S380= IMMU.IEA=addr+4                                       Path(S308,S379)
	S381= CP0.ASID=>IMMU.PID                                    Premise(F311)
	S382= IMMU.PID=pid                                          Path(S311,S381)
	S383= IMMU.Addr={pid,addr+4}                                IMMU-Search(S382,S380)
	S384= IAddrReg.In={pid,addr+4}                              Path(S383,S370)
	S385= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S382,S380)
	S386= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S385,S333)
	S387= IAddrReg.Out=>IMem.RAddr                              Premise(F312)
	S388= IMem.RAddr={pid,addr}                                 Path(S305,S387)
	S389= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S388,S292)
	S390= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S388,S292)
	S391= ICache.WData=IMemGet8Word({pid,addr})                 Path(S390,S377)
	S392= ICacheReg.Out=>IRMux.CacheData                        Premise(F313)
	S393= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F314)
	S394= IMem.Out=>IRMux.MemData                               Premise(F315)
	S395= IRMux.MemData={12,rS,rD,UIMM}                         Path(S389,S394)
	S396= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S395)
	S397= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F316)
	S398= IR_MEM.Out=>IR_DMMU1.In                               Premise(F317)
	S399= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F318)
	S400= IR_ID.Out=>IR_EX.In                                   Premise(F319)
	S401= IR_EX.In={12,rS,rD,UIMM}                              Path(S300,S400)
	S402= ICache.Out=>IR_ID.In                                  Premise(F320)
	S403= IRMux.Out=>IR_ID.In                                   Premise(F321)
	S404= IR_ID.In={12,rS,rD,UIMM}                              Path(S396,S403)
	S405= ICache.Out=>IR_IMMU.In                                Premise(F322)
	S406= IR_DMMU2.Out=>IR_WB.In                                Premise(F323)
	S407= IR_MEM.Out=>IR_WB.In                                  Premise(F324)
	S408= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F325)
	S409= LIMMEXT.In=UIMM                                       Path(S304,S408)
	S410= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S409)
	S411= B_EX.In={16{0},UIMM}                                  Path(S410,S318)
	S412= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F326)
	S413= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F327)
	S414= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F328)
	S415= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F329)
	S416= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F330)
	S417= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F331)
	S418= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F332)
	S419= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F333)
	S420= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F334)
	S421= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F335)
	S422= IR_EX.Out31_26=>CU_EX.Op                              Premise(F336)
	S423= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F337)
	S424= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F338)
	S425= CU_ID.IRFunc1=rD                                      Path(S303,S424)
	S426= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F339)
	S427= CU_ID.IRFunc2=rS                                      Path(S302,S426)
	S428= IR_ID.Out31_26=>CU_ID.Op                              Premise(F340)
	S429= CU_ID.Op=12                                           Path(S301,S428)
	S430= CU_ID.Func=alu_add                                    CU_ID(S429)
	S431= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F341)
	S432= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F342)
	S433= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F343)
	S434= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F344)
	S435= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F345)
	S436= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F346)
	S437= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F347)
	S438= IR_WB.Out31_26=>CU_WB.Op                              Premise(F348)
	S439= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F349)
	S440= CtrlA_EX=1                                            Premise(F350)
	S441= [A_EX]=FU(a)                                          A_EX-Write(S368,S440)
	S442= CtrlB_EX=1                                            Premise(F351)
	S443= [B_EX]={16{0},UIMM}                                   B_EX-Write(S411,S442)
	S444= CtrlALUOut_MEM=0                                      Premise(F352)
	S445= CtrlALUOut_DMMU1=0                                    Premise(F353)
	S446= CtrlALUOut_DMMU2=0                                    Premise(F354)
	S447= CtrlALUOut_WB=0                                       Premise(F355)
	S448= CtrlA_MEM=0                                           Premise(F356)
	S449= CtrlA_WB=0                                            Premise(F357)
	S450= CtrlB_MEM=0                                           Premise(F358)
	S451= CtrlB_WB=0                                            Premise(F359)
	S452= CtrlICache=0                                          Premise(F360)
	S453= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S273,S452)
	S454= CtrlIMMU=0                                            Premise(F361)
	S455= CtrlIR_DMMU1=0                                        Premise(F362)
	S456= CtrlIR_DMMU2=0                                        Premise(F363)
	S457= CtrlIR_EX=1                                           Premise(F364)
	S458= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S401,S457)
	S459= CtrlIR_ID=0                                           Premise(F365)
	S460= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S279,S459)
	S461= CtrlIR_IMMU=0                                         Premise(F366)
	S462= CtrlIR_MEM=0                                          Premise(F367)
	S463= CtrlIR_WB=0                                           Premise(F368)
	S464= CtrlGPR=0                                             Premise(F369)
	S465= GPR[rS]=a                                             GPR-Hold(S284,S464)
	S466= CtrlIAddrReg=0                                        Premise(F370)
	S467= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S286,S466)
	S468= CtrlPC=0                                              Premise(F371)
	S469= CtrlPCInc=0                                           Premise(F372)
	S470= PC[CIA]=addr                                          PC-Hold(S290,S469)
	S471= PC[Out]=addr+4                                        PC-Hold(S289,S468,S469)
	S472= CtrlIMem=0                                            Premise(F373)
	S473= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S292,S472)
	S474= CtrlICacheReg=0                                       Premise(F374)
	S475= CtrlASIDIn=0                                          Premise(F375)
	S476= CtrlCP0=0                                             Premise(F376)
	S477= CP0[ASID]=pid                                         CP0-Hold(S296,S476)
	S478= CtrlEPCIn=0                                           Premise(F377)
	S479= CtrlExCodeIn=0                                        Premise(F378)
	S480= CtrlIRMux=0                                           Premise(F379)

EX	S481= A_EX.Out=FU(a)                                        A_EX-Out(S441)
	S482= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S441)
	S483= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S441)
	S484= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S443)
	S485= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S443)
	S486= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S443)
	S487= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S458)
	S488= IR_EX.Out31_26=12                                     IR_EX-Out(S458)
	S489= IR_EX.Out25_21=rS                                     IR_EX-Out(S458)
	S490= IR_EX.Out20_16=rD                                     IR_EX-Out(S458)
	S491= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S458)
	S492= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S460)
	S493= IR_ID.Out31_26=12                                     IR-Out(S460)
	S494= IR_ID.Out25_21=rS                                     IR-Out(S460)
	S495= IR_ID.Out20_16=rD                                     IR-Out(S460)
	S496= IR_ID.Out15_0=UIMM                                    IR-Out(S460)
	S497= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S467)
	S498= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S467)
	S499= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S467)
	S500= PC.CIA=addr                                           PC-Out(S470)
	S501= PC.CIA31_28=addr[31:28]                               PC-Out(S470)
	S502= PC.Out=addr+4                                         PC-Out(S471)
	S503= CP0.ASID=pid                                          CP0-Read-ASID(S477)
	S504= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F380)
	S505= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F381)
	S506= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F382)
	S507= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F383)
	S508= FU.OutID1=>A_EX.In                                    Premise(F384)
	S509= A_MEM.Out=>A_WB.In                                    Premise(F385)
	S510= LIMMEXT.Out=>B_EX.In                                  Premise(F386)
	S511= B_MEM.Out=>B_WB.In                                    Premise(F387)
	S512= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F388)
	S513= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F389)
	S514= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F390)
	S515= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F391)
	S516= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F392)
	S517= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F393)
	S518= FU.Bub_ID=>CU_ID.Bub                                  Premise(F394)
	S519= FU.Halt_ID=>CU_ID.Halt                                Premise(F395)
	S520= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F396)
	S521= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F397)
	S522= FU.Bub_IF=>CU_IF.Bub                                  Premise(F398)
	S523= FU.Halt_IF=>CU_IF.Halt                                Premise(F399)
	S524= ICache.Hit=>CU_IF.ICacheHit                           Premise(F400)
	S525= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F401)
	S526= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F402)
	S527= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F403)
	S528= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F404)
	S529= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F405)
	S530= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F406)
	S531= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F407)
	S532= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F408)
	S533= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F409)
	S534= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F410)
	S535= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F411)
	S536= ICache.Hit=>FU.ICacheHit                              Premise(F412)
	S537= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F413)
	S538= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F414)
	S539= IR_ID.Out=>FU.IR_ID                                   Premise(F415)
	S540= FU.IR_ID={12,rS,rD,UIMM}                              Path(S492,S539)
	S541= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F416)
	S542= IR_MEM.Out=>FU.IR_MEM                                 Premise(F417)
	S543= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F418)
	S544= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F419)
	S545= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F420)
	S546= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F421)
	S547= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F422)
	S548= FU.InEX_WReg=rD                                       Path(S490,S547)
	S549= GPR.Rdata1=>FU.InID1                                  Premise(F423)
	S550= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F424)
	S551= FU.InID1_RReg=rS                                      Path(S494,S550)
	S552= ALUOut_MEM.Out=>FU.InMEM                              Premise(F425)
	S553= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F426)
	S554= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F427)
	S555= IR_ID.Out25_21=>GPR.RReg1                             Premise(F428)
	S556= GPR.RReg1=rS                                          Path(S494,S555)
	S557= GPR.Rdata1=a                                          GPR-Read(S556,S465)
	S558= FU.InID1=a                                            Path(S557,S549)
	S559= FU.OutID1=FU(a)                                       FU-Forward(S558)
	S560= A_EX.In=FU(a)                                         Path(S559,S508)
	S561= IR_WB.Out20_16=>GPR.WReg                              Premise(F429)
	S562= IMMU.Addr=>IAddrReg.In                                Premise(F430)
	S563= PC.Out=>ICache.IEA                                    Premise(F431)
	S564= ICache.IEA=addr+4                                     Path(S502,S563)
	S565= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S564)
	S566= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S565,S524)
	S567= FU.ICacheHit=ICacheHit(addr+4)                        Path(S565,S536)
	S568= PC.Out=>ICache.IEA                                    Premise(F432)
	S569= IMem.MEM8WordOut=>ICache.WData                        Premise(F433)
	S570= ICache.Out=>ICacheReg.In                              Premise(F434)
	S571= PC.Out=>IMMU.IEA                                      Premise(F435)
	S572= IMMU.IEA=addr+4                                       Path(S502,S571)
	S573= CP0.ASID=>IMMU.PID                                    Premise(F436)
	S574= IMMU.PID=pid                                          Path(S503,S573)
	S575= IMMU.Addr={pid,addr+4}                                IMMU-Search(S574,S572)
	S576= IAddrReg.In={pid,addr+4}                              Path(S575,S562)
	S577= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S574,S572)
	S578= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S577,S525)
	S579= IAddrReg.Out=>IMem.RAddr                              Premise(F437)
	S580= IMem.RAddr={pid,addr}                                 Path(S497,S579)
	S581= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S580,S473)
	S582= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S580,S473)
	S583= ICache.WData=IMemGet8Word({pid,addr})                 Path(S582,S569)
	S584= ICacheReg.Out=>IRMux.CacheData                        Premise(F438)
	S585= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F439)
	S586= IMem.Out=>IRMux.MemData                               Premise(F440)
	S587= IRMux.MemData={12,rS,rD,UIMM}                         Path(S581,S586)
	S588= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S587)
	S589= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F441)
	S590= IR_MEM.Out=>IR_DMMU1.In                               Premise(F442)
	S591= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F443)
	S592= IR_ID.Out=>IR_EX.In                                   Premise(F444)
	S593= IR_EX.In={12,rS,rD,UIMM}                              Path(S492,S592)
	S594= ICache.Out=>IR_ID.In                                  Premise(F445)
	S595= IRMux.Out=>IR_ID.In                                   Premise(F446)
	S596= IR_ID.In={12,rS,rD,UIMM}                              Path(S588,S595)
	S597= ICache.Out=>IR_IMMU.In                                Premise(F447)
	S598= IR_DMMU2.Out=>IR_WB.In                                Premise(F448)
	S599= IR_MEM.Out=>IR_WB.In                                  Premise(F449)
	S600= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F450)
	S601= LIMMEXT.In=UIMM                                       Path(S496,S600)
	S602= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S601)
	S603= B_EX.In={16{0},UIMM}                                  Path(S602,S510)
	S604= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F451)
	S605= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F452)
	S606= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F453)
	S607= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F454)
	S608= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F455)
	S609= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F456)
	S610= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F457)
	S611= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F458)
	S612= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F459)
	S613= CU_EX.IRFunc1=rD                                      Path(S490,S612)
	S614= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F460)
	S615= CU_EX.IRFunc2=rS                                      Path(S489,S614)
	S616= IR_EX.Out31_26=>CU_EX.Op                              Premise(F461)
	S617= CU_EX.Op=12                                           Path(S488,S616)
	S618= CU_EX.Func=alu_add                                    CU_EX(S617)
	S619= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F462)
	S620= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F463)
	S621= CU_ID.IRFunc1=rD                                      Path(S495,S620)
	S622= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F464)
	S623= CU_ID.IRFunc2=rS                                      Path(S494,S622)
	S624= IR_ID.Out31_26=>CU_ID.Op                              Premise(F465)
	S625= CU_ID.Op=12                                           Path(S493,S624)
	S626= CU_ID.Func=alu_add                                    CU_ID(S625)
	S627= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F466)
	S628= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F467)
	S629= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F468)
	S630= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F469)
	S631= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F470)
	S632= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F471)
	S633= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F472)
	S634= IR_WB.Out31_26=>CU_WB.Op                              Premise(F473)
	S635= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F474)
	S636= CtrlA_EX=0                                            Premise(F475)
	S637= [A_EX]=FU(a)                                          A_EX-Hold(S441,S636)
	S638= CtrlB_EX=0                                            Premise(F476)
	S639= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S443,S638)
	S640= CtrlALUOut_MEM=1                                      Premise(F477)
	S641= CtrlALUOut_DMMU1=0                                    Premise(F478)
	S642= CtrlALUOut_DMMU2=0                                    Premise(F479)
	S643= CtrlALUOut_WB=0                                       Premise(F480)
	S644= CtrlA_MEM=0                                           Premise(F481)
	S645= CtrlA_WB=0                                            Premise(F482)
	S646= CtrlB_MEM=0                                           Premise(F483)
	S647= CtrlB_WB=0                                            Premise(F484)
	S648= CtrlICache=0                                          Premise(F485)
	S649= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S453,S648)
	S650= CtrlIMMU=0                                            Premise(F486)
	S651= CtrlIR_DMMU1=0                                        Premise(F487)
	S652= CtrlIR_DMMU2=0                                        Premise(F488)
	S653= CtrlIR_EX=0                                           Premise(F489)
	S654= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S458,S653)
	S655= CtrlIR_ID=0                                           Premise(F490)
	S656= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S460,S655)
	S657= CtrlIR_IMMU=0                                         Premise(F491)
	S658= CtrlIR_MEM=1                                          Premise(F492)
	S659= CtrlIR_WB=0                                           Premise(F493)
	S660= CtrlGPR=0                                             Premise(F494)
	S661= GPR[rS]=a                                             GPR-Hold(S465,S660)
	S662= CtrlIAddrReg=0                                        Premise(F495)
	S663= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S467,S662)
	S664= CtrlPC=0                                              Premise(F496)
	S665= CtrlPCInc=0                                           Premise(F497)
	S666= PC[CIA]=addr                                          PC-Hold(S470,S665)
	S667= PC[Out]=addr+4                                        PC-Hold(S471,S664,S665)
	S668= CtrlIMem=0                                            Premise(F498)
	S669= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S473,S668)
	S670= CtrlICacheReg=0                                       Premise(F499)
	S671= CtrlASIDIn=0                                          Premise(F500)
	S672= CtrlCP0=0                                             Premise(F501)
	S673= CP0[ASID]=pid                                         CP0-Hold(S477,S672)
	S674= CtrlEPCIn=0                                           Premise(F502)
	S675= CtrlExCodeIn=0                                        Premise(F503)
	S676= CtrlIRMux=0                                           Premise(F504)

MEM	S677= A_EX.Out=FU(a)                                        A_EX-Out(S637)
	S678= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S637)
	S679= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S637)
	S680= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S639)
	S681= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S639)
	S682= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S639)
	S683= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S654)
	S684= IR_EX.Out31_26=12                                     IR_EX-Out(S654)
	S685= IR_EX.Out25_21=rS                                     IR_EX-Out(S654)
	S686= IR_EX.Out20_16=rD                                     IR_EX-Out(S654)
	S687= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S654)
	S688= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S656)
	S689= IR_ID.Out31_26=12                                     IR-Out(S656)
	S690= IR_ID.Out25_21=rS                                     IR-Out(S656)
	S691= IR_ID.Out20_16=rD                                     IR-Out(S656)
	S692= IR_ID.Out15_0=UIMM                                    IR-Out(S656)
	S693= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S663)
	S694= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S663)
	S695= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S663)
	S696= PC.CIA=addr                                           PC-Out(S666)
	S697= PC.CIA31_28=addr[31:28]                               PC-Out(S666)
	S698= PC.Out=addr+4                                         PC-Out(S667)
	S699= CP0.ASID=pid                                          CP0-Read-ASID(S673)
	S700= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F505)
	S701= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F506)
	S702= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F507)
	S703= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F508)
	S704= FU.OutID1=>A_EX.In                                    Premise(F509)
	S705= A_MEM.Out=>A_WB.In                                    Premise(F510)
	S706= LIMMEXT.Out=>B_EX.In                                  Premise(F511)
	S707= B_MEM.Out=>B_WB.In                                    Premise(F512)
	S708= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F513)
	S709= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F514)
	S710= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F515)
	S711= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F516)
	S712= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F517)
	S713= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F518)
	S714= FU.Bub_ID=>CU_ID.Bub                                  Premise(F519)
	S715= FU.Halt_ID=>CU_ID.Halt                                Premise(F520)
	S716= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F521)
	S717= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F522)
	S718= FU.Bub_IF=>CU_IF.Bub                                  Premise(F523)
	S719= FU.Halt_IF=>CU_IF.Halt                                Premise(F524)
	S720= ICache.Hit=>CU_IF.ICacheHit                           Premise(F525)
	S721= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F526)
	S722= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F527)
	S723= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F528)
	S724= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F529)
	S725= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F530)
	S726= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F531)
	S727= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F532)
	S728= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F533)
	S729= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F534)
	S730= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F535)
	S731= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F536)
	S732= ICache.Hit=>FU.ICacheHit                              Premise(F537)
	S733= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F538)
	S734= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F539)
	S735= IR_ID.Out=>FU.IR_ID                                   Premise(F540)
	S736= FU.IR_ID={12,rS,rD,UIMM}                              Path(S688,S735)
	S737= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F541)
	S738= IR_MEM.Out=>FU.IR_MEM                                 Premise(F542)
	S739= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F543)
	S740= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F544)
	S741= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F545)
	S742= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F546)
	S743= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F547)
	S744= FU.InEX_WReg=rD                                       Path(S686,S743)
	S745= GPR.Rdata1=>FU.InID1                                  Premise(F548)
	S746= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F549)
	S747= FU.InID1_RReg=rS                                      Path(S690,S746)
	S748= ALUOut_MEM.Out=>FU.InMEM                              Premise(F550)
	S749= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F551)
	S750= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F552)
	S751= IR_ID.Out25_21=>GPR.RReg1                             Premise(F553)
	S752= GPR.RReg1=rS                                          Path(S690,S751)
	S753= GPR.Rdata1=a                                          GPR-Read(S752,S661)
	S754= FU.InID1=a                                            Path(S753,S745)
	S755= FU.OutID1=FU(a)                                       FU-Forward(S754)
	S756= A_EX.In=FU(a)                                         Path(S755,S704)
	S757= IR_WB.Out20_16=>GPR.WReg                              Premise(F554)
	S758= IMMU.Addr=>IAddrReg.In                                Premise(F555)
	S759= PC.Out=>ICache.IEA                                    Premise(F556)
	S760= ICache.IEA=addr+4                                     Path(S698,S759)
	S761= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S760)
	S762= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S761,S720)
	S763= FU.ICacheHit=ICacheHit(addr+4)                        Path(S761,S732)
	S764= PC.Out=>ICache.IEA                                    Premise(F557)
	S765= IMem.MEM8WordOut=>ICache.WData                        Premise(F558)
	S766= ICache.Out=>ICacheReg.In                              Premise(F559)
	S767= PC.Out=>IMMU.IEA                                      Premise(F560)
	S768= IMMU.IEA=addr+4                                       Path(S698,S767)
	S769= CP0.ASID=>IMMU.PID                                    Premise(F561)
	S770= IMMU.PID=pid                                          Path(S699,S769)
	S771= IMMU.Addr={pid,addr+4}                                IMMU-Search(S770,S768)
	S772= IAddrReg.In={pid,addr+4}                              Path(S771,S758)
	S773= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S770,S768)
	S774= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S773,S721)
	S775= IAddrReg.Out=>IMem.RAddr                              Premise(F562)
	S776= IMem.RAddr={pid,addr}                                 Path(S693,S775)
	S777= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S776,S669)
	S778= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S776,S669)
	S779= ICache.WData=IMemGet8Word({pid,addr})                 Path(S778,S765)
	S780= ICacheReg.Out=>IRMux.CacheData                        Premise(F563)
	S781= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F564)
	S782= IMem.Out=>IRMux.MemData                               Premise(F565)
	S783= IRMux.MemData={12,rS,rD,UIMM}                         Path(S777,S782)
	S784= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S783)
	S785= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F566)
	S786= IR_MEM.Out=>IR_DMMU1.In                               Premise(F567)
	S787= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F568)
	S788= IR_ID.Out=>IR_EX.In                                   Premise(F569)
	S789= IR_EX.In={12,rS,rD,UIMM}                              Path(S688,S788)
	S790= ICache.Out=>IR_ID.In                                  Premise(F570)
	S791= IRMux.Out=>IR_ID.In                                   Premise(F571)
	S792= IR_ID.In={12,rS,rD,UIMM}                              Path(S784,S791)
	S793= ICache.Out=>IR_IMMU.In                                Premise(F572)
	S794= IR_DMMU2.Out=>IR_WB.In                                Premise(F573)
	S795= IR_MEM.Out=>IR_WB.In                                  Premise(F574)
	S796= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F575)
	S797= LIMMEXT.In=UIMM                                       Path(S692,S796)
	S798= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S797)
	S799= B_EX.In={16{0},UIMM}                                  Path(S798,S706)
	S800= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F576)
	S801= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F577)
	S802= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F578)
	S803= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F579)
	S804= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F580)
	S805= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F581)
	S806= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F582)
	S807= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F583)
	S808= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F584)
	S809= CU_EX.IRFunc1=rD                                      Path(S686,S808)
	S810= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F585)
	S811= CU_EX.IRFunc2=rS                                      Path(S685,S810)
	S812= IR_EX.Out31_26=>CU_EX.Op                              Premise(F586)
	S813= CU_EX.Op=12                                           Path(S684,S812)
	S814= CU_EX.Func=alu_add                                    CU_EX(S813)
	S815= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F587)
	S816= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F588)
	S817= CU_ID.IRFunc1=rD                                      Path(S691,S816)
	S818= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F589)
	S819= CU_ID.IRFunc2=rS                                      Path(S690,S818)
	S820= IR_ID.Out31_26=>CU_ID.Op                              Premise(F590)
	S821= CU_ID.Op=12                                           Path(S689,S820)
	S822= CU_ID.Func=alu_add                                    CU_ID(S821)
	S823= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F591)
	S824= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F592)
	S825= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F593)
	S826= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F594)
	S827= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F595)
	S828= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F596)
	S829= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F597)
	S830= IR_WB.Out31_26=>CU_WB.Op                              Premise(F598)
	S831= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F599)
	S832= CtrlA_EX=0                                            Premise(F600)
	S833= [A_EX]=FU(a)                                          A_EX-Hold(S637,S832)
	S834= CtrlB_EX=0                                            Premise(F601)
	S835= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S639,S834)
	S836= CtrlALUOut_MEM=0                                      Premise(F602)
	S837= CtrlALUOut_DMMU1=1                                    Premise(F603)
	S838= CtrlALUOut_DMMU2=0                                    Premise(F604)
	S839= CtrlALUOut_WB=1                                       Premise(F605)
	S840= CtrlA_MEM=0                                           Premise(F606)
	S841= CtrlA_WB=1                                            Premise(F607)
	S842= CtrlB_MEM=0                                           Premise(F608)
	S843= CtrlB_WB=1                                            Premise(F609)
	S844= CtrlICache=0                                          Premise(F610)
	S845= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S649,S844)
	S846= CtrlIMMU=0                                            Premise(F611)
	S847= CtrlIR_DMMU1=1                                        Premise(F612)
	S848= CtrlIR_DMMU2=0                                        Premise(F613)
	S849= CtrlIR_EX=0                                           Premise(F614)
	S850= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S654,S849)
	S851= CtrlIR_ID=0                                           Premise(F615)
	S852= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S656,S851)
	S853= CtrlIR_IMMU=0                                         Premise(F616)
	S854= CtrlIR_MEM=0                                          Premise(F617)
	S855= CtrlIR_WB=1                                           Premise(F618)
	S856= CtrlGPR=0                                             Premise(F619)
	S857= GPR[rS]=a                                             GPR-Hold(S661,S856)
	S858= CtrlIAddrReg=0                                        Premise(F620)
	S859= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S663,S858)
	S860= CtrlPC=0                                              Premise(F621)
	S861= CtrlPCInc=0                                           Premise(F622)
	S862= PC[CIA]=addr                                          PC-Hold(S666,S861)
	S863= PC[Out]=addr+4                                        PC-Hold(S667,S860,S861)
	S864= CtrlIMem=0                                            Premise(F623)
	S865= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S669,S864)
	S866= CtrlICacheReg=0                                       Premise(F624)
	S867= CtrlASIDIn=0                                          Premise(F625)
	S868= CtrlCP0=0                                             Premise(F626)
	S869= CP0[ASID]=pid                                         CP0-Hold(S673,S868)
	S870= CtrlEPCIn=0                                           Premise(F627)
	S871= CtrlExCodeIn=0                                        Premise(F628)
	S872= CtrlIRMux=0                                           Premise(F629)

WB	S873= A_EX.Out=FU(a)                                        A_EX-Out(S833)
	S874= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S833)
	S875= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S833)
	S876= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S835)
	S877= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S835)
	S878= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S835)
	S879= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S850)
	S880= IR_EX.Out31_26=12                                     IR_EX-Out(S850)
	S881= IR_EX.Out25_21=rS                                     IR_EX-Out(S850)
	S882= IR_EX.Out20_16=rD                                     IR_EX-Out(S850)
	S883= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S850)
	S884= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S852)
	S885= IR_ID.Out31_26=12                                     IR-Out(S852)
	S886= IR_ID.Out25_21=rS                                     IR-Out(S852)
	S887= IR_ID.Out20_16=rD                                     IR-Out(S852)
	S888= IR_ID.Out15_0=UIMM                                    IR-Out(S852)
	S889= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S859)
	S890= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S859)
	S891= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S859)
	S892= PC.CIA=addr                                           PC-Out(S862)
	S893= PC.CIA31_28=addr[31:28]                               PC-Out(S862)
	S894= PC.Out=addr+4                                         PC-Out(S863)
	S895= CP0.ASID=pid                                          CP0-Read-ASID(S869)
	S896= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F880)
	S897= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F881)
	S898= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F882)
	S899= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F883)
	S900= FU.OutID1=>A_EX.In                                    Premise(F884)
	S901= A_MEM.Out=>A_WB.In                                    Premise(F885)
	S902= LIMMEXT.Out=>B_EX.In                                  Premise(F886)
	S903= B_MEM.Out=>B_WB.In                                    Premise(F887)
	S904= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F888)
	S905= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F889)
	S906= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F890)
	S907= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F891)
	S908= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F892)
	S909= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F893)
	S910= FU.Bub_ID=>CU_ID.Bub                                  Premise(F894)
	S911= FU.Halt_ID=>CU_ID.Halt                                Premise(F895)
	S912= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F896)
	S913= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F897)
	S914= FU.Bub_IF=>CU_IF.Bub                                  Premise(F898)
	S915= FU.Halt_IF=>CU_IF.Halt                                Premise(F899)
	S916= ICache.Hit=>CU_IF.ICacheHit                           Premise(F900)
	S917= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F901)
	S918= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F902)
	S919= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F903)
	S920= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F904)
	S921= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F905)
	S922= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F906)
	S923= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F907)
	S924= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F908)
	S925= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F909)
	S926= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F910)
	S927= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F911)
	S928= ICache.Hit=>FU.ICacheHit                              Premise(F912)
	S929= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F913)
	S930= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F914)
	S931= IR_ID.Out=>FU.IR_ID                                   Premise(F915)
	S932= FU.IR_ID={12,rS,rD,UIMM}                              Path(S884,S931)
	S933= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F916)
	S934= IR_MEM.Out=>FU.IR_MEM                                 Premise(F917)
	S935= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F918)
	S936= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F919)
	S937= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F920)
	S938= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F921)
	S939= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F922)
	S940= FU.InEX_WReg=rD                                       Path(S882,S939)
	S941= GPR.Rdata1=>FU.InID1                                  Premise(F923)
	S942= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F924)
	S943= FU.InID1_RReg=rS                                      Path(S886,S942)
	S944= ALUOut_MEM.Out=>FU.InMEM                              Premise(F925)
	S945= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F926)
	S946= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F927)
	S947= IR_ID.Out25_21=>GPR.RReg1                             Premise(F928)
	S948= GPR.RReg1=rS                                          Path(S886,S947)
	S949= GPR.Rdata1=a                                          GPR-Read(S948,S857)
	S950= FU.InID1=a                                            Path(S949,S941)
	S951= FU.OutID1=FU(a)                                       FU-Forward(S950)
	S952= A_EX.In=FU(a)                                         Path(S951,S900)
	S953= IR_WB.Out20_16=>GPR.WReg                              Premise(F929)
	S954= IMMU.Addr=>IAddrReg.In                                Premise(F930)
	S955= PC.Out=>ICache.IEA                                    Premise(F931)
	S956= ICache.IEA=addr+4                                     Path(S894,S955)
	S957= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S956)
	S958= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S957,S916)
	S959= FU.ICacheHit=ICacheHit(addr+4)                        Path(S957,S928)
	S960= PC.Out=>ICache.IEA                                    Premise(F932)
	S961= IMem.MEM8WordOut=>ICache.WData                        Premise(F933)
	S962= ICache.Out=>ICacheReg.In                              Premise(F934)
	S963= PC.Out=>IMMU.IEA                                      Premise(F935)
	S964= IMMU.IEA=addr+4                                       Path(S894,S963)
	S965= CP0.ASID=>IMMU.PID                                    Premise(F936)
	S966= IMMU.PID=pid                                          Path(S895,S965)
	S967= IMMU.Addr={pid,addr+4}                                IMMU-Search(S966,S964)
	S968= IAddrReg.In={pid,addr+4}                              Path(S967,S954)
	S969= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S966,S964)
	S970= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S969,S917)
	S971= IAddrReg.Out=>IMem.RAddr                              Premise(F937)
	S972= IMem.RAddr={pid,addr}                                 Path(S889,S971)
	S973= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S972,S865)
	S974= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S972,S865)
	S975= ICache.WData=IMemGet8Word({pid,addr})                 Path(S974,S961)
	S976= ICacheReg.Out=>IRMux.CacheData                        Premise(F938)
	S977= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F939)
	S978= IMem.Out=>IRMux.MemData                               Premise(F940)
	S979= IRMux.MemData={12,rS,rD,UIMM}                         Path(S973,S978)
	S980= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S979)
	S981= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F941)
	S982= IR_MEM.Out=>IR_DMMU1.In                               Premise(F942)
	S983= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F943)
	S984= IR_ID.Out=>IR_EX.In                                   Premise(F944)
	S985= IR_EX.In={12,rS,rD,UIMM}                              Path(S884,S984)
	S986= ICache.Out=>IR_ID.In                                  Premise(F945)
	S987= IRMux.Out=>IR_ID.In                                   Premise(F946)
	S988= IR_ID.In={12,rS,rD,UIMM}                              Path(S980,S987)
	S989= ICache.Out=>IR_IMMU.In                                Premise(F947)
	S990= IR_DMMU2.Out=>IR_WB.In                                Premise(F948)
	S991= IR_MEM.Out=>IR_WB.In                                  Premise(F949)
	S992= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F950)
	S993= LIMMEXT.In=UIMM                                       Path(S888,S992)
	S994= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S993)
	S995= B_EX.In={16{0},UIMM}                                  Path(S994,S902)
	S996= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F951)
	S997= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F952)
	S998= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F953)
	S999= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F954)
	S1000= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F955)
	S1001= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F956)
	S1002= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F957)
	S1003= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F958)
	S1004= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F959)
	S1005= CU_EX.IRFunc1=rD                                     Path(S882,S1004)
	S1006= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F960)
	S1007= CU_EX.IRFunc2=rS                                     Path(S881,S1006)
	S1008= IR_EX.Out31_26=>CU_EX.Op                             Premise(F961)
	S1009= CU_EX.Op=12                                          Path(S880,S1008)
	S1010= CU_EX.Func=alu_add                                   CU_EX(S1009)
	S1011= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F962)
	S1012= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F963)
	S1013= CU_ID.IRFunc1=rD                                     Path(S887,S1012)
	S1014= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F964)
	S1015= CU_ID.IRFunc2=rS                                     Path(S886,S1014)
	S1016= IR_ID.Out31_26=>CU_ID.Op                             Premise(F965)
	S1017= CU_ID.Op=12                                          Path(S885,S1016)
	S1018= CU_ID.Func=alu_add                                   CU_ID(S1017)
	S1019= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F966)
	S1020= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F967)
	S1021= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F968)
	S1022= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F969)
	S1023= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F970)
	S1024= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F971)
	S1025= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F972)
	S1026= IR_WB.Out31_26=>CU_WB.Op                             Premise(F973)
	S1027= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F974)
	S1028= CtrlA_EX=0                                           Premise(F975)
	S1029= [A_EX]=FU(a)                                         A_EX-Hold(S833,S1028)
	S1030= CtrlB_EX=0                                           Premise(F976)
	S1031= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S835,S1030)
	S1032= CtrlALUOut_MEM=0                                     Premise(F977)
	S1033= CtrlALUOut_DMMU1=0                                   Premise(F978)
	S1034= CtrlALUOut_DMMU2=0                                   Premise(F979)
	S1035= CtrlALUOut_WB=0                                      Premise(F980)
	S1036= CtrlA_MEM=0                                          Premise(F981)
	S1037= CtrlA_WB=0                                           Premise(F982)
	S1038= CtrlB_MEM=0                                          Premise(F983)
	S1039= CtrlB_WB=0                                           Premise(F984)
	S1040= CtrlICache=0                                         Premise(F985)
	S1041= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S845,S1040)
	S1042= CtrlIMMU=0                                           Premise(F986)
	S1043= CtrlIR_DMMU1=0                                       Premise(F987)
	S1044= CtrlIR_DMMU2=0                                       Premise(F988)
	S1045= CtrlIR_EX=0                                          Premise(F989)
	S1046= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S850,S1045)
	S1047= CtrlIR_ID=0                                          Premise(F990)
	S1048= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S852,S1047)
	S1049= CtrlIR_IMMU=0                                        Premise(F991)
	S1050= CtrlIR_MEM=0                                         Premise(F992)
	S1051= CtrlIR_WB=0                                          Premise(F993)
	S1052= CtrlGPR=1                                            Premise(F994)
	S1053= CtrlIAddrReg=0                                       Premise(F995)
	S1054= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S859,S1053)
	S1055= CtrlPC=0                                             Premise(F996)
	S1056= CtrlPCInc=0                                          Premise(F997)
	S1057= PC[CIA]=addr                                         PC-Hold(S862,S1056)
	S1058= PC[Out]=addr+4                                       PC-Hold(S863,S1055,S1056)
	S1059= CtrlIMem=0                                           Premise(F998)
	S1060= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S865,S1059)
	S1061= CtrlICacheReg=0                                      Premise(F999)
	S1062= CtrlASIDIn=0                                         Premise(F1000)
	S1063= CtrlCP0=0                                            Premise(F1001)
	S1064= CP0[ASID]=pid                                        CP0-Hold(S869,S1063)
	S1065= CtrlEPCIn=0                                          Premise(F1002)
	S1066= CtrlExCodeIn=0                                       Premise(F1003)
	S1067= CtrlIRMux=0                                          Premise(F1004)

POST	S1029= [A_EX]=FU(a)                                         A_EX-Hold(S833,S1028)
	S1031= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S835,S1030)
	S1041= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S845,S1040)
	S1046= [IR_EX]={12,rS,rD,UIMM}                              IR_EX-Hold(S850,S1045)
	S1048= [IR_ID]={12,rS,rD,UIMM}                              IR_ID-Hold(S852,S1047)
	S1054= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S859,S1053)
	S1057= PC[CIA]=addr                                         PC-Hold(S862,S1056)
	S1058= PC[Out]=addr+4                                       PC-Hold(S863,S1055,S1056)
	S1060= IMem[{pid,addr}]={12,rS,rD,UIMM}                     IMem-Hold(S865,S1059)
	S1064= CP0[ASID]=pid                                        CP0-Hold(S869,S1063)

