verilog xil_defaultlib  \
"../../../../mycpu_design.srcs/sources_1/ip/uart_connect_pc/uart_bmpg.v" \
"../../../../mycpu_design.srcs/sources_1/ip/uart_connect_pc/upg.v" \
"../../../../mycpu_design.srcs/sources_1/ip/uart_connect_pc/sim/uart_connect_pc.v" \

verilog xil_defaultlib "glbl.v"

nosort
