Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/ --output-directory=D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc.sopcinfo --report-file=html:D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc.html --report-file=qip:D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/NiosSoc.qip --report-file=cmp:D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C70F896C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc.qsys --language=VERILOG
Progress: Loading Qsys/NiosSoc.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 13.0]
Progress: Parameterizing module clk_50M
Progress: Adding syspll [altpll 13.0]
Progress: Parameterizing module syspll
Progress: Adding nios2cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2cpu
Progress: Adding sdram_ctrl [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram_ctrl
Progress: Adding APB [altera_avalon_mm_bridge 13.0]
Progress: Parameterizing module APB
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding uart0 [altera_avalon_uart 13.0.1.99.2]
Progress: Parameterizing module uart0
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Adding dma [altera_avalon_dma 13.0.1.99.2]
Progress: Parameterizing module dma
Progress: Adding ltm_mm_if [ltm_mm 1.0]
Progress: Parameterizing module ltm_mm_if
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: NiosSoc.dma: Construct FIFO from memory blocks instead of registers to avoid excessive LE usage.
Info: NiosSoc: Generating NiosSoc "NiosSoc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 50 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 27 modules, 110 connections
Info: merlin_domain_transform: After transform: 61 modules, 309 connections
Info: merlin_router_transform: After transform: 77 modules, 369 connections
Info: merlin_traffic_limiter_transform: After transform: 79 modules, 379 connections
Info: merlin_burst_transform: After transform: 81 modules, 387 connections
Info: reset_adaptation_transform: After transform: 85 modules, 324 connections
Info: merlin_network_to_switch_transform: After transform: 115 modules, 392 connections
Info: merlin_width_transform: After transform: 117 modules, 398 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between cmd_xbar_demux_005.src0 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_005.src1 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_005.src2 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_005.src3 and cmd_xbar_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_005.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_005.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_009.src0 and rsp_xbar_mux_005.sink3
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 127 modules, 448 connections
Info: limiter_update_transform: After transform: 127 modules, 450 connections
Info: merlin_mm_transform: After transform: 127 modules, 450 connections
Info: merlin_interrupt_mapper_transform: After transform: 128 modules, 453 connections
Info: merlin_interrupt_sync_transform: After transform: 131 modules, 468 connections
Warning: NiosSoc: "No matching role found for ltm_mm_if:m1:avm_m1_flush (flush)"
Warning: NiosSoc: "No matching role found for uart0:s1:dataavailable (dataavailable)"
Warning: NiosSoc: "No matching role found for uart0:s1:readyfordata (readyfordata)"
Info: syspll: "NiosSoc" instantiated altpll "syspll"
Info: nios2cpu: Starting RTL generation for module 'NiosSoc_nios2cpu'
Info: nios2cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NiosSoc_nios2cpu --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0004_nios2cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0004_nios2cpu_gen//NiosSoc_nios2cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2cpu: # 2021.11.14 12:47:25 (*) Starting Nios II generation
Info: nios2cpu: # 2021.11.14 12:47:25 (*)   Checking for plaintext license.
Info: nios2cpu: # 2021.11.14 12:47:29 (*)   Plaintext license found.
Info: nios2cpu: # 2021.11.14 12:47:29 (*)   Elaborating CPU configuration settings
Info: nios2cpu: # 2021.11.14 12:47:29 (*)   Creating all objects for CPU
Info: nios2cpu: # 2021.11.14 12:47:30 (*)   Generating RTL from CPU objects
Info: nios2cpu: # 2021.11.14 12:47:30 (*)   Creating plain-text RTL
Info: nios2cpu: # 2021.11.14 12:47:34 (*) Done Nios II generation
Info: nios2cpu: Done RTL generation for module 'NiosSoc_nios2cpu'
Info: nios2cpu: "NiosSoc" instantiated altera_nios2_qsys "nios2cpu"
Info: sdram_ctrl: Starting RTL generation for module 'NiosSoc_sdram_ctrl'
Info: sdram_ctrl:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NiosSoc_sdram_ctrl --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0005_sdram_ctrl_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0005_sdram_ctrl_gen//NiosSoc_sdram_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_ctrl: Done RTL generation for module 'NiosSoc_sdram_ctrl'
Info: sdram_ctrl: "NiosSoc" instantiated altera_avalon_new_sdram_controller "sdram_ctrl"
Info: APB: "NiosSoc" instantiated altera_avalon_mm_bridge "APB"
Info: jtag_uart: Starting RTL generation for module 'NiosSoc_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NiosSoc_jtag_uart --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0006_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0006_jtag_uart_gen//NiosSoc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NiosSoc_jtag_uart'
Info: jtag_uart: "NiosSoc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: timer: Starting RTL generation for module 'NiosSoc_timer'
Info: timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NiosSoc_timer --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0007_timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0007_timer_gen//NiosSoc_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'NiosSoc_timer'
Info: timer: "NiosSoc" instantiated altera_avalon_timer "timer"
Info: uart0: Starting RTL generation for module 'NiosSoc_uart0'
Info: uart0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=NiosSoc_uart0 --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0008_uart0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0008_uart0_gen//NiosSoc_uart0_component_configuration.pl  --do_build_sim=0  ]
Info: uart0: Done RTL generation for module 'NiosSoc_uart0'
Info: uart0: "NiosSoc" instantiated altera_avalon_uart "uart0"
Info: led: Starting RTL generation for module 'NiosSoc_led'
Info: led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NiosSoc_led --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0009_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0009_led_gen//NiosSoc_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'NiosSoc_led'
Info: led: "NiosSoc" instantiated altera_avalon_pio "led"
Info: dma: Starting RTL generation for module 'NiosSoc_dma'
Info: dma:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=NiosSoc_dma --dir=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0010_dma_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/lishy/AppData/Local/Temp/alt8945_2569108624549182007.dir/0010_dma_gen//NiosSoc_dma_component_configuration.pl  --do_build_sim=0  ]
Info: dma: # 2021.11.14 12:47:39 (*)   NiosSoc_dma: allowing these transactions: word, hw, byte_access
Info: dma: Done RTL generation for module 'NiosSoc_dma'
Info: dma: "NiosSoc" instantiated altera_avalon_dma "dma"
Info: ltm_mm_if: "NiosSoc" instantiated ltm_mm "ltm_mm_if"
Info: nios2cpu_instruction_master_translator: "NiosSoc" instantiated altera_merlin_master_translator "nios2cpu_instruction_master_translator"
Info: nios2cpu_jtag_debug_module_translator: "NiosSoc" instantiated altera_merlin_slave_translator "nios2cpu_jtag_debug_module_translator"
Info: nios2cpu_instruction_master_translator_avalon_universal_master_0_agent: "NiosSoc" instantiated altera_merlin_master_agent "nios2cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "NiosSoc" instantiated altera_merlin_slave_agent "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "NiosSoc" instantiated altera_avalon_sc_fifo "nios2cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "NiosSoc" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "NiosSoc" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "NiosSoc" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_004: "NiosSoc" instantiated altera_merlin_router "addr_router_004"
Info: id_router: "NiosSoc" instantiated altera_merlin_router "id_router"
Info: id_router_001: "NiosSoc" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "NiosSoc" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "NiosSoc" instantiated altera_merlin_router "id_router_003"
Info: addr_router_005: "NiosSoc" instantiated altera_merlin_router "addr_router_005"
Info: id_router_006: "NiosSoc" instantiated altera_merlin_router "id_router_006"
Info: limiter: "NiosSoc" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "NiosSoc" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "NiosSoc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_demux_003: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_demux_004: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_004"
Info: cmd_xbar_mux: "NiosSoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "NiosSoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_002: "NiosSoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_001: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_demux_002: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_005: "NiosSoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_005"
Info: rsp_xbar_demux_006: "NiosSoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_006"
Info: rsp_xbar_mux_005: "NiosSoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux_005"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "NiosSoc" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "NiosSoc" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/test/Prj_DE2_70/DE2_70_NiosIISOC_LTM/Qsys/NiosSoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "NiosSoc" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "NiosSoc" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: NiosSoc: Done NiosSoc" with 49 modules, 179 files, 3182303 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
