============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Jan 20 2026  03:32:06 pm
  Module:                 simple_alu
  Operating conditions:   slow 
  Operating conditions:   fast 
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (1976 ps) Late External Delay Assertion at pin zero
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) zero
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    3124                  
             Slack:=    1976                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_288_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3587    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3678    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3769    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.2    37    90    3859    (-,-) 
  I1_INST31/g75__4319/S  -       CI->S  R     ADDFHX1        1  2.8    41   121    3981    (-,-) 
  g5330__8246/Y          -       A1N->Y R     OAI2BB1X4      2  6.0    37    73    4054    (-,-) 
  g5312__2883/Y          -       D->Y   F     NOR4BX4        1  1.9    29    21    4074    (-,-) 
  zero                   -       -      F     (port)         -    -     -     0    4074    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: MET (1996 ps) Late External Delay Assertion at pin Result[31]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[31]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    3104                  
             Slack:=    1996                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4       

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3587    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3678    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3769    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.2    37    90    3859    (-,-) 
  I1_INST31/g75__4319/S  -       CI->S  R     ADDFHX1        1  2.8    41   121    3981    (-,-) 
  g5330__8246/Y          -       A1N->Y R     OAI2BB1X4      2  6.0    37    73    4054    (-,-) 
  Result[31]             -       -      R     (port)         -    -     -     0    4054    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: MET (2055 ps) Late External Delay Assertion at pin Result[30]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[30]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    3045                  
             Slack:=    2055                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_257_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3587    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3678    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3769    (-,-) 
  I1_INST30/g75__6260/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3923    (-,-) 
  g5342__1666/Y          -       A1N->Y R     OAI2BB1X4      2  5.9    36    71    3995    (-,-) 
  Result[30]             -       -      R     (port)         -    -     -     0    3995    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (2108 ps) Late External Delay Assertion at pin Cout
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Cout
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2992                  
             Slack:=    2108                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_289_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3587    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3678    (-,-) 
  I1_INST29/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3769    (-,-) 
  I1_INST30/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.2    37    90    3859    (-,-) 
  I1_INST31/g75__4319/CO -       CI->CO F     ADDFHX1        1  1.9    38    82    3941    (-,-) 
  Cout                   -       -      F     (port)         -    -     -     0    3942    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: MET (2146 ps) Late External Delay Assertion at pin Result[29]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[29]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2954                  
             Slack:=    2146                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_258_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3587    (-,-) 
  I1_INST28/g75__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3678    (-,-) 
  I1_INST29/g75__5107/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3832    (-,-) 
  g5343__7410/Y          -       A1N->Y R     OAI2BB1X4      2  5.9    36    71    3904    (-,-) 
  Result[29]             -       -      R     (port)         -    -     -     0    3904    (-,-) 
#------------------------------------------------------------------------------------------------



Path 6: MET (2234 ps) Late External Delay Assertion at pin Result[28]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[28]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2866                  
             Slack:=    2234                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_259_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3587    (-,-) 
  I1_INST28/g75__2398/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3742    (-,-) 
  g5333__1881/Y          -       A1N->Y R     OAI2BB1X4      2  8.7    42    74    3816    (-,-) 
  Result[28]             -       -      R     (port)         -    -     -     0    3816    (-,-) 
#------------------------------------------------------------------------------------------------



Path 7: MET (2325 ps) Late External Delay Assertion at pin Result[27]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[27]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2775                  
             Slack:=    2325                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_260_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3496    (-,-) 
  I1_INST27/g75__5477/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3651    (-,-) 
  g5336__4733/Y          -       A1N->Y R     OAI2BB1X4      2  8.7    42    74    3725    (-,-) 
  Result[27]             -       -      R     (port)         -    -     -     0    3725    (-,-) 
#------------------------------------------------------------------------------------------------



Path 8: MET (2416 ps) Late External Delay Assertion at pin Result[26]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[26]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2684                  
             Slack:=    2416                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_261_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3406    (-,-) 
  I1_INST26/g75__6417/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3560    (-,-) 
  g5346__2398/Y          -       A1N->Y R     OAI2BB1X4      2  8.4    42    74    3634    (-,-) 
  Result[26]             -       -      R     (port)         -    -     -     0    3634    (-,-) 
#------------------------------------------------------------------------------------------------



Path 9: MET (2511 ps) Late External Delay Assertion at pin Result[25]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[25]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2589                  
             Slack:=    2511                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_262_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3315    (-,-) 
  I1_INST25/g75__7410/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3469    (-,-) 
  g5335__7482/Y          -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    3539    (-,-) 
  Result[25]             -       -      R     (port)         -    -     -     0    3539    (-,-) 
#------------------------------------------------------------------------------------------------



Path 10: MET (2602 ps) Late External Delay Assertion at pin Result[24]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[24]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2498                  
             Slack:=    2602                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_263_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3224    (-,-) 
  I1_INST24/g75__1666/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3378    (-,-) 
  g5331__7098/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    3448    (-,-) 
  Result[24]             -       -      R     (port)         -    -     -     0    3448    (-,-) 
#------------------------------------------------------------------------------------------------



Path 11: MET (2692 ps) Late External Delay Assertion at pin Result[23]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[23]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2408                  
             Slack:=    2692                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_264_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3133    (-,-) 
  I1_INST23/g75__2346/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3288    (-,-) 
  g5337__6161/Y          -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    3358    (-,-) 
  Result[23]             -       -      R     (port)         -    -     -     0    3358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: MET (2783 ps) Late External Delay Assertion at pin Result[22]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[22]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2317                  
             Slack:=    2783                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_265_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    3042    (-,-) 
  I1_INST22/g75__2883/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3197    (-,-) 
  g5340__2883/Y          -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    3267    (-,-) 
  Result[22]             -       -      R     (port)         -    -     -     0    3267    (-,-) 
#------------------------------------------------------------------------------------------------



Path 13: MET (2874 ps) Late External Delay Assertion at pin Result[21]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[21]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2226                  
             Slack:=    2874                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_266_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2952    (-,-) 
  I1_INST21/g75__9945/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3106    (-,-) 
  g5347__5107/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    3176    (-,-) 
  Result[21]             -       -      R     (port)         -    -     -     0    3176    (-,-) 
#------------------------------------------------------------------------------------------------



Path 14: MET (2964 ps) Late External Delay Assertion at pin Result[20]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[20]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2136                  
             Slack:=    2964                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_267_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2861    (-,-) 
  I1_INST20/g75__9315/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    3015    (-,-) 
  g5349__4319/Y          -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    3085    (-,-) 
  Result[20]             -       -      R     (port)         -    -     -     0    3086    (-,-) 
#------------------------------------------------------------------------------------------------



Path 15: MET (3056 ps) Late External Delay Assertion at pin Result[19]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[19]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    2044                  
             Slack:=    3056                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_268_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2770    (-,-) 
  I1_INST19/g75__6161/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2924    (-,-) 
  g5352__6783/Y          -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    2994    (-,-) 
  Result[19]             -       -      R     (port)         -    -     -     0    2994    (-,-) 
#------------------------------------------------------------------------------------------------



Path 16: MET (3146 ps) Late External Delay Assertion at pin Result[18]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[18]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1954                  
             Slack:=    3146                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_269_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2679    (-,-) 
  I1_INST18/g75__4733/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2834    (-,-) 
  g5326__1617/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    2904    (-,-) 
  Result[18]             -       -      R     (port)         -    -     -     0    2904    (-,-) 
#------------------------------------------------------------------------------------------------



Path 17: MET (3237 ps) Late External Delay Assertion at pin Result[17]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[17]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1863                  
             Slack:=    3237                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_270_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2588    (-,-) 
  I1_INST17/g75__7482/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2743    (-,-) 
  g5332__6131/Y          -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    2813    (-,-) 
  Result[17]             -       -      R     (port)         -    -     -     0    2813    (-,-) 
#------------------------------------------------------------------------------------------------



Path 18: MET (3328 ps) Late External Delay Assertion at pin Result[16]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[16]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1772                  
             Slack:=    3328                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_271_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2498    (-,-) 
  I1_INST16/g75__5115/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2652    (-,-) 
  g5334__5115/Y          -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    2722    (-,-) 
  Result[16]             -       -      R     (port)         -    -     -     0    2722    (-,-) 
#------------------------------------------------------------------------------------------------



Path 19: MET (3419 ps) Late External Delay Assertion at pin Result[15]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[15]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1681                  
             Slack:=    3419                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_272_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2407    (-,-) 
  I1_INST15/g75__1881/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2561    (-,-) 
  g5323__5526/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    2631    (-,-) 
  Result[15]             -       -      R     (port)         -    -     -     0    2631    (-,-) 
#------------------------------------------------------------------------------------------------



Path 20: MET (3509 ps) Late External Delay Assertion at pin Result[14]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[14]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1591                  
             Slack:=    3509                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_273_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2316    (-,-) 
  I1_INST14/g75__6131/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2470    (-,-) 
  g5354__1617/Y          -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    2541    (-,-) 
  Result[14]             -       -      R     (port)         -    -     -     0    2541    (-,-) 
#------------------------------------------------------------------------------------------------



Path 21: MET (3600 ps) Late External Delay Assertion at pin Result[13]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[13]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1500                  
             Slack:=    3600                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_274_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2225    (-,-) 
  I1_INST13/g75__7098/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2380    (-,-) 
  g5341__2346/Y          -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    2449    (-,-) 
  Result[13]             -       -      R     (port)         -    -     -     0    2450    (-,-) 
#------------------------------------------------------------------------------------------------



Path 22: MET (3691 ps) Late External Delay Assertion at pin Result[12]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[12]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1409                  
             Slack:=    3691                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_275_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2134    (-,-) 
  I1_INST12/g75__8246/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2289    (-,-) 
  g5344__6417/Y          -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    2359    (-,-) 
  Result[12]             -       -      R     (port)         -    -     -     0    2359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 23: MET (3782 ps) Late External Delay Assertion at pin Result[11]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[11]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1318                  
             Slack:=    3782                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_276_1 

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  B[0]                   -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y             -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO  -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    2044    (-,-) 
  I1_INST11/g75__5122/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2198    (-,-) 
  g5345__5477/Y          -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    2268    (-,-) 
  Result[11]             -       -      R     (port)         -    -     -     0    2268    (-,-) 
#------------------------------------------------------------------------------------------------



Path 24: MET (3873 ps) Late External Delay Assertion at pin Result[10]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[10]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1227                  
             Slack:=    3873                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_277_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1953    (-,-) 
  I1_INST10/g75__1705/S -       CI->S  R     ADDFHX4        1  2.8    35   154    2107    (-,-) 
  g5348__6260/Y         -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    2177    (-,-) 
  Result[10]            -       -      R     (port)         -    -     -     0    2177    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 25: MET (3964 ps) Late External Delay Assertion at pin Result[9]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[9]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1136                  
             Slack:=    3964                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_278_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1862    (-,-) 
  I1_INST9/g75__2802/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    2016    (-,-) 
  g5350__8428/Y         -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    2086    (-,-) 
  Result[9]             -       -      R     (port)         -    -     -     0    2086    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 26: MET (4054 ps) Late External Delay Assertion at pin Result[8]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[8]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-    1046                  
             Slack:=    4054                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_279_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1771    (-,-) 
  I1_INST8/g75__1617/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    1926    (-,-) 
  g5351__5526/Y         -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    1996    (-,-) 
  Result[8]             -       -      R     (port)         -    -     -     0    1996    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 27: MET (4145 ps) Late External Delay Assertion at pin Result[7]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[7]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     955                  
             Slack:=    4145                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_280_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1680    (-,-) 
  I1_INST7/g75__3680/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    1835    (-,-) 
  g5353__3680/Y         -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    1905    (-,-) 
  Result[7]             -       -      R     (port)         -    -     -     0    1905    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 28: MET (4236 ps) Late External Delay Assertion at pin Result[6]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[6]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     864                  
             Slack:=    4236                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_281_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1590    (-,-) 
  I1_INST6/g75__6783/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    1744    (-,-) 
  g5339__9945/Y         -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    1814    (-,-) 
  Result[6]             -       -      R     (port)         -    -     -     0    1814    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 29: MET (4326 ps) Late External Delay Assertion at pin Result[5]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[5]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     774                  
             Slack:=    4326                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_282_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1499    (-,-) 
  I1_INST5/g75__5526/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    1653    (-,-) 
  g5327__2802/Y         -       A1N->Y R     OAI2BB1X4      2  4.8    34    70    1723    (-,-) 
  Result[5]             -       -      R     (port)         -    -     -     0    1724    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 30: MET (4418 ps) Late External Delay Assertion at pin Result[4]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[4]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     682                  
             Slack:=    4418                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_283_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1408    (-,-) 
  I1_INST4/g75__8428/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    1562    (-,-) 
  g5328__1705/Y         -       A1N->Y R     OAI2BB1X4      2  4.5    34    70    1632    (-,-) 
  Result[4]             -       -      R     (port)         -    -     -     0    1632    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 31: MET (4508 ps) Late External Delay Assertion at pin Result[3]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (F) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (R) Result[3]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     592                  
             Slack:=    4508                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_284_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      F     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   F     XOR2X4         1  4.5    37    95    1045    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1136    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1226    (-,-) 
  I1_INST2/g75__6260/CO -       CI->CO F     ADDFHX4        1  4.5    37    91    1317    (-,-) 
  I1_INST3/g75__4319/S  -       CI->S  R     ADDFHX4        1  2.8    35   154    1472    (-,-) 
  g5329__5122/Y         -       A1N->Y R     OAI2BB1X4      2  4.6    34    70    1542    (-,-) 
  Result[3]             -       -      R     (port)         -    -     -     0    1542    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 32: MET (4605 ps) Late External Delay Assertion at pin Result[2]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[2]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     495                  
             Slack:=    4605                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_285_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.5    36    91    1041    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.5    35    88    1129    (-,-) 
  I1_INST1/g75__5107/CO -       CI->CO R     ADDFHX4        1  4.5    35    88    1218    (-,-) 
  I1_INST2/g75__6260/S  -       CI->S  F     ADDFHX4        1  4.9    40   154    1372    (-,-) 
  g5468/Y               -       A->Y   R     CLKINVX4       1  5.0    20    21    1393    (-,-) 
  g5325__3680/Y         -       B1->Y  F     OAI221X4       2  4.7    75    52    1445    (-,-) 
  Result[2]             -       -      F     (port)         -    -     -     0    1445    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 33: MET (4693 ps) Late External Delay Assertion at pin Result[1]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[1]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     407                  
             Slack:=    4693                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_286_1 

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  B[0]                  -       -      R     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y            -       A->Y   R     XOR2X4         1  4.5    36    91    1041    (-,-) 
  I1_INST0/g83__2398/CO -       CI->CO R     ADDFHX4        1  4.5    35    88    1129    (-,-) 
  I1_INST1/g75__5107/S  -       CI->S  F     ADDFHX4        1  4.9    40   154    1284    (-,-) 
  g2011/Y               -       A->Y   R     CLKINVX4       1  5.0    20    21    1305    (-,-) 
  g5324__6783/Y         -       B1->Y  F     OAI221X4       2  4.8    75    52    1357    (-,-) 
  Result[1]             -       -      F     (port)         -    -     -     0    1357    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 34: MET (4781 ps) Late External Delay Assertion at pin Result[0]
           View: view_wcl_typical
          Group: VIR_CLK
     Startpoint: (R) B[0]
          Clock: (R) VIR_CLK
       Endpoint: (F) Result[0]
          Clock: (R) VIR_CLK

                     Capture       Launch     
        Clock Edge:+    7000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    7000            0     
                                              
      Output Delay:-     950                  
     Required Time:=    6050                  
      Launch Clock:-       0                  
       Input Delay:-     950                  
         Data Path:-     319                  
             Slack:=    4781                  

Exceptions/Constraints:
  input_delay              950             simple_alu_typical.s_line_3_255_1 
  output_delay             950             simple_alu_typical.s_line_4_287_1 

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  B[0]                 -       -     R     (arrival)      3 17.5     0     0     950    (-,-) 
  g2__6260/Y           -       A->Y  R     XOR2X4         1  4.5    36    91    1041    (-,-) 
  I1_INST0/g83__2398/S -       CI->S F     ADDFHX4        1  4.9    40   155    1196    (-,-) 
  g2010/Y              -       A->Y  R     CLKINVX4       1  5.0    20    21    1217    (-,-) 
  g5338__9315/Y        -       B1->Y F     OAI221X4       2  4.9    76    52    1269    (-,-) 
  Result[0]            -       -     F     (port)         -    -     -     0    1269    (-,-) 
#---------------------------------------------------------------------------------------------

