User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/WriteLatency/RRAM/4096KB/4096KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 8
 - Row Activation   : 1 / 64
 - Column Activation: 8 / 8
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 128
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 885.522um x 857.797um = 759598.369um^2
 |--- Mat Area      = 13.836um x 107.225um = 1483.591um^2   (8.552%)
 |--- Subarray Area = 6.918um x 51.568um = 356.755um^2   (8.891%)
 - Area Efficiency = 8.552%
Timing:
 -  Read Latency = 2.514ns
 |--- H-Tree Latency = 420.423ps
 |--- Mat Latency    = 2.093ns
    |--- Predecoder Latency = 126.269ps
    |--- Subarray Latency   = 1.967ns
       |--- Row Decoder Latency = 208.213ps
       |--- Bitline Latency     = 0.140ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 281.756ps
       |--- Precharge Latency   = 96.320ps
 - Write Latency = 20.627ns
 |--- H-Tree Latency = 210.212ps
 |--- Mat Latency    = 20.417ns
    |--- Predecoder Latency = 126.269ps
    |--- Subarray Latency   = 20.290ns
       |--- Row Decoder Latency = 208.213ps
       |--- Charge Latency      = 29.560ps
 - Read Bandwidth  = 8.624GB/s
 - Write Bandwidth = 788.549MB/s
Power:
 -  Read Dynamic Energy = 66.526pJ
 |--- H-Tree Dynamic Energy = 33.659pJ
 |--- Mat Dynamic Energy    = 4.108pJ per mat
    |--- Predecoder Dynamic Energy = 0.033pJ
    |--- Subarray Dynamic Energy   = 1.019pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.173pJ
       |--- Bitline & Cell Read Energy = 0.002pJ
       |--- Senseamp Dynamic Energy    = 0.601pJ
       |--- Mux Dynamic Energy         = 0.012pJ
       |--- Precharge Dynamic Energy   = 0.186pJ
 - Write Dynamic Energy = 120.385pJ
 |--- H-Tree Dynamic Energy = 33.659pJ
 |--- Mat Dynamic Energy    = 10.841pJ per mat
    |--- Predecoder Dynamic Energy = 0.033pJ
    |--- Subarray Dynamic Energy   = 2.702pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 0.173pJ
       |--- Mux Dynamic Energy         = 0.012pJ
 - Leakage Power = 1.457mW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 2.846uW per mat

Finished!
