Euc Dist calculation: 
C_SW: 1139, C_HW: 1139
C_SW: 1175, C_HW: 1176
C_SW: 1119, C_HW: 1119
C_SW: 1122, C_HW: 1122
C_SW: 1196, C_HW: 1197
C_SW: 1151, C_HW: 1152
C_SW: 1161, C_HW: 1161
C_SW: 1270, C_HW: 1271
C_SW: 1294, C_HW: 1294
C_SW: 1305, C_HW: 1305
C_SW: 1220, C_HW: 1220
C_SW: 1244, C_HW: 1245
C_SW: 1230, C_HW: 1230
C_SW: 1194, C_HW: 1195
C_SW: 1199, C_HW: 1200
C_SW: 1269, C_HW: 1269
C_SW: 1079, C_HW: 1080
C_SW: 1144, C_HW: 1144
C_SW: 975, C_HW: 975
C_SW: 1206, C_HW: 1206
C_SW: 1217, C_HW: 1218
C_SW: 1134, C_HW: 1134
C_SW: 1184, C_HW: 1184
C_SW: 1179, C_HW: 1180
C_SW: 1185, C_HW: 1186
C_SW: 1193, C_HW: 1193
C_SW: 1187, C_HW: 1188
C_SW: 1127, C_HW: 1128
C_SW: 1151, C_HW: 1151
C_SW: 1124, C_HW: 1125
C_SW: 1131, C_HW: 1132
C_SW: 1096, C_HW: 1097
C_SW: 1245, C_HW: 1245
C_SW: 1186, C_HW: 1186
C_SW: 1129, C_HW: 1129
C_SW: 1089, C_HW: 1089
C_SW: 1188, C_HW: 1188
C_SW: 1237, C_HW: 1237
C_SW: 1064, C_HW: 1064
C_SW: 1062, C_HW: 1063
C_SW: 1153, C_HW: 1153
C_SW: 1233, C_HW: 1234
C_SW: 1249, C_HW: 1249
C_SW: 1108, C_HW: 1109
C_SW: 1061, C_HW: 1061
C_SW: 1055, C_HW: 1056
C_SW: 1116, C_HW: 1117
C_SW: 1266, C_HW: 1266
C_SW: 1172, C_HW: 1173
C_SW: 1156, C_HW: 1156
C_SW: 1123, C_HW: 1123
C_SW: 1217, C_HW: 1217
C_SW: 1295, C_HW: 1295
C_SW: 1263, C_HW: 1263
C_SW: 1299, C_HW: 1300
C_SW: 1256, C_HW: 1256
C_SW: 1222, C_HW: 1222
C_SW: 1257, C_HW: 1258
C_SW: 1109, C_HW: 1109
C_SW: 1132, C_HW: 1133
C_SW: 1212, C_HW: 1213
C_SW: 1166, C_HW: 1167
C_SW: 1168, C_HW: 1168
C_SW: 1141, C_HW: 1142
C_SW: 1184, C_HW: 1185
C_SW: 1158, C_HW: 1158
C_SW: 1209, C_HW: 1209
C_SW: 1183, C_HW: 1184
C_SW: 1179, C_HW: 1179
C_SW: 1093, C_HW: 1093
C_SW: 1176, C_HW: 1176
C_SW: 1145, C_HW: 1146
C_SW: 1177, C_HW: 1178
C_SW: 1086, C_HW: 1087
C_SW: 1154, C_HW: 1154
C_SW: 1243, C_HW: 1243
C_SW: 1226, C_HW: 1226
C_SW: 1213, C_HW: 1214
C_SW: 1135, C_HW: 1135
C_SW: 1209, C_HW: 1210
C_SW: 1139, C_HW: 1139
C_SW: 1151, C_HW: 1151
C_SW: 1181, C_HW: 1181
C_SW: 1230, C_HW: 1231
C_SW: 1287, C_HW: 1288
C_SW: 1196, C_HW: 1197
C_SW: 1186, C_HW: 1187
C_SW: 1155, C_HW: 1156
C_SW: 1143, C_HW: 1143
C_SW: 1192, C_HW: 1192
C_SW: 1191, C_HW: 1191
C_SW: 1173, C_HW: 1173
C_SW: 1259, C_HW: 1259
C_SW: 1179, C_HW: 1179
C_SW: 1192, C_HW: 1192
C_SW: 1117, C_HW: 1118
C_SW: 1159, C_HW: 1159
C_SW: 1155, C_HW: 1156
C_SW: 1188, C_HW: 1188
C_SW: 1031, C_HW: 1032
Number of errors: 43

C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\EucHLS\solution1\sim\verilog>set PATH= 

C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\EucHLS\solution1\sim\verilog>call C:/Xilinx/Vivado/2021.1/bin/xelab xil_defaultlib.apatb_eucHW_top glbl -Oenable_linking_all_libraries  -prj eucHW.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib "ieee_proposed=./ieee_proposed" -s eucHW  
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_eucHW_top glbl -Oenable_linking_all_libraries -prj eucHW.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s eucHW 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_eucHW_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucHW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucHW_control_s_axi
INFO: [VRFC 10-311] analyzing module eucHW_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW_mac_muladd_9s_9s_18s_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module eucHW_mac_muladd_9s_9s_18s_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW_mul_9s_9s_18_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucHW_mul_9s_9s_18_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW_sqrt_fixed_32_32_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucHW_sqrt_fixed_32_32_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.eucHW_sqrt_fixed_32_32_s
Compiling module xil_defaultlib.eucHW_control_s_axi_ram(MEM_STYL...
Compiling module xil_defaultlib.eucHW_control_s_axi
Compiling module xil_defaultlib.eucHW_mul_9s_9s_18_1_1(NUM_STAGE...
Compiling module xil_defaultlib.eucHW_mac_muladd_9s_9s_18s_18_4_...
Compiling module xil_defaultlib.eucHW_mac_muladd_9s_9s_18s_18_4_...
Compiling module xil_defaultlib.eucHW
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_eucHW_top
Compiling module work.glbl
Built simulation snapshot eucHW

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/xsim.dir/eucHW/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 20 17:27:30 2022...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/eucHW/xsim_script.tcl
# xsim {eucHW} -autoloadwcfg -tclbatch {eucHW.tcl}
Time resolution is 1 ps
source eucHW.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "125000"
// RTL Simulation : 1 / 100 [83.87%] @ "5315000"
// RTL Simulation : 2 / 100 [83.87%] @ "10495000"
// RTL Simulation : 3 / 100 [83.87%] @ "15675000"
// RTL Simulation : 4 / 100 [83.87%] @ "20855000"
// RTL Simulation : 5 / 100 [83.87%] @ "26035000"
// RTL Simulation : 6 / 100 [83.87%] @ "31215000"
// RTL Simulation : 7 / 100 [83.87%] @ "36395000"
// RTL Simulation : 8 / 100 [83.87%] @ "41575000"
// RTL Simulation : 9 / 100 [83.87%] @ "46755000"
// RTL Simulation : 10 / 100 [83.87%] @ "51935000"
// RTL Simulation : 11 / 100 [83.87%] @ "57115000"
// RTL Simulation : 12 / 100 [83.87%] @ "62295000"
// RTL Simulation : 13 / 100 [83.87%] @ "67475000"
// RTL Simulation : 14 / 100 [83.87%] @ "72655000"
// RTL Simulation : 15 / 100 [83.87%] @ "77835000"
// RTL Simulation : 16 / 100 [83.87%] @ "83015000"
// RTL Simulation : 17 / 100 [83.87%] @ "88195000"
// RTL Simulation : 18 / 100 [83.87%] @ "93375000"
// RTL Simulation : 19 / 100 [83.87%] @ "98555000"
// RTL Simulation : 20 / 100 [83.87%] @ "103735000"
// RTL Simulation : 21 / 100 [83.87%] @ "108915000"
// RTL Simulation : 22 / 100 [83.87%] @ "114095000"
// RTL Simulation : 23 / 100 [83.87%] @ "119275000"
// RTL Simulation : 24 / 100 [83.87%] @ "124455000"
// RTL Simulation : 25 / 100 [83.87%] @ "129635000"
// RTL Simulation : 26 / 100 [83.87%] @ "134815000"
// RTL Simulation : 27 / 100 [83.87%] @ "139995000"
// RTL Simulation : 28 / 100 [83.87%] @ "145175000"
// RTL Simulation : 29 / 100 [83.87%] @ "150355000"
// RTL Simulation : 30 / 100 [83.87%] @ "155535000"
// RTL Simulation : 31 / 100 [83.87%] @ "160715000"
// RTL Simulation : 32 / 100 [83.87%] @ "165895000"
// RTL Simulation : 33 / 100 [83.87%] @ "171075000"
// RTL Simulation : 34 / 100 [83.87%] @ "176255000"
// RTL Simulation : 35 / 100 [83.87%] @ "181435000"
// RTL Simulation : 36 / 100 [83.87%] @ "186615000"
// RTL Simulation : 37 / 100 [83.87%] @ "191795000"
// RTL Simulation : 38 / 100 [83.87%] @ "196975000"
// RTL Simulation : 39 / 100 [83.87%] @ "202155000"
// RTL Simulation : 40 / 100 [83.87%] @ "207335000"
// RTL Simulation : 41 / 100 [83.87%] @ "212515000"
// RTL Simulation : 42 / 100 [83.87%] @ "217695000"
// RTL Simulation : 43 / 100 [83.87%] @ "222875000"
// RTL Simulation : 44 / 100 [83.87%] @ "228055000"
// RTL Simulation : 45 / 100 [83.87%] @ "233235000"
// RTL Simulation : 46 / 100 [83.87%] @ "238415000"
// RTL Simulation : 47 / 100 [83.87%] @ "243595000"
// RTL Simulation : 48 / 100 [83.87%] @ "248775000"
// RTL Simulation : 49 / 100 [83.87%] @ "253955000"
// RTL Simulation : 50 / 100 [83.87%] @ "259135000"
// RTL Simulation : 51 / 100 [83.87%] @ "264315000"
// RTL Simulation : 52 / 100 [83.87%] @ "269495000"
// RTL Simulation : 53 / 100 [83.87%] @ "274675000"
// RTL Simulation : 54 / 100 [83.87%] @ "279855000"
// RTL Simulation : 55 / 100 [83.87%] @ "285035000"
// RTL Simulation : 56 / 100 [83.87%] @ "290215000"
// RTL Simulation : 57 / 100 [83.87%] @ "295395000"
// RTL Simulation : 58 / 100 [83.87%] @ "300575000"
// RTL Simulation : 59 / 100 [83.87%] @ "305755000"
// RTL Simulation : 60 / 100 [83.87%] @ "310935000"
// RTL Simulation : 61 / 100 [83.87%] @ "316115000"
// RTL Simulation : 62 / 100 [83.87%] @ "321295000"
// RTL Simulation : 63 / 100 [83.87%] @ "326475000"
// RTL Simulation : 64 / 100 [83.87%] @ "331655000"
// RTL Simulation : 65 / 100 [83.87%] @ "336835000"
// RTL Simulation : 66 / 100 [83.87%] @ "342015000"
// RTL Simulation : 67 / 100 [83.87%] @ "347195000"
// RTL Simulation : 68 / 100 [83.87%] @ "352375000"
// RTL Simulation : 69 / 100 [83.87%] @ "357555000"
// RTL Simulation : 70 / 100 [83.87%] @ "362735000"
// RTL Simulation : 71 / 100 [83.87%] @ "367915000"
// RTL Simulation : 72 / 100 [83.87%] @ "373095000"
// RTL Simulation : 73 / 100 [83.87%] @ "378275000"
// RTL Simulation : 74 / 100 [83.87%] @ "383455000"
// RTL Simulation : 75 / 100 [83.87%] @ "388635000"
// RTL Simulation : 76 / 100 [83.87%] @ "393815000"
// RTL Simulation : 77 / 100 [83.87%] @ "398995000"
// RTL Simulation : 78 / 100 [83.87%] @ "404175000"
// RTL Simulation : 79 / 100 [83.87%] @ "409355000"
// RTL Simulation : 80 / 100 [83.87%] @ "414535000"
// RTL Simulation : 81 / 100 [83.87%] @ "419715000"
// RTL Simulation : 82 / 100 [83.87%] @ "424895000"
// RTL Simulation : 83 / 100 [83.87%] @ "430075000"
// RTL Simulation : 84 / 100 [83.87%] @ "435255000"
// RTL Simulation : 85 / 100 [83.87%] @ "440435000"
// RTL Simulation : 86 / 100 [83.87%] @ "445615000"
// RTL Simulation : 87 / 100 [83.87%] @ "450795000"
// RTL Simulation : 88 / 100 [83.87%] @ "455975000"
// RTL Simulation : 89 / 100 [83.87%] @ "461155000"
// RTL Simulation : 90 / 100 [83.87%] @ "466335000"
// RTL Simulation : 91 / 100 [83.87%] @ "471515000"
// RTL Simulation : 92 / 100 [83.87%] @ "476695000"
// RTL Simulation : 93 / 100 [83.87%] @ "481875000"
// RTL Simulation : 94 / 100 [83.87%] @ "487055000"
// RTL Simulation : 95 / 100 [83.87%] @ "492235000"
// RTL Simulation : 96 / 100 [83.87%] @ "497415000"
// RTL Simulation : 97 / 100 [83.87%] @ "502595000"
// RTL Simulation : 98 / 100 [83.87%] @ "507775000"
// RTL Simulation : 99 / 100 [83.87%] @ "512955000"
// RTL Simulation : 100 / 100 [100.00%] @ "518135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 518195 ns : File "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/EucHLS/solution1/sim/verilog/eucHW.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Sun Mar 20 17:27:38 2022...
Euc Dist calculation: 
C_SW: 1139, C_HW: 1139
C_SW: 1175, C_HW: 1176
C_SW: 1119, C_HW: 1119
C_SW: 1122, C_HW: 1122
C_SW: 1196, C_HW: 1197
C_SW: 1151, C_HW: 1152
C_SW: 1161, C_HW: 1161
C_SW: 1270, C_HW: 1271
C_SW: 1294, C_HW: 1294
C_SW: 1305, C_HW: 1305
C_SW: 1220, C_HW: 1220
C_SW: 1244, C_HW: 1245
C_SW: 1230, C_HW: 1230
C_SW: 1194, C_HW: 1195
C_SW: 1199, C_HW: 1200
C_SW: 1269, C_HW: 1269
C_SW: 1079, C_HW: 1080
C_SW: 1144, C_HW: 1144
C_SW: 975, C_HW: 975
C_SW: 1206, C_HW: 1206
C_SW: 1217, C_HW: 1218
C_SW: 1134, C_HW: 1134
C_SW: 1184, C_HW: 1184
C_SW: 1179, C_HW: 1180
C_SW: 1185, C_HW: 1186
C_SW: 1193, C_HW: 1193
C_SW: 1187, C_HW: 1188
C_SW: 1127, C_HW: 1128
C_SW: 1151, C_HW: 1151
C_SW: 1124, C_HW: 1125
C_SW: 1131, C_HW: 1132
C_SW: 1096, C_HW: 1097
C_SW: 1245, C_HW: 1245
C_SW: 1186, C_HW: 1186
C_SW: 1129, C_HW: 1129
C_SW: 1089, C_HW: 1089
C_SW: 1188, C_HW: 1188
C_SW: 1237, C_HW: 1237
C_SW: 1064, C_HW: 1064
C_SW: 1062, C_HW: 1063
C_SW: 1153, C_HW: 1153
C_SW: 1233, C_HW: 1234
C_SW: 1249, C_HW: 1249
C_SW: 1108, C_HW: 1109
C_SW: 1061, C_HW: 1061
C_SW: 1055, C_HW: 1056
C_SW: 1116, C_HW: 1117
C_SW: 1266, C_HW: 1266
C_SW: 1172, C_HW: 1173
C_SW: 1156, C_HW: 1156
C_SW: 1123, C_HW: 1123
C_SW: 1217, C_HW: 1217
C_SW: 1295, C_HW: 1295
C_SW: 1263, C_HW: 1263
C_SW: 1299, C_HW: 1300
C_SW: 1256, C_HW: 1256
C_SW: 1222, C_HW: 1222
C_SW: 1257, C_HW: 1258
C_SW: 1109, C_HW: 1109
C_SW: 1132, C_HW: 1133
C_SW: 1212, C_HW: 1213
C_SW: 1166, C_HW: 1167
C_SW: 1168, C_HW: 1168
C_SW: 1141, C_HW: 1142
C_SW: 1184, C_HW: 1185
C_SW: 1158, C_HW: 1158
C_SW: 1209, C_HW: 1209
C_SW: 1183, C_HW: 1184
C_SW: 1179, C_HW: 1179
C_SW: 1093, C_HW: 1093
C_SW: 1176, C_HW: 1176
C_SW: 1145, C_HW: 1146
C_SW: 1177, C_HW: 1178
C_SW: 1086, C_HW: 1087
C_SW: 1154, C_HW: 1154
C_SW: 1243, C_HW: 1243
C_SW: 1226, C_HW: 1226
C_SW: 1213, C_HW: 1214
C_SW: 1135, C_HW: 1135
C_SW: 1209, C_HW: 1210
C_SW: 1139, C_HW: 1139
C_SW: 1151, C_HW: 1151
C_SW: 1181, C_HW: 1181
C_SW: 1230, C_HW: 1231
C_SW: 1287, C_HW: 1288
C_SW: 1196, C_HW: 1197
C_SW: 1186, C_HW: 1187
C_SW: 1155, C_HW: 1156
C_SW: 1143, C_HW: 1143
C_SW: 1192, C_HW: 1192
C_SW: 1191, C_HW: 1191
C_SW: 1173, C_HW: 1173
C_SW: 1259, C_HW: 1259
C_SW: 1179, C_HW: 1179
C_SW: 1192, C_HW: 1192
C_SW: 1117, C_HW: 1118
C_SW: 1159, C_HW: 1159
C_SW: 1155, C_HW: 1156
C_SW: 1188, C_HW: 1188
C_SW: 1031, C_HW: 1032
Number of errors: 43
