Altera SOPC Builder Version 9.12 Build 350
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2011.08.16 14:43:40 (*) mk_custom_sdk starting
# 2011.08.16 14:43:40 (*) Reading project D:/Edgar/Documents/ssoct/FPGA/DE4_DDR2/DE4_SOPC.ptf.

# 2011.08.16 14:43:40 (*) Finding all CPUs
# 2011.08.16 14:43:40 (*) Finding all peripherals
# 2011.08.16 14:43:40 (*) Finding software components
# 2011.08.16 14:43:40 (*) (Legacy SDK Generation Skipped)
# 2011.08.16 14:43:40 (*) (All TCL Script Generation Skipped)
# 2011.08.16 14:43:40 (*) (No Libraries Built)
# 2011.08.16 14:43:40 (*) (Contents Generation Skipped)
# 2011.08.16 14:43:40 (*) mk_custom_sdk finishing
# 2011.08.16 14:43:40 (*) Starting generation for system: DE4_SOPC.

..

# 2011.08.16 14:43:40 (*) Running Generator Program for ddr2

# 2011.08.16 14:43:40 (*) Running Generator Program for clock_crossing

.


# 2011.08.16 14:43:41 (*) Running Test Generator Program for ddr2

# 2011.08.16 14:43:41 (*) Making arbitration and system (top) modules.

# 2011.08.16 14:43:47 (*) Generating Quartus symbol for top level: DE4_SOPC

# 2011.08.16 14:43:47 (*) Symbol D:/Edgar/Documents/ssoct/FPGA/DE4_DDR2/DE4_SOPC.bsf already exists, no need to regenerate
# 2011.08.16 14:43:47 (*) Creating command-line system-generation script: D:/Edgar/Documents/ssoct/FPGA/DE4_DDR2/DE4_SOPC_generation_script

# 2011.08.16 14:43:47 (*) Running setup for HDL simulator: modelsim


# 2011.08.16 14:43:48 (*) Completed generation for system: DE4_SOPC.
# 2011.08.16 14:43:48 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : D:/Edgar/Documents/ssoct/FPGA/DE4_DDR2/DE4_SOPC.ptf 
  System HDL Model : D:/Edgar/Documents/ssoct/FPGA/DE4_DDR2/DE4_SOPC.v 
  System Generation Script : D:/Edgar/Documents/ssoct/FPGA/DE4_DDR2/DE4_SOPC_generation_script 

# 2011.08.16 14:43:48 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
