{
  "module_name": "commands.h",
  "hash_id": "384abe538cfa1fa08943d94fb3882411a5fd8db6f143ff8eac7fb5298b990b2f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/dvm/commands.h",
  "human_readable_source": " \n \n \n\n#ifndef __iwl_commands_h__\n#define __iwl_commands_h__\n\n#include <linux/ieee80211.h>\n#include <linux/types.h>\n\n\nenum {\n\tREPLY_ALIVE = 0x1,\n\tREPLY_ERROR = 0x2,\n\tREPLY_ECHO = 0x3,\t\t \n\n\t \n\tREPLY_RXON = 0x10,\n\tREPLY_RXON_ASSOC = 0x11,\n\tREPLY_QOS_PARAM = 0x13,\n\tREPLY_RXON_TIMING = 0x14,\n\n\t \n\tREPLY_ADD_STA = 0x18,\n\tREPLY_REMOVE_STA = 0x19,\n\tREPLY_REMOVE_ALL_STA = 0x1a,\t \n\tREPLY_TXFIFO_FLUSH = 0x1e,\n\n\t \n\tREPLY_WEPKEY = 0x20,\n\n\t \n\tREPLY_TX = 0x1c,\n\tREPLY_LEDS_CMD = 0x48,\n\tREPLY_TX_LINK_QUALITY_CMD = 0x4e,\n\n\t \n\tCOEX_PRIORITY_TABLE_CMD = 0x5a,\n\tCOEX_MEDIUM_NOTIFICATION = 0x5b,\n\tCOEX_EVENT_CMD = 0x5c,\n\n\t \n\tTEMPERATURE_NOTIFICATION = 0x62,\n\tCALIBRATION_CFG_CMD = 0x65,\n\tCALIBRATION_RES_NOTIFICATION = 0x66,\n\tCALIBRATION_COMPLETE_NOTIFICATION = 0x67,\n\n\t \n\tREPLY_QUIET_CMD = 0x71,\t\t \n\tREPLY_CHANNEL_SWITCH = 0x72,\n\tCHANNEL_SWITCH_NOTIFICATION = 0x73,\n\tREPLY_SPECTRUM_MEASUREMENT_CMD = 0x74,\n\tSPECTRUM_MEASURE_NOTIFICATION = 0x75,\n\n\t \n\tPOWER_TABLE_CMD = 0x77,\n\tPM_SLEEP_NOTIFICATION = 0x7A,\n\tPM_DEBUG_STATISTIC_NOTIFIC = 0x7B,\n\n\t \n\tREPLY_SCAN_CMD = 0x80,\n\tREPLY_SCAN_ABORT_CMD = 0x81,\n\tSCAN_START_NOTIFICATION = 0x82,\n\tSCAN_RESULTS_NOTIFICATION = 0x83,\n\tSCAN_COMPLETE_NOTIFICATION = 0x84,\n\n\t \n\tBEACON_NOTIFICATION = 0x90,\n\tREPLY_TX_BEACON = 0x91,\n\tWHO_IS_AWAKE_NOTIFICATION = 0x94,\t \n\n\t \n\tREPLY_TX_POWER_DBM_CMD = 0x95,\n\tQUIET_NOTIFICATION = 0x96,\t\t \n\tREPLY_TX_PWR_TABLE_CMD = 0x97,\n\tREPLY_TX_POWER_DBM_CMD_V1 = 0x98,\t \n\tTX_ANT_CONFIGURATION_CMD = 0x98,\n\tMEASURE_ABORT_NOTIFICATION = 0x99,\t \n\n\t \n\tREPLY_BT_CONFIG = 0x9b,\n\n\t \n\tREPLY_STATISTICS_CMD = 0x9c,\n\tSTATISTICS_NOTIFICATION = 0x9d,\n\n\t \n\tREPLY_CARD_STATE_CMD = 0xa0,\n\tCARD_STATE_NOTIFICATION = 0xa1,\n\n\t \n\tMISSED_BEACONS_NOTIFICATION = 0xa2,\n\n\tREPLY_CT_KILL_CONFIG_CMD = 0xa4,\n\tSENSITIVITY_CMD = 0xa8,\n\tREPLY_PHY_CALIBRATION_CMD = 0xb0,\n\tREPLY_RX_PHY_CMD = 0xc0,\n\tREPLY_RX_MPDU_CMD = 0xc1,\n\tREPLY_RX = 0xc3,\n\tREPLY_COMPRESSED_BA = 0xc5,\n\n\t \n\tREPLY_BT_COEX_PRIO_TABLE = 0xcc,\n\tREPLY_BT_COEX_PROT_ENV = 0xcd,\n\tREPLY_BT_COEX_PROFILE_NOTIF = 0xce,\n\n\t \n\tREPLY_WIPAN_PARAMS = 0xb2,\n\tREPLY_WIPAN_RXON = 0xb3,\t \n\tREPLY_WIPAN_RXON_TIMING = 0xb4,\t \n\tREPLY_WIPAN_RXON_ASSOC = 0xb6,\t \n\tREPLY_WIPAN_QOS_PARAM = 0xb7,\t \n\tREPLY_WIPAN_WEPKEY = 0xb8,\t \n\tREPLY_WIPAN_P2P_CHANNEL_SWITCH = 0xb9,\n\tREPLY_WIPAN_NOA_NOTIFICATION = 0xbc,\n\tREPLY_WIPAN_DEACTIVATION_COMPLETE = 0xbd,\n\n\tREPLY_WOWLAN_PATTERNS = 0xe0,\n\tREPLY_WOWLAN_WAKEUP_FILTER = 0xe1,\n\tREPLY_WOWLAN_TSC_RSC_PARAMS = 0xe2,\n\tREPLY_WOWLAN_TKIP_PARAMS = 0xe3,\n\tREPLY_WOWLAN_KEK_KCK_MATERIAL = 0xe4,\n\tREPLY_WOWLAN_GET_STATUS = 0xe5,\n\tREPLY_D3_CONFIG = 0xd3,\n\n\tREPLY_MAX = 0xff\n};\n\n \n#define IWL_MIN_NUM_QUEUES\t11\n\n \n#define IWL_DEFAULT_CMD_QUEUE_NUM\t4\n#define IWL_IPAN_CMD_QUEUE_NUM\t\t9\n\n#define IWL_TX_FIFO_BK\t\t0\t \n#define IWL_TX_FIFO_BE\t\t1\n#define IWL_TX_FIFO_VI\t\t2\t \n#define IWL_TX_FIFO_VO\t\t3\n#define IWL_TX_FIFO_BK_IPAN\tIWL_TX_FIFO_BK\n#define IWL_TX_FIFO_BE_IPAN\t4\n#define IWL_TX_FIFO_VI_IPAN\tIWL_TX_FIFO_VI\n#define IWL_TX_FIFO_VO_IPAN\t5\n \n#define IWL_TX_FIFO_AUX\t\t5\n#define IWL_TX_FIFO_UNUSED\t255\n\n#define IWLAGN_CMD_FIFO_NUM\t7\n\n \n#define IWL_IPAN_MCAST_QUEUE\t8\n\n \n\n \n#define RATE_MCS_CODE_MSK 0x7\n#define RATE_MCS_SPATIAL_POS 3\n#define RATE_MCS_SPATIAL_MSK 0x18\n#define RATE_MCS_HT_DUP_POS 5\n#define RATE_MCS_HT_DUP_MSK 0x20\n \n#define RATE_MCS_RATE_MSK 0xff\n\n \n#define RATE_MCS_FLAGS_POS 8\n#define RATE_MCS_HT_POS 8\n#define RATE_MCS_HT_MSK 0x100\n\n \n#define RATE_MCS_CCK_POS 9\n#define RATE_MCS_CCK_MSK 0x200\n\n \n#define RATE_MCS_GF_POS 10\n#define RATE_MCS_GF_MSK 0x400\n\n \n#define RATE_MCS_HT40_POS 11\n#define RATE_MCS_HT40_MSK 0x800\n\n \n#define RATE_MCS_DUP_POS 12\n#define RATE_MCS_DUP_MSK 0x1000\n\n \n#define RATE_MCS_SGI_POS 13\n#define RATE_MCS_SGI_MSK 0x2000\n\n \n#define RATE_MCS_ANT_POS\t14\n#define RATE_MCS_ANT_A_MSK\t0x04000\n#define RATE_MCS_ANT_B_MSK\t0x08000\n#define RATE_MCS_ANT_C_MSK\t0x10000\n#define RATE_MCS_ANT_AB_MSK\t(RATE_MCS_ANT_A_MSK | RATE_MCS_ANT_B_MSK)\n#define RATE_MCS_ANT_ABC_MSK\t(RATE_MCS_ANT_AB_MSK | RATE_MCS_ANT_C_MSK)\n#define RATE_ANT_NUM 3\n\n#define POWER_TABLE_NUM_ENTRIES\t\t\t33\n#define POWER_TABLE_NUM_HT_OFDM_ENTRIES\t\t32\n#define POWER_TABLE_CCK_ENTRY\t\t\t32\n\n#define IWL_PWR_NUM_HT_OFDM_ENTRIES\t\t24\n#define IWL_PWR_CCK_ENTRIES\t\t\t2\n\n \nstruct tx_power_dual_stream {\n\t__le32 dw;\n} __packed;\n\n \n#define IWLAGN_TX_POWER_AUTO 0x7f\n#define IWLAGN_TX_POWER_NO_CLOSED (0x1 << 6)\n\nstruct iwlagn_tx_power_dbm_cmd {\n\ts8 global_lmt;  \n\tu8 flags;\n\ts8 srv_chan_lmt;  \n\tu8 reserved;\n} __packed;\n\n \nstruct iwl_tx_ant_config_cmd {\n\t__le32 valid;\n} __packed;\n\n \n\n#define UCODE_VALID_OK\tcpu_to_le32(0x1)\n\n \n\n \nstruct iwl_error_event_table {\n\tu32 valid;\t\t \n\tu32 error_id;\t\t \n\tu32 pc;\t\t\t \n\tu32 blink1;\t\t \n\tu32 blink2;\t\t \n\tu32 ilink1;\t\t \n\tu32 ilink2;\t\t \n\tu32 data1;\t\t \n\tu32 data2;\t\t \n\tu32 line;\t\t \n\tu32 bcon_time;\t\t \n\tu32 tsf_low;\t\t \n\tu32 tsf_hi;\t\t \n\tu32 gp1;\t\t \n\tu32 gp2;\t\t \n\tu32 gp3;\t\t \n\tu32 ucode_ver;\t\t \n\tu32 hw_ver;\t\t \n\tu32 brd_ver;\t\t \n\tu32 log_pc;\t\t \n\tu32 frame_ptr;\t\t \n\tu32 stack_ptr;\t\t \n\tu32 hcmd;\t\t \n\tu32 isr0;\t\t \n\tu32 isr1;\t\t \n\tu32 isr2;\t\t \n\tu32 isr3;\t\t \n\tu32 isr4;\t\t \n\tu32 isr_pref;\t\t \n\tu32 wait_event;\t\t \n\tu32 l2p_control;\t \n\tu32 l2p_duration;\t \n\tu32 l2p_mhvalid;\t \n\tu32 l2p_addr_match;\t \n\tu32 lmpm_pmg_sel;\t \n\tu32 u_timestamp;\t \n\tu32 flow_handler;\t \n} __packed;\n\nstruct iwl_alive_resp {\n\tu8 ucode_minor;\n\tu8 ucode_major;\n\t__le16 reserved1;\n\tu8 sw_rev[8];\n\tu8 ver_type;\n\tu8 ver_subtype;\t\t\t \n\t__le16 reserved2;\n\t__le32 log_event_table_ptr;\t \n\t__le32 error_event_table_ptr;\t \n\t__le32 timestamp;\n\t__le32 is_valid;\n} __packed;\n\n \nstruct iwl_error_resp {\n\t__le32 error_type;\n\tu8 cmd_id;\n\tu8 reserved1;\n\t__le16 bad_cmd_seq_num;\n\t__le32 error_info;\n\t__le64 timestamp;\n} __packed;\n\n \n\n \n \nenum {\n\tRXON_DEV_TYPE_AP = 1,\n\tRXON_DEV_TYPE_ESS = 3,\n\tRXON_DEV_TYPE_IBSS = 4,\n\tRXON_DEV_TYPE_SNIFFER = 6,\n\tRXON_DEV_TYPE_CP = 7,\n\tRXON_DEV_TYPE_2STA = 8,\n\tRXON_DEV_TYPE_P2P = 9,\n};\n\n\n#define RXON_RX_CHAIN_DRIVER_FORCE_MSK\t\tcpu_to_le16(0x1 << 0)\n#define RXON_RX_CHAIN_DRIVER_FORCE_POS\t\t(0)\n#define RXON_RX_CHAIN_VALID_MSK\t\t\tcpu_to_le16(0x7 << 1)\n#define RXON_RX_CHAIN_VALID_POS\t\t\t(1)\n#define RXON_RX_CHAIN_FORCE_SEL_MSK\t\tcpu_to_le16(0x7 << 4)\n#define RXON_RX_CHAIN_FORCE_SEL_POS\t\t(4)\n#define RXON_RX_CHAIN_FORCE_MIMO_SEL_MSK\tcpu_to_le16(0x7 << 7)\n#define RXON_RX_CHAIN_FORCE_MIMO_SEL_POS\t(7)\n#define RXON_RX_CHAIN_CNT_MSK\t\t\tcpu_to_le16(0x3 << 10)\n#define RXON_RX_CHAIN_CNT_POS\t\t\t(10)\n#define RXON_RX_CHAIN_MIMO_CNT_MSK\t\tcpu_to_le16(0x3 << 12)\n#define RXON_RX_CHAIN_MIMO_CNT_POS\t\t(12)\n#define RXON_RX_CHAIN_MIMO_FORCE_MSK\t\tcpu_to_le16(0x1 << 14)\n#define RXON_RX_CHAIN_MIMO_FORCE_POS\t\t(14)\n\n \n \n#define RXON_FLG_BAND_24G_MSK           cpu_to_le32(1 << 0)\n#define RXON_FLG_CCK_MSK                cpu_to_le32(1 << 1)\n \n#define RXON_FLG_AUTO_DETECT_MSK        cpu_to_le32(1 << 2)\n \n#define RXON_FLG_TGG_PROTECT_MSK        cpu_to_le32(1 << 3)\n \n#define RXON_FLG_SHORT_SLOT_MSK          cpu_to_le32(1 << 4)\n#define RXON_FLG_SHORT_PREAMBLE_MSK     cpu_to_le32(1 << 5)\n \n#define RXON_FLG_DIS_DIV_MSK            cpu_to_le32(1 << 7)\n#define RXON_FLG_ANT_SEL_MSK            cpu_to_le32(0x0f00)\n#define RXON_FLG_ANT_A_MSK              cpu_to_le32(1 << 8)\n#define RXON_FLG_ANT_B_MSK              cpu_to_le32(1 << 9)\n \n#define RXON_FLG_RADAR_DETECT_MSK       cpu_to_le32(1 << 12)\n#define RXON_FLG_TGJ_NARROW_BAND_MSK    cpu_to_le32(1 << 13)\n \n#define RXON_FLG_TSF2HOST_MSK           cpu_to_le32(1 << 15)\n\n\n \n#define RXON_FLG_CTRL_CHANNEL_LOC_POS\t\t(22)\n#define RXON_FLG_CTRL_CHANNEL_LOC_HI_MSK\tcpu_to_le32(0x1 << 22)\n\n#define RXON_FLG_HT_OPERATING_MODE_POS\t\t(23)\n\n#define RXON_FLG_HT_PROT_MSK\t\t\tcpu_to_le32(0x1 << 23)\n#define RXON_FLG_HT40_PROT_MSK\t\t\tcpu_to_le32(0x2 << 23)\n\n#define RXON_FLG_CHANNEL_MODE_POS\t\t(25)\n#define RXON_FLG_CHANNEL_MODE_MSK\t\tcpu_to_le32(0x3 << 25)\n\n \nenum {\n\tCHANNEL_MODE_LEGACY = 0,\n\tCHANNEL_MODE_PURE_40 = 1,\n\tCHANNEL_MODE_MIXED = 2,\n\tCHANNEL_MODE_RESERVED = 3,\n};\n#define RXON_FLG_CHANNEL_MODE_LEGACY\tcpu_to_le32(CHANNEL_MODE_LEGACY << RXON_FLG_CHANNEL_MODE_POS)\n#define RXON_FLG_CHANNEL_MODE_PURE_40\tcpu_to_le32(CHANNEL_MODE_PURE_40 << RXON_FLG_CHANNEL_MODE_POS)\n#define RXON_FLG_CHANNEL_MODE_MIXED\tcpu_to_le32(CHANNEL_MODE_MIXED << RXON_FLG_CHANNEL_MODE_POS)\n\n \n#define RXON_FLG_SELF_CTS_EN\t\t\tcpu_to_le32(0x1<<30)\n\n \n \n#define RXON_FILTER_PROMISC_MSK         cpu_to_le32(1 << 0)\n \n#define RXON_FILTER_CTL2HOST_MSK        cpu_to_le32(1 << 1)\n \n#define RXON_FILTER_ACCEPT_GRP_MSK      cpu_to_le32(1 << 2)\n \n#define RXON_FILTER_DIS_DECRYPT_MSK     cpu_to_le32(1 << 3)\n \n#define RXON_FILTER_DIS_GRP_DECRYPT_MSK cpu_to_le32(1 << 4)\n \n#define RXON_FILTER_ASSOC_MSK           cpu_to_le32(1 << 5)\n \n#define RXON_FILTER_BCON_AWARE_MSK      cpu_to_le32(1 << 6)\n\n \n\nstruct iwl_rxon_cmd {\n\tu8 node_addr[6];\n\t__le16 reserved1;\n\tu8 bssid_addr[6];\n\t__le16 reserved2;\n\tu8 wlap_bssid_addr[6];\n\t__le16 reserved3;\n\tu8 dev_type;\n\tu8 air_propagation;\n\t__le16 rx_chain;\n\tu8 ofdm_basic_rates;\n\tu8 cck_basic_rates;\n\t__le16 assoc_id;\n\t__le32 flags;\n\t__le32 filter_flags;\n\t__le16 channel;\n\tu8 ofdm_ht_single_stream_basic_rates;\n\tu8 ofdm_ht_dual_stream_basic_rates;\n\tu8 ofdm_ht_triple_stream_basic_rates;\n\tu8 reserved5;\n\t__le16 acquisition_data;\n\t__le16 reserved6;\n} __packed;\n\n \nstruct iwl_rxon_assoc_cmd {\n\t__le32 flags;\n\t__le32 filter_flags;\n\tu8 ofdm_basic_rates;\n\tu8 cck_basic_rates;\n\t__le16 reserved1;\n\tu8 ofdm_ht_single_stream_basic_rates;\n\tu8 ofdm_ht_dual_stream_basic_rates;\n\tu8 ofdm_ht_triple_stream_basic_rates;\n\tu8 reserved2;\n\t__le16 rx_chain_select_flags;\n\t__le16 acquisition_data;\n\t__le32 reserved3;\n} __packed;\n\n#define IWL_CONN_MAX_LISTEN_INTERVAL\t10\n#define IWL_MAX_UCODE_BEACON_INTERVAL\t4  \n\n \nstruct iwl_rxon_time_cmd {\n\t__le64 timestamp;\n\t__le16 beacon_interval;\n\t__le16 atim_window;\n\t__le32 beacon_init_val;\n\t__le16 listen_interval;\n\tu8 dtim_period;\n\tu8 delta_cp_bss_tbtts;\n} __packed;\n\n \n \nstruct iwl5000_channel_switch_cmd {\n\tu8 band;\n\tu8 expect_beacon;\n\t__le16 channel;\n\t__le32 rxon_flags;\n\t__le32 rxon_filter_flags;\n\t__le32 switch_time;\n\t__le32 reserved[2][IWL_PWR_NUM_HT_OFDM_ENTRIES + IWL_PWR_CCK_ENTRIES];\n} __packed;\n\n \nstruct iwl6000_channel_switch_cmd {\n\tu8 band;\n\tu8 expect_beacon;\n\t__le16 channel;\n\t__le32 rxon_flags;\n\t__le32 rxon_filter_flags;\n\t__le32 switch_time;\n\t__le32 reserved[3][IWL_PWR_NUM_HT_OFDM_ENTRIES + IWL_PWR_CCK_ENTRIES];\n} __packed;\n\n \nstruct iwl_csa_notification {\n\t__le16 band;\n\t__le16 channel;\n\t__le32 status;\t\t \n} __packed;\n\n \n\n \nstruct iwl_ac_qos {\n\t__le16 cw_min;\n\t__le16 cw_max;\n\tu8 aifsn;\n\tu8 reserved1;\n\t__le16 edca_txop;\n} __packed;\n\n \n#define QOS_PARAM_FLG_UPDATE_EDCA_MSK\tcpu_to_le32(0x01)\n#define QOS_PARAM_FLG_TGN_MSK\t\tcpu_to_le32(0x02)\n#define QOS_PARAM_FLG_TXOP_TYPE_MSK\tcpu_to_le32(0x10)\n\n \n#define AC_NUM                4\n\n \nstruct iwl_qosparam_cmd {\n\t__le32 qos_flags;\n\tstruct iwl_ac_qos ac[AC_NUM];\n} __packed;\n\n \n \n\n \n#define\tIWL_AP_ID\t\t0\n#define\tIWL_AP_ID_PAN\t\t1\n#define\tIWL_STA_ID\t\t2\n#define IWLAGN_PAN_BCAST_ID\t14\n#define IWLAGN_BROADCAST_ID\t15\n#define\tIWLAGN_STATION_COUNT\t16\n\n#define IWL_TID_NON_QOS IWL_MAX_TID_COUNT\n\n#define STA_FLG_TX_RATE_MSK\t\tcpu_to_le32(1 << 2)\n#define STA_FLG_PWR_SAVE_MSK\t\tcpu_to_le32(1 << 8)\n#define STA_FLG_PAN_STATION\t\tcpu_to_le32(1 << 13)\n#define STA_FLG_RTS_MIMO_PROT_MSK\tcpu_to_le32(1 << 17)\n#define STA_FLG_AGG_MPDU_8US_MSK\tcpu_to_le32(1 << 18)\n#define STA_FLG_MAX_AGG_SIZE_POS\t(19)\n#define STA_FLG_MAX_AGG_SIZE_MSK\tcpu_to_le32(3 << 19)\n#define STA_FLG_HT40_EN_MSK\t\tcpu_to_le32(1 << 21)\n#define STA_FLG_MIMO_DIS_MSK\t\tcpu_to_le32(1 << 22)\n#define STA_FLG_AGG_MPDU_DENSITY_POS\t(23)\n#define STA_FLG_AGG_MPDU_DENSITY_MSK\tcpu_to_le32(7 << 23)\n\n \n#define STA_CONTROL_MODIFY_MSK\t\t0x01\n\n \n#define STA_KEY_FLG_ENCRYPT_MSK\tcpu_to_le16(0x0007)\n#define STA_KEY_FLG_NO_ENC\tcpu_to_le16(0x0000)\n#define STA_KEY_FLG_WEP\t\tcpu_to_le16(0x0001)\n#define STA_KEY_FLG_CCMP\tcpu_to_le16(0x0002)\n#define STA_KEY_FLG_TKIP\tcpu_to_le16(0x0003)\n\n#define STA_KEY_FLG_KEYID_POS\t8\n#define STA_KEY_FLG_INVALID \tcpu_to_le16(0x0800)\n \n#define STA_KEY_FLG_MAP_KEY_MSK\tcpu_to_le16(0x0008)\n\n \n#define STA_KEY_FLG_KEY_SIZE_MSK     cpu_to_le16(0x1000)\n#define STA_KEY_MULTICAST_MSK        cpu_to_le16(0x4000)\n#define STA_KEY_MAX_NUM\t\t8\n#define STA_KEY_MAX_NUM_PAN\t16\n \n#define IWLAGN_HW_KEY_DEFAULT\t0xfe\n\n \n#define\tSTA_MODIFY_KEY_MASK\t\t0x01\n#define\tSTA_MODIFY_TID_DISABLE_TX\t0x02\n#define\tSTA_MODIFY_TX_RATE_MSK\t\t0x04\n#define STA_MODIFY_ADDBA_TID_MSK\t0x08\n#define STA_MODIFY_DELBA_TID_MSK\t0x10\n#define STA_MODIFY_SLEEP_TX_COUNT_MSK\t0x20\n\n \nstruct iwl_keyinfo {\n\t__le16 key_flags;\n\tu8 tkip_rx_tsc_byte2;\t \n\tu8 reserved1;\n\t__le16 tkip_rx_ttak[5];\t \n\tu8 key_offset;\n\tu8 reserved2;\n\tu8 key[16];\t\t \n\t__le64 tx_secur_seq_cnt;\n\t__le64 hw_tkip_mic_rx_key;\n\t__le64 hw_tkip_mic_tx_key;\n} __packed;\n\n \nstruct sta_id_modify {\n\tu8 addr[ETH_ALEN];\n\t__le16 reserved1;\n\tu8 sta_id;\n\tu8 modify_mask;\n\t__le16 reserved2;\n} __packed;\n\n \n\nstruct iwl_addsta_cmd {\n\tu8 mode;\t\t \n\tu8 reserved[3];\n\tstruct sta_id_modify sta;\n\tstruct iwl_keyinfo key;\n\t__le32 station_flags;\t\t \n\t__le32 station_flags_msk;\t \n\n\t \n\t__le16 tid_disable_tx;\n\t__le16 legacy_reserved;\n\n\t \n\tu8 add_immediate_ba_tid;\n\n\t \n\tu8 remove_immediate_ba_tid;\n\n\t \n\t__le16 add_immediate_ba_ssn;\n\n\t \n\t__le16 sleep_tx_count;\n\n\t__le16 reserved2;\n} __packed;\n\n\n#define ADD_STA_SUCCESS_MSK\t\t0x1\n#define ADD_STA_NO_ROOM_IN_TABLE\t0x2\n#define ADD_STA_NO_BLOCK_ACK_RESOURCE\t0x4\n#define ADD_STA_MODIFY_NON_EXIST_STA\t0x8\n \nstruct iwl_add_sta_resp {\n\tu8 status;\t \n} __packed;\n\n#define REM_STA_SUCCESS_MSK              0x1\n \nstruct iwl_rem_sta_resp {\n\tu8 status;\n} __packed;\n\n \nstruct iwl_rem_sta_cmd {\n\tu8 num_sta;      \n\tu8 reserved[3];\n\tu8 addr[ETH_ALEN];  \n\tu8 reserved2[2];\n} __packed;\n\n\n \n#define IWL_SCD_BK_MSK\t\t\tBIT(0)\n#define IWL_SCD_BE_MSK\t\t\tBIT(1)\n#define IWL_SCD_VI_MSK\t\t\tBIT(2)\n#define IWL_SCD_VO_MSK\t\t\tBIT(3)\n#define IWL_SCD_MGMT_MSK\t\tBIT(3)\n\n \n#define IWL_PAN_SCD_BK_MSK\t\tBIT(4)\n#define IWL_PAN_SCD_BE_MSK\t\tBIT(5)\n#define IWL_PAN_SCD_VI_MSK\t\tBIT(6)\n#define IWL_PAN_SCD_VO_MSK\t\tBIT(7)\n#define IWL_PAN_SCD_MGMT_MSK\t\tBIT(7)\n#define IWL_PAN_SCD_MULTICAST_MSK\tBIT(8)\n\n#define IWL_AGG_TX_QUEUE_MSK\t\t0xffc00\n\n#define IWL_DROP_ALL\t\t\tBIT(1)\n\n \nstruct iwl_txfifo_flush_cmd_v3 {\n\t__le32 queue_control;\n\t__le16 flush_control;\n\t__le16 reserved;\n} __packed;\n\nstruct iwl_txfifo_flush_cmd_v2 {\n\t__le16 queue_control;\n\t__le16 flush_control;\n} __packed;\n\n \nstruct iwl_wep_key {\n\tu8 key_index;\n\tu8 key_offset;\n\tu8 reserved1[2];\n\tu8 key_size;\n\tu8 reserved2[3];\n\tu8 key[16];\n} __packed;\n\nstruct iwl_wep_cmd {\n\tu8 num_keys;\n\tu8 global_key_type;\n\tu8 flags;\n\tu8 reserved;\n\tstruct iwl_wep_key key[];\n} __packed;\n\n#define WEP_KEY_WEP_TYPE 1\n#define WEP_KEYS_MAX 4\n#define WEP_INVALID_OFFSET 0xff\n#define WEP_KEY_LEN_64 5\n#define WEP_KEY_LEN_128 13\n\n \n\n#define RX_RES_STATUS_NO_CRC32_ERROR\tcpu_to_le32(1 << 0)\n#define RX_RES_STATUS_NO_RXE_OVERFLOW\tcpu_to_le32(1 << 1)\n\n#define RX_RES_PHY_FLAGS_BAND_24_MSK\tcpu_to_le16(1 << 0)\n#define RX_RES_PHY_FLAGS_MOD_CCK_MSK\t\tcpu_to_le16(1 << 1)\n#define RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK\tcpu_to_le16(1 << 2)\n#define RX_RES_PHY_FLAGS_NARROW_BAND_MSK\tcpu_to_le16(1 << 3)\n#define RX_RES_PHY_FLAGS_ANTENNA_MSK\t\t0x70\n#define RX_RES_PHY_FLAGS_ANTENNA_POS\t\t4\n#define RX_RES_PHY_FLAGS_AGG_MSK\t\tcpu_to_le16(1 << 7)\n\n#define RX_RES_STATUS_SEC_TYPE_MSK\t(0x7 << 8)\n#define RX_RES_STATUS_SEC_TYPE_NONE\t(0x0 << 8)\n#define RX_RES_STATUS_SEC_TYPE_WEP\t(0x1 << 8)\n#define RX_RES_STATUS_SEC_TYPE_CCMP\t(0x2 << 8)\n#define RX_RES_STATUS_SEC_TYPE_TKIP\t(0x3 << 8)\n#define\tRX_RES_STATUS_SEC_TYPE_ERR\t(0x7 << 8)\n\n#define RX_RES_STATUS_STATION_FOUND\t(1<<6)\n#define RX_RES_STATUS_NO_STATION_INFO_MISMATCH\t(1<<7)\n\n#define RX_RES_STATUS_DECRYPT_TYPE_MSK\t(0x3 << 11)\n#define RX_RES_STATUS_NOT_DECRYPT\t(0x0 << 11)\n#define RX_RES_STATUS_DECRYPT_OK\t(0x3 << 11)\n#define RX_RES_STATUS_BAD_ICV_MIC\t(0x1 << 11)\n#define RX_RES_STATUS_BAD_KEY_TTAK\t(0x2 << 11)\n\n#define RX_MPDU_RES_STATUS_ICV_OK\t(0x20)\n#define RX_MPDU_RES_STATUS_MIC_OK\t(0x40)\n#define RX_MPDU_RES_STATUS_TTAK_OK\t(1 << 7)\n#define RX_MPDU_RES_STATUS_DEC_DONE_MSK\t(0x800)\n\n\n#define IWLAGN_RX_RES_PHY_CNT 8\n#define IWLAGN_RX_RES_AGC_IDX     1\n#define IWLAGN_RX_RES_RSSI_AB_IDX 2\n#define IWLAGN_RX_RES_RSSI_C_IDX  3\n#define IWLAGN_OFDM_AGC_MSK 0xfe00\n#define IWLAGN_OFDM_AGC_BIT_POS 9\n#define IWLAGN_OFDM_RSSI_INBAND_A_BITMSK 0x00ff\n#define IWLAGN_OFDM_RSSI_ALLBAND_A_BITMSK 0xff00\n#define IWLAGN_OFDM_RSSI_A_BIT_POS 0\n#define IWLAGN_OFDM_RSSI_INBAND_B_BITMSK 0xff0000\n#define IWLAGN_OFDM_RSSI_ALLBAND_B_BITMSK 0xff000000\n#define IWLAGN_OFDM_RSSI_B_BIT_POS 16\n#define IWLAGN_OFDM_RSSI_INBAND_C_BITMSK 0x00ff\n#define IWLAGN_OFDM_RSSI_ALLBAND_C_BITMSK 0xff00\n#define IWLAGN_OFDM_RSSI_C_BIT_POS 0\n\nstruct iwlagn_non_cfg_phy {\n\t__le32 non_cfg_phy[IWLAGN_RX_RES_PHY_CNT];   \n} __packed;\n\n\n \nstruct iwl_rx_phy_res {\n\tu8 non_cfg_phy_cnt;      \n\tu8 cfg_phy_cnt;\t\t \n\tu8 stat_id;\t\t \n\tu8 reserved1;\n\t__le64 timestamp;\t \n\t__le32 beacon_time_stamp;  \n\t__le16 phy_flags;\t \n\t__le16 channel;\t\t \n\tu8 non_cfg_phy_buf[32];  \n\t__le32 rate_n_flags;\t \n\t__le16 byte_count;\t \n\t__le16 frame_time;\t \n} __packed;\n\nstruct iwl_rx_mpdu_res_start {\n\t__le16 byte_count;\n\t__le16 reserved;\n} __packed;\n\n\n \n\n \n\n \n#define TX_CMD_FLG_PROT_REQUIRE_MSK cpu_to_le32(1 << 0)\n\n \n#define TX_CMD_FLG_ACK_MSK cpu_to_le32(1 << 3)\n\n \n#define TX_CMD_FLG_STA_RATE_MSK cpu_to_le32(1 << 4)\n\n \n#define TX_CMD_FLG_IMM_BA_RSP_MASK  cpu_to_le32(1 << 6)\n\n \n#define TX_CMD_FLG_ANT_SEL_MSK cpu_to_le32(0xf00)\n\n \n#define TX_CMD_FLG_IGNORE_BT cpu_to_le32(1 << 12)\n\n \n#define TX_CMD_FLG_SEQ_CTL_MSK cpu_to_le32(1 << 13)\n\n \n#define TX_CMD_FLG_MORE_FRAG_MSK cpu_to_le32(1 << 14)\n\n \n#define TX_CMD_FLG_TSF_MSK cpu_to_le32(1 << 16)\n\n \n#define TX_CMD_FLG_MH_PAD_MSK cpu_to_le32(1 << 20)\n\n \n#define TX_CMD_FLG_AGG_CCMP_MSK cpu_to_le32(1 << 22)\n\n \n#define TX_CMD_FLG_DUR_MSK cpu_to_le32(1 << 25)\n\n\n \n#define TX_CMD_SEC_WEP  \t0x01\n#define TX_CMD_SEC_CCM  \t0x02\n#define TX_CMD_SEC_TKIP\t\t0x03\n#define TX_CMD_SEC_MSK\t\t0x03\n#define TX_CMD_SEC_SHIFT\t6\n#define TX_CMD_SEC_KEY128\t0x08\n\n \n\n \nstruct iwl_dram_scratch {\n\tu8 try_cnt;\t\t \n\tu8 bt_kill_cnt;\t\t \n\t__le16 reserved;\n} __packed;\n\nstruct iwl_tx_cmd {\n\t \n\t__le16 len;\n\n\t \n\t__le16 next_frame_len;\n\n\t__le32 tx_flags;\t \n\n\t \n\tstruct iwl_dram_scratch scratch;\n\n\t \n\t__le32 rate_n_flags;\t \n\n\t \n\tu8 sta_id;\n\n\t \n\tu8 sec_ctl;\t\t \n\n\t \n\tu8 initial_rate_index;\n\tu8 reserved;\n\tu8 key[16];\n\t__le16 next_frame_flags;\n\t__le16 reserved2;\n\tunion {\n\t\t__le32 life_time;\n\t\t__le32 attempt;\n\t} stop_time;\n\n\t \n\t__le32 dram_lsb_ptr;\n\tu8 dram_msb_ptr;\n\n\tu8 rts_retry_limit;\t \n\tu8 data_retry_limit;\t \n\tu8 tid_tspec;\n\tunion {\n\t\t__le16 pm_frame_timeout;\n\t\t__le16 attempt_duration;\n\t} timeout;\n\n\t \n\t__le16 driver_txop;\n\n\t \n\tunion {\n\t\tDECLARE_FLEX_ARRAY(u8, payload);\n\t\tDECLARE_FLEX_ARRAY(struct ieee80211_hdr, hdr);\n\t};\n} __packed;\n\n \nenum {\n\tTX_STATUS_SUCCESS = 0x01,\n\tTX_STATUS_DIRECT_DONE = 0x02,\n\t \n\tTX_STATUS_POSTPONE_DELAY = 0x40,\n\tTX_STATUS_POSTPONE_FEW_BYTES = 0x41,\n\tTX_STATUS_POSTPONE_BT_PRIO = 0x42,\n\tTX_STATUS_POSTPONE_QUIET_PERIOD = 0x43,\n\tTX_STATUS_POSTPONE_CALC_TTAK = 0x44,\n\t \n\tTX_STATUS_FAIL_INTERNAL_CROSSED_RETRY = 0x81,\n\tTX_STATUS_FAIL_SHORT_LIMIT = 0x82,\n\tTX_STATUS_FAIL_LONG_LIMIT = 0x83,\n\tTX_STATUS_FAIL_FIFO_UNDERRUN = 0x84,\n\tTX_STATUS_FAIL_DRAIN_FLOW = 0x85,\n\tTX_STATUS_FAIL_RFKILL_FLUSH = 0x86,\n\tTX_STATUS_FAIL_LIFE_EXPIRE = 0x87,\n\tTX_STATUS_FAIL_DEST_PS = 0x88,\n\tTX_STATUS_FAIL_HOST_ABORTED = 0x89,\n\tTX_STATUS_FAIL_BT_RETRY = 0x8a,\n\tTX_STATUS_FAIL_STA_INVALID = 0x8b,\n\tTX_STATUS_FAIL_FRAG_DROPPED = 0x8c,\n\tTX_STATUS_FAIL_TID_DISABLE = 0x8d,\n\tTX_STATUS_FAIL_FIFO_FLUSHED = 0x8e,\n\tTX_STATUS_FAIL_INSUFFICIENT_CF_POLL = 0x8f,\n\tTX_STATUS_FAIL_PASSIVE_NO_RX = 0x90,\n\tTX_STATUS_FAIL_NO_BEACON_ON_RADAR = 0x91,\n};\n\n#define\tTX_PACKET_MODE_REGULAR\t\t0x0000\n#define\tTX_PACKET_MODE_BURST_SEQ\t0x0100\n#define\tTX_PACKET_MODE_BURST_FIRST\t0x0200\n\nenum {\n\tTX_POWER_PA_NOT_ACTIVE = 0x0,\n};\n\nenum {\n\tTX_STATUS_MSK = 0x000000ff,\t\t \n\tTX_STATUS_DELAY_MSK = 0x00000040,\n\tTX_STATUS_ABORT_MSK = 0x00000080,\n\tTX_PACKET_MODE_MSK = 0x0000ff00,\t \n\tTX_FIFO_NUMBER_MSK = 0x00070000,\t \n\tTX_RESERVED = 0x00780000,\t\t \n\tTX_POWER_PA_DETECT_MSK = 0x7f800000,\t \n\tTX_ABORT_REQUIRED_MSK = 0x80000000,\t \n};\n\n \n\nenum {\n\tAGG_TX_STATE_TRANSMITTED = 0x00,\n\tAGG_TX_STATE_UNDERRUN_MSK = 0x01,\n\tAGG_TX_STATE_BT_PRIO_MSK = 0x02,\n\tAGG_TX_STATE_FEW_BYTES_MSK = 0x04,\n\tAGG_TX_STATE_ABORT_MSK = 0x08,\n\tAGG_TX_STATE_LAST_SENT_TTL_MSK = 0x10,\n\tAGG_TX_STATE_LAST_SENT_TRY_CNT_MSK = 0x20,\n\tAGG_TX_STATE_LAST_SENT_BT_KILL_MSK = 0x40,\n\tAGG_TX_STATE_SCD_QUERY_MSK = 0x80,\n\tAGG_TX_STATE_TEST_BAD_CRC32_MSK = 0x100,\n\tAGG_TX_STATE_RESPONSE_MSK = 0x1ff,\n\tAGG_TX_STATE_DUMP_TX_MSK = 0x200,\n\tAGG_TX_STATE_DELAY_TX_MSK = 0x400\n};\n\n#define AGG_TX_STATUS_MSK\t0x00000fff\t \n#define AGG_TX_TRY_MSK\t\t0x0000f000\t \n#define AGG_TX_TRY_POS\t\t12\n\n#define AGG_TX_STATE_LAST_SENT_MSK  (AGG_TX_STATE_LAST_SENT_TTL_MSK | \\\n\t\t\t\t     AGG_TX_STATE_LAST_SENT_TRY_CNT_MSK | \\\n\t\t\t\t     AGG_TX_STATE_LAST_SENT_BT_KILL_MSK)\n\n \n#define AGG_TX_STATE_TRY_CNT_POS 12\n#define AGG_TX_STATE_TRY_CNT_MSK 0xf000\n\n \n#define AGG_TX_STATE_SEQ_NUM_POS 16\n#define AGG_TX_STATE_SEQ_NUM_MSK 0xffff0000\n\n \nstruct agg_tx_status {\n\t__le16 status;\n\t__le16 sequence;\n} __packed;\n\n \n#define IWLAGN_TX_RES_TID_POS\t0\n#define IWLAGN_TX_RES_TID_MSK\t0x0f\n#define IWLAGN_TX_RES_RA_POS\t4\n#define IWLAGN_TX_RES_RA_MSK\t0xf0\n\nstruct iwlagn_tx_resp {\n\tu8 frame_count;\t\t \n\tu8 bt_kill_count;\t \n\tu8 failure_rts;\t\t \n\tu8 failure_frame;\t \n\n\t \n\t__le32 rate_n_flags;\t \n\n\t \n\t__le16 wireless_media_time;\t \n\n\tu8 pa_status;\t\t \n\tu8 pa_integ_res_a[3];\n\tu8 pa_integ_res_b[3];\n\tu8 pa_integ_res_C[3];\n\n\t__le32 tfd_info;\n\t__le16 seq_ctl;\n\t__le16 byte_cnt;\n\tu8 tlc_info;\n\tu8 ra_tid;\t\t \n\t__le16 frame_ctrl;\n\t \n\tstruct agg_tx_status status;\t \n} __packed;\n \nstruct iwl_compressed_ba_resp {\n\t__le32 sta_addr_lo32;\n\t__le16 sta_addr_hi16;\n\t__le16 reserved;\n\n\t \n\tu8 sta_id;\n\tu8 tid;\n\t__le16 seq_ctl;\n\t__le64 bitmap;\n\t__le16 scd_flow;\n\t__le16 scd_ssn;\n\tu8 txed;\t \n\tu8 txed_2_done;  \n\t__le16 reserved1;\n} __packed;\n\n \n\n \n#define  LINK_QUAL_FLAGS_SET_STA_TLC_RTS_MSK\t(1 << 0)\n\n \n#define  LINK_QUAL_AC_NUM AC_NUM\n\n \n#define  LINK_QUAL_MAX_RETRY_NUM 16\n\n \n#define  LINK_QUAL_ANT_A_MSK (1 << 0)\n#define  LINK_QUAL_ANT_B_MSK (1 << 1)\n#define  LINK_QUAL_ANT_MSK   (LINK_QUAL_ANT_A_MSK|LINK_QUAL_ANT_B_MSK)\n\n\n \nstruct iwl_link_qual_general_params {\n\tu8 flags;\n\n\t \n\tu8 mimo_delimiter;\n\n\t \n\tu8 single_stream_ant_msk;\t \n\n\t \n\tu8 dual_stream_ant_msk;\t\t \n\n\t \n\tu8 start_rate_index[LINK_QUAL_AC_NUM];\n} __packed;\n\n#define LINK_QUAL_AGG_TIME_LIMIT_DEF\t(4000)  \n#define LINK_QUAL_AGG_TIME_LIMIT_MAX\t(8000)\n#define LINK_QUAL_AGG_TIME_LIMIT_MIN\t(100)\n\n#define LINK_QUAL_AGG_DISABLE_START_DEF\t(3)\n#define LINK_QUAL_AGG_DISABLE_START_MAX\t(255)\n#define LINK_QUAL_AGG_DISABLE_START_MIN\t(0)\n\n#define LINK_QUAL_AGG_FRAME_LIMIT_DEF\t(63)\n#define LINK_QUAL_AGG_FRAME_LIMIT_MAX\t(63)\n#define LINK_QUAL_AGG_FRAME_LIMIT_MIN\t(0)\n\n \nstruct iwl_link_qual_agg_params {\n\n\t \n\t__le16 agg_time_limit;\n\n\t \n\tu8 agg_dis_start_th;\n\n\t \n\tu8 agg_frame_cnt_limit;\n\n\t__le32 reserved;\n} __packed;\n\n \nstruct iwl_link_quality_cmd {\n\n\t \n\tu8 sta_id;\n\tu8 reserved1;\n\t__le16 control;\t\t \n\tstruct iwl_link_qual_general_params general_params;\n\tstruct iwl_link_qual_agg_params agg_params;\n\n\t \n\tstruct {\n\t\t__le32 rate_n_flags;\t \n\t} rs_table[LINK_QUAL_MAX_RETRY_NUM];\n\t__le32 reserved2;\n} __packed;\n\n \n#define BT_COEX_DISABLE (0x0)\n#define BT_ENABLE_CHANNEL_ANNOUNCE BIT(0)\n#define BT_ENABLE_PRIORITY\t   BIT(1)\n#define BT_ENABLE_2_WIRE\t   BIT(2)\n\n#define BT_COEX_DISABLE (0x0)\n#define BT_COEX_ENABLE  (BT_ENABLE_CHANNEL_ANNOUNCE | BT_ENABLE_PRIORITY)\n\n#define BT_LEAD_TIME_MIN (0x0)\n#define BT_LEAD_TIME_DEF (0x1E)\n#define BT_LEAD_TIME_MAX (0xFF)\n\n#define BT_MAX_KILL_MIN (0x1)\n#define BT_MAX_KILL_DEF (0x5)\n#define BT_MAX_KILL_MAX (0xFF)\n\n#define BT_DURATION_LIMIT_DEF\t625\n#define BT_DURATION_LIMIT_MAX\t1250\n#define BT_DURATION_LIMIT_MIN\t625\n\n#define BT_ON_THRESHOLD_DEF\t4\n#define BT_ON_THRESHOLD_MAX\t1000\n#define BT_ON_THRESHOLD_MIN\t1\n\n#define BT_FRAG_THRESHOLD_DEF\t0\n#define BT_FRAG_THRESHOLD_MAX\t0\n#define BT_FRAG_THRESHOLD_MIN\t0\n\n#define BT_AGG_THRESHOLD_DEF\t1200\n#define BT_AGG_THRESHOLD_MAX\t8000\n#define BT_AGG_THRESHOLD_MIN\t400\n\n \nstruct iwl_bt_cmd {\n\tu8 flags;\n\tu8 lead_time;\n\tu8 max_kill;\n\tu8 reserved;\n\t__le32 kill_ack_mask;\n\t__le32 kill_cts_mask;\n} __packed;\n\n#define IWLAGN_BT_FLAG_CHANNEL_INHIBITION\tBIT(0)\n\n#define IWLAGN_BT_FLAG_COEX_MODE_MASK\t\t(BIT(3)|BIT(4)|BIT(5))\n#define IWLAGN_BT_FLAG_COEX_MODE_SHIFT\t\t3\n#define IWLAGN_BT_FLAG_COEX_MODE_DISABLED\t0\n#define IWLAGN_BT_FLAG_COEX_MODE_LEGACY_2W\t1\n#define IWLAGN_BT_FLAG_COEX_MODE_3W\t\t2\n#define IWLAGN_BT_FLAG_COEX_MODE_4W\t\t3\n\n#define IWLAGN_BT_FLAG_UCODE_DEFAULT\t\tBIT(6)\n \n#define IWLAGN_BT_FLAG_SYNC_2_BT_DISABLE\tBIT(7)\n\n#define IWLAGN_BT_PSP_MIN_RSSI_THRESHOLD\t-75  \n#define IWLAGN_BT_PSP_MAX_RSSI_THRESHOLD\t-65  \n\n#define IWLAGN_BT_PRIO_BOOST_MAX\t0xFF\n#define IWLAGN_BT_PRIO_BOOST_MIN\t0x00\n#define IWLAGN_BT_PRIO_BOOST_DEFAULT\t0xF0\n#define IWLAGN_BT_PRIO_BOOST_DEFAULT32\t0xF0F0F0F0\n\n#define IWLAGN_BT_MAX_KILL_DEFAULT\t5\n\n#define IWLAGN_BT3_T7_DEFAULT\t\t1\n\nenum iwl_bt_kill_idx {\n\tIWL_BT_KILL_DEFAULT = 0,\n\tIWL_BT_KILL_OVERRIDE = 1,\n\tIWL_BT_KILL_REDUCE = 2,\n};\n\n#define IWLAGN_BT_KILL_ACK_MASK_DEFAULT\tcpu_to_le32(0xffff0000)\n#define IWLAGN_BT_KILL_CTS_MASK_DEFAULT\tcpu_to_le32(0xffff0000)\n#define IWLAGN_BT_KILL_ACK_CTS_MASK_SCO\tcpu_to_le32(0xffffffff)\n#define IWLAGN_BT_KILL_ACK_CTS_MASK_REDUCE\tcpu_to_le32(0)\n\n#define IWLAGN_BT3_PRIO_SAMPLE_DEFAULT\t2\n\n#define IWLAGN_BT3_T2_DEFAULT\t\t0xc\n\n#define IWLAGN_BT_VALID_ENABLE_FLAGS\tcpu_to_le16(BIT(0))\n#define IWLAGN_BT_VALID_BOOST\t\tcpu_to_le16(BIT(1))\n#define IWLAGN_BT_VALID_MAX_KILL\tcpu_to_le16(BIT(2))\n#define IWLAGN_BT_VALID_3W_TIMERS\tcpu_to_le16(BIT(3))\n#define IWLAGN_BT_VALID_KILL_ACK_MASK\tcpu_to_le16(BIT(4))\n#define IWLAGN_BT_VALID_KILL_CTS_MASK\tcpu_to_le16(BIT(5))\n#define IWLAGN_BT_VALID_REDUCED_TX_PWR\tcpu_to_le16(BIT(6))\n#define IWLAGN_BT_VALID_3W_LUT\t\tcpu_to_le16(BIT(7))\n\n#define IWLAGN_BT_ALL_VALID_MSK\t\t(IWLAGN_BT_VALID_ENABLE_FLAGS | \\\n\t\t\t\t\tIWLAGN_BT_VALID_BOOST | \\\n\t\t\t\t\tIWLAGN_BT_VALID_MAX_KILL | \\\n\t\t\t\t\tIWLAGN_BT_VALID_3W_TIMERS | \\\n\t\t\t\t\tIWLAGN_BT_VALID_KILL_ACK_MASK | \\\n\t\t\t\t\tIWLAGN_BT_VALID_KILL_CTS_MASK | \\\n\t\t\t\t\tIWLAGN_BT_VALID_REDUCED_TX_PWR | \\\n\t\t\t\t\tIWLAGN_BT_VALID_3W_LUT)\n\n#define IWLAGN_BT_REDUCED_TX_PWR\tBIT(0)\n\n#define IWLAGN_BT_DECISION_LUT_SIZE\t12\n\nstruct iwl_basic_bt_cmd {\n\tu8 flags;\n\tu8 ledtime;  \n\tu8 max_kill;\n\tu8 bt3_timer_t7_value;\n\t__le32 kill_ack_mask;\n\t__le32 kill_cts_mask;\n\tu8 bt3_prio_sample_time;\n\tu8 bt3_timer_t2_value;\n\t__le16 bt4_reaction_time;  \n\t__le32 bt3_lookup_table[IWLAGN_BT_DECISION_LUT_SIZE];\n\t \n\tu8 reduce_txpower;\n\tu8 reserved;\n\t__le16 valid;\n};\n\nstruct iwl_bt_cmd_v1 {\n\tstruct iwl_basic_bt_cmd basic;\n\tu8 prio_boost;\n\t \n\tu8 tx_prio_boost;\t \n\t__le16 rx_prio_boost;\t \n};\n\nstruct iwl_bt_cmd_v2 {\n\tstruct iwl_basic_bt_cmd basic;\n\t__le32 prio_boost;\n\t \n\tu8 reserved;\n\tu8 tx_prio_boost;\t \n\t__le16 rx_prio_boost;\t \n};\n\n#define IWLAGN_BT_SCO_ACTIVE\tcpu_to_le32(BIT(0))\n\nstruct iwlagn_bt_sco_cmd {\n\t__le32 flags;\n};\n\n \n\n \n#define MEASUREMENT_FILTER_FLAG (RXON_FILTER_PROMISC_MSK         | \\\n\t\t\t\t RXON_FILTER_CTL2HOST_MSK        | \\\n\t\t\t\t RXON_FILTER_ACCEPT_GRP_MSK      | \\\n\t\t\t\t RXON_FILTER_DIS_DECRYPT_MSK     | \\\n\t\t\t\t RXON_FILTER_DIS_GRP_DECRYPT_MSK | \\\n\t\t\t\t RXON_FILTER_ASSOC_MSK           | \\\n\t\t\t\t RXON_FILTER_BCON_AWARE_MSK)\n\nstruct iwl_measure_channel {\n\t__le32 duration;\t \n\tu8 channel;\t\t \n\tu8 type;\t\t \n\t__le16 reserved;\n} __packed;\n\n \nstruct iwl_spectrum_cmd {\n\t__le16 len;\t\t \n\tu8 token;\t\t \n\tu8 id;\t\t\t \n\tu8 origin;\t\t \n\tu8 periodic;\t\t \n\t__le16 path_loss_timeout;\n\t__le32 start_time;\t \n\t__le32 reserved2;\n\t__le32 flags;\t\t \n\t__le32 filter_flags;\t \n\t__le16 channel_count;\t \n\t__le16 reserved3;\n\tstruct iwl_measure_channel channels[10];\n} __packed;\n\n \nstruct iwl_spectrum_resp {\n\tu8 token;\n\tu8 id;\t\t\t \n\t__le16 status;\t\t \n} __packed;\n\nenum iwl_measurement_state {\n\tIWL_MEASUREMENT_START = 0,\n\tIWL_MEASUREMENT_STOP = 1,\n};\n\nenum iwl_measurement_status {\n\tIWL_MEASUREMENT_OK = 0,\n\tIWL_MEASUREMENT_CONCURRENT = 1,\n\tIWL_MEASUREMENT_CSA_CONFLICT = 2,\n\tIWL_MEASUREMENT_TGH_CONFLICT = 3,\n\t \n\tIWL_MEASUREMENT_STOPPED = 6,\n\tIWL_MEASUREMENT_TIMEOUT = 7,\n\tIWL_MEASUREMENT_PERIODIC_FAILED = 8,\n};\n\n#define NUM_ELEMENTS_IN_HISTOGRAM 8\n\nstruct iwl_measurement_histogram {\n\t__le32 ofdm[NUM_ELEMENTS_IN_HISTOGRAM];\t \n\t__le32 cck[NUM_ELEMENTS_IN_HISTOGRAM];\t \n} __packed;\n\n \nstruct iwl_measurement_cca_counters {\n\t__le32 ofdm;\n\t__le32 cck;\n} __packed;\n\nenum iwl_measure_type {\n\tIWL_MEASURE_BASIC = (1 << 0),\n\tIWL_MEASURE_CHANNEL_LOAD = (1 << 1),\n\tIWL_MEASURE_HISTOGRAM_RPI = (1 << 2),\n\tIWL_MEASURE_HISTOGRAM_NOISE = (1 << 3),\n\tIWL_MEASURE_FRAME = (1 << 4),\n\t \n\tIWL_MEASURE_IDLE = (1 << 7),\n};\n\n \nstruct iwl_spectrum_notification {\n\tu8 id;\t\t\t \n\tu8 token;\n\tu8 channel_index;\t \n\tu8 state;\t\t \n\t__le32 start_time;\t \n\tu8 band;\t\t \n\tu8 channel;\n\tu8 type;\t\t \n\tu8 reserved1;\n\t \n\t__le32 cca_ofdm;\t \n\t__le32 cca_cck;\t\t \n\t__le32 cca_time;\t \n\tu8 basic_type;\t\t \n\tu8 reserved2[3];\n\tstruct iwl_measurement_histogram histogram;\n\t__le32 stop_time;\t \n\t__le32 status;\t\t \n} __packed;\n\n \n\n \n#define IWL_POWER_VEC_SIZE 5\n\n#define IWL_POWER_DRIVER_ALLOW_SLEEP_MSK\tcpu_to_le16(BIT(0))\n#define IWL_POWER_POWER_SAVE_ENA_MSK\t\tcpu_to_le16(BIT(0))\n#define IWL_POWER_POWER_MANAGEMENT_ENA_MSK\tcpu_to_le16(BIT(1))\n#define IWL_POWER_SLEEP_OVER_DTIM_MSK\t\tcpu_to_le16(BIT(2))\n#define IWL_POWER_PCI_PM_MSK\t\t\tcpu_to_le16(BIT(3))\n#define IWL_POWER_FAST_PD\t\t\tcpu_to_le16(BIT(4))\n#define IWL_POWER_BEACON_FILTERING\t\tcpu_to_le16(BIT(5))\n#define IWL_POWER_SHADOW_REG_ENA\t\tcpu_to_le16(BIT(6))\n#define IWL_POWER_CT_KILL_SET\t\t\tcpu_to_le16(BIT(7))\n#define IWL_POWER_BT_SCO_ENA\t\t\tcpu_to_le16(BIT(8))\n#define IWL_POWER_ADVANCE_PM_ENA_MSK\t\tcpu_to_le16(BIT(9))\n\nstruct iwl_powertable_cmd {\n\t__le16 flags;\n\tu8 keep_alive_seconds;\n\tu8 debug_flags;\n\t__le32 rx_data_timeout;\n\t__le32 tx_data_timeout;\n\t__le32 sleep_interval[IWL_POWER_VEC_SIZE];\n\t__le32 keep_alive_beacons;\n} __packed;\n\n \nstruct iwl_sleep_notification {\n\tu8 pm_sleep_mode;\n\tu8 pm_wakeup_src;\n\t__le16 reserved;\n\t__le32 sleep_time;\n\t__le32 tsf_low;\n\t__le32 bcon_timer;\n} __packed;\n\n \nenum {\n\tIWL_PM_NO_SLEEP = 0,\n\tIWL_PM_SLP_MAC = 1,\n\tIWL_PM_SLP_FULL_MAC_UNASSOCIATE = 2,\n\tIWL_PM_SLP_FULL_MAC_CARD_STATE = 3,\n\tIWL_PM_SLP_PHY = 4,\n\tIWL_PM_SLP_REPENT = 5,\n\tIWL_PM_WAKEUP_BY_TIMER = 6,\n\tIWL_PM_WAKEUP_BY_DRIVER = 7,\n\tIWL_PM_WAKEUP_BY_RFKILL = 8,\n\t \n\tIWL_PM_NUM_OF_MODES = 12,\n};\n\n \n#define CARD_STATE_CMD_DISABLE 0x00\t \n#define CARD_STATE_CMD_ENABLE  0x01\t \n#define CARD_STATE_CMD_HALT    0x02\t \nstruct iwl_card_state_cmd {\n\t__le32 status;\t\t \n} __packed;\n\n \nstruct iwl_card_state_notif {\n\t__le32 flags;\n} __packed;\n\n#define HW_CARD_DISABLED   0x01\n#define SW_CARD_DISABLED   0x02\n#define CT_CARD_DISABLED   0x04\n#define RXON_CARD_DISABLED 0x10\n\nstruct iwl_ct_kill_config {\n\t__le32   reserved;\n\t__le32   critical_temperature_M;\n\t__le32   critical_temperature_R;\n}  __packed;\n\n \nstruct iwl_ct_kill_throttling_config {\n\t__le32   critical_temperature_exit;\n\t__le32   reserved;\n\t__le32   critical_temperature_enter;\n}  __packed;\n\n \n\n#define SCAN_CHANNEL_TYPE_PASSIVE cpu_to_le32(0)\n#define SCAN_CHANNEL_TYPE_ACTIVE  cpu_to_le32(1)\n\n \n\nstruct iwl_scan_channel {\n\t \n\t__le32 type;\n\t__le16 channel;\t \n\tu8 tx_gain;\t\t \n\tu8 dsp_atten;\t\t \n\t__le16 active_dwell;\t \n\t__le16 passive_dwell;\t \n} __packed;\n\n \n#define IWL_SCAN_PROBE_MASK(n) \tcpu_to_le32((BIT(n) | (BIT(n) - BIT(1))))\n\n \nstruct iwl_ssid_ie {\n\tu8 id;\n\tu8 len;\n\tu8 ssid[32];\n} __packed;\n\n#define PROBE_OPTION_MAX\t\t20\n#define TX_CMD_LIFE_TIME_INFINITE\tcpu_to_le32(0xFFFFFFFF)\n#define IWL_GOOD_CRC_TH_DISABLED\t0\n#define IWL_GOOD_CRC_TH_DEFAULT\t\tcpu_to_le16(1)\n#define IWL_GOOD_CRC_TH_NEVER\t\tcpu_to_le16(0xffff)\n#define IWL_MAX_CMD_SIZE 4096\n\n \n\nenum iwl_scan_flags {\n\t \n\tIWL_SCAN_FLAGS_ACTION_FRAME_TX\t= BIT(1),\n\t \n};\n\nstruct iwl_scan_cmd {\n\t__le16 len;\n\tu8 scan_flags;\t\t \n\tu8 channel_count;\t \n\t__le16 quiet_time;\t \n\t__le16 quiet_plcp_th;\t \n\t__le16 good_CRC_th;\t \n\t__le16 rx_chain;\t \n\t__le32 max_out_time;\t \n\t__le32 suspend_time;\t \n\t__le32 flags;\t\t \n\t__le32 filter_flags;\t \n\n\t \n\tstruct iwl_tx_cmd tx_cmd;\n\n\t \n\tstruct iwl_ssid_ie direct_scan[PROBE_OPTION_MAX];\n\n\t \n\tu8 data[];\n} __packed;\n\n \n#define CAN_ABORT_STATUS\tcpu_to_le32(0x1)\n \n#define ABORT_STATUS            0x2\n\n \nstruct iwl_scanreq_notification {\n\t__le32 status;\t\t \n} __packed;\n\n \nstruct iwl_scanstart_notification {\n\t__le32 tsf_low;\n\t__le32 tsf_high;\n\t__le32 beacon_timer;\n\tu8 channel;\n\tu8 band;\n\tu8 reserved[2];\n\t__le32 status;\n} __packed;\n\n#define  SCAN_OWNER_STATUS 0x1\n#define  MEASURE_OWNER_STATUS 0x2\n\n#define IWL_PROBE_STATUS_OK\t\t0\n#define IWL_PROBE_STATUS_TX_FAILED\tBIT(0)\n \n#define IWL_PROBE_STATUS_FAIL_TTL\tBIT(1)\n#define IWL_PROBE_STATUS_FAIL_BT\tBIT(2)\n\n#define NUMBER_OF_STATISTICS 1\t \n \nstruct iwl_scanresults_notification {\n\tu8 channel;\n\tu8 band;\n\tu8 probe_status;\n\tu8 num_probe_not_sent;  \n\t__le32 tsf_low;\n\t__le32 tsf_high;\n\t__le32 statistics[NUMBER_OF_STATISTICS];\n} __packed;\n\n \nstruct iwl_scancomplete_notification {\n\tu8 scanned_channels;\n\tu8 status;\n\tu8 bt_status;\t \n\tu8 last_channel;\n\t__le32 tsf_low;\n\t__le32 tsf_high;\n} __packed;\n\n\n \n\nenum iwl_ibss_manager {\n\tIWL_NOT_IBSS_MANAGER = 0,\n\tIWL_IBSS_MANAGER = 1,\n};\n\n \n\nstruct iwlagn_beacon_notif {\n\tstruct iwlagn_tx_resp beacon_notify_hdr;\n\t__le32 low_tsf;\n\t__le32 high_tsf;\n\t__le32 ibss_mgr_status;\n} __packed;\n\n \n\nstruct iwl_tx_beacon_cmd {\n\tstruct iwl_tx_cmd tx;\n\t__le16 tim_idx;\n\tu8 tim_size;\n\tu8 reserved1;\n\tstruct ieee80211_hdr frame[];\t \n} __packed;\n\n \n\n#define IWL_TEMP_CONVERT 260\n\n#define SUP_RATE_11A_MAX_NUM_CHANNELS  8\n#define SUP_RATE_11B_MAX_NUM_CHANNELS  4\n#define SUP_RATE_11G_MAX_NUM_CHANNELS  12\n\n \nstruct rate_histogram {\n\tunion {\n\t\t__le32 a[SUP_RATE_11A_MAX_NUM_CHANNELS];\n\t\t__le32 b[SUP_RATE_11B_MAX_NUM_CHANNELS];\n\t\t__le32 g[SUP_RATE_11G_MAX_NUM_CHANNELS];\n\t} success;\n\tunion {\n\t\t__le32 a[SUP_RATE_11A_MAX_NUM_CHANNELS];\n\t\t__le32 b[SUP_RATE_11B_MAX_NUM_CHANNELS];\n\t\t__le32 g[SUP_RATE_11G_MAX_NUM_CHANNELS];\n\t} failed;\n} __packed;\n\n \n\nstruct statistics_dbg {\n\t__le32 burst_check;\n\t__le32 burst_count;\n\t__le32 wait_for_silence_timeout_cnt;\n\t__le32 reserved[3];\n} __packed;\n\nstruct statistics_rx_phy {\n\t__le32 ina_cnt;\n\t__le32 fina_cnt;\n\t__le32 plcp_err;\n\t__le32 crc32_err;\n\t__le32 overrun_err;\n\t__le32 early_overrun_err;\n\t__le32 crc32_good;\n\t__le32 false_alarm_cnt;\n\t__le32 fina_sync_err_cnt;\n\t__le32 sfd_timeout;\n\t__le32 fina_timeout;\n\t__le32 unresponded_rts;\n\t__le32 rxe_frame_limit_overrun;\n\t__le32 sent_ack_cnt;\n\t__le32 sent_cts_cnt;\n\t__le32 sent_ba_rsp_cnt;\n\t__le32 dsp_self_kill;\n\t__le32 mh_format_err;\n\t__le32 re_acq_main_rssi_sum;\n\t__le32 reserved3;\n} __packed;\n\nstruct statistics_rx_ht_phy {\n\t__le32 plcp_err;\n\t__le32 overrun_err;\n\t__le32 early_overrun_err;\n\t__le32 crc32_good;\n\t__le32 crc32_err;\n\t__le32 mh_format_err;\n\t__le32 agg_crc32_good;\n\t__le32 agg_mpdu_cnt;\n\t__le32 agg_cnt;\n\t__le32 unsupport_mcs;\n} __packed;\n\n#define INTERFERENCE_DATA_AVAILABLE      cpu_to_le32(1)\n\nstruct statistics_rx_non_phy {\n\t__le32 bogus_cts;\t \n\t__le32 bogus_ack;\t \n\t__le32 non_bssid_frames;\t \n\t__le32 filtered_frames;\t \n\t__le32 non_channel_beacons;\t \n\t__le32 channel_beacons;\t \n\t__le32 num_missed_bcon;\t \n\t__le32 adc_rx_saturation_time;\t \n\t__le32 ina_detection_search_time; \n\t__le32 beacon_silence_rssi_a;\t \n\t__le32 beacon_silence_rssi_b;\t \n\t__le32 beacon_silence_rssi_c;\t \n\t__le32 interference_data_flag;\t \n\t__le32 channel_load;\t\t \n\t__le32 dsp_false_alarms;\t \n\t__le32 beacon_rssi_a;\n\t__le32 beacon_rssi_b;\n\t__le32 beacon_rssi_c;\n\t__le32 beacon_energy_a;\n\t__le32 beacon_energy_b;\n\t__le32 beacon_energy_c;\n} __packed;\n\nstruct statistics_rx_non_phy_bt {\n\tstruct statistics_rx_non_phy common;\n\t \n\t__le32 num_bt_kills;\n\t__le32 reserved[2];\n} __packed;\n\nstruct statistics_rx {\n\tstruct statistics_rx_phy ofdm;\n\tstruct statistics_rx_phy cck;\n\tstruct statistics_rx_non_phy general;\n\tstruct statistics_rx_ht_phy ofdm_ht;\n} __packed;\n\nstruct statistics_rx_bt {\n\tstruct statistics_rx_phy ofdm;\n\tstruct statistics_rx_phy cck;\n\tstruct statistics_rx_non_phy_bt general;\n\tstruct statistics_rx_ht_phy ofdm_ht;\n} __packed;\n\n \nstruct statistics_tx_power {\n\tu8 ant_a;\n\tu8 ant_b;\n\tu8 ant_c;\n\tu8 reserved;\n} __packed;\n\nstruct statistics_tx_non_phy_agg {\n\t__le32 ba_timeout;\n\t__le32 ba_reschedule_frames;\n\t__le32 scd_query_agg_frame_cnt;\n\t__le32 scd_query_no_agg;\n\t__le32 scd_query_agg;\n\t__le32 scd_query_mismatch;\n\t__le32 frame_not_ready;\n\t__le32 underrun;\n\t__le32 bt_prio_kill;\n\t__le32 rx_ba_rsp_cnt;\n} __packed;\n\nstruct statistics_tx {\n\t__le32 preamble_cnt;\n\t__le32 rx_detected_cnt;\n\t__le32 bt_prio_defer_cnt;\n\t__le32 bt_prio_kill_cnt;\n\t__le32 few_bytes_cnt;\n\t__le32 cts_timeout;\n\t__le32 ack_timeout;\n\t__le32 expected_ack_cnt;\n\t__le32 actual_ack_cnt;\n\t__le32 dump_msdu_cnt;\n\t__le32 burst_abort_next_frame_mismatch_cnt;\n\t__le32 burst_abort_missing_next_frame_cnt;\n\t__le32 cts_timeout_collision;\n\t__le32 ack_or_ba_timeout_collision;\n\tstruct statistics_tx_non_phy_agg agg;\n\t \n\tstruct statistics_tx_power tx_power;\n\t__le32 reserved1;\n} __packed;\n\n\nstruct statistics_div {\n\t__le32 tx_on_a;\n\t__le32 tx_on_b;\n\t__le32 exec_time;\n\t__le32 probe_time;\n\t__le32 reserved1;\n\t__le32 reserved2;\n} __packed;\n\nstruct statistics_general_common {\n\t__le32 temperature;    \n\t__le32 temperature_m;  \n\tstruct statistics_dbg dbg;\n\t__le32 sleep_time;\n\t__le32 slots_out;\n\t__le32 slots_idle;\n\t__le32 ttl_timestamp;\n\tstruct statistics_div div;\n\t__le32 rx_enable_counter;\n\t \n\t__le32 num_of_sos_states;\n} __packed;\n\nstruct statistics_bt_activity {\n\t \n\t__le32 hi_priority_tx_req_cnt;\n\t__le32 hi_priority_tx_denied_cnt;\n\t__le32 lo_priority_tx_req_cnt;\n\t__le32 lo_priority_tx_denied_cnt;\n\t \n\t__le32 hi_priority_rx_req_cnt;\n\t__le32 hi_priority_rx_denied_cnt;\n\t__le32 lo_priority_rx_req_cnt;\n\t__le32 lo_priority_rx_denied_cnt;\n} __packed;\n\nstruct statistics_general {\n\tstruct statistics_general_common common;\n\t__le32 reserved2;\n\t__le32 reserved3;\n} __packed;\n\nstruct statistics_general_bt {\n\tstruct statistics_general_common common;\n\tstruct statistics_bt_activity activity;\n\t__le32 reserved2;\n\t__le32 reserved3;\n} __packed;\n\n#define UCODE_STATISTICS_CLEAR_MSK\t\t(0x1 << 0)\n#define UCODE_STATISTICS_FREQUENCY_MSK\t\t(0x1 << 1)\n#define UCODE_STATISTICS_NARROW_BAND_MSK\t(0x1 << 2)\n\n \n#define IWL_STATS_CONF_CLEAR_STATS cpu_to_le32(0x1)\t \n#define IWL_STATS_CONF_DISABLE_NOTIF cpu_to_le32(0x2) \nstruct iwl_statistics_cmd {\n\t__le32 configuration_flags;\t \n} __packed;\n\n \n#define STATISTICS_REPLY_FLG_BAND_24G_MSK         cpu_to_le32(0x2)\n#define STATISTICS_REPLY_FLG_HT40_MODE_MSK        cpu_to_le32(0x8)\n\nstruct iwl_notif_statistics {\n\t__le32 flag;\n\tstruct statistics_rx rx;\n\tstruct statistics_tx tx;\n\tstruct statistics_general general;\n} __packed;\n\nstruct iwl_bt_notif_statistics {\n\t__le32 flag;\n\tstruct statistics_rx_bt rx;\n\tstruct statistics_tx tx;\n\tstruct statistics_general_bt general;\n} __packed;\n\n \n\n#define IWL_MISSED_BEACON_THRESHOLD_MIN\t(1)\n#define IWL_MISSED_BEACON_THRESHOLD_DEF\t(5)\n#define IWL_MISSED_BEACON_THRESHOLD_MAX\tIWL_MISSED_BEACON_THRESHOLD_DEF\n\nstruct iwl_missed_beacon_notif {\n\t__le32 consecutive_missed_beacons;\n\t__le32 total_missed_becons;\n\t__le32 num_expected_beacons;\n\t__le32 num_recvd_beacons;\n} __packed;\n\n\n \n\n \n\n \n#define HD_TABLE_SIZE  (11)\t \n#define HD_MIN_ENERGY_CCK_DET_INDEX                 (0)\t \n#define HD_MIN_ENERGY_OFDM_DET_INDEX                (1)\n#define HD_AUTO_CORR32_X1_TH_ADD_MIN_INDEX          (2)\n#define HD_AUTO_CORR32_X1_TH_ADD_MIN_MRC_INDEX      (3)\n#define HD_AUTO_CORR40_X4_TH_ADD_MIN_MRC_INDEX      (4)\n#define HD_AUTO_CORR32_X4_TH_ADD_MIN_INDEX          (5)\n#define HD_AUTO_CORR32_X4_TH_ADD_MIN_MRC_INDEX      (6)\n#define HD_BARKER_CORR_TH_ADD_MIN_INDEX             (7)\n#define HD_BARKER_CORR_TH_ADD_MIN_MRC_INDEX         (8)\n#define HD_AUTO_CORR40_X4_TH_ADD_MIN_INDEX          (9)\n#define HD_OFDM_ENERGY_TH_IN_INDEX                  (10)\n\n \n#define HD_INA_NON_SQUARE_DET_OFDM_INDEX\t\t(11)\n#define HD_INA_NON_SQUARE_DET_CCK_INDEX\t\t\t(12)\n#define HD_CORR_11_INSTEAD_OF_CORR_9_EN_INDEX\t\t(13)\n#define HD_OFDM_NON_SQUARE_DET_SLOPE_MRC_INDEX\t\t(14)\n#define HD_OFDM_NON_SQUARE_DET_INTERCEPT_MRC_INDEX\t(15)\n#define HD_OFDM_NON_SQUARE_DET_SLOPE_INDEX\t\t(16)\n#define HD_OFDM_NON_SQUARE_DET_INTERCEPT_INDEX\t\t(17)\n#define HD_CCK_NON_SQUARE_DET_SLOPE_MRC_INDEX\t\t(18)\n#define HD_CCK_NON_SQUARE_DET_INTERCEPT_MRC_INDEX\t(19)\n#define HD_CCK_NON_SQUARE_DET_SLOPE_INDEX\t\t(20)\n#define HD_CCK_NON_SQUARE_DET_INTERCEPT_INDEX\t\t(21)\n#define HD_RESERVED\t\t\t\t\t(22)\n\n \n#define ENHANCE_HD_TABLE_SIZE  (23)\n\n \n#define ENHANCE_HD_TABLE_ENTRIES  (ENHANCE_HD_TABLE_SIZE - HD_TABLE_SIZE)\n\n#define HD_INA_NON_SQUARE_DET_OFDM_DATA_V1\t\tcpu_to_le16(0)\n#define HD_INA_NON_SQUARE_DET_CCK_DATA_V1\t\tcpu_to_le16(0)\n#define HD_CORR_11_INSTEAD_OF_CORR_9_EN_DATA_V1\t\tcpu_to_le16(0)\n#define HD_OFDM_NON_SQUARE_DET_SLOPE_MRC_DATA_V1\tcpu_to_le16(668)\n#define HD_OFDM_NON_SQUARE_DET_INTERCEPT_MRC_DATA_V1\tcpu_to_le16(4)\n#define HD_OFDM_NON_SQUARE_DET_SLOPE_DATA_V1\t\tcpu_to_le16(486)\n#define HD_OFDM_NON_SQUARE_DET_INTERCEPT_DATA_V1\tcpu_to_le16(37)\n#define HD_CCK_NON_SQUARE_DET_SLOPE_MRC_DATA_V1\t\tcpu_to_le16(853)\n#define HD_CCK_NON_SQUARE_DET_INTERCEPT_MRC_DATA_V1\tcpu_to_le16(4)\n#define HD_CCK_NON_SQUARE_DET_SLOPE_DATA_V1\t\tcpu_to_le16(476)\n#define HD_CCK_NON_SQUARE_DET_INTERCEPT_DATA_V1\t\tcpu_to_le16(99)\n\n#define HD_INA_NON_SQUARE_DET_OFDM_DATA_V2\t\tcpu_to_le16(1)\n#define HD_INA_NON_SQUARE_DET_CCK_DATA_V2\t\tcpu_to_le16(1)\n#define HD_CORR_11_INSTEAD_OF_CORR_9_EN_DATA_V2\t\tcpu_to_le16(1)\n#define HD_OFDM_NON_SQUARE_DET_SLOPE_MRC_DATA_V2\tcpu_to_le16(600)\n#define HD_OFDM_NON_SQUARE_DET_INTERCEPT_MRC_DATA_V2\tcpu_to_le16(40)\n#define HD_OFDM_NON_SQUARE_DET_SLOPE_DATA_V2\t\tcpu_to_le16(486)\n#define HD_OFDM_NON_SQUARE_DET_INTERCEPT_DATA_V2\tcpu_to_le16(45)\n#define HD_CCK_NON_SQUARE_DET_SLOPE_MRC_DATA_V2\t\tcpu_to_le16(853)\n#define HD_CCK_NON_SQUARE_DET_INTERCEPT_MRC_DATA_V2\tcpu_to_le16(60)\n#define HD_CCK_NON_SQUARE_DET_SLOPE_DATA_V2\t\tcpu_to_le16(476)\n#define HD_CCK_NON_SQUARE_DET_INTERCEPT_DATA_V2\t\tcpu_to_le16(99)\n\n\n \n#define SENSITIVITY_CMD_CONTROL_DEFAULT_TABLE\tcpu_to_le16(0)\n#define SENSITIVITY_CMD_CONTROL_WORK_TABLE\tcpu_to_le16(1)\n\n \nstruct iwl_sensitivity_cmd {\n\t__le16 control;\t\t\t \n\t__le16 table[HD_TABLE_SIZE];\t \n} __packed;\n\n \nstruct iwl_enhance_sensitivity_cmd {\n\t__le16 control;\t\t\t \n\t__le16 enhance_table[ENHANCE_HD_TABLE_SIZE];\t \n} __packed;\n\n\n \n\n \nenum {\n\tIWL_PHY_CALIBRATE_DC_CMD\t\t= 8,\n\tIWL_PHY_CALIBRATE_LO_CMD\t\t= 9,\n\tIWL_PHY_CALIBRATE_TX_IQ_CMD\t\t= 11,\n\tIWL_PHY_CALIBRATE_CRYSTAL_FRQ_CMD\t= 15,\n\tIWL_PHY_CALIBRATE_BASE_BAND_CMD\t\t= 16,\n\tIWL_PHY_CALIBRATE_TX_IQ_PERD_CMD\t= 17,\n\tIWL_PHY_CALIBRATE_TEMP_OFFSET_CMD\t= 18,\n};\n\n \nenum iwl_ucode_calib_cfg {\n\tIWL_CALIB_CFG_RX_BB_IDX\t\t\t= BIT(0),\n\tIWL_CALIB_CFG_DC_IDX\t\t\t= BIT(1),\n\tIWL_CALIB_CFG_LO_IDX\t\t\t= BIT(2),\n\tIWL_CALIB_CFG_TX_IQ_IDX\t\t\t= BIT(3),\n\tIWL_CALIB_CFG_RX_IQ_IDX\t\t\t= BIT(4),\n\tIWL_CALIB_CFG_NOISE_IDX\t\t\t= BIT(5),\n\tIWL_CALIB_CFG_CRYSTAL_IDX\t\t= BIT(6),\n\tIWL_CALIB_CFG_TEMPERATURE_IDX\t\t= BIT(7),\n\tIWL_CALIB_CFG_PAPD_IDX\t\t\t= BIT(8),\n\tIWL_CALIB_CFG_SENSITIVITY_IDX\t\t= BIT(9),\n\tIWL_CALIB_CFG_TX_PWR_IDX\t\t= BIT(10),\n};\n\n#define IWL_CALIB_INIT_CFG_ALL\tcpu_to_le32(IWL_CALIB_CFG_RX_BB_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_DC_IDX |\t\t\\\n\t\t\t\t\tIWL_CALIB_CFG_LO_IDX |\t\t\\\n\t\t\t\t\tIWL_CALIB_CFG_TX_IQ_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_RX_IQ_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_CRYSTAL_IDX)\n\n#define IWL_CALIB_RT_CFG_ALL\tcpu_to_le32(IWL_CALIB_CFG_RX_BB_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_DC_IDX |\t\t\\\n\t\t\t\t\tIWL_CALIB_CFG_LO_IDX |\t\t\\\n\t\t\t\t\tIWL_CALIB_CFG_TX_IQ_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_RX_IQ_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_TEMPERATURE_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_PAPD_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_TX_PWR_IDX |\t\\\n\t\t\t\t\tIWL_CALIB_CFG_CRYSTAL_IDX)\n\n#define IWL_CALIB_CFG_FLAG_SEND_COMPLETE_NTFY_MSK\tcpu_to_le32(BIT(0))\n\nstruct iwl_calib_cfg_elmnt_s {\n\t__le32 is_enable;\n\t__le32 start;\n\t__le32 send_res;\n\t__le32 apply_res;\n\t__le32 reserved;\n} __packed;\n\nstruct iwl_calib_cfg_status_s {\n\tstruct iwl_calib_cfg_elmnt_s once;\n\tstruct iwl_calib_cfg_elmnt_s perd;\n\t__le32 flags;\n} __packed;\n\nstruct iwl_calib_cfg_cmd {\n\tstruct iwl_calib_cfg_status_s ucd_calib_cfg;\n\tstruct iwl_calib_cfg_status_s drv_calib_cfg;\n\t__le32 reserved1;\n} __packed;\n\nstruct iwl_calib_hdr {\n\tu8 op_code;\n\tu8 first_group;\n\tu8 groups_num;\n\tu8 data_valid;\n} __packed;\n\nstruct iwl_calib_cmd {\n\tstruct iwl_calib_hdr hdr;\n\tu8 data[];\n} __packed;\n\nstruct iwl_calib_xtal_freq_cmd {\n\tstruct iwl_calib_hdr hdr;\n\tu8 cap_pin1;\n\tu8 cap_pin2;\n\tu8 pad[2];\n} __packed;\n\n#define DEFAULT_RADIO_SENSOR_OFFSET    cpu_to_le16(2700)\nstruct iwl_calib_temperature_offset_cmd {\n\tstruct iwl_calib_hdr hdr;\n\t__le16 radio_sensor_offset;\n\t__le16 reserved;\n} __packed;\n\nstruct iwl_calib_temperature_offset_v2_cmd {\n\tstruct iwl_calib_hdr hdr;\n\t__le16 radio_sensor_offset_high;\n\t__le16 radio_sensor_offset_low;\n\t__le16 burntVoltageRef;\n\t__le16 reserved;\n} __packed;\n\n \nstruct iwl_calib_chain_noise_reset_cmd {\n\tstruct iwl_calib_hdr hdr;\n\tu8 data[];\n};\n\n \nstruct iwl_calib_chain_noise_gain_cmd {\n\tstruct iwl_calib_hdr hdr;\n\tu8 delta_gain_1;\n\tu8 delta_gain_2;\n\tu8 pad[2];\n} __packed;\n\n \n\n \nstruct iwl_led_cmd {\n\t__le32 interval;\t \n\tu8 id;\t\t\t \n\tu8 off;\t\t\t \n\tu8 on;\t\t\t \n\tu8 reserved;\n} __packed;\n\n \n\n \n#define COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG        (0x1)\n#define COEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG        (0x2)\n#define COEX_EVT_FLAG_DELAY_MEDIUM_FREE_NTFY_FLG  (0x4)\n\n#define COEX_CU_UNASSOC_IDLE_RP               4\n#define COEX_CU_UNASSOC_MANUAL_SCAN_RP        4\n#define COEX_CU_UNASSOC_AUTO_SCAN_RP          4\n#define COEX_CU_CALIBRATION_RP                4\n#define COEX_CU_PERIODIC_CALIBRATION_RP       4\n#define COEX_CU_CONNECTION_ESTAB_RP           4\n#define COEX_CU_ASSOCIATED_IDLE_RP            4\n#define COEX_CU_ASSOC_MANUAL_SCAN_RP          4\n#define COEX_CU_ASSOC_AUTO_SCAN_RP            4\n#define COEX_CU_ASSOC_ACTIVE_LEVEL_RP         4\n#define COEX_CU_RF_ON_RP                      6\n#define COEX_CU_RF_OFF_RP                     4\n#define COEX_CU_STAND_ALONE_DEBUG_RP          6\n#define COEX_CU_IPAN_ASSOC_LEVEL_RP           4\n#define COEX_CU_RSRVD1_RP                     4\n#define COEX_CU_RSRVD2_RP                     4\n\n#define COEX_CU_UNASSOC_IDLE_WP               3\n#define COEX_CU_UNASSOC_MANUAL_SCAN_WP        3\n#define COEX_CU_UNASSOC_AUTO_SCAN_WP          3\n#define COEX_CU_CALIBRATION_WP                3\n#define COEX_CU_PERIODIC_CALIBRATION_WP       3\n#define COEX_CU_CONNECTION_ESTAB_WP           3\n#define COEX_CU_ASSOCIATED_IDLE_WP            3\n#define COEX_CU_ASSOC_MANUAL_SCAN_WP          3\n#define COEX_CU_ASSOC_AUTO_SCAN_WP            3\n#define COEX_CU_ASSOC_ACTIVE_LEVEL_WP         3\n#define COEX_CU_RF_ON_WP                      3\n#define COEX_CU_RF_OFF_WP                     3\n#define COEX_CU_STAND_ALONE_DEBUG_WP          6\n#define COEX_CU_IPAN_ASSOC_LEVEL_WP           3\n#define COEX_CU_RSRVD1_WP                     3\n#define COEX_CU_RSRVD2_WP                     3\n\n#define COEX_UNASSOC_IDLE_FLAGS                     0\n#define COEX_UNASSOC_MANUAL_SCAN_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\tCOEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG)\n#define COEX_UNASSOC_AUTO_SCAN_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\tCOEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG)\n#define COEX_CALIBRATION_FLAGS\t\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\tCOEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG)\n#define COEX_PERIODIC_CALIBRATION_FLAGS             0\n \n#define COEX_CONNECTION_ESTAB_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\tCOEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG |\t\\\n\tCOEX_EVT_FLAG_DELAY_MEDIUM_FREE_NTFY_FLG)\n#define COEX_ASSOCIATED_IDLE_FLAGS                  0\n#define COEX_ASSOC_MANUAL_SCAN_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\tCOEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG)\n#define COEX_ASSOC_AUTO_SCAN_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\t COEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG)\n#define COEX_ASSOC_ACTIVE_LEVEL_FLAGS               0\n#define COEX_RF_ON_FLAGS                            0\n#define COEX_RF_OFF_FLAGS                           0\n#define COEX_STAND_ALONE_DEBUG_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\t COEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG)\n#define COEX_IPAN_ASSOC_LEVEL_FLAGS\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\t COEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG |\t\\\n\t COEX_EVT_FLAG_DELAY_MEDIUM_FREE_NTFY_FLG)\n#define COEX_RSRVD1_FLAGS                           0\n#define COEX_RSRVD2_FLAGS                           0\n \n#define COEX_CU_RF_ON_FLAGS\t\t\t\\\n\t(COEX_EVT_FLAG_MEDIUM_FREE_NTFY_FLG |\t\\\n\t COEX_EVT_FLAG_MEDIUM_ACTV_NTFY_FLG |\t\\\n\t COEX_EVT_FLAG_DELAY_MEDIUM_FREE_NTFY_FLG)\n\n\nenum {\n\t \n\tCOEX_UNASSOC_IDLE\t\t= 0,\n\tCOEX_UNASSOC_MANUAL_SCAN\t= 1,\n\tCOEX_UNASSOC_AUTO_SCAN\t\t= 2,\n\t \n\tCOEX_CALIBRATION\t\t= 3,\n\tCOEX_PERIODIC_CALIBRATION\t= 4,\n\t \n\tCOEX_CONNECTION_ESTAB\t\t= 5,\n\t \n\tCOEX_ASSOCIATED_IDLE\t\t= 6,\n\tCOEX_ASSOC_MANUAL_SCAN\t\t= 7,\n\tCOEX_ASSOC_AUTO_SCAN\t\t= 8,\n\tCOEX_ASSOC_ACTIVE_LEVEL\t\t= 9,\n\t \n\tCOEX_RF_ON\t\t\t= 10,\n\tCOEX_RF_OFF\t\t\t= 11,\n\tCOEX_STAND_ALONE_DEBUG\t\t= 12,\n\t \n\tCOEX_IPAN_ASSOC_LEVEL\t\t= 13,\n\t \n\tCOEX_RSRVD1\t\t\t= 14,\n\tCOEX_RSRVD2\t\t\t= 15,\n\tCOEX_NUM_OF_EVENTS\t\t= 16\n};\n\n \nstruct iwl_wimax_coex_event_entry {\n\tu8 request_prio;\n\tu8 win_medium_prio;\n\tu8 reserved;\n\tu8 flags;\n} __packed;\n\n \n\n \n#define COEX_FLAGS_STA_TABLE_VALID_MSK      (0x1)\n \n#define COEX_FLAGS_UNASSOC_WA_UNMASK_MSK    (0x4)\n \n#define COEX_FLAGS_ASSOC_WA_UNMASK_MSK      (0x8)\n \n#define COEX_FLAGS_COEX_ENABLE_MSK          (0x80)\n\nstruct iwl_wimax_coex_cmd {\n\tu8 flags;\n\tu8 reserved[3];\n\tstruct iwl_wimax_coex_event_entry sta_prio[COEX_NUM_OF_EVENTS];\n} __packed;\n\n \n \n \n#define COEX_MEDIUM_BUSY\t(0x0)  \n#define COEX_MEDIUM_ACTIVE\t(0x1)  \n#define COEX_MEDIUM_PRE_RELEASE\t(0x2)  \n#define COEX_MEDIUM_MSK\t\t(0x7)\n\n \n#define COEX_MEDIUM_CHANGED\t(0x8)\n#define COEX_MEDIUM_CHANGED_MSK\t(0x8)\n#define COEX_MEDIUM_SHIFT\t(3)\n\nstruct iwl_coex_medium_notification {\n\t__le32 status;\n\t__le32 events;\n} __packed;\n\n \n \n#define COEX_EVENT_REQUEST_MSK\t(0x1)\n\nstruct iwl_coex_event_cmd {\n\tu8 flags;\n\tu8 event;\n\t__le16 reserved;\n} __packed;\n\nstruct iwl_coex_event_resp {\n\t__le32 status;\n} __packed;\n\n\n \n\n \nenum iwl_bt_coex_profile_traffic_load {\n\tIWL_BT_COEX_TRAFFIC_LOAD_NONE = \t0,\n\tIWL_BT_COEX_TRAFFIC_LOAD_LOW =\t\t1,\n\tIWL_BT_COEX_TRAFFIC_LOAD_HIGH = \t2,\n\tIWL_BT_COEX_TRAFFIC_LOAD_CONTINUOUS =\t3,\n \n};\n\n#define BT_SESSION_ACTIVITY_1_UART_MSG\t\t0x1\n#define BT_SESSION_ACTIVITY_2_UART_MSG\t\t0x2\n\n \n#define BT_UART_MSG_FRAME1MSGTYPE_POS\t\t(0)\n#define BT_UART_MSG_FRAME1MSGTYPE_MSK\t\t\\\n\t\t(0x7 << BT_UART_MSG_FRAME1MSGTYPE_POS)\n#define BT_UART_MSG_FRAME1SSN_POS\t\t(3)\n#define BT_UART_MSG_FRAME1SSN_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME1SSN_POS)\n#define BT_UART_MSG_FRAME1UPDATEREQ_POS\t\t(5)\n#define BT_UART_MSG_FRAME1UPDATEREQ_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME1UPDATEREQ_POS)\n#define BT_UART_MSG_FRAME1RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME1RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME1RESERVED_POS)\n\n#define BT_UART_MSG_FRAME2OPENCONNECTIONS_POS\t(0)\n#define BT_UART_MSG_FRAME2OPENCONNECTIONS_MSK\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME2OPENCONNECTIONS_POS)\n#define BT_UART_MSG_FRAME2TRAFFICLOAD_POS\t(2)\n#define BT_UART_MSG_FRAME2TRAFFICLOAD_MSK\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME2TRAFFICLOAD_POS)\n#define BT_UART_MSG_FRAME2CHLSEQN_POS\t\t(4)\n#define BT_UART_MSG_FRAME2CHLSEQN_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME2CHLSEQN_POS)\n#define BT_UART_MSG_FRAME2INBAND_POS\t\t(5)\n#define BT_UART_MSG_FRAME2INBAND_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME2INBAND_POS)\n#define BT_UART_MSG_FRAME2RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME2RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME2RESERVED_POS)\n\n#define BT_UART_MSG_FRAME3SCOESCO_POS\t\t(0)\n#define BT_UART_MSG_FRAME3SCOESCO_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME3SCOESCO_POS)\n#define BT_UART_MSG_FRAME3SNIFF_POS\t\t(1)\n#define BT_UART_MSG_FRAME3SNIFF_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME3SNIFF_POS)\n#define BT_UART_MSG_FRAME3A2DP_POS\t\t(2)\n#define BT_UART_MSG_FRAME3A2DP_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME3A2DP_POS)\n#define BT_UART_MSG_FRAME3ACL_POS\t\t(3)\n#define BT_UART_MSG_FRAME3ACL_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME3ACL_POS)\n#define BT_UART_MSG_FRAME3MASTER_POS\t\t(4)\n#define BT_UART_MSG_FRAME3MASTER_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME3MASTER_POS)\n#define BT_UART_MSG_FRAME3OBEX_POS\t\t(5)\n#define BT_UART_MSG_FRAME3OBEX_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME3OBEX_POS)\n#define BT_UART_MSG_FRAME3RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME3RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME3RESERVED_POS)\n\n#define BT_UART_MSG_FRAME4IDLEDURATION_POS\t(0)\n#define BT_UART_MSG_FRAME4IDLEDURATION_MSK\t\\\n\t\t(0x3F << BT_UART_MSG_FRAME4IDLEDURATION_POS)\n#define BT_UART_MSG_FRAME4RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME4RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME4RESERVED_POS)\n\n#define BT_UART_MSG_FRAME5TXACTIVITY_POS\t(0)\n#define BT_UART_MSG_FRAME5TXACTIVITY_MSK\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME5TXACTIVITY_POS)\n#define BT_UART_MSG_FRAME5RXACTIVITY_POS\t(2)\n#define BT_UART_MSG_FRAME5RXACTIVITY_MSK\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME5RXACTIVITY_POS)\n#define BT_UART_MSG_FRAME5ESCORETRANSMIT_POS\t(4)\n#define BT_UART_MSG_FRAME5ESCORETRANSMIT_MSK\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME5ESCORETRANSMIT_POS)\n#define BT_UART_MSG_FRAME5RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME5RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME5RESERVED_POS)\n\n#define BT_UART_MSG_FRAME6SNIFFINTERVAL_POS\t(0)\n#define BT_UART_MSG_FRAME6SNIFFINTERVAL_MSK\t\\\n\t\t(0x1F << BT_UART_MSG_FRAME6SNIFFINTERVAL_POS)\n#define BT_UART_MSG_FRAME6DISCOVERABLE_POS\t(5)\n#define BT_UART_MSG_FRAME6DISCOVERABLE_MSK\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME6DISCOVERABLE_POS)\n#define BT_UART_MSG_FRAME6RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME6RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME6RESERVED_POS)\n\n#define BT_UART_MSG_FRAME7SNIFFACTIVITY_POS\t(0)\n#define BT_UART_MSG_FRAME7SNIFFACTIVITY_MSK\t\\\n\t\t(0x7 << BT_UART_MSG_FRAME7SNIFFACTIVITY_POS)\n#define BT_UART_MSG_FRAME7PAGE_POS\t\t(3)\n#define BT_UART_MSG_FRAME7PAGE_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME7PAGE_POS)\n#define BT_UART_MSG_FRAME7INQUIRY_POS\t\t(4)\n#define BT_UART_MSG_FRAME7INQUIRY_MSK\t\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME7INQUIRY_POS)\n#define BT_UART_MSG_FRAME7CONNECTABLE_POS\t(5)\n#define BT_UART_MSG_FRAME7CONNECTABLE_MSK\t\\\n\t\t(0x1 << BT_UART_MSG_FRAME7CONNECTABLE_POS)\n#define BT_UART_MSG_FRAME7RESERVED_POS\t\t(6)\n#define BT_UART_MSG_FRAME7RESERVED_MSK\t\t\\\n\t\t(0x3 << BT_UART_MSG_FRAME7RESERVED_POS)\n\n \n#define BT_UART_MSG_2_FRAME1RESERVED1_POS\t(5)\n#define BT_UART_MSG_2_FRAME1RESERVED1_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME1RESERVED1_POS)\n#define BT_UART_MSG_2_FRAME1RESERVED2_POS\t(6)\n#define BT_UART_MSG_2_FRAME1RESERVED2_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME1RESERVED2_POS)\n\n#define BT_UART_MSG_2_FRAME2AGGTRAFFICLOAD_POS\t(0)\n#define BT_UART_MSG_2_FRAME2AGGTRAFFICLOAD_MSK\t\\\n\t\t(0x3F<<BT_UART_MSG_2_FRAME2AGGTRAFFICLOAD_POS)\n#define BT_UART_MSG_2_FRAME2RESERVED_POS\t(6)\n#define BT_UART_MSG_2_FRAME2RESERVED_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME2RESERVED_POS)\n\n#define BT_UART_MSG_2_FRAME3BRLASTTXPOWER_POS\t(0)\n#define BT_UART_MSG_2_FRAME3BRLASTTXPOWER_MSK\t\\\n\t\t(0xF<<BT_UART_MSG_2_FRAME3BRLASTTXPOWER_POS)\n#define BT_UART_MSG_2_FRAME3INQPAGESRMODE_POS\t(4)\n#define BT_UART_MSG_2_FRAME3INQPAGESRMODE_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME3INQPAGESRMODE_POS)\n#define BT_UART_MSG_2_FRAME3LEMASTER_POS\t(5)\n#define BT_UART_MSG_2_FRAME3LEMASTER_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME3LEMASTER_POS)\n#define BT_UART_MSG_2_FRAME3RESERVED_POS\t(6)\n#define BT_UART_MSG_2_FRAME3RESERVED_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME3RESERVED_POS)\n\n#define BT_UART_MSG_2_FRAME4LELASTTXPOWER_POS\t(0)\n#define BT_UART_MSG_2_FRAME4LELASTTXPOWER_MSK\t\\\n\t\t(0xF<<BT_UART_MSG_2_FRAME4LELASTTXPOWER_POS)\n#define BT_UART_MSG_2_FRAME4NUMLECONN_POS\t(4)\n#define BT_UART_MSG_2_FRAME4NUMLECONN_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME4NUMLECONN_POS)\n#define BT_UART_MSG_2_FRAME4RESERVED_POS\t(6)\n#define BT_UART_MSG_2_FRAME4RESERVED_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME4RESERVED_POS)\n\n#define BT_UART_MSG_2_FRAME5BTMINRSSI_POS\t(0)\n#define BT_UART_MSG_2_FRAME5BTMINRSSI_MSK\t\\\n\t\t(0xF<<BT_UART_MSG_2_FRAME5BTMINRSSI_POS)\n#define BT_UART_MSG_2_FRAME5LESCANINITMODE_POS\t(4)\n#define BT_UART_MSG_2_FRAME5LESCANINITMODE_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME5LESCANINITMODE_POS)\n#define BT_UART_MSG_2_FRAME5LEADVERMODE_POS\t(5)\n#define BT_UART_MSG_2_FRAME5LEADVERMODE_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME5LEADVERMODE_POS)\n#define BT_UART_MSG_2_FRAME5RESERVED_POS\t(6)\n#define BT_UART_MSG_2_FRAME5RESERVED_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME5RESERVED_POS)\n\n#define BT_UART_MSG_2_FRAME6LECONNINTERVAL_POS\t(0)\n#define BT_UART_MSG_2_FRAME6LECONNINTERVAL_MSK\t\\\n\t\t(0x1F<<BT_UART_MSG_2_FRAME6LECONNINTERVAL_POS)\n#define BT_UART_MSG_2_FRAME6RFU_POS\t\t(5)\n#define BT_UART_MSG_2_FRAME6RFU_MSK\t\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME6RFU_POS)\n#define BT_UART_MSG_2_FRAME6RESERVED_POS\t(6)\n#define BT_UART_MSG_2_FRAME6RESERVED_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME6RESERVED_POS)\n\n#define BT_UART_MSG_2_FRAME7LECONNSLAVELAT_POS\t(0)\n#define BT_UART_MSG_2_FRAME7LECONNSLAVELAT_MSK\t\\\n\t\t(0x7<<BT_UART_MSG_2_FRAME7LECONNSLAVELAT_POS)\n#define BT_UART_MSG_2_FRAME7LEPROFILE1_POS\t(3)\n#define BT_UART_MSG_2_FRAME7LEPROFILE1_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME7LEPROFILE1_POS)\n#define BT_UART_MSG_2_FRAME7LEPROFILE2_POS\t(4)\n#define BT_UART_MSG_2_FRAME7LEPROFILE2_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME7LEPROFILE2_POS)\n#define BT_UART_MSG_2_FRAME7LEPROFILEOTHER_POS\t(5)\n#define BT_UART_MSG_2_FRAME7LEPROFILEOTHER_MSK\t\\\n\t\t(0x1<<BT_UART_MSG_2_FRAME7LEPROFILEOTHER_POS)\n#define BT_UART_MSG_2_FRAME7RESERVED_POS\t(6)\n#define BT_UART_MSG_2_FRAME7RESERVED_MSK\t\\\n\t\t(0x3<<BT_UART_MSG_2_FRAME7RESERVED_POS)\n\n\n#define BT_ENABLE_REDUCED_TXPOWER_THRESHOLD\t(-62)\n#define BT_DISABLE_REDUCED_TXPOWER_THRESHOLD\t(-65)\n\nstruct iwl_bt_uart_msg {\n\tu8 header;\n\tu8 frame1;\n\tu8 frame2;\n\tu8 frame3;\n\tu8 frame4;\n\tu8 frame5;\n\tu8 frame6;\n\tu8 frame7;\n} __packed;\n\nstruct iwl_bt_coex_profile_notif {\n\tstruct iwl_bt_uart_msg last_bt_uart_msg;\n\tu8 bt_status;  \n\tu8 bt_traffic_load;  \n\tu8 bt_ci_compliance;  \n\tu8 reserved;\n} __packed;\n\n#define IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_POS\t0\n#define IWL_BT_COEX_PRIO_TBL_SHARED_ANTENNA_MSK\t0x1\n#define IWL_BT_COEX_PRIO_TBL_PRIO_POS\t\t1\n#define IWL_BT_COEX_PRIO_TBL_PRIO_MASK\t\t0x0e\n#define IWL_BT_COEX_PRIO_TBL_RESERVED_POS\t4\n#define IWL_BT_COEX_PRIO_TBL_RESERVED_MASK\t0xf0\n#define IWL_BT_COEX_PRIO_TBL_PRIO_SHIFT\t\t1\n\n \nenum bt_coex_prio_table_events {\n\tBT_COEX_PRIO_TBL_EVT_INIT_CALIB1 = 0,\n\tBT_COEX_PRIO_TBL_EVT_INIT_CALIB2 = 1,\n\tBT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_LOW1 = 2,\n\tBT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_LOW2 = 3,  \n\tBT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_HIGH1 = 4,\n\tBT_COEX_PRIO_TBL_EVT_PERIODIC_CALIB_HIGH2 = 5,\n\tBT_COEX_PRIO_TBL_EVT_DTIM = 6,\n\tBT_COEX_PRIO_TBL_EVT_SCAN52 = 7,\n\tBT_COEX_PRIO_TBL_EVT_SCAN24 = 8,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED0 = 9,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED1 = 10,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED2 = 11,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED3 = 12,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED4 = 13,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED5 = 14,\n\tBT_COEX_PRIO_TBL_EVT_RESERVED6 = 15,\n\t \n\tBT_COEX_PRIO_TBL_EVT_MAX,\n};\n\nenum bt_coex_prio_table_priorities {\n\tBT_COEX_PRIO_TBL_DISABLED = 0,\n\tBT_COEX_PRIO_TBL_PRIO_LOW = 1,\n\tBT_COEX_PRIO_TBL_PRIO_HIGH = 2,\n\tBT_COEX_PRIO_TBL_PRIO_BYPASS = 3,\n\tBT_COEX_PRIO_TBL_PRIO_COEX_OFF = 4,\n\tBT_COEX_PRIO_TBL_PRIO_COEX_ON = 5,\n\tBT_COEX_PRIO_TBL_PRIO_RSRVD1 = 6,\n\tBT_COEX_PRIO_TBL_PRIO_RSRVD2 = 7,\n\tBT_COEX_PRIO_TBL_MAX,\n};\n\nstruct iwl_bt_coex_prio_table_cmd {\n\tu8 prio_tbl[BT_COEX_PRIO_TBL_EVT_MAX];\n} __packed;\n\n#define IWL_BT_COEX_ENV_CLOSE\t0\n#define IWL_BT_COEX_ENV_OPEN\t1\n \nstruct iwl_bt_coex_prot_env_cmd {\n\tu8 action;  \n\tu8 type;  \n\tu8 reserved[2];\n} __packed;\n\n \nenum iwlagn_d3_wakeup_filters {\n\tIWLAGN_D3_WAKEUP_RFKILL\t\t= BIT(0),\n\tIWLAGN_D3_WAKEUP_SYSASSERT\t= BIT(1),\n};\n\nstruct iwlagn_d3_config_cmd {\n\t__le32 min_sleep_time;\n\t__le32 wakeup_flags;\n} __packed;\n\n \n#define IWLAGN_WOWLAN_MIN_PATTERN_LEN\t16\n#define IWLAGN_WOWLAN_MAX_PATTERN_LEN\t128\n\nstruct iwlagn_wowlan_pattern {\n\tu8 mask[IWLAGN_WOWLAN_MAX_PATTERN_LEN / 8];\n\tu8 pattern[IWLAGN_WOWLAN_MAX_PATTERN_LEN];\n\tu8 mask_size;\n\tu8 pattern_size;\n\t__le16 reserved;\n} __packed;\n\n#define IWLAGN_WOWLAN_MAX_PATTERNS\t20\n\nstruct iwlagn_wowlan_patterns_cmd {\n\t__le32 n_patterns;\n\tstruct iwlagn_wowlan_pattern patterns[];\n} __packed;\n\n \nenum iwlagn_wowlan_wakeup_filters {\n\tIWLAGN_WOWLAN_WAKEUP_MAGIC_PACKET\t= BIT(0),\n\tIWLAGN_WOWLAN_WAKEUP_PATTERN_MATCH\t= BIT(1),\n\tIWLAGN_WOWLAN_WAKEUP_BEACON_MISS\t= BIT(2),\n\tIWLAGN_WOWLAN_WAKEUP_LINK_CHANGE\t= BIT(3),\n\tIWLAGN_WOWLAN_WAKEUP_GTK_REKEY_FAIL\t= BIT(4),\n\tIWLAGN_WOWLAN_WAKEUP_EAP_IDENT_REQ\t= BIT(5),\n\tIWLAGN_WOWLAN_WAKEUP_4WAY_HANDSHAKE\t= BIT(6),\n\tIWLAGN_WOWLAN_WAKEUP_ALWAYS\t\t= BIT(7),\n\tIWLAGN_WOWLAN_WAKEUP_ENABLE_NET_DETECT\t= BIT(8),\n};\n\nstruct iwlagn_wowlan_wakeup_filter_cmd {\n\t__le32 enabled;\n\t__le16 non_qos_seq;\n\t__le16 reserved;\n\t__le16 qos_seq[8];\n};\n\n \n#define IWLAGN_NUM_RSC\t16\n\nstruct tkip_sc {\n\t__le16 iv16;\n\t__le16 pad;\n\t__le32 iv32;\n} __packed;\n\nstruct iwlagn_tkip_rsc_tsc {\n\tstruct tkip_sc unicast_rsc[IWLAGN_NUM_RSC];\n\tstruct tkip_sc multicast_rsc[IWLAGN_NUM_RSC];\n\tstruct tkip_sc tsc;\n} __packed;\n\nstruct aes_sc {\n\t__le64 pn;\n} __packed;\n\nstruct iwlagn_aes_rsc_tsc {\n\tstruct aes_sc unicast_rsc[IWLAGN_NUM_RSC];\n\tstruct aes_sc multicast_rsc[IWLAGN_NUM_RSC];\n\tstruct aes_sc tsc;\n} __packed;\n\nunion iwlagn_all_tsc_rsc {\n\tstruct iwlagn_tkip_rsc_tsc tkip;\n\tstruct iwlagn_aes_rsc_tsc aes;\n};\n\nstruct iwlagn_wowlan_rsc_tsc_params_cmd {\n\tunion iwlagn_all_tsc_rsc all_tsc_rsc;\n} __packed;\n\n \n#define IWLAGN_MIC_KEY_SIZE\t8\n#define IWLAGN_P1K_SIZE\t\t5\nstruct iwlagn_mic_keys {\n\tu8 tx[IWLAGN_MIC_KEY_SIZE];\n\tu8 rx_unicast[IWLAGN_MIC_KEY_SIZE];\n\tu8 rx_mcast[IWLAGN_MIC_KEY_SIZE];\n} __packed;\n\nstruct iwlagn_p1k_cache {\n\t__le16 p1k[IWLAGN_P1K_SIZE];\n} __packed;\n\n#define IWLAGN_NUM_RX_P1K_CACHE\t2\n\nstruct iwlagn_wowlan_tkip_params_cmd {\n\tstruct iwlagn_mic_keys mic_keys;\n\tstruct iwlagn_p1k_cache tx;\n\tstruct iwlagn_p1k_cache rx_uni[IWLAGN_NUM_RX_P1K_CACHE];\n\tstruct iwlagn_p1k_cache rx_multi[IWLAGN_NUM_RX_P1K_CACHE];\n} __packed;\n\n \n\n#define IWLAGN_KCK_MAX_SIZE\t32\n#define IWLAGN_KEK_MAX_SIZE\t32\n\nstruct iwlagn_wowlan_kek_kck_material_cmd {\n\tu8\tkck[IWLAGN_KCK_MAX_SIZE];\n\tu8\tkek[IWLAGN_KEK_MAX_SIZE];\n\t__le16\tkck_len;\n\t__le16\tkek_len;\n\t__le64\treplay_ctr;\n} __packed;\n\n#define RF_KILL_INDICATOR_FOR_WOWLAN\t0x87\n\n \nstruct iwlagn_wowlan_status {\n\t__le64 replay_ctr;\n\t__le32 rekey_status;\n\t__le32 wakeup_reason;\n\tu8 pattern_number;\n\tu8 reserved1;\n\t__le16 qos_seq_ctr[8];\n\t__le16 non_qos_seq_ctr;\n\t__le16 reserved2;\n\tunion iwlagn_all_tsc_rsc tsc_rsc;\n\t__le16 reserved3;\n} __packed;\n\n \n\n \n#define IWL_MIN_SLOT_TIME\t20\n\n \nstruct iwl_wipan_slot {\n\t__le16 width;\n\tu8 type;\n\tu8 reserved;\n} __packed;\n\n#define IWL_WIPAN_PARAMS_FLG_LEAVE_CHANNEL_CTS\t\tBIT(1)\t \n#define IWL_WIPAN_PARAMS_FLG_LEAVE_CHANNEL_QUIET\tBIT(2)\t \n#define IWL_WIPAN_PARAMS_FLG_SLOTTED_MODE\t\tBIT(3)\t \n#define IWL_WIPAN_PARAMS_FLG_FILTER_BEACON_NOTIF\tBIT(4)\n#define IWL_WIPAN_PARAMS_FLG_FULL_SLOTTED_MODE\t\tBIT(5)\n\n \nstruct iwl_wipan_params_cmd {\n\t__le16 flags;\n\tu8 reserved;\n\tu8 num_slots;\n\tstruct iwl_wipan_slot slots[10];\n} __packed;\n\n \n\nstruct iwl_wipan_p2p_channel_switch_cmd {\n\t__le16 channel;\n\t__le16 reserved;\n};\n\n \n\nstruct iwl_wipan_noa_descriptor {\n\tu8 count;\n\t__le32 duration;\n\t__le32 interval;\n\t__le32 starttime;\n} __packed;\n\nstruct iwl_wipan_noa_attribute {\n\tu8 id;\n\t__le16 length;\n\tu8 index;\n\tu8 ct_window;\n\tstruct iwl_wipan_noa_descriptor descr0, descr1;\n\tu8 reserved;\n} __packed;\n\nstruct iwl_wipan_noa_notification {\n\tu32 noa_active;\n\tstruct iwl_wipan_noa_attribute noa_attribute;\n} __packed;\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}