#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x65226e0250e0 .scope module, "tb_riscv_processor" "tb_riscv_processor" 2 4;
 .timescale -9 -12;
v0x65226e053760_0 .var "clk", 0 0;
v0x65226e053800_0 .var "rst", 0 0;
S_0x65226dff2900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 34, 2 34 0, S_0x65226e0250e0;
 .timescale -9 -12;
v0x65226e02ea20_0 .var/i "i", 31 0;
S_0x65226e04ce60 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 41, 2 41 0, S_0x65226e0250e0;
 .timescale -9 -12;
v0x65226e02eac0_0 .var/i "j", 31 0;
S_0x65226e04d050 .scope module, "uut" "riscv_processor_top" 2 10, 3 2 0, S_0x65226e0250e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x65226e0639c0 .functor AND 1, v0x65226e04dcc0_0, L_0x65226e065660, C4<1>, C4<1>;
L_0x7595fe6ce018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x65226e052210_0 .net/2u *"_ivl_0", 31 0, L_0x7595fe6ce018;  1 drivers
v0x65226e052310_0 .net "alu_b_operand", 31 0, L_0x65226e065380;  1 drivers
v0x65226e052400_0 .net "alu_control_signal", 3 0, v0x65226e04d520_0;  1 drivers
v0x65226e0524d0_0 .net "alu_op", 1 0, v0x65226e04db40_0;  1 drivers
v0x65226e0525c0_0 .net "alu_result", 31 0, v0x65226e050630_0;  1 drivers
v0x65226e052720_0 .net "alu_src", 0 0, v0x65226e04dc20_0;  1 drivers
v0x65226e0527c0_0 .net "branch", 0 0, v0x65226e04dcc0_0;  1 drivers
v0x65226e052860_0 .net "branch_control", 0 0, L_0x65226e0639c0;  1 drivers
v0x65226e052900_0 .net "clk", 0 0, v0x65226e053760_0;  1 drivers
v0x65226e0529a0_0 .net "immediate", 31 0, v0x65226e04f330_0;  1 drivers
v0x65226e052a40_0 .net "instruction", 31 0, L_0x65226e0640e0;  1 drivers
v0x65226e052b30_0 .net "mem_read", 0 0, v0x65226e04dd60_0;  1 drivers
v0x65226e052c20_0 .net "mem_read_data", 31 0, L_0x65226e065970;  1 drivers
v0x65226e052ce0_0 .net "mem_to_reg", 0 0, v0x65226e04de20_0;  1 drivers
v0x65226e052d80_0 .net "mem_write", 0 0, v0x65226e04df30_0;  1 drivers
v0x65226e052e70_0 .net "pc_branch", 31 0, L_0x65226e063ad0;  1 drivers
v0x65226e052f10_0 .net "pc_current", 31 0, v0x65226e053170_0;  1 drivers
v0x65226e052fd0_0 .net "pc_next", 31 0, L_0x65226e063c60;  1 drivers
v0x65226e053090_0 .net "pc_plus_4", 31 0, L_0x65226e063920;  1 drivers
v0x65226e053170_0 .var "pc_reg", 31 0;
v0x65226e053250_0 .net "reg_read_data1", 31 0, L_0x65226e0646b0;  1 drivers
v0x65226e053360_0 .net "reg_read_data2", 31 0, L_0x65226e064bd0;  1 drivers
v0x65226e053470_0 .net "reg_write", 0 0, v0x65226e04e0d0_0;  1 drivers
v0x65226e053560_0 .net "reg_write_data", 31 0, L_0x65226e065b00;  1 drivers
v0x65226e053620_0 .net "rst", 0 0, v0x65226e053800_0;  1 drivers
v0x65226e0536c0_0 .net "zero_flag", 0 0, L_0x65226e065660;  1 drivers
L_0x65226e063920 .arith/sum 32, v0x65226e053170_0, L_0x7595fe6ce018;
L_0x65226e063ad0 .arith/sum 32, v0x65226e053170_0, v0x65226e04f330_0;
L_0x65226e063c60 .functor MUXZ 32, L_0x65226e063920, L_0x65226e063ad0, L_0x65226e0639c0, C4<>;
L_0x65226e0641a0 .part L_0x65226e0640e0, 0, 7;
L_0x65226e064db0 .part L_0x65226e0640e0, 15, 5;
L_0x65226e064e50 .part L_0x65226e0640e0, 20, 5;
L_0x65226e064f30 .part L_0x65226e0640e0, 7, 5;
L_0x65226e0651f0 .part L_0x65226e0640e0, 12, 3;
L_0x65226e0652e0 .part L_0x65226e0640e0, 30, 1;
L_0x65226e065380 .functor MUXZ 32, L_0x65226e064bd0, v0x65226e04f330_0, v0x65226e04dc20_0, C4<>;
L_0x65226e065b00 .functor MUXZ 32, v0x65226e050630_0, L_0x65226e065970, v0x65226e04de20_0, C4<>;
S_0x65226e04d1e0 .scope module, "ac" "alu_control" 3 54, 4 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_bit5";
    .port_info 3 /OUTPUT 4 "alu_signal";
v0x65226e04d420_0 .net "alu_op", 1 0, v0x65226e04db40_0;  alias, 1 drivers
v0x65226e04d520_0 .var "alu_signal", 3 0;
v0x65226e04d600_0 .net "funct3", 2 0, L_0x65226e0651f0;  1 drivers
v0x65226e04d6c0_0 .net "funct7_bit5", 0 0, L_0x65226e0652e0;  1 drivers
E_0x65226e0117e0 .event anyedge, v0x65226e04d420_0, v0x65226e04d600_0, v0x65226e04d6c0_0;
S_0x65226e04d800 .scope module, "ctrl" "control_unit" 3 36, 5 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 2 "alu_op";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "reg_write";
v0x65226e04db40_0 .var "alu_op", 1 0;
v0x65226e04dc20_0 .var "alu_src", 0 0;
v0x65226e04dcc0_0 .var "branch", 0 0;
v0x65226e04dd60_0 .var "mem_read", 0 0;
v0x65226e04de20_0 .var "mem_to_reg", 0 0;
v0x65226e04df30_0 .var "mem_write", 0 0;
v0x65226e04dff0_0 .net "opcode", 6 0, L_0x65226e0641a0;  1 drivers
v0x65226e04e0d0_0 .var "reg_write", 0 0;
E_0x65226e011170 .event anyedge, v0x65226e04dff0_0;
S_0x65226e04e2e0 .scope module, "dmem" "data_memory" 3 67, 6 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x65226e04e530_0 .net *"_ivl_0", 31 0, L_0x65226e065790;  1 drivers
v0x65226e04e630_0 .net *"_ivl_3", 5 0, L_0x65226e065830;  1 drivers
v0x65226e04e710_0 .net *"_ivl_4", 7 0, L_0x65226e0658d0;  1 drivers
L_0x7595fe6ce2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65226e04e800_0 .net *"_ivl_7", 1 0, L_0x7595fe6ce2a0;  1 drivers
L_0x7595fe6ce2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65226e04e8e0_0 .net/2u *"_ivl_8", 31 0, L_0x7595fe6ce2e8;  1 drivers
v0x65226e04ea10_0 .net "address", 31 0, v0x65226e050630_0;  alias, 1 drivers
v0x65226e04eaf0_0 .net "clk", 0 0, v0x65226e053760_0;  alias, 1 drivers
v0x65226e04ebb0_0 .var/i "i", 31 0;
v0x65226e04ec90_0 .net "mem_read", 0 0, v0x65226e04dd60_0;  alias, 1 drivers
v0x65226e04ed30_0 .net "mem_write", 0 0, v0x65226e04df30_0;  alias, 1 drivers
v0x65226e04ee00 .array "memory", 63 0, 31 0;
v0x65226e04eea0_0 .net "read_data", 31 0, L_0x65226e065970;  alias, 1 drivers
v0x65226e04ef60_0 .net "write_data", 31 0, L_0x65226e064bd0;  alias, 1 drivers
E_0x65226dfe5330 .event posedge, v0x65226e04eaf0_0;
L_0x65226e065790 .array/port v0x65226e04ee00, L_0x65226e0658d0;
L_0x65226e065830 .part v0x65226e050630_0, 2, 6;
L_0x65226e0658d0 .concat [ 6 2 0 0], L_0x65226e065830, L_0x7595fe6ce2a0;
L_0x65226e065970 .functor MUXZ 32, L_0x7595fe6ce2e8, L_0x65226e065790, v0x65226e04dd60_0, C4<>;
S_0x65226e04f100 .scope module, "ig" "imm_gen" 3 49, 7 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v0x65226e04f330_0 .var "imm_out", 31 0;
v0x65226e04f430_0 .net "immediate", 31 0, v0x65226e04f330_0;  alias, 1 drivers
v0x65226e04f510_0 .net "instruction", 31 0, L_0x65226e0640e0;  alias, 1 drivers
v0x65226e04f600_0 .net "opcode", 6 0, L_0x65226e064fd0;  1 drivers
E_0x65226e04f2b0 .event anyedge, v0x65226e04f600_0, v0x65226e04f510_0;
L_0x65226e064fd0 .part L_0x65226e0640e0, 0, 7;
S_0x65226e04f740 .scope module, "imem" "instruction_memory" 3 31, 8 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x65226e0640e0 .functor BUFZ 32, L_0x65226e063e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x65226e04f9b0_0 .net *"_ivl_0", 31 0, L_0x65226e063e60;  1 drivers
v0x65226e04fab0_0 .net *"_ivl_3", 7 0, L_0x65226e063f00;  1 drivers
v0x65226e04fb90_0 .net *"_ivl_4", 9 0, L_0x65226e063fa0;  1 drivers
L_0x7595fe6ce060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65226e04fc50_0 .net *"_ivl_7", 1 0, L_0x7595fe6ce060;  1 drivers
v0x65226e04fd30_0 .net "instruction", 31 0, L_0x65226e0640e0;  alias, 1 drivers
v0x65226e04fe40 .array "memory", 255 0, 31 0;
v0x65226e04fee0_0 .net "read_address", 31 0, v0x65226e053170_0;  alias, 1 drivers
L_0x65226e063e60 .array/port v0x65226e04fe40, L_0x65226e063fa0;
L_0x65226e063f00 .part v0x65226e053170_0, 2, 8;
L_0x65226e063fa0 .concat [ 8 2 0 0], L_0x65226e063f00, L_0x7595fe6ce060;
S_0x65226e050020 .scope module, "main_alu" "alu" 3 62, 9 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7595fe6ce258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65226e050290_0 .net/2u *"_ivl_2", 31 0, L_0x7595fe6ce258;  1 drivers
v0x65226e050390_0 .net "a", 31 0, L_0x65226e0646b0;  alias, 1 drivers
v0x65226e050470_0 .net "alu_control", 3 0, v0x65226e04d520_0;  alias, 1 drivers
v0x65226e050570_0 .net "b", 31 0, L_0x65226e065380;  alias, 1 drivers
v0x65226e050630_0 .var "res_temp", 31 0;
v0x65226e050760_0 .net "result", 31 0, v0x65226e050630_0;  alias, 1 drivers
v0x65226e050820_0 .net "zero", 0 0, L_0x65226e065660;  alias, 1 drivers
E_0x65226e050230 .event anyedge, v0x65226e04d520_0, v0x65226e050390_0, v0x65226e050570_0;
L_0x65226e065660 .cmp/eq 32, v0x65226e050630_0, L_0x7595fe6ce258;
S_0x65226e050990 .scope module, "rf" "register_file" 3 42, 10 2 0, S_0x65226e04d050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /INPUT 5 "write_reg";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0x7595fe6ce0a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x65226e050d20_0 .net/2u *"_ivl_0", 4 0, L_0x7595fe6ce0a8;  1 drivers
L_0x7595fe6ce138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65226e050e20_0 .net *"_ivl_11", 1 0, L_0x7595fe6ce138;  1 drivers
L_0x7595fe6ce180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x65226e050f00_0 .net/2u *"_ivl_14", 4 0, L_0x7595fe6ce180;  1 drivers
v0x65226e050fc0_0 .net *"_ivl_16", 0 0, L_0x65226e064870;  1 drivers
L_0x7595fe6ce1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65226e051080_0 .net/2u *"_ivl_18", 31 0, L_0x7595fe6ce1c8;  1 drivers
v0x65226e0511b0_0 .net *"_ivl_2", 0 0, L_0x65226e064300;  1 drivers
v0x65226e051270_0 .net *"_ivl_20", 31 0, L_0x65226e064960;  1 drivers
v0x65226e051350_0 .net *"_ivl_22", 6 0, L_0x65226e064a40;  1 drivers
L_0x7595fe6ce210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x65226e051430_0 .net *"_ivl_25", 1 0, L_0x7595fe6ce210;  1 drivers
L_0x7595fe6ce0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x65226e0515a0_0 .net/2u *"_ivl_4", 31 0, L_0x7595fe6ce0f0;  1 drivers
v0x65226e051680_0 .net *"_ivl_6", 31 0, L_0x65226e0643d0;  1 drivers
v0x65226e051760_0 .net *"_ivl_8", 6 0, L_0x65226e0644d0;  1 drivers
v0x65226e051840_0 .net "clk", 0 0, v0x65226e053760_0;  alias, 1 drivers
v0x65226e0518e0_0 .var/i "i", 31 0;
v0x65226e0519a0_0 .net "read_data1", 31 0, L_0x65226e0646b0;  alias, 1 drivers
v0x65226e051a90_0 .net "read_data2", 31 0, L_0x65226e064bd0;  alias, 1 drivers
v0x65226e051b60_0 .net "read_reg1", 4 0, L_0x65226e064db0;  1 drivers
v0x65226e051c20_0 .net "read_reg2", 4 0, L_0x65226e064e50;  1 drivers
v0x65226e051d00_0 .net "reg_write_en", 0 0, v0x65226e04e0d0_0;  alias, 1 drivers
v0x65226e051dd0 .array "registers", 31 0, 31 0;
v0x65226e051e70_0 .net "rst", 0 0, v0x65226e053800_0;  alias, 1 drivers
v0x65226e051f30_0 .net "write_data", 31 0, L_0x65226e065b00;  alias, 1 drivers
v0x65226e052010_0 .net "write_reg", 4 0, L_0x65226e064f30;  1 drivers
E_0x65226e050ca0 .event posedge, v0x65226e051e70_0, v0x65226e04eaf0_0;
L_0x65226e064300 .cmp/eq 5, L_0x65226e064db0, L_0x7595fe6ce0a8;
L_0x65226e0643d0 .array/port v0x65226e051dd0, L_0x65226e0644d0;
L_0x65226e0644d0 .concat [ 5 2 0 0], L_0x65226e064db0, L_0x7595fe6ce138;
L_0x65226e0646b0 .functor MUXZ 32, L_0x65226e0643d0, L_0x7595fe6ce0f0, L_0x65226e064300, C4<>;
L_0x65226e064870 .cmp/eq 5, L_0x65226e064e50, L_0x7595fe6ce180;
L_0x65226e064960 .array/port v0x65226e051dd0, L_0x65226e064a40;
L_0x65226e064a40 .concat [ 5 2 0 0], L_0x65226e064e50, L_0x7595fe6ce210;
L_0x65226e064bd0 .functor MUXZ 32, L_0x65226e064960, L_0x7595fe6ce1c8, L_0x65226e064870, C4<>;
    .scope S_0x65226e04f740;
T_0 ;
    %vpi_call 8 12 "$readmemh", "instructions.mem", v0x65226e04fe40 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x65226e04d800;
T_1 ;
    %wait E_0x65226e011170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04dcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04dd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04de20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x65226e04db40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04dc20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04e0d0_0, 0, 1;
    %load/vec4 v0x65226e04dff0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e04dc20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x65226e04db40_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04e0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04dd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04de20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x65226e04db40_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04e0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04dc20_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x65226e04db40_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04dc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04df30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x65226e04db40_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e04dcc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x65226e04db40_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x65226e050990;
T_2 ;
    %wait E_0x65226e050ca0;
    %load/vec4 v0x65226e051e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65226e0518e0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x65226e0518e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x65226e0518e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65226e051dd0, 0, 4;
    %load/vec4 v0x65226e0518e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65226e0518e0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x65226e051d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x65226e052010_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x65226e051f30_0;
    %load/vec4 v0x65226e052010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65226e051dd0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x65226e04f100;
T_3 ;
    %wait E_0x65226e04f2b0;
    %load/vec4 v0x65226e04f600_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65226e04f330_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65226e04f330_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65226e04f330_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65226e04f510_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x65226e04f330_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x65226e04f510_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65226e04f510_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x65226e04f510_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x65226e04f330_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x65226e04d1e0;
T_4 ;
    %wait E_0x65226e0117e0;
    %load/vec4 v0x65226e04d420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x65226e04d600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x65226e04d6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x65226e04d520_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x65226e050020;
T_5 ;
    %wait E_0x65226e050230;
    %load/vec4 v0x65226e050470_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x65226e050390_0;
    %load/vec4 v0x65226e050570_0;
    %add;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x65226e050390_0;
    %load/vec4 v0x65226e050570_0;
    %sub;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x65226e050390_0;
    %load/vec4 v0x65226e050570_0;
    %and;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x65226e050390_0;
    %load/vec4 v0x65226e050570_0;
    %or;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x65226e050390_0;
    %load/vec4 v0x65226e050570_0;
    %xor;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x65226e050390_0;
    %load/vec4 v0x65226e050570_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x65226e050630_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x65226e04e2e0;
T_6 ;
    %wait E_0x65226dfe5330;
    %load/vec4 v0x65226e04ed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x65226e04ef60_0;
    %load/vec4 v0x65226e04ea10_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x65226e04ee00, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x65226e04e2e0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65226e04ebb0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x65226e04ebb0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x65226e04ebb0_0;
    %store/vec4a v0x65226e04ee00, 4, 0;
    %load/vec4 v0x65226e04ebb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65226e04ebb0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x65226e04d050;
T_8 ;
    %wait E_0x65226e050ca0;
    %load/vec4 v0x65226e053620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x65226e053170_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x65226e052fd0_0;
    %assign/vec4 v0x65226e053170_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x65226e0250e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e053760_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0x65226e053760_0;
    %inv;
    %store/vec4 v0x65226e053760_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0x65226e0250e0;
T_10 ;
    %vpi_call 2 23 "$display", "--- Iniciando a Simulacao do RISC-V (Grupo 30) em Verilog ---" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x65226e053800_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x65226e053800_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 2 32 "$display", "\012--- Simulacao Concluida. Estado Final dos Registradores: ---" {0 0 0};
    %fork t_1, S_0x65226dff2900;
    %jmp t_0;
    .scope S_0x65226dff2900;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65226e02ea20_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x65226e02ea20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 36 "$display", "Register[%2d]: %d (0x%h)", v0x65226e02ea20_0, &A<v0x65226e051dd0, v0x65226e02ea20_0 >, &A<v0x65226e051dd0, v0x65226e02ea20_0 > {0 0 0};
    %load/vec4 v0x65226e02ea20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65226e02ea20_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_0x65226e0250e0;
t_0 %join;
    %vpi_call 2 40 "$display", "\012--- Estado Final da Memoria de Dados (posicoes nao nulas) ---" {0 0 0};
    %fork t_3, S_0x65226e04ce60;
    %jmp t_2;
    .scope S_0x65226e04ce60;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x65226e02eac0_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x65226e02eac0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.3, 5;
    %ix/getv/s 4, v0x65226e02eac0_0;
    %load/vec4a v0x65226e04ee00, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x65226e02eac0_0;
    %muli 4, 0, 32;
    %vpi_call 2 43 "$display", "Endereco[%2d]: %d", S<0,vec4,s32>, &A<v0x65226e04ee00, v0x65226e02eac0_0 > {1 0 0};
T_10.4 ;
    %load/vec4 v0x65226e02eac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x65226e02eac0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0x65226e0250e0;
t_2 %join;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_riscv_processor.v";
    "riscv_processor_top.v";
    "alu_control.v";
    "control_unit.v";
    "data_memory.v";
    "imm_gen.v";
    "instruction_memory.v";
    "alu.v";
    "register_file.v";
