$date
	Sat Sep 14 03:25:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ControlUnit_tb $end
$var wire 2 ! ResultSrc [1:0] $end
$var wire 1 " RegWrite $end
$var wire 1 # REGBEnable $end
$var wire 1 $ REGAEnable $end
$var wire 1 % PCEnable $end
$var wire 1 & MemWrite $end
$var wire 1 ' InstructionRegisterEnable $end
$var wire 1 ( InstructionOrData $end
$var wire 3 ) ImmediateSrc [2:0] $end
$var wire 2 * ALUSrcB [1:0] $end
$var wire 2 + ALUSrcA [1:0] $end
$var wire 4 , ALUControlSignal [3:0] $end
$var reg 1 - Zero $end
$var reg 1 . clk $end
$var reg 3 / funct3 [2:0] $end
$var reg 7 0 funct7 [6:0] $end
$var reg 7 1 opcode [6:0] $end
$var reg 1 2 reset $end
$scope module uut $end
$var wire 1 - Zero $end
$var wire 1 . clk $end
$var wire 3 3 funct3 [2:0] $end
$var wire 7 4 funct7 [6:0] $end
$var wire 7 5 opcode [6:0] $end
$var wire 1 2 reset $end
$var wire 4 6 ALUControlSignal [3:0] $end
$var reg 2 7 ALUOp [1:0] $end
$var reg 2 8 ALUSrcA [1:0] $end
$var reg 2 9 ALUSrcB [1:0] $end
$var reg 3 : ImmediateSrc [2:0] $end
$var reg 1 ( InstructionOrData $end
$var reg 1 ' InstructionRegisterEnable $end
$var reg 1 & MemWrite $end
$var reg 1 % PCEnable $end
$var reg 1 $ REGAEnable $end
$var reg 1 # REGBEnable $end
$var reg 1 " RegWrite $end
$var reg 2 ; ResultSrc [1:0] $end
$var reg 4 < current_state [3:0] $end
$var reg 4 = next_state [3:0] $end
$scope module ALUControlUnit $end
$var wire 2 > ALUOp [1:0] $end
$var wire 3 ? funct3 [2:0] $end
$var wire 7 @ funct7 [6:0] $end
$var wire 1 A funct7_5 $end
$var reg 4 B ALUControlSignal [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 B
0A
b0 @
b0 ?
b0 >
b1 =
b0 <
b0 ;
b0 :
b10 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
12
b0 1
b0 0
b0 /
0.
0-
b0 ,
b0 +
b10 *
b0 )
0(
1'
0&
1%
0$
0#
0"
b0 !
$end
#5000
1.
#10000
0.
02
#15000
b100 )
b100 :
b1 +
b1 8
b10 =
b1 <
b1 *
b1 9
0'
0%
b110011 1
b110011 5
1.
#20000
0.
#25000
b10 7
b10 >
b0 *
b0 9
b10 +
b10 8
b0 )
b0 :
b11 =
b10 <
1.
#30000
0.
#35000
1"
b0 7
b0 >
b0 +
b0 8
b0 =
b11 <
b0 ,
b0 6
b0 B
1A
b100000 0
b100000 4
b100000 @
1.
#40000
0.
#45000
b10 *
b10 9
1'
1%
0"
b1 =
b0 <
1.
#50000
0.
#55000
b100 )
b100 :
b1 +
b1 8
b1010 =
b1 <
0A
b1 *
b1 9
0'
0%
b0 0
b0 4
b0 @
b10011 1
b10011 5
1.
#60000
0.
#65000
b10 7
b10 >
b1 *
b1 9
b10 +
b10 8
b0 )
b0 :
b11 =
b1010 <
1.
#70000
0.
#75000
1"
b0 =
b11 <
b0 ,
b0 6
b0 B
b0 7
b0 >
b0 *
b0 9
b0 +
b0 8
b10 /
b10 3
b10 ?
b11 1
b11 5
1.
#80000
0.
#85000
b10 *
b10 9
1'
1%
0"
b1 =
b0 <
1.
#90000
0.
#95000
b100 )
b100 :
b1 +
b1 8
b110 =
b1 <
b1 *
b1 9
0'
0%
b100011 1
b100011 5
1.
#100000
0.
#105000
b1 *
b1 9
b10 +
b10 8
b1 )
b1 :
b1001 =
b110 <
1.
#110000
0.
#115000
1&
1(
b1001 <
b0 *
b0 9
b0 +
b0 8
b0 )
b0 :
b0 =
1-
b0 /
b0 3
b0 ?
b1100011 1
b1100011 5
1.
#120000
0.
#125000
b10 *
b10 9
1'
1%
0&
0(
b1 =
b0 <
1.
#130000
0.
#135000
b100 )
b100 :
b1 +
b1 8
b100 =
b1 <
b1 *
b1 9
0'
0%
0-
b1101111 1
b1101111 5
1.
#140000
0.
#145000
1%
b0 *
b0 9
b0 +
b0 8
b0 )
b0 :
b0 =
b100 <
1.
#150000
0.
#155000
b10 *
b10 9
1'
1%
b1 =
b0 <
1.
