// Seed: 2235416950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri id_6 = -1'b0;
  supply1 id_7 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_7,
      id_1,
      id_7
  );
  input wire id_1;
  id_9 :
  assert property (@(posedge id_9) -1)
  else $unsigned(28);
  ;
  wire id_10 = $signed(50);
  ;
  wire id_11;
  ;
  logic id_12;
  logic [1 'b0 : -1] id_13;
  localparam id_14 = (1);
  id_15 :
  assert property (@(posedge 1) 1 & id_7 & -1 ? !id_14 : id_13 ? id_9 : -1'b0)
  else $signed(0);
  ;
endmodule
