
ECU_Scanner_0.4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000bf60  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000bf60  0000bf60  00013f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000012c  20000000  0000bf68  00018000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000004cc  2000012c  0000c094  0001812c  2**2
                  ALLOC
  4 .stack        00002000  200005f8  0000c560  0001812c  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  0001812c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018154  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002b8aa  00000000  00000000  000181af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003559  00000000  00000000  00043a59  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000dd30  00000000  00000000  00046fb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000006b0  00000000  00000000  00054ce2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001658  00000000  00000000  00055392  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b8c9  00000000  00000000  000569ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000108c7  00000000  00000000  000722b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008d505  00000000  00000000  00082b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001c48  00000000  00000000  00110080  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200025f8 	.word	0x200025f8
       4:	000053c9 	.word	0x000053c9
       8:	000053c5 	.word	0x000053c5
       c:	000053c5 	.word	0x000053c5
	...
      2c:	000053c5 	.word	0x000053c5
	...
      38:	000053c5 	.word	0x000053c5
      3c:	000053c5 	.word	0x000053c5
      40:	000053c5 	.word	0x000053c5
      44:	000053c5 	.word	0x000053c5
      48:	000053c5 	.word	0x000053c5
      4c:	000053c5 	.word	0x000053c5
      50:	000053c5 	.word	0x000053c5
      54:	000053c5 	.word	0x000053c5
      58:	000053c5 	.word	0x000053c5
      5c:	000053c5 	.word	0x000053c5
      60:	000053c5 	.word	0x000053c5
      64:	00004cfd 	.word	0x00004cfd
      68:	00004d0d 	.word	0x00004d0d
      6c:	00004d1d 	.word	0x00004d1d
      70:	00004d2d 	.word	0x00004d2d
      74:	00004d3d 	.word	0x00004d3d
      78:	00004d4d 	.word	0x00004d4d
      7c:	000053c5 	.word	0x000053c5
      80:	000053c5 	.word	0x000053c5
      84:	000053c5 	.word	0x000053c5
      88:	000053c5 	.word	0x000053c5
      8c:	000053c5 	.word	0x000053c5
      90:	000053c5 	.word	0x000053c5
      94:	000053c5 	.word	0x000053c5
      98:	000053c5 	.word	0x000053c5
      9c:	000053c5 	.word	0x000053c5
      a0:	000053c5 	.word	0x000053c5
      a4:	000053c5 	.word	0x000053c5
      a8:	000053c5 	.word	0x000053c5
      ac:	000053c5 	.word	0x000053c5
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000012c 	.word	0x2000012c
      d4:	00000000 	.word	0x00000000
      d8:	0000bf68 	.word	0x0000bf68

000000dc <frame_dummy>:
      dc:	b508      	push	{r3, lr}
      de:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4807      	ldr	r0, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4908      	ldr	r1, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd08      	pop	{r3, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	0000bf68 	.word	0x0000bf68
     108:	20000130 	.word	0x20000130
     10c:	0000bf68 	.word	0x0000bf68
     110:	00000000 	.word	0x00000000

00000114 <at25dfx_chip_check_presence>:
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     114:	b530      	push	{r4, r5, lr}
     116:	b085      	sub	sp, #20

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     118:	1c04      	adds	r4, r0, #0
     11a:	2300      	movs	r3, #0
     11c:	9303      	str	r3, [sp, #12]
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     11e:	6805      	ldr	r5, [r0, #0]
     120:	4b30      	ldr	r3, [pc, #192]	; (1e4 <at25dfx_chip_check_presence+0xd0>)
     122:	4798      	blx	r3
     124:	792b      	ldrb	r3, [r5, #4]
     126:	2b00      	cmp	r3, #0
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     128:	d141      	bne.n	1ae <at25dfx_chip_check_presence+0x9a>
     12a:	3301      	adds	r3, #1
     12c:	712b      	strb	r3, [r5, #4]
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     12e:	4b2e      	ldr	r3, [pc, #184]	; (1e8 <at25dfx_chip_check_presence+0xd4>)
     130:	4798      	blx	r3
     132:	229f      	movs	r2, #159	; 0x9f
     134:	ab01      	add	r3, sp, #4
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     136:	701a      	strb	r2, [r3, #0]
     138:	7963      	ldrb	r3, [r4, #5]

		while (!spi_is_ready_to_read(chip->spi)) {
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
     13a:	09d9      	lsrs	r1, r3, #7
     13c:	2200      	movs	r2, #0
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     13e:	2900      	cmp	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     140:	d139      	bne.n	1b6 <at25dfx_chip_check_presence+0xa2>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     142:	095a      	lsrs	r2, r3, #5
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     144:	01d2      	lsls	r2, r2, #7
     146:	4929      	ldr	r1, [pc, #164]	; (1ec <at25dfx_chip_check_presence+0xd8>)
		return &(ports[port_index]->Group[group_index]);
     148:	468c      	mov	ip, r1
     14a:	4462      	add	r2, ip
     14c:	e033      	b.n	1b6 <at25dfx_chip_check_presence+0xa2>
     14e:	095a      	lsrs	r2, r3, #5
     150:	01d2      	lsls	r2, r2, #7
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     152:	4926      	ldr	r1, [pc, #152]	; (1ec <at25dfx_chip_check_presence+0xd8>)
     154:	468c      	mov	ip, r1
     156:	4462      	add	r2, ip
     158:	211f      	movs	r1, #31

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     15a:	400b      	ands	r3, r1

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
     15c:	391e      	subs	r1, #30
		return STATUS_ERR_IO;
	}
	return STATUS_OK;
     15e:	4099      	lsls	r1, r3
     160:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);
     162:	2300      	movs	r3, #0
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     164:	6822      	ldr	r2, [r4, #0]
     166:	7113      	strb	r3, [r2, #4]

	return status;
     168:	7923      	ldrb	r3, [r4, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     16a:	2b09      	cmp	r3, #9
     16c:	d815      	bhi.n	19a <at25dfx_chip_check_presence+0x86>

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     16e:	009b      	lsls	r3, r3, #2
     170:	4a1f      	ldr	r2, [pc, #124]	; (1f0 <at25dfx_chip_check_presence+0xdc>)
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     172:	58d3      	ldr	r3, [r2, r3]
     174:	469f      	mov	pc, r3
     176:	4b1f      	ldr	r3, [pc, #124]	; (1f4 <at25dfx_chip_check_presence+0xe0>)
     178:	e012      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     17a:	4b1f      	ldr	r3, [pc, #124]	; (1f8 <at25dfx_chip_check_presence+0xe4>)
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     17c:	e010      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
     17e:	4b1f      	ldr	r3, [pc, #124]	; (1fc <at25dfx_chip_check_presence+0xe8>)
     180:	e00e      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
     182:	4b1f      	ldr	r3, [pc, #124]	; (200 <at25dfx_chip_check_presence+0xec>)
     184:	e00c      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     186:	4b1f      	ldr	r3, [pc, #124]	; (204 <at25dfx_chip_check_presence+0xf0>)
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     188:	e00a      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
     18a:	4b1f      	ldr	r3, [pc, #124]	; (208 <at25dfx_chip_check_presence+0xf4>)
     18c:	e008      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     18e:	4b1f      	ldr	r3, [pc, #124]	; (20c <at25dfx_chip_check_presence+0xf8>)
     190:	e006      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     192:	4b1f      	ldr	r3, [pc, #124]	; (210 <at25dfx_chip_check_presence+0xfc>)
     194:	e004      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
     196:	4b1f      	ldr	r3, [pc, #124]	; (214 <at25dfx_chip_check_presence+0x100>)
     198:	e002      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     19a:	2300      	movs	r3, #0
     19c:	e000      	b.n	1a0 <at25dfx_chip_check_presence+0x8c>
     19e:	4b1e      	ldr	r3, [pc, #120]	; (218 <at25dfx_chip_check_presence+0x104>)
     1a0:	9a03      	ldr	r2, [sp, #12]
     1a2:	4293      	cmp	r3, r2
     1a4:	d001      	beq.n	1aa <at25dfx_chip_check_presence+0x96>
     1a6:	2014      	movs	r0, #20
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1a8:	e01a      	b.n	1e0 <at25dfx_chip_check_presence+0xcc>
     1aa:	2000      	movs	r0, #0
     1ac:	e018      	b.n	1e0 <at25dfx_chip_check_presence+0xcc>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1ae:	4b0e      	ldr	r3, [pc, #56]	; (1e8 <at25dfx_chip_check_presence+0xd4>)
     1b0:	4798      	blx	r3
	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
     1b2:	2005      	movs	r0, #5
     1b4:	e014      	b.n	1e0 <at25dfx_chip_check_presence+0xcc>
     1b6:	211f      	movs	r1, #31
     1b8:	400b      	ands	r3, r1
     1ba:	391e      	subs	r1, #30
     1bc:	4099      	lsls	r1, r3
     1be:	6151      	str	r1, [r2, #20]
     1c0:	6820      	ldr	r0, [r4, #0]
     1c2:	a901      	add	r1, sp, #4
     1c4:	2201      	movs	r2, #1
     1c6:	4b15      	ldr	r3, [pc, #84]	; (21c <at25dfx_chip_check_presence+0x108>)
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     1c8:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
     1ca:	6820      	ldr	r0, [r4, #0]
     1cc:	a903      	add	r1, sp, #12
     1ce:	2203      	movs	r2, #3
     1d0:	2300      	movs	r3, #0
     1d2:	4d13      	ldr	r5, [pc, #76]	; (220 <at25dfx_chip_check_presence+0x10c>)
     1d4:	47a8      	blx	r5
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     1d6:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1d8:	09da      	lsrs	r2, r3, #7
     1da:	d0b8      	beq.n	14e <at25dfx_chip_check_presence+0x3a>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1dc:	2200      	movs	r2, #0
     1de:	e7bb      	b.n	158 <at25dfx_chip_check_presence+0x44>
	if (id == _at25dfx_get_device_id(chip->type)) {
		return STATUS_OK;
	} else {
		return STATUS_ERR_NOT_FOUND;
	}
}
     1e0:	b005      	add	sp, #20
     1e2:	bd30      	pop	{r4, r5, pc}
     1e4:	00004d5d 	.word	0x00004d5d
     1e8:	00004d9d 	.word	0x00004d9d
     1ec:	41004400 	.word	0x41004400
     1f0:	0000a244 	.word	0x0000a244
     1f4:	0000431f 	.word	0x0000431f
     1f8:	0001441f 	.word	0x0001441f
     1fc:	0002451f 	.word	0x0002451f
     200:	0001451f 	.word	0x0001451f
     204:	0002461f 	.word	0x0002461f
     208:	0003461f 	.word	0x0003461f
     20c:	0000861f 	.word	0x0000861f
     210:	0001471f 	.word	0x0001471f
     214:	0000481f 	.word	0x0000481f
     218:	0000651f 	.word	0x0000651f
     21c:	00004875 	.word	0x00004875
     220:	0000475d 	.word	0x0000475d

00000224 <at25dfx_chip_read_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_read_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, void *data, at25dfx_datalen_t length)
{
     224:	b5f0      	push	{r4, r5, r6, r7, lr}
     226:	b085      	sub	sp, #20
     228:	1c04      	adds	r4, r0, #0
     22a:	1c0e      	adds	r6, r1, #0
     22c:	9201      	str	r2, [sp, #4]
     22e:	1c1f      	adds	r7, r3, #0
	Assert(chip);
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
     230:	185a      	adds	r2, r3, r1
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
     232:	7903      	ldrb	r3, [r0, #4]
     234:	2b09      	cmp	r3, #9
     236:	d815      	bhi.n	264 <at25dfx_chip_read_buffer+0x40>
     238:	009b      	lsls	r3, r3, #2
     23a:	4931      	ldr	r1, [pc, #196]	; (300 <at25dfx_chip_read_buffer+0xdc>)
     23c:	58cb      	ldr	r3, [r1, r3]
     23e:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;

	case AT25DFX_021:
		return 256 * 1024UL;
     240:	2380      	movs	r3, #128	; 0x80
     242:	02db      	lsls	r3, r3, #11
     244:	e012      	b.n	26c <at25dfx_chip_read_buffer+0x48>

	case AT25DFX_041A:
		return 512 * 1024UL;
     246:	2380      	movs	r3, #128	; 0x80
     248:	031b      	lsls	r3, r3, #12
     24a:	e00f      	b.n	26c <at25dfx_chip_read_buffer+0x48>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
     24c:	2380      	movs	r3, #128	; 0x80
     24e:	035b      	lsls	r3, r3, #13
     250:	e00c      	b.n	26c <at25dfx_chip_read_buffer+0x48>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
     252:	2380      	movs	r3, #128	; 0x80
     254:	039b      	lsls	r3, r3, #14
     256:	e009      	b.n	26c <at25dfx_chip_read_buffer+0x48>

	case AT25DFX_321A:
		return 4096 * 1024UL;
     258:	2380      	movs	r3, #128	; 0x80
     25a:	03db      	lsls	r3, r3, #15
     25c:	e006      	b.n	26c <at25dfx_chip_read_buffer+0x48>

	case AT25DFX_641:
		return 8192 * 1024UL;
     25e:	2380      	movs	r3, #128	; 0x80
     260:	041b      	lsls	r3, r3, #16
     262:	e003      	b.n	26c <at25dfx_chip_read_buffer+0x48>

	default:
		Assert(false);
		return 0;
     264:	2300      	movs	r3, #0
     266:	e001      	b.n	26c <at25dfx_chip_read_buffer+0x48>
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
	case AT25DFX_512B:
		return 64 * 1024UL;
     268:	2380      	movs	r3, #128	; 0x80
     26a:	025b      	lsls	r3, r3, #9
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
     26c:	2017      	movs	r0, #23
	Assert(chip);
	Assert(data);
	Assert(length);

	// Address out of range?
	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
     26e:	429a      	cmp	r2, r3
     270:	d844      	bhi.n	2fc <at25dfx_chip_read_buffer+0xd8>
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
     272:	6825      	ldr	r5, [r4, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     274:	4b23      	ldr	r3, [pc, #140]	; (304 <at25dfx_chip_read_buffer+0xe0>)
     276:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
     278:	792b      	ldrb	r3, [r5, #4]
     27a:	2b00      	cmp	r3, #0
     27c:	d13b      	bne.n	2f6 <at25dfx_chip_read_buffer+0xd2>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
     27e:	3301      	adds	r3, #1
     280:	712b      	strb	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     282:	4b21      	ldr	r3, [pc, #132]	; (308 <at25dfx_chip_read_buffer+0xe4>)
     284:	4798      	blx	r3
	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	// Construct command to send
	cmd_buffer[0] = cmd.opcode;
     286:	230b      	movs	r3, #11
     288:	aa02      	add	r2, sp, #8
     28a:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
     28c:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
     28e:	0a33      	lsrs	r3, r6, #8
     290:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
     292:	0c36      	lsrs	r6, r6, #16
     294:	7056      	strb	r6, [r2, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     296:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     298:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     29a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     29c:	2900      	cmp	r1, #0
     29e:	d104      	bne.n	2aa <at25dfx_chip_read_buffer+0x86>
		return &(ports[port_index]->Group[group_index]);
     2a0:	095a      	lsrs	r2, r3, #5
     2a2:	01d2      	lsls	r2, r2, #7
     2a4:	4919      	ldr	r1, [pc, #100]	; (30c <at25dfx_chip_read_buffer+0xe8>)
     2a6:	468c      	mov	ip, r1
     2a8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     2aa:	211f      	movs	r1, #31
     2ac:	400b      	ands	r3, r1
     2ae:	391e      	subs	r1, #30
     2b0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     2b2:	6151      	str	r1, [r2, #20]
	// Don't bother with init of dummy bytes

	// Issue command, then start read
	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     2b4:	6820      	ldr	r0, [r4, #0]
     2b6:	a902      	add	r1, sp, #8
     2b8:	2205      	movs	r2, #5
     2ba:	4b15      	ldr	r3, [pc, #84]	; (310 <at25dfx_chip_read_buffer+0xec>)
     2bc:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
     2be:	2f00      	cmp	r7, #0
     2c0:	d005      	beq.n	2ce <at25dfx_chip_read_buffer+0xaa>
		status = spi_read_buffer_wait(chip->spi, cmd.data.rx, cmd.length, 0);
     2c2:	6820      	ldr	r0, [r4, #0]
     2c4:	9901      	ldr	r1, [sp, #4]
     2c6:	1c3a      	adds	r2, r7, #0
     2c8:	2300      	movs	r3, #0
     2ca:	4d12      	ldr	r5, [pc, #72]	; (314 <at25dfx_chip_read_buffer+0xf0>)
     2cc:	47a8      	blx	r5
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     2ce:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2d0:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     2d2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2d4:	2900      	cmp	r1, #0
     2d6:	d104      	bne.n	2e2 <at25dfx_chip_read_buffer+0xbe>
		return &(ports[port_index]->Group[group_index]);
     2d8:	095a      	lsrs	r2, r3, #5
     2da:	01d2      	lsls	r2, r2, #7
     2dc:	490b      	ldr	r1, [pc, #44]	; (30c <at25dfx_chip_read_buffer+0xe8>)
     2de:	468c      	mov	ip, r1
     2e0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     2e2:	211f      	movs	r1, #31
     2e4:	400b      	ands	r3, r1
     2e6:	391e      	subs	r1, #30
     2e8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     2ea:	6191      	str	r1, [r2, #24]
	cmd.address = address;
	cmd.data.rx = (uint8_t *)data;
	cmd.length = length;
	_at25dfx_chip_issue_read_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
     2ec:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     2ee:	2200      	movs	r2, #0
     2f0:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
     2f2:	2000      	movs	r0, #0
     2f4:	e002      	b.n	2fc <at25dfx_chip_read_buffer+0xd8>
     2f6:	4b04      	ldr	r3, [pc, #16]	; (308 <at25dfx_chip_read_buffer+0xe4>)
     2f8:	4798      	blx	r3
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     2fa:	2005      	movs	r0, #5
	_at25dfx_chip_issue_read_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
}
     2fc:	b005      	add	sp, #20
     2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     300:	0000a26c 	.word	0x0000a26c
     304:	00004d5d 	.word	0x00004d5d
     308:	00004d9d 	.word	0x00004d9d
     30c:	41004400 	.word	0x41004400
     310:	00004875 	.word	0x00004875
     314:	0000475d 	.word	0x0000475d

00000318 <at25dfx_chip_write_buffer>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address and/or length is out of bounds.
 */
enum status_code at25dfx_chip_write_buffer(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, const void *data, at25dfx_datalen_t length)
{
     318:	b5f0      	push	{r4, r5, r6, r7, lr}
     31a:	465f      	mov	r7, fp
     31c:	4656      	mov	r6, sl
     31e:	464d      	mov	r5, r9
     320:	4644      	mov	r4, r8
     322:	b4f0      	push	{r4, r5, r6, r7}
     324:	b087      	sub	sp, #28
     326:	1c05      	adds	r5, r0, #0
     328:	1c0e      	adds	r6, r1, #0
     32a:	9201      	str	r2, [sp, #4]
     32c:	1c1c      	adds	r4, r3, #0

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
     32e:	185a      	adds	r2, r3, r1
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
     330:	7903      	ldrb	r3, [r0, #4]
     332:	2b09      	cmp	r3, #9
     334:	d815      	bhi.n	362 <at25dfx_chip_write_buffer+0x4a>
     336:	009b      	lsls	r3, r3, #2
     338:	49c7      	ldr	r1, [pc, #796]	; (658 <at25dfx_chip_write_buffer+0x340>)
     33a:	58cb      	ldr	r3, [r1, r3]
     33c:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;

	case AT25DFX_021:
		return 256 * 1024UL;
     33e:	2380      	movs	r3, #128	; 0x80
     340:	02db      	lsls	r3, r3, #11
     342:	e012      	b.n	36a <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_041A:
		return 512 * 1024UL;
     344:	2380      	movs	r3, #128	; 0x80
     346:	031b      	lsls	r3, r3, #12
     348:	e00f      	b.n	36a <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
     34a:	2380      	movs	r3, #128	; 0x80
     34c:	035b      	lsls	r3, r3, #13
     34e:	e00c      	b.n	36a <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
     350:	2380      	movs	r3, #128	; 0x80
     352:	039b      	lsls	r3, r3, #14
     354:	e009      	b.n	36a <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_321A:
		return 4096 * 1024UL;
     356:	2380      	movs	r3, #128	; 0x80
     358:	03db      	lsls	r3, r3, #15
     35a:	e006      	b.n	36a <at25dfx_chip_write_buffer+0x52>

	case AT25DFX_641:
		return 8192 * 1024UL;
     35c:	2380      	movs	r3, #128	; 0x80
     35e:	041b      	lsls	r3, r3, #16
     360:	e003      	b.n	36a <at25dfx_chip_write_buffer+0x52>

	default:
		Assert(false);
		return 0;
     362:	2300      	movs	r3, #0
     364:	e001      	b.n	36a <at25dfx_chip_write_buffer+0x52>
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
	case AT25DFX_512B:
		return 64 * 1024UL;
     366:	2380      	movs	r3, #128	; 0x80
     368:	025b      	lsls	r3, r3, #9
	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
     36a:	2017      	movs	r0, #23

	Assert(chip);
	Assert(data);
	Assert(length);

	if ((address + length) > _at25dfx_get_device_size(chip->type)) {
     36c:	429a      	cmp	r2, r3
     36e:	d900      	bls.n	372 <at25dfx_chip_write_buffer+0x5a>
     370:	e1f4      	b.n	75c <at25dfx_chip_write_buffer+0x444>
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
     372:	682f      	ldr	r7, [r5, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     374:	4bb9      	ldr	r3, [pc, #740]	; (65c <at25dfx_chip_write_buffer+0x344>)
     376:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
     378:	793b      	ldrb	r3, [r7, #4]
     37a:	2b00      	cmp	r3, #0
     37c:	d000      	beq.n	380 <at25dfx_chip_write_buffer+0x68>
     37e:	e1b9      	b.n	6f4 <at25dfx_chip_write_buffer+0x3dc>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
     380:	3301      	adds	r3, #1
     382:	713b      	strb	r3, [r7, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     384:	4bb6      	ldr	r3, [pc, #728]	; (660 <at25dfx_chip_write_buffer+0x348>)
     386:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     388:	2306      	movs	r3, #6
     38a:	aa04      	add	r2, sp, #16
     38c:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     38e:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     390:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     392:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     394:	2900      	cmp	r1, #0
     396:	d000      	beq.n	39a <at25dfx_chip_write_buffer+0x82>
     398:	e1b0      	b.n	6fc <at25dfx_chip_write_buffer+0x3e4>
		return &(ports[port_index]->Group[group_index]);
     39a:	095a      	lsrs	r2, r3, #5
     39c:	01d2      	lsls	r2, r2, #7
     39e:	49b1      	ldr	r1, [pc, #708]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     3a0:	468c      	mov	ip, r1
     3a2:	4462      	add	r2, ip
     3a4:	e1aa      	b.n	6fc <at25dfx_chip_write_buffer+0x3e4>
     3a6:	095a      	lsrs	r2, r3, #5
     3a8:	01d2      	lsls	r2, r2, #7
     3aa:	49ae      	ldr	r1, [pc, #696]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     3ac:	468c      	mov	ip, r1
     3ae:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     3b0:	211f      	movs	r1, #31
     3b2:	400b      	ands	r3, r1
     3b4:	391e      	subs	r1, #30
     3b6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     3b8:	6191      	str	r1, [r2, #24]

	cmd.opcode = AT25DFX_COMMAND_PROGRAM_PAGE;
	cmd.command_size = 4;
	cmd.address = address;
	cmd.data.tx = (uint8_t *)data;
	page_bytes = AT25DFX_PAGE_SIZE - (address % AT25DFX_PAGE_SIZE);
     3ba:	23ff      	movs	r3, #255	; 0xff
     3bc:	4033      	ands	r3, r6
     3be:	1c1a      	adds	r2, r3, #0
     3c0:	2380      	movs	r3, #128	; 0x80
     3c2:	005b      	lsls	r3, r3, #1
     3c4:	1a9b      	subs	r3, r3, r2
	cmd.length = min(page_bytes, length);
     3c6:	1c1f      	adds	r7, r3, #0
     3c8:	b29b      	uxth	r3, r3
     3ca:	42a3      	cmp	r3, r4
     3cc:	d900      	bls.n	3d0 <at25dfx_chip_write_buffer+0xb8>
     3ce:	1c27      	adds	r7, r4, #0
     3d0:	b2bb      	uxth	r3, r7
     3d2:	469a      	mov	sl, r3
     3d4:	2302      	movs	r3, #2
     3d6:	aa04      	add	r2, sp, #16
     3d8:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
     3da:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
     3dc:	0a33      	lsrs	r3, r6, #8
     3de:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
     3e0:	0c33      	lsrs	r3, r6, #16
     3e2:	7053      	strb	r3, [r2, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     3e4:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     3e6:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     3e8:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     3ea:	2900      	cmp	r1, #0
     3ec:	d104      	bne.n	3f8 <at25dfx_chip_write_buffer+0xe0>
		return &(ports[port_index]->Group[group_index]);
     3ee:	095a      	lsrs	r2, r3, #5
     3f0:	01d2      	lsls	r2, r2, #7
     3f2:	499c      	ldr	r1, [pc, #624]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     3f4:	468c      	mov	ip, r1
     3f6:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     3f8:	211f      	movs	r1, #31
     3fa:	400b      	ands	r3, r1
     3fc:	391e      	subs	r1, #30
     3fe:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     400:	6151      	str	r1, [r2, #20]
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     402:	6828      	ldr	r0, [r5, #0]
     404:	a904      	add	r1, sp, #16
     406:	2204      	movs	r2, #4
     408:	4b97      	ldr	r3, [pc, #604]	; (668 <at25dfx_chip_write_buffer+0x350>)
     40a:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
     40c:	4653      	mov	r3, sl
     40e:	2b00      	cmp	r3, #0
     410:	d004      	beq.n	41c <at25dfx_chip_write_buffer+0x104>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
     412:	6828      	ldr	r0, [r5, #0]
     414:	9901      	ldr	r1, [sp, #4]
     416:	4652      	mov	r2, sl
     418:	4b93      	ldr	r3, [pc, #588]	; (668 <at25dfx_chip_write_buffer+0x350>)
     41a:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     41c:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     41e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     420:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     422:	2900      	cmp	r1, #0
     424:	d104      	bne.n	430 <at25dfx_chip_write_buffer+0x118>
		return &(ports[port_index]->Group[group_index]);
     426:	095a      	lsrs	r2, r3, #5
     428:	01d2      	lsls	r2, r2, #7
     42a:	498e      	ldr	r1, [pc, #568]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     42c:	468c      	mov	ip, r1
     42e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     430:	211f      	movs	r1, #31
     432:	400b      	ands	r3, r1
     434:	391e      	subs	r1, #30
     436:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     438:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     43a:	682b      	ldr	r3, [r5, #0]
     43c:	6819      	ldr	r1, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     43e:	2201      	movs	r2, #1
     440:	7e0b      	ldrb	r3, [r1, #24]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
     442:	4213      	tst	r3, r2
     444:	d0fc      	beq.n	440 <at25dfx_chip_write_buffer+0x128>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     446:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     448:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     44a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     44c:	2900      	cmp	r1, #0
     44e:	d104      	bne.n	45a <at25dfx_chip_write_buffer+0x142>
		return &(ports[port_index]->Group[group_index]);
     450:	095a      	lsrs	r2, r3, #5
     452:	01d2      	lsls	r2, r2, #7
     454:	4983      	ldr	r1, [pc, #524]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     456:	468c      	mov	ip, r1
     458:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     45a:	211f      	movs	r1, #31
     45c:	400b      	ands	r3, r1
     45e:	391e      	subs	r1, #30
     460:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     462:	6151      	str	r1, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     464:	682b      	ldr	r3, [r5, #0]
     466:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     468:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     46a:	07d2      	lsls	r2, r2, #31
     46c:	d501      	bpl.n	472 <at25dfx_chip_write_buffer+0x15a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     46e:	2205      	movs	r2, #5
     470:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
     472:	682b      	ldr	r3, [r5, #0]
     474:	469c      	mov	ip, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     476:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     478:	2104      	movs	r1, #4
     47a:	7e13      	ldrb	r3, [r2, #24]
     47c:	420b      	tst	r3, r1
     47e:	d0fc      	beq.n	47a <at25dfx_chip_write_buffer+0x162>
     480:	7e13      	ldrb	r3, [r2, #24]
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
	enum status_code status;
	uint16_t status_reg = 0;
     482:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     484:	075b      	lsls	r3, r3, #29
     486:	d510      	bpl.n	4aa <at25dfx_chip_write_buffer+0x192>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     488:	8b53      	ldrh	r3, [r2, #26]
     48a:	075b      	lsls	r3, r3, #29
     48c:	d503      	bpl.n	496 <at25dfx_chip_write_buffer+0x17e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     48e:	8b51      	ldrh	r1, [r2, #26]
     490:	2304      	movs	r3, #4
     492:	430b      	orrs	r3, r1
     494:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     496:	4663      	mov	r3, ip
     498:	799b      	ldrb	r3, [r3, #6]
     49a:	2b01      	cmp	r3, #1
     49c:	d103      	bne.n	4a6 <at25dfx_chip_write_buffer+0x18e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     49e:	6a90      	ldr	r0, [r2, #40]	; 0x28
     4a0:	05c0      	lsls	r0, r0, #23
     4a2:	0dc0      	lsrs	r0, r0, #23
     4a4:	e001      	b.n	4aa <at25dfx_chip_write_buffer+0x192>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     4a6:	6a90      	ldr	r0, [r2, #40]	; 0x28
     4a8:	b2c0      	uxtb	r0, r0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     4aa:	2201      	movs	r2, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     4ac:	2300      	movs	r3, #0
     4ae:	469c      	mov	ip, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     4b0:	2104      	movs	r1, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     4b2:	2304      	movs	r3, #4
     4b4:	4699      	mov	r9, r3
     4b6:	46a0      	mov	r8, r4
     4b8:	1c04      	adds	r4, r0, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     4ba:	682b      	ldr	r3, [r5, #0]
     4bc:	681f      	ldr	r7, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     4be:	7e3b      	ldrb	r3, [r7, #24]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
     4c0:	4213      	tst	r3, r2
     4c2:	d0fc      	beq.n	4be <at25dfx_chip_write_buffer+0x1a6>
     4c4:	7e3b      	ldrb	r3, [r7, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     4c6:	4213      	tst	r3, r2
     4c8:	d001      	beq.n	4ce <at25dfx_chip_write_buffer+0x1b6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     4ca:	4663      	mov	r3, ip
     4cc:	62bb      	str	r3, [r7, #40]	; 0x28
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
     4ce:	6828      	ldr	r0, [r5, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     4d0:	6807      	ldr	r7, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     4d2:	7e3b      	ldrb	r3, [r7, #24]
     4d4:	420b      	tst	r3, r1
     4d6:	d0fc      	beq.n	4d2 <at25dfx_chip_write_buffer+0x1ba>
     4d8:	7e3b      	ldrb	r3, [r7, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     4da:	420b      	tst	r3, r1
     4dc:	d010      	beq.n	500 <at25dfx_chip_write_buffer+0x1e8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     4de:	8b7b      	ldrh	r3, [r7, #26]
     4e0:	420b      	tst	r3, r1
     4e2:	d004      	beq.n	4ee <at25dfx_chip_write_buffer+0x1d6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     4e4:	8b7b      	ldrh	r3, [r7, #26]
     4e6:	464c      	mov	r4, r9
     4e8:	4323      	orrs	r3, r4
     4ea:	b29b      	uxth	r3, r3
     4ec:	837b      	strh	r3, [r7, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     4ee:	7983      	ldrb	r3, [r0, #6]
     4f0:	2b01      	cmp	r3, #1
     4f2:	d103      	bne.n	4fc <at25dfx_chip_write_buffer+0x1e4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     4f4:	6abc      	ldr	r4, [r7, #40]	; 0x28
     4f6:	05e4      	lsls	r4, r4, #23
     4f8:	0de4      	lsrs	r4, r4, #23
     4fa:	e001      	b.n	500 <at25dfx_chip_write_buffer+0x1e8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     4fc:	6abc      	ldr	r4, [r7, #40]	; 0x28
     4fe:	b2e4      	uxtb	r4, r4
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
     500:	4222      	tst	r2, r4
     502:	d1da      	bne.n	4ba <at25dfx_chip_write_buffer+0x1a2>
     504:	1c20      	adds	r0, r4, #0
     506:	4644      	mov	r4, r8
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     508:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     50a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     50c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     50e:	2900      	cmp	r1, #0
     510:	d104      	bne.n	51c <at25dfx_chip_write_buffer+0x204>
		return &(ports[port_index]->Group[group_index]);
     512:	095a      	lsrs	r2, r3, #5
     514:	01d2      	lsls	r2, r2, #7
     516:	4953      	ldr	r1, [pc, #332]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     518:	468c      	mov	ip, r1
     51a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     51c:	211f      	movs	r1, #31
     51e:	400b      	ands	r3, r1
     520:	391e      	subs	r1, #30
     522:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     524:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
		return STATUS_ERR_IO;
     526:	2310      	movs	r3, #16
	} while (status_reg & AT25DFX_STATUS_BUSY);

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
     528:	0682      	lsls	r2, r0, #26
     52a:	d500      	bpl.n	52e <at25dfx_chip_write_buffer+0x216>
     52c:	e0dd      	b.n	6ea <at25dfx_chip_write_buffer+0x3d2>
     52e:	e0f5      	b.n	71c <at25dfx_chip_write_buffer+0x404>
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     530:	4b4d      	ldr	r3, [pc, #308]	; (668 <at25dfx_chip_write_buffer+0x350>)
     532:	4698      	mov	r8, r3
	while (length && (status == STATUS_OK)) {
		_at25dfx_chip_enable_write(chip);

		cmd.address += cmd.length;
		cmd.data.tx += cmd.length;
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
     534:	2380      	movs	r3, #128	; 0x80
     536:	005b      	lsls	r3, r3, #1
     538:	469b      	mov	fp, r3
     53a:	466a      	mov	r2, sp
     53c:	81d3      	strh	r3, [r2, #14]

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     53e:	2306      	movs	r3, #6
     540:	aa04      	add	r2, sp, #16
     542:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     544:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     546:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     548:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     54a:	2900      	cmp	r1, #0
     54c:	d000      	beq.n	550 <at25dfx_chip_write_buffer+0x238>
     54e:	e0ed      	b.n	72c <at25dfx_chip_write_buffer+0x414>
		return &(ports[port_index]->Group[group_index]);
     550:	095a      	lsrs	r2, r3, #5
     552:	01d2      	lsls	r2, r2, #7
     554:	4943      	ldr	r1, [pc, #268]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     556:	468c      	mov	ip, r1
     558:	4462      	add	r2, ip
     55a:	e0e7      	b.n	72c <at25dfx_chip_write_buffer+0x414>
     55c:	095a      	lsrs	r2, r3, #5
     55e:	01d2      	lsls	r2, r2, #7
     560:	4940      	ldr	r1, [pc, #256]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     562:	468c      	mov	ip, r1
     564:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     566:	211f      	movs	r1, #31
     568:	400b      	ands	r3, r1
     56a:	391e      	subs	r1, #30
     56c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     56e:	6191      	str	r1, [r2, #24]
	length -= cmd.length;

	while (length && (status == STATUS_OK)) {
		_at25dfx_chip_enable_write(chip);

		cmd.address += cmd.length;
     570:	4456      	add	r6, sl
		cmd.data.tx += cmd.length;
     572:	9b01      	ldr	r3, [sp, #4]
     574:	1c19      	adds	r1, r3, #0
     576:	4451      	add	r1, sl
     578:	9101      	str	r1, [sp, #4]
		cmd.length = min(AT25DFX_PAGE_SIZE, length);
     57a:	9a02      	ldr	r2, [sp, #8]
     57c:	1c13      	adds	r3, r2, #0
     57e:	455a      	cmp	r2, fp
     580:	d901      	bls.n	586 <at25dfx_chip_write_buffer+0x26e>
     582:	466b      	mov	r3, sp
     584:	89db      	ldrh	r3, [r3, #14]
     586:	b29b      	uxth	r3, r3
     588:	469a      	mov	sl, r3
     58a:	2302      	movs	r3, #2
     58c:	aa04      	add	r2, sp, #16
     58e:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
     590:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
     592:	0a33      	lsrs	r3, r6, #8
     594:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
     596:	0c33      	lsrs	r3, r6, #16
     598:	7053      	strb	r3, [r2, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     59a:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     59c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     59e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     5a0:	2900      	cmp	r1, #0
     5a2:	d104      	bne.n	5ae <at25dfx_chip_write_buffer+0x296>
		return &(ports[port_index]->Group[group_index]);
     5a4:	095a      	lsrs	r2, r3, #5
     5a6:	01d2      	lsls	r2, r2, #7
     5a8:	492e      	ldr	r1, [pc, #184]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     5aa:	468c      	mov	ip, r1
     5ac:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     5ae:	211f      	movs	r1, #31
     5b0:	400b      	ands	r3, r1
     5b2:	391e      	subs	r1, #30
     5b4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     5b6:	6151      	str	r1, [r2, #20]
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     5b8:	6828      	ldr	r0, [r5, #0]
     5ba:	a904      	add	r1, sp, #16
     5bc:	2204      	movs	r2, #4
     5be:	4b2a      	ldr	r3, [pc, #168]	; (668 <at25dfx_chip_write_buffer+0x350>)
     5c0:	4798      	blx	r3
	Assert(status == STATUS_OK);

	if (cmd.length) {
     5c2:	4653      	mov	r3, sl
     5c4:	2b00      	cmp	r3, #0
     5c6:	d004      	beq.n	5d2 <at25dfx_chip_write_buffer+0x2ba>
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
     5c8:	6828      	ldr	r0, [r5, #0]
     5ca:	9901      	ldr	r1, [sp, #4]
     5cc:	4652      	mov	r2, sl
     5ce:	4b26      	ldr	r3, [pc, #152]	; (668 <at25dfx_chip_write_buffer+0x350>)
     5d0:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     5d2:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     5d4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     5d6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     5d8:	2900      	cmp	r1, #0
     5da:	d104      	bne.n	5e6 <at25dfx_chip_write_buffer+0x2ce>
		return &(ports[port_index]->Group[group_index]);
     5dc:	095a      	lsrs	r2, r3, #5
     5de:	01d2      	lsls	r2, r2, #7
     5e0:	4920      	ldr	r1, [pc, #128]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     5e2:	468c      	mov	ip, r1
     5e4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     5e6:	211f      	movs	r1, #31
     5e8:	400b      	ands	r3, r1
     5ea:	391e      	subs	r1, #30
     5ec:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     5ee:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     5f0:	682b      	ldr	r3, [r5, #0]
     5f2:	6819      	ldr	r1, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     5f4:	2201      	movs	r2, #1
     5f6:	7e0b      	ldrb	r3, [r1, #24]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
     5f8:	4213      	tst	r3, r2
     5fa:	d0fc      	beq.n	5f6 <at25dfx_chip_write_buffer+0x2de>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     5fc:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     5fe:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     600:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     602:	2900      	cmp	r1, #0
     604:	d104      	bne.n	610 <at25dfx_chip_write_buffer+0x2f8>
		return &(ports[port_index]->Group[group_index]);
     606:	095a      	lsrs	r2, r3, #5
     608:	01d2      	lsls	r2, r2, #7
     60a:	4916      	ldr	r1, [pc, #88]	; (664 <at25dfx_chip_write_buffer+0x34c>)
     60c:	468c      	mov	ip, r1
     60e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     610:	211f      	movs	r1, #31
     612:	400b      	ands	r3, r1
     614:	391e      	subs	r1, #30
     616:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     618:	6151      	str	r1, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     61a:	682b      	ldr	r3, [r5, #0]
     61c:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     61e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     620:	07d2      	lsls	r2, r2, #31
     622:	d501      	bpl.n	628 <at25dfx_chip_write_buffer+0x310>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     624:	2205      	movs	r2, #5
     626:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
     628:	6828      	ldr	r0, [r5, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     62a:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     62c:	2104      	movs	r1, #4
     62e:	7e13      	ldrb	r3, [r2, #24]
     630:	420b      	tst	r3, r1
     632:	d0fc      	beq.n	62e <at25dfx_chip_write_buffer+0x316>
     634:	7e13      	ldrb	r3, [r2, #24]
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
	enum status_code status;
	uint16_t status_reg = 0;
     636:	2700      	movs	r7, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     638:	075b      	lsls	r3, r3, #29
     63a:	d519      	bpl.n	670 <at25dfx_chip_write_buffer+0x358>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     63c:	8b53      	ldrh	r3, [r2, #26]
     63e:	075b      	lsls	r3, r3, #29
     640:	d503      	bpl.n	64a <at25dfx_chip_write_buffer+0x332>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     642:	8b51      	ldrh	r1, [r2, #26]
     644:	2304      	movs	r3, #4
     646:	430b      	orrs	r3, r1
     648:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     64a:	7983      	ldrb	r3, [r0, #6]
     64c:	2b01      	cmp	r3, #1
     64e:	d10d      	bne.n	66c <at25dfx_chip_write_buffer+0x354>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     650:	6a97      	ldr	r7, [r2, #40]	; 0x28
     652:	05ff      	lsls	r7, r7, #23
     654:	0dff      	lsrs	r7, r7, #23
     656:	e00b      	b.n	670 <at25dfx_chip_write_buffer+0x358>
     658:	0000a294 	.word	0x0000a294
     65c:	00004d5d 	.word	0x00004d5d
     660:	00004d9d 	.word	0x00004d9d
     664:	41004400 	.word	0x41004400
     668:	00004875 	.word	0x00004875
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     66c:	6a97      	ldr	r7, [r2, #40]	; 0x28
     66e:	b2ff      	uxtb	r7, r7
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     670:	2101      	movs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     672:	2300      	movs	r3, #0
     674:	469c      	mov	ip, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     676:	2004      	movs	r0, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     678:	2304      	movs	r3, #4
     67a:	4699      	mov	r9, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     67c:	682b      	ldr	r3, [r5, #0]
     67e:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     680:	7e13      	ldrb	r3, [r2, #24]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
     682:	420b      	tst	r3, r1
     684:	d0fc      	beq.n	680 <at25dfx_chip_write_buffer+0x368>
     686:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     688:	420b      	tst	r3, r1
     68a:	d001      	beq.n	690 <at25dfx_chip_write_buffer+0x378>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     68c:	4663      	mov	r3, ip
     68e:	6293      	str	r3, [r2, #40]	; 0x28
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
     690:	682c      	ldr	r4, [r5, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     692:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     694:	7e13      	ldrb	r3, [r2, #24]
     696:	4203      	tst	r3, r0
     698:	d0fc      	beq.n	694 <at25dfx_chip_write_buffer+0x37c>
     69a:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     69c:	4203      	tst	r3, r0
     69e:	d010      	beq.n	6c2 <at25dfx_chip_write_buffer+0x3aa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     6a0:	8b53      	ldrh	r3, [r2, #26]
     6a2:	4203      	tst	r3, r0
     6a4:	d004      	beq.n	6b0 <at25dfx_chip_write_buffer+0x398>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     6a6:	8b53      	ldrh	r3, [r2, #26]
     6a8:	464f      	mov	r7, r9
     6aa:	433b      	orrs	r3, r7
     6ac:	b29b      	uxth	r3, r3
     6ae:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     6b0:	79a3      	ldrb	r3, [r4, #6]
     6b2:	2b01      	cmp	r3, #1
     6b4:	d103      	bne.n	6be <at25dfx_chip_write_buffer+0x3a6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     6b6:	6a97      	ldr	r7, [r2, #40]	; 0x28
     6b8:	05ff      	lsls	r7, r7, #23
     6ba:	0dff      	lsrs	r7, r7, #23
     6bc:	e001      	b.n	6c2 <at25dfx_chip_write_buffer+0x3aa>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     6be:	6a97      	ldr	r7, [r2, #40]	; 0x28
     6c0:	b2ff      	uxtb	r7, r7
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
     6c2:	4239      	tst	r1, r7
     6c4:	d1da      	bne.n	67c <at25dfx_chip_write_buffer+0x364>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     6c6:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6c8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     6ca:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     6cc:	2900      	cmp	r1, #0
     6ce:	d104      	bne.n	6da <at25dfx_chip_write_buffer+0x3c2>
		return &(ports[port_index]->Group[group_index]);
     6d0:	095a      	lsrs	r2, r3, #5
     6d2:	01d2      	lsls	r2, r2, #7
     6d4:	4925      	ldr	r1, [pc, #148]	; (76c <at25dfx_chip_write_buffer+0x454>)
     6d6:	468c      	mov	ip, r1
     6d8:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     6da:	211f      	movs	r1, #31
     6dc:	400b      	ands	r3, r1
     6de:	391e      	subs	r1, #30
     6e0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     6e2:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
     6e4:	06bb      	lsls	r3, r7, #26
     6e6:	d530      	bpl.n	74a <at25dfx_chip_write_buffer+0x432>
		return STATUS_ERR_IO;
     6e8:	2310      	movs	r3, #16
		status = _at25dfx_chip_get_nonbusy_status(chip);

		length -= cmd.length;
	}

	_at25dfx_spi_unlock(chip->spi);
     6ea:	682a      	ldr	r2, [r5, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     6ec:	2100      	movs	r1, #0
     6ee:	7111      	strb	r1, [r2, #4]

	return status;
     6f0:	1c18      	adds	r0, r3, #0
     6f2:	e033      	b.n	75c <at25dfx_chip_write_buffer+0x444>
     6f4:	4b1e      	ldr	r3, [pc, #120]	; (770 <at25dfx_chip_write_buffer+0x458>)
     6f6:	4798      	blx	r3
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     6f8:	2005      	movs	r0, #5
     6fa:	e02f      	b.n	75c <at25dfx_chip_write_buffer+0x444>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     6fc:	211f      	movs	r1, #31
     6fe:	400b      	ands	r3, r1
     700:	391e      	subs	r1, #30
     702:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     704:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     706:	6828      	ldr	r0, [r5, #0]
     708:	a904      	add	r1, sp, #16
     70a:	2201      	movs	r2, #1
     70c:	4b19      	ldr	r3, [pc, #100]	; (774 <at25dfx_chip_write_buffer+0x45c>)
     70e:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     710:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     712:	09da      	lsrs	r2, r3, #7
     714:	d100      	bne.n	718 <at25dfx_chip_write_buffer+0x400>
     716:	e646      	b.n	3a6 <at25dfx_chip_write_buffer+0x8e>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     718:	2200      	movs	r2, #0
     71a:	e649      	b.n	3b0 <at25dfx_chip_write_buffer+0x98>
	cmd.length = min(page_bytes, length);
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	status = _at25dfx_chip_get_nonbusy_status(chip);

	length -= cmd.length;
     71c:	4653      	mov	r3, sl
     71e:	1ae3      	subs	r3, r4, r3
     720:	b29b      	uxth	r3, r3
     722:	9302      	str	r3, [sp, #8]

	while (length && (status == STATUS_OK)) {
     724:	2b00      	cmp	r3, #0
     726:	d000      	beq.n	72a <at25dfx_chip_write_buffer+0x412>
     728:	e702      	b.n	530 <at25dfx_chip_write_buffer+0x218>
     72a:	e7de      	b.n	6ea <at25dfx_chip_write_buffer+0x3d2>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     72c:	211f      	movs	r1, #31
     72e:	400b      	ands	r3, r1
     730:	391e      	subs	r1, #30
     732:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     734:	6151      	str	r1, [r2, #20]
     736:	6828      	ldr	r0, [r5, #0]
     738:	a904      	add	r1, sp, #16
     73a:	2201      	movs	r2, #1
     73c:	47c0      	blx	r8
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     73e:	796b      	ldrb	r3, [r5, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     740:	09da      	lsrs	r2, r3, #7
     742:	d100      	bne.n	746 <at25dfx_chip_write_buffer+0x42e>
     744:	e70a      	b.n	55c <at25dfx_chip_write_buffer+0x244>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     746:	2200      	movs	r2, #0
     748:	e70d      	b.n	566 <at25dfx_chip_write_buffer+0x24e>

		_at25dfx_chip_issue_write_command_wait(chip, cmd);

		status = _at25dfx_chip_get_nonbusy_status(chip);

		length -= cmd.length;
     74a:	9b02      	ldr	r3, [sp, #8]
     74c:	4652      	mov	r2, sl
     74e:	1a9b      	subs	r3, r3, r2
     750:	b29b      	uxth	r3, r3
     752:	9302      	str	r3, [sp, #8]

	status = _at25dfx_chip_get_nonbusy_status(chip);

	length -= cmd.length;

	while (length && (status == STATUS_OK)) {
     754:	2b00      	cmp	r3, #0
     756:	d000      	beq.n	75a <at25dfx_chip_write_buffer+0x442>
     758:	e6f1      	b.n	53e <at25dfx_chip_write_buffer+0x226>
     75a:	e7c6      	b.n	6ea <at25dfx_chip_write_buffer+0x3d2>
	}

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
     75c:	b007      	add	sp, #28
     75e:	bc3c      	pop	{r2, r3, r4, r5}
     760:	4690      	mov	r8, r2
     762:	4699      	mov	r9, r3
     764:	46a2      	mov	sl, r4
     766:	46ab      	mov	fp, r5
     768:	bdf0      	pop	{r4, r5, r6, r7, pc}
     76a:	46c0      	nop			; (mov r8, r8)
     76c:	41004400 	.word	0x41004400
     770:	00004d9d 	.word	0x00004d9d
     774:	00004875 	.word	0x00004875

00000778 <at25dfx_chip_erase_block>:
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 * \retval STATUS_ERR_INVALID_ARG if address is out of bounds.
 */
enum status_code at25dfx_chip_erase_block(struct at25dfx_chip_module *chip,
		at25dfx_address_t address, enum at25dfx_block_size block_size)
{
     778:	b5f0      	push	{r4, r5, r6, r7, lr}
     77a:	b083      	sub	sp, #12
     77c:	1c04      	adds	r4, r0, #0
     77e:	1c0e      	adds	r6, r1, #0
     780:	1c15      	adds	r5, r2, #0
 *
 * \return SerialFlash storage size.
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
     782:	7903      	ldrb	r3, [r0, #4]
     784:	2b09      	cmp	r3, #9
     786:	d900      	bls.n	78a <at25dfx_chip_erase_block+0x12>
     788:	e0d2      	b.n	930 <at25dfx_chip_erase_block+0x1b8>
     78a:	009b      	lsls	r3, r3, #2
     78c:	4a83      	ldr	r2, [pc, #524]	; (99c <at25dfx_chip_erase_block+0x224>)
     78e:	58d3      	ldr	r3, [r2, r3]
     790:	469f      	mov	pc, r3
	case AT25DFX_512B:
		return 64 * 1024UL;

	case AT25DFX_021:
		return 256 * 1024UL;
     792:	2380      	movs	r3, #128	; 0x80
     794:	02db      	lsls	r3, r3, #11
     796:	e010      	b.n	7ba <at25dfx_chip_erase_block+0x42>

	case AT25DFX_041A:
		return 512 * 1024UL;
     798:	2380      	movs	r3, #128	; 0x80
     79a:	031b      	lsls	r3, r3, #12
     79c:	e00d      	b.n	7ba <at25dfx_chip_erase_block+0x42>

	case AT25DFX_081:
	case AT25DFX_081A:
		return 1024 * 1024UL;
     79e:	2380      	movs	r3, #128	; 0x80
     7a0:	035b      	lsls	r3, r3, #13
     7a2:	e00a      	b.n	7ba <at25dfx_chip_erase_block+0x42>

	case AT25DFX_161:
	case AT25DFX_L161:
	case AT25DFX_Q161:
		return 2048 * 1024UL;
     7a4:	2380      	movs	r3, #128	; 0x80
     7a6:	039b      	lsls	r3, r3, #14
     7a8:	e007      	b.n	7ba <at25dfx_chip_erase_block+0x42>

	case AT25DFX_321A:
		return 4096 * 1024UL;
     7aa:	2380      	movs	r3, #128	; 0x80
     7ac:	03db      	lsls	r3, r3, #15
     7ae:	e004      	b.n	7ba <at25dfx_chip_erase_block+0x42>

	case AT25DFX_641:
		return 8192 * 1024UL;
     7b0:	2380      	movs	r3, #128	; 0x80
     7b2:	041b      	lsls	r3, r3, #16
     7b4:	e001      	b.n	7ba <at25dfx_chip_erase_block+0x42>
 */
static inline uint32_t _at25dfx_get_device_size(enum at25dfx_type type)
{
	switch (type) {
	case AT25DFX_512B:
		return 64 * 1024UL;
     7b6:	2380      	movs	r3, #128	; 0x80
     7b8:	025b      	lsls	r3, r3, #9
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
     7ba:	2017      	movs	r0, #23
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
     7bc:	429e      	cmp	r6, r3
     7be:	d300      	bcc.n	7c2 <at25dfx_chip_erase_block+0x4a>
     7c0:	e0e9      	b.n	996 <at25dfx_chip_erase_block+0x21e>
		return STATUS_ERR_INVALID_ARG;
	}

	status = _at25dfx_spi_lock(chip->spi);
     7c2:	6827      	ldr	r7, [r4, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     7c4:	4b76      	ldr	r3, [pc, #472]	; (9a0 <at25dfx_chip_erase_block+0x228>)
     7c6:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
     7c8:	793b      	ldrb	r3, [r7, #4]
     7ca:	2b00      	cmp	r3, #0
     7cc:	d000      	beq.n	7d0 <at25dfx_chip_erase_block+0x58>
     7ce:	e0b1      	b.n	934 <at25dfx_chip_erase_block+0x1bc>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
     7d0:	3301      	adds	r3, #1
     7d2:	713b      	strb	r3, [r7, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     7d4:	4b73      	ldr	r3, [pc, #460]	; (9a4 <at25dfx_chip_erase_block+0x22c>)
     7d6:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     7d8:	2306      	movs	r3, #6
     7da:	466a      	mov	r2, sp
     7dc:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     7de:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7e0:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     7e2:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7e4:	2900      	cmp	r1, #0
     7e6:	d000      	beq.n	7ea <at25dfx_chip_erase_block+0x72>
     7e8:	e0a8      	b.n	93c <at25dfx_chip_erase_block+0x1c4>
		return &(ports[port_index]->Group[group_index]);
     7ea:	095a      	lsrs	r2, r3, #5
     7ec:	01d2      	lsls	r2, r2, #7
     7ee:	496e      	ldr	r1, [pc, #440]	; (9a8 <at25dfx_chip_erase_block+0x230>)
     7f0:	468c      	mov	ip, r1
     7f2:	4462      	add	r2, ip
     7f4:	e0a2      	b.n	93c <at25dfx_chip_erase_block+0x1c4>
     7f6:	095a      	lsrs	r2, r3, #5
     7f8:	01d2      	lsls	r2, r2, #7
     7fa:	496b      	ldr	r1, [pc, #428]	; (9a8 <at25dfx_chip_erase_block+0x230>)
     7fc:	468c      	mov	ip, r1
     7fe:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     800:	211f      	movs	r1, #31
     802:	400b      	ands	r3, r1
     804:	391e      	subs	r1, #30
     806:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     808:	6191      	str	r1, [r2, #24]
		return status;
	}

	_at25dfx_chip_enable_write(chip);

	switch (block_size) {
     80a:	2d01      	cmp	r5, #1
     80c:	d009      	beq.n	822 <at25dfx_chip_erase_block+0xaa>
     80e:	2d00      	cmp	r5, #0
     810:	d100      	bne.n	814 <at25dfx_chip_erase_block+0x9c>
     812:	e0a3      	b.n	95c <at25dfx_chip_erase_block+0x1e4>
	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
		break;

	case AT25DFX_BLOCK_SIZE_64KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_64KB;
     814:	23d8      	movs	r3, #216	; 0xd8
		break;

	default:
		Assert(false);
		cmd.opcode = (enum at25dfx_command_opcode)0;
     816:	1eaa      	subs	r2, r5, #2
     818:	4251      	negs	r1, r2
     81a:	4151      	adcs	r1, r2
     81c:	424a      	negs	r2, r1
     81e:	4013      	ands	r3, r2
     820:	e09d      	b.n	95e <at25dfx_chip_erase_block+0x1e6>
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
		break;

	case AT25DFX_BLOCK_SIZE_32KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_32KB;
     822:	2352      	movs	r3, #82	; 0x52
     824:	e09b      	b.n	95e <at25dfx_chip_erase_block+0x1e6>
     826:	0959      	lsrs	r1, r3, #5
     828:	01c9      	lsls	r1, r1, #7
     82a:	4a5f      	ldr	r2, [pc, #380]	; (9a8 <at25dfx_chip_erase_block+0x230>)
     82c:	4694      	mov	ip, r2
     82e:	4461      	add	r1, ip
     830:	e0a1      	b.n	976 <at25dfx_chip_erase_block+0x1fe>
     832:	095a      	lsrs	r2, r3, #5
     834:	01d2      	lsls	r2, r2, #7
     836:	495c      	ldr	r1, [pc, #368]	; (9a8 <at25dfx_chip_erase_block+0x230>)
     838:	468c      	mov	ip, r1
     83a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     83c:	211f      	movs	r1, #31
     83e:	400b      	ands	r3, r1
     840:	391e      	subs	r1, #30
     842:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     844:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     846:	6823      	ldr	r3, [r4, #0]
     848:	6819      	ldr	r1, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     84a:	2201      	movs	r2, #1
     84c:	7e0b      	ldrb	r3, [r1, #24]
	uint16_t status_reg = 0;

	UNUSED(status);

	// Issue status read command
	while (!spi_is_ready_to_write(chip->spi)) {
     84e:	4213      	tst	r3, r2
     850:	d0fc      	beq.n	84c <at25dfx_chip_erase_block+0xd4>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     852:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     854:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     856:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     858:	2900      	cmp	r1, #0
     85a:	d104      	bne.n	866 <at25dfx_chip_erase_block+0xee>
		return &(ports[port_index]->Group[group_index]);
     85c:	095a      	lsrs	r2, r3, #5
     85e:	01d2      	lsls	r2, r2, #7
     860:	4951      	ldr	r1, [pc, #324]	; (9a8 <at25dfx_chip_erase_block+0x230>)
     862:	468c      	mov	ip, r1
     864:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     866:	211f      	movs	r1, #31
     868:	400b      	ands	r3, r1
     86a:	391e      	subs	r1, #30
     86c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     86e:	6151      	str	r1, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     870:	6823      	ldr	r3, [r4, #0]
     872:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     874:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     876:	07d2      	lsls	r2, r2, #31
     878:	d501      	bpl.n	87e <at25dfx_chip_erase_block+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     87a:	2205      	movs	r2, #5
     87c:	629a      	str	r2, [r3, #40]	; 0x28

	_at25dfx_chip_select(chip);
	status = spi_write(chip->spi, AT25DFX_COMMAND_READ_STATUS);
	Assert(status == STATUS_OK);

	while (!spi_is_ready_to_read(chip->spi)) {
     87e:	6820      	ldr	r0, [r4, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     880:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     882:	2104      	movs	r1, #4
     884:	7e13      	ldrb	r3, [r2, #24]
     886:	420b      	tst	r3, r1
     888:	d0fc      	beq.n	884 <at25dfx_chip_erase_block+0x10c>
     88a:	7e13      	ldrb	r3, [r2, #24]
 */
static inline enum status_code _at25dfx_chip_get_nonbusy_status(
		struct at25dfx_chip_module *chip)
{
	enum status_code status;
	uint16_t status_reg = 0;
     88c:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     88e:	075b      	lsls	r3, r3, #29
     890:	d50f      	bpl.n	8b2 <at25dfx_chip_erase_block+0x13a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     892:	8b53      	ldrh	r3, [r2, #26]
     894:	075b      	lsls	r3, r3, #29
     896:	d503      	bpl.n	8a0 <at25dfx_chip_erase_block+0x128>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     898:	8b51      	ldrh	r1, [r2, #26]
     89a:	2304      	movs	r3, #4
     89c:	430b      	orrs	r3, r1
     89e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     8a0:	7983      	ldrb	r3, [r0, #6]
     8a2:	2b01      	cmp	r3, #1
     8a4:	d103      	bne.n	8ae <at25dfx_chip_erase_block+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     8a6:	6a95      	ldr	r5, [r2, #40]	; 0x28
     8a8:	05ed      	lsls	r5, r5, #23
     8aa:	0ded      	lsrs	r5, r5, #23
     8ac:	e001      	b.n	8b2 <at25dfx_chip_erase_block+0x13a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     8ae:	6a95      	ldr	r5, [r2, #40]	; 0x28
     8b0:	b2ed      	uxtb	r5, r5
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8b2:	2101      	movs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     8b4:	2700      	movs	r7, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     8b6:	2004      	movs	r0, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     8b8:	2304      	movs	r3, #4
     8ba:	469c      	mov	ip, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8bc:	6823      	ldr	r3, [r4, #0]
     8be:	681a      	ldr	r2, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     8c0:	7e13      	ldrb	r3, [r2, #24]

	// Keep reading until busy flag clears
	// TODO: Add some timeout functionality here!
	do {
		// Do dummy writes to read out status
		while (!spi_is_ready_to_write(chip->spi)) {
     8c2:	420b      	tst	r3, r1
     8c4:	d0fc      	beq.n	8c0 <at25dfx_chip_erase_block+0x148>
     8c6:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     8c8:	420b      	tst	r3, r1
     8ca:	d000      	beq.n	8ce <at25dfx_chip_erase_block+0x156>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     8cc:	6297      	str	r7, [r2, #40]	; 0x28
		}
		status = spi_write(chip->spi, 0);
		Assert(status == STATUS_OK);

		while (!spi_is_ready_to_read(chip->spi)) {
     8ce:	6826      	ldr	r6, [r4, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     8d0:	6832      	ldr	r2, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     8d2:	7e13      	ldrb	r3, [r2, #24]
     8d4:	4203      	tst	r3, r0
     8d6:	d0fc      	beq.n	8d2 <at25dfx_chip_erase_block+0x15a>
     8d8:	7e13      	ldrb	r3, [r2, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     8da:	4203      	tst	r3, r0
     8dc:	d010      	beq.n	900 <at25dfx_chip_erase_block+0x188>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     8de:	8b53      	ldrh	r3, [r2, #26]
     8e0:	4203      	tst	r3, r0
     8e2:	d004      	beq.n	8ee <at25dfx_chip_erase_block+0x176>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     8e4:	8b53      	ldrh	r3, [r2, #26]
     8e6:	4665      	mov	r5, ip
     8e8:	432b      	orrs	r3, r5
     8ea:	b29b      	uxth	r3, r3
     8ec:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     8ee:	79b3      	ldrb	r3, [r6, #6]
     8f0:	2b01      	cmp	r3, #1
     8f2:	d103      	bne.n	8fc <at25dfx_chip_erase_block+0x184>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     8f4:	6a95      	ldr	r5, [r2, #40]	; 0x28
     8f6:	05ed      	lsls	r5, r5, #23
     8f8:	0ded      	lsrs	r5, r5, #23
     8fa:	e001      	b.n	900 <at25dfx_chip_erase_block+0x188>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     8fc:	6a95      	ldr	r5, [r2, #40]	; 0x28
     8fe:	b2ed      	uxtb	r5, r5
		}
		status = spi_read(chip->spi, &status_reg);
		Assert(status == STATUS_OK);
	} while (status_reg & AT25DFX_STATUS_BUSY);
     900:	4229      	tst	r1, r5
     902:	d1db      	bne.n	8bc <at25dfx_chip_erase_block+0x144>
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     904:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     906:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     908:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     90a:	2900      	cmp	r1, #0
     90c:	d104      	bne.n	918 <at25dfx_chip_erase_block+0x1a0>
		return &(ports[port_index]->Group[group_index]);
     90e:	095a      	lsrs	r2, r3, #5
     910:	01d2      	lsls	r2, r2, #7
     912:	4925      	ldr	r1, [pc, #148]	; (9a8 <at25dfx_chip_erase_block+0x230>)
     914:	468c      	mov	ip, r1
     916:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     918:	211f      	movs	r1, #31
     91a:	400b      	ands	r3, r1
     91c:	391e      	subs	r1, #30
     91e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     920:	6191      	str	r1, [r2, #24]

	_at25dfx_chip_deselect(chip);

	// Return final status
	if (status_reg & AT25DFX_STATUS_ERROR) {
     922:	06a8      	lsls	r0, r5, #26
		return STATUS_ERR_IO;
	}
	return STATUS_OK;
     924:	0fc0      	lsrs	r0, r0, #31
     926:	0100      	lsls	r0, r0, #4

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);
     928:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     92a:	2200      	movs	r2, #0
     92c:	711a      	strb	r2, [r3, #4]

	return status;
     92e:	e032      	b.n	996 <at25dfx_chip_erase_block+0x21e>
	struct at25dfx_command cmd;

	Assert(chip);

	if (address >= _at25dfx_get_device_size(chip->type)) {
		return STATUS_ERR_INVALID_ARG;
     930:	2017      	movs	r0, #23
     932:	e030      	b.n	996 <at25dfx_chip_erase_block+0x21e>
     934:	4b1b      	ldr	r3, [pc, #108]	; (9a4 <at25dfx_chip_erase_block+0x22c>)
     936:	4798      	blx	r3
	}

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     938:	2005      	movs	r0, #5
     93a:	e02c      	b.n	996 <at25dfx_chip_erase_block+0x21e>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     93c:	211f      	movs	r1, #31
     93e:	400b      	ands	r3, r1
     940:	391e      	subs	r1, #30
     942:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     944:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     946:	6820      	ldr	r0, [r4, #0]
     948:	4669      	mov	r1, sp
     94a:	2201      	movs	r2, #1
     94c:	4b17      	ldr	r3, [pc, #92]	; (9ac <at25dfx_chip_erase_block+0x234>)
     94e:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     950:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     952:	09da      	lsrs	r2, r3, #7
     954:	d100      	bne.n	958 <at25dfx_chip_erase_block+0x1e0>
     956:	e74e      	b.n	7f6 <at25dfx_chip_erase_block+0x7e>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     958:	2200      	movs	r2, #0
     95a:	e751      	b.n	800 <at25dfx_chip_erase_block+0x88>

	_at25dfx_chip_enable_write(chip);

	switch (block_size) {
	case AT25DFX_BLOCK_SIZE_4KB:
		cmd.opcode = AT25DFX_COMMAND_ERASE_BLOCK_4KB;
     95c:	2320      	movs	r3, #32

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     95e:	466a      	mov	r2, sp
     960:	7013      	strb	r3, [r2, #0]

	if (cmd.command_size > 1) {
		Assert(cmd.command_size >= 4);

		cmd_buffer[3] = cmd.address & 0xff;
     962:	70d6      	strb	r6, [r2, #3]
		cmd_buffer[2] = (cmd.address >> 8) & 0xff;
     964:	0a33      	lsrs	r3, r6, #8
     966:	7093      	strb	r3, [r2, #2]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
     968:	0c36      	lsrs	r6, r6, #16
     96a:	7056      	strb	r6, [r2, #1]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     96c:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     96e:	09da      	lsrs	r2, r3, #7
     970:	d100      	bne.n	974 <at25dfx_chip_erase_block+0x1fc>
     972:	e758      	b.n	826 <at25dfx_chip_erase_block+0xae>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     974:	2100      	movs	r1, #0
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     976:	221f      	movs	r2, #31
     978:	4013      	ands	r3, r2
     97a:	3a1e      	subs	r2, #30
     97c:	409a      	lsls	r2, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     97e:	614a      	str	r2, [r1, #20]
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     980:	6820      	ldr	r0, [r4, #0]
     982:	4669      	mov	r1, sp
     984:	2204      	movs	r2, #4
     986:	4b09      	ldr	r3, [pc, #36]	; (9ac <at25dfx_chip_erase_block+0x234>)
     988:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     98a:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     98c:	09da      	lsrs	r2, r3, #7
     98e:	d100      	bne.n	992 <at25dfx_chip_erase_block+0x21a>
     990:	e74f      	b.n	832 <at25dfx_chip_erase_block+0xba>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     992:	2200      	movs	r2, #0
     994:	e752      	b.n	83c <at25dfx_chip_erase_block+0xc4>
	status = _at25dfx_chip_get_nonbusy_status(chip);

	_at25dfx_spi_unlock(chip->spi);

	return status;
}
     996:	b003      	add	sp, #12
     998:	bdf0      	pop	{r4, r5, r6, r7, pc}
     99a:	46c0      	nop			; (mov r8, r8)
     99c:	0000a2bc 	.word	0x0000a2bc
     9a0:	00004d5d 	.word	0x00004d5d
     9a4:	00004d9d 	.word	0x00004d9d
     9a8:	41004400 	.word	0x41004400
     9ac:	00004875 	.word	0x00004875

000009b0 <at25dfx_chip_set_global_sector_protect>:
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_set_global_sector_protect(
		struct at25dfx_chip_module *chip, bool protect)
{
     9b0:	b570      	push	{r4, r5, r6, lr}
     9b2:	b082      	sub	sp, #8
     9b4:	1c04      	adds	r4, r0, #0
     9b6:	1c0d      	adds	r5, r1, #0
	struct at25dfx_command cmd;
	uint8_t temp_data;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
     9b8:	6806      	ldr	r6, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     9ba:	4b37      	ldr	r3, [pc, #220]	; (a98 <at25dfx_chip_set_global_sector_protect+0xe8>)
     9bc:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
     9be:	7933      	ldrb	r3, [r6, #4]
     9c0:	2b00      	cmp	r3, #0
     9c2:	d13f      	bne.n	a44 <at25dfx_chip_set_global_sector_protect+0x94>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
     9c4:	3301      	adds	r3, #1
     9c6:	7133      	strb	r3, [r6, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     9c8:	4b34      	ldr	r3, [pc, #208]	; (a9c <at25dfx_chip_set_global_sector_protect+0xec>)
     9ca:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     9cc:	2306      	movs	r3, #6
     9ce:	466a      	mov	r2, sp
     9d0:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     9d2:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9d4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9d6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     9d8:	2900      	cmp	r1, #0
     9da:	d137      	bne.n	a4c <at25dfx_chip_set_global_sector_protect+0x9c>
		return &(ports[port_index]->Group[group_index]);
     9dc:	095a      	lsrs	r2, r3, #5
     9de:	01d2      	lsls	r2, r2, #7
     9e0:	492f      	ldr	r1, [pc, #188]	; (aa0 <at25dfx_chip_set_global_sector_protect+0xf0>)
     9e2:	468c      	mov	ip, r1
     9e4:	4462      	add	r2, ip
     9e6:	e031      	b.n	a4c <at25dfx_chip_set_global_sector_protect+0x9c>
     9e8:	095a      	lsrs	r2, r3, #5
     9ea:	01d2      	lsls	r2, r2, #7
     9ec:	492c      	ldr	r1, [pc, #176]	; (aa0 <at25dfx_chip_set_global_sector_protect+0xf0>)
     9ee:	468c      	mov	ip, r1
     9f0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     9f2:	211f      	movs	r1, #31
     9f4:	400b      	ands	r3, r1
     9f6:	391e      	subs	r1, #30
     9f8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     9fa:	6191      	str	r1, [r2, #24]
		return status;
	}

	_at25dfx_chip_enable_write(chip);

	temp_data = protect ? AT25DFX_STATUS_GLOBAL_PROTECT : 0;
     9fc:	233c      	movs	r3, #60	; 0x3c
     9fe:	1e6a      	subs	r2, r5, #1
     a00:	4195      	sbcs	r5, r2
     a02:	426d      	negs	r5, r5
     a04:	402b      	ands	r3, r5
     a06:	466a      	mov	r2, sp
     a08:	71d3      	strb	r3, [r2, #7]
     a0a:	2301      	movs	r3, #1
     a0c:	466a      	mov	r2, sp
     a0e:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     a10:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a12:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a14:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a16:	2a00      	cmp	r2, #0
     a18:	d127      	bne.n	a6a <at25dfx_chip_set_global_sector_protect+0xba>
		return &(ports[port_index]->Group[group_index]);
     a1a:	0959      	lsrs	r1, r3, #5
     a1c:	01c9      	lsls	r1, r1, #7
     a1e:	4a20      	ldr	r2, [pc, #128]	; (aa0 <at25dfx_chip_set_global_sector_protect+0xf0>)
     a20:	4694      	mov	ip, r2
     a22:	4461      	add	r1, ip
     a24:	e021      	b.n	a6a <at25dfx_chip_set_global_sector_protect+0xba>
     a26:	095a      	lsrs	r2, r3, #5
     a28:	01d2      	lsls	r2, r2, #7
     a2a:	491d      	ldr	r1, [pc, #116]	; (aa0 <at25dfx_chip_set_global_sector_protect+0xf0>)
     a2c:	468c      	mov	ip, r1
     a2e:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a30:	211f      	movs	r1, #31
     a32:	400b      	ands	r3, r1
     a34:	391e      	subs	r1, #30
     a36:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a38:	6191      	str	r1, [r2, #24]
	// Init to avoid warnings with -Os
	cmd.address = (at25dfx_address_t)NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
     a3a:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     a3c:	2200      	movs	r2, #0
     a3e:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
     a40:	2000      	movs	r0, #0
     a42:	e026      	b.n	a92 <at25dfx_chip_set_global_sector_protect+0xe2>
     a44:	4b15      	ldr	r3, [pc, #84]	; (a9c <at25dfx_chip_set_global_sector_protect+0xec>)
     a46:	4798      	blx	r3

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     a48:	2005      	movs	r0, #5
     a4a:	e022      	b.n	a92 <at25dfx_chip_set_global_sector_protect+0xe2>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a4c:	211f      	movs	r1, #31
     a4e:	400b      	ands	r3, r1
     a50:	391e      	subs	r1, #30
     a52:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a54:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     a56:	6820      	ldr	r0, [r4, #0]
     a58:	4669      	mov	r1, sp
     a5a:	2201      	movs	r2, #1
     a5c:	4b11      	ldr	r3, [pc, #68]	; (aa4 <at25dfx_chip_set_global_sector_protect+0xf4>)
     a5e:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     a60:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a62:	09da      	lsrs	r2, r3, #7
     a64:	d0c0      	beq.n	9e8 <at25dfx_chip_set_global_sector_protect+0x38>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a66:	2200      	movs	r2, #0
     a68:	e7c3      	b.n	9f2 <at25dfx_chip_set_global_sector_protect+0x42>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a6a:	221f      	movs	r2, #31
     a6c:	4013      	ands	r3, r2
     a6e:	3a1e      	subs	r2, #30
     a70:	409a      	lsls	r2, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     a72:	614a      	str	r2, [r1, #20]
     a74:	6820      	ldr	r0, [r4, #0]
     a76:	4669      	mov	r1, sp
     a78:	2201      	movs	r2, #1
     a7a:	4d0a      	ldr	r5, [pc, #40]	; (aa4 <at25dfx_chip_set_global_sector_protect+0xf4>)
     a7c:	47a8      	blx	r5
	Assert(status == STATUS_OK);

	if (cmd.length) {
		status = spi_write_buffer_wait(chip->spi, cmd.data.tx, cmd.length);
     a7e:	6820      	ldr	r0, [r4, #0]
     a80:	466b      	mov	r3, sp
     a82:	1dd9      	adds	r1, r3, #7
     a84:	2201      	movs	r2, #1
     a86:	47a8      	blx	r5
     a88:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a8a:	09da      	lsrs	r2, r3, #7
     a8c:	d0cb      	beq.n	a26 <at25dfx_chip_set_global_sector_protect+0x76>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a8e:	2200      	movs	r2, #0
     a90:	e7ce      	b.n	a30 <at25dfx_chip_set_global_sector_protect+0x80>
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
}
     a92:	b002      	add	sp, #8
     a94:	bd70      	pop	{r4, r5, r6, pc}
     a96:	46c0      	nop			; (mov r8, r8)
     a98:	00004d5d 	.word	0x00004d5d
     a9c:	00004d9d 	.word	0x00004d9d
     aa0:	41004400 	.word	0x41004400
     aa4:	00004875 	.word	0x00004875

00000aa8 <at25dfx_chip_sleep>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_sleep(struct at25dfx_chip_module *chip)
{
     aa8:	b530      	push	{r4, r5, lr}
     aaa:	b083      	sub	sp, #12
     aac:	1c04      	adds	r4, r0, #0
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
     aae:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     ab0:	4b1d      	ldr	r3, [pc, #116]	; (b28 <at25dfx_chip_sleep+0x80>)
     ab2:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
     ab4:	792b      	ldrb	r3, [r5, #4]
     ab6:	2b00      	cmp	r3, #0
     ab8:	d120      	bne.n	afc <at25dfx_chip_sleep+0x54>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
     aba:	3301      	adds	r3, #1
     abc:	712b      	strb	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     abe:	4b1b      	ldr	r3, [pc, #108]	; (b2c <at25dfx_chip_sleep+0x84>)
     ac0:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     ac2:	23b9      	movs	r3, #185	; 0xb9
     ac4:	466a      	mov	r2, sp
     ac6:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     ac8:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     aca:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     acc:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ace:	2900      	cmp	r1, #0
     ad0:	d118      	bne.n	b04 <at25dfx_chip_sleep+0x5c>
		return &(ports[port_index]->Group[group_index]);
     ad2:	095a      	lsrs	r2, r3, #5
     ad4:	01d2      	lsls	r2, r2, #7
     ad6:	4916      	ldr	r1, [pc, #88]	; (b30 <at25dfx_chip_sleep+0x88>)
     ad8:	468c      	mov	ip, r1
     ada:	4462      	add	r2, ip
     adc:	e012      	b.n	b04 <at25dfx_chip_sleep+0x5c>
     ade:	095a      	lsrs	r2, r3, #5
     ae0:	01d2      	lsls	r2, r2, #7
     ae2:	4913      	ldr	r1, [pc, #76]	; (b30 <at25dfx_chip_sleep+0x88>)
     ae4:	468c      	mov	ip, r1
     ae6:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     ae8:	211f      	movs	r1, #31
     aea:	400b      	ands	r3, r1
     aec:	391e      	subs	r1, #30
     aee:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     af0:	6191      	str	r1, [r2, #24]
	cmd.address = (at25dfx_address_t)NULL;
	cmd.data.tx = NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
     af2:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     af4:	2200      	movs	r2, #0
     af6:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
     af8:	2000      	movs	r0, #0
     afa:	e012      	b.n	b22 <at25dfx_chip_sleep+0x7a>
     afc:	4b0b      	ldr	r3, [pc, #44]	; (b2c <at25dfx_chip_sleep+0x84>)
     afe:	4798      	blx	r3

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     b00:	2005      	movs	r0, #5
     b02:	e00e      	b.n	b22 <at25dfx_chip_sleep+0x7a>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     b04:	211f      	movs	r1, #31
     b06:	400b      	ands	r3, r1
     b08:	391e      	subs	r1, #30
     b0a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     b0c:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     b0e:	6820      	ldr	r0, [r4, #0]
     b10:	4669      	mov	r1, sp
     b12:	2201      	movs	r2, #1
     b14:	4b07      	ldr	r3, [pc, #28]	; (b34 <at25dfx_chip_sleep+0x8c>)
     b16:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     b18:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     b1a:	09da      	lsrs	r2, r3, #7
     b1c:	d0df      	beq.n	ade <at25dfx_chip_sleep+0x36>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     b1e:	2200      	movs	r2, #0
     b20:	e7e2      	b.n	ae8 <at25dfx_chip_sleep+0x40>
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
}
     b22:	b003      	add	sp, #12
     b24:	bd30      	pop	{r4, r5, pc}
     b26:	46c0      	nop			; (mov r8, r8)
     b28:	00004d5d 	.word	0x00004d5d
     b2c:	00004d9d 	.word	0x00004d9d
     b30:	41004400 	.word	0x41004400
     b34:	00004875 	.word	0x00004875

00000b38 <at25dfx_chip_wake>:
 * \return Status of operation.
 * \retval STATUS_OK if write operation succeeded.
 * \retval STATUS_BUSY if SPI is busy with some other operation.
 */
enum status_code at25dfx_chip_wake(struct at25dfx_chip_module *chip)
{
     b38:	b530      	push	{r4, r5, lr}
     b3a:	b083      	sub	sp, #12
     b3c:	1c04      	adds	r4, r0, #0
	enum status_code status;
	struct at25dfx_command cmd;

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
     b3e:	6805      	ldr	r5, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     b40:	4b1d      	ldr	r3, [pc, #116]	; (bb8 <at25dfx_chip_wake+0x80>)
     b42:	4798      	blx	r3
{
	enum status_code status;

	system_interrupt_enter_critical_section();

	if (module->locked) {
     b44:	792b      	ldrb	r3, [r5, #4]
     b46:	2b00      	cmp	r3, #0
     b48:	d120      	bne.n	b8c <at25dfx_chip_wake+0x54>
		status = STATUS_BUSY;
	} else {
		module->locked = true;
     b4a:	3301      	adds	r3, #1
     b4c:	712b      	strb	r3, [r5, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     b4e:	4b1b      	ldr	r3, [pc, #108]	; (bbc <at25dfx_chip_wake+0x84>)
     b50:	4798      	blx	r3

	UNUSED(status);

	Assert((cmd.command_size) && (cmd.command_size <= AT25DFX_COMMAND_MAX_SIZE));

	cmd_buffer[0] = cmd.opcode;
     b52:	23ab      	movs	r3, #171	; 0xab
     b54:	466a      	mov	r2, sp
     b56:	7013      	strb	r3, [r2, #0]
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_select(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, false);
     b58:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     b5a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     b5c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     b5e:	2900      	cmp	r1, #0
     b60:	d118      	bne.n	b94 <at25dfx_chip_wake+0x5c>
		return &(ports[port_index]->Group[group_index]);
     b62:	095a      	lsrs	r2, r3, #5
     b64:	01d2      	lsls	r2, r2, #7
     b66:	4916      	ldr	r1, [pc, #88]	; (bc0 <at25dfx_chip_wake+0x88>)
     b68:	468c      	mov	ip, r1
     b6a:	4462      	add	r2, ip
     b6c:	e012      	b.n	b94 <at25dfx_chip_wake+0x5c>
     b6e:	095a      	lsrs	r2, r3, #5
     b70:	01d2      	lsls	r2, r2, #7
     b72:	4913      	ldr	r1, [pc, #76]	; (bc0 <at25dfx_chip_wake+0x88>)
     b74:	468c      	mov	ip, r1
     b76:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     b78:	211f      	movs	r1, #31
     b7a:	400b      	ands	r3, r1
     b7c:	391e      	subs	r1, #30
     b7e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     b80:	6191      	str	r1, [r2, #24]
	cmd.address = (at25dfx_address_t)NULL;
	cmd.data.tx = NULL;

	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);
     b82:	6823      	ldr	r3, [r4, #0]
 * \retval STATUS_OK If the module was locked
 * \retval STATUS_BUSY If the module was already locked
 */
static inline void spi_unlock(struct spi_module *const module)
{
	module->locked = false;
     b84:	2200      	movs	r2, #0
     b86:	711a      	strb	r2, [r3, #4]

	return STATUS_OK;
     b88:	2000      	movs	r0, #0
     b8a:	e012      	b.n	bb2 <at25dfx_chip_wake+0x7a>
     b8c:	4b0b      	ldr	r3, [pc, #44]	; (bbc <at25dfx_chip_wake+0x84>)
     b8e:	4798      	blx	r3

	Assert(chip);

	status = _at25dfx_spi_lock(chip->spi);
	if (status == STATUS_BUSY) {
		return status;
     b90:	2005      	movs	r0, #5
     b92:	e00e      	b.n	bb2 <at25dfx_chip_wake+0x7a>
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     b94:	211f      	movs	r1, #31
     b96:	400b      	ands	r3, r1
     b98:	391e      	subs	r1, #30
     b9a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     b9c:	6151      	str	r1, [r2, #20]
		cmd_buffer[1] = (cmd.address >> 16) & 0xff;
	}

	_at25dfx_chip_select(chip);

	status = spi_write_buffer_wait(chip->spi, cmd_buffer, cmd.command_size);
     b9e:	6820      	ldr	r0, [r4, #0]
     ba0:	4669      	mov	r1, sp
     ba2:	2201      	movs	r2, #1
     ba4:	4b07      	ldr	r3, [pc, #28]	; (bc4 <at25dfx_chip_wake+0x8c>)
     ba6:	4798      	blx	r3
 *
 * \param[in] chip Address of SerialFlash chip instance to operate on.
 */
static inline void _at25dfx_chip_deselect(struct at25dfx_chip_module *chip)
{
	port_pin_set_output_level(chip->cs_pin, true);
     ba8:	7963      	ldrb	r3, [r4, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     baa:	09da      	lsrs	r2, r3, #7
     bac:	d0df      	beq.n	b6e <at25dfx_chip_wake+0x36>
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     bae:	2200      	movs	r2, #0
     bb0:	e7e2      	b.n	b78 <at25dfx_chip_wake+0x40>
	_at25dfx_chip_issue_write_command_wait(chip, cmd);

	_at25dfx_spi_unlock(chip->spi);

	return STATUS_OK;
     bb2:	b003      	add	sp, #12
     bb4:	bd30      	pop	{r4, r5, pc}
     bb6:	46c0      	nop			; (mov r8, r8)
     bb8:	00004d5d 	.word	0x00004d5d
     bbc:	00004d9d 	.word	0x00004d9d
     bc0:	41004400 	.word	0x41004400
     bc4:	00004875 	.word	0x00004875

00000bc8 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     bc8:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     bca:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     bcc:	2440      	movs	r4, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     bce:	4281      	cmp	r1, r0
     bd0:	d30c      	bcc.n	bec <_sercom_get_sync_baud_val+0x24>
     bd2:	2300      	movs	r3, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     bd4:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     bd6:	3301      	adds	r3, #1
     bd8:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     bda:	4288      	cmp	r0, r1
     bdc:	d9fa      	bls.n	bd4 <_sercom_get_sync_baud_val+0xc>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
     bde:	3b01      	subs	r3, #1
     be0:	b29b      	uxth	r3, r3

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     be2:	2440      	movs	r4, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     be4:	2bff      	cmp	r3, #255	; 0xff
     be6:	d801      	bhi.n	bec <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     be8:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
     bea:	2400      	movs	r4, #0
	}
}
     bec:	1c20      	adds	r0, r4, #0
     bee:	bd10      	pop	{r4, pc}

00000bf0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
     bf2:	465f      	mov	r7, fp
     bf4:	4656      	mov	r6, sl
     bf6:	464d      	mov	r5, r9
     bf8:	4644      	mov	r4, r8
     bfa:	b4f0      	push	{r4, r5, r6, r7}
     bfc:	b089      	sub	sp, #36	; 0x24
     bfe:	1c1c      	adds	r4, r3, #0
     c00:	ab12      	add	r3, sp, #72	; 0x48
     c02:	781b      	ldrb	r3, [r3, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c04:	1c06      	adds	r6, r0, #0
     c06:	435e      	muls	r6, r3
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c08:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     c0a:	428e      	cmp	r6, r1
     c0c:	d900      	bls.n	c10 <_sercom_get_async_baud_val+0x20>
     c0e:	e0c7      	b.n	da0 <_sercom_get_async_baud_val+0x1b0>
     c10:	1c25      	adds	r5, r4, #0
     c12:	9207      	str	r2, [sp, #28]
     c14:	1c0c      	adds	r4, r1, #0
     c16:	1c02      	adds	r2, r0, #0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     c18:	2d00      	cmp	r5, #0
     c1a:	d151      	bne.n	cc0 <_sercom_get_async_baud_val+0xd0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     c1c:	1c18      	adds	r0, r3, #0
     c1e:	2100      	movs	r1, #0
     c20:	2300      	movs	r3, #0
     c22:	4d63      	ldr	r5, [pc, #396]	; (db0 <_sercom_get_async_baud_val+0x1c0>)
     c24:	47a8      	blx	r5
     c26:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     c28:	1c26      	adds	r6, r4, #0
     c2a:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     c2c:	2300      	movs	r3, #0
     c2e:	2400      	movs	r4, #0
     c30:	9302      	str	r3, [sp, #8]
     c32:	9403      	str	r4, [sp, #12]
     c34:	2200      	movs	r2, #0
     c36:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     c38:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     c3a:	2120      	movs	r1, #32
     c3c:	468c      	mov	ip, r1
     c3e:	391f      	subs	r1, #31
     c40:	9600      	str	r6, [sp, #0]
     c42:	9701      	str	r7, [sp, #4]
     c44:	2420      	movs	r4, #32
     c46:	4264      	negs	r4, r4
     c48:	1904      	adds	r4, r0, r4
     c4a:	d403      	bmi.n	c54 <_sercom_get_async_baud_val+0x64>
     c4c:	1c0d      	adds	r5, r1, #0
     c4e:	40a5      	lsls	r5, r4
     c50:	46a8      	mov	r8, r5
     c52:	e004      	b.n	c5e <_sercom_get_async_baud_val+0x6e>
     c54:	4664      	mov	r4, ip
     c56:	1a24      	subs	r4, r4, r0
     c58:	1c0d      	adds	r5, r1, #0
     c5a:	40e5      	lsrs	r5, r4
     c5c:	46a8      	mov	r8, r5
     c5e:	1c0c      	adds	r4, r1, #0
     c60:	4084      	lsls	r4, r0
     c62:	46a1      	mov	r9, r4

		r = r << 1;
     c64:	1c14      	adds	r4, r2, #0
     c66:	1c1d      	adds	r5, r3, #0
     c68:	18a4      	adds	r4, r4, r2
     c6a:	415d      	adcs	r5, r3
     c6c:	1c22      	adds	r2, r4, #0
     c6e:	1c2b      	adds	r3, r5, #0

		if (n & bit_shift) {
     c70:	465e      	mov	r6, fp
     c72:	4647      	mov	r7, r8
     c74:	423e      	tst	r6, r7
     c76:	d003      	beq.n	c80 <_sercom_get_async_baud_val+0x90>
			r |= 0x01;
     c78:	1c0e      	adds	r6, r1, #0
     c7a:	4326      	orrs	r6, r4
     c7c:	1c32      	adds	r2, r6, #0
     c7e:	1c2b      	adds	r3, r5, #0
		}

		if (r >= d) {
     c80:	9c01      	ldr	r4, [sp, #4]
     c82:	429c      	cmp	r4, r3
     c84:	d810      	bhi.n	ca8 <_sercom_get_async_baud_val+0xb8>
     c86:	d102      	bne.n	c8e <_sercom_get_async_baud_val+0x9e>
     c88:	9c00      	ldr	r4, [sp, #0]
     c8a:	4294      	cmp	r4, r2
     c8c:	d80c      	bhi.n	ca8 <_sercom_get_async_baud_val+0xb8>
			r = r - d;
     c8e:	9c00      	ldr	r4, [sp, #0]
     c90:	9d01      	ldr	r5, [sp, #4]
     c92:	1b12      	subs	r2, r2, r4
     c94:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     c96:	464d      	mov	r5, r9
     c98:	9e02      	ldr	r6, [sp, #8]
     c9a:	9f03      	ldr	r7, [sp, #12]
     c9c:	4335      	orrs	r5, r6
     c9e:	1c3c      	adds	r4, r7, #0
     ca0:	4646      	mov	r6, r8
     ca2:	4334      	orrs	r4, r6
     ca4:	9502      	str	r5, [sp, #8]
     ca6:	9403      	str	r4, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     ca8:	3801      	subs	r0, #1
     caa:	d2cb      	bcs.n	c44 <_sercom_get_async_baud_val+0x54>

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     cac:	2200      	movs	r2, #0
     cae:	2301      	movs	r3, #1
     cb0:	9802      	ldr	r0, [sp, #8]
     cb2:	9903      	ldr	r1, [sp, #12]
     cb4:	1a12      	subs	r2, r2, r0
     cb6:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     cb8:	0c11      	lsrs	r1, r2, #16
     cba:	041b      	lsls	r3, r3, #16
     cbc:	4319      	orrs	r1, r3
     cbe:	e06c      	b.n	d9a <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     cc0:	2100      	movs	r1, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     cc2:	2d01      	cmp	r5, #1
     cc4:	d169      	bne.n	d9a <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     cc6:	0f61      	lsrs	r1, r4, #29
     cc8:	1c0f      	adds	r7, r1, #0
     cca:	00e1      	lsls	r1, r4, #3
     ccc:	4688      	mov	r8, r1
			temp2 = ((uint64_t)baudrate * sample_num);
     cce:	1c18      	adds	r0, r3, #0
     cd0:	2100      	movs	r1, #0
     cd2:	2300      	movs	r3, #0
     cd4:	4c36      	ldr	r4, [pc, #216]	; (db0 <_sercom_get_async_baud_val+0x1c0>)
     cd6:	47a0      	blx	r4
     cd8:	1c04      	adds	r4, r0, #0
     cda:	1c0d      	adds	r5, r1, #0
     cdc:	2300      	movs	r3, #0
     cde:	469c      	mov	ip, r3
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     ce0:	3320      	adds	r3, #32
     ce2:	469b      	mov	fp, r3
     ce4:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     ce6:	4663      	mov	r3, ip
     ce8:	9305      	str	r3, [sp, #20]
     cea:	46b9      	mov	r9, r7
     cec:	466b      	mov	r3, sp
     cee:	7d1b      	ldrb	r3, [r3, #20]
     cf0:	9306      	str	r3, [sp, #24]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     cf2:	2300      	movs	r3, #0
     cf4:	469c      	mov	ip, r3
     cf6:	2000      	movs	r0, #0
     cf8:	2100      	movs	r1, #0
	for (i = 63; i >= 0; i--) {
     cfa:	223f      	movs	r2, #63	; 0x3f
     cfc:	9400      	str	r4, [sp, #0]
     cfe:	9501      	str	r5, [sp, #4]
		bit_shift = (uint64_t)1 << i;
     d00:	2320      	movs	r3, #32
     d02:	425b      	negs	r3, r3
     d04:	18d3      	adds	r3, r2, r3
     d06:	d403      	bmi.n	d10 <_sercom_get_async_baud_val+0x120>
     d08:	1c34      	adds	r4, r6, #0
     d0a:	409c      	lsls	r4, r3
     d0c:	1c23      	adds	r3, r4, #0
     d0e:	e004      	b.n	d1a <_sercom_get_async_baud_val+0x12a>
     d10:	465b      	mov	r3, fp
     d12:	1a9b      	subs	r3, r3, r2
     d14:	1c34      	adds	r4, r6, #0
     d16:	40dc      	lsrs	r4, r3
     d18:	1c23      	adds	r3, r4, #0
     d1a:	1c37      	adds	r7, r6, #0
     d1c:	4097      	lsls	r7, r2

		r = r << 1;
     d1e:	1c04      	adds	r4, r0, #0
     d20:	1c0d      	adds	r5, r1, #0
     d22:	1824      	adds	r4, r4, r0
     d24:	414d      	adcs	r5, r1
     d26:	1c20      	adds	r0, r4, #0
     d28:	1c29      	adds	r1, r5, #0
     d2a:	9002      	str	r0, [sp, #8]
     d2c:	9103      	str	r1, [sp, #12]

		if (n & bit_shift) {
     d2e:	4644      	mov	r4, r8
     d30:	403c      	ands	r4, r7
     d32:	46a2      	mov	sl, r4
     d34:	464c      	mov	r4, r9
     d36:	4023      	ands	r3, r4
     d38:	4654      	mov	r4, sl
     d3a:	4323      	orrs	r3, r4
     d3c:	d005      	beq.n	d4a <_sercom_get_async_baud_val+0x15a>
			r |= 0x01;
     d3e:	9b02      	ldr	r3, [sp, #8]
     d40:	9c03      	ldr	r4, [sp, #12]
     d42:	1c1d      	adds	r5, r3, #0
     d44:	4335      	orrs	r5, r6
     d46:	1c28      	adds	r0, r5, #0
     d48:	1c21      	adds	r1, r4, #0
		}

		if (r >= d) {
     d4a:	9b01      	ldr	r3, [sp, #4]
     d4c:	428b      	cmp	r3, r1
     d4e:	d80a      	bhi.n	d66 <_sercom_get_async_baud_val+0x176>
     d50:	d102      	bne.n	d58 <_sercom_get_async_baud_val+0x168>
     d52:	9b00      	ldr	r3, [sp, #0]
     d54:	4283      	cmp	r3, r0
     d56:	d806      	bhi.n	d66 <_sercom_get_async_baud_val+0x176>
			r = r - d;
     d58:	9b00      	ldr	r3, [sp, #0]
     d5a:	9c01      	ldr	r4, [sp, #4]
     d5c:	1ac0      	subs	r0, r0, r3
     d5e:	41a1      	sbcs	r1, r4
			q |= bit_shift;
     d60:	4663      	mov	r3, ip
     d62:	433b      	orrs	r3, r7
     d64:	469c      	mov	ip, r3
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     d66:	3a01      	subs	r2, #1
     d68:	d2ca      	bcs.n	d00 <_sercom_get_async_baud_val+0x110>
     d6a:	9c00      	ldr	r4, [sp, #0]
     d6c:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     d6e:	4662      	mov	r2, ip
     d70:	9905      	ldr	r1, [sp, #20]
     d72:	1a53      	subs	r3, r2, r1
			baud_int = baud_int / BAUD_FP_MAX;
     d74:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     d76:	4a0f      	ldr	r2, [pc, #60]	; (db4 <_sercom_get_async_baud_val+0x1c4>)
     d78:	4293      	cmp	r3, r2
     d7a:	d908      	bls.n	d8e <_sercom_get_async_baud_val+0x19e>
     d7c:	9a06      	ldr	r2, [sp, #24]
     d7e:	3201      	adds	r2, #1
     d80:	b2d2      	uxtb	r2, r2
     d82:	9206      	str	r2, [sp, #24]
     d84:	1c0a      	adds	r2, r1, #0
     d86:	3201      	adds	r2, #1
     d88:	9205      	str	r2, [sp, #20]
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     d8a:	2a08      	cmp	r2, #8
     d8c:	d1ae      	bne.n	cec <_sercom_get_async_baud_val+0xfc>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     d8e:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     d90:	9a06      	ldr	r2, [sp, #24]
     d92:	2a08      	cmp	r2, #8
     d94:	d004      	beq.n	da0 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     d96:	0351      	lsls	r1, r2, #13
     d98:	4319      	orrs	r1, r3
	}

	*baudval = baud_calculated;
     d9a:	9b07      	ldr	r3, [sp, #28]
     d9c:	8019      	strh	r1, [r3, #0]
	return STATUS_OK;
     d9e:	2500      	movs	r5, #0
}
     da0:	1c28      	adds	r0, r5, #0
     da2:	b009      	add	sp, #36	; 0x24
     da4:	bc3c      	pop	{r2, r3, r4, r5}
     da6:	4690      	mov	r8, r2
     da8:	4699      	mov	r9, r3
     daa:	46a2      	mov	sl, r4
     dac:	46ab      	mov	fp, r5
     dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
     db0:	00006b4d 	.word	0x00006b4d
     db4:	00001fff 	.word	0x00001fff

00000db8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     db8:	b510      	push	{r4, lr}
     dba:	b082      	sub	sp, #8
     dbc:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     dbe:	4b0e      	ldr	r3, [pc, #56]	; (df8 <sercom_set_gclk_generator+0x40>)
     dc0:	781b      	ldrb	r3, [r3, #0]
     dc2:	2b00      	cmp	r3, #0
     dc4:	d001      	beq.n	dca <sercom_set_gclk_generator+0x12>
     dc6:	2900      	cmp	r1, #0
     dc8:	d00d      	beq.n	de6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     dca:	a901      	add	r1, sp, #4
     dcc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     dce:	2013      	movs	r0, #19
     dd0:	4b0a      	ldr	r3, [pc, #40]	; (dfc <sercom_set_gclk_generator+0x44>)
     dd2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     dd4:	2013      	movs	r0, #19
     dd6:	4b0a      	ldr	r3, [pc, #40]	; (e00 <sercom_set_gclk_generator+0x48>)
     dd8:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     dda:	4b07      	ldr	r3, [pc, #28]	; (df8 <sercom_set_gclk_generator+0x40>)
     ddc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     dde:	2201      	movs	r2, #1
     de0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     de2:	2000      	movs	r0, #0
     de4:	e006      	b.n	df4 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     de6:	4b04      	ldr	r3, [pc, #16]	; (df8 <sercom_set_gclk_generator+0x40>)
     de8:	785b      	ldrb	r3, [r3, #1]
     dea:	4283      	cmp	r3, r0
     dec:	d001      	beq.n	df2 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     dee:	201d      	movs	r0, #29
     df0:	e000      	b.n	df4 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
     df2:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     df4:	b002      	add	sp, #8
     df6:	bd10      	pop	{r4, pc}
     df8:	20000148 	.word	0x20000148
     dfc:	0000526d 	.word	0x0000526d
     e00:	000051e1 	.word	0x000051e1

00000e04 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     e04:	4b44      	ldr	r3, [pc, #272]	; (f18 <_sercom_get_default_pad+0x114>)
     e06:	4298      	cmp	r0, r3
     e08:	d033      	beq.n	e72 <_sercom_get_default_pad+0x6e>
     e0a:	d806      	bhi.n	e1a <_sercom_get_default_pad+0x16>
     e0c:	4b43      	ldr	r3, [pc, #268]	; (f1c <_sercom_get_default_pad+0x118>)
     e0e:	4298      	cmp	r0, r3
     e10:	d00d      	beq.n	e2e <_sercom_get_default_pad+0x2a>
     e12:	4b43      	ldr	r3, [pc, #268]	; (f20 <_sercom_get_default_pad+0x11c>)
     e14:	4298      	cmp	r0, r3
     e16:	d01b      	beq.n	e50 <_sercom_get_default_pad+0x4c>
     e18:	e06f      	b.n	efa <_sercom_get_default_pad+0xf6>
     e1a:	4b42      	ldr	r3, [pc, #264]	; (f24 <_sercom_get_default_pad+0x120>)
     e1c:	4298      	cmp	r0, r3
     e1e:	d04a      	beq.n	eb6 <_sercom_get_default_pad+0xb2>
     e20:	4b41      	ldr	r3, [pc, #260]	; (f28 <_sercom_get_default_pad+0x124>)
     e22:	4298      	cmp	r0, r3
     e24:	d058      	beq.n	ed8 <_sercom_get_default_pad+0xd4>
     e26:	4b41      	ldr	r3, [pc, #260]	; (f2c <_sercom_get_default_pad+0x128>)
     e28:	4298      	cmp	r0, r3
     e2a:	d166      	bne.n	efa <_sercom_get_default_pad+0xf6>
     e2c:	e032      	b.n	e94 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     e2e:	2901      	cmp	r1, #1
     e30:	d006      	beq.n	e40 <_sercom_get_default_pad+0x3c>
     e32:	2900      	cmp	r1, #0
     e34:	d063      	beq.n	efe <_sercom_get_default_pad+0xfa>
     e36:	2902      	cmp	r1, #2
     e38:	d006      	beq.n	e48 <_sercom_get_default_pad+0x44>
     e3a:	2903      	cmp	r1, #3
     e3c:	d006      	beq.n	e4c <_sercom_get_default_pad+0x48>
     e3e:	e001      	b.n	e44 <_sercom_get_default_pad+0x40>
     e40:	483b      	ldr	r0, [pc, #236]	; (f30 <_sercom_get_default_pad+0x12c>)
     e42:	e067      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     e44:	2000      	movs	r0, #0
     e46:	e065      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     e48:	483a      	ldr	r0, [pc, #232]	; (f34 <_sercom_get_default_pad+0x130>)
     e4a:	e063      	b.n	f14 <_sercom_get_default_pad+0x110>
     e4c:	483a      	ldr	r0, [pc, #232]	; (f38 <_sercom_get_default_pad+0x134>)
     e4e:	e061      	b.n	f14 <_sercom_get_default_pad+0x110>
     e50:	2901      	cmp	r1, #1
     e52:	d006      	beq.n	e62 <_sercom_get_default_pad+0x5e>
     e54:	2900      	cmp	r1, #0
     e56:	d054      	beq.n	f02 <_sercom_get_default_pad+0xfe>
     e58:	2902      	cmp	r1, #2
     e5a:	d006      	beq.n	e6a <_sercom_get_default_pad+0x66>
     e5c:	2903      	cmp	r1, #3
     e5e:	d006      	beq.n	e6e <_sercom_get_default_pad+0x6a>
     e60:	e001      	b.n	e66 <_sercom_get_default_pad+0x62>
     e62:	4836      	ldr	r0, [pc, #216]	; (f3c <_sercom_get_default_pad+0x138>)
     e64:	e056      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     e66:	2000      	movs	r0, #0
     e68:	e054      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     e6a:	4835      	ldr	r0, [pc, #212]	; (f40 <_sercom_get_default_pad+0x13c>)
     e6c:	e052      	b.n	f14 <_sercom_get_default_pad+0x110>
     e6e:	4835      	ldr	r0, [pc, #212]	; (f44 <_sercom_get_default_pad+0x140>)
     e70:	e050      	b.n	f14 <_sercom_get_default_pad+0x110>
     e72:	2901      	cmp	r1, #1
     e74:	d006      	beq.n	e84 <_sercom_get_default_pad+0x80>
     e76:	2900      	cmp	r1, #0
     e78:	d045      	beq.n	f06 <_sercom_get_default_pad+0x102>
     e7a:	2902      	cmp	r1, #2
     e7c:	d006      	beq.n	e8c <_sercom_get_default_pad+0x88>
     e7e:	2903      	cmp	r1, #3
     e80:	d006      	beq.n	e90 <_sercom_get_default_pad+0x8c>
     e82:	e001      	b.n	e88 <_sercom_get_default_pad+0x84>
     e84:	4830      	ldr	r0, [pc, #192]	; (f48 <_sercom_get_default_pad+0x144>)
     e86:	e045      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     e88:	2000      	movs	r0, #0
     e8a:	e043      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     e8c:	482f      	ldr	r0, [pc, #188]	; (f4c <_sercom_get_default_pad+0x148>)
     e8e:	e041      	b.n	f14 <_sercom_get_default_pad+0x110>
     e90:	482f      	ldr	r0, [pc, #188]	; (f50 <_sercom_get_default_pad+0x14c>)
     e92:	e03f      	b.n	f14 <_sercom_get_default_pad+0x110>
     e94:	2901      	cmp	r1, #1
     e96:	d006      	beq.n	ea6 <_sercom_get_default_pad+0xa2>
     e98:	2900      	cmp	r1, #0
     e9a:	d036      	beq.n	f0a <_sercom_get_default_pad+0x106>
     e9c:	2902      	cmp	r1, #2
     e9e:	d006      	beq.n	eae <_sercom_get_default_pad+0xaa>
     ea0:	2903      	cmp	r1, #3
     ea2:	d006      	beq.n	eb2 <_sercom_get_default_pad+0xae>
     ea4:	e001      	b.n	eaa <_sercom_get_default_pad+0xa6>
     ea6:	482b      	ldr	r0, [pc, #172]	; (f54 <_sercom_get_default_pad+0x150>)
     ea8:	e034      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     eaa:	2000      	movs	r0, #0
     eac:	e032      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     eae:	482a      	ldr	r0, [pc, #168]	; (f58 <_sercom_get_default_pad+0x154>)
     eb0:	e030      	b.n	f14 <_sercom_get_default_pad+0x110>
     eb2:	482a      	ldr	r0, [pc, #168]	; (f5c <_sercom_get_default_pad+0x158>)
     eb4:	e02e      	b.n	f14 <_sercom_get_default_pad+0x110>
     eb6:	2901      	cmp	r1, #1
     eb8:	d006      	beq.n	ec8 <_sercom_get_default_pad+0xc4>
     eba:	2900      	cmp	r1, #0
     ebc:	d027      	beq.n	f0e <_sercom_get_default_pad+0x10a>
     ebe:	2902      	cmp	r1, #2
     ec0:	d006      	beq.n	ed0 <_sercom_get_default_pad+0xcc>
     ec2:	2903      	cmp	r1, #3
     ec4:	d006      	beq.n	ed4 <_sercom_get_default_pad+0xd0>
     ec6:	e001      	b.n	ecc <_sercom_get_default_pad+0xc8>
     ec8:	4825      	ldr	r0, [pc, #148]	; (f60 <_sercom_get_default_pad+0x15c>)
     eca:	e023      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     ecc:	2000      	movs	r0, #0
     ece:	e021      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ed0:	4824      	ldr	r0, [pc, #144]	; (f64 <_sercom_get_default_pad+0x160>)
     ed2:	e01f      	b.n	f14 <_sercom_get_default_pad+0x110>
     ed4:	4824      	ldr	r0, [pc, #144]	; (f68 <_sercom_get_default_pad+0x164>)
     ed6:	e01d      	b.n	f14 <_sercom_get_default_pad+0x110>
     ed8:	2901      	cmp	r1, #1
     eda:	d006      	beq.n	eea <_sercom_get_default_pad+0xe6>
     edc:	2900      	cmp	r1, #0
     ede:	d018      	beq.n	f12 <_sercom_get_default_pad+0x10e>
     ee0:	2902      	cmp	r1, #2
     ee2:	d006      	beq.n	ef2 <_sercom_get_default_pad+0xee>
     ee4:	2903      	cmp	r1, #3
     ee6:	d006      	beq.n	ef6 <_sercom_get_default_pad+0xf2>
     ee8:	e001      	b.n	eee <_sercom_get_default_pad+0xea>
     eea:	4820      	ldr	r0, [pc, #128]	; (f6c <_sercom_get_default_pad+0x168>)
     eec:	e012      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     eee:	2000      	movs	r0, #0
     ef0:	e010      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ef2:	481f      	ldr	r0, [pc, #124]	; (f70 <_sercom_get_default_pad+0x16c>)
     ef4:	e00e      	b.n	f14 <_sercom_get_default_pad+0x110>
     ef6:	481f      	ldr	r0, [pc, #124]	; (f74 <_sercom_get_default_pad+0x170>)
     ef8:	e00c      	b.n	f14 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     efa:	2000      	movs	r0, #0
     efc:	e00a      	b.n	f14 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     efe:	481e      	ldr	r0, [pc, #120]	; (f78 <_sercom_get_default_pad+0x174>)
     f00:	e008      	b.n	f14 <_sercom_get_default_pad+0x110>
     f02:	2003      	movs	r0, #3
     f04:	e006      	b.n	f14 <_sercom_get_default_pad+0x110>
     f06:	481d      	ldr	r0, [pc, #116]	; (f7c <_sercom_get_default_pad+0x178>)
     f08:	e004      	b.n	f14 <_sercom_get_default_pad+0x110>
     f0a:	481d      	ldr	r0, [pc, #116]	; (f80 <_sercom_get_default_pad+0x17c>)
     f0c:	e002      	b.n	f14 <_sercom_get_default_pad+0x110>
     f0e:	481d      	ldr	r0, [pc, #116]	; (f84 <_sercom_get_default_pad+0x180>)
     f10:	e000      	b.n	f14 <_sercom_get_default_pad+0x110>
     f12:	481d      	ldr	r0, [pc, #116]	; (f88 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     f14:	4770      	bx	lr
     f16:	46c0      	nop			; (mov r8, r8)
     f18:	42001000 	.word	0x42001000
     f1c:	42000800 	.word	0x42000800
     f20:	42000c00 	.word	0x42000c00
     f24:	42001800 	.word	0x42001800
     f28:	42001c00 	.word	0x42001c00
     f2c:	42001400 	.word	0x42001400
     f30:	00050003 	.word	0x00050003
     f34:	00060003 	.word	0x00060003
     f38:	00070003 	.word	0x00070003
     f3c:	00010003 	.word	0x00010003
     f40:	001e0003 	.word	0x001e0003
     f44:	001f0003 	.word	0x001f0003
     f48:	00090003 	.word	0x00090003
     f4c:	000a0003 	.word	0x000a0003
     f50:	000b0003 	.word	0x000b0003
     f54:	00110003 	.word	0x00110003
     f58:	00120003 	.word	0x00120003
     f5c:	00130003 	.word	0x00130003
     f60:	000d0003 	.word	0x000d0003
     f64:	000e0003 	.word	0x000e0003
     f68:	000f0003 	.word	0x000f0003
     f6c:	00170003 	.word	0x00170003
     f70:	00180003 	.word	0x00180003
     f74:	00190003 	.word	0x00190003
     f78:	00040003 	.word	0x00040003
     f7c:	00080003 	.word	0x00080003
     f80:	00100003 	.word	0x00100003
     f84:	000c0003 	.word	0x000c0003
     f88:	00160003 	.word	0x00160003

00000f8c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     f8c:	b530      	push	{r4, r5, lr}
     f8e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     f90:	4b0c      	ldr	r3, [pc, #48]	; (fc4 <_sercom_get_sercom_inst_index+0x38>)
     f92:	466a      	mov	r2, sp
     f94:	cb32      	ldmia	r3!, {r1, r4, r5}
     f96:	c232      	stmia	r2!, {r1, r4, r5}
     f98:	cb32      	ldmia	r3!, {r1, r4, r5}
     f9a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     f9c:	9b00      	ldr	r3, [sp, #0]
     f9e:	4283      	cmp	r3, r0
     fa0:	d006      	beq.n	fb0 <_sercom_get_sercom_inst_index+0x24>
     fa2:	2301      	movs	r3, #1
     fa4:	009a      	lsls	r2, r3, #2
     fa6:	4669      	mov	r1, sp
     fa8:	5852      	ldr	r2, [r2, r1]
     faa:	4282      	cmp	r2, r0
     fac:	d103      	bne.n	fb6 <_sercom_get_sercom_inst_index+0x2a>
     fae:	e000      	b.n	fb2 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     fb0:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     fb2:	b2d8      	uxtb	r0, r3
     fb4:	e003      	b.n	fbe <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     fb6:	3301      	adds	r3, #1
     fb8:	2b06      	cmp	r3, #6
     fba:	d1f3      	bne.n	fa4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     fbc:	2000      	movs	r0, #0
}
     fbe:	b007      	add	sp, #28
     fc0:	bd30      	pop	{r4, r5, pc}
     fc2:	46c0      	nop			; (mov r8, r8)
     fc4:	0000a2e4 	.word	0x0000a2e4

00000fc8 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     fca:	0080      	lsls	r0, r0, #2
     fcc:	4b65      	ldr	r3, [pc, #404]	; (1164 <_usart_interrupt_handler+0x19c>)
     fce:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     fd0:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     fd2:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     fd4:	2b00      	cmp	r3, #0
     fd6:	d1fc      	bne.n	fd2 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     fd8:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     fda:	7da6      	ldrb	r6, [r4, #22]
     fdc:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
     fde:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
     fe0:	5ceb      	ldrb	r3, [r5, r3]
     fe2:	2230      	movs	r2, #48	; 0x30
     fe4:	5caf      	ldrb	r7, [r5, r2]
     fe6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     fe8:	07f3      	lsls	r3, r6, #31
     fea:	d522      	bpl.n	1032 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     fec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     fee:	b29b      	uxth	r3, r3
     ff0:	2b00      	cmp	r3, #0
     ff2:	d01c      	beq.n	102e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     ff4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     ff6:	7813      	ldrb	r3, [r2, #0]
     ff8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     ffa:	1c51      	adds	r1, r2, #1
     ffc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     ffe:	7969      	ldrb	r1, [r5, #5]
    1000:	2901      	cmp	r1, #1
    1002:	d001      	beq.n	1008 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1004:	b29b      	uxth	r3, r3
    1006:	e004      	b.n	1012 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1008:	7851      	ldrb	r1, [r2, #1]
    100a:	0209      	lsls	r1, r1, #8
    100c:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    100e:	3202      	adds	r2, #2
    1010:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1012:	05db      	lsls	r3, r3, #23
    1014:	0ddb      	lsrs	r3, r3, #23
    1016:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1018:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    101a:	3b01      	subs	r3, #1
    101c:	b29b      	uxth	r3, r3
    101e:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1020:	2b00      	cmp	r3, #0
    1022:	d106      	bne.n	1032 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1024:	3301      	adds	r3, #1
    1026:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1028:	3301      	adds	r3, #1
    102a:	75a3      	strb	r3, [r4, #22]
    102c:	e001      	b.n	1032 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    102e:	2301      	movs	r3, #1
    1030:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1032:	07b3      	lsls	r3, r6, #30
    1034:	d509      	bpl.n	104a <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1036:	2302      	movs	r3, #2
    1038:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    103a:	2200      	movs	r2, #0
    103c:	3331      	adds	r3, #49	; 0x31
    103e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1040:	07fb      	lsls	r3, r7, #31
    1042:	d502      	bpl.n	104a <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1044:	1c28      	adds	r0, r5, #0
    1046:	68eb      	ldr	r3, [r5, #12]
    1048:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    104a:	0773      	lsls	r3, r6, #29
    104c:	d56a      	bpl.n	1124 <_usart_interrupt_handler+0x15c>

		if (module->remaining_rx_buffer_length) {
    104e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1050:	b29b      	uxth	r3, r3
    1052:	2b00      	cmp	r3, #0
    1054:	d064      	beq.n	1120 <_usart_interrupt_handler+0x158>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1056:	8b63      	ldrh	r3, [r4, #26]
    1058:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    105a:	071a      	lsls	r2, r3, #28
    105c:	d402      	bmi.n	1064 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    105e:	223f      	movs	r2, #63	; 0x3f
    1060:	4013      	ands	r3, r2
    1062:	e001      	b.n	1068 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1064:	2237      	movs	r2, #55	; 0x37
    1066:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1068:	2b00      	cmp	r3, #0
    106a:	d037      	beq.n	10dc <_usart_interrupt_handler+0x114>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    106c:	079a      	lsls	r2, r3, #30
    106e:	d507      	bpl.n	1080 <_usart_interrupt_handler+0xb8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1070:	221a      	movs	r2, #26
    1072:	2332      	movs	r3, #50	; 0x32
    1074:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1076:	8b62      	ldrh	r2, [r4, #26]
    1078:	3b30      	subs	r3, #48	; 0x30
    107a:	4313      	orrs	r3, r2
    107c:	8363      	strh	r3, [r4, #26]
    107e:	e027      	b.n	10d0 <_usart_interrupt_handler+0x108>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1080:	075a      	lsls	r2, r3, #29
    1082:	d507      	bpl.n	1094 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1084:	221e      	movs	r2, #30
    1086:	2332      	movs	r3, #50	; 0x32
    1088:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    108a:	8b62      	ldrh	r2, [r4, #26]
    108c:	3b2e      	subs	r3, #46	; 0x2e
    108e:	4313      	orrs	r3, r2
    1090:	8363      	strh	r3, [r4, #26]
    1092:	e01d      	b.n	10d0 <_usart_interrupt_handler+0x108>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1094:	07da      	lsls	r2, r3, #31
    1096:	d507      	bpl.n	10a8 <_usart_interrupt_handler+0xe0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1098:	2213      	movs	r2, #19
    109a:	2332      	movs	r3, #50	; 0x32
    109c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    109e:	8b62      	ldrh	r2, [r4, #26]
    10a0:	3b31      	subs	r3, #49	; 0x31
    10a2:	4313      	orrs	r3, r2
    10a4:	8363      	strh	r3, [r4, #26]
    10a6:	e013      	b.n	10d0 <_usart_interrupt_handler+0x108>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    10a8:	06da      	lsls	r2, r3, #27
    10aa:	d507      	bpl.n	10bc <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    10ac:	2242      	movs	r2, #66	; 0x42
    10ae:	2332      	movs	r3, #50	; 0x32
    10b0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    10b2:	8b62      	ldrh	r2, [r4, #26]
    10b4:	3b22      	subs	r3, #34	; 0x22
    10b6:	4313      	orrs	r3, r2
    10b8:	8363      	strh	r3, [r4, #26]
    10ba:	e009      	b.n	10d0 <_usart_interrupt_handler+0x108>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    10bc:	2220      	movs	r2, #32
    10be:	421a      	tst	r2, r3
    10c0:	d006      	beq.n	10d0 <_usart_interrupt_handler+0x108>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    10c2:	3221      	adds	r2, #33	; 0x21
    10c4:	2332      	movs	r3, #50	; 0x32
    10c6:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    10c8:	8b62      	ldrh	r2, [r4, #26]
    10ca:	3b12      	subs	r3, #18
    10cc:	4313      	orrs	r3, r2
    10ce:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    10d0:	077b      	lsls	r3, r7, #29
    10d2:	d527      	bpl.n	1124 <_usart_interrupt_handler+0x15c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    10d4:	1c28      	adds	r0, r5, #0
    10d6:	696b      	ldr	r3, [r5, #20]
    10d8:	4798      	blx	r3
    10da:	e023      	b.n	1124 <_usart_interrupt_handler+0x15c>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    10dc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    10de:	05db      	lsls	r3, r3, #23
    10e0:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    10e2:	b2da      	uxtb	r2, r3
    10e4:	6a69      	ldr	r1, [r5, #36]	; 0x24
    10e6:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    10e8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    10ea:	1c51      	adds	r1, r2, #1
    10ec:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    10ee:	7969      	ldrb	r1, [r5, #5]
    10f0:	2901      	cmp	r1, #1
    10f2:	d104      	bne.n	10fe <_usart_interrupt_handler+0x136>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    10f4:	0a1b      	lsrs	r3, r3, #8
    10f6:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    10f8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    10fa:	3301      	adds	r3, #1
    10fc:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    10fe:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1100:	3b01      	subs	r3, #1
    1102:	b29b      	uxth	r3, r3
    1104:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1106:	2b00      	cmp	r3, #0
    1108:	d10c      	bne.n	1124 <_usart_interrupt_handler+0x15c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    110a:	3304      	adds	r3, #4
    110c:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    110e:	2200      	movs	r2, #0
    1110:	332e      	adds	r3, #46	; 0x2e
    1112:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1114:	07bb      	lsls	r3, r7, #30
    1116:	d505      	bpl.n	1124 <_usart_interrupt_handler+0x15c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1118:	1c28      	adds	r0, r5, #0
    111a:	692b      	ldr	r3, [r5, #16]
    111c:	4798      	blx	r3
    111e:	e001      	b.n	1124 <_usart_interrupt_handler+0x15c>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1120:	2304      	movs	r3, #4
    1122:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1124:	06f3      	lsls	r3, r6, #27
    1126:	d507      	bpl.n	1138 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1128:	2310      	movs	r3, #16
    112a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    112c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    112e:	06fb      	lsls	r3, r7, #27
    1130:	d502      	bpl.n	1138 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1132:	1c28      	adds	r0, r5, #0
    1134:	69eb      	ldr	r3, [r5, #28]
    1136:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1138:	06b3      	lsls	r3, r6, #26
    113a:	d507      	bpl.n	114c <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    113c:	2320      	movs	r3, #32
    113e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1140:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1142:	073b      	lsls	r3, r7, #28
    1144:	d502      	bpl.n	114c <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1146:	1c28      	adds	r0, r5, #0
    1148:	69ab      	ldr	r3, [r5, #24]
    114a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    114c:	0733      	lsls	r3, r6, #28
    114e:	d507      	bpl.n	1160 <_usart_interrupt_handler+0x198>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1150:	2308      	movs	r3, #8
    1152:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1154:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1156:	06bb      	lsls	r3, r7, #26
    1158:	d502      	bpl.n	1160 <_usart_interrupt_handler+0x198>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    115a:	6a2b      	ldr	r3, [r5, #32]
    115c:	1c28      	adds	r0, r5, #0
    115e:	4798      	blx	r3
		}
	}
#endif
}
    1160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1162:	46c0      	nop			; (mov r8, r8)
    1164:	200005dc 	.word	0x200005dc

00001168 <uartSend>:


//======================== UART functions ========================================================= 


void uartSend(uint8_t data){
    1168:	b570      	push	{r4, r5, r6, lr}
  while (usart_write_wait(&uart_OBD, data) != STATUS_OK) {
    116a:	4d04      	ldr	r5, [pc, #16]	; (117c <uartSend+0x14>)
    116c:	b284      	uxth	r4, r0
    116e:	4e04      	ldr	r6, [pc, #16]	; (1180 <uartSend+0x18>)
    1170:	1c28      	adds	r0, r5, #0
    1172:	1c21      	adds	r1, r4, #0
    1174:	47b0      	blx	r6
    1176:	2800      	cmp	r0, #0
    1178:	d1fa      	bne.n	1170 <uartSend+0x8>
  }
}
    117a:	bd70      	pop	{r4, r5, r6, pc}
    117c:	20000198 	.word	0x20000198
    1180:	000044a9 	.word	0x000044a9

00001184 <uartReceive>:

uint8_t uartReceive(uint8_t* received)
{
    1184:	b508      	push	{r3, lr}
    1186:	1c01      	adds	r1, r0, #0
  if (usart_read_wait(&uart_OBD, received) != STATUS_OK) return 1; 
    1188:	4803      	ldr	r0, [pc, #12]	; (1198 <uartReceive+0x14>)
    118a:	4b04      	ldr	r3, [pc, #16]	; (119c <uartReceive+0x18>)
    118c:	4798      	blx	r3
    118e:	1e43      	subs	r3, r0, #1
    1190:	4198      	sbcs	r0, r3
    1192:	b2c0      	uxtb	r0, r0
  else return 0;
}
    1194:	bd08      	pop	{r3, pc}
    1196:	46c0      	nop			; (mov r8, r8)
    1198:	20000198 	.word	0x20000198
    119c:	000044d5 	.word	0x000044d5

000011a0 <uartClear>:

void uartClear()
{
    11a0:	b570      	push	{r4, r5, r6, lr}
  while(usart_read_wait(&uart_OBD, &dataReceived) != STATUS_BUSY){} // Clear all data of buffers
    11a2:	4e04      	ldr	r6, [pc, #16]	; (11b4 <uartClear+0x14>)
    11a4:	4d04      	ldr	r5, [pc, #16]	; (11b8 <uartClear+0x18>)
    11a6:	4c05      	ldr	r4, [pc, #20]	; (11bc <uartClear+0x1c>)
    11a8:	1c30      	adds	r0, r6, #0
    11aa:	1c29      	adds	r1, r5, #0
    11ac:	47a0      	blx	r4
    11ae:	2805      	cmp	r0, #5
    11b0:	d1fa      	bne.n	11a8 <uartClear+0x8>
}
    11b2:	bd70      	pop	{r4, r5, r6, pc}
    11b4:	20000198 	.word	0x20000198
    11b8:	20000204 	.word	0x20000204
    11bc:	000044d5 	.word	0x000044d5

000011c0 <uartInit>:

void uartInit()
{
    11c0:	b570      	push	{r4, r5, r6, lr}
    11c2:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    11c4:	2380      	movs	r3, #128	; 0x80
    11c6:	05db      	lsls	r3, r3, #23
    11c8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    11ca:	2300      	movs	r3, #0
    11cc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    11ce:	22ff      	movs	r2, #255	; 0xff
    11d0:	4669      	mov	r1, sp
    11d2:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    11d4:	2200      	movs	r2, #0
    11d6:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    11d8:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    11da:	2101      	movs	r1, #1
    11dc:	2024      	movs	r0, #36	; 0x24
    11de:	466c      	mov	r4, sp
    11e0:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    11e2:	3001      	adds	r0, #1
    11e4:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    11e6:	3125      	adds	r1, #37	; 0x25
    11e8:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    11ea:	3101      	adds	r1, #1
    11ec:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    11ee:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    11f0:	3105      	adds	r1, #5
    11f2:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    11f4:	3101      	adds	r1, #1
    11f6:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    11f8:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    11fa:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    11fc:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    11fe:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1200:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    1202:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1204:	2313      	movs	r3, #19
    1206:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1208:	7762      	strb	r2, [r4, #29]
  struct usart_config config_usart;
  usart_get_config_defaults(&config_usart);
  config_usart.baudrate    = UART_OBD_BAUDRATE;
    120a:	4b16      	ldr	r3, [pc, #88]	; (1264 <uartInit+0xa4>)
    120c:	9308      	str	r3, [sp, #32]
  config_usart.mux_setting = UART_OBD_MUX_SETTING;
    120e:	2380      	movs	r3, #128	; 0x80
    1210:	035b      	lsls	r3, r3, #13
    1212:	9303      	str	r3, [sp, #12]
  config_usart.pinmux_pad0 = UART_OBD_PINMUX_PAD0;
    1214:	4b14      	ldr	r3, [pc, #80]	; (1268 <uartInit+0xa8>)
    1216:	930c      	str	r3, [sp, #48]	; 0x30
  config_usart.pinmux_pad1 = UART_OBD_PINMUX_PAD1;
    1218:	4b14      	ldr	r3, [pc, #80]	; (126c <uartInit+0xac>)
    121a:	930d      	str	r3, [sp, #52]	; 0x34
  config_usart.pinmux_pad2 = UART_OBD_PINMUX_PAD2;
    121c:	2301      	movs	r3, #1
    121e:	425b      	negs	r3, r3
    1220:	930e      	str	r3, [sp, #56]	; 0x38
  config_usart.pinmux_pad3 = UART_OBD_PINMUX_PAD3;
    1222:	930f      	str	r3, [sp, #60]	; 0x3c
  while (usart_init(&uart_OBD, UART_OBD_MODULE, &config_usart) != STATUS_OK) {
    1224:	4e12      	ldr	r6, [pc, #72]	; (1270 <uartInit+0xb0>)
    1226:	4d13      	ldr	r5, [pc, #76]	; (1274 <uartInit+0xb4>)
    1228:	4c13      	ldr	r4, [pc, #76]	; (1278 <uartInit+0xb8>)
    122a:	1c30      	adds	r0, r6, #0
    122c:	1c29      	adds	r1, r5, #0
    122e:	466a      	mov	r2, sp
    1230:	47a0      	blx	r4
    1232:	2800      	cmp	r0, #0
    1234:	d1f9      	bne.n	122a <uartInit+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1236:	4d0e      	ldr	r5, [pc, #56]	; (1270 <uartInit+0xb0>)
    1238:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    123a:	1c20      	adds	r0, r4, #0
    123c:	4b0f      	ldr	r3, [pc, #60]	; (127c <uartInit+0xbc>)
    123e:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1240:	231f      	movs	r3, #31
    1242:	4018      	ands	r0, r3
    1244:	3b1e      	subs	r3, #30
    1246:	4083      	lsls	r3, r0
    1248:	1c18      	adds	r0, r3, #0
    124a:	4b0d      	ldr	r3, [pc, #52]	; (1280 <uartInit+0xc0>)
    124c:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    124e:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1250:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1252:	2b00      	cmp	r3, #0
    1254:	d1fc      	bne.n	1250 <uartInit+0x90>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1256:	6822      	ldr	r2, [r4, #0]
    1258:	3302      	adds	r3, #2
    125a:	4313      	orrs	r3, r2
    125c:	6023      	str	r3, [r4, #0]
  }
  usart_enable(&uart_OBD);
}
    125e:	b010      	add	sp, #64	; 0x40
    1260:	bd70      	pop	{r4, r5, r6, pc}
    1262:	46c0      	nop			; (mov r8, r8)
    1264:	000028a0 	.word	0x000028a0
    1268:	00280003 	.word	0x00280003
    126c:	00290003 	.word	0x00290003
    1270:	20000198 	.word	0x20000198
    1274:	42001800 	.word	0x42001800
    1278:	00004171 	.word	0x00004171
    127c:	00004cd1 	.word	0x00004cd1
    1280:	e000e100 	.word	0xe000e100

00001284 <uartSetTXasDigital>:

void uartSetTXasDigital()     // This function is very especific.
{                             // Preferably this pin should already set high.
    1284:	b530      	push	{r4, r5, lr}
    1286:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1288:	4d11      	ldr	r5, [pc, #68]	; (12d0 <uartSetTXasDigital+0x4c>)
    128a:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Disable Global interrupt for module */
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    128c:	1c20      	adds	r0, r4, #0
    128e:	4b11      	ldr	r3, [pc, #68]	; (12d4 <uartSetTXasDigital+0x50>)
    1290:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1292:	231f      	movs	r3, #31
    1294:	4018      	ands	r0, r3
    1296:	3b1e      	subs	r3, #30
    1298:	4083      	lsls	r3, r0
    129a:	1c18      	adds	r0, r3, #0
    129c:	2380      	movs	r3, #128	; 0x80
    129e:	4a0e      	ldr	r2, [pc, #56]	; (12d8 <uartSetTXasDigital+0x54>)
    12a0:	50d0      	str	r0, [r2, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    12a2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    12a4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    12a6:	2b00      	cmp	r3, #0
    12a8:	d1fc      	bne.n	12a4 <uartSetTXasDigital+0x20>
#endif
	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Disable USART module */
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    12aa:	6823      	ldr	r3, [r4, #0]
    12ac:	2202      	movs	r2, #2
    12ae:	4393      	bics	r3, r2
    12b0:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    12b2:	a901      	add	r1, sp, #4
    12b4:	2301      	movs	r3, #1
    12b6:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    12b8:	2200      	movs	r2, #0
    12ba:	708a      	strb	r2, [r1, #2]
  usart_disable(&uart_OBD);     // Disable the UART_OBD

  struct port_config config_port_pin;
  port_get_config_defaults(&config_port_pin);
  config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    12bc:	700b      	strb	r3, [r1, #0]
  config_port_pin.input_pull = PORT_PIN_PULL_UP;
  port_pin_set_config(PIN_TX, &config_port_pin);  // Set the PIN_TX of uart_OBD to output
    12be:	2028      	movs	r0, #40	; 0x28
    12c0:	4b06      	ldr	r3, [pc, #24]	; (12dc <uartSetTXasDigital+0x58>)
    12c2:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    12c4:	2280      	movs	r2, #128	; 0x80
    12c6:	0052      	lsls	r2, r2, #1
    12c8:	4b05      	ldr	r3, [pc, #20]	; (12e0 <uartSetTXasDigital+0x5c>)
    12ca:	619a      	str	r2, [r3, #24]

  port_pin_set_output_level(PIN_TX, true);        // Set High to PIN_TX
}
    12cc:	b003      	add	sp, #12
    12ce:	bd30      	pop	{r4, r5, pc}
    12d0:	20000198 	.word	0x20000198
    12d4:	00004cd1 	.word	0x00004cd1
    12d8:	e000e100 	.word	0xe000e100
    12dc:	00004e05 	.word	0x00004e05
    12e0:	41004480 	.word	0x41004480

000012e4 <pinOutCtrl>:
//========================== PIN functions ========================================================


void pinOutCtrl(uint8_t gpio_pin, uint8_t state)
{
  if(state) port_pin_set_output_level(gpio_pin, true);        // Set PIN High
    12e4:	2900      	cmp	r1, #0
    12e6:	d00e      	beq.n	1306 <pinOutCtrl+0x22>
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    12e8:	09c2      	lsrs	r2, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    12ea:	2300      	movs	r3, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    12ec:	2a00      	cmp	r2, #0
    12ee:	d104      	bne.n	12fa <pinOutCtrl+0x16>
		return &(ports[port_index]->Group[group_index]);
    12f0:	0943      	lsrs	r3, r0, #5
    12f2:	01db      	lsls	r3, r3, #7
    12f4:	4a0b      	ldr	r2, [pc, #44]	; (1324 <pinOutCtrl+0x40>)
    12f6:	4694      	mov	ip, r2
    12f8:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    12fa:	221f      	movs	r2, #31
    12fc:	4010      	ands	r0, r2
    12fe:	3a1e      	subs	r2, #30
    1300:	4082      	lsls	r2, r0

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1302:	619a      	str	r2, [r3, #24]
    1304:	e00d      	b.n	1322 <pinOutCtrl+0x3e>
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1306:	09c2      	lsrs	r2, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1308:	2300      	movs	r3, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    130a:	2a00      	cmp	r2, #0
    130c:	d104      	bne.n	1318 <pinOutCtrl+0x34>
		return &(ports[port_index]->Group[group_index]);
    130e:	0943      	lsrs	r3, r0, #5
    1310:	01db      	lsls	r3, r3, #7
    1312:	4a04      	ldr	r2, [pc, #16]	; (1324 <pinOutCtrl+0x40>)
    1314:	4694      	mov	ip, r2
    1316:	4463      	add	r3, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1318:	221f      	movs	r2, #31
    131a:	4010      	ands	r0, r2
    131c:	3a1e      	subs	r2, #30
    131e:	4082      	lsls	r2, r0

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1320:	615a      	str	r2, [r3, #20]
  else port_pin_set_output_level(gpio_pin, false);            // Set PIN low
}
    1322:	4770      	bx	lr
    1324:	41004400 	.word	0x41004400

00001328 <comInit>:
	comSendString(buffer);
}


void comInit()
{
    1328:	b570      	push	{r4, r5, r6, lr}
    132a:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    132c:	2380      	movs	r3, #128	; 0x80
    132e:	05db      	lsls	r3, r3, #23
    1330:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1332:	2300      	movs	r3, #0
    1334:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1336:	22ff      	movs	r2, #255	; 0xff
    1338:	4669      	mov	r1, sp
    133a:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    133c:	2200      	movs	r2, #0
    133e:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1340:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1342:	2101      	movs	r1, #1
    1344:	2024      	movs	r0, #36	; 0x24
    1346:	466c      	mov	r4, sp
    1348:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    134a:	3001      	adds	r0, #1
    134c:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    134e:	3125      	adds	r1, #37	; 0x25
    1350:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1352:	3101      	adds	r1, #1
    1354:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1356:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1358:	3105      	adds	r1, #5
    135a:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    135c:	3101      	adds	r1, #1
    135e:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1360:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1362:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1364:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1366:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    1368:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    136a:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    136c:	2313      	movs	r3, #19
    136e:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1370:	7762      	strb	r2, [r4, #29]
  struct usart_config config_usart;
  usart_get_config_defaults(&config_usart);
  config_usart.baudrate    = UART_COM_BAUDRATE;
    1372:	4b16      	ldr	r3, [pc, #88]	; (13cc <comInit+0xa4>)
    1374:	9308      	str	r3, [sp, #32]
  config_usart.mux_setting = UART_COM_MUX_SETTING;
    1376:	2380      	movs	r3, #128	; 0x80
    1378:	035b      	lsls	r3, r3, #13
    137a:	9303      	str	r3, [sp, #12]
  config_usart.pinmux_pad0 = UART_COM_PINMUX_PAD0;
    137c:	4b14      	ldr	r3, [pc, #80]	; (13d0 <comInit+0xa8>)
    137e:	930c      	str	r3, [sp, #48]	; 0x30
  config_usart.pinmux_pad1 = UART_COM_PINMUX_PAD1;
    1380:	4b14      	ldr	r3, [pc, #80]	; (13d4 <comInit+0xac>)
    1382:	930d      	str	r3, [sp, #52]	; 0x34
  config_usart.pinmux_pad2 = UART_COM_PINMUX_PAD2;
    1384:	2301      	movs	r3, #1
    1386:	425b      	negs	r3, r3
    1388:	930e      	str	r3, [sp, #56]	; 0x38
  config_usart.pinmux_pad3 = UART_COM_PINMUX_PAD3;
    138a:	930f      	str	r3, [sp, #60]	; 0x3c
  while (usart_init(&uart_com, UART_COM_MODULE, &config_usart) != STATUS_OK) {
    138c:	4e12      	ldr	r6, [pc, #72]	; (13d8 <comInit+0xb0>)
    138e:	4d13      	ldr	r5, [pc, #76]	; (13dc <comInit+0xb4>)
    1390:	4c13      	ldr	r4, [pc, #76]	; (13e0 <comInit+0xb8>)
    1392:	1c30      	adds	r0, r6, #0
    1394:	1c29      	adds	r1, r5, #0
    1396:	466a      	mov	r2, sp
    1398:	47a0      	blx	r4
    139a:	2800      	cmp	r0, #0
    139c:	d1f9      	bne.n	1392 <comInit+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    139e:	4d0e      	ldr	r5, [pc, #56]	; (13d8 <comInit+0xb0>)
    13a0:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    13a2:	1c20      	adds	r0, r4, #0
    13a4:	4b0f      	ldr	r3, [pc, #60]	; (13e4 <comInit+0xbc>)
    13a6:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    13a8:	231f      	movs	r3, #31
    13aa:	4018      	ands	r0, r3
    13ac:	3b1e      	subs	r3, #30
    13ae:	4083      	lsls	r3, r0
    13b0:	1c18      	adds	r0, r3, #0
    13b2:	4b0d      	ldr	r3, [pc, #52]	; (13e8 <comInit+0xc0>)
    13b4:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    13b6:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    13b8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    13ba:	2b00      	cmp	r3, #0
    13bc:	d1fc      	bne.n	13b8 <comInit+0x90>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    13be:	6822      	ldr	r2, [r4, #0]
    13c0:	3302      	adds	r3, #2
    13c2:	4313      	orrs	r3, r2
    13c4:	6023      	str	r3, [r4, #0]
  }
  usart_enable(&uart_com);
}
    13c6:	b010      	add	sp, #64	; 0x40
    13c8:	bd70      	pop	{r4, r5, r6, pc}
    13ca:	46c0      	nop			; (mov r8, r8)
    13cc:	0003d090 	.word	0x0003d090
    13d0:	00160002 	.word	0x00160002
    13d4:	00170002 	.word	0x00170002
    13d8:	200001d0 	.word	0x200001d0
    13dc:	42001400 	.word	0x42001400
    13e0:	00004171 	.word	0x00004171
    13e4:	00004cd1 	.word	0x00004cd1
    13e8:	e000e100 	.word	0xe000e100

000013ec <comSend>:

void comSend(uint8_t data){
    13ec:	b570      	push	{r4, r5, r6, lr}
  while (usart_write_wait(&uart_com, data) != STATUS_OK) {
    13ee:	4d04      	ldr	r5, [pc, #16]	; (1400 <comSend+0x14>)
    13f0:	b284      	uxth	r4, r0
    13f2:	4e04      	ldr	r6, [pc, #16]	; (1404 <comSend+0x18>)
    13f4:	1c28      	adds	r0, r5, #0
    13f6:	1c21      	adds	r1, r4, #0
    13f8:	47b0      	blx	r6
    13fa:	2800      	cmp	r0, #0
    13fc:	d1fa      	bne.n	13f4 <comSend+0x8>
  }
}
    13fe:	bd70      	pop	{r4, r5, r6, pc}
    1400:	200001d0 	.word	0x200001d0
    1404:	000044a9 	.word	0x000044a9

00001408 <comSendString>:

void comSendString(char buffer[])
{
    1408:	b570      	push	{r4, r5, r6, lr}
    140a:	1c05      	adds	r5, r0, #0
	uint16_t loop=0;
    140c:	2400      	movs	r4, #0
	do
	{
		comSend(buffer[loop]);
    140e:	4e04      	ldr	r6, [pc, #16]	; (1420 <comSendString+0x18>)
    1410:	5d28      	ldrb	r0, [r5, r4]
    1412:	47b0      	blx	r6
		loop++;
    1414:	3401      	adds	r4, #1
    1416:	b2a4      	uxth	r4, r4
	}while(buffer[loop] != '\0');
    1418:	5d2b      	ldrb	r3, [r5, r4]
    141a:	2b00      	cmp	r3, #0
    141c:	d1f8      	bne.n	1410 <comSendString+0x8>
}
    141e:	bd70      	pop	{r4, r5, r6, pc}
    1420:	000013ed 	.word	0x000013ed

00001424 <printIHM>:


//========================== IHM functions ========================================================

void printIHM ( const char * format, ... )
{
    1424:	b40f      	push	{r0, r1, r2, r3}
    1426:	b500      	push	{lr}
    1428:	b0c3      	sub	sp, #268	; 0x10c
    142a:	aa44      	add	r2, sp, #272	; 0x110
    142c:	ca02      	ldmia	r2!, {r1}
	char buffer[256];
	va_list args;
	va_start (args, format);
    142e:	9201      	str	r2, [sp, #4]
	vsprintf (buffer,format, args);
    1430:	a802      	add	r0, sp, #8
    1432:	4b04      	ldr	r3, [pc, #16]	; (1444 <printIHM+0x20>)
    1434:	4798      	blx	r3
	va_end (args);
	comSendString(buffer);
    1436:	a802      	add	r0, sp, #8
    1438:	4b03      	ldr	r3, [pc, #12]	; (1448 <printIHM+0x24>)
    143a:	4798      	blx	r3
}
    143c:	b043      	add	sp, #268	; 0x10c
    143e:	bc08      	pop	{r3}
    1440:	b004      	add	sp, #16
    1442:	4718      	bx	r3
    1444:	00009a6d 	.word	0x00009a6d
    1448:	00001409 	.word	0x00001409

0000144c <comReceive>:
		loop++;
	}while(buffer[loop] != '\0');
}

uint8_t comReceive(uint8_t* received)
{
    144c:	b508      	push	{r3, lr}
    144e:	1c01      	adds	r1, r0, #0
  if (usart_read_wait(&uart_com, received) != STATUS_OK) return 1; 
    1450:	4803      	ldr	r0, [pc, #12]	; (1460 <comReceive+0x14>)
    1452:	4b04      	ldr	r3, [pc, #16]	; (1464 <comReceive+0x18>)
    1454:	4798      	blx	r3
    1456:	1e43      	subs	r3, r0, #1
    1458:	4198      	sbcs	r0, r3
    145a:	b2c0      	uxtb	r0, r0
  else return 0;
}
    145c:	bd08      	pop	{r3, pc}
    145e:	46c0      	nop			; (mov r8, r8)
    1460:	200001d0 	.word	0x200001d0
    1464:	000044d5 	.word	0x000044d5

00001468 <comClear>:

void comClear()
{
    1468:	b570      	push	{r4, r5, r6, lr}
  while(usart_read_wait(&uart_com, &dataReceived) != STATUS_BUSY){} // Clear all data of buffers
    146a:	4e04      	ldr	r6, [pc, #16]	; (147c <comClear+0x14>)
    146c:	4d04      	ldr	r5, [pc, #16]	; (1480 <comClear+0x18>)
    146e:	4c05      	ldr	r4, [pc, #20]	; (1484 <comClear+0x1c>)
    1470:	1c30      	adds	r0, r6, #0
    1472:	1c29      	adds	r1, r5, #0
    1474:	47a0      	blx	r4
    1476:	2805      	cmp	r0, #5
    1478:	d1fa      	bne.n	1470 <comClear+0x8>
}
    147a:	bd70      	pop	{r4, r5, r6, pc}
    147c:	200001d0 	.word	0x200001d0
    1480:	20000204 	.word	0x20000204
    1484:	000044d5 	.word	0x000044d5

00001488 <writeFlashMemory>:

	at25dfx_chip_init(&at25dfx_chip, &at25dfx_spi, &at25dfx_chip_config);
}

void writeFlashMemory(const void *data, at25dfx_datalen_t length, at25dfx_address_t address)
{
    1488:	b5f0      	push	{r4, r5, r6, r7, lr}
    148a:	b083      	sub	sp, #12
    148c:	1c07      	adds	r7, r0, #0
    148e:	9101      	str	r1, [sp, #4]
    1490:	1c15      	adds	r5, r2, #0
	at25dfx_chip_wake(&at25dfx_chip);
    1492:	4c0d      	ldr	r4, [pc, #52]	; (14c8 <writeFlashMemory+0x40>)
    1494:	1c20      	adds	r0, r4, #0
    1496:	4b0d      	ldr	r3, [pc, #52]	; (14cc <writeFlashMemory+0x44>)
    1498:	4798      	blx	r3
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
    149a:	1c20      	adds	r0, r4, #0
    149c:	2100      	movs	r1, #0
    149e:	4e0c      	ldr	r6, [pc, #48]	; (14d0 <writeFlashMemory+0x48>)
    14a0:	47b0      	blx	r6
	
	at25dfx_chip_erase_block(&at25dfx_chip, address, AT25DFX_BLOCK_SIZE_4KB);
    14a2:	1c20      	adds	r0, r4, #0
    14a4:	1c29      	adds	r1, r5, #0
    14a6:	2200      	movs	r2, #0
    14a8:	4b0a      	ldr	r3, [pc, #40]	; (14d4 <writeFlashMemory+0x4c>)
    14aa:	4798      	blx	r3
	at25dfx_chip_write_buffer(&at25dfx_chip, address, data, length);
    14ac:	1c20      	adds	r0, r4, #0
    14ae:	1c29      	adds	r1, r5, #0
    14b0:	1c3a      	adds	r2, r7, #0
    14b2:	9b01      	ldr	r3, [sp, #4]
    14b4:	4d08      	ldr	r5, [pc, #32]	; (14d8 <writeFlashMemory+0x50>)
    14b6:	47a8      	blx	r5
	
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, true);
    14b8:	1c20      	adds	r0, r4, #0
    14ba:	2101      	movs	r1, #1
    14bc:	47b0      	blx	r6
	at25dfx_chip_sleep(&at25dfx_chip);	
    14be:	1c20      	adds	r0, r4, #0
    14c0:	4b06      	ldr	r3, [pc, #24]	; (14dc <writeFlashMemory+0x54>)
    14c2:	4798      	blx	r3
}
    14c4:	b003      	add	sp, #12
    14c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14c8:	20000208 	.word	0x20000208
    14cc:	00000b39 	.word	0x00000b39
    14d0:	000009b1 	.word	0x000009b1
    14d4:	00000779 	.word	0x00000779
    14d8:	00000319 	.word	0x00000319
    14dc:	00000aa9 	.word	0x00000aa9

000014e0 <readFlashMemory>:

void readFlashMemory(const void *data, at25dfx_datalen_t length, at25dfx_address_t address)
{
    14e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14e2:	1c06      	adds	r6, r0, #0
    14e4:	1c0d      	adds	r5, r1, #0
    14e6:	1c17      	adds	r7, r2, #0
	at25dfx_chip_wake(&at25dfx_chip);
    14e8:	4c06      	ldr	r4, [pc, #24]	; (1504 <readFlashMemory+0x24>)
    14ea:	1c20      	adds	r0, r4, #0
    14ec:	4b06      	ldr	r3, [pc, #24]	; (1508 <readFlashMemory+0x28>)
    14ee:	4798      	blx	r3
	at25dfx_chip_read_buffer(&at25dfx_chip, address, data, length);
    14f0:	1c20      	adds	r0, r4, #0
    14f2:	1c39      	adds	r1, r7, #0
    14f4:	1c32      	adds	r2, r6, #0
    14f6:	1c2b      	adds	r3, r5, #0
    14f8:	4d04      	ldr	r5, [pc, #16]	; (150c <readFlashMemory+0x2c>)
    14fa:	47a8      	blx	r5
	at25dfx_chip_sleep(&at25dfx_chip);	
    14fc:	1c20      	adds	r0, r4, #0
    14fe:	4b04      	ldr	r3, [pc, #16]	; (1510 <readFlashMemory+0x30>)
    1500:	4798      	blx	r3
}
    1502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1504:	20000208 	.word	0x20000208
    1508:	00000b39 	.word	0x00000b39
    150c:	00000225 	.word	0x00000225
    1510:	00000aa9 	.word	0x00000aa9

00001514 <clearFlashMemory>:

void clearFlashMemory()
{
    1514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int loop;
	at25dfx_chip_wake(&at25dfx_chip);
    1516:	4c10      	ldr	r4, [pc, #64]	; (1558 <clearFlashMemory+0x44>)
    1518:	1c20      	adds	r0, r4, #0
    151a:	4b10      	ldr	r3, [pc, #64]	; (155c <clearFlashMemory+0x48>)
    151c:	4798      	blx	r3
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
    151e:	1c20      	adds	r0, r4, #0
    1520:	2100      	movs	r1, #0
    1522:	4b0f      	ldr	r3, [pc, #60]	; (1560 <clearFlashMemory+0x4c>)
    1524:	4798      	blx	r3
    1526:	2400      	movs	r4, #0
	for (loop=0; loop<16; loop++)
	{
		at25dfx_chip_erase_block(&at25dfx_chip, BLOCK_SIZE*16*loop, AT25DFX_BLOCK_SIZE_64KB);
    1528:	4f0b      	ldr	r7, [pc, #44]	; (1558 <clearFlashMemory+0x44>)
    152a:	4e0e      	ldr	r6, [pc, #56]	; (1564 <clearFlashMemory+0x50>)
void clearFlashMemory()
{
	int loop;
	at25dfx_chip_wake(&at25dfx_chip);
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
	for (loop=0; loop<16; loop++)
    152c:	2580      	movs	r5, #128	; 0x80
    152e:	036d      	lsls	r5, r5, #13
	{
		at25dfx_chip_erase_block(&at25dfx_chip, BLOCK_SIZE*16*loop, AT25DFX_BLOCK_SIZE_64KB);
    1530:	1c38      	adds	r0, r7, #0
    1532:	1c21      	adds	r1, r4, #0
    1534:	2202      	movs	r2, #2
    1536:	47b0      	blx	r6
    1538:	2380      	movs	r3, #128	; 0x80
    153a:	025b      	lsls	r3, r3, #9
    153c:	469c      	mov	ip, r3
    153e:	4464      	add	r4, ip
void clearFlashMemory()
{
	int loop;
	at25dfx_chip_wake(&at25dfx_chip);
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, false);
	for (loop=0; loop<16; loop++)
    1540:	42ac      	cmp	r4, r5
    1542:	d1f5      	bne.n	1530 <clearFlashMemory+0x1c>
	{
		at25dfx_chip_erase_block(&at25dfx_chip, BLOCK_SIZE*16*loop, AT25DFX_BLOCK_SIZE_64KB);
	}
	at25dfx_chip_set_global_sector_protect(&at25dfx_chip, true);
    1544:	4c04      	ldr	r4, [pc, #16]	; (1558 <clearFlashMemory+0x44>)
    1546:	1c20      	adds	r0, r4, #0
    1548:	2101      	movs	r1, #1
    154a:	4b05      	ldr	r3, [pc, #20]	; (1560 <clearFlashMemory+0x4c>)
    154c:	4798      	blx	r3
	at25dfx_chip_sleep(&at25dfx_chip);	
    154e:	1c20      	adds	r0, r4, #0
    1550:	4b05      	ldr	r3, [pc, #20]	; (1568 <clearFlashMemory+0x54>)
    1552:	4798      	blx	r3
}
    1554:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1556:	46c0      	nop			; (mov r8, r8)
    1558:	20000208 	.word	0x20000208
    155c:	00000b39 	.word	0x00000b39
    1560:	000009b1 	.word	0x000009b1
    1564:	00000779 	.word	0x00000779
    1568:	00000aa9 	.word	0x00000aa9

0000156c <shift_light>:
//========================== MAIN functions ========================================================



uint8_t shift_light(bool *lightShift, bool *shiftLight, uint16_t RPM_Salvo)
{
    156c:	b5f0      	push	{r4, r5, r6, r7, lr}
    156e:	464f      	mov	r7, r9
    1570:	4646      	mov	r6, r8
    1572:	b4c0      	push	{r6, r7}
    1574:	b083      	sub	sp, #12
    1576:	4680      	mov	r8, r0
    1578:	4689      	mov	r9, r1
    157a:	1c17      	adds	r7, r2, #0
	float A = PIDTable[0x0C]->data[0];
    157c:	4b29      	ldr	r3, [pc, #164]	; (1624 <shift_light+0xb8>)
    157e:	681b      	ldr	r3, [r3, #0]
    1580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    1582:	681d      	ldr	r5, [r3, #0]
    1584:	7828      	ldrb	r0, [r5, #0]
    1586:	4e28      	ldr	r6, [pc, #160]	; (1628 <shift_light+0xbc>)
    1588:	47b0      	blx	r6
	float B = PIDTable[0x0C]->data[1];

	A = (256*A + B)/4;
    158a:	4c28      	ldr	r4, [pc, #160]	; (162c <shift_light+0xc0>)
    158c:	2187      	movs	r1, #135	; 0x87
    158e:	05c9      	lsls	r1, r1, #23
    1590:	47a0      	blx	r4
    1592:	9001      	str	r0, [sp, #4]


uint8_t shift_light(bool *lightShift, bool *shiftLight, uint16_t RPM_Salvo)
{
	float A = PIDTable[0x0C]->data[0];
	float B = PIDTable[0x0C]->data[1];
    1594:	7868      	ldrb	r0, [r5, #1]
    1596:	47b0      	blx	r6
    1598:	1c01      	adds	r1, r0, #0

	A = (256*A + B)/4;
    159a:	9801      	ldr	r0, [sp, #4]
    159c:	4b24      	ldr	r3, [pc, #144]	; (1630 <shift_light+0xc4>)
    159e:	4798      	blx	r3
    15a0:	21fa      	movs	r1, #250	; 0xfa
    15a2:	0589      	lsls	r1, r1, #22
    15a4:	47a0      	blx	r4
    15a6:	1c04      	adds	r4, r0, #0
	
	if ((uint16_t) A < RPM_Salvo)
    15a8:	4b22      	ldr	r3, [pc, #136]	; (1634 <shift_light+0xc8>)
    15aa:	4798      	blx	r3
    15ac:	b280      	uxth	r0, r0
    15ae:	42b8      	cmp	r0, r7
    15b0:	d20a      	bcs.n	15c8 <shift_light+0x5c>
	{
		printIHM("\n                               Engine RPM: %d RPM\n", (int) A);
    15b2:	1c20      	adds	r0, r4, #0
    15b4:	4b20      	ldr	r3, [pc, #128]	; (1638 <shift_light+0xcc>)
    15b6:	4798      	blx	r3
    15b8:	1c01      	adds	r1, r0, #0
    15ba:	4820      	ldr	r0, [pc, #128]	; (163c <shift_light+0xd0>)
    15bc:	4b20      	ldr	r3, [pc, #128]	; (1640 <shift_light+0xd4>)
    15be:	4798      	blx	r3
		*shiftLight = false;
    15c0:	2300      	movs	r3, #0
    15c2:	464a      	mov	r2, r9
    15c4:	7013      	strb	r3, [r2, #0]
    15c6:	e027      	b.n	1618 <shift_light+0xac>
	}
	else
	{
		timingShift++;
    15c8:	4b1e      	ldr	r3, [pc, #120]	; (1644 <shift_light+0xd8>)
    15ca:	881b      	ldrh	r3, [r3, #0]
    15cc:	3301      	adds	r3, #1
    15ce:	b29b      	uxth	r3, r3
		if (timingShift == SHIFTPERIOD)
    15d0:	2b0a      	cmp	r3, #10
    15d2:	d002      	beq.n	15da <shift_light+0x6e>
		printIHM("\n                               Engine RPM: %d RPM\n", (int) A);
		*shiftLight = false;
	}
	else
	{
		timingShift++;
    15d4:	4a1b      	ldr	r2, [pc, #108]	; (1644 <shift_light+0xd8>)
    15d6:	8013      	strh	r3, [r2, #0]
    15d8:	e002      	b.n	15e0 <shift_light+0x74>
		if (timingShift == SHIFTPERIOD)
			timingShift = 0;
    15da:	2200      	movs	r2, #0
    15dc:	4b19      	ldr	r3, [pc, #100]	; (1644 <shift_light+0xd8>)
    15de:	801a      	strh	r2, [r3, #0]
		
		*shiftLight = true;
    15e0:	2301      	movs	r3, #1
    15e2:	464a      	mov	r2, r9
    15e4:	7013      	strb	r3, [r2, #0]
		if (timingShift < (SHIFTPERIOD/2)) *lightShift = false;
    15e6:	4b17      	ldr	r3, [pc, #92]	; (1644 <shift_light+0xd8>)
    15e8:	881b      	ldrh	r3, [r3, #0]
    15ea:	2b04      	cmp	r3, #4
    15ec:	d80a      	bhi.n	1604 <shift_light+0x98>
    15ee:	2300      	movs	r3, #0
    15f0:	4642      	mov	r2, r8
    15f2:	7013      	strb	r3, [r2, #0]
		else *lightShift = true;
		
		if (*lightShift == true) printIHM("\n****************************** Engine RPM: %d RPM  ******************************\n", (int) A);
		else printIHM("\n############################## Engine RPM: %d RPM  ##############################\n", (int) A);
    15f4:	1c20      	adds	r0, r4, #0
    15f6:	4b10      	ldr	r3, [pc, #64]	; (1638 <shift_light+0xcc>)
    15f8:	4798      	blx	r3
    15fa:	1c01      	adds	r1, r0, #0
    15fc:	4812      	ldr	r0, [pc, #72]	; (1648 <shift_light+0xdc>)
    15fe:	4b10      	ldr	r3, [pc, #64]	; (1640 <shift_light+0xd4>)
    1600:	4798      	blx	r3
    1602:	e009      	b.n	1618 <shift_light+0xac>
		if (timingShift == SHIFTPERIOD)
			timingShift = 0;
		
		*shiftLight = true;
		if (timingShift < (SHIFTPERIOD/2)) *lightShift = false;
		else *lightShift = true;
    1604:	2301      	movs	r3, #1
    1606:	4642      	mov	r2, r8
    1608:	7013      	strb	r3, [r2, #0]
		
		if (*lightShift == true) printIHM("\n****************************** Engine RPM: %d RPM  ******************************\n", (int) A);
    160a:	1c20      	adds	r0, r4, #0
    160c:	4b0a      	ldr	r3, [pc, #40]	; (1638 <shift_light+0xcc>)
    160e:	4798      	blx	r3
    1610:	1c01      	adds	r1, r0, #0
    1612:	480e      	ldr	r0, [pc, #56]	; (164c <shift_light+0xe0>)
    1614:	4b0a      	ldr	r3, [pc, #40]	; (1640 <shift_light+0xd4>)
    1616:	4798      	blx	r3
		else printIHM("\n############################## Engine RPM: %d RPM  ##############################\n", (int) A);
	}
}
    1618:	b003      	add	sp, #12
    161a:	bc0c      	pop	{r2, r3}
    161c:	4690      	mov	r8, r2
    161e:	4699      	mov	r9, r3
    1620:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1622:	46c0      	nop			; (mov r8, r8)
    1624:	200001cc 	.word	0x200001cc
    1628:	00007781 	.word	0x00007781
    162c:	000071e1 	.word	0x000071e1
    1630:	00006c79 	.word	0x00006c79
    1634:	00006ba1 	.word	0x00006ba1
    1638:	00007741 	.word	0x00007741
    163c:	0000a2fc 	.word	0x0000a2fc
    1640:	00001425 	.word	0x00001425
    1644:	2000014a 	.word	0x2000014a
    1648:	0000a330 	.word	0x0000a330
    164c:	0000a384 	.word	0x0000a384

00001650 <setDefaultValues>:

void setDefaultValues()
{
    1650:	b538      	push	{r3, r4, r5, lr}
	
	printIHM("\nLimpando dados da memoria:\n");
    1652:	4807      	ldr	r0, [pc, #28]	; (1670 <setDefaultValues+0x20>)
    1654:	4c07      	ldr	r4, [pc, #28]	; (1674 <setDefaultValues+0x24>)
    1656:	47a0      	blx	r4
	
	clearFlashMemory();
    1658:	4b07      	ldr	r3, [pc, #28]	; (1678 <setDefaultValues+0x28>)
    165a:	4798      	blx	r3
	
	printIHM("\n\nA memoria flash teve seus dados totalmente excluidos. Aperte qualquer tecla para reiniciar.\n");
    165c:	4807      	ldr	r0, [pc, #28]	; (167c <setDefaultValues+0x2c>)
    165e:	47a0      	blx	r4
	
	while(comReceive(&dataReceived)){}      // Enquanto no receber dados da COM
    1660:	4d07      	ldr	r5, [pc, #28]	; (1680 <setDefaultValues+0x30>)
    1662:	4c08      	ldr	r4, [pc, #32]	; (1684 <setDefaultValues+0x34>)
    1664:	1c28      	adds	r0, r5, #0
    1666:	47a0      	blx	r4
    1668:	2800      	cmp	r0, #0
    166a:	d1fb      	bne.n	1664 <setDefaultValues+0x14>

}
    166c:	bd38      	pop	{r3, r4, r5, pc}
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	0000a3d8 	.word	0x0000a3d8
    1674:	00001425 	.word	0x00001425
    1678:	00001515 	.word	0x00001515
    167c:	0000a3f8 	.word	0x0000a3f8
    1680:	20000204 	.word	0x20000204
    1684:	0000144d 	.word	0x0000144d

00001688 <initialize>:


void initialize(uint16_t *RPM_Salvo, improveSpeed *moreSpeed)
{
    1688:	b5f0      	push	{r4, r5, r6, r7, lr}
    168a:	b093      	sub	sp, #76	; 0x4c
    168c:	9001      	str	r0, [sp, #4]
    168e:	1c0d      	adds	r5, r1, #0
	comInit();
    1690:	4b5b      	ldr	r3, [pc, #364]	; (1800 <initialize+0x178>)
    1692:	4798      	blx	r3
	comSend(CLEAR_TERMINAL);
    1694:	200c      	movs	r0, #12
    1696:	4b5b      	ldr	r3, [pc, #364]	; (1804 <initialize+0x17c>)
    1698:	4798      	blx	r3
	printIHM("\nECU Scanner\n");
    169a:	485b      	ldr	r0, [pc, #364]	; (1808 <initialize+0x180>)
    169c:	4e5b      	ldr	r6, [pc, #364]	; (180c <initialize+0x184>)
    169e:	47b0      	blx	r6
	printIHM("Iniciando...");
    16a0:	485b      	ldr	r0, [pc, #364]	; (1810 <initialize+0x188>)
    16a2:	47b0      	blx	r6
	delay_ms(2000);
    16a4:	2000      	movs	r0, #0
    16a6:	4b5b      	ldr	r3, [pc, #364]	; (1814 <initialize+0x18c>)
    16a8:	4798      	blx	r3
    16aa:	2600      	movs	r6, #0
    16ac:	2100      	movs	r1, #0
    16ae:	22fa      	movs	r2, #250	; 0xfa
    16b0:	00d2      	lsls	r2, r2, #3
    16b2:	2300      	movs	r3, #0
    16b4:	4f58      	ldr	r7, [pc, #352]	; (1818 <initialize+0x190>)
    16b6:	47b8      	blx	r7
    16b8:	4a58      	ldr	r2, [pc, #352]	; (181c <initialize+0x194>)
    16ba:	2300      	movs	r3, #0
    16bc:	1880      	adds	r0, r0, r2
    16be:	4159      	adcs	r1, r3
    16c0:	4a57      	ldr	r2, [pc, #348]	; (1820 <initialize+0x198>)
    16c2:	2300      	movs	r3, #0
    16c4:	4f57      	ldr	r7, [pc, #348]	; (1824 <initialize+0x19c>)
    16c6:	47b8      	blx	r7
    16c8:	4b57      	ldr	r3, [pc, #348]	; (1828 <initialize+0x1a0>)
    16ca:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    16cc:	aa03      	add	r2, sp, #12
    16ce:	2701      	movs	r7, #1
    16d0:	7017      	strb	r7, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    16d2:	6056      	str	r6, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    16d4:	6096      	str	r6, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    16d6:	7416      	strb	r6, [r2, #16]
	config->run_in_standby   = false;
    16d8:	7456      	strb	r6, [r2, #17]
	config->receiver_enable  = true;
    16da:	7497      	strb	r7, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    16dc:	74d7      	strb	r7, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    16de:	7516      	strb	r6, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    16e0:	2324      	movs	r3, #36	; 0x24
    16e2:	54d6      	strb	r6, [r2, r3]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    16e4:	960a      	str	r6, [sp, #40]	; 0x28
    16e6:	960b      	str	r6, [sp, #44]	; 0x2c
{
	struct at25dfx_chip_config at25dfx_chip_config;
	struct spi_config at25dfx_spi_config;	

	at25dfx_spi_get_config_defaults(&at25dfx_spi_config);
	at25dfx_spi_config.mode_specific.master.baudrate = AT25DFX_CLOCK_SPEED;
    16e8:	4b50      	ldr	r3, [pc, #320]	; (182c <initialize+0x1a4>)
    16ea:	6193      	str	r3, [r2, #24]
	at25dfx_spi_config.mux_setting = AT25DFX_SPI_PINMUX_SETTING;
    16ec:	2380      	movs	r3, #128	; 0x80
    16ee:	025b      	lsls	r3, r3, #9
    16f0:	60d3      	str	r3, [r2, #12]
	at25dfx_spi_config.pinmux_pad0 = AT25DFX_SPI_PINMUX_PAD0;
    16f2:	4b4f      	ldr	r3, [pc, #316]	; (1830 <initialize+0x1a8>)
    16f4:	6293      	str	r3, [r2, #40]	; 0x28
	at25dfx_spi_config.pinmux_pad1 = AT25DFX_SPI_PINMUX_PAD1;
    16f6:	2301      	movs	r3, #1
    16f8:	425b      	negs	r3, r3
    16fa:	62d3      	str	r3, [r2, #44]	; 0x2c
	at25dfx_spi_config.pinmux_pad2 = AT25DFX_SPI_PINMUX_PAD2;
    16fc:	4b4d      	ldr	r3, [pc, #308]	; (1834 <initialize+0x1ac>)
    16fe:	6313      	str	r3, [r2, #48]	; 0x30
	at25dfx_spi_config.pinmux_pad3 = AT25DFX_SPI_PINMUX_PAD3;
    1700:	4b4d      	ldr	r3, [pc, #308]	; (1838 <initialize+0x1b0>)
    1702:	6353      	str	r3, [r2, #52]	; 0x34

	spi_init(&at25dfx_spi, AT25DFX_SPI, &at25dfx_spi_config);
    1704:	4c4d      	ldr	r4, [pc, #308]	; (183c <initialize+0x1b4>)
    1706:	1c20      	adds	r0, r4, #0
    1708:	494d      	ldr	r1, [pc, #308]	; (1840 <initialize+0x1b8>)
    170a:	4b4e      	ldr	r3, [pc, #312]	; (1844 <initialize+0x1bc>)
    170c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    170e:	6826      	ldr	r6, [r4, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1710:	1c30      	adds	r0, r6, #0
    1712:	4b4d      	ldr	r3, [pc, #308]	; (1848 <initialize+0x1c0>)
    1714:	4798      	blx	r3
    1716:	231f      	movs	r3, #31
    1718:	4018      	ands	r0, r3
    171a:	4087      	lsls	r7, r0
    171c:	4b4b      	ldr	r3, [pc, #300]	; (184c <initialize+0x1c4>)
    171e:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1720:	6822      	ldr	r2, [r4, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    1722:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    1724:	2b00      	cmp	r3, #0
    1726:	d1fc      	bne.n	1722 <initialize+0x9a>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    1728:	6832      	ldr	r2, [r6, #0]
    172a:	3302      	adds	r3, #2
    172c:	4313      	orrs	r3, r2
    172e:	6033      	str	r3, [r6, #0]
		at25dfx_spi_module_t *const spi_module,
		const struct at25dfx_chip_config *const config)
{
	struct port_config port_config;

	module->type = config->type;
    1730:	4e47      	ldr	r6, [pc, #284]	; (1850 <initialize+0x1c8>)
    1732:	2304      	movs	r3, #4
    1734:	7133      	strb	r3, [r6, #4]
	module->cs_pin = config->cs_pin;
    1736:	3309      	adds	r3, #9
    1738:	7173      	strb	r3, [r6, #5]
	module->spi = spi_module;
    173a:	4b40      	ldr	r3, [pc, #256]	; (183c <initialize+0x1b4>)
    173c:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    173e:	2301      	movs	r3, #1
    1740:	aa02      	add	r2, sp, #8
    1742:	7053      	strb	r3, [r2, #1]
	config->powersave  = false;
    1744:	2200      	movs	r2, #0
    1746:	a902      	add	r1, sp, #8
    1748:	708a      	strb	r2, [r1, #2]

	// Configure CS pin as output, high
	port_get_config_defaults(&port_config);
	port_config.direction = PORT_PIN_DIR_OUTPUT;
    174a:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(module->cs_pin, &port_config);
    174c:	200d      	movs	r0, #13
    174e:	4b41      	ldr	r3, [pc, #260]	; (1854 <initialize+0x1cc>)
    1750:	4798      	blx	r3
	port_pin_set_output_level(module->cs_pin, true);
    1752:	7973      	ldrb	r3, [r6, #5]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1754:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1756:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1758:	2900      	cmp	r1, #0
    175a:	d104      	bne.n	1766 <initialize+0xde>
		return &(ports[port_index]->Group[group_index]);
    175c:	095a      	lsrs	r2, r3, #5
    175e:	01d2      	lsls	r2, r2, #7
    1760:	493d      	ldr	r1, [pc, #244]	; (1858 <initialize+0x1d0>)
    1762:	468c      	mov	ip, r1
    1764:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1766:	211f      	movs	r1, #31
    1768:	400b      	ands	r3, r1
    176a:	391e      	subs	r1, #30
    176c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    176e:	6191      	str	r1, [r2, #24]
	printIHM("Iniciando...");
	delay_ms(2000);

	at25dfx_init();
	
	at25dfx_chip_wake(&at25dfx_chip);
    1770:	4e37      	ldr	r6, [pc, #220]	; (1850 <initialize+0x1c8>)
    1772:	1c30      	adds	r0, r6, #0
    1774:	4b39      	ldr	r3, [pc, #228]	; (185c <initialize+0x1d4>)
    1776:	4798      	blx	r3
	
	if (at25dfx_chip_check_presence(&at25dfx_chip) != STATUS_OK) {
    1778:	1c30      	adds	r0, r6, #0
    177a:	4b39      	ldr	r3, [pc, #228]	; (1860 <initialize+0x1d8>)
    177c:	4798      	blx	r3
    177e:	2800      	cmp	r0, #0
    1780:	d003      	beq.n	178a <initialize+0x102>
		printIHM("\nProblemas na inicializacao da flash\n");
    1782:	4838      	ldr	r0, [pc, #224]	; (1864 <initialize+0x1dc>)
    1784:	4b21      	ldr	r3, [pc, #132]	; (180c <initialize+0x184>)
    1786:	4798      	blx	r3
    1788:	e002      	b.n	1790 <initialize+0x108>
	}
	else printIHM("\n\nFlash ok\n");
    178a:	4837      	ldr	r0, [pc, #220]	; (1868 <initialize+0x1e0>)
    178c:	4b1f      	ldr	r3, [pc, #124]	; (180c <initialize+0x184>)
    178e:	4798      	blx	r3
	
	uint8_t readFlash;
	readFlashMemory(&readFlash, sizeof(uint8_t), FLASH_ADDR_INIT);
    1790:	263f      	movs	r6, #63	; 0x3f
    1792:	ab02      	add	r3, sp, #8
    1794:	469c      	mov	ip, r3
    1796:	4466      	add	r6, ip
    1798:	1c30      	adds	r0, r6, #0
    179a:	2101      	movs	r1, #1
    179c:	2200      	movs	r2, #0
    179e:	4b33      	ldr	r3, [pc, #204]	; (186c <initialize+0x1e4>)
    17a0:	4798      	blx	r3
	
	if (readFlash == flashMemWrited)
    17a2:	7832      	ldrb	r2, [r6, #0]
    17a4:	4b32      	ldr	r3, [pc, #200]	; (1870 <initialize+0x1e8>)
    17a6:	781b      	ldrb	r3, [r3, #0]
    17a8:	429a      	cmp	r2, r3
    17aa:	d10e      	bne.n	17ca <initialize+0x142>
	{
		printIHM("\nJa existem dados salvos\n");	
    17ac:	4831      	ldr	r0, [pc, #196]	; (1874 <initialize+0x1ec>)
    17ae:	4b17      	ldr	r3, [pc, #92]	; (180c <initialize+0x184>)
    17b0:	4798      	blx	r3
		
		readFlashMemory(RPM_Salvo, sizeof(uint16_t), RPM_ADDR_FLASH_MEM);
    17b2:	9801      	ldr	r0, [sp, #4]
    17b4:	2102      	movs	r1, #2
    17b6:	2280      	movs	r2, #128	; 0x80
    17b8:	0152      	lsls	r2, r2, #5
    17ba:	4c2c      	ldr	r4, [pc, #176]	; (186c <initialize+0x1e4>)
    17bc:	47a0      	blx	r4
		readFlashMemory(moreSpeed, sizeof(improveSpeed), MORESPEED_ADDR_FLASH_MEM);
    17be:	1c28      	adds	r0, r5, #0
    17c0:	211a      	movs	r1, #26
    17c2:	2280      	movs	r2, #128	; 0x80
    17c4:	0192      	lsls	r2, r2, #6
    17c6:	47a0      	blx	r4
    17c8:	e011      	b.n	17ee <initialize+0x166>
	}
	else
	{
		printIHM("\nNao existem dados salvos\n");
    17ca:	482b      	ldr	r0, [pc, #172]	; (1878 <initialize+0x1f0>)
    17cc:	4b0f      	ldr	r3, [pc, #60]	; (180c <initialize+0x184>)
    17ce:	4798      	blx	r3
		
		writeFlashMemory(&flashMemWrited, sizeof(uint8_t), FLASH_ADDR_INIT);
    17d0:	4827      	ldr	r0, [pc, #156]	; (1870 <initialize+0x1e8>)
    17d2:	2101      	movs	r1, #1
    17d4:	2200      	movs	r2, #0
    17d6:	4e29      	ldr	r6, [pc, #164]	; (187c <initialize+0x1f4>)
    17d8:	47b0      	blx	r6
		
		writeFlashMemory(RPM_Salvo, sizeof(uint16_t), RPM_ADDR_FLASH_MEM);
    17da:	9801      	ldr	r0, [sp, #4]
    17dc:	2102      	movs	r1, #2
    17de:	2280      	movs	r2, #128	; 0x80
    17e0:	0152      	lsls	r2, r2, #5
    17e2:	47b0      	blx	r6
		
		writeFlashMemory(moreSpeed, sizeof(improveSpeed), MORESPEED_ADDR_FLASH_MEM);
    17e4:	1c28      	adds	r0, r5, #0
    17e6:	211a      	movs	r1, #26
    17e8:	2280      	movs	r2, #128	; 0x80
    17ea:	0192      	lsls	r2, r2, #6
    17ec:	47b0      	blx	r6
	}
	
	initPIDs();
    17ee:	4b24      	ldr	r3, [pc, #144]	; (1880 <initialize+0x1f8>)
    17f0:	4798      	blx	r3

	PIDTable = getPIDTable();
    17f2:	4b24      	ldr	r3, [pc, #144]	; (1884 <initialize+0x1fc>)
    17f4:	4798      	blx	r3
    17f6:	4b24      	ldr	r3, [pc, #144]	; (1888 <initialize+0x200>)
    17f8:	6018      	str	r0, [r3, #0]
    17fa:	b013      	add	sp, #76	; 0x4c
    17fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17fe:	46c0      	nop			; (mov r8, r8)
    1800:	00001329 	.word	0x00001329
    1804:	000013ed 	.word	0x000013ed
    1808:	0000a458 	.word	0x0000a458
    180c:	00001425 	.word	0x00001425
    1810:	0000a468 	.word	0x0000a468
    1814:	00005155 	.word	0x00005155
    1818:	00006b4d 	.word	0x00006b4d
    181c:	00001b57 	.word	0x00001b57
    1820:	00001b58 	.word	0x00001b58
    1824:	00006b0d 	.word	0x00006b0d
    1828:	20000001 	.word	0x20000001
    182c:	0001d4c0 	.word	0x0001d4c0
    1830:	00300002 	.word	0x00300002
    1834:	00360003 	.word	0x00360003
    1838:	00370003 	.word	0x00370003
    183c:	20000210 	.word	0x20000210
    1840:	42001c00 	.word	0x42001c00
    1844:	0000454d 	.word	0x0000454d
    1848:	00004cd1 	.word	0x00004cd1
    184c:	e000e100 	.word	0xe000e100
    1850:	20000208 	.word	0x20000208
    1854:	00004e05 	.word	0x00004e05
    1858:	41004400 	.word	0x41004400
    185c:	00000b39 	.word	0x00000b39
    1860:	00000115 	.word	0x00000115
    1864:	0000a478 	.word	0x0000a478
    1868:	0000a4a0 	.word	0x0000a4a0
    186c:	000014e1 	.word	0x000014e1
    1870:	2000000c 	.word	0x2000000c
    1874:	0000a4ac 	.word	0x0000a4ac
    1878:	0000a4c8 	.word	0x0000a4c8
    187c:	00001489 	.word	0x00001489
    1880:	00002b55 	.word	0x00002b55
    1884:	0000302d 	.word	0x0000302d
    1888:	200001cc 	.word	0x200001cc

0000188c <main>:
	PT_END(pt);
}


void main(void)
{
    188c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    188e:	465f      	mov	r7, fp
    1890:	4656      	mov	r6, sl
    1892:	464d      	mov	r5, r9
    1894:	4644      	mov	r4, r8
    1896:	b4f0      	push	{r4, r5, r6, r7}
	system_init();		// Initialize libraries and drivers
    1898:	4bc2      	ldr	r3, [pc, #776]	; (1ba4 <main+0x318>)
    189a:	4798      	blx	r3
	
	PIDTable = getPIDTable();
    189c:	4bc2      	ldr	r3, [pc, #776]	; (1ba8 <main+0x31c>)
    189e:	4798      	blx	r3
    18a0:	4bc2      	ldr	r3, [pc, #776]	; (1bac <main+0x320>)
    18a2:	6018      	str	r0, [r3, #0]
	
	PT_INIT(&pt1);
    18a4:	2300      	movs	r3, #0
    18a6:	4ac2      	ldr	r2, [pc, #776]	; (1bb0 <main+0x324>)
    18a8:	8013      	strh	r3, [r2, #0]
	PT_INIT(&pt2);
    18aa:	4ac2      	ldr	r2, [pc, #776]	; (1bb4 <main+0x328>)
    18ac:	8013      	strh	r3, [r2, #0]
	PT_INIT(&pt3);
    18ae:	4ac2      	ldr	r2, [pc, #776]	; (1bb8 <main+0x32c>)
    18b0:	8013      	strh	r3, [r2, #0]
	PT_INIT(&pt4);
    18b2:	4ac2      	ldr	r2, [pc, #776]	; (1bbc <main+0x330>)
    18b4:	8013      	strh	r3, [r2, #0]
bool manager_flag, display_flag, OBD_std_flag, receiveString_flag;
uint8_t current_state, op = idle;

static int OBD_std_pt(struct pt *pt)	// Espera receber como parametro service_OBD_std_pt, protocolo_OBD_std_pt e pid_OBD_std_pt;
{										// Retorna apenas um valor em error ou errorInit se solicitado
	PT_BEGIN(pt);
    18b6:	4cbe      	ldr	r4, [pc, #760]	; (1bb0 <main+0x324>)
    18b8:	8823      	ldrh	r3, [r4, #0]
    18ba:	2b3e      	cmp	r3, #62	; 0x3e
    18bc:	d00e      	beq.n	18dc <main+0x50>
    18be:	d802      	bhi.n	18c6 <main+0x3a>
    18c0:	2b00      	cmp	r3, #0
    18c2:	d005      	beq.n	18d0 <main+0x44>
    18c4:	e065      	b.n	1992 <main+0x106>
    18c6:	2b52      	cmp	r3, #82	; 0x52
    18c8:	d03e      	beq.n	1948 <main+0xbc>
    18ca:	2b5d      	cmp	r3, #93	; 0x5d
    18cc:	d053      	beq.n	1976 <main+0xea>
    18ce:	e060      	b.n	1992 <main+0x106>

	while(1)
	{
		OBD_std_flag = false;
    18d0:	2200      	movs	r2, #0
    18d2:	4bbb      	ldr	r3, [pc, #748]	; (1bc0 <main+0x334>)
    18d4:	701a      	strb	r2, [r3, #0]
		PT_WAIT_UNTIL(pt, OBD_std_flag);
    18d6:	323e      	adds	r2, #62	; 0x3e
    18d8:	4bb5      	ldr	r3, [pc, #724]	; (1bb0 <main+0x324>)
    18da:	801a      	strh	r2, [r3, #0]
    18dc:	4bb8      	ldr	r3, [pc, #736]	; (1bc0 <main+0x334>)
    18de:	781b      	ldrb	r3, [r3, #0]
    18e0:	2b00      	cmp	r3, #0
    18e2:	d059      	beq.n	1998 <main+0x10c>
		softError =0;
    18e4:	2300      	movs	r3, #0
    18e6:	4ab7      	ldr	r2, [pc, #732]	; (1bc4 <main+0x338>)
    18e8:	7013      	strb	r3, [r2, #0]
		error = 0;
    18ea:	4ab7      	ldr	r2, [pc, #732]	; (1bc8 <main+0x33c>)
    18ec:	7013      	strb	r3, [r2, #0]
		if (service_OBD_std_pt == INIT5BAUD)
    18ee:	4bb7      	ldr	r3, [pc, #732]	; (1bcc <main+0x340>)
    18f0:	781b      	ldrb	r3, [r3, #0]
    18f2:	2b00      	cmp	r3, #0
    18f4:	d104      	bne.n	1900 <main+0x74>
			errorInit = init5BAUD();
    18f6:	4bb6      	ldr	r3, [pc, #728]	; (1bd0 <main+0x344>)
    18f8:	4798      	blx	r3
    18fa:	4bb6      	ldr	r3, [pc, #728]	; (1bd4 <main+0x348>)
    18fc:	7018      	strb	r0, [r3, #0]
    18fe:	e7e7      	b.n	18d0 <main+0x44>
		else
		{
			while(1)
			{
				error = requestService(service_OBD_std_pt, pid_OBD_std_pt, protocolo_OBD_std_pt);
    1900:	4fb2      	ldr	r7, [pc, #712]	; (1bcc <main+0x340>)
    1902:	4eb5      	ldr	r6, [pc, #724]	; (1bd8 <main+0x34c>)
    1904:	4db5      	ldr	r5, [pc, #724]	; (1bdc <main+0x350>)
    1906:	7838      	ldrb	r0, [r7, #0]
    1908:	7831      	ldrb	r1, [r6, #0]
    190a:	782a      	ldrb	r2, [r5, #0]
    190c:	4bb4      	ldr	r3, [pc, #720]	; (1be0 <main+0x354>)
    190e:	4798      	blx	r3
    1910:	b2c0      	uxtb	r0, r0
    1912:	4bad      	ldr	r3, [pc, #692]	; (1bc8 <main+0x33c>)
    1914:	7018      	strb	r0, [r3, #0]
				if (error)
    1916:	2800      	cmp	r0, #0
    1918:	d037      	beq.n	198a <main+0xfe>
				{
					softError++;
    191a:	4aaa      	ldr	r2, [pc, #680]	; (1bc4 <main+0x338>)
    191c:	7813      	ldrb	r3, [r2, #0]
    191e:	3301      	adds	r3, #1
    1920:	b2db      	uxtb	r3, r3
    1922:	7013      	strb	r3, [r2, #0]
					if (softError >= 10)
    1924:	2b09      	cmp	r3, #9
    1926:	d9ee      	bls.n	1906 <main+0x7a>
					{
						printIHM("Reiniciando comunicacao: \n");
    1928:	48ae      	ldr	r0, [pc, #696]	; (1be4 <main+0x358>)
    192a:	4baf      	ldr	r3, [pc, #700]	; (1be8 <main+0x35c>)
    192c:	4798      	blx	r3
						
						aux_current_state = current_state;
    192e:	4baf      	ldr	r3, [pc, #700]	; (1bec <main+0x360>)
    1930:	7819      	ldrb	r1, [r3, #0]
    1932:	4aaf      	ldr	r2, [pc, #700]	; (1bf0 <main+0x364>)
    1934:	7011      	strb	r1, [r2, #0]
						current_state = error;
    1936:	4aa4      	ldr	r2, [pc, #656]	; (1bc8 <main+0x33c>)
    1938:	7812      	ldrb	r2, [r2, #0]
    193a:	701a      	strb	r2, [r3, #0]
						display_flag = true;
    193c:	2201      	movs	r2, #1
    193e:	4bad      	ldr	r3, [pc, #692]	; (1bf4 <main+0x368>)
    1940:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, display_flag);
    1942:	3251      	adds	r2, #81	; 0x51
    1944:	4b9a      	ldr	r3, [pc, #616]	; (1bb0 <main+0x324>)
    1946:	801a      	strh	r2, [r3, #0]
    1948:	4baa      	ldr	r3, [pc, #680]	; (1bf4 <main+0x368>)
    194a:	781b      	ldrb	r3, [r3, #0]
    194c:	2b00      	cmp	r3, #0
    194e:	d001      	beq.n	1954 <main+0xc8>
    1950:	f001 f81b 	bl	298a <STACK_SIZE+0x98a>
						
						error = init5BAUD();
    1954:	4b9e      	ldr	r3, [pc, #632]	; (1bd0 <main+0x344>)
    1956:	4798      	blx	r3
    1958:	b2c0      	uxtb	r0, r0
    195a:	4b9b      	ldr	r3, [pc, #620]	; (1bc8 <main+0x33c>)
    195c:	7018      	strb	r0, [r3, #0]
						if (error)
    195e:	2800      	cmp	r0, #0
    1960:	d1b6      	bne.n	18d0 <main+0x44>
						{
							break;
						}
						else
						{
							current_state = aux_current_state;
    1962:	4ba3      	ldr	r3, [pc, #652]	; (1bf0 <main+0x364>)
    1964:	781a      	ldrb	r2, [r3, #0]
    1966:	4ba1      	ldr	r3, [pc, #644]	; (1bec <main+0x360>)
    1968:	701a      	strb	r2, [r3, #0]
							display_flag = true;
    196a:	2201      	movs	r2, #1
    196c:	4ba1      	ldr	r3, [pc, #644]	; (1bf4 <main+0x368>)
    196e:	701a      	strb	r2, [r3, #0]
							PT_WAIT_WHILE(pt, display_flag);
    1970:	325c      	adds	r2, #92	; 0x5c
    1972:	4b8f      	ldr	r3, [pc, #572]	; (1bb0 <main+0x324>)
    1974:	801a      	strh	r2, [r3, #0]
    1976:	4b9f      	ldr	r3, [pc, #636]	; (1bf4 <main+0x368>)
    1978:	781b      	ldrb	r3, [r3, #0]
    197a:	2b00      	cmp	r3, #0
    197c:	d001      	beq.n	1982 <main+0xf6>
    197e:	f001 f804 	bl	298a <STACK_SIZE+0x98a>
							softError = 0;
    1982:	2200      	movs	r2, #0
    1984:	4b8f      	ldr	r3, [pc, #572]	; (1bc4 <main+0x338>)
    1986:	701a      	strb	r2, [r3, #0]
    1988:	e7ba      	b.n	1900 <main+0x74>
						}
					}
				}
				else
				{
					errorInit = 0;
    198a:	2200      	movs	r2, #0
    198c:	4b91      	ldr	r3, [pc, #580]	; (1bd4 <main+0x348>)
    198e:	701a      	strb	r2, [r3, #0]
    1990:	e79e      	b.n	18d0 <main+0x44>
					break;
				}
			}
		}
	}
	PT_END(pt);
    1992:	2200      	movs	r2, #0
    1994:	4b86      	ldr	r3, [pc, #536]	; (1bb0 <main+0x324>)
    1996:	801a      	strh	r2, [r3, #0]
}

static int receiveString_pt(struct pt *pt)	// Espera receber como parmetro o tipo de converso na variavel arg_receiveString_pt;
{											// Retorna se inteiro em result_receiveString_pt e se string em string_receiveString_pt;
	PT_BEGIN(pt);
    1998:	4b86      	ldr	r3, [pc, #536]	; (1bb4 <main+0x328>)
    199a:	881b      	ldrh	r3, [r3, #0]
    199c:	2b73      	cmp	r3, #115	; 0x73
    199e:	d00a      	beq.n	19b6 <main+0x12a>
    19a0:	2b7a      	cmp	r3, #122	; 0x7a
    19a2:	d017      	beq.n	19d4 <main+0x148>
    19a4:	2b00      	cmp	r3, #0
    19a6:	d000      	beq.n	19aa <main+0x11e>
    19a8:	e0c9      	b.n	1b3e <main+0x2b2>
	while(1)
	{
		receiveString_flag = false;
    19aa:	2200      	movs	r2, #0
    19ac:	4b92      	ldr	r3, [pc, #584]	; (1bf8 <main+0x36c>)
    19ae:	701a      	strb	r2, [r3, #0]
		PT_WAIT_UNTIL(pt, receiveString_flag);
    19b0:	3273      	adds	r2, #115	; 0x73
    19b2:	4b80      	ldr	r3, [pc, #512]	; (1bb4 <main+0x328>)
    19b4:	801a      	strh	r2, [r3, #0]
    19b6:	4b90      	ldr	r3, [pc, #576]	; (1bf8 <main+0x36c>)
    19b8:	781b      	ldrb	r3, [r3, #0]
    19ba:	2b00      	cmp	r3, #0
    19bc:	d100      	bne.n	19c0 <main+0x134>
    19be:	e0c1      	b.n	1b44 <main+0x2b8>
		
		for(loop=0; ;loop++)      // Receive the string that finalize with \n
    19c0:	2200      	movs	r2, #0
    19c2:	4b8e      	ldr	r3, [pc, #568]	; (1bfc <main+0x370>)
    19c4:	801a      	strh	r2, [r3, #0]
    19c6:	e010      	b.n	19ea <main+0x15e>
		{
			while(comReceive(&dataReceived))		// Wait a new character from COM
			{
				display_flag = true;
    19c8:	2201      	movs	r2, #1
    19ca:	4b8a      	ldr	r3, [pc, #552]	; (1bf4 <main+0x368>)
    19cc:	701a      	strb	r2, [r3, #0]
				PT_WAIT_WHILE(pt, display_flag);
    19ce:	3279      	adds	r2, #121	; 0x79
    19d0:	4b78      	ldr	r3, [pc, #480]	; (1bb4 <main+0x328>)
    19d2:	801a      	strh	r2, [r3, #0]
    19d4:	4b87      	ldr	r3, [pc, #540]	; (1bf4 <main+0x368>)
    19d6:	781b      	ldrb	r3, [r3, #0]
    19d8:	2b00      	cmp	r3, #0
    19da:	d000      	beq.n	19de <main+0x152>
    19dc:	e0b2      	b.n	1b44 <main+0x2b8>
				if (op != idle) break;				// If when waiting characters, the display initiates a function, change to place that display is.
    19de:	4b88      	ldr	r3, [pc, #544]	; (1c00 <main+0x374>)
    19e0:	781b      	ldrb	r3, [r3, #0]
    19e2:	2b00      	cmp	r3, #0
    19e4:	d001      	beq.n	19ea <main+0x15e>
    19e6:	f001 f870 	bl	2aca <STACK_SIZE+0xaca>
		receiveString_flag = false;
		PT_WAIT_UNTIL(pt, receiveString_flag);
		
		for(loop=0; ;loop++)      // Receive the string that finalize with \n
		{
			while(comReceive(&dataReceived))		// Wait a new character from COM
    19ea:	4d86      	ldr	r5, [pc, #536]	; (1c04 <main+0x378>)
    19ec:	4e86      	ldr	r6, [pc, #536]	; (1c08 <main+0x37c>)
				if (loop)
				{
					loop -= 2;
					printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
				}
				else loop--;
    19ee:	2701      	movs	r7, #1
    19f0:	427f      	negs	r7, r7
		receiveString_flag = false;
		PT_WAIT_UNTIL(pt, receiveString_flag);
		
		for(loop=0; ;loop++)      // Receive the string that finalize with \n
		{
			while(comReceive(&dataReceived))		// Wait a new character from COM
    19f2:	1c28      	adds	r0, r5, #0
    19f4:	47b0      	blx	r6
    19f6:	2800      	cmp	r0, #0
    19f8:	d1e6      	bne.n	19c8 <main+0x13c>
			{
				display_flag = true;
				PT_WAIT_WHILE(pt, display_flag);
				if (op != idle) break;				// If when waiting characters, the display initiates a function, change to place that display is.
			}
			if (op != idle) break;
    19fa:	4b81      	ldr	r3, [pc, #516]	; (1c00 <main+0x374>)
    19fc:	781b      	ldrb	r3, [r3, #0]
    19fe:	2b00      	cmp	r3, #0
    1a00:	d001      	beq.n	1a06 <main+0x17a>
    1a02:	f001 f862 	bl	2aca <STACK_SIZE+0xaca>
		
			if ((dataReceived == '\r') || (dataReceived == '\n'))	// Caso seja retorno de carro ou nova linha, sai do loop
    1a06:	4b7f      	ldr	r3, [pc, #508]	; (1c04 <main+0x378>)
    1a08:	7819      	ldrb	r1, [r3, #0]
    1a0a:	290d      	cmp	r1, #13
    1a0c:	d001      	beq.n	1a12 <main+0x186>
    1a0e:	290a      	cmp	r1, #10
    1a10:	d107      	bne.n	1a22 <main+0x196>
			{
				printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
    1a12:	487e      	ldr	r0, [pc, #504]	; (1c0c <main+0x380>)
    1a14:	4b74      	ldr	r3, [pc, #464]	; (1be8 <main+0x35c>)
    1a16:	4798      	blx	r3
				printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
				string_receiveString_pt[loop] = dataReceived;
			}
		}
	
		if ((arg_receiveString_pt == STR) && (op == idle))		// If the return is spected how string
    1a18:	4b7d      	ldr	r3, [pc, #500]	; (1c10 <main+0x384>)
    1a1a:	781b      	ldrb	r3, [r3, #0]
    1a1c:	2b02      	cmp	r3, #2
    1a1e:	d128      	bne.n	1a72 <main+0x1e6>
    1a20:	e01d      	b.n	1a5e <main+0x1d2>
			if ((dataReceived == '\r') || (dataReceived == '\n'))	// Caso seja retorno de carro ou nova linha, sai do loop
			{
				printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
				break;
			}
			else if (dataReceived == 127)		// Caso seja dado um backspace (no caso o computador envia "del")
    1a22:	297f      	cmp	r1, #127	; 0x7f
    1a24:	d10d      	bne.n	1a42 <main+0x1b6>
			{
				if (loop)
    1a26:	4b75      	ldr	r3, [pc, #468]	; (1bfc <main+0x370>)
    1a28:	881b      	ldrh	r3, [r3, #0]
    1a2a:	2b00      	cmp	r3, #0
    1a2c:	d006      	beq.n	1a3c <main+0x1b0>
				{
					loop -= 2;
    1a2e:	3b02      	subs	r3, #2
    1a30:	4a72      	ldr	r2, [pc, #456]	; (1bfc <main+0x370>)
    1a32:	8013      	strh	r3, [r2, #0]
					printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
    1a34:	4875      	ldr	r0, [pc, #468]	; (1c0c <main+0x380>)
    1a36:	4b6c      	ldr	r3, [pc, #432]	; (1be8 <main+0x35c>)
    1a38:	4798      	blx	r3
    1a3a:	e00b      	b.n	1a54 <main+0x1c8>
				}
				else loop--;
    1a3c:	4b6f      	ldr	r3, [pc, #444]	; (1bfc <main+0x370>)
    1a3e:	801f      	strh	r7, [r3, #0]
    1a40:	e008      	b.n	1a54 <main+0x1c8>
			}
			else
			{
				printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
    1a42:	4872      	ldr	r0, [pc, #456]	; (1c0c <main+0x380>)
    1a44:	4b68      	ldr	r3, [pc, #416]	; (1be8 <main+0x35c>)
    1a46:	4798      	blx	r3
				string_receiveString_pt[loop] = dataReceived;
    1a48:	4b6c      	ldr	r3, [pc, #432]	; (1bfc <main+0x370>)
    1a4a:	881b      	ldrh	r3, [r3, #0]
    1a4c:	4a6d      	ldr	r2, [pc, #436]	; (1c04 <main+0x378>)
    1a4e:	7811      	ldrb	r1, [r2, #0]
    1a50:	4a70      	ldr	r2, [pc, #448]	; (1c14 <main+0x388>)
    1a52:	54d1      	strb	r1, [r2, r3]
	while(1)
	{
		receiveString_flag = false;
		PT_WAIT_UNTIL(pt, receiveString_flag);
		
		for(loop=0; ;loop++)      // Receive the string that finalize with \n
    1a54:	4a69      	ldr	r2, [pc, #420]	; (1bfc <main+0x370>)
    1a56:	8813      	ldrh	r3, [r2, #0]
    1a58:	3301      	adds	r3, #1
    1a5a:	8013      	strh	r3, [r2, #0]
    1a5c:	e7c9      	b.n	19f2 <main+0x166>
				printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
				string_receiveString_pt[loop] = dataReceived;
			}
		}
	
		if ((arg_receiveString_pt == STR) && (op == idle))		// If the return is spected how string
    1a5e:	4b68      	ldr	r3, [pc, #416]	; (1c00 <main+0x374>)
    1a60:	781b      	ldrb	r3, [r3, #0]
    1a62:	2b00      	cmp	r3, #0
    1a64:	d1a1      	bne.n	19aa <main+0x11e>
		{
			string_receiveString_pt[loop] = '\0';
    1a66:	4b65      	ldr	r3, [pc, #404]	; (1bfc <main+0x370>)
    1a68:	881b      	ldrh	r3, [r3, #0]
    1a6a:	2100      	movs	r1, #0
    1a6c:	4a69      	ldr	r2, [pc, #420]	; (1c14 <main+0x388>)
    1a6e:	54d1      	strb	r1, [r2, r3]
    1a70:	e79b      	b.n	19aa <main+0x11e>
		}
		else if (((arg_receiveString_pt == DEC)||(arg_receiveString_pt == HEX)) && (op == idle))
    1a72:	2b01      	cmp	r3, #1
    1a74:	d899      	bhi.n	19aa <main+0x11e>
    1a76:	4b62      	ldr	r3, [pc, #392]	; (1c00 <main+0x374>)
    1a78:	781b      	ldrb	r3, [r3, #0]
    1a7a:	2b00      	cmp	r3, #0
    1a7c:	d195      	bne.n	19aa <main+0x11e>
		{
			uint8_t loop2;

			for(loop2=0; loop2<loop; loop2++)      // Converts each character to a hex number
    1a7e:	4b5f      	ldr	r3, [pc, #380]	; (1bfc <main+0x370>)
    1a80:	881e      	ldrh	r6, [r3, #0]
    1a82:	2300      	movs	r3, #0
			{
				if ((string_receiveString_pt[loop2]>=48)&&(string_receiveString_pt[loop2]<=57))
    1a84:	4f63      	ldr	r7, [pc, #396]	; (1c14 <main+0x388>)
				{
					string_receiveString_pt[loop2] = string_receiveString_pt[loop2] - 48;
    1a86:	1c3d      	adds	r5, r7, #0
    1a88:	e018      	b.n	1abc <main+0x230>
		{
			uint8_t loop2;

			for(loop2=0; loop2<loop; loop2++)      // Converts each character to a hex number
			{
				if ((string_receiveString_pt[loop2]>=48)&&(string_receiveString_pt[loop2]<=57))
    1a8a:	5cf9      	ldrb	r1, [r7, r3]
    1a8c:	1c0a      	adds	r2, r1, #0
    1a8e:	3a30      	subs	r2, #48	; 0x30
    1a90:	b2d2      	uxtb	r2, r2
    1a92:	2a09      	cmp	r2, #9
    1a94:	d801      	bhi.n	1a9a <main+0x20e>
				{
					string_receiveString_pt[loop2] = string_receiveString_pt[loop2] - 48;
    1a96:	54ea      	strb	r2, [r5, r3]
    1a98:	e00e      	b.n	1ab8 <main+0x22c>
				}
				else if ((string_receiveString_pt[loop2]>=65)&&(string_receiveString_pt[loop2]<=70))
    1a9a:	1c0a      	adds	r2, r1, #0
    1a9c:	3a41      	subs	r2, #65	; 0x41
    1a9e:	2a05      	cmp	r2, #5
    1aa0:	d803      	bhi.n	1aaa <main+0x21e>
				{
					string_receiveString_pt[loop2] = string_receiveString_pt[loop2] - 55;
    1aa2:	3937      	subs	r1, #55	; 0x37
    1aa4:	4a5b      	ldr	r2, [pc, #364]	; (1c14 <main+0x388>)
    1aa6:	54d1      	strb	r1, [r2, r3]
    1aa8:	e006      	b.n	1ab8 <main+0x22c>
				}
				else if ((string_receiveString_pt[loop2]>=97)&&(string_receiveString_pt[loop2]<=102))
    1aaa:	1c0a      	adds	r2, r1, #0
    1aac:	3a61      	subs	r2, #97	; 0x61
    1aae:	2a05      	cmp	r2, #5
    1ab0:	d802      	bhi.n	1ab8 <main+0x22c>
				{
					string_receiveString_pt[loop2] = string_receiveString_pt[loop2] - 87;
    1ab2:	3957      	subs	r1, #87	; 0x57
    1ab4:	4a57      	ldr	r2, [pc, #348]	; (1c14 <main+0x388>)
    1ab6:	54d1      	strb	r1, [r2, r3]
		}
		else if (((arg_receiveString_pt == DEC)||(arg_receiveString_pt == HEX)) && (op == idle))
		{
			uint8_t loop2;

			for(loop2=0; loop2<loop; loop2++)      // Converts each character to a hex number
    1ab8:	3301      	adds	r3, #1
    1aba:	b2db      	uxtb	r3, r3
    1abc:	b29a      	uxth	r2, r3
    1abe:	42b2      	cmp	r2, r6
    1ac0:	d3e3      	bcc.n	1a8a <main+0x1fe>
    1ac2:	2500      	movs	r5, #0
    1ac4:	1c2f      	adds	r7, r5, #0
				}
			}

			uint16_t result=0;

			for (loop2=0; loop2 < loop; loop2++)   // Converts each algarism Hex to a number Hex
    1ac6:	4b4d      	ldr	r3, [pc, #308]	; (1bfc <main+0x370>)
    1ac8:	4699      	mov	r9, r3
    1aca:	e030      	b.n	1b2e <main+0x2a2>
			{
				if (arg_receiveString_pt == HEX)	result += string_receiveString_pt[loop-(loop2+1)]*((uint16_t) pow((double)16, (double)(loop2)));
    1acc:	4a50      	ldr	r2, [pc, #320]	; (1c10 <main+0x384>)
    1ace:	7812      	ldrb	r2, [r2, #0]
    1ad0:	2a00      	cmp	r2, #0
    1ad2:	d115      	bne.n	1b00 <main+0x274>
    1ad4:	43fa      	mvns	r2, r7
    1ad6:	494f      	ldr	r1, [pc, #316]	; (1c14 <main+0x388>)
    1ad8:	18cb      	adds	r3, r1, r3
    1ada:	5c9b      	ldrb	r3, [r3, r2]
    1adc:	4698      	mov	r8, r3
    1ade:	1c38      	adds	r0, r7, #0
    1ae0:	4b4d      	ldr	r3, [pc, #308]	; (1c18 <main+0x38c>)
    1ae2:	4798      	blx	r3
    1ae4:	1c02      	adds	r2, r0, #0
    1ae6:	1c0b      	adds	r3, r1, #0
    1ae8:	2000      	movs	r0, #0
    1aea:	494c      	ldr	r1, [pc, #304]	; (1c1c <main+0x390>)
    1aec:	4e4c      	ldr	r6, [pc, #304]	; (1c20 <main+0x394>)
    1aee:	47b0      	blx	r6
    1af0:	4b4c      	ldr	r3, [pc, #304]	; (1c24 <main+0x398>)
    1af2:	4798      	blx	r3
    1af4:	b280      	uxth	r0, r0
    1af6:	4643      	mov	r3, r8
    1af8:	4358      	muls	r0, r3
    1afa:	1828      	adds	r0, r5, r0
    1afc:	b285      	uxth	r5, r0
    1afe:	e014      	b.n	1b2a <main+0x29e>
				else result += string_receiveString_pt[loop-(loop2+1)]*((uint16_t) pow((double)10, (double)(loop2)));
    1b00:	43fa      	mvns	r2, r7
    1b02:	4944      	ldr	r1, [pc, #272]	; (1c14 <main+0x388>)
    1b04:	18cb      	adds	r3, r1, r3
    1b06:	5c9b      	ldrb	r3, [r3, r2]
    1b08:	4698      	mov	r8, r3
    1b0a:	1c38      	adds	r0, r7, #0
    1b0c:	4b42      	ldr	r3, [pc, #264]	; (1c18 <main+0x38c>)
    1b0e:	4798      	blx	r3
    1b10:	1c02      	adds	r2, r0, #0
    1b12:	1c0b      	adds	r3, r1, #0
    1b14:	2000      	movs	r0, #0
    1b16:	4944      	ldr	r1, [pc, #272]	; (1c28 <main+0x39c>)
    1b18:	4e41      	ldr	r6, [pc, #260]	; (1c20 <main+0x394>)
    1b1a:	47b0      	blx	r6
    1b1c:	4b41      	ldr	r3, [pc, #260]	; (1c24 <main+0x398>)
    1b1e:	4798      	blx	r3
    1b20:	b280      	uxth	r0, r0
    1b22:	4643      	mov	r3, r8
    1b24:	4358      	muls	r0, r3
    1b26:	1828      	adds	r0, r5, r0
    1b28:	b285      	uxth	r5, r0
				}
			}

			uint16_t result=0;

			for (loop2=0; loop2 < loop; loop2++)   // Converts each algarism Hex to a number Hex
    1b2a:	3701      	adds	r7, #1
    1b2c:	b2ff      	uxtb	r7, r7
    1b2e:	464b      	mov	r3, r9
    1b30:	881b      	ldrh	r3, [r3, #0]
    1b32:	b2ba      	uxth	r2, r7
    1b34:	4293      	cmp	r3, r2
    1b36:	d8c9      	bhi.n	1acc <main+0x240>
			{
				if (arg_receiveString_pt == HEX)	result += string_receiveString_pt[loop-(loop2+1)]*((uint16_t) pow((double)16, (double)(loop2)));
				else result += string_receiveString_pt[loop-(loop2+1)]*((uint16_t) pow((double)10, (double)(loop2)));
			}
			
			result_receiveString_pt = result;
    1b38:	4b3c      	ldr	r3, [pc, #240]	; (1c2c <main+0x3a0>)
    1b3a:	801d      	strh	r5, [r3, #0]
    1b3c:	e735      	b.n	19aa <main+0x11e>
		}
	}
	PT_END(pt);
    1b3e:	2200      	movs	r2, #0
    1b40:	4b1c      	ldr	r3, [pc, #112]	; (1bb4 <main+0x328>)
    1b42:	801a      	strh	r2, [r3, #0]
}

static int display_pt(struct pt *pt)
{
	PT_BEGIN(pt);
    1b44:	4b1c      	ldr	r3, [pc, #112]	; (1bb8 <main+0x32c>)
    1b46:	881b      	ldrh	r3, [r3, #0]
    1b48:	2b00      	cmp	r3, #0
    1b4a:	d002      	beq.n	1b52 <main+0x2c6>
    1b4c:	2bc0      	cmp	r3, #192	; 0xc0
    1b4e:	d006      	beq.n	1b5e <main+0x2d2>
    1b50:	e00b      	b.n	1b6a <main+0x2de>
	while(1)
	{
		display_flag = false;
    1b52:	2200      	movs	r2, #0
    1b54:	4b27      	ldr	r3, [pc, #156]	; (1bf4 <main+0x368>)
    1b56:	701a      	strb	r2, [r3, #0]
		PT_WAIT_UNTIL(pt, display_flag);
    1b58:	32c0      	adds	r2, #192	; 0xc0
    1b5a:	4b17      	ldr	r3, [pc, #92]	; (1bb8 <main+0x32c>)
    1b5c:	801a      	strh	r2, [r3, #0]
    1b5e:	4b25      	ldr	r3, [pc, #148]	; (1bf4 <main+0x368>)
    1b60:	781b      	ldrb	r3, [r3, #0]
    1b62:	2b00      	cmp	r3, #0
    1b64:	d1f5      	bne.n	1b52 <main+0x2c6>
    1b66:	f000 ff20 	bl	29aa <STACK_SIZE+0x9aa>
	}
	
	PT_END(pt);
    1b6a:	2200      	movs	r2, #0
    1b6c:	4b12      	ldr	r3, [pc, #72]	; (1bb8 <main+0x32c>)
    1b6e:	801a      	strh	r2, [r3, #0]
}

static int manager_pt(struct pt *pt)
{
	PT_BEGIN(pt);
    1b70:	4b12      	ldr	r3, [pc, #72]	; (1bbc <main+0x330>)
    1b72:	881b      	ldrh	r3, [r3, #0]
    1b74:	3287      	adds	r2, #135	; 0x87
    1b76:	32ff      	adds	r2, #255	; 0xff
    1b78:	4293      	cmp	r3, r2
    1b7a:	d100      	bne.n	1b7e <main+0x2f2>
    1b7c:	e385      	b.n	228a <STACK_SIZE+0x28a>
    1b7e:	d900      	bls.n	1b82 <main+0x2f6>
    1b80:	e083      	b.n	1c8a <main+0x3fe>
    1b82:	3a86      	subs	r2, #134	; 0x86
    1b84:	4293      	cmp	r3, r2
    1b86:	d100      	bne.n	1b8a <main+0x2fe>
    1b88:	e18b      	b.n	1ea2 <main+0x616>
    1b8a:	d85c      	bhi.n	1c46 <main+0x3ba>
    1b8c:	2bd5      	cmp	r3, #213	; 0xd5
    1b8e:	d100      	bne.n	1b92 <main+0x306>
    1b90:	e0e0      	b.n	1d54 <main+0x4c8>
    1b92:	d84d      	bhi.n	1c30 <main+0x3a4>
    1b94:	2b00      	cmp	r3, #0
    1b96:	d100      	bne.n	1b9a <main+0x30e>
    1b98:	e0c1      	b.n	1d1e <main+0x492>
    1b9a:	2bcc      	cmp	r3, #204	; 0xcc
    1b9c:	d100      	bne.n	1ba0 <main+0x314>
    1b9e:	e0c7      	b.n	1d30 <main+0x4a4>
    1ba0:	f000 feee 	bl	2980 <STACK_SIZE+0x980>
    1ba4:	00005399 	.word	0x00005399
    1ba8:	0000302d 	.word	0x0000302d
    1bac:	200001cc 	.word	0x200001cc
    1bb0:	20000280 	.word	0x20000280
    1bb4:	20000250 	.word	0x20000250
    1bb8:	2000027c 	.word	0x2000027c
    1bbc:	20000278 	.word	0x20000278
    1bc0:	2000024f 	.word	0x2000024f
    1bc4:	2000024d 	.word	0x2000024d
    1bc8:	2000014e 	.word	0x2000014e
    1bcc:	20000282 	.word	0x20000282
    1bd0:	00002de1 	.word	0x00002de1
    1bd4:	20000151 	.word	0x20000151
    1bd8:	2000024e 	.word	0x2000024e
    1bdc:	2000027a 	.word	0x2000027a
    1be0:	00002d99 	.word	0x00002d99
    1be4:	0000a4e4 	.word	0x0000a4e4
    1be8:	00001425 	.word	0x00001425
    1bec:	20000275 	.word	0x20000275
    1bf0:	2000024c 	.word	0x2000024c
    1bf4:	20000389 	.word	0x20000389
    1bf8:	20000276 	.word	0x20000276
    1bfc:	20000272 	.word	0x20000272
    1c00:	2000014f 	.word	0x2000014f
    1c04:	20000204 	.word	0x20000204
    1c08:	0000144d 	.word	0x0000144d
    1c0c:	0000a500 	.word	0x0000a500
    1c10:	20000277 	.word	0x20000277
    1c14:	20000288 	.word	0x20000288
    1c18:	000093e9 	.word	0x000093e9
    1c1c:	40300000 	.word	0x40300000
    1c20:	000054e5 	.word	0x000054e5
    1c24:	00006bd1 	.word	0x00006bd1
    1c28:	40240000 	.word	0x40240000
    1c2c:	20000284 	.word	0x20000284
    1c30:	2bf2      	cmp	r3, #242	; 0xf2
    1c32:	d100      	bne.n	1c36 <main+0x3aa>
    1c34:	e0e5      	b.n	1e02 <main+0x576>
    1c36:	2bf9      	cmp	r3, #249	; 0xf9
    1c38:	d100      	bne.n	1c3c <main+0x3b0>
    1c3a:	e10a      	b.n	1e52 <main+0x5c6>
    1c3c:	2beb      	cmp	r3, #235	; 0xeb
    1c3e:	d001      	beq.n	1c44 <main+0x3b8>
    1c40:	f000 fe9e 	bl	2980 <STACK_SIZE+0x980>
    1c44:	e0b6      	b.n	1db4 <main+0x528>
    1c46:	22a0      	movs	r2, #160	; 0xa0
    1c48:	0052      	lsls	r2, r2, #1
    1c4a:	4293      	cmp	r3, r2
    1c4c:	d100      	bne.n	1c50 <main+0x3c4>
    1c4e:	e1d4      	b.n	1ffa <main+0x76e>
    1c50:	d80a      	bhi.n	1c68 <main+0x3dc>
    1c52:	2208      	movs	r2, #8
    1c54:	32ff      	adds	r2, #255	; 0xff
    1c56:	4293      	cmp	r3, r2
    1c58:	d100      	bne.n	1c5c <main+0x3d0>
    1c5a:	e144      	b.n	1ee6 <main+0x65a>
    1c5c:	322b      	adds	r2, #43	; 0x2b
    1c5e:	4293      	cmp	r3, r2
    1c60:	d100      	bne.n	1c64 <main+0x3d8>
    1c62:	e192      	b.n	1f8a <main+0x6fe>
    1c64:	f000 fe8c 	bl	2980 <STACK_SIZE+0x980>
    1c68:	2260      	movs	r2, #96	; 0x60
    1c6a:	32ff      	adds	r2, #255	; 0xff
    1c6c:	4293      	cmp	r3, r2
    1c6e:	d100      	bne.n	1c72 <main+0x3e6>
    1c70:	e274      	b.n	215c <STACK_SIZE+0x15c>
    1c72:	2272      	movs	r2, #114	; 0x72
    1c74:	32ff      	adds	r2, #255	; 0xff
    1c76:	4293      	cmp	r3, r2
    1c78:	d100      	bne.n	1c7c <main+0x3f0>
    1c7a:	e29a      	b.n	21b2 <STACK_SIZE+0x1b2>
    1c7c:	2248      	movs	r2, #72	; 0x48
    1c7e:	32ff      	adds	r2, #255	; 0xff
    1c80:	4293      	cmp	r3, r2
    1c82:	d001      	beq.n	1c88 <main+0x3fc>
    1c84:	f000 fe7c 	bl	2980 <STACK_SIZE+0x980>
    1c88:	e1d4      	b.n	2034 <STACK_SIZE+0x34>
    1c8a:	22f2      	movs	r2, #242	; 0xf2
    1c8c:	32ff      	adds	r2, #255	; 0xff
    1c8e:	4293      	cmp	r3, r2
    1c90:	d101      	bne.n	1c96 <main+0x40a>
    1c92:	f000 fc47 	bl	2524 <STACK_SIZE+0x524>
    1c96:	d81f      	bhi.n	1cd8 <main+0x44c>
    1c98:	22a6      	movs	r2, #166	; 0xa6
    1c9a:	32ff      	adds	r2, #255	; 0xff
    1c9c:	4293      	cmp	r3, r2
    1c9e:	d100      	bne.n	1ca2 <main+0x416>
    1ca0:	e34f      	b.n	2342 <STACK_SIZE+0x342>
    1ca2:	d80a      	bhi.n	1cba <main+0x42e>
    1ca4:	3a15      	subs	r2, #21
    1ca6:	4293      	cmp	r3, r2
    1ca8:	d100      	bne.n	1cac <main+0x420>
    1caa:	e309      	b.n	22c0 <STACK_SIZE+0x2c0>
    1cac:	2296      	movs	r2, #150	; 0x96
    1cae:	32ff      	adds	r2, #255	; 0xff
    1cb0:	4293      	cmp	r3, r2
    1cb2:	d100      	bne.n	1cb6 <main+0x42a>
    1cb4:	e31e      	b.n	22f4 <STACK_SIZE+0x2f4>
    1cb6:	f000 fe63 	bl	2980 <STACK_SIZE+0x980>
    1cba:	22ce      	movs	r2, #206	; 0xce
    1cbc:	32ff      	adds	r2, #255	; 0xff
    1cbe:	4293      	cmp	r3, r2
    1cc0:	d100      	bne.n	1cc4 <main+0x438>
    1cc2:	e38c      	b.n	23de <STACK_SIZE+0x3de>
    1cc4:	3207      	adds	r2, #7
    1cc6:	4293      	cmp	r3, r2
    1cc8:	d100      	bne.n	1ccc <main+0x440>
    1cca:	e3a6      	b.n	241a <STACK_SIZE+0x41a>
    1ccc:	3a14      	subs	r2, #20
    1cce:	4293      	cmp	r3, r2
    1cd0:	d001      	beq.n	1cd6 <main+0x44a>
    1cd2:	f000 fe55 	bl	2980 <STACK_SIZE+0x980>
    1cd6:	e364      	b.n	23a2 <STACK_SIZE+0x3a2>
    1cd8:	4ade      	ldr	r2, [pc, #888]	; (2054 <STACK_SIZE+0x54>)
    1cda:	4293      	cmp	r3, r2
    1cdc:	d101      	bne.n	1ce2 <main+0x456>
    1cde:	f000 fd2a 	bl	2736 <STACK_SIZE+0x736>
    1ce2:	d80b      	bhi.n	1cfc <main+0x470>
    1ce4:	4adc      	ldr	r2, [pc, #880]	; (2058 <STACK_SIZE+0x58>)
    1ce6:	4293      	cmp	r3, r2
    1ce8:	d101      	bne.n	1cee <main+0x462>
    1cea:	f000 fc6d 	bl	25c8 <STACK_SIZE+0x5c8>
    1cee:	4adb      	ldr	r2, [pc, #876]	; (205c <STACK_SIZE+0x5c>)
    1cf0:	4293      	cmp	r3, r2
    1cf2:	d101      	bne.n	1cf8 <main+0x46c>
    1cf4:	f000 fccf 	bl	2696 <STACK_SIZE+0x696>
    1cf8:	f000 fe42 	bl	2980 <STACK_SIZE+0x980>
    1cfc:	4ad8      	ldr	r2, [pc, #864]	; (2060 <STACK_SIZE+0x60>)
    1cfe:	4293      	cmp	r3, r2
    1d00:	d101      	bne.n	1d06 <main+0x47a>
    1d02:	f000 fd80 	bl	2806 <STACK_SIZE+0x806>
    1d06:	4ad7      	ldr	r2, [pc, #860]	; (2064 <STACK_SIZE+0x64>)
    1d08:	4293      	cmp	r3, r2
    1d0a:	d101      	bne.n	1d10 <main+0x484>
    1d0c:	f000 fd9a 	bl	2844 <STACK_SIZE+0x844>
    1d10:	3a16      	subs	r2, #22
    1d12:	4293      	cmp	r3, r2
    1d14:	d001      	beq.n	1d1a <main+0x48e>
    1d16:	f000 fe33 	bl	2980 <STACK_SIZE+0x980>
    1d1a:	f000 fd55 	bl	27c8 <STACK_SIZE+0x7c8>
	
	current_state = working;	
    1d1e:	2200      	movs	r2, #0
    1d20:	4bd1      	ldr	r3, [pc, #836]	; (2068 <STACK_SIZE+0x68>)
    1d22:	701a      	strb	r2, [r3, #0]
	display_flag = true;
    1d24:	3201      	adds	r2, #1
    1d26:	4bd1      	ldr	r3, [pc, #836]	; (206c <STACK_SIZE+0x6c>)
    1d28:	701a      	strb	r2, [r3, #0]
	PT_WAIT_WHILE(pt, display_flag);
    1d2a:	32cb      	adds	r2, #203	; 0xcb
    1d2c:	4bd0      	ldr	r3, [pc, #832]	; (2070 <STACK_SIZE+0x70>)
    1d2e:	801a      	strh	r2, [r3, #0]
    1d30:	4bce      	ldr	r3, [pc, #824]	; (206c <STACK_SIZE+0x6c>)
    1d32:	781b      	ldrb	r3, [r3, #0]
    1d34:	2b00      	cmp	r3, #0
    1d36:	d000      	beq.n	1d3a <main+0x4ae>
    1d38:	e5be      	b.n	18b8 <main+0x2c>
	
	initialize(&RPM_Salvo, &moreSpeed);
    1d3a:	48ce      	ldr	r0, [pc, #824]	; (2074 <STACK_SIZE+0x74>)
    1d3c:	49ce      	ldr	r1, [pc, #824]	; (2078 <STACK_SIZE+0x78>)
    1d3e:	4bcf      	ldr	r3, [pc, #828]	; (207c <STACK_SIZE+0x7c>)
    1d40:	4798      	blx	r3
	
	while(1)
	{

		service_OBD_std_pt = INIT5BAUD;			// Inicializa comunicacao
    1d42:	2200      	movs	r2, #0
    1d44:	4bce      	ldr	r3, [pc, #824]	; (2080 <STACK_SIZE+0x80>)
    1d46:	701a      	strb	r2, [r3, #0]
		OBD_std_flag = true;
    1d48:	3201      	adds	r2, #1
    1d4a:	4bce      	ldr	r3, [pc, #824]	; (2084 <STACK_SIZE+0x84>)
    1d4c:	701a      	strb	r2, [r3, #0]
		PT_WAIT_WHILE(pt, OBD_std_flag);
    1d4e:	32d4      	adds	r2, #212	; 0xd4
    1d50:	4bc7      	ldr	r3, [pc, #796]	; (2070 <STACK_SIZE+0x70>)
    1d52:	801a      	strh	r2, [r3, #0]
    1d54:	4bcb      	ldr	r3, [pc, #812]	; (2084 <STACK_SIZE+0x84>)
    1d56:	781b      	ldrb	r3, [r3, #0]
    1d58:	2b00      	cmp	r3, #0
    1d5a:	d000      	beq.n	1d5e <main+0x4d2>
    1d5c:	e5ac      	b.n	18b8 <main+0x2c>

		while(1)
		{
			restart = 0;
    1d5e:	2200      	movs	r2, #0
    1d60:	4bc9      	ldr	r3, [pc, #804]	; (2088 <STACK_SIZE+0x88>)
    1d62:	701a      	strb	r2, [r3, #0]
			comClear();
    1d64:	4bc9      	ldr	r3, [pc, #804]	; (208c <STACK_SIZE+0x8c>)
    1d66:	4798      	blx	r3
			comSend(CLEAR_TERMINAL);     // Command to clear terminal
    1d68:	200c      	movs	r0, #12
    1d6a:	4bc9      	ldr	r3, [pc, #804]	; (2090 <STACK_SIZE+0x90>)
    1d6c:	4798      	blx	r3

			printIHM("\nECU Scanner\n");
    1d6e:	48c9      	ldr	r0, [pc, #804]	; (2094 <STACK_SIZE+0x94>)
    1d70:	4dc9      	ldr	r5, [pc, #804]	; (2098 <STACK_SIZE+0x98>)
    1d72:	47a8      	blx	r5
			printIHM("Escolha a sua opcao:\n");
    1d74:	48c9      	ldr	r0, [pc, #804]	; (209c <STACK_SIZE+0x9c>)
    1d76:	47a8      	blx	r5
			printIHM("\t1 : Monitor\n");
    1d78:	48c9      	ldr	r0, [pc, #804]	; (20a0 <STACK_SIZE+0xa0>)
    1d7a:	47a8      	blx	r5
			printIHM("\t2 : Requisicao de PID\n");
    1d7c:	48c9      	ldr	r0, [pc, #804]	; (20a4 <STACK_SIZE+0xa4>)
    1d7e:	47a8      	blx	r5
			printIHM("\t3 : Shift-light\n");
    1d80:	48c9      	ldr	r0, [pc, #804]	; (20a8 <STACK_SIZE+0xa8>)
    1d82:	47a8      	blx	r5
			printIHM("\t4 : Monitor de velocidade\n");
    1d84:	48c9      	ldr	r0, [pc, #804]	; (20ac <STACK_SIZE+0xac>)
    1d86:	47a8      	blx	r5
			printIHM("\t5 : Velocidades salvas\n");
    1d88:	48c9      	ldr	r0, [pc, #804]	; (20b0 <STACK_SIZE+0xb0>)
    1d8a:	47a8      	blx	r5
			printIHM("\tR : Reinicia comunicacao\n");
    1d8c:	48c9      	ldr	r0, [pc, #804]	; (20b4 <STACK_SIZE+0xb4>)
    1d8e:	47a8      	blx	r5
			printIHM("\tC : Limpa Memoria\n");
    1d90:	48c9      	ldr	r0, [pc, #804]	; (20b8 <STACK_SIZE+0xb8>)
    1d92:	47a8      	blx	r5

			if (errorInit > 0){
    1d94:	4bc9      	ldr	r3, [pc, #804]	; (20bc <STACK_SIZE+0xbc>)
    1d96:	781b      	ldrb	r3, [r3, #0]
    1d98:	b25a      	sxtb	r2, r3
    1d9a:	2a00      	cmp	r2, #0
    1d9c:	dd23      	ble.n	1de6 <main+0x55a>
				printIHM("\nErro de timeout na inicializacao.\n");
    1d9e:	48c8      	ldr	r0, [pc, #800]	; (20c0 <STACK_SIZE+0xc0>)
    1da0:	4bbd      	ldr	r3, [pc, #756]	; (2098 <STACK_SIZE+0x98>)
    1da2:	4798      	blx	r3
				current_state = err;
    1da4:	2301      	movs	r3, #1
    1da6:	4ab0      	ldr	r2, [pc, #704]	; (2068 <STACK_SIZE+0x68>)
    1da8:	7013      	strb	r3, [r2, #0]
				display_flag = true;
    1daa:	4ab0      	ldr	r2, [pc, #704]	; (206c <STACK_SIZE+0x6c>)
    1dac:	7013      	strb	r3, [r2, #0]
				PT_WAIT_WHILE(pt, display_flag);
    1dae:	22eb      	movs	r2, #235	; 0xeb
    1db0:	4baf      	ldr	r3, [pc, #700]	; (2070 <STACK_SIZE+0x70>)
    1db2:	801a      	strh	r2, [r3, #0]
    1db4:	4bad      	ldr	r3, [pc, #692]	; (206c <STACK_SIZE+0x6c>)
    1db6:	781b      	ldrb	r3, [r3, #0]
    1db8:	2b00      	cmp	r3, #0
    1dba:	d000      	beq.n	1dbe <main+0x532>
    1dbc:	e57c      	b.n	18b8 <main+0x2c>
				delay_ms(1000);
    1dbe:	2000      	movs	r0, #0
    1dc0:	4bc0      	ldr	r3, [pc, #768]	; (20c4 <STACK_SIZE+0xc4>)
    1dc2:	4798      	blx	r3
    1dc4:	2100      	movs	r1, #0
    1dc6:	22fa      	movs	r2, #250	; 0xfa
    1dc8:	0092      	lsls	r2, r2, #2
    1dca:	2300      	movs	r3, #0
    1dcc:	4dbe      	ldr	r5, [pc, #760]	; (20c8 <STACK_SIZE+0xc8>)
    1dce:	47a8      	blx	r5
    1dd0:	4abe      	ldr	r2, [pc, #760]	; (20cc <STACK_SIZE+0xcc>)
    1dd2:	2300      	movs	r3, #0
    1dd4:	1880      	adds	r0, r0, r2
    1dd6:	4159      	adcs	r1, r3
    1dd8:	4abd      	ldr	r2, [pc, #756]	; (20d0 <STACK_SIZE+0xd0>)
    1dda:	2300      	movs	r3, #0
    1ddc:	4dbd      	ldr	r5, [pc, #756]	; (20d4 <STACK_SIZE+0xd4>)
    1dde:	47a8      	blx	r5
    1de0:	4bbd      	ldr	r3, [pc, #756]	; (20d8 <STACK_SIZE+0xd8>)
    1de2:	4798      	blx	r3
    1de4:	e025      	b.n	1e32 <main+0x5a6>
			}
			else if (errorInit < 0){
    1de6:	b25b      	sxtb	r3, r3
    1de8:	2b00      	cmp	r3, #0
    1dea:	da22      	bge.n	1e32 <main+0x5a6>
				printIHM("\nErro geral na inicializacao.\n");
    1dec:	48bb      	ldr	r0, [pc, #748]	; (20dc <STACK_SIZE+0xdc>)
    1dee:	4baa      	ldr	r3, [pc, #680]	; (2098 <STACK_SIZE+0x98>)
    1df0:	4798      	blx	r3
				current_state = err;
    1df2:	2301      	movs	r3, #1
    1df4:	4a9c      	ldr	r2, [pc, #624]	; (2068 <STACK_SIZE+0x68>)
    1df6:	7013      	strb	r3, [r2, #0]
				display_flag = true;
    1df8:	4a9c      	ldr	r2, [pc, #624]	; (206c <STACK_SIZE+0x6c>)
    1dfa:	7013      	strb	r3, [r2, #0]
				PT_WAIT_WHILE(pt, display_flag);
    1dfc:	22f2      	movs	r2, #242	; 0xf2
    1dfe:	4b9c      	ldr	r3, [pc, #624]	; (2070 <STACK_SIZE+0x70>)
    1e00:	801a      	strh	r2, [r3, #0]
    1e02:	4b9a      	ldr	r3, [pc, #616]	; (206c <STACK_SIZE+0x6c>)
    1e04:	781b      	ldrb	r3, [r3, #0]
    1e06:	2b00      	cmp	r3, #0
    1e08:	d000      	beq.n	1e0c <main+0x580>
    1e0a:	e555      	b.n	18b8 <main+0x2c>
				delay_ms(1000);
    1e0c:	2000      	movs	r0, #0
    1e0e:	4bad      	ldr	r3, [pc, #692]	; (20c4 <STACK_SIZE+0xc4>)
    1e10:	4798      	blx	r3
    1e12:	2100      	movs	r1, #0
    1e14:	22fa      	movs	r2, #250	; 0xfa
    1e16:	0092      	lsls	r2, r2, #2
    1e18:	2300      	movs	r3, #0
    1e1a:	4dab      	ldr	r5, [pc, #684]	; (20c8 <STACK_SIZE+0xc8>)
    1e1c:	47a8      	blx	r5
    1e1e:	4aab      	ldr	r2, [pc, #684]	; (20cc <STACK_SIZE+0xcc>)
    1e20:	2300      	movs	r3, #0
    1e22:	1880      	adds	r0, r0, r2
    1e24:	4159      	adcs	r1, r3
    1e26:	4aaa      	ldr	r2, [pc, #680]	; (20d0 <STACK_SIZE+0xd0>)
    1e28:	2300      	movs	r3, #0
    1e2a:	4daa      	ldr	r5, [pc, #680]	; (20d4 <STACK_SIZE+0xd4>)
    1e2c:	47a8      	blx	r5
    1e2e:	4baa      	ldr	r3, [pc, #680]	; (20d8 <STACK_SIZE+0xd8>)
    1e30:	4798      	blx	r3
			}
			if (error > 0){
    1e32:	4bab      	ldr	r3, [pc, #684]	; (20e0 <STACK_SIZE+0xe0>)
    1e34:	781b      	ldrb	r3, [r3, #0]
    1e36:	b25a      	sxtb	r2, r3
    1e38:	2a00      	cmp	r2, #0
    1e3a:	dd23      	ble.n	1e84 <main+0x5f8>
				printIHM("\nErro de timeout na execucao.\n");
    1e3c:	48a9      	ldr	r0, [pc, #676]	; (20e4 <STACK_SIZE+0xe4>)
    1e3e:	4b96      	ldr	r3, [pc, #600]	; (2098 <STACK_SIZE+0x98>)
    1e40:	4798      	blx	r3
				current_state = err;
    1e42:	2301      	movs	r3, #1
    1e44:	4a88      	ldr	r2, [pc, #544]	; (2068 <STACK_SIZE+0x68>)
    1e46:	7013      	strb	r3, [r2, #0]
				display_flag = true;
    1e48:	4a88      	ldr	r2, [pc, #544]	; (206c <STACK_SIZE+0x6c>)
    1e4a:	7013      	strb	r3, [r2, #0]
				PT_WAIT_WHILE(pt, display_flag);
    1e4c:	22f9      	movs	r2, #249	; 0xf9
    1e4e:	4b88      	ldr	r3, [pc, #544]	; (2070 <STACK_SIZE+0x70>)
    1e50:	801a      	strh	r2, [r3, #0]
    1e52:	4b86      	ldr	r3, [pc, #536]	; (206c <STACK_SIZE+0x6c>)
    1e54:	781b      	ldrb	r3, [r3, #0]
    1e56:	2b00      	cmp	r3, #0
    1e58:	d000      	beq.n	1e5c <main+0x5d0>
    1e5a:	e52d      	b.n	18b8 <main+0x2c>
				delay_ms(1000);
    1e5c:	2000      	movs	r0, #0
    1e5e:	4b99      	ldr	r3, [pc, #612]	; (20c4 <STACK_SIZE+0xc4>)
    1e60:	4798      	blx	r3
    1e62:	2100      	movs	r1, #0
    1e64:	22fa      	movs	r2, #250	; 0xfa
    1e66:	0092      	lsls	r2, r2, #2
    1e68:	2300      	movs	r3, #0
    1e6a:	4d97      	ldr	r5, [pc, #604]	; (20c8 <STACK_SIZE+0xc8>)
    1e6c:	47a8      	blx	r5
    1e6e:	4a97      	ldr	r2, [pc, #604]	; (20cc <STACK_SIZE+0xcc>)
    1e70:	2300      	movs	r3, #0
    1e72:	1880      	adds	r0, r0, r2
    1e74:	4159      	adcs	r1, r3
    1e76:	4a96      	ldr	r2, [pc, #600]	; (20d0 <STACK_SIZE+0xd0>)
    1e78:	2300      	movs	r3, #0
    1e7a:	4d96      	ldr	r5, [pc, #600]	; (20d4 <STACK_SIZE+0xd4>)
    1e7c:	47a8      	blx	r5
    1e7e:	4b96      	ldr	r3, [pc, #600]	; (20d8 <STACK_SIZE+0xd8>)
    1e80:	4798      	blx	r3
    1e82:	e026      	b.n	1ed2 <main+0x646>
			}
			else if (error < 0){
    1e84:	b25b      	sxtb	r3, r3
    1e86:	2b00      	cmp	r3, #0
    1e88:	da23      	bge.n	1ed2 <main+0x646>
				printIHM("\nErro geral na execucao.\n");
    1e8a:	4897      	ldr	r0, [pc, #604]	; (20e8 <STACK_SIZE+0xe8>)
    1e8c:	4b82      	ldr	r3, [pc, #520]	; (2098 <STACK_SIZE+0x98>)
    1e8e:	4798      	blx	r3
				current_state = err;
    1e90:	2301      	movs	r3, #1
    1e92:	4a75      	ldr	r2, [pc, #468]	; (2068 <STACK_SIZE+0x68>)
    1e94:	7013      	strb	r3, [r2, #0]
				display_flag = true;
    1e96:	4a75      	ldr	r2, [pc, #468]	; (206c <STACK_SIZE+0x6c>)
    1e98:	7013      	strb	r3, [r2, #0]
				PT_WAIT_WHILE(pt, display_flag);
    1e9a:	2280      	movs	r2, #128	; 0x80
    1e9c:	0052      	lsls	r2, r2, #1
    1e9e:	4b74      	ldr	r3, [pc, #464]	; (2070 <STACK_SIZE+0x70>)
    1ea0:	801a      	strh	r2, [r3, #0]
    1ea2:	4b72      	ldr	r3, [pc, #456]	; (206c <STACK_SIZE+0x6c>)
    1ea4:	781b      	ldrb	r3, [r3, #0]
    1ea6:	2b00      	cmp	r3, #0
    1ea8:	d000      	beq.n	1eac <main+0x620>
    1eaa:	e505      	b.n	18b8 <main+0x2c>
				delay_ms(1000);
    1eac:	2000      	movs	r0, #0
    1eae:	4b85      	ldr	r3, [pc, #532]	; (20c4 <STACK_SIZE+0xc4>)
    1eb0:	4798      	blx	r3
    1eb2:	2100      	movs	r1, #0
    1eb4:	22fa      	movs	r2, #250	; 0xfa
    1eb6:	0092      	lsls	r2, r2, #2
    1eb8:	2300      	movs	r3, #0
    1eba:	4d83      	ldr	r5, [pc, #524]	; (20c8 <STACK_SIZE+0xc8>)
    1ebc:	47a8      	blx	r5
    1ebe:	4a83      	ldr	r2, [pc, #524]	; (20cc <STACK_SIZE+0xcc>)
    1ec0:	2300      	movs	r3, #0
    1ec2:	1880      	adds	r0, r0, r2
    1ec4:	4159      	adcs	r1, r3
    1ec6:	4a82      	ldr	r2, [pc, #520]	; (20d0 <STACK_SIZE+0xd0>)
    1ec8:	2300      	movs	r3, #0
    1eca:	4d82      	ldr	r5, [pc, #520]	; (20d4 <STACK_SIZE+0xd4>)
    1ecc:	47a8      	blx	r5
    1ece:	4b82      	ldr	r3, [pc, #520]	; (20d8 <STACK_SIZE+0xd8>)
    1ed0:	4798      	blx	r3
			}
			while(1)
			{
				current_state = menu;
    1ed2:	2202      	movs	r2, #2
    1ed4:	4b64      	ldr	r3, [pc, #400]	; (2068 <STACK_SIZE+0x68>)
    1ed6:	701a      	strb	r2, [r3, #0]
				display_flag = true;
    1ed8:	3a01      	subs	r2, #1
    1eda:	4b64      	ldr	r3, [pc, #400]	; (206c <STACK_SIZE+0x6c>)
    1edc:	701a      	strb	r2, [r3, #0]
				PT_WAIT_WHILE(pt, display_flag);
    1ede:	2208      	movs	r2, #8
    1ee0:	32ff      	adds	r2, #255	; 0xff
    1ee2:	4b63      	ldr	r3, [pc, #396]	; (2070 <STACK_SIZE+0x70>)
    1ee4:	801a      	strh	r2, [r3, #0]
    1ee6:	4b61      	ldr	r3, [pc, #388]	; (206c <STACK_SIZE+0x6c>)
    1ee8:	781b      	ldrb	r3, [r3, #0]
    1eea:	2b00      	cmp	r3, #0
    1eec:	d000      	beq.n	1ef0 <main+0x664>
    1eee:	e4e3      	b.n	18b8 <main+0x2c>
				
				uint8_t aux;
				restart = 0;
    1ef0:	4a65      	ldr	r2, [pc, #404]	; (2088 <STACK_SIZE+0x88>)
    1ef2:	7013      	strb	r3, [r2, #0]
				refresh = 0;
    1ef4:	4a7d      	ldr	r2, [pc, #500]	; (20ec <STACK_SIZE+0xec>)
    1ef6:	7013      	strb	r3, [r2, #0]
				errorInit = 0;
    1ef8:	4a70      	ldr	r2, [pc, #448]	; (20bc <STACK_SIZE+0xbc>)
    1efa:	7013      	strb	r3, [r2, #0]
				if(comReceive(&dataReceived) == 0)
    1efc:	487c      	ldr	r0, [pc, #496]	; (20f0 <STACK_SIZE+0xf0>)
    1efe:	4b7d      	ldr	r3, [pc, #500]	; (20f4 <STACK_SIZE+0xf4>)
    1f00:	4798      	blx	r3
    1f02:	2800      	cmp	r0, #0
    1f04:	d001      	beq.n	1f0a <main+0x67e>
    1f06:	f000 fde8 	bl	2ada <STACK_SIZE+0xada>
				{
					aux = dataReceived;
    1f0a:	4b79      	ldr	r3, [pc, #484]	; (20f0 <STACK_SIZE+0xf0>)
    1f0c:	781a      	ldrb	r2, [r3, #0]
				}
				else aux = NULL;
				
/*###########*/	if ((aux == '1') || (op == update_mon))
    1f0e:	2a31      	cmp	r2, #49	; 0x31
    1f10:	d004      	beq.n	1f1c <main+0x690>
    1f12:	4b79      	ldr	r3, [pc, #484]	; (20f8 <STACK_SIZE+0xf8>)
    1f14:	781b      	ldrb	r3, [r3, #0]
    1f16:	2b07      	cmp	r3, #7
    1f18:	d000      	beq.n	1f1c <main+0x690>
    1f1a:	e0ff      	b.n	211c <STACK_SIZE+0x11c>
				{
					printIHM("\nOpcao Monitor escolhida\n");
    1f1c:	4877      	ldr	r0, [pc, #476]	; (20fc <STACK_SIZE+0xfc>)
    1f1e:	4b5e      	ldr	r3, [pc, #376]	; (2098 <STACK_SIZE+0x98>)
    1f20:	4798      	blx	r3
					// Inform which are the PID that should be displayed on terminal
					PIDmonitor[0] = 0x03;	//  0x03 ->	Fuel System Status 1 and 2
    1f22:	4b77      	ldr	r3, [pc, #476]	; (2100 <STACK_SIZE+0x100>)
    1f24:	2203      	movs	r2, #3
    1f26:	701a      	strb	r2, [r3, #0]
					PIDmonitor[1] = 0x04;	//  0x04 -> Engine load
    1f28:	3201      	adds	r2, #1
    1f2a:	705a      	strb	r2, [r3, #1]
					PIDmonitor[2] = 0x05;	//  0x05 -> Engine temperature
    1f2c:	2105      	movs	r1, #5
    1f2e:	7099      	strb	r1, [r3, #2]
					PIDmonitor[3] = 0x06;	//  0x06 -> Short Term Fuel Trim
    1f30:	3101      	adds	r1, #1
    1f32:	70d9      	strb	r1, [r3, #3]
					PIDmonitor[4] = 0x07;	//  0x07 -> Long Term Fuel Trim
    1f34:	3101      	adds	r1, #1
    1f36:	7119      	strb	r1, [r3, #4]
					PIDmonitor[5] = 0x0B;	//  0x0B -> Intake Manifold Absolute Pressure
    1f38:	200b      	movs	r0, #11
    1f3a:	7158      	strb	r0, [r3, #5]
					PIDmonitor[6] = 0x0C;	//  0x0C -> RPM
    1f3c:	3001      	adds	r0, #1
    1f3e:	7198      	strb	r0, [r3, #6]
					PIDmonitor[7] = 0x0D;	//  0x0D -> Vehicle Speed
    1f40:	3001      	adds	r0, #1
    1f42:	71d8      	strb	r0, [r3, #7]
					PIDmonitor[8] = 0x0E;	//  0x0E -> Timing advance
    1f44:	3001      	adds	r0, #1
    1f46:	7218      	strb	r0, [r3, #8]
					PIDmonitor[9] = 0x0F;	//  0x0F -> Intake air temperature
    1f48:	3001      	adds	r0, #1
    1f4a:	7258      	strb	r0, [r3, #9]
					PIDmonitor[10] = 0x11;	//  0x11 -> Throttle position
    1f4c:	3002      	adds	r0, #2
    1f4e:	7298      	strb	r0, [r3, #10]
					PIDmonitor[11] = 0x15;	//  0x15 -> Oxygen Sensor 2
    1f50:	3004      	adds	r0, #4
    1f52:	72d8      	strb	r0, [r3, #11]
					PIDmonitor[12] = 0x21;	//  0x21 -> Distance traveled with malfunction indicator lamp (MIL)
    1f54:	300c      	adds	r0, #12
    1f56:	7318      	strb	r0, [r3, #12]
					PIDmonitor[13] = 0x00;
    1f58:	2000      	movs	r0, #0
    1f5a:	7358      	strb	r0, [r3, #13]
					
					op = update_mon;
    1f5c:	4b66      	ldr	r3, [pc, #408]	; (20f8 <STACK_SIZE+0xf8>)
    1f5e:	7019      	strb	r1, [r3, #0]
					current_state = load_v1;
    1f60:	4b41      	ldr	r3, [pc, #260]	; (2068 <STACK_SIZE+0x68>)
    1f62:	701a      	strb	r2, [r3, #0]
    1f64:	e04e      	b.n	2004 <STACK_SIZE+0x4>
					
					while((comReceive(&dataReceived))&&(op == update_mon))      // Enquanto no receber dados da COM
					{
						for(loop=0; PIDmonitor[loop] != 0x00; loop++)
    1f66:	2200      	movs	r2, #0
    1f68:	4b66      	ldr	r3, [pc, #408]	; (2104 <STACK_SIZE+0x104>)
    1f6a:	801a      	strh	r2, [r3, #0]
    1f6c:	e01b      	b.n	1fa6 <main+0x71a>
						{
							
							OBD_std_flag = true;
    1f6e:	2201      	movs	r2, #1
    1f70:	4944      	ldr	r1, [pc, #272]	; (2084 <STACK_SIZE+0x84>)
    1f72:	700a      	strb	r2, [r1, #0]
							service_OBD_std_pt = 1;
    1f74:	4942      	ldr	r1, [pc, #264]	; (2080 <STACK_SIZE+0x80>)
    1f76:	700a      	strb	r2, [r1, #0]
							protocolo_OBD_std_pt = ISO9141;
    1f78:	2100      	movs	r1, #0
    1f7a:	4a63      	ldr	r2, [pc, #396]	; (2108 <STACK_SIZE+0x108>)
    1f7c:	7011      	strb	r1, [r2, #0]
							pid_OBD_std_pt = PIDmonitor[loop];
    1f7e:	4a63      	ldr	r2, [pc, #396]	; (210c <STACK_SIZE+0x10c>)
    1f80:	7013      	strb	r3, [r2, #0]
							PT_WAIT_WHILE(pt, OBD_std_flag);
    1f82:	2299      	movs	r2, #153	; 0x99
    1f84:	0052      	lsls	r2, r2, #1
    1f86:	4b3a      	ldr	r3, [pc, #232]	; (2070 <STACK_SIZE+0x70>)
    1f88:	801a      	strh	r2, [r3, #0]
    1f8a:	4b3e      	ldr	r3, [pc, #248]	; (2084 <STACK_SIZE+0x84>)
    1f8c:	781b      	ldrb	r3, [r3, #0]
    1f8e:	2b00      	cmp	r3, #0
    1f90:	d000      	beq.n	1f94 <main+0x708>
    1f92:	e491      	b.n	18b8 <main+0x2c>

							if (error) break;
    1f94:	4b52      	ldr	r3, [pc, #328]	; (20e0 <STACK_SIZE+0xe0>)
    1f96:	781b      	ldrb	r3, [r3, #0]
    1f98:	b25b      	sxtb	r3, r3
    1f9a:	2b00      	cmp	r3, #0
    1f9c:	d14f      	bne.n	203e <STACK_SIZE+0x3e>
					op = update_mon;
					current_state = load_v1;
					
					while((comReceive(&dataReceived))&&(op == update_mon))      // Enquanto no receber dados da COM
					{
						for(loop=0; PIDmonitor[loop] != 0x00; loop++)
    1f9e:	4a59      	ldr	r2, [pc, #356]	; (2104 <STACK_SIZE+0x104>)
    1fa0:	8813      	ldrh	r3, [r2, #0]
    1fa2:	3301      	adds	r3, #1
    1fa4:	8013      	strh	r3, [r2, #0]
    1fa6:	4b57      	ldr	r3, [pc, #348]	; (2104 <STACK_SIZE+0x104>)
    1fa8:	881b      	ldrh	r3, [r3, #0]
    1faa:	4a55      	ldr	r2, [pc, #340]	; (2100 <STACK_SIZE+0x100>)
    1fac:	5cd3      	ldrb	r3, [r2, r3]
    1fae:	2b00      	cmp	r3, #0
    1fb0:	d1dd      	bne.n	1f6e <main+0x6e2>
							pid_OBD_std_pt = PIDmonitor[loop];
							PT_WAIT_WHILE(pt, OBD_std_flag);

							if (error) break;
						}
						if (error) break;
    1fb2:	4b4b      	ldr	r3, [pc, #300]	; (20e0 <STACK_SIZE+0xe0>)
    1fb4:	781b      	ldrb	r3, [r3, #0]
    1fb6:	b25b      	sxtb	r3, r3
    1fb8:	2b00      	cmp	r3, #0
    1fba:	d140      	bne.n	203e <STACK_SIZE+0x3e>
						
						comSend(CLEAR_TERMINAL);    // Command to clear terminal
    1fbc:	200c      	movs	r0, #12
    1fbe:	4b34      	ldr	r3, [pc, #208]	; (2090 <STACK_SIZE+0x90>)
    1fc0:	4798      	blx	r3

						printIHM("\n\nMonitor: (Envie qualquer mensagem para sair)\n");
    1fc2:	4853      	ldr	r0, [pc, #332]	; (2110 <STACK_SIZE+0x110>)
    1fc4:	4b34      	ldr	r3, [pc, #208]	; (2098 <STACK_SIZE+0x98>)
    1fc6:	4798      	blx	r3

						for(loop=0; PIDmonitor[loop] != 0x00; loop++)
    1fc8:	2200      	movs	r2, #0
    1fca:	4b4e      	ldr	r3, [pc, #312]	; (2104 <STACK_SIZE+0x104>)
    1fcc:	801a      	strh	r2, [r3, #0]
    1fce:	4f4c      	ldr	r7, [pc, #304]	; (2100 <STACK_SIZE+0x100>)
    1fd0:	1c1e      	adds	r6, r3, #0
							PIDfunctionFinder(PIDTable, PIDmonitor[loop]);
    1fd2:	4d50      	ldr	r5, [pc, #320]	; (2114 <STACK_SIZE+0x114>)
    1fd4:	e006      	b.n	1fe4 <main+0x758>
    1fd6:	6828      	ldr	r0, [r5, #0]
    1fd8:	4b4f      	ldr	r3, [pc, #316]	; (2118 <STACK_SIZE+0x118>)
    1fda:	4798      	blx	r3
						
						comSend(CLEAR_TERMINAL);    // Command to clear terminal

						printIHM("\n\nMonitor: (Envie qualquer mensagem para sair)\n");

						for(loop=0; PIDmonitor[loop] != 0x00; loop++)
    1fdc:	4a49      	ldr	r2, [pc, #292]	; (2104 <STACK_SIZE+0x104>)
    1fde:	8813      	ldrh	r3, [r2, #0]
    1fe0:	3301      	adds	r3, #1
    1fe2:	8013      	strh	r3, [r2, #0]
    1fe4:	8833      	ldrh	r3, [r6, #0]
    1fe6:	5cf9      	ldrb	r1, [r7, r3]
    1fe8:	2900      	cmp	r1, #0
    1fea:	d1f4      	bne.n	1fd6 <main+0x74a>
							PIDfunctionFinder(PIDTable, PIDmonitor[loop]);
						
						display_flag = true;
    1fec:	2201      	movs	r2, #1
    1fee:	4b1f      	ldr	r3, [pc, #124]	; (206c <STACK_SIZE+0x6c>)
    1ff0:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, display_flag);
    1ff2:	3240      	adds	r2, #64	; 0x40
    1ff4:	32ff      	adds	r2, #255	; 0xff
    1ff6:	4b1e      	ldr	r3, [pc, #120]	; (2070 <STACK_SIZE+0x70>)
    1ff8:	801a      	strh	r2, [r3, #0]
    1ffa:	4b1c      	ldr	r3, [pc, #112]	; (206c <STACK_SIZE+0x6c>)
    1ffc:	781b      	ldrb	r3, [r3, #0]
    1ffe:	2b00      	cmp	r3, #0
    2000:	d000      	beq.n	2004 <STACK_SIZE+0x4>
    2002:	e459      	b.n	18b8 <main+0x2c>
					PIDmonitor[13] = 0x00;
					
					op = update_mon;
					current_state = load_v1;
					
					while((comReceive(&dataReceived))&&(op == update_mon))      // Enquanto no receber dados da COM
    2004:	483a      	ldr	r0, [pc, #232]	; (20f0 <STACK_SIZE+0xf0>)
    2006:	4b3b      	ldr	r3, [pc, #236]	; (20f4 <STACK_SIZE+0xf4>)
    2008:	4798      	blx	r3
    200a:	2800      	cmp	r0, #0
    200c:	d003      	beq.n	2016 <STACK_SIZE+0x16>
    200e:	4b3a      	ldr	r3, [pc, #232]	; (20f8 <STACK_SIZE+0xf8>)
    2010:	781b      	ldrb	r3, [r3, #0]
    2012:	2b07      	cmp	r3, #7
    2014:	d0a7      	beq.n	1f66 <main+0x6da>
						
						display_flag = true;
						PT_WAIT_WHILE(pt, display_flag);

					}
					if (!error)
    2016:	4b32      	ldr	r3, [pc, #200]	; (20e0 <STACK_SIZE+0xe0>)
    2018:	781b      	ldrb	r3, [r3, #0]
    201a:	b25b      	sxtb	r3, r3
    201c:	2b00      	cmp	r3, #0
    201e:	d10e      	bne.n	203e <STACK_SIZE+0x3e>
					{
						display_flag = true;
    2020:	2201      	movs	r2, #1
    2022:	4b12      	ldr	r3, [pc, #72]	; (206c <STACK_SIZE+0x6c>)
    2024:	701a      	strb	r2, [r3, #0]
						current_state = menu;
    2026:	3201      	adds	r2, #1
    2028:	4b0f      	ldr	r3, [pc, #60]	; (2068 <STACK_SIZE+0x68>)
    202a:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, display_flag);
    202c:	2248      	movs	r2, #72	; 0x48
    202e:	32ff      	adds	r2, #255	; 0xff
    2030:	4b0f      	ldr	r3, [pc, #60]	; (2070 <STACK_SIZE+0x70>)
    2032:	801a      	strh	r2, [r3, #0]
    2034:	4b0d      	ldr	r3, [pc, #52]	; (206c <STACK_SIZE+0x6c>)
    2036:	781b      	ldrb	r3, [r3, #0]
    2038:	2b00      	cmp	r3, #0
    203a:	d000      	beq.n	203e <STACK_SIZE+0x3e>
    203c:	e43c      	b.n	18b8 <main+0x2c>
					}
					
					op = idle;
    203e:	2200      	movs	r2, #0
    2040:	4b2d      	ldr	r3, [pc, #180]	; (20f8 <STACK_SIZE+0xf8>)
    2042:	701a      	strb	r2, [r3, #0]
					comClear();
    2044:	4b11      	ldr	r3, [pc, #68]	; (208c <STACK_SIZE+0x8c>)
    2046:	4798      	blx	r3
					refresh = 1;
    2048:	2201      	movs	r2, #1
    204a:	4b28      	ldr	r3, [pc, #160]	; (20ec <STACK_SIZE+0xec>)
    204c:	701a      	strb	r2, [r3, #0]
    204e:	f000 fc8e 	bl	296e <STACK_SIZE+0x96e>
    2052:	46c0      	nop			; (mov r8, r8)
    2054:	0000023b 	.word	0x0000023b
    2058:	00000207 	.word	0x00000207
    205c:	0000021e 	.word	0x0000021e
    2060:	00000256 	.word	0x00000256
    2064:	00000262 	.word	0x00000262
    2068:	20000275 	.word	0x20000275
    206c:	20000389 	.word	0x20000389
    2070:	20000278 	.word	0x20000278
    2074:	2000002a 	.word	0x2000002a
    2078:	20000010 	.word	0x20000010
    207c:	00001689 	.word	0x00001689
    2080:	20000282 	.word	0x20000282
    2084:	2000024f 	.word	0x2000024f
    2088:	20000152 	.word	0x20000152
    208c:	00001469 	.word	0x00001469
    2090:	000013ed 	.word	0x000013ed
    2094:	0000a458 	.word	0x0000a458
    2098:	00001425 	.word	0x00001425
    209c:	0000a504 	.word	0x0000a504
    20a0:	0000a51c 	.word	0x0000a51c
    20a4:	0000a52c 	.word	0x0000a52c
    20a8:	0000a544 	.word	0x0000a544
    20ac:	0000a558 	.word	0x0000a558
    20b0:	0000a574 	.word	0x0000a574
    20b4:	0000a590 	.word	0x0000a590
    20b8:	0000a5ac 	.word	0x0000a5ac
    20bc:	20000151 	.word	0x20000151
    20c0:	0000a5c0 	.word	0x0000a5c0
    20c4:	00005155 	.word	0x00005155
    20c8:	00006b4d 	.word	0x00006b4d
    20cc:	00001b57 	.word	0x00001b57
    20d0:	00001b58 	.word	0x00001b58
    20d4:	00006b0d 	.word	0x00006b0d
    20d8:	20000001 	.word	0x20000001
    20dc:	0000a5e4 	.word	0x0000a5e4
    20e0:	2000014e 	.word	0x2000014e
    20e4:	0000a604 	.word	0x0000a604
    20e8:	0000a624 	.word	0x0000a624
    20ec:	2000014d 	.word	0x2000014d
    20f0:	20000204 	.word	0x20000204
    20f4:	0000144d 	.word	0x0000144d
    20f8:	2000014f 	.word	0x2000014f
    20fc:	0000a640 	.word	0x0000a640
    2100:	20000254 	.word	0x20000254
    2104:	20000272 	.word	0x20000272
    2108:	2000027a 	.word	0x2000027a
    210c:	2000024e 	.word	0x2000024e
    2110:	0000a65c 	.word	0x0000a65c
    2114:	200001cc 	.word	0x200001cc
    2118:	00004001 	.word	0x00004001
				}
/*###########*/	else if ((aux == '2') || (op == update_pid))
    211c:	2a32      	cmp	r2, #50	; 0x32
    211e:	d002      	beq.n	2126 <STACK_SIZE+0x126>
    2120:	2b08      	cmp	r3, #8
    2122:	d000      	beq.n	2126 <STACK_SIZE+0x126>
    2124:	e0f5      	b.n	2312 <STACK_SIZE+0x312>
				{
					comSend(CLEAR_TERMINAL);
    2126:	200c      	movs	r0, #12
    2128:	4bd1      	ldr	r3, [pc, #836]	; (2470 <STACK_SIZE+0x470>)
    212a:	4798      	blx	r3
					printIHM("\nRequisicao de PID: \n");
    212c:	48d1      	ldr	r0, [pc, #836]	; (2474 <STACK_SIZE+0x474>)
    212e:	4dd2      	ldr	r5, [pc, #840]	; (2478 <STACK_SIZE+0x478>)
    2130:	47a8      	blx	r5
					printIHM("Informe o servico: 1");
    2132:	48d2      	ldr	r0, [pc, #840]	; (247c <STACK_SIZE+0x47c>)
    2134:	47a8      	blx	r5

					service = 1;
    2136:	2201      	movs	r2, #1
    2138:	4bd1      	ldr	r3, [pc, #836]	; (2480 <STACK_SIZE+0x480>)
    213a:	701a      	strb	r2, [r3, #0]
					//   service = receiveString(HEX);
					//
					//   printIHM("0x%02x \n", service);

					printIHM("\nInforme o PID: ");
    213c:	48d1      	ldr	r0, [pc, #836]	; (2484 <STACK_SIZE+0x484>)
    213e:	47a8      	blx	r5
					
					if (op != update_pid)		// se (op == update_pid) deve-se ignorar o recebimento de PIDs pois ja tem um PID solicitado
    2140:	4bd1      	ldr	r3, [pc, #836]	; (2488 <STACK_SIZE+0x488>)
    2142:	781b      	ldrb	r3, [r3, #0]
    2144:	2b08      	cmp	r3, #8
    2146:	d01e      	beq.n	2186 <STACK_SIZE+0x186>
					{
						arg_receiveString_pt = HEX;
    2148:	2200      	movs	r2, #0
    214a:	4bd0      	ldr	r3, [pc, #832]	; (248c <STACK_SIZE+0x48c>)
    214c:	701a      	strb	r2, [r3, #0]
						receiveString_flag = true;
    214e:	3201      	adds	r2, #1
    2150:	4bcf      	ldr	r3, [pc, #828]	; (2490 <STACK_SIZE+0x490>)
    2152:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, receiveString_flag);
    2154:	2260      	movs	r2, #96	; 0x60
    2156:	32ff      	adds	r2, #255	; 0xff
    2158:	4bce      	ldr	r3, [pc, #824]	; (2494 <STACK_SIZE+0x494>)
    215a:	801a      	strh	r2, [r3, #0]
    215c:	4bcc      	ldr	r3, [pc, #816]	; (2490 <STACK_SIZE+0x490>)
    215e:	781b      	ldrb	r3, [r3, #0]
    2160:	2b00      	cmp	r3, #0
    2162:	d001      	beq.n	2168 <STACK_SIZE+0x168>
    2164:	f7ff fba8 	bl	18b8 <main+0x2c>
						
						if (op == idle) 
    2168:	4bc7      	ldr	r3, [pc, #796]	; (2488 <STACK_SIZE+0x488>)
    216a:	781b      	ldrb	r3, [r3, #0]
    216c:	2b00      	cmp	r3, #0
    216e:	d107      	bne.n	2180 <STACK_SIZE+0x180>
						{
							PID = result_receiveString_pt;
    2170:	4bc9      	ldr	r3, [pc, #804]	; (2498 <STACK_SIZE+0x498>)
    2172:	881a      	ldrh	r2, [r3, #0]
    2174:	4bc9      	ldr	r3, [pc, #804]	; (249c <STACK_SIZE+0x49c>)
    2176:	701a      	strb	r2, [r3, #0]
							op = update_pid;
    2178:	2208      	movs	r2, #8
    217a:	4bc3      	ldr	r3, [pc, #780]	; (2488 <STACK_SIZE+0x488>)
    217c:	701a      	strb	r2, [r3, #0]
    217e:	e002      	b.n	2186 <STACK_SIZE+0x186>
						}
					}
					if (op == update_pid)
    2180:	2b08      	cmp	r3, #8
    2182:	d000      	beq.n	2186 <STACK_SIZE+0x186>
    2184:	e0bc      	b.n	2300 <STACK_SIZE+0x300>
					{
						printIHM("0x%02x \n", PID);
    2186:	4dc5      	ldr	r5, [pc, #788]	; (249c <STACK_SIZE+0x49c>)
    2188:	7829      	ldrb	r1, [r5, #0]
    218a:	48c5      	ldr	r0, [pc, #788]	; (24a0 <STACK_SIZE+0x4a0>)
    218c:	4bba      	ldr	r3, [pc, #744]	; (2478 <STACK_SIZE+0x478>)
    218e:	4798      	blx	r3
						
						
						service_OBD_std_pt = service;
    2190:	4bbb      	ldr	r3, [pc, #748]	; (2480 <STACK_SIZE+0x480>)
    2192:	781a      	ldrb	r2, [r3, #0]
    2194:	4bc3      	ldr	r3, [pc, #780]	; (24a4 <STACK_SIZE+0x4a4>)
    2196:	701a      	strb	r2, [r3, #0]
						pid_OBD_std_pt = PID;
    2198:	782a      	ldrb	r2, [r5, #0]
    219a:	4bc3      	ldr	r3, [pc, #780]	; (24a8 <STACK_SIZE+0x4a8>)
    219c:	701a      	strb	r2, [r3, #0]
						protocolo_OBD_std_pt = ISO9141;
    219e:	2200      	movs	r2, #0
    21a0:	4bc2      	ldr	r3, [pc, #776]	; (24ac <STACK_SIZE+0x4ac>)
    21a2:	701a      	strb	r2, [r3, #0]
						OBD_std_flag = true;
    21a4:	3201      	adds	r2, #1
    21a6:	4bc2      	ldr	r3, [pc, #776]	; (24b0 <STACK_SIZE+0x4b0>)
    21a8:	701a      	strb	r2, [r3, #0]
						
						PT_WAIT_WHILE(pt, OBD_std_flag);		// Request PIDTable update
    21aa:	2272      	movs	r2, #114	; 0x72
    21ac:	32ff      	adds	r2, #255	; 0xff
    21ae:	4bb9      	ldr	r3, [pc, #740]	; (2494 <STACK_SIZE+0x494>)
    21b0:	801a      	strh	r2, [r3, #0]
    21b2:	4bbf      	ldr	r3, [pc, #764]	; (24b0 <STACK_SIZE+0x4b0>)
    21b4:	781b      	ldrb	r3, [r3, #0]
    21b6:	2b00      	cmp	r3, #0
    21b8:	d001      	beq.n	21be <STACK_SIZE+0x1be>
    21ba:	f7ff fb7d 	bl	18b8 <main+0x2c>
						
						if (!error)
    21be:	4bbd      	ldr	r3, [pc, #756]	; (24b4 <STACK_SIZE+0x4b4>)
    21c0:	781b      	ldrb	r3, [r3, #0]
    21c2:	b25b      	sxtb	r3, r3
    21c4:	2b00      	cmp	r3, #0
    21c6:	d000      	beq.n	21ca <STACK_SIZE+0x1ca>
    21c8:	e09a      	b.n	2300 <STACK_SIZE+0x300>
						{
							if (PID == 0x03) current_state = sel_PID0x03;
    21ca:	4bb4      	ldr	r3, [pc, #720]	; (249c <STACK_SIZE+0x49c>)
    21cc:	781b      	ldrb	r3, [r3, #0]
    21ce:	2b03      	cmp	r3, #3
    21d0:	d103      	bne.n	21da <STACK_SIZE+0x1da>
    21d2:	221c      	movs	r2, #28
    21d4:	4bb8      	ldr	r3, [pc, #736]	; (24b8 <STACK_SIZE+0x4b8>)
    21d6:	701a      	strb	r2, [r3, #0]
    21d8:	e050      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x04) current_state = sel_PID0x04;
    21da:	2b04      	cmp	r3, #4
    21dc:	d103      	bne.n	21e6 <STACK_SIZE+0x1e6>
    21de:	221d      	movs	r2, #29
    21e0:	4bb5      	ldr	r3, [pc, #724]	; (24b8 <STACK_SIZE+0x4b8>)
    21e2:	701a      	strb	r2, [r3, #0]
    21e4:	e04a      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x05) current_state = sel_PID0x05;
    21e6:	2b05      	cmp	r3, #5
    21e8:	d103      	bne.n	21f2 <STACK_SIZE+0x1f2>
    21ea:	221e      	movs	r2, #30
    21ec:	4bb2      	ldr	r3, [pc, #712]	; (24b8 <STACK_SIZE+0x4b8>)
    21ee:	701a      	strb	r2, [r3, #0]
    21f0:	e044      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x06) current_state = sel_PID0x06;
    21f2:	2b06      	cmp	r3, #6
    21f4:	d103      	bne.n	21fe <STACK_SIZE+0x1fe>
    21f6:	221f      	movs	r2, #31
    21f8:	4baf      	ldr	r3, [pc, #700]	; (24b8 <STACK_SIZE+0x4b8>)
    21fa:	701a      	strb	r2, [r3, #0]
    21fc:	e03e      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x07) current_state = sel_PID0x07;
    21fe:	2b07      	cmp	r3, #7
    2200:	d103      	bne.n	220a <STACK_SIZE+0x20a>
    2202:	2220      	movs	r2, #32
    2204:	4bac      	ldr	r3, [pc, #688]	; (24b8 <STACK_SIZE+0x4b8>)
    2206:	701a      	strb	r2, [r3, #0]
    2208:	e038      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x0B) current_state = sel_PID0x0B;
    220a:	2b0b      	cmp	r3, #11
    220c:	d103      	bne.n	2216 <STACK_SIZE+0x216>
    220e:	2221      	movs	r2, #33	; 0x21
    2210:	4ba9      	ldr	r3, [pc, #676]	; (24b8 <STACK_SIZE+0x4b8>)
    2212:	701a      	strb	r2, [r3, #0]
    2214:	e032      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x0C) current_state = sel_PID0x0C;
    2216:	2b0c      	cmp	r3, #12
    2218:	d103      	bne.n	2222 <STACK_SIZE+0x222>
    221a:	2222      	movs	r2, #34	; 0x22
    221c:	4ba6      	ldr	r3, [pc, #664]	; (24b8 <STACK_SIZE+0x4b8>)
    221e:	701a      	strb	r2, [r3, #0]
    2220:	e02c      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x0D) current_state = sel_PID0x0D;
    2222:	2b0d      	cmp	r3, #13
    2224:	d103      	bne.n	222e <STACK_SIZE+0x22e>
    2226:	2223      	movs	r2, #35	; 0x23
    2228:	4ba3      	ldr	r3, [pc, #652]	; (24b8 <STACK_SIZE+0x4b8>)
    222a:	701a      	strb	r2, [r3, #0]
    222c:	e026      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x0E) current_state = sel_PID0x0E;
    222e:	2b0e      	cmp	r3, #14
    2230:	d103      	bne.n	223a <STACK_SIZE+0x23a>
    2232:	2224      	movs	r2, #36	; 0x24
    2234:	4ba0      	ldr	r3, [pc, #640]	; (24b8 <STACK_SIZE+0x4b8>)
    2236:	701a      	strb	r2, [r3, #0]
    2238:	e020      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x0F) current_state = sel_PID0x0F;
    223a:	2b0f      	cmp	r3, #15
    223c:	d103      	bne.n	2246 <STACK_SIZE+0x246>
    223e:	2225      	movs	r2, #37	; 0x25
    2240:	4b9d      	ldr	r3, [pc, #628]	; (24b8 <STACK_SIZE+0x4b8>)
    2242:	701a      	strb	r2, [r3, #0]
    2244:	e01a      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x11) current_state = sel_PID0x11;
    2246:	2b11      	cmp	r3, #17
    2248:	d103      	bne.n	2252 <STACK_SIZE+0x252>
    224a:	2226      	movs	r2, #38	; 0x26
    224c:	4b9a      	ldr	r3, [pc, #616]	; (24b8 <STACK_SIZE+0x4b8>)
    224e:	701a      	strb	r2, [r3, #0]
    2250:	e014      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x13) current_state = sel_PID0x13;
    2252:	2b13      	cmp	r3, #19
    2254:	d103      	bne.n	225e <STACK_SIZE+0x25e>
    2256:	2227      	movs	r2, #39	; 0x27
    2258:	4b97      	ldr	r3, [pc, #604]	; (24b8 <STACK_SIZE+0x4b8>)
    225a:	701a      	strb	r2, [r3, #0]
    225c:	e00e      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x15) current_state = sel_PID0x15;
    225e:	2b15      	cmp	r3, #21
    2260:	d103      	bne.n	226a <STACK_SIZE+0x26a>
    2262:	2228      	movs	r2, #40	; 0x28
    2264:	4b94      	ldr	r3, [pc, #592]	; (24b8 <STACK_SIZE+0x4b8>)
    2266:	701a      	strb	r2, [r3, #0]
    2268:	e008      	b.n	227c <STACK_SIZE+0x27c>
							else if (PID == 0x21) current_state = sel_PID0x21;
    226a:	2b21      	cmp	r3, #33	; 0x21
    226c:	d103      	bne.n	2276 <STACK_SIZE+0x276>
    226e:	2229      	movs	r2, #41	; 0x29
    2270:	4b91      	ldr	r3, [pc, #580]	; (24b8 <STACK_SIZE+0x4b8>)
    2272:	701a      	strb	r2, [r3, #0]
    2274:	e002      	b.n	227c <STACK_SIZE+0x27c>
							else current_state = working;
    2276:	2200      	movs	r2, #0
    2278:	4b8f      	ldr	r3, [pc, #572]	; (24b8 <STACK_SIZE+0x4b8>)
    227a:	701a      	strb	r2, [r3, #0]
							
							display_flag = true;
    227c:	2201      	movs	r2, #1
    227e:	4b8f      	ldr	r3, [pc, #572]	; (24bc <STACK_SIZE+0x4bc>)
    2280:	701a      	strb	r2, [r3, #0]
							PT_WAIT_WHILE(pt, display_flag);
    2282:	3286      	adds	r2, #134	; 0x86
    2284:	32ff      	adds	r2, #255	; 0xff
    2286:	4b83      	ldr	r3, [pc, #524]	; (2494 <STACK_SIZE+0x494>)
    2288:	801a      	strh	r2, [r3, #0]
    228a:	4b8c      	ldr	r3, [pc, #560]	; (24bc <STACK_SIZE+0x4bc>)
    228c:	781b      	ldrb	r3, [r3, #0]
    228e:	2b00      	cmp	r3, #0
    2290:	d001      	beq.n	2296 <STACK_SIZE+0x296>
    2292:	f7ff fb11 	bl	18b8 <main+0x2c>

							PIDfunctionFinder(PIDTable, PID);
    2296:	4b81      	ldr	r3, [pc, #516]	; (249c <STACK_SIZE+0x49c>)
    2298:	7819      	ldrb	r1, [r3, #0]
    229a:	4b89      	ldr	r3, [pc, #548]	; (24c0 <STACK_SIZE+0x4c0>)
    229c:	6818      	ldr	r0, [r3, #0]
    229e:	4b89      	ldr	r3, [pc, #548]	; (24c4 <STACK_SIZE+0x4c4>)
    22a0:	4798      	blx	r3

							printIHM("\n\n(Envie qualquer mensagem para sair)\n");
    22a2:	4889      	ldr	r0, [pc, #548]	; (24c8 <STACK_SIZE+0x4c8>)
    22a4:	4b74      	ldr	r3, [pc, #464]	; (2478 <STACK_SIZE+0x478>)
    22a6:	4798      	blx	r3
    22a8:	e010      	b.n	22cc <STACK_SIZE+0x2cc>
							while(comReceive(&dataReceived)&&(op == update_pid))
							{
								if(current_state != working)
    22aa:	4b83      	ldr	r3, [pc, #524]	; (24b8 <STACK_SIZE+0x4b8>)
    22ac:	781b      	ldrb	r3, [r3, #0]
    22ae:	2b00      	cmp	r3, #0
    22b0:	d00f      	beq.n	22d2 <STACK_SIZE+0x2d2>
								{
									display_flag = true;
    22b2:	2201      	movs	r2, #1
    22b4:	4b81      	ldr	r3, [pc, #516]	; (24bc <STACK_SIZE+0x4bc>)
    22b6:	701a      	strb	r2, [r3, #0]
									PT_WAIT_WHILE(pt, display_flag);
    22b8:	3290      	adds	r2, #144	; 0x90
    22ba:	32ff      	adds	r2, #255	; 0xff
    22bc:	4b75      	ldr	r3, [pc, #468]	; (2494 <STACK_SIZE+0x494>)
    22be:	801a      	strh	r2, [r3, #0]
    22c0:	4b7e      	ldr	r3, [pc, #504]	; (24bc <STACK_SIZE+0x4bc>)
    22c2:	781b      	ldrb	r3, [r3, #0]
    22c4:	2b00      	cmp	r3, #0
    22c6:	d001      	beq.n	22cc <STACK_SIZE+0x2cc>
    22c8:	f7ff faf6 	bl	18b8 <main+0x2c>
							PT_WAIT_WHILE(pt, display_flag);

							PIDfunctionFinder(PIDTable, PID);

							printIHM("\n\n(Envie qualquer mensagem para sair)\n");
							while(comReceive(&dataReceived)&&(op == update_pid))
    22cc:	4d7f      	ldr	r5, [pc, #508]	; (24cc <STACK_SIZE+0x4cc>)
    22ce:	4e80      	ldr	r6, [pc, #512]	; (24d0 <STACK_SIZE+0x4d0>)
    22d0:	4f6d      	ldr	r7, [pc, #436]	; (2488 <STACK_SIZE+0x488>)
    22d2:	1c28      	adds	r0, r5, #0
    22d4:	47b0      	blx	r6
    22d6:	2800      	cmp	r0, #0
    22d8:	d002      	beq.n	22e0 <STACK_SIZE+0x2e0>
    22da:	783b      	ldrb	r3, [r7, #0]
    22dc:	2b08      	cmp	r3, #8
    22de:	d0e4      	beq.n	22aa <STACK_SIZE+0x2aa>
								{
									display_flag = true;
									PT_WAIT_WHILE(pt, display_flag);
								}
							}
							display_flag = true;
    22e0:	2201      	movs	r2, #1
    22e2:	4b76      	ldr	r3, [pc, #472]	; (24bc <STACK_SIZE+0x4bc>)
    22e4:	701a      	strb	r2, [r3, #0]
							current_state = menu;
    22e6:	3201      	adds	r2, #1
    22e8:	4b73      	ldr	r3, [pc, #460]	; (24b8 <STACK_SIZE+0x4b8>)
    22ea:	701a      	strb	r2, [r3, #0]
							PT_WAIT_WHILE(pt, display_flag);
    22ec:	2296      	movs	r2, #150	; 0x96
    22ee:	32ff      	adds	r2, #255	; 0xff
    22f0:	4b68      	ldr	r3, [pc, #416]	; (2494 <STACK_SIZE+0x494>)
    22f2:	801a      	strh	r2, [r3, #0]
    22f4:	4b71      	ldr	r3, [pc, #452]	; (24bc <STACK_SIZE+0x4bc>)
    22f6:	781b      	ldrb	r3, [r3, #0]
    22f8:	2b00      	cmp	r3, #0
    22fa:	d001      	beq.n	2300 <STACK_SIZE+0x300>
    22fc:	f7ff fadc 	bl	18b8 <main+0x2c>
						}
					}
					
					op = idle;
    2300:	2200      	movs	r2, #0
    2302:	4b61      	ldr	r3, [pc, #388]	; (2488 <STACK_SIZE+0x488>)
    2304:	701a      	strb	r2, [r3, #0]
					comClear();
    2306:	4b73      	ldr	r3, [pc, #460]	; (24d4 <STACK_SIZE+0x4d4>)
    2308:	4798      	blx	r3
					refresh = 1;
    230a:	2201      	movs	r2, #1
    230c:	4b72      	ldr	r3, [pc, #456]	; (24d8 <STACK_SIZE+0x4d8>)
    230e:	701a      	strb	r2, [r3, #0]
    2310:	e32d      	b.n	296e <STACK_SIZE+0x96e>
				}
/*###########*/	else if ((aux == '3') || (op == update_shift))
    2312:	2a33      	cmp	r2, #51	; 0x33
    2314:	d002      	beq.n	231c <STACK_SIZE+0x31c>
    2316:	2b05      	cmp	r3, #5
    2318:	d000      	beq.n	231c <STACK_SIZE+0x31c>
    231a:	e08d      	b.n	2438 <STACK_SIZE+0x438>
				{					
					printIHM("\nSetar Shift-light: (anteriormente escolhido %d)\n(apenas aperte enter caso nao queira trocar)\nNew threshold: ", RPM_Salvo);
    231c:	4b6f      	ldr	r3, [pc, #444]	; (24dc <STACK_SIZE+0x4dc>)
    231e:	8819      	ldrh	r1, [r3, #0]
    2320:	486f      	ldr	r0, [pc, #444]	; (24e0 <STACK_SIZE+0x4e0>)
    2322:	4b55      	ldr	r3, [pc, #340]	; (2478 <STACK_SIZE+0x478>)
    2324:	4798      	blx	r3

					if (op != update_shift)		// se (op == update_shift) deve-se ignorar o recebimento de PIDs pois ja tem um PID solicitado
    2326:	4b58      	ldr	r3, [pc, #352]	; (2488 <STACK_SIZE+0x488>)
    2328:	781b      	ldrb	r3, [r3, #0]
    232a:	2b05      	cmp	r3, #5
    232c:	d100      	bne.n	2330 <STACK_SIZE+0x330>
    232e:	e3c8      	b.n	2ac2 <STACK_SIZE+0xac2>
					{
						arg_receiveString_pt = DEC;
    2330:	2301      	movs	r3, #1
    2332:	4a56      	ldr	r2, [pc, #344]	; (248c <STACK_SIZE+0x48c>)
    2334:	7013      	strb	r3, [r2, #0]
						receiveString_flag = true;
    2336:	4a56      	ldr	r2, [pc, #344]	; (2490 <STACK_SIZE+0x490>)
    2338:	7013      	strb	r3, [r2, #0]
						PT_WAIT_WHILE(pt, receiveString_flag);
    233a:	22a6      	movs	r2, #166	; 0xa6
    233c:	32ff      	adds	r2, #255	; 0xff
    233e:	4b55      	ldr	r3, [pc, #340]	; (2494 <STACK_SIZE+0x494>)
    2340:	801a      	strh	r2, [r3, #0]
    2342:	4b53      	ldr	r3, [pc, #332]	; (2490 <STACK_SIZE+0x490>)
    2344:	781b      	ldrb	r3, [r3, #0]
    2346:	2b00      	cmp	r3, #0
    2348:	d001      	beq.n	234e <STACK_SIZE+0x34e>
    234a:	f7ff fab5 	bl	18b8 <main+0x2c>
						
						if ((result_receiveString_pt != 0) || (op == update_shift))
    234e:	4b52      	ldr	r3, [pc, #328]	; (2498 <STACK_SIZE+0x498>)
    2350:	881b      	ldrh	r3, [r3, #0]
    2352:	2b00      	cmp	r3, #0
    2354:	d103      	bne.n	235e <STACK_SIZE+0x35e>
    2356:	4a4c      	ldr	r2, [pc, #304]	; (2488 <STACK_SIZE+0x488>)
    2358:	7812      	ldrb	r2, [r2, #0]
    235a:	2a05      	cmp	r2, #5
    235c:	d109      	bne.n	2372 <STACK_SIZE+0x372>
						{
							RPM_Salvo = result_receiveString_pt;		// if a new number be choose, save it
    235e:	485f      	ldr	r0, [pc, #380]	; (24dc <STACK_SIZE+0x4dc>)
    2360:	8003      	strh	r3, [r0, #0]
							
							writeFlashMemory(&RPM_Salvo, sizeof(uint16_t), RPM_ADDR_FLASH_MEM);
    2362:	2102      	movs	r1, #2
    2364:	2280      	movs	r2, #128	; 0x80
    2366:	0152      	lsls	r2, r2, #5
    2368:	4b5e      	ldr	r3, [pc, #376]	; (24e4 <STACK_SIZE+0x4e4>)
    236a:	4798      	blx	r3
							
							printIHM("\n\nNova RPM de referencia escolhida\n");
    236c:	485e      	ldr	r0, [pc, #376]	; (24e8 <STACK_SIZE+0x4e8>)
    236e:	4b42      	ldr	r3, [pc, #264]	; (2478 <STACK_SIZE+0x478>)
    2370:	4798      	blx	r3
						}
						
						if (op != idle) break;
    2372:	4b45      	ldr	r3, [pc, #276]	; (2488 <STACK_SIZE+0x488>)
    2374:	781b      	ldrb	r3, [r3, #0]
    2376:	2b00      	cmp	r3, #0
    2378:	d000      	beq.n	237c <STACK_SIZE+0x37c>
    237a:	e2f8      	b.n	296e <STACK_SIZE+0x96e>
						else op = update_shift;
    237c:	2205      	movs	r2, #5
    237e:	4b42      	ldr	r3, [pc, #264]	; (2488 <STACK_SIZE+0x488>)
    2380:	701a      	strb	r2, [r3, #0]
    2382:	e39e      	b.n	2ac2 <STACK_SIZE+0xac2>
					
						while((comReceive(&dataReceived))&&(op == update_shift))      // Enquanto no receber dados da COM
						{
							while(1)
							{
								service_OBD_std_pt = 1;
    2384:	2301      	movs	r3, #1
    2386:	4a47      	ldr	r2, [pc, #284]	; (24a4 <STACK_SIZE+0x4a4>)
    2388:	7013      	strb	r3, [r2, #0]
								pid_OBD_std_pt = 0x0C;
    238a:	210c      	movs	r1, #12
    238c:	4a46      	ldr	r2, [pc, #280]	; (24a8 <STACK_SIZE+0x4a8>)
    238e:	7011      	strb	r1, [r2, #0]
								protocolo_OBD_std_pt = ISO9141;
    2390:	2100      	movs	r1, #0
    2392:	4a46      	ldr	r2, [pc, #280]	; (24ac <STACK_SIZE+0x4ac>)
    2394:	7011      	strb	r1, [r2, #0]
								OBD_std_flag = true;
    2396:	4a46      	ldr	r2, [pc, #280]	; (24b0 <STACK_SIZE+0x4b0>)
    2398:	7013      	strb	r3, [r2, #0]
								
								PT_WAIT_WHILE(pt, OBD_std_flag);		// Request PID of RPM
    239a:	22e0      	movs	r2, #224	; 0xe0
    239c:	0052      	lsls	r2, r2, #1
    239e:	4b3d      	ldr	r3, [pc, #244]	; (2494 <STACK_SIZE+0x494>)
    23a0:	801a      	strh	r2, [r3, #0]
    23a2:	4b43      	ldr	r3, [pc, #268]	; (24b0 <STACK_SIZE+0x4b0>)
    23a4:	781b      	ldrb	r3, [r3, #0]
    23a6:	2b00      	cmp	r3, #0
    23a8:	d001      	beq.n	23ae <STACK_SIZE+0x3ae>
    23aa:	f7ff fa85 	bl	18b8 <main+0x2c>
								
								break;
							}
							if (error) break;
    23ae:	4b41      	ldr	r3, [pc, #260]	; (24b4 <STACK_SIZE+0x4b4>)
    23b0:	781b      	ldrb	r3, [r3, #0]
    23b2:	b25b      	sxtb	r3, r3
    23b4:	2b00      	cmp	r3, #0
    23b6:	d136      	bne.n	2426 <STACK_SIZE+0x426>

							comSend(CLEAR_TERMINAL);    // Command to clear terminal
    23b8:	200c      	movs	r0, #12
    23ba:	4b2d      	ldr	r3, [pc, #180]	; (2470 <STACK_SIZE+0x470>)
    23bc:	4798      	blx	r3

							printIHM("\nShift-light: (Envie qualquer mensagem para sair)\n");
    23be:	484b      	ldr	r0, [pc, #300]	; (24ec <STACK_SIZE+0x4ec>)
    23c0:	4b2d      	ldr	r3, [pc, #180]	; (2478 <STACK_SIZE+0x478>)
    23c2:	4798      	blx	r3
						
							shift_light(&lightShift, &shiftLight, RPM_Salvo);
    23c4:	4b45      	ldr	r3, [pc, #276]	; (24dc <STACK_SIZE+0x4dc>)
    23c6:	881a      	ldrh	r2, [r3, #0]
    23c8:	4849      	ldr	r0, [pc, #292]	; (24f0 <STACK_SIZE+0x4f0>)
    23ca:	494a      	ldr	r1, [pc, #296]	; (24f4 <STACK_SIZE+0x4f4>)
    23cc:	4b4a      	ldr	r3, [pc, #296]	; (24f8 <STACK_SIZE+0x4f8>)
    23ce:	4798      	blx	r3
							
							display_flag = true;
    23d0:	2201      	movs	r2, #1
    23d2:	4b3a      	ldr	r3, [pc, #232]	; (24bc <STACK_SIZE+0x4bc>)
    23d4:	701a      	strb	r2, [r3, #0]
							PT_WAIT_WHILE(pt, display_flag);
    23d6:	22ce      	movs	r2, #206	; 0xce
    23d8:	32ff      	adds	r2, #255	; 0xff
    23da:	4b2e      	ldr	r3, [pc, #184]	; (2494 <STACK_SIZE+0x494>)
    23dc:	801a      	strh	r2, [r3, #0]
    23de:	4b37      	ldr	r3, [pc, #220]	; (24bc <STACK_SIZE+0x4bc>)
    23e0:	781b      	ldrb	r3, [r3, #0]
    23e2:	2b00      	cmp	r3, #0
    23e4:	d001      	beq.n	23ea <STACK_SIZE+0x3ea>
    23e6:	f7ff fa67 	bl	18b8 <main+0x2c>
					}
					if (op == update_shift)
					{
						current_state = shift_mon;
					
						while((comReceive(&dataReceived))&&(op == update_shift))      // Enquanto no receber dados da COM
    23ea:	4838      	ldr	r0, [pc, #224]	; (24cc <STACK_SIZE+0x4cc>)
    23ec:	4b38      	ldr	r3, [pc, #224]	; (24d0 <STACK_SIZE+0x4d0>)
    23ee:	4798      	blx	r3
    23f0:	2800      	cmp	r0, #0
    23f2:	d003      	beq.n	23fc <STACK_SIZE+0x3fc>
    23f4:	4b24      	ldr	r3, [pc, #144]	; (2488 <STACK_SIZE+0x488>)
    23f6:	781b      	ldrb	r3, [r3, #0]
    23f8:	2b05      	cmp	r3, #5
    23fa:	d0c3      	beq.n	2384 <STACK_SIZE+0x384>
							
							display_flag = true;
							PT_WAIT_WHILE(pt, display_flag);
						}
						
						if (!error)
    23fc:	4b2d      	ldr	r3, [pc, #180]	; (24b4 <STACK_SIZE+0x4b4>)
    23fe:	781b      	ldrb	r3, [r3, #0]
    2400:	b25b      	sxtb	r3, r3
    2402:	2b00      	cmp	r3, #0
    2404:	d10f      	bne.n	2426 <STACK_SIZE+0x426>
						{
							current_state = menu;
    2406:	2202      	movs	r2, #2
    2408:	4b2b      	ldr	r3, [pc, #172]	; (24b8 <STACK_SIZE+0x4b8>)
    240a:	701a      	strb	r2, [r3, #0]
							display_flag = true;
    240c:	3a01      	subs	r2, #1
    240e:	4b2b      	ldr	r3, [pc, #172]	; (24bc <STACK_SIZE+0x4bc>)
    2410:	701a      	strb	r2, [r3, #0]
							PT_WAIT_WHILE(pt, display_flag);
    2412:	32d4      	adds	r2, #212	; 0xd4
    2414:	32ff      	adds	r2, #255	; 0xff
    2416:	4b1f      	ldr	r3, [pc, #124]	; (2494 <STACK_SIZE+0x494>)
    2418:	801a      	strh	r2, [r3, #0]
    241a:	4b28      	ldr	r3, [pc, #160]	; (24bc <STACK_SIZE+0x4bc>)
    241c:	781b      	ldrb	r3, [r3, #0]
    241e:	2b00      	cmp	r3, #0
    2420:	d001      	beq.n	2426 <STACK_SIZE+0x426>
    2422:	f7ff fa49 	bl	18b8 <main+0x2c>
						}	
					}
					
					op = idle;
    2426:	2200      	movs	r2, #0
    2428:	4b17      	ldr	r3, [pc, #92]	; (2488 <STACK_SIZE+0x488>)
    242a:	701a      	strb	r2, [r3, #0]
					comClear();
    242c:	4b29      	ldr	r3, [pc, #164]	; (24d4 <STACK_SIZE+0x4d4>)
    242e:	4798      	blx	r3
					refresh = 1;
    2430:	2201      	movs	r2, #1
    2432:	4b29      	ldr	r3, [pc, #164]	; (24d8 <STACK_SIZE+0x4d8>)
    2434:	701a      	strb	r2, [r3, #0]
    2436:	e29a      	b.n	296e <STACK_SIZE+0x96e>
				}
/*###########*/	else if ((aux == '4') || (op == update_vm))
    2438:	2a34      	cmp	r2, #52	; 0x34
    243a:	d002      	beq.n	2442 <STACK_SIZE+0x442>
    243c:	2b03      	cmp	r3, #3
    243e:	d000      	beq.n	2442 <STACK_SIZE+0x442>
    2440:	e138      	b.n	26b4 <STACK_SIZE+0x6b4>
				{
					fastest = 0;
    2442:	2200      	movs	r2, #0
    2444:	4b2d      	ldr	r3, [pc, #180]	; (24fc <STACK_SIZE+0x4fc>)
    2446:	701a      	strb	r2, [r3, #0]
					
					PIDmonitor[0] = 0x0D ;	// PID da velocidade
    2448:	4b2d      	ldr	r3, [pc, #180]	; (2500 <STACK_SIZE+0x500>)
    244a:	210d      	movs	r1, #13
    244c:	7019      	strb	r1, [r3, #0]
					PIDmonitor[1] = 0x05 ;	// PID temperatura
    244e:	3908      	subs	r1, #8
    2450:	7059      	strb	r1, [r3, #1]
					PIDmonitor[3] = 0x00;	// Fim da requisio
    2452:	70da      	strb	r2, [r3, #3]
					
					op = update_vm;
    2454:	3203      	adds	r2, #3
    2456:	4b0c      	ldr	r3, [pc, #48]	; (2488 <STACK_SIZE+0x488>)
    2458:	701a      	strb	r2, [r3, #0]
					current_state = save_vm;
    245a:	3204      	adds	r2, #4
    245c:	4b16      	ldr	r3, [pc, #88]	; (24b8 <STACK_SIZE+0x4b8>)
    245e:	701a      	strb	r2, [r3, #0]
    2460:	e0b8      	b.n	25d4 <STACK_SIZE+0x5d4>
					while((comReceive(&dataReceived))&&(op == update_vm))      // Enquanto no receber dados da COM
					{			
						PIDmonitor[2] = 0x0C ;	// PID RPM
    2462:	220c      	movs	r2, #12
    2464:	4b26      	ldr	r3, [pc, #152]	; (2500 <STACK_SIZE+0x500>)
    2466:	709a      	strb	r2, [r3, #2]
									
						for(loop=0; PIDmonitor[loop] != 0x00; loop++){
    2468:	2200      	movs	r2, #0
    246a:	4b26      	ldr	r3, [pc, #152]	; (2504 <STACK_SIZE+0x504>)
    246c:	801a      	strh	r2, [r3, #0]
    246e:	e069      	b.n	2544 <STACK_SIZE+0x544>
    2470:	000013ed 	.word	0x000013ed
    2474:	0000a68c 	.word	0x0000a68c
    2478:	00001425 	.word	0x00001425
    247c:	0000a6a4 	.word	0x0000a6a4
    2480:	20000388 	.word	0x20000388
    2484:	0000a6bc 	.word	0x0000a6bc
    2488:	2000014f 	.word	0x2000014f
    248c:	20000277 	.word	0x20000277
    2490:	20000276 	.word	0x20000276
    2494:	20000278 	.word	0x20000278
    2498:	20000284 	.word	0x20000284
    249c:	20000274 	.word	0x20000274
    24a0:	0000a6d0 	.word	0x0000a6d0
    24a4:	20000282 	.word	0x20000282
    24a8:	2000024e 	.word	0x2000024e
    24ac:	2000027a 	.word	0x2000027a
    24b0:	2000024f 	.word	0x2000024f
    24b4:	2000014e 	.word	0x2000014e
    24b8:	20000275 	.word	0x20000275
    24bc:	20000389 	.word	0x20000389
    24c0:	200001cc 	.word	0x200001cc
    24c4:	00004001 	.word	0x00004001
    24c8:	0000a6dc 	.word	0x0000a6dc
    24cc:	20000204 	.word	0x20000204
    24d0:	0000144d 	.word	0x0000144d
    24d4:	00001469 	.word	0x00001469
    24d8:	2000014d 	.word	0x2000014d
    24dc:	2000002a 	.word	0x2000002a
    24e0:	0000a704 	.word	0x0000a704
    24e4:	00001489 	.word	0x00001489
    24e8:	0000a774 	.word	0x0000a774
    24ec:	0000a798 	.word	0x0000a798
    24f0:	20000150 	.word	0x20000150
    24f4:	2000014c 	.word	0x2000014c
    24f8:	0000156d 	.word	0x0000156d
    24fc:	20000283 	.word	0x20000283
    2500:	20000254 	.word	0x20000254
    2504:	20000272 	.word	0x20000272
							
							service_OBD_std_pt = 1;
    2508:	2201      	movs	r2, #1
    250a:	49d8      	ldr	r1, [pc, #864]	; (286c <STACK_SIZE+0x86c>)
    250c:	700a      	strb	r2, [r1, #0]
							pid_OBD_std_pt = PIDmonitor[loop];
    250e:	49d8      	ldr	r1, [pc, #864]	; (2870 <STACK_SIZE+0x870>)
    2510:	700b      	strb	r3, [r1, #0]
							protocolo_OBD_std_pt = ISO9141;
    2512:	2100      	movs	r1, #0
    2514:	4bd7      	ldr	r3, [pc, #860]	; (2874 <STACK_SIZE+0x874>)
    2516:	7019      	strb	r1, [r3, #0]
							OBD_std_flag = true;
    2518:	4bd7      	ldr	r3, [pc, #860]	; (2878 <STACK_SIZE+0x878>)
    251a:	701a      	strb	r2, [r3, #0]
							
							PT_WAIT_WHILE(pt, OBD_std_flag);		// Request PID of RPM
    251c:	22f2      	movs	r2, #242	; 0xf2
    251e:	32ff      	adds	r2, #255	; 0xff
    2520:	4bd6      	ldr	r3, [pc, #856]	; (287c <STACK_SIZE+0x87c>)
    2522:	801a      	strh	r2, [r3, #0]
    2524:	4bd4      	ldr	r3, [pc, #848]	; (2878 <STACK_SIZE+0x878>)
    2526:	781b      	ldrb	r3, [r3, #0]
    2528:	2b00      	cmp	r3, #0
    252a:	d001      	beq.n	2530 <STACK_SIZE+0x530>
    252c:	f7ff f9c4 	bl	18b8 <main+0x2c>
							
							if(error) break;
    2530:	4bd3      	ldr	r3, [pc, #844]	; (2880 <STACK_SIZE+0x880>)
    2532:	781b      	ldrb	r3, [r3, #0]
    2534:	b25b      	sxtb	r3, r3
    2536:	2b00      	cmp	r3, #0
    2538:	d000      	beq.n	253c <STACK_SIZE+0x53c>
    253a:	e2d7      	b.n	2aec <STACK_SIZE+0xaec>
					current_state = save_vm;
					while((comReceive(&dataReceived))&&(op == update_vm))      // Enquanto no receber dados da COM
					{			
						PIDmonitor[2] = 0x0C ;	// PID RPM
									
						for(loop=0; PIDmonitor[loop] != 0x00; loop++){
    253c:	4ad1      	ldr	r2, [pc, #836]	; (2884 <STACK_SIZE+0x884>)
    253e:	8813      	ldrh	r3, [r2, #0]
    2540:	3301      	adds	r3, #1
    2542:	8013      	strh	r3, [r2, #0]
    2544:	4bcf      	ldr	r3, [pc, #828]	; (2884 <STACK_SIZE+0x884>)
    2546:	881b      	ldrh	r3, [r3, #0]
    2548:	4acf      	ldr	r2, [pc, #828]	; (2888 <STACK_SIZE+0x888>)
    254a:	5cd3      	ldrb	r3, [r2, r3]
    254c:	2b00      	cmp	r3, #0
    254e:	d1db      	bne.n	2508 <STACK_SIZE+0x508>
							
							PT_WAIT_WHILE(pt, OBD_std_flag);		// Request PID of RPM
							
							if(error) break;
						}
						if (error) break;
    2550:	4bcb      	ldr	r3, [pc, #812]	; (2880 <STACK_SIZE+0x880>)
    2552:	781b      	ldrb	r3, [r3, #0]
    2554:	b25b      	sxtb	r3, r3
    2556:	2b00      	cmp	r3, #0
    2558:	d000      	beq.n	255c <STACK_SIZE+0x55c>
    255a:	e2c7      	b.n	2aec <STACK_SIZE+0xaec>
						
						comSend(CLEAR_TERMINAL);    // Command to clear terminal
    255c:	200c      	movs	r0, #12
    255e:	4bcb      	ldr	r3, [pc, #812]	; (288c <STACK_SIZE+0x88c>)
    2560:	4798      	blx	r3

						printIHM("\nSpeed-Monitor: (Tecle S para salvar ou qualquer outra tecla para sair)\n");
    2562:	48cb      	ldr	r0, [pc, #812]	; (2890 <STACK_SIZE+0x890>)
    2564:	4bcb      	ldr	r3, [pc, #812]	; (2894 <STACK_SIZE+0x894>)
    2566:	4798      	blx	r3
						
						if (PIDTable[0x0D]->data[0] > fastest) fastest = PIDTable[0x0D]->data[0];		// If has a new larger speed save it!
    2568:	4bcb      	ldr	r3, [pc, #812]	; (2898 <STACK_SIZE+0x898>)
    256a:	681b      	ldr	r3, [r3, #0]
    256c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    256e:	681b      	ldr	r3, [r3, #0]
    2570:	781b      	ldrb	r3, [r3, #0]
    2572:	4aca      	ldr	r2, [pc, #808]	; (289c <STACK_SIZE+0x89c>)
    2574:	7812      	ldrb	r2, [r2, #0]
    2576:	429a      	cmp	r2, r3
    2578:	d201      	bcs.n	257e <STACK_SIZE+0x57e>
    257a:	4ac8      	ldr	r2, [pc, #800]	; (289c <STACK_SIZE+0x89c>)
    257c:	7013      	strb	r3, [r2, #0]
						
						printIHM("Velocidade maxima: %d km/h\n", fastest);
    257e:	4bc7      	ldr	r3, [pc, #796]	; (289c <STACK_SIZE+0x89c>)
    2580:	7819      	ldrb	r1, [r3, #0]
    2582:	48c7      	ldr	r0, [pc, #796]	; (28a0 <STACK_SIZE+0x8a0>)
    2584:	4bc3      	ldr	r3, [pc, #780]	; (2894 <STACK_SIZE+0x894>)
    2586:	4798      	blx	r3
						
						PIDmonitor[2] = 0x00;				// take out the RPM request
    2588:	2300      	movs	r3, #0
    258a:	4abf      	ldr	r2, [pc, #764]	; (2888 <STACK_SIZE+0x888>)
    258c:	7093      	strb	r3, [r2, #2]
						
						for(loop=0; PIDmonitor[loop] != 0x00; loop++)		// Display the functions required
    258e:	4abd      	ldr	r2, [pc, #756]	; (2884 <STACK_SIZE+0x884>)
    2590:	8013      	strh	r3, [r2, #0]
    2592:	4ebd      	ldr	r6, [pc, #756]	; (2888 <STACK_SIZE+0x888>)
    2594:	1c15      	adds	r5, r2, #0
							PIDfunctionFinder(PIDTable, PIDmonitor[loop]);
    2596:	4fc0      	ldr	r7, [pc, #768]	; (2898 <STACK_SIZE+0x898>)
    2598:	e006      	b.n	25a8 <STACK_SIZE+0x5a8>
    259a:	6838      	ldr	r0, [r7, #0]
    259c:	4bc1      	ldr	r3, [pc, #772]	; (28a4 <STACK_SIZE+0x8a4>)
    259e:	4798      	blx	r3
						
						printIHM("Velocidade maxima: %d km/h\n", fastest);
						
						PIDmonitor[2] = 0x00;				// take out the RPM request
						
						for(loop=0; PIDmonitor[loop] != 0x00; loop++)		// Display the functions required
    25a0:	4ab8      	ldr	r2, [pc, #736]	; (2884 <STACK_SIZE+0x884>)
    25a2:	8813      	ldrh	r3, [r2, #0]
    25a4:	3301      	adds	r3, #1
    25a6:	8013      	strh	r3, [r2, #0]
    25a8:	882b      	ldrh	r3, [r5, #0]
    25aa:	5cf1      	ldrb	r1, [r6, r3]
    25ac:	2900      	cmp	r1, #0
    25ae:	d1f4      	bne.n	259a <STACK_SIZE+0x59a>
							PIDfunctionFinder(PIDTable, PIDmonitor[loop]);
						
						shift_light(&lightShift, &shiftLight, RPM_Salvo);
    25b0:	4bbd      	ldr	r3, [pc, #756]	; (28a8 <STACK_SIZE+0x8a8>)
    25b2:	881a      	ldrh	r2, [r3, #0]
    25b4:	48bd      	ldr	r0, [pc, #756]	; (28ac <STACK_SIZE+0x8ac>)
    25b6:	49be      	ldr	r1, [pc, #760]	; (28b0 <STACK_SIZE+0x8b0>)
    25b8:	4bbe      	ldr	r3, [pc, #760]	; (28b4 <STACK_SIZE+0x8b4>)
    25ba:	4798      	blx	r3
						
						display_flag = true;
    25bc:	2201      	movs	r2, #1
    25be:	4bbe      	ldr	r3, [pc, #760]	; (28b8 <STACK_SIZE+0x8b8>)
    25c0:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, display_flag);
    25c2:	4abe      	ldr	r2, [pc, #760]	; (28bc <STACK_SIZE+0x8bc>)
    25c4:	4bad      	ldr	r3, [pc, #692]	; (287c <STACK_SIZE+0x87c>)
    25c6:	801a      	strh	r2, [r3, #0]
    25c8:	4bbb      	ldr	r3, [pc, #748]	; (28b8 <STACK_SIZE+0x8b8>)
    25ca:	781b      	ldrb	r3, [r3, #0]
    25cc:	2b00      	cmp	r3, #0
    25ce:	d001      	beq.n	25d4 <STACK_SIZE+0x5d4>
    25d0:	f7ff f972 	bl	18b8 <main+0x2c>
					PIDmonitor[1] = 0x05 ;	// PID temperatura
					PIDmonitor[3] = 0x00;	// Fim da requisio
					
					op = update_vm;
					current_state = save_vm;
					while((comReceive(&dataReceived))&&(op == update_vm))      // Enquanto no receber dados da COM
    25d4:	48ba      	ldr	r0, [pc, #744]	; (28c0 <STACK_SIZE+0x8c0>)
    25d6:	4bbb      	ldr	r3, [pc, #748]	; (28c4 <STACK_SIZE+0x8c4>)
    25d8:	4798      	blx	r3
    25da:	2800      	cmp	r0, #0
    25dc:	d004      	beq.n	25e8 <STACK_SIZE+0x5e8>
    25de:	4bba      	ldr	r3, [pc, #744]	; (28c8 <STACK_SIZE+0x8c8>)
    25e0:	781b      	ldrb	r3, [r3, #0]
    25e2:	2b03      	cmp	r3, #3
    25e4:	d100      	bne.n	25e8 <STACK_SIZE+0x5e8>
    25e6:	e73c      	b.n	2462 <STACK_SIZE+0x462>
						
						display_flag = true;
						PT_WAIT_WHILE(pt, display_flag);

					}
					if(((dataReceived == 's')||(dataReceived == 'S')||(op == write_vm)) && (!error))
    25e8:	4bb5      	ldr	r3, [pc, #724]	; (28c0 <STACK_SIZE+0x8c0>)
    25ea:	781b      	ldrb	r3, [r3, #0]
    25ec:	2220      	movs	r2, #32
    25ee:	4393      	bics	r3, r2
    25f0:	2b53      	cmp	r3, #83	; 0x53
    25f2:	d003      	beq.n	25fc <STACK_SIZE+0x5fc>
    25f4:	4bb4      	ldr	r3, [pc, #720]	; (28c8 <STACK_SIZE+0x8c8>)
    25f6:	781b      	ldrb	r3, [r3, #0]
    25f8:	2b04      	cmp	r3, #4
    25fa:	d13e      	bne.n	267a <STACK_SIZE+0x67a>
    25fc:	4ba0      	ldr	r3, [pc, #640]	; (2880 <STACK_SIZE+0x880>)
    25fe:	781b      	ldrb	r3, [r3, #0]
    2600:	b25b      	sxtb	r3, r3
    2602:	2b00      	cmp	r3, #0
    2604:	d14d      	bne.n	26a2 <STACK_SIZE+0x6a2>
					{
						if((moreSpeed.last) == ((moreSpeed.first+1)%SIZE_VEC_SPEED))	// Caso no tenha mais espao no vetor, perde a mais antiga velocidade salva
    2606:	4bb1      	ldr	r3, [pc, #708]	; (28cc <STACK_SIZE+0x8cc>)
    2608:	8add      	ldrh	r5, [r3, #22]
    260a:	8a98      	ldrh	r0, [r3, #20]
    260c:	3001      	adds	r0, #1
    260e:	210a      	movs	r1, #10
    2610:	4baf      	ldr	r3, [pc, #700]	; (28d0 <STACK_SIZE+0x8d0>)
    2612:	4798      	blx	r3
    2614:	1c0e      	adds	r6, r1, #0
    2616:	428d      	cmp	r5, r1
    2618:	d105      	bne.n	2626 <STACK_SIZE+0x626>
						moreSpeed.last = (moreSpeed.last+1)%SIZE_VEC_SPEED;
    261a:	1c68      	adds	r0, r5, #1
    261c:	210a      	movs	r1, #10
    261e:	4bac      	ldr	r3, [pc, #688]	; (28d0 <STACK_SIZE+0x8d0>)
    2620:	4798      	blx	r3
    2622:	4baa      	ldr	r3, [pc, #680]	; (28cc <STACK_SIZE+0x8cc>)
    2624:	82d9      	strh	r1, [r3, #22]
						
						if (!moreSpeed.empty) moreSpeed.first = (moreSpeed.first+1)%SIZE_VEC_SPEED; // if not empty, change the first position
    2626:	4ba9      	ldr	r3, [pc, #676]	; (28cc <STACK_SIZE+0x8cc>)
    2628:	8b1b      	ldrh	r3, [r3, #24]
    262a:	2b00      	cmp	r3, #0
    262c:	d101      	bne.n	2632 <STACK_SIZE+0x632>
    262e:	4ba7      	ldr	r3, [pc, #668]	; (28cc <STACK_SIZE+0x8cc>)
    2630:	829e      	strh	r6, [r3, #20]
						moreSpeed.speed[moreSpeed.first] = fastest;
    2632:	48a6      	ldr	r0, [pc, #664]	; (28cc <STACK_SIZE+0x8cc>)
    2634:	8a83      	ldrh	r3, [r0, #20]
    2636:	005b      	lsls	r3, r3, #1
    2638:	4e98      	ldr	r6, [pc, #608]	; (289c <STACK_SIZE+0x89c>)
    263a:	7832      	ldrb	r2, [r6, #0]
    263c:	521a      	strh	r2, [r3, r0]
						
						moreSpeed.empty = 0;
    263e:	2500      	movs	r5, #0
    2640:	8305      	strh	r5, [r0, #24]
						
						writeFlashMemory(&moreSpeed, sizeof(improveSpeed), MORESPEED_ADDR_FLASH_MEM);
    2642:	211a      	movs	r1, #26
    2644:	2280      	movs	r2, #128	; 0x80
    2646:	0192      	lsls	r2, r2, #6
    2648:	4ba2      	ldr	r3, [pc, #648]	; (28d4 <STACK_SIZE+0x8d4>)
    264a:	4798      	blx	r3
						
						printIHM("Nova velocidade salva %d", fastest);
    264c:	7831      	ldrb	r1, [r6, #0]
    264e:	48a2      	ldr	r0, [pc, #648]	; (28d8 <STACK_SIZE+0x8d8>)
    2650:	4b90      	ldr	r3, [pc, #576]	; (2894 <STACK_SIZE+0x894>)
    2652:	4798      	blx	r3
						delay_ms(1000);
    2654:	1c28      	adds	r0, r5, #0
    2656:	4ba1      	ldr	r3, [pc, #644]	; (28dc <STACK_SIZE+0x8dc>)
    2658:	4798      	blx	r3
    265a:	1c29      	adds	r1, r5, #0
    265c:	22fa      	movs	r2, #250	; 0xfa
    265e:	0092      	lsls	r2, r2, #2
    2660:	2300      	movs	r3, #0
    2662:	4d9f      	ldr	r5, [pc, #636]	; (28e0 <STACK_SIZE+0x8e0>)
    2664:	47a8      	blx	r5
    2666:	4a9f      	ldr	r2, [pc, #636]	; (28e4 <STACK_SIZE+0x8e4>)
    2668:	2300      	movs	r3, #0
    266a:	1880      	adds	r0, r0, r2
    266c:	4159      	adcs	r1, r3
    266e:	4a9e      	ldr	r2, [pc, #632]	; (28e8 <STACK_SIZE+0x8e8>)
    2670:	2300      	movs	r3, #0
    2672:	4d9e      	ldr	r5, [pc, #632]	; (28ec <STACK_SIZE+0x8ec>)
    2674:	47a8      	blx	r5
    2676:	4b9e      	ldr	r3, [pc, #632]	; (28f0 <STACK_SIZE+0x8f0>)
    2678:	4798      	blx	r3
					}
					
					if (!error)
    267a:	4b81      	ldr	r3, [pc, #516]	; (2880 <STACK_SIZE+0x880>)
    267c:	781b      	ldrb	r3, [r3, #0]
    267e:	b25b      	sxtb	r3, r3
    2680:	2b00      	cmp	r3, #0
    2682:	d10e      	bne.n	26a2 <STACK_SIZE+0x6a2>
					{
						display_flag = true;
    2684:	2201      	movs	r2, #1
    2686:	4b8c      	ldr	r3, [pc, #560]	; (28b8 <STACK_SIZE+0x8b8>)
    2688:	701a      	strb	r2, [r3, #0]
						current_state = menu;
    268a:	3201      	adds	r2, #1
    268c:	4b99      	ldr	r3, [pc, #612]	; (28f4 <STACK_SIZE+0x8f4>)
    268e:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, display_flag);
    2690:	4a99      	ldr	r2, [pc, #612]	; (28f8 <STACK_SIZE+0x8f8>)
    2692:	4b7a      	ldr	r3, [pc, #488]	; (287c <STACK_SIZE+0x87c>)
    2694:	801a      	strh	r2, [r3, #0]
    2696:	4b88      	ldr	r3, [pc, #544]	; (28b8 <STACK_SIZE+0x8b8>)
    2698:	781b      	ldrb	r3, [r3, #0]
    269a:	2b00      	cmp	r3, #0
    269c:	d001      	beq.n	26a2 <STACK_SIZE+0x6a2>
    269e:	f7ff f90b 	bl	18b8 <main+0x2c>
					}
					
					op = idle;
    26a2:	2200      	movs	r2, #0
    26a4:	4b88      	ldr	r3, [pc, #544]	; (28c8 <STACK_SIZE+0x8c8>)
    26a6:	701a      	strb	r2, [r3, #0]
					comClear();
    26a8:	4b94      	ldr	r3, [pc, #592]	; (28fc <STACK_SIZE+0x8fc>)
    26aa:	4798      	blx	r3
					refresh = 1;
    26ac:	2201      	movs	r2, #1
    26ae:	4b94      	ldr	r3, [pc, #592]	; (2900 <STACK_SIZE+0x900>)
    26b0:	701a      	strb	r2, [r3, #0]
    26b2:	e15c      	b.n	296e <STACK_SIZE+0x96e>
				}
/*###########*/ else if ((aux == '5') || (op == update_vtable))
    26b4:	2a35      	cmp	r2, #53	; 0x35
    26b6:	d002      	beq.n	26be <STACK_SIZE+0x6be>
    26b8:	2b02      	cmp	r3, #2
    26ba:	d000      	beq.n	26be <STACK_SIZE+0x6be>
    26bc:	e093      	b.n	27e6 <STACK_SIZE+0x7e6>
				{
					printIHM("\nVelocidades salvas: (Pressione 'C' para limpar a memoria)\n\n");
    26be:	4891      	ldr	r0, [pc, #580]	; (2904 <STACK_SIZE+0x904>)
    26c0:	4b74      	ldr	r3, [pc, #464]	; (2894 <STACK_SIZE+0x894>)
    26c2:	4798      	blx	r3
					if (moreSpeed.empty) printIHM("Nao ha dados salvos\n");
    26c4:	4b81      	ldr	r3, [pc, #516]	; (28cc <STACK_SIZE+0x8cc>)
    26c6:	8b1b      	ldrh	r3, [r3, #24]
    26c8:	2b00      	cmp	r3, #0
    26ca:	d003      	beq.n	26d4 <STACK_SIZE+0x6d4>
    26cc:	488e      	ldr	r0, [pc, #568]	; (2908 <STACK_SIZE+0x908>)
    26ce:	4b71      	ldr	r3, [pc, #452]	; (2894 <STACK_SIZE+0x894>)
    26d0:	4798      	blx	r3
    26d2:	e023      	b.n	271c <STACK_SIZE+0x71c>
					else
					{
						uint16_t loop = moreSpeed.first;
    26d4:	4b7d      	ldr	r3, [pc, #500]	; (28cc <STACK_SIZE+0x8cc>)
    26d6:	8a9d      	ldrh	r5, [r3, #20]
						uint16_t loop2 = 1;
    26d8:	2601      	movs	r6, #1
						do
						{
							printIHM("%d) %d km/h\n", loop2, moreSpeed.speed[loop]);
    26da:	4b8c      	ldr	r3, [pc, #560]	; (290c <STACK_SIZE+0x90c>)
    26dc:	4699      	mov	r9, r3
							loop2++;
							loop = (SIZE_VEC_SPEED-1) - (SIZE_VEC_SPEED-loop)%SIZE_VEC_SPEED;
    26de:	270a      	movs	r7, #10
    26e0:	2309      	movs	r3, #9
    26e2:	4698      	mov	r8, r3
					{
						uint16_t loop = moreSpeed.first;
						uint16_t loop2 = 1;
						do
						{
							printIHM("%d) %d km/h\n", loop2, moreSpeed.speed[loop]);
    26e4:	4b79      	ldr	r3, [pc, #484]	; (28cc <STACK_SIZE+0x8cc>)
    26e6:	469b      	mov	fp, r3
    26e8:	006b      	lsls	r3, r5, #1
    26ea:	465a      	mov	r2, fp
    26ec:	5a9a      	ldrh	r2, [r3, r2]
    26ee:	4648      	mov	r0, r9
    26f0:	1c31      	adds	r1, r6, #0
    26f2:	4b68      	ldr	r3, [pc, #416]	; (2894 <STACK_SIZE+0x894>)
    26f4:	4798      	blx	r3
							loop2++;
    26f6:	3601      	adds	r6, #1
    26f8:	b2b6      	uxth	r6, r6
							loop = (SIZE_VEC_SPEED-1) - (SIZE_VEC_SPEED-loop)%SIZE_VEC_SPEED;
    26fa:	1b78      	subs	r0, r7, r5
    26fc:	4b74      	ldr	r3, [pc, #464]	; (28d0 <STACK_SIZE+0x8d0>)
    26fe:	469a      	mov	sl, r3
    2700:	1c39      	adds	r1, r7, #0
    2702:	4798      	blx	r3
    2704:	4643      	mov	r3, r8
    2706:	1a5d      	subs	r5, r3, r1
    2708:	b2ad      	uxth	r5, r5
							
						} while (loop != (SIZE_VEC_SPEED-1) - (SIZE_VEC_SPEED-moreSpeed.last)%SIZE_VEC_SPEED);
    270a:	465b      	mov	r3, fp
    270c:	8ad8      	ldrh	r0, [r3, #22]
    270e:	1a38      	subs	r0, r7, r0
    2710:	1c39      	adds	r1, r7, #0
    2712:	47d0      	blx	sl
    2714:	4643      	mov	r3, r8
    2716:	1a59      	subs	r1, r3, r1
    2718:	428d      	cmp	r5, r1
    271a:	d1e3      	bne.n	26e4 <STACK_SIZE+0x6e4>
					}
					
					op = update_vtable;
    271c:	2202      	movs	r2, #2
    271e:	4b6a      	ldr	r3, [pc, #424]	; (28c8 <STACK_SIZE+0x8c8>)
    2720:	701a      	strb	r2, [r3, #0]
					current_state = load_v1;
    2722:	3202      	adds	r2, #2
    2724:	4b73      	ldr	r3, [pc, #460]	; (28f4 <STACK_SIZE+0x8f4>)
    2726:	701a      	strb	r2, [r3, #0]
    2728:	e00b      	b.n	2742 <STACK_SIZE+0x742>
					while((comReceive(&dataReceived)&&(op != erase_vtable))&&((current_state == load_v1)||(current_state == load_v2)))     // Enquanto no receber dados da COM
					{
						display_flag = true;
    272a:	2201      	movs	r2, #1
    272c:	4b62      	ldr	r3, [pc, #392]	; (28b8 <STACK_SIZE+0x8b8>)
    272e:	701a      	strb	r2, [r3, #0]
						PT_WAIT_WHILE(pt, display_flag);
    2730:	4a77      	ldr	r2, [pc, #476]	; (2910 <STACK_SIZE+0x910>)
    2732:	4b52      	ldr	r3, [pc, #328]	; (287c <STACK_SIZE+0x87c>)
    2734:	801a      	strh	r2, [r3, #0]
    2736:	4b60      	ldr	r3, [pc, #384]	; (28b8 <STACK_SIZE+0x8b8>)
    2738:	781b      	ldrb	r3, [r3, #0]
    273a:	2b00      	cmp	r3, #0
    273c:	d001      	beq.n	2742 <STACK_SIZE+0x742>
    273e:	f7ff f8bb 	bl	18b8 <main+0x2c>
						} while (loop != (SIZE_VEC_SPEED-1) - (SIZE_VEC_SPEED-moreSpeed.last)%SIZE_VEC_SPEED);
					}
					
					op = update_vtable;
					current_state = load_v1;
					while((comReceive(&dataReceived)&&(op != erase_vtable))&&((current_state == load_v1)||(current_state == load_v2)))     // Enquanto no receber dados da COM
    2742:	485f      	ldr	r0, [pc, #380]	; (28c0 <STACK_SIZE+0x8c0>)
    2744:	4b5f      	ldr	r3, [pc, #380]	; (28c4 <STACK_SIZE+0x8c4>)
    2746:	4798      	blx	r3
    2748:	2800      	cmp	r0, #0
    274a:	d008      	beq.n	275e <STACK_SIZE+0x75e>
    274c:	4b5e      	ldr	r3, [pc, #376]	; (28c8 <STACK_SIZE+0x8c8>)
    274e:	781b      	ldrb	r3, [r3, #0]
    2750:	2b06      	cmp	r3, #6
    2752:	d004      	beq.n	275e <STACK_SIZE+0x75e>
    2754:	4b67      	ldr	r3, [pc, #412]	; (28f4 <STACK_SIZE+0x8f4>)
    2756:	781b      	ldrb	r3, [r3, #0]
    2758:	3b04      	subs	r3, #4
    275a:	2b01      	cmp	r3, #1
    275c:	d9e5      	bls.n	272a <STACK_SIZE+0x72a>
					{
						display_flag = true;
						PT_WAIT_WHILE(pt, display_flag);
					}
					
					if((dataReceived == 'c')||(dataReceived == 'C')||(op == erase_vtable))
    275e:	4b58      	ldr	r3, [pc, #352]	; (28c0 <STACK_SIZE+0x8c0>)
    2760:	781b      	ldrb	r3, [r3, #0]
    2762:	2220      	movs	r2, #32
    2764:	4393      	bics	r3, r2
    2766:	2b43      	cmp	r3, #67	; 0x43
    2768:	d003      	beq.n	2772 <STACK_SIZE+0x772>
    276a:	4b57      	ldr	r3, [pc, #348]	; (28c8 <STACK_SIZE+0x8c8>)
    276c:	781b      	ldrb	r3, [r3, #0]
    276e:	2b06      	cmp	r3, #6
    2770:	d120      	bne.n	27b4 <STACK_SIZE+0x7b4>
					{
						moreSpeed.first = 0;
    2772:	4856      	ldr	r0, [pc, #344]	; (28cc <STACK_SIZE+0x8cc>)
    2774:	2500      	movs	r5, #0
    2776:	8285      	strh	r5, [r0, #20]
						moreSpeed.last = 0;
    2778:	82c5      	strh	r5, [r0, #22]
						moreSpeed.empty = 1;
    277a:	2301      	movs	r3, #1
    277c:	8303      	strh	r3, [r0, #24]
						
						writeFlashMemory(&moreSpeed, sizeof(improveSpeed), MORESPEED_ADDR_FLASH_MEM);
    277e:	211a      	movs	r1, #26
    2780:	2280      	movs	r2, #128	; 0x80
    2782:	0192      	lsls	r2, r2, #6
    2784:	4b53      	ldr	r3, [pc, #332]	; (28d4 <STACK_SIZE+0x8d4>)
    2786:	4798      	blx	r3
						
						printIHM("\nTodas velocidade salvas foram apagadas");
    2788:	4862      	ldr	r0, [pc, #392]	; (2914 <STACK_SIZE+0x914>)
    278a:	4b42      	ldr	r3, [pc, #264]	; (2894 <STACK_SIZE+0x894>)
    278c:	4798      	blx	r3
						delay_ms(1000);
    278e:	1c28      	adds	r0, r5, #0
    2790:	4b52      	ldr	r3, [pc, #328]	; (28dc <STACK_SIZE+0x8dc>)
    2792:	4798      	blx	r3
    2794:	1c29      	adds	r1, r5, #0
    2796:	22fa      	movs	r2, #250	; 0xfa
    2798:	0092      	lsls	r2, r2, #2
    279a:	2300      	movs	r3, #0
    279c:	4d50      	ldr	r5, [pc, #320]	; (28e0 <STACK_SIZE+0x8e0>)
    279e:	47a8      	blx	r5
    27a0:	4a50      	ldr	r2, [pc, #320]	; (28e4 <STACK_SIZE+0x8e4>)
    27a2:	2300      	movs	r3, #0
    27a4:	1880      	adds	r0, r0, r2
    27a6:	4159      	adcs	r1, r3
    27a8:	4a4f      	ldr	r2, [pc, #316]	; (28e8 <STACK_SIZE+0x8e8>)
    27aa:	2300      	movs	r3, #0
    27ac:	4d4f      	ldr	r5, [pc, #316]	; (28ec <STACK_SIZE+0x8ec>)
    27ae:	47a8      	blx	r5
    27b0:	4b4f      	ldr	r3, [pc, #316]	; (28f0 <STACK_SIZE+0x8f0>)
    27b2:	4798      	blx	r3
					}
					
					current_state = menu;
    27b4:	2202      	movs	r2, #2
    27b6:	4b4f      	ldr	r3, [pc, #316]	; (28f4 <STACK_SIZE+0x8f4>)
    27b8:	701a      	strb	r2, [r3, #0]
					display_flag = true;
    27ba:	3a01      	subs	r2, #1
    27bc:	4b3e      	ldr	r3, [pc, #248]	; (28b8 <STACK_SIZE+0x8b8>)
    27be:	701a      	strb	r2, [r3, #0]
					PT_WAIT_WHILE(pt, display_flag);
    27c0:	2293      	movs	r2, #147	; 0x93
    27c2:	0092      	lsls	r2, r2, #2
    27c4:	4b2d      	ldr	r3, [pc, #180]	; (287c <STACK_SIZE+0x87c>)
    27c6:	801a      	strh	r2, [r3, #0]
    27c8:	4b3b      	ldr	r3, [pc, #236]	; (28b8 <STACK_SIZE+0x8b8>)
    27ca:	781b      	ldrb	r3, [r3, #0]
    27cc:	2b00      	cmp	r3, #0
    27ce:	d001      	beq.n	27d4 <STACK_SIZE+0x7d4>
    27d0:	f7ff f872 	bl	18b8 <main+0x2c>
					
					op = idle;
    27d4:	2200      	movs	r2, #0
    27d6:	4b3c      	ldr	r3, [pc, #240]	; (28c8 <STACK_SIZE+0x8c8>)
    27d8:	701a      	strb	r2, [r3, #0]
					comClear();
    27da:	4b48      	ldr	r3, [pc, #288]	; (28fc <STACK_SIZE+0x8fc>)
    27dc:	4798      	blx	r3
					refresh = 1;
    27de:	2201      	movs	r2, #1
    27e0:	4b47      	ldr	r3, [pc, #284]	; (2900 <STACK_SIZE+0x900>)
    27e2:	701a      	strb	r2, [r3, #0]
    27e4:	e0c3      	b.n	296e <STACK_SIZE+0x96e>
				}
/*###########*/	else if ((aux == 'r')||(aux == 'R')||(op == reset))
    27e6:	2120      	movs	r1, #32
    27e8:	1c10      	adds	r0, r2, #0
    27ea:	4388      	bics	r0, r1
    27ec:	2852      	cmp	r0, #82	; 0x52
    27ee:	d001      	beq.n	27f4 <STACK_SIZE+0x7f4>
    27f0:	2b01      	cmp	r3, #1
    27f2:	d11c      	bne.n	282e <STACK_SIZE+0x82e>
				{
					current_state = working;
    27f4:	2200      	movs	r2, #0
    27f6:	4b3f      	ldr	r3, [pc, #252]	; (28f4 <STACK_SIZE+0x8f4>)
    27f8:	701a      	strb	r2, [r3, #0]
					display_flag = true;
    27fa:	3201      	adds	r2, #1
    27fc:	4b2e      	ldr	r3, [pc, #184]	; (28b8 <STACK_SIZE+0x8b8>)
    27fe:	701a      	strb	r2, [r3, #0]
					PT_WAIT_WHILE(pt, display_flag);
    2800:	4a45      	ldr	r2, [pc, #276]	; (2918 <STACK_SIZE+0x918>)
    2802:	4b1e      	ldr	r3, [pc, #120]	; (287c <STACK_SIZE+0x87c>)
    2804:	801a      	strh	r2, [r3, #0]
    2806:	4b2c      	ldr	r3, [pc, #176]	; (28b8 <STACK_SIZE+0x8b8>)
    2808:	781b      	ldrb	r3, [r3, #0]
    280a:	2b00      	cmp	r3, #0
    280c:	d001      	beq.n	2812 <STACK_SIZE+0x812>
    280e:	f7ff f853 	bl	18b8 <main+0x2c>
					
					printIHM("\nReiniciando comunicacao\n");
    2812:	4842      	ldr	r0, [pc, #264]	; (291c <STACK_SIZE+0x91c>)
    2814:	4b1f      	ldr	r3, [pc, #124]	; (2894 <STACK_SIZE+0x894>)
    2816:	4798      	blx	r3
					op = idle;
    2818:	2200      	movs	r2, #0
    281a:	4b2b      	ldr	r3, [pc, #172]	; (28c8 <STACK_SIZE+0x8c8>)
    281c:	701a      	strb	r2, [r3, #0]
					comClear();
    281e:	4b37      	ldr	r3, [pc, #220]	; (28fc <STACK_SIZE+0x8fc>)
    2820:	4798      	blx	r3
					restart = 1;
    2822:	2301      	movs	r3, #1
    2824:	4a3e      	ldr	r2, [pc, #248]	; (2920 <STACK_SIZE+0x920>)
    2826:	7013      	strb	r3, [r2, #0]
					refresh = 1;
    2828:	4a35      	ldr	r2, [pc, #212]	; (2900 <STACK_SIZE+0x900>)
    282a:	7013      	strb	r3, [r2, #0]
    282c:	e09f      	b.n	296e <STACK_SIZE+0x96e>
				}
/*###########*/	else if ((aux == 'c')||(aux == 'C'))
    282e:	2843      	cmp	r0, #67	; 0x43
    2830:	d17c      	bne.n	292c <STACK_SIZE+0x92c>
				{
					current_state = working;
    2832:	2200      	movs	r2, #0
    2834:	4b2f      	ldr	r3, [pc, #188]	; (28f4 <STACK_SIZE+0x8f4>)
    2836:	701a      	strb	r2, [r3, #0]
					display_flag = true;
    2838:	3201      	adds	r2, #1
    283a:	4b1f      	ldr	r3, [pc, #124]	; (28b8 <STACK_SIZE+0x8b8>)
    283c:	701a      	strb	r2, [r3, #0]
					PT_WAIT_WHILE(pt, display_flag);
    283e:	4a39      	ldr	r2, [pc, #228]	; (2924 <STACK_SIZE+0x924>)
    2840:	4b0e      	ldr	r3, [pc, #56]	; (287c <STACK_SIZE+0x87c>)
    2842:	801a      	strh	r2, [r3, #0]
    2844:	4b1c      	ldr	r3, [pc, #112]	; (28b8 <STACK_SIZE+0x8b8>)
    2846:	781b      	ldrb	r3, [r3, #0]
    2848:	2b00      	cmp	r3, #0
    284a:	d001      	beq.n	2850 <STACK_SIZE+0x850>
    284c:	f7ff f834 	bl	18b8 <main+0x2c>
					
					setDefaultValues();
    2850:	4b35      	ldr	r3, [pc, #212]	; (2928 <STACK_SIZE+0x928>)
    2852:	4798      	blx	r3
					
					op = idle;
    2854:	2200      	movs	r2, #0
    2856:	4b1c      	ldr	r3, [pc, #112]	; (28c8 <STACK_SIZE+0x8c8>)
    2858:	701a      	strb	r2, [r3, #0]
					comClear();				
    285a:	4b28      	ldr	r3, [pc, #160]	; (28fc <STACK_SIZE+0x8fc>)
    285c:	4798      	blx	r3
					restart = 1;
    285e:	2301      	movs	r3, #1
    2860:	4a2f      	ldr	r2, [pc, #188]	; (2920 <STACK_SIZE+0x920>)
    2862:	7013      	strb	r3, [r2, #0]
					refresh = 1;
    2864:	4a26      	ldr	r2, [pc, #152]	; (2900 <STACK_SIZE+0x900>)
    2866:	7013      	strb	r3, [r2, #0]
    2868:	e081      	b.n	296e <STACK_SIZE+0x96e>
    286a:	46c0      	nop			; (mov r8, r8)
    286c:	20000282 	.word	0x20000282
    2870:	2000024e 	.word	0x2000024e
    2874:	2000027a 	.word	0x2000027a
    2878:	2000024f 	.word	0x2000024f
    287c:	20000278 	.word	0x20000278
    2880:	2000014e 	.word	0x2000014e
    2884:	20000272 	.word	0x20000272
    2888:	20000254 	.word	0x20000254
    288c:	000013ed 	.word	0x000013ed
    2890:	0000a7cc 	.word	0x0000a7cc
    2894:	00001425 	.word	0x00001425
    2898:	200001cc 	.word	0x200001cc
    289c:	20000283 	.word	0x20000283
    28a0:	0000a818 	.word	0x0000a818
    28a4:	00004001 	.word	0x00004001
    28a8:	2000002a 	.word	0x2000002a
    28ac:	20000150 	.word	0x20000150
    28b0:	2000014c 	.word	0x2000014c
    28b4:	0000156d 	.word	0x0000156d
    28b8:	20000389 	.word	0x20000389
    28bc:	00000207 	.word	0x00000207
    28c0:	20000204 	.word	0x20000204
    28c4:	0000144d 	.word	0x0000144d
    28c8:	2000014f 	.word	0x2000014f
    28cc:	20000010 	.word	0x20000010
    28d0:	00006a79 	.word	0x00006a79
    28d4:	00001489 	.word	0x00001489
    28d8:	0000a834 	.word	0x0000a834
    28dc:	00005155 	.word	0x00005155
    28e0:	00006b4d 	.word	0x00006b4d
    28e4:	00001b57 	.word	0x00001b57
    28e8:	00001b58 	.word	0x00001b58
    28ec:	00006b0d 	.word	0x00006b0d
    28f0:	20000001 	.word	0x20000001
    28f4:	20000275 	.word	0x20000275
    28f8:	0000021e 	.word	0x0000021e
    28fc:	00001469 	.word	0x00001469
    2900:	2000014d 	.word	0x2000014d
    2904:	0000a850 	.word	0x0000a850
    2908:	0000a890 	.word	0x0000a890
    290c:	0000a8a8 	.word	0x0000a8a8
    2910:	0000023b 	.word	0x0000023b
    2914:	0000a8b8 	.word	0x0000a8b8
    2918:	00000256 	.word	0x00000256
    291c:	0000a8e0 	.word	0x0000a8e0
    2920:	20000152 	.word	0x20000152
    2924:	00000262 	.word	0x00000262
    2928:	00001651 	.word	0x00001651
				}
/*###########*/	else if (aux == NULL) 
    292c:	2a00      	cmp	r2, #0
    292e:	d017      	beq.n	2960 <STACK_SIZE+0x960>
				{}
				else
				{
					printIHM("\nComando nao reconhecido\n");
    2930:	4872      	ldr	r0, [pc, #456]	; (2afc <STACK_SIZE+0xafc>)
    2932:	4b73      	ldr	r3, [pc, #460]	; (2b00 <STACK_SIZE+0xb00>)
    2934:	4798      	blx	r3
					
					comClear();		
    2936:	4b73      	ldr	r3, [pc, #460]	; (2b04 <STACK_SIZE+0xb04>)
    2938:	4798      	blx	r3
					delay_ms(1000);
    293a:	2000      	movs	r0, #0
    293c:	4b72      	ldr	r3, [pc, #456]	; (2b08 <STACK_SIZE+0xb08>)
    293e:	4798      	blx	r3
    2940:	2100      	movs	r1, #0
    2942:	22fa      	movs	r2, #250	; 0xfa
    2944:	0092      	lsls	r2, r2, #2
    2946:	2300      	movs	r3, #0
    2948:	4d70      	ldr	r5, [pc, #448]	; (2b0c <STACK_SIZE+0xb0c>)
    294a:	47a8      	blx	r5
    294c:	4a70      	ldr	r2, [pc, #448]	; (2b10 <STACK_SIZE+0xb10>)
    294e:	2300      	movs	r3, #0
    2950:	1880      	adds	r0, r0, r2
    2952:	4159      	adcs	r1, r3
    2954:	4a6f      	ldr	r2, [pc, #444]	; (2b14 <STACK_SIZE+0xb14>)
    2956:	2300      	movs	r3, #0
    2958:	4d6f      	ldr	r5, [pc, #444]	; (2b18 <STACK_SIZE+0xb18>)
    295a:	47a8      	blx	r5
    295c:	4b6f      	ldr	r3, [pc, #444]	; (2b1c <STACK_SIZE+0xb1c>)
    295e:	4798      	blx	r3
				}
				if(refresh) break;			// Se uma funcao foi executada, atualiza o display
    2960:	4b6f      	ldr	r3, [pc, #444]	; (2b20 <STACK_SIZE+0xb20>)
    2962:	781b      	ldrb	r3, [r3, #0]
    2964:	b25b      	sxtb	r3, r3
    2966:	2b00      	cmp	r3, #0
    2968:	d101      	bne.n	296e <STACK_SIZE+0x96e>
    296a:	f7ff fab2 	bl	1ed2 <main+0x646>
			}
			if (restart) break;			// Se o comando reset foi pedido, termina o laco e reinicia a comunicacao
    296e:	4b6d      	ldr	r3, [pc, #436]	; (2b24 <STACK_SIZE+0xb24>)
    2970:	781b      	ldrb	r3, [r3, #0]
    2972:	b25b      	sxtb	r3, r3
    2974:	2b00      	cmp	r3, #0
    2976:	d001      	beq.n	297c <STACK_SIZE+0x97c>
    2978:	f7ff f9e3 	bl	1d42 <main+0x4b6>
    297c:	f7ff f9ef 	bl	1d5e <main+0x4d2>
		}
	}
	PT_END(pt);
    2980:	2200      	movs	r2, #0
    2982:	4b69      	ldr	r3, [pc, #420]	; (2b28 <STACK_SIZE+0xb28>)
    2984:	801a      	strh	r2, [r3, #0]
    2986:	f7fe ff97 	bl	18b8 <main+0x2c>
	PT_END(pt);
}

static int receiveString_pt(struct pt *pt)	// Espera receber como parmetro o tipo de converso na variavel arg_receiveString_pt;
{											// Retorna se inteiro em result_receiveString_pt e se string em string_receiveString_pt;
	PT_BEGIN(pt);
    298a:	4b68      	ldr	r3, [pc, #416]	; (2b2c <STACK_SIZE+0xb2c>)
    298c:	881b      	ldrh	r3, [r3, #0]
    298e:	2b73      	cmp	r3, #115	; 0x73
    2990:	d101      	bne.n	2996 <STACK_SIZE+0x996>
    2992:	f7ff f810 	bl	19b6 <main+0x12a>
    2996:	2b7a      	cmp	r3, #122	; 0x7a
    2998:	d101      	bne.n	299e <STACK_SIZE+0x99e>
    299a:	f7ff f8d3 	bl	1b44 <main+0x2b8>
    299e:	2b00      	cmp	r3, #0
    29a0:	d001      	beq.n	29a6 <STACK_SIZE+0x9a6>
    29a2:	f7ff f8cc 	bl	1b3e <main+0x2b2>
    29a6:	f7ff f800 	bl	19aa <main+0x11e>
	PT_END(pt);
}

static int manager_pt(struct pt *pt)
{
	PT_BEGIN(pt);
    29aa:	4b5f      	ldr	r3, [pc, #380]	; (2b28 <STACK_SIZE+0xb28>)
    29ac:	881b      	ldrh	r3, [r3, #0]
    29ae:	22c3      	movs	r2, #195	; 0xc3
    29b0:	0052      	lsls	r2, r2, #1
    29b2:	4293      	cmp	r3, r2
    29b4:	d100      	bne.n	29b8 <STACK_SIZE+0x9b8>
    29b6:	e468      	b.n	228a <STACK_SIZE+0x28a>
    29b8:	d844      	bhi.n	2a44 <STACK_SIZE+0xa44>
    29ba:	3a86      	subs	r2, #134	; 0x86
    29bc:	4293      	cmp	r3, r2
    29be:	d101      	bne.n	29c4 <STACK_SIZE+0x9c4>
    29c0:	f7ff fa6f 	bl	1ea2 <main+0x616>
    29c4:	d819      	bhi.n	29fa <STACK_SIZE+0x9fa>
    29c6:	2bd5      	cmp	r3, #213	; 0xd5
    29c8:	d101      	bne.n	29ce <STACK_SIZE+0x9ce>
    29ca:	f7ff f9c3 	bl	1d54 <main+0x4c8>
    29ce:	d808      	bhi.n	29e2 <STACK_SIZE+0x9e2>
    29d0:	2b00      	cmp	r3, #0
    29d2:	d101      	bne.n	29d8 <STACK_SIZE+0x9d8>
    29d4:	f7ff f9a3 	bl	1d1e <main+0x492>
    29d8:	2bcc      	cmp	r3, #204	; 0xcc
    29da:	d101      	bne.n	29e0 <STACK_SIZE+0x9e0>
    29dc:	f7ff f9ad 	bl	1d3a <main+0x4ae>
    29e0:	e7ce      	b.n	2980 <STACK_SIZE+0x980>
    29e2:	2bf2      	cmp	r3, #242	; 0xf2
    29e4:	d101      	bne.n	29ea <STACK_SIZE+0x9ea>
    29e6:	f7ff fa0c 	bl	1e02 <main+0x576>
    29ea:	2bf9      	cmp	r3, #249	; 0xf9
    29ec:	d101      	bne.n	29f2 <STACK_SIZE+0x9f2>
    29ee:	f7ff fa30 	bl	1e52 <main+0x5c6>
    29f2:	2beb      	cmp	r3, #235	; 0xeb
    29f4:	d1c4      	bne.n	2980 <STACK_SIZE+0x980>
    29f6:	f7ff f9dd 	bl	1db4 <main+0x528>
    29fa:	22a0      	movs	r2, #160	; 0xa0
    29fc:	0052      	lsls	r2, r2, #1
    29fe:	4293      	cmp	r3, r2
    2a00:	d101      	bne.n	2a06 <STACK_SIZE+0xa06>
    2a02:	f7ff fafa 	bl	1ffa <main+0x76e>
    2a06:	d80b      	bhi.n	2a20 <STACK_SIZE+0xa20>
    2a08:	2208      	movs	r2, #8
    2a0a:	32ff      	adds	r2, #255	; 0xff
    2a0c:	4293      	cmp	r3, r2
    2a0e:	d101      	bne.n	2a14 <STACK_SIZE+0xa14>
    2a10:	f7ff fa69 	bl	1ee6 <main+0x65a>
    2a14:	322b      	adds	r2, #43	; 0x2b
    2a16:	4293      	cmp	r3, r2
    2a18:	d101      	bne.n	2a1e <STACK_SIZE+0xa1e>
    2a1a:	f7ff fab6 	bl	1f8a <main+0x6fe>
    2a1e:	e7af      	b.n	2980 <STACK_SIZE+0x980>
    2a20:	2260      	movs	r2, #96	; 0x60
    2a22:	32ff      	adds	r2, #255	; 0xff
    2a24:	4293      	cmp	r3, r2
    2a26:	d101      	bne.n	2a2c <STACK_SIZE+0xa2c>
    2a28:	f7ff fb98 	bl	215c <STACK_SIZE+0x15c>
    2a2c:	2272      	movs	r2, #114	; 0x72
    2a2e:	32ff      	adds	r2, #255	; 0xff
    2a30:	4293      	cmp	r3, r2
    2a32:	d101      	bne.n	2a38 <STACK_SIZE+0xa38>
    2a34:	f7ff fbbd 	bl	21b2 <STACK_SIZE+0x1b2>
    2a38:	2248      	movs	r2, #72	; 0x48
    2a3a:	32ff      	adds	r2, #255	; 0xff
    2a3c:	4293      	cmp	r3, r2
    2a3e:	d19f      	bne.n	2980 <STACK_SIZE+0x980>
    2a40:	f7ff faf8 	bl	2034 <STACK_SIZE+0x34>
    2a44:	22f2      	movs	r2, #242	; 0xf2
    2a46:	32ff      	adds	r2, #255	; 0xff
    2a48:	4293      	cmp	r3, r2
    2a4a:	d100      	bne.n	2a4e <STACK_SIZE+0xa4e>
    2a4c:	e56a      	b.n	2524 <STACK_SIZE+0x524>
    2a4e:	d81d      	bhi.n	2a8c <STACK_SIZE+0xa8c>
    2a50:	22a6      	movs	r2, #166	; 0xa6
    2a52:	32ff      	adds	r2, #255	; 0xff
    2a54:	4293      	cmp	r3, r2
    2a56:	d100      	bne.n	2a5a <STACK_SIZE+0xa5a>
    2a58:	e473      	b.n	2342 <STACK_SIZE+0x342>
    2a5a:	d809      	bhi.n	2a70 <STACK_SIZE+0xa70>
    2a5c:	3a15      	subs	r2, #21
    2a5e:	4293      	cmp	r3, r2
    2a60:	d100      	bne.n	2a64 <STACK_SIZE+0xa64>
    2a62:	e42d      	b.n	22c0 <STACK_SIZE+0x2c0>
    2a64:	2296      	movs	r2, #150	; 0x96
    2a66:	32ff      	adds	r2, #255	; 0xff
    2a68:	4293      	cmp	r3, r2
    2a6a:	d100      	bne.n	2a6e <STACK_SIZE+0xa6e>
    2a6c:	e442      	b.n	22f4 <STACK_SIZE+0x2f4>
    2a6e:	e787      	b.n	2980 <STACK_SIZE+0x980>
    2a70:	22ce      	movs	r2, #206	; 0xce
    2a72:	32ff      	adds	r2, #255	; 0xff
    2a74:	4293      	cmp	r3, r2
    2a76:	d100      	bne.n	2a7a <STACK_SIZE+0xa7a>
    2a78:	e4b1      	b.n	23de <STACK_SIZE+0x3de>
    2a7a:	3207      	adds	r2, #7
    2a7c:	4293      	cmp	r3, r2
    2a7e:	d100      	bne.n	2a82 <STACK_SIZE+0xa82>
    2a80:	e4cb      	b.n	241a <STACK_SIZE+0x41a>
    2a82:	3a14      	subs	r2, #20
    2a84:	4293      	cmp	r3, r2
    2a86:	d000      	beq.n	2a8a <STACK_SIZE+0xa8a>
    2a88:	e77a      	b.n	2980 <STACK_SIZE+0x980>
    2a8a:	e48a      	b.n	23a2 <STACK_SIZE+0x3a2>
    2a8c:	4a28      	ldr	r2, [pc, #160]	; (2b30 <STACK_SIZE+0xb30>)
    2a8e:	4293      	cmp	r3, r2
    2a90:	d100      	bne.n	2a94 <STACK_SIZE+0xa94>
    2a92:	e650      	b.n	2736 <STACK_SIZE+0x736>
    2a94:	d808      	bhi.n	2aa8 <STACK_SIZE+0xaa8>
    2a96:	4a27      	ldr	r2, [pc, #156]	; (2b34 <STACK_SIZE+0xb34>)
    2a98:	4293      	cmp	r3, r2
    2a9a:	d100      	bne.n	2a9e <STACK_SIZE+0xa9e>
    2a9c:	e594      	b.n	25c8 <STACK_SIZE+0x5c8>
    2a9e:	4a26      	ldr	r2, [pc, #152]	; (2b38 <STACK_SIZE+0xb38>)
    2aa0:	4293      	cmp	r3, r2
    2aa2:	d100      	bne.n	2aa6 <STACK_SIZE+0xaa6>
    2aa4:	e5f7      	b.n	2696 <STACK_SIZE+0x696>
    2aa6:	e76b      	b.n	2980 <STACK_SIZE+0x980>
    2aa8:	4a24      	ldr	r2, [pc, #144]	; (2b3c <STACK_SIZE+0xb3c>)
    2aaa:	4293      	cmp	r3, r2
    2aac:	d100      	bne.n	2ab0 <STACK_SIZE+0xab0>
    2aae:	e6aa      	b.n	2806 <STACK_SIZE+0x806>
    2ab0:	4a23      	ldr	r2, [pc, #140]	; (2b40 <STACK_SIZE+0xb40>)
    2ab2:	4293      	cmp	r3, r2
    2ab4:	d100      	bne.n	2ab8 <STACK_SIZE+0xab8>
    2ab6:	e6c5      	b.n	2844 <STACK_SIZE+0x844>
    2ab8:	3a16      	subs	r2, #22
    2aba:	4293      	cmp	r3, r2
    2abc:	d000      	beq.n	2ac0 <STACK_SIZE+0xac0>
    2abe:	e75f      	b.n	2980 <STACK_SIZE+0x980>
    2ac0:	e682      	b.n	27c8 <STACK_SIZE+0x7c8>
						if (op != idle) break;
						else op = update_shift;
					}
					if (op == update_shift)
					{
						current_state = shift_mon;
    2ac2:	2209      	movs	r2, #9
    2ac4:	4b1f      	ldr	r3, [pc, #124]	; (2b44 <STACK_SIZE+0xb44>)
    2ac6:	701a      	strb	r2, [r3, #0]
    2ac8:	e48f      	b.n	23ea <STACK_SIZE+0x3ea>
				printIHM("%c", dataReceived);		// Mostra na tela o nmero escrito
				string_receiveString_pt[loop] = dataReceived;
			}
		}
	
		if ((arg_receiveString_pt == STR) && (op == idle))		// If the return is spected how string
    2aca:	4b1f      	ldr	r3, [pc, #124]	; (2b48 <STACK_SIZE+0xb48>)
    2acc:	781b      	ldrb	r3, [r3, #0]
    2ace:	2b02      	cmp	r3, #2
    2ad0:	d001      	beq.n	2ad6 <STACK_SIZE+0xad6>
    2ad2:	f7fe ffce 	bl	1a72 <main+0x1e6>
    2ad6:	f7fe ff68 	bl	19aa <main+0x11e>
				{
					aux = dataReceived;
				}
				else aux = NULL;
				
/*###########*/	if ((aux == '1') || (op == update_mon))
    2ada:	4b1c      	ldr	r3, [pc, #112]	; (2b4c <STACK_SIZE+0xb4c>)
    2adc:	781b      	ldrb	r3, [r3, #0]
    2ade:	2b07      	cmp	r3, #7
    2ae0:	d101      	bne.n	2ae6 <STACK_SIZE+0xae6>
    2ae2:	f7ff fa1b 	bl	1f1c <main+0x690>
				errorInit = 0;
				if(comReceive(&dataReceived) == 0)
				{
					aux = dataReceived;
				}
				else aux = NULL;
    2ae6:	2200      	movs	r2, #0
    2ae8:	f7ff fb1a 	bl	2120 <STACK_SIZE+0x120>
						
						display_flag = true;
						PT_WAIT_WHILE(pt, display_flag);

					}
					if(((dataReceived == 's')||(dataReceived == 'S')||(op == write_vm)) && (!error))
    2aec:	4b18      	ldr	r3, [pc, #96]	; (2b50 <STACK_SIZE+0xb50>)
    2aee:	781b      	ldrb	r3, [r3, #0]
    2af0:	2220      	movs	r2, #32
    2af2:	4393      	bics	r3, r2
    2af4:	2b53      	cmp	r3, #83	; 0x53
    2af6:	d000      	beq.n	2afa <STACK_SIZE+0xafa>
    2af8:	e57c      	b.n	25f4 <STACK_SIZE+0x5f4>
    2afa:	e5d2      	b.n	26a2 <STACK_SIZE+0x6a2>
    2afc:	0000a8fc 	.word	0x0000a8fc
    2b00:	00001425 	.word	0x00001425
    2b04:	00001469 	.word	0x00001469
    2b08:	00005155 	.word	0x00005155
    2b0c:	00006b4d 	.word	0x00006b4d
    2b10:	00001b57 	.word	0x00001b57
    2b14:	00001b58 	.word	0x00001b58
    2b18:	00006b0d 	.word	0x00006b0d
    2b1c:	20000001 	.word	0x20000001
    2b20:	2000014d 	.word	0x2000014d
    2b24:	20000152 	.word	0x20000152
    2b28:	20000278 	.word	0x20000278
    2b2c:	20000250 	.word	0x20000250
    2b30:	0000023b 	.word	0x0000023b
    2b34:	00000207 	.word	0x00000207
    2b38:	0000021e 	.word	0x0000021e
    2b3c:	00000256 	.word	0x00000256
    2b40:	00000262 	.word	0x00000262
    2b44:	20000275 	.word	0x20000275
    2b48:	20000277 	.word	0x20000277
    2b4c:	2000014f 	.word	0x2000014f
    2b50:	20000204 	.word	0x20000204

00002b54 <initPIDs>:


//============== General Functions ====================================

void initPIDs()
{
    2b54:	4b19      	ldr	r3, [pc, #100]	; (2bbc <initPIDs+0x68>)
    2b56:	2280      	movs	r2, #128	; 0x80
    2b58:	0092      	lsls	r2, r2, #2
    2b5a:	1899      	adds	r1, r3, r2
  uint8_t loop;
  for(loop=0; loop<0x80;loop++)   // Initializes the vector with NULL
    PIDtable[loop] = (data_struct *) NULL;
    2b5c:	2200      	movs	r2, #0
    2b5e:	c304      	stmia	r3!, {r2}
//============== General Functions ====================================

void initPIDs()
{
  uint8_t loop;
  for(loop=0; loop<0x80;loop++)   // Initializes the vector with NULL
    2b60:	428b      	cmp	r3, r1
    2b62:	d1fc      	bne.n	2b5e <initPIDs+0xa>
    PIDtable[loop] = (data_struct *) NULL;

  PIDtable[0x00] = &PID00_struct;
    2b64:	4b15      	ldr	r3, [pc, #84]	; (2bbc <initPIDs+0x68>)
    2b66:	4a16      	ldr	r2, [pc, #88]	; (2bc0 <initPIDs+0x6c>)
    2b68:	601a      	str	r2, [r3, #0]
  PIDtable[0x01] = &PID01_struct;
    2b6a:	4a16      	ldr	r2, [pc, #88]	; (2bc4 <initPIDs+0x70>)
    2b6c:	605a      	str	r2, [r3, #4]
  PIDtable[0x03] = &PID03_struct;
    2b6e:	4a16      	ldr	r2, [pc, #88]	; (2bc8 <initPIDs+0x74>)
    2b70:	60da      	str	r2, [r3, #12]
  PIDtable[0x04] = &PID04_struct;
    2b72:	4a16      	ldr	r2, [pc, #88]	; (2bcc <initPIDs+0x78>)
    2b74:	611a      	str	r2, [r3, #16]
  PIDtable[0x05] = &PID05_struct;
    2b76:	4a16      	ldr	r2, [pc, #88]	; (2bd0 <initPIDs+0x7c>)
    2b78:	615a      	str	r2, [r3, #20]
  PIDtable[0x06] = &PID06_struct;
    2b7a:	4a16      	ldr	r2, [pc, #88]	; (2bd4 <initPIDs+0x80>)
    2b7c:	619a      	str	r2, [r3, #24]
  PIDtable[0x07] = &PID07_struct;
    2b7e:	4a16      	ldr	r2, [pc, #88]	; (2bd8 <initPIDs+0x84>)
    2b80:	61da      	str	r2, [r3, #28]
  PIDtable[0x0B] = &PID0B_struct;
    2b82:	4a16      	ldr	r2, [pc, #88]	; (2bdc <initPIDs+0x88>)
    2b84:	62da      	str	r2, [r3, #44]	; 0x2c
  PIDtable[0x0C] = &PID0C_struct;
    2b86:	4a16      	ldr	r2, [pc, #88]	; (2be0 <initPIDs+0x8c>)
    2b88:	631a      	str	r2, [r3, #48]	; 0x30
  PIDtable[0x0D] = &PID0D_struct;
    2b8a:	4a16      	ldr	r2, [pc, #88]	; (2be4 <initPIDs+0x90>)
    2b8c:	635a      	str	r2, [r3, #52]	; 0x34
  PIDtable[0x0E] = &PID0E_struct;
    2b8e:	4a16      	ldr	r2, [pc, #88]	; (2be8 <initPIDs+0x94>)
    2b90:	639a      	str	r2, [r3, #56]	; 0x38
  PIDtable[0x0F] = &PID0F_struct;
    2b92:	4a16      	ldr	r2, [pc, #88]	; (2bec <initPIDs+0x98>)
    2b94:	63da      	str	r2, [r3, #60]	; 0x3c
  PIDtable[0x11] = &PID11_struct;
    2b96:	4a16      	ldr	r2, [pc, #88]	; (2bf0 <initPIDs+0x9c>)
    2b98:	645a      	str	r2, [r3, #68]	; 0x44
  PIDtable[0x13] = &PID13_struct;
    2b9a:	4a16      	ldr	r2, [pc, #88]	; (2bf4 <initPIDs+0xa0>)
    2b9c:	64da      	str	r2, [r3, #76]	; 0x4c
  PIDtable[0x15] = &PID15_struct;
    2b9e:	4a16      	ldr	r2, [pc, #88]	; (2bf8 <initPIDs+0xa4>)
    2ba0:	655a      	str	r2, [r3, #84]	; 0x54
  PIDtable[0x1C] = &PID1C_struct;
    2ba2:	4a16      	ldr	r2, [pc, #88]	; (2bfc <initPIDs+0xa8>)
    2ba4:	671a      	str	r2, [r3, #112]	; 0x70
  PIDtable[0x20] = &PID20_struct;
    2ba6:	4916      	ldr	r1, [pc, #88]	; (2c00 <initPIDs+0xac>)
    2ba8:	2280      	movs	r2, #128	; 0x80
    2baa:	5099      	str	r1, [r3, r2]
  PIDtable[0x21] = &PID21_struct;
    2bac:	4915      	ldr	r1, [pc, #84]	; (2c04 <initPIDs+0xb0>)
    2bae:	3204      	adds	r2, #4
    2bb0:	5099      	str	r1, [r3, r2]
  PIDtable[0x34] = &PID34_struct;
    2bb2:	4915      	ldr	r1, [pc, #84]	; (2c08 <initPIDs+0xb4>)
    2bb4:	324c      	adds	r2, #76	; 0x4c
    2bb6:	5099      	str	r1, [r3, r2]
}
    2bb8:	4770      	bx	lr
    2bba:	46c0      	nop			; (mov r8, r8)
    2bbc:	2000039c 	.word	0x2000039c
    2bc0:	2000002c 	.word	0x2000002c
    2bc4:	2000003c 	.word	0x2000003c
    2bc8:	2000004c 	.word	0x2000004c
    2bcc:	2000005c 	.word	0x2000005c
    2bd0:	20000074 	.word	0x20000074
    2bd4:	2000006c 	.word	0x2000006c
    2bd8:	2000007c 	.word	0x2000007c
    2bdc:	20000064 	.word	0x20000064
    2be0:	20000084 	.word	0x20000084
    2be4:	2000008c 	.word	0x2000008c
    2be8:	200000a4 	.word	0x200000a4
    2bec:	200000ac 	.word	0x200000ac
    2bf0:	20000054 	.word	0x20000054
    2bf4:	2000009c 	.word	0x2000009c
    2bf8:	200000bc 	.word	0x200000bc
    2bfc:	20000034 	.word	0x20000034
    2c00:	200000b4 	.word	0x200000b4
    2c04:	20000094 	.word	0x20000094
    2c08:	20000044 	.word	0x20000044

00002c0c <sendRequest>:
  return -1;

}

uint8_t sendRequest(uint8_t protocol, uint8_t bytes, uint8_t service, uint8_t PID)
{
    2c0c:	b570      	push	{r4, r5, r6, lr}
    uint8_t checkSum = 0x68 + 0x6A + 0xF1 + service + PID;
    uartSend(checkSum);
    return 0;
  }else
  {
    return -1;
    2c0e:	21ff      	movs	r1, #255	; 0xff

}

uint8_t sendRequest(uint8_t protocol, uint8_t bytes, uint8_t service, uint8_t PID)
{
  if (protocol == ISO9141)
    2c10:	2800      	cmp	r0, #0
    2c12:	d112      	bne.n	2c3a <sendRequest+0x2e>
    2c14:	1c1c      	adds	r4, r3, #0
    2c16:	1c15      	adds	r5, r2, #0
  {
    uartSend(0x68);   // Send the data sequence according to protocol
    2c18:	3068      	adds	r0, #104	; 0x68
    2c1a:	4e09      	ldr	r6, [pc, #36]	; (2c40 <sendRequest+0x34>)
    2c1c:	47b0      	blx	r6
    uartSend(0x6A);
    2c1e:	206a      	movs	r0, #106	; 0x6a
    2c20:	47b0      	blx	r6
    uartSend(0xF1);
    2c22:	20f1      	movs	r0, #241	; 0xf1
    2c24:	47b0      	blx	r6
    uartSend(service);
    2c26:	1c28      	adds	r0, r5, #0
    2c28:	47b0      	blx	r6
    uartSend(PID);
    2c2a:	1c20      	adds	r0, r4, #0
    2c2c:	47b0      	blx	r6
    2c2e:	1c20      	adds	r0, r4, #0
    2c30:	383d      	subs	r0, #61	; 0x3d
    uint8_t checkSum = 0x68 + 0x6A + 0xF1 + service + PID;
    2c32:	1828      	adds	r0, r5, r0
    uartSend(checkSum);
    2c34:	b2c0      	uxtb	r0, r0
    2c36:	47b0      	blx	r6
    return 0;
    2c38:	2100      	movs	r1, #0
  }else
  {
    return -1;
  }
}
    2c3a:	1c08      	adds	r0, r1, #0
    2c3c:	bd70      	pop	{r4, r5, r6, pc}
    2c3e:	46c0      	nop			; (mov r8, r8)
    2c40:	00001169 	.word	0x00001169

00002c44 <receiveData>:

uint8_t receiveData(uint8_t data[], uint8_t bytes, uint8_t protocol, uint8_t PID)
{
    2c44:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c46:	465f      	mov	r7, fp
    2c48:	4656      	mov	r6, sl
    2c4a:	464d      	mov	r5, r9
    2c4c:	4644      	mov	r4, r8
    2c4e:	b4f0      	push	{r4, r5, r6, r7}
    2c50:	b089      	sub	sp, #36	; 0x24
    2c52:	af00      	add	r7, sp, #0
      return 0;
    }
  }
  else
  {
    return -1;
    2c54:	23ff      	movs	r3, #255	; 0xff
  }
}

uint8_t receiveData(uint8_t data[], uint8_t bytes, uint8_t protocol, uint8_t PID)
{
  if (protocol == ISO9141)
    2c56:	2a00      	cmp	r2, #0
    2c58:	d000      	beq.n	2c5c <receiveData+0x18>
    2c5a:	e083      	b.n	2d64 <receiveData+0x120>
    2c5c:	1c0b      	adds	r3, r1, #0
    2c5e:	60b9      	str	r1, [r7, #8]
    2c60:	6078      	str	r0, [r7, #4]
    2c62:	466a      	mov	r2, sp
    2c64:	60fa      	str	r2, [r7, #12]
  {
    uint8_t timing, loop, checkSum = 0, dataAux[bytes+6];
    2c66:	4688      	mov	r8, r1
    2c68:	1d8a      	adds	r2, r1, #6
    2c6a:	4691      	mov	r9, r2
    2c6c:	330d      	adds	r3, #13
    2c6e:	08db      	lsrs	r3, r3, #3
    2c70:	00db      	lsls	r3, r3, #3
    2c72:	466a      	mov	r2, sp
    2c74:	1ad3      	subs	r3, r2, r3
    2c76:	469d      	mov	sp, r3
    2c78:	617b      	str	r3, [r7, #20]
    uartClear();      // Clear the input stream
    2c7a:	4b3f      	ldr	r3, [pc, #252]	; (2d78 <receiveData+0x134>)
    2c7c:	4798      	blx	r3
	delay_ms(10);
    2c7e:	2000      	movs	r0, #0
    2c80:	4b3e      	ldr	r3, [pc, #248]	; (2d7c <receiveData+0x138>)
    2c82:	4798      	blx	r3
    2c84:	1c02      	adds	r2, r0, #0
    2c86:	2300      	movs	r3, #0
    2c88:	0f91      	lsrs	r1, r2, #30
    2c8a:	0090      	lsls	r0, r2, #2
    2c8c:	1812      	adds	r2, r2, r0
    2c8e:	414b      	adcs	r3, r1
    2c90:	1892      	adds	r2, r2, r2
    2c92:	415b      	adcs	r3, r3
    2c94:	483a      	ldr	r0, [pc, #232]	; (2d80 <receiveData+0x13c>)
    2c96:	2100      	movs	r1, #0
    2c98:	1880      	adds	r0, r0, r2
    2c9a:	4159      	adcs	r1, r3
    2c9c:	4a39      	ldr	r2, [pc, #228]	; (2d84 <receiveData+0x140>)
    2c9e:	2300      	movs	r3, #0
    2ca0:	4e39      	ldr	r6, [pc, #228]	; (2d88 <receiveData+0x144>)
    2ca2:	47b0      	blx	r6
    2ca4:	4b39      	ldr	r3, [pc, #228]	; (2d8c <receiveData+0x148>)
    2ca6:	4798      	blx	r3
    for (loop=0; loop<bytes+6; loop++)
    2ca8:	464b      	mov	r3, r9
    2caa:	2b00      	cmp	r3, #0
    2cac:	dc35      	bgt.n	2d1a <receiveData+0xd6>

uint8_t receiveData(uint8_t data[], uint8_t bytes, uint8_t protocol, uint8_t PID)
{
  if (protocol == ISO9141)
  {
    uint8_t timing, loop, checkSum = 0, dataAux[bytes+6];
    2cae:	2300      	movs	r3, #0
    2cb0:	613b      	str	r3, [r7, #16]
    2cb2:	e03a      	b.n	2d2a <receiveData+0xe6>
    2cb4:	3e01      	subs	r6, #1
    2cb6:	b2f6      	uxtb	r6, r6
    for (loop=0; loop<bytes+6; loop++)
    {
      timing = 0;
      while (uartReceive(&dataReceived))
      {
        if (timing == 50) return 1; // if more then 50 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
    2cb8:	2e00      	cmp	r6, #0
    2cba:	d04e      	beq.n	2d5a <receiveData+0x116>
        delay_ms(1); // waits 1ms to attempt receive again
    2cbc:	2000      	movs	r0, #0
    2cbe:	4b2f      	ldr	r3, [pc, #188]	; (2d7c <receiveData+0x138>)
    2cc0:	4798      	blx	r3
    2cc2:	61b8      	str	r0, [r7, #24]
    2cc4:	2300      	movs	r3, #0
    2cc6:	61fb      	str	r3, [r7, #28]
    2cc8:	482d      	ldr	r0, [pc, #180]	; (2d80 <receiveData+0x13c>)
    2cca:	2100      	movs	r1, #0
    2ccc:	69bb      	ldr	r3, [r7, #24]
    2cce:	69fc      	ldr	r4, [r7, #28]
    2cd0:	18c0      	adds	r0, r0, r3
    2cd2:	4161      	adcs	r1, r4
    2cd4:	4a2b      	ldr	r2, [pc, #172]	; (2d84 <receiveData+0x140>)
    2cd6:	2300      	movs	r3, #0
    2cd8:	4c2b      	ldr	r4, [pc, #172]	; (2d88 <receiveData+0x144>)
    2cda:	47a0      	blx	r4
    2cdc:	4b2b      	ldr	r3, [pc, #172]	; (2d8c <receiveData+0x148>)
    2cde:	4798      	blx	r3
    uartClear();      // Clear the input stream
	delay_ms(10);
    for (loop=0; loop<bytes+6; loop++)
    {
      timing = 0;
      while (uartReceive(&dataReceived))
    2ce0:	482b      	ldr	r0, [pc, #172]	; (2d90 <receiveData+0x14c>)
    2ce2:	4b2c      	ldr	r3, [pc, #176]	; (2d94 <receiveData+0x150>)
    2ce4:	4798      	blx	r3
    2ce6:	2800      	cmp	r0, #0
    2ce8:	d1e4      	bne.n	2cb4 <receiveData+0x70>
    2cea:	69bc      	ldr	r4, [r7, #24]
    2cec:	69fd      	ldr	r5, [r7, #28]
      {
        if (timing == 50) return 1; // if more then 50 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
        delay_ms(1); // waits 1ms to attempt receive again
        timing++;
      }
      dataAux[loop] = dataReceived;      
    2cee:	4b28      	ldr	r3, [pc, #160]	; (2d90 <receiveData+0x14c>)
    2cf0:	781b      	ldrb	r3, [r3, #0]
    2cf2:	697a      	ldr	r2, [r7, #20]
    2cf4:	4659      	mov	r1, fp
    2cf6:	5453      	strb	r3, [r2, r1]
      if (loop < bytes + 5) checkSum += dataAux[loop];  // Sum all data receive without checkSum.
    2cf8:	4642      	mov	r2, r8
    2cfa:	3205      	adds	r2, #5
    2cfc:	455a      	cmp	r2, fp
    2cfe:	dd04      	ble.n	2d0a <receiveData+0xc6>
    2d00:	693a      	ldr	r2, [r7, #16]
    2d02:	4694      	mov	ip, r2
    2d04:	4463      	add	r3, ip
    2d06:	b2db      	uxtb	r3, r3
    2d08:	613b      	str	r3, [r7, #16]
  if (protocol == ISO9141)
  {
    uint8_t timing, loop, checkSum = 0, dataAux[bytes+6];
    uartClear();      // Clear the input stream
	delay_ms(10);
    for (loop=0; loop<bytes+6; loop++)
    2d0a:	4653      	mov	r3, sl
    2d0c:	3301      	adds	r3, #1
    2d0e:	b2db      	uxtb	r3, r3
    2d10:	469a      	mov	sl, r3
    2d12:	469b      	mov	fp, r3
    2d14:	4599      	cmp	r9, r3
    2d16:	dc04      	bgt.n	2d22 <receiveData+0xde>
    2d18:	e007      	b.n	2d2a <receiveData+0xe6>
    2d1a:	2300      	movs	r3, #0
    2d1c:	469b      	mov	fp, r3
    2d1e:	613b      	str	r3, [r7, #16]
    2d20:	469a      	mov	sl, r3
    return -1;
  }
}

uint8_t receiveData(uint8_t data[], uint8_t bytes, uint8_t protocol, uint8_t PID)
{
    2d22:	2633      	movs	r6, #51	; 0x33
    2d24:	61bc      	str	r4, [r7, #24]
    2d26:	61fd      	str	r5, [r7, #28]
    2d28:	e7da      	b.n	2ce0 <receiveData+0x9c>
        timing++;
      }
      dataAux[loop] = dataReceived;      
      if (loop < bytes + 5) checkSum += dataAux[loop];  // Sum all data receive without checkSum.
    }
    if (checkSum != dataAux[bytes+5]) return -1; // if any error has found, return -1;
    2d2a:	697b      	ldr	r3, [r7, #20]
    2d2c:	68ba      	ldr	r2, [r7, #8]
    2d2e:	4694      	mov	ip, r2
    2d30:	4463      	add	r3, ip
    2d32:	795a      	ldrb	r2, [r3, #5]
    2d34:	23ff      	movs	r3, #255	; 0xff
    2d36:	6939      	ldr	r1, [r7, #16]
    2d38:	428a      	cmp	r2, r1
    2d3a:	d111      	bne.n	2d60 <receiveData+0x11c>
    else
    {
      for (loop=0; loop<bytes; loop++)
    2d3c:	4664      	mov	r4, ip
    2d3e:	2c00      	cmp	r4, #0
    2d40:	d00d      	beq.n	2d5e <receiveData+0x11a>
    2d42:	2300      	movs	r3, #0
    2d44:	6979      	ldr	r1, [r7, #20]
    2d46:	6878      	ldr	r0, [r7, #4]
    2d48:	18ca      	adds	r2, r1, r3
        data[loop] = dataAux[loop+5];   // With success on transmition, save the data received.
    2d4a:	7952      	ldrb	r2, [r2, #5]
    2d4c:	54c2      	strb	r2, [r0, r3]
    2d4e:	3301      	adds	r3, #1
      if (loop < bytes + 5) checkSum += dataAux[loop];  // Sum all data receive without checkSum.
    }
    if (checkSum != dataAux[bytes+5]) return -1; // if any error has found, return -1;
    else
    {
      for (loop=0; loop<bytes; loop++)
    2d50:	b2da      	uxtb	r2, r3
    2d52:	4294      	cmp	r4, r2
    2d54:	d8f8      	bhi.n	2d48 <receiveData+0x104>
        data[loop] = dataAux[loop+5];   // With success on transmition, save the data received.
      return 0;
    2d56:	2300      	movs	r3, #0
    2d58:	e002      	b.n	2d60 <receiveData+0x11c>
    for (loop=0; loop<bytes+6; loop++)
    {
      timing = 0;
      while (uartReceive(&dataReceived))
      {
        if (timing == 50) return 1; // if more then 50 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
    2d5a:	2301      	movs	r3, #1
    2d5c:	e000      	b.n	2d60 <receiveData+0x11c>
    if (checkSum != dataAux[bytes+5]) return -1; // if any error has found, return -1;
    else
    {
      for (loop=0; loop<bytes; loop++)
        data[loop] = dataAux[loop+5];   // With success on transmition, save the data received.
      return 0;
    2d5e:	2300      	movs	r3, #0
    2d60:	68fa      	ldr	r2, [r7, #12]
    2d62:	4695      	mov	sp, r2
  }
  else
  {
    return -1;
  }
}
    2d64:	1c18      	adds	r0, r3, #0
    2d66:	46bd      	mov	sp, r7
    2d68:	b009      	add	sp, #36	; 0x24
    2d6a:	bc3c      	pop	{r2, r3, r4, r5}
    2d6c:	4690      	mov	r8, r2
    2d6e:	4699      	mov	r9, r3
    2d70:	46a2      	mov	sl, r4
    2d72:	46ab      	mov	fp, r5
    2d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d76:	46c0      	nop			; (mov r8, r8)
    2d78:	000011a1 	.word	0x000011a1
    2d7c:	00005155 	.word	0x00005155
    2d80:	00001b57 	.word	0x00001b57
    2d84:	00001b58 	.word	0x00001b58
    2d88:	00006b0d 	.word	0x00006b0d
    2d8c:	20000001 	.word	0x20000001
    2d90:	20000204 	.word	0x20000204
    2d94:	00001185 	.word	0x00001185

00002d98 <requestService>:
}



uint8_t requestService(uint8_t service, uint8_t PID, uint8_t protocol)
{
    2d98:	b570      	push	{r4, r5, r6, lr}
  {
    if (sendRequest(protocol, PIDtable[PID]->bytes, service, PID))
      return -1;                           // if an error occour, report with -1
    return receiveData(PIDtable[PID]->data, PIDtable[PID]->bytes, protocol, PID);   // Call the function receiveData with respectives parameters to receive the response of ECU.
  }
  return -1;
    2d9a:	24ff      	movs	r4, #255	; 0xff



uint8_t requestService(uint8_t service, uint8_t PID, uint8_t protocol)
{
  if (service == 0x01)
    2d9c:	2801      	cmp	r0, #1
    2d9e:	d117      	bne.n	2dd0 <requestService+0x38>
    2da0:	1c16      	adds	r6, r2, #0
    2da2:	1c0d      	adds	r5, r1, #0
  {
    if (sendRequest(protocol, PIDtable[PID]->bytes, service, PID))
    2da4:	008a      	lsls	r2, r1, #2
    2da6:	4b0b      	ldr	r3, [pc, #44]	; (2dd4 <requestService+0x3c>)
    2da8:	58d3      	ldr	r3, [r2, r3]
    2daa:	7919      	ldrb	r1, [r3, #4]
    2dac:	1c30      	adds	r0, r6, #0
    2dae:	2201      	movs	r2, #1
    2db0:	1c2b      	adds	r3, r5, #0
    2db2:	4c09      	ldr	r4, [pc, #36]	; (2dd8 <requestService+0x40>)
    2db4:	47a0      	blx	r4
      return -1;                           // if an error occour, report with -1
    2db6:	24ff      	movs	r4, #255	; 0xff

uint8_t requestService(uint8_t service, uint8_t PID, uint8_t protocol)
{
  if (service == 0x01)
  {
    if (sendRequest(protocol, PIDtable[PID]->bytes, service, PID))
    2db8:	2800      	cmp	r0, #0
    2dba:	d109      	bne.n	2dd0 <requestService+0x38>
      return -1;                           // if an error occour, report with -1
    return receiveData(PIDtable[PID]->data, PIDtable[PID]->bytes, protocol, PID);   // Call the function receiveData with respectives parameters to receive the response of ECU.
    2dbc:	00aa      	lsls	r2, r5, #2
    2dbe:	4b05      	ldr	r3, [pc, #20]	; (2dd4 <requestService+0x3c>)
    2dc0:	58d3      	ldr	r3, [r2, r3]
    2dc2:	6818      	ldr	r0, [r3, #0]
    2dc4:	7919      	ldrb	r1, [r3, #4]
    2dc6:	1c32      	adds	r2, r6, #0
    2dc8:	1c2b      	adds	r3, r5, #0
    2dca:	4c04      	ldr	r4, [pc, #16]	; (2ddc <requestService+0x44>)
    2dcc:	47a0      	blx	r4
    2dce:	1c04      	adds	r4, r0, #0
  }
  return -1;

}
    2dd0:	1c20      	adds	r0, r4, #0
    2dd2:	bd70      	pop	{r4, r5, r6, pc}
    2dd4:	2000039c 	.word	0x2000039c
    2dd8:	00002c0d 	.word	0x00002c0d
    2ddc:	00002c45 	.word	0x00002c45

00002de0 <init5BAUD>:
    return -1;
  }
}

uint8_t init5BAUD()
{
    2de0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2de2:	4657      	mov	r7, sl
    2de4:	464e      	mov	r6, r9
    2de6:	4645      	mov	r5, r8
    2de8:	b4e0      	push	{r5, r6, r7}
    2dea:	b086      	sub	sp, #24
  uint8_t loop, data;
  uint16_t  timing=0;

  uartSetTXasDigital();
    2dec:	4b81      	ldr	r3, [pc, #516]	; (2ff4 <init5BAUD+0x214>)
    2dee:	4798      	blx	r3

  pinOutCtrl(PIN_TX, LOW);  // Sends the startbit
    2df0:	2028      	movs	r0, #40	; 0x28
    2df2:	2100      	movs	r1, #0
    2df4:	4b80      	ldr	r3, [pc, #512]	; (2ff8 <init5BAUD+0x218>)
    2df6:	469a      	mov	sl, r3
    2df8:	4798      	blx	r3
  delay_ms(198);  
    2dfa:	2000      	movs	r0, #0
    2dfc:	4b7f      	ldr	r3, [pc, #508]	; (2ffc <init5BAUD+0x21c>)
    2dfe:	4699      	mov	r9, r3
    2e00:	4798      	blx	r3
    2e02:	4b7f      	ldr	r3, [pc, #508]	; (3000 <init5BAUD+0x220>)
    2e04:	4698      	mov	r8, r3
    2e06:	2100      	movs	r1, #0
    2e08:	22c6      	movs	r2, #198	; 0xc6
    2e0a:	2300      	movs	r3, #0
    2e0c:	47c0      	blx	r8
    2e0e:	4a7d      	ldr	r2, [pc, #500]	; (3004 <init5BAUD+0x224>)
    2e10:	2300      	movs	r3, #0
    2e12:	1880      	adds	r0, r0, r2
    2e14:	4159      	adcs	r1, r3
    2e16:	4f7c      	ldr	r7, [pc, #496]	; (3008 <init5BAUD+0x228>)
    2e18:	4a7c      	ldr	r2, [pc, #496]	; (300c <init5BAUD+0x22c>)
    2e1a:	2300      	movs	r3, #0
    2e1c:	47b8      	blx	r7
    2e1e:	4e7c      	ldr	r6, [pc, #496]	; (3010 <init5BAUD+0x230>)
    2e20:	47b0      	blx	r6

  pinOutCtrl(PIN_TX, HIGH); // Initiates the transmition of byte 0x33 at 5 bauds
    2e22:	2028      	movs	r0, #40	; 0x28
    2e24:	2101      	movs	r1, #1
    2e26:	47d0      	blx	sl
  delay_ms(397);
    2e28:	2000      	movs	r0, #0
    2e2a:	47c8      	blx	r9
    2e2c:	2100      	movs	r1, #0
    2e2e:	228e      	movs	r2, #142	; 0x8e
    2e30:	32ff      	adds	r2, #255	; 0xff
    2e32:	2300      	movs	r3, #0
    2e34:	47c0      	blx	r8
    2e36:	4a73      	ldr	r2, [pc, #460]	; (3004 <init5BAUD+0x224>)
    2e38:	2300      	movs	r3, #0
    2e3a:	1880      	adds	r0, r0, r2
    2e3c:	4159      	adcs	r1, r3
    2e3e:	4a73      	ldr	r2, [pc, #460]	; (300c <init5BAUD+0x22c>)
    2e40:	2300      	movs	r3, #0
    2e42:	47b8      	blx	r7
    2e44:	47b0      	blx	r6

  pinOutCtrl(PIN_TX, LOW);
    2e46:	2028      	movs	r0, #40	; 0x28
    2e48:	2100      	movs	r1, #0
    2e4a:	47d0      	blx	sl
  delay_ms(397);
    2e4c:	2000      	movs	r0, #0
    2e4e:	47c8      	blx	r9
    2e50:	2100      	movs	r1, #0
    2e52:	228e      	movs	r2, #142	; 0x8e
    2e54:	32ff      	adds	r2, #255	; 0xff
    2e56:	2300      	movs	r3, #0
    2e58:	47c0      	blx	r8
    2e5a:	4a6a      	ldr	r2, [pc, #424]	; (3004 <init5BAUD+0x224>)
    2e5c:	2300      	movs	r3, #0
    2e5e:	1880      	adds	r0, r0, r2
    2e60:	4159      	adcs	r1, r3
    2e62:	4a6a      	ldr	r2, [pc, #424]	; (300c <init5BAUD+0x22c>)
    2e64:	2300      	movs	r3, #0
    2e66:	47b8      	blx	r7
    2e68:	47b0      	blx	r6

  pinOutCtrl(PIN_TX, HIGH);
    2e6a:	2028      	movs	r0, #40	; 0x28
    2e6c:	2101      	movs	r1, #1
    2e6e:	47d0      	blx	sl
  delay_ms(397);
    2e70:	2000      	movs	r0, #0
    2e72:	47c8      	blx	r9
    2e74:	2100      	movs	r1, #0
    2e76:	228e      	movs	r2, #142	; 0x8e
    2e78:	32ff      	adds	r2, #255	; 0xff
    2e7a:	2300      	movs	r3, #0
    2e7c:	47c0      	blx	r8
    2e7e:	4a61      	ldr	r2, [pc, #388]	; (3004 <init5BAUD+0x224>)
    2e80:	2300      	movs	r3, #0
    2e82:	1880      	adds	r0, r0, r2
    2e84:	4159      	adcs	r1, r3
    2e86:	4a61      	ldr	r2, [pc, #388]	; (300c <init5BAUD+0x22c>)
    2e88:	2300      	movs	r3, #0
    2e8a:	47b8      	blx	r7
    2e8c:	47b0      	blx	r6

  pinOutCtrl(PIN_TX, LOW);
    2e8e:	2028      	movs	r0, #40	; 0x28
    2e90:	2100      	movs	r1, #0
    2e92:	47d0      	blx	sl
  delay_ms(397);
    2e94:	2000      	movs	r0, #0
    2e96:	47c8      	blx	r9
    2e98:	2100      	movs	r1, #0
    2e9a:	228e      	movs	r2, #142	; 0x8e
    2e9c:	32ff      	adds	r2, #255	; 0xff
    2e9e:	2300      	movs	r3, #0
    2ea0:	47c0      	blx	r8
    2ea2:	4a58      	ldr	r2, [pc, #352]	; (3004 <init5BAUD+0x224>)
    2ea4:	2300      	movs	r3, #0
    2ea6:	1880      	adds	r0, r0, r2
    2ea8:	4159      	adcs	r1, r3
    2eaa:	4a58      	ldr	r2, [pc, #352]	; (300c <init5BAUD+0x22c>)
    2eac:	2300      	movs	r3, #0
    2eae:	47b8      	blx	r7
    2eb0:	47b0      	blx	r6

  pinOutCtrl(PIN_TX, HIGH);
    2eb2:	2028      	movs	r0, #40	; 0x28
    2eb4:	2101      	movs	r1, #1
    2eb6:	47d0      	blx	sl
  delay_ms(199);
    2eb8:	2000      	movs	r0, #0
    2eba:	47c8      	blx	r9
    2ebc:	2100      	movs	r1, #0
    2ebe:	22c7      	movs	r2, #199	; 0xc7
    2ec0:	2300      	movs	r3, #0
    2ec2:	47c0      	blx	r8
    2ec4:	4a4f      	ldr	r2, [pc, #316]	; (3004 <init5BAUD+0x224>)
    2ec6:	2300      	movs	r3, #0
    2ec8:	1880      	adds	r0, r0, r2
    2eca:	4159      	adcs	r1, r3
    2ecc:	4a4f      	ldr	r2, [pc, #316]	; (300c <init5BAUD+0x22c>)
    2ece:	2300      	movs	r3, #0
    2ed0:	47b8      	blx	r7
    2ed2:	47b0      	blx	r6


  uartInit();    // Configure uart to communicate with OBDII
    2ed4:	4b4f      	ldr	r3, [pc, #316]	; (3014 <init5BAUD+0x234>)
    2ed6:	4798      	blx	r3
	
	delay_ms(20);
    2ed8:	2000      	movs	r0, #0
    2eda:	47c8      	blx	r9
    2edc:	2100      	movs	r1, #0
    2ede:	2214      	movs	r2, #20
    2ee0:	2300      	movs	r3, #0
    2ee2:	47c0      	blx	r8
    2ee4:	4a47      	ldr	r2, [pc, #284]	; (3004 <init5BAUD+0x224>)
    2ee6:	2300      	movs	r3, #0
    2ee8:	1880      	adds	r0, r0, r2
    2eea:	4159      	adcs	r1, r3
    2eec:	4a47      	ldr	r2, [pc, #284]	; (300c <init5BAUD+0x22c>)
    2eee:	2300      	movs	r3, #0
    2ef0:	47b8      	blx	r7
    2ef2:	47b0      	blx	r6
  uartClear();      // Clear the input stream
    2ef4:	4b48      	ldr	r3, [pc, #288]	; (3018 <init5BAUD+0x238>)
    2ef6:	4798      	blx	r3
    2ef8:	2301      	movs	r3, #1
    2efa:	4699      	mov	r9, r3
    2efc:	2300      	movs	r3, #0
    2efe:	469a      	mov	sl, r3
  for (loop=0; loop<3; loop++)
  {
    timing=0;
    while (uartReceive(&dataReceived))
    2f00:	4b46      	ldr	r3, [pc, #280]	; (301c <init5BAUD+0x23c>)
    2f02:	4698      	mov	r8, r3
    2f04:	e032      	b.n	2f6c <init5BAUD+0x18c>
    2f06:	3f01      	subs	r7, #1
    2f08:	b2bf      	uxth	r7, r7
    {
      if (timing == 100) return 1; // if more then 50 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
    2f0a:	2f00      	cmp	r7, #0
    2f0c:	d066      	beq.n	2fdc <init5BAUD+0x1fc>
      delay_ms(1); // waits 10ms to attempt receive again
    2f0e:	2000      	movs	r0, #0
    2f10:	4b3a      	ldr	r3, [pc, #232]	; (2ffc <init5BAUD+0x21c>)
    2f12:	4798      	blx	r3
    2f14:	1c04      	adds	r4, r0, #0
    2f16:	2500      	movs	r5, #0
    2f18:	483a      	ldr	r0, [pc, #232]	; (3004 <init5BAUD+0x224>)
    2f1a:	2100      	movs	r1, #0
    2f1c:	1900      	adds	r0, r0, r4
    2f1e:	4169      	adcs	r1, r5
    2f20:	4a3a      	ldr	r2, [pc, #232]	; (300c <init5BAUD+0x22c>)
    2f22:	2300      	movs	r3, #0
    2f24:	4e38      	ldr	r6, [pc, #224]	; (3008 <init5BAUD+0x228>)
    2f26:	47b0      	blx	r6
    2f28:	4b39      	ldr	r3, [pc, #228]	; (3010 <init5BAUD+0x230>)
    2f2a:	4798      	blx	r3
	delay_ms(20);
  uartClear();      // Clear the input stream
  for (loop=0; loop<3; loop++)
  {
    timing=0;
    while (uartReceive(&dataReceived))
    2f2c:	483c      	ldr	r0, [pc, #240]	; (3020 <init5BAUD+0x240>)
    2f2e:	47c0      	blx	r8
    2f30:	2800      	cmp	r0, #0
    2f32:	d1e8      	bne.n	2f06 <init5BAUD+0x126>
      if (timing == 100) return 1; // if more then 50 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
      delay_ms(1); // waits 10ms to attempt receive again
      timing++;
    }
	
    data = dataReceived;
    2f34:	4b3a      	ldr	r3, [pc, #232]	; (3020 <init5BAUD+0x240>)
    2f36:	781b      	ldrb	r3, [r3, #0]
    2f38:	4652      	mov	r2, sl
    2f3a:	4669      	mov	r1, sp
    2f3c:	75ca      	strb	r2, [r1, #23]
    2f3e:	7dca      	ldrb	r2, [r1, #23]
    if ((loop == 0) && (data != 0x55)) return -1;
    2f40:	2a00      	cmp	r2, #0
    2f42:	d102      	bne.n	2f4a <init5BAUD+0x16a>
    2f44:	2b55      	cmp	r3, #85	; 0x55
    2f46:	d005      	beq.n	2f54 <init5BAUD+0x174>
    2f48:	e04a      	b.n	2fe0 <init5BAUD+0x200>
    else if (loop == 1) keyBytes[0] = data;
    2f4a:	2a01      	cmp	r2, #1
    2f4c:	d102      	bne.n	2f54 <init5BAUD+0x174>
    2f4e:	4a35      	ldr	r2, [pc, #212]	; (3024 <init5BAUD+0x244>)
    2f50:	7013      	strb	r3, [r2, #0]
    2f52:	e004      	b.n	2f5e <init5BAUD+0x17e>
    else keyBytes[1] = data;
    2f54:	4a33      	ldr	r2, [pc, #204]	; (3024 <init5BAUD+0x244>)
    2f56:	7053      	strb	r3, [r2, #1]

  uartInit();    // Configure uart to communicate with OBDII
	
	delay_ms(20);
  uartClear();      // Clear the input stream
  for (loop=0; loop<3; loop++)
    2f58:	464a      	mov	r2, r9
    2f5a:	2a02      	cmp	r2, #2
    2f5c:	d808      	bhi.n	2f70 <init5BAUD+0x190>
    2f5e:	2301      	movs	r3, #1
    2f60:	469c      	mov	ip, r3
    2f62:	44e2      	add	sl, ip
    2f64:	464b      	mov	r3, r9
    2f66:	3301      	adds	r3, #1
    2f68:	b2db      	uxtb	r3, r3
    2f6a:	4699      	mov	r9, r3
    return -1;
  }
}

uint8_t init5BAUD()
{
    2f6c:	2765      	movs	r7, #101	; 0x65
    2f6e:	e7dd      	b.n	2f2c <init5BAUD+0x14c>
    data = dataReceived;
    if ((loop == 0) && (data != 0x55)) return -1;
    else if (loop == 1) keyBytes[0] = data;
    else keyBytes[1] = data;
  }
  uartSend(~keyBytes[1]); // Send key byte 2 in one's complement
    2f70:	43db      	mvns	r3, r3
    2f72:	b2d8      	uxtb	r0, r3
    2f74:	4b2c      	ldr	r3, [pc, #176]	; (3028 <init5BAUD+0x248>)
    2f76:	4798      	blx	r3
  
  uartClear();
    2f78:	4b27      	ldr	r3, [pc, #156]	; (3018 <init5BAUD+0x238>)
    2f7a:	4798      	blx	r3
  
  timing=0;
  while (uartReceive(&dataReceived))
    2f7c:	2565      	movs	r5, #101	; 0x65
    2f7e:	4c28      	ldr	r4, [pc, #160]	; (3020 <init5BAUD+0x240>)
    2f80:	4e26      	ldr	r6, [pc, #152]	; (301c <init5BAUD+0x23c>)
    2f82:	e01f      	b.n	2fc4 <init5BAUD+0x1e4>
    2f84:	3d01      	subs	r5, #1
    2f86:	b2ad      	uxth	r5, r5
  {
    if (timing == 100) return 1;  // if more then 500 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
    2f88:	2d00      	cmp	r5, #0
    2f8a:	d02b      	beq.n	2fe4 <init5BAUD+0x204>
    delay_ms(10); // waits 10ms to attempt receive again
    2f8c:	2000      	movs	r0, #0
    2f8e:	4b1b      	ldr	r3, [pc, #108]	; (2ffc <init5BAUD+0x21c>)
    2f90:	4798      	blx	r3
    2f92:	9002      	str	r0, [sp, #8]
    2f94:	2300      	movs	r3, #0
    2f96:	9303      	str	r3, [sp, #12]
    2f98:	9a02      	ldr	r2, [sp, #8]
    2f9a:	9b03      	ldr	r3, [sp, #12]
    2f9c:	0f91      	lsrs	r1, r2, #30
    2f9e:	9101      	str	r1, [sp, #4]
    2fa0:	0091      	lsls	r1, r2, #2
    2fa2:	9100      	str	r1, [sp, #0]
    2fa4:	9800      	ldr	r0, [sp, #0]
    2fa6:	9901      	ldr	r1, [sp, #4]
    2fa8:	1880      	adds	r0, r0, r2
    2faa:	4159      	adcs	r1, r3
    2fac:	1800      	adds	r0, r0, r0
    2fae:	4149      	adcs	r1, r1
    2fb0:	4a14      	ldr	r2, [pc, #80]	; (3004 <init5BAUD+0x224>)
    2fb2:	2300      	movs	r3, #0
    2fb4:	1880      	adds	r0, r0, r2
    2fb6:	4159      	adcs	r1, r3
    2fb8:	4a14      	ldr	r2, [pc, #80]	; (300c <init5BAUD+0x22c>)
    2fba:	2300      	movs	r3, #0
    2fbc:	4f12      	ldr	r7, [pc, #72]	; (3008 <init5BAUD+0x228>)
    2fbe:	47b8      	blx	r7
    2fc0:	4b13      	ldr	r3, [pc, #76]	; (3010 <init5BAUD+0x230>)
    2fc2:	4798      	blx	r3
  uartSend(~keyBytes[1]); // Send key byte 2 in one's complement
  
  uartClear();
  
  timing=0;
  while (uartReceive(&dataReceived))
    2fc4:	1c20      	adds	r0, r4, #0
    2fc6:	47b0      	blx	r6
    2fc8:	2800      	cmp	r0, #0
    2fca:	d1db      	bne.n	2f84 <init5BAUD+0x1a4>
    delay_ms(10); // waits 10ms to attempt receive again
    timing++;
  }

  
  if (dataReceived != 0xCC) return -1;  // If the ECU returns a different message that ~0x33 (0x33 in one's complement) an error has occurred
    2fcc:	4b14      	ldr	r3, [pc, #80]	; (3020 <init5BAUD+0x240>)
    2fce:	7818      	ldrb	r0, [r3, #0]
    2fd0:	38cc      	subs	r0, #204	; 0xcc
    2fd2:	1e43      	subs	r3, r0, #1
    2fd4:	4198      	sbcs	r0, r3
    2fd6:	4240      	negs	r0, r0
    2fd8:	b2c0      	uxtb	r0, r0
    2fda:	e004      	b.n	2fe6 <init5BAUD+0x206>
  for (loop=0; loop<3; loop++)
  {
    timing=0;
    while (uartReceive(&dataReceived))
    {
      if (timing == 100) return 1; // if more then 50 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
    2fdc:	2001      	movs	r0, #1
    2fde:	e002      	b.n	2fe6 <init5BAUD+0x206>
      delay_ms(1); // waits 10ms to attempt receive again
      timing++;
    }
	
    data = dataReceived;
    if ((loop == 0) && (data != 0x55)) return -1;
    2fe0:	20ff      	movs	r0, #255	; 0xff
    2fe2:	e000      	b.n	2fe6 <init5BAUD+0x206>
  uartClear();
  
  timing=0;
  while (uartReceive(&dataReceived))
  {
    if (timing == 100) return 1;  // if more then 500 ms pass and ECU not respond, returns 1 to indicate that the transmition terminate with time-out.
    2fe4:	2001      	movs	r0, #1

  
  if (dataReceived != 0xCC) return -1;  // If the ECU returns a different message that ~0x33 (0x33 in one's complement) an error has occurred

  return 0;
}
    2fe6:	b006      	add	sp, #24
    2fe8:	bc1c      	pop	{r2, r3, r4}
    2fea:	4690      	mov	r8, r2
    2fec:	4699      	mov	r9, r3
    2fee:	46a2      	mov	sl, r4
    2ff0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ff2:	46c0      	nop			; (mov r8, r8)
    2ff4:	00001285 	.word	0x00001285
    2ff8:	000012e5 	.word	0x000012e5
    2ffc:	00005155 	.word	0x00005155
    3000:	00006b4d 	.word	0x00006b4d
    3004:	00001b57 	.word	0x00001b57
    3008:	00006b0d 	.word	0x00006b0d
    300c:	00001b58 	.word	0x00001b58
    3010:	20000001 	.word	0x20000001
    3014:	000011c1 	.word	0x000011c1
    3018:	000011a1 	.word	0x000011a1
    301c:	00001185 	.word	0x00001185
    3020:	20000204 	.word	0x20000204
    3024:	200005d4 	.word	0x200005d4
    3028:	00001169 	.word	0x00001169

0000302c <getPIDTable>:
}

data_struct* getPIDTable()
{
	return PIDtable;
    302c:	4800      	ldr	r0, [pc, #0]	; (3030 <getPIDTable+0x4>)
    302e:	4770      	bx	lr
    3030:	2000039c 	.word	0x2000039c

00003034 <PID00_funct>:
#include "PID_interpreter.h"


// 0 -> PIDs suportados -> de 1 a 20
uint8_t PID00_funct(data_struct* data)
{
    3034:	b570      	push	{r4, r5, r6, lr}
    3036:	1c05      	adds	r5, r0, #0
  uint8_t aux;
  // Data A
  aux = data->data[0];
    3038:	6803      	ldr	r3, [r0, #0]
    303a:	781c      	ldrb	r4, [r3, #0]
  if(aux & 0x80) printIHM("PID01 = YES\n");  // Test if the MSB is 1
    303c:	b263      	sxtb	r3, r4
    303e:	2b00      	cmp	r3, #0
    3040:	da03      	bge.n	304a <PID00_funct+0x16>
    3042:	48ac      	ldr	r0, [pc, #688]	; (32f4 <PID00_funct+0x2c0>)
    3044:	4bac      	ldr	r3, [pc, #688]	; (32f8 <PID00_funct+0x2c4>)
    3046:	4798      	blx	r3
    3048:	e002      	b.n	3050 <PID00_funct+0x1c>
  else printIHM("PID01 = NO\n");
    304a:	48ac      	ldr	r0, [pc, #688]	; (32fc <PID00_funct+0x2c8>)
    304c:	4baa      	ldr	r3, [pc, #680]	; (32f8 <PID00_funct+0x2c4>)
    304e:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3050:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID02 = YES\n");  // Test if the MSB is 1
    3052:	b2e6      	uxtb	r6, r4
    3054:	0623      	lsls	r3, r4, #24
    3056:	d503      	bpl.n	3060 <PID00_funct+0x2c>
    3058:	48a9      	ldr	r0, [pc, #676]	; (3300 <PID00_funct+0x2cc>)
    305a:	4ba7      	ldr	r3, [pc, #668]	; (32f8 <PID00_funct+0x2c4>)
    305c:	4798      	blx	r3
    305e:	e002      	b.n	3066 <PID00_funct+0x32>
  else printIHM("PID02 = NO\n");
    3060:	48a8      	ldr	r0, [pc, #672]	; (3304 <PID00_funct+0x2d0>)
    3062:	4ba5      	ldr	r3, [pc, #660]	; (32f8 <PID00_funct+0x2c4>)
    3064:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3066:	0073      	lsls	r3, r6, #1
  if(aux & 0x80) printIHM("PID03 = YES\n");  // Test if the MSB is 1
    3068:	b2dc      	uxtb	r4, r3
    306a:	061b      	lsls	r3, r3, #24
    306c:	d503      	bpl.n	3076 <PID00_funct+0x42>
    306e:	48a6      	ldr	r0, [pc, #664]	; (3308 <PID00_funct+0x2d4>)
    3070:	4ba1      	ldr	r3, [pc, #644]	; (32f8 <PID00_funct+0x2c4>)
    3072:	4798      	blx	r3
    3074:	e002      	b.n	307c <PID00_funct+0x48>
  else printIHM("PID03 = NO\n");
    3076:	48a5      	ldr	r0, [pc, #660]	; (330c <PID00_funct+0x2d8>)
    3078:	4b9f      	ldr	r3, [pc, #636]	; (32f8 <PID00_funct+0x2c4>)
    307a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    307c:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID04 = YES\n");  // Test if the MSB is 1
    307e:	b2dc      	uxtb	r4, r3
    3080:	061b      	lsls	r3, r3, #24
    3082:	d503      	bpl.n	308c <PID00_funct+0x58>
    3084:	48a2      	ldr	r0, [pc, #648]	; (3310 <PID00_funct+0x2dc>)
    3086:	4b9c      	ldr	r3, [pc, #624]	; (32f8 <PID00_funct+0x2c4>)
    3088:	4798      	blx	r3
    308a:	e002      	b.n	3092 <PID00_funct+0x5e>
  else printIHM("PID04 = NO\n");
    308c:	48a1      	ldr	r0, [pc, #644]	; (3314 <PID00_funct+0x2e0>)
    308e:	4b9a      	ldr	r3, [pc, #616]	; (32f8 <PID00_funct+0x2c4>)
    3090:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3092:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID05 = YES\n");  // Test if the MSB is 1
    3094:	b2dc      	uxtb	r4, r3
    3096:	061b      	lsls	r3, r3, #24
    3098:	d503      	bpl.n	30a2 <PID00_funct+0x6e>
    309a:	489f      	ldr	r0, [pc, #636]	; (3318 <PID00_funct+0x2e4>)
    309c:	4b96      	ldr	r3, [pc, #600]	; (32f8 <PID00_funct+0x2c4>)
    309e:	4798      	blx	r3
    30a0:	e002      	b.n	30a8 <PID00_funct+0x74>
  else printIHM("PID05 = NO\n");
    30a2:	489e      	ldr	r0, [pc, #632]	; (331c <PID00_funct+0x2e8>)
    30a4:	4b94      	ldr	r3, [pc, #592]	; (32f8 <PID00_funct+0x2c4>)
    30a6:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    30a8:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID06 = YES\n");  // Test if the MSB is 1
    30aa:	b2dc      	uxtb	r4, r3
    30ac:	061b      	lsls	r3, r3, #24
    30ae:	d503      	bpl.n	30b8 <PID00_funct+0x84>
    30b0:	489b      	ldr	r0, [pc, #620]	; (3320 <PID00_funct+0x2ec>)
    30b2:	4b91      	ldr	r3, [pc, #580]	; (32f8 <PID00_funct+0x2c4>)
    30b4:	4798      	blx	r3
    30b6:	e002      	b.n	30be <PID00_funct+0x8a>
  else printIHM("PID06 = NO\n");
    30b8:	489a      	ldr	r0, [pc, #616]	; (3324 <PID00_funct+0x2f0>)
    30ba:	4b8f      	ldr	r3, [pc, #572]	; (32f8 <PID00_funct+0x2c4>)
    30bc:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    30be:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID07 = YES\n");  // Test if the MSB is 1
    30c0:	b2dc      	uxtb	r4, r3
    30c2:	061b      	lsls	r3, r3, #24
    30c4:	d503      	bpl.n	30ce <PID00_funct+0x9a>
    30c6:	4898      	ldr	r0, [pc, #608]	; (3328 <PID00_funct+0x2f4>)
    30c8:	4b8b      	ldr	r3, [pc, #556]	; (32f8 <PID00_funct+0x2c4>)
    30ca:	4798      	blx	r3
    30cc:	e002      	b.n	30d4 <PID00_funct+0xa0>
  else printIHM("PID07 = NO\n");
    30ce:	4897      	ldr	r0, [pc, #604]	; (332c <PID00_funct+0x2f8>)
    30d0:	4b89      	ldr	r3, [pc, #548]	; (32f8 <PID00_funct+0x2c4>)
    30d2:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID08 = YES\n");  // Test if the MSB is 1
    30d4:	0663      	lsls	r3, r4, #25
    30d6:	d503      	bpl.n	30e0 <PID00_funct+0xac>
    30d8:	4895      	ldr	r0, [pc, #596]	; (3330 <PID00_funct+0x2fc>)
    30da:	4b87      	ldr	r3, [pc, #540]	; (32f8 <PID00_funct+0x2c4>)
    30dc:	4798      	blx	r3
    30de:	e002      	b.n	30e6 <PID00_funct+0xb2>
  else printIHM("PID08 = NO\n");
    30e0:	4894      	ldr	r0, [pc, #592]	; (3334 <PID00_funct+0x300>)
    30e2:	4b85      	ldr	r3, [pc, #532]	; (32f8 <PID00_funct+0x2c4>)
    30e4:	4798      	blx	r3


  // Data B
  aux = data->data[1];
    30e6:	682b      	ldr	r3, [r5, #0]
    30e8:	785c      	ldrb	r4, [r3, #1]
  if(aux & 0x80) printIHM("PID09 = YES\n");  // Test if the MSB is 1
    30ea:	b263      	sxtb	r3, r4
    30ec:	2b00      	cmp	r3, #0
    30ee:	da03      	bge.n	30f8 <PID00_funct+0xc4>
    30f0:	4891      	ldr	r0, [pc, #580]	; (3338 <PID00_funct+0x304>)
    30f2:	4b81      	ldr	r3, [pc, #516]	; (32f8 <PID00_funct+0x2c4>)
    30f4:	4798      	blx	r3
    30f6:	e002      	b.n	30fe <PID00_funct+0xca>
  else printIHM("PID09 = NO\n");
    30f8:	4890      	ldr	r0, [pc, #576]	; (333c <PID00_funct+0x308>)
    30fa:	4b7f      	ldr	r3, [pc, #508]	; (32f8 <PID00_funct+0x2c4>)
    30fc:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    30fe:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID0A = YES\n");  // Test if the MSB is 1
    3100:	b2e6      	uxtb	r6, r4
    3102:	0623      	lsls	r3, r4, #24
    3104:	d503      	bpl.n	310e <PID00_funct+0xda>
    3106:	488e      	ldr	r0, [pc, #568]	; (3340 <PID00_funct+0x30c>)
    3108:	4b7b      	ldr	r3, [pc, #492]	; (32f8 <PID00_funct+0x2c4>)
    310a:	4798      	blx	r3
    310c:	e002      	b.n	3114 <PID00_funct+0xe0>
  else printIHM("PID0A = NO\n");
    310e:	488d      	ldr	r0, [pc, #564]	; (3344 <PID00_funct+0x310>)
    3110:	4b79      	ldr	r3, [pc, #484]	; (32f8 <PID00_funct+0x2c4>)
    3112:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3114:	0073      	lsls	r3, r6, #1
  if(aux & 0x80) printIHM("PID0B = YES\n");  // Test if the MSB is 1
    3116:	b2dc      	uxtb	r4, r3
    3118:	061b      	lsls	r3, r3, #24
    311a:	d503      	bpl.n	3124 <PID00_funct+0xf0>
    311c:	488a      	ldr	r0, [pc, #552]	; (3348 <PID00_funct+0x314>)
    311e:	4b76      	ldr	r3, [pc, #472]	; (32f8 <PID00_funct+0x2c4>)
    3120:	4798      	blx	r3
    3122:	e002      	b.n	312a <PID00_funct+0xf6>
  else printIHM("PID0B = NO\n");
    3124:	4889      	ldr	r0, [pc, #548]	; (334c <PID00_funct+0x318>)
    3126:	4b74      	ldr	r3, [pc, #464]	; (32f8 <PID00_funct+0x2c4>)
    3128:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    312a:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID0C = YES\n");  // Test if the MSB is 1
    312c:	b2dc      	uxtb	r4, r3
    312e:	061b      	lsls	r3, r3, #24
    3130:	d503      	bpl.n	313a <PID00_funct+0x106>
    3132:	4887      	ldr	r0, [pc, #540]	; (3350 <PID00_funct+0x31c>)
    3134:	4b70      	ldr	r3, [pc, #448]	; (32f8 <PID00_funct+0x2c4>)
    3136:	4798      	blx	r3
    3138:	e002      	b.n	3140 <PID00_funct+0x10c>
  else printIHM("PID0C = NO\n");
    313a:	4886      	ldr	r0, [pc, #536]	; (3354 <PID00_funct+0x320>)
    313c:	4b6e      	ldr	r3, [pc, #440]	; (32f8 <PID00_funct+0x2c4>)
    313e:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3140:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID0D = YES\n");  // Test if the MSB is 1
    3142:	b2dc      	uxtb	r4, r3
    3144:	061b      	lsls	r3, r3, #24
    3146:	d503      	bpl.n	3150 <PID00_funct+0x11c>
    3148:	4883      	ldr	r0, [pc, #524]	; (3358 <PID00_funct+0x324>)
    314a:	4b6b      	ldr	r3, [pc, #428]	; (32f8 <PID00_funct+0x2c4>)
    314c:	4798      	blx	r3
    314e:	e002      	b.n	3156 <PID00_funct+0x122>
  else printIHM("PID0D = NO\n");
    3150:	4882      	ldr	r0, [pc, #520]	; (335c <PID00_funct+0x328>)
    3152:	4b69      	ldr	r3, [pc, #420]	; (32f8 <PID00_funct+0x2c4>)
    3154:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3156:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID0E = YES\n");  // Test if the MSB is 1
    3158:	b2dc      	uxtb	r4, r3
    315a:	061b      	lsls	r3, r3, #24
    315c:	d503      	bpl.n	3166 <PID00_funct+0x132>
    315e:	4880      	ldr	r0, [pc, #512]	; (3360 <PID00_funct+0x32c>)
    3160:	4b65      	ldr	r3, [pc, #404]	; (32f8 <PID00_funct+0x2c4>)
    3162:	4798      	blx	r3
    3164:	e002      	b.n	316c <PID00_funct+0x138>
  else printIHM("PID0E = NO\n");
    3166:	487f      	ldr	r0, [pc, #508]	; (3364 <PID00_funct+0x330>)
    3168:	4b63      	ldr	r3, [pc, #396]	; (32f8 <PID00_funct+0x2c4>)
    316a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    316c:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID0F = YES\n");  // Test if the MSB is 1
    316e:	b2dc      	uxtb	r4, r3
    3170:	061b      	lsls	r3, r3, #24
    3172:	d503      	bpl.n	317c <PID00_funct+0x148>
    3174:	487c      	ldr	r0, [pc, #496]	; (3368 <PID00_funct+0x334>)
    3176:	4b60      	ldr	r3, [pc, #384]	; (32f8 <PID00_funct+0x2c4>)
    3178:	4798      	blx	r3
    317a:	e002      	b.n	3182 <PID00_funct+0x14e>
  else printIHM("PID0F = NO\n");
    317c:	487b      	ldr	r0, [pc, #492]	; (336c <PID00_funct+0x338>)
    317e:	4b5e      	ldr	r3, [pc, #376]	; (32f8 <PID00_funct+0x2c4>)
    3180:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID10 = YES\n");  // Test if the MSB is 1
    3182:	0663      	lsls	r3, r4, #25
    3184:	d503      	bpl.n	318e <PID00_funct+0x15a>
    3186:	487a      	ldr	r0, [pc, #488]	; (3370 <PID00_funct+0x33c>)
    3188:	4b5b      	ldr	r3, [pc, #364]	; (32f8 <PID00_funct+0x2c4>)
    318a:	4798      	blx	r3
    318c:	e002      	b.n	3194 <PID00_funct+0x160>
  else printIHM("PID10 = NO\n");
    318e:	4879      	ldr	r0, [pc, #484]	; (3374 <PID00_funct+0x340>)
    3190:	4b59      	ldr	r3, [pc, #356]	; (32f8 <PID00_funct+0x2c4>)
    3192:	4798      	blx	r3


  // Data C
  aux = data->data[2];
    3194:	682b      	ldr	r3, [r5, #0]
    3196:	789c      	ldrb	r4, [r3, #2]
  if(aux & 0x80) printIHM("PID11 = YES\n");  // Test if the MSB is 1
    3198:	b263      	sxtb	r3, r4
    319a:	2b00      	cmp	r3, #0
    319c:	da03      	bge.n	31a6 <PID00_funct+0x172>
    319e:	4876      	ldr	r0, [pc, #472]	; (3378 <PID00_funct+0x344>)
    31a0:	4b55      	ldr	r3, [pc, #340]	; (32f8 <PID00_funct+0x2c4>)
    31a2:	4798      	blx	r3
    31a4:	e002      	b.n	31ac <PID00_funct+0x178>
  else printIHM("PID11 = NO\n");
    31a6:	4875      	ldr	r0, [pc, #468]	; (337c <PID00_funct+0x348>)
    31a8:	4b53      	ldr	r3, [pc, #332]	; (32f8 <PID00_funct+0x2c4>)
    31aa:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    31ac:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID12 = YES\n");  // Test if the MSB is 1
    31ae:	b2e6      	uxtb	r6, r4
    31b0:	0623      	lsls	r3, r4, #24
    31b2:	d503      	bpl.n	31bc <PID00_funct+0x188>
    31b4:	4872      	ldr	r0, [pc, #456]	; (3380 <PID00_funct+0x34c>)
    31b6:	4b50      	ldr	r3, [pc, #320]	; (32f8 <PID00_funct+0x2c4>)
    31b8:	4798      	blx	r3
    31ba:	e002      	b.n	31c2 <PID00_funct+0x18e>
  else printIHM("PID12 = NO\n");
    31bc:	4871      	ldr	r0, [pc, #452]	; (3384 <PID00_funct+0x350>)
    31be:	4b4e      	ldr	r3, [pc, #312]	; (32f8 <PID00_funct+0x2c4>)
    31c0:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    31c2:	0073      	lsls	r3, r6, #1
  if(aux & 0x80) printIHM("PID13 = YES\n");  // Test if the MSB is 1
    31c4:	b2dc      	uxtb	r4, r3
    31c6:	061b      	lsls	r3, r3, #24
    31c8:	d503      	bpl.n	31d2 <PID00_funct+0x19e>
    31ca:	486f      	ldr	r0, [pc, #444]	; (3388 <PID00_funct+0x354>)
    31cc:	4b4a      	ldr	r3, [pc, #296]	; (32f8 <PID00_funct+0x2c4>)
    31ce:	4798      	blx	r3
    31d0:	e002      	b.n	31d8 <PID00_funct+0x1a4>
  else printIHM("PID13 = NO\n");
    31d2:	486e      	ldr	r0, [pc, #440]	; (338c <PID00_funct+0x358>)
    31d4:	4b48      	ldr	r3, [pc, #288]	; (32f8 <PID00_funct+0x2c4>)
    31d6:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    31d8:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID14 = YES\n");  // Test if the MSB is 1
    31da:	b2dc      	uxtb	r4, r3
    31dc:	061b      	lsls	r3, r3, #24
    31de:	d503      	bpl.n	31e8 <PID00_funct+0x1b4>
    31e0:	486b      	ldr	r0, [pc, #428]	; (3390 <PID00_funct+0x35c>)
    31e2:	4b45      	ldr	r3, [pc, #276]	; (32f8 <PID00_funct+0x2c4>)
    31e4:	4798      	blx	r3
    31e6:	e002      	b.n	31ee <PID00_funct+0x1ba>
  else printIHM("PID14 = NO\n");
    31e8:	486a      	ldr	r0, [pc, #424]	; (3394 <PID00_funct+0x360>)
    31ea:	4b43      	ldr	r3, [pc, #268]	; (32f8 <PID00_funct+0x2c4>)
    31ec:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    31ee:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID15 = YES\n");  // Test if the MSB is 1
    31f0:	b2dc      	uxtb	r4, r3
    31f2:	061b      	lsls	r3, r3, #24
    31f4:	d503      	bpl.n	31fe <PID00_funct+0x1ca>
    31f6:	4868      	ldr	r0, [pc, #416]	; (3398 <PID00_funct+0x364>)
    31f8:	4b3f      	ldr	r3, [pc, #252]	; (32f8 <PID00_funct+0x2c4>)
    31fa:	4798      	blx	r3
    31fc:	e002      	b.n	3204 <PID00_funct+0x1d0>
  else printIHM("PID15 = NO\n");
    31fe:	4867      	ldr	r0, [pc, #412]	; (339c <PID00_funct+0x368>)
    3200:	4b3d      	ldr	r3, [pc, #244]	; (32f8 <PID00_funct+0x2c4>)
    3202:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3204:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID16 = YES\n");  // Test if the MSB is 1
    3206:	b2dc      	uxtb	r4, r3
    3208:	061b      	lsls	r3, r3, #24
    320a:	d503      	bpl.n	3214 <PID00_funct+0x1e0>
    320c:	4864      	ldr	r0, [pc, #400]	; (33a0 <PID00_funct+0x36c>)
    320e:	4b3a      	ldr	r3, [pc, #232]	; (32f8 <PID00_funct+0x2c4>)
    3210:	4798      	blx	r3
    3212:	e002      	b.n	321a <PID00_funct+0x1e6>
  else printIHM("PID16 = NO\n");
    3214:	4863      	ldr	r0, [pc, #396]	; (33a4 <PID00_funct+0x370>)
    3216:	4b38      	ldr	r3, [pc, #224]	; (32f8 <PID00_funct+0x2c4>)
    3218:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    321a:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID17 = YES\n");  // Test if the MSB is 1
    321c:	b2dc      	uxtb	r4, r3
    321e:	061b      	lsls	r3, r3, #24
    3220:	d503      	bpl.n	322a <PID00_funct+0x1f6>
    3222:	4861      	ldr	r0, [pc, #388]	; (33a8 <PID00_funct+0x374>)
    3224:	4b34      	ldr	r3, [pc, #208]	; (32f8 <PID00_funct+0x2c4>)
    3226:	4798      	blx	r3
    3228:	e002      	b.n	3230 <PID00_funct+0x1fc>
  else printIHM("PID17 = NO\n");
    322a:	4860      	ldr	r0, [pc, #384]	; (33ac <PID00_funct+0x378>)
    322c:	4b32      	ldr	r3, [pc, #200]	; (32f8 <PID00_funct+0x2c4>)
    322e:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID18 = YES\n");  // Test if the MSB is 1
    3230:	0663      	lsls	r3, r4, #25
    3232:	d503      	bpl.n	323c <PID00_funct+0x208>
    3234:	485e      	ldr	r0, [pc, #376]	; (33b0 <PID00_funct+0x37c>)
    3236:	4b30      	ldr	r3, [pc, #192]	; (32f8 <PID00_funct+0x2c4>)
    3238:	4798      	blx	r3
    323a:	e002      	b.n	3242 <PID00_funct+0x20e>
  else printIHM("PID18 = NO\n");
    323c:	485d      	ldr	r0, [pc, #372]	; (33b4 <PID00_funct+0x380>)
    323e:	4b2e      	ldr	r3, [pc, #184]	; (32f8 <PID00_funct+0x2c4>)
    3240:	4798      	blx	r3


  // Data D
  aux = data->data[3];
    3242:	682b      	ldr	r3, [r5, #0]
    3244:	78dc      	ldrb	r4, [r3, #3]
  if(aux & 0x80) printIHM("PID19 = YES\n");  // Test if the MSB is 1
    3246:	b263      	sxtb	r3, r4
    3248:	2b00      	cmp	r3, #0
    324a:	da03      	bge.n	3254 <PID00_funct+0x220>
    324c:	485a      	ldr	r0, [pc, #360]	; (33b8 <PID00_funct+0x384>)
    324e:	4b2a      	ldr	r3, [pc, #168]	; (32f8 <PID00_funct+0x2c4>)
    3250:	4798      	blx	r3
    3252:	e002      	b.n	325a <PID00_funct+0x226>
  else printIHM("PID19 = NO\n");
    3254:	4859      	ldr	r0, [pc, #356]	; (33bc <PID00_funct+0x388>)
    3256:	4b28      	ldr	r3, [pc, #160]	; (32f8 <PID00_funct+0x2c4>)
    3258:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    325a:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID1A = YES\n");  // Test if the MSB is 1
    325c:	b2e5      	uxtb	r5, r4
    325e:	0623      	lsls	r3, r4, #24
    3260:	d503      	bpl.n	326a <PID00_funct+0x236>
    3262:	4857      	ldr	r0, [pc, #348]	; (33c0 <PID00_funct+0x38c>)
    3264:	4b24      	ldr	r3, [pc, #144]	; (32f8 <PID00_funct+0x2c4>)
    3266:	4798      	blx	r3
    3268:	e002      	b.n	3270 <PID00_funct+0x23c>
  else printIHM("PID1A = NO\n");
    326a:	4856      	ldr	r0, [pc, #344]	; (33c4 <PID00_funct+0x390>)
    326c:	4b22      	ldr	r3, [pc, #136]	; (32f8 <PID00_funct+0x2c4>)
    326e:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3270:	006b      	lsls	r3, r5, #1
  if(aux & 0x80) printIHM("PID1B = YES\n");  // Test if the MSB is 1
    3272:	b2dc      	uxtb	r4, r3
    3274:	061b      	lsls	r3, r3, #24
    3276:	d503      	bpl.n	3280 <PID00_funct+0x24c>
    3278:	4853      	ldr	r0, [pc, #332]	; (33c8 <PID00_funct+0x394>)
    327a:	4b1f      	ldr	r3, [pc, #124]	; (32f8 <PID00_funct+0x2c4>)
    327c:	4798      	blx	r3
    327e:	e002      	b.n	3286 <PID00_funct+0x252>
  else printIHM("PID1B = NO\n");
    3280:	4852      	ldr	r0, [pc, #328]	; (33cc <PID00_funct+0x398>)
    3282:	4b1d      	ldr	r3, [pc, #116]	; (32f8 <PID00_funct+0x2c4>)
    3284:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3286:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID1C = YES\n");  // Test if the MSB is 1
    3288:	b2dc      	uxtb	r4, r3
    328a:	061b      	lsls	r3, r3, #24
    328c:	d503      	bpl.n	3296 <PID00_funct+0x262>
    328e:	4850      	ldr	r0, [pc, #320]	; (33d0 <PID00_funct+0x39c>)
    3290:	4b19      	ldr	r3, [pc, #100]	; (32f8 <PID00_funct+0x2c4>)
    3292:	4798      	blx	r3
    3294:	e002      	b.n	329c <PID00_funct+0x268>
  else printIHM("PID1C = NO\n");
    3296:	484f      	ldr	r0, [pc, #316]	; (33d4 <PID00_funct+0x3a0>)
    3298:	4b17      	ldr	r3, [pc, #92]	; (32f8 <PID00_funct+0x2c4>)
    329a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    329c:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID1D = YES\n");  // Test if the MSB is 1
    329e:	b2dc      	uxtb	r4, r3
    32a0:	061b      	lsls	r3, r3, #24
    32a2:	d503      	bpl.n	32ac <PID00_funct+0x278>
    32a4:	484c      	ldr	r0, [pc, #304]	; (33d8 <PID00_funct+0x3a4>)
    32a6:	4b14      	ldr	r3, [pc, #80]	; (32f8 <PID00_funct+0x2c4>)
    32a8:	4798      	blx	r3
    32aa:	e002      	b.n	32b2 <PID00_funct+0x27e>
  else printIHM("PID1D = NO\n");
    32ac:	484b      	ldr	r0, [pc, #300]	; (33dc <PID00_funct+0x3a8>)
    32ae:	4b12      	ldr	r3, [pc, #72]	; (32f8 <PID00_funct+0x2c4>)
    32b0:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    32b2:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID1E = YES\n");  // Test if the MSB is 1
    32b4:	b2dc      	uxtb	r4, r3
    32b6:	061b      	lsls	r3, r3, #24
    32b8:	d503      	bpl.n	32c2 <PID00_funct+0x28e>
    32ba:	4849      	ldr	r0, [pc, #292]	; (33e0 <PID00_funct+0x3ac>)
    32bc:	4b0e      	ldr	r3, [pc, #56]	; (32f8 <PID00_funct+0x2c4>)
    32be:	4798      	blx	r3
    32c0:	e002      	b.n	32c8 <PID00_funct+0x294>
  else printIHM("PID1E = NO\n");
    32c2:	4848      	ldr	r0, [pc, #288]	; (33e4 <PID00_funct+0x3b0>)
    32c4:	4b0c      	ldr	r3, [pc, #48]	; (32f8 <PID00_funct+0x2c4>)
    32c6:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    32c8:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID1F = YES\n");  // Test if the MSB is 1
    32ca:	b2dc      	uxtb	r4, r3
    32cc:	061b      	lsls	r3, r3, #24
    32ce:	d503      	bpl.n	32d8 <PID00_funct+0x2a4>
    32d0:	4845      	ldr	r0, [pc, #276]	; (33e8 <PID00_funct+0x3b4>)
    32d2:	4b09      	ldr	r3, [pc, #36]	; (32f8 <PID00_funct+0x2c4>)
    32d4:	4798      	blx	r3
    32d6:	e002      	b.n	32de <PID00_funct+0x2aa>
  else printIHM("PID1F = NO\n");
    32d8:	4844      	ldr	r0, [pc, #272]	; (33ec <PID00_funct+0x3b8>)
    32da:	4b07      	ldr	r3, [pc, #28]	; (32f8 <PID00_funct+0x2c4>)
    32dc:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID20 = YES\n");  // Test if the MSB is 1
    32de:	0663      	lsls	r3, r4, #25
    32e0:	d503      	bpl.n	32ea <PID00_funct+0x2b6>
    32e2:	4843      	ldr	r0, [pc, #268]	; (33f0 <PID00_funct+0x3bc>)
    32e4:	4b04      	ldr	r3, [pc, #16]	; (32f8 <PID00_funct+0x2c4>)
    32e6:	4798      	blx	r3
    32e8:	e002      	b.n	32f0 <PID00_funct+0x2bc>
  else printIHM("PID20 = NO\n");
    32ea:	4842      	ldr	r0, [pc, #264]	; (33f4 <PID00_funct+0x3c0>)
    32ec:	4b02      	ldr	r3, [pc, #8]	; (32f8 <PID00_funct+0x2c4>)
    32ee:	4798      	blx	r3

  return 0;
}
    32f0:	2000      	movs	r0, #0
    32f2:	bd70      	pop	{r4, r5, r6, pc}
    32f4:	0000a918 	.word	0x0000a918
    32f8:	00001425 	.word	0x00001425
    32fc:	0000a928 	.word	0x0000a928
    3300:	0000a934 	.word	0x0000a934
    3304:	0000a944 	.word	0x0000a944
    3308:	0000a950 	.word	0x0000a950
    330c:	0000a960 	.word	0x0000a960
    3310:	0000a96c 	.word	0x0000a96c
    3314:	0000a97c 	.word	0x0000a97c
    3318:	0000a988 	.word	0x0000a988
    331c:	0000a998 	.word	0x0000a998
    3320:	0000a9a4 	.word	0x0000a9a4
    3324:	0000a9b4 	.word	0x0000a9b4
    3328:	0000a9c0 	.word	0x0000a9c0
    332c:	0000a9d0 	.word	0x0000a9d0
    3330:	0000a9dc 	.word	0x0000a9dc
    3334:	0000a9ec 	.word	0x0000a9ec
    3338:	0000a9f8 	.word	0x0000a9f8
    333c:	0000aa08 	.word	0x0000aa08
    3340:	0000aa14 	.word	0x0000aa14
    3344:	0000aa24 	.word	0x0000aa24
    3348:	0000aa30 	.word	0x0000aa30
    334c:	0000aa40 	.word	0x0000aa40
    3350:	0000aa4c 	.word	0x0000aa4c
    3354:	0000aa5c 	.word	0x0000aa5c
    3358:	0000aa68 	.word	0x0000aa68
    335c:	0000aa78 	.word	0x0000aa78
    3360:	0000aa84 	.word	0x0000aa84
    3364:	0000aa94 	.word	0x0000aa94
    3368:	0000aaa0 	.word	0x0000aaa0
    336c:	0000aab0 	.word	0x0000aab0
    3370:	0000aabc 	.word	0x0000aabc
    3374:	0000aacc 	.word	0x0000aacc
    3378:	0000aad8 	.word	0x0000aad8
    337c:	0000aae8 	.word	0x0000aae8
    3380:	0000aaf4 	.word	0x0000aaf4
    3384:	0000ab04 	.word	0x0000ab04
    3388:	0000ab10 	.word	0x0000ab10
    338c:	0000ab20 	.word	0x0000ab20
    3390:	0000ab2c 	.word	0x0000ab2c
    3394:	0000ab3c 	.word	0x0000ab3c
    3398:	0000ab48 	.word	0x0000ab48
    339c:	0000ab58 	.word	0x0000ab58
    33a0:	0000ab64 	.word	0x0000ab64
    33a4:	0000ab74 	.word	0x0000ab74
    33a8:	0000ab80 	.word	0x0000ab80
    33ac:	0000ab90 	.word	0x0000ab90
    33b0:	0000ab9c 	.word	0x0000ab9c
    33b4:	0000abac 	.word	0x0000abac
    33b8:	0000abb8 	.word	0x0000abb8
    33bc:	0000abc8 	.word	0x0000abc8
    33c0:	0000abd4 	.word	0x0000abd4
    33c4:	0000abe4 	.word	0x0000abe4
    33c8:	0000abf0 	.word	0x0000abf0
    33cc:	0000ac00 	.word	0x0000ac00
    33d0:	0000ac0c 	.word	0x0000ac0c
    33d4:	0000ac1c 	.word	0x0000ac1c
    33d8:	0000ac28 	.word	0x0000ac28
    33dc:	0000ac38 	.word	0x0000ac38
    33e0:	0000ac44 	.word	0x0000ac44
    33e4:	0000ac54 	.word	0x0000ac54
    33e8:	0000ac60 	.word	0x0000ac60
    33ec:	0000ac70 	.word	0x0000ac70
    33f0:	0000ac7c 	.word	0x0000ac7c
    33f4:	0000ac8c 	.word	0x0000ac8c

000033f8 <PID01_funct>:
//      D3 : Secondary air system monitoring ready : AIR_RDY -> YES | NO
//      D2 : Evaporative system monitoring ready : EVAP_RDY -> YES | NO
//      D1 : Heated catalyst monitoring ready : HCAT_RDY -> YES | NO
//      D0 : Catalyst monitoring ready : CAT_RDY -> YES | NO
uint8_t PID01_funct(data_struct* data)
{
    33f8:	b538      	push	{r3, r4, r5, lr}
    33fa:	1c05      	adds	r5, r0, #0
	uint8_t aux;
	aux = data->data[0];	// Take the byte "A"
    33fc:	6803      	ldr	r3, [r0, #0]
    33fe:	781c      	ldrb	r4, [r3, #0]
	if (aux & 0x80) printIHM("Malfunction Indicator Lamp (MIL) is ON\n");
    3400:	b263      	sxtb	r3, r4
    3402:	2b00      	cmp	r3, #0
    3404:	da03      	bge.n	340e <PID01_funct+0x16>
    3406:	4878      	ldr	r0, [pc, #480]	; (35e8 <PID01_funct+0x1f0>)
    3408:	4b78      	ldr	r3, [pc, #480]	; (35ec <PID01_funct+0x1f4>)
    340a:	4798      	blx	r3
    340c:	e002      	b.n	3414 <PID01_funct+0x1c>
	else printIHM("Malfunction Indicator Lamp (MIL) is OFF\n");
    340e:	4878      	ldr	r0, [pc, #480]	; (35f0 <PID01_funct+0x1f8>)
    3410:	4b76      	ldr	r3, [pc, #472]	; (35ec <PID01_funct+0x1f4>)
    3412:	4798      	blx	r3
	
	aux &= 0x7F;		// Take only 6-0 bits
	printIHM("Diagnostic Trouble Codes on the memory of ECU: %d\n", aux);
    3414:	217f      	movs	r1, #127	; 0x7f
    3416:	4021      	ands	r1, r4
    3418:	4876      	ldr	r0, [pc, #472]	; (35f4 <PID01_funct+0x1fc>)
    341a:	4c74      	ldr	r4, [pc, #464]	; (35ec <PID01_funct+0x1f4>)
    341c:	47a0      	blx	r4
	
	printIHM("\nMonitors supported:\n");
    341e:	4876      	ldr	r0, [pc, #472]	; (35f8 <PID01_funct+0x200>)
    3420:	47a0      	blx	r4
	aux = data->data[1];
    3422:	682b      	ldr	r3, [r5, #0]
    3424:	785c      	ldrb	r4, [r3, #1]
	if(aux & 0x01)	printIHM("YES:  \tMisfire monitoring supported\n");
    3426:	07e3      	lsls	r3, r4, #31
    3428:	d503      	bpl.n	3432 <PID01_funct+0x3a>
    342a:	4874      	ldr	r0, [pc, #464]	; (35fc <PID01_funct+0x204>)
    342c:	4b6f      	ldr	r3, [pc, #444]	; (35ec <PID01_funct+0x1f4>)
    342e:	4798      	blx	r3
    3430:	e002      	b.n	3438 <PID01_funct+0x40>
	else printIHM("NO:  \tMisfire monitoring supported\n");
    3432:	4873      	ldr	r0, [pc, #460]	; (3600 <PID01_funct+0x208>)
    3434:	4b6d      	ldr	r3, [pc, #436]	; (35ec <PID01_funct+0x1f4>)
    3436:	4798      	blx	r3
	aux = aux >> 1;
    3438:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tFuel system monitoring supported\n");
    343a:	07e3      	lsls	r3, r4, #31
    343c:	d503      	bpl.n	3446 <PID01_funct+0x4e>
    343e:	4871      	ldr	r0, [pc, #452]	; (3604 <PID01_funct+0x20c>)
    3440:	4b6a      	ldr	r3, [pc, #424]	; (35ec <PID01_funct+0x1f4>)
    3442:	4798      	blx	r3
    3444:	e002      	b.n	344c <PID01_funct+0x54>
	else printIHM("NO:  \tFuel system monitoring supported\n");
    3446:	4870      	ldr	r0, [pc, #448]	; (3608 <PID01_funct+0x210>)
    3448:	4b68      	ldr	r3, [pc, #416]	; (35ec <PID01_funct+0x1f4>)
    344a:	4798      	blx	r3
	aux = aux >> 1;
	if(aux & 0x01)	printIHM("YES:  \tComprehensive component monitoring supported\n");
    344c:	07a3      	lsls	r3, r4, #30
    344e:	d503      	bpl.n	3458 <PID01_funct+0x60>
    3450:	486e      	ldr	r0, [pc, #440]	; (360c <PID01_funct+0x214>)
    3452:	4b66      	ldr	r3, [pc, #408]	; (35ec <PID01_funct+0x1f4>)
    3454:	4798      	blx	r3
    3456:	e002      	b.n	345e <PID01_funct+0x66>
	else printIHM("NO:  \tComprehensive component monitoring supported\n");
    3458:	486d      	ldr	r0, [pc, #436]	; (3610 <PID01_funct+0x218>)
    345a:	4b64      	ldr	r3, [pc, #400]	; (35ec <PID01_funct+0x1f4>)
    345c:	4798      	blx	r3
	
	aux = data->data[2];
    345e:	682b      	ldr	r3, [r5, #0]
    3460:	789c      	ldrb	r4, [r3, #2]
	if(aux & 0x01)	printIHM("YES:  \tCatalyst monitoring supported\n");
    3462:	07e3      	lsls	r3, r4, #31
    3464:	d503      	bpl.n	346e <PID01_funct+0x76>
    3466:	486b      	ldr	r0, [pc, #428]	; (3614 <PID01_funct+0x21c>)
    3468:	4b60      	ldr	r3, [pc, #384]	; (35ec <PID01_funct+0x1f4>)
    346a:	4798      	blx	r3
    346c:	e002      	b.n	3474 <PID01_funct+0x7c>
	else printIHM("NO:  \tCatalyst monitoring supported\n");
    346e:	486a      	ldr	r0, [pc, #424]	; (3618 <PID01_funct+0x220>)
    3470:	4b5e      	ldr	r3, [pc, #376]	; (35ec <PID01_funct+0x1f4>)
    3472:	4798      	blx	r3
	aux = aux >> 1;
    3474:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tHeated catalyst monitoring supported\n");
    3476:	07e3      	lsls	r3, r4, #31
    3478:	d503      	bpl.n	3482 <PID01_funct+0x8a>
    347a:	4868      	ldr	r0, [pc, #416]	; (361c <PID01_funct+0x224>)
    347c:	4b5b      	ldr	r3, [pc, #364]	; (35ec <PID01_funct+0x1f4>)
    347e:	4798      	blx	r3
    3480:	e002      	b.n	3488 <PID01_funct+0x90>
	else printIHM("NO:  \tHeated catalyst monitoring supported\n");
    3482:	4867      	ldr	r0, [pc, #412]	; (3620 <PID01_funct+0x228>)
    3484:	4b59      	ldr	r3, [pc, #356]	; (35ec <PID01_funct+0x1f4>)
    3486:	4798      	blx	r3
	aux = aux >> 1;
    3488:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tEvaporative system monitoring supported\n");
    348a:	07e3      	lsls	r3, r4, #31
    348c:	d503      	bpl.n	3496 <PID01_funct+0x9e>
    348e:	4865      	ldr	r0, [pc, #404]	; (3624 <PID01_funct+0x22c>)
    3490:	4b56      	ldr	r3, [pc, #344]	; (35ec <PID01_funct+0x1f4>)
    3492:	4798      	blx	r3
    3494:	e002      	b.n	349c <PID01_funct+0xa4>
	else printIHM("NO:  \tEvaporative system monitoring supported\n");
    3496:	4864      	ldr	r0, [pc, #400]	; (3628 <PID01_funct+0x230>)
    3498:	4b54      	ldr	r3, [pc, #336]	; (35ec <PID01_funct+0x1f4>)
    349a:	4798      	blx	r3
	aux = aux >> 1;
    349c:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tSecondary air system monitoring supported\n");
    349e:	07e3      	lsls	r3, r4, #31
    34a0:	d503      	bpl.n	34aa <PID01_funct+0xb2>
    34a2:	4862      	ldr	r0, [pc, #392]	; (362c <PID01_funct+0x234>)
    34a4:	4b51      	ldr	r3, [pc, #324]	; (35ec <PID01_funct+0x1f4>)
    34a6:	4798      	blx	r3
    34a8:	e002      	b.n	34b0 <PID01_funct+0xb8>
	else printIHM("NO:  \tSecondary air system monitoring supported\n");
    34aa:	4861      	ldr	r0, [pc, #388]	; (3630 <PID01_funct+0x238>)
    34ac:	4b4f      	ldr	r3, [pc, #316]	; (35ec <PID01_funct+0x1f4>)
    34ae:	4798      	blx	r3
	aux = aux >> 1;
    34b0:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tA/C system refrigerant monitoring supported\n");
    34b2:	07e3      	lsls	r3, r4, #31
    34b4:	d503      	bpl.n	34be <PID01_funct+0xc6>
    34b6:	485f      	ldr	r0, [pc, #380]	; (3634 <PID01_funct+0x23c>)
    34b8:	4b4c      	ldr	r3, [pc, #304]	; (35ec <PID01_funct+0x1f4>)
    34ba:	4798      	blx	r3
    34bc:	e002      	b.n	34c4 <PID01_funct+0xcc>
	else printIHM("NO:  \tA/C system refrigerant monitoring supported\n");
    34be:	485e      	ldr	r0, [pc, #376]	; (3638 <PID01_funct+0x240>)
    34c0:	4b4a      	ldr	r3, [pc, #296]	; (35ec <PID01_funct+0x1f4>)
    34c2:	4798      	blx	r3
	aux = aux >> 1;
    34c4:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tOxygen sensor monitoring supported\n");
    34c6:	07e3      	lsls	r3, r4, #31
    34c8:	d503      	bpl.n	34d2 <PID01_funct+0xda>
    34ca:	485c      	ldr	r0, [pc, #368]	; (363c <PID01_funct+0x244>)
    34cc:	4b47      	ldr	r3, [pc, #284]	; (35ec <PID01_funct+0x1f4>)
    34ce:	4798      	blx	r3
    34d0:	e002      	b.n	34d8 <PID01_funct+0xe0>
	else printIHM("NO:  \tOxygen sensor monitoring supported\n");
    34d2:	485b      	ldr	r0, [pc, #364]	; (3640 <PID01_funct+0x248>)
    34d4:	4b45      	ldr	r3, [pc, #276]	; (35ec <PID01_funct+0x1f4>)
    34d6:	4798      	blx	r3
	aux = aux >> 1;
    34d8:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tOxygen sensor heater monitoring supported\n");
    34da:	07e3      	lsls	r3, r4, #31
    34dc:	d503      	bpl.n	34e6 <PID01_funct+0xee>
    34de:	4859      	ldr	r0, [pc, #356]	; (3644 <PID01_funct+0x24c>)
    34e0:	4b42      	ldr	r3, [pc, #264]	; (35ec <PID01_funct+0x1f4>)
    34e2:	4798      	blx	r3
    34e4:	e002      	b.n	34ec <PID01_funct+0xf4>
	else printIHM("NO:  \tOxygen sensor heater monitoring supported\n");
    34e6:	4858      	ldr	r0, [pc, #352]	; (3648 <PID01_funct+0x250>)
    34e8:	4b40      	ldr	r3, [pc, #256]	; (35ec <PID01_funct+0x1f4>)
    34ea:	4798      	blx	r3
	aux = aux >> 1;
	if(aux & 0x01)	printIHM("YES:  \tEGR system monitoring supported\n");
    34ec:	0864      	lsrs	r4, r4, #1
    34ee:	d003      	beq.n	34f8 <PID01_funct+0x100>
    34f0:	4856      	ldr	r0, [pc, #344]	; (364c <PID01_funct+0x254>)
    34f2:	4b3e      	ldr	r3, [pc, #248]	; (35ec <PID01_funct+0x1f4>)
    34f4:	4798      	blx	r3
    34f6:	e002      	b.n	34fe <PID01_funct+0x106>
	else printIHM("NO:  \tEGR system monitoring supported\n");
    34f8:	4855      	ldr	r0, [pc, #340]	; (3650 <PID01_funct+0x258>)
    34fa:	4b3c      	ldr	r3, [pc, #240]	; (35ec <PID01_funct+0x1f4>)
    34fc:	4798      	blx	r3

	printIHM("\nMonitors ready:\n");
    34fe:	4855      	ldr	r0, [pc, #340]	; (3654 <PID01_funct+0x25c>)
    3500:	4b3a      	ldr	r3, [pc, #232]	; (35ec <PID01_funct+0x1f4>)
    3502:	4798      	blx	r3
	aux = data->data[1];
    3504:	682b      	ldr	r3, [r5, #0]
    3506:	785c      	ldrb	r4, [r3, #1]
	aux = aux >> 4;		// shift bit 4 to LSB
    3508:	0924      	lsrs	r4, r4, #4
	if(aux & 0x01)	printIHM("YES:  \tMisfire monitoring ready\n");
    350a:	07e3      	lsls	r3, r4, #31
    350c:	d503      	bpl.n	3516 <PID01_funct+0x11e>
    350e:	4852      	ldr	r0, [pc, #328]	; (3658 <PID01_funct+0x260>)
    3510:	4b36      	ldr	r3, [pc, #216]	; (35ec <PID01_funct+0x1f4>)
    3512:	4798      	blx	r3
    3514:	e002      	b.n	351c <PID01_funct+0x124>
	else printIHM("NO:  \tMisfire monitoring ready\n");
    3516:	4851      	ldr	r0, [pc, #324]	; (365c <PID01_funct+0x264>)
    3518:	4b34      	ldr	r3, [pc, #208]	; (35ec <PID01_funct+0x1f4>)
    351a:	4798      	blx	r3
	aux = aux >> 1;
    351c:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:	\tFuel system monitoring ready\n");
    351e:	07e3      	lsls	r3, r4, #31
    3520:	d503      	bpl.n	352a <PID01_funct+0x132>
    3522:	484f      	ldr	r0, [pc, #316]	; (3660 <PID01_funct+0x268>)
    3524:	4b31      	ldr	r3, [pc, #196]	; (35ec <PID01_funct+0x1f4>)
    3526:	4798      	blx	r3
    3528:	e002      	b.n	3530 <PID01_funct+0x138>
	else printIHM("NO:  \tFuel system monitoring ready\n");
    352a:	484e      	ldr	r0, [pc, #312]	; (3664 <PID01_funct+0x26c>)
    352c:	4b2f      	ldr	r3, [pc, #188]	; (35ec <PID01_funct+0x1f4>)
    352e:	4798      	blx	r3
	aux = aux >> 1;
	if(aux & 0x01)	printIHM("YES:	\tComprehensive component monitoring ready\n");
    3530:	07a3      	lsls	r3, r4, #30
    3532:	d503      	bpl.n	353c <PID01_funct+0x144>
    3534:	484c      	ldr	r0, [pc, #304]	; (3668 <PID01_funct+0x270>)
    3536:	4b2d      	ldr	r3, [pc, #180]	; (35ec <PID01_funct+0x1f4>)
    3538:	4798      	blx	r3
    353a:	e002      	b.n	3542 <PID01_funct+0x14a>
	else printIHM("NO:  \tComprehensive component monitoring ready\n");
    353c:	484b      	ldr	r0, [pc, #300]	; (366c <PID01_funct+0x274>)
    353e:	4b2b      	ldr	r3, [pc, #172]	; (35ec <PID01_funct+0x1f4>)
    3540:	4798      	blx	r3
	
	aux = data->data[3];
    3542:	682b      	ldr	r3, [r5, #0]
    3544:	78dc      	ldrb	r4, [r3, #3]
	if(aux & 0x01)	printIHM("YES:  \tCatalyst monitoring ready\n");
    3546:	07e3      	lsls	r3, r4, #31
    3548:	d503      	bpl.n	3552 <PID01_funct+0x15a>
    354a:	4849      	ldr	r0, [pc, #292]	; (3670 <PID01_funct+0x278>)
    354c:	4b27      	ldr	r3, [pc, #156]	; (35ec <PID01_funct+0x1f4>)
    354e:	4798      	blx	r3
    3550:	e002      	b.n	3558 <PID01_funct+0x160>
	else printIHM("NO:  \tCatalyst monitoring ready\n");
    3552:	4848      	ldr	r0, [pc, #288]	; (3674 <PID01_funct+0x27c>)
    3554:	4b25      	ldr	r3, [pc, #148]	; (35ec <PID01_funct+0x1f4>)
    3556:	4798      	blx	r3
	aux = aux >> 1;
    3558:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tHeated catalyst monitoring ready\n");
    355a:	07e3      	lsls	r3, r4, #31
    355c:	d503      	bpl.n	3566 <PID01_funct+0x16e>
    355e:	4846      	ldr	r0, [pc, #280]	; (3678 <PID01_funct+0x280>)
    3560:	4b22      	ldr	r3, [pc, #136]	; (35ec <PID01_funct+0x1f4>)
    3562:	4798      	blx	r3
    3564:	e002      	b.n	356c <PID01_funct+0x174>
	else printIHM("NO:  \tHeated catalyst monitoring ready\n");
    3566:	4845      	ldr	r0, [pc, #276]	; (367c <PID01_funct+0x284>)
    3568:	4b20      	ldr	r3, [pc, #128]	; (35ec <PID01_funct+0x1f4>)
    356a:	4798      	blx	r3
	aux = aux >> 1;
    356c:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tEvaporative system monitoring ready\n");
    356e:	07e3      	lsls	r3, r4, #31
    3570:	d503      	bpl.n	357a <PID01_funct+0x182>
    3572:	4843      	ldr	r0, [pc, #268]	; (3680 <PID01_funct+0x288>)
    3574:	4b1d      	ldr	r3, [pc, #116]	; (35ec <PID01_funct+0x1f4>)
    3576:	4798      	blx	r3
    3578:	e002      	b.n	3580 <PID01_funct+0x188>
	else printIHM("NO:  \tEvaporative system monitoring ready\n");
    357a:	4842      	ldr	r0, [pc, #264]	; (3684 <PID01_funct+0x28c>)
    357c:	4b1b      	ldr	r3, [pc, #108]	; (35ec <PID01_funct+0x1f4>)
    357e:	4798      	blx	r3
	aux = aux >> 1;
    3580:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tSecondary air system monitoring ready\n");
    3582:	07e3      	lsls	r3, r4, #31
    3584:	d503      	bpl.n	358e <PID01_funct+0x196>
    3586:	4840      	ldr	r0, [pc, #256]	; (3688 <PID01_funct+0x290>)
    3588:	4b18      	ldr	r3, [pc, #96]	; (35ec <PID01_funct+0x1f4>)
    358a:	4798      	blx	r3
    358c:	e002      	b.n	3594 <PID01_funct+0x19c>
	else printIHM("NO:  \tSecondary air system monitoring ready\n");
    358e:	483f      	ldr	r0, [pc, #252]	; (368c <PID01_funct+0x294>)
    3590:	4b16      	ldr	r3, [pc, #88]	; (35ec <PID01_funct+0x1f4>)
    3592:	4798      	blx	r3
	aux = aux >> 1;
    3594:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tA/C system refrigerant monitoring ready\n");
    3596:	07e3      	lsls	r3, r4, #31
    3598:	d503      	bpl.n	35a2 <PID01_funct+0x1aa>
    359a:	483d      	ldr	r0, [pc, #244]	; (3690 <PID01_funct+0x298>)
    359c:	4b13      	ldr	r3, [pc, #76]	; (35ec <PID01_funct+0x1f4>)
    359e:	4798      	blx	r3
    35a0:	e002      	b.n	35a8 <PID01_funct+0x1b0>
	else printIHM("NO:  \tA/C system refrigerant monitoring ready\n");
    35a2:	483c      	ldr	r0, [pc, #240]	; (3694 <PID01_funct+0x29c>)
    35a4:	4b11      	ldr	r3, [pc, #68]	; (35ec <PID01_funct+0x1f4>)
    35a6:	4798      	blx	r3
	aux = aux >> 1;
    35a8:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tOxygen sensor monitoring ready\n");
    35aa:	07e3      	lsls	r3, r4, #31
    35ac:	d503      	bpl.n	35b6 <PID01_funct+0x1be>
    35ae:	483a      	ldr	r0, [pc, #232]	; (3698 <PID01_funct+0x2a0>)
    35b0:	4b0e      	ldr	r3, [pc, #56]	; (35ec <PID01_funct+0x1f4>)
    35b2:	4798      	blx	r3
    35b4:	e002      	b.n	35bc <PID01_funct+0x1c4>
	else printIHM("NO:  \tOxygen sensor monitoring ready\n");
    35b6:	4839      	ldr	r0, [pc, #228]	; (369c <PID01_funct+0x2a4>)
    35b8:	4b0c      	ldr	r3, [pc, #48]	; (35ec <PID01_funct+0x1f4>)
    35ba:	4798      	blx	r3
	aux = aux >> 1;
    35bc:	0864      	lsrs	r4, r4, #1
	if(aux & 0x01)	printIHM("YES:  \tOxygen sensor heater monitoring ready\n");
    35be:	07e3      	lsls	r3, r4, #31
    35c0:	d503      	bpl.n	35ca <PID01_funct+0x1d2>
    35c2:	4837      	ldr	r0, [pc, #220]	; (36a0 <PID01_funct+0x2a8>)
    35c4:	4b09      	ldr	r3, [pc, #36]	; (35ec <PID01_funct+0x1f4>)
    35c6:	4798      	blx	r3
    35c8:	e002      	b.n	35d0 <PID01_funct+0x1d8>
	else printIHM("NO:  \tOxygen sensor heater monitoring ready\n");
    35ca:	4836      	ldr	r0, [pc, #216]	; (36a4 <PID01_funct+0x2ac>)
    35cc:	4b07      	ldr	r3, [pc, #28]	; (35ec <PID01_funct+0x1f4>)
    35ce:	4798      	blx	r3
	aux = aux >> 1;
	if(aux & 0x01)	printIHM("YES:  \tEGR system monitoring ready\n");
    35d0:	0864      	lsrs	r4, r4, #1
    35d2:	d003      	beq.n	35dc <PID01_funct+0x1e4>
    35d4:	4834      	ldr	r0, [pc, #208]	; (36a8 <PID01_funct+0x2b0>)
    35d6:	4b05      	ldr	r3, [pc, #20]	; (35ec <PID01_funct+0x1f4>)
    35d8:	4798      	blx	r3
    35da:	e002      	b.n	35e2 <PID01_funct+0x1ea>
	else printIHM("NO:  \tEGR system monitoring ready\n");
    35dc:	4833      	ldr	r0, [pc, #204]	; (36ac <PID01_funct+0x2b4>)
    35de:	4b03      	ldr	r3, [pc, #12]	; (35ec <PID01_funct+0x1f4>)
    35e0:	4798      	blx	r3

	return 0;
}
    35e2:	2000      	movs	r0, #0
    35e4:	bd38      	pop	{r3, r4, r5, pc}
    35e6:	46c0      	nop			; (mov r8, r8)
    35e8:	0000ac98 	.word	0x0000ac98
    35ec:	00001425 	.word	0x00001425
    35f0:	0000acc0 	.word	0x0000acc0
    35f4:	0000acec 	.word	0x0000acec
    35f8:	0000ad20 	.word	0x0000ad20
    35fc:	0000ad38 	.word	0x0000ad38
    3600:	0000ad60 	.word	0x0000ad60
    3604:	0000ad84 	.word	0x0000ad84
    3608:	0000adb0 	.word	0x0000adb0
    360c:	0000add8 	.word	0x0000add8
    3610:	0000ae10 	.word	0x0000ae10
    3614:	0000ae44 	.word	0x0000ae44
    3618:	0000ae6c 	.word	0x0000ae6c
    361c:	0000ae94 	.word	0x0000ae94
    3620:	0000aec4 	.word	0x0000aec4
    3624:	0000aef0 	.word	0x0000aef0
    3628:	0000af20 	.word	0x0000af20
    362c:	0000af50 	.word	0x0000af50
    3630:	0000af84 	.word	0x0000af84
    3634:	0000afb8 	.word	0x0000afb8
    3638:	0000afec 	.word	0x0000afec
    363c:	0000b020 	.word	0x0000b020
    3640:	0000b04c 	.word	0x0000b04c
    3644:	0000b078 	.word	0x0000b078
    3648:	0000b0ac 	.word	0x0000b0ac
    364c:	0000b0e0 	.word	0x0000b0e0
    3650:	0000b108 	.word	0x0000b108
    3654:	0000b130 	.word	0x0000b130
    3658:	0000b144 	.word	0x0000b144
    365c:	0000b168 	.word	0x0000b168
    3660:	0000b188 	.word	0x0000b188
    3664:	0000b1ac 	.word	0x0000b1ac
    3668:	0000b1d0 	.word	0x0000b1d0
    366c:	0000b200 	.word	0x0000b200
    3670:	0000b230 	.word	0x0000b230
    3674:	0000b254 	.word	0x0000b254
    3678:	0000b278 	.word	0x0000b278
    367c:	0000b2a4 	.word	0x0000b2a4
    3680:	0000b2cc 	.word	0x0000b2cc
    3684:	0000b2f8 	.word	0x0000b2f8
    3688:	0000b324 	.word	0x0000b324
    368c:	0000b354 	.word	0x0000b354
    3690:	0000b384 	.word	0x0000b384
    3694:	0000b3b4 	.word	0x0000b3b4
    3698:	0000b3e4 	.word	0x0000b3e4
    369c:	0000b40c 	.word	0x0000b40c
    36a0:	0000b434 	.word	0x0000b434
    36a4:	0000b464 	.word	0x0000b464
    36a8:	0000b494 	.word	0x0000b494
    36ac:	0000b4b8 	.word	0x0000b4b8

000036b0 <PID03_funct>:
//	5-7	ISO/SAE reserved (bits shall be reported as 0)
// Only one bit by bank can be set one
// If all bit of bank are '0' then the bank don't exists on system

uint8_t PID03_funct(data_struct* data)
{
    36b0:	b570      	push	{r4, r5, r6, lr}
    36b2:	1c05      	adds	r5, r0, #0
	uint8_t aux;
	aux = data->data[0];
    36b4:	6803      	ldr	r3, [r0, #0]
    36b6:	781c      	ldrb	r4, [r3, #0]
	printIHM("Fuel system 1: (if more than 1 response, an error occoured)\n");
    36b8:	483f      	ldr	r0, [pc, #252]	; (37b8 <PID03_funct+0x108>)
    36ba:	4b40      	ldr	r3, [pc, #256]	; (37bc <PID03_funct+0x10c>)
    36bc:	4798      	blx	r3
	if(aux)
    36be:	2c00      	cmp	r4, #0
    36c0:	d035      	beq.n	372e <PID03_funct+0x7e>
	{
		if(aux & 0x80) printIHM("\tUnkdown response bit[7]\n");  // Test if the MSB is 1
    36c2:	b263      	sxtb	r3, r4
    36c4:	2b00      	cmp	r3, #0
    36c6:	da02      	bge.n	36ce <PID03_funct+0x1e>
    36c8:	483d      	ldr	r0, [pc, #244]	; (37c0 <PID03_funct+0x110>)
    36ca:	4b3c      	ldr	r3, [pc, #240]	; (37bc <PID03_funct+0x10c>)
    36cc:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    36ce:	0064      	lsls	r4, r4, #1
		if(aux & 0x80) printIHM("\tUnkdown response bit[6]\n");  // Test if the MSB is 1
    36d0:	b2e6      	uxtb	r6, r4
    36d2:	0623      	lsls	r3, r4, #24
    36d4:	d502      	bpl.n	36dc <PID03_funct+0x2c>
    36d6:	483b      	ldr	r0, [pc, #236]	; (37c4 <PID03_funct+0x114>)
    36d8:	4b38      	ldr	r3, [pc, #224]	; (37bc <PID03_funct+0x10c>)
    36da:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    36dc:	0073      	lsls	r3, r6, #1
		if(aux & 0x80) printIHM("\tUnkdown response bit[5]\n");  // Test if the MSB is 1
    36de:	b2dc      	uxtb	r4, r3
    36e0:	061b      	lsls	r3, r3, #24
    36e2:	d502      	bpl.n	36ea <PID03_funct+0x3a>
    36e4:	4838      	ldr	r0, [pc, #224]	; (37c8 <PID03_funct+0x118>)
    36e6:	4b35      	ldr	r3, [pc, #212]	; (37bc <PID03_funct+0x10c>)
    36e8:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    36ea:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tClosed loop, but fault with at least one oxygen sensor - may be using single oxygen sensor for fuel control\n");  // Test if the MSB is 1
    36ec:	b2dc      	uxtb	r4, r3
    36ee:	061b      	lsls	r3, r3, #24
    36f0:	d502      	bpl.n	36f8 <PID03_funct+0x48>
    36f2:	4836      	ldr	r0, [pc, #216]	; (37cc <PID03_funct+0x11c>)
    36f4:	4b31      	ldr	r3, [pc, #196]	; (37bc <PID03_funct+0x10c>)
    36f6:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    36f8:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tOpen loop - due to detected system fault\n");  // Test if the MSB is 1
    36fa:	b2dc      	uxtb	r4, r3
    36fc:	061b      	lsls	r3, r3, #24
    36fe:	d502      	bpl.n	3706 <PID03_funct+0x56>
    3700:	4833      	ldr	r0, [pc, #204]	; (37d0 <PID03_funct+0x120>)
    3702:	4b2e      	ldr	r3, [pc, #184]	; (37bc <PID03_funct+0x10c>)
    3704:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    3706:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tOpen loop due to driving conditions (e.g. power enrichment, deceleration enleanment)\n");  // Test if the MSB is 1
    3708:	b2dc      	uxtb	r4, r3
    370a:	061b      	lsls	r3, r3, #24
    370c:	d502      	bpl.n	3714 <PID03_funct+0x64>
    370e:	4831      	ldr	r0, [pc, #196]	; (37d4 <PID03_funct+0x124>)
    3710:	4b2a      	ldr	r3, [pc, #168]	; (37bc <PID03_funct+0x10c>)
    3712:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    3714:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tClosed loop - using oxygen sensor(s) as feedback for fuel control\n");  // Test if the MSB is 1
    3716:	b2dc      	uxtb	r4, r3
    3718:	061b      	lsls	r3, r3, #24
    371a:	d502      	bpl.n	3722 <PID03_funct+0x72>
    371c:	482e      	ldr	r0, [pc, #184]	; (37d8 <PID03_funct+0x128>)
    371e:	4b27      	ldr	r3, [pc, #156]	; (37bc <PID03_funct+0x10c>)
    3720:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
		if(aux & 0x80) printIHM("\tOpen loop - has not yet satisfied conditions to go closed loop\n");  // Test if the MSB is 1
    3722:	0663      	lsls	r3, r4, #25
    3724:	d506      	bpl.n	3734 <PID03_funct+0x84>
    3726:	482d      	ldr	r0, [pc, #180]	; (37dc <PID03_funct+0x12c>)
    3728:	4b24      	ldr	r3, [pc, #144]	; (37bc <PID03_funct+0x10c>)
    372a:	4798      	blx	r3
    372c:	e002      	b.n	3734 <PID03_funct+0x84>
		aux = aux << 1;     // Shift one bit to left
	}
	else printIHM("\tFuel system 1 is not present\n");
    372e:	482c      	ldr	r0, [pc, #176]	; (37e0 <PID03_funct+0x130>)
    3730:	4b22      	ldr	r3, [pc, #136]	; (37bc <PID03_funct+0x10c>)
    3732:	4798      	blx	r3
	
	aux = data->data[1];
    3734:	682b      	ldr	r3, [r5, #0]
    3736:	785c      	ldrb	r4, [r3, #1]
	printIHM("Fuel system 2: (if more than 1 response, an error occoured)\n");
    3738:	482a      	ldr	r0, [pc, #168]	; (37e4 <PID03_funct+0x134>)
    373a:	4b20      	ldr	r3, [pc, #128]	; (37bc <PID03_funct+0x10c>)
    373c:	4798      	blx	r3
	if(aux)
    373e:	2c00      	cmp	r4, #0
    3740:	d035      	beq.n	37ae <PID03_funct+0xfe>
	{
		if(aux & 0x80) printIHM("\tUnkdown response bit[7]\n");  // Test if the MSB is 1
    3742:	b263      	sxtb	r3, r4
    3744:	2b00      	cmp	r3, #0
    3746:	da02      	bge.n	374e <PID03_funct+0x9e>
    3748:	481d      	ldr	r0, [pc, #116]	; (37c0 <PID03_funct+0x110>)
    374a:	4b1c      	ldr	r3, [pc, #112]	; (37bc <PID03_funct+0x10c>)
    374c:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    374e:	0064      	lsls	r4, r4, #1
		if(aux & 0x80) printIHM("\tUnkdown response bit[6]\n");  // Test if the MSB is 1
    3750:	b2e5      	uxtb	r5, r4
    3752:	0623      	lsls	r3, r4, #24
    3754:	d502      	bpl.n	375c <PID03_funct+0xac>
    3756:	481b      	ldr	r0, [pc, #108]	; (37c4 <PID03_funct+0x114>)
    3758:	4b18      	ldr	r3, [pc, #96]	; (37bc <PID03_funct+0x10c>)
    375a:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    375c:	006b      	lsls	r3, r5, #1
		if(aux & 0x80) printIHM("\tUnkdown response bit[5]\n");  // Test if the MSB is 1
    375e:	b2dc      	uxtb	r4, r3
    3760:	061b      	lsls	r3, r3, #24
    3762:	d502      	bpl.n	376a <PID03_funct+0xba>
    3764:	4818      	ldr	r0, [pc, #96]	; (37c8 <PID03_funct+0x118>)
    3766:	4b15      	ldr	r3, [pc, #84]	; (37bc <PID03_funct+0x10c>)
    3768:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    376a:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tClosed loop, but fault with at least one oxygen sensor - may be using single oxygen sensor for fuel control\n");  // Test if the MSB is 1
    376c:	b2dc      	uxtb	r4, r3
    376e:	061b      	lsls	r3, r3, #24
    3770:	d502      	bpl.n	3778 <PID03_funct+0xc8>
    3772:	4816      	ldr	r0, [pc, #88]	; (37cc <PID03_funct+0x11c>)
    3774:	4b11      	ldr	r3, [pc, #68]	; (37bc <PID03_funct+0x10c>)
    3776:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    3778:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tOpen loop - due to detected system fault\n");  // Test if the MSB is 1
    377a:	b2dc      	uxtb	r4, r3
    377c:	061b      	lsls	r3, r3, #24
    377e:	d502      	bpl.n	3786 <PID03_funct+0xd6>
    3780:	4813      	ldr	r0, [pc, #76]	; (37d0 <PID03_funct+0x120>)
    3782:	4b0e      	ldr	r3, [pc, #56]	; (37bc <PID03_funct+0x10c>)
    3784:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    3786:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tOpen loop due to driving conditions (e.g. power enrichment, deceleration enleanment)\n");  // Test if the MSB is 1
    3788:	b2dc      	uxtb	r4, r3
    378a:	061b      	lsls	r3, r3, #24
    378c:	d502      	bpl.n	3794 <PID03_funct+0xe4>
    378e:	4811      	ldr	r0, [pc, #68]	; (37d4 <PID03_funct+0x124>)
    3790:	4b0a      	ldr	r3, [pc, #40]	; (37bc <PID03_funct+0x10c>)
    3792:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
    3794:	0063      	lsls	r3, r4, #1
		if(aux & 0x80) printIHM("\tClosed loop - using oxygen sensor(s) as feedback for fuel control\n");  // Test if the MSB is 1
    3796:	b2dc      	uxtb	r4, r3
    3798:	061b      	lsls	r3, r3, #24
    379a:	d502      	bpl.n	37a2 <PID03_funct+0xf2>
    379c:	480e      	ldr	r0, [pc, #56]	; (37d8 <PID03_funct+0x128>)
    379e:	4b07      	ldr	r3, [pc, #28]	; (37bc <PID03_funct+0x10c>)
    37a0:	4798      	blx	r3
		aux = aux << 1;     // Shift one bit to left
		if(aux & 0x80) printIHM("\tOpen loop - has not yet satisfied conditions to go closed loop\n");  // Test if the MSB is 1
    37a2:	0663      	lsls	r3, r4, #25
    37a4:	d506      	bpl.n	37b4 <PID03_funct+0x104>
    37a6:	480d      	ldr	r0, [pc, #52]	; (37dc <PID03_funct+0x12c>)
    37a8:	4b04      	ldr	r3, [pc, #16]	; (37bc <PID03_funct+0x10c>)
    37aa:	4798      	blx	r3
    37ac:	e002      	b.n	37b4 <PID03_funct+0x104>
		aux = aux << 1;     // Shift one bit to left
	}
	else printIHM("\tFuel system 2 is not present\n");
    37ae:	480e      	ldr	r0, [pc, #56]	; (37e8 <PID03_funct+0x138>)
    37b0:	4b02      	ldr	r3, [pc, #8]	; (37bc <PID03_funct+0x10c>)
    37b2:	4798      	blx	r3
	
	return 0;
}
    37b4:	2000      	movs	r0, #0
    37b6:	bd70      	pop	{r4, r5, r6, pc}
    37b8:	0000b4dc 	.word	0x0000b4dc
    37bc:	00001425 	.word	0x00001425
    37c0:	0000b51c 	.word	0x0000b51c
    37c4:	0000b538 	.word	0x0000b538
    37c8:	0000b554 	.word	0x0000b554
    37cc:	0000b570 	.word	0x0000b570
    37d0:	0000b5e0 	.word	0x0000b5e0
    37d4:	0000b60c 	.word	0x0000b60c
    37d8:	0000b664 	.word	0x0000b664
    37dc:	0000b6a8 	.word	0x0000b6a8
    37e0:	0000b6ec 	.word	0x0000b6ec
    37e4:	0000b70c 	.word	0x0000b70c
    37e8:	0000b74c 	.word	0x0000b74c

000037ec <PID04_funct>:


// 4 -> Calculated LOAD Value -> 1 byte
//  A*100/255 0 -> 100 %
uint8_t PID04_funct(data_struct* data)
{
    37ec:	b508      	push	{r3, lr}
  float A = data->data[0];
    37ee:	6803      	ldr	r3, [r0, #0]
    37f0:	7818      	ldrb	r0, [r3, #0]
    37f2:	4b08      	ldr	r3, [pc, #32]	; (3814 <PID04_funct+0x28>)
    37f4:	4798      	blx	r3
  A = (A*100)/255;
    37f6:	4908      	ldr	r1, [pc, #32]	; (3818 <PID04_funct+0x2c>)
    37f8:	4b08      	ldr	r3, [pc, #32]	; (381c <PID04_funct+0x30>)
    37fa:	4798      	blx	r3
    37fc:	4908      	ldr	r1, [pc, #32]	; (3820 <PID04_funct+0x34>)
    37fe:	4b09      	ldr	r3, [pc, #36]	; (3824 <PID04_funct+0x38>)
    3800:	4798      	blx	r3
  printIHM("Engine Load: %d %%\n", (int)A);
    3802:	4b09      	ldr	r3, [pc, #36]	; (3828 <PID04_funct+0x3c>)
    3804:	4798      	blx	r3
    3806:	1c01      	adds	r1, r0, #0
    3808:	4808      	ldr	r0, [pc, #32]	; (382c <PID04_funct+0x40>)
    380a:	4b09      	ldr	r3, [pc, #36]	; (3830 <PID04_funct+0x44>)
    380c:	4798      	blx	r3

  return 0;
}
    380e:	2000      	movs	r0, #0
    3810:	bd08      	pop	{r3, pc}
    3812:	46c0      	nop			; (mov r8, r8)
    3814:	00007781 	.word	0x00007781
    3818:	42c80000 	.word	0x42c80000
    381c:	000071e1 	.word	0x000071e1
    3820:	437f0000 	.word	0x437f0000
    3824:	00006f71 	.word	0x00006f71
    3828:	00007741 	.word	0x00007741
    382c:	0000b76c 	.word	0x0000b76c
    3830:	00001425 	.word	0x00001425

00003834 <PID05_funct>:


// 5 -> Engine coolant temperature -> 1 byte
//  A-40    -40 -> 215 C
uint8_t PID05_funct(data_struct* data)
{
    3834:	b508      	push	{r3, lr}
  int16_t A = data->data[0];
    3836:	6803      	ldr	r3, [r0, #0]
  A = (A-40);
    3838:	7819      	ldrb	r1, [r3, #0]
    383a:	3928      	subs	r1, #40	; 0x28
  printIHM("Engine coolant temperature: %d C\n", A);
    383c:	b209      	sxth	r1, r1
    383e:	4802      	ldr	r0, [pc, #8]	; (3848 <PID05_funct+0x14>)
    3840:	4b02      	ldr	r3, [pc, #8]	; (384c <PID05_funct+0x18>)
    3842:	4798      	blx	r3

  return 0;
}
    3844:	2000      	movs	r0, #0
    3846:	bd08      	pop	{r3, pc}
    3848:	0000b780 	.word	0x0000b780
    384c:	00001425 	.word	0x00001425

00003850 <PID06_funct>:


// 6 -> Short Term Fuel Trim -> 1 byte
//  A*100/128 - 100   -100 -> 99.2 %
uint8_t PID06_funct(data_struct* data)
{
    3850:	b510      	push	{r4, lr}
  float A = data->data[0];
    3852:	6803      	ldr	r3, [r0, #0]
    3854:	7818      	ldrb	r0, [r3, #0]
    3856:	4b09      	ldr	r3, [pc, #36]	; (387c <PID06_funct+0x2c>)
    3858:	4798      	blx	r3
  A = ((A*100)/128)-100;
    385a:	4c09      	ldr	r4, [pc, #36]	; (3880 <PID06_funct+0x30>)
    385c:	4909      	ldr	r1, [pc, #36]	; (3884 <PID06_funct+0x34>)
    385e:	47a0      	blx	r4
    3860:	21f0      	movs	r1, #240	; 0xf0
    3862:	0589      	lsls	r1, r1, #22
    3864:	47a0      	blx	r4
    3866:	4907      	ldr	r1, [pc, #28]	; (3884 <PID06_funct+0x34>)
    3868:	4b07      	ldr	r3, [pc, #28]	; (3888 <PID06_funct+0x38>)
    386a:	4798      	blx	r3
  printIHM("Short Term Fuel Trim: %d %%\n", (int)A);
    386c:	4b07      	ldr	r3, [pc, #28]	; (388c <PID06_funct+0x3c>)
    386e:	4798      	blx	r3
    3870:	1c01      	adds	r1, r0, #0
    3872:	4807      	ldr	r0, [pc, #28]	; (3890 <PID06_funct+0x40>)
    3874:	4b07      	ldr	r3, [pc, #28]	; (3894 <PID06_funct+0x44>)
    3876:	4798      	blx	r3

  return 0;
}
    3878:	2000      	movs	r0, #0
    387a:	bd10      	pop	{r4, pc}
    387c:	00007781 	.word	0x00007781
    3880:	000071e1 	.word	0x000071e1
    3884:	42c80000 	.word	0x42c80000
    3888:	00007445 	.word	0x00007445
    388c:	00007741 	.word	0x00007741
    3890:	0000b7a4 	.word	0x0000b7a4
    3894:	00001425 	.word	0x00001425

00003898 <PID07_funct>:


// 7 -> Long Term Fuel Trim -> 1 byte
//  A*100/128 - 100   -100 -> 99.2 %
uint8_t PID07_funct(data_struct* data)
{
    3898:	b510      	push	{r4, lr}
  float A = data->data[0];
    389a:	6803      	ldr	r3, [r0, #0]
    389c:	7818      	ldrb	r0, [r3, #0]
    389e:	4b09      	ldr	r3, [pc, #36]	; (38c4 <PID07_funct+0x2c>)
    38a0:	4798      	blx	r3
  A = ((A*100)/128)-100;
    38a2:	4c09      	ldr	r4, [pc, #36]	; (38c8 <PID07_funct+0x30>)
    38a4:	4909      	ldr	r1, [pc, #36]	; (38cc <PID07_funct+0x34>)
    38a6:	47a0      	blx	r4
    38a8:	21f0      	movs	r1, #240	; 0xf0
    38aa:	0589      	lsls	r1, r1, #22
    38ac:	47a0      	blx	r4
    38ae:	4907      	ldr	r1, [pc, #28]	; (38cc <PID07_funct+0x34>)
    38b0:	4b07      	ldr	r3, [pc, #28]	; (38d0 <PID07_funct+0x38>)
    38b2:	4798      	blx	r3

  printIHM("Long Term Fuel Trim: %d %%\n", (int)A);
    38b4:	4b07      	ldr	r3, [pc, #28]	; (38d4 <PID07_funct+0x3c>)
    38b6:	4798      	blx	r3
    38b8:	1c01      	adds	r1, r0, #0
    38ba:	4807      	ldr	r0, [pc, #28]	; (38d8 <PID07_funct+0x40>)
    38bc:	4b07      	ldr	r3, [pc, #28]	; (38dc <PID07_funct+0x44>)
    38be:	4798      	blx	r3

  return 0;
}
    38c0:	2000      	movs	r0, #0
    38c2:	bd10      	pop	{r4, pc}
    38c4:	00007781 	.word	0x00007781
    38c8:	000071e1 	.word	0x000071e1
    38cc:	42c80000 	.word	0x42c80000
    38d0:	00007445 	.word	0x00007445
    38d4:	00007741 	.word	0x00007741
    38d8:	0000b7c4 	.word	0x0000b7c4
    38dc:	00001425 	.word	0x00001425

000038e0 <PID0B_funct>:


// B -> Intake Manifold Absolute Pressure -> 1 byte
//  A       0 kPa -> 255 kPa
uint8_t PID0B_funct(data_struct* data)
{
    38e0:	b508      	push	{r3, lr}
  printIHM("Intake Manifold Absolute Pressure: %d kPa\n", data->data[0]);
    38e2:	6803      	ldr	r3, [r0, #0]
    38e4:	7819      	ldrb	r1, [r3, #0]
    38e6:	4802      	ldr	r0, [pc, #8]	; (38f0 <PID0B_funct+0x10>)
    38e8:	4b02      	ldr	r3, [pc, #8]	; (38f4 <PID0B_funct+0x14>)
    38ea:	4798      	blx	r3

  return 0;
}
    38ec:	2000      	movs	r0, #0
    38ee:	bd08      	pop	{r3, pc}
    38f0:	0000b7e0 	.word	0x0000b7e0
    38f4:	00001425 	.word	0x00001425

000038f8 <PID0C_funct>:


// C -> Engine RPM -> 2 bytes
//  (256*A + B)/4   0 RPM -> 16383.75
uint8_t PID0C_funct(data_struct* data)
{
    38f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  float A = data->data[0];
    38fa:	6806      	ldr	r6, [r0, #0]
    38fc:	7830      	ldrb	r0, [r6, #0]
    38fe:	4d0c      	ldr	r5, [pc, #48]	; (3930 <PID0C_funct+0x38>)
    3900:	47a8      	blx	r5
  float B = data->data[1];

  A = (256*A + B)/4;
    3902:	4c0c      	ldr	r4, [pc, #48]	; (3934 <PID0C_funct+0x3c>)
    3904:	2187      	movs	r1, #135	; 0x87
    3906:	05c9      	lsls	r1, r1, #23
    3908:	47a0      	blx	r4
    390a:	1c07      	adds	r7, r0, #0
// C -> Engine RPM -> 2 bytes
//  (256*A + B)/4   0 RPM -> 16383.75
uint8_t PID0C_funct(data_struct* data)
{
  float A = data->data[0];
  float B = data->data[1];
    390c:	7870      	ldrb	r0, [r6, #1]
    390e:	47a8      	blx	r5
    3910:	1c01      	adds	r1, r0, #0

  A = (256*A + B)/4;
    3912:	1c38      	adds	r0, r7, #0
    3914:	4b08      	ldr	r3, [pc, #32]	; (3938 <PID0C_funct+0x40>)
    3916:	4798      	blx	r3
    3918:	21fa      	movs	r1, #250	; 0xfa
    391a:	0589      	lsls	r1, r1, #22
    391c:	47a0      	blx	r4

  printIHM("Engine RPM: %d RPM\n", (int) A);
    391e:	4b07      	ldr	r3, [pc, #28]	; (393c <PID0C_funct+0x44>)
    3920:	4798      	blx	r3
    3922:	1c01      	adds	r1, r0, #0
    3924:	4806      	ldr	r0, [pc, #24]	; (3940 <PID0C_funct+0x48>)
    3926:	4b07      	ldr	r3, [pc, #28]	; (3944 <PID0C_funct+0x4c>)
    3928:	4798      	blx	r3

  return 0;
}
    392a:	2000      	movs	r0, #0
    392c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    392e:	46c0      	nop			; (mov r8, r8)
    3930:	00007781 	.word	0x00007781
    3934:	000071e1 	.word	0x000071e1
    3938:	00006c79 	.word	0x00006c79
    393c:	00007741 	.word	0x00007741
    3940:	0000a31c 	.word	0x0000a31c
    3944:	00001425 	.word	0x00001425

00003948 <PID0D_funct>:


// D -> Vehicle speed -> 1 byte 
uint8_t PID0D_funct(data_struct* data)
{
    3948:	b508      	push	{r3, lr}
  printIHM("Speed: %d km/h\n", (data->data[0]));
    394a:	6803      	ldr	r3, [r0, #0]
    394c:	7819      	ldrb	r1, [r3, #0]
    394e:	4802      	ldr	r0, [pc, #8]	; (3958 <PID0D_funct+0x10>)
    3950:	4b02      	ldr	r3, [pc, #8]	; (395c <PID0D_funct+0x14>)
    3952:	4798      	blx	r3

  return 0;
}
    3954:	2000      	movs	r0, #0
    3956:	bd08      	pop	{r3, pc}
    3958:	0000b80c 	.word	0x0000b80c
    395c:	00001425 	.word	0x00001425

00003960 <PID0E_funct>:


// E -> Timing Advanced -> 1 byte
//  (A/2) - 64    -64 -> 63.5  before TDC (ponto mximo do pisto)
uint8_t PID0E_funct(data_struct* data)
{
    3960:	b508      	push	{r3, lr}
  float A = data->data[0];
    3962:	6803      	ldr	r3, [r0, #0]
    3964:	7818      	ldrb	r0, [r3, #0]
    3966:	4b09      	ldr	r3, [pc, #36]	; (398c <PID0E_funct+0x2c>)
    3968:	4798      	blx	r3
  A = (A/2)-64;
    396a:	21fc      	movs	r1, #252	; 0xfc
    396c:	0589      	lsls	r1, r1, #22
    396e:	4b08      	ldr	r3, [pc, #32]	; (3990 <PID0E_funct+0x30>)
    3970:	4798      	blx	r3
    3972:	2185      	movs	r1, #133	; 0x85
    3974:	05c9      	lsls	r1, r1, #23
    3976:	4b07      	ldr	r3, [pc, #28]	; (3994 <PID0E_funct+0x34>)
    3978:	4798      	blx	r3
  printIHM("Timing Advanced: %d \n", (int)A);
    397a:	4b07      	ldr	r3, [pc, #28]	; (3998 <PID0E_funct+0x38>)
    397c:	4798      	blx	r3
    397e:	1c01      	adds	r1, r0, #0
    3980:	4806      	ldr	r0, [pc, #24]	; (399c <PID0E_funct+0x3c>)
    3982:	4b07      	ldr	r3, [pc, #28]	; (39a0 <PID0E_funct+0x40>)
    3984:	4798      	blx	r3

  return 0;
}
    3986:	2000      	movs	r0, #0
    3988:	bd08      	pop	{r3, pc}
    398a:	46c0      	nop			; (mov r8, r8)
    398c:	00007781 	.word	0x00007781
    3990:	000071e1 	.word	0x000071e1
    3994:	00007445 	.word	0x00007445
    3998:	00007741 	.word	0x00007741
    399c:	0000b81c 	.word	0x0000b81c
    39a0:	00001425 	.word	0x00001425

000039a4 <PID0F_funct>:


// F -> Intake air temperature  -> 1 byte
//  A-40        -40 -> 215 C
uint8_t PID0F_funct(data_struct* data)
{
    39a4:	b508      	push	{r3, lr}
  int16_t A = data->data[0];
    39a6:	6803      	ldr	r3, [r0, #0]
  A = (A-40);
    39a8:	7819      	ldrb	r1, [r3, #0]
    39aa:	3928      	subs	r1, #40	; 0x28
  printIHM("Intake air temperature: %d C\n", A);
    39ac:	b209      	sxth	r1, r1
    39ae:	4802      	ldr	r0, [pc, #8]	; (39b8 <PID0F_funct+0x14>)
    39b0:	4b02      	ldr	r3, [pc, #8]	; (39bc <PID0F_funct+0x18>)
    39b2:	4798      	blx	r3

  return 0;
}
    39b4:	2000      	movs	r0, #0
    39b6:	bd08      	pop	{r3, pc}
    39b8:	0000b834 	.word	0x0000b834
    39bc:	00001425 	.word	0x00001425

000039c0 <PID11_funct>:


// 11 -> Throttle position -> 1 byte
//  A*100/255   0 -> 100%
uint8_t PID11_funct(data_struct* data)
{
    39c0:	b508      	push	{r3, lr}
  float A = data->data[0];
    39c2:	6803      	ldr	r3, [r0, #0]
    39c4:	7818      	ldrb	r0, [r3, #0]
    39c6:	4b08      	ldr	r3, [pc, #32]	; (39e8 <PID11_funct+0x28>)
    39c8:	4798      	blx	r3
  A = (A*100)/255;
    39ca:	4908      	ldr	r1, [pc, #32]	; (39ec <PID11_funct+0x2c>)
    39cc:	4b08      	ldr	r3, [pc, #32]	; (39f0 <PID11_funct+0x30>)
    39ce:	4798      	blx	r3
    39d0:	4908      	ldr	r1, [pc, #32]	; (39f4 <PID11_funct+0x34>)
    39d2:	4b09      	ldr	r3, [pc, #36]	; (39f8 <PID11_funct+0x38>)
    39d4:	4798      	blx	r3

  printIHM("Throttle position: %d %%\n", (int) A);
    39d6:	4b09      	ldr	r3, [pc, #36]	; (39fc <PID11_funct+0x3c>)
    39d8:	4798      	blx	r3
    39da:	1c01      	adds	r1, r0, #0
    39dc:	4808      	ldr	r0, [pc, #32]	; (3a00 <PID11_funct+0x40>)
    39de:	4b09      	ldr	r3, [pc, #36]	; (3a04 <PID11_funct+0x44>)
    39e0:	4798      	blx	r3

  return 0;
}
    39e2:	2000      	movs	r0, #0
    39e4:	bd08      	pop	{r3, pc}
    39e6:	46c0      	nop			; (mov r8, r8)
    39e8:	00007781 	.word	0x00007781
    39ec:	42c80000 	.word	0x42c80000
    39f0:	000071e1 	.word	0x000071e1
    39f4:	437f0000 	.word	0x437f0000
    39f8:	00006f71 	.word	0x00006f71
    39fc:	00007741 	.word	0x00007741
    3a00:	0000b854 	.word	0x0000b854
    3a04:	00001425 	.word	0x00001425

00003a08 <PID13_funct>:

// 13 -> Oxygen sensors present -> 1 Byte
//  Bits [0-3] -> sensors 1-4 -> Bank1
//  Bits [4-7] -> sensors 5-8 -> Bank2
uint8_t PID13_funct(data_struct* data)
{
    3a08:	b538      	push	{r3, r4, r5, lr}
  uint8_t aux;
  // Data A
  aux = data->data[0];
    3a0a:	6803      	ldr	r3, [r0, #0]
    3a0c:	781c      	ldrb	r4, [r3, #0]
  printIHM("Oxygen sensors:\nBank2\n");
    3a0e:	482e      	ldr	r0, [pc, #184]	; (3ac8 <PID13_funct+0xc0>)
    3a10:	4b2e      	ldr	r3, [pc, #184]	; (3acc <PID13_funct+0xc4>)
    3a12:	4798      	blx	r3
  if(aux & 0x80) printIHM("8 = YES\n");  // Test if the MSB is 1
    3a14:	b263      	sxtb	r3, r4
    3a16:	2b00      	cmp	r3, #0
    3a18:	da03      	bge.n	3a22 <PID13_funct+0x1a>
    3a1a:	482d      	ldr	r0, [pc, #180]	; (3ad0 <PID13_funct+0xc8>)
    3a1c:	4b2b      	ldr	r3, [pc, #172]	; (3acc <PID13_funct+0xc4>)
    3a1e:	4798      	blx	r3
    3a20:	e002      	b.n	3a28 <PID13_funct+0x20>
  else printIHM("8 = NO\n");
    3a22:	482c      	ldr	r0, [pc, #176]	; (3ad4 <PID13_funct+0xcc>)
    3a24:	4b29      	ldr	r3, [pc, #164]	; (3acc <PID13_funct+0xc4>)
    3a26:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3a28:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("7 = YES\n");  // Test if the MSB is 1
    3a2a:	b2e5      	uxtb	r5, r4
    3a2c:	0623      	lsls	r3, r4, #24
    3a2e:	d503      	bpl.n	3a38 <PID13_funct+0x30>
    3a30:	4829      	ldr	r0, [pc, #164]	; (3ad8 <PID13_funct+0xd0>)
    3a32:	4b26      	ldr	r3, [pc, #152]	; (3acc <PID13_funct+0xc4>)
    3a34:	4798      	blx	r3
    3a36:	e002      	b.n	3a3e <PID13_funct+0x36>
  else printIHM("7 = NO\n");
    3a38:	4828      	ldr	r0, [pc, #160]	; (3adc <PID13_funct+0xd4>)
    3a3a:	4b24      	ldr	r3, [pc, #144]	; (3acc <PID13_funct+0xc4>)
    3a3c:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3a3e:	006b      	lsls	r3, r5, #1
  if(aux & 0x80) printIHM("6 = YES\n");  // Test if the MSB is 1
    3a40:	b2dc      	uxtb	r4, r3
    3a42:	061b      	lsls	r3, r3, #24
    3a44:	d503      	bpl.n	3a4e <PID13_funct+0x46>
    3a46:	4826      	ldr	r0, [pc, #152]	; (3ae0 <PID13_funct+0xd8>)
    3a48:	4b20      	ldr	r3, [pc, #128]	; (3acc <PID13_funct+0xc4>)
    3a4a:	4798      	blx	r3
    3a4c:	e002      	b.n	3a54 <PID13_funct+0x4c>
  else printIHM("6 = NO\n");
    3a4e:	4825      	ldr	r0, [pc, #148]	; (3ae4 <PID13_funct+0xdc>)
    3a50:	4b1e      	ldr	r3, [pc, #120]	; (3acc <PID13_funct+0xc4>)
    3a52:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3a54:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("5 = YES\n");  // Test if the MSB is 1
    3a56:	b2dc      	uxtb	r4, r3
    3a58:	061b      	lsls	r3, r3, #24
    3a5a:	d503      	bpl.n	3a64 <PID13_funct+0x5c>
    3a5c:	4822      	ldr	r0, [pc, #136]	; (3ae8 <PID13_funct+0xe0>)
    3a5e:	4b1b      	ldr	r3, [pc, #108]	; (3acc <PID13_funct+0xc4>)
    3a60:	4798      	blx	r3
    3a62:	e002      	b.n	3a6a <PID13_funct+0x62>
  else printIHM("5 = NO\n");
    3a64:	4821      	ldr	r0, [pc, #132]	; (3aec <PID13_funct+0xe4>)
    3a66:	4b19      	ldr	r3, [pc, #100]	; (3acc <PID13_funct+0xc4>)
    3a68:	4798      	blx	r3

  printIHM("Bank1\n");
    3a6a:	4821      	ldr	r0, [pc, #132]	; (3af0 <PID13_funct+0xe8>)
    3a6c:	4b17      	ldr	r3, [pc, #92]	; (3acc <PID13_funct+0xc4>)
    3a6e:	4798      	blx	r3
  aux = aux << 1;     // Shift one bit to left
    3a70:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("4 = YES\n");  // Test if the MSB is 1
    3a72:	b2dc      	uxtb	r4, r3
    3a74:	061b      	lsls	r3, r3, #24
    3a76:	d503      	bpl.n	3a80 <PID13_funct+0x78>
    3a78:	481e      	ldr	r0, [pc, #120]	; (3af4 <PID13_funct+0xec>)
    3a7a:	4b14      	ldr	r3, [pc, #80]	; (3acc <PID13_funct+0xc4>)
    3a7c:	4798      	blx	r3
    3a7e:	e002      	b.n	3a86 <PID13_funct+0x7e>
  else printIHM("4 = NO\n");
    3a80:	481d      	ldr	r0, [pc, #116]	; (3af8 <PID13_funct+0xf0>)
    3a82:	4b12      	ldr	r3, [pc, #72]	; (3acc <PID13_funct+0xc4>)
    3a84:	4798      	blx	r3
  
  aux = aux << 1;     // Shift one bit to left
    3a86:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("3 = YES\n");  // Test if the MSB is 1
    3a88:	b2dc      	uxtb	r4, r3
    3a8a:	061b      	lsls	r3, r3, #24
    3a8c:	d503      	bpl.n	3a96 <PID13_funct+0x8e>
    3a8e:	481b      	ldr	r0, [pc, #108]	; (3afc <PID13_funct+0xf4>)
    3a90:	4b0e      	ldr	r3, [pc, #56]	; (3acc <PID13_funct+0xc4>)
    3a92:	4798      	blx	r3
    3a94:	e002      	b.n	3a9c <PID13_funct+0x94>
  else printIHM("3 = NO\n");
    3a96:	481a      	ldr	r0, [pc, #104]	; (3b00 <PID13_funct+0xf8>)
    3a98:	4b0c      	ldr	r3, [pc, #48]	; (3acc <PID13_funct+0xc4>)
    3a9a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3a9c:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("2 = YES\n");  // Test if the MSB is 1
    3a9e:	b2dc      	uxtb	r4, r3
    3aa0:	061b      	lsls	r3, r3, #24
    3aa2:	d503      	bpl.n	3aac <PID13_funct+0xa4>
    3aa4:	4817      	ldr	r0, [pc, #92]	; (3b04 <PID13_funct+0xfc>)
    3aa6:	4b09      	ldr	r3, [pc, #36]	; (3acc <PID13_funct+0xc4>)
    3aa8:	4798      	blx	r3
    3aaa:	e002      	b.n	3ab2 <PID13_funct+0xaa>
  else printIHM("2 = NO\n");
    3aac:	4816      	ldr	r0, [pc, #88]	; (3b08 <PID13_funct+0x100>)
    3aae:	4b07      	ldr	r3, [pc, #28]	; (3acc <PID13_funct+0xc4>)
    3ab0:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("1 = YES\n");  // Test if the MSB is 1
    3ab2:	0663      	lsls	r3, r4, #25
    3ab4:	d503      	bpl.n	3abe <PID13_funct+0xb6>
    3ab6:	4815      	ldr	r0, [pc, #84]	; (3b0c <PID13_funct+0x104>)
    3ab8:	4b04      	ldr	r3, [pc, #16]	; (3acc <PID13_funct+0xc4>)
    3aba:	4798      	blx	r3
    3abc:	e002      	b.n	3ac4 <PID13_funct+0xbc>
  else printIHM("1 = NO\n");
    3abe:	4814      	ldr	r0, [pc, #80]	; (3b10 <PID13_funct+0x108>)
    3ac0:	4b02      	ldr	r3, [pc, #8]	; (3acc <PID13_funct+0xc4>)
    3ac2:	4798      	blx	r3

  return 0;
}
    3ac4:	2000      	movs	r0, #0
    3ac6:	bd38      	pop	{r3, r4, r5, pc}
    3ac8:	0000b870 	.word	0x0000b870
    3acc:	00001425 	.word	0x00001425
    3ad0:	0000a9e0 	.word	0x0000a9e0
    3ad4:	0000a9f0 	.word	0x0000a9f0
    3ad8:	0000a9c4 	.word	0x0000a9c4
    3adc:	0000a9d4 	.word	0x0000a9d4
    3ae0:	0000a9a8 	.word	0x0000a9a8
    3ae4:	0000a9b8 	.word	0x0000a9b8
    3ae8:	0000a98c 	.word	0x0000a98c
    3aec:	0000a99c 	.word	0x0000a99c
    3af0:	0000b888 	.word	0x0000b888
    3af4:	0000a970 	.word	0x0000a970
    3af8:	0000a980 	.word	0x0000a980
    3afc:	0000a954 	.word	0x0000a954
    3b00:	0000a964 	.word	0x0000a964
    3b04:	0000a938 	.word	0x0000a938
    3b08:	0000a948 	.word	0x0000a948
    3b0c:	0000a91c 	.word	0x0000a91c
    3b10:	0000a92c 	.word	0x0000a92c

00003b14 <PID15_funct>:

// 15 -> Oxygen Sensor 2 -> 2 bytes
//    A : voltage   A/200   0 -> 1.275 V
//    B : Short term fuel trim (B*100/128)-100
uint8_t PID15_funct(data_struct* data)
{
    3b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  float A, B;
  A = data->data[0];
    3b16:	6806      	ldr	r6, [r0, #0]
    3b18:	7830      	ldrb	r0, [r6, #0]
    3b1a:	4d12      	ldr	r5, [pc, #72]	; (3b64 <PID15_funct+0x50>)
    3b1c:	47a8      	blx	r5
  A = (A*10)/2000;
    3b1e:	4c12      	ldr	r4, [pc, #72]	; (3b68 <PID15_funct+0x54>)
    3b20:	4912      	ldr	r1, [pc, #72]	; (3b6c <PID15_funct+0x58>)
    3b22:	47a0      	blx	r4
    3b24:	1c07      	adds	r7, r0, #0

  B = data->data[1];
    3b26:	7870      	ldrb	r0, [r6, #1]
    3b28:	47a8      	blx	r5
  B = ((B*100)/128)-100;
    3b2a:	4911      	ldr	r1, [pc, #68]	; (3b70 <PID15_funct+0x5c>)
    3b2c:	47a0      	blx	r4
    3b2e:	21f0      	movs	r1, #240	; 0xf0
    3b30:	0589      	lsls	r1, r1, #22
    3b32:	47a0      	blx	r4
    3b34:	1c06      	adds	r6, r0, #0
//    B : Short term fuel trim (B*100/128)-100
uint8_t PID15_funct(data_struct* data)
{
  float A, B;
  A = data->data[0];
  A = (A*10)/2000;
    3b36:	1c38      	adds	r0, r7, #0
    3b38:	490e      	ldr	r1, [pc, #56]	; (3b74 <PID15_funct+0x60>)
    3b3a:	4b0f      	ldr	r3, [pc, #60]	; (3b78 <PID15_funct+0x64>)
    3b3c:	4798      	blx	r3

  B = data->data[1];
  B = ((B*100)/128)-100;

  printIHM("Oxygen sensor 2: %d V(x1000)  %d %%\n", (int) A*1000, (int) B);
    3b3e:	4d0f      	ldr	r5, [pc, #60]	; (3b7c <PID15_funct+0x68>)
    3b40:	47a8      	blx	r5
    3b42:	23fa      	movs	r3, #250	; 0xfa
    3b44:	009b      	lsls	r3, r3, #2
    3b46:	4343      	muls	r3, r0
    3b48:	1c1c      	adds	r4, r3, #0
  float A, B;
  A = data->data[0];
  A = (A*10)/2000;

  B = data->data[1];
  B = ((B*100)/128)-100;
    3b4a:	1c30      	adds	r0, r6, #0
    3b4c:	4908      	ldr	r1, [pc, #32]	; (3b70 <PID15_funct+0x5c>)
    3b4e:	4b0c      	ldr	r3, [pc, #48]	; (3b80 <PID15_funct+0x6c>)
    3b50:	4798      	blx	r3

  printIHM("Oxygen sensor 2: %d V(x1000)  %d %%\n", (int) A*1000, (int) B);
    3b52:	47a8      	blx	r5
    3b54:	1c02      	adds	r2, r0, #0
    3b56:	480b      	ldr	r0, [pc, #44]	; (3b84 <PID15_funct+0x70>)
    3b58:	1c21      	adds	r1, r4, #0
    3b5a:	4b0b      	ldr	r3, [pc, #44]	; (3b88 <PID15_funct+0x74>)
    3b5c:	4798      	blx	r3

  return 0;
}
    3b5e:	2000      	movs	r0, #0
    3b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3b62:	46c0      	nop			; (mov r8, r8)
    3b64:	00007781 	.word	0x00007781
    3b68:	000071e1 	.word	0x000071e1
    3b6c:	41200000 	.word	0x41200000
    3b70:	42c80000 	.word	0x42c80000
    3b74:	44fa0000 	.word	0x44fa0000
    3b78:	00006f71 	.word	0x00006f71
    3b7c:	00007741 	.word	0x00007741
    3b80:	00007445 	.word	0x00007445
    3b84:	0000b890 	.word	0x0000b890
    3b88:	00001425 	.word	0x00001425

00003b8c <PID20_funct>:
}


// #20 -> PIDs suportados -> de 21 a 40
uint8_t PID20_funct(data_struct* data)
{
    3b8c:	b570      	push	{r4, r5, r6, lr}
    3b8e:	1c05      	adds	r5, r0, #0
  uint8_t aux;
  // Data A
  aux = data->data[0];
    3b90:	6803      	ldr	r3, [r0, #0]
    3b92:	781c      	ldrb	r4, [r3, #0]
  if(aux & 0x80) printIHM("PID21 = YES\n");  // Test if the MSB is 1
    3b94:	b263      	sxtb	r3, r4
    3b96:	2b00      	cmp	r3, #0
    3b98:	da03      	bge.n	3ba2 <PID20_funct+0x16>
    3b9a:	48ac      	ldr	r0, [pc, #688]	; (3e4c <PID20_funct+0x2c0>)
    3b9c:	4bac      	ldr	r3, [pc, #688]	; (3e50 <PID20_funct+0x2c4>)
    3b9e:	4798      	blx	r3
    3ba0:	e002      	b.n	3ba8 <PID20_funct+0x1c>
  else printIHM("PID21 = NO\n");
    3ba2:	48ac      	ldr	r0, [pc, #688]	; (3e54 <PID20_funct+0x2c8>)
    3ba4:	4baa      	ldr	r3, [pc, #680]	; (3e50 <PID20_funct+0x2c4>)
    3ba6:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3ba8:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID22 = YES\n");  // Test if the MSB is 1
    3baa:	b2e6      	uxtb	r6, r4
    3bac:	0623      	lsls	r3, r4, #24
    3bae:	d503      	bpl.n	3bb8 <PID20_funct+0x2c>
    3bb0:	48a9      	ldr	r0, [pc, #676]	; (3e58 <PID20_funct+0x2cc>)
    3bb2:	4ba7      	ldr	r3, [pc, #668]	; (3e50 <PID20_funct+0x2c4>)
    3bb4:	4798      	blx	r3
    3bb6:	e002      	b.n	3bbe <PID20_funct+0x32>
  else printIHM("PID22 = NO\n");
    3bb8:	48a8      	ldr	r0, [pc, #672]	; (3e5c <PID20_funct+0x2d0>)
    3bba:	4ba5      	ldr	r3, [pc, #660]	; (3e50 <PID20_funct+0x2c4>)
    3bbc:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3bbe:	0073      	lsls	r3, r6, #1
  if(aux & 0x80) printIHM("PID23 = YES\n");  // Test if the MSB is 1
    3bc0:	b2dc      	uxtb	r4, r3
    3bc2:	061b      	lsls	r3, r3, #24
    3bc4:	d503      	bpl.n	3bce <PID20_funct+0x42>
    3bc6:	48a6      	ldr	r0, [pc, #664]	; (3e60 <PID20_funct+0x2d4>)
    3bc8:	4ba1      	ldr	r3, [pc, #644]	; (3e50 <PID20_funct+0x2c4>)
    3bca:	4798      	blx	r3
    3bcc:	e002      	b.n	3bd4 <PID20_funct+0x48>
  else printIHM("PID23 = NO\n");
    3bce:	48a5      	ldr	r0, [pc, #660]	; (3e64 <PID20_funct+0x2d8>)
    3bd0:	4b9f      	ldr	r3, [pc, #636]	; (3e50 <PID20_funct+0x2c4>)
    3bd2:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3bd4:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID24 = YES\n");  // Test if the MSB is 1
    3bd6:	b2dc      	uxtb	r4, r3
    3bd8:	061b      	lsls	r3, r3, #24
    3bda:	d503      	bpl.n	3be4 <PID20_funct+0x58>
    3bdc:	48a2      	ldr	r0, [pc, #648]	; (3e68 <PID20_funct+0x2dc>)
    3bde:	4b9c      	ldr	r3, [pc, #624]	; (3e50 <PID20_funct+0x2c4>)
    3be0:	4798      	blx	r3
    3be2:	e002      	b.n	3bea <PID20_funct+0x5e>
  else printIHM("PID24 = NO\n");
    3be4:	48a1      	ldr	r0, [pc, #644]	; (3e6c <PID20_funct+0x2e0>)
    3be6:	4b9a      	ldr	r3, [pc, #616]	; (3e50 <PID20_funct+0x2c4>)
    3be8:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3bea:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID25 = YES\n");  // Test if the MSB is 1
    3bec:	b2dc      	uxtb	r4, r3
    3bee:	061b      	lsls	r3, r3, #24
    3bf0:	d503      	bpl.n	3bfa <PID20_funct+0x6e>
    3bf2:	489f      	ldr	r0, [pc, #636]	; (3e70 <PID20_funct+0x2e4>)
    3bf4:	4b96      	ldr	r3, [pc, #600]	; (3e50 <PID20_funct+0x2c4>)
    3bf6:	4798      	blx	r3
    3bf8:	e002      	b.n	3c00 <PID20_funct+0x74>
  else printIHM("PID25 = NO\n");
    3bfa:	489e      	ldr	r0, [pc, #632]	; (3e74 <PID20_funct+0x2e8>)
    3bfc:	4b94      	ldr	r3, [pc, #592]	; (3e50 <PID20_funct+0x2c4>)
    3bfe:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3c00:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID26 = YES\n");  // Test if the MSB is 1
    3c02:	b2dc      	uxtb	r4, r3
    3c04:	061b      	lsls	r3, r3, #24
    3c06:	d503      	bpl.n	3c10 <PID20_funct+0x84>
    3c08:	489b      	ldr	r0, [pc, #620]	; (3e78 <PID20_funct+0x2ec>)
    3c0a:	4b91      	ldr	r3, [pc, #580]	; (3e50 <PID20_funct+0x2c4>)
    3c0c:	4798      	blx	r3
    3c0e:	e002      	b.n	3c16 <PID20_funct+0x8a>
  else printIHM("PID26 = NO\n");
    3c10:	489a      	ldr	r0, [pc, #616]	; (3e7c <PID20_funct+0x2f0>)
    3c12:	4b8f      	ldr	r3, [pc, #572]	; (3e50 <PID20_funct+0x2c4>)
    3c14:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3c16:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID27 = YES\n");  // Test if the MSB is 1
    3c18:	b2dc      	uxtb	r4, r3
    3c1a:	061b      	lsls	r3, r3, #24
    3c1c:	d503      	bpl.n	3c26 <PID20_funct+0x9a>
    3c1e:	4898      	ldr	r0, [pc, #608]	; (3e80 <PID20_funct+0x2f4>)
    3c20:	4b8b      	ldr	r3, [pc, #556]	; (3e50 <PID20_funct+0x2c4>)
    3c22:	4798      	blx	r3
    3c24:	e002      	b.n	3c2c <PID20_funct+0xa0>
  else printIHM("PID27 = NO\n");
    3c26:	4897      	ldr	r0, [pc, #604]	; (3e84 <PID20_funct+0x2f8>)
    3c28:	4b89      	ldr	r3, [pc, #548]	; (3e50 <PID20_funct+0x2c4>)
    3c2a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID28 = YES\n");  // Test if the MSB is 1
    3c2c:	0663      	lsls	r3, r4, #25
    3c2e:	d503      	bpl.n	3c38 <PID20_funct+0xac>
    3c30:	4895      	ldr	r0, [pc, #596]	; (3e88 <PID20_funct+0x2fc>)
    3c32:	4b87      	ldr	r3, [pc, #540]	; (3e50 <PID20_funct+0x2c4>)
    3c34:	4798      	blx	r3
    3c36:	e002      	b.n	3c3e <PID20_funct+0xb2>
  else printIHM("PID28 = NO\n");
    3c38:	4894      	ldr	r0, [pc, #592]	; (3e8c <PID20_funct+0x300>)
    3c3a:	4b85      	ldr	r3, [pc, #532]	; (3e50 <PID20_funct+0x2c4>)
    3c3c:	4798      	blx	r3


  // Data B
  aux = data->data[1];
    3c3e:	682b      	ldr	r3, [r5, #0]
    3c40:	785c      	ldrb	r4, [r3, #1]
  if(aux & 0x80) printIHM("PID29 = YES\n");  // Test if the MSB is 1
    3c42:	b263      	sxtb	r3, r4
    3c44:	2b00      	cmp	r3, #0
    3c46:	da03      	bge.n	3c50 <PID20_funct+0xc4>
    3c48:	4891      	ldr	r0, [pc, #580]	; (3e90 <PID20_funct+0x304>)
    3c4a:	4b81      	ldr	r3, [pc, #516]	; (3e50 <PID20_funct+0x2c4>)
    3c4c:	4798      	blx	r3
    3c4e:	e002      	b.n	3c56 <PID20_funct+0xca>
  else printIHM("PID29 = NO\n");
    3c50:	4890      	ldr	r0, [pc, #576]	; (3e94 <PID20_funct+0x308>)
    3c52:	4b7f      	ldr	r3, [pc, #508]	; (3e50 <PID20_funct+0x2c4>)
    3c54:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3c56:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID2A = YES\n");  // Test if the MSB is 1
    3c58:	b2e6      	uxtb	r6, r4
    3c5a:	0623      	lsls	r3, r4, #24
    3c5c:	d503      	bpl.n	3c66 <PID20_funct+0xda>
    3c5e:	488e      	ldr	r0, [pc, #568]	; (3e98 <PID20_funct+0x30c>)
    3c60:	4b7b      	ldr	r3, [pc, #492]	; (3e50 <PID20_funct+0x2c4>)
    3c62:	4798      	blx	r3
    3c64:	e002      	b.n	3c6c <PID20_funct+0xe0>
  else printIHM("PID2A = NO\n");
    3c66:	488d      	ldr	r0, [pc, #564]	; (3e9c <PID20_funct+0x310>)
    3c68:	4b79      	ldr	r3, [pc, #484]	; (3e50 <PID20_funct+0x2c4>)
    3c6a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3c6c:	0073      	lsls	r3, r6, #1
  if(aux & 0x80) printIHM("PID2B = YES\n");  // Test if the MSB is 1
    3c6e:	b2dc      	uxtb	r4, r3
    3c70:	061b      	lsls	r3, r3, #24
    3c72:	d503      	bpl.n	3c7c <PID20_funct+0xf0>
    3c74:	488a      	ldr	r0, [pc, #552]	; (3ea0 <PID20_funct+0x314>)
    3c76:	4b76      	ldr	r3, [pc, #472]	; (3e50 <PID20_funct+0x2c4>)
    3c78:	4798      	blx	r3
    3c7a:	e002      	b.n	3c82 <PID20_funct+0xf6>
  else printIHM("PID2B = NO\n");
    3c7c:	4889      	ldr	r0, [pc, #548]	; (3ea4 <PID20_funct+0x318>)
    3c7e:	4b74      	ldr	r3, [pc, #464]	; (3e50 <PID20_funct+0x2c4>)
    3c80:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3c82:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID2C = YES\n");  // Test if the MSB is 1
    3c84:	b2dc      	uxtb	r4, r3
    3c86:	061b      	lsls	r3, r3, #24
    3c88:	d503      	bpl.n	3c92 <PID20_funct+0x106>
    3c8a:	4887      	ldr	r0, [pc, #540]	; (3ea8 <PID20_funct+0x31c>)
    3c8c:	4b70      	ldr	r3, [pc, #448]	; (3e50 <PID20_funct+0x2c4>)
    3c8e:	4798      	blx	r3
    3c90:	e002      	b.n	3c98 <PID20_funct+0x10c>
  else printIHM("PID2C = NO\n");
    3c92:	4886      	ldr	r0, [pc, #536]	; (3eac <PID20_funct+0x320>)
    3c94:	4b6e      	ldr	r3, [pc, #440]	; (3e50 <PID20_funct+0x2c4>)
    3c96:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3c98:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID2D = YES\n");  // Test if the MSB is 1
    3c9a:	b2dc      	uxtb	r4, r3
    3c9c:	061b      	lsls	r3, r3, #24
    3c9e:	d503      	bpl.n	3ca8 <PID20_funct+0x11c>
    3ca0:	4883      	ldr	r0, [pc, #524]	; (3eb0 <PID20_funct+0x324>)
    3ca2:	4b6b      	ldr	r3, [pc, #428]	; (3e50 <PID20_funct+0x2c4>)
    3ca4:	4798      	blx	r3
    3ca6:	e002      	b.n	3cae <PID20_funct+0x122>
  else printIHM("PID2D = NO\n");
    3ca8:	4882      	ldr	r0, [pc, #520]	; (3eb4 <PID20_funct+0x328>)
    3caa:	4b69      	ldr	r3, [pc, #420]	; (3e50 <PID20_funct+0x2c4>)
    3cac:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3cae:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID2E = YES\n");  // Test if the MSB is 1
    3cb0:	b2dc      	uxtb	r4, r3
    3cb2:	061b      	lsls	r3, r3, #24
    3cb4:	d503      	bpl.n	3cbe <PID20_funct+0x132>
    3cb6:	4880      	ldr	r0, [pc, #512]	; (3eb8 <PID20_funct+0x32c>)
    3cb8:	4b65      	ldr	r3, [pc, #404]	; (3e50 <PID20_funct+0x2c4>)
    3cba:	4798      	blx	r3
    3cbc:	e002      	b.n	3cc4 <PID20_funct+0x138>
  else printIHM("PID2E = NO\n");
    3cbe:	487f      	ldr	r0, [pc, #508]	; (3ebc <PID20_funct+0x330>)
    3cc0:	4b63      	ldr	r3, [pc, #396]	; (3e50 <PID20_funct+0x2c4>)
    3cc2:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3cc4:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID2F = YES\n");  // Test if the MSB is 1
    3cc6:	b2dc      	uxtb	r4, r3
    3cc8:	061b      	lsls	r3, r3, #24
    3cca:	d503      	bpl.n	3cd4 <PID20_funct+0x148>
    3ccc:	487c      	ldr	r0, [pc, #496]	; (3ec0 <PID20_funct+0x334>)
    3cce:	4b60      	ldr	r3, [pc, #384]	; (3e50 <PID20_funct+0x2c4>)
    3cd0:	4798      	blx	r3
    3cd2:	e002      	b.n	3cda <PID20_funct+0x14e>
  else printIHM("PID2F = NO\n");
    3cd4:	487b      	ldr	r0, [pc, #492]	; (3ec4 <PID20_funct+0x338>)
    3cd6:	4b5e      	ldr	r3, [pc, #376]	; (3e50 <PID20_funct+0x2c4>)
    3cd8:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID30 = YES\n");  // Test if the MSB is 1
    3cda:	0663      	lsls	r3, r4, #25
    3cdc:	d503      	bpl.n	3ce6 <PID20_funct+0x15a>
    3cde:	487a      	ldr	r0, [pc, #488]	; (3ec8 <PID20_funct+0x33c>)
    3ce0:	4b5b      	ldr	r3, [pc, #364]	; (3e50 <PID20_funct+0x2c4>)
    3ce2:	4798      	blx	r3
    3ce4:	e002      	b.n	3cec <PID20_funct+0x160>
  else printIHM("PID30 = NO\n");
    3ce6:	4879      	ldr	r0, [pc, #484]	; (3ecc <PID20_funct+0x340>)
    3ce8:	4b59      	ldr	r3, [pc, #356]	; (3e50 <PID20_funct+0x2c4>)
    3cea:	4798      	blx	r3


  // Data C
  aux = data->data[2];
    3cec:	682b      	ldr	r3, [r5, #0]
    3cee:	789c      	ldrb	r4, [r3, #2]
  if(aux & 0x80) printIHM("PID31 = YES\n");  // Test if the MSB is 1
    3cf0:	b263      	sxtb	r3, r4
    3cf2:	2b00      	cmp	r3, #0
    3cf4:	da03      	bge.n	3cfe <PID20_funct+0x172>
    3cf6:	4876      	ldr	r0, [pc, #472]	; (3ed0 <PID20_funct+0x344>)
    3cf8:	4b55      	ldr	r3, [pc, #340]	; (3e50 <PID20_funct+0x2c4>)
    3cfa:	4798      	blx	r3
    3cfc:	e002      	b.n	3d04 <PID20_funct+0x178>
  else printIHM("PID31 = NO\n");
    3cfe:	4875      	ldr	r0, [pc, #468]	; (3ed4 <PID20_funct+0x348>)
    3d00:	4b53      	ldr	r3, [pc, #332]	; (3e50 <PID20_funct+0x2c4>)
    3d02:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3d04:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID32 = YES\n");  // Test if the MSB is 1
    3d06:	b2e6      	uxtb	r6, r4
    3d08:	0623      	lsls	r3, r4, #24
    3d0a:	d503      	bpl.n	3d14 <PID20_funct+0x188>
    3d0c:	4872      	ldr	r0, [pc, #456]	; (3ed8 <PID20_funct+0x34c>)
    3d0e:	4b50      	ldr	r3, [pc, #320]	; (3e50 <PID20_funct+0x2c4>)
    3d10:	4798      	blx	r3
    3d12:	e002      	b.n	3d1a <PID20_funct+0x18e>
  else printIHM("PID32 = NO\n");
    3d14:	4871      	ldr	r0, [pc, #452]	; (3edc <PID20_funct+0x350>)
    3d16:	4b4e      	ldr	r3, [pc, #312]	; (3e50 <PID20_funct+0x2c4>)
    3d18:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3d1a:	0073      	lsls	r3, r6, #1
  if(aux & 0x80) printIHM("PID33 = YES\n");  // Test if the MSB is 1
    3d1c:	b2dc      	uxtb	r4, r3
    3d1e:	061b      	lsls	r3, r3, #24
    3d20:	d503      	bpl.n	3d2a <PID20_funct+0x19e>
    3d22:	486f      	ldr	r0, [pc, #444]	; (3ee0 <PID20_funct+0x354>)
    3d24:	4b4a      	ldr	r3, [pc, #296]	; (3e50 <PID20_funct+0x2c4>)
    3d26:	4798      	blx	r3
    3d28:	e002      	b.n	3d30 <PID20_funct+0x1a4>
  else printIHM("PID33 = NO\n");
    3d2a:	486e      	ldr	r0, [pc, #440]	; (3ee4 <PID20_funct+0x358>)
    3d2c:	4b48      	ldr	r3, [pc, #288]	; (3e50 <PID20_funct+0x2c4>)
    3d2e:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3d30:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID34 = YES\n");  // Test if the MSB is 1
    3d32:	b2dc      	uxtb	r4, r3
    3d34:	061b      	lsls	r3, r3, #24
    3d36:	d503      	bpl.n	3d40 <PID20_funct+0x1b4>
    3d38:	486b      	ldr	r0, [pc, #428]	; (3ee8 <PID20_funct+0x35c>)
    3d3a:	4b45      	ldr	r3, [pc, #276]	; (3e50 <PID20_funct+0x2c4>)
    3d3c:	4798      	blx	r3
    3d3e:	e002      	b.n	3d46 <PID20_funct+0x1ba>
  else printIHM("PID34 = NO\n");
    3d40:	486a      	ldr	r0, [pc, #424]	; (3eec <PID20_funct+0x360>)
    3d42:	4b43      	ldr	r3, [pc, #268]	; (3e50 <PID20_funct+0x2c4>)
    3d44:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3d46:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID35 = YES\n");  // Test if the MSB is 1
    3d48:	b2dc      	uxtb	r4, r3
    3d4a:	061b      	lsls	r3, r3, #24
    3d4c:	d503      	bpl.n	3d56 <PID20_funct+0x1ca>
    3d4e:	4868      	ldr	r0, [pc, #416]	; (3ef0 <PID20_funct+0x364>)
    3d50:	4b3f      	ldr	r3, [pc, #252]	; (3e50 <PID20_funct+0x2c4>)
    3d52:	4798      	blx	r3
    3d54:	e002      	b.n	3d5c <PID20_funct+0x1d0>
  else printIHM("PID35 = NO\n");
    3d56:	4867      	ldr	r0, [pc, #412]	; (3ef4 <PID20_funct+0x368>)
    3d58:	4b3d      	ldr	r3, [pc, #244]	; (3e50 <PID20_funct+0x2c4>)
    3d5a:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3d5c:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID36 = YES\n");  // Test if the MSB is 1
    3d5e:	b2dc      	uxtb	r4, r3
    3d60:	061b      	lsls	r3, r3, #24
    3d62:	d503      	bpl.n	3d6c <PID20_funct+0x1e0>
    3d64:	4864      	ldr	r0, [pc, #400]	; (3ef8 <PID20_funct+0x36c>)
    3d66:	4b3a      	ldr	r3, [pc, #232]	; (3e50 <PID20_funct+0x2c4>)
    3d68:	4798      	blx	r3
    3d6a:	e002      	b.n	3d72 <PID20_funct+0x1e6>
  else printIHM("PID36 = NO\n");
    3d6c:	4863      	ldr	r0, [pc, #396]	; (3efc <PID20_funct+0x370>)
    3d6e:	4b38      	ldr	r3, [pc, #224]	; (3e50 <PID20_funct+0x2c4>)
    3d70:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3d72:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID37 = YES\n");  // Test if the MSB is 1
    3d74:	b2dc      	uxtb	r4, r3
    3d76:	061b      	lsls	r3, r3, #24
    3d78:	d503      	bpl.n	3d82 <PID20_funct+0x1f6>
    3d7a:	4861      	ldr	r0, [pc, #388]	; (3f00 <PID20_funct+0x374>)
    3d7c:	4b34      	ldr	r3, [pc, #208]	; (3e50 <PID20_funct+0x2c4>)
    3d7e:	4798      	blx	r3
    3d80:	e002      	b.n	3d88 <PID20_funct+0x1fc>
  else printIHM("PID37 = NO\n");
    3d82:	4860      	ldr	r0, [pc, #384]	; (3f04 <PID20_funct+0x378>)
    3d84:	4b32      	ldr	r3, [pc, #200]	; (3e50 <PID20_funct+0x2c4>)
    3d86:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID38 = YES\n");  // Test if the MSB is 1
    3d88:	0663      	lsls	r3, r4, #25
    3d8a:	d503      	bpl.n	3d94 <PID20_funct+0x208>
    3d8c:	485e      	ldr	r0, [pc, #376]	; (3f08 <PID20_funct+0x37c>)
    3d8e:	4b30      	ldr	r3, [pc, #192]	; (3e50 <PID20_funct+0x2c4>)
    3d90:	4798      	blx	r3
    3d92:	e002      	b.n	3d9a <PID20_funct+0x20e>
  else printIHM("PID38 = NO\n");
    3d94:	485d      	ldr	r0, [pc, #372]	; (3f0c <PID20_funct+0x380>)
    3d96:	4b2e      	ldr	r3, [pc, #184]	; (3e50 <PID20_funct+0x2c4>)
    3d98:	4798      	blx	r3


  // Data D
  aux = data->data[3];
    3d9a:	682b      	ldr	r3, [r5, #0]
    3d9c:	78dc      	ldrb	r4, [r3, #3]
  if(aux & 0x80) printIHM("PID39 = YES\n");  // Test if the MSB is 1
    3d9e:	b263      	sxtb	r3, r4
    3da0:	2b00      	cmp	r3, #0
    3da2:	da03      	bge.n	3dac <PID20_funct+0x220>
    3da4:	485a      	ldr	r0, [pc, #360]	; (3f10 <PID20_funct+0x384>)
    3da6:	4b2a      	ldr	r3, [pc, #168]	; (3e50 <PID20_funct+0x2c4>)
    3da8:	4798      	blx	r3
    3daa:	e002      	b.n	3db2 <PID20_funct+0x226>
  else printIHM("PID39 = NO\n");
    3dac:	4859      	ldr	r0, [pc, #356]	; (3f14 <PID20_funct+0x388>)
    3dae:	4b28      	ldr	r3, [pc, #160]	; (3e50 <PID20_funct+0x2c4>)
    3db0:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3db2:	0064      	lsls	r4, r4, #1
  if(aux & 0x80) printIHM("PID3A = YES\n");  // Test if the MSB is 1
    3db4:	b2e5      	uxtb	r5, r4
    3db6:	0623      	lsls	r3, r4, #24
    3db8:	d503      	bpl.n	3dc2 <PID20_funct+0x236>
    3dba:	4857      	ldr	r0, [pc, #348]	; (3f18 <PID20_funct+0x38c>)
    3dbc:	4b24      	ldr	r3, [pc, #144]	; (3e50 <PID20_funct+0x2c4>)
    3dbe:	4798      	blx	r3
    3dc0:	e002      	b.n	3dc8 <PID20_funct+0x23c>
  else printIHM("PID3A = NO\n");
    3dc2:	4856      	ldr	r0, [pc, #344]	; (3f1c <PID20_funct+0x390>)
    3dc4:	4b22      	ldr	r3, [pc, #136]	; (3e50 <PID20_funct+0x2c4>)
    3dc6:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3dc8:	006b      	lsls	r3, r5, #1
  if(aux & 0x80) printIHM("PID3B = YES\n");  // Test if the MSB is 1
    3dca:	b2dc      	uxtb	r4, r3
    3dcc:	061b      	lsls	r3, r3, #24
    3dce:	d503      	bpl.n	3dd8 <PID20_funct+0x24c>
    3dd0:	4853      	ldr	r0, [pc, #332]	; (3f20 <PID20_funct+0x394>)
    3dd2:	4b1f      	ldr	r3, [pc, #124]	; (3e50 <PID20_funct+0x2c4>)
    3dd4:	4798      	blx	r3
    3dd6:	e002      	b.n	3dde <PID20_funct+0x252>
  else printIHM("PID3B = NO\n");
    3dd8:	4852      	ldr	r0, [pc, #328]	; (3f24 <PID20_funct+0x398>)
    3dda:	4b1d      	ldr	r3, [pc, #116]	; (3e50 <PID20_funct+0x2c4>)
    3ddc:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3dde:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID3C = YES\n");  // Test if the MSB is 1
    3de0:	b2dc      	uxtb	r4, r3
    3de2:	061b      	lsls	r3, r3, #24
    3de4:	d503      	bpl.n	3dee <PID20_funct+0x262>
    3de6:	4850      	ldr	r0, [pc, #320]	; (3f28 <PID20_funct+0x39c>)
    3de8:	4b19      	ldr	r3, [pc, #100]	; (3e50 <PID20_funct+0x2c4>)
    3dea:	4798      	blx	r3
    3dec:	e002      	b.n	3df4 <PID20_funct+0x268>
  else printIHM("PID3C = NO\n");
    3dee:	484f      	ldr	r0, [pc, #316]	; (3f2c <PID20_funct+0x3a0>)
    3df0:	4b17      	ldr	r3, [pc, #92]	; (3e50 <PID20_funct+0x2c4>)
    3df2:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3df4:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID3D = YES\n");  // Test if the MSB is 1
    3df6:	b2dc      	uxtb	r4, r3
    3df8:	061b      	lsls	r3, r3, #24
    3dfa:	d503      	bpl.n	3e04 <PID20_funct+0x278>
    3dfc:	484c      	ldr	r0, [pc, #304]	; (3f30 <PID20_funct+0x3a4>)
    3dfe:	4b14      	ldr	r3, [pc, #80]	; (3e50 <PID20_funct+0x2c4>)
    3e00:	4798      	blx	r3
    3e02:	e002      	b.n	3e0a <PID20_funct+0x27e>
  else printIHM("PID3D = NO\n");
    3e04:	484b      	ldr	r0, [pc, #300]	; (3f34 <PID20_funct+0x3a8>)
    3e06:	4b12      	ldr	r3, [pc, #72]	; (3e50 <PID20_funct+0x2c4>)
    3e08:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3e0a:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID3E = YES\n");  // Test if the MSB is 1
    3e0c:	b2dc      	uxtb	r4, r3
    3e0e:	061b      	lsls	r3, r3, #24
    3e10:	d503      	bpl.n	3e1a <PID20_funct+0x28e>
    3e12:	4849      	ldr	r0, [pc, #292]	; (3f38 <PID20_funct+0x3ac>)
    3e14:	4b0e      	ldr	r3, [pc, #56]	; (3e50 <PID20_funct+0x2c4>)
    3e16:	4798      	blx	r3
    3e18:	e002      	b.n	3e20 <PID20_funct+0x294>
  else printIHM("PID3E = NO\n");
    3e1a:	4848      	ldr	r0, [pc, #288]	; (3f3c <PID20_funct+0x3b0>)
    3e1c:	4b0c      	ldr	r3, [pc, #48]	; (3e50 <PID20_funct+0x2c4>)
    3e1e:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
    3e20:	0063      	lsls	r3, r4, #1
  if(aux & 0x80) printIHM("PID3F = YES\n");  // Test if the MSB is 1
    3e22:	b2dc      	uxtb	r4, r3
    3e24:	061b      	lsls	r3, r3, #24
    3e26:	d503      	bpl.n	3e30 <PID20_funct+0x2a4>
    3e28:	4845      	ldr	r0, [pc, #276]	; (3f40 <PID20_funct+0x3b4>)
    3e2a:	4b09      	ldr	r3, [pc, #36]	; (3e50 <PID20_funct+0x2c4>)
    3e2c:	4798      	blx	r3
    3e2e:	e002      	b.n	3e36 <PID20_funct+0x2aa>
  else printIHM("PID3F = NO\n");
    3e30:	4844      	ldr	r0, [pc, #272]	; (3f44 <PID20_funct+0x3b8>)
    3e32:	4b07      	ldr	r3, [pc, #28]	; (3e50 <PID20_funct+0x2c4>)
    3e34:	4798      	blx	r3

  aux = aux << 1;     // Shift one bit to left
  if(aux & 0x80) printIHM("PID40 = YES\n");  // Test if the MSB is 1
    3e36:	0663      	lsls	r3, r4, #25
    3e38:	d503      	bpl.n	3e42 <PID20_funct+0x2b6>
    3e3a:	4843      	ldr	r0, [pc, #268]	; (3f48 <PID20_funct+0x3bc>)
    3e3c:	4b04      	ldr	r3, [pc, #16]	; (3e50 <PID20_funct+0x2c4>)
    3e3e:	4798      	blx	r3
    3e40:	e002      	b.n	3e48 <PID20_funct+0x2bc>
  else printIHM("PID40 = NO\n");
    3e42:	4842      	ldr	r0, [pc, #264]	; (3f4c <PID20_funct+0x3c0>)
    3e44:	4b02      	ldr	r3, [pc, #8]	; (3e50 <PID20_funct+0x2c4>)
    3e46:	4798      	blx	r3

  return 0;
}
    3e48:	2000      	movs	r0, #0
    3e4a:	bd70      	pop	{r4, r5, r6, pc}
    3e4c:	0000b8d0 	.word	0x0000b8d0
    3e50:	00001425 	.word	0x00001425
    3e54:	0000b8e0 	.word	0x0000b8e0
    3e58:	0000b8ec 	.word	0x0000b8ec
    3e5c:	0000b8fc 	.word	0x0000b8fc
    3e60:	0000b908 	.word	0x0000b908
    3e64:	0000b918 	.word	0x0000b918
    3e68:	0000b924 	.word	0x0000b924
    3e6c:	0000b934 	.word	0x0000b934
    3e70:	0000b940 	.word	0x0000b940
    3e74:	0000b950 	.word	0x0000b950
    3e78:	0000b95c 	.word	0x0000b95c
    3e7c:	0000b96c 	.word	0x0000b96c
    3e80:	0000b978 	.word	0x0000b978
    3e84:	0000b988 	.word	0x0000b988
    3e88:	0000b994 	.word	0x0000b994
    3e8c:	0000b9a4 	.word	0x0000b9a4
    3e90:	0000b9b0 	.word	0x0000b9b0
    3e94:	0000b9c0 	.word	0x0000b9c0
    3e98:	0000b9cc 	.word	0x0000b9cc
    3e9c:	0000b9dc 	.word	0x0000b9dc
    3ea0:	0000b9e8 	.word	0x0000b9e8
    3ea4:	0000b9f8 	.word	0x0000b9f8
    3ea8:	0000ba04 	.word	0x0000ba04
    3eac:	0000ba14 	.word	0x0000ba14
    3eb0:	0000ba20 	.word	0x0000ba20
    3eb4:	0000ba30 	.word	0x0000ba30
    3eb8:	0000ba3c 	.word	0x0000ba3c
    3ebc:	0000ba4c 	.word	0x0000ba4c
    3ec0:	0000ba58 	.word	0x0000ba58
    3ec4:	0000ba68 	.word	0x0000ba68
    3ec8:	0000ba74 	.word	0x0000ba74
    3ecc:	0000ba84 	.word	0x0000ba84
    3ed0:	0000ba90 	.word	0x0000ba90
    3ed4:	0000baa0 	.word	0x0000baa0
    3ed8:	0000baac 	.word	0x0000baac
    3edc:	0000babc 	.word	0x0000babc
    3ee0:	0000bac8 	.word	0x0000bac8
    3ee4:	0000bad8 	.word	0x0000bad8
    3ee8:	0000bae4 	.word	0x0000bae4
    3eec:	0000baf4 	.word	0x0000baf4
    3ef0:	0000bb00 	.word	0x0000bb00
    3ef4:	0000bb10 	.word	0x0000bb10
    3ef8:	0000bb1c 	.word	0x0000bb1c
    3efc:	0000bb2c 	.word	0x0000bb2c
    3f00:	0000bb38 	.word	0x0000bb38
    3f04:	0000bb48 	.word	0x0000bb48
    3f08:	0000bb54 	.word	0x0000bb54
    3f0c:	0000bb64 	.word	0x0000bb64
    3f10:	0000bb70 	.word	0x0000bb70
    3f14:	0000bb80 	.word	0x0000bb80
    3f18:	0000bb8c 	.word	0x0000bb8c
    3f1c:	0000bb9c 	.word	0x0000bb9c
    3f20:	0000bba8 	.word	0x0000bba8
    3f24:	0000bbb8 	.word	0x0000bbb8
    3f28:	0000bbc4 	.word	0x0000bbc4
    3f2c:	0000bbd4 	.word	0x0000bbd4
    3f30:	0000bbe0 	.word	0x0000bbe0
    3f34:	0000bbf0 	.word	0x0000bbf0
    3f38:	0000bbfc 	.word	0x0000bbfc
    3f3c:	0000bc0c 	.word	0x0000bc0c
    3f40:	0000bc18 	.word	0x0000bc18
    3f44:	0000bc28 	.word	0x0000bc28
    3f48:	0000bc34 	.word	0x0000bc34
    3f4c:	0000bc44 	.word	0x0000bc44

00003f50 <PID21_funct>:


// 21 -> Distance traveled with malfunction indicator lamp (MIL) on -> 2 bytes
//  256*A + B     0 -> 65535 Km
uint8_t PID21_funct(data_struct* data)
{
    3f50:	b508      	push	{r3, lr}
  uint16_t A = data->data[0];
    3f52:	6803      	ldr	r3, [r0, #0]
    3f54:	7819      	ldrb	r1, [r3, #0]
  uint16_t B = data->data[1];
  A = (256*A)+B;
    3f56:	0209      	lsls	r1, r1, #8
// 21 -> Distance traveled with malfunction indicator lamp (MIL) on -> 2 bytes
//  256*A + B     0 -> 65535 Km
uint8_t PID21_funct(data_struct* data)
{
  uint16_t A = data->data[0];
  uint16_t B = data->data[1];
    3f58:	785b      	ldrb	r3, [r3, #1]
  A = (256*A)+B;
    3f5a:	18c9      	adds	r1, r1, r3

  printIHM("Distance traveled with MIL: %d km\n", A);
    3f5c:	b289      	uxth	r1, r1
    3f5e:	4802      	ldr	r0, [pc, #8]	; (3f68 <PID21_funct+0x18>)
    3f60:	4b02      	ldr	r3, [pc, #8]	; (3f6c <PID21_funct+0x1c>)
    3f62:	4798      	blx	r3

  return 0;
}
    3f64:	2000      	movs	r0, #0
    3f66:	bd08      	pop	{r3, pc}
    3f68:	0000bc50 	.word	0x0000bc50
    3f6c:	00001425 	.word	0x00001425

00003f70 <PID34_funct>:

// 34 -> Oxygen Sensor 1 -> 4 bytes
//    A B : (256A+B)*2/65536    0 -> <2 Fuel-Air Equivalence Ratio 
//    C D : C - 128 + D/256   -128 -> 128 mA
uint8_t PID34_funct(data_struct* data)
{
    3f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f72:	464f      	mov	r7, r9
    3f74:	4646      	mov	r6, r8
    3f76:	b4c0      	push	{r6, r7}
    3f78:	b083      	sub	sp, #12
  float A = data->data[0];
    3f7a:	6805      	ldr	r5, [r0, #0]
    3f7c:	7828      	ldrb	r0, [r5, #0]
    3f7e:	4c19      	ldr	r4, [pc, #100]	; (3fe4 <PID34_funct+0x74>)
    3f80:	47a0      	blx	r4
  float B = data->data[1];
  float C = data->data[2];
  float D = data->data[3];

  A = (256*A+B)*(2000/65536);
    3f82:	4b19      	ldr	r3, [pc, #100]	; (3fe8 <PID34_funct+0x78>)
    3f84:	4698      	mov	r8, r3
    3f86:	2187      	movs	r1, #135	; 0x87
    3f88:	05c9      	lsls	r1, r1, #23
    3f8a:	4798      	blx	r3
    3f8c:	1c06      	adds	r6, r0, #0
//    A B : (256A+B)*2/65536    0 -> <2 Fuel-Air Equivalence Ratio 
//    C D : C - 128 + D/256   -128 -> 128 mA
uint8_t PID34_funct(data_struct* data)
{
  float A = data->data[0];
  float B = data->data[1];
    3f8e:	7868      	ldrb	r0, [r5, #1]
    3f90:	47a0      	blx	r4
    3f92:	1c01      	adds	r1, r0, #0
  float C = data->data[2];
  float D = data->data[3];

  A = (256*A+B)*(2000/65536);
    3f94:	4b15      	ldr	r3, [pc, #84]	; (3fec <PID34_funct+0x7c>)
    3f96:	4699      	mov	r9, r3
    3f98:	1c30      	adds	r0, r6, #0
    3f9a:	4798      	blx	r3
    3f9c:	1c06      	adds	r6, r0, #0
//    C D : C - 128 + D/256   -128 -> 128 mA
uint8_t PID34_funct(data_struct* data)
{
  float A = data->data[0];
  float B = data->data[1];
  float C = data->data[2];
    3f9e:	78a8      	ldrb	r0, [r5, #2]
    3fa0:	47a0      	blx	r4
  float D = data->data[3];

  A = (256*A+B)*(2000/65536);
  C = (C-128+(D/256));
    3fa2:	2186      	movs	r1, #134	; 0x86
    3fa4:	05c9      	lsls	r1, r1, #23
    3fa6:	4b12      	ldr	r3, [pc, #72]	; (3ff0 <PID34_funct+0x80>)
    3fa8:	4798      	blx	r3
    3faa:	9001      	str	r0, [sp, #4]
  float A = data->data[0];
  float B = data->data[1];
  float C = data->data[2];
  float D = data->data[3];

  A = (256*A+B)*(2000/65536);
    3fac:	1c30      	adds	r0, r6, #0
    3fae:	2100      	movs	r1, #0
    3fb0:	47c0      	blx	r8
  C = (C-128+(D/256));

  printIHM("Oxygen sensor 1: \n\t Fuel-Air ratio: %d (x1000) \n\tSensor Current %d mA\n", (int) A*1000, (int) C);
    3fb2:	4f10      	ldr	r7, [pc, #64]	; (3ff4 <PID34_funct+0x84>)
    3fb4:	47b8      	blx	r7
    3fb6:	26fa      	movs	r6, #250	; 0xfa
    3fb8:	00b6      	lsls	r6, r6, #2
    3fba:	4346      	muls	r6, r0
uint8_t PID34_funct(data_struct* data)
{
  float A = data->data[0];
  float B = data->data[1];
  float C = data->data[2];
  float D = data->data[3];
    3fbc:	78e8      	ldrb	r0, [r5, #3]
    3fbe:	47a0      	blx	r4

  A = (256*A+B)*(2000/65536);
  C = (C-128+(D/256));
    3fc0:	21ee      	movs	r1, #238	; 0xee
    3fc2:	0589      	lsls	r1, r1, #22
    3fc4:	47c0      	blx	r8
    3fc6:	1c01      	adds	r1, r0, #0
    3fc8:	9801      	ldr	r0, [sp, #4]
    3fca:	47c8      	blx	r9

  printIHM("Oxygen sensor 1: \n\t Fuel-Air ratio: %d (x1000) \n\tSensor Current %d mA\n", (int) A*1000, (int) C);
    3fcc:	47b8      	blx	r7
    3fce:	1c02      	adds	r2, r0, #0
    3fd0:	4809      	ldr	r0, [pc, #36]	; (3ff8 <PID34_funct+0x88>)
    3fd2:	1c31      	adds	r1, r6, #0
    3fd4:	4b09      	ldr	r3, [pc, #36]	; (3ffc <PID34_funct+0x8c>)
    3fd6:	4798      	blx	r3

  return 0;
}
    3fd8:	2000      	movs	r0, #0
    3fda:	b003      	add	sp, #12
    3fdc:	bc0c      	pop	{r2, r3}
    3fde:	4690      	mov	r8, r2
    3fe0:	4699      	mov	r9, r3
    3fe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3fe4:	00007781 	.word	0x00007781
    3fe8:	000071e1 	.word	0x000071e1
    3fec:	00006c79 	.word	0x00006c79
    3ff0:	00007445 	.word	0x00007445
    3ff4:	00007741 	.word	0x00007741
    3ff8:	0000bc74 	.word	0x0000bc74
    3ffc:	00001425 	.word	0x00001425

00004000 <PIDfunctionFinder>:

uint8_t PIDfunctionFinder(data_struct* dataTable[], uint8_t PID)
{
    4000:	b508      	push	{r3, lr}
  if (PID == 0x00)  PID00_funct(dataTable[0x00]);
    4002:	2900      	cmp	r1, #0
    4004:	d104      	bne.n	4010 <PIDfunctionFinder+0x10>
    4006:	6800      	ldr	r0, [r0, #0]
    4008:	4b44      	ldr	r3, [pc, #272]	; (411c <PIDfunctionFinder+0x11c>)
    400a:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    400c:	2000      	movs	r0, #0
    400e:	e084      	b.n	411a <PIDfunctionFinder+0x11a>

uint8_t PIDfunctionFinder(data_struct* dataTable[], uint8_t PID)
{
  if (PID == 0x00)  PID00_funct(dataTable[0x00]);

  else if (PID == 0x01) PID01_funct(dataTable[0x01]);
    4010:	2901      	cmp	r1, #1
    4012:	d104      	bne.n	401e <PIDfunctionFinder+0x1e>
    4014:	6840      	ldr	r0, [r0, #4]
    4016:	4b42      	ldr	r3, [pc, #264]	; (4120 <PIDfunctionFinder+0x120>)
    4018:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    401a:	2000      	movs	r0, #0
    401c:	e07d      	b.n	411a <PIDfunctionFinder+0x11a>
{
  if (PID == 0x00)  PID00_funct(dataTable[0x00]);

  else if (PID == 0x01) PID01_funct(dataTable[0x01]);
          
  else if (PID == 0x03) PID03_funct(dataTable[0x03]);
    401e:	2903      	cmp	r1, #3
    4020:	d104      	bne.n	402c <PIDfunctionFinder+0x2c>
    4022:	68c0      	ldr	r0, [r0, #12]
    4024:	4b3f      	ldr	r3, [pc, #252]	; (4124 <PIDfunctionFinder+0x124>)
    4026:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    4028:	2000      	movs	r0, #0
    402a:	e076      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x01) PID01_funct(dataTable[0x01]);
          
  else if (PID == 0x03) PID03_funct(dataTable[0x03]);

  else if (PID == 0x04) PID04_funct(dataTable[0x04]);
    402c:	2904      	cmp	r1, #4
    402e:	d104      	bne.n	403a <PIDfunctionFinder+0x3a>
    4030:	6900      	ldr	r0, [r0, #16]
    4032:	4b3d      	ldr	r3, [pc, #244]	; (4128 <PIDfunctionFinder+0x128>)
    4034:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    4036:	2000      	movs	r0, #0
    4038:	e06f      	b.n	411a <PIDfunctionFinder+0x11a>
          
  else if (PID == 0x03) PID03_funct(dataTable[0x03]);

  else if (PID == 0x04) PID04_funct(dataTable[0x04]);

  else if (PID == 0x05) PID05_funct(dataTable[0x05]);
    403a:	2905      	cmp	r1, #5
    403c:	d104      	bne.n	4048 <PIDfunctionFinder+0x48>
    403e:	6940      	ldr	r0, [r0, #20]
    4040:	4b3a      	ldr	r3, [pc, #232]	; (412c <PIDfunctionFinder+0x12c>)
    4042:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    4044:	2000      	movs	r0, #0
    4046:	e068      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x04) PID04_funct(dataTable[0x04]);

  else if (PID == 0x05) PID05_funct(dataTable[0x05]);

  else if (PID == 0x06) PID06_funct(dataTable[0x06]);
    4048:	2906      	cmp	r1, #6
    404a:	d104      	bne.n	4056 <PIDfunctionFinder+0x56>
    404c:	6980      	ldr	r0, [r0, #24]
    404e:	4b38      	ldr	r3, [pc, #224]	; (4130 <PIDfunctionFinder+0x130>)
    4050:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    4052:	2000      	movs	r0, #0
    4054:	e061      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x05) PID05_funct(dataTable[0x05]);

  else if (PID == 0x06) PID06_funct(dataTable[0x06]);

  else if (PID == 0x07) PID07_funct(dataTable[0x07]);
    4056:	2907      	cmp	r1, #7
    4058:	d104      	bne.n	4064 <PIDfunctionFinder+0x64>
    405a:	69c0      	ldr	r0, [r0, #28]
    405c:	4b35      	ldr	r3, [pc, #212]	; (4134 <PIDfunctionFinder+0x134>)
    405e:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    4060:	2000      	movs	r0, #0
    4062:	e05a      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x06) PID06_funct(dataTable[0x06]);

  else if (PID == 0x07) PID07_funct(dataTable[0x07]);

  else if (PID == 0x0B) PID0B_funct(dataTable[0x0B]);
    4064:	290b      	cmp	r1, #11
    4066:	d104      	bne.n	4072 <PIDfunctionFinder+0x72>
    4068:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    406a:	4b33      	ldr	r3, [pc, #204]	; (4138 <PIDfunctionFinder+0x138>)
    406c:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    406e:	2000      	movs	r0, #0
    4070:	e053      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x07) PID07_funct(dataTable[0x07]);

  else if (PID == 0x0B) PID0B_funct(dataTable[0x0B]);

  else if (PID == 0x0C) PID0C_funct(dataTable[0x0C]);
    4072:	290c      	cmp	r1, #12
    4074:	d104      	bne.n	4080 <PIDfunctionFinder+0x80>
    4076:	6b00      	ldr	r0, [r0, #48]	; 0x30
    4078:	4b30      	ldr	r3, [pc, #192]	; (413c <PIDfunctionFinder+0x13c>)
    407a:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    407c:	2000      	movs	r0, #0
    407e:	e04c      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x0B) PID0B_funct(dataTable[0x0B]);

  else if (PID == 0x0C) PID0C_funct(dataTable[0x0C]);

  else if (PID == 0x0D) PID0D_funct(dataTable[0x0D]);
    4080:	290d      	cmp	r1, #13
    4082:	d104      	bne.n	408e <PIDfunctionFinder+0x8e>
    4084:	6b40      	ldr	r0, [r0, #52]	; 0x34
    4086:	4b2e      	ldr	r3, [pc, #184]	; (4140 <PIDfunctionFinder+0x140>)
    4088:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    408a:	2000      	movs	r0, #0
    408c:	e045      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x0C) PID0C_funct(dataTable[0x0C]);

  else if (PID == 0x0D) PID0D_funct(dataTable[0x0D]);

  else if (PID == 0x0E) PID0E_funct(dataTable[0x0E]);
    408e:	290e      	cmp	r1, #14
    4090:	d104      	bne.n	409c <PIDfunctionFinder+0x9c>
    4092:	6b80      	ldr	r0, [r0, #56]	; 0x38
    4094:	4b2b      	ldr	r3, [pc, #172]	; (4144 <PIDfunctionFinder+0x144>)
    4096:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    4098:	2000      	movs	r0, #0
    409a:	e03e      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x0D) PID0D_funct(dataTable[0x0D]);

  else if (PID == 0x0E) PID0E_funct(dataTable[0x0E]);

  else if (PID == 0x0F) PID0F_funct(dataTable[0x0F]);
    409c:	290f      	cmp	r1, #15
    409e:	d104      	bne.n	40aa <PIDfunctionFinder+0xaa>
    40a0:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
    40a2:	4b29      	ldr	r3, [pc, #164]	; (4148 <PIDfunctionFinder+0x148>)
    40a4:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40a6:	2000      	movs	r0, #0
    40a8:	e037      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x0E) PID0E_funct(dataTable[0x0E]);

  else if (PID == 0x0F) PID0F_funct(dataTable[0x0F]);

  else if (PID == 0x11) PID11_funct(dataTable[0x11]);
    40aa:	2911      	cmp	r1, #17
    40ac:	d104      	bne.n	40b8 <PIDfunctionFinder+0xb8>
    40ae:	6c40      	ldr	r0, [r0, #68]	; 0x44
    40b0:	4b26      	ldr	r3, [pc, #152]	; (414c <PIDfunctionFinder+0x14c>)
    40b2:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40b4:	2000      	movs	r0, #0
    40b6:	e030      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x0F) PID0F_funct(dataTable[0x0F]);

  else if (PID == 0x11) PID11_funct(dataTable[0x11]);

  else if (PID == 0x13) PID13_funct(dataTable[0x13]);
    40b8:	2913      	cmp	r1, #19
    40ba:	d104      	bne.n	40c6 <PIDfunctionFinder+0xc6>
    40bc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
    40be:	4b24      	ldr	r3, [pc, #144]	; (4150 <PIDfunctionFinder+0x150>)
    40c0:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40c2:	2000      	movs	r0, #0
    40c4:	e029      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x11) PID11_funct(dataTable[0x11]);

  else if (PID == 0x13) PID13_funct(dataTable[0x13]);

  else if (PID == 0x15) PID15_funct(dataTable[0x15]);
    40c6:	2915      	cmp	r1, #21
    40c8:	d104      	bne.n	40d4 <PIDfunctionFinder+0xd4>
    40ca:	6d40      	ldr	r0, [r0, #84]	; 0x54
    40cc:	4b21      	ldr	r3, [pc, #132]	; (4154 <PIDfunctionFinder+0x154>)
    40ce:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40d0:	2000      	movs	r0, #0
    40d2:	e022      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x13) PID13_funct(dataTable[0x13]);

  else if (PID == 0x15) PID15_funct(dataTable[0x15]);

  else if (PID == 0x1C) PID1C_funct(dataTable[0x1C]);
    40d4:	291c      	cmp	r1, #28
    40d6:	d104      	bne.n	40e2 <PIDfunctionFinder+0xe2>


// 1C -> OBD standards this vehicle conforms to -> 1 byte
uint8_t PID1C_funct(data_struct* data)
{
  printIHM("PID1C nao implementado\n");
    40d8:	481f      	ldr	r0, [pc, #124]	; (4158 <PIDfunctionFinder+0x158>)
    40da:	4b20      	ldr	r3, [pc, #128]	; (415c <PIDfunctionFinder+0x15c>)
    40dc:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40de:	2000      	movs	r0, #0
    40e0:	e01b      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x15) PID15_funct(dataTable[0x15]);

  else if (PID == 0x1C) PID1C_funct(dataTable[0x1C]);

  else if (PID == 0x20) PID20_funct(dataTable[0x20]);
    40e2:	2920      	cmp	r1, #32
    40e4:	d105      	bne.n	40f2 <PIDfunctionFinder+0xf2>
    40e6:	2380      	movs	r3, #128	; 0x80
    40e8:	58c0      	ldr	r0, [r0, r3]
    40ea:	4b1d      	ldr	r3, [pc, #116]	; (4160 <PIDfunctionFinder+0x160>)
    40ec:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40ee:	2000      	movs	r0, #0
    40f0:	e013      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x1C) PID1C_funct(dataTable[0x1C]);

  else if (PID == 0x20) PID20_funct(dataTable[0x20]);

  else if (PID == 0x21) PID21_funct(dataTable[0x21]);
    40f2:	2921      	cmp	r1, #33	; 0x21
    40f4:	d105      	bne.n	4102 <PIDfunctionFinder+0x102>
    40f6:	2384      	movs	r3, #132	; 0x84
    40f8:	58c0      	ldr	r0, [r0, r3]
    40fa:	4b1a      	ldr	r3, [pc, #104]	; (4164 <PIDfunctionFinder+0x164>)
    40fc:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    40fe:	2000      	movs	r0, #0
    4100:	e00b      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x20) PID20_funct(dataTable[0x20]);

  else if (PID == 0x21) PID21_funct(dataTable[0x21]);

  else if (PID == 0x34) PID34_funct(dataTable[0x34]);
    4102:	2934      	cmp	r1, #52	; 0x34
    4104:	d105      	bne.n	4112 <PIDfunctionFinder+0x112>
    4106:	23d0      	movs	r3, #208	; 0xd0
    4108:	58c0      	ldr	r0, [r0, r3]
    410a:	4b17      	ldr	r3, [pc, #92]	; (4168 <PIDfunctionFinder+0x168>)
    410c:	4798      	blx	r3
  {
    printIHM("PID desconhecido. \n");
    return -1;
  }

  return 0;
    410e:	2000      	movs	r0, #0
    4110:	e003      	b.n	411a <PIDfunctionFinder+0x11a>

  else if (PID == 0x34) PID34_funct(dataTable[0x34]);

  else  
  {
    printIHM("PID desconhecido. \n");
    4112:	4816      	ldr	r0, [pc, #88]	; (416c <PIDfunctionFinder+0x16c>)
    4114:	4b11      	ldr	r3, [pc, #68]	; (415c <PIDfunctionFinder+0x15c>)
    4116:	4798      	blx	r3
    return -1;
    4118:	20ff      	movs	r0, #255	; 0xff
  }

  return 0;
    411a:	bd08      	pop	{r3, pc}
    411c:	00003035 	.word	0x00003035
    4120:	000033f9 	.word	0x000033f9
    4124:	000036b1 	.word	0x000036b1
    4128:	000037ed 	.word	0x000037ed
    412c:	00003835 	.word	0x00003835
    4130:	00003851 	.word	0x00003851
    4134:	00003899 	.word	0x00003899
    4138:	000038e1 	.word	0x000038e1
    413c:	000038f9 	.word	0x000038f9
    4140:	00003949 	.word	0x00003949
    4144:	00003961 	.word	0x00003961
    4148:	000039a5 	.word	0x000039a5
    414c:	000039c1 	.word	0x000039c1
    4150:	00003a09 	.word	0x00003a09
    4154:	00003b15 	.word	0x00003b15
    4158:	0000b8b8 	.word	0x0000b8b8
    415c:	00001425 	.word	0x00001425
    4160:	00003b8d 	.word	0x00003b8d
    4164:	00003f51 	.word	0x00003f51
    4168:	00003f71 	.word	0x00003f71
    416c:	0000bcbc 	.word	0x0000bcbc

00004170 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    4170:	b5f0      	push	{r4, r5, r6, r7, lr}
    4172:	465f      	mov	r7, fp
    4174:	4656      	mov	r6, sl
    4176:	464d      	mov	r5, r9
    4178:	4644      	mov	r4, r8
    417a:	b4f0      	push	{r4, r5, r6, r7}
    417c:	b091      	sub	sp, #68	; 0x44
    417e:	1c05      	adds	r5, r0, #0
    4180:	1c0c      	adds	r4, r1, #0
    4182:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    4184:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    4186:	1c08      	adds	r0, r1, #0
    4188:	4bb9      	ldr	r3, [pc, #740]	; (4470 <usart_init+0x300>)
    418a:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    418c:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    418e:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    4190:	07d2      	lsls	r2, r2, #31
    4192:	d500      	bpl.n	4196 <usart_init+0x26>
    4194:	e163      	b.n	445e <usart_init+0x2ee>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    4196:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    4198:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    419a:	0792      	lsls	r2, r2, #30
    419c:	d500      	bpl.n	41a0 <usart_init+0x30>
    419e:	e15e      	b.n	445e <usart_init+0x2ee>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    41a0:	49b4      	ldr	r1, [pc, #720]	; (4474 <usart_init+0x304>)
    41a2:	6a0a      	ldr	r2, [r1, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    41a4:	1c87      	adds	r7, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    41a6:	3b1b      	subs	r3, #27
    41a8:	40bb      	lsls	r3, r7
    41aa:	4313      	orrs	r3, r2
    41ac:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    41ae:	a90f      	add	r1, sp, #60	; 0x3c
    41b0:	272d      	movs	r7, #45	; 0x2d
    41b2:	5df3      	ldrb	r3, [r6, r7]
    41b4:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    41b6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    41b8:	b2c3      	uxtb	r3, r0
    41ba:	9302      	str	r3, [sp, #8]
    41bc:	1c18      	adds	r0, r3, #0
    41be:	4bae      	ldr	r3, [pc, #696]	; (4478 <usart_init+0x308>)
    41c0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    41c2:	9802      	ldr	r0, [sp, #8]
    41c4:	4bad      	ldr	r3, [pc, #692]	; (447c <usart_init+0x30c>)
    41c6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    41c8:	5df0      	ldrb	r0, [r6, r7]
    41ca:	2100      	movs	r1, #0
    41cc:	4bac      	ldr	r3, [pc, #688]	; (4480 <usart_init+0x310>)
    41ce:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    41d0:	7af3      	ldrb	r3, [r6, #11]
    41d2:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    41d4:	2324      	movs	r3, #36	; 0x24
    41d6:	5cf3      	ldrb	r3, [r6, r3]
    41d8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    41da:	2325      	movs	r3, #37	; 0x25
    41dc:	5cf3      	ldrb	r3, [r6, r3]
    41de:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    41e0:	7ef3      	ldrb	r3, [r6, #27]
    41e2:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    41e4:	7f33      	ldrb	r3, [r6, #28]
    41e6:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    41e8:	682b      	ldr	r3, [r5, #0]
    41ea:	469a      	mov	sl, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    41ec:	1c18      	adds	r0, r3, #0
    41ee:	4ba0      	ldr	r3, [pc, #640]	; (4470 <usart_init+0x300>)
    41f0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    41f2:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    41f4:	2200      	movs	r2, #0
    41f6:	230e      	movs	r3, #14
    41f8:	a906      	add	r1, sp, #24
    41fa:	468c      	mov	ip, r1
    41fc:	4463      	add	r3, ip
    41fe:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    4200:	8a33      	ldrh	r3, [r6, #16]
    4202:	4699      	mov	r9, r3
    4204:	2380      	movs	r3, #128	; 0x80
    4206:	01db      	lsls	r3, r3, #7
    4208:	4599      	cmp	r9, r3
    420a:	d019      	beq.n	4240 <usart_init+0xd0>
    420c:	d804      	bhi.n	4218 <usart_init+0xa8>
    420e:	2380      	movs	r3, #128	; 0x80
    4210:	019b      	lsls	r3, r3, #6
    4212:	4599      	cmp	r9, r3
    4214:	d00a      	beq.n	422c <usart_init+0xbc>
    4216:	e103      	b.n	4420 <usart_init+0x2b0>
    4218:	23c0      	movs	r3, #192	; 0xc0
    421a:	01db      	lsls	r3, r3, #7
    421c:	4599      	cmp	r9, r3
    421e:	d00a      	beq.n	4236 <usart_init+0xc6>
    4220:	2380      	movs	r3, #128	; 0x80
    4222:	021b      	lsls	r3, r3, #8
    4224:	4599      	cmp	r9, r3
    4226:	d100      	bne.n	422a <usart_init+0xba>
    4228:	e0ff      	b.n	442a <usart_init+0x2ba>
    422a:	e0f9      	b.n	4420 <usart_init+0x2b0>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    422c:	2310      	movs	r3, #16
    422e:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4230:	3b0f      	subs	r3, #15
    4232:	9307      	str	r3, [sp, #28]
    4234:	e0fd      	b.n	4432 <usart_init+0x2c2>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4236:	2308      	movs	r3, #8
    4238:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    423a:	3b07      	subs	r3, #7
    423c:	9307      	str	r3, [sp, #28]
    423e:	e0f8      	b.n	4432 <usart_init+0x2c2>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4240:	6833      	ldr	r3, [r6, #0]
    4242:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    4244:	68f3      	ldr	r3, [r6, #12]
    4246:	9302      	str	r3, [sp, #8]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    4248:	6973      	ldr	r3, [r6, #20]
    424a:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    424c:	7e33      	ldrb	r3, [r6, #24]
    424e:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4250:	2326      	movs	r3, #38	; 0x26
    4252:	5cf3      	ldrb	r3, [r6, r3]
    4254:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    4256:	6872      	ldr	r2, [r6, #4]
    4258:	9206      	str	r2, [sp, #24]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    425a:	2a00      	cmp	r2, #0
    425c:	d015      	beq.n	428a <usart_init+0x11a>
    425e:	2380      	movs	r3, #128	; 0x80
    4260:	055b      	lsls	r3, r3, #21
    4262:	429a      	cmp	r2, r3
    4264:	d136      	bne.n	42d4 <usart_init+0x164>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    4266:	2327      	movs	r3, #39	; 0x27
    4268:	5cf3      	ldrb	r3, [r6, r3]
    426a:	2b00      	cmp	r3, #0
    426c:	d136      	bne.n	42dc <usart_init+0x16c>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    426e:	6a33      	ldr	r3, [r6, #32]
    4270:	4698      	mov	r8, r3
    4272:	b2c0      	uxtb	r0, r0
    4274:	4b83      	ldr	r3, [pc, #524]	; (4484 <usart_init+0x314>)
    4276:	4798      	blx	r3
    4278:	1c01      	adds	r1, r0, #0
    427a:	4640      	mov	r0, r8
    427c:	220e      	movs	r2, #14
    427e:	ab06      	add	r3, sp, #24
    4280:	469c      	mov	ip, r3
    4282:	4462      	add	r2, ip
    4284:	4b80      	ldr	r3, [pc, #512]	; (4488 <usart_init+0x318>)
    4286:	4798      	blx	r3
    4288:	e025      	b.n	42d6 <usart_init+0x166>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    428a:	2308      	movs	r3, #8
    428c:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    428e:	2300      	movs	r3, #0
    4290:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    4292:	2327      	movs	r3, #39	; 0x27
    4294:	5cf3      	ldrb	r3, [r6, r3]
    4296:	2b00      	cmp	r3, #0
    4298:	d00b      	beq.n	42b2 <usart_init+0x142>
				status_code =
    429a:	4643      	mov	r3, r8
    429c:	9300      	str	r3, [sp, #0]
    429e:	6a30      	ldr	r0, [r6, #32]
    42a0:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    42a2:	220e      	movs	r2, #14
    42a4:	ab06      	add	r3, sp, #24
    42a6:	469c      	mov	ip, r3
    42a8:	4462      	add	r2, ip
    42aa:	9b07      	ldr	r3, [sp, #28]
    42ac:	4f77      	ldr	r7, [pc, #476]	; (448c <usart_init+0x31c>)
    42ae:	47b8      	blx	r7
    42b0:	e011      	b.n	42d6 <usart_init+0x166>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    42b2:	6a33      	ldr	r3, [r6, #32]
    42b4:	1c1f      	adds	r7, r3, #0
    42b6:	b2c0      	uxtb	r0, r0
    42b8:	4b72      	ldr	r3, [pc, #456]	; (4484 <usart_init+0x314>)
    42ba:	4798      	blx	r3
    42bc:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    42be:	4643      	mov	r3, r8
    42c0:	9300      	str	r3, [sp, #0]
    42c2:	1c38      	adds	r0, r7, #0
    42c4:	220e      	movs	r2, #14
    42c6:	ab06      	add	r3, sp, #24
    42c8:	469c      	mov	ip, r3
    42ca:	4462      	add	r2, ip
    42cc:	9b07      	ldr	r3, [sp, #28]
    42ce:	4f6f      	ldr	r7, [pc, #444]	; (448c <usart_init+0x31c>)
    42d0:	47b8      	blx	r7
    42d2:	e000      	b.n	42d6 <usart_init+0x166>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    42d4:	2000      	movs	r0, #0
    42d6:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    42d8:	d000      	beq.n	42dc <usart_init+0x16c>
    42da:	e0c0      	b.n	445e <usart_init+0x2ee>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    42dc:	7e73      	ldrb	r3, [r6, #25]
    42de:	2b00      	cmp	r3, #0
    42e0:	d002      	beq.n	42e8 <usart_init+0x178>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    42e2:	7eb3      	ldrb	r3, [r6, #26]
    42e4:	4652      	mov	r2, sl
    42e6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    42e8:	682a      	ldr	r2, [r5, #0]
    42ea:	9f06      	ldr	r7, [sp, #24]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    42ec:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    42ee:	2b00      	cmp	r3, #0
    42f0:	d1fc      	bne.n	42ec <usart_init+0x17c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    42f2:	330e      	adds	r3, #14
    42f4:	aa06      	add	r2, sp, #24
    42f6:	4694      	mov	ip, r2
    42f8:	4463      	add	r3, ip
    42fa:	881b      	ldrh	r3, [r3, #0]
    42fc:	4652      	mov	r2, sl
    42fe:	8193      	strh	r3, [r2, #12]
    4300:	9b02      	ldr	r3, [sp, #8]
    4302:	465a      	mov	r2, fp
    4304:	4313      	orrs	r3, r2
    4306:	9a03      	ldr	r2, [sp, #12]
    4308:	4313      	orrs	r3, r2
    430a:	433b      	orrs	r3, r7
    430c:	464a      	mov	r2, r9
    430e:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4310:	9a04      	ldr	r2, [sp, #16]
    4312:	0212      	lsls	r2, r2, #8
    4314:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4316:	9a05      	ldr	r2, [sp, #20]
    4318:	0757      	lsls	r7, r2, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    431a:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    431c:	2327      	movs	r3, #39	; 0x27
    431e:	5cf3      	ldrb	r3, [r6, r3]
    4320:	2b00      	cmp	r3, #0
    4322:	d101      	bne.n	4328 <usart_init+0x1b8>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    4324:	3304      	adds	r3, #4
    4326:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4328:	7f33      	ldrb	r3, [r6, #28]
    432a:	0259      	lsls	r1, r3, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    432c:	7e72      	ldrb	r2, [r6, #25]
    432e:	0293      	lsls	r3, r2, #10
    4330:	430b      	orrs	r3, r1
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    4332:	7f72      	ldrb	r2, [r6, #29]
    4334:	0212      	lsls	r2, r2, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    4336:	4313      	orrs	r3, r2
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4338:	2224      	movs	r2, #36	; 0x24
    433a:	5cb2      	ldrb	r2, [r6, r2]
    433c:	0452      	lsls	r2, r2, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    433e:	4313      	orrs	r3, r2
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4340:	2225      	movs	r2, #37	; 0x25
    4342:	5cb2      	ldrb	r2, [r6, r2]
    4344:	0412      	lsls	r2, r2, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4346:	4313      	orrs	r3, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    4348:	7af1      	ldrb	r1, [r6, #11]
    434a:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    434c:	8933      	ldrh	r3, [r6, #8]
    434e:	2bff      	cmp	r3, #255	; 0xff
    4350:	d004      	beq.n	435c <usart_init+0x1ec>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4352:	2280      	movs	r2, #128	; 0x80
    4354:	0452      	lsls	r2, r2, #17
    4356:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    4358:	4319      	orrs	r1, r3
    435a:	e005      	b.n	4368 <usart_init+0x1f8>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    435c:	7ef3      	ldrb	r3, [r6, #27]
    435e:	2b00      	cmp	r3, #0
    4360:	d002      	beq.n	4368 <usart_init+0x1f8>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4362:	2380      	movs	r3, #128	; 0x80
    4364:	04db      	lsls	r3, r3, #19
    4366:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4368:	232c      	movs	r3, #44	; 0x2c
    436a:	5cf3      	ldrb	r3, [r6, r3]
    436c:	2b00      	cmp	r3, #0
    436e:	d103      	bne.n	4378 <usart_init+0x208>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    4370:	4b47      	ldr	r3, [pc, #284]	; (4490 <usart_init+0x320>)
    4372:	789b      	ldrb	r3, [r3, #2]
    4374:	079b      	lsls	r3, r3, #30
    4376:	d501      	bpl.n	437c <usart_init+0x20c>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4378:	2380      	movs	r3, #128	; 0x80
    437a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    437c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    437e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    4380:	2b00      	cmp	r3, #0
    4382:	d1fc      	bne.n	437e <usart_init+0x20e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    4384:	4653      	mov	r3, sl
    4386:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4388:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    438a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    438c:	2b00      	cmp	r3, #0
    438e:	d1fc      	bne.n	438a <usart_init+0x21a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    4390:	4653      	mov	r3, sl
    4392:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4394:	ab0e      	add	r3, sp, #56	; 0x38
    4396:	2280      	movs	r2, #128	; 0x80
    4398:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    439a:	2200      	movs	r2, #0
    439c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    439e:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    43a0:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    43a2:	6b33      	ldr	r3, [r6, #48]	; 0x30
    43a4:	930a      	str	r3, [sp, #40]	; 0x28
    43a6:	6b73      	ldr	r3, [r6, #52]	; 0x34
    43a8:	930b      	str	r3, [sp, #44]	; 0x2c
    43aa:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    43ac:	930c      	str	r3, [sp, #48]	; 0x30
    43ae:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    43b0:	9302      	str	r3, [sp, #8]
    43b2:	930d      	str	r3, [sp, #52]	; 0x34
    43b4:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    43b6:	ae0e      	add	r6, sp, #56	; 0x38
    43b8:	b2f9      	uxtb	r1, r7
    43ba:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    43bc:	aa0a      	add	r2, sp, #40	; 0x28
    43be:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    43c0:	2800      	cmp	r0, #0
    43c2:	d102      	bne.n	43ca <usart_init+0x25a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    43c4:	1c20      	adds	r0, r4, #0
    43c6:	4b33      	ldr	r3, [pc, #204]	; (4494 <usart_init+0x324>)
    43c8:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    43ca:	1c43      	adds	r3, r0, #1
    43cc:	d005      	beq.n	43da <usart_init+0x26a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    43ce:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    43d0:	0c00      	lsrs	r0, r0, #16
    43d2:	b2c0      	uxtb	r0, r0
    43d4:	1c31      	adds	r1, r6, #0
    43d6:	4b30      	ldr	r3, [pc, #192]	; (4498 <usart_init+0x328>)
    43d8:	4798      	blx	r3
    43da:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    43dc:	2f04      	cmp	r7, #4
    43de:	d1eb      	bne.n	43b8 <usart_init+0x248>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    43e0:	2300      	movs	r3, #0
    43e2:	60eb      	str	r3, [r5, #12]
    43e4:	612b      	str	r3, [r5, #16]
    43e6:	616b      	str	r3, [r5, #20]
    43e8:	61ab      	str	r3, [r5, #24]
    43ea:	61eb      	str	r3, [r5, #28]
    43ec:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    43ee:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    43f0:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    43f2:	2200      	movs	r2, #0
    43f4:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    43f6:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    43f8:	3330      	adds	r3, #48	; 0x30
    43fa:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    43fc:	3301      	adds	r3, #1
    43fe:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    4400:	3301      	adds	r3, #1
    4402:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    4404:	3301      	adds	r3, #1
    4406:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    4408:	6828      	ldr	r0, [r5, #0]
    440a:	4b19      	ldr	r3, [pc, #100]	; (4470 <usart_init+0x300>)
    440c:	4798      	blx	r3
    440e:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4410:	4922      	ldr	r1, [pc, #136]	; (449c <usart_init+0x32c>)
    4412:	4b23      	ldr	r3, [pc, #140]	; (44a0 <usart_init+0x330>)
    4414:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    4416:	00a4      	lsls	r4, r4, #2
    4418:	4b22      	ldr	r3, [pc, #136]	; (44a4 <usart_init+0x334>)
    441a:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    441c:	2300      	movs	r3, #0
    441e:	e01e      	b.n	445e <usart_init+0x2ee>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4420:	2310      	movs	r3, #16
    4422:	4698      	mov	r8, r3
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    4424:	2300      	movs	r3, #0
    4426:	9307      	str	r3, [sp, #28]
    4428:	e003      	b.n	4432 <usart_init+0x2c2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    442a:	2303      	movs	r3, #3
    442c:	4698      	mov	r8, r3
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    442e:	2300      	movs	r3, #0
    4430:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    4432:	6833      	ldr	r3, [r6, #0]
    4434:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    4436:	68f3      	ldr	r3, [r6, #12]
    4438:	9302      	str	r3, [sp, #8]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    443a:	6973      	ldr	r3, [r6, #20]
    443c:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    443e:	7e33      	ldrb	r3, [r6, #24]
    4440:	9304      	str	r3, [sp, #16]
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4442:	2326      	movs	r3, #38	; 0x26
    4444:	5cf3      	ldrb	r3, [r6, r3]
    4446:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    4448:	6872      	ldr	r2, [r6, #4]
    444a:	9206      	str	r2, [sp, #24]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    444c:	2a00      	cmp	r2, #0
    444e:	d100      	bne.n	4452 <usart_init+0x2e2>
    4450:	e71f      	b.n	4292 <usart_init+0x122>
    4452:	2380      	movs	r3, #128	; 0x80
    4454:	055b      	lsls	r3, r3, #21
    4456:	429a      	cmp	r2, r3
    4458:	d100      	bne.n	445c <usart_init+0x2ec>
    445a:	e704      	b.n	4266 <usart_init+0xf6>
    445c:	e73e      	b.n	42dc <usart_init+0x16c>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    445e:	1c18      	adds	r0, r3, #0
    4460:	b011      	add	sp, #68	; 0x44
    4462:	bc3c      	pop	{r2, r3, r4, r5}
    4464:	4690      	mov	r8, r2
    4466:	4699      	mov	r9, r3
    4468:	46a2      	mov	sl, r4
    446a:	46ab      	mov	fp, r5
    446c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    446e:	46c0      	nop			; (mov r8, r8)
    4470:	00000f8d 	.word	0x00000f8d
    4474:	40000400 	.word	0x40000400
    4478:	0000526d 	.word	0x0000526d
    447c:	000051e1 	.word	0x000051e1
    4480:	00000db9 	.word	0x00000db9
    4484:	00005289 	.word	0x00005289
    4488:	00000bc9 	.word	0x00000bc9
    448c:	00000bf1 	.word	0x00000bf1
    4490:	41002000 	.word	0x41002000
    4494:	00000e05 	.word	0x00000e05
    4498:	00005365 	.word	0x00005365
    449c:	00000fc9 	.word	0x00000fc9
    44a0:	00004c95 	.word	0x00004c95
    44a4:	200005dc 	.word	0x200005dc

000044a8 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    44a8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    44aa:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    44ac:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    44ae:	221c      	movs	r2, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    44b0:	2c00      	cmp	r4, #0
    44b2:	d00d      	beq.n	44d0 <usart_write_wait+0x28>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    44b4:	8dc0      	ldrh	r0, [r0, #46]	; 0x2e
    44b6:	b280      	uxth	r0, r0
		return STATUS_BUSY;
    44b8:	3a17      	subs	r2, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    44ba:	2800      	cmp	r0, #0
    44bc:	d108      	bne.n	44d0 <usart_write_wait+0x28>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    44be:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    44c0:	2a00      	cmp	r2, #0
    44c2:	d1fc      	bne.n	44be <usart_write_wait+0x16>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    44c4:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    44c6:	2102      	movs	r1, #2
    44c8:	7e1a      	ldrb	r2, [r3, #24]
    44ca:	420a      	tst	r2, r1
    44cc:	d0fc      	beq.n	44c8 <usart_write_wait+0x20>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    44ce:	2200      	movs	r2, #0
}
    44d0:	1c10      	adds	r0, r2, #0
    44d2:	bd10      	pop	{r4, pc}

000044d4 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    44d4:	b510      	push	{r4, lr}

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    44d6:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    44d8:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    44da:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    44dc:	2a00      	cmp	r2, #0
    44de:	d033      	beq.n	4548 <usart_read_wait+0x74>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    44e0:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    44e2:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    44e4:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    44e6:	2a00      	cmp	r2, #0
    44e8:	d12e      	bne.n	4548 <usart_read_wait+0x74>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    44ea:	7e22      	ldrb	r2, [r4, #24]
    44ec:	0752      	lsls	r2, r2, #29
    44ee:	d52b      	bpl.n	4548 <usart_read_wait+0x74>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    44f0:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    44f2:	2b00      	cmp	r3, #0
    44f4:	d1fc      	bne.n	44f0 <usart_read_wait+0x1c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    44f6:	8b63      	ldrh	r3, [r4, #26]
    44f8:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    44fa:	069a      	lsls	r2, r3, #26
    44fc:	d021      	beq.n	4542 <usart_read_wait+0x6e>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    44fe:	079a      	lsls	r2, r3, #30
    4500:	d503      	bpl.n	450a <usart_read_wait+0x36>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4502:	2302      	movs	r3, #2
    4504:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    4506:	3318      	adds	r3, #24
    4508:	e01e      	b.n	4548 <usart_read_wait+0x74>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    450a:	075a      	lsls	r2, r3, #29
    450c:	d503      	bpl.n	4516 <usart_read_wait+0x42>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    450e:	2304      	movs	r3, #4
    4510:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    4512:	331a      	adds	r3, #26
    4514:	e018      	b.n	4548 <usart_read_wait+0x74>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4516:	07da      	lsls	r2, r3, #31
    4518:	d503      	bpl.n	4522 <usart_read_wait+0x4e>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    451a:	2301      	movs	r3, #1
    451c:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    451e:	3312      	adds	r3, #18
    4520:	e012      	b.n	4548 <usart_read_wait+0x74>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4522:	06da      	lsls	r2, r3, #27
    4524:	d505      	bpl.n	4532 <usart_read_wait+0x5e>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    4526:	8b62      	ldrh	r2, [r4, #26]
    4528:	2310      	movs	r3, #16
    452a:	4313      	orrs	r3, r2
    452c:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    452e:	2342      	movs	r3, #66	; 0x42
    4530:	e00a      	b.n	4548 <usart_read_wait+0x74>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4532:	069b      	lsls	r3, r3, #26
    4534:	d505      	bpl.n	4542 <usart_read_wait+0x6e>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    4536:	8b62      	ldrh	r2, [r4, #26]
    4538:	2320      	movs	r3, #32
    453a:	4313      	orrs	r3, r2
    453c:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    453e:	2341      	movs	r3, #65	; 0x41
    4540:	e002      	b.n	4548 <usart_read_wait+0x74>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    4542:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    4544:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    4546:	2300      	movs	r3, #0
}
    4548:	1c18      	adds	r0, r3, #0
    454a:	bd10      	pop	{r4, pc}

0000454c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    454c:	b5f0      	push	{r4, r5, r6, r7, lr}
    454e:	b08b      	sub	sp, #44	; 0x2c
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    4550:	6001      	str	r1, [r0, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4552:	680c      	ldr	r4, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    4554:	231c      	movs	r3, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    4556:	07a4      	lsls	r4, r4, #30
    4558:	d500      	bpl.n	455c <spi_init+0x10>
    455a:	e0e2      	b.n	4722 <spi_init+0x1d6>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    455c:	680c      	ldr	r4, [r1, #0]
		return STATUS_BUSY;
    455e:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    4560:	07e4      	lsls	r4, r4, #31
    4562:	d500      	bpl.n	4566 <spi_init+0x1a>
    4564:	e0dd      	b.n	4722 <spi_init+0x1d6>
    4566:	1c16      	adds	r6, r2, #0
    4568:	1c0c      	adds	r4, r1, #0
    456a:	1c05      	adds	r5, r0, #0
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    456c:	1c08      	adds	r0, r1, #0
    456e:	4b6e      	ldr	r3, [pc, #440]	; (4728 <spi_init+0x1dc>)
    4570:	4798      	blx	r3
    4572:	496e      	ldr	r1, [pc, #440]	; (472c <spi_init+0x1e0>)
    4574:	6a0a      	ldr	r2, [r1, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    4576:	1c87      	adds	r7, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    4578:	2301      	movs	r3, #1
    457a:	40bb      	lsls	r3, r7
    457c:	4313      	orrs	r3, r2
    457e:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    4580:	a909      	add	r1, sp, #36	; 0x24
    4582:	2724      	movs	r7, #36	; 0x24
    4584:	5df3      	ldrb	r3, [r6, r7]
    4586:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4588:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    458a:	b2c3      	uxtb	r3, r0
    458c:	9301      	str	r3, [sp, #4]
    458e:	1c18      	adds	r0, r3, #0
    4590:	4b67      	ldr	r3, [pc, #412]	; (4730 <spi_init+0x1e4>)
    4592:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    4594:	9801      	ldr	r0, [sp, #4]
    4596:	4b67      	ldr	r3, [pc, #412]	; (4734 <spi_init+0x1e8>)
    4598:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    459a:	5df0      	ldrb	r0, [r6, r7]
    459c:	2100      	movs	r1, #0
    459e:	4b66      	ldr	r3, [pc, #408]	; (4738 <spi_init+0x1ec>)
    45a0:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    45a2:	7833      	ldrb	r3, [r6, #0]
    45a4:	2b01      	cmp	r3, #1
    45a6:	d103      	bne.n	45b0 <spi_init+0x64>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    45a8:	6822      	ldr	r2, [r4, #0]
    45aa:	330b      	adds	r3, #11
    45ac:	4313      	orrs	r3, r2
    45ae:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    45b0:	7833      	ldrb	r3, [r6, #0]
    45b2:	2b00      	cmp	r3, #0
    45b4:	d000      	beq.n	45b8 <spi_init+0x6c>
    45b6:	e0ae      	b.n	4716 <spi_init+0x1ca>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    45b8:	6822      	ldr	r2, [r4, #0]
    45ba:	3308      	adds	r3, #8
    45bc:	4313      	orrs	r3, r2
    45be:	6023      	str	r3, [r4, #0]
    45c0:	e0a9      	b.n	4716 <spi_init+0x1ca>
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    45c2:	c304      	stmia	r3!, {r2}
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    45c4:	428b      	cmp	r3, r1
    45c6:	d1fc      	bne.n	45c2 <spi_init+0x76>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    45c8:	2300      	movs	r3, #0
    45ca:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    45cc:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    45ce:	2400      	movs	r4, #0
    45d0:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    45d2:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    45d4:	3336      	adds	r3, #54	; 0x36
    45d6:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    45d8:	3301      	adds	r3, #1
    45da:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    45dc:	3301      	adds	r3, #1
    45de:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    45e0:	3b35      	subs	r3, #53	; 0x35
    45e2:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    45e4:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    45e6:	6828      	ldr	r0, [r5, #0]
    45e8:	4b4f      	ldr	r3, [pc, #316]	; (4728 <spi_init+0x1dc>)
    45ea:	4798      	blx	r3
    45ec:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    45ee:	4953      	ldr	r1, [pc, #332]	; (473c <spi_init+0x1f0>)
    45f0:	4b53      	ldr	r3, [pc, #332]	; (4740 <spi_init+0x1f4>)
    45f2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    45f4:	00bf      	lsls	r7, r7, #2
    45f6:	4b53      	ldr	r3, [pc, #332]	; (4744 <spi_init+0x1f8>)
    45f8:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    45fa:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    45fc:	ab04      	add	r3, sp, #16
    45fe:	2280      	movs	r2, #128	; 0x80
    4600:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4602:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4604:	3a7f      	subs	r2, #127	; 0x7f
    4606:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    4608:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    460a:	7833      	ldrb	r3, [r6, #0]
    460c:	2b00      	cmp	r3, #0
    460e:	d102      	bne.n	4616 <spi_init+0xca>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4610:	2200      	movs	r2, #0
    4612:	ab04      	add	r3, sp, #16
    4614:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    4616:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    4618:	9305      	str	r3, [sp, #20]
    461a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    461c:	9306      	str	r3, [sp, #24]
    461e:	6b33      	ldr	r3, [r6, #48]	; 0x30
    4620:	9307      	str	r3, [sp, #28]
    4622:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4624:	9308      	str	r3, [sp, #32]
    4626:	2400      	movs	r4, #0
    4628:	b2e1      	uxtb	r1, r4
    462a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    462c:	aa05      	add	r2, sp, #20
    462e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    4630:	2800      	cmp	r0, #0
    4632:	d102      	bne.n	463a <spi_init+0xee>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4634:	1c38      	adds	r0, r7, #0
    4636:	4b44      	ldr	r3, [pc, #272]	; (4748 <spi_init+0x1fc>)
    4638:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    463a:	1c43      	adds	r3, r0, #1
    463c:	d006      	beq.n	464c <spi_init+0x100>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    463e:	ab02      	add	r3, sp, #8
    4640:	7218      	strb	r0, [r3, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    4642:	0c00      	lsrs	r0, r0, #16
    4644:	b2c0      	uxtb	r0, r0
    4646:	a904      	add	r1, sp, #16
    4648:	4b40      	ldr	r3, [pc, #256]	; (474c <spi_init+0x200>)
    464a:	4798      	blx	r3
    464c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    464e:	2c04      	cmp	r4, #4
    4650:	d1ea      	bne.n	4628 <spi_init+0xdc>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    4652:	7833      	ldrb	r3, [r6, #0]
    4654:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    4656:	7c33      	ldrb	r3, [r6, #16]
    4658:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    465a:	7cb3      	ldrb	r3, [r6, #18]
    465c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    465e:	7d33      	ldrb	r3, [r6, #20]
    4660:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    4662:	2200      	movs	r2, #0
    4664:	ab02      	add	r3, sp, #8
    4666:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    4668:	7833      	ldrb	r3, [r6, #0]
    466a:	2b01      	cmp	r3, #1
    466c:	d113      	bne.n	4696 <spi_init+0x14a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    466e:	6828      	ldr	r0, [r5, #0]
    4670:	4b2d      	ldr	r3, [pc, #180]	; (4728 <spi_init+0x1dc>)
    4672:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4674:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    4676:	b2c0      	uxtb	r0, r0
    4678:	4b35      	ldr	r3, [pc, #212]	; (4750 <spi_init+0x204>)
    467a:	4798      	blx	r3
    467c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    467e:	69b0      	ldr	r0, [r6, #24]
    4680:	ab02      	add	r3, sp, #8
    4682:	1d9a      	adds	r2, r3, #6
    4684:	4b33      	ldr	r3, [pc, #204]	; (4754 <spi_init+0x208>)
    4686:	4798      	blx	r3
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    4688:	2317      	movs	r3, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    468a:	2800      	cmp	r0, #0
    468c:	d149      	bne.n	4722 <spi_init+0x1d6>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    468e:	ab02      	add	r3, sp, #8
    4690:	3306      	adds	r3, #6
    4692:	781b      	ldrb	r3, [r3, #0]
    4694:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    4696:	7833      	ldrb	r3, [r6, #0]
    4698:	2b00      	cmp	r3, #0
    469a:	d10f      	bne.n	46bc <spi_init+0x170>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    469c:	69b0      	ldr	r0, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    469e:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    46a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    46a2:	7ff2      	ldrb	r2, [r6, #31]
    46a4:	0412      	lsls	r2, r2, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    46a6:	7fb4      	ldrb	r4, [r6, #30]
    46a8:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    46aa:	430a      	orrs	r2, r1
    46ac:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    46ae:	2220      	movs	r2, #32
    46b0:	5cb2      	ldrb	r2, [r6, r2]
    46b2:	2a00      	cmp	r2, #0
    46b4:	d004      	beq.n	46c0 <spi_init+0x174>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    46b6:	2140      	movs	r1, #64	; 0x40
    46b8:	430b      	orrs	r3, r1
    46ba:	e001      	b.n	46c0 <spi_init+0x174>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    46bc:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    46be:	2000      	movs	r0, #0
    46c0:	68b2      	ldr	r2, [r6, #8]
    46c2:	6871      	ldr	r1, [r6, #4]
    46c4:	430a      	orrs	r2, r1
    46c6:	68f1      	ldr	r1, [r6, #12]
    46c8:	430a      	orrs	r2, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    46ca:	4302      	orrs	r2, r0

	/* Set SPI character size */
	ctrlb |= config->character_size;
    46cc:	7c31      	ldrb	r1, [r6, #16]
    46ce:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    46d0:	7c71      	ldrb	r1, [r6, #17]
    46d2:	2900      	cmp	r1, #0
    46d4:	d103      	bne.n	46de <spi_init+0x192>
    46d6:	4920      	ldr	r1, [pc, #128]	; (4758 <spi_init+0x20c>)
    46d8:	7889      	ldrb	r1, [r1, #2]
    46da:	0789      	lsls	r1, r1, #30
    46dc:	d501      	bpl.n	46e2 <spi_init+0x196>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    46de:	2180      	movs	r1, #128	; 0x80
    46e0:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    46e2:	7cb1      	ldrb	r1, [r6, #18]
    46e4:	2900      	cmp	r1, #0
    46e6:	d002      	beq.n	46ee <spi_init+0x1a2>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    46e8:	2180      	movs	r1, #128	; 0x80
    46ea:	0289      	lsls	r1, r1, #10
    46ec:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    46ee:	7cf1      	ldrb	r1, [r6, #19]
    46f0:	2900      	cmp	r1, #0
    46f2:	d002      	beq.n	46fa <spi_init+0x1ae>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    46f4:	2180      	movs	r1, #128	; 0x80
    46f6:	0089      	lsls	r1, r1, #2
    46f8:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    46fa:	7d31      	ldrb	r1, [r6, #20]
    46fc:	2900      	cmp	r1, #0
    46fe:	d002      	beq.n	4706 <spi_init+0x1ba>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    4700:	2180      	movs	r1, #128	; 0x80
    4702:	0189      	lsls	r1, r1, #6
    4704:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    4706:	6839      	ldr	r1, [r7, #0]
    4708:	430a      	orrs	r2, r1
    470a:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    470c:	687a      	ldr	r2, [r7, #4]
    470e:	4313      	orrs	r3, r2
    4710:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    4712:	2300      	movs	r3, #0
    4714:	e005      	b.n	4722 <spi_init+0x1d6>
    4716:	1c2b      	adds	r3, r5, #0
    4718:	330c      	adds	r3, #12
    471a:	1c29      	adds	r1, r5, #0
    471c:	3128      	adds	r1, #40	; 0x28
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    471e:	2200      	movs	r2, #0
    4720:	e74f      	b.n	45c2 <spi_init+0x76>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    4722:	1c18      	adds	r0, r3, #0
    4724:	b00b      	add	sp, #44	; 0x2c
    4726:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4728:	00000f8d 	.word	0x00000f8d
    472c:	40000400 	.word	0x40000400
    4730:	0000526d 	.word	0x0000526d
    4734:	000051e1 	.word	0x000051e1
    4738:	00000db9 	.word	0x00000db9
    473c:	00004a95 	.word	0x00004a95
    4740:	00004c95 	.word	0x00004c95
    4744:	200005dc 	.word	0x200005dc
    4748:	00000e05 	.word	0x00000e05
    474c:	00005365 	.word	0x00005365
    4750:	00005289 	.word	0x00005289
    4754:	00000bc9 	.word	0x00000bc9
    4758:	41002000 	.word	0x41002000

0000475c <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    475c:	b5f0      	push	{r4, r5, r6, r7, lr}
    475e:	4657      	mov	r7, sl
    4760:	464e      	mov	r6, r9
    4762:	4645      	mov	r5, r8
    4764:	b4e0      	push	{r5, r6, r7}
    4766:	1c07      	adds	r7, r0, #0
    4768:	468c      	mov	ip, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    476a:	2138      	movs	r1, #56	; 0x38
    476c:	5c40      	ldrb	r0, [r0, r1]
    476e:	b2c0      	uxtb	r0, r0
    4770:	2805      	cmp	r0, #5
    4772:	d077      	beq.n	4864 <spi_read_buffer_wait+0x108>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4774:	2017      	movs	r0, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    4776:	2a00      	cmp	r2, #0
    4778:	d074      	beq.n	4864 <spi_read_buffer_wait+0x108>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    477a:	79f9      	ldrb	r1, [r7, #7]
		return STATUS_ERR_DENIED;
    477c:	3005      	adds	r0, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    477e:	2900      	cmp	r1, #0
    4780:	d070      	beq.n	4864 <spi_read_buffer_wait+0x108>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4782:	7979      	ldrb	r1, [r7, #5]
    4784:	2900      	cmp	r1, #0
    4786:	d105      	bne.n	4794 <spi_read_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4788:	6839      	ldr	r1, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    478a:	7e08      	ldrb	r0, [r1, #24]
    478c:	0780      	lsls	r0, r0, #30
    478e:	d501      	bpl.n	4794 <spi_read_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4790:	2002      	movs	r0, #2
    4792:	7608      	strb	r0, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    4794:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4796:	2504      	movs	r5, #4

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    4798:	4935      	ldr	r1, [pc, #212]	; (4870 <spi_read_buffer_wait+0x114>)
    479a:	4689      	mov	r9, r1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    479c:	2102      	movs	r1, #2
    479e:	4688      	mov	r8, r1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    47a0:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    47a2:	05db      	lsls	r3, r3, #23
    47a4:	0ddb      	lsrs	r3, r3, #23
    47a6:	469a      	mov	sl, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    47a8:	797c      	ldrb	r4, [r7, #5]
    47aa:	2c01      	cmp	r4, #1
    47ac:	d156      	bne.n	485c <spi_read_buffer_wait+0x100>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    47ae:	683e      	ldr	r6, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    47b0:	7e34      	ldrb	r4, [r6, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    47b2:	420c      	tst	r4, r1
    47b4:	d0fc      	beq.n	47b0 <spi_read_buffer_wait+0x54>
    47b6:	7e34      	ldrb	r4, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    47b8:	420c      	tst	r4, r1
    47ba:	d014      	beq.n	47e6 <spi_read_buffer_wait+0x8a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    47bc:	4653      	mov	r3, sl
    47be:	62b3      	str	r3, [r6, #40]	; 0x28
    47c0:	e04c      	b.n	485c <spi_read_buffer_wait+0x100>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    47c2:	7e1e      	ldrb	r6, [r3, #24]

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    47c4:	422e      	tst	r6, r5
    47c6:	d102      	bne.n	47ce <spi_read_buffer_wait+0x72>
    47c8:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    47ca:	2c00      	cmp	r4, #0
    47cc:	d1f9      	bne.n	47c2 <spi_read_buffer_wait+0x66>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    47ce:	683c      	ldr	r4, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    47d0:	7e26      	ldrb	r6, [r4, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    47d2:	4643      	mov	r3, r8
    47d4:	421e      	tst	r6, r3
    47d6:	d003      	beq.n	47e0 <spi_read_buffer_wait+0x84>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    47d8:	2302      	movs	r3, #2
    47da:	7623      	strb	r3, [r4, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    47dc:	2004      	movs	r0, #4
    47de:	e041      	b.n	4864 <spi_read_buffer_wait+0x108>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    47e0:	7e24      	ldrb	r4, [r4, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    47e2:	422c      	tst	r4, r5
    47e4:	d032      	beq.n	484c <spi_read_buffer_wait+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    47e6:	683e      	ldr	r6, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    47e8:	7e34      	ldrb	r4, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    47ea:	422c      	tst	r4, r5
    47ec:	d0fc      	beq.n	47e8 <spi_read_buffer_wait+0x8c>
    47ee:	7e34      	ldrb	r4, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    47f0:	422c      	tst	r4, r5
    47f2:	d014      	beq.n	481e <spi_read_buffer_wait+0xc2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    47f4:	8b73      	ldrh	r3, [r6, #26]
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    47f6:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    47f8:	422b      	tst	r3, r5
    47fa:	d004      	beq.n	4806 <spi_read_buffer_wait+0xaa>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    47fc:	8b73      	ldrh	r3, [r6, #26]
    47fe:	3404      	adds	r4, #4
    4800:	431c      	orrs	r4, r3
    4802:	8374      	strh	r4, [r6, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    4804:	241e      	movs	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4806:	79bb      	ldrb	r3, [r7, #6]
    4808:	2b01      	cmp	r3, #1
    480a:	d103      	bne.n	4814 <spi_read_buffer_wait+0xb8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    480c:	6ab6      	ldr	r6, [r6, #40]	; 0x28
    480e:	05f6      	lsls	r6, r6, #23
    4810:	0df6      	lsrs	r6, r6, #23
    4812:	e001      	b.n	4818 <spi_read_buffer_wait+0xbc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4814:	6ab6      	ldr	r6, [r6, #40]	; 0x28
    4816:	b2f6      	uxtb	r6, r6
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    4818:	2c00      	cmp	r4, #0
    481a:	d003      	beq.n	4824 <spi_read_buffer_wait+0xc8>
    481c:	e000      	b.n	4820 <spi_read_buffer_wait+0xc4>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    481e:	2410      	movs	r4, #16
			/* Overflow, abort */
			return retval;
    4820:	1c20      	adds	r0, r4, #0
    4822:	e01f      	b.n	4864 <spi_read_buffer_wait+0x108>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    4824:	1c44      	adds	r4, r0, #1
    4826:	b2a4      	uxth	r4, r4
    4828:	4663      	mov	r3, ip
    482a:	541e      	strb	r6, [r3, r0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    482c:	79bb      	ldrb	r3, [r7, #6]
    482e:	2b01      	cmp	r3, #1
    4830:	d105      	bne.n	483e <spi_read_buffer_wait+0xe2>
			rx_data[rx_pos++] = (received_data >> 8);
    4832:	3002      	adds	r0, #2
    4834:	b280      	uxth	r0, r0
    4836:	0a36      	lsrs	r6, r6, #8
    4838:	4663      	mov	r3, ip
    483a:	551e      	strb	r6, [r3, r4]
    483c:	e000      	b.n	4840 <spi_read_buffer_wait+0xe4>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    483e:	1c20      	adds	r0, r4, #0
    4840:	3a01      	subs	r2, #1
    4842:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    4844:	2a00      	cmp	r2, #0
    4846:	d1af      	bne.n	47a8 <spi_read_buffer_wait+0x4c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    4848:	2000      	movs	r0, #0
    484a:	e00b      	b.n	4864 <spi_read_buffer_wait+0x108>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    484c:	2012      	movs	r0, #18
    484e:	e009      	b.n	4864 <spi_read_buffer_wait+0x108>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4850:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4852:	7e1c      	ldrb	r4, [r3, #24]

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    4854:	422c      	tst	r4, r5
    4856:	d1ba      	bne.n	47ce <spi_read_buffer_wait+0x72>
    4858:	464c      	mov	r4, r9
    485a:	e7b2      	b.n	47c2 <spi_read_buffer_wait+0x66>
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    485c:	797c      	ldrb	r4, [r7, #5]
    485e:	2c00      	cmp	r4, #0
    4860:	d0f6      	beq.n	4850 <spi_read_buffer_wait+0xf4>
    4862:	e7c0      	b.n	47e6 <spi_read_buffer_wait+0x8a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    4864:	bc1c      	pop	{r2, r3, r4}
    4866:	4690      	mov	r8, r2
    4868:	4699      	mov	r9, r3
    486a:	46a2      	mov	sl, r4
    486c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    486e:	46c0      	nop			; (mov r8, r8)
    4870:	00002710 	.word	0x00002710

00004874 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4874:	b5f0      	push	{r4, r5, r6, r7, lr}
    4876:	465f      	mov	r7, fp
    4878:	4656      	mov	r6, sl
    487a:	464d      	mov	r5, r9
    487c:	4644      	mov	r4, r8
    487e:	b4f0      	push	{r4, r5, r6, r7}
    4880:	b083      	sub	sp, #12
    4882:	1c04      	adds	r4, r0, #0
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    4884:	2338      	movs	r3, #56	; 0x38
    4886:	5cc0      	ldrb	r0, [r0, r3]
    4888:	b2c0      	uxtb	r0, r0
    488a:	2805      	cmp	r0, #5
    488c:	d100      	bne.n	4890 <spi_write_buffer_wait+0x1c>
    488e:	e0f4      	b.n	4a7a <spi_write_buffer_wait+0x206>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4890:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    4892:	2a00      	cmp	r2, #0
    4894:	d100      	bne.n	4898 <spi_write_buffer_wait+0x24>
    4896:	e0f0      	b.n	4a7a <spi_write_buffer_wait+0x206>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    4898:	7963      	ldrb	r3, [r4, #5]
    489a:	2b00      	cmp	r3, #0
    489c:	d105      	bne.n	48aa <spi_write_buffer_wait+0x36>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    489e:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    48a0:	7e18      	ldrb	r0, [r3, #24]
    48a2:	0780      	lsls	r0, r0, #30
    48a4:	d501      	bpl.n	48aa <spi_write_buffer_wait+0x36>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    48a6:	2002      	movs	r0, #2
    48a8:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    48aa:	4693      	mov	fp, r2
    48ac:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48ae:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    48b0:	2504      	movs	r5, #4
    48b2:	46ac      	mov	ip, r5
    48b4:	e093      	b.n	49de <spi_write_buffer_wait+0x16a>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    48b6:	7965      	ldrb	r5, [r4, #5]
    48b8:	2d00      	cmp	r5, #0
    48ba:	d117      	bne.n	48ec <spi_write_buffer_wait+0x78>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    48bc:	6827      	ldr	r7, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48be:	7e3d      	ldrb	r5, [r7, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    48c0:	421d      	tst	r5, r3
    48c2:	d106      	bne.n	48d2 <spi_write_buffer_wait+0x5e>
    48c4:	4d70      	ldr	r5, [pc, #448]	; (4a88 <spi_write_buffer_wait+0x214>)
    48c6:	7e3e      	ldrb	r6, [r7, #24]
    48c8:	421e      	tst	r6, r3
    48ca:	d102      	bne.n	48d2 <spi_write_buffer_wait+0x5e>
    48cc:	3d01      	subs	r5, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    48ce:	2d00      	cmp	r5, #0
    48d0:	d1f9      	bne.n	48c6 <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    48d2:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    48d4:	7e35      	ldrb	r5, [r6, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    48d6:	2702      	movs	r7, #2
    48d8:	423d      	tst	r5, r7
    48da:	d003      	beq.n	48e4 <spi_write_buffer_wait+0x70>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    48dc:	2302      	movs	r3, #2
    48de:	7633      	strb	r3, [r6, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    48e0:	2004      	movs	r0, #4
    48e2:	e0ca      	b.n	4a7a <spi_write_buffer_wait+0x206>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48e4:	7e35      	ldrb	r5, [r6, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    48e6:	421d      	tst	r5, r3
    48e8:	d100      	bne.n	48ec <spi_write_buffer_wait+0x78>
    48ea:	e0bd      	b.n	4a68 <spi_write_buffer_wait+0x1f4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    48ec:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    48ee:	7e35      	ldrb	r5, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    48f0:	421d      	tst	r5, r3
    48f2:	d0fc      	beq.n	48ee <spi_write_buffer_wait+0x7a>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    48f4:	1c45      	adds	r5, r0, #1
    48f6:	b2af      	uxth	r7, r5
    48f8:	5c0d      	ldrb	r5, [r1, r0]
    48fa:	46a9      	mov	r9, r5

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    48fc:	79a5      	ldrb	r5, [r4, #6]
    48fe:	2d01      	cmp	r5, #1
    4900:	d005      	beq.n	490e <spi_write_buffer_wait+0x9a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    4902:	4648      	mov	r0, r9
    4904:	466d      	mov	r5, sp
    4906:	80a8      	strh	r0, [r5, #4]
    4908:	88ad      	ldrh	r5, [r5, #4]
    490a:	1c38      	adds	r0, r7, #0
    490c:	e005      	b.n	491a <spi_write_buffer_wait+0xa6>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    490e:	3002      	adds	r0, #2
    4910:	b280      	uxth	r0, r0
    4912:	5dcf      	ldrb	r7, [r1, r7]
    4914:	023f      	lsls	r7, r7, #8
    4916:	464d      	mov	r5, r9
    4918:	433d      	orrs	r5, r7
    491a:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    491c:	421f      	tst	r7, r3
    491e:	d002      	beq.n	4926 <spi_write_buffer_wait+0xb2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4920:	05ed      	lsls	r5, r5, #23
    4922:	0ded      	lsrs	r5, r5, #23
    4924:	62b5      	str	r5, [r6, #40]	; 0x28
    4926:	1e55      	subs	r5, r2, #1
    4928:	b2ad      	uxth	r5, r5
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    492a:	79e6      	ldrb	r6, [r4, #7]
    492c:	2e00      	cmp	r6, #0
    492e:	d059      	beq.n	49e4 <spi_write_buffer_wait+0x170>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    4930:	7965      	ldrb	r5, [r4, #5]
    4932:	2d00      	cmp	r5, #0
    4934:	d139      	bne.n	49aa <spi_write_buffer_wait+0x136>
    4936:	4d55      	ldr	r5, [pc, #340]	; (4a8c <spi_write_buffer_wait+0x218>)
    4938:	468a      	mov	sl, r1
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    493a:	2a00      	cmp	r2, #0
    493c:	d020      	beq.n	4980 <spi_write_buffer_wait+0x10c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    493e:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4940:	7e37      	ldrb	r7, [r6, #24]
    4942:	421f      	tst	r7, r3
    4944:	d01c      	beq.n	4980 <spi_write_buffer_wait+0x10c>
						data_to_send = tx_data[tx_pos++];
    4946:	1c47      	adds	r7, r0, #1
    4948:	b2b9      	uxth	r1, r7
    494a:	4688      	mov	r8, r1
    494c:	4651      	mov	r1, sl
    494e:	5c09      	ldrb	r1, [r1, r0]
    4950:	9101      	str	r1, [sp, #4]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4952:	79a1      	ldrb	r1, [r4, #6]
    4954:	2901      	cmp	r1, #1
    4956:	d003      	beq.n	4960 <spi_write_buffer_wait+0xec>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    4958:	4669      	mov	r1, sp
    495a:	888f      	ldrh	r7, [r1, #4]
    495c:	4640      	mov	r0, r8
    495e:	e007      	b.n	4970 <spi_write_buffer_wait+0xfc>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    4960:	3002      	adds	r0, #2
    4962:	b280      	uxth	r0, r0
    4964:	4641      	mov	r1, r8
    4966:	4657      	mov	r7, sl
    4968:	5c79      	ldrb	r1, [r7, r1]
    496a:	0209      	lsls	r1, r1, #8
    496c:	9f01      	ldr	r7, [sp, #4]
    496e:	430f      	orrs	r7, r1
    4970:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4972:	4219      	tst	r1, r3
    4974:	d002      	beq.n	497c <spi_write_buffer_wait+0x108>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4976:	05ff      	lsls	r7, r7, #23
    4978:	0dff      	lsrs	r7, r7, #23
    497a:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    497c:	3a01      	subs	r2, #1
    497e:	b292      	uxth	r2, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4980:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4982:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    4984:	4661      	mov	r1, ip
    4986:	420f      	tst	r7, r1
    4988:	d102      	bne.n	4990 <spi_write_buffer_wait+0x11c>
    498a:	3d01      	subs	r5, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    498c:	2d00      	cmp	r5, #0
    498e:	d1d4      	bne.n	493a <spi_write_buffer_wait+0xc6>
    4990:	4651      	mov	r1, sl
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4992:	7e35      	ldrb	r5, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    4994:	2702      	movs	r7, #2
    4996:	423d      	tst	r5, r7
    4998:	d003      	beq.n	49a2 <spi_write_buffer_wait+0x12e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    499a:	2302      	movs	r3, #2
    499c:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    499e:	2004      	movs	r0, #4
    49a0:	e06b      	b.n	4a7a <spi_write_buffer_wait+0x206>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49a2:	7e35      	ldrb	r5, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    49a4:	4666      	mov	r6, ip
    49a6:	4235      	tst	r5, r6
    49a8:	d060      	beq.n	4a6c <spi_write_buffer_wait+0x1f8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    49aa:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    49ac:	7e35      	ldrb	r5, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    49ae:	4667      	mov	r7, ip
    49b0:	423d      	tst	r5, r7
    49b2:	d0fb      	beq.n	49ac <spi_write_buffer_wait+0x138>
    49b4:	7e35      	ldrb	r5, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    49b6:	423d      	tst	r5, r7
    49b8:	d00d      	beq.n	49d6 <spi_write_buffer_wait+0x162>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    49ba:	8b75      	ldrh	r5, [r6, #26]
    49bc:	423d      	tst	r5, r7
    49be:	d004      	beq.n	49ca <spi_write_buffer_wait+0x156>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    49c0:	8b75      	ldrh	r5, [r6, #26]
    49c2:	2704      	movs	r7, #4
    49c4:	433d      	orrs	r5, r7
    49c6:	b2ad      	uxth	r5, r5
    49c8:	8375      	strh	r5, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    49ca:	79a5      	ldrb	r5, [r4, #6]
    49cc:	2d01      	cmp	r5, #1
    49ce:	d101      	bne.n	49d4 <spi_write_buffer_wait+0x160>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    49d0:	6ab5      	ldr	r5, [r6, #40]	; 0x28
    49d2:	e000      	b.n	49d6 <spi_write_buffer_wait+0x162>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    49d4:	6ab5      	ldr	r5, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    49d6:	465d      	mov	r5, fp
    49d8:	3d01      	subs	r5, #1
    49da:	b2ad      	uxth	r5, r5
    49dc:	46ab      	mov	fp, r5
    49de:	3a01      	subs	r2, #1
    49e0:	b292      	uxth	r2, r2
    49e2:	e000      	b.n	49e6 <spi_write_buffer_wait+0x172>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    49e4:	1c2a      	adds	r2, r5, #0

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    49e6:	4d2a      	ldr	r5, [pc, #168]	; (4a90 <spi_write_buffer_wait+0x21c>)
    49e8:	42aa      	cmp	r2, r5
    49ea:	d000      	beq.n	49ee <spi_write_buffer_wait+0x17a>
    49ec:	e763      	b.n	48b6 <spi_write_buffer_wait+0x42>
    49ee:	465a      	mov	r2, fp
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    49f0:	7963      	ldrb	r3, [r4, #5]
    49f2:	2b01      	cmp	r3, #1
    49f4:	d106      	bne.n	4a04 <spi_write_buffer_wait+0x190>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    49f6:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    49f8:	2202      	movs	r2, #2
    49fa:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    49fc:	4213      	tst	r3, r2
    49fe:	d0fc      	beq.n	49fa <spi_write_buffer_wait+0x186>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4a00:	2000      	movs	r0, #0
    4a02:	e03a      	b.n	4a7a <spi_write_buffer_wait+0x206>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    4a04:	2b00      	cmp	r3, #0
    4a06:	d133      	bne.n	4a70 <spi_write_buffer_wait+0x1fc>
		if (module->receiver_enabled) {
    4a08:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4a0a:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    4a0c:	2b00      	cmp	r3, #0
    4a0e:	d034      	beq.n	4a7a <spi_write_buffer_wait+0x206>
			while (flush_length) {
    4a10:	2a00      	cmp	r2, #0
    4a12:	d11f      	bne.n	4a54 <spi_write_buffer_wait+0x1e0>
    4a14:	e031      	b.n	4a7a <spi_write_buffer_wait+0x206>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a16:	7e02      	ldrb	r2, [r0, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4a18:	420a      	tst	r2, r1
    4a1a:	d102      	bne.n	4a22 <spi_write_buffer_wait+0x1ae>
    4a1c:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    4a1e:	2b00      	cmp	r3, #0
    4a20:	d1f9      	bne.n	4a16 <spi_write_buffer_wait+0x1a2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a22:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a24:	7e1a      	ldrb	r2, [r3, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    4a26:	420a      	tst	r2, r1
    4a28:	d024      	beq.n	4a74 <spi_write_buffer_wait+0x200>
    4a2a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4a2c:	420a      	tst	r2, r1
    4a2e:	d00c      	beq.n	4a4a <spi_write_buffer_wait+0x1d6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4a30:	8b5a      	ldrh	r2, [r3, #26]
    4a32:	420a      	tst	r2, r1
    4a34:	d003      	beq.n	4a3e <spi_write_buffer_wait+0x1ca>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4a36:	8b5a      	ldrh	r2, [r3, #26]
    4a38:	4332      	orrs	r2, r6
    4a3a:	b292      	uxth	r2, r2
    4a3c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4a3e:	79a2      	ldrb	r2, [r4, #6]
    4a40:	2a01      	cmp	r2, #1
    4a42:	d101      	bne.n	4a48 <spi_write_buffer_wait+0x1d4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4a46:	e000      	b.n	4a4a <spi_write_buffer_wait+0x1d6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    4a4a:	3f01      	subs	r7, #1
    4a4c:	b2bf      	uxth	r7, r7
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    4a4e:	2f00      	cmp	r7, #0
    4a50:	d104      	bne.n	4a5c <spi_write_buffer_wait+0x1e8>
    4a52:	e011      	b.n	4a78 <spi_write_buffer_wait+0x204>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a54:	2104      	movs	r1, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    4a56:	4d0c      	ldr	r5, [pc, #48]	; (4a88 <spi_write_buffer_wait+0x214>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4a58:	2604      	movs	r6, #4
    4a5a:	465f      	mov	r7, fp
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4a5c:	6820      	ldr	r0, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4a5e:	7e03      	ldrb	r3, [r0, #24]
    4a60:	420b      	tst	r3, r1
    4a62:	d1de      	bne.n	4a22 <spi_write_buffer_wait+0x1ae>
    4a64:	1c2b      	adds	r3, r5, #0
    4a66:	e7d6      	b.n	4a16 <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    4a68:	2012      	movs	r0, #18
    4a6a:	e006      	b.n	4a7a <spi_write_buffer_wait+0x206>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4a6c:	2012      	movs	r0, #18
    4a6e:	e004      	b.n	4a7a <spi_write_buffer_wait+0x206>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4a70:	2000      	movs	r0, #0
    4a72:	e002      	b.n	4a7a <spi_write_buffer_wait+0x206>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    4a74:	2012      	movs	r0, #18
    4a76:	e000      	b.n	4a7a <spi_write_buffer_wait+0x206>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    4a78:	2000      	movs	r0, #0
}
    4a7a:	b003      	add	sp, #12
    4a7c:	bc3c      	pop	{r2, r3, r4, r5}
    4a7e:	4690      	mov	r8, r2
    4a80:	4699      	mov	r9, r3
    4a82:	46a2      	mov	sl, r4
    4a84:	46ab      	mov	fp, r5
    4a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a88:	00002710 	.word	0x00002710
    4a8c:	00002711 	.word	0x00002711
    4a90:	0000ffff 	.word	0x0000ffff

00004a94 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    4a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    4a96:	0080      	lsls	r0, r0, #2
    4a98:	4b7b      	ldr	r3, [pc, #492]	; (4c88 <_spi_interrupt_handler+0x1f4>)
    4a9a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4a9c:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    4a9e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    4aa0:	5ce3      	ldrb	r3, [r4, r3]
    4aa2:	2237      	movs	r2, #55	; 0x37
    4aa4:	5ca7      	ldrb	r7, [r4, r2]
    4aa6:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    4aa8:	7e33      	ldrb	r3, [r6, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    4aaa:	7db5      	ldrb	r5, [r6, #22]
    4aac:	401d      	ands	r5, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    4aae:	07eb      	lsls	r3, r5, #31
    4ab0:	d543      	bpl.n	4b3a <_spi_interrupt_handler+0xa6>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    4ab2:	7963      	ldrb	r3, [r4, #5]
    4ab4:	2b01      	cmp	r3, #1
    4ab6:	d116      	bne.n	4ae6 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    4ab8:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    4aba:	2b00      	cmp	r3, #0
    4abc:	d10f      	bne.n	4ade <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    4abe:	4b73      	ldr	r3, [pc, #460]	; (4c8c <_spi_interrupt_handler+0x1f8>)
    4ac0:	881b      	ldrh	r3, [r3, #0]
    4ac2:	62b3      	str	r3, [r6, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    4ac4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4ac6:	3b01      	subs	r3, #1
    4ac8:	b29b      	uxth	r3, r3
    4aca:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    4acc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4ace:	b29b      	uxth	r3, r3
    4ad0:	2b00      	cmp	r3, #0
    4ad2:	d101      	bne.n	4ad8 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    4ad4:	3301      	adds	r3, #1
    4ad6:	7533      	strb	r3, [r6, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    4ad8:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    4ada:	2b01      	cmp	r3, #1
    4adc:	d103      	bne.n	4ae6 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    4ade:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    4ae0:	2b00      	cmp	r3, #0
    4ae2:	d105      	bne.n	4af0 <_spi_interrupt_handler+0x5c>
    4ae4:	e029      	b.n	4b3a <_spi_interrupt_handler+0xa6>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    4ae6:	2b00      	cmp	r3, #0
    4ae8:	d127      	bne.n	4b3a <_spi_interrupt_handler+0xa6>
			(module->dir != SPI_DIRECTION_READ))
    4aea:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    4aec:	2b00      	cmp	r3, #0
    4aee:	d024      	beq.n	4b3a <_spi_interrupt_handler+0xa6>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4af0:	6820      	ldr	r0, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    4af2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    4af4:	780b      	ldrb	r3, [r1, #0]
    4af6:	b2da      	uxtb	r2, r3
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    4af8:	1c4b      	adds	r3, r1, #1
    4afa:	62e3      	str	r3, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4afc:	79a3      	ldrb	r3, [r4, #6]
    4afe:	2b01      	cmp	r3, #1
    4b00:	d001      	beq.n	4b06 <_spi_interrupt_handler+0x72>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    4b02:	b293      	uxth	r3, r2
    4b04:	e004      	b.n	4b10 <_spi_interrupt_handler+0x7c>
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    4b06:	784b      	ldrb	r3, [r1, #1]
    4b08:	021b      	lsls	r3, r3, #8
    4b0a:	4313      	orrs	r3, r2
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    4b0c:	3102      	adds	r1, #2
    4b0e:	62e1      	str	r1, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    4b10:	05db      	lsls	r3, r3, #23
    4b12:	0ddb      	lsrs	r3, r3, #23
    4b14:	6283      	str	r3, [r0, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    4b16:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    4b18:	3b01      	subs	r3, #1
    4b1a:	b29b      	uxth	r3, r3
    4b1c:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    4b1e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    4b20:	b29b      	uxth	r3, r3
    4b22:	2b00      	cmp	r3, #0
    4b24:	d109      	bne.n	4b3a <_spi_interrupt_handler+0xa6>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    4b26:	3301      	adds	r3, #1
    4b28:	7533      	strb	r3, [r6, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    4b2a:	7a63      	ldrb	r3, [r4, #9]
    4b2c:	2b01      	cmp	r3, #1
    4b2e:	d104      	bne.n	4b3a <_spi_interrupt_handler+0xa6>
    4b30:	79e3      	ldrb	r3, [r4, #7]
    4b32:	2b00      	cmp	r3, #0
    4b34:	d101      	bne.n	4b3a <_spi_interrupt_handler+0xa6>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4b36:	3302      	adds	r3, #2
    4b38:	75b3      	strb	r3, [r6, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    4b3a:	076b      	lsls	r3, r5, #29
    4b3c:	d561      	bpl.n	4c02 <_spi_interrupt_handler+0x16e>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4b3e:	8b73      	ldrh	r3, [r6, #26]
    4b40:	075b      	lsls	r3, r3, #29
    4b42:	d514      	bpl.n	4b6e <_spi_interrupt_handler+0xda>
			if (module->dir != SPI_DIRECTION_WRITE) {
    4b44:	7a63      	ldrb	r3, [r4, #9]
    4b46:	2b01      	cmp	r3, #1
    4b48:	d00b      	beq.n	4b62 <_spi_interrupt_handler+0xce>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    4b4a:	221e      	movs	r2, #30
    4b4c:	2338      	movs	r3, #56	; 0x38
    4b4e:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    4b50:	3b35      	subs	r3, #53	; 0x35
    4b52:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    4b54:	3302      	adds	r3, #2
    4b56:	7533      	strb	r3, [r6, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    4b58:	073b      	lsls	r3, r7, #28
    4b5a:	d502      	bpl.n	4b62 <_spi_interrupt_handler+0xce>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    4b5c:	1c20      	adds	r0, r4, #0
    4b5e:	69a3      	ldr	r3, [r4, #24]
    4b60:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    4b62:	6ab3      	ldr	r3, [r6, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4b64:	8b72      	ldrh	r2, [r6, #26]
    4b66:	2304      	movs	r3, #4
    4b68:	4313      	orrs	r3, r2
    4b6a:	8373      	strh	r3, [r6, #26]
    4b6c:	e049      	b.n	4c02 <_spi_interrupt_handler+0x16e>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    4b6e:	7a63      	ldrb	r3, [r4, #9]
    4b70:	2b01      	cmp	r3, #1
    4b72:	d116      	bne.n	4ba2 <_spi_interrupt_handler+0x10e>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4b74:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    4b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    4b78:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4b7a:	3b01      	subs	r3, #1
    4b7c:	b29b      	uxth	r3, r3
    4b7e:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    4b80:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    4b82:	b29b      	uxth	r3, r3
    4b84:	2b00      	cmp	r3, #0
    4b86:	d13c      	bne.n	4c02 <_spi_interrupt_handler+0x16e>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    4b88:	3304      	adds	r3, #4
    4b8a:	7533      	strb	r3, [r6, #20]
					module->status = STATUS_OK;
    4b8c:	2200      	movs	r2, #0
    4b8e:	3334      	adds	r3, #52	; 0x34
    4b90:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    4b92:	3b35      	subs	r3, #53	; 0x35
    4b94:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    4b96:	07fb      	lsls	r3, r7, #31
    4b98:	d533      	bpl.n	4c02 <_spi_interrupt_handler+0x16e>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    4b9a:	1c20      	adds	r0, r4, #0
    4b9c:	68e3      	ldr	r3, [r4, #12]
    4b9e:	4798      	blx	r3
    4ba0:	e02f      	b.n	4c02 <_spi_interrupt_handler+0x16e>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    4ba2:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    4ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4ba6:	05db      	lsls	r3, r3, #23
    4ba8:	0ddb      	lsrs	r3, r3, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    4baa:	b2da      	uxtb	r2, r3
    4bac:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    4bae:	700a      	strb	r2, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    4bb0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    4bb2:	1c51      	adds	r1, r2, #1
    4bb4:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4bb6:	79a1      	ldrb	r1, [r4, #6]
    4bb8:	2901      	cmp	r1, #1
    4bba:	d104      	bne.n	4bc6 <_spi_interrupt_handler+0x132>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    4bbc:	0a1b      	lsrs	r3, r3, #8
    4bbe:	7053      	strb	r3, [r2, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    4bc0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4bc2:	3301      	adds	r3, #1
    4bc4:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    4bc6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    4bc8:	3b01      	subs	r3, #1
    4bca:	b29b      	uxth	r3, r3
    4bcc:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    4bce:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    4bd0:	b29b      	uxth	r3, r3
    4bd2:	2b00      	cmp	r3, #0
    4bd4:	d115      	bne.n	4c02 <_spi_interrupt_handler+0x16e>
					module->status = STATUS_OK;
    4bd6:	2200      	movs	r2, #0
    4bd8:	3338      	adds	r3, #56	; 0x38
    4bda:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    4bdc:	3b34      	subs	r3, #52	; 0x34
    4bde:	7533      	strb	r3, [r6, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    4be0:	7a63      	ldrb	r3, [r4, #9]
    4be2:	2b02      	cmp	r3, #2
    4be4:	d105      	bne.n	4bf2 <_spi_interrupt_handler+0x15e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    4be6:	077b      	lsls	r3, r7, #29
    4be8:	d50b      	bpl.n	4c02 <_spi_interrupt_handler+0x16e>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    4bea:	1c20      	adds	r0, r4, #0
    4bec:	6963      	ldr	r3, [r4, #20]
    4bee:	4798      	blx	r3
    4bf0:	e007      	b.n	4c02 <_spi_interrupt_handler+0x16e>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    4bf2:	7a63      	ldrb	r3, [r4, #9]
    4bf4:	2b00      	cmp	r3, #0
    4bf6:	d104      	bne.n	4c02 <_spi_interrupt_handler+0x16e>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    4bf8:	07bb      	lsls	r3, r7, #30
    4bfa:	d502      	bpl.n	4c02 <_spi_interrupt_handler+0x16e>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    4bfc:	1c20      	adds	r0, r4, #0
    4bfe:	6923      	ldr	r3, [r4, #16]
    4c00:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    4c02:	07ab      	lsls	r3, r5, #30
    4c04:	d528      	bpl.n	4c58 <_spi_interrupt_handler+0x1c4>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    4c06:	7963      	ldrb	r3, [r4, #5]
    4c08:	2b00      	cmp	r3, #0
    4c0a:	d110      	bne.n	4c2e <_spi_interrupt_handler+0x19a>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    4c0c:	3307      	adds	r3, #7
    4c0e:	7533      	strb	r3, [r6, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4c10:	3b05      	subs	r3, #5
    4c12:	7633      	strb	r3, [r6, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    4c14:	3301      	adds	r3, #1
    4c16:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    4c18:	2300      	movs	r3, #0
    4c1a:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    4c1c:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    4c1e:	3338      	adds	r3, #56	; 0x38
    4c20:	2200      	movs	r2, #0
    4c22:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    4c24:	06fb      	lsls	r3, r7, #27
    4c26:	d502      	bpl.n	4c2e <_spi_interrupt_handler+0x19a>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    4c28:	1c20      	adds	r0, r4, #0
    4c2a:	69e3      	ldr	r3, [r4, #28]
    4c2c:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    4c2e:	7963      	ldrb	r3, [r4, #5]
    4c30:	2b01      	cmp	r3, #1
    4c32:	d111      	bne.n	4c58 <_spi_interrupt_handler+0x1c4>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    4c34:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    4c36:	2b01      	cmp	r3, #1
    4c38:	d11b      	bne.n	4c72 <_spi_interrupt_handler+0x1de>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    4c3a:	79e3      	ldrb	r3, [r4, #7]
    4c3c:	2b00      	cmp	r3, #0
    4c3e:	d118      	bne.n	4c72 <_spi_interrupt_handler+0x1de>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    4c40:	3302      	adds	r3, #2
    4c42:	7533      	strb	r3, [r6, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    4c44:	3301      	adds	r3, #1
    4c46:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    4c48:	2200      	movs	r2, #0
    4c4a:	3335      	adds	r3, #53	; 0x35
    4c4c:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    4c4e:	07fb      	lsls	r3, r7, #31
    4c50:	d502      	bpl.n	4c58 <_spi_interrupt_handler+0x1c4>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    4c52:	1c20      	adds	r0, r4, #0
    4c54:	68e3      	ldr	r3, [r4, #12]
    4c56:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    4c58:	072b      	lsls	r3, r5, #28
    4c5a:	d50a      	bpl.n	4c72 <_spi_interrupt_handler+0x1de>
			if (module->mode == SPI_MODE_SLAVE) {
    4c5c:	7963      	ldrb	r3, [r4, #5]
    4c5e:	2b00      	cmp	r3, #0
    4c60:	d107      	bne.n	4c72 <_spi_interrupt_handler+0x1de>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    4c62:	3308      	adds	r3, #8
    4c64:	7533      	strb	r3, [r6, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    4c66:	7633      	strb	r3, [r6, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    4c68:	06bb      	lsls	r3, r7, #26
    4c6a:	d502      	bpl.n	4c72 <_spi_interrupt_handler+0x1de>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    4c6c:	1c20      	adds	r0, r4, #0
    4c6e:	6a23      	ldr	r3, [r4, #32]
    4c70:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    4c72:	09ed      	lsrs	r5, r5, #7
    4c74:	d007      	beq.n	4c86 <_spi_interrupt_handler+0x1f2>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    4c76:	2380      	movs	r3, #128	; 0x80
    4c78:	7533      	strb	r3, [r6, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    4c7a:	7633      	strb	r3, [r6, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    4c7c:	067b      	lsls	r3, r7, #25
    4c7e:	d502      	bpl.n	4c86 <_spi_interrupt_handler+0x1f2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    4c80:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4c82:	1c20      	adds	r0, r4, #0
    4c84:	4798      	blx	r3
		}
	}
#  endif
}
    4c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c88:	200005dc 	.word	0x200005dc
    4c8c:	200005da 	.word	0x200005da

00004c90 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    4c90:	4770      	bx	lr
    4c92:	46c0      	nop			; (mov r8, r8)

00004c94 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    4c94:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    4c96:	4b0a      	ldr	r3, [pc, #40]	; (4cc0 <_sercom_set_handler+0x2c>)
    4c98:	781b      	ldrb	r3, [r3, #0]
    4c9a:	2b00      	cmp	r3, #0
    4c9c:	d10c      	bne.n	4cb8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4c9e:	4f09      	ldr	r7, [pc, #36]	; (4cc4 <_sercom_set_handler+0x30>)
    4ca0:	4e09      	ldr	r6, [pc, #36]	; (4cc8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    4ca2:	4d0a      	ldr	r5, [pc, #40]	; (4ccc <_sercom_set_handler+0x38>)
    4ca4:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    4ca6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    4ca8:	195a      	adds	r2, r3, r5
    4caa:	6014      	str	r4, [r2, #0]
    4cac:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    4cae:	2b18      	cmp	r3, #24
    4cb0:	d1f9      	bne.n	4ca6 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    4cb2:	2201      	movs	r2, #1
    4cb4:	4b02      	ldr	r3, [pc, #8]	; (4cc0 <_sercom_set_handler+0x2c>)
    4cb6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    4cb8:	0080      	lsls	r0, r0, #2
    4cba:	4b02      	ldr	r3, [pc, #8]	; (4cc4 <_sercom_set_handler+0x30>)
    4cbc:	50c1      	str	r1, [r0, r3]
}
    4cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4cc0:	20000153 	.word	0x20000153
    4cc4:	20000154 	.word	0x20000154
    4cc8:	00004c91 	.word	0x00004c91
    4ccc:	200005dc 	.word	0x200005dc

00004cd0 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    4cd0:	b510      	push	{r4, lr}
    4cd2:	b082      	sub	sp, #8
    4cd4:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    4cd6:	4668      	mov	r0, sp
    4cd8:	4905      	ldr	r1, [pc, #20]	; (4cf0 <_sercom_get_interrupt_vector+0x20>)
    4cda:	2206      	movs	r2, #6
    4cdc:	4b05      	ldr	r3, [pc, #20]	; (4cf4 <_sercom_get_interrupt_vector+0x24>)
    4cde:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    4ce0:	1c20      	adds	r0, r4, #0
    4ce2:	4b05      	ldr	r3, [pc, #20]	; (4cf8 <_sercom_get_interrupt_vector+0x28>)
    4ce4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    4ce6:	466b      	mov	r3, sp
    4ce8:	5618      	ldrsb	r0, [r3, r0]
}
    4cea:	b002      	add	sp, #8
    4cec:	bd10      	pop	{r4, pc}
    4cee:	46c0      	nop			; (mov r8, r8)
    4cf0:	0000bcd0 	.word	0x0000bcd0
    4cf4:	00009a29 	.word	0x00009a29
    4cf8:	00000f8d 	.word	0x00000f8d

00004cfc <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    4cfc:	b508      	push	{r3, lr}
    4cfe:	4b02      	ldr	r3, [pc, #8]	; (4d08 <SERCOM0_Handler+0xc>)
    4d00:	681b      	ldr	r3, [r3, #0]
    4d02:	2000      	movs	r0, #0
    4d04:	4798      	blx	r3
    4d06:	bd08      	pop	{r3, pc}
    4d08:	20000154 	.word	0x20000154

00004d0c <SERCOM1_Handler>:
    4d0c:	b508      	push	{r3, lr}
    4d0e:	4b02      	ldr	r3, [pc, #8]	; (4d18 <SERCOM1_Handler+0xc>)
    4d10:	685b      	ldr	r3, [r3, #4]
    4d12:	2001      	movs	r0, #1
    4d14:	4798      	blx	r3
    4d16:	bd08      	pop	{r3, pc}
    4d18:	20000154 	.word	0x20000154

00004d1c <SERCOM2_Handler>:
    4d1c:	b508      	push	{r3, lr}
    4d1e:	4b02      	ldr	r3, [pc, #8]	; (4d28 <SERCOM2_Handler+0xc>)
    4d20:	689b      	ldr	r3, [r3, #8]
    4d22:	2002      	movs	r0, #2
    4d24:	4798      	blx	r3
    4d26:	bd08      	pop	{r3, pc}
    4d28:	20000154 	.word	0x20000154

00004d2c <SERCOM3_Handler>:
    4d2c:	b508      	push	{r3, lr}
    4d2e:	4b02      	ldr	r3, [pc, #8]	; (4d38 <SERCOM3_Handler+0xc>)
    4d30:	68db      	ldr	r3, [r3, #12]
    4d32:	2003      	movs	r0, #3
    4d34:	4798      	blx	r3
    4d36:	bd08      	pop	{r3, pc}
    4d38:	20000154 	.word	0x20000154

00004d3c <SERCOM4_Handler>:
    4d3c:	b508      	push	{r3, lr}
    4d3e:	4b02      	ldr	r3, [pc, #8]	; (4d48 <SERCOM4_Handler+0xc>)
    4d40:	691b      	ldr	r3, [r3, #16]
    4d42:	2004      	movs	r0, #4
    4d44:	4798      	blx	r3
    4d46:	bd08      	pop	{r3, pc}
    4d48:	20000154 	.word	0x20000154

00004d4c <SERCOM5_Handler>:
    4d4c:	b508      	push	{r3, lr}
    4d4e:	4b02      	ldr	r3, [pc, #8]	; (4d58 <SERCOM5_Handler+0xc>)
    4d50:	695b      	ldr	r3, [r3, #20]
    4d52:	2005      	movs	r0, #5
    4d54:	4798      	blx	r3
    4d56:	bd08      	pop	{r3, pc}
    4d58:	20000154 	.word	0x20000154

00004d5c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    4d5c:	4b0c      	ldr	r3, [pc, #48]	; (4d90 <cpu_irq_enter_critical+0x34>)
    4d5e:	681b      	ldr	r3, [r3, #0]
    4d60:	2b00      	cmp	r3, #0
    4d62:	d110      	bne.n	4d86 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4d64:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    4d68:	2b00      	cmp	r3, #0
    4d6a:	d109      	bne.n	4d80 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    4d6c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    4d6e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    4d72:	2200      	movs	r2, #0
    4d74:	4b07      	ldr	r3, [pc, #28]	; (4d94 <cpu_irq_enter_critical+0x38>)
    4d76:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    4d78:	3201      	adds	r2, #1
    4d7a:	4b07      	ldr	r3, [pc, #28]	; (4d98 <cpu_irq_enter_critical+0x3c>)
    4d7c:	701a      	strb	r2, [r3, #0]
    4d7e:	e002      	b.n	4d86 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    4d80:	2200      	movs	r2, #0
    4d82:	4b05      	ldr	r3, [pc, #20]	; (4d98 <cpu_irq_enter_critical+0x3c>)
    4d84:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    4d86:	4a02      	ldr	r2, [pc, #8]	; (4d90 <cpu_irq_enter_critical+0x34>)
    4d88:	6813      	ldr	r3, [r2, #0]
    4d8a:	3301      	adds	r3, #1
    4d8c:	6013      	str	r3, [r2, #0]
}
    4d8e:	4770      	bx	lr
    4d90:	2000016c 	.word	0x2000016c
    4d94:	200000c4 	.word	0x200000c4
    4d98:	20000170 	.word	0x20000170

00004d9c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    4d9c:	4b08      	ldr	r3, [pc, #32]	; (4dc0 <cpu_irq_leave_critical+0x24>)
    4d9e:	681a      	ldr	r2, [r3, #0]
    4da0:	3a01      	subs	r2, #1
    4da2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    4da4:	681b      	ldr	r3, [r3, #0]
    4da6:	2b00      	cmp	r3, #0
    4da8:	d109      	bne.n	4dbe <cpu_irq_leave_critical+0x22>
    4daa:	4b06      	ldr	r3, [pc, #24]	; (4dc4 <cpu_irq_leave_critical+0x28>)
    4dac:	781b      	ldrb	r3, [r3, #0]
    4dae:	2b00      	cmp	r3, #0
    4db0:	d005      	beq.n	4dbe <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    4db2:	2201      	movs	r2, #1
    4db4:	4b04      	ldr	r3, [pc, #16]	; (4dc8 <cpu_irq_leave_critical+0x2c>)
    4db6:	701a      	strb	r2, [r3, #0]
    4db8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    4dbc:	b662      	cpsie	i
	}
}
    4dbe:	4770      	bx	lr
    4dc0:	2000016c 	.word	0x2000016c
    4dc4:	20000170 	.word	0x20000170
    4dc8:	200000c4 	.word	0x200000c4

00004dcc <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    4dcc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4dce:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    4dd0:	ac01      	add	r4, sp, #4
    4dd2:	2501      	movs	r5, #1
    4dd4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    4dd6:	2700      	movs	r7, #0
    4dd8:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4dda:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    4ddc:	203e      	movs	r0, #62	; 0x3e
    4dde:	1c21      	adds	r1, r4, #0
    4de0:	4e06      	ldr	r6, [pc, #24]	; (4dfc <system_board_init+0x30>)
    4de2:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    4de4:	2280      	movs	r2, #128	; 0x80
    4de6:	05d2      	lsls	r2, r2, #23
    4de8:	4b05      	ldr	r3, [pc, #20]	; (4e00 <system_board_init+0x34>)
    4dea:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    4dec:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    4dee:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    4df0:	200f      	movs	r0, #15
    4df2:	1c21      	adds	r1, r4, #0
    4df4:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
    4df6:	b003      	add	sp, #12
    4df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4dfa:	46c0      	nop			; (mov r8, r8)
    4dfc:	00004e05 	.word	0x00004e05
    4e00:	41004480 	.word	0x41004480

00004e04 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    4e04:	b500      	push	{lr}
    4e06:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4e08:	ab01      	add	r3, sp, #4
    4e0a:	2280      	movs	r2, #128	; 0x80
    4e0c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    4e0e:	780a      	ldrb	r2, [r1, #0]
    4e10:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    4e12:	784a      	ldrb	r2, [r1, #1]
    4e14:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    4e16:	788a      	ldrb	r2, [r1, #2]
    4e18:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    4e1a:	1c19      	adds	r1, r3, #0
    4e1c:	4b01      	ldr	r3, [pc, #4]	; (4e24 <port_pin_set_config+0x20>)
    4e1e:	4798      	blx	r3
}
    4e20:	b003      	add	sp, #12
    4e22:	bd00      	pop	{pc}
    4e24:	00005365 	.word	0x00005365

00004e28 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4e28:	b508      	push	{r3, lr}
	switch (clock_source) {
    4e2a:	2808      	cmp	r0, #8
    4e2c:	d803      	bhi.n	4e36 <system_clock_source_get_hz+0xe>
    4e2e:	0080      	lsls	r0, r0, #2
    4e30:	4b1b      	ldr	r3, [pc, #108]	; (4ea0 <system_clock_source_get_hz+0x78>)
    4e32:	581b      	ldr	r3, [r3, r0]
    4e34:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    4e36:	2000      	movs	r0, #0
    4e38:	e031      	b.n	4e9e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4e3a:	4b1a      	ldr	r3, [pc, #104]	; (4ea4 <system_clock_source_get_hz+0x7c>)
    4e3c:	6918      	ldr	r0, [r3, #16]
    4e3e:	e02e      	b.n	4e9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4e40:	4b19      	ldr	r3, [pc, #100]	; (4ea8 <system_clock_source_get_hz+0x80>)
    4e42:	6a18      	ldr	r0, [r3, #32]
    4e44:	0580      	lsls	r0, r0, #22
    4e46:	0f80      	lsrs	r0, r0, #30
    4e48:	4b18      	ldr	r3, [pc, #96]	; (4eac <system_clock_source_get_hz+0x84>)
    4e4a:	40c3      	lsrs	r3, r0
    4e4c:	1c18      	adds	r0, r3, #0
    4e4e:	e026      	b.n	4e9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    4e50:	4b14      	ldr	r3, [pc, #80]	; (4ea4 <system_clock_source_get_hz+0x7c>)
    4e52:	6958      	ldr	r0, [r3, #20]
    4e54:	e023      	b.n	4e9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4e56:	4b13      	ldr	r3, [pc, #76]	; (4ea4 <system_clock_source_get_hz+0x7c>)
    4e58:	681b      	ldr	r3, [r3, #0]
    4e5a:	2002      	movs	r0, #2
    4e5c:	4018      	ands	r0, r3
    4e5e:	d01e      	beq.n	4e9e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4e60:	4911      	ldr	r1, [pc, #68]	; (4ea8 <system_clock_source_get_hz+0x80>)
    4e62:	2210      	movs	r2, #16
    4e64:	68cb      	ldr	r3, [r1, #12]
    4e66:	421a      	tst	r2, r3
    4e68:	d0fc      	beq.n	4e64 <system_clock_source_get_hz+0x3c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    4e6a:	4b0e      	ldr	r3, [pc, #56]	; (4ea4 <system_clock_source_get_hz+0x7c>)
    4e6c:	681b      	ldr	r3, [r3, #0]
    4e6e:	075b      	lsls	r3, r3, #29
    4e70:	d514      	bpl.n	4e9c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4e72:	2000      	movs	r0, #0
    4e74:	4b0e      	ldr	r3, [pc, #56]	; (4eb0 <system_clock_source_get_hz+0x88>)
    4e76:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    4e78:	4b0a      	ldr	r3, [pc, #40]	; (4ea4 <system_clock_source_get_hz+0x7c>)
    4e7a:	689b      	ldr	r3, [r3, #8]
    4e7c:	041b      	lsls	r3, r3, #16
    4e7e:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    4e80:	4358      	muls	r0, r3
    4e82:	e00c      	b.n	4e9e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4e84:	2350      	movs	r3, #80	; 0x50
    4e86:	4a08      	ldr	r2, [pc, #32]	; (4ea8 <system_clock_source_get_hz+0x80>)
    4e88:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    4e8a:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    4e8c:	075b      	lsls	r3, r3, #29
    4e8e:	d506      	bpl.n	4e9e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    4e90:	4b04      	ldr	r3, [pc, #16]	; (4ea4 <system_clock_source_get_hz+0x7c>)
    4e92:	68d8      	ldr	r0, [r3, #12]
    4e94:	e003      	b.n	4e9e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    4e96:	2080      	movs	r0, #128	; 0x80
    4e98:	0200      	lsls	r0, r0, #8
    4e9a:	e000      	b.n	4e9e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    4e9c:	4805      	ldr	r0, [pc, #20]	; (4eb4 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    4e9e:	bd08      	pop	{r3, pc}
    4ea0:	0000bcd8 	.word	0x0000bcd8
    4ea4:	20000174 	.word	0x20000174
    4ea8:	40000800 	.word	0x40000800
    4eac:	007a1200 	.word	0x007a1200
    4eb0:	00005289 	.word	0x00005289
    4eb4:	02dc6c00 	.word	0x02dc6c00

00004eb8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    4eb8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    4eba:	4c0c      	ldr	r4, [pc, #48]	; (4eec <system_clock_source_osc8m_set_config+0x34>)
    4ebc:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    4ebe:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4ec0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    4ec2:	7842      	ldrb	r2, [r0, #1]
    4ec4:	2001      	movs	r0, #1
    4ec6:	4002      	ands	r2, r0
    4ec8:	0192      	lsls	r2, r2, #6
    4eca:	2640      	movs	r6, #64	; 0x40
    4ecc:	43b3      	bics	r3, r6
    4ece:	4313      	orrs	r3, r2
    4ed0:	1c02      	adds	r2, r0, #0
    4ed2:	402a      	ands	r2, r5
    4ed4:	01d2      	lsls	r2, r2, #7
    4ed6:	307f      	adds	r0, #127	; 0x7f
    4ed8:	4383      	bics	r3, r0
    4eda:	4313      	orrs	r3, r2
    4edc:	2203      	movs	r2, #3
    4ede:	400a      	ands	r2, r1
    4ee0:	0212      	lsls	r2, r2, #8
    4ee2:	4903      	ldr	r1, [pc, #12]	; (4ef0 <system_clock_source_osc8m_set_config+0x38>)
    4ee4:	400b      	ands	r3, r1
    4ee6:	4313      	orrs	r3, r2
    4ee8:	6223      	str	r3, [r4, #32]
}
    4eea:	bd70      	pop	{r4, r5, r6, pc}
    4eec:	40000800 	.word	0x40000800
    4ef0:	fffffcff 	.word	0xfffffcff

00004ef4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    4ef4:	2808      	cmp	r0, #8
    4ef6:	d803      	bhi.n	4f00 <system_clock_source_enable+0xc>
    4ef8:	0080      	lsls	r0, r0, #2
    4efa:	4b25      	ldr	r3, [pc, #148]	; (4f90 <system_clock_source_enable+0x9c>)
    4efc:	581b      	ldr	r3, [r3, r0]
    4efe:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4f00:	2017      	movs	r0, #23
    4f02:	e044      	b.n	4f8e <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    4f04:	4a23      	ldr	r2, [pc, #140]	; (4f94 <system_clock_source_enable+0xa0>)
    4f06:	6a11      	ldr	r1, [r2, #32]
    4f08:	2302      	movs	r3, #2
    4f0a:	430b      	orrs	r3, r1
    4f0c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    4f0e:	2000      	movs	r0, #0
    4f10:	e03d      	b.n	4f8e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    4f12:	4a20      	ldr	r2, [pc, #128]	; (4f94 <system_clock_source_enable+0xa0>)
    4f14:	6991      	ldr	r1, [r2, #24]
    4f16:	2302      	movs	r3, #2
    4f18:	430b      	orrs	r3, r1
    4f1a:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4f1c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    4f1e:	e036      	b.n	4f8e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4f20:	4a1c      	ldr	r2, [pc, #112]	; (4f94 <system_clock_source_enable+0xa0>)
    4f22:	8a11      	ldrh	r1, [r2, #16]
    4f24:	2302      	movs	r3, #2
    4f26:	430b      	orrs	r3, r1
    4f28:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4f2a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    4f2c:	e02f      	b.n	4f8e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4f2e:	4a19      	ldr	r2, [pc, #100]	; (4f94 <system_clock_source_enable+0xa0>)
    4f30:	8a91      	ldrh	r1, [r2, #20]
    4f32:	2302      	movs	r3, #2
    4f34:	430b      	orrs	r3, r1
    4f36:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4f38:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    4f3a:	e028      	b.n	4f8e <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4f3c:	4916      	ldr	r1, [pc, #88]	; (4f98 <system_clock_source_enable+0xa4>)
    4f3e:	680b      	ldr	r3, [r1, #0]
    4f40:	2202      	movs	r2, #2
    4f42:	4313      	orrs	r3, r2
    4f44:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    4f46:	4b13      	ldr	r3, [pc, #76]	; (4f94 <system_clock_source_enable+0xa0>)
    4f48:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4f4a:	1c19      	adds	r1, r3, #0
    4f4c:	320e      	adds	r2, #14
    4f4e:	68cb      	ldr	r3, [r1, #12]
    4f50:	421a      	tst	r2, r3
    4f52:	d0fc      	beq.n	4f4e <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    4f54:	4a10      	ldr	r2, [pc, #64]	; (4f98 <system_clock_source_enable+0xa4>)
    4f56:	6891      	ldr	r1, [r2, #8]
    4f58:	4b0e      	ldr	r3, [pc, #56]	; (4f94 <system_clock_source_enable+0xa0>)
    4f5a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4f5c:	6852      	ldr	r2, [r2, #4]
    4f5e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    4f60:	2200      	movs	r2, #0
    4f62:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4f64:	1c19      	adds	r1, r3, #0
    4f66:	3210      	adds	r2, #16
    4f68:	68cb      	ldr	r3, [r1, #12]
    4f6a:	421a      	tst	r2, r3
    4f6c:	d0fc      	beq.n	4f68 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    4f6e:	4b0a      	ldr	r3, [pc, #40]	; (4f98 <system_clock_source_enable+0xa4>)
    4f70:	681b      	ldr	r3, [r3, #0]
    4f72:	b29b      	uxth	r3, r3
    4f74:	4a07      	ldr	r2, [pc, #28]	; (4f94 <system_clock_source_enable+0xa0>)
    4f76:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4f78:	2000      	movs	r0, #0
    4f7a:	e008      	b.n	4f8e <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4f7c:	4905      	ldr	r1, [pc, #20]	; (4f94 <system_clock_source_enable+0xa0>)
    4f7e:	2244      	movs	r2, #68	; 0x44
    4f80:	5c88      	ldrb	r0, [r1, r2]
    4f82:	2302      	movs	r3, #2
    4f84:	4303      	orrs	r3, r0
    4f86:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4f88:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    4f8a:	e000      	b.n	4f8e <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    4f8c:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    4f8e:	4770      	bx	lr
    4f90:	0000bcfc 	.word	0x0000bcfc
    4f94:	40000800 	.word	0x40000800
    4f98:	20000174 	.word	0x20000174

00004f9c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4f9c:	b530      	push	{r4, r5, lr}
    4f9e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4fa0:	22c2      	movs	r2, #194	; 0xc2
    4fa2:	00d2      	lsls	r2, r2, #3
    4fa4:	4b1a      	ldr	r3, [pc, #104]	; (5010 <system_clock_init+0x74>)
    4fa6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    4fa8:	4a1a      	ldr	r2, [pc, #104]	; (5014 <system_clock_init+0x78>)
    4faa:	6853      	ldr	r3, [r2, #4]
    4fac:	211e      	movs	r1, #30
    4fae:	438b      	bics	r3, r1
    4fb0:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    4fb2:	2301      	movs	r3, #1
    4fb4:	466a      	mov	r2, sp
    4fb6:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4fb8:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4fba:	4d17      	ldr	r5, [pc, #92]	; (5018 <system_clock_init+0x7c>)
    4fbc:	b2e0      	uxtb	r0, r4
    4fbe:	4669      	mov	r1, sp
    4fc0:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4fc2:	3401      	adds	r4, #1
    4fc4:	2c25      	cmp	r4, #37	; 0x25
    4fc6:	d1f9      	bne.n	4fbc <system_clock_init+0x20>
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    4fc8:	a803      	add	r0, sp, #12
    4fca:	2400      	movs	r4, #0
    4fcc:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    4fce:	2501      	movs	r5, #1
    4fd0:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    4fd2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    4fd4:	4b11      	ldr	r3, [pc, #68]	; (501c <system_clock_init+0x80>)
    4fd6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4fd8:	2006      	movs	r0, #6
    4fda:	4b11      	ldr	r3, [pc, #68]	; (5020 <system_clock_init+0x84>)
    4fdc:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4fde:	4b11      	ldr	r3, [pc, #68]	; (5024 <system_clock_init+0x88>)
    4fe0:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    4fe2:	4b11      	ldr	r3, [pc, #68]	; (5028 <system_clock_init+0x8c>)
    4fe4:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    4fe6:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    4fe8:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    4fea:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    4fec:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    4fee:	466b      	mov	r3, sp
    4ff0:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    4ff2:	2306      	movs	r3, #6
    4ff4:	466a      	mov	r2, sp
    4ff6:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    4ff8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    4ffa:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4ffc:	2000      	movs	r0, #0
    4ffe:	4669      	mov	r1, sp
    5000:	4b0a      	ldr	r3, [pc, #40]	; (502c <system_clock_init+0x90>)
    5002:	4798      	blx	r3
    5004:	2000      	movs	r0, #0
    5006:	4b0a      	ldr	r3, [pc, #40]	; (5030 <system_clock_init+0x94>)
    5008:	4798      	blx	r3
#endif
}
    500a:	b005      	add	sp, #20
    500c:	bd30      	pop	{r4, r5, pc}
    500e:	46c0      	nop			; (mov r8, r8)
    5010:	40000800 	.word	0x40000800
    5014:	41004000 	.word	0x41004000
    5018:	0000526d 	.word	0x0000526d
    501c:	00004eb9 	.word	0x00004eb9
    5020:	00004ef5 	.word	0x00004ef5
    5024:	00005035 	.word	0x00005035
    5028:	40000400 	.word	0x40000400
    502c:	00005059 	.word	0x00005059
    5030:	00005111 	.word	0x00005111

00005034 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    5034:	4a06      	ldr	r2, [pc, #24]	; (5050 <system_gclk_init+0x1c>)
    5036:	6991      	ldr	r1, [r2, #24]
    5038:	2308      	movs	r3, #8
    503a:	430b      	orrs	r3, r1
    503c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    503e:	2201      	movs	r2, #1
    5040:	4b04      	ldr	r3, [pc, #16]	; (5054 <system_gclk_init+0x20>)
    5042:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    5044:	1c19      	adds	r1, r3, #0
    5046:	780b      	ldrb	r3, [r1, #0]
    5048:	4213      	tst	r3, r2
    504a:	d1fc      	bne.n	5046 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    504c:	4770      	bx	lr
    504e:	46c0      	nop			; (mov r8, r8)
    5050:	40000400 	.word	0x40000400
    5054:	40000c00 	.word	0x40000c00

00005058 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    5058:	b570      	push	{r4, r5, r6, lr}
    505a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    505c:	1c04      	adds	r4, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    505e:	780d      	ldrb	r5, [r1, #0]
    5060:	022d      	lsls	r5, r5, #8
    5062:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    5064:	784b      	ldrb	r3, [r1, #1]
    5066:	2b00      	cmp	r3, #0
    5068:	d002      	beq.n	5070 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    506a:	2380      	movs	r3, #128	; 0x80
    506c:	02db      	lsls	r3, r3, #11
    506e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    5070:	7a4b      	ldrb	r3, [r1, #9]
    5072:	2b00      	cmp	r3, #0
    5074:	d002      	beq.n	507c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5076:	2380      	movs	r3, #128	; 0x80
    5078:	031b      	lsls	r3, r3, #12
    507a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    507c:	6848      	ldr	r0, [r1, #4]
    507e:	2801      	cmp	r0, #1
    5080:	d918      	bls.n	50b4 <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5082:	1e43      	subs	r3, r0, #1
    5084:	4218      	tst	r0, r3
    5086:	d110      	bne.n	50aa <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5088:	2802      	cmp	r0, #2
    508a:	d906      	bls.n	509a <system_gclk_gen_set_config+0x42>
    508c:	2302      	movs	r3, #2
    508e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    5090:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    5092:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5094:	4298      	cmp	r0, r3
    5096:	d8fb      	bhi.n	5090 <system_gclk_gen_set_config+0x38>
    5098:	e000      	b.n	509c <system_gclk_gen_set_config+0x44>
    509a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    509c:	0212      	lsls	r2, r2, #8
    509e:	4332      	orrs	r2, r6
    50a0:	1c14      	adds	r4, r2, #0
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    50a2:	2380      	movs	r3, #128	; 0x80
    50a4:	035b      	lsls	r3, r3, #13
    50a6:	431d      	orrs	r5, r3
    50a8:	e004      	b.n	50b4 <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    50aa:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    50ac:	4334      	orrs	r4, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    50ae:	2380      	movs	r3, #128	; 0x80
    50b0:	029b      	lsls	r3, r3, #10
    50b2:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    50b4:	7a0b      	ldrb	r3, [r1, #8]
    50b6:	2b00      	cmp	r3, #0
    50b8:	d002      	beq.n	50c0 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    50ba:	2380      	movs	r3, #128	; 0x80
    50bc:	039b      	lsls	r3, r3, #14
    50be:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    50c0:	4a0f      	ldr	r2, [pc, #60]	; (5100 <system_gclk_gen_set_config+0xa8>)
    50c2:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    50c4:	b25b      	sxtb	r3, r3
    50c6:	2b00      	cmp	r3, #0
    50c8:	dbfb      	blt.n	50c2 <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    50ca:	4b0e      	ldr	r3, [pc, #56]	; (5104 <system_gclk_gen_set_config+0xac>)
    50cc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    50ce:	4b0e      	ldr	r3, [pc, #56]	; (5108 <system_gclk_gen_set_config+0xb0>)
    50d0:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    50d2:	4a0b      	ldr	r2, [pc, #44]	; (5100 <system_gclk_gen_set_config+0xa8>)
    50d4:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    50d6:	b25b      	sxtb	r3, r3
    50d8:	2b00      	cmp	r3, #0
    50da:	dbfb      	blt.n	50d4 <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    50dc:	4b08      	ldr	r3, [pc, #32]	; (5100 <system_gclk_gen_set_config+0xa8>)
    50de:	609c      	str	r4, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    50e0:	1c1a      	adds	r2, r3, #0
    50e2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    50e4:	b25b      	sxtb	r3, r3
    50e6:	2b00      	cmp	r3, #0
    50e8:	dbfb      	blt.n	50e2 <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    50ea:	4a05      	ldr	r2, [pc, #20]	; (5100 <system_gclk_gen_set_config+0xa8>)
    50ec:	6851      	ldr	r1, [r2, #4]
    50ee:	2380      	movs	r3, #128	; 0x80
    50f0:	025b      	lsls	r3, r3, #9
    50f2:	400b      	ands	r3, r1
    50f4:	431d      	orrs	r5, r3
    50f6:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    50f8:	4b04      	ldr	r3, [pc, #16]	; (510c <system_gclk_gen_set_config+0xb4>)
    50fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    50fc:	bd70      	pop	{r4, r5, r6, pc}
    50fe:	46c0      	nop			; (mov r8, r8)
    5100:	40000c00 	.word	0x40000c00
    5104:	00004d5d 	.word	0x00004d5d
    5108:	40000c08 	.word	0x40000c08
    510c:	00004d9d 	.word	0x00004d9d

00005110 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    5110:	b510      	push	{r4, lr}
    5112:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5114:	4a0b      	ldr	r2, [pc, #44]	; (5144 <system_gclk_gen_enable+0x34>)
    5116:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    5118:	b25b      	sxtb	r3, r3
    511a:	2b00      	cmp	r3, #0
    511c:	dbfb      	blt.n	5116 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    511e:	4b0a      	ldr	r3, [pc, #40]	; (5148 <system_gclk_gen_enable+0x38>)
    5120:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5122:	4b0a      	ldr	r3, [pc, #40]	; (514c <system_gclk_gen_enable+0x3c>)
    5124:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5126:	4a07      	ldr	r2, [pc, #28]	; (5144 <system_gclk_gen_enable+0x34>)
    5128:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    512a:	b25b      	sxtb	r3, r3
    512c:	2b00      	cmp	r3, #0
    512e:	dbfb      	blt.n	5128 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5130:	4a04      	ldr	r2, [pc, #16]	; (5144 <system_gclk_gen_enable+0x34>)
    5132:	6853      	ldr	r3, [r2, #4]
    5134:	2180      	movs	r1, #128	; 0x80
    5136:	0249      	lsls	r1, r1, #9
    5138:	430b      	orrs	r3, r1
    513a:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    513c:	4b04      	ldr	r3, [pc, #16]	; (5150 <system_gclk_gen_enable+0x40>)
    513e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5140:	bd10      	pop	{r4, pc}
    5142:	46c0      	nop			; (mov r8, r8)
    5144:	40000c00 	.word	0x40000c00
    5148:	00004d5d 	.word	0x00004d5d
    514c:	40000c04 	.word	0x40000c04
    5150:	00004d9d 	.word	0x00004d9d

00005154 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5154:	b570      	push	{r4, r5, r6, lr}
    5156:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5158:	4a1a      	ldr	r2, [pc, #104]	; (51c4 <system_gclk_gen_get_hz+0x70>)
    515a:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    515c:	b25b      	sxtb	r3, r3
    515e:	2b00      	cmp	r3, #0
    5160:	dbfb      	blt.n	515a <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5162:	4b19      	ldr	r3, [pc, #100]	; (51c8 <system_gclk_gen_get_hz+0x74>)
    5164:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5166:	4b19      	ldr	r3, [pc, #100]	; (51cc <system_gclk_gen_get_hz+0x78>)
    5168:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    516a:	4a16      	ldr	r2, [pc, #88]	; (51c4 <system_gclk_gen_get_hz+0x70>)
    516c:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    516e:	b25b      	sxtb	r3, r3
    5170:	2b00      	cmp	r3, #0
    5172:	dbfb      	blt.n	516c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    5174:	4e13      	ldr	r6, [pc, #76]	; (51c4 <system_gclk_gen_get_hz+0x70>)
    5176:	6870      	ldr	r0, [r6, #4]
    5178:	04c0      	lsls	r0, r0, #19
    517a:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    517c:	4b14      	ldr	r3, [pc, #80]	; (51d0 <system_gclk_gen_get_hz+0x7c>)
    517e:	4798      	blx	r3
    5180:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5182:	4b12      	ldr	r3, [pc, #72]	; (51cc <system_gclk_gen_get_hz+0x78>)
    5184:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5186:	6876      	ldr	r6, [r6, #4]
    5188:	02f6      	lsls	r6, r6, #11
    518a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    518c:	4b11      	ldr	r3, [pc, #68]	; (51d4 <system_gclk_gen_get_hz+0x80>)
    518e:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5190:	4a0c      	ldr	r2, [pc, #48]	; (51c4 <system_gclk_gen_get_hz+0x70>)
    5192:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    5194:	b25b      	sxtb	r3, r3
    5196:	2b00      	cmp	r3, #0
    5198:	dbfb      	blt.n	5192 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    519a:	4b0a      	ldr	r3, [pc, #40]	; (51c4 <system_gclk_gen_get_hz+0x70>)
    519c:	689c      	ldr	r4, [r3, #8]
    519e:	0a24      	lsrs	r4, r4, #8
    51a0:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    51a2:	4b0d      	ldr	r3, [pc, #52]	; (51d8 <system_gclk_gen_get_hz+0x84>)
    51a4:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    51a6:	2e00      	cmp	r6, #0
    51a8:	d107      	bne.n	51ba <system_gclk_gen_get_hz+0x66>
    51aa:	2c01      	cmp	r4, #1
    51ac:	d907      	bls.n	51be <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    51ae:	1c28      	adds	r0, r5, #0
    51b0:	1c21      	adds	r1, r4, #0
    51b2:	4b0a      	ldr	r3, [pc, #40]	; (51dc <system_gclk_gen_get_hz+0x88>)
    51b4:	4798      	blx	r3
    51b6:	1c05      	adds	r5, r0, #0
    51b8:	e001      	b.n	51be <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    51ba:	3401      	adds	r4, #1
    51bc:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    51be:	1c28      	adds	r0, r5, #0
    51c0:	bd70      	pop	{r4, r5, r6, pc}
    51c2:	46c0      	nop			; (mov r8, r8)
    51c4:	40000c00 	.word	0x40000c00
    51c8:	00004d5d 	.word	0x00004d5d
    51cc:	40000c04 	.word	0x40000c04
    51d0:	00004e29 	.word	0x00004e29
    51d4:	40000c08 	.word	0x40000c08
    51d8:	00004d9d 	.word	0x00004d9d
    51dc:	0000678d 	.word	0x0000678d

000051e0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    51e0:	b510      	push	{r4, lr}
    51e2:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    51e4:	4b06      	ldr	r3, [pc, #24]	; (5200 <system_gclk_chan_enable+0x20>)
    51e6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    51e8:	4b06      	ldr	r3, [pc, #24]	; (5204 <system_gclk_chan_enable+0x24>)
    51ea:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    51ec:	4a06      	ldr	r2, [pc, #24]	; (5208 <system_gclk_chan_enable+0x28>)
    51ee:	8851      	ldrh	r1, [r2, #2]
    51f0:	2380      	movs	r3, #128	; 0x80
    51f2:	01db      	lsls	r3, r3, #7
    51f4:	430b      	orrs	r3, r1
    51f6:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    51f8:	4b04      	ldr	r3, [pc, #16]	; (520c <system_gclk_chan_enable+0x2c>)
    51fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    51fc:	bd10      	pop	{r4, pc}
    51fe:	46c0      	nop			; (mov r8, r8)
    5200:	00004d5d 	.word	0x00004d5d
    5204:	40000c02 	.word	0x40000c02
    5208:	40000c00 	.word	0x40000c00
    520c:	00004d9d 	.word	0x00004d9d

00005210 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5210:	b510      	push	{r4, lr}
    5212:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    5214:	4b0f      	ldr	r3, [pc, #60]	; (5254 <system_gclk_chan_disable+0x44>)
    5216:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5218:	4b0f      	ldr	r3, [pc, #60]	; (5258 <system_gclk_chan_disable+0x48>)
    521a:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    521c:	4b0f      	ldr	r3, [pc, #60]	; (525c <system_gclk_chan_disable+0x4c>)
    521e:	885a      	ldrh	r2, [r3, #2]
    5220:	0512      	lsls	r2, r2, #20
    5222:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    5224:	8859      	ldrh	r1, [r3, #2]
    5226:	4a0e      	ldr	r2, [pc, #56]	; (5260 <system_gclk_chan_disable+0x50>)
    5228:	400a      	ands	r2, r1
    522a:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    522c:	8859      	ldrh	r1, [r3, #2]
    522e:	4a0d      	ldr	r2, [pc, #52]	; (5264 <system_gclk_chan_disable+0x54>)
    5230:	400a      	ands	r2, r1
    5232:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    5234:	1c19      	adds	r1, r3, #0
    5236:	2280      	movs	r2, #128	; 0x80
    5238:	01d2      	lsls	r2, r2, #7
    523a:	884b      	ldrh	r3, [r1, #2]
    523c:	4213      	tst	r3, r2
    523e:	d1fc      	bne.n	523a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    5240:	4906      	ldr	r1, [pc, #24]	; (525c <system_gclk_chan_disable+0x4c>)
    5242:	0202      	lsls	r2, r0, #8
    5244:	8848      	ldrh	r0, [r1, #2]
    5246:	4b06      	ldr	r3, [pc, #24]	; (5260 <system_gclk_chan_disable+0x50>)
    5248:	4003      	ands	r3, r0
    524a:	4313      	orrs	r3, r2
    524c:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    524e:	4b06      	ldr	r3, [pc, #24]	; (5268 <system_gclk_chan_disable+0x58>)
    5250:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    5252:	bd10      	pop	{r4, pc}
    5254:	00004d5d 	.word	0x00004d5d
    5258:	40000c02 	.word	0x40000c02
    525c:	40000c00 	.word	0x40000c00
    5260:	fffff0ff 	.word	0xfffff0ff
    5264:	ffffbfff 	.word	0xffffbfff
    5268:	00004d9d 	.word	0x00004d9d

0000526c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    526c:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    526e:	780c      	ldrb	r4, [r1, #0]
    5270:	0224      	lsls	r4, r4, #8
    5272:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    5274:	4b02      	ldr	r3, [pc, #8]	; (5280 <system_gclk_chan_set_config+0x14>)
    5276:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    5278:	b2a4      	uxth	r4, r4
    527a:	4b02      	ldr	r3, [pc, #8]	; (5284 <system_gclk_chan_set_config+0x18>)
    527c:	805c      	strh	r4, [r3, #2]
}
    527e:	bd10      	pop	{r4, pc}
    5280:	00005211 	.word	0x00005211
    5284:	40000c00 	.word	0x40000c00

00005288 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    5288:	b510      	push	{r4, lr}
    528a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    528c:	4b06      	ldr	r3, [pc, #24]	; (52a8 <system_gclk_chan_get_hz+0x20>)
    528e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5290:	4b06      	ldr	r3, [pc, #24]	; (52ac <system_gclk_chan_get_hz+0x24>)
    5292:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    5294:	4b06      	ldr	r3, [pc, #24]	; (52b0 <system_gclk_chan_get_hz+0x28>)
    5296:	885c      	ldrh	r4, [r3, #2]
    5298:	0524      	lsls	r4, r4, #20
    529a:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    529c:	4b05      	ldr	r3, [pc, #20]	; (52b4 <system_gclk_chan_get_hz+0x2c>)
    529e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    52a0:	1c20      	adds	r0, r4, #0
    52a2:	4b05      	ldr	r3, [pc, #20]	; (52b8 <system_gclk_chan_get_hz+0x30>)
    52a4:	4798      	blx	r3
}
    52a6:	bd10      	pop	{r4, pc}
    52a8:	00004d5d 	.word	0x00004d5d
    52ac:	40000c02 	.word	0x40000c02
    52b0:	40000c00 	.word	0x40000c00
    52b4:	00004d9d 	.word	0x00004d9d
    52b8:	00005155 	.word	0x00005155

000052bc <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    52bc:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    52be:	78d3      	ldrb	r3, [r2, #3]
    52c0:	2b00      	cmp	r3, #0
    52c2:	d11e      	bne.n	5302 <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    52c4:	7814      	ldrb	r4, [r2, #0]
    52c6:	2c80      	cmp	r4, #128	; 0x80
    52c8:	d004      	beq.n	52d4 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    52ca:	0624      	lsls	r4, r4, #24
    52cc:	2380      	movs	r3, #128	; 0x80
    52ce:	025b      	lsls	r3, r3, #9
    52d0:	431c      	orrs	r4, r3
    52d2:	e000      	b.n	52d6 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    52d4:	2400      	movs	r4, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    52d6:	7853      	ldrb	r3, [r2, #1]
    52d8:	2502      	movs	r5, #2
    52da:	43ab      	bics	r3, r5
    52dc:	d10a      	bne.n	52f4 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    52de:	7893      	ldrb	r3, [r2, #2]
    52e0:	2b00      	cmp	r3, #0
    52e2:	d103      	bne.n	52ec <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    52e4:	2380      	movs	r3, #128	; 0x80
    52e6:	029b      	lsls	r3, r3, #10
    52e8:	431c      	orrs	r4, r3
    52ea:	e002      	b.n	52f2 <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    52ec:	23c0      	movs	r3, #192	; 0xc0
    52ee:	02db      	lsls	r3, r3, #11
    52f0:	431c      	orrs	r4, r3
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    52f2:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    52f4:	7853      	ldrb	r3, [r2, #1]
    52f6:	3b01      	subs	r3, #1
    52f8:	2b01      	cmp	r3, #1
    52fa:	d812      	bhi.n	5322 <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    52fc:	4b18      	ldr	r3, [pc, #96]	; (5360 <_system_pinmux_config+0xa4>)
    52fe:	401c      	ands	r4, r3
    5300:	e00f      	b.n	5322 <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    5302:	6041      	str	r1, [r0, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5304:	040b      	lsls	r3, r1, #16
    5306:	0c1b      	lsrs	r3, r3, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    5308:	24a0      	movs	r4, #160	; 0xa0
    530a:	05e4      	lsls	r4, r4, #23
    530c:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    530e:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    5310:	0c0b      	lsrs	r3, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5312:	24d0      	movs	r4, #208	; 0xd0
    5314:	0624      	lsls	r4, r4, #24
    5316:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    5318:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    531a:	78d3      	ldrb	r3, [r2, #3]
    531c:	2b00      	cmp	r3, #0
    531e:	d018      	beq.n	5352 <_system_pinmux_config+0x96>
    5320:	e01c      	b.n	535c <_system_pinmux_config+0xa0>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    5322:	040b      	lsls	r3, r1, #16
    5324:	0c1b      	lsrs	r3, r3, #16
    5326:	25a0      	movs	r5, #160	; 0xa0
    5328:	05ed      	lsls	r5, r5, #23
    532a:	432b      	orrs	r3, r5

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    532c:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    532e:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    5330:	0c0b      	lsrs	r3, r1, #16
    5332:	25d0      	movs	r5, #208	; 0xd0
    5334:	062d      	lsls	r5, r5, #24
    5336:	432b      	orrs	r3, r5

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    5338:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    533a:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    533c:	78d3      	ldrb	r3, [r2, #3]
    533e:	2b00      	cmp	r3, #0
    5340:	d10c      	bne.n	535c <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    5342:	0363      	lsls	r3, r4, #13
    5344:	d505      	bpl.n	5352 <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    5346:	7893      	ldrb	r3, [r2, #2]
    5348:	2b01      	cmp	r3, #1
    534a:	d101      	bne.n	5350 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    534c:	6181      	str	r1, [r0, #24]
    534e:	e000      	b.n	5352 <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    5350:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    5352:	7853      	ldrb	r3, [r2, #1]
    5354:	3b01      	subs	r3, #1
    5356:	2b01      	cmp	r3, #1
    5358:	d800      	bhi.n	535c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    535a:	6081      	str	r1, [r0, #8]
		}
	}
}
    535c:	bd30      	pop	{r4, r5, pc}
    535e:	46c0      	nop			; (mov r8, r8)
    5360:	fffbffff 	.word	0xfffbffff

00005364 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    5364:	b508      	push	{r3, lr}
    5366:	1c03      	adds	r3, r0, #0
    5368:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    536a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    536c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    536e:	2900      	cmp	r1, #0
    5370:	d104      	bne.n	537c <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    5372:	0958      	lsrs	r0, r3, #5
    5374:	01c0      	lsls	r0, r0, #7
    5376:	4905      	ldr	r1, [pc, #20]	; (538c <system_pinmux_pin_set_config+0x28>)
    5378:	468c      	mov	ip, r1
    537a:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    537c:	211f      	movs	r1, #31
    537e:	400b      	ands	r3, r1
    5380:	391e      	subs	r1, #30
    5382:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    5384:	4b02      	ldr	r3, [pc, #8]	; (5390 <system_pinmux_pin_set_config+0x2c>)
    5386:	4798      	blx	r3
}
    5388:	bd08      	pop	{r3, pc}
    538a:	46c0      	nop			; (mov r8, r8)
    538c:	41004400 	.word	0x41004400
    5390:	000052bd 	.word	0x000052bd

00005394 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    5394:	4770      	bx	lr
    5396:	46c0      	nop			; (mov r8, r8)

00005398 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    5398:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    539a:	4b05      	ldr	r3, [pc, #20]	; (53b0 <system_init+0x18>)
    539c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    539e:	4b05      	ldr	r3, [pc, #20]	; (53b4 <system_init+0x1c>)
    53a0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    53a2:	4b05      	ldr	r3, [pc, #20]	; (53b8 <system_init+0x20>)
    53a4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    53a6:	4b05      	ldr	r3, [pc, #20]	; (53bc <system_init+0x24>)
    53a8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    53aa:	4b05      	ldr	r3, [pc, #20]	; (53c0 <system_init+0x28>)
    53ac:	4798      	blx	r3
}
    53ae:	bd08      	pop	{r3, pc}
    53b0:	00004f9d 	.word	0x00004f9d
    53b4:	00004dcd 	.word	0x00004dcd
    53b8:	00005395 	.word	0x00005395
    53bc:	00005395 	.word	0x00005395
    53c0:	00005395 	.word	0x00005395

000053c4 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
    53c4:	e7fe      	b.n	53c4 <Dummy_Handler>
    53c6:	46c0      	nop			; (mov r8, r8)

000053c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    53c8:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    53ca:	4b2e      	ldr	r3, [pc, #184]	; (5484 <Reset_Handler+0xbc>)
    53cc:	4a2e      	ldr	r2, [pc, #184]	; (5488 <Reset_Handler+0xc0>)
    53ce:	429a      	cmp	r2, r3
    53d0:	d003      	beq.n	53da <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    53d2:	4b2e      	ldr	r3, [pc, #184]	; (548c <Reset_Handler+0xc4>)
    53d4:	4a2b      	ldr	r2, [pc, #172]	; (5484 <Reset_Handler+0xbc>)
    53d6:	429a      	cmp	r2, r3
    53d8:	d304      	bcc.n	53e4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    53da:	4b2d      	ldr	r3, [pc, #180]	; (5490 <Reset_Handler+0xc8>)
    53dc:	4a2d      	ldr	r2, [pc, #180]	; (5494 <Reset_Handler+0xcc>)
    53de:	429a      	cmp	r2, r3
    53e0:	d310      	bcc.n	5404 <Reset_Handler+0x3c>
    53e2:	e01e      	b.n	5422 <Reset_Handler+0x5a>
    53e4:	4a2c      	ldr	r2, [pc, #176]	; (5498 <Reset_Handler+0xd0>)
    53e6:	4b29      	ldr	r3, [pc, #164]	; (548c <Reset_Handler+0xc4>)
    53e8:	3303      	adds	r3, #3
    53ea:	1a9b      	subs	r3, r3, r2
    53ec:	089b      	lsrs	r3, r3, #2
    53ee:	3301      	adds	r3, #1
    53f0:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    53f2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    53f4:	4823      	ldr	r0, [pc, #140]	; (5484 <Reset_Handler+0xbc>)
    53f6:	4924      	ldr	r1, [pc, #144]	; (5488 <Reset_Handler+0xc0>)
    53f8:	588c      	ldr	r4, [r1, r2]
    53fa:	5084      	str	r4, [r0, r2]
    53fc:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    53fe:	429a      	cmp	r2, r3
    5400:	d1fa      	bne.n	53f8 <Reset_Handler+0x30>
    5402:	e7ea      	b.n	53da <Reset_Handler+0x12>
    5404:	4a25      	ldr	r2, [pc, #148]	; (549c <Reset_Handler+0xd4>)
    5406:	4b22      	ldr	r3, [pc, #136]	; (5490 <Reset_Handler+0xc8>)
    5408:	3303      	adds	r3, #3
    540a:	1a9b      	subs	r3, r3, r2
    540c:	089b      	lsrs	r3, r3, #2
    540e:	3301      	adds	r3, #1
    5410:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5412:	2200      	movs	r2, #0
                *pDest++ = 0;
    5414:	481f      	ldr	r0, [pc, #124]	; (5494 <Reset_Handler+0xcc>)
    5416:	2100      	movs	r1, #0
    5418:	1814      	adds	r4, r2, r0
    541a:	6021      	str	r1, [r4, #0]
    541c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    541e:	429a      	cmp	r2, r3
    5420:	d1fa      	bne.n	5418 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5422:	4a1f      	ldr	r2, [pc, #124]	; (54a0 <Reset_Handler+0xd8>)
    5424:	21ff      	movs	r1, #255	; 0xff
    5426:	4b1f      	ldr	r3, [pc, #124]	; (54a4 <Reset_Handler+0xdc>)
    5428:	438b      	bics	r3, r1
    542a:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    542c:	39fd      	subs	r1, #253	; 0xfd
    542e:	2390      	movs	r3, #144	; 0x90
    5430:	005b      	lsls	r3, r3, #1
    5432:	4a1d      	ldr	r2, [pc, #116]	; (54a8 <Reset_Handler+0xe0>)
    5434:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5436:	481d      	ldr	r0, [pc, #116]	; (54ac <Reset_Handler+0xe4>)
    5438:	78c3      	ldrb	r3, [r0, #3]
    543a:	2403      	movs	r4, #3
    543c:	43a3      	bics	r3, r4
    543e:	2202      	movs	r2, #2
    5440:	4313      	orrs	r3, r2
    5442:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5444:	78c3      	ldrb	r3, [r0, #3]
    5446:	260c      	movs	r6, #12
    5448:	43b3      	bics	r3, r6
    544a:	2108      	movs	r1, #8
    544c:	430b      	orrs	r3, r1
    544e:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    5450:	4b17      	ldr	r3, [pc, #92]	; (54b0 <Reset_Handler+0xe8>)
    5452:	7b98      	ldrb	r0, [r3, #14]
    5454:	2530      	movs	r5, #48	; 0x30
    5456:	43a8      	bics	r0, r5
    5458:	1c05      	adds	r5, r0, #0
    545a:	2020      	movs	r0, #32
    545c:	4328      	orrs	r0, r5
    545e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5460:	7b98      	ldrb	r0, [r3, #14]
    5462:	43b0      	bics	r0, r6
    5464:	4301      	orrs	r1, r0
    5466:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5468:	7b99      	ldrb	r1, [r3, #14]
    546a:	43a1      	bics	r1, r4
    546c:	430a      	orrs	r2, r1
    546e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    5470:	4a10      	ldr	r2, [pc, #64]	; (54b4 <Reset_Handler+0xec>)
    5472:	6851      	ldr	r1, [r2, #4]
    5474:	2380      	movs	r3, #128	; 0x80
    5476:	430b      	orrs	r3, r1
    5478:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    547a:	4b0f      	ldr	r3, [pc, #60]	; (54b8 <Reset_Handler+0xf0>)
    547c:	4798      	blx	r3

        /* Branch to main function */
        main();
    547e:	4b0f      	ldr	r3, [pc, #60]	; (54bc <Reset_Handler+0xf4>)
    5480:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    5482:	e7fe      	b.n	5482 <Reset_Handler+0xba>
    5484:	20000000 	.word	0x20000000
    5488:	0000bf68 	.word	0x0000bf68
    548c:	2000012c 	.word	0x2000012c
    5490:	200005f8 	.word	0x200005f8
    5494:	2000012c 	.word	0x2000012c
    5498:	20000004 	.word	0x20000004
    549c:	20000130 	.word	0x20000130
    54a0:	e000ed00 	.word	0xe000ed00
    54a4:	00000000 	.word	0x00000000
    54a8:	41007000 	.word	0x41007000
    54ac:	41005000 	.word	0x41005000
    54b0:	41004800 	.word	0x41004800
    54b4:	41004000 	.word	0x41004000
    54b8:	000099dd 	.word	0x000099dd
    54bc:	0000188d 	.word	0x0000188d

000054c0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    54c0:	1c03      	adds	r3, r0, #0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    54c2:	4a06      	ldr	r2, [pc, #24]	; (54dc <_sbrk+0x1c>)
    54c4:	6812      	ldr	r2, [r2, #0]
    54c6:	2a00      	cmp	r2, #0
    54c8:	d102      	bne.n	54d0 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    54ca:	4905      	ldr	r1, [pc, #20]	; (54e0 <_sbrk+0x20>)
    54cc:	4a03      	ldr	r2, [pc, #12]	; (54dc <_sbrk+0x1c>)
    54ce:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    54d0:	4a02      	ldr	r2, [pc, #8]	; (54dc <_sbrk+0x1c>)
    54d2:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    54d4:	18c3      	adds	r3, r0, r3
    54d6:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    54d8:	4770      	bx	lr
    54da:	46c0      	nop			; (mov r8, r8)
    54dc:	2000018c 	.word	0x2000018c
    54e0:	200025f8 	.word	0x200025f8

000054e4 <pow>:
    54e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    54e6:	4646      	mov	r6, r8
    54e8:	4657      	mov	r7, sl
    54ea:	b4c0      	push	{r6, r7}
    54ec:	b08f      	sub	sp, #60	; 0x3c
    54ee:	1c1f      	adds	r7, r3, #0
    54f0:	9002      	str	r0, [sp, #8]
    54f2:	9103      	str	r1, [sp, #12]
    54f4:	1c16      	adds	r6, r2, #0
    54f6:	f000 f9a3 	bl	5840 <__ieee754_pow>
    54fa:	1c04      	adds	r4, r0, #0
    54fc:	1c0d      	adds	r5, r1, #0
    54fe:	4bc8      	ldr	r3, [pc, #800]	; (5820 <pow+0x33c>)
    5500:	9400      	str	r4, [sp, #0]
    5502:	9501      	str	r5, [sp, #4]
    5504:	4698      	mov	r8, r3
    5506:	781b      	ldrb	r3, [r3, #0]
    5508:	b25b      	sxtb	r3, r3
    550a:	3301      	adds	r3, #1
    550c:	d005      	beq.n	551a <pow+0x36>
    550e:	1c30      	adds	r0, r6, #0
    5510:	1c39      	adds	r1, r7, #0
    5512:	f000 ffdf 	bl	64d4 <__fpclassifyd>
    5516:	2800      	cmp	r0, #0
    5518:	d106      	bne.n	5528 <pow+0x44>
    551a:	9800      	ldr	r0, [sp, #0]
    551c:	9901      	ldr	r1, [sp, #4]
    551e:	b00f      	add	sp, #60	; 0x3c
    5520:	bc0c      	pop	{r2, r3}
    5522:	4690      	mov	r8, r2
    5524:	469a      	mov	sl, r3
    5526:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5528:	9802      	ldr	r0, [sp, #8]
    552a:	9903      	ldr	r1, [sp, #12]
    552c:	f000 ffd2 	bl	64d4 <__fpclassifyd>
    5530:	4682      	mov	sl, r0
    5532:	2800      	cmp	r0, #0
    5534:	d131      	bne.n	559a <pow+0xb6>
    5536:	1c30      	adds	r0, r6, #0
    5538:	1c39      	adds	r1, r7, #0
    553a:	2200      	movs	r2, #0
    553c:	2300      	movs	r3, #0
    553e:	f001 fab7 	bl	6ab0 <__aeabi_dcmpeq>
    5542:	2800      	cmp	r0, #0
    5544:	d0e9      	beq.n	551a <pow+0x36>
    5546:	2301      	movs	r3, #1
    5548:	9304      	str	r3, [sp, #16]
    554a:	4bb6      	ldr	r3, [pc, #728]	; (5824 <pow+0x340>)
    554c:	ad04      	add	r5, sp, #16
    554e:	606b      	str	r3, [r5, #4]
    5550:	4653      	mov	r3, sl
    5552:	2200      	movs	r2, #0
    5554:	622b      	str	r3, [r5, #32]
    5556:	9b02      	ldr	r3, [sp, #8]
    5558:	9c03      	ldr	r4, [sp, #12]
    555a:	60ab      	str	r3, [r5, #8]
    555c:	60ec      	str	r4, [r5, #12]
    555e:	4bb2      	ldr	r3, [pc, #712]	; (5828 <pow+0x344>)
    5560:	612e      	str	r6, [r5, #16]
    5562:	616f      	str	r7, [r5, #20]
    5564:	61aa      	str	r2, [r5, #24]
    5566:	61eb      	str	r3, [r5, #28]
    5568:	4643      	mov	r3, r8
    556a:	781b      	ldrb	r3, [r3, #0]
    556c:	b25b      	sxtb	r3, r3
    556e:	1c5a      	adds	r2, r3, #1
    5570:	d00e      	beq.n	5590 <pow+0xac>
    5572:	2b02      	cmp	r3, #2
    5574:	d00c      	beq.n	5590 <pow+0xac>
    5576:	1c28      	adds	r0, r5, #0
    5578:	f000 ffda 	bl	6530 <matherr>
    557c:	2800      	cmp	r0, #0
    557e:	d100      	bne.n	5582 <pow+0x9e>
    5580:	e080      	b.n	5684 <pow+0x1a0>
    5582:	6a2b      	ldr	r3, [r5, #32]
    5584:	2b00      	cmp	r3, #0
    5586:	d003      	beq.n	5590 <pow+0xac>
    5588:	f004 fa22 	bl	99d0 <__errno>
    558c:	6a2b      	ldr	r3, [r5, #32]
    558e:	6003      	str	r3, [r0, #0]
    5590:	69ab      	ldr	r3, [r5, #24]
    5592:	69ec      	ldr	r4, [r5, #28]
    5594:	9300      	str	r3, [sp, #0]
    5596:	9401      	str	r4, [sp, #4]
    5598:	e7bf      	b.n	551a <pow+0x36>
    559a:	9802      	ldr	r0, [sp, #8]
    559c:	9903      	ldr	r1, [sp, #12]
    559e:	2200      	movs	r2, #0
    55a0:	2300      	movs	r3, #0
    55a2:	f001 fa85 	bl	6ab0 <__aeabi_dcmpeq>
    55a6:	2800      	cmp	r0, #0
    55a8:	d022      	beq.n	55f0 <pow+0x10c>
    55aa:	1c30      	adds	r0, r6, #0
    55ac:	1c39      	adds	r1, r7, #0
    55ae:	2200      	movs	r2, #0
    55b0:	2300      	movs	r3, #0
    55b2:	f001 fa7d 	bl	6ab0 <__aeabi_dcmpeq>
    55b6:	1e04      	subs	r4, r0, #0
    55b8:	d02c      	beq.n	5614 <pow+0x130>
    55ba:	2301      	movs	r3, #1
    55bc:	9304      	str	r3, [sp, #16]
    55be:	4b99      	ldr	r3, [pc, #612]	; (5824 <pow+0x340>)
    55c0:	ad04      	add	r5, sp, #16
    55c2:	606b      	str	r3, [r5, #4]
    55c4:	2300      	movs	r3, #0
    55c6:	622b      	str	r3, [r5, #32]
    55c8:	9b02      	ldr	r3, [sp, #8]
    55ca:	9c03      	ldr	r4, [sp, #12]
    55cc:	60ab      	str	r3, [r5, #8]
    55ce:	60ec      	str	r4, [r5, #12]
    55d0:	2300      	movs	r3, #0
    55d2:	2400      	movs	r4, #0
    55d4:	61ab      	str	r3, [r5, #24]
    55d6:	61ec      	str	r4, [r5, #28]
    55d8:	4643      	mov	r3, r8
    55da:	781b      	ldrb	r3, [r3, #0]
    55dc:	612e      	str	r6, [r5, #16]
    55de:	616f      	str	r7, [r5, #20]
    55e0:	b25b      	sxtb	r3, r3
    55e2:	2b00      	cmp	r3, #0
    55e4:	d0c7      	beq.n	5576 <pow+0x92>
    55e6:	2200      	movs	r2, #0
    55e8:	4b8f      	ldr	r3, [pc, #572]	; (5828 <pow+0x344>)
    55ea:	61aa      	str	r2, [r5, #24]
    55ec:	61eb      	str	r3, [r5, #28]
    55ee:	e7cf      	b.n	5590 <pow+0xac>
    55f0:	1c20      	adds	r0, r4, #0
    55f2:	1c29      	adds	r1, r5, #0
    55f4:	f000 ff64 	bl	64c0 <finite>
    55f8:	4682      	mov	sl, r0
    55fa:	2800      	cmp	r0, #0
    55fc:	d047      	beq.n	568e <pow+0x1aa>
    55fe:	1c20      	adds	r0, r4, #0
    5600:	1c29      	adds	r1, r5, #0
    5602:	2200      	movs	r2, #0
    5604:	2300      	movs	r3, #0
    5606:	f001 fa53 	bl	6ab0 <__aeabi_dcmpeq>
    560a:	2800      	cmp	r0, #0
    560c:	d166      	bne.n	56dc <pow+0x1f8>
    560e:	9400      	str	r4, [sp, #0]
    5610:	9501      	str	r5, [sp, #4]
    5612:	e782      	b.n	551a <pow+0x36>
    5614:	1c30      	adds	r0, r6, #0
    5616:	1c39      	adds	r1, r7, #0
    5618:	f000 ff52 	bl	64c0 <finite>
    561c:	2800      	cmp	r0, #0
    561e:	d100      	bne.n	5622 <pow+0x13e>
    5620:	e77b      	b.n	551a <pow+0x36>
    5622:	1c30      	adds	r0, r6, #0
    5624:	1c39      	adds	r1, r7, #0
    5626:	2200      	movs	r2, #0
    5628:	2300      	movs	r3, #0
    562a:	f001 fa47 	bl	6abc <__aeabi_dcmplt>
    562e:	2800      	cmp	r0, #0
    5630:	d100      	bne.n	5634 <pow+0x150>
    5632:	e772      	b.n	551a <pow+0x36>
    5634:	2301      	movs	r3, #1
    5636:	9304      	str	r3, [sp, #16]
    5638:	4b7a      	ldr	r3, [pc, #488]	; (5824 <pow+0x340>)
    563a:	ad04      	add	r5, sp, #16
    563c:	606b      	str	r3, [r5, #4]
    563e:	622c      	str	r4, [r5, #32]
    5640:	9b02      	ldr	r3, [sp, #8]
    5642:	9c03      	ldr	r4, [sp, #12]
    5644:	60ab      	str	r3, [r5, #8]
    5646:	60ec      	str	r4, [r5, #12]
    5648:	4643      	mov	r3, r8
    564a:	781b      	ldrb	r3, [r3, #0]
    564c:	612e      	str	r6, [r5, #16]
    564e:	616f      	str	r7, [r5, #20]
    5650:	2b00      	cmp	r3, #0
    5652:	d175      	bne.n	5740 <pow+0x25c>
    5654:	2300      	movs	r3, #0
    5656:	2400      	movs	r4, #0
    5658:	61ab      	str	r3, [r5, #24]
    565a:	61ec      	str	r4, [r5, #28]
    565c:	1c28      	adds	r0, r5, #0
    565e:	f000 ff67 	bl	6530 <matherr>
    5662:	2800      	cmp	r0, #0
    5664:	d072      	beq.n	574c <pow+0x268>
    5666:	6a2b      	ldr	r3, [r5, #32]
    5668:	2b00      	cmp	r3, #0
    566a:	d091      	beq.n	5590 <pow+0xac>
    566c:	e78c      	b.n	5588 <pow+0xa4>
    566e:	2000      	movs	r0, #0
    5670:	2100      	movs	r1, #0
    5672:	1c02      	adds	r2, r0, #0
    5674:	1c0b      	adds	r3, r1, #0
    5676:	f002 fbf3 	bl	7e60 <__aeabi_ddiv>
    567a:	61a8      	str	r0, [r5, #24]
    567c:	61e9      	str	r1, [r5, #28]
    567e:	2c02      	cmp	r4, #2
    5680:	d000      	beq.n	5684 <pow+0x1a0>
    5682:	e778      	b.n	5576 <pow+0x92>
    5684:	f004 f9a4 	bl	99d0 <__errno>
    5688:	2321      	movs	r3, #33	; 0x21
    568a:	6003      	str	r3, [r0, #0]
    568c:	e779      	b.n	5582 <pow+0x9e>
    568e:	9802      	ldr	r0, [sp, #8]
    5690:	9903      	ldr	r1, [sp, #12]
    5692:	f000 ff15 	bl	64c0 <finite>
    5696:	2800      	cmp	r0, #0
    5698:	d0b1      	beq.n	55fe <pow+0x11a>
    569a:	1c30      	adds	r0, r6, #0
    569c:	1c39      	adds	r1, r7, #0
    569e:	f000 ff0f 	bl	64c0 <finite>
    56a2:	2800      	cmp	r0, #0
    56a4:	d0ab      	beq.n	55fe <pow+0x11a>
    56a6:	1c29      	adds	r1, r5, #0
    56a8:	1c20      	adds	r0, r4, #0
    56aa:	f000 ff13 	bl	64d4 <__fpclassifyd>
    56ae:	ad04      	add	r5, sp, #16
    56b0:	2800      	cmp	r0, #0
    56b2:	d150      	bne.n	5756 <pow+0x272>
    56b4:	2301      	movs	r3, #1
    56b6:	9304      	str	r3, [sp, #16]
    56b8:	4b5a      	ldr	r3, [pc, #360]	; (5824 <pow+0x340>)
    56ba:	6228      	str	r0, [r5, #32]
    56bc:	606b      	str	r3, [r5, #4]
    56be:	9b02      	ldr	r3, [sp, #8]
    56c0:	9c03      	ldr	r4, [sp, #12]
    56c2:	60ab      	str	r3, [r5, #8]
    56c4:	60ec      	str	r4, [r5, #12]
    56c6:	4643      	mov	r3, r8
    56c8:	781c      	ldrb	r4, [r3, #0]
    56ca:	612e      	str	r6, [r5, #16]
    56cc:	616f      	str	r7, [r5, #20]
    56ce:	2c00      	cmp	r4, #0
    56d0:	d1cd      	bne.n	566e <pow+0x18a>
    56d2:	2300      	movs	r3, #0
    56d4:	2400      	movs	r4, #0
    56d6:	61ab      	str	r3, [r5, #24]
    56d8:	61ec      	str	r4, [r5, #28]
    56da:	e74c      	b.n	5576 <pow+0x92>
    56dc:	9802      	ldr	r0, [sp, #8]
    56de:	9903      	ldr	r1, [sp, #12]
    56e0:	f000 feee 	bl	64c0 <finite>
    56e4:	9400      	str	r4, [sp, #0]
    56e6:	9501      	str	r5, [sp, #4]
    56e8:	2800      	cmp	r0, #0
    56ea:	d100      	bne.n	56ee <pow+0x20a>
    56ec:	e715      	b.n	551a <pow+0x36>
    56ee:	1c30      	adds	r0, r6, #0
    56f0:	1c39      	adds	r1, r7, #0
    56f2:	f000 fee5 	bl	64c0 <finite>
    56f6:	9400      	str	r4, [sp, #0]
    56f8:	9501      	str	r5, [sp, #4]
    56fa:	2800      	cmp	r0, #0
    56fc:	d100      	bne.n	5700 <pow+0x21c>
    56fe:	e70c      	b.n	551a <pow+0x36>
    5700:	2304      	movs	r3, #4
    5702:	9304      	str	r3, [sp, #16]
    5704:	4b47      	ldr	r3, [pc, #284]	; (5824 <pow+0x340>)
    5706:	ad04      	add	r5, sp, #16
    5708:	606b      	str	r3, [r5, #4]
    570a:	2300      	movs	r3, #0
    570c:	622b      	str	r3, [r5, #32]
    570e:	9b02      	ldr	r3, [sp, #8]
    5710:	9c03      	ldr	r4, [sp, #12]
    5712:	60ab      	str	r3, [r5, #8]
    5714:	60ec      	str	r4, [r5, #12]
    5716:	2300      	movs	r3, #0
    5718:	2400      	movs	r4, #0
    571a:	61ab      	str	r3, [r5, #24]
    571c:	61ec      	str	r4, [r5, #28]
    571e:	4643      	mov	r3, r8
    5720:	781b      	ldrb	r3, [r3, #0]
    5722:	612e      	str	r6, [r5, #16]
    5724:	616f      	str	r7, [r5, #20]
    5726:	b25b      	sxtb	r3, r3
    5728:	2b02      	cmp	r3, #2
    572a:	d004      	beq.n	5736 <pow+0x252>
    572c:	1c28      	adds	r0, r5, #0
    572e:	f000 feff 	bl	6530 <matherr>
    5732:	2800      	cmp	r0, #0
    5734:	d197      	bne.n	5666 <pow+0x182>
    5736:	f004 f94b 	bl	99d0 <__errno>
    573a:	2322      	movs	r3, #34	; 0x22
    573c:	6003      	str	r3, [r0, #0]
    573e:	e792      	b.n	5666 <pow+0x182>
    5740:	2000      	movs	r0, #0
    5742:	493a      	ldr	r1, [pc, #232]	; (582c <pow+0x348>)
    5744:	61a8      	str	r0, [r5, #24]
    5746:	61e9      	str	r1, [r5, #28]
    5748:	2b02      	cmp	r3, #2
    574a:	d187      	bne.n	565c <pow+0x178>
    574c:	f004 f940 	bl	99d0 <__errno>
    5750:	2321      	movs	r3, #33	; 0x21
    5752:	6003      	str	r3, [r0, #0]
    5754:	e787      	b.n	5666 <pow+0x182>
    5756:	2303      	movs	r3, #3
    5758:	9304      	str	r3, [sp, #16]
    575a:	4b32      	ldr	r3, [pc, #200]	; (5824 <pow+0x340>)
    575c:	612e      	str	r6, [r5, #16]
    575e:	616f      	str	r7, [r5, #20]
    5760:	606b      	str	r3, [r5, #4]
    5762:	4653      	mov	r3, sl
    5764:	622b      	str	r3, [r5, #32]
    5766:	9b02      	ldr	r3, [sp, #8]
    5768:	9c03      	ldr	r4, [sp, #12]
    576a:	60ab      	str	r3, [r5, #8]
    576c:	60ec      	str	r4, [r5, #12]
    576e:	4643      	mov	r3, r8
    5770:	781b      	ldrb	r3, [r3, #0]
    5772:	b25b      	sxtb	r3, r3
    5774:	2b00      	cmp	r3, #0
    5776:	d11c      	bne.n	57b2 <pow+0x2ce>
    5778:	9802      	ldr	r0, [sp, #8]
    577a:	9903      	ldr	r1, [sp, #12]
    577c:	22e0      	movs	r2, #224	; 0xe0
    577e:	4b2c      	ldr	r3, [pc, #176]	; (5830 <pow+0x34c>)
    5780:	0612      	lsls	r2, r2, #24
    5782:	61aa      	str	r2, [r5, #24]
    5784:	61eb      	str	r3, [r5, #28]
    5786:	2200      	movs	r2, #0
    5788:	2300      	movs	r3, #0
    578a:	f001 f997 	bl	6abc <__aeabi_dcmplt>
    578e:	2800      	cmp	r0, #0
    5790:	d130      	bne.n	57f4 <pow+0x310>
    5792:	4643      	mov	r3, r8
    5794:	781b      	ldrb	r3, [r3, #0]
    5796:	b25b      	sxtb	r3, r3
    5798:	2b02      	cmp	r3, #2
    579a:	d005      	beq.n	57a8 <pow+0x2c4>
    579c:	1c28      	adds	r0, r5, #0
    579e:	f000 fec7 	bl	6530 <matherr>
    57a2:	2800      	cmp	r0, #0
    57a4:	d000      	beq.n	57a8 <pow+0x2c4>
    57a6:	e6ec      	b.n	5582 <pow+0x9e>
    57a8:	f004 f912 	bl	99d0 <__errno>
    57ac:	2322      	movs	r3, #34	; 0x22
    57ae:	6003      	str	r3, [r0, #0]
    57b0:	e6e7      	b.n	5582 <pow+0x9e>
    57b2:	2200      	movs	r2, #0
    57b4:	9802      	ldr	r0, [sp, #8]
    57b6:	9903      	ldr	r1, [sp, #12]
    57b8:	4b1e      	ldr	r3, [pc, #120]	; (5834 <pow+0x350>)
    57ba:	61aa      	str	r2, [r5, #24]
    57bc:	61eb      	str	r3, [r5, #28]
    57be:	2200      	movs	r2, #0
    57c0:	2300      	movs	r3, #0
    57c2:	f001 f97b 	bl	6abc <__aeabi_dcmplt>
    57c6:	2800      	cmp	r0, #0
    57c8:	d0e3      	beq.n	5792 <pow+0x2ae>
    57ca:	2200      	movs	r2, #0
    57cc:	4b1a      	ldr	r3, [pc, #104]	; (5838 <pow+0x354>)
    57ce:	1c30      	adds	r0, r6, #0
    57d0:	1c39      	adds	r1, r7, #0
    57d2:	f002 ff83 	bl	86dc <__aeabi_dmul>
    57d6:	1c06      	adds	r6, r0, #0
    57d8:	1c0f      	adds	r7, r1, #0
    57da:	f000 feb1 	bl	6540 <rint>
    57de:	1c32      	adds	r2, r6, #0
    57e0:	1c3b      	adds	r3, r7, #0
    57e2:	f001 f965 	bl	6ab0 <__aeabi_dcmpeq>
    57e6:	2800      	cmp	r0, #0
    57e8:	d1d3      	bne.n	5792 <pow+0x2ae>
    57ea:	2200      	movs	r2, #0
    57ec:	4b0f      	ldr	r3, [pc, #60]	; (582c <pow+0x348>)
    57ee:	61aa      	str	r2, [r5, #24]
    57f0:	61eb      	str	r3, [r5, #28]
    57f2:	e7ce      	b.n	5792 <pow+0x2ae>
    57f4:	2200      	movs	r2, #0
    57f6:	4b10      	ldr	r3, [pc, #64]	; (5838 <pow+0x354>)
    57f8:	1c30      	adds	r0, r6, #0
    57fa:	1c39      	adds	r1, r7, #0
    57fc:	f002 ff6e 	bl	86dc <__aeabi_dmul>
    5800:	1c06      	adds	r6, r0, #0
    5802:	1c0f      	adds	r7, r1, #0
    5804:	f000 fe9c 	bl	6540 <rint>
    5808:	1c32      	adds	r2, r6, #0
    580a:	1c3b      	adds	r3, r7, #0
    580c:	f001 f950 	bl	6ab0 <__aeabi_dcmpeq>
    5810:	2800      	cmp	r0, #0
    5812:	d1be      	bne.n	5792 <pow+0x2ae>
    5814:	22e0      	movs	r2, #224	; 0xe0
    5816:	4b09      	ldr	r3, [pc, #36]	; (583c <pow+0x358>)
    5818:	0612      	lsls	r2, r2, #24
    581a:	61aa      	str	r2, [r5, #24]
    581c:	61eb      	str	r3, [r5, #28]
    581e:	e7b8      	b.n	5792 <pow+0x2ae>
    5820:	200000c5 	.word	0x200000c5
    5824:	0000bd20 	.word	0x0000bd20
    5828:	3ff00000 	.word	0x3ff00000
    582c:	fff00000 	.word	0xfff00000
    5830:	47efffff 	.word	0x47efffff
    5834:	7ff00000 	.word	0x7ff00000
    5838:	3fe00000 	.word	0x3fe00000
    583c:	c7efffff 	.word	0xc7efffff

00005840 <__ieee754_pow>:
    5840:	b5f0      	push	{r4, r5, r6, r7, lr}
    5842:	4656      	mov	r6, sl
    5844:	464d      	mov	r5, r9
    5846:	4644      	mov	r4, r8
    5848:	465f      	mov	r7, fp
    584a:	b4f0      	push	{r4, r5, r6, r7}
    584c:	1c1c      	adds	r4, r3, #0
    584e:	1c13      	adds	r3, r2, #0
    5850:	0067      	lsls	r7, r4, #1
    5852:	b08d      	sub	sp, #52	; 0x34
    5854:	087f      	lsrs	r7, r7, #1
    5856:	9300      	str	r3, [sp, #0]
    5858:	9401      	str	r4, [sp, #4]
    585a:	1c06      	adds	r6, r0, #0
    585c:	1c0d      	adds	r5, r1, #0
    585e:	4680      	mov	r8, r0
    5860:	4689      	mov	r9, r1
    5862:	46a2      	mov	sl, r4
    5864:	433b      	orrs	r3, r7
    5866:	d031      	beq.n	58cc <__ieee754_pow+0x8c>
    5868:	4b61      	ldr	r3, [pc, #388]	; (59f0 <__ieee754_pow+0x1b0>)
    586a:	006c      	lsls	r4, r5, #1
    586c:	0864      	lsrs	r4, r4, #1
    586e:	429c      	cmp	r4, r3
    5870:	dc28      	bgt.n	58c4 <__ieee754_pow+0x84>
    5872:	d025      	beq.n	58c0 <__ieee754_pow+0x80>
    5874:	429f      	cmp	r7, r3
    5876:	dc25      	bgt.n	58c4 <__ieee754_pow+0x84>
    5878:	4b5d      	ldr	r3, [pc, #372]	; (59f0 <__ieee754_pow+0x1b0>)
    587a:	429f      	cmp	r7, r3
    587c:	d100      	bne.n	5880 <__ieee754_pow+0x40>
    587e:	e076      	b.n	596e <__ieee754_pow+0x12e>
    5880:	2300      	movs	r3, #0
    5882:	469b      	mov	fp, r3
    5884:	464b      	mov	r3, r9
    5886:	2b00      	cmp	r3, #0
    5888:	da00      	bge.n	588c <__ieee754_pow+0x4c>
    588a:	e074      	b.n	5976 <__ieee754_pow+0x136>
    588c:	2a00      	cmp	r2, #0
    588e:	d12c      	bne.n	58ea <__ieee754_pow+0xaa>
    5890:	4b57      	ldr	r3, [pc, #348]	; (59f0 <__ieee754_pow+0x1b0>)
    5892:	429f      	cmp	r7, r3
    5894:	d100      	bne.n	5898 <__ieee754_pow+0x58>
    5896:	e08a      	b.n	59ae <__ieee754_pow+0x16e>
    5898:	4b56      	ldr	r3, [pc, #344]	; (59f4 <__ieee754_pow+0x1b4>)
    589a:	429f      	cmp	r7, r3
    589c:	d05f      	beq.n	595e <__ieee754_pow+0x11e>
    589e:	2380      	movs	r3, #128	; 0x80
    58a0:	05db      	lsls	r3, r3, #23
    58a2:	459a      	cmp	sl, r3
    58a4:	d101      	bne.n	58aa <__ieee754_pow+0x6a>
    58a6:	f000 fbd1 	bl	604c <__ieee754_pow+0x80c>
    58aa:	4b53      	ldr	r3, [pc, #332]	; (59f8 <__ieee754_pow+0x1b8>)
    58ac:	459a      	cmp	sl, r3
    58ae:	d11c      	bne.n	58ea <__ieee754_pow+0xaa>
    58b0:	464b      	mov	r3, r9
    58b2:	2b00      	cmp	r3, #0
    58b4:	db19      	blt.n	58ea <__ieee754_pow+0xaa>
    58b6:	1c30      	adds	r0, r6, #0
    58b8:	1c29      	adds	r1, r5, #0
    58ba:	f000 fd07 	bl	62cc <__ieee754_sqrt>
    58be:	e007      	b.n	58d0 <__ieee754_pow+0x90>
    58c0:	2800      	cmp	r0, #0
    58c2:	d00c      	beq.n	58de <__ieee754_pow+0x9e>
    58c4:	4b4d      	ldr	r3, [pc, #308]	; (59fc <__ieee754_pow+0x1bc>)
    58c6:	18e0      	adds	r0, r4, r3
    58c8:	4330      	orrs	r0, r6
    58ca:	d10a      	bne.n	58e2 <__ieee754_pow+0xa2>
    58cc:	2000      	movs	r0, #0
    58ce:	4949      	ldr	r1, [pc, #292]	; (59f4 <__ieee754_pow+0x1b4>)
    58d0:	b00d      	add	sp, #52	; 0x34
    58d2:	bc3c      	pop	{r2, r3, r4, r5}
    58d4:	4690      	mov	r8, r2
    58d6:	4699      	mov	r9, r3
    58d8:	46a2      	mov	sl, r4
    58da:	46ab      	mov	fp, r5
    58dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58de:	42a7      	cmp	r7, r4
    58e0:	ddca      	ble.n	5878 <__ieee754_pow+0x38>
    58e2:	4847      	ldr	r0, [pc, #284]	; (5a00 <__ieee754_pow+0x1c0>)
    58e4:	f000 fe26 	bl	6534 <nan>
    58e8:	e7f2      	b.n	58d0 <__ieee754_pow+0x90>
    58ea:	1c30      	adds	r0, r6, #0
    58ec:	1c29      	adds	r1, r5, #0
    58ee:	f000 fde3 	bl	64b8 <fabs>
    58f2:	1c0b      	adds	r3, r1, #0
    58f4:	4641      	mov	r1, r8
    58f6:	1c02      	adds	r2, r0, #0
    58f8:	2900      	cmp	r1, #0
    58fa:	d01e      	beq.n	593a <__ieee754_pow+0xfa>
    58fc:	0fe9      	lsrs	r1, r5, #31
    58fe:	3901      	subs	r1, #1
    5900:	4688      	mov	r8, r1
    5902:	4659      	mov	r1, fp
    5904:	4640      	mov	r0, r8
    5906:	4301      	orrs	r1, r0
    5908:	d066      	beq.n	59d8 <__ieee754_pow+0x198>
    590a:	493e      	ldr	r1, [pc, #248]	; (5a04 <__ieee754_pow+0x1c4>)
    590c:	428f      	cmp	r7, r1
    590e:	dc00      	bgt.n	5912 <__ieee754_pow+0xd2>
    5910:	e088      	b.n	5a24 <__ieee754_pow+0x1e4>
    5912:	493d      	ldr	r1, [pc, #244]	; (5a08 <__ieee754_pow+0x1c8>)
    5914:	428f      	cmp	r7, r1
    5916:	dc01      	bgt.n	591c <__ieee754_pow+0xdc>
    5918:	f000 fbe0 	bl	60dc <__ieee754_pow+0x89c>
    591c:	4b3b      	ldr	r3, [pc, #236]	; (5a0c <__ieee754_pow+0x1cc>)
    591e:	429c      	cmp	r4, r3
    5920:	dc00      	bgt.n	5924 <__ieee754_pow+0xe4>
    5922:	e382      	b.n	602a <__ieee754_pow+0x7ea>
    5924:	4653      	mov	r3, sl
    5926:	2b00      	cmp	r3, #0
    5928:	dc00      	bgt.n	592c <__ieee754_pow+0xec>
    592a:	e382      	b.n	6032 <__ieee754_pow+0x7f2>
    592c:	4838      	ldr	r0, [pc, #224]	; (5a10 <__ieee754_pow+0x1d0>)
    592e:	4939      	ldr	r1, [pc, #228]	; (5a14 <__ieee754_pow+0x1d4>)
    5930:	1c02      	adds	r2, r0, #0
    5932:	1c0b      	adds	r3, r1, #0
    5934:	f002 fed2 	bl	86dc <__aeabi_dmul>
    5938:	e7ca      	b.n	58d0 <__ieee754_pow+0x90>
    593a:	2c00      	cmp	r4, #0
    593c:	d004      	beq.n	5948 <__ieee754_pow+0x108>
    593e:	482d      	ldr	r0, [pc, #180]	; (59f4 <__ieee754_pow+0x1b4>)
    5940:	00a9      	lsls	r1, r5, #2
    5942:	0889      	lsrs	r1, r1, #2
    5944:	4281      	cmp	r1, r0
    5946:	d1d9      	bne.n	58fc <__ieee754_pow+0xbc>
    5948:	4651      	mov	r1, sl
    594a:	2900      	cmp	r1, #0
    594c:	da00      	bge.n	5950 <__ieee754_pow+0x110>
    594e:	e3bb      	b.n	60c8 <__ieee754_pow+0x888>
    5950:	4649      	mov	r1, r9
    5952:	2900      	cmp	r1, #0
    5954:	da00      	bge.n	5958 <__ieee754_pow+0x118>
    5956:	e36f      	b.n	6038 <__ieee754_pow+0x7f8>
    5958:	1c10      	adds	r0, r2, #0
    595a:	1c19      	adds	r1, r3, #0
    595c:	e7b8      	b.n	58d0 <__ieee754_pow+0x90>
    595e:	4653      	mov	r3, sl
    5960:	2b00      	cmp	r3, #0
    5962:	da01      	bge.n	5968 <__ieee754_pow+0x128>
    5964:	f000 fc20 	bl	61a8 <__ieee754_pow+0x968>
    5968:	1c30      	adds	r0, r6, #0
    596a:	1c29      	adds	r1, r5, #0
    596c:	e7b0      	b.n	58d0 <__ieee754_pow+0x90>
    596e:	2a00      	cmp	r2, #0
    5970:	d100      	bne.n	5974 <__ieee754_pow+0x134>
    5972:	e785      	b.n	5880 <__ieee754_pow+0x40>
    5974:	e7a6      	b.n	58c4 <__ieee754_pow+0x84>
    5976:	4b28      	ldr	r3, [pc, #160]	; (5a18 <__ieee754_pow+0x1d8>)
    5978:	429f      	cmp	r7, r3
    597a:	dc2a      	bgt.n	59d2 <__ieee754_pow+0x192>
    597c:	4b23      	ldr	r3, [pc, #140]	; (5a0c <__ieee754_pow+0x1cc>)
    597e:	429f      	cmp	r7, r3
    5980:	dc00      	bgt.n	5984 <__ieee754_pow+0x144>
    5982:	e783      	b.n	588c <__ieee754_pow+0x4c>
    5984:	4925      	ldr	r1, [pc, #148]	; (5a1c <__ieee754_pow+0x1dc>)
    5986:	1538      	asrs	r0, r7, #20
    5988:	4288      	cmp	r0, r1
    598a:	dc01      	bgt.n	5990 <__ieee754_pow+0x150>
    598c:	f000 fc27 	bl	61de <__ieee754_pow+0x99e>
    5990:	4b23      	ldr	r3, [pc, #140]	; (5a20 <__ieee754_pow+0x1e0>)
    5992:	9900      	ldr	r1, [sp, #0]
    5994:	1a1b      	subs	r3, r3, r0
    5996:	40d9      	lsrs	r1, r3
    5998:	1c08      	adds	r0, r1, #0
    599a:	4098      	lsls	r0, r3
    599c:	4290      	cmp	r0, r2
    599e:	d000      	beq.n	59a2 <__ieee754_pow+0x162>
    59a0:	e774      	b.n	588c <__ieee754_pow+0x4c>
    59a2:	2301      	movs	r3, #1
    59a4:	4019      	ands	r1, r3
    59a6:	3301      	adds	r3, #1
    59a8:	1a5b      	subs	r3, r3, r1
    59aa:	469b      	mov	fp, r3
    59ac:	e76e      	b.n	588c <__ieee754_pow+0x4c>
    59ae:	4b13      	ldr	r3, [pc, #76]	; (59fc <__ieee754_pow+0x1bc>)
    59b0:	18e0      	adds	r0, r4, r3
    59b2:	4306      	orrs	r6, r0
    59b4:	d100      	bne.n	59b8 <__ieee754_pow+0x178>
    59b6:	e789      	b.n	58cc <__ieee754_pow+0x8c>
    59b8:	4b14      	ldr	r3, [pc, #80]	; (5a0c <__ieee754_pow+0x1cc>)
    59ba:	429c      	cmp	r4, r3
    59bc:	dc00      	bgt.n	59c0 <__ieee754_pow+0x180>
    59be:	e375      	b.n	60ac <__ieee754_pow+0x86c>
    59c0:	4653      	mov	r3, sl
    59c2:	2b00      	cmp	r3, #0
    59c4:	da00      	bge.n	59c8 <__ieee754_pow+0x188>
    59c6:	e334      	b.n	6032 <__ieee754_pow+0x7f2>
    59c8:	9b00      	ldr	r3, [sp, #0]
    59ca:	9c01      	ldr	r4, [sp, #4]
    59cc:	1c18      	adds	r0, r3, #0
    59ce:	1c21      	adds	r1, r4, #0
    59d0:	e77e      	b.n	58d0 <__ieee754_pow+0x90>
    59d2:	2302      	movs	r3, #2
    59d4:	469b      	mov	fp, r3
    59d6:	e759      	b.n	588c <__ieee754_pow+0x4c>
    59d8:	1c30      	adds	r0, r6, #0
    59da:	1c29      	adds	r1, r5, #0
    59dc:	1c32      	adds	r2, r6, #0
    59de:	1c2b      	adds	r3, r5, #0
    59e0:	f003 f916 	bl	8c10 <__aeabi_dsub>
    59e4:	1c02      	adds	r2, r0, #0
    59e6:	1c0b      	adds	r3, r1, #0
    59e8:	f002 fa3a 	bl	7e60 <__aeabi_ddiv>
    59ec:	e770      	b.n	58d0 <__ieee754_pow+0x90>
    59ee:	46c0      	nop			; (mov r8, r8)
    59f0:	7ff00000 	.word	0x7ff00000
    59f4:	3ff00000 	.word	0x3ff00000
    59f8:	3fe00000 	.word	0x3fe00000
    59fc:	c0100000 	.word	0xc0100000
    5a00:	0000a88c 	.word	0x0000a88c
    5a04:	41e00000 	.word	0x41e00000
    5a08:	43f00000 	.word	0x43f00000
    5a0c:	3fefffff 	.word	0x3fefffff
    5a10:	8800759c 	.word	0x8800759c
    5a14:	7e37e43c 	.word	0x7e37e43c
    5a18:	433fffff 	.word	0x433fffff
    5a1c:	00000413 	.word	0x00000413
    5a20:	00000433 	.word	0x00000433
    5a24:	49e9      	ldr	r1, [pc, #932]	; (5dcc <__ieee754_pow+0x58c>)
    5a26:	2000      	movs	r0, #0
    5a28:	428c      	cmp	r4, r1
    5a2a:	dc09      	bgt.n	5a40 <__ieee754_pow+0x200>
    5a2c:	1c10      	adds	r0, r2, #0
    5a2e:	1c19      	adds	r1, r3, #0
    5a30:	2200      	movs	r2, #0
    5a32:	4be7      	ldr	r3, [pc, #924]	; (5dd0 <__ieee754_pow+0x590>)
    5a34:	f002 fe52 	bl	86dc <__aeabi_dmul>
    5a38:	1c02      	adds	r2, r0, #0
    5a3a:	2035      	movs	r0, #53	; 0x35
    5a3c:	1c0c      	adds	r4, r1, #0
    5a3e:	4240      	negs	r0, r0
    5a40:	4de4      	ldr	r5, [pc, #912]	; (5dd4 <__ieee754_pow+0x594>)
    5a42:	1521      	asrs	r1, r4, #20
    5a44:	46ac      	mov	ip, r5
    5a46:	4461      	add	r1, ip
    5a48:	468a      	mov	sl, r1
    5a4a:	0324      	lsls	r4, r4, #12
    5a4c:	4de2      	ldr	r5, [pc, #904]	; (5dd8 <__ieee754_pow+0x598>)
    5a4e:	49e3      	ldr	r1, [pc, #908]	; (5ddc <__ieee754_pow+0x59c>)
    5a50:	0b24      	lsrs	r4, r4, #12
    5a52:	4482      	add	sl, r0
    5a54:	4325      	orrs	r5, r4
    5a56:	428c      	cmp	r4, r1
    5a58:	dc00      	bgt.n	5a5c <__ieee754_pow+0x21c>
    5a5a:	e33c      	b.n	60d6 <__ieee754_pow+0x896>
    5a5c:	49e0      	ldr	r1, [pc, #896]	; (5de0 <__ieee754_pow+0x5a0>)
    5a5e:	428c      	cmp	r4, r1
    5a60:	dc01      	bgt.n	5a66 <__ieee754_pow+0x226>
    5a62:	f000 fc21 	bl	62a8 <__ieee754_pow+0xa68>
    5a66:	2101      	movs	r1, #1
    5a68:	468c      	mov	ip, r1
    5a6a:	49de      	ldr	r1, [pc, #888]	; (5de4 <__ieee754_pow+0x5a4>)
    5a6c:	44e2      	add	sl, ip
    5a6e:	468c      	mov	ip, r1
    5a70:	2400      	movs	r4, #0
    5a72:	2100      	movs	r1, #0
    5a74:	4465      	add	r5, ip
    5a76:	00cb      	lsls	r3, r1, #3
    5a78:	4699      	mov	r9, r3
    5a7a:	1c16      	adds	r6, r2, #0
    5a7c:	1c2f      	adds	r7, r5, #0
    5a7e:	4bda      	ldr	r3, [pc, #872]	; (5de8 <__ieee754_pow+0x5a8>)
    5a80:	1c30      	adds	r0, r6, #0
    5a82:	444b      	add	r3, r9
    5a84:	681a      	ldr	r2, [r3, #0]
    5a86:	685b      	ldr	r3, [r3, #4]
    5a88:	1c29      	adds	r1, r5, #0
    5a8a:	9606      	str	r6, [sp, #24]
    5a8c:	9707      	str	r7, [sp, #28]
    5a8e:	9208      	str	r2, [sp, #32]
    5a90:	9309      	str	r3, [sp, #36]	; 0x24
    5a92:	f003 f8bd 	bl	8c10 <__aeabi_dsub>
    5a96:	9a08      	ldr	r2, [sp, #32]
    5a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5a9a:	1c06      	adds	r6, r0, #0
    5a9c:	1c0f      	adds	r7, r1, #0
    5a9e:	9806      	ldr	r0, [sp, #24]
    5aa0:	9907      	ldr	r1, [sp, #28]
    5aa2:	f001 feb5 	bl	7810 <__aeabi_dadd>
    5aa6:	1c02      	adds	r2, r0, #0
    5aa8:	1c0b      	adds	r3, r1, #0
    5aaa:	2000      	movs	r0, #0
    5aac:	49ca      	ldr	r1, [pc, #808]	; (5dd8 <__ieee754_pow+0x598>)
    5aae:	f002 f9d7 	bl	7e60 <__aeabi_ddiv>
    5ab2:	1c02      	adds	r2, r0, #0
    5ab4:	1c0b      	adds	r3, r1, #0
    5ab6:	1c30      	adds	r0, r6, #0
    5ab8:	1c39      	adds	r1, r7, #0
    5aba:	920a      	str	r2, [sp, #40]	; 0x28
    5abc:	930b      	str	r3, [sp, #44]	; 0x2c
    5abe:	f002 fe0d 	bl	86dc <__aeabi_dmul>
    5ac2:	1c0a      	adds	r2, r1, #0
    5ac4:	1c01      	adds	r1, r0, #0
    5ac6:	1c13      	adds	r3, r2, #0
    5ac8:	9104      	str	r1, [sp, #16]
    5aca:	9205      	str	r2, [sp, #20]
    5acc:	2200      	movs	r2, #0
    5ace:	9202      	str	r2, [sp, #8]
    5ad0:	9303      	str	r3, [sp, #12]
    5ad2:	2380      	movs	r3, #128	; 0x80
    5ad4:	106d      	asrs	r5, r5, #1
    5ad6:	059b      	lsls	r3, r3, #22
    5ad8:	431d      	orrs	r5, r3
    5ada:	2380      	movs	r3, #128	; 0x80
    5adc:	2000      	movs	r0, #0
    5ade:	031b      	lsls	r3, r3, #12
    5ae0:	18eb      	adds	r3, r5, r3
    5ae2:	1919      	adds	r1, r3, r4
    5ae4:	1c0d      	adds	r5, r1, #0
    5ae6:	1c04      	adds	r4, r0, #0
    5ae8:	9802      	ldr	r0, [sp, #8]
    5aea:	9903      	ldr	r1, [sp, #12]
    5aec:	1c22      	adds	r2, r4, #0
    5aee:	1c2b      	adds	r3, r5, #0
    5af0:	f002 fdf4 	bl	86dc <__aeabi_dmul>
    5af4:	1c02      	adds	r2, r0, #0
    5af6:	1c0b      	adds	r3, r1, #0
    5af8:	1c30      	adds	r0, r6, #0
    5afa:	1c39      	adds	r1, r7, #0
    5afc:	f003 f888 	bl	8c10 <__aeabi_dsub>
    5b00:	9a08      	ldr	r2, [sp, #32]
    5b02:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5b04:	1c06      	adds	r6, r0, #0
    5b06:	1c0f      	adds	r7, r1, #0
    5b08:	1c20      	adds	r0, r4, #0
    5b0a:	1c29      	adds	r1, r5, #0
    5b0c:	f003 f880 	bl	8c10 <__aeabi_dsub>
    5b10:	1c02      	adds	r2, r0, #0
    5b12:	1c0b      	adds	r3, r1, #0
    5b14:	9806      	ldr	r0, [sp, #24]
    5b16:	9907      	ldr	r1, [sp, #28]
    5b18:	f003 f87a 	bl	8c10 <__aeabi_dsub>
    5b1c:	1c02      	adds	r2, r0, #0
    5b1e:	1c0b      	adds	r3, r1, #0
    5b20:	9802      	ldr	r0, [sp, #8]
    5b22:	9903      	ldr	r1, [sp, #12]
    5b24:	f002 fdda 	bl	86dc <__aeabi_dmul>
    5b28:	1c02      	adds	r2, r0, #0
    5b2a:	1c0b      	adds	r3, r1, #0
    5b2c:	1c30      	adds	r0, r6, #0
    5b2e:	1c39      	adds	r1, r7, #0
    5b30:	f003 f86e 	bl	8c10 <__aeabi_dsub>
    5b34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5b36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5b38:	f002 fdd0 	bl	86dc <__aeabi_dmul>
    5b3c:	9a04      	ldr	r2, [sp, #16]
    5b3e:	9b05      	ldr	r3, [sp, #20]
    5b40:	9006      	str	r0, [sp, #24]
    5b42:	9107      	str	r1, [sp, #28]
    5b44:	1c10      	adds	r0, r2, #0
    5b46:	1c19      	adds	r1, r3, #0
    5b48:	f002 fdc8 	bl	86dc <__aeabi_dmul>
    5b4c:	1c04      	adds	r4, r0, #0
    5b4e:	1c0d      	adds	r5, r1, #0
    5b50:	1c22      	adds	r2, r4, #0
    5b52:	1c2b      	adds	r3, r5, #0
    5b54:	f002 fdc2 	bl	86dc <__aeabi_dmul>
    5b58:	4aa4      	ldr	r2, [pc, #656]	; (5dec <__ieee754_pow+0x5ac>)
    5b5a:	1c06      	adds	r6, r0, #0
    5b5c:	1c0f      	adds	r7, r1, #0
    5b5e:	1c20      	adds	r0, r4, #0
    5b60:	1c29      	adds	r1, r5, #0
    5b62:	4ba3      	ldr	r3, [pc, #652]	; (5df0 <__ieee754_pow+0x5b0>)
    5b64:	f002 fdba 	bl	86dc <__aeabi_dmul>
    5b68:	4aa2      	ldr	r2, [pc, #648]	; (5df4 <__ieee754_pow+0x5b4>)
    5b6a:	4ba3      	ldr	r3, [pc, #652]	; (5df8 <__ieee754_pow+0x5b8>)
    5b6c:	f001 fe50 	bl	7810 <__aeabi_dadd>
    5b70:	1c22      	adds	r2, r4, #0
    5b72:	1c2b      	adds	r3, r5, #0
    5b74:	f002 fdb2 	bl	86dc <__aeabi_dmul>
    5b78:	4aa0      	ldr	r2, [pc, #640]	; (5dfc <__ieee754_pow+0x5bc>)
    5b7a:	4ba1      	ldr	r3, [pc, #644]	; (5e00 <__ieee754_pow+0x5c0>)
    5b7c:	f001 fe48 	bl	7810 <__aeabi_dadd>
    5b80:	1c22      	adds	r2, r4, #0
    5b82:	1c2b      	adds	r3, r5, #0
    5b84:	f002 fdaa 	bl	86dc <__aeabi_dmul>
    5b88:	4a9e      	ldr	r2, [pc, #632]	; (5e04 <__ieee754_pow+0x5c4>)
    5b8a:	4b9f      	ldr	r3, [pc, #636]	; (5e08 <__ieee754_pow+0x5c8>)
    5b8c:	f001 fe40 	bl	7810 <__aeabi_dadd>
    5b90:	1c22      	adds	r2, r4, #0
    5b92:	1c2b      	adds	r3, r5, #0
    5b94:	f002 fda2 	bl	86dc <__aeabi_dmul>
    5b98:	4a9c      	ldr	r2, [pc, #624]	; (5e0c <__ieee754_pow+0x5cc>)
    5b9a:	4b9d      	ldr	r3, [pc, #628]	; (5e10 <__ieee754_pow+0x5d0>)
    5b9c:	f001 fe38 	bl	7810 <__aeabi_dadd>
    5ba0:	1c22      	adds	r2, r4, #0
    5ba2:	1c2b      	adds	r3, r5, #0
    5ba4:	f002 fd9a 	bl	86dc <__aeabi_dmul>
    5ba8:	4a9a      	ldr	r2, [pc, #616]	; (5e14 <__ieee754_pow+0x5d4>)
    5baa:	4b9b      	ldr	r3, [pc, #620]	; (5e18 <__ieee754_pow+0x5d8>)
    5bac:	f001 fe30 	bl	7810 <__aeabi_dadd>
    5bb0:	1c02      	adds	r2, r0, #0
    5bb2:	1c0b      	adds	r3, r1, #0
    5bb4:	1c30      	adds	r0, r6, #0
    5bb6:	1c39      	adds	r1, r7, #0
    5bb8:	f002 fd90 	bl	86dc <__aeabi_dmul>
    5bbc:	9a04      	ldr	r2, [sp, #16]
    5bbe:	9b05      	ldr	r3, [sp, #20]
    5bc0:	1c04      	adds	r4, r0, #0
    5bc2:	1c0d      	adds	r5, r1, #0
    5bc4:	9802      	ldr	r0, [sp, #8]
    5bc6:	9903      	ldr	r1, [sp, #12]
    5bc8:	f001 fe22 	bl	7810 <__aeabi_dadd>
    5bcc:	9a06      	ldr	r2, [sp, #24]
    5bce:	9b07      	ldr	r3, [sp, #28]
    5bd0:	f002 fd84 	bl	86dc <__aeabi_dmul>
    5bd4:	1c22      	adds	r2, r4, #0
    5bd6:	1c2b      	adds	r3, r5, #0
    5bd8:	f001 fe1a 	bl	7810 <__aeabi_dadd>
    5bdc:	9b02      	ldr	r3, [sp, #8]
    5bde:	9c03      	ldr	r4, [sp, #12]
    5be0:	1c06      	adds	r6, r0, #0
    5be2:	1c0f      	adds	r7, r1, #0
    5be4:	1c1a      	adds	r2, r3, #0
    5be6:	1c18      	adds	r0, r3, #0
    5be8:	1c21      	adds	r1, r4, #0
    5bea:	1c23      	adds	r3, r4, #0
    5bec:	f002 fd76 	bl	86dc <__aeabi_dmul>
    5bf0:	1c0a      	adds	r2, r1, #0
    5bf2:	1c01      	adds	r1, r0, #0
    5bf4:	4b89      	ldr	r3, [pc, #548]	; (5e1c <__ieee754_pow+0x5dc>)
    5bf6:	9108      	str	r1, [sp, #32]
    5bf8:	9209      	str	r2, [sp, #36]	; 0x24
    5bfa:	1c11      	adds	r1, r2, #0
    5bfc:	2200      	movs	r2, #0
    5bfe:	f001 fe07 	bl	7810 <__aeabi_dadd>
    5c02:	1c32      	adds	r2, r6, #0
    5c04:	1c3b      	adds	r3, r7, #0
    5c06:	f001 fe03 	bl	7810 <__aeabi_dadd>
    5c0a:	2400      	movs	r4, #0
    5c0c:	1c0d      	adds	r5, r1, #0
    5c0e:	9802      	ldr	r0, [sp, #8]
    5c10:	9903      	ldr	r1, [sp, #12]
    5c12:	1c22      	adds	r2, r4, #0
    5c14:	1c2b      	adds	r3, r5, #0
    5c16:	f002 fd61 	bl	86dc <__aeabi_dmul>
    5c1a:	1c22      	adds	r2, r4, #0
    5c1c:	1c2b      	adds	r3, r5, #0
    5c1e:	9002      	str	r0, [sp, #8]
    5c20:	9103      	str	r1, [sp, #12]
    5c22:	9806      	ldr	r0, [sp, #24]
    5c24:	9907      	ldr	r1, [sp, #28]
    5c26:	f002 fd59 	bl	86dc <__aeabi_dmul>
    5c2a:	2200      	movs	r2, #0
    5c2c:	9006      	str	r0, [sp, #24]
    5c2e:	9107      	str	r1, [sp, #28]
    5c30:	4b7a      	ldr	r3, [pc, #488]	; (5e1c <__ieee754_pow+0x5dc>)
    5c32:	1c20      	adds	r0, r4, #0
    5c34:	1c29      	adds	r1, r5, #0
    5c36:	f002 ffeb 	bl	8c10 <__aeabi_dsub>
    5c3a:	9a08      	ldr	r2, [sp, #32]
    5c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c3e:	f002 ffe7 	bl	8c10 <__aeabi_dsub>
    5c42:	1c02      	adds	r2, r0, #0
    5c44:	1c0b      	adds	r3, r1, #0
    5c46:	1c30      	adds	r0, r6, #0
    5c48:	1c39      	adds	r1, r7, #0
    5c4a:	f002 ffe1 	bl	8c10 <__aeabi_dsub>
    5c4e:	9a04      	ldr	r2, [sp, #16]
    5c50:	9b05      	ldr	r3, [sp, #20]
    5c52:	f002 fd43 	bl	86dc <__aeabi_dmul>
    5c56:	1c02      	adds	r2, r0, #0
    5c58:	1c0b      	adds	r3, r1, #0
    5c5a:	9806      	ldr	r0, [sp, #24]
    5c5c:	9907      	ldr	r1, [sp, #28]
    5c5e:	f001 fdd7 	bl	7810 <__aeabi_dadd>
    5c62:	1c06      	adds	r6, r0, #0
    5c64:	1c0f      	adds	r7, r1, #0
    5c66:	9802      	ldr	r0, [sp, #8]
    5c68:	9903      	ldr	r1, [sp, #12]
    5c6a:	1c32      	adds	r2, r6, #0
    5c6c:	1c3b      	adds	r3, r7, #0
    5c6e:	f001 fdcf 	bl	7810 <__aeabi_dadd>
    5c72:	2400      	movs	r4, #0
    5c74:	22e0      	movs	r2, #224	; 0xe0
    5c76:	1c20      	adds	r0, r4, #0
    5c78:	0612      	lsls	r2, r2, #24
    5c7a:	4b69      	ldr	r3, [pc, #420]	; (5e20 <__ieee754_pow+0x5e0>)
    5c7c:	1c0d      	adds	r5, r1, #0
    5c7e:	f002 fd2d 	bl	86dc <__aeabi_dmul>
    5c82:	4a68      	ldr	r2, [pc, #416]	; (5e24 <__ieee754_pow+0x5e4>)
    5c84:	9006      	str	r0, [sp, #24]
    5c86:	9107      	str	r1, [sp, #28]
    5c88:	4b67      	ldr	r3, [pc, #412]	; (5e28 <__ieee754_pow+0x5e8>)
    5c8a:	1c20      	adds	r0, r4, #0
    5c8c:	1c29      	adds	r1, r5, #0
    5c8e:	f002 fd25 	bl	86dc <__aeabi_dmul>
    5c92:	9a02      	ldr	r2, [sp, #8]
    5c94:	9b03      	ldr	r3, [sp, #12]
    5c96:	9004      	str	r0, [sp, #16]
    5c98:	9105      	str	r1, [sp, #20]
    5c9a:	1c20      	adds	r0, r4, #0
    5c9c:	1c29      	adds	r1, r5, #0
    5c9e:	f002 ffb7 	bl	8c10 <__aeabi_dsub>
    5ca2:	1c02      	adds	r2, r0, #0
    5ca4:	1c0b      	adds	r3, r1, #0
    5ca6:	1c30      	adds	r0, r6, #0
    5ca8:	1c39      	adds	r1, r7, #0
    5caa:	f002 ffb1 	bl	8c10 <__aeabi_dsub>
    5cae:	4a5f      	ldr	r2, [pc, #380]	; (5e2c <__ieee754_pow+0x5ec>)
    5cb0:	4b5b      	ldr	r3, [pc, #364]	; (5e20 <__ieee754_pow+0x5e0>)
    5cb2:	f002 fd13 	bl	86dc <__aeabi_dmul>
    5cb6:	1c02      	adds	r2, r0, #0
    5cb8:	1c0b      	adds	r3, r1, #0
    5cba:	9804      	ldr	r0, [sp, #16]
    5cbc:	9905      	ldr	r1, [sp, #20]
    5cbe:	f001 fda7 	bl	7810 <__aeabi_dadd>
    5cc2:	4b5b      	ldr	r3, [pc, #364]	; (5e30 <__ieee754_pow+0x5f0>)
    5cc4:	444b      	add	r3, r9
    5cc6:	681a      	ldr	r2, [r3, #0]
    5cc8:	685b      	ldr	r3, [r3, #4]
    5cca:	f001 fda1 	bl	7810 <__aeabi_dadd>
    5cce:	1c06      	adds	r6, r0, #0
    5cd0:	4650      	mov	r0, sl
    5cd2:	1c0f      	adds	r7, r1, #0
    5cd4:	f003 fb4c 	bl	9370 <__aeabi_i2d>
    5cd8:	1c04      	adds	r4, r0, #0
    5cda:	1c0d      	adds	r5, r1, #0
    5cdc:	9806      	ldr	r0, [sp, #24]
    5cde:	9907      	ldr	r1, [sp, #28]
    5ce0:	4b54      	ldr	r3, [pc, #336]	; (5e34 <__ieee754_pow+0x5f4>)
    5ce2:	444b      	add	r3, r9
    5ce4:	681a      	ldr	r2, [r3, #0]
    5ce6:	685b      	ldr	r3, [r3, #4]
    5ce8:	9204      	str	r2, [sp, #16]
    5cea:	9305      	str	r3, [sp, #20]
    5cec:	1c32      	adds	r2, r6, #0
    5cee:	1c3b      	adds	r3, r7, #0
    5cf0:	f001 fd8e 	bl	7810 <__aeabi_dadd>
    5cf4:	9a04      	ldr	r2, [sp, #16]
    5cf6:	9b05      	ldr	r3, [sp, #20]
    5cf8:	f001 fd8a 	bl	7810 <__aeabi_dadd>
    5cfc:	1c22      	adds	r2, r4, #0
    5cfe:	1c2b      	adds	r3, r5, #0
    5d00:	f001 fd86 	bl	7810 <__aeabi_dadd>
    5d04:	2000      	movs	r0, #0
    5d06:	1c22      	adds	r2, r4, #0
    5d08:	1c2b      	adds	r3, r5, #0
    5d0a:	9002      	str	r0, [sp, #8]
    5d0c:	9103      	str	r1, [sp, #12]
    5d0e:	f002 ff7f 	bl	8c10 <__aeabi_dsub>
    5d12:	9a04      	ldr	r2, [sp, #16]
    5d14:	9b05      	ldr	r3, [sp, #20]
    5d16:	f002 ff7b 	bl	8c10 <__aeabi_dsub>
    5d1a:	9a06      	ldr	r2, [sp, #24]
    5d1c:	9b07      	ldr	r3, [sp, #28]
    5d1e:	f002 ff77 	bl	8c10 <__aeabi_dsub>
    5d22:	1c02      	adds	r2, r0, #0
    5d24:	1c0b      	adds	r3, r1, #0
    5d26:	1c30      	adds	r0, r6, #0
    5d28:	1c39      	adds	r1, r7, #0
    5d2a:	f002 ff71 	bl	8c10 <__aeabi_dsub>
    5d2e:	9004      	str	r0, [sp, #16]
    5d30:	9105      	str	r1, [sp, #20]
    5d32:	465b      	mov	r3, fp
    5d34:	4642      	mov	r2, r8
    5d36:	3b01      	subs	r3, #1
    5d38:	4313      	orrs	r3, r2
    5d3a:	d000      	beq.n	5d3e <__ieee754_pow+0x4fe>
    5d3c:	e1b1      	b.n	60a2 <__ieee754_pow+0x862>
    5d3e:	2300      	movs	r3, #0
    5d40:	4c3d      	ldr	r4, [pc, #244]	; (5e38 <__ieee754_pow+0x5f8>)
    5d42:	9306      	str	r3, [sp, #24]
    5d44:	9407      	str	r4, [sp, #28]
    5d46:	9b00      	ldr	r3, [sp, #0]
    5d48:	9c01      	ldr	r4, [sp, #4]
    5d4a:	2600      	movs	r6, #0
    5d4c:	1c18      	adds	r0, r3, #0
    5d4e:	1c21      	adds	r1, r4, #0
    5d50:	1c23      	adds	r3, r4, #0
    5d52:	1c32      	adds	r2, r6, #0
    5d54:	f002 ff5c 	bl	8c10 <__aeabi_dsub>
    5d58:	9a02      	ldr	r2, [sp, #8]
    5d5a:	9b03      	ldr	r3, [sp, #12]
    5d5c:	f002 fcbe 	bl	86dc <__aeabi_dmul>
    5d60:	9a04      	ldr	r2, [sp, #16]
    5d62:	9b05      	ldr	r3, [sp, #20]
    5d64:	1c0d      	adds	r5, r1, #0
    5d66:	1c27      	adds	r7, r4, #0
    5d68:	1c04      	adds	r4, r0, #0
    5d6a:	9800      	ldr	r0, [sp, #0]
    5d6c:	9901      	ldr	r1, [sp, #4]
    5d6e:	f002 fcb5 	bl	86dc <__aeabi_dmul>
    5d72:	1c02      	adds	r2, r0, #0
    5d74:	1c0b      	adds	r3, r1, #0
    5d76:	1c20      	adds	r0, r4, #0
    5d78:	1c29      	adds	r1, r5, #0
    5d7a:	f001 fd49 	bl	7810 <__aeabi_dadd>
    5d7e:	9a02      	ldr	r2, [sp, #8]
    5d80:	9b03      	ldr	r3, [sp, #12]
    5d82:	9000      	str	r0, [sp, #0]
    5d84:	9101      	str	r1, [sp, #4]
    5d86:	1c30      	adds	r0, r6, #0
    5d88:	1c39      	adds	r1, r7, #0
    5d8a:	f002 fca7 	bl	86dc <__aeabi_dmul>
    5d8e:	1c04      	adds	r4, r0, #0
    5d90:	1c0d      	adds	r5, r1, #0
    5d92:	9800      	ldr	r0, [sp, #0]
    5d94:	9901      	ldr	r1, [sp, #4]
    5d96:	1c2b      	adds	r3, r5, #0
    5d98:	1c22      	adds	r2, r4, #0
    5d9a:	f001 fd39 	bl	7810 <__aeabi_dadd>
    5d9e:	4b27      	ldr	r3, [pc, #156]	; (5e3c <__ieee754_pow+0x5fc>)
    5da0:	4682      	mov	sl, r0
    5da2:	4689      	mov	r9, r1
    5da4:	4299      	cmp	r1, r3
    5da6:	dc00      	bgt.n	5daa <__ieee754_pow+0x56a>
    5da8:	e158      	b.n	605c <__ieee754_pow+0x81c>
    5daa:	4b25      	ldr	r3, [pc, #148]	; (5e40 <__ieee754_pow+0x600>)
    5dac:	444b      	add	r3, r9
    5dae:	4303      	orrs	r3, r0
    5db0:	d000      	beq.n	5db4 <__ieee754_pow+0x574>
    5db2:	e201      	b.n	61b8 <__ieee754_pow+0x978>
    5db4:	9800      	ldr	r0, [sp, #0]
    5db6:	9901      	ldr	r1, [sp, #4]
    5db8:	4a22      	ldr	r2, [pc, #136]	; (5e44 <__ieee754_pow+0x604>)
    5dba:	4b23      	ldr	r3, [pc, #140]	; (5e48 <__ieee754_pow+0x608>)
    5dbc:	f001 fd28 	bl	7810 <__aeabi_dadd>
    5dc0:	1c22      	adds	r2, r4, #0
    5dc2:	1c06      	adds	r6, r0, #0
    5dc4:	1c0f      	adds	r7, r1, #0
    5dc6:	1c2b      	adds	r3, r5, #0
    5dc8:	e040      	b.n	5e4c <__ieee754_pow+0x60c>
    5dca:	46c0      	nop			; (mov r8, r8)
    5dcc:	000fffff 	.word	0x000fffff
    5dd0:	43400000 	.word	0x43400000
    5dd4:	fffffc01 	.word	0xfffffc01
    5dd8:	3ff00000 	.word	0x3ff00000
    5ddc:	0003988e 	.word	0x0003988e
    5de0:	000bb679 	.word	0x000bb679
    5de4:	fff00000 	.word	0xfff00000
    5de8:	0000bd48 	.word	0x0000bd48
    5dec:	4a454eef 	.word	0x4a454eef
    5df0:	3fca7e28 	.word	0x3fca7e28
    5df4:	93c9db65 	.word	0x93c9db65
    5df8:	3fcd864a 	.word	0x3fcd864a
    5dfc:	a91d4101 	.word	0xa91d4101
    5e00:	3fd17460 	.word	0x3fd17460
    5e04:	518f264d 	.word	0x518f264d
    5e08:	3fd55555 	.word	0x3fd55555
    5e0c:	db6fabff 	.word	0xdb6fabff
    5e10:	3fdb6db6 	.word	0x3fdb6db6
    5e14:	33333303 	.word	0x33333303
    5e18:	3fe33333 	.word	0x3fe33333
    5e1c:	40080000 	.word	0x40080000
    5e20:	3feec709 	.word	0x3feec709
    5e24:	145b01f5 	.word	0x145b01f5
    5e28:	be3e2fe0 	.word	0xbe3e2fe0
    5e2c:	dc3a03fd 	.word	0xdc3a03fd
    5e30:	0000bd38 	.word	0x0000bd38
    5e34:	0000bd28 	.word	0x0000bd28
    5e38:	bff00000 	.word	0xbff00000
    5e3c:	408fffff 	.word	0x408fffff
    5e40:	bf700000 	.word	0xbf700000
    5e44:	652b82fe 	.word	0x652b82fe
    5e48:	3c971547 	.word	0x3c971547
    5e4c:	4650      	mov	r0, sl
    5e4e:	4649      	mov	r1, r9
    5e50:	f002 fede 	bl	8c10 <__aeabi_dsub>
    5e54:	1c02      	adds	r2, r0, #0
    5e56:	1c0b      	adds	r3, r1, #0
    5e58:	1c30      	adds	r0, r6, #0
    5e5a:	1c39      	adds	r1, r7, #0
    5e5c:	f000 fe42 	bl	6ae4 <__aeabi_dcmpgt>
    5e60:	464e      	mov	r6, r9
    5e62:	2800      	cmp	r0, #0
    5e64:	d000      	beq.n	5e68 <__ieee754_pow+0x628>
    5e66:	e1a7      	b.n	61b8 <__ieee754_pow+0x978>
    5e68:	4be7      	ldr	r3, [pc, #924]	; (6208 <__ieee754_pow+0x9c8>)
    5e6a:	1536      	asrs	r6, r6, #20
    5e6c:	18f1      	adds	r1, r6, r3
    5e6e:	2380      	movs	r3, #128	; 0x80
    5e70:	035b      	lsls	r3, r3, #13
    5e72:	4698      	mov	r8, r3
    5e74:	410b      	asrs	r3, r1
    5e76:	1c19      	adds	r1, r3, #0
    5e78:	48e4      	ldr	r0, [pc, #912]	; (620c <__ieee754_pow+0x9cc>)
    5e7a:	4449      	add	r1, r9
    5e7c:	4684      	mov	ip, r0
    5e7e:	004f      	lsls	r7, r1, #1
    5e80:	0d7f      	lsrs	r7, r7, #21
    5e82:	44bc      	add	ip, r7
    5e84:	4666      	mov	r6, ip
    5e86:	48e2      	ldr	r0, [pc, #904]	; (6210 <__ieee754_pow+0x9d0>)
    5e88:	2200      	movs	r2, #0
    5e8a:	4130      	asrs	r0, r6
    5e8c:	1c0e      	adds	r6, r1, #0
    5e8e:	4386      	bics	r6, r0
    5e90:	4640      	mov	r0, r8
    5e92:	0309      	lsls	r1, r1, #12
    5e94:	0b09      	lsrs	r1, r1, #12
    5e96:	4308      	orrs	r0, r1
    5e98:	4649      	mov	r1, r9
    5e9a:	1c33      	adds	r3, r6, #0
    5e9c:	0fce      	lsrs	r6, r1, #31
    5e9e:	49dd      	ldr	r1, [pc, #884]	; (6214 <__ieee754_pow+0x9d4>)
    5ea0:	1bc9      	subs	r1, r1, r7
    5ea2:	4108      	asrs	r0, r1
    5ea4:	1c01      	adds	r1, r0, #0
    5ea6:	4270      	negs	r0, r6
    5ea8:	4041      	eors	r1, r0
    5eaa:	4689      	mov	r9, r1
    5eac:	1c20      	adds	r0, r4, #0
    5eae:	1c29      	adds	r1, r5, #0
    5eb0:	f002 feae 	bl	8c10 <__aeabi_dsub>
    5eb4:	1c04      	adds	r4, r0, #0
    5eb6:	1c0d      	adds	r5, r1, #0
    5eb8:	9800      	ldr	r0, [sp, #0]
    5eba:	9901      	ldr	r1, [sp, #4]
    5ebc:	1c2b      	adds	r3, r5, #0
    5ebe:	44b1      	add	r9, r6
    5ec0:	1c22      	adds	r2, r4, #0
    5ec2:	f001 fca5 	bl	7810 <__aeabi_dadd>
    5ec6:	464b      	mov	r3, r9
    5ec8:	051b      	lsls	r3, r3, #20
    5eca:	4698      	mov	r8, r3
    5ecc:	2000      	movs	r0, #0
    5ece:	2200      	movs	r2, #0
    5ed0:	4bd1      	ldr	r3, [pc, #836]	; (6218 <__ieee754_pow+0x9d8>)
    5ed2:	1c06      	adds	r6, r0, #0
    5ed4:	1c0f      	adds	r7, r1, #0
    5ed6:	f002 fc01 	bl	86dc <__aeabi_dmul>
    5eda:	1c22      	adds	r2, r4, #0
    5edc:	9002      	str	r0, [sp, #8]
    5ede:	9103      	str	r1, [sp, #12]
    5ee0:	1c2b      	adds	r3, r5, #0
    5ee2:	1c30      	adds	r0, r6, #0
    5ee4:	1c39      	adds	r1, r7, #0
    5ee6:	f002 fe93 	bl	8c10 <__aeabi_dsub>
    5eea:	1c02      	adds	r2, r0, #0
    5eec:	1c0b      	adds	r3, r1, #0
    5eee:	9800      	ldr	r0, [sp, #0]
    5ef0:	9901      	ldr	r1, [sp, #4]
    5ef2:	f002 fe8d 	bl	8c10 <__aeabi_dsub>
    5ef6:	4ac9      	ldr	r2, [pc, #804]	; (621c <__ieee754_pow+0x9dc>)
    5ef8:	4bc9      	ldr	r3, [pc, #804]	; (6220 <__ieee754_pow+0x9e0>)
    5efa:	f002 fbef 	bl	86dc <__aeabi_dmul>
    5efe:	4ac9      	ldr	r2, [pc, #804]	; (6224 <__ieee754_pow+0x9e4>)
    5f00:	1c04      	adds	r4, r0, #0
    5f02:	1c0d      	adds	r5, r1, #0
    5f04:	1c30      	adds	r0, r6, #0
    5f06:	1c39      	adds	r1, r7, #0
    5f08:	4bc7      	ldr	r3, [pc, #796]	; (6228 <__ieee754_pow+0x9e8>)
    5f0a:	f002 fbe7 	bl	86dc <__aeabi_dmul>
    5f0e:	1c02      	adds	r2, r0, #0
    5f10:	1c0b      	adds	r3, r1, #0
    5f12:	1c20      	adds	r0, r4, #0
    5f14:	1c29      	adds	r1, r5, #0
    5f16:	f001 fc7b 	bl	7810 <__aeabi_dadd>
    5f1a:	1c04      	adds	r4, r0, #0
    5f1c:	1c0d      	adds	r5, r1, #0
    5f1e:	9802      	ldr	r0, [sp, #8]
    5f20:	9903      	ldr	r1, [sp, #12]
    5f22:	1c22      	adds	r2, r4, #0
    5f24:	1c2b      	adds	r3, r5, #0
    5f26:	f001 fc73 	bl	7810 <__aeabi_dadd>
    5f2a:	9a02      	ldr	r2, [sp, #8]
    5f2c:	9b03      	ldr	r3, [sp, #12]
    5f2e:	1c06      	adds	r6, r0, #0
    5f30:	1c0f      	adds	r7, r1, #0
    5f32:	f002 fe6d 	bl	8c10 <__aeabi_dsub>
    5f36:	1c02      	adds	r2, r0, #0
    5f38:	1c0b      	adds	r3, r1, #0
    5f3a:	1c20      	adds	r0, r4, #0
    5f3c:	1c29      	adds	r1, r5, #0
    5f3e:	f002 fe67 	bl	8c10 <__aeabi_dsub>
    5f42:	1c32      	adds	r2, r6, #0
    5f44:	9000      	str	r0, [sp, #0]
    5f46:	9101      	str	r1, [sp, #4]
    5f48:	1c3b      	adds	r3, r7, #0
    5f4a:	1c30      	adds	r0, r6, #0
    5f4c:	1c39      	adds	r1, r7, #0
    5f4e:	f002 fbc5 	bl	86dc <__aeabi_dmul>
    5f52:	1c04      	adds	r4, r0, #0
    5f54:	1c0d      	adds	r5, r1, #0
    5f56:	4ab5      	ldr	r2, [pc, #724]	; (622c <__ieee754_pow+0x9ec>)
    5f58:	4bb5      	ldr	r3, [pc, #724]	; (6230 <__ieee754_pow+0x9f0>)
    5f5a:	f002 fbbf 	bl	86dc <__aeabi_dmul>
    5f5e:	4ab5      	ldr	r2, [pc, #724]	; (6234 <__ieee754_pow+0x9f4>)
    5f60:	4bb5      	ldr	r3, [pc, #724]	; (6238 <__ieee754_pow+0x9f8>)
    5f62:	f002 fe55 	bl	8c10 <__aeabi_dsub>
    5f66:	1c22      	adds	r2, r4, #0
    5f68:	1c2b      	adds	r3, r5, #0
    5f6a:	f002 fbb7 	bl	86dc <__aeabi_dmul>
    5f6e:	4ab3      	ldr	r2, [pc, #716]	; (623c <__ieee754_pow+0x9fc>)
    5f70:	4bb3      	ldr	r3, [pc, #716]	; (6240 <__ieee754_pow+0xa00>)
    5f72:	f001 fc4d 	bl	7810 <__aeabi_dadd>
    5f76:	1c22      	adds	r2, r4, #0
    5f78:	1c2b      	adds	r3, r5, #0
    5f7a:	f002 fbaf 	bl	86dc <__aeabi_dmul>
    5f7e:	4ab1      	ldr	r2, [pc, #708]	; (6244 <__ieee754_pow+0xa04>)
    5f80:	4bb1      	ldr	r3, [pc, #708]	; (6248 <__ieee754_pow+0xa08>)
    5f82:	f002 fe45 	bl	8c10 <__aeabi_dsub>
    5f86:	1c22      	adds	r2, r4, #0
    5f88:	1c2b      	adds	r3, r5, #0
    5f8a:	f002 fba7 	bl	86dc <__aeabi_dmul>
    5f8e:	4aaf      	ldr	r2, [pc, #700]	; (624c <__ieee754_pow+0xa0c>)
    5f90:	4baf      	ldr	r3, [pc, #700]	; (6250 <__ieee754_pow+0xa10>)
    5f92:	f001 fc3d 	bl	7810 <__aeabi_dadd>
    5f96:	1c22      	adds	r2, r4, #0
    5f98:	1c2b      	adds	r3, r5, #0
    5f9a:	f002 fb9f 	bl	86dc <__aeabi_dmul>
    5f9e:	1c02      	adds	r2, r0, #0
    5fa0:	1c0b      	adds	r3, r1, #0
    5fa2:	1c30      	adds	r0, r6, #0
    5fa4:	1c39      	adds	r1, r7, #0
    5fa6:	f002 fe33 	bl	8c10 <__aeabi_dsub>
    5faa:	1c04      	adds	r4, r0, #0
    5fac:	1c0d      	adds	r5, r1, #0
    5fae:	1c22      	adds	r2, r4, #0
    5fb0:	1c2b      	adds	r3, r5, #0
    5fb2:	1c30      	adds	r0, r6, #0
    5fb4:	1c39      	adds	r1, r7, #0
    5fb6:	f002 fb91 	bl	86dc <__aeabi_dmul>
    5fba:	2380      	movs	r3, #128	; 0x80
    5fbc:	9002      	str	r0, [sp, #8]
    5fbe:	9103      	str	r1, [sp, #12]
    5fc0:	2200      	movs	r2, #0
    5fc2:	1c20      	adds	r0, r4, #0
    5fc4:	1c29      	adds	r1, r5, #0
    5fc6:	05db      	lsls	r3, r3, #23
    5fc8:	f002 fe22 	bl	8c10 <__aeabi_dsub>
    5fcc:	1c02      	adds	r2, r0, #0
    5fce:	1c0b      	adds	r3, r1, #0
    5fd0:	9802      	ldr	r0, [sp, #8]
    5fd2:	9903      	ldr	r1, [sp, #12]
    5fd4:	f001 ff44 	bl	7e60 <__aeabi_ddiv>
    5fd8:	9a00      	ldr	r2, [sp, #0]
    5fda:	9b01      	ldr	r3, [sp, #4]
    5fdc:	1c04      	adds	r4, r0, #0
    5fde:	1c0d      	adds	r5, r1, #0
    5fe0:	1c30      	adds	r0, r6, #0
    5fe2:	1c39      	adds	r1, r7, #0
    5fe4:	f002 fb7a 	bl	86dc <__aeabi_dmul>
    5fe8:	9a00      	ldr	r2, [sp, #0]
    5fea:	9b01      	ldr	r3, [sp, #4]
    5fec:	f001 fc10 	bl	7810 <__aeabi_dadd>
    5ff0:	1c02      	adds	r2, r0, #0
    5ff2:	1c0b      	adds	r3, r1, #0
    5ff4:	1c20      	adds	r0, r4, #0
    5ff6:	1c29      	adds	r1, r5, #0
    5ff8:	f002 fe0a 	bl	8c10 <__aeabi_dsub>
    5ffc:	1c32      	adds	r2, r6, #0
    5ffe:	1c3b      	adds	r3, r7, #0
    6000:	f002 fe06 	bl	8c10 <__aeabi_dsub>
    6004:	1c0b      	adds	r3, r1, #0
    6006:	1c02      	adds	r2, r0, #0
    6008:	4992      	ldr	r1, [pc, #584]	; (6254 <__ieee754_pow+0xa14>)
    600a:	2000      	movs	r0, #0
    600c:	f002 fe00 	bl	8c10 <__aeabi_dsub>
    6010:	4643      	mov	r3, r8
    6012:	185c      	adds	r4, r3, r1
    6014:	1523      	asrs	r3, r4, #20
    6016:	2b00      	cmp	r3, #0
    6018:	dc00      	bgt.n	601c <__ieee754_pow+0x7dc>
    601a:	e14f      	b.n	62bc <__ieee754_pow+0xa7c>
    601c:	1c02      	adds	r2, r0, #0
    601e:	1c23      	adds	r3, r4, #0
    6020:	9806      	ldr	r0, [sp, #24]
    6022:	9907      	ldr	r1, [sp, #28]
    6024:	f002 fb5a 	bl	86dc <__aeabi_dmul>
    6028:	e452      	b.n	58d0 <__ieee754_pow+0x90>
    602a:	4653      	mov	r3, sl
    602c:	2b00      	cmp	r3, #0
    602e:	da00      	bge.n	6032 <__ieee754_pow+0x7f2>
    6030:	e47c      	b.n	592c <__ieee754_pow+0xec>
    6032:	2000      	movs	r0, #0
    6034:	2100      	movs	r1, #0
    6036:	e44b      	b.n	58d0 <__ieee754_pow+0x90>
    6038:	4987      	ldr	r1, [pc, #540]	; (6258 <__ieee754_pow+0xa18>)
    603a:	468c      	mov	ip, r1
    603c:	4659      	mov	r1, fp
    603e:	4464      	add	r4, ip
    6040:	430c      	orrs	r4, r1
    6042:	d000      	beq.n	6046 <__ieee754_pow+0x806>
    6044:	e0c4      	b.n	61d0 <__ieee754_pow+0x990>
    6046:	1c10      	adds	r0, r2, #0
    6048:	1c19      	adds	r1, r3, #0
    604a:	e4c9      	b.n	59e0 <__ieee754_pow+0x1a0>
    604c:	1c30      	adds	r0, r6, #0
    604e:	1c29      	adds	r1, r5, #0
    6050:	1c32      	adds	r2, r6, #0
    6052:	1c2b      	adds	r3, r5, #0
    6054:	f002 fb42 	bl	86dc <__aeabi_dmul>
    6058:	f7ff fc3a 	bl	58d0 <__ieee754_pow+0x90>
    605c:	4b7f      	ldr	r3, [pc, #508]	; (625c <__ieee754_pow+0xa1c>)
    605e:	004e      	lsls	r6, r1, #1
    6060:	0876      	lsrs	r6, r6, #1
    6062:	429e      	cmp	r6, r3
    6064:	dc00      	bgt.n	6068 <__ieee754_pow+0x828>
    6066:	e117      	b.n	6298 <__ieee754_pow+0xa58>
    6068:	4b7d      	ldr	r3, [pc, #500]	; (6260 <__ieee754_pow+0xa20>)
    606a:	444b      	add	r3, r9
    606c:	4303      	orrs	r3, r0
    606e:	d10c      	bne.n	608a <__ieee754_pow+0x84a>
    6070:	1c22      	adds	r2, r4, #0
    6072:	1c2b      	adds	r3, r5, #0
    6074:	f002 fdcc 	bl	8c10 <__aeabi_dsub>
    6078:	1c02      	adds	r2, r0, #0
    607a:	1c0b      	adds	r3, r1, #0
    607c:	9800      	ldr	r0, [sp, #0]
    607e:	9901      	ldr	r1, [sp, #4]
    6080:	f000 fd26 	bl	6ad0 <__aeabi_dcmple>
    6084:	2800      	cmp	r0, #0
    6086:	d100      	bne.n	608a <__ieee754_pow+0x84a>
    6088:	e6ee      	b.n	5e68 <__ieee754_pow+0x628>
    608a:	9806      	ldr	r0, [sp, #24]
    608c:	9907      	ldr	r1, [sp, #28]
    608e:	4a75      	ldr	r2, [pc, #468]	; (6264 <__ieee754_pow+0xa24>)
    6090:	4b75      	ldr	r3, [pc, #468]	; (6268 <__ieee754_pow+0xa28>)
    6092:	f002 fb23 	bl	86dc <__aeabi_dmul>
    6096:	4a73      	ldr	r2, [pc, #460]	; (6264 <__ieee754_pow+0xa24>)
    6098:	4b73      	ldr	r3, [pc, #460]	; (6268 <__ieee754_pow+0xa28>)
    609a:	f002 fb1f 	bl	86dc <__aeabi_dmul>
    609e:	f7ff fc17 	bl	58d0 <__ieee754_pow+0x90>
    60a2:	2300      	movs	r3, #0
    60a4:	4c6b      	ldr	r4, [pc, #428]	; (6254 <__ieee754_pow+0xa14>)
    60a6:	9306      	str	r3, [sp, #24]
    60a8:	9407      	str	r4, [sp, #28]
    60aa:	e64c      	b.n	5d46 <__ieee754_pow+0x506>
    60ac:	4653      	mov	r3, sl
    60ae:	2b00      	cmp	r3, #0
    60b0:	dabf      	bge.n	6032 <__ieee754_pow+0x7f2>
    60b2:	9b00      	ldr	r3, [sp, #0]
    60b4:	9c01      	ldr	r4, [sp, #4]
    60b6:	2280      	movs	r2, #128	; 0x80
    60b8:	0612      	lsls	r2, r2, #24
    60ba:	1c18      	adds	r0, r3, #0
    60bc:	4694      	mov	ip, r2
    60be:	1c23      	adds	r3, r4, #0
    60c0:	4463      	add	r3, ip
    60c2:	1c19      	adds	r1, r3, #0
    60c4:	f7ff fc04 	bl	58d0 <__ieee754_pow+0x90>
    60c8:	2000      	movs	r0, #0
    60ca:	4962      	ldr	r1, [pc, #392]	; (6254 <__ieee754_pow+0xa14>)
    60cc:	f001 fec8 	bl	7e60 <__aeabi_ddiv>
    60d0:	1c02      	adds	r2, r0, #0
    60d2:	1c0b      	adds	r3, r1, #0
    60d4:	e43c      	b.n	5950 <__ieee754_pow+0x110>
    60d6:	2400      	movs	r4, #0
    60d8:	2100      	movs	r1, #0
    60da:	e4cc      	b.n	5a76 <__ieee754_pow+0x236>
    60dc:	4963      	ldr	r1, [pc, #396]	; (626c <__ieee754_pow+0xa2c>)
    60de:	428c      	cmp	r4, r1
    60e0:	dda3      	ble.n	602a <__ieee754_pow+0x7ea>
    60e2:	495c      	ldr	r1, [pc, #368]	; (6254 <__ieee754_pow+0xa14>)
    60e4:	428c      	cmp	r4, r1
    60e6:	dd01      	ble.n	60ec <__ieee754_pow+0x8ac>
    60e8:	f7ff fc1c 	bl	5924 <__ieee754_pow+0xe4>
    60ec:	1c10      	adds	r0, r2, #0
    60ee:	1c19      	adds	r1, r3, #0
    60f0:	2200      	movs	r2, #0
    60f2:	4b58      	ldr	r3, [pc, #352]	; (6254 <__ieee754_pow+0xa14>)
    60f4:	f002 fd8c 	bl	8c10 <__aeabi_dsub>
    60f8:	22c0      	movs	r2, #192	; 0xc0
    60fa:	4b5d      	ldr	r3, [pc, #372]	; (6270 <__ieee754_pow+0xa30>)
    60fc:	05d2      	lsls	r2, r2, #23
    60fe:	1c04      	adds	r4, r0, #0
    6100:	1c0d      	adds	r5, r1, #0
    6102:	f002 faeb 	bl	86dc <__aeabi_dmul>
    6106:	4a5b      	ldr	r2, [pc, #364]	; (6274 <__ieee754_pow+0xa34>)
    6108:	1c06      	adds	r6, r0, #0
    610a:	1c0f      	adds	r7, r1, #0
    610c:	1c20      	adds	r0, r4, #0
    610e:	1c29      	adds	r1, r5, #0
    6110:	4b59      	ldr	r3, [pc, #356]	; (6278 <__ieee754_pow+0xa38>)
    6112:	f002 fae3 	bl	86dc <__aeabi_dmul>
    6116:	1c22      	adds	r2, r4, #0
    6118:	9002      	str	r0, [sp, #8]
    611a:	9103      	str	r1, [sp, #12]
    611c:	1c2b      	adds	r3, r5, #0
    611e:	1c20      	adds	r0, r4, #0
    6120:	1c29      	adds	r1, r5, #0
    6122:	f002 fadb 	bl	86dc <__aeabi_dmul>
    6126:	2200      	movs	r2, #0
    6128:	9004      	str	r0, [sp, #16]
    612a:	9105      	str	r1, [sp, #20]
    612c:	4b53      	ldr	r3, [pc, #332]	; (627c <__ieee754_pow+0xa3c>)
    612e:	1c20      	adds	r0, r4, #0
    6130:	1c29      	adds	r1, r5, #0
    6132:	f002 fad3 	bl	86dc <__aeabi_dmul>
    6136:	1c02      	adds	r2, r0, #0
    6138:	1c0b      	adds	r3, r1, #0
    613a:	4851      	ldr	r0, [pc, #324]	; (6280 <__ieee754_pow+0xa40>)
    613c:	4951      	ldr	r1, [pc, #324]	; (6284 <__ieee754_pow+0xa44>)
    613e:	f002 fd67 	bl	8c10 <__aeabi_dsub>
    6142:	1c22      	adds	r2, r4, #0
    6144:	1c2b      	adds	r3, r5, #0
    6146:	f002 fac9 	bl	86dc <__aeabi_dmul>
    614a:	1c02      	adds	r2, r0, #0
    614c:	1c0b      	adds	r3, r1, #0
    614e:	2000      	movs	r0, #0
    6150:	494d      	ldr	r1, [pc, #308]	; (6288 <__ieee754_pow+0xa48>)
    6152:	f002 fd5d 	bl	8c10 <__aeabi_dsub>
    6156:	1c02      	adds	r2, r0, #0
    6158:	1c0b      	adds	r3, r1, #0
    615a:	9804      	ldr	r0, [sp, #16]
    615c:	9905      	ldr	r1, [sp, #20]
    615e:	f002 fabd 	bl	86dc <__aeabi_dmul>
    6162:	4a4a      	ldr	r2, [pc, #296]	; (628c <__ieee754_pow+0xa4c>)
    6164:	4b42      	ldr	r3, [pc, #264]	; (6270 <__ieee754_pow+0xa30>)
    6166:	f002 fab9 	bl	86dc <__aeabi_dmul>
    616a:	1c02      	adds	r2, r0, #0
    616c:	1c0b      	adds	r3, r1, #0
    616e:	9802      	ldr	r0, [sp, #8]
    6170:	9903      	ldr	r1, [sp, #12]
    6172:	f002 fd4d 	bl	8c10 <__aeabi_dsub>
    6176:	1c04      	adds	r4, r0, #0
    6178:	1c0d      	adds	r5, r1, #0
    617a:	1c22      	adds	r2, r4, #0
    617c:	1c2b      	adds	r3, r5, #0
    617e:	1c30      	adds	r0, r6, #0
    6180:	1c39      	adds	r1, r7, #0
    6182:	f001 fb45 	bl	7810 <__aeabi_dadd>
    6186:	2200      	movs	r2, #0
    6188:	1c10      	adds	r0, r2, #0
    618a:	1c3b      	adds	r3, r7, #0
    618c:	1c32      	adds	r2, r6, #0
    618e:	9002      	str	r0, [sp, #8]
    6190:	9103      	str	r1, [sp, #12]
    6192:	f002 fd3d 	bl	8c10 <__aeabi_dsub>
    6196:	1c02      	adds	r2, r0, #0
    6198:	1c0b      	adds	r3, r1, #0
    619a:	1c20      	adds	r0, r4, #0
    619c:	1c29      	adds	r1, r5, #0
    619e:	f002 fd37 	bl	8c10 <__aeabi_dsub>
    61a2:	9004      	str	r0, [sp, #16]
    61a4:	9105      	str	r1, [sp, #20]
    61a6:	e5c4      	b.n	5d32 <__ieee754_pow+0x4f2>
    61a8:	1c32      	adds	r2, r6, #0
    61aa:	1c2b      	adds	r3, r5, #0
    61ac:	2000      	movs	r0, #0
    61ae:	4929      	ldr	r1, [pc, #164]	; (6254 <__ieee754_pow+0xa14>)
    61b0:	f001 fe56 	bl	7e60 <__aeabi_ddiv>
    61b4:	f7ff fb8c 	bl	58d0 <__ieee754_pow+0x90>
    61b8:	9806      	ldr	r0, [sp, #24]
    61ba:	9907      	ldr	r1, [sp, #28]
    61bc:	4a34      	ldr	r2, [pc, #208]	; (6290 <__ieee754_pow+0xa50>)
    61be:	4b35      	ldr	r3, [pc, #212]	; (6294 <__ieee754_pow+0xa54>)
    61c0:	f002 fa8c 	bl	86dc <__aeabi_dmul>
    61c4:	4a32      	ldr	r2, [pc, #200]	; (6290 <__ieee754_pow+0xa50>)
    61c6:	4b33      	ldr	r3, [pc, #204]	; (6294 <__ieee754_pow+0xa54>)
    61c8:	f002 fa88 	bl	86dc <__aeabi_dmul>
    61cc:	f7ff fb80 	bl	58d0 <__ieee754_pow+0x90>
    61d0:	4659      	mov	r1, fp
    61d2:	1c10      	adds	r0, r2, #0
    61d4:	2901      	cmp	r1, #1
    61d6:	d06c      	beq.n	62b2 <__ieee754_pow+0xa72>
    61d8:	1c19      	adds	r1, r3, #0
    61da:	f7ff fb79 	bl	58d0 <__ieee754_pow+0x90>
    61de:	2a00      	cmp	r2, #0
    61e0:	d001      	beq.n	61e6 <__ieee754_pow+0x9a6>
    61e2:	f7ff fb82 	bl	58ea <__ieee754_pow+0xaa>
    61e6:	1c3a      	adds	r2, r7, #0
    61e8:	1a09      	subs	r1, r1, r0
    61ea:	410a      	asrs	r2, r1
    61ec:	1c13      	adds	r3, r2, #0
    61ee:	408b      	lsls	r3, r1
    61f0:	42bb      	cmp	r3, r7
    61f2:	d001      	beq.n	61f8 <__ieee754_pow+0x9b8>
    61f4:	f7ff fb50 	bl	5898 <__ieee754_pow+0x58>
    61f8:	2301      	movs	r3, #1
    61fa:	4013      	ands	r3, r2
    61fc:	2202      	movs	r2, #2
    61fe:	1ad3      	subs	r3, r2, r3
    6200:	469b      	mov	fp, r3
    6202:	f7ff fb49 	bl	5898 <__ieee754_pow+0x58>
    6206:	46c0      	nop			; (mov r8, r8)
    6208:	fffffc02 	.word	0xfffffc02
    620c:	fffffc01 	.word	0xfffffc01
    6210:	000fffff 	.word	0x000fffff
    6214:	00000413 	.word	0x00000413
    6218:	3fe62e43 	.word	0x3fe62e43
    621c:	fefa39ef 	.word	0xfefa39ef
    6220:	3fe62e42 	.word	0x3fe62e42
    6224:	0ca86c39 	.word	0x0ca86c39
    6228:	be205c61 	.word	0xbe205c61
    622c:	72bea4d0 	.word	0x72bea4d0
    6230:	3e663769 	.word	0x3e663769
    6234:	c5d26bf1 	.word	0xc5d26bf1
    6238:	3ebbbd41 	.word	0x3ebbbd41
    623c:	af25de2c 	.word	0xaf25de2c
    6240:	3f11566a 	.word	0x3f11566a
    6244:	16bebd93 	.word	0x16bebd93
    6248:	3f66c16c 	.word	0x3f66c16c
    624c:	5555553e 	.word	0x5555553e
    6250:	3fc55555 	.word	0x3fc55555
    6254:	3ff00000 	.word	0x3ff00000
    6258:	c0100000 	.word	0xc0100000
    625c:	4090cbff 	.word	0x4090cbff
    6260:	3f6f3400 	.word	0x3f6f3400
    6264:	c2f8f359 	.word	0xc2f8f359
    6268:	01a56e1f 	.word	0x01a56e1f
    626c:	3feffffe 	.word	0x3feffffe
    6270:	3ff71547 	.word	0x3ff71547
    6274:	f85ddf44 	.word	0xf85ddf44
    6278:	3e54ae0b 	.word	0x3e54ae0b
    627c:	3fd00000 	.word	0x3fd00000
    6280:	55555555 	.word	0x55555555
    6284:	3fd55555 	.word	0x3fd55555
    6288:	3fe00000 	.word	0x3fe00000
    628c:	652b82fe 	.word	0x652b82fe
    6290:	8800759c 	.word	0x8800759c
    6294:	7e37e43c 	.word	0x7e37e43c
    6298:	4b0b      	ldr	r3, [pc, #44]	; (62c8 <__ieee754_pow+0xa88>)
    629a:	429e      	cmp	r6, r3
    629c:	dd00      	ble.n	62a0 <__ieee754_pow+0xa60>
    629e:	e5e3      	b.n	5e68 <__ieee754_pow+0x628>
    62a0:	2300      	movs	r3, #0
    62a2:	4698      	mov	r8, r3
    62a4:	4699      	mov	r9, r3
    62a6:	e611      	b.n	5ecc <__ieee754_pow+0x68c>
    62a8:	2480      	movs	r4, #128	; 0x80
    62aa:	2101      	movs	r1, #1
    62ac:	02e4      	lsls	r4, r4, #11
    62ae:	f7ff fbe2 	bl	5a76 <__ieee754_pow+0x236>
    62b2:	2180      	movs	r1, #128	; 0x80
    62b4:	0609      	lsls	r1, r1, #24
    62b6:	1859      	adds	r1, r3, r1
    62b8:	f7ff fb0a 	bl	58d0 <__ieee754_pow+0x90>
    62bc:	464a      	mov	r2, r9
    62be:	f000 f9e1 	bl	6684 <scalbn>
    62c2:	1c02      	adds	r2, r0, #0
    62c4:	1c0b      	adds	r3, r1, #0
    62c6:	e6ab      	b.n	6020 <__ieee754_pow+0x7e0>
    62c8:	3fe00000 	.word	0x3fe00000

000062cc <__ieee754_sqrt>:
    62cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    62ce:	4656      	mov	r6, sl
    62d0:	464d      	mov	r5, r9
    62d2:	4644      	mov	r4, r8
    62d4:	465f      	mov	r7, fp
    62d6:	4b75      	ldr	r3, [pc, #468]	; (64ac <__ieee754_sqrt+0x1e0>)
    62d8:	b4f0      	push	{r4, r5, r6, r7}
    62da:	1c0a      	adds	r2, r1, #0
    62dc:	1c0e      	adds	r6, r1, #0
    62de:	1c19      	adds	r1, r3, #0
    62e0:	b083      	sub	sp, #12
    62e2:	1c05      	adds	r5, r0, #0
    62e4:	1c04      	adds	r4, r0, #0
    62e6:	4031      	ands	r1, r6
    62e8:	4299      	cmp	r1, r3
    62ea:	d100      	bne.n	62ee <__ieee754_sqrt+0x22>
    62ec:	e0b7      	b.n	645e <__ieee754_sqrt+0x192>
    62ee:	2e00      	cmp	r6, #0
    62f0:	dc00      	bgt.n	62f4 <__ieee754_sqrt+0x28>
    62f2:	e093      	b.n	641c <__ieee754_sqrt+0x150>
    62f4:	1531      	asrs	r1, r6, #20
    62f6:	d100      	bne.n	62fa <__ieee754_sqrt+0x2e>
    62f8:	e0a0      	b.n	643c <__ieee754_sqrt+0x170>
    62fa:	4b6d      	ldr	r3, [pc, #436]	; (64b0 <__ieee754_sqrt+0x1e4>)
    62fc:	0312      	lsls	r2, r2, #12
    62fe:	18ce      	adds	r6, r1, r3
    6300:	2380      	movs	r3, #128	; 0x80
    6302:	0b12      	lsrs	r2, r2, #12
    6304:	035b      	lsls	r3, r3, #13
    6306:	431a      	orrs	r2, r3
    6308:	07f3      	lsls	r3, r6, #31
    630a:	d500      	bpl.n	630e <__ieee754_sqrt+0x42>
    630c:	e077      	b.n	63fe <__ieee754_sqrt+0x132>
    630e:	1073      	asrs	r3, r6, #1
    6310:	0052      	lsls	r2, r2, #1
    6312:	4698      	mov	r8, r3
    6314:	0fe3      	lsrs	r3, r4, #31
    6316:	18d3      	adds	r3, r2, r3
    6318:	2280      	movs	r2, #128	; 0x80
    631a:	2116      	movs	r1, #22
    631c:	2700      	movs	r7, #0
    631e:	2500      	movs	r5, #0
    6320:	0064      	lsls	r4, r4, #1
    6322:	0392      	lsls	r2, r2, #14
    6324:	18a8      	adds	r0, r5, r2
    6326:	4298      	cmp	r0, r3
    6328:	dc02      	bgt.n	6330 <__ieee754_sqrt+0x64>
    632a:	1885      	adds	r5, r0, r2
    632c:	1a1b      	subs	r3, r3, r0
    632e:	18bf      	adds	r7, r7, r2
    6330:	0fe0      	lsrs	r0, r4, #31
    6332:	005b      	lsls	r3, r3, #1
    6334:	3901      	subs	r1, #1
    6336:	181b      	adds	r3, r3, r0
    6338:	0064      	lsls	r4, r4, #1
    633a:	0852      	lsrs	r2, r2, #1
    633c:	2900      	cmp	r1, #0
    633e:	d1f1      	bne.n	6324 <__ieee754_sqrt+0x58>
    6340:	2200      	movs	r2, #0
    6342:	9201      	str	r2, [sp, #4]
    6344:	4694      	mov	ip, r2
    6346:	2280      	movs	r2, #128	; 0x80
    6348:	0612      	lsls	r2, r2, #24
    634a:	2020      	movs	r0, #32
    634c:	4692      	mov	sl, r2
    634e:	e009      	b.n	6364 <__ieee754_sqrt+0x98>
    6350:	42ab      	cmp	r3, r5
    6352:	d047      	beq.n	63e4 <__ieee754_sqrt+0x118>
    6354:	0fe1      	lsrs	r1, r4, #31
    6356:	005b      	lsls	r3, r3, #1
    6358:	3801      	subs	r0, #1
    635a:	185b      	adds	r3, r3, r1
    635c:	0064      	lsls	r4, r4, #1
    635e:	0852      	lsrs	r2, r2, #1
    6360:	2800      	cmp	r0, #0
    6362:	d01e      	beq.n	63a2 <__ieee754_sqrt+0xd6>
    6364:	4661      	mov	r1, ip
    6366:	1889      	adds	r1, r1, r2
    6368:	429d      	cmp	r5, r3
    636a:	daf1      	bge.n	6350 <__ieee754_sqrt+0x84>
    636c:	188e      	adds	r6, r1, r2
    636e:	46b4      	mov	ip, r6
    6370:	0fce      	lsrs	r6, r1, #31
    6372:	07f6      	lsls	r6, r6, #31
    6374:	46a9      	mov	r9, r5
    6376:	4556      	cmp	r6, sl
    6378:	d02e      	beq.n	63d8 <__ieee754_sqrt+0x10c>
    637a:	1b5b      	subs	r3, r3, r5
    637c:	428c      	cmp	r4, r1
    637e:	41ad      	sbcs	r5, r5
    6380:	426d      	negs	r5, r5
    6382:	1b5b      	subs	r3, r3, r5
    6384:	1a64      	subs	r4, r4, r1
    6386:	9901      	ldr	r1, [sp, #4]
    6388:	005b      	lsls	r3, r3, #1
    638a:	468b      	mov	fp, r1
    638c:	4493      	add	fp, r2
    638e:	4659      	mov	r1, fp
    6390:	3801      	subs	r0, #1
    6392:	9101      	str	r1, [sp, #4]
    6394:	0fe1      	lsrs	r1, r4, #31
    6396:	464d      	mov	r5, r9
    6398:	185b      	adds	r3, r3, r1
    639a:	0064      	lsls	r4, r4, #1
    639c:	0852      	lsrs	r2, r2, #1
    639e:	2800      	cmp	r0, #0
    63a0:	d1e0      	bne.n	6364 <__ieee754_sqrt+0x98>
    63a2:	4323      	orrs	r3, r4
    63a4:	d130      	bne.n	6408 <__ieee754_sqrt+0x13c>
    63a6:	9b01      	ldr	r3, [sp, #4]
    63a8:	085b      	lsrs	r3, r3, #1
    63aa:	4942      	ldr	r1, [pc, #264]	; (64b4 <__ieee754_sqrt+0x1e8>)
    63ac:	107a      	asrs	r2, r7, #1
    63ae:	468c      	mov	ip, r1
    63b0:	4462      	add	r2, ip
    63b2:	07f9      	lsls	r1, r7, #31
    63b4:	d502      	bpl.n	63bc <__ieee754_sqrt+0xf0>
    63b6:	2180      	movs	r1, #128	; 0x80
    63b8:	0609      	lsls	r1, r1, #24
    63ba:	430b      	orrs	r3, r1
    63bc:	4641      	mov	r1, r8
    63be:	050e      	lsls	r6, r1, #20
    63c0:	18b1      	adds	r1, r6, r2
    63c2:	1c1d      	adds	r5, r3, #0
    63c4:	1c0e      	adds	r6, r1, #0
    63c6:	1c28      	adds	r0, r5, #0
    63c8:	1c31      	adds	r1, r6, #0
    63ca:	b003      	add	sp, #12
    63cc:	bc3c      	pop	{r2, r3, r4, r5}
    63ce:	4690      	mov	r8, r2
    63d0:	4699      	mov	r9, r3
    63d2:	46a2      	mov	sl, r4
    63d4:	46ab      	mov	fp, r5
    63d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63d8:	4666      	mov	r6, ip
    63da:	2e00      	cmp	r6, #0
    63dc:	dbcd      	blt.n	637a <__ieee754_sqrt+0xae>
    63de:	1c6e      	adds	r6, r5, #1
    63e0:	46b1      	mov	r9, r6
    63e2:	e7ca      	b.n	637a <__ieee754_sqrt+0xae>
    63e4:	42a1      	cmp	r1, r4
    63e6:	d808      	bhi.n	63fa <__ieee754_sqrt+0x12e>
    63e8:	188e      	adds	r6, r1, r2
    63ea:	46b4      	mov	ip, r6
    63ec:	0fce      	lsrs	r6, r1, #31
    63ee:	07f6      	lsls	r6, r6, #31
    63f0:	4556      	cmp	r6, sl
    63f2:	d041      	beq.n	6478 <__ieee754_sqrt+0x1ac>
    63f4:	4699      	mov	r9, r3
    63f6:	2300      	movs	r3, #0
    63f8:	e7c4      	b.n	6384 <__ieee754_sqrt+0xb8>
    63fa:	1c1d      	adds	r5, r3, #0
    63fc:	e7aa      	b.n	6354 <__ieee754_sqrt+0x88>
    63fe:	0fe3      	lsrs	r3, r4, #31
    6400:	0052      	lsls	r2, r2, #1
    6402:	18d2      	adds	r2, r2, r3
    6404:	0064      	lsls	r4, r4, #1
    6406:	e782      	b.n	630e <__ieee754_sqrt+0x42>
    6408:	9b01      	ldr	r3, [sp, #4]
    640a:	3301      	adds	r3, #1
    640c:	d03a      	beq.n	6484 <__ieee754_sqrt+0x1b8>
    640e:	9a01      	ldr	r2, [sp, #4]
    6410:	2301      	movs	r3, #1
    6412:	4694      	mov	ip, r2
    6414:	4013      	ands	r3, r2
    6416:	4463      	add	r3, ip
    6418:	085b      	lsrs	r3, r3, #1
    641a:	e7c6      	b.n	63aa <__ieee754_sqrt+0xde>
    641c:	0073      	lsls	r3, r6, #1
    641e:	085b      	lsrs	r3, r3, #1
    6420:	4303      	orrs	r3, r0
    6422:	d0d0      	beq.n	63c6 <__ieee754_sqrt+0xfa>
    6424:	2100      	movs	r1, #0
    6426:	2e00      	cmp	r6, #0
    6428:	d133      	bne.n	6492 <__ieee754_sqrt+0x1c6>
    642a:	0ae2      	lsrs	r2, r4, #11
    642c:	3915      	subs	r1, #21
    642e:	0564      	lsls	r4, r4, #21
    6430:	2a00      	cmp	r2, #0
    6432:	d0fa      	beq.n	642a <__ieee754_sqrt+0x15e>
    6434:	2380      	movs	r3, #128	; 0x80
    6436:	035b      	lsls	r3, r3, #13
    6438:	421a      	tst	r2, r3
    643a:	d126      	bne.n	648a <__ieee754_sqrt+0x1be>
    643c:	2080      	movs	r0, #128	; 0x80
    643e:	2300      	movs	r3, #0
    6440:	0340      	lsls	r0, r0, #13
    6442:	0052      	lsls	r2, r2, #1
    6444:	3301      	adds	r3, #1
    6446:	4202      	tst	r2, r0
    6448:	d0fb      	beq.n	6442 <__ieee754_sqrt+0x176>
    644a:	2501      	movs	r5, #1
    644c:	2020      	movs	r0, #32
    644e:	1aed      	subs	r5, r5, r3
    6450:	1ac0      	subs	r0, r0, r3
    6452:	1949      	adds	r1, r1, r5
    6454:	1c25      	adds	r5, r4, #0
    6456:	40c5      	lsrs	r5, r0
    6458:	409c      	lsls	r4, r3
    645a:	432a      	orrs	r2, r5
    645c:	e74d      	b.n	62fa <__ieee754_sqrt+0x2e>
    645e:	1c2a      	adds	r2, r5, #0
    6460:	1c33      	adds	r3, r6, #0
    6462:	1c28      	adds	r0, r5, #0
    6464:	1c31      	adds	r1, r6, #0
    6466:	f002 f939 	bl	86dc <__aeabi_dmul>
    646a:	1c2a      	adds	r2, r5, #0
    646c:	1c33      	adds	r3, r6, #0
    646e:	f001 f9cf 	bl	7810 <__aeabi_dadd>
    6472:	1c05      	adds	r5, r0, #0
    6474:	1c0e      	adds	r6, r1, #0
    6476:	e7a6      	b.n	63c6 <__ieee754_sqrt+0xfa>
    6478:	4666      	mov	r6, ip
    647a:	2e00      	cmp	r6, #0
    647c:	daaf      	bge.n	63de <__ieee754_sqrt+0x112>
    647e:	2300      	movs	r3, #0
    6480:	46a9      	mov	r9, r5
    6482:	e77f      	b.n	6384 <__ieee754_sqrt+0xb8>
    6484:	3701      	adds	r7, #1
    6486:	2300      	movs	r3, #0
    6488:	e78f      	b.n	63aa <__ieee754_sqrt+0xde>
    648a:	2020      	movs	r0, #32
    648c:	2501      	movs	r5, #1
    648e:	2300      	movs	r3, #0
    6490:	e7df      	b.n	6452 <__ieee754_sqrt+0x186>
    6492:	1c2a      	adds	r2, r5, #0
    6494:	1c33      	adds	r3, r6, #0
    6496:	1c28      	adds	r0, r5, #0
    6498:	1c31      	adds	r1, r6, #0
    649a:	f002 fbb9 	bl	8c10 <__aeabi_dsub>
    649e:	1c02      	adds	r2, r0, #0
    64a0:	1c0b      	adds	r3, r1, #0
    64a2:	f001 fcdd 	bl	7e60 <__aeabi_ddiv>
    64a6:	1c05      	adds	r5, r0, #0
    64a8:	1c0e      	adds	r6, r1, #0
    64aa:	e78c      	b.n	63c6 <__ieee754_sqrt+0xfa>
    64ac:	7ff00000 	.word	0x7ff00000
    64b0:	fffffc01 	.word	0xfffffc01
    64b4:	3fe00000 	.word	0x3fe00000

000064b8 <fabs>:
    64b8:	0049      	lsls	r1, r1, #1
    64ba:	084b      	lsrs	r3, r1, #1
    64bc:	1c19      	adds	r1, r3, #0
    64be:	4770      	bx	lr

000064c0 <finite>:
    64c0:	4b03      	ldr	r3, [pc, #12]	; (64d0 <finite+0x10>)
    64c2:	0048      	lsls	r0, r1, #1
    64c4:	469c      	mov	ip, r3
    64c6:	0840      	lsrs	r0, r0, #1
    64c8:	4460      	add	r0, ip
    64ca:	0fc0      	lsrs	r0, r0, #31
    64cc:	4770      	bx	lr
    64ce:	46c0      	nop			; (mov r8, r8)
    64d0:	80100000 	.word	0x80100000

000064d4 <__fpclassifyd>:
    64d4:	1c0a      	adds	r2, r1, #0
    64d6:	1c03      	adds	r3, r0, #0
    64d8:	4302      	orrs	r2, r0
    64da:	b530      	push	{r4, r5, lr}
    64dc:	2002      	movs	r0, #2
    64de:	2a00      	cmp	r2, #0
    64e0:	d100      	bne.n	64e4 <__fpclassifyd+0x10>
    64e2:	bd30      	pop	{r4, r5, pc}
    64e4:	2280      	movs	r2, #128	; 0x80
    64e6:	0612      	lsls	r2, r2, #24
    64e8:	4291      	cmp	r1, r2
    64ea:	d016      	beq.n	651a <__fpclassifyd+0x46>
    64ec:	4a0c      	ldr	r2, [pc, #48]	; (6520 <__fpclassifyd+0x4c>)
    64ee:	2004      	movs	r0, #4
    64f0:	188c      	adds	r4, r1, r2
    64f2:	4a0c      	ldr	r2, [pc, #48]	; (6524 <__fpclassifyd+0x50>)
    64f4:	4294      	cmp	r4, r2
    64f6:	d9f4      	bls.n	64e2 <__fpclassifyd+0xe>
    64f8:	4c0b      	ldr	r4, [pc, #44]	; (6528 <__fpclassifyd+0x54>)
    64fa:	190c      	adds	r4, r1, r4
    64fc:	4294      	cmp	r4, r2
    64fe:	d9f0      	bls.n	64e2 <__fpclassifyd+0xe>
    6500:	4a0a      	ldr	r2, [pc, #40]	; (652c <__fpclassifyd+0x58>)
    6502:	0049      	lsls	r1, r1, #1
    6504:	0849      	lsrs	r1, r1, #1
    6506:	2003      	movs	r0, #3
    6508:	4291      	cmp	r1, r2
    650a:	d9ea      	bls.n	64e2 <__fpclassifyd+0xe>
    650c:	4a06      	ldr	r2, [pc, #24]	; (6528 <__fpclassifyd+0x54>)
    650e:	2000      	movs	r0, #0
    6510:	4291      	cmp	r1, r2
    6512:	d1e6      	bne.n	64e2 <__fpclassifyd+0xe>
    6514:	4258      	negs	r0, r3
    6516:	4158      	adcs	r0, r3
    6518:	e7e3      	b.n	64e2 <__fpclassifyd+0xe>
    651a:	2b00      	cmp	r3, #0
    651c:	d0e1      	beq.n	64e2 <__fpclassifyd+0xe>
    651e:	e7ef      	b.n	6500 <__fpclassifyd+0x2c>
    6520:	fff00000 	.word	0xfff00000
    6524:	7fdfffff 	.word	0x7fdfffff
    6528:	7ff00000 	.word	0x7ff00000
    652c:	000fffff 	.word	0x000fffff

00006530 <matherr>:
    6530:	2000      	movs	r0, #0
    6532:	4770      	bx	lr

00006534 <nan>:
    6534:	2000      	movs	r0, #0
    6536:	4901      	ldr	r1, [pc, #4]	; (653c <nan+0x8>)
    6538:	4770      	bx	lr
    653a:	46c0      	nop			; (mov r8, r8)
    653c:	7ff80000 	.word	0x7ff80000

00006540 <rint>:
    6540:	b5f0      	push	{r4, r5, r6, r7, lr}
    6542:	4647      	mov	r7, r8
    6544:	b480      	push	{r7}
    6546:	004b      	lsls	r3, r1, #1
    6548:	4a4a      	ldr	r2, [pc, #296]	; (6674 <rint+0x134>)
    654a:	0d5b      	lsrs	r3, r3, #21
    654c:	189d      	adds	r5, r3, r2
    654e:	b082      	sub	sp, #8
    6550:	1c07      	adds	r7, r0, #0
    6552:	1c0c      	adds	r4, r1, #0
    6554:	0fce      	lsrs	r6, r1, #31
    6556:	2d13      	cmp	r5, #19
    6558:	dc39      	bgt.n	65ce <rint+0x8e>
    655a:	2d00      	cmp	r5, #0
    655c:	db59      	blt.n	6612 <rint+0xd2>
    655e:	4f46      	ldr	r7, [pc, #280]	; (6678 <rint+0x138>)
    6560:	1c02      	adds	r2, r0, #0
    6562:	412f      	asrs	r7, r5
    6564:	1c3b      	adds	r3, r7, #0
    6566:	400b      	ands	r3, r1
    6568:	4303      	orrs	r3, r0
    656a:	469c      	mov	ip, r3
    656c:	46b8      	mov	r8, r7
    656e:	4667      	mov	r7, ip
    6570:	1c0b      	adds	r3, r1, #0
    6572:	2f00      	cmp	r7, #0
    6574:	d025      	beq.n	65c2 <rint+0x82>
    6576:	4643      	mov	r3, r8
    6578:	085b      	lsrs	r3, r3, #1
    657a:	1c1a      	adds	r2, r3, #0
    657c:	400a      	ands	r2, r1
    657e:	4310      	orrs	r0, r2
    6580:	2700      	movs	r7, #0
    6582:	2800      	cmp	r0, #0
    6584:	d008      	beq.n	6598 <rint+0x58>
    6586:	2d13      	cmp	r5, #19
    6588:	d100      	bne.n	658c <rint+0x4c>
    658a:	e06f      	b.n	666c <rint+0x12c>
    658c:	4399      	bics	r1, r3
    658e:	2380      	movs	r3, #128	; 0x80
    6590:	02db      	lsls	r3, r3, #11
    6592:	412b      	asrs	r3, r5
    6594:	4319      	orrs	r1, r3
    6596:	1c0c      	adds	r4, r1, #0
    6598:	4938      	ldr	r1, [pc, #224]	; (667c <rint+0x13c>)
    659a:	00f6      	lsls	r6, r6, #3
    659c:	198e      	adds	r6, r1, r6
    659e:	1c23      	adds	r3, r4, #0
    65a0:	6834      	ldr	r4, [r6, #0]
    65a2:	6875      	ldr	r5, [r6, #4]
    65a4:	1c3a      	adds	r2, r7, #0
    65a6:	1c20      	adds	r0, r4, #0
    65a8:	1c29      	adds	r1, r5, #0
    65aa:	f001 f931 	bl	7810 <__aeabi_dadd>
    65ae:	9000      	str	r0, [sp, #0]
    65b0:	9101      	str	r1, [sp, #4]
    65b2:	9800      	ldr	r0, [sp, #0]
    65b4:	9901      	ldr	r1, [sp, #4]
    65b6:	1c22      	adds	r2, r4, #0
    65b8:	1c2b      	adds	r3, r5, #0
    65ba:	f002 fb29 	bl	8c10 <__aeabi_dsub>
    65be:	1c02      	adds	r2, r0, #0
    65c0:	1c0b      	adds	r3, r1, #0
    65c2:	1c10      	adds	r0, r2, #0
    65c4:	1c19      	adds	r1, r3, #0
    65c6:	b002      	add	sp, #8
    65c8:	bc04      	pop	{r2}
    65ca:	4690      	mov	r8, r2
    65cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    65ce:	2d33      	cmp	r5, #51	; 0x33
    65d0:	dd0b      	ble.n	65ea <rint+0xaa>
    65d2:	1c0b      	adds	r3, r1, #0
    65d4:	2180      	movs	r1, #128	; 0x80
    65d6:	1c02      	adds	r2, r0, #0
    65d8:	00c9      	lsls	r1, r1, #3
    65da:	428d      	cmp	r5, r1
    65dc:	d1f1      	bne.n	65c2 <rint+0x82>
    65de:	1c21      	adds	r1, r4, #0
    65e0:	f001 f916 	bl	7810 <__aeabi_dadd>
    65e4:	1c02      	adds	r2, r0, #0
    65e6:	1c0b      	adds	r3, r1, #0
    65e8:	e7eb      	b.n	65c2 <rint+0x82>
    65ea:	4a25      	ldr	r2, [pc, #148]	; (6680 <rint+0x140>)
    65ec:	189d      	adds	r5, r3, r2
    65ee:	2301      	movs	r3, #1
    65f0:	425b      	negs	r3, r3
    65f2:	40eb      	lsrs	r3, r5
    65f4:	469c      	mov	ip, r3
    65f6:	1c0b      	adds	r3, r1, #0
    65f8:	4661      	mov	r1, ip
    65fa:	1c02      	adds	r2, r0, #0
    65fc:	4201      	tst	r1, r0
    65fe:	d0e0      	beq.n	65c2 <rint+0x82>
    6600:	084b      	lsrs	r3, r1, #1
    6602:	4203      	tst	r3, r0
    6604:	d0c8      	beq.n	6598 <rint+0x58>
    6606:	2780      	movs	r7, #128	; 0x80
    6608:	05ff      	lsls	r7, r7, #23
    660a:	412f      	asrs	r7, r5
    660c:	4398      	bics	r0, r3
    660e:	4307      	orrs	r7, r0
    6610:	e7c2      	b.n	6598 <rint+0x58>
    6612:	004c      	lsls	r4, r1, #1
    6614:	0864      	lsrs	r4, r4, #1
    6616:	4304      	orrs	r4, r0
    6618:	1c02      	adds	r2, r0, #0
    661a:	1c0b      	adds	r3, r1, #0
    661c:	2c00      	cmp	r4, #0
    661e:	d0d0      	beq.n	65c2 <rint+0x82>
    6620:	0309      	lsls	r1, r1, #12
    6622:	0b09      	lsrs	r1, r1, #12
    6624:	4301      	orrs	r1, r0
    6626:	424a      	negs	r2, r1
    6628:	4311      	orrs	r1, r2
    662a:	2280      	movs	r2, #128	; 0x80
    662c:	0b09      	lsrs	r1, r1, #12
    662e:	0312      	lsls	r2, r2, #12
    6630:	0c5b      	lsrs	r3, r3, #17
    6632:	4011      	ands	r1, r2
    6634:	045b      	lsls	r3, r3, #17
    6636:	1c02      	adds	r2, r0, #0
    6638:	4319      	orrs	r1, r3
    663a:	4810      	ldr	r0, [pc, #64]	; (667c <rint+0x13c>)
    663c:	1c0b      	adds	r3, r1, #0
    663e:	00f1      	lsls	r1, r6, #3
    6640:	1841      	adds	r1, r0, r1
    6642:	680c      	ldr	r4, [r1, #0]
    6644:	684d      	ldr	r5, [r1, #4]
    6646:	1c20      	adds	r0, r4, #0
    6648:	1c29      	adds	r1, r5, #0
    664a:	f001 f8e1 	bl	7810 <__aeabi_dadd>
    664e:	9000      	str	r0, [sp, #0]
    6650:	9101      	str	r1, [sp, #4]
    6652:	9800      	ldr	r0, [sp, #0]
    6654:	9901      	ldr	r1, [sp, #4]
    6656:	1c22      	adds	r2, r4, #0
    6658:	1c2b      	adds	r3, r5, #0
    665a:	f002 fad9 	bl	8c10 <__aeabi_dsub>
    665e:	004b      	lsls	r3, r1, #1
    6660:	085b      	lsrs	r3, r3, #1
    6662:	07f6      	lsls	r6, r6, #31
    6664:	431e      	orrs	r6, r3
    6666:	1c02      	adds	r2, r0, #0
    6668:	1c33      	adds	r3, r6, #0
    666a:	e7aa      	b.n	65c2 <rint+0x82>
    666c:	2780      	movs	r7, #128	; 0x80
    666e:	063f      	lsls	r7, r7, #24
    6670:	e78c      	b.n	658c <rint+0x4c>
    6672:	46c0      	nop			; (mov r8, r8)
    6674:	fffffc01 	.word	0xfffffc01
    6678:	000fffff 	.word	0x000fffff
    667c:	0000bd58 	.word	0x0000bd58
    6680:	fffffbed 	.word	0xfffffbed

00006684 <scalbn>:
    6684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6686:	4f31      	ldr	r7, [pc, #196]	; (674c <scalbn+0xc8>)
    6688:	1c16      	adds	r6, r2, #0
    668a:	1c3b      	adds	r3, r7, #0
    668c:	400b      	ands	r3, r1
    668e:	1c04      	adds	r4, r0, #0
    6690:	1c0d      	adds	r5, r1, #0
    6692:	1c0a      	adds	r2, r1, #0
    6694:	151b      	asrs	r3, r3, #20
    6696:	d120      	bne.n	66da <scalbn+0x56>
    6698:	004b      	lsls	r3, r1, #1
    669a:	085b      	lsrs	r3, r3, #1
    669c:	4303      	orrs	r3, r0
    669e:	d01b      	beq.n	66d8 <scalbn+0x54>
    66a0:	2200      	movs	r2, #0
    66a2:	4b2b      	ldr	r3, [pc, #172]	; (6750 <scalbn+0xcc>)
    66a4:	f002 f81a 	bl	86dc <__aeabi_dmul>
    66a8:	4b2a      	ldr	r3, [pc, #168]	; (6754 <scalbn+0xd0>)
    66aa:	1c04      	adds	r4, r0, #0
    66ac:	1c0d      	adds	r5, r1, #0
    66ae:	1c0a      	adds	r2, r1, #0
    66b0:	429e      	cmp	r6, r3
    66b2:	db22      	blt.n	66fa <scalbn+0x76>
    66b4:	400f      	ands	r7, r1
    66b6:	153f      	asrs	r7, r7, #20
    66b8:	1c3b      	adds	r3, r7, #0
    66ba:	4927      	ldr	r1, [pc, #156]	; (6758 <scalbn+0xd4>)
    66bc:	3b36      	subs	r3, #54	; 0x36
    66be:	199b      	adds	r3, r3, r6
    66c0:	428b      	cmp	r3, r1
    66c2:	dd11      	ble.n	66e8 <scalbn+0x64>
    66c4:	1c22      	adds	r2, r4, #0
    66c6:	1c2b      	adds	r3, r5, #0
    66c8:	4824      	ldr	r0, [pc, #144]	; (675c <scalbn+0xd8>)
    66ca:	4925      	ldr	r1, [pc, #148]	; (6760 <scalbn+0xdc>)
    66cc:	f000 f856 	bl	677c <copysign>
    66d0:	4a22      	ldr	r2, [pc, #136]	; (675c <scalbn+0xd8>)
    66d2:	4b23      	ldr	r3, [pc, #140]	; (6760 <scalbn+0xdc>)
    66d4:	f002 f802 	bl	86dc <__aeabi_dmul>
    66d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    66da:	4922      	ldr	r1, [pc, #136]	; (6764 <scalbn+0xe0>)
    66dc:	428b      	cmp	r3, r1
    66de:	d022      	beq.n	6726 <scalbn+0xa2>
    66e0:	491d      	ldr	r1, [pc, #116]	; (6758 <scalbn+0xd4>)
    66e2:	199b      	adds	r3, r3, r6
    66e4:	428b      	cmp	r3, r1
    66e6:	dced      	bgt.n	66c4 <scalbn+0x40>
    66e8:	2b00      	cmp	r3, #0
    66ea:	dd0b      	ble.n	6704 <scalbn+0x80>
    66ec:	491e      	ldr	r1, [pc, #120]	; (6768 <scalbn+0xe4>)
    66ee:	051b      	lsls	r3, r3, #20
    66f0:	400a      	ands	r2, r1
    66f2:	4313      	orrs	r3, r2
    66f4:	1c20      	adds	r0, r4, #0
    66f6:	1c19      	adds	r1, r3, #0
    66f8:	e7ee      	b.n	66d8 <scalbn+0x54>
    66fa:	4a1c      	ldr	r2, [pc, #112]	; (676c <scalbn+0xe8>)
    66fc:	4b1c      	ldr	r3, [pc, #112]	; (6770 <scalbn+0xec>)
    66fe:	f001 ffed 	bl	86dc <__aeabi_dmul>
    6702:	e7e9      	b.n	66d8 <scalbn+0x54>
    6704:	1c19      	adds	r1, r3, #0
    6706:	3135      	adds	r1, #53	; 0x35
    6708:	da13      	bge.n	6732 <scalbn+0xae>
    670a:	4b1a      	ldr	r3, [pc, #104]	; (6774 <scalbn+0xf0>)
    670c:	429e      	cmp	r6, r3
    670e:	dcd9      	bgt.n	66c4 <scalbn+0x40>
    6710:	1c22      	adds	r2, r4, #0
    6712:	1c2b      	adds	r3, r5, #0
    6714:	4815      	ldr	r0, [pc, #84]	; (676c <scalbn+0xe8>)
    6716:	4916      	ldr	r1, [pc, #88]	; (6770 <scalbn+0xec>)
    6718:	f000 f830 	bl	677c <copysign>
    671c:	4a13      	ldr	r2, [pc, #76]	; (676c <scalbn+0xe8>)
    671e:	4b14      	ldr	r3, [pc, #80]	; (6770 <scalbn+0xec>)
    6720:	f001 ffdc 	bl	86dc <__aeabi_dmul>
    6724:	e7d8      	b.n	66d8 <scalbn+0x54>
    6726:	1c29      	adds	r1, r5, #0
    6728:	1c22      	adds	r2, r4, #0
    672a:	1c2b      	adds	r3, r5, #0
    672c:	f001 f870 	bl	7810 <__aeabi_dadd>
    6730:	e7d2      	b.n	66d8 <scalbn+0x54>
    6732:	490d      	ldr	r1, [pc, #52]	; (6768 <scalbn+0xe4>)
    6734:	3336      	adds	r3, #54	; 0x36
    6736:	400a      	ands	r2, r1
    6738:	051b      	lsls	r3, r3, #20
    673a:	4313      	orrs	r3, r2
    673c:	1c20      	adds	r0, r4, #0
    673e:	1c19      	adds	r1, r3, #0
    6740:	2200      	movs	r2, #0
    6742:	4b0d      	ldr	r3, [pc, #52]	; (6778 <scalbn+0xf4>)
    6744:	f001 ffca 	bl	86dc <__aeabi_dmul>
    6748:	e7c6      	b.n	66d8 <scalbn+0x54>
    674a:	46c0      	nop			; (mov r8, r8)
    674c:	7ff00000 	.word	0x7ff00000
    6750:	43500000 	.word	0x43500000
    6754:	ffff3cb0 	.word	0xffff3cb0
    6758:	000007fe 	.word	0x000007fe
    675c:	8800759c 	.word	0x8800759c
    6760:	7e37e43c 	.word	0x7e37e43c
    6764:	000007ff 	.word	0x000007ff
    6768:	800fffff 	.word	0x800fffff
    676c:	c2f8f359 	.word	0xc2f8f359
    6770:	01a56e1f 	.word	0x01a56e1f
    6774:	0000c350 	.word	0x0000c350
    6778:	3c900000 	.word	0x3c900000

0000677c <copysign>:
    677c:	b530      	push	{r4, r5, lr}
    677e:	004a      	lsls	r2, r1, #1
    6780:	0fdb      	lsrs	r3, r3, #31
    6782:	0852      	lsrs	r2, r2, #1
    6784:	07db      	lsls	r3, r3, #31
    6786:	4313      	orrs	r3, r2
    6788:	1c19      	adds	r1, r3, #0
    678a:	bd30      	pop	{r4, r5, pc}

0000678c <__aeabi_uidiv>:
    678c:	2200      	movs	r2, #0
    678e:	0843      	lsrs	r3, r0, #1
    6790:	428b      	cmp	r3, r1
    6792:	d374      	bcc.n	687e <__aeabi_uidiv+0xf2>
    6794:	0903      	lsrs	r3, r0, #4
    6796:	428b      	cmp	r3, r1
    6798:	d35f      	bcc.n	685a <__aeabi_uidiv+0xce>
    679a:	0a03      	lsrs	r3, r0, #8
    679c:	428b      	cmp	r3, r1
    679e:	d344      	bcc.n	682a <__aeabi_uidiv+0x9e>
    67a0:	0b03      	lsrs	r3, r0, #12
    67a2:	428b      	cmp	r3, r1
    67a4:	d328      	bcc.n	67f8 <__aeabi_uidiv+0x6c>
    67a6:	0c03      	lsrs	r3, r0, #16
    67a8:	428b      	cmp	r3, r1
    67aa:	d30d      	bcc.n	67c8 <__aeabi_uidiv+0x3c>
    67ac:	22ff      	movs	r2, #255	; 0xff
    67ae:	0209      	lsls	r1, r1, #8
    67b0:	ba12      	rev	r2, r2
    67b2:	0c03      	lsrs	r3, r0, #16
    67b4:	428b      	cmp	r3, r1
    67b6:	d302      	bcc.n	67be <__aeabi_uidiv+0x32>
    67b8:	1212      	asrs	r2, r2, #8
    67ba:	0209      	lsls	r1, r1, #8
    67bc:	d065      	beq.n	688a <__aeabi_uidiv+0xfe>
    67be:	0b03      	lsrs	r3, r0, #12
    67c0:	428b      	cmp	r3, r1
    67c2:	d319      	bcc.n	67f8 <__aeabi_uidiv+0x6c>
    67c4:	e000      	b.n	67c8 <__aeabi_uidiv+0x3c>
    67c6:	0a09      	lsrs	r1, r1, #8
    67c8:	0bc3      	lsrs	r3, r0, #15
    67ca:	428b      	cmp	r3, r1
    67cc:	d301      	bcc.n	67d2 <__aeabi_uidiv+0x46>
    67ce:	03cb      	lsls	r3, r1, #15
    67d0:	1ac0      	subs	r0, r0, r3
    67d2:	4152      	adcs	r2, r2
    67d4:	0b83      	lsrs	r3, r0, #14
    67d6:	428b      	cmp	r3, r1
    67d8:	d301      	bcc.n	67de <__aeabi_uidiv+0x52>
    67da:	038b      	lsls	r3, r1, #14
    67dc:	1ac0      	subs	r0, r0, r3
    67de:	4152      	adcs	r2, r2
    67e0:	0b43      	lsrs	r3, r0, #13
    67e2:	428b      	cmp	r3, r1
    67e4:	d301      	bcc.n	67ea <__aeabi_uidiv+0x5e>
    67e6:	034b      	lsls	r3, r1, #13
    67e8:	1ac0      	subs	r0, r0, r3
    67ea:	4152      	adcs	r2, r2
    67ec:	0b03      	lsrs	r3, r0, #12
    67ee:	428b      	cmp	r3, r1
    67f0:	d301      	bcc.n	67f6 <__aeabi_uidiv+0x6a>
    67f2:	030b      	lsls	r3, r1, #12
    67f4:	1ac0      	subs	r0, r0, r3
    67f6:	4152      	adcs	r2, r2
    67f8:	0ac3      	lsrs	r3, r0, #11
    67fa:	428b      	cmp	r3, r1
    67fc:	d301      	bcc.n	6802 <__aeabi_uidiv+0x76>
    67fe:	02cb      	lsls	r3, r1, #11
    6800:	1ac0      	subs	r0, r0, r3
    6802:	4152      	adcs	r2, r2
    6804:	0a83      	lsrs	r3, r0, #10
    6806:	428b      	cmp	r3, r1
    6808:	d301      	bcc.n	680e <__aeabi_uidiv+0x82>
    680a:	028b      	lsls	r3, r1, #10
    680c:	1ac0      	subs	r0, r0, r3
    680e:	4152      	adcs	r2, r2
    6810:	0a43      	lsrs	r3, r0, #9
    6812:	428b      	cmp	r3, r1
    6814:	d301      	bcc.n	681a <__aeabi_uidiv+0x8e>
    6816:	024b      	lsls	r3, r1, #9
    6818:	1ac0      	subs	r0, r0, r3
    681a:	4152      	adcs	r2, r2
    681c:	0a03      	lsrs	r3, r0, #8
    681e:	428b      	cmp	r3, r1
    6820:	d301      	bcc.n	6826 <__aeabi_uidiv+0x9a>
    6822:	020b      	lsls	r3, r1, #8
    6824:	1ac0      	subs	r0, r0, r3
    6826:	4152      	adcs	r2, r2
    6828:	d2cd      	bcs.n	67c6 <__aeabi_uidiv+0x3a>
    682a:	09c3      	lsrs	r3, r0, #7
    682c:	428b      	cmp	r3, r1
    682e:	d301      	bcc.n	6834 <__aeabi_uidiv+0xa8>
    6830:	01cb      	lsls	r3, r1, #7
    6832:	1ac0      	subs	r0, r0, r3
    6834:	4152      	adcs	r2, r2
    6836:	0983      	lsrs	r3, r0, #6
    6838:	428b      	cmp	r3, r1
    683a:	d301      	bcc.n	6840 <__aeabi_uidiv+0xb4>
    683c:	018b      	lsls	r3, r1, #6
    683e:	1ac0      	subs	r0, r0, r3
    6840:	4152      	adcs	r2, r2
    6842:	0943      	lsrs	r3, r0, #5
    6844:	428b      	cmp	r3, r1
    6846:	d301      	bcc.n	684c <__aeabi_uidiv+0xc0>
    6848:	014b      	lsls	r3, r1, #5
    684a:	1ac0      	subs	r0, r0, r3
    684c:	4152      	adcs	r2, r2
    684e:	0903      	lsrs	r3, r0, #4
    6850:	428b      	cmp	r3, r1
    6852:	d301      	bcc.n	6858 <__aeabi_uidiv+0xcc>
    6854:	010b      	lsls	r3, r1, #4
    6856:	1ac0      	subs	r0, r0, r3
    6858:	4152      	adcs	r2, r2
    685a:	08c3      	lsrs	r3, r0, #3
    685c:	428b      	cmp	r3, r1
    685e:	d301      	bcc.n	6864 <__aeabi_uidiv+0xd8>
    6860:	00cb      	lsls	r3, r1, #3
    6862:	1ac0      	subs	r0, r0, r3
    6864:	4152      	adcs	r2, r2
    6866:	0883      	lsrs	r3, r0, #2
    6868:	428b      	cmp	r3, r1
    686a:	d301      	bcc.n	6870 <__aeabi_uidiv+0xe4>
    686c:	008b      	lsls	r3, r1, #2
    686e:	1ac0      	subs	r0, r0, r3
    6870:	4152      	adcs	r2, r2
    6872:	0843      	lsrs	r3, r0, #1
    6874:	428b      	cmp	r3, r1
    6876:	d301      	bcc.n	687c <__aeabi_uidiv+0xf0>
    6878:	004b      	lsls	r3, r1, #1
    687a:	1ac0      	subs	r0, r0, r3
    687c:	4152      	adcs	r2, r2
    687e:	1a41      	subs	r1, r0, r1
    6880:	d200      	bcs.n	6884 <__aeabi_uidiv+0xf8>
    6882:	4601      	mov	r1, r0
    6884:	4152      	adcs	r2, r2
    6886:	4610      	mov	r0, r2
    6888:	4770      	bx	lr
    688a:	e7ff      	b.n	688c <__aeabi_uidiv+0x100>
    688c:	b501      	push	{r0, lr}
    688e:	2000      	movs	r0, #0
    6890:	f000 f8fc 	bl	6a8c <__aeabi_idiv0>
    6894:	bd02      	pop	{r1, pc}
    6896:	46c0      	nop			; (mov r8, r8)

00006898 <__aeabi_uidivmod>:
    6898:	2900      	cmp	r1, #0
    689a:	d0f7      	beq.n	688c <__aeabi_uidiv+0x100>
    689c:	b503      	push	{r0, r1, lr}
    689e:	f7ff ff75 	bl	678c <__aeabi_uidiv>
    68a2:	bc0e      	pop	{r1, r2, r3}
    68a4:	4342      	muls	r2, r0
    68a6:	1a89      	subs	r1, r1, r2
    68a8:	4718      	bx	r3
    68aa:	46c0      	nop			; (mov r8, r8)

000068ac <__aeabi_idiv>:
    68ac:	4603      	mov	r3, r0
    68ae:	430b      	orrs	r3, r1
    68b0:	d47f      	bmi.n	69b2 <__aeabi_idiv+0x106>
    68b2:	2200      	movs	r2, #0
    68b4:	0843      	lsrs	r3, r0, #1
    68b6:	428b      	cmp	r3, r1
    68b8:	d374      	bcc.n	69a4 <__aeabi_idiv+0xf8>
    68ba:	0903      	lsrs	r3, r0, #4
    68bc:	428b      	cmp	r3, r1
    68be:	d35f      	bcc.n	6980 <__aeabi_idiv+0xd4>
    68c0:	0a03      	lsrs	r3, r0, #8
    68c2:	428b      	cmp	r3, r1
    68c4:	d344      	bcc.n	6950 <__aeabi_idiv+0xa4>
    68c6:	0b03      	lsrs	r3, r0, #12
    68c8:	428b      	cmp	r3, r1
    68ca:	d328      	bcc.n	691e <__aeabi_idiv+0x72>
    68cc:	0c03      	lsrs	r3, r0, #16
    68ce:	428b      	cmp	r3, r1
    68d0:	d30d      	bcc.n	68ee <__aeabi_idiv+0x42>
    68d2:	22ff      	movs	r2, #255	; 0xff
    68d4:	0209      	lsls	r1, r1, #8
    68d6:	ba12      	rev	r2, r2
    68d8:	0c03      	lsrs	r3, r0, #16
    68da:	428b      	cmp	r3, r1
    68dc:	d302      	bcc.n	68e4 <__aeabi_idiv+0x38>
    68de:	1212      	asrs	r2, r2, #8
    68e0:	0209      	lsls	r1, r1, #8
    68e2:	d065      	beq.n	69b0 <__aeabi_idiv+0x104>
    68e4:	0b03      	lsrs	r3, r0, #12
    68e6:	428b      	cmp	r3, r1
    68e8:	d319      	bcc.n	691e <__aeabi_idiv+0x72>
    68ea:	e000      	b.n	68ee <__aeabi_idiv+0x42>
    68ec:	0a09      	lsrs	r1, r1, #8
    68ee:	0bc3      	lsrs	r3, r0, #15
    68f0:	428b      	cmp	r3, r1
    68f2:	d301      	bcc.n	68f8 <__aeabi_idiv+0x4c>
    68f4:	03cb      	lsls	r3, r1, #15
    68f6:	1ac0      	subs	r0, r0, r3
    68f8:	4152      	adcs	r2, r2
    68fa:	0b83      	lsrs	r3, r0, #14
    68fc:	428b      	cmp	r3, r1
    68fe:	d301      	bcc.n	6904 <__aeabi_idiv+0x58>
    6900:	038b      	lsls	r3, r1, #14
    6902:	1ac0      	subs	r0, r0, r3
    6904:	4152      	adcs	r2, r2
    6906:	0b43      	lsrs	r3, r0, #13
    6908:	428b      	cmp	r3, r1
    690a:	d301      	bcc.n	6910 <__aeabi_idiv+0x64>
    690c:	034b      	lsls	r3, r1, #13
    690e:	1ac0      	subs	r0, r0, r3
    6910:	4152      	adcs	r2, r2
    6912:	0b03      	lsrs	r3, r0, #12
    6914:	428b      	cmp	r3, r1
    6916:	d301      	bcc.n	691c <__aeabi_idiv+0x70>
    6918:	030b      	lsls	r3, r1, #12
    691a:	1ac0      	subs	r0, r0, r3
    691c:	4152      	adcs	r2, r2
    691e:	0ac3      	lsrs	r3, r0, #11
    6920:	428b      	cmp	r3, r1
    6922:	d301      	bcc.n	6928 <__aeabi_idiv+0x7c>
    6924:	02cb      	lsls	r3, r1, #11
    6926:	1ac0      	subs	r0, r0, r3
    6928:	4152      	adcs	r2, r2
    692a:	0a83      	lsrs	r3, r0, #10
    692c:	428b      	cmp	r3, r1
    692e:	d301      	bcc.n	6934 <__aeabi_idiv+0x88>
    6930:	028b      	lsls	r3, r1, #10
    6932:	1ac0      	subs	r0, r0, r3
    6934:	4152      	adcs	r2, r2
    6936:	0a43      	lsrs	r3, r0, #9
    6938:	428b      	cmp	r3, r1
    693a:	d301      	bcc.n	6940 <__aeabi_idiv+0x94>
    693c:	024b      	lsls	r3, r1, #9
    693e:	1ac0      	subs	r0, r0, r3
    6940:	4152      	adcs	r2, r2
    6942:	0a03      	lsrs	r3, r0, #8
    6944:	428b      	cmp	r3, r1
    6946:	d301      	bcc.n	694c <__aeabi_idiv+0xa0>
    6948:	020b      	lsls	r3, r1, #8
    694a:	1ac0      	subs	r0, r0, r3
    694c:	4152      	adcs	r2, r2
    694e:	d2cd      	bcs.n	68ec <__aeabi_idiv+0x40>
    6950:	09c3      	lsrs	r3, r0, #7
    6952:	428b      	cmp	r3, r1
    6954:	d301      	bcc.n	695a <__aeabi_idiv+0xae>
    6956:	01cb      	lsls	r3, r1, #7
    6958:	1ac0      	subs	r0, r0, r3
    695a:	4152      	adcs	r2, r2
    695c:	0983      	lsrs	r3, r0, #6
    695e:	428b      	cmp	r3, r1
    6960:	d301      	bcc.n	6966 <__aeabi_idiv+0xba>
    6962:	018b      	lsls	r3, r1, #6
    6964:	1ac0      	subs	r0, r0, r3
    6966:	4152      	adcs	r2, r2
    6968:	0943      	lsrs	r3, r0, #5
    696a:	428b      	cmp	r3, r1
    696c:	d301      	bcc.n	6972 <__aeabi_idiv+0xc6>
    696e:	014b      	lsls	r3, r1, #5
    6970:	1ac0      	subs	r0, r0, r3
    6972:	4152      	adcs	r2, r2
    6974:	0903      	lsrs	r3, r0, #4
    6976:	428b      	cmp	r3, r1
    6978:	d301      	bcc.n	697e <__aeabi_idiv+0xd2>
    697a:	010b      	lsls	r3, r1, #4
    697c:	1ac0      	subs	r0, r0, r3
    697e:	4152      	adcs	r2, r2
    6980:	08c3      	lsrs	r3, r0, #3
    6982:	428b      	cmp	r3, r1
    6984:	d301      	bcc.n	698a <__aeabi_idiv+0xde>
    6986:	00cb      	lsls	r3, r1, #3
    6988:	1ac0      	subs	r0, r0, r3
    698a:	4152      	adcs	r2, r2
    698c:	0883      	lsrs	r3, r0, #2
    698e:	428b      	cmp	r3, r1
    6990:	d301      	bcc.n	6996 <__aeabi_idiv+0xea>
    6992:	008b      	lsls	r3, r1, #2
    6994:	1ac0      	subs	r0, r0, r3
    6996:	4152      	adcs	r2, r2
    6998:	0843      	lsrs	r3, r0, #1
    699a:	428b      	cmp	r3, r1
    699c:	d301      	bcc.n	69a2 <__aeabi_idiv+0xf6>
    699e:	004b      	lsls	r3, r1, #1
    69a0:	1ac0      	subs	r0, r0, r3
    69a2:	4152      	adcs	r2, r2
    69a4:	1a41      	subs	r1, r0, r1
    69a6:	d200      	bcs.n	69aa <__aeabi_idiv+0xfe>
    69a8:	4601      	mov	r1, r0
    69aa:	4152      	adcs	r2, r2
    69ac:	4610      	mov	r0, r2
    69ae:	4770      	bx	lr
    69b0:	e05d      	b.n	6a6e <__aeabi_idiv+0x1c2>
    69b2:	0fca      	lsrs	r2, r1, #31
    69b4:	d000      	beq.n	69b8 <__aeabi_idiv+0x10c>
    69b6:	4249      	negs	r1, r1
    69b8:	1003      	asrs	r3, r0, #32
    69ba:	d300      	bcc.n	69be <__aeabi_idiv+0x112>
    69bc:	4240      	negs	r0, r0
    69be:	4053      	eors	r3, r2
    69c0:	2200      	movs	r2, #0
    69c2:	469c      	mov	ip, r3
    69c4:	0903      	lsrs	r3, r0, #4
    69c6:	428b      	cmp	r3, r1
    69c8:	d32d      	bcc.n	6a26 <__aeabi_idiv+0x17a>
    69ca:	0a03      	lsrs	r3, r0, #8
    69cc:	428b      	cmp	r3, r1
    69ce:	d312      	bcc.n	69f6 <__aeabi_idiv+0x14a>
    69d0:	22fc      	movs	r2, #252	; 0xfc
    69d2:	0189      	lsls	r1, r1, #6
    69d4:	ba12      	rev	r2, r2
    69d6:	0a03      	lsrs	r3, r0, #8
    69d8:	428b      	cmp	r3, r1
    69da:	d30c      	bcc.n	69f6 <__aeabi_idiv+0x14a>
    69dc:	0189      	lsls	r1, r1, #6
    69de:	1192      	asrs	r2, r2, #6
    69e0:	428b      	cmp	r3, r1
    69e2:	d308      	bcc.n	69f6 <__aeabi_idiv+0x14a>
    69e4:	0189      	lsls	r1, r1, #6
    69e6:	1192      	asrs	r2, r2, #6
    69e8:	428b      	cmp	r3, r1
    69ea:	d304      	bcc.n	69f6 <__aeabi_idiv+0x14a>
    69ec:	0189      	lsls	r1, r1, #6
    69ee:	d03a      	beq.n	6a66 <__aeabi_idiv+0x1ba>
    69f0:	1192      	asrs	r2, r2, #6
    69f2:	e000      	b.n	69f6 <__aeabi_idiv+0x14a>
    69f4:	0989      	lsrs	r1, r1, #6
    69f6:	09c3      	lsrs	r3, r0, #7
    69f8:	428b      	cmp	r3, r1
    69fa:	d301      	bcc.n	6a00 <__aeabi_idiv+0x154>
    69fc:	01cb      	lsls	r3, r1, #7
    69fe:	1ac0      	subs	r0, r0, r3
    6a00:	4152      	adcs	r2, r2
    6a02:	0983      	lsrs	r3, r0, #6
    6a04:	428b      	cmp	r3, r1
    6a06:	d301      	bcc.n	6a0c <__aeabi_idiv+0x160>
    6a08:	018b      	lsls	r3, r1, #6
    6a0a:	1ac0      	subs	r0, r0, r3
    6a0c:	4152      	adcs	r2, r2
    6a0e:	0943      	lsrs	r3, r0, #5
    6a10:	428b      	cmp	r3, r1
    6a12:	d301      	bcc.n	6a18 <__aeabi_idiv+0x16c>
    6a14:	014b      	lsls	r3, r1, #5
    6a16:	1ac0      	subs	r0, r0, r3
    6a18:	4152      	adcs	r2, r2
    6a1a:	0903      	lsrs	r3, r0, #4
    6a1c:	428b      	cmp	r3, r1
    6a1e:	d301      	bcc.n	6a24 <__aeabi_idiv+0x178>
    6a20:	010b      	lsls	r3, r1, #4
    6a22:	1ac0      	subs	r0, r0, r3
    6a24:	4152      	adcs	r2, r2
    6a26:	08c3      	lsrs	r3, r0, #3
    6a28:	428b      	cmp	r3, r1
    6a2a:	d301      	bcc.n	6a30 <__aeabi_idiv+0x184>
    6a2c:	00cb      	lsls	r3, r1, #3
    6a2e:	1ac0      	subs	r0, r0, r3
    6a30:	4152      	adcs	r2, r2
    6a32:	0883      	lsrs	r3, r0, #2
    6a34:	428b      	cmp	r3, r1
    6a36:	d301      	bcc.n	6a3c <__aeabi_idiv+0x190>
    6a38:	008b      	lsls	r3, r1, #2
    6a3a:	1ac0      	subs	r0, r0, r3
    6a3c:	4152      	adcs	r2, r2
    6a3e:	d2d9      	bcs.n	69f4 <__aeabi_idiv+0x148>
    6a40:	0843      	lsrs	r3, r0, #1
    6a42:	428b      	cmp	r3, r1
    6a44:	d301      	bcc.n	6a4a <__aeabi_idiv+0x19e>
    6a46:	004b      	lsls	r3, r1, #1
    6a48:	1ac0      	subs	r0, r0, r3
    6a4a:	4152      	adcs	r2, r2
    6a4c:	1a41      	subs	r1, r0, r1
    6a4e:	d200      	bcs.n	6a52 <__aeabi_idiv+0x1a6>
    6a50:	4601      	mov	r1, r0
    6a52:	4663      	mov	r3, ip
    6a54:	4152      	adcs	r2, r2
    6a56:	105b      	asrs	r3, r3, #1
    6a58:	4610      	mov	r0, r2
    6a5a:	d301      	bcc.n	6a60 <__aeabi_idiv+0x1b4>
    6a5c:	4240      	negs	r0, r0
    6a5e:	2b00      	cmp	r3, #0
    6a60:	d500      	bpl.n	6a64 <__aeabi_idiv+0x1b8>
    6a62:	4249      	negs	r1, r1
    6a64:	4770      	bx	lr
    6a66:	4663      	mov	r3, ip
    6a68:	105b      	asrs	r3, r3, #1
    6a6a:	d300      	bcc.n	6a6e <__aeabi_idiv+0x1c2>
    6a6c:	4240      	negs	r0, r0
    6a6e:	b501      	push	{r0, lr}
    6a70:	2000      	movs	r0, #0
    6a72:	f000 f80b 	bl	6a8c <__aeabi_idiv0>
    6a76:	bd02      	pop	{r1, pc}

00006a78 <__aeabi_idivmod>:
    6a78:	2900      	cmp	r1, #0
    6a7a:	d0f8      	beq.n	6a6e <__aeabi_idiv+0x1c2>
    6a7c:	b503      	push	{r0, r1, lr}
    6a7e:	f7ff ff15 	bl	68ac <__aeabi_idiv>
    6a82:	bc0e      	pop	{r1, r2, r3}
    6a84:	4342      	muls	r2, r0
    6a86:	1a89      	subs	r1, r1, r2
    6a88:	4718      	bx	r3
    6a8a:	46c0      	nop			; (mov r8, r8)

00006a8c <__aeabi_idiv0>:
    6a8c:	4770      	bx	lr
    6a8e:	46c0      	nop			; (mov r8, r8)

00006a90 <__aeabi_cdrcmple>:
    6a90:	4684      	mov	ip, r0
    6a92:	1c10      	adds	r0, r2, #0
    6a94:	4662      	mov	r2, ip
    6a96:	468c      	mov	ip, r1
    6a98:	1c19      	adds	r1, r3, #0
    6a9a:	4663      	mov	r3, ip
    6a9c:	e000      	b.n	6aa0 <__aeabi_cdcmpeq>
    6a9e:	46c0      	nop			; (mov r8, r8)

00006aa0 <__aeabi_cdcmpeq>:
    6aa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6aa2:	f001 fdb5 	bl	8610 <__ledf2>
    6aa6:	2800      	cmp	r0, #0
    6aa8:	d401      	bmi.n	6aae <__aeabi_cdcmpeq+0xe>
    6aaa:	2100      	movs	r1, #0
    6aac:	42c8      	cmn	r0, r1
    6aae:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006ab0 <__aeabi_dcmpeq>:
    6ab0:	b510      	push	{r4, lr}
    6ab2:	f001 fcf9 	bl	84a8 <__eqdf2>
    6ab6:	4240      	negs	r0, r0
    6ab8:	3001      	adds	r0, #1
    6aba:	bd10      	pop	{r4, pc}

00006abc <__aeabi_dcmplt>:
    6abc:	b510      	push	{r4, lr}
    6abe:	f001 fda7 	bl	8610 <__ledf2>
    6ac2:	2800      	cmp	r0, #0
    6ac4:	db01      	blt.n	6aca <__aeabi_dcmplt+0xe>
    6ac6:	2000      	movs	r0, #0
    6ac8:	bd10      	pop	{r4, pc}
    6aca:	2001      	movs	r0, #1
    6acc:	bd10      	pop	{r4, pc}
    6ace:	46c0      	nop			; (mov r8, r8)

00006ad0 <__aeabi_dcmple>:
    6ad0:	b510      	push	{r4, lr}
    6ad2:	f001 fd9d 	bl	8610 <__ledf2>
    6ad6:	2800      	cmp	r0, #0
    6ad8:	dd01      	ble.n	6ade <__aeabi_dcmple+0xe>
    6ada:	2000      	movs	r0, #0
    6adc:	bd10      	pop	{r4, pc}
    6ade:	2001      	movs	r0, #1
    6ae0:	bd10      	pop	{r4, pc}
    6ae2:	46c0      	nop			; (mov r8, r8)

00006ae4 <__aeabi_dcmpgt>:
    6ae4:	b510      	push	{r4, lr}
    6ae6:	f001 fd23 	bl	8530 <__gedf2>
    6aea:	2800      	cmp	r0, #0
    6aec:	dc01      	bgt.n	6af2 <__aeabi_dcmpgt+0xe>
    6aee:	2000      	movs	r0, #0
    6af0:	bd10      	pop	{r4, pc}
    6af2:	2001      	movs	r0, #1
    6af4:	bd10      	pop	{r4, pc}
    6af6:	46c0      	nop			; (mov r8, r8)

00006af8 <__aeabi_dcmpge>:
    6af8:	b510      	push	{r4, lr}
    6afa:	f001 fd19 	bl	8530 <__gedf2>
    6afe:	2800      	cmp	r0, #0
    6b00:	da01      	bge.n	6b06 <__aeabi_dcmpge+0xe>
    6b02:	2000      	movs	r0, #0
    6b04:	bd10      	pop	{r4, pc}
    6b06:	2001      	movs	r0, #1
    6b08:	bd10      	pop	{r4, pc}
    6b0a:	46c0      	nop			; (mov r8, r8)

00006b0c <__aeabi_uldivmod>:
    6b0c:	2b00      	cmp	r3, #0
    6b0e:	d111      	bne.n	6b34 <__aeabi_uldivmod+0x28>
    6b10:	2a00      	cmp	r2, #0
    6b12:	d10f      	bne.n	6b34 <__aeabi_uldivmod+0x28>
    6b14:	2900      	cmp	r1, #0
    6b16:	d100      	bne.n	6b1a <__aeabi_uldivmod+0xe>
    6b18:	2800      	cmp	r0, #0
    6b1a:	d002      	beq.n	6b22 <__aeabi_uldivmod+0x16>
    6b1c:	2100      	movs	r1, #0
    6b1e:	43c9      	mvns	r1, r1
    6b20:	1c08      	adds	r0, r1, #0
    6b22:	b407      	push	{r0, r1, r2}
    6b24:	4802      	ldr	r0, [pc, #8]	; (6b30 <__aeabi_uldivmod+0x24>)
    6b26:	a102      	add	r1, pc, #8	; (adr r1, 6b30 <__aeabi_uldivmod+0x24>)
    6b28:	1840      	adds	r0, r0, r1
    6b2a:	9002      	str	r0, [sp, #8]
    6b2c:	bd03      	pop	{r0, r1, pc}
    6b2e:	46c0      	nop			; (mov r8, r8)
    6b30:	ffffff5d 	.word	0xffffff5d
    6b34:	b403      	push	{r0, r1}
    6b36:	4668      	mov	r0, sp
    6b38:	b501      	push	{r0, lr}
    6b3a:	9802      	ldr	r0, [sp, #8]
    6b3c:	f000 f882 	bl	6c44 <__gnu_uldivmod_helper>
    6b40:	9b01      	ldr	r3, [sp, #4]
    6b42:	469e      	mov	lr, r3
    6b44:	b002      	add	sp, #8
    6b46:	bc0c      	pop	{r2, r3}
    6b48:	4770      	bx	lr
    6b4a:	46c0      	nop			; (mov r8, r8)

00006b4c <__aeabi_lmul>:
    6b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b4e:	464f      	mov	r7, r9
    6b50:	4646      	mov	r6, r8
    6b52:	0405      	lsls	r5, r0, #16
    6b54:	0c2d      	lsrs	r5, r5, #16
    6b56:	1c2c      	adds	r4, r5, #0
    6b58:	b4c0      	push	{r6, r7}
    6b5a:	0417      	lsls	r7, r2, #16
    6b5c:	0c16      	lsrs	r6, r2, #16
    6b5e:	0c3f      	lsrs	r7, r7, #16
    6b60:	4699      	mov	r9, r3
    6b62:	0c03      	lsrs	r3, r0, #16
    6b64:	437c      	muls	r4, r7
    6b66:	4375      	muls	r5, r6
    6b68:	435f      	muls	r7, r3
    6b6a:	4373      	muls	r3, r6
    6b6c:	197d      	adds	r5, r7, r5
    6b6e:	0c26      	lsrs	r6, r4, #16
    6b70:	19ad      	adds	r5, r5, r6
    6b72:	469c      	mov	ip, r3
    6b74:	42af      	cmp	r7, r5
    6b76:	d903      	bls.n	6b80 <__aeabi_lmul+0x34>
    6b78:	2380      	movs	r3, #128	; 0x80
    6b7a:	025b      	lsls	r3, r3, #9
    6b7c:	4698      	mov	r8, r3
    6b7e:	44c4      	add	ip, r8
    6b80:	464b      	mov	r3, r9
    6b82:	4351      	muls	r1, r2
    6b84:	4343      	muls	r3, r0
    6b86:	0424      	lsls	r4, r4, #16
    6b88:	0c2e      	lsrs	r6, r5, #16
    6b8a:	0c24      	lsrs	r4, r4, #16
    6b8c:	042d      	lsls	r5, r5, #16
    6b8e:	4466      	add	r6, ip
    6b90:	192c      	adds	r4, r5, r4
    6b92:	1859      	adds	r1, r3, r1
    6b94:	1989      	adds	r1, r1, r6
    6b96:	1c20      	adds	r0, r4, #0
    6b98:	bc0c      	pop	{r2, r3}
    6b9a:	4690      	mov	r8, r2
    6b9c:	4699      	mov	r9, r3
    6b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006ba0 <__aeabi_f2uiz>:
    6ba0:	219e      	movs	r1, #158	; 0x9e
    6ba2:	b510      	push	{r4, lr}
    6ba4:	05c9      	lsls	r1, r1, #23
    6ba6:	1c04      	adds	r4, r0, #0
    6ba8:	f002 fc80 	bl	94ac <__aeabi_fcmpge>
    6bac:	2800      	cmp	r0, #0
    6bae:	d103      	bne.n	6bb8 <__aeabi_f2uiz+0x18>
    6bb0:	1c20      	adds	r0, r4, #0
    6bb2:	f000 fdc5 	bl	7740 <__aeabi_f2iz>
    6bb6:	bd10      	pop	{r4, pc}
    6bb8:	219e      	movs	r1, #158	; 0x9e
    6bba:	1c20      	adds	r0, r4, #0
    6bbc:	05c9      	lsls	r1, r1, #23
    6bbe:	f000 fc41 	bl	7444 <__aeabi_fsub>
    6bc2:	f000 fdbd 	bl	7740 <__aeabi_f2iz>
    6bc6:	2380      	movs	r3, #128	; 0x80
    6bc8:	061b      	lsls	r3, r3, #24
    6bca:	469c      	mov	ip, r3
    6bcc:	4460      	add	r0, ip
    6bce:	e7f2      	b.n	6bb6 <__aeabi_f2uiz+0x16>

00006bd0 <__aeabi_d2uiz>:
    6bd0:	b538      	push	{r3, r4, r5, lr}
    6bd2:	2200      	movs	r2, #0
    6bd4:	4b0c      	ldr	r3, [pc, #48]	; (6c08 <__aeabi_d2uiz+0x38>)
    6bd6:	1c04      	adds	r4, r0, #0
    6bd8:	1c0d      	adds	r5, r1, #0
    6bda:	f7ff ff8d 	bl	6af8 <__aeabi_dcmpge>
    6bde:	2800      	cmp	r0, #0
    6be0:	d104      	bne.n	6bec <__aeabi_d2uiz+0x1c>
    6be2:	1c20      	adds	r0, r4, #0
    6be4:	1c29      	adds	r1, r5, #0
    6be6:	f002 fb8d 	bl	9304 <__aeabi_d2iz>
    6bea:	bd38      	pop	{r3, r4, r5, pc}
    6bec:	4b06      	ldr	r3, [pc, #24]	; (6c08 <__aeabi_d2uiz+0x38>)
    6bee:	2200      	movs	r2, #0
    6bf0:	1c20      	adds	r0, r4, #0
    6bf2:	1c29      	adds	r1, r5, #0
    6bf4:	f002 f80c 	bl	8c10 <__aeabi_dsub>
    6bf8:	f002 fb84 	bl	9304 <__aeabi_d2iz>
    6bfc:	2380      	movs	r3, #128	; 0x80
    6bfe:	061b      	lsls	r3, r3, #24
    6c00:	469c      	mov	ip, r3
    6c02:	4460      	add	r0, ip
    6c04:	e7f1      	b.n	6bea <__aeabi_d2uiz+0x1a>
    6c06:	46c0      	nop			; (mov r8, r8)
    6c08:	41e00000 	.word	0x41e00000

00006c0c <__gnu_ldivmod_helper>:
    6c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c0e:	b083      	sub	sp, #12
    6c10:	1c16      	adds	r6, r2, #0
    6c12:	1c1f      	adds	r7, r3, #0
    6c14:	9000      	str	r0, [sp, #0]
    6c16:	9101      	str	r1, [sp, #4]
    6c18:	f002 fc70 	bl	94fc <__divdi3>
    6c1c:	1c04      	adds	r4, r0, #0
    6c1e:	1c0d      	adds	r5, r1, #0
    6c20:	1c22      	adds	r2, r4, #0
    6c22:	1c2b      	adds	r3, r5, #0
    6c24:	1c30      	adds	r0, r6, #0
    6c26:	1c39      	adds	r1, r7, #0
    6c28:	f7ff ff90 	bl	6b4c <__aeabi_lmul>
    6c2c:	9a00      	ldr	r2, [sp, #0]
    6c2e:	9b01      	ldr	r3, [sp, #4]
    6c30:	1a12      	subs	r2, r2, r0
    6c32:	418b      	sbcs	r3, r1
    6c34:	9908      	ldr	r1, [sp, #32]
    6c36:	1c20      	adds	r0, r4, #0
    6c38:	600a      	str	r2, [r1, #0]
    6c3a:	604b      	str	r3, [r1, #4]
    6c3c:	1c29      	adds	r1, r5, #0
    6c3e:	b003      	add	sp, #12
    6c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6c42:	46c0      	nop			; (mov r8, r8)

00006c44 <__gnu_uldivmod_helper>:
    6c44:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c46:	1c14      	adds	r4, r2, #0
    6c48:	b083      	sub	sp, #12
    6c4a:	1c1d      	adds	r5, r3, #0
    6c4c:	9000      	str	r0, [sp, #0]
    6c4e:	9101      	str	r1, [sp, #4]
    6c50:	f002 fd4c 	bl	96ec <__udivdi3>
    6c54:	1c22      	adds	r2, r4, #0
    6c56:	1c2b      	adds	r3, r5, #0
    6c58:	1c06      	adds	r6, r0, #0
    6c5a:	1c0f      	adds	r7, r1, #0
    6c5c:	f7ff ff76 	bl	6b4c <__aeabi_lmul>
    6c60:	9a00      	ldr	r2, [sp, #0]
    6c62:	9b01      	ldr	r3, [sp, #4]
    6c64:	1a12      	subs	r2, r2, r0
    6c66:	418b      	sbcs	r3, r1
    6c68:	9908      	ldr	r1, [sp, #32]
    6c6a:	1c30      	adds	r0, r6, #0
    6c6c:	600a      	str	r2, [r1, #0]
    6c6e:	604b      	str	r3, [r1, #4]
    6c70:	1c39      	adds	r1, r7, #0
    6c72:	b003      	add	sp, #12
    6c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6c76:	46c0      	nop			; (mov r8, r8)

00006c78 <__aeabi_fadd>:
    6c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c7a:	004a      	lsls	r2, r1, #1
    6c7c:	0243      	lsls	r3, r0, #9
    6c7e:	0044      	lsls	r4, r0, #1
    6c80:	024e      	lsls	r6, r1, #9
    6c82:	0fc5      	lsrs	r5, r0, #31
    6c84:	0e24      	lsrs	r4, r4, #24
    6c86:	1c28      	adds	r0, r5, #0
    6c88:	099b      	lsrs	r3, r3, #6
    6c8a:	0e12      	lsrs	r2, r2, #24
    6c8c:	0fc9      	lsrs	r1, r1, #31
    6c8e:	09b7      	lsrs	r7, r6, #6
    6c90:	428d      	cmp	r5, r1
    6c92:	d040      	beq.n	6d16 <__aeabi_fadd+0x9e>
    6c94:	1aa0      	subs	r0, r4, r2
    6c96:	2800      	cmp	r0, #0
    6c98:	dc00      	bgt.n	6c9c <__aeabi_fadd+0x24>
    6c9a:	e084      	b.n	6da6 <__aeabi_fadd+0x12e>
    6c9c:	2a00      	cmp	r2, #0
    6c9e:	d11c      	bne.n	6cda <__aeabi_fadd+0x62>
    6ca0:	2f00      	cmp	r7, #0
    6ca2:	d15c      	bne.n	6d5e <__aeabi_fadd+0xe6>
    6ca4:	075a      	lsls	r2, r3, #29
    6ca6:	d004      	beq.n	6cb2 <__aeabi_fadd+0x3a>
    6ca8:	220f      	movs	r2, #15
    6caa:	401a      	ands	r2, r3
    6cac:	2a04      	cmp	r2, #4
    6cae:	d000      	beq.n	6cb2 <__aeabi_fadd+0x3a>
    6cb0:	3304      	adds	r3, #4
    6cb2:	2280      	movs	r2, #128	; 0x80
    6cb4:	04d2      	lsls	r2, r2, #19
    6cb6:	401a      	ands	r2, r3
    6cb8:	1c28      	adds	r0, r5, #0
    6cba:	2a00      	cmp	r2, #0
    6cbc:	d024      	beq.n	6d08 <__aeabi_fadd+0x90>
    6cbe:	3401      	adds	r4, #1
    6cc0:	2cff      	cmp	r4, #255	; 0xff
    6cc2:	d100      	bne.n	6cc6 <__aeabi_fadd+0x4e>
    6cc4:	e07b      	b.n	6dbe <__aeabi_fadd+0x146>
    6cc6:	019b      	lsls	r3, r3, #6
    6cc8:	0a5b      	lsrs	r3, r3, #9
    6cca:	b2e4      	uxtb	r4, r4
    6ccc:	025b      	lsls	r3, r3, #9
    6cce:	05e4      	lsls	r4, r4, #23
    6cd0:	0a5b      	lsrs	r3, r3, #9
    6cd2:	4323      	orrs	r3, r4
    6cd4:	07c0      	lsls	r0, r0, #31
    6cd6:	4318      	orrs	r0, r3
    6cd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6cda:	2cff      	cmp	r4, #255	; 0xff
    6cdc:	d0e2      	beq.n	6ca4 <__aeabi_fadd+0x2c>
    6cde:	2280      	movs	r2, #128	; 0x80
    6ce0:	04d2      	lsls	r2, r2, #19
    6ce2:	4317      	orrs	r7, r2
    6ce4:	2601      	movs	r6, #1
    6ce6:	281b      	cmp	r0, #27
    6ce8:	dc08      	bgt.n	6cfc <__aeabi_fadd+0x84>
    6cea:	1c39      	adds	r1, r7, #0
    6cec:	2220      	movs	r2, #32
    6cee:	1c3e      	adds	r6, r7, #0
    6cf0:	40c1      	lsrs	r1, r0
    6cf2:	1a10      	subs	r0, r2, r0
    6cf4:	4086      	lsls	r6, r0
    6cf6:	1e77      	subs	r7, r6, #1
    6cf8:	41be      	sbcs	r6, r7
    6cfa:	430e      	orrs	r6, r1
    6cfc:	1b9b      	subs	r3, r3, r6
    6cfe:	015a      	lsls	r2, r3, #5
    6d00:	d433      	bmi.n	6d6a <__aeabi_fadd+0xf2>
    6d02:	1c28      	adds	r0, r5, #0
    6d04:	075a      	lsls	r2, r3, #29
    6d06:	d1cf      	bne.n	6ca8 <__aeabi_fadd+0x30>
    6d08:	08db      	lsrs	r3, r3, #3
    6d0a:	2cff      	cmp	r4, #255	; 0xff
    6d0c:	d01e      	beq.n	6d4c <__aeabi_fadd+0xd4>
    6d0e:	025b      	lsls	r3, r3, #9
    6d10:	0a5b      	lsrs	r3, r3, #9
    6d12:	b2e4      	uxtb	r4, r4
    6d14:	e7da      	b.n	6ccc <__aeabi_fadd+0x54>
    6d16:	1aa1      	subs	r1, r4, r2
    6d18:	2900      	cmp	r1, #0
    6d1a:	dd57      	ble.n	6dcc <__aeabi_fadd+0x154>
    6d1c:	2a00      	cmp	r2, #0
    6d1e:	d03a      	beq.n	6d96 <__aeabi_fadd+0x11e>
    6d20:	2cff      	cmp	r4, #255	; 0xff
    6d22:	d0bf      	beq.n	6ca4 <__aeabi_fadd+0x2c>
    6d24:	2280      	movs	r2, #128	; 0x80
    6d26:	04d2      	lsls	r2, r2, #19
    6d28:	4317      	orrs	r7, r2
    6d2a:	2601      	movs	r6, #1
    6d2c:	291b      	cmp	r1, #27
    6d2e:	dd72      	ble.n	6e16 <__aeabi_fadd+0x19e>
    6d30:	199b      	adds	r3, r3, r6
    6d32:	015a      	lsls	r2, r3, #5
    6d34:	d5e5      	bpl.n	6d02 <__aeabi_fadd+0x8a>
    6d36:	3401      	adds	r4, #1
    6d38:	2cff      	cmp	r4, #255	; 0xff
    6d3a:	d100      	bne.n	6d3e <__aeabi_fadd+0xc6>
    6d3c:	e087      	b.n	6e4e <__aeabi_fadd+0x1d6>
    6d3e:	2101      	movs	r1, #1
    6d40:	4a8a      	ldr	r2, [pc, #552]	; (6f6c <__aeabi_fadd+0x2f4>)
    6d42:	4019      	ands	r1, r3
    6d44:	4013      	ands	r3, r2
    6d46:	085b      	lsrs	r3, r3, #1
    6d48:	430b      	orrs	r3, r1
    6d4a:	e7ab      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6d4c:	2b00      	cmp	r3, #0
    6d4e:	d036      	beq.n	6dbe <__aeabi_fadd+0x146>
    6d50:	2280      	movs	r2, #128	; 0x80
    6d52:	03d2      	lsls	r2, r2, #15
    6d54:	4313      	orrs	r3, r2
    6d56:	025b      	lsls	r3, r3, #9
    6d58:	0a5b      	lsrs	r3, r3, #9
    6d5a:	24ff      	movs	r4, #255	; 0xff
    6d5c:	e7b6      	b.n	6ccc <__aeabi_fadd+0x54>
    6d5e:	3801      	subs	r0, #1
    6d60:	2800      	cmp	r0, #0
    6d62:	d13f      	bne.n	6de4 <__aeabi_fadd+0x16c>
    6d64:	1bdb      	subs	r3, r3, r7
    6d66:	015a      	lsls	r2, r3, #5
    6d68:	d5cb      	bpl.n	6d02 <__aeabi_fadd+0x8a>
    6d6a:	019b      	lsls	r3, r3, #6
    6d6c:	099e      	lsrs	r6, r3, #6
    6d6e:	1c30      	adds	r0, r6, #0
    6d70:	f002 fba6 	bl	94c0 <__clzsi2>
    6d74:	3805      	subs	r0, #5
    6d76:	4086      	lsls	r6, r0
    6d78:	4284      	cmp	r4, r0
    6d7a:	dc23      	bgt.n	6dc4 <__aeabi_fadd+0x14c>
    6d7c:	1b00      	subs	r0, r0, r4
    6d7e:	241f      	movs	r4, #31
    6d80:	1c32      	adds	r2, r6, #0
    6d82:	1c43      	adds	r3, r0, #1
    6d84:	1a20      	subs	r0, r4, r0
    6d86:	40da      	lsrs	r2, r3
    6d88:	4086      	lsls	r6, r0
    6d8a:	1c13      	adds	r3, r2, #0
    6d8c:	1e74      	subs	r4, r6, #1
    6d8e:	41a6      	sbcs	r6, r4
    6d90:	2400      	movs	r4, #0
    6d92:	4333      	orrs	r3, r6
    6d94:	e786      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6d96:	2f00      	cmp	r7, #0
    6d98:	d100      	bne.n	6d9c <__aeabi_fadd+0x124>
    6d9a:	e783      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6d9c:	3901      	subs	r1, #1
    6d9e:	2900      	cmp	r1, #0
    6da0:	d150      	bne.n	6e44 <__aeabi_fadd+0x1cc>
    6da2:	19db      	adds	r3, r3, r7
    6da4:	e7c5      	b.n	6d32 <__aeabi_fadd+0xba>
    6da6:	2800      	cmp	r0, #0
    6da8:	d120      	bne.n	6dec <__aeabi_fadd+0x174>
    6daa:	1c62      	adds	r2, r4, #1
    6dac:	b2d2      	uxtb	r2, r2
    6dae:	2a01      	cmp	r2, #1
    6db0:	dd5e      	ble.n	6e70 <__aeabi_fadd+0x1f8>
    6db2:	1bde      	subs	r6, r3, r7
    6db4:	0172      	lsls	r2, r6, #5
    6db6:	d528      	bpl.n	6e0a <__aeabi_fadd+0x192>
    6db8:	1afe      	subs	r6, r7, r3
    6dba:	1c0d      	adds	r5, r1, #0
    6dbc:	e7d7      	b.n	6d6e <__aeabi_fadd+0xf6>
    6dbe:	24ff      	movs	r4, #255	; 0xff
    6dc0:	2300      	movs	r3, #0
    6dc2:	e783      	b.n	6ccc <__aeabi_fadd+0x54>
    6dc4:	4b69      	ldr	r3, [pc, #420]	; (6f6c <__aeabi_fadd+0x2f4>)
    6dc6:	1a24      	subs	r4, r4, r0
    6dc8:	4033      	ands	r3, r6
    6dca:	e76b      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6dcc:	2900      	cmp	r1, #0
    6dce:	d158      	bne.n	6e82 <__aeabi_fadd+0x20a>
    6dd0:	1c62      	adds	r2, r4, #1
    6dd2:	b2d1      	uxtb	r1, r2
    6dd4:	2901      	cmp	r1, #1
    6dd6:	dd3c      	ble.n	6e52 <__aeabi_fadd+0x1da>
    6dd8:	2aff      	cmp	r2, #255	; 0xff
    6dda:	d037      	beq.n	6e4c <__aeabi_fadd+0x1d4>
    6ddc:	18fb      	adds	r3, r7, r3
    6dde:	085b      	lsrs	r3, r3, #1
    6de0:	1c14      	adds	r4, r2, #0
    6de2:	e75f      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6de4:	2cff      	cmp	r4, #255	; 0xff
    6de6:	d000      	beq.n	6dea <__aeabi_fadd+0x172>
    6de8:	e77c      	b.n	6ce4 <__aeabi_fadd+0x6c>
    6dea:	e75b      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6dec:	2c00      	cmp	r4, #0
    6dee:	d01e      	beq.n	6e2e <__aeabi_fadd+0x1b6>
    6df0:	2aff      	cmp	r2, #255	; 0xff
    6df2:	d023      	beq.n	6e3c <__aeabi_fadd+0x1c4>
    6df4:	2480      	movs	r4, #128	; 0x80
    6df6:	04e4      	lsls	r4, r4, #19
    6df8:	4240      	negs	r0, r0
    6dfa:	4323      	orrs	r3, r4
    6dfc:	281b      	cmp	r0, #27
    6dfe:	dd5b      	ble.n	6eb8 <__aeabi_fadd+0x240>
    6e00:	2301      	movs	r3, #1
    6e02:	1afb      	subs	r3, r7, r3
    6e04:	1c14      	adds	r4, r2, #0
    6e06:	1c0d      	adds	r5, r1, #0
    6e08:	e7ad      	b.n	6d66 <__aeabi_fadd+0xee>
    6e0a:	2e00      	cmp	r6, #0
    6e0c:	d1af      	bne.n	6d6e <__aeabi_fadd+0xf6>
    6e0e:	2300      	movs	r3, #0
    6e10:	2000      	movs	r0, #0
    6e12:	2400      	movs	r4, #0
    6e14:	e778      	b.n	6d08 <__aeabi_fadd+0x90>
    6e16:	1c3a      	adds	r2, r7, #0
    6e18:	40ca      	lsrs	r2, r1
    6e1a:	4694      	mov	ip, r2
    6e1c:	2220      	movs	r2, #32
    6e1e:	1c3e      	adds	r6, r7, #0
    6e20:	1a51      	subs	r1, r2, r1
    6e22:	408e      	lsls	r6, r1
    6e24:	4662      	mov	r2, ip
    6e26:	1e77      	subs	r7, r6, #1
    6e28:	41be      	sbcs	r6, r7
    6e2a:	4316      	orrs	r6, r2
    6e2c:	e780      	b.n	6d30 <__aeabi_fadd+0xb8>
    6e2e:	2b00      	cmp	r3, #0
    6e30:	d03e      	beq.n	6eb0 <__aeabi_fadd+0x238>
    6e32:	43c0      	mvns	r0, r0
    6e34:	2800      	cmp	r0, #0
    6e36:	d0e4      	beq.n	6e02 <__aeabi_fadd+0x18a>
    6e38:	2aff      	cmp	r2, #255	; 0xff
    6e3a:	d1df      	bne.n	6dfc <__aeabi_fadd+0x184>
    6e3c:	1c3b      	adds	r3, r7, #0
    6e3e:	24ff      	movs	r4, #255	; 0xff
    6e40:	1c0d      	adds	r5, r1, #0
    6e42:	e72f      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6e44:	2cff      	cmp	r4, #255	; 0xff
    6e46:	d000      	beq.n	6e4a <__aeabi_fadd+0x1d2>
    6e48:	e76f      	b.n	6d2a <__aeabi_fadd+0xb2>
    6e4a:	e72b      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6e4c:	24ff      	movs	r4, #255	; 0xff
    6e4e:	2300      	movs	r3, #0
    6e50:	e75a      	b.n	6d08 <__aeabi_fadd+0x90>
    6e52:	2c00      	cmp	r4, #0
    6e54:	d15a      	bne.n	6f0c <__aeabi_fadd+0x294>
    6e56:	2b00      	cmp	r3, #0
    6e58:	d07f      	beq.n	6f5a <__aeabi_fadd+0x2e2>
    6e5a:	2f00      	cmp	r7, #0
    6e5c:	d100      	bne.n	6e60 <__aeabi_fadd+0x1e8>
    6e5e:	e721      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6e60:	19db      	adds	r3, r3, r7
    6e62:	015a      	lsls	r2, r3, #5
    6e64:	d400      	bmi.n	6e68 <__aeabi_fadd+0x1f0>
    6e66:	e74c      	b.n	6d02 <__aeabi_fadd+0x8a>
    6e68:	4a40      	ldr	r2, [pc, #256]	; (6f6c <__aeabi_fadd+0x2f4>)
    6e6a:	3401      	adds	r4, #1
    6e6c:	4013      	ands	r3, r2
    6e6e:	e719      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6e70:	2c00      	cmp	r4, #0
    6e72:	d115      	bne.n	6ea0 <__aeabi_fadd+0x228>
    6e74:	2b00      	cmp	r3, #0
    6e76:	d12f      	bne.n	6ed8 <__aeabi_fadd+0x260>
    6e78:	2f00      	cmp	r7, #0
    6e7a:	d05d      	beq.n	6f38 <__aeabi_fadd+0x2c0>
    6e7c:	1c3b      	adds	r3, r7, #0
    6e7e:	1c0d      	adds	r5, r1, #0
    6e80:	e710      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6e82:	2c00      	cmp	r4, #0
    6e84:	d121      	bne.n	6eca <__aeabi_fadd+0x252>
    6e86:	2b00      	cmp	r3, #0
    6e88:	d053      	beq.n	6f32 <__aeabi_fadd+0x2ba>
    6e8a:	43c9      	mvns	r1, r1
    6e8c:	2900      	cmp	r1, #0
    6e8e:	d004      	beq.n	6e9a <__aeabi_fadd+0x222>
    6e90:	2aff      	cmp	r2, #255	; 0xff
    6e92:	d04b      	beq.n	6f2c <__aeabi_fadd+0x2b4>
    6e94:	291b      	cmp	r1, #27
    6e96:	dd57      	ble.n	6f48 <__aeabi_fadd+0x2d0>
    6e98:	2301      	movs	r3, #1
    6e9a:	19db      	adds	r3, r3, r7
    6e9c:	1c14      	adds	r4, r2, #0
    6e9e:	e748      	b.n	6d32 <__aeabi_fadd+0xba>
    6ea0:	2b00      	cmp	r3, #0
    6ea2:	d122      	bne.n	6eea <__aeabi_fadd+0x272>
    6ea4:	2f00      	cmp	r7, #0
    6ea6:	d04a      	beq.n	6f3e <__aeabi_fadd+0x2c6>
    6ea8:	1c3b      	adds	r3, r7, #0
    6eaa:	1c0d      	adds	r5, r1, #0
    6eac:	24ff      	movs	r4, #255	; 0xff
    6eae:	e6f9      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6eb0:	1c3b      	adds	r3, r7, #0
    6eb2:	1c14      	adds	r4, r2, #0
    6eb4:	1c0d      	adds	r5, r1, #0
    6eb6:	e6f5      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6eb8:	1c1d      	adds	r5, r3, #0
    6eba:	2420      	movs	r4, #32
    6ebc:	40c5      	lsrs	r5, r0
    6ebe:	1a20      	subs	r0, r4, r0
    6ec0:	4083      	lsls	r3, r0
    6ec2:	1e58      	subs	r0, r3, #1
    6ec4:	4183      	sbcs	r3, r0
    6ec6:	432b      	orrs	r3, r5
    6ec8:	e79b      	b.n	6e02 <__aeabi_fadd+0x18a>
    6eca:	2aff      	cmp	r2, #255	; 0xff
    6ecc:	d02e      	beq.n	6f2c <__aeabi_fadd+0x2b4>
    6ece:	2480      	movs	r4, #128	; 0x80
    6ed0:	04e4      	lsls	r4, r4, #19
    6ed2:	4249      	negs	r1, r1
    6ed4:	4323      	orrs	r3, r4
    6ed6:	e7dd      	b.n	6e94 <__aeabi_fadd+0x21c>
    6ed8:	2f00      	cmp	r7, #0
    6eda:	d100      	bne.n	6ede <__aeabi_fadd+0x266>
    6edc:	e6e2      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6ede:	1bda      	subs	r2, r3, r7
    6ee0:	0150      	lsls	r0, r2, #5
    6ee2:	d53c      	bpl.n	6f5e <__aeabi_fadd+0x2e6>
    6ee4:	1afb      	subs	r3, r7, r3
    6ee6:	1c0d      	adds	r5, r1, #0
    6ee8:	e6dc      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6eea:	24ff      	movs	r4, #255	; 0xff
    6eec:	2f00      	cmp	r7, #0
    6eee:	d100      	bne.n	6ef2 <__aeabi_fadd+0x27a>
    6ef0:	e6d8      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6ef2:	2280      	movs	r2, #128	; 0x80
    6ef4:	08db      	lsrs	r3, r3, #3
    6ef6:	03d2      	lsls	r2, r2, #15
    6ef8:	4213      	tst	r3, r2
    6efa:	d004      	beq.n	6f06 <__aeabi_fadd+0x28e>
    6efc:	08fe      	lsrs	r6, r7, #3
    6efe:	4216      	tst	r6, r2
    6f00:	d101      	bne.n	6f06 <__aeabi_fadd+0x28e>
    6f02:	1c33      	adds	r3, r6, #0
    6f04:	1c0d      	adds	r5, r1, #0
    6f06:	00db      	lsls	r3, r3, #3
    6f08:	24ff      	movs	r4, #255	; 0xff
    6f0a:	e6cb      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6f0c:	2b00      	cmp	r3, #0
    6f0e:	d00d      	beq.n	6f2c <__aeabi_fadd+0x2b4>
    6f10:	24ff      	movs	r4, #255	; 0xff
    6f12:	2f00      	cmp	r7, #0
    6f14:	d100      	bne.n	6f18 <__aeabi_fadd+0x2a0>
    6f16:	e6c5      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6f18:	2280      	movs	r2, #128	; 0x80
    6f1a:	08db      	lsrs	r3, r3, #3
    6f1c:	03d2      	lsls	r2, r2, #15
    6f1e:	4213      	tst	r3, r2
    6f20:	d0f1      	beq.n	6f06 <__aeabi_fadd+0x28e>
    6f22:	08fe      	lsrs	r6, r7, #3
    6f24:	4216      	tst	r6, r2
    6f26:	d1ee      	bne.n	6f06 <__aeabi_fadd+0x28e>
    6f28:	1c33      	adds	r3, r6, #0
    6f2a:	e7ec      	b.n	6f06 <__aeabi_fadd+0x28e>
    6f2c:	1c3b      	adds	r3, r7, #0
    6f2e:	24ff      	movs	r4, #255	; 0xff
    6f30:	e6b8      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6f32:	1c3b      	adds	r3, r7, #0
    6f34:	1c14      	adds	r4, r2, #0
    6f36:	e6b5      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6f38:	1c23      	adds	r3, r4, #0
    6f3a:	2000      	movs	r0, #0
    6f3c:	e6e4      	b.n	6d08 <__aeabi_fadd+0x90>
    6f3e:	2380      	movs	r3, #128	; 0x80
    6f40:	2000      	movs	r0, #0
    6f42:	049b      	lsls	r3, r3, #18
    6f44:	24ff      	movs	r4, #255	; 0xff
    6f46:	e6df      	b.n	6d08 <__aeabi_fadd+0x90>
    6f48:	1c1e      	adds	r6, r3, #0
    6f4a:	2420      	movs	r4, #32
    6f4c:	40ce      	lsrs	r6, r1
    6f4e:	1a61      	subs	r1, r4, r1
    6f50:	408b      	lsls	r3, r1
    6f52:	1e59      	subs	r1, r3, #1
    6f54:	418b      	sbcs	r3, r1
    6f56:	4333      	orrs	r3, r6
    6f58:	e79f      	b.n	6e9a <__aeabi_fadd+0x222>
    6f5a:	1c3b      	adds	r3, r7, #0
    6f5c:	e6a2      	b.n	6ca4 <__aeabi_fadd+0x2c>
    6f5e:	1e13      	subs	r3, r2, #0
    6f60:	d000      	beq.n	6f64 <__aeabi_fadd+0x2ec>
    6f62:	e6ce      	b.n	6d02 <__aeabi_fadd+0x8a>
    6f64:	2300      	movs	r3, #0
    6f66:	2000      	movs	r0, #0
    6f68:	e6ce      	b.n	6d08 <__aeabi_fadd+0x90>
    6f6a:	46c0      	nop			; (mov r8, r8)
    6f6c:	fbffffff 	.word	0xfbffffff

00006f70 <__aeabi_fdiv>:
    6f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f72:	4656      	mov	r6, sl
    6f74:	464d      	mov	r5, r9
    6f76:	465f      	mov	r7, fp
    6f78:	4644      	mov	r4, r8
    6f7a:	b4f0      	push	{r4, r5, r6, r7}
    6f7c:	0243      	lsls	r3, r0, #9
    6f7e:	0045      	lsls	r5, r0, #1
    6f80:	0fc7      	lsrs	r7, r0, #31
    6f82:	b083      	sub	sp, #12
    6f84:	468a      	mov	sl, r1
    6f86:	0a5c      	lsrs	r4, r3, #9
    6f88:	0e2e      	lsrs	r6, r5, #24
    6f8a:	46b9      	mov	r9, r7
    6f8c:	d041      	beq.n	7012 <__aeabi_fdiv+0xa2>
    6f8e:	2eff      	cmp	r6, #255	; 0xff
    6f90:	d026      	beq.n	6fe0 <__aeabi_fdiv+0x70>
    6f92:	2380      	movs	r3, #128	; 0x80
    6f94:	041b      	lsls	r3, r3, #16
    6f96:	4323      	orrs	r3, r4
    6f98:	00dc      	lsls	r4, r3, #3
    6f9a:	2300      	movs	r3, #0
    6f9c:	4698      	mov	r8, r3
    6f9e:	469b      	mov	fp, r3
    6fa0:	3e7f      	subs	r6, #127	; 0x7f
    6fa2:	4653      	mov	r3, sl
    6fa4:	025b      	lsls	r3, r3, #9
    6fa6:	0a5d      	lsrs	r5, r3, #9
    6fa8:	4653      	mov	r3, sl
    6faa:	005a      	lsls	r2, r3, #1
    6fac:	0fdb      	lsrs	r3, r3, #31
    6fae:	0e12      	lsrs	r2, r2, #24
    6fb0:	469a      	mov	sl, r3
    6fb2:	d039      	beq.n	7028 <__aeabi_fdiv+0xb8>
    6fb4:	2aff      	cmp	r2, #255	; 0xff
    6fb6:	d033      	beq.n	7020 <__aeabi_fdiv+0xb0>
    6fb8:	2380      	movs	r3, #128	; 0x80
    6fba:	041b      	lsls	r3, r3, #16
    6fbc:	432b      	orrs	r3, r5
    6fbe:	00dd      	lsls	r5, r3, #3
    6fc0:	2300      	movs	r3, #0
    6fc2:	3a7f      	subs	r2, #127	; 0x7f
    6fc4:	4651      	mov	r1, sl
    6fc6:	1ab2      	subs	r2, r6, r2
    6fc8:	4646      	mov	r6, r8
    6fca:	4079      	eors	r1, r7
    6fcc:	1c08      	adds	r0, r1, #0
    6fce:	9201      	str	r2, [sp, #4]
    6fd0:	431e      	orrs	r6, r3
    6fd2:	2e0f      	cmp	r6, #15
    6fd4:	d900      	bls.n	6fd8 <__aeabi_fdiv+0x68>
    6fd6:	e076      	b.n	70c6 <__aeabi_fdiv+0x156>
    6fd8:	4a7e      	ldr	r2, [pc, #504]	; (71d4 <__aeabi_fdiv+0x264>)
    6fda:	00b6      	lsls	r6, r6, #2
    6fdc:	5996      	ldr	r6, [r2, r6]
    6fde:	46b7      	mov	pc, r6
    6fe0:	2c00      	cmp	r4, #0
    6fe2:	d130      	bne.n	7046 <__aeabi_fdiv+0xd6>
    6fe4:	2308      	movs	r3, #8
    6fe6:	4698      	mov	r8, r3
    6fe8:	3b06      	subs	r3, #6
    6fea:	469b      	mov	fp, r3
    6fec:	e7d9      	b.n	6fa2 <__aeabi_fdiv+0x32>
    6fee:	2380      	movs	r3, #128	; 0x80
    6ff0:	2100      	movs	r1, #0
    6ff2:	03db      	lsls	r3, r3, #15
    6ff4:	24ff      	movs	r4, #255	; 0xff
    6ff6:	025b      	lsls	r3, r3, #9
    6ff8:	05e4      	lsls	r4, r4, #23
    6ffa:	0a5b      	lsrs	r3, r3, #9
    6ffc:	07c9      	lsls	r1, r1, #31
    6ffe:	4323      	orrs	r3, r4
    7000:	430b      	orrs	r3, r1
    7002:	1c18      	adds	r0, r3, #0
    7004:	b003      	add	sp, #12
    7006:	bc3c      	pop	{r2, r3, r4, r5}
    7008:	4690      	mov	r8, r2
    700a:	4699      	mov	r9, r3
    700c:	46a2      	mov	sl, r4
    700e:	46ab      	mov	fp, r5
    7010:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7012:	2c00      	cmp	r4, #0
    7014:	d128      	bne.n	7068 <__aeabi_fdiv+0xf8>
    7016:	2304      	movs	r3, #4
    7018:	4698      	mov	r8, r3
    701a:	3b03      	subs	r3, #3
    701c:	469b      	mov	fp, r3
    701e:	e7c0      	b.n	6fa2 <__aeabi_fdiv+0x32>
    7020:	2d00      	cmp	r5, #0
    7022:	d11f      	bne.n	7064 <__aeabi_fdiv+0xf4>
    7024:	2302      	movs	r3, #2
    7026:	e002      	b.n	702e <__aeabi_fdiv+0xbe>
    7028:	2d00      	cmp	r5, #0
    702a:	d111      	bne.n	7050 <__aeabi_fdiv+0xe0>
    702c:	2301      	movs	r3, #1
    702e:	1ab2      	subs	r2, r6, r2
    7030:	4650      	mov	r0, sl
    7032:	4646      	mov	r6, r8
    7034:	4078      	eors	r0, r7
    7036:	9201      	str	r2, [sp, #4]
    7038:	431e      	orrs	r6, r3
    703a:	2e0f      	cmp	r6, #15
    703c:	d827      	bhi.n	708e <__aeabi_fdiv+0x11e>
    703e:	4966      	ldr	r1, [pc, #408]	; (71d8 <__aeabi_fdiv+0x268>)
    7040:	00b6      	lsls	r6, r6, #2
    7042:	5989      	ldr	r1, [r1, r6]
    7044:	468f      	mov	pc, r1
    7046:	230c      	movs	r3, #12
    7048:	4698      	mov	r8, r3
    704a:	3b09      	subs	r3, #9
    704c:	469b      	mov	fp, r3
    704e:	e7a8      	b.n	6fa2 <__aeabi_fdiv+0x32>
    7050:	1c28      	adds	r0, r5, #0
    7052:	f002 fa35 	bl	94c0 <__clzsi2>
    7056:	2276      	movs	r2, #118	; 0x76
    7058:	1f43      	subs	r3, r0, #5
    705a:	4252      	negs	r2, r2
    705c:	409d      	lsls	r5, r3
    705e:	1a12      	subs	r2, r2, r0
    7060:	2300      	movs	r3, #0
    7062:	e7af      	b.n	6fc4 <__aeabi_fdiv+0x54>
    7064:	2303      	movs	r3, #3
    7066:	e7ad      	b.n	6fc4 <__aeabi_fdiv+0x54>
    7068:	1c20      	adds	r0, r4, #0
    706a:	f002 fa29 	bl	94c0 <__clzsi2>
    706e:	1f43      	subs	r3, r0, #5
    7070:	409c      	lsls	r4, r3
    7072:	2376      	movs	r3, #118	; 0x76
    7074:	425b      	negs	r3, r3
    7076:	1a1e      	subs	r6, r3, r0
    7078:	2300      	movs	r3, #0
    707a:	4698      	mov	r8, r3
    707c:	469b      	mov	fp, r3
    707e:	e790      	b.n	6fa2 <__aeabi_fdiv+0x32>
    7080:	2500      	movs	r5, #0
    7082:	46d1      	mov	r9, sl
    7084:	469b      	mov	fp, r3
    7086:	465b      	mov	r3, fp
    7088:	4648      	mov	r0, r9
    708a:	2b02      	cmp	r3, #2
    708c:	d16f      	bne.n	716e <__aeabi_fdiv+0x1fe>
    708e:	2101      	movs	r1, #1
    7090:	24ff      	movs	r4, #255	; 0xff
    7092:	4001      	ands	r1, r0
    7094:	2300      	movs	r3, #0
    7096:	e7ae      	b.n	6ff6 <__aeabi_fdiv+0x86>
    7098:	237e      	movs	r3, #126	; 0x7e
    709a:	9a01      	ldr	r2, [sp, #4]
    709c:	425b      	negs	r3, r3
    709e:	1a9b      	subs	r3, r3, r2
    70a0:	2b1b      	cmp	r3, #27
    70a2:	dd6d      	ble.n	7180 <__aeabi_fdiv+0x210>
    70a4:	2101      	movs	r1, #1
    70a6:	464b      	mov	r3, r9
    70a8:	4019      	ands	r1, r3
    70aa:	2400      	movs	r4, #0
    70ac:	2300      	movs	r3, #0
    70ae:	e7a2      	b.n	6ff6 <__aeabi_fdiv+0x86>
    70b0:	2380      	movs	r3, #128	; 0x80
    70b2:	03db      	lsls	r3, r3, #15
    70b4:	421c      	tst	r4, r3
    70b6:	d149      	bne.n	714c <__aeabi_fdiv+0x1dc>
    70b8:	2380      	movs	r3, #128	; 0x80
    70ba:	03db      	lsls	r3, r3, #15
    70bc:	4323      	orrs	r3, r4
    70be:	025b      	lsls	r3, r3, #9
    70c0:	0a5b      	lsrs	r3, r3, #9
    70c2:	1c39      	adds	r1, r7, #0
    70c4:	e796      	b.n	6ff4 <__aeabi_fdiv+0x84>
    70c6:	0163      	lsls	r3, r4, #5
    70c8:	016d      	lsls	r5, r5, #5
    70ca:	42ab      	cmp	r3, r5
    70cc:	d337      	bcc.n	713e <__aeabi_fdiv+0x1ce>
    70ce:	4689      	mov	r9, r1
    70d0:	201a      	movs	r0, #26
    70d2:	2101      	movs	r1, #1
    70d4:	1b5b      	subs	r3, r3, r5
    70d6:	2401      	movs	r4, #1
    70d8:	1c1e      	adds	r6, r3, #0
    70da:	0049      	lsls	r1, r1, #1
    70dc:	005b      	lsls	r3, r3, #1
    70de:	2e00      	cmp	r6, #0
    70e0:	db01      	blt.n	70e6 <__aeabi_fdiv+0x176>
    70e2:	42ab      	cmp	r3, r5
    70e4:	d301      	bcc.n	70ea <__aeabi_fdiv+0x17a>
    70e6:	1b5b      	subs	r3, r3, r5
    70e8:	4321      	orrs	r1, r4
    70ea:	3801      	subs	r0, #1
    70ec:	2800      	cmp	r0, #0
    70ee:	d1f3      	bne.n	70d8 <__aeabi_fdiv+0x168>
    70f0:	1e58      	subs	r0, r3, #1
    70f2:	4183      	sbcs	r3, r0
    70f4:	430b      	orrs	r3, r1
    70f6:	1c1d      	adds	r5, r3, #0
    70f8:	9c01      	ldr	r4, [sp, #4]
    70fa:	347f      	adds	r4, #127	; 0x7f
    70fc:	2c00      	cmp	r4, #0
    70fe:	ddcb      	ble.n	7098 <__aeabi_fdiv+0x128>
    7100:	076b      	lsls	r3, r5, #29
    7102:	d004      	beq.n	710e <__aeabi_fdiv+0x19e>
    7104:	230f      	movs	r3, #15
    7106:	402b      	ands	r3, r5
    7108:	2b04      	cmp	r3, #4
    710a:	d000      	beq.n	710e <__aeabi_fdiv+0x19e>
    710c:	3504      	adds	r5, #4
    710e:	012b      	lsls	r3, r5, #4
    7110:	d504      	bpl.n	711c <__aeabi_fdiv+0x1ac>
    7112:	9a01      	ldr	r2, [sp, #4]
    7114:	4b31      	ldr	r3, [pc, #196]	; (71dc <__aeabi_fdiv+0x26c>)
    7116:	3280      	adds	r2, #128	; 0x80
    7118:	1c14      	adds	r4, r2, #0
    711a:	401d      	ands	r5, r3
    711c:	2cfe      	cmp	r4, #254	; 0xfe
    711e:	dd07      	ble.n	7130 <__aeabi_fdiv+0x1c0>
    7120:	464b      	mov	r3, r9
    7122:	2101      	movs	r1, #1
    7124:	24ff      	movs	r4, #255	; 0xff
    7126:	4019      	ands	r1, r3
    7128:	2300      	movs	r3, #0
    712a:	e764      	b.n	6ff6 <__aeabi_fdiv+0x86>
    712c:	1c25      	adds	r5, r4, #0
    712e:	e7aa      	b.n	7086 <__aeabi_fdiv+0x116>
    7130:	2101      	movs	r1, #1
    7132:	464a      	mov	r2, r9
    7134:	01ab      	lsls	r3, r5, #6
    7136:	0a5b      	lsrs	r3, r3, #9
    7138:	b2e4      	uxtb	r4, r4
    713a:	4011      	ands	r1, r2
    713c:	e75b      	b.n	6ff6 <__aeabi_fdiv+0x86>
    713e:	9a01      	ldr	r2, [sp, #4]
    7140:	4689      	mov	r9, r1
    7142:	3a01      	subs	r2, #1
    7144:	9201      	str	r2, [sp, #4]
    7146:	201b      	movs	r0, #27
    7148:	2100      	movs	r1, #0
    714a:	e7c4      	b.n	70d6 <__aeabi_fdiv+0x166>
    714c:	421d      	tst	r5, r3
    714e:	d007      	beq.n	7160 <__aeabi_fdiv+0x1f0>
    7150:	4323      	orrs	r3, r4
    7152:	025b      	lsls	r3, r3, #9
    7154:	0a5b      	lsrs	r3, r3, #9
    7156:	1c39      	adds	r1, r7, #0
    7158:	e74c      	b.n	6ff4 <__aeabi_fdiv+0x84>
    715a:	2500      	movs	r5, #0
    715c:	0263      	lsls	r3, r4, #9
    715e:	d5ab      	bpl.n	70b8 <__aeabi_fdiv+0x148>
    7160:	2380      	movs	r3, #128	; 0x80
    7162:	03db      	lsls	r3, r3, #15
    7164:	432b      	orrs	r3, r5
    7166:	025b      	lsls	r3, r3, #9
    7168:	0a5b      	lsrs	r3, r3, #9
    716a:	4651      	mov	r1, sl
    716c:	e742      	b.n	6ff4 <__aeabi_fdiv+0x84>
    716e:	2b03      	cmp	r3, #3
    7170:	d025      	beq.n	71be <__aeabi_fdiv+0x24e>
    7172:	2b01      	cmp	r3, #1
    7174:	d1c0      	bne.n	70f8 <__aeabi_fdiv+0x188>
    7176:	2101      	movs	r1, #1
    7178:	2400      	movs	r4, #0
    717a:	4001      	ands	r1, r0
    717c:	2300      	movs	r3, #0
    717e:	e73a      	b.n	6ff6 <__aeabi_fdiv+0x86>
    7180:	1c29      	adds	r1, r5, #0
    7182:	40d9      	lsrs	r1, r3
    7184:	1c2b      	adds	r3, r5, #0
    7186:	9a01      	ldr	r2, [sp, #4]
    7188:	329e      	adds	r2, #158	; 0x9e
    718a:	4093      	lsls	r3, r2
    718c:	1e5d      	subs	r5, r3, #1
    718e:	41ab      	sbcs	r3, r5
    7190:	430b      	orrs	r3, r1
    7192:	075a      	lsls	r2, r3, #29
    7194:	d004      	beq.n	71a0 <__aeabi_fdiv+0x230>
    7196:	220f      	movs	r2, #15
    7198:	401a      	ands	r2, r3
    719a:	2a04      	cmp	r2, #4
    719c:	d000      	beq.n	71a0 <__aeabi_fdiv+0x230>
    719e:	3304      	adds	r3, #4
    71a0:	015a      	lsls	r2, r3, #5
    71a2:	d505      	bpl.n	71b0 <__aeabi_fdiv+0x240>
    71a4:	464b      	mov	r3, r9
    71a6:	2101      	movs	r1, #1
    71a8:	2401      	movs	r4, #1
    71aa:	4019      	ands	r1, r3
    71ac:	2300      	movs	r3, #0
    71ae:	e722      	b.n	6ff6 <__aeabi_fdiv+0x86>
    71b0:	2101      	movs	r1, #1
    71b2:	464a      	mov	r2, r9
    71b4:	019b      	lsls	r3, r3, #6
    71b6:	0a5b      	lsrs	r3, r3, #9
    71b8:	4011      	ands	r1, r2
    71ba:	2400      	movs	r4, #0
    71bc:	e71b      	b.n	6ff6 <__aeabi_fdiv+0x86>
    71be:	2380      	movs	r3, #128	; 0x80
    71c0:	2101      	movs	r1, #1
    71c2:	464a      	mov	r2, r9
    71c4:	03db      	lsls	r3, r3, #15
    71c6:	432b      	orrs	r3, r5
    71c8:	025b      	lsls	r3, r3, #9
    71ca:	400a      	ands	r2, r1
    71cc:	0a5b      	lsrs	r3, r3, #9
    71ce:	1c11      	adds	r1, r2, #0
    71d0:	e710      	b.n	6ff4 <__aeabi_fdiv+0x84>
    71d2:	46c0      	nop			; (mov r8, r8)
    71d4:	0000bd68 	.word	0x0000bd68
    71d8:	0000bda8 	.word	0x0000bda8
    71dc:	f7ffffff 	.word	0xf7ffffff

000071e0 <__aeabi_fmul>:
    71e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    71e2:	465f      	mov	r7, fp
    71e4:	4656      	mov	r6, sl
    71e6:	464d      	mov	r5, r9
    71e8:	4644      	mov	r4, r8
    71ea:	b4f0      	push	{r4, r5, r6, r7}
    71ec:	0245      	lsls	r5, r0, #9
    71ee:	0046      	lsls	r6, r0, #1
    71f0:	0fc4      	lsrs	r4, r0, #31
    71f2:	b083      	sub	sp, #12
    71f4:	1c0f      	adds	r7, r1, #0
    71f6:	0a6d      	lsrs	r5, r5, #9
    71f8:	0e36      	lsrs	r6, r6, #24
    71fa:	46a3      	mov	fp, r4
    71fc:	d045      	beq.n	728a <__aeabi_fmul+0xaa>
    71fe:	2eff      	cmp	r6, #255	; 0xff
    7200:	d025      	beq.n	724e <__aeabi_fmul+0x6e>
    7202:	2380      	movs	r3, #128	; 0x80
    7204:	041b      	lsls	r3, r3, #16
    7206:	431d      	orrs	r5, r3
    7208:	2300      	movs	r3, #0
    720a:	469a      	mov	sl, r3
    720c:	00ed      	lsls	r5, r5, #3
    720e:	3e7f      	subs	r6, #127	; 0x7f
    7210:	9301      	str	r3, [sp, #4]
    7212:	027b      	lsls	r3, r7, #9
    7214:	0a5b      	lsrs	r3, r3, #9
    7216:	4698      	mov	r8, r3
    7218:	0078      	lsls	r0, r7, #1
    721a:	0ffb      	lsrs	r3, r7, #31
    721c:	0e00      	lsrs	r0, r0, #24
    721e:	4699      	mov	r9, r3
    7220:	d040      	beq.n	72a4 <__aeabi_fmul+0xc4>
    7222:	28ff      	cmp	r0, #255	; 0xff
    7224:	d038      	beq.n	7298 <__aeabi_fmul+0xb8>
    7226:	2380      	movs	r3, #128	; 0x80
    7228:	4642      	mov	r2, r8
    722a:	041b      	lsls	r3, r3, #16
    722c:	4313      	orrs	r3, r2
    722e:	00db      	lsls	r3, r3, #3
    7230:	4698      	mov	r8, r3
    7232:	2300      	movs	r3, #0
    7234:	387f      	subs	r0, #127	; 0x7f
    7236:	464a      	mov	r2, r9
    7238:	9f01      	ldr	r7, [sp, #4]
    723a:	1830      	adds	r0, r6, r0
    723c:	4062      	eors	r2, r4
    723e:	1c41      	adds	r1, r0, #1
    7240:	431f      	orrs	r7, r3
    7242:	2f0f      	cmp	r7, #15
    7244:	d869      	bhi.n	731a <__aeabi_fmul+0x13a>
    7246:	4e7d      	ldr	r6, [pc, #500]	; (743c <__aeabi_fmul+0x25c>)
    7248:	00bf      	lsls	r7, r7, #2
    724a:	59f6      	ldr	r6, [r6, r7]
    724c:	46b7      	mov	pc, r6
    724e:	2d00      	cmp	r5, #0
    7250:	d145      	bne.n	72de <__aeabi_fmul+0xfe>
    7252:	2308      	movs	r3, #8
    7254:	9301      	str	r3, [sp, #4]
    7256:	3b06      	subs	r3, #6
    7258:	469a      	mov	sl, r3
    725a:	e7da      	b.n	7212 <__aeabi_fmul+0x32>
    725c:	4693      	mov	fp, r2
    725e:	4653      	mov	r3, sl
    7260:	2b02      	cmp	r3, #2
    7262:	d12f      	bne.n	72c4 <__aeabi_fmul+0xe4>
    7264:	465b      	mov	r3, fp
    7266:	2401      	movs	r4, #1
    7268:	2500      	movs	r5, #0
    726a:	401c      	ands	r4, r3
    726c:	23ff      	movs	r3, #255	; 0xff
    726e:	026d      	lsls	r5, r5, #9
    7270:	05db      	lsls	r3, r3, #23
    7272:	0a6d      	lsrs	r5, r5, #9
    7274:	07e4      	lsls	r4, r4, #31
    7276:	431d      	orrs	r5, r3
    7278:	4325      	orrs	r5, r4
    727a:	1c28      	adds	r0, r5, #0
    727c:	b003      	add	sp, #12
    727e:	bc3c      	pop	{r2, r3, r4, r5}
    7280:	4690      	mov	r8, r2
    7282:	4699      	mov	r9, r3
    7284:	46a2      	mov	sl, r4
    7286:	46ab      	mov	fp, r5
    7288:	bdf0      	pop	{r4, r5, r6, r7, pc}
    728a:	2d00      	cmp	r5, #0
    728c:	d12c      	bne.n	72e8 <__aeabi_fmul+0x108>
    728e:	2304      	movs	r3, #4
    7290:	9301      	str	r3, [sp, #4]
    7292:	3b03      	subs	r3, #3
    7294:	469a      	mov	sl, r3
    7296:	e7bc      	b.n	7212 <__aeabi_fmul+0x32>
    7298:	4643      	mov	r3, r8
    729a:	425a      	negs	r2, r3
    729c:	4153      	adcs	r3, r2
    729e:	2203      	movs	r2, #3
    72a0:	1ad3      	subs	r3, r2, r3
    72a2:	e7c8      	b.n	7236 <__aeabi_fmul+0x56>
    72a4:	4642      	mov	r2, r8
    72a6:	2301      	movs	r3, #1
    72a8:	2a00      	cmp	r2, #0
    72aa:	d0c4      	beq.n	7236 <__aeabi_fmul+0x56>
    72ac:	4640      	mov	r0, r8
    72ae:	f002 f907 	bl	94c0 <__clzsi2>
    72b2:	4642      	mov	r2, r8
    72b4:	1f43      	subs	r3, r0, #5
    72b6:	409a      	lsls	r2, r3
    72b8:	2376      	movs	r3, #118	; 0x76
    72ba:	425b      	negs	r3, r3
    72bc:	1a18      	subs	r0, r3, r0
    72be:	4690      	mov	r8, r2
    72c0:	2300      	movs	r3, #0
    72c2:	e7b8      	b.n	7236 <__aeabi_fmul+0x56>
    72c4:	2b03      	cmp	r3, #3
    72c6:	d100      	bne.n	72ca <__aeabi_fmul+0xea>
    72c8:	e0ad      	b.n	7426 <__aeabi_fmul+0x246>
    72ca:	2b01      	cmp	r3, #1
    72cc:	d000      	beq.n	72d0 <__aeabi_fmul+0xf0>
    72ce:	e08c      	b.n	73ea <__aeabi_fmul+0x20a>
    72d0:	465b      	mov	r3, fp
    72d2:	4654      	mov	r4, sl
    72d4:	401c      	ands	r4, r3
    72d6:	b2e4      	uxtb	r4, r4
    72d8:	2300      	movs	r3, #0
    72da:	2500      	movs	r5, #0
    72dc:	e7c7      	b.n	726e <__aeabi_fmul+0x8e>
    72de:	230c      	movs	r3, #12
    72e0:	9301      	str	r3, [sp, #4]
    72e2:	3b09      	subs	r3, #9
    72e4:	469a      	mov	sl, r3
    72e6:	e794      	b.n	7212 <__aeabi_fmul+0x32>
    72e8:	1c28      	adds	r0, r5, #0
    72ea:	f002 f8e9 	bl	94c0 <__clzsi2>
    72ee:	2676      	movs	r6, #118	; 0x76
    72f0:	1f43      	subs	r3, r0, #5
    72f2:	409d      	lsls	r5, r3
    72f4:	2300      	movs	r3, #0
    72f6:	4276      	negs	r6, r6
    72f8:	1a36      	subs	r6, r6, r0
    72fa:	9301      	str	r3, [sp, #4]
    72fc:	469a      	mov	sl, r3
    72fe:	e788      	b.n	7212 <__aeabi_fmul+0x32>
    7300:	2580      	movs	r5, #128	; 0x80
    7302:	2400      	movs	r4, #0
    7304:	03ed      	lsls	r5, r5, #15
    7306:	23ff      	movs	r3, #255	; 0xff
    7308:	e7b1      	b.n	726e <__aeabi_fmul+0x8e>
    730a:	4645      	mov	r5, r8
    730c:	46cb      	mov	fp, r9
    730e:	469a      	mov	sl, r3
    7310:	e7a5      	b.n	725e <__aeabi_fmul+0x7e>
    7312:	4645      	mov	r5, r8
    7314:	4693      	mov	fp, r2
    7316:	469a      	mov	sl, r3
    7318:	e7a1      	b.n	725e <__aeabi_fmul+0x7e>
    731a:	4643      	mov	r3, r8
    731c:	042c      	lsls	r4, r5, #16
    731e:	0c1b      	lsrs	r3, r3, #16
    7320:	469c      	mov	ip, r3
    7322:	0c23      	lsrs	r3, r4, #16
    7324:	4644      	mov	r4, r8
    7326:	0426      	lsls	r6, r4, #16
    7328:	1c1c      	adds	r4, r3, #0
    732a:	0c36      	lsrs	r6, r6, #16
    732c:	0c2f      	lsrs	r7, r5, #16
    732e:	4374      	muls	r4, r6
    7330:	1c35      	adds	r5, r6, #0
    7332:	4666      	mov	r6, ip
    7334:	437d      	muls	r5, r7
    7336:	4373      	muls	r3, r6
    7338:	4377      	muls	r7, r6
    733a:	18eb      	adds	r3, r5, r3
    733c:	0c26      	lsrs	r6, r4, #16
    733e:	199e      	adds	r6, r3, r6
    7340:	42b5      	cmp	r5, r6
    7342:	d903      	bls.n	734c <__aeabi_fmul+0x16c>
    7344:	2380      	movs	r3, #128	; 0x80
    7346:	025b      	lsls	r3, r3, #9
    7348:	469c      	mov	ip, r3
    734a:	4467      	add	r7, ip
    734c:	0424      	lsls	r4, r4, #16
    734e:	0433      	lsls	r3, r6, #16
    7350:	0c24      	lsrs	r4, r4, #16
    7352:	191b      	adds	r3, r3, r4
    7354:	019d      	lsls	r5, r3, #6
    7356:	1e6c      	subs	r4, r5, #1
    7358:	41a5      	sbcs	r5, r4
    735a:	0e9b      	lsrs	r3, r3, #26
    735c:	0c36      	lsrs	r6, r6, #16
    735e:	432b      	orrs	r3, r5
    7360:	19bd      	adds	r5, r7, r6
    7362:	01ad      	lsls	r5, r5, #6
    7364:	431d      	orrs	r5, r3
    7366:	012b      	lsls	r3, r5, #4
    7368:	d504      	bpl.n	7374 <__aeabi_fmul+0x194>
    736a:	2301      	movs	r3, #1
    736c:	0868      	lsrs	r0, r5, #1
    736e:	401d      	ands	r5, r3
    7370:	4305      	orrs	r5, r0
    7372:	1c08      	adds	r0, r1, #0
    7374:	1c03      	adds	r3, r0, #0
    7376:	337f      	adds	r3, #127	; 0x7f
    7378:	2b00      	cmp	r3, #0
    737a:	dd2c      	ble.n	73d6 <__aeabi_fmul+0x1f6>
    737c:	0769      	lsls	r1, r5, #29
    737e:	d004      	beq.n	738a <__aeabi_fmul+0x1aa>
    7380:	210f      	movs	r1, #15
    7382:	4029      	ands	r1, r5
    7384:	2904      	cmp	r1, #4
    7386:	d000      	beq.n	738a <__aeabi_fmul+0x1aa>
    7388:	3504      	adds	r5, #4
    738a:	0129      	lsls	r1, r5, #4
    738c:	d503      	bpl.n	7396 <__aeabi_fmul+0x1b6>
    738e:	4b2c      	ldr	r3, [pc, #176]	; (7440 <__aeabi_fmul+0x260>)
    7390:	401d      	ands	r5, r3
    7392:	1c03      	adds	r3, r0, #0
    7394:	3380      	adds	r3, #128	; 0x80
    7396:	2bfe      	cmp	r3, #254	; 0xfe
    7398:	dd17      	ble.n	73ca <__aeabi_fmul+0x1ea>
    739a:	2401      	movs	r4, #1
    739c:	23ff      	movs	r3, #255	; 0xff
    739e:	4014      	ands	r4, r2
    73a0:	2500      	movs	r5, #0
    73a2:	e764      	b.n	726e <__aeabi_fmul+0x8e>
    73a4:	2080      	movs	r0, #128	; 0x80
    73a6:	03c0      	lsls	r0, r0, #15
    73a8:	4205      	tst	r5, r0
    73aa:	d009      	beq.n	73c0 <__aeabi_fmul+0x1e0>
    73ac:	4643      	mov	r3, r8
    73ae:	4203      	tst	r3, r0
    73b0:	d106      	bne.n	73c0 <__aeabi_fmul+0x1e0>
    73b2:	4645      	mov	r5, r8
    73b4:	4305      	orrs	r5, r0
    73b6:	026d      	lsls	r5, r5, #9
    73b8:	0a6d      	lsrs	r5, r5, #9
    73ba:	464c      	mov	r4, r9
    73bc:	23ff      	movs	r3, #255	; 0xff
    73be:	e756      	b.n	726e <__aeabi_fmul+0x8e>
    73c0:	4305      	orrs	r5, r0
    73c2:	026d      	lsls	r5, r5, #9
    73c4:	0a6d      	lsrs	r5, r5, #9
    73c6:	23ff      	movs	r3, #255	; 0xff
    73c8:	e751      	b.n	726e <__aeabi_fmul+0x8e>
    73ca:	2401      	movs	r4, #1
    73cc:	01ad      	lsls	r5, r5, #6
    73ce:	0a6d      	lsrs	r5, r5, #9
    73d0:	b2db      	uxtb	r3, r3
    73d2:	4014      	ands	r4, r2
    73d4:	e74b      	b.n	726e <__aeabi_fmul+0x8e>
    73d6:	237e      	movs	r3, #126	; 0x7e
    73d8:	425b      	negs	r3, r3
    73da:	1a1b      	subs	r3, r3, r0
    73dc:	2b1b      	cmp	r3, #27
    73de:	dd07      	ble.n	73f0 <__aeabi_fmul+0x210>
    73e0:	2401      	movs	r4, #1
    73e2:	2300      	movs	r3, #0
    73e4:	4014      	ands	r4, r2
    73e6:	2500      	movs	r5, #0
    73e8:	e741      	b.n	726e <__aeabi_fmul+0x8e>
    73ea:	1c08      	adds	r0, r1, #0
    73ec:	465a      	mov	r2, fp
    73ee:	e7c1      	b.n	7374 <__aeabi_fmul+0x194>
    73f0:	309e      	adds	r0, #158	; 0x9e
    73f2:	1c29      	adds	r1, r5, #0
    73f4:	4085      	lsls	r5, r0
    73f6:	40d9      	lsrs	r1, r3
    73f8:	1e68      	subs	r0, r5, #1
    73fa:	4185      	sbcs	r5, r0
    73fc:	430d      	orrs	r5, r1
    73fe:	076b      	lsls	r3, r5, #29
    7400:	d004      	beq.n	740c <__aeabi_fmul+0x22c>
    7402:	230f      	movs	r3, #15
    7404:	402b      	ands	r3, r5
    7406:	2b04      	cmp	r3, #4
    7408:	d000      	beq.n	740c <__aeabi_fmul+0x22c>
    740a:	3504      	adds	r5, #4
    740c:	016b      	lsls	r3, r5, #5
    740e:	d504      	bpl.n	741a <__aeabi_fmul+0x23a>
    7410:	2401      	movs	r4, #1
    7412:	2301      	movs	r3, #1
    7414:	4014      	ands	r4, r2
    7416:	2500      	movs	r5, #0
    7418:	e729      	b.n	726e <__aeabi_fmul+0x8e>
    741a:	2401      	movs	r4, #1
    741c:	01ad      	lsls	r5, r5, #6
    741e:	0a6d      	lsrs	r5, r5, #9
    7420:	4014      	ands	r4, r2
    7422:	2300      	movs	r3, #0
    7424:	e723      	b.n	726e <__aeabi_fmul+0x8e>
    7426:	2380      	movs	r3, #128	; 0x80
    7428:	03db      	lsls	r3, r3, #15
    742a:	431d      	orrs	r5, r3
    742c:	2401      	movs	r4, #1
    742e:	465b      	mov	r3, fp
    7430:	026d      	lsls	r5, r5, #9
    7432:	4023      	ands	r3, r4
    7434:	1c1c      	adds	r4, r3, #0
    7436:	0a6d      	lsrs	r5, r5, #9
    7438:	23ff      	movs	r3, #255	; 0xff
    743a:	e718      	b.n	726e <__aeabi_fmul+0x8e>
    743c:	0000bde8 	.word	0x0000bde8
    7440:	f7ffffff 	.word	0xf7ffffff

00007444 <__aeabi_fsub>:
    7444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7446:	004a      	lsls	r2, r1, #1
    7448:	0243      	lsls	r3, r0, #9
    744a:	0044      	lsls	r4, r0, #1
    744c:	024d      	lsls	r5, r1, #9
    744e:	0fc0      	lsrs	r0, r0, #31
    7450:	0e24      	lsrs	r4, r4, #24
    7452:	1c06      	adds	r6, r0, #0
    7454:	099b      	lsrs	r3, r3, #6
    7456:	0e12      	lsrs	r2, r2, #24
    7458:	0fc9      	lsrs	r1, r1, #31
    745a:	09ad      	lsrs	r5, r5, #6
    745c:	2aff      	cmp	r2, #255	; 0xff
    745e:	d100      	bne.n	7462 <__aeabi_fsub+0x1e>
    7460:	e075      	b.n	754e <__aeabi_fsub+0x10a>
    7462:	2701      	movs	r7, #1
    7464:	4079      	eors	r1, r7
    7466:	4288      	cmp	r0, r1
    7468:	d050      	beq.n	750c <__aeabi_fsub+0xc8>
    746a:	1aa0      	subs	r0, r4, r2
    746c:	2800      	cmp	r0, #0
    746e:	dc00      	bgt.n	7472 <__aeabi_fsub+0x2e>
    7470:	e08f      	b.n	7592 <__aeabi_fsub+0x14e>
    7472:	2a00      	cmp	r2, #0
    7474:	d11e      	bne.n	74b4 <__aeabi_fsub+0x70>
    7476:	2d00      	cmp	r5, #0
    7478:	d000      	beq.n	747c <__aeabi_fsub+0x38>
    747a:	e075      	b.n	7568 <__aeabi_fsub+0x124>
    747c:	075a      	lsls	r2, r3, #29
    747e:	d004      	beq.n	748a <__aeabi_fsub+0x46>
    7480:	220f      	movs	r2, #15
    7482:	401a      	ands	r2, r3
    7484:	2a04      	cmp	r2, #4
    7486:	d000      	beq.n	748a <__aeabi_fsub+0x46>
    7488:	3304      	adds	r3, #4
    748a:	2280      	movs	r2, #128	; 0x80
    748c:	2001      	movs	r0, #1
    748e:	04d2      	lsls	r2, r2, #19
    7490:	401a      	ands	r2, r3
    7492:	4030      	ands	r0, r6
    7494:	2a00      	cmp	r2, #0
    7496:	d032      	beq.n	74fe <__aeabi_fsub+0xba>
    7498:	3401      	adds	r4, #1
    749a:	2cff      	cmp	r4, #255	; 0xff
    749c:	d100      	bne.n	74a0 <__aeabi_fsub+0x5c>
    749e:	e084      	b.n	75aa <__aeabi_fsub+0x166>
    74a0:	019b      	lsls	r3, r3, #6
    74a2:	0a5b      	lsrs	r3, r3, #9
    74a4:	b2e4      	uxtb	r4, r4
    74a6:	025b      	lsls	r3, r3, #9
    74a8:	05e4      	lsls	r4, r4, #23
    74aa:	0a5b      	lsrs	r3, r3, #9
    74ac:	4323      	orrs	r3, r4
    74ae:	07c0      	lsls	r0, r0, #31
    74b0:	4318      	orrs	r0, r3
    74b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    74b4:	2cff      	cmp	r4, #255	; 0xff
    74b6:	d0e1      	beq.n	747c <__aeabi_fsub+0x38>
    74b8:	2280      	movs	r2, #128	; 0x80
    74ba:	04d2      	lsls	r2, r2, #19
    74bc:	4315      	orrs	r5, r2
    74be:	281b      	cmp	r0, #27
    74c0:	dd7a      	ble.n	75b8 <__aeabi_fsub+0x174>
    74c2:	2501      	movs	r5, #1
    74c4:	1b5b      	subs	r3, r3, r5
    74c6:	015a      	lsls	r2, r3, #5
    74c8:	d55d      	bpl.n	7586 <__aeabi_fsub+0x142>
    74ca:	019b      	lsls	r3, r3, #6
    74cc:	099f      	lsrs	r7, r3, #6
    74ce:	1c38      	adds	r0, r7, #0
    74d0:	f001 fff6 	bl	94c0 <__clzsi2>
    74d4:	3805      	subs	r0, #5
    74d6:	4087      	lsls	r7, r0
    74d8:	4284      	cmp	r4, r0
    74da:	dc69      	bgt.n	75b0 <__aeabi_fsub+0x16c>
    74dc:	1b00      	subs	r0, r0, r4
    74de:	241f      	movs	r4, #31
    74e0:	1c3a      	adds	r2, r7, #0
    74e2:	1c43      	adds	r3, r0, #1
    74e4:	1a20      	subs	r0, r4, r0
    74e6:	40da      	lsrs	r2, r3
    74e8:	4087      	lsls	r7, r0
    74ea:	1c13      	adds	r3, r2, #0
    74ec:	1e7c      	subs	r4, r7, #1
    74ee:	41a7      	sbcs	r7, r4
    74f0:	2400      	movs	r4, #0
    74f2:	433b      	orrs	r3, r7
    74f4:	e7c2      	b.n	747c <__aeabi_fsub+0x38>
    74f6:	1e13      	subs	r3, r2, #0
    74f8:	d145      	bne.n	7586 <__aeabi_fsub+0x142>
    74fa:	2300      	movs	r3, #0
    74fc:	2000      	movs	r0, #0
    74fe:	08db      	lsrs	r3, r3, #3
    7500:	2cff      	cmp	r4, #255	; 0xff
    7502:	d028      	beq.n	7556 <__aeabi_fsub+0x112>
    7504:	025b      	lsls	r3, r3, #9
    7506:	0a5b      	lsrs	r3, r3, #9
    7508:	b2e4      	uxtb	r4, r4
    750a:	e7cc      	b.n	74a6 <__aeabi_fsub+0x62>
    750c:	1aa1      	subs	r1, r4, r2
    750e:	2900      	cmp	r1, #0
    7510:	dd5b      	ble.n	75ca <__aeabi_fsub+0x186>
    7512:	2a00      	cmp	r2, #0
    7514:	d02e      	beq.n	7574 <__aeabi_fsub+0x130>
    7516:	2cff      	cmp	r4, #255	; 0xff
    7518:	d0b0      	beq.n	747c <__aeabi_fsub+0x38>
    751a:	2280      	movs	r2, #128	; 0x80
    751c:	04d2      	lsls	r2, r2, #19
    751e:	4315      	orrs	r5, r2
    7520:	291b      	cmp	r1, #27
    7522:	dc74      	bgt.n	760e <__aeabi_fsub+0x1ca>
    7524:	1c2f      	adds	r7, r5, #0
    7526:	2220      	movs	r2, #32
    7528:	40cf      	lsrs	r7, r1
    752a:	1a51      	subs	r1, r2, r1
    752c:	408d      	lsls	r5, r1
    752e:	1e69      	subs	r1, r5, #1
    7530:	418d      	sbcs	r5, r1
    7532:	433d      	orrs	r5, r7
    7534:	195b      	adds	r3, r3, r5
    7536:	015a      	lsls	r2, r3, #5
    7538:	d525      	bpl.n	7586 <__aeabi_fsub+0x142>
    753a:	3401      	adds	r4, #1
    753c:	2cff      	cmp	r4, #255	; 0xff
    753e:	d074      	beq.n	762a <__aeabi_fsub+0x1e6>
    7540:	2101      	movs	r1, #1
    7542:	4a7e      	ldr	r2, [pc, #504]	; (773c <__aeabi_fsub+0x2f8>)
    7544:	4019      	ands	r1, r3
    7546:	4013      	ands	r3, r2
    7548:	085b      	lsrs	r3, r3, #1
    754a:	430b      	orrs	r3, r1
    754c:	e796      	b.n	747c <__aeabi_fsub+0x38>
    754e:	2d00      	cmp	r5, #0
    7550:	d000      	beq.n	7554 <__aeabi_fsub+0x110>
    7552:	e788      	b.n	7466 <__aeabi_fsub+0x22>
    7554:	e785      	b.n	7462 <__aeabi_fsub+0x1e>
    7556:	2b00      	cmp	r3, #0
    7558:	d027      	beq.n	75aa <__aeabi_fsub+0x166>
    755a:	2280      	movs	r2, #128	; 0x80
    755c:	03d2      	lsls	r2, r2, #15
    755e:	4313      	orrs	r3, r2
    7560:	025b      	lsls	r3, r3, #9
    7562:	0a5b      	lsrs	r3, r3, #9
    7564:	24ff      	movs	r4, #255	; 0xff
    7566:	e79e      	b.n	74a6 <__aeabi_fsub+0x62>
    7568:	3801      	subs	r0, #1
    756a:	2800      	cmp	r0, #0
    756c:	d0aa      	beq.n	74c4 <__aeabi_fsub+0x80>
    756e:	2cff      	cmp	r4, #255	; 0xff
    7570:	d1a5      	bne.n	74be <__aeabi_fsub+0x7a>
    7572:	e783      	b.n	747c <__aeabi_fsub+0x38>
    7574:	2d00      	cmp	r5, #0
    7576:	d100      	bne.n	757a <__aeabi_fsub+0x136>
    7578:	e780      	b.n	747c <__aeabi_fsub+0x38>
    757a:	3901      	subs	r1, #1
    757c:	2900      	cmp	r1, #0
    757e:	d0d9      	beq.n	7534 <__aeabi_fsub+0xf0>
    7580:	2cff      	cmp	r4, #255	; 0xff
    7582:	d1cd      	bne.n	7520 <__aeabi_fsub+0xdc>
    7584:	e77a      	b.n	747c <__aeabi_fsub+0x38>
    7586:	075a      	lsls	r2, r3, #29
    7588:	d000      	beq.n	758c <__aeabi_fsub+0x148>
    758a:	e779      	b.n	7480 <__aeabi_fsub+0x3c>
    758c:	2001      	movs	r0, #1
    758e:	4030      	ands	r0, r6
    7590:	e7b5      	b.n	74fe <__aeabi_fsub+0xba>
    7592:	2800      	cmp	r0, #0
    7594:	d125      	bne.n	75e2 <__aeabi_fsub+0x19e>
    7596:	1c62      	adds	r2, r4, #1
    7598:	b2d2      	uxtb	r2, r2
    759a:	2a01      	cmp	r2, #1
    759c:	dd55      	ble.n	764a <__aeabi_fsub+0x206>
    759e:	1b5f      	subs	r7, r3, r5
    75a0:	017a      	lsls	r2, r7, #5
    75a2:	d52d      	bpl.n	7600 <__aeabi_fsub+0x1bc>
    75a4:	1aef      	subs	r7, r5, r3
    75a6:	1c0e      	adds	r6, r1, #0
    75a8:	e791      	b.n	74ce <__aeabi_fsub+0x8a>
    75aa:	24ff      	movs	r4, #255	; 0xff
    75ac:	2300      	movs	r3, #0
    75ae:	e77a      	b.n	74a6 <__aeabi_fsub+0x62>
    75b0:	4b62      	ldr	r3, [pc, #392]	; (773c <__aeabi_fsub+0x2f8>)
    75b2:	1a24      	subs	r4, r4, r0
    75b4:	403b      	ands	r3, r7
    75b6:	e761      	b.n	747c <__aeabi_fsub+0x38>
    75b8:	1c29      	adds	r1, r5, #0
    75ba:	2220      	movs	r2, #32
    75bc:	40c1      	lsrs	r1, r0
    75be:	1a10      	subs	r0, r2, r0
    75c0:	4085      	lsls	r5, r0
    75c2:	1e68      	subs	r0, r5, #1
    75c4:	4185      	sbcs	r5, r0
    75c6:	430d      	orrs	r5, r1
    75c8:	e77c      	b.n	74c4 <__aeabi_fsub+0x80>
    75ca:	2900      	cmp	r1, #0
    75cc:	d146      	bne.n	765c <__aeabi_fsub+0x218>
    75ce:	1c62      	adds	r2, r4, #1
    75d0:	b2d1      	uxtb	r1, r2
    75d2:	2901      	cmp	r1, #1
    75d4:	dd2b      	ble.n	762e <__aeabi_fsub+0x1ea>
    75d6:	2aff      	cmp	r2, #255	; 0xff
    75d8:	d026      	beq.n	7628 <__aeabi_fsub+0x1e4>
    75da:	18eb      	adds	r3, r5, r3
    75dc:	085b      	lsrs	r3, r3, #1
    75de:	1c14      	adds	r4, r2, #0
    75e0:	e74c      	b.n	747c <__aeabi_fsub+0x38>
    75e2:	2c00      	cmp	r4, #0
    75e4:	d015      	beq.n	7612 <__aeabi_fsub+0x1ce>
    75e6:	2aff      	cmp	r2, #255	; 0xff
    75e8:	d01a      	beq.n	7620 <__aeabi_fsub+0x1dc>
    75ea:	2480      	movs	r4, #128	; 0x80
    75ec:	04e4      	lsls	r4, r4, #19
    75ee:	4240      	negs	r0, r0
    75f0:	4323      	orrs	r3, r4
    75f2:	281b      	cmp	r0, #27
    75f4:	dd4d      	ble.n	7692 <__aeabi_fsub+0x24e>
    75f6:	2301      	movs	r3, #1
    75f8:	1aeb      	subs	r3, r5, r3
    75fa:	1c14      	adds	r4, r2, #0
    75fc:	1c0e      	adds	r6, r1, #0
    75fe:	e762      	b.n	74c6 <__aeabi_fsub+0x82>
    7600:	2f00      	cmp	r7, #0
    7602:	d000      	beq.n	7606 <__aeabi_fsub+0x1c2>
    7604:	e763      	b.n	74ce <__aeabi_fsub+0x8a>
    7606:	2300      	movs	r3, #0
    7608:	2000      	movs	r0, #0
    760a:	2400      	movs	r4, #0
    760c:	e777      	b.n	74fe <__aeabi_fsub+0xba>
    760e:	2501      	movs	r5, #1
    7610:	e790      	b.n	7534 <__aeabi_fsub+0xf0>
    7612:	2b00      	cmp	r3, #0
    7614:	d039      	beq.n	768a <__aeabi_fsub+0x246>
    7616:	43c0      	mvns	r0, r0
    7618:	2800      	cmp	r0, #0
    761a:	d0ed      	beq.n	75f8 <__aeabi_fsub+0x1b4>
    761c:	2aff      	cmp	r2, #255	; 0xff
    761e:	d1e8      	bne.n	75f2 <__aeabi_fsub+0x1ae>
    7620:	1c2b      	adds	r3, r5, #0
    7622:	24ff      	movs	r4, #255	; 0xff
    7624:	1c0e      	adds	r6, r1, #0
    7626:	e729      	b.n	747c <__aeabi_fsub+0x38>
    7628:	24ff      	movs	r4, #255	; 0xff
    762a:	2300      	movs	r3, #0
    762c:	e767      	b.n	74fe <__aeabi_fsub+0xba>
    762e:	2c00      	cmp	r4, #0
    7630:	d15a      	bne.n	76e8 <__aeabi_fsub+0x2a4>
    7632:	2b00      	cmp	r3, #0
    7634:	d07f      	beq.n	7736 <__aeabi_fsub+0x2f2>
    7636:	2d00      	cmp	r5, #0
    7638:	d100      	bne.n	763c <__aeabi_fsub+0x1f8>
    763a:	e71f      	b.n	747c <__aeabi_fsub+0x38>
    763c:	195b      	adds	r3, r3, r5
    763e:	015a      	lsls	r2, r3, #5
    7640:	d5a1      	bpl.n	7586 <__aeabi_fsub+0x142>
    7642:	4a3e      	ldr	r2, [pc, #248]	; (773c <__aeabi_fsub+0x2f8>)
    7644:	3401      	adds	r4, #1
    7646:	4013      	ands	r3, r2
    7648:	e718      	b.n	747c <__aeabi_fsub+0x38>
    764a:	2c00      	cmp	r4, #0
    764c:	d115      	bne.n	767a <__aeabi_fsub+0x236>
    764e:	2b00      	cmp	r3, #0
    7650:	d12f      	bne.n	76b2 <__aeabi_fsub+0x26e>
    7652:	2d00      	cmp	r5, #0
    7654:	d05e      	beq.n	7714 <__aeabi_fsub+0x2d0>
    7656:	1c2b      	adds	r3, r5, #0
    7658:	1c0e      	adds	r6, r1, #0
    765a:	e70f      	b.n	747c <__aeabi_fsub+0x38>
    765c:	2c00      	cmp	r4, #0
    765e:	d121      	bne.n	76a4 <__aeabi_fsub+0x260>
    7660:	2b00      	cmp	r3, #0
    7662:	d054      	beq.n	770e <__aeabi_fsub+0x2ca>
    7664:	43c9      	mvns	r1, r1
    7666:	2900      	cmp	r1, #0
    7668:	d004      	beq.n	7674 <__aeabi_fsub+0x230>
    766a:	2aff      	cmp	r2, #255	; 0xff
    766c:	d04c      	beq.n	7708 <__aeabi_fsub+0x2c4>
    766e:	291b      	cmp	r1, #27
    7670:	dd58      	ble.n	7724 <__aeabi_fsub+0x2e0>
    7672:	2301      	movs	r3, #1
    7674:	195b      	adds	r3, r3, r5
    7676:	1c14      	adds	r4, r2, #0
    7678:	e75d      	b.n	7536 <__aeabi_fsub+0xf2>
    767a:	2b00      	cmp	r3, #0
    767c:	d123      	bne.n	76c6 <__aeabi_fsub+0x282>
    767e:	2d00      	cmp	r5, #0
    7680:	d04b      	beq.n	771a <__aeabi_fsub+0x2d6>
    7682:	1c2b      	adds	r3, r5, #0
    7684:	1c0e      	adds	r6, r1, #0
    7686:	24ff      	movs	r4, #255	; 0xff
    7688:	e6f8      	b.n	747c <__aeabi_fsub+0x38>
    768a:	1c2b      	adds	r3, r5, #0
    768c:	1c14      	adds	r4, r2, #0
    768e:	1c0e      	adds	r6, r1, #0
    7690:	e6f4      	b.n	747c <__aeabi_fsub+0x38>
    7692:	1c1e      	adds	r6, r3, #0
    7694:	2420      	movs	r4, #32
    7696:	40c6      	lsrs	r6, r0
    7698:	1a20      	subs	r0, r4, r0
    769a:	4083      	lsls	r3, r0
    769c:	1e58      	subs	r0, r3, #1
    769e:	4183      	sbcs	r3, r0
    76a0:	4333      	orrs	r3, r6
    76a2:	e7a9      	b.n	75f8 <__aeabi_fsub+0x1b4>
    76a4:	2aff      	cmp	r2, #255	; 0xff
    76a6:	d02f      	beq.n	7708 <__aeabi_fsub+0x2c4>
    76a8:	2480      	movs	r4, #128	; 0x80
    76aa:	04e4      	lsls	r4, r4, #19
    76ac:	4249      	negs	r1, r1
    76ae:	4323      	orrs	r3, r4
    76b0:	e7dd      	b.n	766e <__aeabi_fsub+0x22a>
    76b2:	2d00      	cmp	r5, #0
    76b4:	d100      	bne.n	76b8 <__aeabi_fsub+0x274>
    76b6:	e6e1      	b.n	747c <__aeabi_fsub+0x38>
    76b8:	1b5a      	subs	r2, r3, r5
    76ba:	0150      	lsls	r0, r2, #5
    76bc:	d400      	bmi.n	76c0 <__aeabi_fsub+0x27c>
    76be:	e71a      	b.n	74f6 <__aeabi_fsub+0xb2>
    76c0:	1aeb      	subs	r3, r5, r3
    76c2:	1c0e      	adds	r6, r1, #0
    76c4:	e6da      	b.n	747c <__aeabi_fsub+0x38>
    76c6:	24ff      	movs	r4, #255	; 0xff
    76c8:	2d00      	cmp	r5, #0
    76ca:	d100      	bne.n	76ce <__aeabi_fsub+0x28a>
    76cc:	e6d6      	b.n	747c <__aeabi_fsub+0x38>
    76ce:	2280      	movs	r2, #128	; 0x80
    76d0:	08db      	lsrs	r3, r3, #3
    76d2:	03d2      	lsls	r2, r2, #15
    76d4:	4213      	tst	r3, r2
    76d6:	d004      	beq.n	76e2 <__aeabi_fsub+0x29e>
    76d8:	08ed      	lsrs	r5, r5, #3
    76da:	4215      	tst	r5, r2
    76dc:	d101      	bne.n	76e2 <__aeabi_fsub+0x29e>
    76de:	1c2b      	adds	r3, r5, #0
    76e0:	1c0e      	adds	r6, r1, #0
    76e2:	00db      	lsls	r3, r3, #3
    76e4:	24ff      	movs	r4, #255	; 0xff
    76e6:	e6c9      	b.n	747c <__aeabi_fsub+0x38>
    76e8:	2b00      	cmp	r3, #0
    76ea:	d00d      	beq.n	7708 <__aeabi_fsub+0x2c4>
    76ec:	24ff      	movs	r4, #255	; 0xff
    76ee:	2d00      	cmp	r5, #0
    76f0:	d100      	bne.n	76f4 <__aeabi_fsub+0x2b0>
    76f2:	e6c3      	b.n	747c <__aeabi_fsub+0x38>
    76f4:	2280      	movs	r2, #128	; 0x80
    76f6:	08db      	lsrs	r3, r3, #3
    76f8:	03d2      	lsls	r2, r2, #15
    76fa:	4213      	tst	r3, r2
    76fc:	d0f1      	beq.n	76e2 <__aeabi_fsub+0x29e>
    76fe:	08ed      	lsrs	r5, r5, #3
    7700:	4215      	tst	r5, r2
    7702:	d1ee      	bne.n	76e2 <__aeabi_fsub+0x29e>
    7704:	1c2b      	adds	r3, r5, #0
    7706:	e7ec      	b.n	76e2 <__aeabi_fsub+0x29e>
    7708:	1c2b      	adds	r3, r5, #0
    770a:	24ff      	movs	r4, #255	; 0xff
    770c:	e6b6      	b.n	747c <__aeabi_fsub+0x38>
    770e:	1c2b      	adds	r3, r5, #0
    7710:	1c14      	adds	r4, r2, #0
    7712:	e6b3      	b.n	747c <__aeabi_fsub+0x38>
    7714:	1c23      	adds	r3, r4, #0
    7716:	2000      	movs	r0, #0
    7718:	e6f1      	b.n	74fe <__aeabi_fsub+0xba>
    771a:	2380      	movs	r3, #128	; 0x80
    771c:	2000      	movs	r0, #0
    771e:	049b      	lsls	r3, r3, #18
    7720:	24ff      	movs	r4, #255	; 0xff
    7722:	e6ec      	b.n	74fe <__aeabi_fsub+0xba>
    7724:	1c1f      	adds	r7, r3, #0
    7726:	2420      	movs	r4, #32
    7728:	40cf      	lsrs	r7, r1
    772a:	1a61      	subs	r1, r4, r1
    772c:	408b      	lsls	r3, r1
    772e:	1e59      	subs	r1, r3, #1
    7730:	418b      	sbcs	r3, r1
    7732:	433b      	orrs	r3, r7
    7734:	e79e      	b.n	7674 <__aeabi_fsub+0x230>
    7736:	1c2b      	adds	r3, r5, #0
    7738:	e6a0      	b.n	747c <__aeabi_fsub+0x38>
    773a:	46c0      	nop			; (mov r8, r8)
    773c:	fbffffff 	.word	0xfbffffff

00007740 <__aeabi_f2iz>:
    7740:	0242      	lsls	r2, r0, #9
    7742:	0a51      	lsrs	r1, r2, #9
    7744:	0042      	lsls	r2, r0, #1
    7746:	0fc3      	lsrs	r3, r0, #31
    7748:	0e12      	lsrs	r2, r2, #24
    774a:	2000      	movs	r0, #0
    774c:	2a7e      	cmp	r2, #126	; 0x7e
    774e:	dd0d      	ble.n	776c <__aeabi_f2iz+0x2c>
    7750:	2a9d      	cmp	r2, #157	; 0x9d
    7752:	dc0c      	bgt.n	776e <__aeabi_f2iz+0x2e>
    7754:	2080      	movs	r0, #128	; 0x80
    7756:	0400      	lsls	r0, r0, #16
    7758:	4301      	orrs	r1, r0
    775a:	2a95      	cmp	r2, #149	; 0x95
    775c:	dc0a      	bgt.n	7774 <__aeabi_f2iz+0x34>
    775e:	2096      	movs	r0, #150	; 0x96
    7760:	1a82      	subs	r2, r0, r2
    7762:	40d1      	lsrs	r1, r2
    7764:	1c0a      	adds	r2, r1, #0
    7766:	4258      	negs	r0, r3
    7768:	4042      	eors	r2, r0
    776a:	18d0      	adds	r0, r2, r3
    776c:	4770      	bx	lr
    776e:	4a03      	ldr	r2, [pc, #12]	; (777c <__aeabi_f2iz+0x3c>)
    7770:	1898      	adds	r0, r3, r2
    7772:	e7fb      	b.n	776c <__aeabi_f2iz+0x2c>
    7774:	3a96      	subs	r2, #150	; 0x96
    7776:	4091      	lsls	r1, r2
    7778:	1c0a      	adds	r2, r1, #0
    777a:	e7f4      	b.n	7766 <__aeabi_f2iz+0x26>
    777c:	7fffffff 	.word	0x7fffffff

00007780 <__aeabi_ui2f>:
    7780:	b510      	push	{r4, lr}
    7782:	1e04      	subs	r4, r0, #0
    7784:	d035      	beq.n	77f2 <__aeabi_ui2f+0x72>
    7786:	f001 fe9b 	bl	94c0 <__clzsi2>
    778a:	219e      	movs	r1, #158	; 0x9e
    778c:	1a09      	subs	r1, r1, r0
    778e:	2996      	cmp	r1, #150	; 0x96
    7790:	dc09      	bgt.n	77a6 <__aeabi_ui2f+0x26>
    7792:	2808      	cmp	r0, #8
    7794:	dd30      	ble.n	77f8 <__aeabi_ui2f+0x78>
    7796:	1c02      	adds	r2, r0, #0
    7798:	1c23      	adds	r3, r4, #0
    779a:	3a08      	subs	r2, #8
    779c:	4093      	lsls	r3, r2
    779e:	025b      	lsls	r3, r3, #9
    77a0:	0a5b      	lsrs	r3, r3, #9
    77a2:	b2c8      	uxtb	r0, r1
    77a4:	e020      	b.n	77e8 <__aeabi_ui2f+0x68>
    77a6:	2999      	cmp	r1, #153	; 0x99
    77a8:	dd0c      	ble.n	77c4 <__aeabi_ui2f+0x44>
    77aa:	2205      	movs	r2, #5
    77ac:	1c23      	adds	r3, r4, #0
    77ae:	1a12      	subs	r2, r2, r0
    77b0:	40d3      	lsrs	r3, r2
    77b2:	1c1a      	adds	r2, r3, #0
    77b4:	1c03      	adds	r3, r0, #0
    77b6:	331b      	adds	r3, #27
    77b8:	409c      	lsls	r4, r3
    77ba:	1c23      	adds	r3, r4, #0
    77bc:	1e5c      	subs	r4, r3, #1
    77be:	41a3      	sbcs	r3, r4
    77c0:	4313      	orrs	r3, r2
    77c2:	1c1c      	adds	r4, r3, #0
    77c4:	2805      	cmp	r0, #5
    77c6:	dd01      	ble.n	77cc <__aeabi_ui2f+0x4c>
    77c8:	1f43      	subs	r3, r0, #5
    77ca:	409c      	lsls	r4, r3
    77cc:	4b0f      	ldr	r3, [pc, #60]	; (780c <__aeabi_ui2f+0x8c>)
    77ce:	4023      	ands	r3, r4
    77d0:	0762      	lsls	r2, r4, #29
    77d2:	d004      	beq.n	77de <__aeabi_ui2f+0x5e>
    77d4:	220f      	movs	r2, #15
    77d6:	4014      	ands	r4, r2
    77d8:	2c04      	cmp	r4, #4
    77da:	d000      	beq.n	77de <__aeabi_ui2f+0x5e>
    77dc:	3304      	adds	r3, #4
    77de:	015a      	lsls	r2, r3, #5
    77e0:	d40e      	bmi.n	7800 <__aeabi_ui2f+0x80>
    77e2:	019b      	lsls	r3, r3, #6
    77e4:	0a5b      	lsrs	r3, r3, #9
    77e6:	b2c8      	uxtb	r0, r1
    77e8:	025b      	lsls	r3, r3, #9
    77ea:	0a5b      	lsrs	r3, r3, #9
    77ec:	05c0      	lsls	r0, r0, #23
    77ee:	4318      	orrs	r0, r3
    77f0:	bd10      	pop	{r4, pc}
    77f2:	2000      	movs	r0, #0
    77f4:	2300      	movs	r3, #0
    77f6:	e7f7      	b.n	77e8 <__aeabi_ui2f+0x68>
    77f8:	0263      	lsls	r3, r4, #9
    77fa:	0a5b      	lsrs	r3, r3, #9
    77fc:	b2c8      	uxtb	r0, r1
    77fe:	e7f3      	b.n	77e8 <__aeabi_ui2f+0x68>
    7800:	219f      	movs	r1, #159	; 0x9f
    7802:	4a02      	ldr	r2, [pc, #8]	; (780c <__aeabi_ui2f+0x8c>)
    7804:	1a09      	subs	r1, r1, r0
    7806:	4013      	ands	r3, r2
    7808:	e7eb      	b.n	77e2 <__aeabi_ui2f+0x62>
    780a:	46c0      	nop			; (mov r8, r8)
    780c:	fbffffff 	.word	0xfbffffff

00007810 <__aeabi_dadd>:
    7810:	b5f0      	push	{r4, r5, r6, r7, lr}
    7812:	4645      	mov	r5, r8
    7814:	4657      	mov	r7, sl
    7816:	464e      	mov	r6, r9
    7818:	4694      	mov	ip, r2
    781a:	004c      	lsls	r4, r1, #1
    781c:	030a      	lsls	r2, r1, #12
    781e:	0fc9      	lsrs	r1, r1, #31
    7820:	b4e0      	push	{r5, r6, r7}
    7822:	4688      	mov	r8, r1
    7824:	1c0e      	adds	r6, r1, #0
    7826:	0319      	lsls	r1, r3, #12
    7828:	0f47      	lsrs	r7, r0, #29
    782a:	00c5      	lsls	r5, r0, #3
    782c:	0a48      	lsrs	r0, r1, #9
    782e:	4661      	mov	r1, ip
    7830:	0f49      	lsrs	r1, r1, #29
    7832:	4301      	orrs	r1, r0
    7834:	4660      	mov	r0, ip
    7836:	0a52      	lsrs	r2, r2, #9
    7838:	4317      	orrs	r7, r2
    783a:	00c0      	lsls	r0, r0, #3
    783c:	005a      	lsls	r2, r3, #1
    783e:	0d64      	lsrs	r4, r4, #21
    7840:	0d52      	lsrs	r2, r2, #21
    7842:	0fdb      	lsrs	r3, r3, #31
    7844:	4684      	mov	ip, r0
    7846:	4598      	cmp	r8, r3
    7848:	d100      	bne.n	784c <__aeabi_dadd+0x3c>
    784a:	e0a7      	b.n	799c <__aeabi_dadd+0x18c>
    784c:	1aa0      	subs	r0, r4, r2
    784e:	2800      	cmp	r0, #0
    7850:	dc00      	bgt.n	7854 <__aeabi_dadd+0x44>
    7852:	e101      	b.n	7a58 <__aeabi_dadd+0x248>
    7854:	2a00      	cmp	r2, #0
    7856:	d13d      	bne.n	78d4 <__aeabi_dadd+0xc4>
    7858:	4663      	mov	r3, ip
    785a:	430b      	orrs	r3, r1
    785c:	d000      	beq.n	7860 <__aeabi_dadd+0x50>
    785e:	e0d4      	b.n	7a0a <__aeabi_dadd+0x1fa>
    7860:	076b      	lsls	r3, r5, #29
    7862:	d100      	bne.n	7866 <__aeabi_dadd+0x56>
    7864:	e088      	b.n	7978 <__aeabi_dadd+0x168>
    7866:	230f      	movs	r3, #15
    7868:	402b      	ands	r3, r5
    786a:	2b04      	cmp	r3, #4
    786c:	d100      	bne.n	7870 <__aeabi_dadd+0x60>
    786e:	e083      	b.n	7978 <__aeabi_dadd+0x168>
    7870:	1d2a      	adds	r2, r5, #4
    7872:	42aa      	cmp	r2, r5
    7874:	41ad      	sbcs	r5, r5
    7876:	2380      	movs	r3, #128	; 0x80
    7878:	426d      	negs	r5, r5
    787a:	197f      	adds	r7, r7, r5
    787c:	041b      	lsls	r3, r3, #16
    787e:	403b      	ands	r3, r7
    7880:	4646      	mov	r6, r8
    7882:	1c15      	adds	r5, r2, #0
    7884:	2b00      	cmp	r3, #0
    7886:	d100      	bne.n	788a <__aeabi_dadd+0x7a>
    7888:	e07c      	b.n	7984 <__aeabi_dadd+0x174>
    788a:	4bcc      	ldr	r3, [pc, #816]	; (7bbc <__aeabi_dadd+0x3ac>)
    788c:	3401      	adds	r4, #1
    788e:	429c      	cmp	r4, r3
    7890:	d100      	bne.n	7894 <__aeabi_dadd+0x84>
    7892:	e0fd      	b.n	7a90 <__aeabi_dadd+0x280>
    7894:	1c3a      	adds	r2, r7, #0
    7896:	4bca      	ldr	r3, [pc, #808]	; (7bc0 <__aeabi_dadd+0x3b0>)
    7898:	08ed      	lsrs	r5, r5, #3
    789a:	401a      	ands	r2, r3
    789c:	0750      	lsls	r0, r2, #29
    789e:	0564      	lsls	r4, r4, #21
    78a0:	0252      	lsls	r2, r2, #9
    78a2:	4305      	orrs	r5, r0
    78a4:	0b12      	lsrs	r2, r2, #12
    78a6:	0d64      	lsrs	r4, r4, #21
    78a8:	2100      	movs	r1, #0
    78aa:	0312      	lsls	r2, r2, #12
    78ac:	0d0b      	lsrs	r3, r1, #20
    78ae:	051b      	lsls	r3, r3, #20
    78b0:	0564      	lsls	r4, r4, #21
    78b2:	0b12      	lsrs	r2, r2, #12
    78b4:	431a      	orrs	r2, r3
    78b6:	0863      	lsrs	r3, r4, #1
    78b8:	4cc2      	ldr	r4, [pc, #776]	; (7bc4 <__aeabi_dadd+0x3b4>)
    78ba:	07f6      	lsls	r6, r6, #31
    78bc:	4014      	ands	r4, r2
    78be:	431c      	orrs	r4, r3
    78c0:	0064      	lsls	r4, r4, #1
    78c2:	0864      	lsrs	r4, r4, #1
    78c4:	4334      	orrs	r4, r6
    78c6:	1c28      	adds	r0, r5, #0
    78c8:	1c21      	adds	r1, r4, #0
    78ca:	bc1c      	pop	{r2, r3, r4}
    78cc:	4690      	mov	r8, r2
    78ce:	4699      	mov	r9, r3
    78d0:	46a2      	mov	sl, r4
    78d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    78d4:	4bb9      	ldr	r3, [pc, #740]	; (7bbc <__aeabi_dadd+0x3ac>)
    78d6:	429c      	cmp	r4, r3
    78d8:	d0c2      	beq.n	7860 <__aeabi_dadd+0x50>
    78da:	2380      	movs	r3, #128	; 0x80
    78dc:	041b      	lsls	r3, r3, #16
    78de:	4319      	orrs	r1, r3
    78e0:	2838      	cmp	r0, #56	; 0x38
    78e2:	dd00      	ble.n	78e6 <__aeabi_dadd+0xd6>
    78e4:	e0ec      	b.n	7ac0 <__aeabi_dadd+0x2b0>
    78e6:	281f      	cmp	r0, #31
    78e8:	dd00      	ble.n	78ec <__aeabi_dadd+0xdc>
    78ea:	e121      	b.n	7b30 <__aeabi_dadd+0x320>
    78ec:	2220      	movs	r2, #32
    78ee:	1c0e      	adds	r6, r1, #0
    78f0:	4663      	mov	r3, ip
    78f2:	1a12      	subs	r2, r2, r0
    78f4:	4096      	lsls	r6, r2
    78f6:	40c3      	lsrs	r3, r0
    78f8:	4333      	orrs	r3, r6
    78fa:	4666      	mov	r6, ip
    78fc:	4096      	lsls	r6, r2
    78fe:	1c32      	adds	r2, r6, #0
    7900:	1e56      	subs	r6, r2, #1
    7902:	41b2      	sbcs	r2, r6
    7904:	4313      	orrs	r3, r2
    7906:	1c0a      	adds	r2, r1, #0
    7908:	40c2      	lsrs	r2, r0
    790a:	1aeb      	subs	r3, r5, r3
    790c:	429d      	cmp	r5, r3
    790e:	41b6      	sbcs	r6, r6
    7910:	1c1d      	adds	r5, r3, #0
    7912:	1aba      	subs	r2, r7, r2
    7914:	4276      	negs	r6, r6
    7916:	1b97      	subs	r7, r2, r6
    7918:	023b      	lsls	r3, r7, #8
    791a:	d400      	bmi.n	791e <__aeabi_dadd+0x10e>
    791c:	e097      	b.n	7a4e <__aeabi_dadd+0x23e>
    791e:	027a      	lsls	r2, r7, #9
    7920:	0a56      	lsrs	r6, r2, #9
    7922:	2e00      	cmp	r6, #0
    7924:	d100      	bne.n	7928 <__aeabi_dadd+0x118>
    7926:	e0b6      	b.n	7a96 <__aeabi_dadd+0x286>
    7928:	1c30      	adds	r0, r6, #0
    792a:	f001 fdc9 	bl	94c0 <__clzsi2>
    792e:	1c03      	adds	r3, r0, #0
    7930:	3b08      	subs	r3, #8
    7932:	2b1f      	cmp	r3, #31
    7934:	dd00      	ble.n	7938 <__aeabi_dadd+0x128>
    7936:	e0b7      	b.n	7aa8 <__aeabi_dadd+0x298>
    7938:	409e      	lsls	r6, r3
    793a:	1c37      	adds	r7, r6, #0
    793c:	2628      	movs	r6, #40	; 0x28
    793e:	1c2a      	adds	r2, r5, #0
    7940:	1a36      	subs	r6, r6, r0
    7942:	40f2      	lsrs	r2, r6
    7944:	1c16      	adds	r6, r2, #0
    7946:	409d      	lsls	r5, r3
    7948:	433e      	orrs	r6, r7
    794a:	429c      	cmp	r4, r3
    794c:	dd00      	ble.n	7950 <__aeabi_dadd+0x140>
    794e:	e0b2      	b.n	7ab6 <__aeabi_dadd+0x2a6>
    7950:	1b1c      	subs	r4, r3, r4
    7952:	1c62      	adds	r2, r4, #1
    7954:	2a1f      	cmp	r2, #31
    7956:	dd00      	ble.n	795a <__aeabi_dadd+0x14a>
    7958:	e0d8      	b.n	7b0c <__aeabi_dadd+0x2fc>
    795a:	231f      	movs	r3, #31
    795c:	1c29      	adds	r1, r5, #0
    795e:	1b1c      	subs	r4, r3, r4
    7960:	1c33      	adds	r3, r6, #0
    7962:	40a5      	lsls	r5, r4
    7964:	40a3      	lsls	r3, r4
    7966:	40d1      	lsrs	r1, r2
    7968:	1e6c      	subs	r4, r5, #1
    796a:	41a5      	sbcs	r5, r4
    796c:	40d6      	lsrs	r6, r2
    796e:	4319      	orrs	r1, r3
    7970:	430d      	orrs	r5, r1
    7972:	1c37      	adds	r7, r6, #0
    7974:	2400      	movs	r4, #0
    7976:	e773      	b.n	7860 <__aeabi_dadd+0x50>
    7978:	2380      	movs	r3, #128	; 0x80
    797a:	041b      	lsls	r3, r3, #16
    797c:	403b      	ands	r3, r7
    797e:	4646      	mov	r6, r8
    7980:	d000      	beq.n	7984 <__aeabi_dadd+0x174>
    7982:	e782      	b.n	788a <__aeabi_dadd+0x7a>
    7984:	4b8d      	ldr	r3, [pc, #564]	; (7bbc <__aeabi_dadd+0x3ac>)
    7986:	08ed      	lsrs	r5, r5, #3
    7988:	0778      	lsls	r0, r7, #29
    798a:	4305      	orrs	r5, r0
    798c:	08fa      	lsrs	r2, r7, #3
    798e:	429c      	cmp	r4, r3
    7990:	d032      	beq.n	79f8 <__aeabi_dadd+0x1e8>
    7992:	0312      	lsls	r2, r2, #12
    7994:	0564      	lsls	r4, r4, #21
    7996:	0b12      	lsrs	r2, r2, #12
    7998:	0d64      	lsrs	r4, r4, #21
    799a:	e785      	b.n	78a8 <__aeabi_dadd+0x98>
    799c:	1aa3      	subs	r3, r4, r2
    799e:	2b00      	cmp	r3, #0
    79a0:	dc00      	bgt.n	79a4 <__aeabi_dadd+0x194>
    79a2:	e094      	b.n	7ace <__aeabi_dadd+0x2be>
    79a4:	2a00      	cmp	r2, #0
    79a6:	d03c      	beq.n	7a22 <__aeabi_dadd+0x212>
    79a8:	4a84      	ldr	r2, [pc, #528]	; (7bbc <__aeabi_dadd+0x3ac>)
    79aa:	4294      	cmp	r4, r2
    79ac:	d100      	bne.n	79b0 <__aeabi_dadd+0x1a0>
    79ae:	e757      	b.n	7860 <__aeabi_dadd+0x50>
    79b0:	2280      	movs	r2, #128	; 0x80
    79b2:	0412      	lsls	r2, r2, #16
    79b4:	4311      	orrs	r1, r2
    79b6:	2b38      	cmp	r3, #56	; 0x38
    79b8:	dc00      	bgt.n	79bc <__aeabi_dadd+0x1ac>
    79ba:	e105      	b.n	7bc8 <__aeabi_dadd+0x3b8>
    79bc:	4663      	mov	r3, ip
    79be:	4319      	orrs	r1, r3
    79c0:	1e48      	subs	r0, r1, #1
    79c2:	4181      	sbcs	r1, r0
    79c4:	2200      	movs	r2, #0
    79c6:	b2c8      	uxtb	r0, r1
    79c8:	1940      	adds	r0, r0, r5
    79ca:	42a8      	cmp	r0, r5
    79cc:	419b      	sbcs	r3, r3
    79ce:	1c05      	adds	r5, r0, #0
    79d0:	19d2      	adds	r2, r2, r7
    79d2:	425b      	negs	r3, r3
    79d4:	18d7      	adds	r7, r2, r3
    79d6:	023b      	lsls	r3, r7, #8
    79d8:	d539      	bpl.n	7a4e <__aeabi_dadd+0x23e>
    79da:	4b78      	ldr	r3, [pc, #480]	; (7bbc <__aeabi_dadd+0x3ac>)
    79dc:	3401      	adds	r4, #1
    79de:	429c      	cmp	r4, r3
    79e0:	d100      	bne.n	79e4 <__aeabi_dadd+0x1d4>
    79e2:	e14c      	b.n	7c7e <__aeabi_dadd+0x46e>
    79e4:	2001      	movs	r0, #1
    79e6:	4a76      	ldr	r2, [pc, #472]	; (7bc0 <__aeabi_dadd+0x3b0>)
    79e8:	086b      	lsrs	r3, r5, #1
    79ea:	403a      	ands	r2, r7
    79ec:	4028      	ands	r0, r5
    79ee:	4318      	orrs	r0, r3
    79f0:	07d5      	lsls	r5, r2, #31
    79f2:	4305      	orrs	r5, r0
    79f4:	0857      	lsrs	r7, r2, #1
    79f6:	e733      	b.n	7860 <__aeabi_dadd+0x50>
    79f8:	1c2b      	adds	r3, r5, #0
    79fa:	4313      	orrs	r3, r2
    79fc:	d048      	beq.n	7a90 <__aeabi_dadd+0x280>
    79fe:	2380      	movs	r3, #128	; 0x80
    7a00:	031b      	lsls	r3, r3, #12
    7a02:	431a      	orrs	r2, r3
    7a04:	0312      	lsls	r2, r2, #12
    7a06:	0b12      	lsrs	r2, r2, #12
    7a08:	e74e      	b.n	78a8 <__aeabi_dadd+0x98>
    7a0a:	3801      	subs	r0, #1
    7a0c:	2800      	cmp	r0, #0
    7a0e:	d178      	bne.n	7b02 <__aeabi_dadd+0x2f2>
    7a10:	4663      	mov	r3, ip
    7a12:	1aee      	subs	r6, r5, r3
    7a14:	42b5      	cmp	r5, r6
    7a16:	419b      	sbcs	r3, r3
    7a18:	1a7a      	subs	r2, r7, r1
    7a1a:	425b      	negs	r3, r3
    7a1c:	1ad7      	subs	r7, r2, r3
    7a1e:	1c35      	adds	r5, r6, #0
    7a20:	e77a      	b.n	7918 <__aeabi_dadd+0x108>
    7a22:	1c02      	adds	r2, r0, #0
    7a24:	430a      	orrs	r2, r1
    7a26:	d100      	bne.n	7a2a <__aeabi_dadd+0x21a>
    7a28:	e71a      	b.n	7860 <__aeabi_dadd+0x50>
    7a2a:	3b01      	subs	r3, #1
    7a2c:	2b00      	cmp	r3, #0
    7a2e:	d000      	beq.n	7a32 <__aeabi_dadd+0x222>
    7a30:	e0f2      	b.n	7c18 <__aeabi_dadd+0x408>
    7a32:	1940      	adds	r0, r0, r5
    7a34:	42a8      	cmp	r0, r5
    7a36:	419b      	sbcs	r3, r3
    7a38:	19ca      	adds	r2, r1, r7
    7a3a:	425b      	negs	r3, r3
    7a3c:	18d7      	adds	r7, r2, r3
    7a3e:	1c05      	adds	r5, r0, #0
    7a40:	e7c9      	b.n	79d6 <__aeabi_dadd+0x1c6>
    7a42:	1c13      	adds	r3, r2, #0
    7a44:	4333      	orrs	r3, r6
    7a46:	d100      	bne.n	7a4a <__aeabi_dadd+0x23a>
    7a48:	e118      	b.n	7c7c <__aeabi_dadd+0x46c>
    7a4a:	1c17      	adds	r7, r2, #0
    7a4c:	1c35      	adds	r5, r6, #0
    7a4e:	4646      	mov	r6, r8
    7a50:	076b      	lsls	r3, r5, #29
    7a52:	d000      	beq.n	7a56 <__aeabi_dadd+0x246>
    7a54:	e707      	b.n	7866 <__aeabi_dadd+0x56>
    7a56:	e795      	b.n	7984 <__aeabi_dadd+0x174>
    7a58:	2800      	cmp	r0, #0
    7a5a:	d17a      	bne.n	7b52 <__aeabi_dadd+0x342>
    7a5c:	1c62      	adds	r2, r4, #1
    7a5e:	0552      	lsls	r2, r2, #21
    7a60:	0d52      	lsrs	r2, r2, #21
    7a62:	2a01      	cmp	r2, #1
    7a64:	dc00      	bgt.n	7a68 <__aeabi_dadd+0x258>
    7a66:	e0fb      	b.n	7c60 <__aeabi_dadd+0x450>
    7a68:	4662      	mov	r2, ip
    7a6a:	1aaa      	subs	r2, r5, r2
    7a6c:	4295      	cmp	r5, r2
    7a6e:	41b6      	sbcs	r6, r6
    7a70:	4691      	mov	r9, r2
    7a72:	1a78      	subs	r0, r7, r1
    7a74:	4272      	negs	r2, r6
    7a76:	1a86      	subs	r6, r0, r2
    7a78:	0232      	lsls	r2, r6, #8
    7a7a:	d400      	bmi.n	7a7e <__aeabi_dadd+0x26e>
    7a7c:	e093      	b.n	7ba6 <__aeabi_dadd+0x396>
    7a7e:	4662      	mov	r2, ip
    7a80:	1b55      	subs	r5, r2, r5
    7a82:	45ac      	cmp	ip, r5
    7a84:	4180      	sbcs	r0, r0
    7a86:	1bcf      	subs	r7, r1, r7
    7a88:	4240      	negs	r0, r0
    7a8a:	1a3e      	subs	r6, r7, r0
    7a8c:	4698      	mov	r8, r3
    7a8e:	e748      	b.n	7922 <__aeabi_dadd+0x112>
    7a90:	2200      	movs	r2, #0
    7a92:	2500      	movs	r5, #0
    7a94:	e708      	b.n	78a8 <__aeabi_dadd+0x98>
    7a96:	1c28      	adds	r0, r5, #0
    7a98:	f001 fd12 	bl	94c0 <__clzsi2>
    7a9c:	3020      	adds	r0, #32
    7a9e:	1c03      	adds	r3, r0, #0
    7aa0:	3b08      	subs	r3, #8
    7aa2:	2b1f      	cmp	r3, #31
    7aa4:	dc00      	bgt.n	7aa8 <__aeabi_dadd+0x298>
    7aa6:	e747      	b.n	7938 <__aeabi_dadd+0x128>
    7aa8:	3828      	subs	r0, #40	; 0x28
    7aaa:	4085      	lsls	r5, r0
    7aac:	1c2e      	adds	r6, r5, #0
    7aae:	2500      	movs	r5, #0
    7ab0:	429c      	cmp	r4, r3
    7ab2:	dc00      	bgt.n	7ab6 <__aeabi_dadd+0x2a6>
    7ab4:	e74c      	b.n	7950 <__aeabi_dadd+0x140>
    7ab6:	4a42      	ldr	r2, [pc, #264]	; (7bc0 <__aeabi_dadd+0x3b0>)
    7ab8:	1ae4      	subs	r4, r4, r3
    7aba:	4016      	ands	r6, r2
    7abc:	1c37      	adds	r7, r6, #0
    7abe:	e6cf      	b.n	7860 <__aeabi_dadd+0x50>
    7ac0:	4663      	mov	r3, ip
    7ac2:	4319      	orrs	r1, r3
    7ac4:	1e4b      	subs	r3, r1, #1
    7ac6:	4199      	sbcs	r1, r3
    7ac8:	2200      	movs	r2, #0
    7aca:	b2cb      	uxtb	r3, r1
    7acc:	e71d      	b.n	790a <__aeabi_dadd+0xfa>
    7ace:	2b00      	cmp	r3, #0
    7ad0:	d000      	beq.n	7ad4 <__aeabi_dadd+0x2c4>
    7ad2:	e0f2      	b.n	7cba <__aeabi_dadd+0x4aa>
    7ad4:	1c60      	adds	r0, r4, #1
    7ad6:	0543      	lsls	r3, r0, #21
    7ad8:	0d5b      	lsrs	r3, r3, #21
    7ada:	2b01      	cmp	r3, #1
    7adc:	dc00      	bgt.n	7ae0 <__aeabi_dadd+0x2d0>
    7ade:	e0a4      	b.n	7c2a <__aeabi_dadd+0x41a>
    7ae0:	4b36      	ldr	r3, [pc, #216]	; (7bbc <__aeabi_dadd+0x3ac>)
    7ae2:	4298      	cmp	r0, r3
    7ae4:	d100      	bne.n	7ae8 <__aeabi_dadd+0x2d8>
    7ae6:	e121      	b.n	7d2c <__aeabi_dadd+0x51c>
    7ae8:	4663      	mov	r3, ip
    7aea:	195c      	adds	r4, r3, r5
    7aec:	42ac      	cmp	r4, r5
    7aee:	419b      	sbcs	r3, r3
    7af0:	19cf      	adds	r7, r1, r7
    7af2:	425b      	negs	r3, r3
    7af4:	18fa      	adds	r2, r7, r3
    7af6:	0864      	lsrs	r4, r4, #1
    7af8:	07d5      	lsls	r5, r2, #31
    7afa:	4325      	orrs	r5, r4
    7afc:	0857      	lsrs	r7, r2, #1
    7afe:	1c04      	adds	r4, r0, #0
    7b00:	e6ae      	b.n	7860 <__aeabi_dadd+0x50>
    7b02:	4b2e      	ldr	r3, [pc, #184]	; (7bbc <__aeabi_dadd+0x3ac>)
    7b04:	429c      	cmp	r4, r3
    7b06:	d000      	beq.n	7b0a <__aeabi_dadd+0x2fa>
    7b08:	e6ea      	b.n	78e0 <__aeabi_dadd+0xd0>
    7b0a:	e6a9      	b.n	7860 <__aeabi_dadd+0x50>
    7b0c:	1c21      	adds	r1, r4, #0
    7b0e:	1c33      	adds	r3, r6, #0
    7b10:	391f      	subs	r1, #31
    7b12:	40cb      	lsrs	r3, r1
    7b14:	1c19      	adds	r1, r3, #0
    7b16:	2a20      	cmp	r2, #32
    7b18:	d100      	bne.n	7b1c <__aeabi_dadd+0x30c>
    7b1a:	e082      	b.n	7c22 <__aeabi_dadd+0x412>
    7b1c:	233f      	movs	r3, #63	; 0x3f
    7b1e:	1b1c      	subs	r4, r3, r4
    7b20:	40a6      	lsls	r6, r4
    7b22:	4335      	orrs	r5, r6
    7b24:	1e6e      	subs	r6, r5, #1
    7b26:	41b5      	sbcs	r5, r6
    7b28:	2700      	movs	r7, #0
    7b2a:	430d      	orrs	r5, r1
    7b2c:	2400      	movs	r4, #0
    7b2e:	e78e      	b.n	7a4e <__aeabi_dadd+0x23e>
    7b30:	1c03      	adds	r3, r0, #0
    7b32:	1c0e      	adds	r6, r1, #0
    7b34:	3b20      	subs	r3, #32
    7b36:	40de      	lsrs	r6, r3
    7b38:	2820      	cmp	r0, #32
    7b3a:	d074      	beq.n	7c26 <__aeabi_dadd+0x416>
    7b3c:	2340      	movs	r3, #64	; 0x40
    7b3e:	1a1b      	subs	r3, r3, r0
    7b40:	4099      	lsls	r1, r3
    7b42:	1c0b      	adds	r3, r1, #0
    7b44:	4662      	mov	r2, ip
    7b46:	4313      	orrs	r3, r2
    7b48:	1e59      	subs	r1, r3, #1
    7b4a:	418b      	sbcs	r3, r1
    7b4c:	2200      	movs	r2, #0
    7b4e:	4333      	orrs	r3, r6
    7b50:	e6db      	b.n	790a <__aeabi_dadd+0xfa>
    7b52:	2c00      	cmp	r4, #0
    7b54:	d050      	beq.n	7bf8 <__aeabi_dadd+0x3e8>
    7b56:	4c19      	ldr	r4, [pc, #100]	; (7bbc <__aeabi_dadd+0x3ac>)
    7b58:	42a2      	cmp	r2, r4
    7b5a:	d100      	bne.n	7b5e <__aeabi_dadd+0x34e>
    7b5c:	e0a8      	b.n	7cb0 <__aeabi_dadd+0x4a0>
    7b5e:	2480      	movs	r4, #128	; 0x80
    7b60:	0424      	lsls	r4, r4, #16
    7b62:	4240      	negs	r0, r0
    7b64:	4327      	orrs	r7, r4
    7b66:	2838      	cmp	r0, #56	; 0x38
    7b68:	dd00      	ble.n	7b6c <__aeabi_dadd+0x35c>
    7b6a:	e0d9      	b.n	7d20 <__aeabi_dadd+0x510>
    7b6c:	281f      	cmp	r0, #31
    7b6e:	dd00      	ble.n	7b72 <__aeabi_dadd+0x362>
    7b70:	e139      	b.n	7de6 <__aeabi_dadd+0x5d6>
    7b72:	2420      	movs	r4, #32
    7b74:	1c3e      	adds	r6, r7, #0
    7b76:	1a24      	subs	r4, r4, r0
    7b78:	40a6      	lsls	r6, r4
    7b7a:	46b0      	mov	r8, r6
    7b7c:	1c2e      	adds	r6, r5, #0
    7b7e:	46a1      	mov	r9, r4
    7b80:	40c6      	lsrs	r6, r0
    7b82:	4644      	mov	r4, r8
    7b84:	4326      	orrs	r6, r4
    7b86:	464c      	mov	r4, r9
    7b88:	40a5      	lsls	r5, r4
    7b8a:	1e6c      	subs	r4, r5, #1
    7b8c:	41a5      	sbcs	r5, r4
    7b8e:	40c7      	lsrs	r7, r0
    7b90:	4335      	orrs	r5, r6
    7b92:	4660      	mov	r0, ip
    7b94:	1b45      	subs	r5, r0, r5
    7b96:	1bcf      	subs	r7, r1, r7
    7b98:	45ac      	cmp	ip, r5
    7b9a:	4189      	sbcs	r1, r1
    7b9c:	4249      	negs	r1, r1
    7b9e:	1a7f      	subs	r7, r7, r1
    7ba0:	1c14      	adds	r4, r2, #0
    7ba2:	4698      	mov	r8, r3
    7ba4:	e6b8      	b.n	7918 <__aeabi_dadd+0x108>
    7ba6:	464b      	mov	r3, r9
    7ba8:	464d      	mov	r5, r9
    7baa:	4333      	orrs	r3, r6
    7bac:	d000      	beq.n	7bb0 <__aeabi_dadd+0x3a0>
    7bae:	e6b8      	b.n	7922 <__aeabi_dadd+0x112>
    7bb0:	2600      	movs	r6, #0
    7bb2:	2700      	movs	r7, #0
    7bb4:	2400      	movs	r4, #0
    7bb6:	2500      	movs	r5, #0
    7bb8:	e6e4      	b.n	7984 <__aeabi_dadd+0x174>
    7bba:	46c0      	nop			; (mov r8, r8)
    7bbc:	000007ff 	.word	0x000007ff
    7bc0:	ff7fffff 	.word	0xff7fffff
    7bc4:	800fffff 	.word	0x800fffff
    7bc8:	2b1f      	cmp	r3, #31
    7bca:	dc5b      	bgt.n	7c84 <__aeabi_dadd+0x474>
    7bcc:	2220      	movs	r2, #32
    7bce:	1c08      	adds	r0, r1, #0
    7bd0:	1ad2      	subs	r2, r2, r3
    7bd2:	4090      	lsls	r0, r2
    7bd4:	4681      	mov	r9, r0
    7bd6:	4660      	mov	r0, ip
    7bd8:	4692      	mov	sl, r2
    7bda:	40d8      	lsrs	r0, r3
    7bdc:	464a      	mov	r2, r9
    7bde:	4310      	orrs	r0, r2
    7be0:	4681      	mov	r9, r0
    7be2:	4652      	mov	r2, sl
    7be4:	4660      	mov	r0, ip
    7be6:	4090      	lsls	r0, r2
    7be8:	1c02      	adds	r2, r0, #0
    7bea:	1e50      	subs	r0, r2, #1
    7bec:	4182      	sbcs	r2, r0
    7bee:	4648      	mov	r0, r9
    7bf0:	4310      	orrs	r0, r2
    7bf2:	1c0a      	adds	r2, r1, #0
    7bf4:	40da      	lsrs	r2, r3
    7bf6:	e6e7      	b.n	79c8 <__aeabi_dadd+0x1b8>
    7bf8:	1c3c      	adds	r4, r7, #0
    7bfa:	432c      	orrs	r4, r5
    7bfc:	d058      	beq.n	7cb0 <__aeabi_dadd+0x4a0>
    7bfe:	43c0      	mvns	r0, r0
    7c00:	2800      	cmp	r0, #0
    7c02:	d151      	bne.n	7ca8 <__aeabi_dadd+0x498>
    7c04:	4660      	mov	r0, ip
    7c06:	1b45      	subs	r5, r0, r5
    7c08:	45ac      	cmp	ip, r5
    7c0a:	4180      	sbcs	r0, r0
    7c0c:	1bcf      	subs	r7, r1, r7
    7c0e:	4240      	negs	r0, r0
    7c10:	1a3f      	subs	r7, r7, r0
    7c12:	1c14      	adds	r4, r2, #0
    7c14:	4698      	mov	r8, r3
    7c16:	e67f      	b.n	7918 <__aeabi_dadd+0x108>
    7c18:	4a8f      	ldr	r2, [pc, #572]	; (7e58 <__aeabi_dadd+0x648>)
    7c1a:	4294      	cmp	r4, r2
    7c1c:	d000      	beq.n	7c20 <__aeabi_dadd+0x410>
    7c1e:	e6ca      	b.n	79b6 <__aeabi_dadd+0x1a6>
    7c20:	e61e      	b.n	7860 <__aeabi_dadd+0x50>
    7c22:	2600      	movs	r6, #0
    7c24:	e77d      	b.n	7b22 <__aeabi_dadd+0x312>
    7c26:	2300      	movs	r3, #0
    7c28:	e78c      	b.n	7b44 <__aeabi_dadd+0x334>
    7c2a:	1c3b      	adds	r3, r7, #0
    7c2c:	432b      	orrs	r3, r5
    7c2e:	2c00      	cmp	r4, #0
    7c30:	d000      	beq.n	7c34 <__aeabi_dadd+0x424>
    7c32:	e0bd      	b.n	7db0 <__aeabi_dadd+0x5a0>
    7c34:	2b00      	cmp	r3, #0
    7c36:	d100      	bne.n	7c3a <__aeabi_dadd+0x42a>
    7c38:	e0f5      	b.n	7e26 <__aeabi_dadd+0x616>
    7c3a:	4663      	mov	r3, ip
    7c3c:	430b      	orrs	r3, r1
    7c3e:	d100      	bne.n	7c42 <__aeabi_dadd+0x432>
    7c40:	e60e      	b.n	7860 <__aeabi_dadd+0x50>
    7c42:	4663      	mov	r3, ip
    7c44:	195b      	adds	r3, r3, r5
    7c46:	42ab      	cmp	r3, r5
    7c48:	4180      	sbcs	r0, r0
    7c4a:	19ca      	adds	r2, r1, r7
    7c4c:	4240      	negs	r0, r0
    7c4e:	1817      	adds	r7, r2, r0
    7c50:	023a      	lsls	r2, r7, #8
    7c52:	d400      	bmi.n	7c56 <__aeabi_dadd+0x446>
    7c54:	e0fc      	b.n	7e50 <__aeabi_dadd+0x640>
    7c56:	4a81      	ldr	r2, [pc, #516]	; (7e5c <__aeabi_dadd+0x64c>)
    7c58:	1c1d      	adds	r5, r3, #0
    7c5a:	4017      	ands	r7, r2
    7c5c:	3401      	adds	r4, #1
    7c5e:	e5ff      	b.n	7860 <__aeabi_dadd+0x50>
    7c60:	1c3a      	adds	r2, r7, #0
    7c62:	432a      	orrs	r2, r5
    7c64:	2c00      	cmp	r4, #0
    7c66:	d151      	bne.n	7d0c <__aeabi_dadd+0x4fc>
    7c68:	2a00      	cmp	r2, #0
    7c6a:	d000      	beq.n	7c6e <__aeabi_dadd+0x45e>
    7c6c:	e085      	b.n	7d7a <__aeabi_dadd+0x56a>
    7c6e:	4662      	mov	r2, ip
    7c70:	430a      	orrs	r2, r1
    7c72:	d003      	beq.n	7c7c <__aeabi_dadd+0x46c>
    7c74:	1c0f      	adds	r7, r1, #0
    7c76:	4665      	mov	r5, ip
    7c78:	4698      	mov	r8, r3
    7c7a:	e5f1      	b.n	7860 <__aeabi_dadd+0x50>
    7c7c:	2600      	movs	r6, #0
    7c7e:	2700      	movs	r7, #0
    7c80:	2500      	movs	r5, #0
    7c82:	e67f      	b.n	7984 <__aeabi_dadd+0x174>
    7c84:	1c18      	adds	r0, r3, #0
    7c86:	1c0a      	adds	r2, r1, #0
    7c88:	3820      	subs	r0, #32
    7c8a:	40c2      	lsrs	r2, r0
    7c8c:	2b20      	cmp	r3, #32
    7c8e:	d100      	bne.n	7c92 <__aeabi_dadd+0x482>
    7c90:	e0a7      	b.n	7de2 <__aeabi_dadd+0x5d2>
    7c92:	2040      	movs	r0, #64	; 0x40
    7c94:	1ac0      	subs	r0, r0, r3
    7c96:	4081      	lsls	r1, r0
    7c98:	1c08      	adds	r0, r1, #0
    7c9a:	4663      	mov	r3, ip
    7c9c:	4318      	orrs	r0, r3
    7c9e:	1e41      	subs	r1, r0, #1
    7ca0:	4188      	sbcs	r0, r1
    7ca2:	4310      	orrs	r0, r2
    7ca4:	2200      	movs	r2, #0
    7ca6:	e68f      	b.n	79c8 <__aeabi_dadd+0x1b8>
    7ca8:	4c6b      	ldr	r4, [pc, #428]	; (7e58 <__aeabi_dadd+0x648>)
    7caa:	42a2      	cmp	r2, r4
    7cac:	d000      	beq.n	7cb0 <__aeabi_dadd+0x4a0>
    7cae:	e75a      	b.n	7b66 <__aeabi_dadd+0x356>
    7cb0:	1c0f      	adds	r7, r1, #0
    7cb2:	4665      	mov	r5, ip
    7cb4:	1c14      	adds	r4, r2, #0
    7cb6:	4698      	mov	r8, r3
    7cb8:	e5d2      	b.n	7860 <__aeabi_dadd+0x50>
    7cba:	2c00      	cmp	r4, #0
    7cbc:	d13a      	bne.n	7d34 <__aeabi_dadd+0x524>
    7cbe:	1c38      	adds	r0, r7, #0
    7cc0:	4328      	orrs	r0, r5
    7cc2:	d071      	beq.n	7da8 <__aeabi_dadd+0x598>
    7cc4:	43db      	mvns	r3, r3
    7cc6:	2b00      	cmp	r3, #0
    7cc8:	d018      	beq.n	7cfc <__aeabi_dadd+0x4ec>
    7cca:	4863      	ldr	r0, [pc, #396]	; (7e58 <__aeabi_dadd+0x648>)
    7ccc:	4282      	cmp	r2, r0
    7cce:	d06b      	beq.n	7da8 <__aeabi_dadd+0x598>
    7cd0:	2b38      	cmp	r3, #56	; 0x38
    7cd2:	dd00      	ble.n	7cd6 <__aeabi_dadd+0x4c6>
    7cd4:	e09d      	b.n	7e12 <__aeabi_dadd+0x602>
    7cd6:	2b1f      	cmp	r3, #31
    7cd8:	dd00      	ble.n	7cdc <__aeabi_dadd+0x4cc>
    7cda:	e0a7      	b.n	7e2c <__aeabi_dadd+0x61c>
    7cdc:	2020      	movs	r0, #32
    7cde:	1c3c      	adds	r4, r7, #0
    7ce0:	1ac0      	subs	r0, r0, r3
    7ce2:	4084      	lsls	r4, r0
    7ce4:	46a1      	mov	r9, r4
    7ce6:	1c2c      	adds	r4, r5, #0
    7ce8:	4682      	mov	sl, r0
    7cea:	40dc      	lsrs	r4, r3
    7cec:	4648      	mov	r0, r9
    7cee:	4304      	orrs	r4, r0
    7cf0:	4650      	mov	r0, sl
    7cf2:	4085      	lsls	r5, r0
    7cf4:	1e68      	subs	r0, r5, #1
    7cf6:	4185      	sbcs	r5, r0
    7cf8:	40df      	lsrs	r7, r3
    7cfa:	4325      	orrs	r5, r4
    7cfc:	4465      	add	r5, ip
    7cfe:	4565      	cmp	r5, ip
    7d00:	419b      	sbcs	r3, r3
    7d02:	187f      	adds	r7, r7, r1
    7d04:	425b      	negs	r3, r3
    7d06:	18ff      	adds	r7, r7, r3
    7d08:	1c14      	adds	r4, r2, #0
    7d0a:	e664      	b.n	79d6 <__aeabi_dadd+0x1c6>
    7d0c:	2a00      	cmp	r2, #0
    7d0e:	d119      	bne.n	7d44 <__aeabi_dadd+0x534>
    7d10:	4662      	mov	r2, ip
    7d12:	430a      	orrs	r2, r1
    7d14:	d077      	beq.n	7e06 <__aeabi_dadd+0x5f6>
    7d16:	1c0f      	adds	r7, r1, #0
    7d18:	4665      	mov	r5, ip
    7d1a:	4698      	mov	r8, r3
    7d1c:	4c4e      	ldr	r4, [pc, #312]	; (7e58 <__aeabi_dadd+0x648>)
    7d1e:	e59f      	b.n	7860 <__aeabi_dadd+0x50>
    7d20:	433d      	orrs	r5, r7
    7d22:	1e6f      	subs	r7, r5, #1
    7d24:	41bd      	sbcs	r5, r7
    7d26:	2700      	movs	r7, #0
    7d28:	b2ed      	uxtb	r5, r5
    7d2a:	e732      	b.n	7b92 <__aeabi_dadd+0x382>
    7d2c:	1c04      	adds	r4, r0, #0
    7d2e:	2700      	movs	r7, #0
    7d30:	2500      	movs	r5, #0
    7d32:	e627      	b.n	7984 <__aeabi_dadd+0x174>
    7d34:	4848      	ldr	r0, [pc, #288]	; (7e58 <__aeabi_dadd+0x648>)
    7d36:	4282      	cmp	r2, r0
    7d38:	d036      	beq.n	7da8 <__aeabi_dadd+0x598>
    7d3a:	2080      	movs	r0, #128	; 0x80
    7d3c:	0400      	lsls	r0, r0, #16
    7d3e:	425b      	negs	r3, r3
    7d40:	4307      	orrs	r7, r0
    7d42:	e7c5      	b.n	7cd0 <__aeabi_dadd+0x4c0>
    7d44:	4662      	mov	r2, ip
    7d46:	430a      	orrs	r2, r1
    7d48:	d049      	beq.n	7dde <__aeabi_dadd+0x5ce>
    7d4a:	2480      	movs	r4, #128	; 0x80
    7d4c:	08ed      	lsrs	r5, r5, #3
    7d4e:	0778      	lsls	r0, r7, #29
    7d50:	08fa      	lsrs	r2, r7, #3
    7d52:	0324      	lsls	r4, r4, #12
    7d54:	4328      	orrs	r0, r5
    7d56:	4222      	tst	r2, r4
    7d58:	d009      	beq.n	7d6e <__aeabi_dadd+0x55e>
    7d5a:	08ce      	lsrs	r6, r1, #3
    7d5c:	4226      	tst	r6, r4
    7d5e:	d106      	bne.n	7d6e <__aeabi_dadd+0x55e>
    7d60:	4662      	mov	r2, ip
    7d62:	074f      	lsls	r7, r1, #29
    7d64:	1c38      	adds	r0, r7, #0
    7d66:	08d2      	lsrs	r2, r2, #3
    7d68:	4310      	orrs	r0, r2
    7d6a:	4698      	mov	r8, r3
    7d6c:	1c32      	adds	r2, r6, #0
    7d6e:	00d2      	lsls	r2, r2, #3
    7d70:	0f47      	lsrs	r7, r0, #29
    7d72:	4317      	orrs	r7, r2
    7d74:	00c5      	lsls	r5, r0, #3
    7d76:	4c38      	ldr	r4, [pc, #224]	; (7e58 <__aeabi_dadd+0x648>)
    7d78:	e572      	b.n	7860 <__aeabi_dadd+0x50>
    7d7a:	4662      	mov	r2, ip
    7d7c:	430a      	orrs	r2, r1
    7d7e:	d100      	bne.n	7d82 <__aeabi_dadd+0x572>
    7d80:	e56e      	b.n	7860 <__aeabi_dadd+0x50>
    7d82:	4662      	mov	r2, ip
    7d84:	1aae      	subs	r6, r5, r2
    7d86:	42b5      	cmp	r5, r6
    7d88:	4192      	sbcs	r2, r2
    7d8a:	1a78      	subs	r0, r7, r1
    7d8c:	4252      	negs	r2, r2
    7d8e:	1a82      	subs	r2, r0, r2
    7d90:	0210      	lsls	r0, r2, #8
    7d92:	d400      	bmi.n	7d96 <__aeabi_dadd+0x586>
    7d94:	e655      	b.n	7a42 <__aeabi_dadd+0x232>
    7d96:	4662      	mov	r2, ip
    7d98:	1b55      	subs	r5, r2, r5
    7d9a:	45ac      	cmp	ip, r5
    7d9c:	4180      	sbcs	r0, r0
    7d9e:	1bca      	subs	r2, r1, r7
    7da0:	4240      	negs	r0, r0
    7da2:	1a17      	subs	r7, r2, r0
    7da4:	4698      	mov	r8, r3
    7da6:	e55b      	b.n	7860 <__aeabi_dadd+0x50>
    7da8:	1c0f      	adds	r7, r1, #0
    7daa:	4665      	mov	r5, ip
    7dac:	1c14      	adds	r4, r2, #0
    7dae:	e557      	b.n	7860 <__aeabi_dadd+0x50>
    7db0:	2b00      	cmp	r3, #0
    7db2:	d034      	beq.n	7e1e <__aeabi_dadd+0x60e>
    7db4:	4663      	mov	r3, ip
    7db6:	430b      	orrs	r3, r1
    7db8:	d011      	beq.n	7dde <__aeabi_dadd+0x5ce>
    7dba:	2480      	movs	r4, #128	; 0x80
    7dbc:	08ed      	lsrs	r5, r5, #3
    7dbe:	0778      	lsls	r0, r7, #29
    7dc0:	08fa      	lsrs	r2, r7, #3
    7dc2:	0324      	lsls	r4, r4, #12
    7dc4:	4328      	orrs	r0, r5
    7dc6:	4222      	tst	r2, r4
    7dc8:	d0d1      	beq.n	7d6e <__aeabi_dadd+0x55e>
    7dca:	08cb      	lsrs	r3, r1, #3
    7dcc:	4223      	tst	r3, r4
    7dce:	d1ce      	bne.n	7d6e <__aeabi_dadd+0x55e>
    7dd0:	4662      	mov	r2, ip
    7dd2:	074f      	lsls	r7, r1, #29
    7dd4:	1c38      	adds	r0, r7, #0
    7dd6:	08d2      	lsrs	r2, r2, #3
    7dd8:	4310      	orrs	r0, r2
    7dda:	1c1a      	adds	r2, r3, #0
    7ddc:	e7c7      	b.n	7d6e <__aeabi_dadd+0x55e>
    7dde:	4c1e      	ldr	r4, [pc, #120]	; (7e58 <__aeabi_dadd+0x648>)
    7de0:	e53e      	b.n	7860 <__aeabi_dadd+0x50>
    7de2:	2000      	movs	r0, #0
    7de4:	e759      	b.n	7c9a <__aeabi_dadd+0x48a>
    7de6:	1c04      	adds	r4, r0, #0
    7de8:	1c3e      	adds	r6, r7, #0
    7dea:	3c20      	subs	r4, #32
    7dec:	40e6      	lsrs	r6, r4
    7dee:	1c34      	adds	r4, r6, #0
    7df0:	2820      	cmp	r0, #32
    7df2:	d02b      	beq.n	7e4c <__aeabi_dadd+0x63c>
    7df4:	2640      	movs	r6, #64	; 0x40
    7df6:	1a30      	subs	r0, r6, r0
    7df8:	4087      	lsls	r7, r0
    7dfa:	433d      	orrs	r5, r7
    7dfc:	1e6f      	subs	r7, r5, #1
    7dfe:	41bd      	sbcs	r5, r7
    7e00:	2700      	movs	r7, #0
    7e02:	4325      	orrs	r5, r4
    7e04:	e6c5      	b.n	7b92 <__aeabi_dadd+0x382>
    7e06:	2780      	movs	r7, #128	; 0x80
    7e08:	2600      	movs	r6, #0
    7e0a:	03ff      	lsls	r7, r7, #15
    7e0c:	4c12      	ldr	r4, [pc, #72]	; (7e58 <__aeabi_dadd+0x648>)
    7e0e:	2500      	movs	r5, #0
    7e10:	e5b8      	b.n	7984 <__aeabi_dadd+0x174>
    7e12:	433d      	orrs	r5, r7
    7e14:	1e6f      	subs	r7, r5, #1
    7e16:	41bd      	sbcs	r5, r7
    7e18:	2700      	movs	r7, #0
    7e1a:	b2ed      	uxtb	r5, r5
    7e1c:	e76e      	b.n	7cfc <__aeabi_dadd+0x4ec>
    7e1e:	1c0f      	adds	r7, r1, #0
    7e20:	4665      	mov	r5, ip
    7e22:	4c0d      	ldr	r4, [pc, #52]	; (7e58 <__aeabi_dadd+0x648>)
    7e24:	e51c      	b.n	7860 <__aeabi_dadd+0x50>
    7e26:	1c0f      	adds	r7, r1, #0
    7e28:	4665      	mov	r5, ip
    7e2a:	e519      	b.n	7860 <__aeabi_dadd+0x50>
    7e2c:	1c1c      	adds	r4, r3, #0
    7e2e:	1c38      	adds	r0, r7, #0
    7e30:	3c20      	subs	r4, #32
    7e32:	40e0      	lsrs	r0, r4
    7e34:	1c04      	adds	r4, r0, #0
    7e36:	2b20      	cmp	r3, #32
    7e38:	d00c      	beq.n	7e54 <__aeabi_dadd+0x644>
    7e3a:	2040      	movs	r0, #64	; 0x40
    7e3c:	1ac3      	subs	r3, r0, r3
    7e3e:	409f      	lsls	r7, r3
    7e40:	433d      	orrs	r5, r7
    7e42:	1e6f      	subs	r7, r5, #1
    7e44:	41bd      	sbcs	r5, r7
    7e46:	2700      	movs	r7, #0
    7e48:	4325      	orrs	r5, r4
    7e4a:	e757      	b.n	7cfc <__aeabi_dadd+0x4ec>
    7e4c:	2700      	movs	r7, #0
    7e4e:	e7d4      	b.n	7dfa <__aeabi_dadd+0x5ea>
    7e50:	1c1d      	adds	r5, r3, #0
    7e52:	e5fc      	b.n	7a4e <__aeabi_dadd+0x23e>
    7e54:	2700      	movs	r7, #0
    7e56:	e7f3      	b.n	7e40 <__aeabi_dadd+0x630>
    7e58:	000007ff 	.word	0x000007ff
    7e5c:	ff7fffff 	.word	0xff7fffff

00007e60 <__aeabi_ddiv>:
    7e60:	b5f0      	push	{r4, r5, r6, r7, lr}
    7e62:	465f      	mov	r7, fp
    7e64:	4656      	mov	r6, sl
    7e66:	464d      	mov	r5, r9
    7e68:	4644      	mov	r4, r8
    7e6a:	b4f0      	push	{r4, r5, r6, r7}
    7e6c:	030f      	lsls	r7, r1, #12
    7e6e:	b087      	sub	sp, #28
    7e70:	4698      	mov	r8, r3
    7e72:	004d      	lsls	r5, r1, #1
    7e74:	0b3b      	lsrs	r3, r7, #12
    7e76:	0fcc      	lsrs	r4, r1, #31
    7e78:	1c06      	adds	r6, r0, #0
    7e7a:	4692      	mov	sl, r2
    7e7c:	4681      	mov	r9, r0
    7e7e:	469b      	mov	fp, r3
    7e80:	0d6d      	lsrs	r5, r5, #21
    7e82:	9401      	str	r4, [sp, #4]
    7e84:	d06b      	beq.n	7f5e <__aeabi_ddiv+0xfe>
    7e86:	4b66      	ldr	r3, [pc, #408]	; (8020 <__aeabi_ddiv+0x1c0>)
    7e88:	429d      	cmp	r5, r3
    7e8a:	d035      	beq.n	7ef8 <__aeabi_ddiv+0x98>
    7e8c:	2780      	movs	r7, #128	; 0x80
    7e8e:	465b      	mov	r3, fp
    7e90:	037f      	lsls	r7, r7, #13
    7e92:	431f      	orrs	r7, r3
    7e94:	00f3      	lsls	r3, r6, #3
    7e96:	4699      	mov	r9, r3
    7e98:	4b62      	ldr	r3, [pc, #392]	; (8024 <__aeabi_ddiv+0x1c4>)
    7e9a:	00ff      	lsls	r7, r7, #3
    7e9c:	0f40      	lsrs	r0, r0, #29
    7e9e:	469c      	mov	ip, r3
    7ea0:	4307      	orrs	r7, r0
    7ea2:	2300      	movs	r3, #0
    7ea4:	46bb      	mov	fp, r7
    7ea6:	2600      	movs	r6, #0
    7ea8:	4465      	add	r5, ip
    7eaa:	9300      	str	r3, [sp, #0]
    7eac:	4642      	mov	r2, r8
    7eae:	0317      	lsls	r7, r2, #12
    7eb0:	0050      	lsls	r0, r2, #1
    7eb2:	0fd2      	lsrs	r2, r2, #31
    7eb4:	4653      	mov	r3, sl
    7eb6:	0b3f      	lsrs	r7, r7, #12
    7eb8:	0d40      	lsrs	r0, r0, #21
    7eba:	4690      	mov	r8, r2
    7ebc:	d100      	bne.n	7ec0 <__aeabi_ddiv+0x60>
    7ebe:	e072      	b.n	7fa6 <__aeabi_ddiv+0x146>
    7ec0:	4a57      	ldr	r2, [pc, #348]	; (8020 <__aeabi_ddiv+0x1c0>)
    7ec2:	4290      	cmp	r0, r2
    7ec4:	d067      	beq.n	7f96 <__aeabi_ddiv+0x136>
    7ec6:	2380      	movs	r3, #128	; 0x80
    7ec8:	035b      	lsls	r3, r3, #13
    7eca:	431f      	orrs	r7, r3
    7ecc:	4653      	mov	r3, sl
    7ece:	4a55      	ldr	r2, [pc, #340]	; (8024 <__aeabi_ddiv+0x1c4>)
    7ed0:	0f5b      	lsrs	r3, r3, #29
    7ed2:	00ff      	lsls	r7, r7, #3
    7ed4:	431f      	orrs	r7, r3
    7ed6:	4694      	mov	ip, r2
    7ed8:	4653      	mov	r3, sl
    7eda:	2100      	movs	r1, #0
    7edc:	00db      	lsls	r3, r3, #3
    7ede:	4460      	add	r0, ip
    7ee0:	4642      	mov	r2, r8
    7ee2:	4062      	eors	r2, r4
    7ee4:	4692      	mov	sl, r2
    7ee6:	1a2d      	subs	r5, r5, r0
    7ee8:	430e      	orrs	r6, r1
    7eea:	2e0f      	cmp	r6, #15
    7eec:	d900      	bls.n	7ef0 <__aeabi_ddiv+0x90>
    7eee:	e0a1      	b.n	8034 <__aeabi_ddiv+0x1d4>
    7ef0:	484d      	ldr	r0, [pc, #308]	; (8028 <__aeabi_ddiv+0x1c8>)
    7ef2:	00b6      	lsls	r6, r6, #2
    7ef4:	5980      	ldr	r0, [r0, r6]
    7ef6:	4687      	mov	pc, r0
    7ef8:	465b      	mov	r3, fp
    7efa:	431e      	orrs	r6, r3
    7efc:	d000      	beq.n	7f00 <__aeabi_ddiv+0xa0>
    7efe:	e076      	b.n	7fee <__aeabi_ddiv+0x18e>
    7f00:	2300      	movs	r3, #0
    7f02:	469b      	mov	fp, r3
    7f04:	4699      	mov	r9, r3
    7f06:	3302      	adds	r3, #2
    7f08:	2608      	movs	r6, #8
    7f0a:	9300      	str	r3, [sp, #0]
    7f0c:	e7ce      	b.n	7eac <__aeabi_ddiv+0x4c>
    7f0e:	4699      	mov	r9, r3
    7f10:	4643      	mov	r3, r8
    7f12:	46bb      	mov	fp, r7
    7f14:	9301      	str	r3, [sp, #4]
    7f16:	9100      	str	r1, [sp, #0]
    7f18:	9b00      	ldr	r3, [sp, #0]
    7f1a:	2b02      	cmp	r3, #2
    7f1c:	d16b      	bne.n	7ff6 <__aeabi_ddiv+0x196>
    7f1e:	9b01      	ldr	r3, [sp, #4]
    7f20:	469a      	mov	sl, r3
    7f22:	2100      	movs	r1, #0
    7f24:	4653      	mov	r3, sl
    7f26:	2201      	movs	r2, #1
    7f28:	2700      	movs	r7, #0
    7f2a:	4689      	mov	r9, r1
    7f2c:	401a      	ands	r2, r3
    7f2e:	4b3c      	ldr	r3, [pc, #240]	; (8020 <__aeabi_ddiv+0x1c0>)
    7f30:	2100      	movs	r1, #0
    7f32:	033f      	lsls	r7, r7, #12
    7f34:	0d0c      	lsrs	r4, r1, #20
    7f36:	0524      	lsls	r4, r4, #20
    7f38:	0b3f      	lsrs	r7, r7, #12
    7f3a:	4327      	orrs	r7, r4
    7f3c:	4c3b      	ldr	r4, [pc, #236]	; (802c <__aeabi_ddiv+0x1cc>)
    7f3e:	051b      	lsls	r3, r3, #20
    7f40:	4027      	ands	r7, r4
    7f42:	431f      	orrs	r7, r3
    7f44:	007f      	lsls	r7, r7, #1
    7f46:	07d2      	lsls	r2, r2, #31
    7f48:	087f      	lsrs	r7, r7, #1
    7f4a:	4317      	orrs	r7, r2
    7f4c:	4648      	mov	r0, r9
    7f4e:	1c39      	adds	r1, r7, #0
    7f50:	b007      	add	sp, #28
    7f52:	bc3c      	pop	{r2, r3, r4, r5}
    7f54:	4690      	mov	r8, r2
    7f56:	4699      	mov	r9, r3
    7f58:	46a2      	mov	sl, r4
    7f5a:	46ab      	mov	fp, r5
    7f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f5e:	4303      	orrs	r3, r0
    7f60:	d03e      	beq.n	7fe0 <__aeabi_ddiv+0x180>
    7f62:	465b      	mov	r3, fp
    7f64:	2b00      	cmp	r3, #0
    7f66:	d100      	bne.n	7f6a <__aeabi_ddiv+0x10a>
    7f68:	e19c      	b.n	82a4 <__aeabi_ddiv+0x444>
    7f6a:	4658      	mov	r0, fp
    7f6c:	f001 faa8 	bl	94c0 <__clzsi2>
    7f70:	2328      	movs	r3, #40	; 0x28
    7f72:	1c31      	adds	r1, r6, #0
    7f74:	1a1b      	subs	r3, r3, r0
    7f76:	1c02      	adds	r2, r0, #0
    7f78:	465f      	mov	r7, fp
    7f7a:	40d9      	lsrs	r1, r3
    7f7c:	3a08      	subs	r2, #8
    7f7e:	4097      	lsls	r7, r2
    7f80:	1c0b      	adds	r3, r1, #0
    7f82:	4096      	lsls	r6, r2
    7f84:	433b      	orrs	r3, r7
    7f86:	469b      	mov	fp, r3
    7f88:	46b1      	mov	r9, r6
    7f8a:	2300      	movs	r3, #0
    7f8c:	4d28      	ldr	r5, [pc, #160]	; (8030 <__aeabi_ddiv+0x1d0>)
    7f8e:	2600      	movs	r6, #0
    7f90:	1a2d      	subs	r5, r5, r0
    7f92:	9300      	str	r3, [sp, #0]
    7f94:	e78a      	b.n	7eac <__aeabi_ddiv+0x4c>
    7f96:	4652      	mov	r2, sl
    7f98:	2103      	movs	r1, #3
    7f9a:	433a      	orrs	r2, r7
    7f9c:	d1a0      	bne.n	7ee0 <__aeabi_ddiv+0x80>
    7f9e:	2700      	movs	r7, #0
    7fa0:	2300      	movs	r3, #0
    7fa2:	2102      	movs	r1, #2
    7fa4:	e79c      	b.n	7ee0 <__aeabi_ddiv+0x80>
    7fa6:	4652      	mov	r2, sl
    7fa8:	433a      	orrs	r2, r7
    7faa:	d015      	beq.n	7fd8 <__aeabi_ddiv+0x178>
    7fac:	2f00      	cmp	r7, #0
    7fae:	d100      	bne.n	7fb2 <__aeabi_ddiv+0x152>
    7fb0:	e185      	b.n	82be <__aeabi_ddiv+0x45e>
    7fb2:	1c38      	adds	r0, r7, #0
    7fb4:	f001 fa84 	bl	94c0 <__clzsi2>
    7fb8:	1c02      	adds	r2, r0, #0
    7fba:	2128      	movs	r1, #40	; 0x28
    7fbc:	4650      	mov	r0, sl
    7fbe:	1a89      	subs	r1, r1, r2
    7fc0:	1c13      	adds	r3, r2, #0
    7fc2:	40c8      	lsrs	r0, r1
    7fc4:	4651      	mov	r1, sl
    7fc6:	3b08      	subs	r3, #8
    7fc8:	4099      	lsls	r1, r3
    7fca:	409f      	lsls	r7, r3
    7fcc:	1c0b      	adds	r3, r1, #0
    7fce:	4307      	orrs	r7, r0
    7fd0:	4817      	ldr	r0, [pc, #92]	; (8030 <__aeabi_ddiv+0x1d0>)
    7fd2:	2100      	movs	r1, #0
    7fd4:	1a80      	subs	r0, r0, r2
    7fd6:	e783      	b.n	7ee0 <__aeabi_ddiv+0x80>
    7fd8:	2700      	movs	r7, #0
    7fda:	2300      	movs	r3, #0
    7fdc:	2101      	movs	r1, #1
    7fde:	e77f      	b.n	7ee0 <__aeabi_ddiv+0x80>
    7fe0:	2300      	movs	r3, #0
    7fe2:	469b      	mov	fp, r3
    7fe4:	4699      	mov	r9, r3
    7fe6:	3301      	adds	r3, #1
    7fe8:	2604      	movs	r6, #4
    7fea:	9300      	str	r3, [sp, #0]
    7fec:	e75e      	b.n	7eac <__aeabi_ddiv+0x4c>
    7fee:	2303      	movs	r3, #3
    7ff0:	260c      	movs	r6, #12
    7ff2:	9300      	str	r3, [sp, #0]
    7ff4:	e75a      	b.n	7eac <__aeabi_ddiv+0x4c>
    7ff6:	2b03      	cmp	r3, #3
    7ff8:	d100      	bne.n	7ffc <__aeabi_ddiv+0x19c>
    7ffa:	e23c      	b.n	8476 <__aeabi_ddiv+0x616>
    7ffc:	2b01      	cmp	r3, #1
    7ffe:	d000      	beq.n	8002 <__aeabi_ddiv+0x1a2>
    8000:	e1bf      	b.n	8382 <__aeabi_ddiv+0x522>
    8002:	1c1a      	adds	r2, r3, #0
    8004:	9b01      	ldr	r3, [sp, #4]
    8006:	401a      	ands	r2, r3
    8008:	2100      	movs	r1, #0
    800a:	2300      	movs	r3, #0
    800c:	2700      	movs	r7, #0
    800e:	4689      	mov	r9, r1
    8010:	e78e      	b.n	7f30 <__aeabi_ddiv+0xd0>
    8012:	2300      	movs	r3, #0
    8014:	2780      	movs	r7, #128	; 0x80
    8016:	4699      	mov	r9, r3
    8018:	2200      	movs	r2, #0
    801a:	033f      	lsls	r7, r7, #12
    801c:	4b00      	ldr	r3, [pc, #0]	; (8020 <__aeabi_ddiv+0x1c0>)
    801e:	e787      	b.n	7f30 <__aeabi_ddiv+0xd0>
    8020:	000007ff 	.word	0x000007ff
    8024:	fffffc01 	.word	0xfffffc01
    8028:	0000be28 	.word	0x0000be28
    802c:	800fffff 	.word	0x800fffff
    8030:	fffffc0d 	.word	0xfffffc0d
    8034:	45bb      	cmp	fp, r7
    8036:	d900      	bls.n	803a <__aeabi_ddiv+0x1da>
    8038:	e151      	b.n	82de <__aeabi_ddiv+0x47e>
    803a:	d100      	bne.n	803e <__aeabi_ddiv+0x1de>
    803c:	e14c      	b.n	82d8 <__aeabi_ddiv+0x478>
    803e:	464a      	mov	r2, r9
    8040:	9203      	str	r2, [sp, #12]
    8042:	2200      	movs	r2, #0
    8044:	465c      	mov	r4, fp
    8046:	4690      	mov	r8, r2
    8048:	3d01      	subs	r5, #1
    804a:	0e18      	lsrs	r0, r3, #24
    804c:	023f      	lsls	r7, r7, #8
    804e:	4338      	orrs	r0, r7
    8050:	021b      	lsls	r3, r3, #8
    8052:	9301      	str	r3, [sp, #4]
    8054:	0c03      	lsrs	r3, r0, #16
    8056:	4699      	mov	r9, r3
    8058:	0403      	lsls	r3, r0, #16
    805a:	0c1b      	lsrs	r3, r3, #16
    805c:	4649      	mov	r1, r9
    805e:	1c06      	adds	r6, r0, #0
    8060:	1c20      	adds	r0, r4, #0
    8062:	1c1f      	adds	r7, r3, #0
    8064:	9300      	str	r3, [sp, #0]
    8066:	f7fe fb91 	bl	678c <__aeabi_uidiv>
    806a:	1c02      	adds	r2, r0, #0
    806c:	437a      	muls	r2, r7
    806e:	9002      	str	r0, [sp, #8]
    8070:	4649      	mov	r1, r9
    8072:	1c20      	adds	r0, r4, #0
    8074:	1c17      	adds	r7, r2, #0
    8076:	f7fe fc0f 	bl	6898 <__aeabi_uidivmod>
    807a:	9b03      	ldr	r3, [sp, #12]
    807c:	0409      	lsls	r1, r1, #16
    807e:	0c1b      	lsrs	r3, r3, #16
    8080:	4319      	orrs	r1, r3
    8082:	428f      	cmp	r7, r1
    8084:	d90c      	bls.n	80a0 <__aeabi_ddiv+0x240>
    8086:	9b02      	ldr	r3, [sp, #8]
    8088:	1989      	adds	r1, r1, r6
    808a:	3b01      	subs	r3, #1
    808c:	428e      	cmp	r6, r1
    808e:	d900      	bls.n	8092 <__aeabi_ddiv+0x232>
    8090:	e152      	b.n	8338 <__aeabi_ddiv+0x4d8>
    8092:	428f      	cmp	r7, r1
    8094:	d800      	bhi.n	8098 <__aeabi_ddiv+0x238>
    8096:	e14f      	b.n	8338 <__aeabi_ddiv+0x4d8>
    8098:	9b02      	ldr	r3, [sp, #8]
    809a:	1989      	adds	r1, r1, r6
    809c:	3b02      	subs	r3, #2
    809e:	9302      	str	r3, [sp, #8]
    80a0:	1bcc      	subs	r4, r1, r7
    80a2:	1c20      	adds	r0, r4, #0
    80a4:	4649      	mov	r1, r9
    80a6:	f7fe fb71 	bl	678c <__aeabi_uidiv>
    80aa:	9f00      	ldr	r7, [sp, #0]
    80ac:	4683      	mov	fp, r0
    80ae:	4347      	muls	r7, r0
    80b0:	4649      	mov	r1, r9
    80b2:	1c20      	adds	r0, r4, #0
    80b4:	f7fe fbf0 	bl	6898 <__aeabi_uidivmod>
    80b8:	9a03      	ldr	r2, [sp, #12]
    80ba:	040b      	lsls	r3, r1, #16
    80bc:	0414      	lsls	r4, r2, #16
    80be:	0c24      	lsrs	r4, r4, #16
    80c0:	4323      	orrs	r3, r4
    80c2:	429f      	cmp	r7, r3
    80c4:	d90d      	bls.n	80e2 <__aeabi_ddiv+0x282>
    80c6:	465a      	mov	r2, fp
    80c8:	199b      	adds	r3, r3, r6
    80ca:	3a01      	subs	r2, #1
    80cc:	429e      	cmp	r6, r3
    80ce:	d900      	bls.n	80d2 <__aeabi_ddiv+0x272>
    80d0:	e130      	b.n	8334 <__aeabi_ddiv+0x4d4>
    80d2:	429f      	cmp	r7, r3
    80d4:	d800      	bhi.n	80d8 <__aeabi_ddiv+0x278>
    80d6:	e12d      	b.n	8334 <__aeabi_ddiv+0x4d4>
    80d8:	2202      	movs	r2, #2
    80da:	4252      	negs	r2, r2
    80dc:	4694      	mov	ip, r2
    80de:	199b      	adds	r3, r3, r6
    80e0:	44e3      	add	fp, ip
    80e2:	9a02      	ldr	r2, [sp, #8]
    80e4:	1bdb      	subs	r3, r3, r7
    80e6:	0417      	lsls	r7, r2, #16
    80e8:	465a      	mov	r2, fp
    80ea:	433a      	orrs	r2, r7
    80ec:	4693      	mov	fp, r2
    80ee:	9c01      	ldr	r4, [sp, #4]
    80f0:	0c17      	lsrs	r7, r2, #16
    80f2:	0c22      	lsrs	r2, r4, #16
    80f4:	1c10      	adds	r0, r2, #0
    80f6:	9204      	str	r2, [sp, #16]
    80f8:	465a      	mov	r2, fp
    80fa:	0411      	lsls	r1, r2, #16
    80fc:	0422      	lsls	r2, r4, #16
    80fe:	0c12      	lsrs	r2, r2, #16
    8100:	1c14      	adds	r4, r2, #0
    8102:	0c09      	lsrs	r1, r1, #16
    8104:	437c      	muls	r4, r7
    8106:	9205      	str	r2, [sp, #20]
    8108:	434a      	muls	r2, r1
    810a:	4341      	muls	r1, r0
    810c:	4347      	muls	r7, r0
    810e:	1861      	adds	r1, r4, r1
    8110:	0c10      	lsrs	r0, r2, #16
    8112:	1809      	adds	r1, r1, r0
    8114:	428c      	cmp	r4, r1
    8116:	d903      	bls.n	8120 <__aeabi_ddiv+0x2c0>
    8118:	2080      	movs	r0, #128	; 0x80
    811a:	0240      	lsls	r0, r0, #9
    811c:	4684      	mov	ip, r0
    811e:	4467      	add	r7, ip
    8120:	0c0c      	lsrs	r4, r1, #16
    8122:	0412      	lsls	r2, r2, #16
    8124:	0408      	lsls	r0, r1, #16
    8126:	0c12      	lsrs	r2, r2, #16
    8128:	193c      	adds	r4, r7, r4
    812a:	1881      	adds	r1, r0, r2
    812c:	42a3      	cmp	r3, r4
    812e:	d200      	bcs.n	8132 <__aeabi_ddiv+0x2d2>
    8130:	e0e5      	b.n	82fe <__aeabi_ddiv+0x49e>
    8132:	d100      	bne.n	8136 <__aeabi_ddiv+0x2d6>
    8134:	e0df      	b.n	82f6 <__aeabi_ddiv+0x496>
    8136:	1b1f      	subs	r7, r3, r4
    8138:	4643      	mov	r3, r8
    813a:	1a5c      	subs	r4, r3, r1
    813c:	45a0      	cmp	r8, r4
    813e:	4192      	sbcs	r2, r2
    8140:	4252      	negs	r2, r2
    8142:	1abf      	subs	r7, r7, r2
    8144:	42b7      	cmp	r7, r6
    8146:	d100      	bne.n	814a <__aeabi_ddiv+0x2ea>
    8148:	e10e      	b.n	8368 <__aeabi_ddiv+0x508>
    814a:	1c38      	adds	r0, r7, #0
    814c:	4649      	mov	r1, r9
    814e:	f7fe fb1d 	bl	678c <__aeabi_uidiv>
    8152:	9b00      	ldr	r3, [sp, #0]
    8154:	9002      	str	r0, [sp, #8]
    8156:	4343      	muls	r3, r0
    8158:	4649      	mov	r1, r9
    815a:	1c38      	adds	r0, r7, #0
    815c:	4698      	mov	r8, r3
    815e:	f7fe fb9b 	bl	6898 <__aeabi_uidivmod>
    8162:	0c23      	lsrs	r3, r4, #16
    8164:	040f      	lsls	r7, r1, #16
    8166:	431f      	orrs	r7, r3
    8168:	45b8      	cmp	r8, r7
    816a:	d90c      	bls.n	8186 <__aeabi_ddiv+0x326>
    816c:	9b02      	ldr	r3, [sp, #8]
    816e:	19bf      	adds	r7, r7, r6
    8170:	3b01      	subs	r3, #1
    8172:	42be      	cmp	r6, r7
    8174:	d900      	bls.n	8178 <__aeabi_ddiv+0x318>
    8176:	e0fb      	b.n	8370 <__aeabi_ddiv+0x510>
    8178:	45b8      	cmp	r8, r7
    817a:	d800      	bhi.n	817e <__aeabi_ddiv+0x31e>
    817c:	e0f8      	b.n	8370 <__aeabi_ddiv+0x510>
    817e:	9b02      	ldr	r3, [sp, #8]
    8180:	19bf      	adds	r7, r7, r6
    8182:	3b02      	subs	r3, #2
    8184:	9302      	str	r3, [sp, #8]
    8186:	4643      	mov	r3, r8
    8188:	1aff      	subs	r7, r7, r3
    818a:	4649      	mov	r1, r9
    818c:	1c38      	adds	r0, r7, #0
    818e:	f7fe fafd 	bl	678c <__aeabi_uidiv>
    8192:	9b00      	ldr	r3, [sp, #0]
    8194:	9003      	str	r0, [sp, #12]
    8196:	4343      	muls	r3, r0
    8198:	4649      	mov	r1, r9
    819a:	1c38      	adds	r0, r7, #0
    819c:	4698      	mov	r8, r3
    819e:	f7fe fb7b 	bl	6898 <__aeabi_uidivmod>
    81a2:	0424      	lsls	r4, r4, #16
    81a4:	0409      	lsls	r1, r1, #16
    81a6:	0c24      	lsrs	r4, r4, #16
    81a8:	4321      	orrs	r1, r4
    81aa:	4588      	cmp	r8, r1
    81ac:	d90c      	bls.n	81c8 <__aeabi_ddiv+0x368>
    81ae:	9b03      	ldr	r3, [sp, #12]
    81b0:	1989      	adds	r1, r1, r6
    81b2:	3b01      	subs	r3, #1
    81b4:	428e      	cmp	r6, r1
    81b6:	d900      	bls.n	81ba <__aeabi_ddiv+0x35a>
    81b8:	e0dc      	b.n	8374 <__aeabi_ddiv+0x514>
    81ba:	4588      	cmp	r8, r1
    81bc:	d800      	bhi.n	81c0 <__aeabi_ddiv+0x360>
    81be:	e0d9      	b.n	8374 <__aeabi_ddiv+0x514>
    81c0:	9b03      	ldr	r3, [sp, #12]
    81c2:	1989      	adds	r1, r1, r6
    81c4:	3b02      	subs	r3, #2
    81c6:	9303      	str	r3, [sp, #12]
    81c8:	4643      	mov	r3, r8
    81ca:	1ac9      	subs	r1, r1, r3
    81cc:	9b02      	ldr	r3, [sp, #8]
    81ce:	9a03      	ldr	r2, [sp, #12]
    81d0:	041b      	lsls	r3, r3, #16
    81d2:	9c05      	ldr	r4, [sp, #20]
    81d4:	431a      	orrs	r2, r3
    81d6:	0c10      	lsrs	r0, r2, #16
    81d8:	0413      	lsls	r3, r2, #16
    81da:	4691      	mov	r9, r2
    81dc:	1c22      	adds	r2, r4, #0
    81de:	9f04      	ldr	r7, [sp, #16]
    81e0:	0c1b      	lsrs	r3, r3, #16
    81e2:	435a      	muls	r2, r3
    81e4:	4344      	muls	r4, r0
    81e6:	437b      	muls	r3, r7
    81e8:	4378      	muls	r0, r7
    81ea:	18e3      	adds	r3, r4, r3
    81ec:	0c17      	lsrs	r7, r2, #16
    81ee:	19db      	adds	r3, r3, r7
    81f0:	429c      	cmp	r4, r3
    81f2:	d903      	bls.n	81fc <__aeabi_ddiv+0x39c>
    81f4:	2480      	movs	r4, #128	; 0x80
    81f6:	0264      	lsls	r4, r4, #9
    81f8:	46a4      	mov	ip, r4
    81fa:	4460      	add	r0, ip
    81fc:	0c1c      	lsrs	r4, r3, #16
    81fe:	0412      	lsls	r2, r2, #16
    8200:	041b      	lsls	r3, r3, #16
    8202:	0c12      	lsrs	r2, r2, #16
    8204:	1900      	adds	r0, r0, r4
    8206:	189b      	adds	r3, r3, r2
    8208:	4281      	cmp	r1, r0
    820a:	d200      	bcs.n	820e <__aeabi_ddiv+0x3ae>
    820c:	e096      	b.n	833c <__aeabi_ddiv+0x4dc>
    820e:	d100      	bne.n	8212 <__aeabi_ddiv+0x3b2>
    8210:	e0fc      	b.n	840c <__aeabi_ddiv+0x5ac>
    8212:	464a      	mov	r2, r9
    8214:	2301      	movs	r3, #1
    8216:	431a      	orrs	r2, r3
    8218:	4691      	mov	r9, r2
    821a:	4b9b      	ldr	r3, [pc, #620]	; (8488 <__aeabi_ddiv+0x628>)
    821c:	18eb      	adds	r3, r5, r3
    821e:	2b00      	cmp	r3, #0
    8220:	dc00      	bgt.n	8224 <__aeabi_ddiv+0x3c4>
    8222:	e099      	b.n	8358 <__aeabi_ddiv+0x4f8>
    8224:	464a      	mov	r2, r9
    8226:	0752      	lsls	r2, r2, #29
    8228:	d00a      	beq.n	8240 <__aeabi_ddiv+0x3e0>
    822a:	220f      	movs	r2, #15
    822c:	4649      	mov	r1, r9
    822e:	400a      	ands	r2, r1
    8230:	2a04      	cmp	r2, #4
    8232:	d005      	beq.n	8240 <__aeabi_ddiv+0x3e0>
    8234:	3104      	adds	r1, #4
    8236:	4549      	cmp	r1, r9
    8238:	4192      	sbcs	r2, r2
    823a:	4689      	mov	r9, r1
    823c:	4252      	negs	r2, r2
    823e:	4493      	add	fp, r2
    8240:	465a      	mov	r2, fp
    8242:	01d2      	lsls	r2, r2, #7
    8244:	d506      	bpl.n	8254 <__aeabi_ddiv+0x3f4>
    8246:	465a      	mov	r2, fp
    8248:	4b90      	ldr	r3, [pc, #576]	; (848c <__aeabi_ddiv+0x62c>)
    824a:	401a      	ands	r2, r3
    824c:	2380      	movs	r3, #128	; 0x80
    824e:	4693      	mov	fp, r2
    8250:	00db      	lsls	r3, r3, #3
    8252:	18eb      	adds	r3, r5, r3
    8254:	4a8e      	ldr	r2, [pc, #568]	; (8490 <__aeabi_ddiv+0x630>)
    8256:	4293      	cmp	r3, r2
    8258:	dd00      	ble.n	825c <__aeabi_ddiv+0x3fc>
    825a:	e662      	b.n	7f22 <__aeabi_ddiv+0xc2>
    825c:	464a      	mov	r2, r9
    825e:	4659      	mov	r1, fp
    8260:	08d2      	lsrs	r2, r2, #3
    8262:	0749      	lsls	r1, r1, #29
    8264:	4311      	orrs	r1, r2
    8266:	465a      	mov	r2, fp
    8268:	4689      	mov	r9, r1
    826a:	0257      	lsls	r7, r2, #9
    826c:	4651      	mov	r1, sl
    826e:	2201      	movs	r2, #1
    8270:	055b      	lsls	r3, r3, #21
    8272:	0b3f      	lsrs	r7, r7, #12
    8274:	0d5b      	lsrs	r3, r3, #21
    8276:	400a      	ands	r2, r1
    8278:	e65a      	b.n	7f30 <__aeabi_ddiv+0xd0>
    827a:	2080      	movs	r0, #128	; 0x80
    827c:	465a      	mov	r2, fp
    827e:	0300      	lsls	r0, r0, #12
    8280:	4202      	tst	r2, r0
    8282:	d008      	beq.n	8296 <__aeabi_ddiv+0x436>
    8284:	4207      	tst	r7, r0
    8286:	d106      	bne.n	8296 <__aeabi_ddiv+0x436>
    8288:	4307      	orrs	r7, r0
    828a:	033f      	lsls	r7, r7, #12
    828c:	4699      	mov	r9, r3
    828e:	0b3f      	lsrs	r7, r7, #12
    8290:	4642      	mov	r2, r8
    8292:	4b80      	ldr	r3, [pc, #512]	; (8494 <__aeabi_ddiv+0x634>)
    8294:	e64c      	b.n	7f30 <__aeabi_ddiv+0xd0>
    8296:	465f      	mov	r7, fp
    8298:	4307      	orrs	r7, r0
    829a:	033f      	lsls	r7, r7, #12
    829c:	0b3f      	lsrs	r7, r7, #12
    829e:	1c22      	adds	r2, r4, #0
    82a0:	4b7c      	ldr	r3, [pc, #496]	; (8494 <__aeabi_ddiv+0x634>)
    82a2:	e645      	b.n	7f30 <__aeabi_ddiv+0xd0>
    82a4:	f001 f90c 	bl	94c0 <__clzsi2>
    82a8:	1c03      	adds	r3, r0, #0
    82aa:	3020      	adds	r0, #32
    82ac:	2827      	cmp	r0, #39	; 0x27
    82ae:	dc00      	bgt.n	82b2 <__aeabi_ddiv+0x452>
    82b0:	e65e      	b.n	7f70 <__aeabi_ddiv+0x110>
    82b2:	3b08      	subs	r3, #8
    82b4:	409e      	lsls	r6, r3
    82b6:	2300      	movs	r3, #0
    82b8:	46b3      	mov	fp, r6
    82ba:	4699      	mov	r9, r3
    82bc:	e665      	b.n	7f8a <__aeabi_ddiv+0x12a>
    82be:	4650      	mov	r0, sl
    82c0:	f001 f8fe 	bl	94c0 <__clzsi2>
    82c4:	1c02      	adds	r2, r0, #0
    82c6:	3220      	adds	r2, #32
    82c8:	2a27      	cmp	r2, #39	; 0x27
    82ca:	dc00      	bgt.n	82ce <__aeabi_ddiv+0x46e>
    82cc:	e675      	b.n	7fba <__aeabi_ddiv+0x15a>
    82ce:	4657      	mov	r7, sl
    82d0:	3808      	subs	r0, #8
    82d2:	4087      	lsls	r7, r0
    82d4:	2300      	movs	r3, #0
    82d6:	e67b      	b.n	7fd0 <__aeabi_ddiv+0x170>
    82d8:	4599      	cmp	r9, r3
    82da:	d200      	bcs.n	82de <__aeabi_ddiv+0x47e>
    82dc:	e6af      	b.n	803e <__aeabi_ddiv+0x1de>
    82de:	465a      	mov	r2, fp
    82e0:	4659      	mov	r1, fp
    82e2:	0854      	lsrs	r4, r2, #1
    82e4:	464a      	mov	r2, r9
    82e6:	07c8      	lsls	r0, r1, #31
    82e8:	0852      	lsrs	r2, r2, #1
    82ea:	4302      	orrs	r2, r0
    82ec:	9203      	str	r2, [sp, #12]
    82ee:	464a      	mov	r2, r9
    82f0:	07d2      	lsls	r2, r2, #31
    82f2:	4690      	mov	r8, r2
    82f4:	e6a9      	b.n	804a <__aeabi_ddiv+0x1ea>
    82f6:	2700      	movs	r7, #0
    82f8:	4588      	cmp	r8, r1
    82fa:	d300      	bcc.n	82fe <__aeabi_ddiv+0x49e>
    82fc:	e71c      	b.n	8138 <__aeabi_ddiv+0x2d8>
    82fe:	9f01      	ldr	r7, [sp, #4]
    8300:	465a      	mov	r2, fp
    8302:	46bc      	mov	ip, r7
    8304:	44e0      	add	r8, ip
    8306:	45b8      	cmp	r8, r7
    8308:	41bf      	sbcs	r7, r7
    830a:	427f      	negs	r7, r7
    830c:	19bf      	adds	r7, r7, r6
    830e:	18ff      	adds	r7, r7, r3
    8310:	3a01      	subs	r2, #1
    8312:	42be      	cmp	r6, r7
    8314:	d206      	bcs.n	8324 <__aeabi_ddiv+0x4c4>
    8316:	42bc      	cmp	r4, r7
    8318:	d85f      	bhi.n	83da <__aeabi_ddiv+0x57a>
    831a:	d100      	bne.n	831e <__aeabi_ddiv+0x4be>
    831c:	e09f      	b.n	845e <__aeabi_ddiv+0x5fe>
    831e:	1b3f      	subs	r7, r7, r4
    8320:	4693      	mov	fp, r2
    8322:	e709      	b.n	8138 <__aeabi_ddiv+0x2d8>
    8324:	42b7      	cmp	r7, r6
    8326:	d1fa      	bne.n	831e <__aeabi_ddiv+0x4be>
    8328:	9b01      	ldr	r3, [sp, #4]
    832a:	4543      	cmp	r3, r8
    832c:	d9f3      	bls.n	8316 <__aeabi_ddiv+0x4b6>
    832e:	1b37      	subs	r7, r6, r4
    8330:	4693      	mov	fp, r2
    8332:	e701      	b.n	8138 <__aeabi_ddiv+0x2d8>
    8334:	4693      	mov	fp, r2
    8336:	e6d4      	b.n	80e2 <__aeabi_ddiv+0x282>
    8338:	9302      	str	r3, [sp, #8]
    833a:	e6b1      	b.n	80a0 <__aeabi_ddiv+0x240>
    833c:	464a      	mov	r2, r9
    833e:	1989      	adds	r1, r1, r6
    8340:	3a01      	subs	r2, #1
    8342:	428e      	cmp	r6, r1
    8344:	d918      	bls.n	8378 <__aeabi_ddiv+0x518>
    8346:	4691      	mov	r9, r2
    8348:	4281      	cmp	r1, r0
    834a:	d000      	beq.n	834e <__aeabi_ddiv+0x4ee>
    834c:	e761      	b.n	8212 <__aeabi_ddiv+0x3b2>
    834e:	9a01      	ldr	r2, [sp, #4]
    8350:	429a      	cmp	r2, r3
    8352:	d000      	beq.n	8356 <__aeabi_ddiv+0x4f6>
    8354:	e75d      	b.n	8212 <__aeabi_ddiv+0x3b2>
    8356:	e760      	b.n	821a <__aeabi_ddiv+0x3ba>
    8358:	4f4f      	ldr	r7, [pc, #316]	; (8498 <__aeabi_ddiv+0x638>)
    835a:	1b7f      	subs	r7, r7, r5
    835c:	2f38      	cmp	r7, #56	; 0x38
    835e:	dd13      	ble.n	8388 <__aeabi_ddiv+0x528>
    8360:	2201      	movs	r2, #1
    8362:	4653      	mov	r3, sl
    8364:	401a      	ands	r2, r3
    8366:	e64f      	b.n	8008 <__aeabi_ddiv+0x1a8>
    8368:	2301      	movs	r3, #1
    836a:	425b      	negs	r3, r3
    836c:	4699      	mov	r9, r3
    836e:	e754      	b.n	821a <__aeabi_ddiv+0x3ba>
    8370:	9302      	str	r3, [sp, #8]
    8372:	e708      	b.n	8186 <__aeabi_ddiv+0x326>
    8374:	9303      	str	r3, [sp, #12]
    8376:	e727      	b.n	81c8 <__aeabi_ddiv+0x368>
    8378:	4288      	cmp	r0, r1
    837a:	d83c      	bhi.n	83f6 <__aeabi_ddiv+0x596>
    837c:	d074      	beq.n	8468 <__aeabi_ddiv+0x608>
    837e:	4691      	mov	r9, r2
    8380:	e747      	b.n	8212 <__aeabi_ddiv+0x3b2>
    8382:	9b01      	ldr	r3, [sp, #4]
    8384:	469a      	mov	sl, r3
    8386:	e748      	b.n	821a <__aeabi_ddiv+0x3ba>
    8388:	2f1f      	cmp	r7, #31
    838a:	dc44      	bgt.n	8416 <__aeabi_ddiv+0x5b6>
    838c:	4b43      	ldr	r3, [pc, #268]	; (849c <__aeabi_ddiv+0x63c>)
    838e:	464a      	mov	r2, r9
    8390:	469c      	mov	ip, r3
    8392:	465b      	mov	r3, fp
    8394:	4465      	add	r5, ip
    8396:	40fa      	lsrs	r2, r7
    8398:	40ab      	lsls	r3, r5
    839a:	4313      	orrs	r3, r2
    839c:	464a      	mov	r2, r9
    839e:	40aa      	lsls	r2, r5
    83a0:	1c15      	adds	r5, r2, #0
    83a2:	1e6a      	subs	r2, r5, #1
    83a4:	4195      	sbcs	r5, r2
    83a6:	465a      	mov	r2, fp
    83a8:	40fa      	lsrs	r2, r7
    83aa:	432b      	orrs	r3, r5
    83ac:	1c17      	adds	r7, r2, #0
    83ae:	075a      	lsls	r2, r3, #29
    83b0:	d009      	beq.n	83c6 <__aeabi_ddiv+0x566>
    83b2:	220f      	movs	r2, #15
    83b4:	401a      	ands	r2, r3
    83b6:	2a04      	cmp	r2, #4
    83b8:	d005      	beq.n	83c6 <__aeabi_ddiv+0x566>
    83ba:	1d1a      	adds	r2, r3, #4
    83bc:	429a      	cmp	r2, r3
    83be:	419b      	sbcs	r3, r3
    83c0:	425b      	negs	r3, r3
    83c2:	18ff      	adds	r7, r7, r3
    83c4:	1c13      	adds	r3, r2, #0
    83c6:	023a      	lsls	r2, r7, #8
    83c8:	d53e      	bpl.n	8448 <__aeabi_ddiv+0x5e8>
    83ca:	4653      	mov	r3, sl
    83cc:	2201      	movs	r2, #1
    83ce:	2100      	movs	r1, #0
    83d0:	401a      	ands	r2, r3
    83d2:	2700      	movs	r7, #0
    83d4:	2301      	movs	r3, #1
    83d6:	4689      	mov	r9, r1
    83d8:	e5aa      	b.n	7f30 <__aeabi_ddiv+0xd0>
    83da:	2302      	movs	r3, #2
    83dc:	425b      	negs	r3, r3
    83de:	469c      	mov	ip, r3
    83e0:	9a01      	ldr	r2, [sp, #4]
    83e2:	44e3      	add	fp, ip
    83e4:	4694      	mov	ip, r2
    83e6:	44e0      	add	r8, ip
    83e8:	4590      	cmp	r8, r2
    83ea:	419b      	sbcs	r3, r3
    83ec:	425b      	negs	r3, r3
    83ee:	199b      	adds	r3, r3, r6
    83f0:	19df      	adds	r7, r3, r7
    83f2:	1b3f      	subs	r7, r7, r4
    83f4:	e6a0      	b.n	8138 <__aeabi_ddiv+0x2d8>
    83f6:	9f01      	ldr	r7, [sp, #4]
    83f8:	464a      	mov	r2, r9
    83fa:	007c      	lsls	r4, r7, #1
    83fc:	42bc      	cmp	r4, r7
    83fe:	41bf      	sbcs	r7, r7
    8400:	427f      	negs	r7, r7
    8402:	19bf      	adds	r7, r7, r6
    8404:	3a02      	subs	r2, #2
    8406:	19c9      	adds	r1, r1, r7
    8408:	9401      	str	r4, [sp, #4]
    840a:	e79c      	b.n	8346 <__aeabi_ddiv+0x4e6>
    840c:	2b00      	cmp	r3, #0
    840e:	d195      	bne.n	833c <__aeabi_ddiv+0x4dc>
    8410:	2200      	movs	r2, #0
    8412:	9201      	str	r2, [sp, #4]
    8414:	e79b      	b.n	834e <__aeabi_ddiv+0x4ee>
    8416:	465a      	mov	r2, fp
    8418:	4b21      	ldr	r3, [pc, #132]	; (84a0 <__aeabi_ddiv+0x640>)
    841a:	1b5b      	subs	r3, r3, r5
    841c:	40da      	lsrs	r2, r3
    841e:	2f20      	cmp	r7, #32
    8420:	d027      	beq.n	8472 <__aeabi_ddiv+0x612>
    8422:	4b20      	ldr	r3, [pc, #128]	; (84a4 <__aeabi_ddiv+0x644>)
    8424:	469c      	mov	ip, r3
    8426:	465b      	mov	r3, fp
    8428:	4465      	add	r5, ip
    842a:	40ab      	lsls	r3, r5
    842c:	4649      	mov	r1, r9
    842e:	430b      	orrs	r3, r1
    8430:	1e59      	subs	r1, r3, #1
    8432:	418b      	sbcs	r3, r1
    8434:	4313      	orrs	r3, r2
    8436:	2207      	movs	r2, #7
    8438:	2700      	movs	r7, #0
    843a:	401a      	ands	r2, r3
    843c:	d007      	beq.n	844e <__aeabi_ddiv+0x5ee>
    843e:	220f      	movs	r2, #15
    8440:	2700      	movs	r7, #0
    8442:	401a      	ands	r2, r3
    8444:	2a04      	cmp	r2, #4
    8446:	d1b8      	bne.n	83ba <__aeabi_ddiv+0x55a>
    8448:	077a      	lsls	r2, r7, #29
    844a:	027f      	lsls	r7, r7, #9
    844c:	0b3f      	lsrs	r7, r7, #12
    844e:	08db      	lsrs	r3, r3, #3
    8450:	4313      	orrs	r3, r2
    8452:	4699      	mov	r9, r3
    8454:	2201      	movs	r2, #1
    8456:	4653      	mov	r3, sl
    8458:	401a      	ands	r2, r3
    845a:	2300      	movs	r3, #0
    845c:	e568      	b.n	7f30 <__aeabi_ddiv+0xd0>
    845e:	4541      	cmp	r1, r8
    8460:	d8bb      	bhi.n	83da <__aeabi_ddiv+0x57a>
    8462:	4693      	mov	fp, r2
    8464:	2700      	movs	r7, #0
    8466:	e667      	b.n	8138 <__aeabi_ddiv+0x2d8>
    8468:	9c01      	ldr	r4, [sp, #4]
    846a:	429c      	cmp	r4, r3
    846c:	d3c3      	bcc.n	83f6 <__aeabi_ddiv+0x596>
    846e:	4691      	mov	r9, r2
    8470:	e76d      	b.n	834e <__aeabi_ddiv+0x4ee>
    8472:	2300      	movs	r3, #0
    8474:	e7da      	b.n	842c <__aeabi_ddiv+0x5cc>
    8476:	2780      	movs	r7, #128	; 0x80
    8478:	465b      	mov	r3, fp
    847a:	033f      	lsls	r7, r7, #12
    847c:	431f      	orrs	r7, r3
    847e:	033f      	lsls	r7, r7, #12
    8480:	0b3f      	lsrs	r7, r7, #12
    8482:	9a01      	ldr	r2, [sp, #4]
    8484:	4b03      	ldr	r3, [pc, #12]	; (8494 <__aeabi_ddiv+0x634>)
    8486:	e553      	b.n	7f30 <__aeabi_ddiv+0xd0>
    8488:	000003ff 	.word	0x000003ff
    848c:	feffffff 	.word	0xfeffffff
    8490:	000007fe 	.word	0x000007fe
    8494:	000007ff 	.word	0x000007ff
    8498:	fffffc02 	.word	0xfffffc02
    849c:	0000041e 	.word	0x0000041e
    84a0:	fffffbe2 	.word	0xfffffbe2
    84a4:	0000043e 	.word	0x0000043e

000084a8 <__eqdf2>:
    84a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    84aa:	465f      	mov	r7, fp
    84ac:	464d      	mov	r5, r9
    84ae:	4644      	mov	r4, r8
    84b0:	4656      	mov	r6, sl
    84b2:	b4f0      	push	{r4, r5, r6, r7}
    84b4:	031f      	lsls	r7, r3, #12
    84b6:	005c      	lsls	r4, r3, #1
    84b8:	0fdb      	lsrs	r3, r3, #31
    84ba:	4699      	mov	r9, r3
    84bc:	4b1b      	ldr	r3, [pc, #108]	; (852c <__eqdf2+0x84>)
    84be:	030e      	lsls	r6, r1, #12
    84c0:	004d      	lsls	r5, r1, #1
    84c2:	0fc9      	lsrs	r1, r1, #31
    84c4:	4684      	mov	ip, r0
    84c6:	0b36      	lsrs	r6, r6, #12
    84c8:	0d6d      	lsrs	r5, r5, #21
    84ca:	468b      	mov	fp, r1
    84cc:	4690      	mov	r8, r2
    84ce:	0b3f      	lsrs	r7, r7, #12
    84d0:	0d64      	lsrs	r4, r4, #21
    84d2:	429d      	cmp	r5, r3
    84d4:	d00c      	beq.n	84f0 <__eqdf2+0x48>
    84d6:	4b15      	ldr	r3, [pc, #84]	; (852c <__eqdf2+0x84>)
    84d8:	429c      	cmp	r4, r3
    84da:	d010      	beq.n	84fe <__eqdf2+0x56>
    84dc:	2301      	movs	r3, #1
    84de:	42a5      	cmp	r5, r4
    84e0:	d014      	beq.n	850c <__eqdf2+0x64>
    84e2:	1c18      	adds	r0, r3, #0
    84e4:	bc3c      	pop	{r2, r3, r4, r5}
    84e6:	4690      	mov	r8, r2
    84e8:	4699      	mov	r9, r3
    84ea:	46a2      	mov	sl, r4
    84ec:	46ab      	mov	fp, r5
    84ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    84f0:	1c31      	adds	r1, r6, #0
    84f2:	2301      	movs	r3, #1
    84f4:	4301      	orrs	r1, r0
    84f6:	d1f4      	bne.n	84e2 <__eqdf2+0x3a>
    84f8:	4b0c      	ldr	r3, [pc, #48]	; (852c <__eqdf2+0x84>)
    84fa:	429c      	cmp	r4, r3
    84fc:	d1ee      	bne.n	84dc <__eqdf2+0x34>
    84fe:	433a      	orrs	r2, r7
    8500:	2301      	movs	r3, #1
    8502:	2a00      	cmp	r2, #0
    8504:	d1ed      	bne.n	84e2 <__eqdf2+0x3a>
    8506:	2301      	movs	r3, #1
    8508:	42a5      	cmp	r5, r4
    850a:	d1ea      	bne.n	84e2 <__eqdf2+0x3a>
    850c:	42be      	cmp	r6, r7
    850e:	d1e8      	bne.n	84e2 <__eqdf2+0x3a>
    8510:	45c4      	cmp	ip, r8
    8512:	d1e6      	bne.n	84e2 <__eqdf2+0x3a>
    8514:	45cb      	cmp	fp, r9
    8516:	d006      	beq.n	8526 <__eqdf2+0x7e>
    8518:	2d00      	cmp	r5, #0
    851a:	d1e2      	bne.n	84e2 <__eqdf2+0x3a>
    851c:	4330      	orrs	r0, r6
    851e:	1c03      	adds	r3, r0, #0
    8520:	1e58      	subs	r0, r3, #1
    8522:	4183      	sbcs	r3, r0
    8524:	e7dd      	b.n	84e2 <__eqdf2+0x3a>
    8526:	2300      	movs	r3, #0
    8528:	e7db      	b.n	84e2 <__eqdf2+0x3a>
    852a:	46c0      	nop			; (mov r8, r8)
    852c:	000007ff 	.word	0x000007ff

00008530 <__gedf2>:
    8530:	b5f0      	push	{r4, r5, r6, r7, lr}
    8532:	4657      	mov	r7, sl
    8534:	4645      	mov	r5, r8
    8536:	464e      	mov	r6, r9
    8538:	b4e0      	push	{r5, r6, r7}
    853a:	030f      	lsls	r7, r1, #12
    853c:	004e      	lsls	r6, r1, #1
    853e:	0fc9      	lsrs	r1, r1, #31
    8540:	468a      	mov	sl, r1
    8542:	4932      	ldr	r1, [pc, #200]	; (860c <__gedf2+0xdc>)
    8544:	031d      	lsls	r5, r3, #12
    8546:	005c      	lsls	r4, r3, #1
    8548:	4684      	mov	ip, r0
    854a:	0b3f      	lsrs	r7, r7, #12
    854c:	0d76      	lsrs	r6, r6, #21
    854e:	4690      	mov	r8, r2
    8550:	0b2d      	lsrs	r5, r5, #12
    8552:	0d64      	lsrs	r4, r4, #21
    8554:	0fdb      	lsrs	r3, r3, #31
    8556:	428e      	cmp	r6, r1
    8558:	d00f      	beq.n	857a <__gedf2+0x4a>
    855a:	428c      	cmp	r4, r1
    855c:	d039      	beq.n	85d2 <__gedf2+0xa2>
    855e:	2e00      	cmp	r6, #0
    8560:	d110      	bne.n	8584 <__gedf2+0x54>
    8562:	4338      	orrs	r0, r7
    8564:	4241      	negs	r1, r0
    8566:	4141      	adcs	r1, r0
    8568:	4689      	mov	r9, r1
    856a:	2c00      	cmp	r4, #0
    856c:	d127      	bne.n	85be <__gedf2+0x8e>
    856e:	432a      	orrs	r2, r5
    8570:	d125      	bne.n	85be <__gedf2+0x8e>
    8572:	2000      	movs	r0, #0
    8574:	2900      	cmp	r1, #0
    8576:	d10e      	bne.n	8596 <__gedf2+0x66>
    8578:	e008      	b.n	858c <__gedf2+0x5c>
    857a:	1c39      	adds	r1, r7, #0
    857c:	4301      	orrs	r1, r0
    857e:	d12e      	bne.n	85de <__gedf2+0xae>
    8580:	42b4      	cmp	r4, r6
    8582:	d026      	beq.n	85d2 <__gedf2+0xa2>
    8584:	2c00      	cmp	r4, #0
    8586:	d00b      	beq.n	85a0 <__gedf2+0x70>
    8588:	459a      	cmp	sl, r3
    858a:	d00d      	beq.n	85a8 <__gedf2+0x78>
    858c:	4653      	mov	r3, sl
    858e:	4259      	negs	r1, r3
    8590:	2301      	movs	r3, #1
    8592:	4319      	orrs	r1, r3
    8594:	1c08      	adds	r0, r1, #0
    8596:	bc1c      	pop	{r2, r3, r4}
    8598:	4690      	mov	r8, r2
    859a:	4699      	mov	r9, r3
    859c:	46a2      	mov	sl, r4
    859e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    85a0:	432a      	orrs	r2, r5
    85a2:	d0f3      	beq.n	858c <__gedf2+0x5c>
    85a4:	459a      	cmp	sl, r3
    85a6:	d1f1      	bne.n	858c <__gedf2+0x5c>
    85a8:	42a6      	cmp	r6, r4
    85aa:	dcef      	bgt.n	858c <__gedf2+0x5c>
    85ac:	da1a      	bge.n	85e4 <__gedf2+0xb4>
    85ae:	4650      	mov	r0, sl
    85b0:	4241      	negs	r1, r0
    85b2:	4148      	adcs	r0, r1
    85b4:	2301      	movs	r3, #1
    85b6:	4241      	negs	r1, r0
    85b8:	4319      	orrs	r1, r3
    85ba:	1c08      	adds	r0, r1, #0
    85bc:	e7eb      	b.n	8596 <__gedf2+0x66>
    85be:	464a      	mov	r2, r9
    85c0:	2a00      	cmp	r2, #0
    85c2:	d0e1      	beq.n	8588 <__gedf2+0x58>
    85c4:	4258      	negs	r0, r3
    85c6:	4158      	adcs	r0, r3
    85c8:	2201      	movs	r2, #1
    85ca:	4241      	negs	r1, r0
    85cc:	4311      	orrs	r1, r2
    85ce:	1c08      	adds	r0, r1, #0
    85d0:	e7e1      	b.n	8596 <__gedf2+0x66>
    85d2:	1c29      	adds	r1, r5, #0
    85d4:	4311      	orrs	r1, r2
    85d6:	d102      	bne.n	85de <__gedf2+0xae>
    85d8:	2e00      	cmp	r6, #0
    85da:	d0c2      	beq.n	8562 <__gedf2+0x32>
    85dc:	e7d4      	b.n	8588 <__gedf2+0x58>
    85de:	2002      	movs	r0, #2
    85e0:	4240      	negs	r0, r0
    85e2:	e7d8      	b.n	8596 <__gedf2+0x66>
    85e4:	42af      	cmp	r7, r5
    85e6:	d8d1      	bhi.n	858c <__gedf2+0x5c>
    85e8:	d009      	beq.n	85fe <__gedf2+0xce>
    85ea:	2000      	movs	r0, #0
    85ec:	42af      	cmp	r7, r5
    85ee:	d2d2      	bcs.n	8596 <__gedf2+0x66>
    85f0:	4650      	mov	r0, sl
    85f2:	4241      	negs	r1, r0
    85f4:	4148      	adcs	r0, r1
    85f6:	2301      	movs	r3, #1
    85f8:	4240      	negs	r0, r0
    85fa:	4318      	orrs	r0, r3
    85fc:	e7cb      	b.n	8596 <__gedf2+0x66>
    85fe:	45c4      	cmp	ip, r8
    8600:	d8c4      	bhi.n	858c <__gedf2+0x5c>
    8602:	2000      	movs	r0, #0
    8604:	45c4      	cmp	ip, r8
    8606:	d3f3      	bcc.n	85f0 <__gedf2+0xc0>
    8608:	e7c5      	b.n	8596 <__gedf2+0x66>
    860a:	46c0      	nop			; (mov r8, r8)
    860c:	000007ff 	.word	0x000007ff

00008610 <__ledf2>:
    8610:	b5f0      	push	{r4, r5, r6, r7, lr}
    8612:	465f      	mov	r7, fp
    8614:	464d      	mov	r5, r9
    8616:	4644      	mov	r4, r8
    8618:	4656      	mov	r6, sl
    861a:	4680      	mov	r8, r0
    861c:	b4f0      	push	{r4, r5, r6, r7}
    861e:	1c06      	adds	r6, r0, #0
    8620:	0308      	lsls	r0, r1, #12
    8622:	0b00      	lsrs	r0, r0, #12
    8624:	4684      	mov	ip, r0
    8626:	482c      	ldr	r0, [pc, #176]	; (86d8 <__ledf2+0xc8>)
    8628:	004c      	lsls	r4, r1, #1
    862a:	031f      	lsls	r7, r3, #12
    862c:	005d      	lsls	r5, r3, #1
    862e:	0fc9      	lsrs	r1, r1, #31
    8630:	0d64      	lsrs	r4, r4, #21
    8632:	468b      	mov	fp, r1
    8634:	4691      	mov	r9, r2
    8636:	0b3f      	lsrs	r7, r7, #12
    8638:	0d6d      	lsrs	r5, r5, #21
    863a:	0fdb      	lsrs	r3, r3, #31
    863c:	4284      	cmp	r4, r0
    863e:	d012      	beq.n	8666 <__ledf2+0x56>
    8640:	4285      	cmp	r5, r0
    8642:	d025      	beq.n	8690 <__ledf2+0x80>
    8644:	2c00      	cmp	r4, #0
    8646:	d114      	bne.n	8672 <__ledf2+0x62>
    8648:	4661      	mov	r1, ip
    864a:	430e      	orrs	r6, r1
    864c:	4270      	negs	r0, r6
    864e:	4146      	adcs	r6, r0
    8650:	2d00      	cmp	r5, #0
    8652:	d035      	beq.n	86c0 <__ledf2+0xb0>
    8654:	2e00      	cmp	r6, #0
    8656:	d021      	beq.n	869c <__ledf2+0x8c>
    8658:	4258      	negs	r0, r3
    865a:	4158      	adcs	r0, r3
    865c:	2101      	movs	r1, #1
    865e:	4243      	negs	r3, r0
    8660:	430b      	orrs	r3, r1
    8662:	1c18      	adds	r0, r3, #0
    8664:	e00e      	b.n	8684 <__ledf2+0x74>
    8666:	4661      	mov	r1, ip
    8668:	2002      	movs	r0, #2
    866a:	4331      	orrs	r1, r6
    866c:	d10a      	bne.n	8684 <__ledf2+0x74>
    866e:	42a5      	cmp	r5, r4
    8670:	d00e      	beq.n	8690 <__ledf2+0x80>
    8672:	2d00      	cmp	r5, #0
    8674:	d112      	bne.n	869c <__ledf2+0x8c>
    8676:	433a      	orrs	r2, r7
    8678:	d110      	bne.n	869c <__ledf2+0x8c>
    867a:	465b      	mov	r3, fp
    867c:	4259      	negs	r1, r3
    867e:	2301      	movs	r3, #1
    8680:	4319      	orrs	r1, r3
    8682:	1c08      	adds	r0, r1, #0
    8684:	bc3c      	pop	{r2, r3, r4, r5}
    8686:	4690      	mov	r8, r2
    8688:	4699      	mov	r9, r3
    868a:	46a2      	mov	sl, r4
    868c:	46ab      	mov	fp, r5
    868e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8690:	1c39      	adds	r1, r7, #0
    8692:	2002      	movs	r0, #2
    8694:	4311      	orrs	r1, r2
    8696:	d1f5      	bne.n	8684 <__ledf2+0x74>
    8698:	2c00      	cmp	r4, #0
    869a:	d0d5      	beq.n	8648 <__ledf2+0x38>
    869c:	459b      	cmp	fp, r3
    869e:	d1ec      	bne.n	867a <__ledf2+0x6a>
    86a0:	42ac      	cmp	r4, r5
    86a2:	dcea      	bgt.n	867a <__ledf2+0x6a>
    86a4:	db05      	blt.n	86b2 <__ledf2+0xa2>
    86a6:	45bc      	cmp	ip, r7
    86a8:	d8e7      	bhi.n	867a <__ledf2+0x6a>
    86aa:	d00f      	beq.n	86cc <__ledf2+0xbc>
    86ac:	2000      	movs	r0, #0
    86ae:	45bc      	cmp	ip, r7
    86b0:	d2e8      	bcs.n	8684 <__ledf2+0x74>
    86b2:	4658      	mov	r0, fp
    86b4:	4241      	negs	r1, r0
    86b6:	4148      	adcs	r0, r1
    86b8:	4241      	negs	r1, r0
    86ba:	2001      	movs	r0, #1
    86bc:	4308      	orrs	r0, r1
    86be:	e7e1      	b.n	8684 <__ledf2+0x74>
    86c0:	433a      	orrs	r2, r7
    86c2:	d1c7      	bne.n	8654 <__ledf2+0x44>
    86c4:	2000      	movs	r0, #0
    86c6:	2e00      	cmp	r6, #0
    86c8:	d1dc      	bne.n	8684 <__ledf2+0x74>
    86ca:	e7d6      	b.n	867a <__ledf2+0x6a>
    86cc:	45c8      	cmp	r8, r9
    86ce:	d8d4      	bhi.n	867a <__ledf2+0x6a>
    86d0:	2000      	movs	r0, #0
    86d2:	45c8      	cmp	r8, r9
    86d4:	d3ed      	bcc.n	86b2 <__ledf2+0xa2>
    86d6:	e7d5      	b.n	8684 <__ledf2+0x74>
    86d8:	000007ff 	.word	0x000007ff

000086dc <__aeabi_dmul>:
    86dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    86de:	465f      	mov	r7, fp
    86e0:	4656      	mov	r6, sl
    86e2:	464d      	mov	r5, r9
    86e4:	4644      	mov	r4, r8
    86e6:	b4f0      	push	{r4, r5, r6, r7}
    86e8:	1c05      	adds	r5, r0, #0
    86ea:	1c06      	adds	r6, r0, #0
    86ec:	0308      	lsls	r0, r1, #12
    86ee:	b087      	sub	sp, #28
    86f0:	4699      	mov	r9, r3
    86f2:	004f      	lsls	r7, r1, #1
    86f4:	0b03      	lsrs	r3, r0, #12
    86f6:	0fcc      	lsrs	r4, r1, #31
    86f8:	4692      	mov	sl, r2
    86fa:	469b      	mov	fp, r3
    86fc:	0d7f      	lsrs	r7, r7, #21
    86fe:	9401      	str	r4, [sp, #4]
    8700:	d067      	beq.n	87d2 <__aeabi_dmul+0xf6>
    8702:	4b6c      	ldr	r3, [pc, #432]	; (88b4 <__aeabi_dmul+0x1d8>)
    8704:	429f      	cmp	r7, r3
    8706:	d036      	beq.n	8776 <__aeabi_dmul+0x9a>
    8708:	2080      	movs	r0, #128	; 0x80
    870a:	465b      	mov	r3, fp
    870c:	0340      	lsls	r0, r0, #13
    870e:	4318      	orrs	r0, r3
    8710:	00c0      	lsls	r0, r0, #3
    8712:	0f6b      	lsrs	r3, r5, #29
    8714:	4318      	orrs	r0, r3
    8716:	4b68      	ldr	r3, [pc, #416]	; (88b8 <__aeabi_dmul+0x1dc>)
    8718:	4683      	mov	fp, r0
    871a:	469c      	mov	ip, r3
    871c:	2300      	movs	r3, #0
    871e:	4698      	mov	r8, r3
    8720:	00ee      	lsls	r6, r5, #3
    8722:	4467      	add	r7, ip
    8724:	9300      	str	r3, [sp, #0]
    8726:	464b      	mov	r3, r9
    8728:	4649      	mov	r1, r9
    872a:	031d      	lsls	r5, r3, #12
    872c:	0fc9      	lsrs	r1, r1, #31
    872e:	005b      	lsls	r3, r3, #1
    8730:	4652      	mov	r2, sl
    8732:	0b2d      	lsrs	r5, r5, #12
    8734:	0d5b      	lsrs	r3, r3, #21
    8736:	4689      	mov	r9, r1
    8738:	d100      	bne.n	873c <__aeabi_dmul+0x60>
    873a:	e06e      	b.n	881a <__aeabi_dmul+0x13e>
    873c:	495d      	ldr	r1, [pc, #372]	; (88b4 <__aeabi_dmul+0x1d8>)
    873e:	428b      	cmp	r3, r1
    8740:	d064      	beq.n	880c <__aeabi_dmul+0x130>
    8742:	2080      	movs	r0, #128	; 0x80
    8744:	495c      	ldr	r1, [pc, #368]	; (88b8 <__aeabi_dmul+0x1dc>)
    8746:	0340      	lsls	r0, r0, #13
    8748:	468c      	mov	ip, r1
    874a:	2100      	movs	r1, #0
    874c:	4305      	orrs	r5, r0
    874e:	00ed      	lsls	r5, r5, #3
    8750:	0f50      	lsrs	r0, r2, #29
    8752:	4305      	orrs	r5, r0
    8754:	00d2      	lsls	r2, r2, #3
    8756:	4463      	add	r3, ip
    8758:	4648      	mov	r0, r9
    875a:	18ff      	adds	r7, r7, r3
    875c:	1c7b      	adds	r3, r7, #1
    875e:	469a      	mov	sl, r3
    8760:	9b00      	ldr	r3, [sp, #0]
    8762:	4060      	eors	r0, r4
    8764:	9002      	str	r0, [sp, #8]
    8766:	430b      	orrs	r3, r1
    8768:	2b0f      	cmp	r3, #15
    876a:	d900      	bls.n	876e <__aeabi_dmul+0x92>
    876c:	e0ac      	b.n	88c8 <__aeabi_dmul+0x1ec>
    876e:	4853      	ldr	r0, [pc, #332]	; (88bc <__aeabi_dmul+0x1e0>)
    8770:	009b      	lsls	r3, r3, #2
    8772:	58c3      	ldr	r3, [r0, r3]
    8774:	469f      	mov	pc, r3
    8776:	465b      	mov	r3, fp
    8778:	431d      	orrs	r5, r3
    877a:	d000      	beq.n	877e <__aeabi_dmul+0xa2>
    877c:	e082      	b.n	8884 <__aeabi_dmul+0x1a8>
    877e:	2308      	movs	r3, #8
    8780:	9300      	str	r3, [sp, #0]
    8782:	2300      	movs	r3, #0
    8784:	469b      	mov	fp, r3
    8786:	3302      	adds	r3, #2
    8788:	2600      	movs	r6, #0
    878a:	4698      	mov	r8, r3
    878c:	e7cb      	b.n	8726 <__aeabi_dmul+0x4a>
    878e:	9b02      	ldr	r3, [sp, #8]
    8790:	9301      	str	r3, [sp, #4]
    8792:	4643      	mov	r3, r8
    8794:	2b02      	cmp	r3, #2
    8796:	d159      	bne.n	884c <__aeabi_dmul+0x170>
    8798:	2401      	movs	r4, #1
    879a:	2500      	movs	r5, #0
    879c:	2600      	movs	r6, #0
    879e:	9b01      	ldr	r3, [sp, #4]
    87a0:	401c      	ands	r4, r3
    87a2:	4b44      	ldr	r3, [pc, #272]	; (88b4 <__aeabi_dmul+0x1d8>)
    87a4:	2100      	movs	r1, #0
    87a6:	032d      	lsls	r5, r5, #12
    87a8:	0d0a      	lsrs	r2, r1, #20
    87aa:	0512      	lsls	r2, r2, #20
    87ac:	0b2d      	lsrs	r5, r5, #12
    87ae:	4315      	orrs	r5, r2
    87b0:	4a43      	ldr	r2, [pc, #268]	; (88c0 <__aeabi_dmul+0x1e4>)
    87b2:	051b      	lsls	r3, r3, #20
    87b4:	4015      	ands	r5, r2
    87b6:	431d      	orrs	r5, r3
    87b8:	006d      	lsls	r5, r5, #1
    87ba:	07e4      	lsls	r4, r4, #31
    87bc:	086d      	lsrs	r5, r5, #1
    87be:	4325      	orrs	r5, r4
    87c0:	1c30      	adds	r0, r6, #0
    87c2:	1c29      	adds	r1, r5, #0
    87c4:	b007      	add	sp, #28
    87c6:	bc3c      	pop	{r2, r3, r4, r5}
    87c8:	4690      	mov	r8, r2
    87ca:	4699      	mov	r9, r3
    87cc:	46a2      	mov	sl, r4
    87ce:	46ab      	mov	fp, r5
    87d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    87d2:	432b      	orrs	r3, r5
    87d4:	d04e      	beq.n	8874 <__aeabi_dmul+0x198>
    87d6:	465b      	mov	r3, fp
    87d8:	2b00      	cmp	r3, #0
    87da:	d100      	bne.n	87de <__aeabi_dmul+0x102>
    87dc:	e185      	b.n	8aea <__aeabi_dmul+0x40e>
    87de:	4658      	mov	r0, fp
    87e0:	f000 fe6e 	bl	94c0 <__clzsi2>
    87e4:	1c02      	adds	r2, r0, #0
    87e6:	2328      	movs	r3, #40	; 0x28
    87e8:	1c29      	adds	r1, r5, #0
    87ea:	1a9b      	subs	r3, r3, r2
    87ec:	1c16      	adds	r6, r2, #0
    87ee:	4658      	mov	r0, fp
    87f0:	40d9      	lsrs	r1, r3
    87f2:	3e08      	subs	r6, #8
    87f4:	40b0      	lsls	r0, r6
    87f6:	1c0b      	adds	r3, r1, #0
    87f8:	40b5      	lsls	r5, r6
    87fa:	4303      	orrs	r3, r0
    87fc:	469b      	mov	fp, r3
    87fe:	1c2e      	adds	r6, r5, #0
    8800:	2300      	movs	r3, #0
    8802:	4f30      	ldr	r7, [pc, #192]	; (88c4 <__aeabi_dmul+0x1e8>)
    8804:	9300      	str	r3, [sp, #0]
    8806:	1abf      	subs	r7, r7, r2
    8808:	4698      	mov	r8, r3
    880a:	e78c      	b.n	8726 <__aeabi_dmul+0x4a>
    880c:	4651      	mov	r1, sl
    880e:	4329      	orrs	r1, r5
    8810:	d12e      	bne.n	8870 <__aeabi_dmul+0x194>
    8812:	2500      	movs	r5, #0
    8814:	2200      	movs	r2, #0
    8816:	2102      	movs	r1, #2
    8818:	e79e      	b.n	8758 <__aeabi_dmul+0x7c>
    881a:	4651      	mov	r1, sl
    881c:	4329      	orrs	r1, r5
    881e:	d023      	beq.n	8868 <__aeabi_dmul+0x18c>
    8820:	2d00      	cmp	r5, #0
    8822:	d100      	bne.n	8826 <__aeabi_dmul+0x14a>
    8824:	e154      	b.n	8ad0 <__aeabi_dmul+0x3f4>
    8826:	1c28      	adds	r0, r5, #0
    8828:	f000 fe4a 	bl	94c0 <__clzsi2>
    882c:	1c03      	adds	r3, r0, #0
    882e:	2128      	movs	r1, #40	; 0x28
    8830:	4650      	mov	r0, sl
    8832:	1ac9      	subs	r1, r1, r3
    8834:	1c1a      	adds	r2, r3, #0
    8836:	40c8      	lsrs	r0, r1
    8838:	4651      	mov	r1, sl
    883a:	3a08      	subs	r2, #8
    883c:	4091      	lsls	r1, r2
    883e:	4095      	lsls	r5, r2
    8840:	1c0a      	adds	r2, r1, #0
    8842:	4305      	orrs	r5, r0
    8844:	481f      	ldr	r0, [pc, #124]	; (88c4 <__aeabi_dmul+0x1e8>)
    8846:	2100      	movs	r1, #0
    8848:	1ac3      	subs	r3, r0, r3
    884a:	e785      	b.n	8758 <__aeabi_dmul+0x7c>
    884c:	2b03      	cmp	r3, #3
    884e:	d100      	bne.n	8852 <__aeabi_dmul+0x176>
    8850:	e1c2      	b.n	8bd8 <__aeabi_dmul+0x4fc>
    8852:	2b01      	cmp	r3, #1
    8854:	d000      	beq.n	8858 <__aeabi_dmul+0x17c>
    8856:	e16d      	b.n	8b34 <__aeabi_dmul+0x458>
    8858:	4644      	mov	r4, r8
    885a:	9b01      	ldr	r3, [sp, #4]
    885c:	2500      	movs	r5, #0
    885e:	401c      	ands	r4, r3
    8860:	b2e4      	uxtb	r4, r4
    8862:	2300      	movs	r3, #0
    8864:	2600      	movs	r6, #0
    8866:	e79d      	b.n	87a4 <__aeabi_dmul+0xc8>
    8868:	2500      	movs	r5, #0
    886a:	2200      	movs	r2, #0
    886c:	2101      	movs	r1, #1
    886e:	e773      	b.n	8758 <__aeabi_dmul+0x7c>
    8870:	2103      	movs	r1, #3
    8872:	e771      	b.n	8758 <__aeabi_dmul+0x7c>
    8874:	2304      	movs	r3, #4
    8876:	9300      	str	r3, [sp, #0]
    8878:	2300      	movs	r3, #0
    887a:	469b      	mov	fp, r3
    887c:	3301      	adds	r3, #1
    887e:	2600      	movs	r6, #0
    8880:	4698      	mov	r8, r3
    8882:	e750      	b.n	8726 <__aeabi_dmul+0x4a>
    8884:	230c      	movs	r3, #12
    8886:	9300      	str	r3, [sp, #0]
    8888:	3b09      	subs	r3, #9
    888a:	4698      	mov	r8, r3
    888c:	e74b      	b.n	8726 <__aeabi_dmul+0x4a>
    888e:	2580      	movs	r5, #128	; 0x80
    8890:	2400      	movs	r4, #0
    8892:	032d      	lsls	r5, r5, #12
    8894:	2600      	movs	r6, #0
    8896:	4b07      	ldr	r3, [pc, #28]	; (88b4 <__aeabi_dmul+0x1d8>)
    8898:	e784      	b.n	87a4 <__aeabi_dmul+0xc8>
    889a:	464b      	mov	r3, r9
    889c:	46ab      	mov	fp, r5
    889e:	1c16      	adds	r6, r2, #0
    88a0:	9301      	str	r3, [sp, #4]
    88a2:	4688      	mov	r8, r1
    88a4:	e775      	b.n	8792 <__aeabi_dmul+0xb6>
    88a6:	9b02      	ldr	r3, [sp, #8]
    88a8:	46ab      	mov	fp, r5
    88aa:	1c16      	adds	r6, r2, #0
    88ac:	9301      	str	r3, [sp, #4]
    88ae:	4688      	mov	r8, r1
    88b0:	e76f      	b.n	8792 <__aeabi_dmul+0xb6>
    88b2:	46c0      	nop			; (mov r8, r8)
    88b4:	000007ff 	.word	0x000007ff
    88b8:	fffffc01 	.word	0xfffffc01
    88bc:	0000be68 	.word	0x0000be68
    88c0:	800fffff 	.word	0x800fffff
    88c4:	fffffc0d 	.word	0xfffffc0d
    88c8:	0c33      	lsrs	r3, r6, #16
    88ca:	0436      	lsls	r6, r6, #16
    88cc:	0c36      	lsrs	r6, r6, #16
    88ce:	469c      	mov	ip, r3
    88d0:	1c33      	adds	r3, r6, #0
    88d2:	0c14      	lsrs	r4, r2, #16
    88d4:	0412      	lsls	r2, r2, #16
    88d6:	0c12      	lsrs	r2, r2, #16
    88d8:	4353      	muls	r3, r2
    88da:	4698      	mov	r8, r3
    88dc:	4663      	mov	r3, ip
    88de:	4353      	muls	r3, r2
    88e0:	4699      	mov	r9, r3
    88e2:	4663      	mov	r3, ip
    88e4:	4363      	muls	r3, r4
    88e6:	9301      	str	r3, [sp, #4]
    88e8:	1c33      	adds	r3, r6, #0
    88ea:	4641      	mov	r1, r8
    88ec:	4363      	muls	r3, r4
    88ee:	0c09      	lsrs	r1, r1, #16
    88f0:	444b      	add	r3, r9
    88f2:	185b      	adds	r3, r3, r1
    88f4:	4599      	cmp	r9, r3
    88f6:	d905      	bls.n	8904 <__aeabi_dmul+0x228>
    88f8:	2080      	movs	r0, #128	; 0x80
    88fa:	0240      	lsls	r0, r0, #9
    88fc:	4681      	mov	r9, r0
    88fe:	9901      	ldr	r1, [sp, #4]
    8900:	4449      	add	r1, r9
    8902:	9101      	str	r1, [sp, #4]
    8904:	0c19      	lsrs	r1, r3, #16
    8906:	9103      	str	r1, [sp, #12]
    8908:	4641      	mov	r1, r8
    890a:	0409      	lsls	r1, r1, #16
    890c:	0c09      	lsrs	r1, r1, #16
    890e:	041b      	lsls	r3, r3, #16
    8910:	185b      	adds	r3, r3, r1
    8912:	9304      	str	r3, [sp, #16]
    8914:	0c2b      	lsrs	r3, r5, #16
    8916:	4698      	mov	r8, r3
    8918:	1c33      	adds	r3, r6, #0
    891a:	042d      	lsls	r5, r5, #16
    891c:	0c29      	lsrs	r1, r5, #16
    891e:	434b      	muls	r3, r1
    8920:	4660      	mov	r0, ip
    8922:	9300      	str	r3, [sp, #0]
    8924:	4643      	mov	r3, r8
    8926:	4665      	mov	r5, ip
    8928:	4358      	muls	r0, r3
    892a:	435e      	muls	r6, r3
    892c:	9b00      	ldr	r3, [sp, #0]
    892e:	434d      	muls	r5, r1
    8930:	0c1b      	lsrs	r3, r3, #16
    8932:	4699      	mov	r9, r3
    8934:	19ae      	adds	r6, r5, r6
    8936:	444e      	add	r6, r9
    8938:	4684      	mov	ip, r0
    893a:	42b5      	cmp	r5, r6
    893c:	d903      	bls.n	8946 <__aeabi_dmul+0x26a>
    893e:	2380      	movs	r3, #128	; 0x80
    8940:	025b      	lsls	r3, r3, #9
    8942:	4699      	mov	r9, r3
    8944:	44cc      	add	ip, r9
    8946:	0c35      	lsrs	r5, r6, #16
    8948:	1c2b      	adds	r3, r5, #0
    894a:	9803      	ldr	r0, [sp, #12]
    894c:	4463      	add	r3, ip
    894e:	4684      	mov	ip, r0
    8950:	9305      	str	r3, [sp, #20]
    8952:	9b00      	ldr	r3, [sp, #0]
    8954:	0436      	lsls	r6, r6, #16
    8956:	041b      	lsls	r3, r3, #16
    8958:	0c1b      	lsrs	r3, r3, #16
    895a:	18f3      	adds	r3, r6, r3
    895c:	449c      	add	ip, r3
    895e:	4660      	mov	r0, ip
    8960:	9003      	str	r0, [sp, #12]
    8962:	4658      	mov	r0, fp
    8964:	0405      	lsls	r5, r0, #16
    8966:	0c06      	lsrs	r6, r0, #16
    8968:	0c28      	lsrs	r0, r5, #16
    896a:	4684      	mov	ip, r0
    896c:	4350      	muls	r0, r2
    896e:	1c35      	adds	r5, r6, #0
    8970:	4681      	mov	r9, r0
    8972:	4660      	mov	r0, ip
    8974:	4365      	muls	r5, r4
    8976:	4344      	muls	r4, r0
    8978:	4648      	mov	r0, r9
    897a:	0c00      	lsrs	r0, r0, #16
    897c:	4683      	mov	fp, r0
    897e:	4372      	muls	r2, r6
    8980:	1914      	adds	r4, r2, r4
    8982:	445c      	add	r4, fp
    8984:	42a2      	cmp	r2, r4
    8986:	d903      	bls.n	8990 <__aeabi_dmul+0x2b4>
    8988:	2280      	movs	r2, #128	; 0x80
    898a:	0252      	lsls	r2, r2, #9
    898c:	4693      	mov	fp, r2
    898e:	445d      	add	r5, fp
    8990:	0c22      	lsrs	r2, r4, #16
    8992:	18ad      	adds	r5, r5, r2
    8994:	464a      	mov	r2, r9
    8996:	0412      	lsls	r2, r2, #16
    8998:	0c12      	lsrs	r2, r2, #16
    899a:	0424      	lsls	r4, r4, #16
    899c:	4640      	mov	r0, r8
    899e:	18a4      	adds	r4, r4, r2
    89a0:	4662      	mov	r2, ip
    89a2:	434a      	muls	r2, r1
    89a4:	4371      	muls	r1, r6
    89a6:	4346      	muls	r6, r0
    89a8:	4660      	mov	r0, ip
    89aa:	9600      	str	r6, [sp, #0]
    89ac:	4646      	mov	r6, r8
    89ae:	4370      	muls	r0, r6
    89b0:	4680      	mov	r8, r0
    89b2:	0c10      	lsrs	r0, r2, #16
    89b4:	4684      	mov	ip, r0
    89b6:	4488      	add	r8, r1
    89b8:	44e0      	add	r8, ip
    89ba:	4541      	cmp	r1, r8
    89bc:	d905      	bls.n	89ca <__aeabi_dmul+0x2ee>
    89be:	2180      	movs	r1, #128	; 0x80
    89c0:	0249      	lsls	r1, r1, #9
    89c2:	468c      	mov	ip, r1
    89c4:	9900      	ldr	r1, [sp, #0]
    89c6:	4461      	add	r1, ip
    89c8:	9100      	str	r1, [sp, #0]
    89ca:	9801      	ldr	r0, [sp, #4]
    89cc:	9903      	ldr	r1, [sp, #12]
    89ce:	4684      	mov	ip, r0
    89d0:	4461      	add	r1, ip
    89d2:	4299      	cmp	r1, r3
    89d4:	419b      	sbcs	r3, r3
    89d6:	425b      	negs	r3, r3
    89d8:	4699      	mov	r9, r3
    89da:	9805      	ldr	r0, [sp, #20]
    89dc:	4643      	mov	r3, r8
    89de:	4684      	mov	ip, r0
    89e0:	0412      	lsls	r2, r2, #16
    89e2:	0c12      	lsrs	r2, r2, #16
    89e4:	041b      	lsls	r3, r3, #16
    89e6:	189b      	adds	r3, r3, r2
    89e8:	4463      	add	r3, ip
    89ea:	469c      	mov	ip, r3
    89ec:	46ab      	mov	fp, r5
    89ee:	4283      	cmp	r3, r0
    89f0:	419b      	sbcs	r3, r3
    89f2:	4640      	mov	r0, r8
    89f4:	190a      	adds	r2, r1, r4
    89f6:	44cc      	add	ip, r9
    89f8:	42a2      	cmp	r2, r4
    89fa:	4189      	sbcs	r1, r1
    89fc:	44e3      	add	fp, ip
    89fe:	45cc      	cmp	ip, r9
    8a00:	41b6      	sbcs	r6, r6
    8a02:	465c      	mov	r4, fp
    8a04:	0c00      	lsrs	r0, r0, #16
    8a06:	4680      	mov	r8, r0
    8a08:	4249      	negs	r1, r1
    8a0a:	4276      	negs	r6, r6
    8a0c:	425b      	negs	r3, r3
    8a0e:	1864      	adds	r4, r4, r1
    8a10:	4333      	orrs	r3, r6
    8a12:	4498      	add	r8, r3
    8a14:	428c      	cmp	r4, r1
    8a16:	4189      	sbcs	r1, r1
    8a18:	45ab      	cmp	fp, r5
    8a1a:	419b      	sbcs	r3, r3
    8a1c:	4249      	negs	r1, r1
    8a1e:	425b      	negs	r3, r3
    8a20:	4319      	orrs	r1, r3
    8a22:	1c0d      	adds	r5, r1, #0
    8a24:	9b00      	ldr	r3, [sp, #0]
    8a26:	4445      	add	r5, r8
    8a28:	18ee      	adds	r6, r5, r3
    8a2a:	0276      	lsls	r6, r6, #9
    8a2c:	0de5      	lsrs	r5, r4, #23
    8a2e:	432e      	orrs	r6, r5
    8a30:	46b3      	mov	fp, r6
    8a32:	9b04      	ldr	r3, [sp, #16]
    8a34:	0256      	lsls	r6, r2, #9
    8a36:	431e      	orrs	r6, r3
    8a38:	1e73      	subs	r3, r6, #1
    8a3a:	419e      	sbcs	r6, r3
    8a3c:	465b      	mov	r3, fp
    8a3e:	0dd2      	lsrs	r2, r2, #23
    8a40:	4332      	orrs	r2, r6
    8a42:	0266      	lsls	r6, r4, #9
    8a44:	4316      	orrs	r6, r2
    8a46:	01db      	lsls	r3, r3, #7
    8a48:	d50a      	bpl.n	8a60 <__aeabi_dmul+0x384>
    8a4a:	2301      	movs	r3, #1
    8a4c:	4033      	ands	r3, r6
    8a4e:	0876      	lsrs	r6, r6, #1
    8a50:	431e      	orrs	r6, r3
    8a52:	465b      	mov	r3, fp
    8a54:	07db      	lsls	r3, r3, #31
    8a56:	431e      	orrs	r6, r3
    8a58:	465b      	mov	r3, fp
    8a5a:	085b      	lsrs	r3, r3, #1
    8a5c:	469b      	mov	fp, r3
    8a5e:	4657      	mov	r7, sl
    8a60:	4b63      	ldr	r3, [pc, #396]	; (8bf0 <__aeabi_dmul+0x514>)
    8a62:	18fb      	adds	r3, r7, r3
    8a64:	2b00      	cmp	r3, #0
    8a66:	dd5a      	ble.n	8b1e <__aeabi_dmul+0x442>
    8a68:	0772      	lsls	r2, r6, #29
    8a6a:	d009      	beq.n	8a80 <__aeabi_dmul+0x3a4>
    8a6c:	220f      	movs	r2, #15
    8a6e:	4032      	ands	r2, r6
    8a70:	2a04      	cmp	r2, #4
    8a72:	d005      	beq.n	8a80 <__aeabi_dmul+0x3a4>
    8a74:	1d32      	adds	r2, r6, #4
    8a76:	42b2      	cmp	r2, r6
    8a78:	41b6      	sbcs	r6, r6
    8a7a:	4276      	negs	r6, r6
    8a7c:	44b3      	add	fp, r6
    8a7e:	1c16      	adds	r6, r2, #0
    8a80:	465a      	mov	r2, fp
    8a82:	01d2      	lsls	r2, r2, #7
    8a84:	d506      	bpl.n	8a94 <__aeabi_dmul+0x3b8>
    8a86:	465a      	mov	r2, fp
    8a88:	4b5a      	ldr	r3, [pc, #360]	; (8bf4 <__aeabi_dmul+0x518>)
    8a8a:	401a      	ands	r2, r3
    8a8c:	2380      	movs	r3, #128	; 0x80
    8a8e:	4693      	mov	fp, r2
    8a90:	00db      	lsls	r3, r3, #3
    8a92:	18fb      	adds	r3, r7, r3
    8a94:	4a58      	ldr	r2, [pc, #352]	; (8bf8 <__aeabi_dmul+0x51c>)
    8a96:	4293      	cmp	r3, r2
    8a98:	dd34      	ble.n	8b04 <__aeabi_dmul+0x428>
    8a9a:	2401      	movs	r4, #1
    8a9c:	9b02      	ldr	r3, [sp, #8]
    8a9e:	2500      	movs	r5, #0
    8aa0:	401c      	ands	r4, r3
    8aa2:	2600      	movs	r6, #0
    8aa4:	4b55      	ldr	r3, [pc, #340]	; (8bfc <__aeabi_dmul+0x520>)
    8aa6:	e67d      	b.n	87a4 <__aeabi_dmul+0xc8>
    8aa8:	2080      	movs	r0, #128	; 0x80
    8aaa:	465b      	mov	r3, fp
    8aac:	0300      	lsls	r0, r0, #12
    8aae:	4203      	tst	r3, r0
    8ab0:	d008      	beq.n	8ac4 <__aeabi_dmul+0x3e8>
    8ab2:	4205      	tst	r5, r0
    8ab4:	d106      	bne.n	8ac4 <__aeabi_dmul+0x3e8>
    8ab6:	4305      	orrs	r5, r0
    8ab8:	032d      	lsls	r5, r5, #12
    8aba:	0b2d      	lsrs	r5, r5, #12
    8abc:	464c      	mov	r4, r9
    8abe:	1c16      	adds	r6, r2, #0
    8ac0:	4b4e      	ldr	r3, [pc, #312]	; (8bfc <__aeabi_dmul+0x520>)
    8ac2:	e66f      	b.n	87a4 <__aeabi_dmul+0xc8>
    8ac4:	465d      	mov	r5, fp
    8ac6:	4305      	orrs	r5, r0
    8ac8:	032d      	lsls	r5, r5, #12
    8aca:	0b2d      	lsrs	r5, r5, #12
    8acc:	4b4b      	ldr	r3, [pc, #300]	; (8bfc <__aeabi_dmul+0x520>)
    8ace:	e669      	b.n	87a4 <__aeabi_dmul+0xc8>
    8ad0:	4650      	mov	r0, sl
    8ad2:	f000 fcf5 	bl	94c0 <__clzsi2>
    8ad6:	1c03      	adds	r3, r0, #0
    8ad8:	3320      	adds	r3, #32
    8ada:	2b27      	cmp	r3, #39	; 0x27
    8adc:	dc00      	bgt.n	8ae0 <__aeabi_dmul+0x404>
    8ade:	e6a6      	b.n	882e <__aeabi_dmul+0x152>
    8ae0:	4655      	mov	r5, sl
    8ae2:	3808      	subs	r0, #8
    8ae4:	4085      	lsls	r5, r0
    8ae6:	2200      	movs	r2, #0
    8ae8:	e6ac      	b.n	8844 <__aeabi_dmul+0x168>
    8aea:	1c28      	adds	r0, r5, #0
    8aec:	f000 fce8 	bl	94c0 <__clzsi2>
    8af0:	1c02      	adds	r2, r0, #0
    8af2:	3220      	adds	r2, #32
    8af4:	2a27      	cmp	r2, #39	; 0x27
    8af6:	dc00      	bgt.n	8afa <__aeabi_dmul+0x41e>
    8af8:	e675      	b.n	87e6 <__aeabi_dmul+0x10a>
    8afa:	3808      	subs	r0, #8
    8afc:	4085      	lsls	r5, r0
    8afe:	2600      	movs	r6, #0
    8b00:	46ab      	mov	fp, r5
    8b02:	e67d      	b.n	8800 <__aeabi_dmul+0x124>
    8b04:	465a      	mov	r2, fp
    8b06:	08f6      	lsrs	r6, r6, #3
    8b08:	0752      	lsls	r2, r2, #29
    8b0a:	4316      	orrs	r6, r2
    8b0c:	465a      	mov	r2, fp
    8b0e:	2401      	movs	r4, #1
    8b10:	0255      	lsls	r5, r2, #9
    8b12:	9a02      	ldr	r2, [sp, #8]
    8b14:	055b      	lsls	r3, r3, #21
    8b16:	0b2d      	lsrs	r5, r5, #12
    8b18:	0d5b      	lsrs	r3, r3, #21
    8b1a:	4014      	ands	r4, r2
    8b1c:	e642      	b.n	87a4 <__aeabi_dmul+0xc8>
    8b1e:	4d38      	ldr	r5, [pc, #224]	; (8c00 <__aeabi_dmul+0x524>)
    8b20:	1bed      	subs	r5, r5, r7
    8b22:	2d38      	cmp	r5, #56	; 0x38
    8b24:	dd0a      	ble.n	8b3c <__aeabi_dmul+0x460>
    8b26:	2401      	movs	r4, #1
    8b28:	9b02      	ldr	r3, [sp, #8]
    8b2a:	2500      	movs	r5, #0
    8b2c:	401c      	ands	r4, r3
    8b2e:	2600      	movs	r6, #0
    8b30:	2300      	movs	r3, #0
    8b32:	e637      	b.n	87a4 <__aeabi_dmul+0xc8>
    8b34:	9b01      	ldr	r3, [sp, #4]
    8b36:	4657      	mov	r7, sl
    8b38:	9302      	str	r3, [sp, #8]
    8b3a:	e791      	b.n	8a60 <__aeabi_dmul+0x384>
    8b3c:	2d1f      	cmp	r5, #31
    8b3e:	dc25      	bgt.n	8b8c <__aeabi_dmul+0x4b0>
    8b40:	4b30      	ldr	r3, [pc, #192]	; (8c04 <__aeabi_dmul+0x528>)
    8b42:	1c32      	adds	r2, r6, #0
    8b44:	469c      	mov	ip, r3
    8b46:	4467      	add	r7, ip
    8b48:	40be      	lsls	r6, r7
    8b4a:	465b      	mov	r3, fp
    8b4c:	40bb      	lsls	r3, r7
    8b4e:	1c37      	adds	r7, r6, #0
    8b50:	40ea      	lsrs	r2, r5
    8b52:	1e7e      	subs	r6, r7, #1
    8b54:	41b7      	sbcs	r7, r6
    8b56:	4313      	orrs	r3, r2
    8b58:	433b      	orrs	r3, r7
    8b5a:	1c1e      	adds	r6, r3, #0
    8b5c:	465b      	mov	r3, fp
    8b5e:	40eb      	lsrs	r3, r5
    8b60:	1c1d      	adds	r5, r3, #0
    8b62:	0773      	lsls	r3, r6, #29
    8b64:	d009      	beq.n	8b7a <__aeabi_dmul+0x49e>
    8b66:	230f      	movs	r3, #15
    8b68:	4033      	ands	r3, r6
    8b6a:	2b04      	cmp	r3, #4
    8b6c:	d005      	beq.n	8b7a <__aeabi_dmul+0x49e>
    8b6e:	1d33      	adds	r3, r6, #4
    8b70:	42b3      	cmp	r3, r6
    8b72:	41b6      	sbcs	r6, r6
    8b74:	4276      	negs	r6, r6
    8b76:	19ad      	adds	r5, r5, r6
    8b78:	1c1e      	adds	r6, r3, #0
    8b7a:	022b      	lsls	r3, r5, #8
    8b7c:	d520      	bpl.n	8bc0 <__aeabi_dmul+0x4e4>
    8b7e:	2401      	movs	r4, #1
    8b80:	9b02      	ldr	r3, [sp, #8]
    8b82:	2500      	movs	r5, #0
    8b84:	401c      	ands	r4, r3
    8b86:	2600      	movs	r6, #0
    8b88:	2301      	movs	r3, #1
    8b8a:	e60b      	b.n	87a4 <__aeabi_dmul+0xc8>
    8b8c:	465a      	mov	r2, fp
    8b8e:	4b1e      	ldr	r3, [pc, #120]	; (8c08 <__aeabi_dmul+0x52c>)
    8b90:	1bdb      	subs	r3, r3, r7
    8b92:	40da      	lsrs	r2, r3
    8b94:	1c13      	adds	r3, r2, #0
    8b96:	2d20      	cmp	r5, #32
    8b98:	d01c      	beq.n	8bd4 <__aeabi_dmul+0x4f8>
    8b9a:	4a1c      	ldr	r2, [pc, #112]	; (8c0c <__aeabi_dmul+0x530>)
    8b9c:	4694      	mov	ip, r2
    8b9e:	465a      	mov	r2, fp
    8ba0:	4467      	add	r7, ip
    8ba2:	40ba      	lsls	r2, r7
    8ba4:	1c17      	adds	r7, r2, #0
    8ba6:	433e      	orrs	r6, r7
    8ba8:	1e72      	subs	r2, r6, #1
    8baa:	4196      	sbcs	r6, r2
    8bac:	431e      	orrs	r6, r3
    8bae:	2307      	movs	r3, #7
    8bb0:	2500      	movs	r5, #0
    8bb2:	4033      	ands	r3, r6
    8bb4:	d007      	beq.n	8bc6 <__aeabi_dmul+0x4ea>
    8bb6:	230f      	movs	r3, #15
    8bb8:	2500      	movs	r5, #0
    8bba:	4033      	ands	r3, r6
    8bbc:	2b04      	cmp	r3, #4
    8bbe:	d1d6      	bne.n	8b6e <__aeabi_dmul+0x492>
    8bc0:	076b      	lsls	r3, r5, #29
    8bc2:	026d      	lsls	r5, r5, #9
    8bc4:	0b2d      	lsrs	r5, r5, #12
    8bc6:	2401      	movs	r4, #1
    8bc8:	08f6      	lsrs	r6, r6, #3
    8bca:	431e      	orrs	r6, r3
    8bcc:	9b02      	ldr	r3, [sp, #8]
    8bce:	401c      	ands	r4, r3
    8bd0:	2300      	movs	r3, #0
    8bd2:	e5e7      	b.n	87a4 <__aeabi_dmul+0xc8>
    8bd4:	2700      	movs	r7, #0
    8bd6:	e7e6      	b.n	8ba6 <__aeabi_dmul+0x4ca>
    8bd8:	2580      	movs	r5, #128	; 0x80
    8bda:	465b      	mov	r3, fp
    8bdc:	2401      	movs	r4, #1
    8bde:	032d      	lsls	r5, r5, #12
    8be0:	431d      	orrs	r5, r3
    8be2:	9b01      	ldr	r3, [sp, #4]
    8be4:	032d      	lsls	r5, r5, #12
    8be6:	4023      	ands	r3, r4
    8be8:	1c1c      	adds	r4, r3, #0
    8bea:	0b2d      	lsrs	r5, r5, #12
    8bec:	4b03      	ldr	r3, [pc, #12]	; (8bfc <__aeabi_dmul+0x520>)
    8bee:	e5d9      	b.n	87a4 <__aeabi_dmul+0xc8>
    8bf0:	000003ff 	.word	0x000003ff
    8bf4:	feffffff 	.word	0xfeffffff
    8bf8:	000007fe 	.word	0x000007fe
    8bfc:	000007ff 	.word	0x000007ff
    8c00:	fffffc02 	.word	0xfffffc02
    8c04:	0000041e 	.word	0x0000041e
    8c08:	fffffbe2 	.word	0xfffffbe2
    8c0c:	0000043e 	.word	0x0000043e

00008c10 <__aeabi_dsub>:
    8c10:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c12:	464d      	mov	r5, r9
    8c14:	4644      	mov	r4, r8
    8c16:	465f      	mov	r7, fp
    8c18:	4656      	mov	r6, sl
    8c1a:	b4f0      	push	{r4, r5, r6, r7}
    8c1c:	1c0e      	adds	r6, r1, #0
    8c1e:	1c11      	adds	r1, r2, #0
    8c20:	0332      	lsls	r2, r6, #12
    8c22:	0a52      	lsrs	r2, r2, #9
    8c24:	0f47      	lsrs	r7, r0, #29
    8c26:	4317      	orrs	r7, r2
    8c28:	00c5      	lsls	r5, r0, #3
    8c2a:	031a      	lsls	r2, r3, #12
    8c2c:	0058      	lsls	r0, r3, #1
    8c2e:	0fdb      	lsrs	r3, r3, #31
    8c30:	4699      	mov	r9, r3
    8c32:	0a52      	lsrs	r2, r2, #9
    8c34:	0f4b      	lsrs	r3, r1, #29
    8c36:	b083      	sub	sp, #12
    8c38:	431a      	orrs	r2, r3
    8c3a:	00cb      	lsls	r3, r1, #3
    8c3c:	9301      	str	r3, [sp, #4]
    8c3e:	4bcf      	ldr	r3, [pc, #828]	; (8f7c <__aeabi_dsub+0x36c>)
    8c40:	0074      	lsls	r4, r6, #1
    8c42:	0ff6      	lsrs	r6, r6, #31
    8c44:	0d64      	lsrs	r4, r4, #21
    8c46:	46b0      	mov	r8, r6
    8c48:	0d40      	lsrs	r0, r0, #21
    8c4a:	4298      	cmp	r0, r3
    8c4c:	d100      	bne.n	8c50 <__aeabi_dsub+0x40>
    8c4e:	e0e8      	b.n	8e22 <__aeabi_dsub+0x212>
    8c50:	2301      	movs	r3, #1
    8c52:	4649      	mov	r1, r9
    8c54:	4059      	eors	r1, r3
    8c56:	1c0b      	adds	r3, r1, #0
    8c58:	429e      	cmp	r6, r3
    8c5a:	d100      	bne.n	8c5e <__aeabi_dsub+0x4e>
    8c5c:	e0b1      	b.n	8dc2 <__aeabi_dsub+0x1b2>
    8c5e:	1a26      	subs	r6, r4, r0
    8c60:	2e00      	cmp	r6, #0
    8c62:	dc00      	bgt.n	8c66 <__aeabi_dsub+0x56>
    8c64:	e11c      	b.n	8ea0 <__aeabi_dsub+0x290>
    8c66:	2800      	cmp	r0, #0
    8c68:	d142      	bne.n	8cf0 <__aeabi_dsub+0xe0>
    8c6a:	1c13      	adds	r3, r2, #0
    8c6c:	9901      	ldr	r1, [sp, #4]
    8c6e:	430b      	orrs	r3, r1
    8c70:	d000      	beq.n	8c74 <__aeabi_dsub+0x64>
    8c72:	e0e6      	b.n	8e42 <__aeabi_dsub+0x232>
    8c74:	076b      	lsls	r3, r5, #29
    8c76:	d100      	bne.n	8c7a <__aeabi_dsub+0x6a>
    8c78:	e08e      	b.n	8d98 <__aeabi_dsub+0x188>
    8c7a:	230f      	movs	r3, #15
    8c7c:	402b      	ands	r3, r5
    8c7e:	2b04      	cmp	r3, #4
    8c80:	d100      	bne.n	8c84 <__aeabi_dsub+0x74>
    8c82:	e089      	b.n	8d98 <__aeabi_dsub+0x188>
    8c84:	1d2a      	adds	r2, r5, #4
    8c86:	42aa      	cmp	r2, r5
    8c88:	41ad      	sbcs	r5, r5
    8c8a:	2380      	movs	r3, #128	; 0x80
    8c8c:	2601      	movs	r6, #1
    8c8e:	4641      	mov	r1, r8
    8c90:	426d      	negs	r5, r5
    8c92:	197f      	adds	r7, r7, r5
    8c94:	041b      	lsls	r3, r3, #16
    8c96:	403b      	ands	r3, r7
    8c98:	400e      	ands	r6, r1
    8c9a:	1c15      	adds	r5, r2, #0
    8c9c:	2b00      	cmp	r3, #0
    8c9e:	d100      	bne.n	8ca2 <__aeabi_dsub+0x92>
    8ca0:	e083      	b.n	8daa <__aeabi_dsub+0x19a>
    8ca2:	4bb6      	ldr	r3, [pc, #728]	; (8f7c <__aeabi_dsub+0x36c>)
    8ca4:	3401      	adds	r4, #1
    8ca6:	429c      	cmp	r4, r3
    8ca8:	d100      	bne.n	8cac <__aeabi_dsub+0x9c>
    8caa:	e116      	b.n	8eda <__aeabi_dsub+0x2ca>
    8cac:	1c3a      	adds	r2, r7, #0
    8cae:	4bb4      	ldr	r3, [pc, #720]	; (8f80 <__aeabi_dsub+0x370>)
    8cb0:	08ed      	lsrs	r5, r5, #3
    8cb2:	401a      	ands	r2, r3
    8cb4:	0750      	lsls	r0, r2, #29
    8cb6:	0564      	lsls	r4, r4, #21
    8cb8:	0252      	lsls	r2, r2, #9
    8cba:	4305      	orrs	r5, r0
    8cbc:	0b12      	lsrs	r2, r2, #12
    8cbe:	0d64      	lsrs	r4, r4, #21
    8cc0:	2100      	movs	r1, #0
    8cc2:	0312      	lsls	r2, r2, #12
    8cc4:	0d0b      	lsrs	r3, r1, #20
    8cc6:	051b      	lsls	r3, r3, #20
    8cc8:	0564      	lsls	r4, r4, #21
    8cca:	0b12      	lsrs	r2, r2, #12
    8ccc:	431a      	orrs	r2, r3
    8cce:	0863      	lsrs	r3, r4, #1
    8cd0:	4cac      	ldr	r4, [pc, #688]	; (8f84 <__aeabi_dsub+0x374>)
    8cd2:	07f6      	lsls	r6, r6, #31
    8cd4:	4014      	ands	r4, r2
    8cd6:	431c      	orrs	r4, r3
    8cd8:	0064      	lsls	r4, r4, #1
    8cda:	0864      	lsrs	r4, r4, #1
    8cdc:	4334      	orrs	r4, r6
    8cde:	1c28      	adds	r0, r5, #0
    8ce0:	1c21      	adds	r1, r4, #0
    8ce2:	b003      	add	sp, #12
    8ce4:	bc3c      	pop	{r2, r3, r4, r5}
    8ce6:	4690      	mov	r8, r2
    8ce8:	4699      	mov	r9, r3
    8cea:	46a2      	mov	sl, r4
    8cec:	46ab      	mov	fp, r5
    8cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8cf0:	4ba2      	ldr	r3, [pc, #648]	; (8f7c <__aeabi_dsub+0x36c>)
    8cf2:	429c      	cmp	r4, r3
    8cf4:	d0be      	beq.n	8c74 <__aeabi_dsub+0x64>
    8cf6:	2380      	movs	r3, #128	; 0x80
    8cf8:	041b      	lsls	r3, r3, #16
    8cfa:	431a      	orrs	r2, r3
    8cfc:	2e38      	cmp	r6, #56	; 0x38
    8cfe:	dd00      	ble.n	8d02 <__aeabi_dsub+0xf2>
    8d00:	e103      	b.n	8f0a <__aeabi_dsub+0x2fa>
    8d02:	2e1f      	cmp	r6, #31
    8d04:	dd00      	ble.n	8d08 <__aeabi_dsub+0xf8>
    8d06:	e13f      	b.n	8f88 <__aeabi_dsub+0x378>
    8d08:	2020      	movs	r0, #32
    8d0a:	1b83      	subs	r3, r0, r6
    8d0c:	4699      	mov	r9, r3
    8d0e:	1c13      	adds	r3, r2, #0
    8d10:	4649      	mov	r1, r9
    8d12:	408b      	lsls	r3, r1
    8d14:	469c      	mov	ip, r3
    8d16:	9b01      	ldr	r3, [sp, #4]
    8d18:	4660      	mov	r0, ip
    8d1a:	40f3      	lsrs	r3, r6
    8d1c:	4303      	orrs	r3, r0
    8d1e:	9801      	ldr	r0, [sp, #4]
    8d20:	40f2      	lsrs	r2, r6
    8d22:	4088      	lsls	r0, r1
    8d24:	1c01      	adds	r1, r0, #0
    8d26:	1e48      	subs	r0, r1, #1
    8d28:	4181      	sbcs	r1, r0
    8d2a:	430b      	orrs	r3, r1
    8d2c:	1aeb      	subs	r3, r5, r3
    8d2e:	429d      	cmp	r5, r3
    8d30:	4180      	sbcs	r0, r0
    8d32:	1c1d      	adds	r5, r3, #0
    8d34:	1aba      	subs	r2, r7, r2
    8d36:	4240      	negs	r0, r0
    8d38:	1a17      	subs	r7, r2, r0
    8d3a:	023b      	lsls	r3, r7, #8
    8d3c:	d400      	bmi.n	8d40 <__aeabi_dsub+0x130>
    8d3e:	e0a8      	b.n	8e92 <__aeabi_dsub+0x282>
    8d40:	027a      	lsls	r2, r7, #9
    8d42:	0a56      	lsrs	r6, r2, #9
    8d44:	2e00      	cmp	r6, #0
    8d46:	d100      	bne.n	8d4a <__aeabi_dsub+0x13a>
    8d48:	e0ca      	b.n	8ee0 <__aeabi_dsub+0x2d0>
    8d4a:	1c30      	adds	r0, r6, #0
    8d4c:	f000 fbb8 	bl	94c0 <__clzsi2>
    8d50:	1c03      	adds	r3, r0, #0
    8d52:	3b08      	subs	r3, #8
    8d54:	2b1f      	cmp	r3, #31
    8d56:	dd00      	ble.n	8d5a <__aeabi_dsub+0x14a>
    8d58:	e0cb      	b.n	8ef2 <__aeabi_dsub+0x2e2>
    8d5a:	2228      	movs	r2, #40	; 0x28
    8d5c:	1c29      	adds	r1, r5, #0
    8d5e:	1a12      	subs	r2, r2, r0
    8d60:	40d1      	lsrs	r1, r2
    8d62:	409e      	lsls	r6, r3
    8d64:	1c0a      	adds	r2, r1, #0
    8d66:	409d      	lsls	r5, r3
    8d68:	4332      	orrs	r2, r6
    8d6a:	429c      	cmp	r4, r3
    8d6c:	dd00      	ble.n	8d70 <__aeabi_dsub+0x160>
    8d6e:	e0c8      	b.n	8f02 <__aeabi_dsub+0x2f2>
    8d70:	1b1c      	subs	r4, r3, r4
    8d72:	1c67      	adds	r7, r4, #1
    8d74:	2f1f      	cmp	r7, #31
    8d76:	dd00      	ble.n	8d7a <__aeabi_dsub+0x16a>
    8d78:	e0ed      	b.n	8f56 <__aeabi_dsub+0x346>
    8d7a:	231f      	movs	r3, #31
    8d7c:	1c29      	adds	r1, r5, #0
    8d7e:	1b1c      	subs	r4, r3, r4
    8d80:	1c13      	adds	r3, r2, #0
    8d82:	40a5      	lsls	r5, r4
    8d84:	40a3      	lsls	r3, r4
    8d86:	40f9      	lsrs	r1, r7
    8d88:	1e6c      	subs	r4, r5, #1
    8d8a:	41a5      	sbcs	r5, r4
    8d8c:	40fa      	lsrs	r2, r7
    8d8e:	4319      	orrs	r1, r3
    8d90:	430d      	orrs	r5, r1
    8d92:	1c17      	adds	r7, r2, #0
    8d94:	2400      	movs	r4, #0
    8d96:	e76d      	b.n	8c74 <__aeabi_dsub+0x64>
    8d98:	2380      	movs	r3, #128	; 0x80
    8d9a:	2601      	movs	r6, #1
    8d9c:	4642      	mov	r2, r8
    8d9e:	041b      	lsls	r3, r3, #16
    8da0:	403b      	ands	r3, r7
    8da2:	4016      	ands	r6, r2
    8da4:	2b00      	cmp	r3, #0
    8da6:	d000      	beq.n	8daa <__aeabi_dsub+0x19a>
    8da8:	e77b      	b.n	8ca2 <__aeabi_dsub+0x92>
    8daa:	4b74      	ldr	r3, [pc, #464]	; (8f7c <__aeabi_dsub+0x36c>)
    8dac:	08ed      	lsrs	r5, r5, #3
    8dae:	0778      	lsls	r0, r7, #29
    8db0:	4305      	orrs	r5, r0
    8db2:	08fa      	lsrs	r2, r7, #3
    8db4:	429c      	cmp	r4, r3
    8db6:	d03b      	beq.n	8e30 <__aeabi_dsub+0x220>
    8db8:	0312      	lsls	r2, r2, #12
    8dba:	0564      	lsls	r4, r4, #21
    8dbc:	0b12      	lsrs	r2, r2, #12
    8dbe:	0d64      	lsrs	r4, r4, #21
    8dc0:	e77e      	b.n	8cc0 <__aeabi_dsub+0xb0>
    8dc2:	1a23      	subs	r3, r4, r0
    8dc4:	469a      	mov	sl, r3
    8dc6:	2b00      	cmp	r3, #0
    8dc8:	dc00      	bgt.n	8dcc <__aeabi_dsub+0x1bc>
    8dca:	e0a5      	b.n	8f18 <__aeabi_dsub+0x308>
    8dcc:	2800      	cmp	r0, #0
    8dce:	d044      	beq.n	8e5a <__aeabi_dsub+0x24a>
    8dd0:	486a      	ldr	r0, [pc, #424]	; (8f7c <__aeabi_dsub+0x36c>)
    8dd2:	4284      	cmp	r4, r0
    8dd4:	d100      	bne.n	8dd8 <__aeabi_dsub+0x1c8>
    8dd6:	e74d      	b.n	8c74 <__aeabi_dsub+0x64>
    8dd8:	2080      	movs	r0, #128	; 0x80
    8dda:	0400      	lsls	r0, r0, #16
    8ddc:	4302      	orrs	r2, r0
    8dde:	4653      	mov	r3, sl
    8de0:	2b38      	cmp	r3, #56	; 0x38
    8de2:	dc00      	bgt.n	8de6 <__aeabi_dsub+0x1d6>
    8de4:	e11c      	b.n	9020 <__aeabi_dsub+0x410>
    8de6:	9b01      	ldr	r3, [sp, #4]
    8de8:	431a      	orrs	r2, r3
    8dea:	1e51      	subs	r1, r2, #1
    8dec:	418a      	sbcs	r2, r1
    8dee:	b2d1      	uxtb	r1, r2
    8df0:	2200      	movs	r2, #0
    8df2:	1949      	adds	r1, r1, r5
    8df4:	42a9      	cmp	r1, r5
    8df6:	4180      	sbcs	r0, r0
    8df8:	1c0d      	adds	r5, r1, #0
    8dfa:	19d2      	adds	r2, r2, r7
    8dfc:	4240      	negs	r0, r0
    8dfe:	1817      	adds	r7, r2, r0
    8e00:	023b      	lsls	r3, r7, #8
    8e02:	d546      	bpl.n	8e92 <__aeabi_dsub+0x282>
    8e04:	4b5d      	ldr	r3, [pc, #372]	; (8f7c <__aeabi_dsub+0x36c>)
    8e06:	3401      	adds	r4, #1
    8e08:	429c      	cmp	r4, r3
    8e0a:	d100      	bne.n	8e0e <__aeabi_dsub+0x1fe>
    8e0c:	e169      	b.n	90e2 <__aeabi_dsub+0x4d2>
    8e0e:	2001      	movs	r0, #1
    8e10:	4a5b      	ldr	r2, [pc, #364]	; (8f80 <__aeabi_dsub+0x370>)
    8e12:	086b      	lsrs	r3, r5, #1
    8e14:	403a      	ands	r2, r7
    8e16:	4028      	ands	r0, r5
    8e18:	4318      	orrs	r0, r3
    8e1a:	07d5      	lsls	r5, r2, #31
    8e1c:	4305      	orrs	r5, r0
    8e1e:	0857      	lsrs	r7, r2, #1
    8e20:	e728      	b.n	8c74 <__aeabi_dsub+0x64>
    8e22:	1c13      	adds	r3, r2, #0
    8e24:	9901      	ldr	r1, [sp, #4]
    8e26:	430b      	orrs	r3, r1
    8e28:	d100      	bne.n	8e2c <__aeabi_dsub+0x21c>
    8e2a:	e711      	b.n	8c50 <__aeabi_dsub+0x40>
    8e2c:	464b      	mov	r3, r9
    8e2e:	e713      	b.n	8c58 <__aeabi_dsub+0x48>
    8e30:	1c2b      	adds	r3, r5, #0
    8e32:	4313      	orrs	r3, r2
    8e34:	d051      	beq.n	8eda <__aeabi_dsub+0x2ca>
    8e36:	2380      	movs	r3, #128	; 0x80
    8e38:	031b      	lsls	r3, r3, #12
    8e3a:	431a      	orrs	r2, r3
    8e3c:	0312      	lsls	r2, r2, #12
    8e3e:	0b12      	lsrs	r2, r2, #12
    8e40:	e73e      	b.n	8cc0 <__aeabi_dsub+0xb0>
    8e42:	3e01      	subs	r6, #1
    8e44:	2e00      	cmp	r6, #0
    8e46:	d000      	beq.n	8e4a <__aeabi_dsub+0x23a>
    8e48:	e080      	b.n	8f4c <__aeabi_dsub+0x33c>
    8e4a:	1a69      	subs	r1, r5, r1
    8e4c:	428d      	cmp	r5, r1
    8e4e:	419b      	sbcs	r3, r3
    8e50:	1aba      	subs	r2, r7, r2
    8e52:	425b      	negs	r3, r3
    8e54:	1ad7      	subs	r7, r2, r3
    8e56:	1c0d      	adds	r5, r1, #0
    8e58:	e76f      	b.n	8d3a <__aeabi_dsub+0x12a>
    8e5a:	1c10      	adds	r0, r2, #0
    8e5c:	9b01      	ldr	r3, [sp, #4]
    8e5e:	4318      	orrs	r0, r3
    8e60:	d100      	bne.n	8e64 <__aeabi_dsub+0x254>
    8e62:	e707      	b.n	8c74 <__aeabi_dsub+0x64>
    8e64:	2301      	movs	r3, #1
    8e66:	425b      	negs	r3, r3
    8e68:	469c      	mov	ip, r3
    8e6a:	44e2      	add	sl, ip
    8e6c:	4653      	mov	r3, sl
    8e6e:	2b00      	cmp	r3, #0
    8e70:	d000      	beq.n	8e74 <__aeabi_dsub+0x264>
    8e72:	e102      	b.n	907a <__aeabi_dsub+0x46a>
    8e74:	9b01      	ldr	r3, [sp, #4]
    8e76:	19d2      	adds	r2, r2, r7
    8e78:	1959      	adds	r1, r3, r5
    8e7a:	42a9      	cmp	r1, r5
    8e7c:	419b      	sbcs	r3, r3
    8e7e:	425b      	negs	r3, r3
    8e80:	18d7      	adds	r7, r2, r3
    8e82:	1c0d      	adds	r5, r1, #0
    8e84:	e7bc      	b.n	8e00 <__aeabi_dsub+0x1f0>
    8e86:	4663      	mov	r3, ip
    8e88:	4303      	orrs	r3, r0
    8e8a:	d100      	bne.n	8e8e <__aeabi_dsub+0x27e>
    8e8c:	e128      	b.n	90e0 <__aeabi_dsub+0x4d0>
    8e8e:	1c07      	adds	r7, r0, #0
    8e90:	4665      	mov	r5, ip
    8e92:	076b      	lsls	r3, r5, #29
    8e94:	d000      	beq.n	8e98 <__aeabi_dsub+0x288>
    8e96:	e6f0      	b.n	8c7a <__aeabi_dsub+0x6a>
    8e98:	2601      	movs	r6, #1
    8e9a:	4643      	mov	r3, r8
    8e9c:	401e      	ands	r6, r3
    8e9e:	e784      	b.n	8daa <__aeabi_dsub+0x19a>
    8ea0:	2e00      	cmp	r6, #0
    8ea2:	d000      	beq.n	8ea6 <__aeabi_dsub+0x296>
    8ea4:	e081      	b.n	8faa <__aeabi_dsub+0x39a>
    8ea6:	1c60      	adds	r0, r4, #1
    8ea8:	0540      	lsls	r0, r0, #21
    8eaa:	0d40      	lsrs	r0, r0, #21
    8eac:	2801      	cmp	r0, #1
    8eae:	dc00      	bgt.n	8eb2 <__aeabi_dsub+0x2a2>
    8eb0:	e107      	b.n	90c2 <__aeabi_dsub+0x4b2>
    8eb2:	9901      	ldr	r1, [sp, #4]
    8eb4:	1a68      	subs	r0, r5, r1
    8eb6:	4684      	mov	ip, r0
    8eb8:	4565      	cmp	r5, ip
    8eba:	41b6      	sbcs	r6, r6
    8ebc:	1ab8      	subs	r0, r7, r2
    8ebe:	4276      	negs	r6, r6
    8ec0:	1b86      	subs	r6, r0, r6
    8ec2:	0230      	lsls	r0, r6, #8
    8ec4:	d400      	bmi.n	8ec8 <__aeabi_dsub+0x2b8>
    8ec6:	e0a1      	b.n	900c <__aeabi_dsub+0x3fc>
    8ec8:	468c      	mov	ip, r1
    8eca:	1b4d      	subs	r5, r1, r5
    8ecc:	45ac      	cmp	ip, r5
    8ece:	4189      	sbcs	r1, r1
    8ed0:	1bd2      	subs	r2, r2, r7
    8ed2:	4249      	negs	r1, r1
    8ed4:	1a56      	subs	r6, r2, r1
    8ed6:	4698      	mov	r8, r3
    8ed8:	e734      	b.n	8d44 <__aeabi_dsub+0x134>
    8eda:	2200      	movs	r2, #0
    8edc:	2500      	movs	r5, #0
    8ede:	e6ef      	b.n	8cc0 <__aeabi_dsub+0xb0>
    8ee0:	1c28      	adds	r0, r5, #0
    8ee2:	f000 faed 	bl	94c0 <__clzsi2>
    8ee6:	3020      	adds	r0, #32
    8ee8:	1c03      	adds	r3, r0, #0
    8eea:	3b08      	subs	r3, #8
    8eec:	2b1f      	cmp	r3, #31
    8eee:	dc00      	bgt.n	8ef2 <__aeabi_dsub+0x2e2>
    8ef0:	e733      	b.n	8d5a <__aeabi_dsub+0x14a>
    8ef2:	1c02      	adds	r2, r0, #0
    8ef4:	3a28      	subs	r2, #40	; 0x28
    8ef6:	4095      	lsls	r5, r2
    8ef8:	1c2a      	adds	r2, r5, #0
    8efa:	2500      	movs	r5, #0
    8efc:	429c      	cmp	r4, r3
    8efe:	dc00      	bgt.n	8f02 <__aeabi_dsub+0x2f2>
    8f00:	e736      	b.n	8d70 <__aeabi_dsub+0x160>
    8f02:	4f1f      	ldr	r7, [pc, #124]	; (8f80 <__aeabi_dsub+0x370>)
    8f04:	1ae4      	subs	r4, r4, r3
    8f06:	4017      	ands	r7, r2
    8f08:	e6b4      	b.n	8c74 <__aeabi_dsub+0x64>
    8f0a:	9b01      	ldr	r3, [sp, #4]
    8f0c:	431a      	orrs	r2, r3
    8f0e:	1e51      	subs	r1, r2, #1
    8f10:	418a      	sbcs	r2, r1
    8f12:	b2d3      	uxtb	r3, r2
    8f14:	2200      	movs	r2, #0
    8f16:	e709      	b.n	8d2c <__aeabi_dsub+0x11c>
    8f18:	2b00      	cmp	r3, #0
    8f1a:	d000      	beq.n	8f1e <__aeabi_dsub+0x30e>
    8f1c:	e101      	b.n	9122 <__aeabi_dsub+0x512>
    8f1e:	1c60      	adds	r0, r4, #1
    8f20:	0543      	lsls	r3, r0, #21
    8f22:	0d5b      	lsrs	r3, r3, #21
    8f24:	2b01      	cmp	r3, #1
    8f26:	dc00      	bgt.n	8f2a <__aeabi_dsub+0x31a>
    8f28:	e0b0      	b.n	908c <__aeabi_dsub+0x47c>
    8f2a:	4b14      	ldr	r3, [pc, #80]	; (8f7c <__aeabi_dsub+0x36c>)
    8f2c:	4298      	cmp	r0, r3
    8f2e:	d100      	bne.n	8f32 <__aeabi_dsub+0x322>
    8f30:	e11e      	b.n	9170 <__aeabi_dsub+0x560>
    8f32:	9b01      	ldr	r3, [sp, #4]
    8f34:	19d2      	adds	r2, r2, r7
    8f36:	1959      	adds	r1, r3, r5
    8f38:	42a9      	cmp	r1, r5
    8f3a:	419b      	sbcs	r3, r3
    8f3c:	425b      	negs	r3, r3
    8f3e:	18d2      	adds	r2, r2, r3
    8f40:	0849      	lsrs	r1, r1, #1
    8f42:	07d5      	lsls	r5, r2, #31
    8f44:	430d      	orrs	r5, r1
    8f46:	0857      	lsrs	r7, r2, #1
    8f48:	1c04      	adds	r4, r0, #0
    8f4a:	e693      	b.n	8c74 <__aeabi_dsub+0x64>
    8f4c:	4b0b      	ldr	r3, [pc, #44]	; (8f7c <__aeabi_dsub+0x36c>)
    8f4e:	429c      	cmp	r4, r3
    8f50:	d000      	beq.n	8f54 <__aeabi_dsub+0x344>
    8f52:	e6d3      	b.n	8cfc <__aeabi_dsub+0xec>
    8f54:	e68e      	b.n	8c74 <__aeabi_dsub+0x64>
    8f56:	1c21      	adds	r1, r4, #0
    8f58:	1c13      	adds	r3, r2, #0
    8f5a:	391f      	subs	r1, #31
    8f5c:	40cb      	lsrs	r3, r1
    8f5e:	1c19      	adds	r1, r3, #0
    8f60:	2f20      	cmp	r7, #32
    8f62:	d100      	bne.n	8f66 <__aeabi_dsub+0x356>
    8f64:	e08e      	b.n	9084 <__aeabi_dsub+0x474>
    8f66:	233f      	movs	r3, #63	; 0x3f
    8f68:	1b1c      	subs	r4, r3, r4
    8f6a:	40a2      	lsls	r2, r4
    8f6c:	4315      	orrs	r5, r2
    8f6e:	1e6a      	subs	r2, r5, #1
    8f70:	4195      	sbcs	r5, r2
    8f72:	2700      	movs	r7, #0
    8f74:	430d      	orrs	r5, r1
    8f76:	2400      	movs	r4, #0
    8f78:	e78b      	b.n	8e92 <__aeabi_dsub+0x282>
    8f7a:	46c0      	nop			; (mov r8, r8)
    8f7c:	000007ff 	.word	0x000007ff
    8f80:	ff7fffff 	.word	0xff7fffff
    8f84:	800fffff 	.word	0x800fffff
    8f88:	1c33      	adds	r3, r6, #0
    8f8a:	1c10      	adds	r0, r2, #0
    8f8c:	3b20      	subs	r3, #32
    8f8e:	40d8      	lsrs	r0, r3
    8f90:	2e20      	cmp	r6, #32
    8f92:	d079      	beq.n	9088 <__aeabi_dsub+0x478>
    8f94:	2340      	movs	r3, #64	; 0x40
    8f96:	1b9b      	subs	r3, r3, r6
    8f98:	409a      	lsls	r2, r3
    8f9a:	1c13      	adds	r3, r2, #0
    8f9c:	9a01      	ldr	r2, [sp, #4]
    8f9e:	4313      	orrs	r3, r2
    8fa0:	1e59      	subs	r1, r3, #1
    8fa2:	418b      	sbcs	r3, r1
    8fa4:	2200      	movs	r2, #0
    8fa6:	4303      	orrs	r3, r0
    8fa8:	e6c0      	b.n	8d2c <__aeabi_dsub+0x11c>
    8faa:	2c00      	cmp	r4, #0
    8fac:	d053      	beq.n	9056 <__aeabi_dsub+0x446>
    8fae:	4cc7      	ldr	r4, [pc, #796]	; (92cc <__aeabi_dsub+0x6bc>)
    8fb0:	42a0      	cmp	r0, r4
    8fb2:	d100      	bne.n	8fb6 <__aeabi_dsub+0x3a6>
    8fb4:	e0b0      	b.n	9118 <__aeabi_dsub+0x508>
    8fb6:	2480      	movs	r4, #128	; 0x80
    8fb8:	4271      	negs	r1, r6
    8fba:	4689      	mov	r9, r1
    8fbc:	0424      	lsls	r4, r4, #16
    8fbe:	4327      	orrs	r7, r4
    8fc0:	4649      	mov	r1, r9
    8fc2:	2938      	cmp	r1, #56	; 0x38
    8fc4:	dd00      	ble.n	8fc8 <__aeabi_dsub+0x3b8>
    8fc6:	e0cd      	b.n	9164 <__aeabi_dsub+0x554>
    8fc8:	291f      	cmp	r1, #31
    8fca:	dd00      	ble.n	8fce <__aeabi_dsub+0x3be>
    8fcc:	e159      	b.n	9282 <__aeabi_dsub+0x672>
    8fce:	2420      	movs	r4, #32
    8fd0:	1c3e      	adds	r6, r7, #0
    8fd2:	1a61      	subs	r1, r4, r1
    8fd4:	408e      	lsls	r6, r1
    8fd6:	468a      	mov	sl, r1
    8fd8:	46b0      	mov	r8, r6
    8fda:	4649      	mov	r1, r9
    8fdc:	1c2e      	adds	r6, r5, #0
    8fde:	40ce      	lsrs	r6, r1
    8fe0:	4651      	mov	r1, sl
    8fe2:	46b4      	mov	ip, r6
    8fe4:	408d      	lsls	r5, r1
    8fe6:	4664      	mov	r4, ip
    8fe8:	4646      	mov	r6, r8
    8fea:	4649      	mov	r1, r9
    8fec:	4326      	orrs	r6, r4
    8fee:	1e6c      	subs	r4, r5, #1
    8ff0:	41a5      	sbcs	r5, r4
    8ff2:	40cf      	lsrs	r7, r1
    8ff4:	4335      	orrs	r5, r6
    8ff6:	9901      	ldr	r1, [sp, #4]
    8ff8:	1bd7      	subs	r7, r2, r7
    8ffa:	468c      	mov	ip, r1
    8ffc:	1b4d      	subs	r5, r1, r5
    8ffe:	45ac      	cmp	ip, r5
    9000:	4192      	sbcs	r2, r2
    9002:	4252      	negs	r2, r2
    9004:	1abf      	subs	r7, r7, r2
    9006:	1c04      	adds	r4, r0, #0
    9008:	4698      	mov	r8, r3
    900a:	e696      	b.n	8d3a <__aeabi_dsub+0x12a>
    900c:	4663      	mov	r3, ip
    900e:	4665      	mov	r5, ip
    9010:	4333      	orrs	r3, r6
    9012:	d000      	beq.n	9016 <__aeabi_dsub+0x406>
    9014:	e696      	b.n	8d44 <__aeabi_dsub+0x134>
    9016:	2600      	movs	r6, #0
    9018:	2700      	movs	r7, #0
    901a:	2400      	movs	r4, #0
    901c:	2500      	movs	r5, #0
    901e:	e6c4      	b.n	8daa <__aeabi_dsub+0x19a>
    9020:	2b1f      	cmp	r3, #31
    9022:	dc61      	bgt.n	90e8 <__aeabi_dsub+0x4d8>
    9024:	2020      	movs	r0, #32
    9026:	1ac3      	subs	r3, r0, r3
    9028:	469b      	mov	fp, r3
    902a:	1c13      	adds	r3, r2, #0
    902c:	4659      	mov	r1, fp
    902e:	408b      	lsls	r3, r1
    9030:	4651      	mov	r1, sl
    9032:	4699      	mov	r9, r3
    9034:	9b01      	ldr	r3, [sp, #4]
    9036:	40cb      	lsrs	r3, r1
    9038:	469c      	mov	ip, r3
    903a:	464b      	mov	r3, r9
    903c:	4660      	mov	r0, ip
    903e:	4303      	orrs	r3, r0
    9040:	469c      	mov	ip, r3
    9042:	465b      	mov	r3, fp
    9044:	9901      	ldr	r1, [sp, #4]
    9046:	4099      	lsls	r1, r3
    9048:	4663      	mov	r3, ip
    904a:	1e48      	subs	r0, r1, #1
    904c:	4181      	sbcs	r1, r0
    904e:	4319      	orrs	r1, r3
    9050:	4653      	mov	r3, sl
    9052:	40da      	lsrs	r2, r3
    9054:	e6cd      	b.n	8df2 <__aeabi_dsub+0x1e2>
    9056:	1c3c      	adds	r4, r7, #0
    9058:	432c      	orrs	r4, r5
    905a:	d05d      	beq.n	9118 <__aeabi_dsub+0x508>
    905c:	43f1      	mvns	r1, r6
    905e:	4689      	mov	r9, r1
    9060:	2900      	cmp	r1, #0
    9062:	d155      	bne.n	9110 <__aeabi_dsub+0x500>
    9064:	9901      	ldr	r1, [sp, #4]
    9066:	1bd2      	subs	r2, r2, r7
    9068:	468c      	mov	ip, r1
    906a:	1b4d      	subs	r5, r1, r5
    906c:	45ac      	cmp	ip, r5
    906e:	4189      	sbcs	r1, r1
    9070:	4249      	negs	r1, r1
    9072:	1a57      	subs	r7, r2, r1
    9074:	1c04      	adds	r4, r0, #0
    9076:	4698      	mov	r8, r3
    9078:	e65f      	b.n	8d3a <__aeabi_dsub+0x12a>
    907a:	4894      	ldr	r0, [pc, #592]	; (92cc <__aeabi_dsub+0x6bc>)
    907c:	4284      	cmp	r4, r0
    907e:	d000      	beq.n	9082 <__aeabi_dsub+0x472>
    9080:	e6ad      	b.n	8dde <__aeabi_dsub+0x1ce>
    9082:	e5f7      	b.n	8c74 <__aeabi_dsub+0x64>
    9084:	2200      	movs	r2, #0
    9086:	e771      	b.n	8f6c <__aeabi_dsub+0x35c>
    9088:	2300      	movs	r3, #0
    908a:	e787      	b.n	8f9c <__aeabi_dsub+0x38c>
    908c:	1c3b      	adds	r3, r7, #0
    908e:	432b      	orrs	r3, r5
    9090:	2c00      	cmp	r4, #0
    9092:	d000      	beq.n	9096 <__aeabi_dsub+0x486>
    9094:	e0da      	b.n	924c <__aeabi_dsub+0x63c>
    9096:	2b00      	cmp	r3, #0
    9098:	d100      	bne.n	909c <__aeabi_dsub+0x48c>
    909a:	e113      	b.n	92c4 <__aeabi_dsub+0x6b4>
    909c:	1c13      	adds	r3, r2, #0
    909e:	9901      	ldr	r1, [sp, #4]
    90a0:	430b      	orrs	r3, r1
    90a2:	d100      	bne.n	90a6 <__aeabi_dsub+0x496>
    90a4:	e5e6      	b.n	8c74 <__aeabi_dsub+0x64>
    90a6:	1949      	adds	r1, r1, r5
    90a8:	42a9      	cmp	r1, r5
    90aa:	419b      	sbcs	r3, r3
    90ac:	19d2      	adds	r2, r2, r7
    90ae:	425b      	negs	r3, r3
    90b0:	18d7      	adds	r7, r2, r3
    90b2:	023b      	lsls	r3, r7, #8
    90b4:	d400      	bmi.n	90b8 <__aeabi_dsub+0x4a8>
    90b6:	e121      	b.n	92fc <__aeabi_dsub+0x6ec>
    90b8:	4b85      	ldr	r3, [pc, #532]	; (92d0 <__aeabi_dsub+0x6c0>)
    90ba:	1c0d      	adds	r5, r1, #0
    90bc:	401f      	ands	r7, r3
    90be:	1c04      	adds	r4, r0, #0
    90c0:	e5d8      	b.n	8c74 <__aeabi_dsub+0x64>
    90c2:	1c38      	adds	r0, r7, #0
    90c4:	4328      	orrs	r0, r5
    90c6:	2c00      	cmp	r4, #0
    90c8:	d140      	bne.n	914c <__aeabi_dsub+0x53c>
    90ca:	2800      	cmp	r0, #0
    90cc:	d000      	beq.n	90d0 <__aeabi_dsub+0x4c0>
    90ce:	e083      	b.n	91d8 <__aeabi_dsub+0x5c8>
    90d0:	1c10      	adds	r0, r2, #0
    90d2:	9901      	ldr	r1, [sp, #4]
    90d4:	4308      	orrs	r0, r1
    90d6:	d003      	beq.n	90e0 <__aeabi_dsub+0x4d0>
    90d8:	1c17      	adds	r7, r2, #0
    90da:	1c0d      	adds	r5, r1, #0
    90dc:	4698      	mov	r8, r3
    90de:	e5c9      	b.n	8c74 <__aeabi_dsub+0x64>
    90e0:	2600      	movs	r6, #0
    90e2:	2700      	movs	r7, #0
    90e4:	2500      	movs	r5, #0
    90e6:	e660      	b.n	8daa <__aeabi_dsub+0x19a>
    90e8:	4650      	mov	r0, sl
    90ea:	1c13      	adds	r3, r2, #0
    90ec:	3820      	subs	r0, #32
    90ee:	40c3      	lsrs	r3, r0
    90f0:	1c18      	adds	r0, r3, #0
    90f2:	4653      	mov	r3, sl
    90f4:	2b20      	cmp	r3, #32
    90f6:	d100      	bne.n	90fa <__aeabi_dsub+0x4ea>
    90f8:	e0c1      	b.n	927e <__aeabi_dsub+0x66e>
    90fa:	2340      	movs	r3, #64	; 0x40
    90fc:	4651      	mov	r1, sl
    90fe:	1a5b      	subs	r3, r3, r1
    9100:	409a      	lsls	r2, r3
    9102:	9901      	ldr	r1, [sp, #4]
    9104:	4311      	orrs	r1, r2
    9106:	1e4a      	subs	r2, r1, #1
    9108:	4191      	sbcs	r1, r2
    910a:	2200      	movs	r2, #0
    910c:	4301      	orrs	r1, r0
    910e:	e670      	b.n	8df2 <__aeabi_dsub+0x1e2>
    9110:	4c6e      	ldr	r4, [pc, #440]	; (92cc <__aeabi_dsub+0x6bc>)
    9112:	42a0      	cmp	r0, r4
    9114:	d000      	beq.n	9118 <__aeabi_dsub+0x508>
    9116:	e753      	b.n	8fc0 <__aeabi_dsub+0x3b0>
    9118:	1c17      	adds	r7, r2, #0
    911a:	9d01      	ldr	r5, [sp, #4]
    911c:	1c04      	adds	r4, r0, #0
    911e:	4698      	mov	r8, r3
    9120:	e5a8      	b.n	8c74 <__aeabi_dsub+0x64>
    9122:	2c00      	cmp	r4, #0
    9124:	d128      	bne.n	9178 <__aeabi_dsub+0x568>
    9126:	1c3c      	adds	r4, r7, #0
    9128:	432c      	orrs	r4, r5
    912a:	d100      	bne.n	912e <__aeabi_dsub+0x51e>
    912c:	e08a      	b.n	9244 <__aeabi_dsub+0x634>
    912e:	43db      	mvns	r3, r3
    9130:	469a      	mov	sl, r3
    9132:	2b00      	cmp	r3, #0
    9134:	d000      	beq.n	9138 <__aeabi_dsub+0x528>
    9136:	e082      	b.n	923e <__aeabi_dsub+0x62e>
    9138:	9b01      	ldr	r3, [sp, #4]
    913a:	19d2      	adds	r2, r2, r7
    913c:	469c      	mov	ip, r3
    913e:	4465      	add	r5, ip
    9140:	429d      	cmp	r5, r3
    9142:	4189      	sbcs	r1, r1
    9144:	4249      	negs	r1, r1
    9146:	1857      	adds	r7, r2, r1
    9148:	1c04      	adds	r4, r0, #0
    914a:	e659      	b.n	8e00 <__aeabi_dsub+0x1f0>
    914c:	2800      	cmp	r0, #0
    914e:	d15b      	bne.n	9208 <__aeabi_dsub+0x5f8>
    9150:	1c10      	adds	r0, r2, #0
    9152:	9901      	ldr	r1, [sp, #4]
    9154:	4308      	orrs	r0, r1
    9156:	d100      	bne.n	915a <__aeabi_dsub+0x54a>
    9158:	e0a4      	b.n	92a4 <__aeabi_dsub+0x694>
    915a:	1c17      	adds	r7, r2, #0
    915c:	1c0d      	adds	r5, r1, #0
    915e:	4698      	mov	r8, r3
    9160:	4c5a      	ldr	r4, [pc, #360]	; (92cc <__aeabi_dsub+0x6bc>)
    9162:	e587      	b.n	8c74 <__aeabi_dsub+0x64>
    9164:	433d      	orrs	r5, r7
    9166:	1e6f      	subs	r7, r5, #1
    9168:	41bd      	sbcs	r5, r7
    916a:	2700      	movs	r7, #0
    916c:	b2ed      	uxtb	r5, r5
    916e:	e742      	b.n	8ff6 <__aeabi_dsub+0x3e6>
    9170:	1c04      	adds	r4, r0, #0
    9172:	2700      	movs	r7, #0
    9174:	2500      	movs	r5, #0
    9176:	e618      	b.n	8daa <__aeabi_dsub+0x19a>
    9178:	4c54      	ldr	r4, [pc, #336]	; (92cc <__aeabi_dsub+0x6bc>)
    917a:	42a0      	cmp	r0, r4
    917c:	d062      	beq.n	9244 <__aeabi_dsub+0x634>
    917e:	4653      	mov	r3, sl
    9180:	2480      	movs	r4, #128	; 0x80
    9182:	425b      	negs	r3, r3
    9184:	469a      	mov	sl, r3
    9186:	0424      	lsls	r4, r4, #16
    9188:	4327      	orrs	r7, r4
    918a:	4653      	mov	r3, sl
    918c:	2b38      	cmp	r3, #56	; 0x38
    918e:	dd00      	ble.n	9192 <__aeabi_dsub+0x582>
    9190:	e08e      	b.n	92b0 <__aeabi_dsub+0x6a0>
    9192:	2b1f      	cmp	r3, #31
    9194:	dd00      	ble.n	9198 <__aeabi_dsub+0x588>
    9196:	e09d      	b.n	92d4 <__aeabi_dsub+0x6c4>
    9198:	2420      	movs	r4, #32
    919a:	1ae3      	subs	r3, r4, r3
    919c:	469b      	mov	fp, r3
    919e:	1c3b      	adds	r3, r7, #0
    91a0:	4659      	mov	r1, fp
    91a2:	408b      	lsls	r3, r1
    91a4:	4651      	mov	r1, sl
    91a6:	4699      	mov	r9, r3
    91a8:	1c2b      	adds	r3, r5, #0
    91aa:	40cb      	lsrs	r3, r1
    91ac:	469c      	mov	ip, r3
    91ae:	464b      	mov	r3, r9
    91b0:	4664      	mov	r4, ip
    91b2:	4323      	orrs	r3, r4
    91b4:	469c      	mov	ip, r3
    91b6:	465b      	mov	r3, fp
    91b8:	409d      	lsls	r5, r3
    91ba:	4663      	mov	r3, ip
    91bc:	1e6c      	subs	r4, r5, #1
    91be:	41a5      	sbcs	r5, r4
    91c0:	40cf      	lsrs	r7, r1
    91c2:	431d      	orrs	r5, r3
    91c4:	9b01      	ldr	r3, [sp, #4]
    91c6:	18bf      	adds	r7, r7, r2
    91c8:	469c      	mov	ip, r3
    91ca:	4465      	add	r5, ip
    91cc:	429d      	cmp	r5, r3
    91ce:	4192      	sbcs	r2, r2
    91d0:	4252      	negs	r2, r2
    91d2:	18bf      	adds	r7, r7, r2
    91d4:	1c04      	adds	r4, r0, #0
    91d6:	e613      	b.n	8e00 <__aeabi_dsub+0x1f0>
    91d8:	1c10      	adds	r0, r2, #0
    91da:	9901      	ldr	r1, [sp, #4]
    91dc:	4308      	orrs	r0, r1
    91de:	d100      	bne.n	91e2 <__aeabi_dsub+0x5d2>
    91e0:	e548      	b.n	8c74 <__aeabi_dsub+0x64>
    91e2:	1a68      	subs	r0, r5, r1
    91e4:	4684      	mov	ip, r0
    91e6:	4285      	cmp	r5, r0
    91e8:	4180      	sbcs	r0, r0
    91ea:	1abe      	subs	r6, r7, r2
    91ec:	4240      	negs	r0, r0
    91ee:	1a30      	subs	r0, r6, r0
    91f0:	0206      	lsls	r6, r0, #8
    91f2:	d400      	bmi.n	91f6 <__aeabi_dsub+0x5e6>
    91f4:	e647      	b.n	8e86 <__aeabi_dsub+0x276>
    91f6:	468c      	mov	ip, r1
    91f8:	1b4d      	subs	r5, r1, r5
    91fa:	45ac      	cmp	ip, r5
    91fc:	4189      	sbcs	r1, r1
    91fe:	1bd2      	subs	r2, r2, r7
    9200:	4249      	negs	r1, r1
    9202:	1a57      	subs	r7, r2, r1
    9204:	4698      	mov	r8, r3
    9206:	e535      	b.n	8c74 <__aeabi_dsub+0x64>
    9208:	1c10      	adds	r0, r2, #0
    920a:	9901      	ldr	r1, [sp, #4]
    920c:	4308      	orrs	r0, r1
    920e:	d034      	beq.n	927a <__aeabi_dsub+0x66a>
    9210:	2480      	movs	r4, #128	; 0x80
    9212:	0778      	lsls	r0, r7, #29
    9214:	08ed      	lsrs	r5, r5, #3
    9216:	08ff      	lsrs	r7, r7, #3
    9218:	0324      	lsls	r4, r4, #12
    921a:	4328      	orrs	r0, r5
    921c:	4227      	tst	r7, r4
    921e:	d008      	beq.n	9232 <__aeabi_dsub+0x622>
    9220:	08d6      	lsrs	r6, r2, #3
    9222:	4226      	tst	r6, r4
    9224:	d105      	bne.n	9232 <__aeabi_dsub+0x622>
    9226:	08c9      	lsrs	r1, r1, #3
    9228:	0752      	lsls	r2, r2, #29
    922a:	430a      	orrs	r2, r1
    922c:	1c10      	adds	r0, r2, #0
    922e:	1c37      	adds	r7, r6, #0
    9230:	4698      	mov	r8, r3
    9232:	00ff      	lsls	r7, r7, #3
    9234:	0f42      	lsrs	r2, r0, #29
    9236:	4317      	orrs	r7, r2
    9238:	00c5      	lsls	r5, r0, #3
    923a:	4c24      	ldr	r4, [pc, #144]	; (92cc <__aeabi_dsub+0x6bc>)
    923c:	e51a      	b.n	8c74 <__aeabi_dsub+0x64>
    923e:	4c23      	ldr	r4, [pc, #140]	; (92cc <__aeabi_dsub+0x6bc>)
    9240:	42a0      	cmp	r0, r4
    9242:	d1a2      	bne.n	918a <__aeabi_dsub+0x57a>
    9244:	1c17      	adds	r7, r2, #0
    9246:	9d01      	ldr	r5, [sp, #4]
    9248:	1c04      	adds	r4, r0, #0
    924a:	e513      	b.n	8c74 <__aeabi_dsub+0x64>
    924c:	2b00      	cmp	r3, #0
    924e:	d035      	beq.n	92bc <__aeabi_dsub+0x6ac>
    9250:	1c13      	adds	r3, r2, #0
    9252:	9901      	ldr	r1, [sp, #4]
    9254:	430b      	orrs	r3, r1
    9256:	d010      	beq.n	927a <__aeabi_dsub+0x66a>
    9258:	2480      	movs	r4, #128	; 0x80
    925a:	0778      	lsls	r0, r7, #29
    925c:	08ed      	lsrs	r5, r5, #3
    925e:	08ff      	lsrs	r7, r7, #3
    9260:	0324      	lsls	r4, r4, #12
    9262:	4328      	orrs	r0, r5
    9264:	4227      	tst	r7, r4
    9266:	d0e4      	beq.n	9232 <__aeabi_dsub+0x622>
    9268:	08d3      	lsrs	r3, r2, #3
    926a:	4223      	tst	r3, r4
    926c:	d1e1      	bne.n	9232 <__aeabi_dsub+0x622>
    926e:	08c9      	lsrs	r1, r1, #3
    9270:	0752      	lsls	r2, r2, #29
    9272:	430a      	orrs	r2, r1
    9274:	1c10      	adds	r0, r2, #0
    9276:	1c1f      	adds	r7, r3, #0
    9278:	e7db      	b.n	9232 <__aeabi_dsub+0x622>
    927a:	4c14      	ldr	r4, [pc, #80]	; (92cc <__aeabi_dsub+0x6bc>)
    927c:	e4fa      	b.n	8c74 <__aeabi_dsub+0x64>
    927e:	2200      	movs	r2, #0
    9280:	e73f      	b.n	9102 <__aeabi_dsub+0x4f2>
    9282:	464c      	mov	r4, r9
    9284:	1c3e      	adds	r6, r7, #0
    9286:	3c20      	subs	r4, #32
    9288:	40e6      	lsrs	r6, r4
    928a:	4649      	mov	r1, r9
    928c:	1c34      	adds	r4, r6, #0
    928e:	2920      	cmp	r1, #32
    9290:	d032      	beq.n	92f8 <__aeabi_dsub+0x6e8>
    9292:	2640      	movs	r6, #64	; 0x40
    9294:	1a76      	subs	r6, r6, r1
    9296:	40b7      	lsls	r7, r6
    9298:	433d      	orrs	r5, r7
    929a:	1e6f      	subs	r7, r5, #1
    929c:	41bd      	sbcs	r5, r7
    929e:	2700      	movs	r7, #0
    92a0:	4325      	orrs	r5, r4
    92a2:	e6a8      	b.n	8ff6 <__aeabi_dsub+0x3e6>
    92a4:	2780      	movs	r7, #128	; 0x80
    92a6:	2600      	movs	r6, #0
    92a8:	03ff      	lsls	r7, r7, #15
    92aa:	4c08      	ldr	r4, [pc, #32]	; (92cc <__aeabi_dsub+0x6bc>)
    92ac:	2500      	movs	r5, #0
    92ae:	e57c      	b.n	8daa <__aeabi_dsub+0x19a>
    92b0:	433d      	orrs	r5, r7
    92b2:	1e6f      	subs	r7, r5, #1
    92b4:	41bd      	sbcs	r5, r7
    92b6:	2700      	movs	r7, #0
    92b8:	b2ed      	uxtb	r5, r5
    92ba:	e783      	b.n	91c4 <__aeabi_dsub+0x5b4>
    92bc:	1c17      	adds	r7, r2, #0
    92be:	9d01      	ldr	r5, [sp, #4]
    92c0:	4c02      	ldr	r4, [pc, #8]	; (92cc <__aeabi_dsub+0x6bc>)
    92c2:	e4d7      	b.n	8c74 <__aeabi_dsub+0x64>
    92c4:	1c17      	adds	r7, r2, #0
    92c6:	9d01      	ldr	r5, [sp, #4]
    92c8:	e4d4      	b.n	8c74 <__aeabi_dsub+0x64>
    92ca:	46c0      	nop			; (mov r8, r8)
    92cc:	000007ff 	.word	0x000007ff
    92d0:	ff7fffff 	.word	0xff7fffff
    92d4:	4654      	mov	r4, sl
    92d6:	1c3b      	adds	r3, r7, #0
    92d8:	3c20      	subs	r4, #32
    92da:	40e3      	lsrs	r3, r4
    92dc:	1c1c      	adds	r4, r3, #0
    92de:	4653      	mov	r3, sl
    92e0:	2b20      	cmp	r3, #32
    92e2:	d00d      	beq.n	9300 <__aeabi_dsub+0x6f0>
    92e4:	2340      	movs	r3, #64	; 0x40
    92e6:	4651      	mov	r1, sl
    92e8:	1a5b      	subs	r3, r3, r1
    92ea:	409f      	lsls	r7, r3
    92ec:	433d      	orrs	r5, r7
    92ee:	1e6f      	subs	r7, r5, #1
    92f0:	41bd      	sbcs	r5, r7
    92f2:	2700      	movs	r7, #0
    92f4:	4325      	orrs	r5, r4
    92f6:	e765      	b.n	91c4 <__aeabi_dsub+0x5b4>
    92f8:	2700      	movs	r7, #0
    92fa:	e7cd      	b.n	9298 <__aeabi_dsub+0x688>
    92fc:	1c0d      	adds	r5, r1, #0
    92fe:	e5c8      	b.n	8e92 <__aeabi_dsub+0x282>
    9300:	2700      	movs	r7, #0
    9302:	e7f3      	b.n	92ec <__aeabi_dsub+0x6dc>

00009304 <__aeabi_d2iz>:
    9304:	030b      	lsls	r3, r1, #12
    9306:	b530      	push	{r4, r5, lr}
    9308:	4c13      	ldr	r4, [pc, #76]	; (9358 <__aeabi_d2iz+0x54>)
    930a:	0b1a      	lsrs	r2, r3, #12
    930c:	004b      	lsls	r3, r1, #1
    930e:	1c05      	adds	r5, r0, #0
    9310:	0d5b      	lsrs	r3, r3, #21
    9312:	0fc9      	lsrs	r1, r1, #31
    9314:	2000      	movs	r0, #0
    9316:	42a3      	cmp	r3, r4
    9318:	dd10      	ble.n	933c <__aeabi_d2iz+0x38>
    931a:	4810      	ldr	r0, [pc, #64]	; (935c <__aeabi_d2iz+0x58>)
    931c:	4283      	cmp	r3, r0
    931e:	dc0e      	bgt.n	933e <__aeabi_d2iz+0x3a>
    9320:	2080      	movs	r0, #128	; 0x80
    9322:	4c0f      	ldr	r4, [pc, #60]	; (9360 <__aeabi_d2iz+0x5c>)
    9324:	0340      	lsls	r0, r0, #13
    9326:	4302      	orrs	r2, r0
    9328:	1ae4      	subs	r4, r4, r3
    932a:	2c1f      	cmp	r4, #31
    932c:	dd0a      	ble.n	9344 <__aeabi_d2iz+0x40>
    932e:	480d      	ldr	r0, [pc, #52]	; (9364 <__aeabi_d2iz+0x60>)
    9330:	1ac3      	subs	r3, r0, r3
    9332:	40da      	lsrs	r2, r3
    9334:	1c13      	adds	r3, r2, #0
    9336:	4248      	negs	r0, r1
    9338:	4043      	eors	r3, r0
    933a:	1858      	adds	r0, r3, r1
    933c:	bd30      	pop	{r4, r5, pc}
    933e:	4b0a      	ldr	r3, [pc, #40]	; (9368 <__aeabi_d2iz+0x64>)
    9340:	18c8      	adds	r0, r1, r3
    9342:	e7fb      	b.n	933c <__aeabi_d2iz+0x38>
    9344:	1c28      	adds	r0, r5, #0
    9346:	40e0      	lsrs	r0, r4
    9348:	4c08      	ldr	r4, [pc, #32]	; (936c <__aeabi_d2iz+0x68>)
    934a:	46a4      	mov	ip, r4
    934c:	4463      	add	r3, ip
    934e:	409a      	lsls	r2, r3
    9350:	1c13      	adds	r3, r2, #0
    9352:	4303      	orrs	r3, r0
    9354:	e7ef      	b.n	9336 <__aeabi_d2iz+0x32>
    9356:	46c0      	nop			; (mov r8, r8)
    9358:	000003fe 	.word	0x000003fe
    935c:	0000041d 	.word	0x0000041d
    9360:	00000433 	.word	0x00000433
    9364:	00000413 	.word	0x00000413
    9368:	7fffffff 	.word	0x7fffffff
    936c:	fffffbed 	.word	0xfffffbed

00009370 <__aeabi_i2d>:
    9370:	b538      	push	{r3, r4, r5, lr}
    9372:	1e04      	subs	r4, r0, #0
    9374:	d016      	beq.n	93a4 <__aeabi_i2d+0x34>
    9376:	0fc5      	lsrs	r5, r0, #31
    9378:	d000      	beq.n	937c <__aeabi_i2d+0xc>
    937a:	4244      	negs	r4, r0
    937c:	1c20      	adds	r0, r4, #0
    937e:	f000 f89f 	bl	94c0 <__clzsi2>
    9382:	4b17      	ldr	r3, [pc, #92]	; (93e0 <__aeabi_i2d+0x70>)
    9384:	1a1b      	subs	r3, r3, r0
    9386:	280a      	cmp	r0, #10
    9388:	dc21      	bgt.n	93ce <__aeabi_i2d+0x5e>
    938a:	1c02      	adds	r2, r0, #0
    938c:	1c21      	adds	r1, r4, #0
    938e:	3215      	adds	r2, #21
    9390:	4091      	lsls	r1, r2
    9392:	1c0a      	adds	r2, r1, #0
    9394:	210b      	movs	r1, #11
    9396:	1a08      	subs	r0, r1, r0
    9398:	40c4      	lsrs	r4, r0
    939a:	055b      	lsls	r3, r3, #21
    939c:	0324      	lsls	r4, r4, #12
    939e:	0b24      	lsrs	r4, r4, #12
    93a0:	0d5b      	lsrs	r3, r3, #21
    93a2:	e003      	b.n	93ac <__aeabi_i2d+0x3c>
    93a4:	2500      	movs	r5, #0
    93a6:	2300      	movs	r3, #0
    93a8:	2400      	movs	r4, #0
    93aa:	2200      	movs	r2, #0
    93ac:	2100      	movs	r1, #0
    93ae:	1c10      	adds	r0, r2, #0
    93b0:	0324      	lsls	r4, r4, #12
    93b2:	0d0a      	lsrs	r2, r1, #20
    93b4:	0512      	lsls	r2, r2, #20
    93b6:	0b24      	lsrs	r4, r4, #12
    93b8:	4314      	orrs	r4, r2
    93ba:	4a0a      	ldr	r2, [pc, #40]	; (93e4 <__aeabi_i2d+0x74>)
    93bc:	051b      	lsls	r3, r3, #20
    93be:	4014      	ands	r4, r2
    93c0:	431c      	orrs	r4, r3
    93c2:	0064      	lsls	r4, r4, #1
    93c4:	07ed      	lsls	r5, r5, #31
    93c6:	0864      	lsrs	r4, r4, #1
    93c8:	432c      	orrs	r4, r5
    93ca:	1c21      	adds	r1, r4, #0
    93cc:	bd38      	pop	{r3, r4, r5, pc}
    93ce:	380b      	subs	r0, #11
    93d0:	4084      	lsls	r4, r0
    93d2:	055b      	lsls	r3, r3, #21
    93d4:	0324      	lsls	r4, r4, #12
    93d6:	0b24      	lsrs	r4, r4, #12
    93d8:	0d5b      	lsrs	r3, r3, #21
    93da:	2200      	movs	r2, #0
    93dc:	e7e6      	b.n	93ac <__aeabi_i2d+0x3c>
    93de:	46c0      	nop			; (mov r8, r8)
    93e0:	0000041e 	.word	0x0000041e
    93e4:	800fffff 	.word	0x800fffff

000093e8 <__aeabi_ui2d>:
    93e8:	b510      	push	{r4, lr}
    93ea:	1e04      	subs	r4, r0, #0
    93ec:	d010      	beq.n	9410 <__aeabi_ui2d+0x28>
    93ee:	f000 f867 	bl	94c0 <__clzsi2>
    93f2:	4a14      	ldr	r2, [pc, #80]	; (9444 <__aeabi_ui2d+0x5c>)
    93f4:	1a12      	subs	r2, r2, r0
    93f6:	280a      	cmp	r0, #10
    93f8:	dc1a      	bgt.n	9430 <__aeabi_ui2d+0x48>
    93fa:	230b      	movs	r3, #11
    93fc:	1c21      	adds	r1, r4, #0
    93fe:	1a1b      	subs	r3, r3, r0
    9400:	40d9      	lsrs	r1, r3
    9402:	3015      	adds	r0, #21
    9404:	030b      	lsls	r3, r1, #12
    9406:	0552      	lsls	r2, r2, #21
    9408:	4084      	lsls	r4, r0
    940a:	0b1b      	lsrs	r3, r3, #12
    940c:	0d52      	lsrs	r2, r2, #21
    940e:	e001      	b.n	9414 <__aeabi_ui2d+0x2c>
    9410:	2200      	movs	r2, #0
    9412:	2300      	movs	r3, #0
    9414:	2100      	movs	r1, #0
    9416:	031b      	lsls	r3, r3, #12
    9418:	1c20      	adds	r0, r4, #0
    941a:	0b1c      	lsrs	r4, r3, #12
    941c:	0d0b      	lsrs	r3, r1, #20
    941e:	051b      	lsls	r3, r3, #20
    9420:	4323      	orrs	r3, r4
    9422:	4c09      	ldr	r4, [pc, #36]	; (9448 <__aeabi_ui2d+0x60>)
    9424:	0512      	lsls	r2, r2, #20
    9426:	4023      	ands	r3, r4
    9428:	4313      	orrs	r3, r2
    942a:	005b      	lsls	r3, r3, #1
    942c:	0859      	lsrs	r1, r3, #1
    942e:	bd10      	pop	{r4, pc}
    9430:	1c03      	adds	r3, r0, #0
    9432:	3b0b      	subs	r3, #11
    9434:	409c      	lsls	r4, r3
    9436:	0552      	lsls	r2, r2, #21
    9438:	0323      	lsls	r3, r4, #12
    943a:	0b1b      	lsrs	r3, r3, #12
    943c:	0d52      	lsrs	r2, r2, #21
    943e:	2400      	movs	r4, #0
    9440:	e7e8      	b.n	9414 <__aeabi_ui2d+0x2c>
    9442:	46c0      	nop			; (mov r8, r8)
    9444:	0000041e 	.word	0x0000041e
    9448:	800fffff 	.word	0x800fffff

0000944c <__aeabi_cfrcmple>:
    944c:	4684      	mov	ip, r0
    944e:	1c08      	adds	r0, r1, #0
    9450:	4661      	mov	r1, ip
    9452:	e7ff      	b.n	9454 <__aeabi_cfcmpeq>

00009454 <__aeabi_cfcmpeq>:
    9454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    9456:	f000 fa69 	bl	992c <__lesf2>
    945a:	2800      	cmp	r0, #0
    945c:	d401      	bmi.n	9462 <__aeabi_cfcmpeq+0xe>
    945e:	2100      	movs	r1, #0
    9460:	42c8      	cmn	r0, r1
    9462:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00009464 <__aeabi_fcmpeq>:
    9464:	b510      	push	{r4, lr}
    9466:	f000 f9ed 	bl	9844 <__eqsf2>
    946a:	4240      	negs	r0, r0
    946c:	3001      	adds	r0, #1
    946e:	bd10      	pop	{r4, pc}

00009470 <__aeabi_fcmplt>:
    9470:	b510      	push	{r4, lr}
    9472:	f000 fa5b 	bl	992c <__lesf2>
    9476:	2800      	cmp	r0, #0
    9478:	db01      	blt.n	947e <__aeabi_fcmplt+0xe>
    947a:	2000      	movs	r0, #0
    947c:	bd10      	pop	{r4, pc}
    947e:	2001      	movs	r0, #1
    9480:	bd10      	pop	{r4, pc}
    9482:	46c0      	nop			; (mov r8, r8)

00009484 <__aeabi_fcmple>:
    9484:	b510      	push	{r4, lr}
    9486:	f000 fa51 	bl	992c <__lesf2>
    948a:	2800      	cmp	r0, #0
    948c:	dd01      	ble.n	9492 <__aeabi_fcmple+0xe>
    948e:	2000      	movs	r0, #0
    9490:	bd10      	pop	{r4, pc}
    9492:	2001      	movs	r0, #1
    9494:	bd10      	pop	{r4, pc}
    9496:	46c0      	nop			; (mov r8, r8)

00009498 <__aeabi_fcmpgt>:
    9498:	b510      	push	{r4, lr}
    949a:	f000 f9fd 	bl	9898 <__gesf2>
    949e:	2800      	cmp	r0, #0
    94a0:	dc01      	bgt.n	94a6 <__aeabi_fcmpgt+0xe>
    94a2:	2000      	movs	r0, #0
    94a4:	bd10      	pop	{r4, pc}
    94a6:	2001      	movs	r0, #1
    94a8:	bd10      	pop	{r4, pc}
    94aa:	46c0      	nop			; (mov r8, r8)

000094ac <__aeabi_fcmpge>:
    94ac:	b510      	push	{r4, lr}
    94ae:	f000 f9f3 	bl	9898 <__gesf2>
    94b2:	2800      	cmp	r0, #0
    94b4:	da01      	bge.n	94ba <__aeabi_fcmpge+0xe>
    94b6:	2000      	movs	r0, #0
    94b8:	bd10      	pop	{r4, pc}
    94ba:	2001      	movs	r0, #1
    94bc:	bd10      	pop	{r4, pc}
    94be:	46c0      	nop			; (mov r8, r8)

000094c0 <__clzsi2>:
    94c0:	211c      	movs	r1, #28
    94c2:	2301      	movs	r3, #1
    94c4:	041b      	lsls	r3, r3, #16
    94c6:	4298      	cmp	r0, r3
    94c8:	d301      	bcc.n	94ce <__clzsi2+0xe>
    94ca:	0c00      	lsrs	r0, r0, #16
    94cc:	3910      	subs	r1, #16
    94ce:	0a1b      	lsrs	r3, r3, #8
    94d0:	4298      	cmp	r0, r3
    94d2:	d301      	bcc.n	94d8 <__clzsi2+0x18>
    94d4:	0a00      	lsrs	r0, r0, #8
    94d6:	3908      	subs	r1, #8
    94d8:	091b      	lsrs	r3, r3, #4
    94da:	4298      	cmp	r0, r3
    94dc:	d301      	bcc.n	94e2 <__clzsi2+0x22>
    94de:	0900      	lsrs	r0, r0, #4
    94e0:	3904      	subs	r1, #4
    94e2:	a202      	add	r2, pc, #8	; (adr r2, 94ec <__clzsi2+0x2c>)
    94e4:	5c10      	ldrb	r0, [r2, r0]
    94e6:	1840      	adds	r0, r0, r1
    94e8:	4770      	bx	lr
    94ea:	46c0      	nop			; (mov r8, r8)
    94ec:	02020304 	.word	0x02020304
    94f0:	01010101 	.word	0x01010101
	...

000094fc <__divdi3>:
    94fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    94fe:	4644      	mov	r4, r8
    9500:	465f      	mov	r7, fp
    9502:	4656      	mov	r6, sl
    9504:	464d      	mov	r5, r9
    9506:	b4f0      	push	{r4, r5, r6, r7}
    9508:	1c1c      	adds	r4, r3, #0
    950a:	b085      	sub	sp, #20
    950c:	2900      	cmp	r1, #0
    950e:	da00      	bge.n	9512 <__divdi3+0x16>
    9510:	e0a9      	b.n	9666 <__divdi3+0x16a>
    9512:	1c0f      	adds	r7, r1, #0
    9514:	2100      	movs	r1, #0
    9516:	1c06      	adds	r6, r0, #0
    9518:	4688      	mov	r8, r1
    951a:	1c10      	adds	r0, r2, #0
    951c:	1c19      	adds	r1, r3, #0
    951e:	2c00      	cmp	r4, #0
    9520:	da00      	bge.n	9524 <__divdi3+0x28>
    9522:	e097      	b.n	9654 <__divdi3+0x158>
    9524:	1c34      	adds	r4, r6, #0
    9526:	1c3d      	adds	r5, r7, #0
    9528:	4682      	mov	sl, r0
    952a:	4689      	mov	r9, r1
    952c:	42b9      	cmp	r1, r7
    952e:	d873      	bhi.n	9618 <__divdi3+0x11c>
    9530:	d070      	beq.n	9614 <__divdi3+0x118>
    9532:	4649      	mov	r1, r9
    9534:	4650      	mov	r0, sl
    9536:	f000 fa3f 	bl	99b8 <__clzdi2>
    953a:	4683      	mov	fp, r0
    953c:	1c39      	adds	r1, r7, #0
    953e:	1c30      	adds	r0, r6, #0
    9540:	f000 fa3a 	bl	99b8 <__clzdi2>
    9544:	465b      	mov	r3, fp
    9546:	1a18      	subs	r0, r3, r0
    9548:	1c03      	adds	r3, r0, #0
    954a:	4683      	mov	fp, r0
    954c:	3b20      	subs	r3, #32
    954e:	469c      	mov	ip, r3
    9550:	d500      	bpl.n	9554 <__divdi3+0x58>
    9552:	e09c      	b.n	968e <__divdi3+0x192>
    9554:	2300      	movs	r3, #0
    9556:	2200      	movs	r2, #0
    9558:	4651      	mov	r1, sl
    955a:	9200      	str	r2, [sp, #0]
    955c:	9301      	str	r3, [sp, #4]
    955e:	4663      	mov	r3, ip
    9560:	4099      	lsls	r1, r3
    9562:	9101      	str	r1, [sp, #4]
    9564:	4651      	mov	r1, sl
    9566:	4081      	lsls	r1, r0
    9568:	9b01      	ldr	r3, [sp, #4]
    956a:	9100      	str	r1, [sp, #0]
    956c:	42bb      	cmp	r3, r7
    956e:	d900      	bls.n	9572 <__divdi3+0x76>
    9570:	e083      	b.n	967a <__divdi3+0x17e>
    9572:	d100      	bne.n	9576 <__divdi3+0x7a>
    9574:	e07e      	b.n	9674 <__divdi3+0x178>
    9576:	9a00      	ldr	r2, [sp, #0]
    9578:	9b01      	ldr	r3, [sp, #4]
    957a:	1c34      	adds	r4, r6, #0
    957c:	1c3d      	adds	r5, r7, #0
    957e:	1aa4      	subs	r4, r4, r2
    9580:	419d      	sbcs	r5, r3
    9582:	4663      	mov	r3, ip
    9584:	2b00      	cmp	r3, #0
    9586:	da00      	bge.n	958a <__divdi3+0x8e>
    9588:	e09a      	b.n	96c0 <__divdi3+0x1c4>
    958a:	2600      	movs	r6, #0
    958c:	2700      	movs	r7, #0
    958e:	9602      	str	r6, [sp, #8]
    9590:	9703      	str	r7, [sp, #12]
    9592:	3601      	adds	r6, #1
    9594:	409e      	lsls	r6, r3
    9596:	9603      	str	r6, [sp, #12]
    9598:	2601      	movs	r6, #1
    959a:	4086      	lsls	r6, r0
    959c:	9602      	str	r6, [sp, #8]
    959e:	2800      	cmp	r0, #0
    95a0:	d100      	bne.n	95a4 <__divdi3+0xa8>
    95a2:	e071      	b.n	9688 <__divdi3+0x18c>
    95a4:	9900      	ldr	r1, [sp, #0]
    95a6:	9a01      	ldr	r2, [sp, #4]
    95a8:	07d3      	lsls	r3, r2, #31
    95aa:	4699      	mov	r9, r3
    95ac:	464b      	mov	r3, r9
    95ae:	084e      	lsrs	r6, r1, #1
    95b0:	431e      	orrs	r6, r3
    95b2:	0857      	lsrs	r7, r2, #1
    95b4:	2300      	movs	r3, #0
    95b6:	2201      	movs	r2, #1
    95b8:	e00c      	b.n	95d4 <__divdi3+0xd8>
    95ba:	42af      	cmp	r7, r5
    95bc:	d101      	bne.n	95c2 <__divdi3+0xc6>
    95be:	42a6      	cmp	r6, r4
    95c0:	d80a      	bhi.n	95d8 <__divdi3+0xdc>
    95c2:	1ba4      	subs	r4, r4, r6
    95c4:	41bd      	sbcs	r5, r7
    95c6:	1924      	adds	r4, r4, r4
    95c8:	416d      	adcs	r5, r5
    95ca:	3801      	subs	r0, #1
    95cc:	18a4      	adds	r4, r4, r2
    95ce:	415d      	adcs	r5, r3
    95d0:	2800      	cmp	r0, #0
    95d2:	d006      	beq.n	95e2 <__divdi3+0xe6>
    95d4:	42af      	cmp	r7, r5
    95d6:	d9f0      	bls.n	95ba <__divdi3+0xbe>
    95d8:	3801      	subs	r0, #1
    95da:	1924      	adds	r4, r4, r4
    95dc:	416d      	adcs	r5, r5
    95de:	2800      	cmp	r0, #0
    95e0:	d1f8      	bne.n	95d4 <__divdi3+0xd8>
    95e2:	2220      	movs	r2, #32
    95e4:	9e02      	ldr	r6, [sp, #8]
    95e6:	9f03      	ldr	r7, [sp, #12]
    95e8:	465b      	mov	r3, fp
    95ea:	4252      	negs	r2, r2
    95ec:	1936      	adds	r6, r6, r4
    95ee:	416f      	adcs	r7, r5
    95f0:	1899      	adds	r1, r3, r2
    95f2:	d45a      	bmi.n	96aa <__divdi3+0x1ae>
    95f4:	1c28      	adds	r0, r5, #0
    95f6:	40c8      	lsrs	r0, r1
    95f8:	1c2c      	adds	r4, r5, #0
    95fa:	465b      	mov	r3, fp
    95fc:	40dc      	lsrs	r4, r3
    95fe:	2900      	cmp	r1, #0
    9600:	db68      	blt.n	96d4 <__divdi3+0x1d8>
    9602:	1c04      	adds	r4, r0, #0
    9604:	408c      	lsls	r4, r1
    9606:	1c23      	adds	r3, r4, #0
    9608:	4659      	mov	r1, fp
    960a:	4088      	lsls	r0, r1
    960c:	1c02      	adds	r2, r0, #0
    960e:	1ab6      	subs	r6, r6, r2
    9610:	419f      	sbcs	r7, r3
    9612:	e003      	b.n	961c <__divdi3+0x120>
    9614:	42b0      	cmp	r0, r6
    9616:	d98c      	bls.n	9532 <__divdi3+0x36>
    9618:	2600      	movs	r6, #0
    961a:	2700      	movs	r7, #0
    961c:	4641      	mov	r1, r8
    961e:	1e4b      	subs	r3, r1, #1
    9620:	4199      	sbcs	r1, r3
    9622:	2300      	movs	r3, #0
    9624:	9100      	str	r1, [sp, #0]
    9626:	9301      	str	r3, [sp, #4]
    9628:	9a00      	ldr	r2, [sp, #0]
    962a:	9b01      	ldr	r3, [sp, #4]
    962c:	2500      	movs	r5, #0
    962e:	4254      	negs	r4, r2
    9630:	419d      	sbcs	r5, r3
    9632:	1c33      	adds	r3, r6, #0
    9634:	4063      	eors	r3, r4
    9636:	1c18      	adds	r0, r3, #0
    9638:	1c3b      	adds	r3, r7, #0
    963a:	406b      	eors	r3, r5
    963c:	1c19      	adds	r1, r3, #0
    963e:	9b00      	ldr	r3, [sp, #0]
    9640:	9c01      	ldr	r4, [sp, #4]
    9642:	18c0      	adds	r0, r0, r3
    9644:	4161      	adcs	r1, r4
    9646:	b005      	add	sp, #20
    9648:	bc3c      	pop	{r2, r3, r4, r5}
    964a:	4690      	mov	r8, r2
    964c:	4699      	mov	r9, r3
    964e:	46a2      	mov	sl, r4
    9650:	46ab      	mov	fp, r5
    9652:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9654:	4643      	mov	r3, r8
    9656:	43db      	mvns	r3, r3
    9658:	1c0c      	adds	r4, r1, #0
    965a:	4698      	mov	r8, r3
    965c:	1c13      	adds	r3, r2, #0
    965e:	2100      	movs	r1, #0
    9660:	4258      	negs	r0, r3
    9662:	41a1      	sbcs	r1, r4
    9664:	e75e      	b.n	9524 <__divdi3+0x28>
    9666:	2700      	movs	r7, #0
    9668:	4246      	negs	r6, r0
    966a:	418f      	sbcs	r7, r1
    966c:	2101      	movs	r1, #1
    966e:	4249      	negs	r1, r1
    9670:	4688      	mov	r8, r1
    9672:	e752      	b.n	951a <__divdi3+0x1e>
    9674:	42b1      	cmp	r1, r6
    9676:	d800      	bhi.n	967a <__divdi3+0x17e>
    9678:	e77d      	b.n	9576 <__divdi3+0x7a>
    967a:	2600      	movs	r6, #0
    967c:	2700      	movs	r7, #0
    967e:	9602      	str	r6, [sp, #8]
    9680:	9703      	str	r7, [sp, #12]
    9682:	2800      	cmp	r0, #0
    9684:	d000      	beq.n	9688 <__divdi3+0x18c>
    9686:	e78d      	b.n	95a4 <__divdi3+0xa8>
    9688:	9e02      	ldr	r6, [sp, #8]
    968a:	9f03      	ldr	r7, [sp, #12]
    968c:	e7c6      	b.n	961c <__divdi3+0x120>
    968e:	2120      	movs	r1, #32
    9690:	4653      	mov	r3, sl
    9692:	1a09      	subs	r1, r1, r0
    9694:	40cb      	lsrs	r3, r1
    9696:	2200      	movs	r2, #0
    9698:	1c19      	adds	r1, r3, #0
    969a:	2300      	movs	r3, #0
    969c:	9200      	str	r2, [sp, #0]
    969e:	9301      	str	r3, [sp, #4]
    96a0:	464b      	mov	r3, r9
    96a2:	4083      	lsls	r3, r0
    96a4:	430b      	orrs	r3, r1
    96a6:	9301      	str	r3, [sp, #4]
    96a8:	e75c      	b.n	9564 <__divdi3+0x68>
    96aa:	465a      	mov	r2, fp
    96ac:	2320      	movs	r3, #32
    96ae:	1a9b      	subs	r3, r3, r2
    96b0:	1c2a      	adds	r2, r5, #0
    96b2:	409a      	lsls	r2, r3
    96b4:	1c20      	adds	r0, r4, #0
    96b6:	1c13      	adds	r3, r2, #0
    96b8:	465a      	mov	r2, fp
    96ba:	40d0      	lsrs	r0, r2
    96bc:	4318      	orrs	r0, r3
    96be:	e79b      	b.n	95f8 <__divdi3+0xfc>
    96c0:	2620      	movs	r6, #32
    96c2:	2700      	movs	r7, #0
    96c4:	1a33      	subs	r3, r6, r0
    96c6:	2600      	movs	r6, #0
    96c8:	9602      	str	r6, [sp, #8]
    96ca:	9703      	str	r7, [sp, #12]
    96cc:	2701      	movs	r7, #1
    96ce:	40df      	lsrs	r7, r3
    96d0:	9703      	str	r7, [sp, #12]
    96d2:	e761      	b.n	9598 <__divdi3+0x9c>
    96d4:	465b      	mov	r3, fp
    96d6:	2120      	movs	r1, #32
    96d8:	465d      	mov	r5, fp
    96da:	1ac9      	subs	r1, r1, r3
    96dc:	1c03      	adds	r3, r0, #0
    96de:	40ac      	lsls	r4, r5
    96e0:	40cb      	lsrs	r3, r1
    96e2:	1c19      	adds	r1, r3, #0
    96e4:	1c23      	adds	r3, r4, #0
    96e6:	430b      	orrs	r3, r1
    96e8:	e78e      	b.n	9608 <__divdi3+0x10c>
    96ea:	46c0      	nop			; (mov r8, r8)

000096ec <__udivdi3>:
    96ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    96ee:	4645      	mov	r5, r8
    96f0:	464e      	mov	r6, r9
    96f2:	4657      	mov	r7, sl
    96f4:	b4e0      	push	{r5, r6, r7}
    96f6:	1c04      	adds	r4, r0, #0
    96f8:	b082      	sub	sp, #8
    96fa:	1c0d      	adds	r5, r1, #0
    96fc:	4691      	mov	r9, r2
    96fe:	4698      	mov	r8, r3
    9700:	428b      	cmp	r3, r1
    9702:	d862      	bhi.n	97ca <__udivdi3+0xde>
    9704:	d05f      	beq.n	97c6 <__udivdi3+0xda>
    9706:	4641      	mov	r1, r8
    9708:	4648      	mov	r0, r9
    970a:	f000 f955 	bl	99b8 <__clzdi2>
    970e:	1c29      	adds	r1, r5, #0
    9710:	1c06      	adds	r6, r0, #0
    9712:	1c20      	adds	r0, r4, #0
    9714:	f000 f950 	bl	99b8 <__clzdi2>
    9718:	2320      	movs	r3, #32
    971a:	1a31      	subs	r1, r6, r0
    971c:	425b      	negs	r3, r3
    971e:	468a      	mov	sl, r1
    9720:	18c8      	adds	r0, r1, r3
    9722:	d465      	bmi.n	97f0 <__udivdi3+0x104>
    9724:	464b      	mov	r3, r9
    9726:	4083      	lsls	r3, r0
    9728:	1c1f      	adds	r7, r3, #0
    972a:	464b      	mov	r3, r9
    972c:	408b      	lsls	r3, r1
    972e:	1c1e      	adds	r6, r3, #0
    9730:	42af      	cmp	r7, r5
    9732:	d858      	bhi.n	97e6 <__udivdi3+0xfa>
    9734:	d055      	beq.n	97e2 <__udivdi3+0xf6>
    9736:	1ba4      	subs	r4, r4, r6
    9738:	41bd      	sbcs	r5, r7
    973a:	2800      	cmp	r0, #0
    973c:	da00      	bge.n	9740 <__udivdi3+0x54>
    973e:	e077      	b.n	9830 <__udivdi3+0x144>
    9740:	2200      	movs	r2, #0
    9742:	2300      	movs	r3, #0
    9744:	9200      	str	r2, [sp, #0]
    9746:	9301      	str	r3, [sp, #4]
    9748:	3201      	adds	r2, #1
    974a:	4082      	lsls	r2, r0
    974c:	9201      	str	r2, [sp, #4]
    974e:	2301      	movs	r3, #1
    9750:	408b      	lsls	r3, r1
    9752:	9300      	str	r3, [sp, #0]
    9754:	2900      	cmp	r1, #0
    9756:	d03c      	beq.n	97d2 <__udivdi3+0xe6>
    9758:	07fb      	lsls	r3, r7, #31
    975a:	4698      	mov	r8, r3
    975c:	4640      	mov	r0, r8
    975e:	0872      	lsrs	r2, r6, #1
    9760:	087b      	lsrs	r3, r7, #1
    9762:	4302      	orrs	r2, r0
    9764:	2601      	movs	r6, #1
    9766:	2700      	movs	r7, #0
    9768:	e00c      	b.n	9784 <__udivdi3+0x98>
    976a:	42ab      	cmp	r3, r5
    976c:	d101      	bne.n	9772 <__udivdi3+0x86>
    976e:	42a2      	cmp	r2, r4
    9770:	d80a      	bhi.n	9788 <__udivdi3+0x9c>
    9772:	1aa4      	subs	r4, r4, r2
    9774:	419d      	sbcs	r5, r3
    9776:	1924      	adds	r4, r4, r4
    9778:	416d      	adcs	r5, r5
    977a:	3901      	subs	r1, #1
    977c:	19a4      	adds	r4, r4, r6
    977e:	417d      	adcs	r5, r7
    9780:	2900      	cmp	r1, #0
    9782:	d006      	beq.n	9792 <__udivdi3+0xa6>
    9784:	42ab      	cmp	r3, r5
    9786:	d9f0      	bls.n	976a <__udivdi3+0x7e>
    9788:	3901      	subs	r1, #1
    978a:	1924      	adds	r4, r4, r4
    978c:	416d      	adcs	r5, r5
    978e:	2900      	cmp	r1, #0
    9790:	d1f8      	bne.n	9784 <__udivdi3+0x98>
    9792:	2220      	movs	r2, #32
    9794:	9800      	ldr	r0, [sp, #0]
    9796:	9901      	ldr	r1, [sp, #4]
    9798:	4653      	mov	r3, sl
    979a:	4252      	negs	r2, r2
    979c:	1900      	adds	r0, r0, r4
    979e:	4169      	adcs	r1, r5
    97a0:	189e      	adds	r6, r3, r2
    97a2:	d43a      	bmi.n	981a <__udivdi3+0x12e>
    97a4:	1c2f      	adds	r7, r5, #0
    97a6:	40f7      	lsrs	r7, r6
    97a8:	4653      	mov	r3, sl
    97aa:	40dd      	lsrs	r5, r3
    97ac:	2e00      	cmp	r6, #0
    97ae:	db29      	blt.n	9804 <__udivdi3+0x118>
    97b0:	1c3c      	adds	r4, r7, #0
    97b2:	40b4      	lsls	r4, r6
    97b4:	1c23      	adds	r3, r4, #0
    97b6:	4654      	mov	r4, sl
    97b8:	40a7      	lsls	r7, r4
    97ba:	1c3a      	adds	r2, r7, #0
    97bc:	1a80      	subs	r0, r0, r2
    97be:	4199      	sbcs	r1, r3
    97c0:	9000      	str	r0, [sp, #0]
    97c2:	9101      	str	r1, [sp, #4]
    97c4:	e005      	b.n	97d2 <__udivdi3+0xe6>
    97c6:	4282      	cmp	r2, r0
    97c8:	d99d      	bls.n	9706 <__udivdi3+0x1a>
    97ca:	2300      	movs	r3, #0
    97cc:	2400      	movs	r4, #0
    97ce:	9300      	str	r3, [sp, #0]
    97d0:	9401      	str	r4, [sp, #4]
    97d2:	9800      	ldr	r0, [sp, #0]
    97d4:	9901      	ldr	r1, [sp, #4]
    97d6:	b002      	add	sp, #8
    97d8:	bc1c      	pop	{r2, r3, r4}
    97da:	4690      	mov	r8, r2
    97dc:	4699      	mov	r9, r3
    97de:	46a2      	mov	sl, r4
    97e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    97e2:	42a3      	cmp	r3, r4
    97e4:	d9a7      	bls.n	9736 <__udivdi3+0x4a>
    97e6:	2200      	movs	r2, #0
    97e8:	2300      	movs	r3, #0
    97ea:	9200      	str	r2, [sp, #0]
    97ec:	9301      	str	r3, [sp, #4]
    97ee:	e7b1      	b.n	9754 <__udivdi3+0x68>
    97f0:	2220      	movs	r2, #32
    97f2:	464b      	mov	r3, r9
    97f4:	1a52      	subs	r2, r2, r1
    97f6:	40d3      	lsrs	r3, r2
    97f8:	1c1a      	adds	r2, r3, #0
    97fa:	4643      	mov	r3, r8
    97fc:	408b      	lsls	r3, r1
    97fe:	1c1f      	adds	r7, r3, #0
    9800:	4317      	orrs	r7, r2
    9802:	e792      	b.n	972a <__udivdi3+0x3e>
    9804:	4653      	mov	r3, sl
    9806:	2420      	movs	r4, #32
    9808:	4656      	mov	r6, sl
    980a:	1ae4      	subs	r4, r4, r3
    980c:	1c3b      	adds	r3, r7, #0
    980e:	40b5      	lsls	r5, r6
    9810:	40e3      	lsrs	r3, r4
    9812:	1c1c      	adds	r4, r3, #0
    9814:	1c2b      	adds	r3, r5, #0
    9816:	4323      	orrs	r3, r4
    9818:	e7cd      	b.n	97b6 <__udivdi3+0xca>
    981a:	4652      	mov	r2, sl
    981c:	2320      	movs	r3, #32
    981e:	1a9b      	subs	r3, r3, r2
    9820:	1c2a      	adds	r2, r5, #0
    9822:	409a      	lsls	r2, r3
    9824:	1c27      	adds	r7, r4, #0
    9826:	1c13      	adds	r3, r2, #0
    9828:	4652      	mov	r2, sl
    982a:	40d7      	lsrs	r7, r2
    982c:	431f      	orrs	r7, r3
    982e:	e7bb      	b.n	97a8 <__udivdi3+0xbc>
    9830:	2320      	movs	r3, #32
    9832:	2200      	movs	r2, #0
    9834:	1a58      	subs	r0, r3, r1
    9836:	2300      	movs	r3, #0
    9838:	9200      	str	r2, [sp, #0]
    983a:	9301      	str	r3, [sp, #4]
    983c:	3201      	adds	r2, #1
    983e:	40c2      	lsrs	r2, r0
    9840:	9201      	str	r2, [sp, #4]
    9842:	e784      	b.n	974e <__udivdi3+0x62>

00009844 <__eqsf2>:
    9844:	0243      	lsls	r3, r0, #9
    9846:	b570      	push	{r4, r5, r6, lr}
    9848:	0042      	lsls	r2, r0, #1
    984a:	004c      	lsls	r4, r1, #1
    984c:	0a5d      	lsrs	r5, r3, #9
    984e:	0fc3      	lsrs	r3, r0, #31
    9850:	0248      	lsls	r0, r1, #9
    9852:	0e12      	lsrs	r2, r2, #24
    9854:	0a46      	lsrs	r6, r0, #9
    9856:	0e24      	lsrs	r4, r4, #24
    9858:	0fc9      	lsrs	r1, r1, #31
    985a:	2aff      	cmp	r2, #255	; 0xff
    985c:	d005      	beq.n	986a <__eqsf2+0x26>
    985e:	2cff      	cmp	r4, #255	; 0xff
    9860:	d008      	beq.n	9874 <__eqsf2+0x30>
    9862:	2001      	movs	r0, #1
    9864:	42a2      	cmp	r2, r4
    9866:	d00b      	beq.n	9880 <__eqsf2+0x3c>
    9868:	bd70      	pop	{r4, r5, r6, pc}
    986a:	2001      	movs	r0, #1
    986c:	2d00      	cmp	r5, #0
    986e:	d1fb      	bne.n	9868 <__eqsf2+0x24>
    9870:	2cff      	cmp	r4, #255	; 0xff
    9872:	d1f6      	bne.n	9862 <__eqsf2+0x1e>
    9874:	2001      	movs	r0, #1
    9876:	2e00      	cmp	r6, #0
    9878:	d1f6      	bne.n	9868 <__eqsf2+0x24>
    987a:	2001      	movs	r0, #1
    987c:	42a2      	cmp	r2, r4
    987e:	d1f3      	bne.n	9868 <__eqsf2+0x24>
    9880:	42b5      	cmp	r5, r6
    9882:	d1f1      	bne.n	9868 <__eqsf2+0x24>
    9884:	428b      	cmp	r3, r1
    9886:	d005      	beq.n	9894 <__eqsf2+0x50>
    9888:	2a00      	cmp	r2, #0
    988a:	d1ed      	bne.n	9868 <__eqsf2+0x24>
    988c:	1c28      	adds	r0, r5, #0
    988e:	1e43      	subs	r3, r0, #1
    9890:	4198      	sbcs	r0, r3
    9892:	e7e9      	b.n	9868 <__eqsf2+0x24>
    9894:	2000      	movs	r0, #0
    9896:	e7e7      	b.n	9868 <__eqsf2+0x24>

00009898 <__gesf2>:
    9898:	b5f0      	push	{r4, r5, r6, r7, lr}
    989a:	0243      	lsls	r3, r0, #9
    989c:	024d      	lsls	r5, r1, #9
    989e:	004a      	lsls	r2, r1, #1
    98a0:	0044      	lsls	r4, r0, #1
    98a2:	0a5e      	lsrs	r6, r3, #9
    98a4:	0e24      	lsrs	r4, r4, #24
    98a6:	0fc3      	lsrs	r3, r0, #31
    98a8:	0a6d      	lsrs	r5, r5, #9
    98aa:	0e12      	lsrs	r2, r2, #24
    98ac:	0fc9      	lsrs	r1, r1, #31
    98ae:	2cff      	cmp	r4, #255	; 0xff
    98b0:	d00d      	beq.n	98ce <__gesf2+0x36>
    98b2:	2aff      	cmp	r2, #255	; 0xff
    98b4:	d031      	beq.n	991a <__gesf2+0x82>
    98b6:	2c00      	cmp	r4, #0
    98b8:	d10d      	bne.n	98d6 <__gesf2+0x3e>
    98ba:	4277      	negs	r7, r6
    98bc:	4177      	adcs	r7, r6
    98be:	2a00      	cmp	r2, #0
    98c0:	d123      	bne.n	990a <__gesf2+0x72>
    98c2:	2d00      	cmp	r5, #0
    98c4:	d121      	bne.n	990a <__gesf2+0x72>
    98c6:	2000      	movs	r0, #0
    98c8:	2f00      	cmp	r7, #0
    98ca:	d10b      	bne.n	98e4 <__gesf2+0x4c>
    98cc:	e007      	b.n	98de <__gesf2+0x46>
    98ce:	2e00      	cmp	r6, #0
    98d0:	d128      	bne.n	9924 <__gesf2+0x8c>
    98d2:	2aff      	cmp	r2, #255	; 0xff
    98d4:	d021      	beq.n	991a <__gesf2+0x82>
    98d6:	2a00      	cmp	r2, #0
    98d8:	d005      	beq.n	98e6 <__gesf2+0x4e>
    98da:	428b      	cmp	r3, r1
    98dc:	d007      	beq.n	98ee <__gesf2+0x56>
    98de:	4258      	negs	r0, r3
    98e0:	2301      	movs	r3, #1
    98e2:	4318      	orrs	r0, r3
    98e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    98e6:	2d00      	cmp	r5, #0
    98e8:	d0f9      	beq.n	98de <__gesf2+0x46>
    98ea:	428b      	cmp	r3, r1
    98ec:	d1f7      	bne.n	98de <__gesf2+0x46>
    98ee:	4294      	cmp	r4, r2
    98f0:	dcf5      	bgt.n	98de <__gesf2+0x46>
    98f2:	db04      	blt.n	98fe <__gesf2+0x66>
    98f4:	42ae      	cmp	r6, r5
    98f6:	d8f2      	bhi.n	98de <__gesf2+0x46>
    98f8:	2000      	movs	r0, #0
    98fa:	42ae      	cmp	r6, r5
    98fc:	d2f2      	bcs.n	98e4 <__gesf2+0x4c>
    98fe:	4258      	negs	r0, r3
    9900:	4143      	adcs	r3, r0
    9902:	2001      	movs	r0, #1
    9904:	425b      	negs	r3, r3
    9906:	4318      	orrs	r0, r3
    9908:	e7ec      	b.n	98e4 <__gesf2+0x4c>
    990a:	2f00      	cmp	r7, #0
    990c:	d0e5      	beq.n	98da <__gesf2+0x42>
    990e:	4248      	negs	r0, r1
    9910:	4141      	adcs	r1, r0
    9912:	2001      	movs	r0, #1
    9914:	4249      	negs	r1, r1
    9916:	4308      	orrs	r0, r1
    9918:	e7e4      	b.n	98e4 <__gesf2+0x4c>
    991a:	2d00      	cmp	r5, #0
    991c:	d102      	bne.n	9924 <__gesf2+0x8c>
    991e:	2c00      	cmp	r4, #0
    9920:	d0cb      	beq.n	98ba <__gesf2+0x22>
    9922:	e7da      	b.n	98da <__gesf2+0x42>
    9924:	2002      	movs	r0, #2
    9926:	4240      	negs	r0, r0
    9928:	e7dc      	b.n	98e4 <__gesf2+0x4c>
    992a:	46c0      	nop			; (mov r8, r8)

0000992c <__lesf2>:
    992c:	0243      	lsls	r3, r0, #9
    992e:	b5f0      	push	{r4, r5, r6, r7, lr}
    9930:	0042      	lsls	r2, r0, #1
    9932:	004c      	lsls	r4, r1, #1
    9934:	0a5e      	lsrs	r6, r3, #9
    9936:	0fc3      	lsrs	r3, r0, #31
    9938:	0248      	lsls	r0, r1, #9
    993a:	0e12      	lsrs	r2, r2, #24
    993c:	0a45      	lsrs	r5, r0, #9
    993e:	0e24      	lsrs	r4, r4, #24
    9940:	0fc9      	lsrs	r1, r1, #31
    9942:	2aff      	cmp	r2, #255	; 0xff
    9944:	d00f      	beq.n	9966 <__lesf2+0x3a>
    9946:	2cff      	cmp	r4, #255	; 0xff
    9948:	d01a      	beq.n	9980 <__lesf2+0x54>
    994a:	2a00      	cmp	r2, #0
    994c:	d110      	bne.n	9970 <__lesf2+0x44>
    994e:	4277      	negs	r7, r6
    9950:	4177      	adcs	r7, r6
    9952:	2c00      	cmp	r4, #0
    9954:	d029      	beq.n	99aa <__lesf2+0x7e>
    9956:	2f00      	cmp	r7, #0
    9958:	d017      	beq.n	998a <__lesf2+0x5e>
    995a:	4248      	negs	r0, r1
    995c:	4141      	adcs	r1, r0
    995e:	2001      	movs	r0, #1
    9960:	4249      	negs	r1, r1
    9962:	4308      	orrs	r0, r1
    9964:	e00b      	b.n	997e <__lesf2+0x52>
    9966:	2002      	movs	r0, #2
    9968:	2e00      	cmp	r6, #0
    996a:	d108      	bne.n	997e <__lesf2+0x52>
    996c:	2cff      	cmp	r4, #255	; 0xff
    996e:	d007      	beq.n	9980 <__lesf2+0x54>
    9970:	2c00      	cmp	r4, #0
    9972:	d10a      	bne.n	998a <__lesf2+0x5e>
    9974:	2d00      	cmp	r5, #0
    9976:	d108      	bne.n	998a <__lesf2+0x5e>
    9978:	4258      	negs	r0, r3
    997a:	2301      	movs	r3, #1
    997c:	4318      	orrs	r0, r3
    997e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9980:	2002      	movs	r0, #2
    9982:	2d00      	cmp	r5, #0
    9984:	d1fb      	bne.n	997e <__lesf2+0x52>
    9986:	2a00      	cmp	r2, #0
    9988:	d0e1      	beq.n	994e <__lesf2+0x22>
    998a:	428b      	cmp	r3, r1
    998c:	d1f4      	bne.n	9978 <__lesf2+0x4c>
    998e:	42a2      	cmp	r2, r4
    9990:	dcf2      	bgt.n	9978 <__lesf2+0x4c>
    9992:	db04      	blt.n	999e <__lesf2+0x72>
    9994:	42ae      	cmp	r6, r5
    9996:	d8ef      	bhi.n	9978 <__lesf2+0x4c>
    9998:	2000      	movs	r0, #0
    999a:	42ae      	cmp	r6, r5
    999c:	d2ef      	bcs.n	997e <__lesf2+0x52>
    999e:	4258      	negs	r0, r3
    99a0:	4143      	adcs	r3, r0
    99a2:	2001      	movs	r0, #1
    99a4:	425b      	negs	r3, r3
    99a6:	4318      	orrs	r0, r3
    99a8:	e7e9      	b.n	997e <__lesf2+0x52>
    99aa:	2d00      	cmp	r5, #0
    99ac:	d1d3      	bne.n	9956 <__lesf2+0x2a>
    99ae:	2000      	movs	r0, #0
    99b0:	2f00      	cmp	r7, #0
    99b2:	d1e4      	bne.n	997e <__lesf2+0x52>
    99b4:	e7e0      	b.n	9978 <__lesf2+0x4c>
    99b6:	46c0      	nop			; (mov r8, r8)

000099b8 <__clzdi2>:
    99b8:	b510      	push	{r4, lr}
    99ba:	2900      	cmp	r1, #0
    99bc:	d103      	bne.n	99c6 <__clzdi2+0xe>
    99be:	f7ff fd7f 	bl	94c0 <__clzsi2>
    99c2:	3020      	adds	r0, #32
    99c4:	e002      	b.n	99cc <__clzdi2+0x14>
    99c6:	1c08      	adds	r0, r1, #0
    99c8:	f7ff fd7a 	bl	94c0 <__clzsi2>
    99cc:	bd10      	pop	{r4, pc}
    99ce:	46c0      	nop			; (mov r8, r8)

000099d0 <__errno>:
    99d0:	4b01      	ldr	r3, [pc, #4]	; (99d8 <__errno+0x8>)
    99d2:	6818      	ldr	r0, [r3, #0]
    99d4:	4770      	bx	lr
    99d6:	46c0      	nop			; (mov r8, r8)
    99d8:	20000128 	.word	0x20000128

000099dc <__libc_init_array>:
    99dc:	4b0e      	ldr	r3, [pc, #56]	; (9a18 <__libc_init_array+0x3c>)
    99de:	b570      	push	{r4, r5, r6, lr}
    99e0:	2500      	movs	r5, #0
    99e2:	1c1e      	adds	r6, r3, #0
    99e4:	4c0d      	ldr	r4, [pc, #52]	; (9a1c <__libc_init_array+0x40>)
    99e6:	1ae4      	subs	r4, r4, r3
    99e8:	10a4      	asrs	r4, r4, #2
    99ea:	42a5      	cmp	r5, r4
    99ec:	d004      	beq.n	99f8 <__libc_init_array+0x1c>
    99ee:	00ab      	lsls	r3, r5, #2
    99f0:	58f3      	ldr	r3, [r6, r3]
    99f2:	4798      	blx	r3
    99f4:	3501      	adds	r5, #1
    99f6:	e7f8      	b.n	99ea <__libc_init_array+0xe>
    99f8:	f002 faa2 	bl	bf40 <_init>
    99fc:	4b08      	ldr	r3, [pc, #32]	; (9a20 <__libc_init_array+0x44>)
    99fe:	2500      	movs	r5, #0
    9a00:	1c1e      	adds	r6, r3, #0
    9a02:	4c08      	ldr	r4, [pc, #32]	; (9a24 <__libc_init_array+0x48>)
    9a04:	1ae4      	subs	r4, r4, r3
    9a06:	10a4      	asrs	r4, r4, #2
    9a08:	42a5      	cmp	r5, r4
    9a0a:	d004      	beq.n	9a16 <__libc_init_array+0x3a>
    9a0c:	00ab      	lsls	r3, r5, #2
    9a0e:	58f3      	ldr	r3, [r6, r3]
    9a10:	4798      	blx	r3
    9a12:	3501      	adds	r5, #1
    9a14:	e7f8      	b.n	9a08 <__libc_init_array+0x2c>
    9a16:	bd70      	pop	{r4, r5, r6, pc}
    9a18:	0000bf4c 	.word	0x0000bf4c
    9a1c:	0000bf4c 	.word	0x0000bf4c
    9a20:	0000bf4c 	.word	0x0000bf4c
    9a24:	0000bf50 	.word	0x0000bf50

00009a28 <memcpy>:
    9a28:	2300      	movs	r3, #0
    9a2a:	b510      	push	{r4, lr}
    9a2c:	4293      	cmp	r3, r2
    9a2e:	d003      	beq.n	9a38 <memcpy+0x10>
    9a30:	5ccc      	ldrb	r4, [r1, r3]
    9a32:	54c4      	strb	r4, [r0, r3]
    9a34:	3301      	adds	r3, #1
    9a36:	e7f9      	b.n	9a2c <memcpy+0x4>
    9a38:	bd10      	pop	{r4, pc}
	...

00009a3c <_vsiprintf_r>:
    9a3c:	b530      	push	{r4, r5, lr}
    9a3e:	b09b      	sub	sp, #108	; 0x6c
    9a40:	9100      	str	r1, [sp, #0]
    9a42:	9104      	str	r1, [sp, #16]
    9a44:	4908      	ldr	r1, [pc, #32]	; (9a68 <_vsiprintf_r+0x2c>)
    9a46:	466d      	mov	r5, sp
    9a48:	9102      	str	r1, [sp, #8]
    9a4a:	9105      	str	r1, [sp, #20]
    9a4c:	2101      	movs	r1, #1
    9a4e:	2482      	movs	r4, #130	; 0x82
    9a50:	4249      	negs	r1, r1
    9a52:	81e9      	strh	r1, [r5, #14]
    9a54:	00a4      	lsls	r4, r4, #2
    9a56:	4669      	mov	r1, sp
    9a58:	81ac      	strh	r4, [r5, #12]
    9a5a:	f000 f8cd 	bl	9bf8 <_svfiprintf_r>
    9a5e:	2300      	movs	r3, #0
    9a60:	9a00      	ldr	r2, [sp, #0]
    9a62:	7013      	strb	r3, [r2, #0]
    9a64:	b01b      	add	sp, #108	; 0x6c
    9a66:	bd30      	pop	{r4, r5, pc}
    9a68:	7fffffff 	.word	0x7fffffff

00009a6c <vsiprintf>:
    9a6c:	b538      	push	{r3, r4, r5, lr}
    9a6e:	1c05      	adds	r5, r0, #0
    9a70:	1c0c      	adds	r4, r1, #0
    9a72:	1c13      	adds	r3, r2, #0
    9a74:	4a03      	ldr	r2, [pc, #12]	; (9a84 <vsiprintf+0x18>)
    9a76:	1c29      	adds	r1, r5, #0
    9a78:	6810      	ldr	r0, [r2, #0]
    9a7a:	1c22      	adds	r2, r4, #0
    9a7c:	f7ff ffde 	bl	9a3c <_vsiprintf_r>
    9a80:	bd38      	pop	{r3, r4, r5, pc}
    9a82:	46c0      	nop			; (mov r8, r8)
    9a84:	20000128 	.word	0x20000128

00009a88 <_malloc_r>:
    9a88:	2303      	movs	r3, #3
    9a8a:	b570      	push	{r4, r5, r6, lr}
    9a8c:	1ccc      	adds	r4, r1, #3
    9a8e:	439c      	bics	r4, r3
    9a90:	3408      	adds	r4, #8
    9a92:	1c05      	adds	r5, r0, #0
    9a94:	2c0c      	cmp	r4, #12
    9a96:	d201      	bcs.n	9a9c <_malloc_r+0x14>
    9a98:	240c      	movs	r4, #12
    9a9a:	e005      	b.n	9aa8 <_malloc_r+0x20>
    9a9c:	2c00      	cmp	r4, #0
    9a9e:	da03      	bge.n	9aa8 <_malloc_r+0x20>
    9aa0:	230c      	movs	r3, #12
    9aa2:	2000      	movs	r0, #0
    9aa4:	602b      	str	r3, [r5, #0]
    9aa6:	e042      	b.n	9b2e <_malloc_r+0xa6>
    9aa8:	428c      	cmp	r4, r1
    9aaa:	d3f9      	bcc.n	9aa0 <_malloc_r+0x18>
    9aac:	4a20      	ldr	r2, [pc, #128]	; (9b30 <_malloc_r+0xa8>)
    9aae:	6813      	ldr	r3, [r2, #0]
    9ab0:	1c10      	adds	r0, r2, #0
    9ab2:	1c19      	adds	r1, r3, #0
    9ab4:	2900      	cmp	r1, #0
    9ab6:	d013      	beq.n	9ae0 <_malloc_r+0x58>
    9ab8:	680a      	ldr	r2, [r1, #0]
    9aba:	1b12      	subs	r2, r2, r4
    9abc:	d40d      	bmi.n	9ada <_malloc_r+0x52>
    9abe:	2a0b      	cmp	r2, #11
    9ac0:	d902      	bls.n	9ac8 <_malloc_r+0x40>
    9ac2:	600a      	str	r2, [r1, #0]
    9ac4:	188b      	adds	r3, r1, r2
    9ac6:	e01f      	b.n	9b08 <_malloc_r+0x80>
    9ac8:	428b      	cmp	r3, r1
    9aca:	d102      	bne.n	9ad2 <_malloc_r+0x4a>
    9acc:	685a      	ldr	r2, [r3, #4]
    9ace:	6002      	str	r2, [r0, #0]
    9ad0:	e01b      	b.n	9b0a <_malloc_r+0x82>
    9ad2:	684a      	ldr	r2, [r1, #4]
    9ad4:	605a      	str	r2, [r3, #4]
    9ad6:	1c0b      	adds	r3, r1, #0
    9ad8:	e017      	b.n	9b0a <_malloc_r+0x82>
    9ada:	1c0b      	adds	r3, r1, #0
    9adc:	6849      	ldr	r1, [r1, #4]
    9ade:	e7e9      	b.n	9ab4 <_malloc_r+0x2c>
    9ae0:	4e14      	ldr	r6, [pc, #80]	; (9b34 <_malloc_r+0xac>)
    9ae2:	6833      	ldr	r3, [r6, #0]
    9ae4:	2b00      	cmp	r3, #0
    9ae6:	d103      	bne.n	9af0 <_malloc_r+0x68>
    9ae8:	1c28      	adds	r0, r5, #0
    9aea:	f000 fb01 	bl	a0f0 <_sbrk_r>
    9aee:	6030      	str	r0, [r6, #0]
    9af0:	1c28      	adds	r0, r5, #0
    9af2:	1c21      	adds	r1, r4, #0
    9af4:	f000 fafc 	bl	a0f0 <_sbrk_r>
    9af8:	1c03      	adds	r3, r0, #0
    9afa:	1c42      	adds	r2, r0, #1
    9afc:	d0d0      	beq.n	9aa0 <_malloc_r+0x18>
    9afe:	2203      	movs	r2, #3
    9b00:	1cc6      	adds	r6, r0, #3
    9b02:	4396      	bics	r6, r2
    9b04:	4286      	cmp	r6, r0
    9b06:	d10a      	bne.n	9b1e <_malloc_r+0x96>
    9b08:	601c      	str	r4, [r3, #0]
    9b0a:	1c18      	adds	r0, r3, #0
    9b0c:	2107      	movs	r1, #7
    9b0e:	300b      	adds	r0, #11
    9b10:	1d1a      	adds	r2, r3, #4
    9b12:	4388      	bics	r0, r1
    9b14:	1a82      	subs	r2, r0, r2
    9b16:	d00a      	beq.n	9b2e <_malloc_r+0xa6>
    9b18:	4251      	negs	r1, r2
    9b1a:	5099      	str	r1, [r3, r2]
    9b1c:	e007      	b.n	9b2e <_malloc_r+0xa6>
    9b1e:	1a31      	subs	r1, r6, r0
    9b20:	1c28      	adds	r0, r5, #0
    9b22:	f000 fae5 	bl	a0f0 <_sbrk_r>
    9b26:	1c43      	adds	r3, r0, #1
    9b28:	d0ba      	beq.n	9aa0 <_malloc_r+0x18>
    9b2a:	1c33      	adds	r3, r6, #0
    9b2c:	e7ec      	b.n	9b08 <_malloc_r+0x80>
    9b2e:	bd70      	pop	{r4, r5, r6, pc}
    9b30:	20000194 	.word	0x20000194
    9b34:	20000190 	.word	0x20000190

00009b38 <__ssputs_r>:
    9b38:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b3a:	688e      	ldr	r6, [r1, #8]
    9b3c:	b085      	sub	sp, #20
    9b3e:	1c07      	adds	r7, r0, #0
    9b40:	1c0c      	adds	r4, r1, #0
    9b42:	9203      	str	r2, [sp, #12]
    9b44:	9301      	str	r3, [sp, #4]
    9b46:	42b3      	cmp	r3, r6
    9b48:	d345      	bcc.n	9bd6 <__ssputs_r+0x9e>
    9b4a:	2390      	movs	r3, #144	; 0x90
    9b4c:	898a      	ldrh	r2, [r1, #12]
    9b4e:	00db      	lsls	r3, r3, #3
    9b50:	421a      	tst	r2, r3
    9b52:	d03d      	beq.n	9bd0 <__ssputs_r+0x98>
    9b54:	2503      	movs	r5, #3
    9b56:	6909      	ldr	r1, [r1, #16]
    9b58:	6823      	ldr	r3, [r4, #0]
    9b5a:	9801      	ldr	r0, [sp, #4]
    9b5c:	1a5b      	subs	r3, r3, r1
    9b5e:	9302      	str	r3, [sp, #8]
    9b60:	6963      	ldr	r3, [r4, #20]
    9b62:	435d      	muls	r5, r3
    9b64:	0feb      	lsrs	r3, r5, #31
    9b66:	195d      	adds	r5, r3, r5
    9b68:	9b02      	ldr	r3, [sp, #8]
    9b6a:	106d      	asrs	r5, r5, #1
    9b6c:	3301      	adds	r3, #1
    9b6e:	181b      	adds	r3, r3, r0
    9b70:	429d      	cmp	r5, r3
    9b72:	d200      	bcs.n	9b76 <__ssputs_r+0x3e>
    9b74:	1c1d      	adds	r5, r3, #0
    9b76:	1c38      	adds	r0, r7, #0
    9b78:	0553      	lsls	r3, r2, #21
    9b7a:	d50f      	bpl.n	9b9c <__ssputs_r+0x64>
    9b7c:	1c29      	adds	r1, r5, #0
    9b7e:	f7ff ff83 	bl	9a88 <_malloc_r>
    9b82:	1e06      	subs	r6, r0, #0
    9b84:	d013      	beq.n	9bae <__ssputs_r+0x76>
    9b86:	9a02      	ldr	r2, [sp, #8]
    9b88:	6921      	ldr	r1, [r4, #16]
    9b8a:	f7ff ff4d 	bl	9a28 <memcpy>
    9b8e:	89a2      	ldrh	r2, [r4, #12]
    9b90:	4b18      	ldr	r3, [pc, #96]	; (9bf4 <__ssputs_r+0xbc>)
    9b92:	4013      	ands	r3, r2
    9b94:	2280      	movs	r2, #128	; 0x80
    9b96:	4313      	orrs	r3, r2
    9b98:	81a3      	strh	r3, [r4, #12]
    9b9a:	e011      	b.n	9bc0 <__ssputs_r+0x88>
    9b9c:	1c2a      	adds	r2, r5, #0
    9b9e:	f000 fb1f 	bl	a1e0 <_realloc_r>
    9ba2:	1e06      	subs	r6, r0, #0
    9ba4:	d10c      	bne.n	9bc0 <__ssputs_r+0x88>
    9ba6:	1c38      	adds	r0, r7, #0
    9ba8:	6921      	ldr	r1, [r4, #16]
    9baa:	f000 fad3 	bl	a154 <_free_r>
    9bae:	230c      	movs	r3, #12
    9bb0:	2240      	movs	r2, #64	; 0x40
    9bb2:	2001      	movs	r0, #1
    9bb4:	603b      	str	r3, [r7, #0]
    9bb6:	89a3      	ldrh	r3, [r4, #12]
    9bb8:	4240      	negs	r0, r0
    9bba:	4313      	orrs	r3, r2
    9bbc:	81a3      	strh	r3, [r4, #12]
    9bbe:	e017      	b.n	9bf0 <__ssputs_r+0xb8>
    9bc0:	9b02      	ldr	r3, [sp, #8]
    9bc2:	6126      	str	r6, [r4, #16]
    9bc4:	18f6      	adds	r6, r6, r3
    9bc6:	6026      	str	r6, [r4, #0]
    9bc8:	6165      	str	r5, [r4, #20]
    9bca:	9e01      	ldr	r6, [sp, #4]
    9bcc:	1aed      	subs	r5, r5, r3
    9bce:	60a5      	str	r5, [r4, #8]
    9bd0:	9b01      	ldr	r3, [sp, #4]
    9bd2:	42b3      	cmp	r3, r6
    9bd4:	d200      	bcs.n	9bd8 <__ssputs_r+0xa0>
    9bd6:	9e01      	ldr	r6, [sp, #4]
    9bd8:	1c32      	adds	r2, r6, #0
    9bda:	6820      	ldr	r0, [r4, #0]
    9bdc:	9903      	ldr	r1, [sp, #12]
    9bde:	f000 faa4 	bl	a12a <memmove>
    9be2:	2000      	movs	r0, #0
    9be4:	68a3      	ldr	r3, [r4, #8]
    9be6:	1b9b      	subs	r3, r3, r6
    9be8:	60a3      	str	r3, [r4, #8]
    9bea:	6823      	ldr	r3, [r4, #0]
    9bec:	199e      	adds	r6, r3, r6
    9bee:	6026      	str	r6, [r4, #0]
    9bf0:	b005      	add	sp, #20
    9bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9bf4:	fffffb7f 	.word	0xfffffb7f

00009bf8 <_svfiprintf_r>:
    9bf8:	b5f0      	push	{r4, r5, r6, r7, lr}
    9bfa:	b09f      	sub	sp, #124	; 0x7c
    9bfc:	9002      	str	r0, [sp, #8]
    9bfe:	9305      	str	r3, [sp, #20]
    9c00:	898b      	ldrh	r3, [r1, #12]
    9c02:	1c0e      	adds	r6, r1, #0
    9c04:	1c17      	adds	r7, r2, #0
    9c06:	061b      	lsls	r3, r3, #24
    9c08:	d510      	bpl.n	9c2c <_svfiprintf_r+0x34>
    9c0a:	690b      	ldr	r3, [r1, #16]
    9c0c:	2b00      	cmp	r3, #0
    9c0e:	d10d      	bne.n	9c2c <_svfiprintf_r+0x34>
    9c10:	2140      	movs	r1, #64	; 0x40
    9c12:	f7ff ff39 	bl	9a88 <_malloc_r>
    9c16:	6030      	str	r0, [r6, #0]
    9c18:	6130      	str	r0, [r6, #16]
    9c1a:	2800      	cmp	r0, #0
    9c1c:	d104      	bne.n	9c28 <_svfiprintf_r+0x30>
    9c1e:	230c      	movs	r3, #12
    9c20:	9a02      	ldr	r2, [sp, #8]
    9c22:	3801      	subs	r0, #1
    9c24:	6013      	str	r3, [r2, #0]
    9c26:	e0d0      	b.n	9dca <_svfiprintf_r+0x1d2>
    9c28:	2340      	movs	r3, #64	; 0x40
    9c2a:	6173      	str	r3, [r6, #20]
    9c2c:	2300      	movs	r3, #0
    9c2e:	ad06      	add	r5, sp, #24
    9c30:	616b      	str	r3, [r5, #20]
    9c32:	3320      	adds	r3, #32
    9c34:	766b      	strb	r3, [r5, #25]
    9c36:	3310      	adds	r3, #16
    9c38:	76ab      	strb	r3, [r5, #26]
    9c3a:	1c3c      	adds	r4, r7, #0
    9c3c:	7823      	ldrb	r3, [r4, #0]
    9c3e:	2b00      	cmp	r3, #0
    9c40:	d103      	bne.n	9c4a <_svfiprintf_r+0x52>
    9c42:	1be3      	subs	r3, r4, r7
    9c44:	9304      	str	r3, [sp, #16]
    9c46:	d012      	beq.n	9c6e <_svfiprintf_r+0x76>
    9c48:	e003      	b.n	9c52 <_svfiprintf_r+0x5a>
    9c4a:	2b25      	cmp	r3, #37	; 0x25
    9c4c:	d0f9      	beq.n	9c42 <_svfiprintf_r+0x4a>
    9c4e:	3401      	adds	r4, #1
    9c50:	e7f4      	b.n	9c3c <_svfiprintf_r+0x44>
    9c52:	9b04      	ldr	r3, [sp, #16]
    9c54:	9802      	ldr	r0, [sp, #8]
    9c56:	1c31      	adds	r1, r6, #0
    9c58:	1c3a      	adds	r2, r7, #0
    9c5a:	f7ff ff6d 	bl	9b38 <__ssputs_r>
    9c5e:	1c43      	adds	r3, r0, #1
    9c60:	d100      	bne.n	9c64 <_svfiprintf_r+0x6c>
    9c62:	e0ac      	b.n	9dbe <_svfiprintf_r+0x1c6>
    9c64:	696a      	ldr	r2, [r5, #20]
    9c66:	9b04      	ldr	r3, [sp, #16]
    9c68:	4694      	mov	ip, r2
    9c6a:	4463      	add	r3, ip
    9c6c:	616b      	str	r3, [r5, #20]
    9c6e:	7823      	ldrb	r3, [r4, #0]
    9c70:	2b00      	cmp	r3, #0
    9c72:	d100      	bne.n	9c76 <_svfiprintf_r+0x7e>
    9c74:	e0a3      	b.n	9dbe <_svfiprintf_r+0x1c6>
    9c76:	2201      	movs	r2, #1
    9c78:	2300      	movs	r3, #0
    9c7a:	4252      	negs	r2, r2
    9c7c:	606a      	str	r2, [r5, #4]
    9c7e:	a902      	add	r1, sp, #8
    9c80:	3254      	adds	r2, #84	; 0x54
    9c82:	1852      	adds	r2, r2, r1
    9c84:	3401      	adds	r4, #1
    9c86:	602b      	str	r3, [r5, #0]
    9c88:	60eb      	str	r3, [r5, #12]
    9c8a:	60ab      	str	r3, [r5, #8]
    9c8c:	7013      	strb	r3, [r2, #0]
    9c8e:	65ab      	str	r3, [r5, #88]	; 0x58
    9c90:	4f4f      	ldr	r7, [pc, #316]	; (9dd0 <_svfiprintf_r+0x1d8>)
    9c92:	7821      	ldrb	r1, [r4, #0]
    9c94:	1c38      	adds	r0, r7, #0
    9c96:	2205      	movs	r2, #5
    9c98:	f000 fa3c 	bl	a114 <memchr>
    9c9c:	2800      	cmp	r0, #0
    9c9e:	d008      	beq.n	9cb2 <_svfiprintf_r+0xba>
    9ca0:	1bc0      	subs	r0, r0, r7
    9ca2:	2701      	movs	r7, #1
    9ca4:	4087      	lsls	r7, r0
    9ca6:	1c38      	adds	r0, r7, #0
    9ca8:	682b      	ldr	r3, [r5, #0]
    9caa:	3401      	adds	r4, #1
    9cac:	4318      	orrs	r0, r3
    9cae:	6028      	str	r0, [r5, #0]
    9cb0:	e7ee      	b.n	9c90 <_svfiprintf_r+0x98>
    9cb2:	682b      	ldr	r3, [r5, #0]
    9cb4:	06da      	lsls	r2, r3, #27
    9cb6:	d504      	bpl.n	9cc2 <_svfiprintf_r+0xca>
    9cb8:	2253      	movs	r2, #83	; 0x53
    9cba:	2120      	movs	r1, #32
    9cbc:	a802      	add	r0, sp, #8
    9cbe:	1812      	adds	r2, r2, r0
    9cc0:	7011      	strb	r1, [r2, #0]
    9cc2:	071a      	lsls	r2, r3, #28
    9cc4:	d504      	bpl.n	9cd0 <_svfiprintf_r+0xd8>
    9cc6:	2253      	movs	r2, #83	; 0x53
    9cc8:	212b      	movs	r1, #43	; 0x2b
    9cca:	a802      	add	r0, sp, #8
    9ccc:	1812      	adds	r2, r2, r0
    9cce:	7011      	strb	r1, [r2, #0]
    9cd0:	7822      	ldrb	r2, [r4, #0]
    9cd2:	2a2a      	cmp	r2, #42	; 0x2a
    9cd4:	d001      	beq.n	9cda <_svfiprintf_r+0xe2>
    9cd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9cd8:	e00e      	b.n	9cf8 <_svfiprintf_r+0x100>
    9cda:	9a05      	ldr	r2, [sp, #20]
    9cdc:	1d11      	adds	r1, r2, #4
    9cde:	6812      	ldr	r2, [r2, #0]
    9ce0:	9105      	str	r1, [sp, #20]
    9ce2:	2a00      	cmp	r2, #0
    9ce4:	db01      	blt.n	9cea <_svfiprintf_r+0xf2>
    9ce6:	9209      	str	r2, [sp, #36]	; 0x24
    9ce8:	e004      	b.n	9cf4 <_svfiprintf_r+0xfc>
    9cea:	4252      	negs	r2, r2
    9cec:	60ea      	str	r2, [r5, #12]
    9cee:	2202      	movs	r2, #2
    9cf0:	4313      	orrs	r3, r2
    9cf2:	602b      	str	r3, [r5, #0]
    9cf4:	3401      	adds	r4, #1
    9cf6:	e009      	b.n	9d0c <_svfiprintf_r+0x114>
    9cf8:	7822      	ldrb	r2, [r4, #0]
    9cfa:	3a30      	subs	r2, #48	; 0x30
    9cfc:	2a09      	cmp	r2, #9
    9cfe:	d804      	bhi.n	9d0a <_svfiprintf_r+0x112>
    9d00:	210a      	movs	r1, #10
    9d02:	434b      	muls	r3, r1
    9d04:	3401      	adds	r4, #1
    9d06:	189b      	adds	r3, r3, r2
    9d08:	e7f6      	b.n	9cf8 <_svfiprintf_r+0x100>
    9d0a:	9309      	str	r3, [sp, #36]	; 0x24
    9d0c:	7823      	ldrb	r3, [r4, #0]
    9d0e:	2b2e      	cmp	r3, #46	; 0x2e
    9d10:	d118      	bne.n	9d44 <_svfiprintf_r+0x14c>
    9d12:	7863      	ldrb	r3, [r4, #1]
    9d14:	2b2a      	cmp	r3, #42	; 0x2a
    9d16:	d109      	bne.n	9d2c <_svfiprintf_r+0x134>
    9d18:	9b05      	ldr	r3, [sp, #20]
    9d1a:	3402      	adds	r4, #2
    9d1c:	1d1a      	adds	r2, r3, #4
    9d1e:	681b      	ldr	r3, [r3, #0]
    9d20:	9205      	str	r2, [sp, #20]
    9d22:	2b00      	cmp	r3, #0
    9d24:	da0d      	bge.n	9d42 <_svfiprintf_r+0x14a>
    9d26:	2301      	movs	r3, #1
    9d28:	425b      	negs	r3, r3
    9d2a:	e00a      	b.n	9d42 <_svfiprintf_r+0x14a>
    9d2c:	2300      	movs	r3, #0
    9d2e:	3401      	adds	r4, #1
    9d30:	7822      	ldrb	r2, [r4, #0]
    9d32:	3a30      	subs	r2, #48	; 0x30
    9d34:	2a09      	cmp	r2, #9
    9d36:	d804      	bhi.n	9d42 <_svfiprintf_r+0x14a>
    9d38:	210a      	movs	r1, #10
    9d3a:	434b      	muls	r3, r1
    9d3c:	3401      	adds	r4, #1
    9d3e:	189b      	adds	r3, r3, r2
    9d40:	e7f6      	b.n	9d30 <_svfiprintf_r+0x138>
    9d42:	9307      	str	r3, [sp, #28]
    9d44:	4f23      	ldr	r7, [pc, #140]	; (9dd4 <_svfiprintf_r+0x1dc>)
    9d46:	7821      	ldrb	r1, [r4, #0]
    9d48:	1c38      	adds	r0, r7, #0
    9d4a:	2203      	movs	r2, #3
    9d4c:	f000 f9e2 	bl	a114 <memchr>
    9d50:	2800      	cmp	r0, #0
    9d52:	d007      	beq.n	9d64 <_svfiprintf_r+0x16c>
    9d54:	1bc0      	subs	r0, r0, r7
    9d56:	2740      	movs	r7, #64	; 0x40
    9d58:	4087      	lsls	r7, r0
    9d5a:	1c38      	adds	r0, r7, #0
    9d5c:	682b      	ldr	r3, [r5, #0]
    9d5e:	3401      	adds	r4, #1
    9d60:	4318      	orrs	r0, r3
    9d62:	6028      	str	r0, [r5, #0]
    9d64:	7821      	ldrb	r1, [r4, #0]
    9d66:	481c      	ldr	r0, [pc, #112]	; (9dd8 <_svfiprintf_r+0x1e0>)
    9d68:	2206      	movs	r2, #6
    9d6a:	1c67      	adds	r7, r4, #1
    9d6c:	7629      	strb	r1, [r5, #24]
    9d6e:	f000 f9d1 	bl	a114 <memchr>
    9d72:	2800      	cmp	r0, #0
    9d74:	d012      	beq.n	9d9c <_svfiprintf_r+0x1a4>
    9d76:	4b19      	ldr	r3, [pc, #100]	; (9ddc <_svfiprintf_r+0x1e4>)
    9d78:	2b00      	cmp	r3, #0
    9d7a:	d106      	bne.n	9d8a <_svfiprintf_r+0x192>
    9d7c:	2207      	movs	r2, #7
    9d7e:	9b05      	ldr	r3, [sp, #20]
    9d80:	3307      	adds	r3, #7
    9d82:	4393      	bics	r3, r2
    9d84:	3308      	adds	r3, #8
    9d86:	9305      	str	r3, [sp, #20]
    9d88:	e014      	b.n	9db4 <_svfiprintf_r+0x1bc>
    9d8a:	ab05      	add	r3, sp, #20
    9d8c:	9300      	str	r3, [sp, #0]
    9d8e:	9802      	ldr	r0, [sp, #8]
    9d90:	1c29      	adds	r1, r5, #0
    9d92:	1c32      	adds	r2, r6, #0
    9d94:	4b12      	ldr	r3, [pc, #72]	; (9de0 <_svfiprintf_r+0x1e8>)
    9d96:	e000      	b.n	9d9a <_svfiprintf_r+0x1a2>
    9d98:	bf00      	nop
    9d9a:	e007      	b.n	9dac <_svfiprintf_r+0x1b4>
    9d9c:	ab05      	add	r3, sp, #20
    9d9e:	9300      	str	r3, [sp, #0]
    9da0:	9802      	ldr	r0, [sp, #8]
    9da2:	1c29      	adds	r1, r5, #0
    9da4:	1c32      	adds	r2, r6, #0
    9da6:	4b0e      	ldr	r3, [pc, #56]	; (9de0 <_svfiprintf_r+0x1e8>)
    9da8:	f000 f88a 	bl	9ec0 <_printf_i>
    9dac:	9003      	str	r0, [sp, #12]
    9dae:	9b03      	ldr	r3, [sp, #12]
    9db0:	3301      	adds	r3, #1
    9db2:	d004      	beq.n	9dbe <_svfiprintf_r+0x1c6>
    9db4:	696b      	ldr	r3, [r5, #20]
    9db6:	9a03      	ldr	r2, [sp, #12]
    9db8:	189b      	adds	r3, r3, r2
    9dba:	616b      	str	r3, [r5, #20]
    9dbc:	e73d      	b.n	9c3a <_svfiprintf_r+0x42>
    9dbe:	89b3      	ldrh	r3, [r6, #12]
    9dc0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9dc2:	065b      	lsls	r3, r3, #25
    9dc4:	d501      	bpl.n	9dca <_svfiprintf_r+0x1d2>
    9dc6:	2001      	movs	r0, #1
    9dc8:	4240      	negs	r0, r0
    9dca:	b01f      	add	sp, #124	; 0x7c
    9dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9dce:	46c0      	nop			; (mov r8, r8)
    9dd0:	0000bf0c 	.word	0x0000bf0c
    9dd4:	0000bf12 	.word	0x0000bf12
    9dd8:	0000bf16 	.word	0x0000bf16
    9ddc:	00000000 	.word	0x00000000
    9de0:	00009b39 	.word	0x00009b39

00009de4 <_printf_common>:
    9de4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    9de6:	1c17      	adds	r7, r2, #0
    9de8:	9301      	str	r3, [sp, #4]
    9dea:	690a      	ldr	r2, [r1, #16]
    9dec:	688b      	ldr	r3, [r1, #8]
    9dee:	9000      	str	r0, [sp, #0]
    9df0:	1c0c      	adds	r4, r1, #0
    9df2:	4293      	cmp	r3, r2
    9df4:	da00      	bge.n	9df8 <_printf_common+0x14>
    9df6:	1c13      	adds	r3, r2, #0
    9df8:	1c22      	adds	r2, r4, #0
    9dfa:	603b      	str	r3, [r7, #0]
    9dfc:	3243      	adds	r2, #67	; 0x43
    9dfe:	7812      	ldrb	r2, [r2, #0]
    9e00:	2a00      	cmp	r2, #0
    9e02:	d001      	beq.n	9e08 <_printf_common+0x24>
    9e04:	3301      	adds	r3, #1
    9e06:	603b      	str	r3, [r7, #0]
    9e08:	6823      	ldr	r3, [r4, #0]
    9e0a:	069b      	lsls	r3, r3, #26
    9e0c:	d502      	bpl.n	9e14 <_printf_common+0x30>
    9e0e:	683b      	ldr	r3, [r7, #0]
    9e10:	3302      	adds	r3, #2
    9e12:	603b      	str	r3, [r7, #0]
    9e14:	2506      	movs	r5, #6
    9e16:	6823      	ldr	r3, [r4, #0]
    9e18:	401d      	ands	r5, r3
    9e1a:	d01e      	beq.n	9e5a <_printf_common+0x76>
    9e1c:	1c23      	adds	r3, r4, #0
    9e1e:	3343      	adds	r3, #67	; 0x43
    9e20:	781b      	ldrb	r3, [r3, #0]
    9e22:	1e5a      	subs	r2, r3, #1
    9e24:	4193      	sbcs	r3, r2
    9e26:	6822      	ldr	r2, [r4, #0]
    9e28:	0692      	lsls	r2, r2, #26
    9e2a:	d51c      	bpl.n	9e66 <_printf_common+0x82>
    9e2c:	2030      	movs	r0, #48	; 0x30
    9e2e:	18e1      	adds	r1, r4, r3
    9e30:	3140      	adds	r1, #64	; 0x40
    9e32:	70c8      	strb	r0, [r1, #3]
    9e34:	1c21      	adds	r1, r4, #0
    9e36:	1c5a      	adds	r2, r3, #1
    9e38:	3145      	adds	r1, #69	; 0x45
    9e3a:	7809      	ldrb	r1, [r1, #0]
    9e3c:	18a2      	adds	r2, r4, r2
    9e3e:	3240      	adds	r2, #64	; 0x40
    9e40:	3302      	adds	r3, #2
    9e42:	70d1      	strb	r1, [r2, #3]
    9e44:	e00f      	b.n	9e66 <_printf_common+0x82>
    9e46:	1c22      	adds	r2, r4, #0
    9e48:	2301      	movs	r3, #1
    9e4a:	9800      	ldr	r0, [sp, #0]
    9e4c:	9901      	ldr	r1, [sp, #4]
    9e4e:	3219      	adds	r2, #25
    9e50:	9e08      	ldr	r6, [sp, #32]
    9e52:	47b0      	blx	r6
    9e54:	1c43      	adds	r3, r0, #1
    9e56:	d00e      	beq.n	9e76 <_printf_common+0x92>
    9e58:	3501      	adds	r5, #1
    9e5a:	68e3      	ldr	r3, [r4, #12]
    9e5c:	683a      	ldr	r2, [r7, #0]
    9e5e:	1a9b      	subs	r3, r3, r2
    9e60:	429d      	cmp	r5, r3
    9e62:	dbf0      	blt.n	9e46 <_printf_common+0x62>
    9e64:	e7da      	b.n	9e1c <_printf_common+0x38>
    9e66:	1c22      	adds	r2, r4, #0
    9e68:	9800      	ldr	r0, [sp, #0]
    9e6a:	9901      	ldr	r1, [sp, #4]
    9e6c:	3243      	adds	r2, #67	; 0x43
    9e6e:	9d08      	ldr	r5, [sp, #32]
    9e70:	47a8      	blx	r5
    9e72:	1c43      	adds	r3, r0, #1
    9e74:	d102      	bne.n	9e7c <_printf_common+0x98>
    9e76:	2001      	movs	r0, #1
    9e78:	4240      	negs	r0, r0
    9e7a:	e020      	b.n	9ebe <_printf_common+0xda>
    9e7c:	2306      	movs	r3, #6
    9e7e:	6820      	ldr	r0, [r4, #0]
    9e80:	68e1      	ldr	r1, [r4, #12]
    9e82:	683a      	ldr	r2, [r7, #0]
    9e84:	4003      	ands	r3, r0
    9e86:	2500      	movs	r5, #0
    9e88:	2b04      	cmp	r3, #4
    9e8a:	d103      	bne.n	9e94 <_printf_common+0xb0>
    9e8c:	1a8d      	subs	r5, r1, r2
    9e8e:	43eb      	mvns	r3, r5
    9e90:	17db      	asrs	r3, r3, #31
    9e92:	401d      	ands	r5, r3
    9e94:	68a3      	ldr	r3, [r4, #8]
    9e96:	6922      	ldr	r2, [r4, #16]
    9e98:	4293      	cmp	r3, r2
    9e9a:	dd01      	ble.n	9ea0 <_printf_common+0xbc>
    9e9c:	1a9b      	subs	r3, r3, r2
    9e9e:	18ed      	adds	r5, r5, r3
    9ea0:	2700      	movs	r7, #0
    9ea2:	42af      	cmp	r7, r5
    9ea4:	da0a      	bge.n	9ebc <_printf_common+0xd8>
    9ea6:	1c22      	adds	r2, r4, #0
    9ea8:	2301      	movs	r3, #1
    9eaa:	9800      	ldr	r0, [sp, #0]
    9eac:	9901      	ldr	r1, [sp, #4]
    9eae:	321a      	adds	r2, #26
    9eb0:	9e08      	ldr	r6, [sp, #32]
    9eb2:	47b0      	blx	r6
    9eb4:	1c43      	adds	r3, r0, #1
    9eb6:	d0de      	beq.n	9e76 <_printf_common+0x92>
    9eb8:	3701      	adds	r7, #1
    9eba:	e7f2      	b.n	9ea2 <_printf_common+0xbe>
    9ebc:	2000      	movs	r0, #0
    9ebe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00009ec0 <_printf_i>:
    9ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ec2:	b08b      	sub	sp, #44	; 0x2c
    9ec4:	9206      	str	r2, [sp, #24]
    9ec6:	1c0a      	adds	r2, r1, #0
    9ec8:	3243      	adds	r2, #67	; 0x43
    9eca:	9307      	str	r3, [sp, #28]
    9ecc:	9005      	str	r0, [sp, #20]
    9ece:	9204      	str	r2, [sp, #16]
    9ed0:	7e0a      	ldrb	r2, [r1, #24]
    9ed2:	1c0c      	adds	r4, r1, #0
    9ed4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    9ed6:	2a6e      	cmp	r2, #110	; 0x6e
    9ed8:	d100      	bne.n	9edc <_printf_i+0x1c>
    9eda:	e0a8      	b.n	a02e <_printf_i+0x16e>
    9edc:	d811      	bhi.n	9f02 <_printf_i+0x42>
    9ede:	2a63      	cmp	r2, #99	; 0x63
    9ee0:	d022      	beq.n	9f28 <_printf_i+0x68>
    9ee2:	d809      	bhi.n	9ef8 <_printf_i+0x38>
    9ee4:	2a00      	cmp	r2, #0
    9ee6:	d100      	bne.n	9eea <_printf_i+0x2a>
    9ee8:	e0b2      	b.n	a050 <_printf_i+0x190>
    9eea:	2a58      	cmp	r2, #88	; 0x58
    9eec:	d000      	beq.n	9ef0 <_printf_i+0x30>
    9eee:	e0c2      	b.n	a076 <_printf_i+0x1b6>
    9ef0:	3145      	adds	r1, #69	; 0x45
    9ef2:	700a      	strb	r2, [r1, #0]
    9ef4:	4a7c      	ldr	r2, [pc, #496]	; (a0e8 <_printf_i+0x228>)
    9ef6:	e04f      	b.n	9f98 <_printf_i+0xd8>
    9ef8:	2a64      	cmp	r2, #100	; 0x64
    9efa:	d01d      	beq.n	9f38 <_printf_i+0x78>
    9efc:	2a69      	cmp	r2, #105	; 0x69
    9efe:	d01b      	beq.n	9f38 <_printf_i+0x78>
    9f00:	e0b9      	b.n	a076 <_printf_i+0x1b6>
    9f02:	2a73      	cmp	r2, #115	; 0x73
    9f04:	d100      	bne.n	9f08 <_printf_i+0x48>
    9f06:	e0a7      	b.n	a058 <_printf_i+0x198>
    9f08:	d809      	bhi.n	9f1e <_printf_i+0x5e>
    9f0a:	2a6f      	cmp	r2, #111	; 0x6f
    9f0c:	d029      	beq.n	9f62 <_printf_i+0xa2>
    9f0e:	2a70      	cmp	r2, #112	; 0x70
    9f10:	d000      	beq.n	9f14 <_printf_i+0x54>
    9f12:	e0b0      	b.n	a076 <_printf_i+0x1b6>
    9f14:	2220      	movs	r2, #32
    9f16:	6809      	ldr	r1, [r1, #0]
    9f18:	430a      	orrs	r2, r1
    9f1a:	6022      	str	r2, [r4, #0]
    9f1c:	e037      	b.n	9f8e <_printf_i+0xce>
    9f1e:	2a75      	cmp	r2, #117	; 0x75
    9f20:	d01f      	beq.n	9f62 <_printf_i+0xa2>
    9f22:	2a78      	cmp	r2, #120	; 0x78
    9f24:	d033      	beq.n	9f8e <_printf_i+0xce>
    9f26:	e0a6      	b.n	a076 <_printf_i+0x1b6>
    9f28:	1c0e      	adds	r6, r1, #0
    9f2a:	681a      	ldr	r2, [r3, #0]
    9f2c:	3642      	adds	r6, #66	; 0x42
    9f2e:	1d11      	adds	r1, r2, #4
    9f30:	6019      	str	r1, [r3, #0]
    9f32:	6813      	ldr	r3, [r2, #0]
    9f34:	7033      	strb	r3, [r6, #0]
    9f36:	e0a1      	b.n	a07c <_printf_i+0x1bc>
    9f38:	6821      	ldr	r1, [r4, #0]
    9f3a:	681a      	ldr	r2, [r3, #0]
    9f3c:	0608      	lsls	r0, r1, #24
    9f3e:	d406      	bmi.n	9f4e <_printf_i+0x8e>
    9f40:	0649      	lsls	r1, r1, #25
    9f42:	d504      	bpl.n	9f4e <_printf_i+0x8e>
    9f44:	1d11      	adds	r1, r2, #4
    9f46:	6019      	str	r1, [r3, #0]
    9f48:	2300      	movs	r3, #0
    9f4a:	5ed5      	ldrsh	r5, [r2, r3]
    9f4c:	e002      	b.n	9f54 <_printf_i+0x94>
    9f4e:	1d11      	adds	r1, r2, #4
    9f50:	6019      	str	r1, [r3, #0]
    9f52:	6815      	ldr	r5, [r2, #0]
    9f54:	2d00      	cmp	r5, #0
    9f56:	da3b      	bge.n	9fd0 <_printf_i+0x110>
    9f58:	232d      	movs	r3, #45	; 0x2d
    9f5a:	9a04      	ldr	r2, [sp, #16]
    9f5c:	426d      	negs	r5, r5
    9f5e:	7013      	strb	r3, [r2, #0]
    9f60:	e036      	b.n	9fd0 <_printf_i+0x110>
    9f62:	6821      	ldr	r1, [r4, #0]
    9f64:	681a      	ldr	r2, [r3, #0]
    9f66:	0608      	lsls	r0, r1, #24
    9f68:	d406      	bmi.n	9f78 <_printf_i+0xb8>
    9f6a:	0649      	lsls	r1, r1, #25
    9f6c:	d504      	bpl.n	9f78 <_printf_i+0xb8>
    9f6e:	6815      	ldr	r5, [r2, #0]
    9f70:	1d11      	adds	r1, r2, #4
    9f72:	6019      	str	r1, [r3, #0]
    9f74:	b2ad      	uxth	r5, r5
    9f76:	e002      	b.n	9f7e <_printf_i+0xbe>
    9f78:	1d11      	adds	r1, r2, #4
    9f7a:	6019      	str	r1, [r3, #0]
    9f7c:	6815      	ldr	r5, [r2, #0]
    9f7e:	4b5a      	ldr	r3, [pc, #360]	; (a0e8 <_printf_i+0x228>)
    9f80:	7e22      	ldrb	r2, [r4, #24]
    9f82:	9303      	str	r3, [sp, #12]
    9f84:	270a      	movs	r7, #10
    9f86:	2a6f      	cmp	r2, #111	; 0x6f
    9f88:	d11d      	bne.n	9fc6 <_printf_i+0x106>
    9f8a:	2708      	movs	r7, #8
    9f8c:	e01b      	b.n	9fc6 <_printf_i+0x106>
    9f8e:	1c22      	adds	r2, r4, #0
    9f90:	2178      	movs	r1, #120	; 0x78
    9f92:	3245      	adds	r2, #69	; 0x45
    9f94:	7011      	strb	r1, [r2, #0]
    9f96:	4a55      	ldr	r2, [pc, #340]	; (a0ec <_printf_i+0x22c>)
    9f98:	6819      	ldr	r1, [r3, #0]
    9f9a:	9203      	str	r2, [sp, #12]
    9f9c:	1d08      	adds	r0, r1, #4
    9f9e:	6822      	ldr	r2, [r4, #0]
    9fa0:	6018      	str	r0, [r3, #0]
    9fa2:	680d      	ldr	r5, [r1, #0]
    9fa4:	0610      	lsls	r0, r2, #24
    9fa6:	d402      	bmi.n	9fae <_printf_i+0xee>
    9fa8:	0650      	lsls	r0, r2, #25
    9faa:	d500      	bpl.n	9fae <_printf_i+0xee>
    9fac:	b2ad      	uxth	r5, r5
    9fae:	07d3      	lsls	r3, r2, #31
    9fb0:	d502      	bpl.n	9fb8 <_printf_i+0xf8>
    9fb2:	2320      	movs	r3, #32
    9fb4:	431a      	orrs	r2, r3
    9fb6:	6022      	str	r2, [r4, #0]
    9fb8:	2710      	movs	r7, #16
    9fba:	2d00      	cmp	r5, #0
    9fbc:	d103      	bne.n	9fc6 <_printf_i+0x106>
    9fbe:	2320      	movs	r3, #32
    9fc0:	6822      	ldr	r2, [r4, #0]
    9fc2:	439a      	bics	r2, r3
    9fc4:	6022      	str	r2, [r4, #0]
    9fc6:	1c23      	adds	r3, r4, #0
    9fc8:	2200      	movs	r2, #0
    9fca:	3343      	adds	r3, #67	; 0x43
    9fcc:	701a      	strb	r2, [r3, #0]
    9fce:	e002      	b.n	9fd6 <_printf_i+0x116>
    9fd0:	270a      	movs	r7, #10
    9fd2:	4b45      	ldr	r3, [pc, #276]	; (a0e8 <_printf_i+0x228>)
    9fd4:	9303      	str	r3, [sp, #12]
    9fd6:	6863      	ldr	r3, [r4, #4]
    9fd8:	60a3      	str	r3, [r4, #8]
    9fda:	2b00      	cmp	r3, #0
    9fdc:	db03      	blt.n	9fe6 <_printf_i+0x126>
    9fde:	2204      	movs	r2, #4
    9fe0:	6821      	ldr	r1, [r4, #0]
    9fe2:	4391      	bics	r1, r2
    9fe4:	6021      	str	r1, [r4, #0]
    9fe6:	2d00      	cmp	r5, #0
    9fe8:	d102      	bne.n	9ff0 <_printf_i+0x130>
    9fea:	9e04      	ldr	r6, [sp, #16]
    9fec:	2b00      	cmp	r3, #0
    9fee:	d00e      	beq.n	a00e <_printf_i+0x14e>
    9ff0:	9e04      	ldr	r6, [sp, #16]
    9ff2:	1c28      	adds	r0, r5, #0
    9ff4:	1c39      	adds	r1, r7, #0
    9ff6:	f7fc fc4f 	bl	6898 <__aeabi_uidivmod>
    9ffa:	9b03      	ldr	r3, [sp, #12]
    9ffc:	3e01      	subs	r6, #1
    9ffe:	5c5b      	ldrb	r3, [r3, r1]
    a000:	1c28      	adds	r0, r5, #0
    a002:	7033      	strb	r3, [r6, #0]
    a004:	1c39      	adds	r1, r7, #0
    a006:	f7fc fbc1 	bl	678c <__aeabi_uidiv>
    a00a:	1e05      	subs	r5, r0, #0
    a00c:	d1f1      	bne.n	9ff2 <_printf_i+0x132>
    a00e:	2f08      	cmp	r7, #8
    a010:	d109      	bne.n	a026 <_printf_i+0x166>
    a012:	6823      	ldr	r3, [r4, #0]
    a014:	07db      	lsls	r3, r3, #31
    a016:	d506      	bpl.n	a026 <_printf_i+0x166>
    a018:	6863      	ldr	r3, [r4, #4]
    a01a:	6922      	ldr	r2, [r4, #16]
    a01c:	4293      	cmp	r3, r2
    a01e:	dc02      	bgt.n	a026 <_printf_i+0x166>
    a020:	2330      	movs	r3, #48	; 0x30
    a022:	3e01      	subs	r6, #1
    a024:	7033      	strb	r3, [r6, #0]
    a026:	9b04      	ldr	r3, [sp, #16]
    a028:	1b9b      	subs	r3, r3, r6
    a02a:	6123      	str	r3, [r4, #16]
    a02c:	e02b      	b.n	a086 <_printf_i+0x1c6>
    a02e:	6809      	ldr	r1, [r1, #0]
    a030:	681a      	ldr	r2, [r3, #0]
    a032:	0608      	lsls	r0, r1, #24
    a034:	d407      	bmi.n	a046 <_printf_i+0x186>
    a036:	0649      	lsls	r1, r1, #25
    a038:	d505      	bpl.n	a046 <_printf_i+0x186>
    a03a:	1d11      	adds	r1, r2, #4
    a03c:	6019      	str	r1, [r3, #0]
    a03e:	6813      	ldr	r3, [r2, #0]
    a040:	8aa2      	ldrh	r2, [r4, #20]
    a042:	801a      	strh	r2, [r3, #0]
    a044:	e004      	b.n	a050 <_printf_i+0x190>
    a046:	1d11      	adds	r1, r2, #4
    a048:	6019      	str	r1, [r3, #0]
    a04a:	6813      	ldr	r3, [r2, #0]
    a04c:	6962      	ldr	r2, [r4, #20]
    a04e:	601a      	str	r2, [r3, #0]
    a050:	2300      	movs	r3, #0
    a052:	9e04      	ldr	r6, [sp, #16]
    a054:	6123      	str	r3, [r4, #16]
    a056:	e016      	b.n	a086 <_printf_i+0x1c6>
    a058:	681a      	ldr	r2, [r3, #0]
    a05a:	1d11      	adds	r1, r2, #4
    a05c:	6019      	str	r1, [r3, #0]
    a05e:	6816      	ldr	r6, [r2, #0]
    a060:	2100      	movs	r1, #0
    a062:	1c30      	adds	r0, r6, #0
    a064:	6862      	ldr	r2, [r4, #4]
    a066:	f000 f855 	bl	a114 <memchr>
    a06a:	2800      	cmp	r0, #0
    a06c:	d001      	beq.n	a072 <_printf_i+0x1b2>
    a06e:	1b80      	subs	r0, r0, r6
    a070:	6060      	str	r0, [r4, #4]
    a072:	6863      	ldr	r3, [r4, #4]
    a074:	e003      	b.n	a07e <_printf_i+0x1be>
    a076:	1c26      	adds	r6, r4, #0
    a078:	3642      	adds	r6, #66	; 0x42
    a07a:	7032      	strb	r2, [r6, #0]
    a07c:	2301      	movs	r3, #1
    a07e:	6123      	str	r3, [r4, #16]
    a080:	2300      	movs	r3, #0
    a082:	9a04      	ldr	r2, [sp, #16]
    a084:	7013      	strb	r3, [r2, #0]
    a086:	9b07      	ldr	r3, [sp, #28]
    a088:	9805      	ldr	r0, [sp, #20]
    a08a:	9300      	str	r3, [sp, #0]
    a08c:	1c21      	adds	r1, r4, #0
    a08e:	9b06      	ldr	r3, [sp, #24]
    a090:	aa09      	add	r2, sp, #36	; 0x24
    a092:	f7ff fea7 	bl	9de4 <_printf_common>
    a096:	1c43      	adds	r3, r0, #1
    a098:	d102      	bne.n	a0a0 <_printf_i+0x1e0>
    a09a:	2001      	movs	r0, #1
    a09c:	4240      	negs	r0, r0
    a09e:	e021      	b.n	a0e4 <_printf_i+0x224>
    a0a0:	6923      	ldr	r3, [r4, #16]
    a0a2:	9805      	ldr	r0, [sp, #20]
    a0a4:	9906      	ldr	r1, [sp, #24]
    a0a6:	1c32      	adds	r2, r6, #0
    a0a8:	9d07      	ldr	r5, [sp, #28]
    a0aa:	47a8      	blx	r5
    a0ac:	1c43      	adds	r3, r0, #1
    a0ae:	d0f4      	beq.n	a09a <_printf_i+0x1da>
    a0b0:	6823      	ldr	r3, [r4, #0]
    a0b2:	079b      	lsls	r3, r3, #30
    a0b4:	d405      	bmi.n	a0c2 <_printf_i+0x202>
    a0b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    a0b8:	68e0      	ldr	r0, [r4, #12]
    a0ba:	4298      	cmp	r0, r3
    a0bc:	da12      	bge.n	a0e4 <_printf_i+0x224>
    a0be:	1c18      	adds	r0, r3, #0
    a0c0:	e010      	b.n	a0e4 <_printf_i+0x224>
    a0c2:	2500      	movs	r5, #0
    a0c4:	68e3      	ldr	r3, [r4, #12]
    a0c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    a0c8:	1a9b      	subs	r3, r3, r2
    a0ca:	429d      	cmp	r5, r3
    a0cc:	daf3      	bge.n	a0b6 <_printf_i+0x1f6>
    a0ce:	1c22      	adds	r2, r4, #0
    a0d0:	2301      	movs	r3, #1
    a0d2:	9805      	ldr	r0, [sp, #20]
    a0d4:	9906      	ldr	r1, [sp, #24]
    a0d6:	3219      	adds	r2, #25
    a0d8:	9e07      	ldr	r6, [sp, #28]
    a0da:	47b0      	blx	r6
    a0dc:	1c43      	adds	r3, r0, #1
    a0de:	d0dc      	beq.n	a09a <_printf_i+0x1da>
    a0e0:	3501      	adds	r5, #1
    a0e2:	e7ef      	b.n	a0c4 <_printf_i+0x204>
    a0e4:	b00b      	add	sp, #44	; 0x2c
    a0e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a0e8:	0000bf1d 	.word	0x0000bf1d
    a0ec:	0000bf2e 	.word	0x0000bf2e

0000a0f0 <_sbrk_r>:
    a0f0:	b538      	push	{r3, r4, r5, lr}
    a0f2:	2300      	movs	r3, #0
    a0f4:	4c06      	ldr	r4, [pc, #24]	; (a110 <_sbrk_r+0x20>)
    a0f6:	1c05      	adds	r5, r0, #0
    a0f8:	1c08      	adds	r0, r1, #0
    a0fa:	6023      	str	r3, [r4, #0]
    a0fc:	f7fb f9e0 	bl	54c0 <_sbrk>
    a100:	1c43      	adds	r3, r0, #1
    a102:	d103      	bne.n	a10c <_sbrk_r+0x1c>
    a104:	6823      	ldr	r3, [r4, #0]
    a106:	2b00      	cmp	r3, #0
    a108:	d000      	beq.n	a10c <_sbrk_r+0x1c>
    a10a:	602b      	str	r3, [r5, #0]
    a10c:	bd38      	pop	{r3, r4, r5, pc}
    a10e:	46c0      	nop			; (mov r8, r8)
    a110:	200005f4 	.word	0x200005f4

0000a114 <memchr>:
    a114:	b2c9      	uxtb	r1, r1
    a116:	1882      	adds	r2, r0, r2
    a118:	4290      	cmp	r0, r2
    a11a:	d004      	beq.n	a126 <memchr+0x12>
    a11c:	7803      	ldrb	r3, [r0, #0]
    a11e:	428b      	cmp	r3, r1
    a120:	d002      	beq.n	a128 <memchr+0x14>
    a122:	3001      	adds	r0, #1
    a124:	e7f8      	b.n	a118 <memchr+0x4>
    a126:	2000      	movs	r0, #0
    a128:	4770      	bx	lr

0000a12a <memmove>:
    a12a:	b510      	push	{r4, lr}
    a12c:	4281      	cmp	r1, r0
    a12e:	d208      	bcs.n	a142 <memmove+0x18>
    a130:	188b      	adds	r3, r1, r2
    a132:	4298      	cmp	r0, r3
    a134:	d205      	bcs.n	a142 <memmove+0x18>
    a136:	1a9b      	subs	r3, r3, r2
    a138:	3a01      	subs	r2, #1
    a13a:	d309      	bcc.n	a150 <memmove+0x26>
    a13c:	5c99      	ldrb	r1, [r3, r2]
    a13e:	5481      	strb	r1, [r0, r2]
    a140:	e7fa      	b.n	a138 <memmove+0xe>
    a142:	2300      	movs	r3, #0
    a144:	4293      	cmp	r3, r2
    a146:	d003      	beq.n	a150 <memmove+0x26>
    a148:	5ccc      	ldrb	r4, [r1, r3]
    a14a:	54c4      	strb	r4, [r0, r3]
    a14c:	3301      	adds	r3, #1
    a14e:	e7f9      	b.n	a144 <memmove+0x1a>
    a150:	bd10      	pop	{r4, pc}
	...

0000a154 <_free_r>:
    a154:	b530      	push	{r4, r5, lr}
    a156:	2900      	cmp	r1, #0
    a158:	d03e      	beq.n	a1d8 <_free_r+0x84>
    a15a:	3904      	subs	r1, #4
    a15c:	680b      	ldr	r3, [r1, #0]
    a15e:	2b00      	cmp	r3, #0
    a160:	da00      	bge.n	a164 <_free_r+0x10>
    a162:	18c9      	adds	r1, r1, r3
    a164:	4a1d      	ldr	r2, [pc, #116]	; (a1dc <_free_r+0x88>)
    a166:	6813      	ldr	r3, [r2, #0]
    a168:	1c14      	adds	r4, r2, #0
    a16a:	2b00      	cmp	r3, #0
    a16c:	d102      	bne.n	a174 <_free_r+0x20>
    a16e:	604b      	str	r3, [r1, #4]
    a170:	6011      	str	r1, [r2, #0]
    a172:	e031      	b.n	a1d8 <_free_r+0x84>
    a174:	4299      	cmp	r1, r3
    a176:	d20d      	bcs.n	a194 <_free_r+0x40>
    a178:	6808      	ldr	r0, [r1, #0]
    a17a:	180a      	adds	r2, r1, r0
    a17c:	429a      	cmp	r2, r3
    a17e:	d103      	bne.n	a188 <_free_r+0x34>
    a180:	6813      	ldr	r3, [r2, #0]
    a182:	18c3      	adds	r3, r0, r3
    a184:	600b      	str	r3, [r1, #0]
    a186:	6853      	ldr	r3, [r2, #4]
    a188:	604b      	str	r3, [r1, #4]
    a18a:	6021      	str	r1, [r4, #0]
    a18c:	e024      	b.n	a1d8 <_free_r+0x84>
    a18e:	428a      	cmp	r2, r1
    a190:	d803      	bhi.n	a19a <_free_r+0x46>
    a192:	1c13      	adds	r3, r2, #0
    a194:	685a      	ldr	r2, [r3, #4]
    a196:	2a00      	cmp	r2, #0
    a198:	d1f9      	bne.n	a18e <_free_r+0x3a>
    a19a:	681d      	ldr	r5, [r3, #0]
    a19c:	195c      	adds	r4, r3, r5
    a19e:	428c      	cmp	r4, r1
    a1a0:	d10b      	bne.n	a1ba <_free_r+0x66>
    a1a2:	6809      	ldr	r1, [r1, #0]
    a1a4:	1869      	adds	r1, r5, r1
    a1a6:	1858      	adds	r0, r3, r1
    a1a8:	6019      	str	r1, [r3, #0]
    a1aa:	4290      	cmp	r0, r2
    a1ac:	d114      	bne.n	a1d8 <_free_r+0x84>
    a1ae:	6810      	ldr	r0, [r2, #0]
    a1b0:	6852      	ldr	r2, [r2, #4]
    a1b2:	1809      	adds	r1, r1, r0
    a1b4:	6019      	str	r1, [r3, #0]
    a1b6:	605a      	str	r2, [r3, #4]
    a1b8:	e00e      	b.n	a1d8 <_free_r+0x84>
    a1ba:	428c      	cmp	r4, r1
    a1bc:	d902      	bls.n	a1c4 <_free_r+0x70>
    a1be:	230c      	movs	r3, #12
    a1c0:	6003      	str	r3, [r0, #0]
    a1c2:	e009      	b.n	a1d8 <_free_r+0x84>
    a1c4:	6808      	ldr	r0, [r1, #0]
    a1c6:	180c      	adds	r4, r1, r0
    a1c8:	4294      	cmp	r4, r2
    a1ca:	d103      	bne.n	a1d4 <_free_r+0x80>
    a1cc:	6814      	ldr	r4, [r2, #0]
    a1ce:	6852      	ldr	r2, [r2, #4]
    a1d0:	1900      	adds	r0, r0, r4
    a1d2:	6008      	str	r0, [r1, #0]
    a1d4:	604a      	str	r2, [r1, #4]
    a1d6:	6059      	str	r1, [r3, #4]
    a1d8:	bd30      	pop	{r4, r5, pc}
    a1da:	46c0      	nop			; (mov r8, r8)
    a1dc:	20000194 	.word	0x20000194

0000a1e0 <_realloc_r>:
    a1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a1e2:	1c06      	adds	r6, r0, #0
    a1e4:	1c0c      	adds	r4, r1, #0
    a1e6:	1c15      	adds	r5, r2, #0
    a1e8:	2900      	cmp	r1, #0
    a1ea:	d104      	bne.n	a1f6 <_realloc_r+0x16>
    a1ec:	1c11      	adds	r1, r2, #0
    a1ee:	f7ff fc4b 	bl	9a88 <_malloc_r>
    a1f2:	1c04      	adds	r4, r0, #0
    a1f4:	e018      	b.n	a228 <_realloc_r+0x48>
    a1f6:	2a00      	cmp	r2, #0
    a1f8:	d103      	bne.n	a202 <_realloc_r+0x22>
    a1fa:	f7ff ffab 	bl	a154 <_free_r>
    a1fe:	1c2c      	adds	r4, r5, #0
    a200:	e012      	b.n	a228 <_realloc_r+0x48>
    a202:	f000 f813 	bl	a22c <_malloc_usable_size_r>
    a206:	42a8      	cmp	r0, r5
    a208:	d20e      	bcs.n	a228 <_realloc_r+0x48>
    a20a:	1c30      	adds	r0, r6, #0
    a20c:	1c29      	adds	r1, r5, #0
    a20e:	f7ff fc3b 	bl	9a88 <_malloc_r>
    a212:	1e07      	subs	r7, r0, #0
    a214:	d007      	beq.n	a226 <_realloc_r+0x46>
    a216:	1c21      	adds	r1, r4, #0
    a218:	1c2a      	adds	r2, r5, #0
    a21a:	f7ff fc05 	bl	9a28 <memcpy>
    a21e:	1c30      	adds	r0, r6, #0
    a220:	1c21      	adds	r1, r4, #0
    a222:	f7ff ff97 	bl	a154 <_free_r>
    a226:	1c3c      	adds	r4, r7, #0
    a228:	1c20      	adds	r0, r4, #0
    a22a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000a22c <_malloc_usable_size_r>:
    a22c:	1f0b      	subs	r3, r1, #4
    a22e:	681a      	ldr	r2, [r3, #0]
    a230:	1f10      	subs	r0, r2, #4
    a232:	2a00      	cmp	r2, #0
    a234:	da04      	bge.n	a240 <_malloc_usable_size_r+0x14>
    a236:	1889      	adds	r1, r1, r2
    a238:	3904      	subs	r1, #4
    a23a:	680b      	ldr	r3, [r1, #0]
    a23c:	18d0      	adds	r0, r2, r3
    a23e:	3804      	subs	r0, #4
    a240:	4770      	bx	lr
    a242:	0000      	movs	r0, r0
    a244:	0000019e 	.word	0x0000019e
    a248:	00000176 	.word	0x00000176
    a24c:	0000017a 	.word	0x0000017a
    a250:	0000017e 	.word	0x0000017e
    a254:	00000182 	.word	0x00000182
    a258:	00000186 	.word	0x00000186
    a25c:	0000018a 	.word	0x0000018a
    a260:	0000018e 	.word	0x0000018e
    a264:	00000192 	.word	0x00000192
    a268:	00000196 	.word	0x00000196
    a26c:	00000268 	.word	0x00000268
    a270:	00000240 	.word	0x00000240
    a274:	00000246 	.word	0x00000246
    a278:	0000024c 	.word	0x0000024c
    a27c:	0000024c 	.word	0x0000024c
    a280:	00000252 	.word	0x00000252
    a284:	00000252 	.word	0x00000252
    a288:	00000252 	.word	0x00000252
    a28c:	00000258 	.word	0x00000258
    a290:	0000025e 	.word	0x0000025e
    a294:	00000366 	.word	0x00000366
    a298:	0000033e 	.word	0x0000033e
    a29c:	00000344 	.word	0x00000344
    a2a0:	0000034a 	.word	0x0000034a
    a2a4:	0000034a 	.word	0x0000034a
    a2a8:	00000350 	.word	0x00000350
    a2ac:	00000350 	.word	0x00000350
    a2b0:	00000350 	.word	0x00000350
    a2b4:	00000356 	.word	0x00000356
    a2b8:	0000035c 	.word	0x0000035c
    a2bc:	000007b6 	.word	0x000007b6
    a2c0:	00000792 	.word	0x00000792
    a2c4:	00000798 	.word	0x00000798
    a2c8:	0000079e 	.word	0x0000079e
    a2cc:	0000079e 	.word	0x0000079e
    a2d0:	000007a4 	.word	0x000007a4
    a2d4:	000007a4 	.word	0x000007a4
    a2d8:	000007a4 	.word	0x000007a4
    a2dc:	000007aa 	.word	0x000007aa
    a2e0:	000007b0 	.word	0x000007b0
    a2e4:	42000800 	.word	0x42000800
    a2e8:	42000c00 	.word	0x42000c00
    a2ec:	42001000 	.word	0x42001000
    a2f0:	42001400 	.word	0x42001400
    a2f4:	42001800 	.word	0x42001800
    a2f8:	42001c00 	.word	0x42001c00
    a2fc:	2020200a 	.word	0x2020200a
    a300:	20202020 	.word	0x20202020
    a304:	20202020 	.word	0x20202020
    a308:	20202020 	.word	0x20202020
    a30c:	20202020 	.word	0x20202020
    a310:	20202020 	.word	0x20202020
    a314:	20202020 	.word	0x20202020
    a318:	20202020 	.word	0x20202020
    a31c:	69676e45 	.word	0x69676e45
    a320:	5220656e 	.word	0x5220656e
    a324:	203a4d50 	.word	0x203a4d50
    a328:	52206425 	.word	0x52206425
    a32c:	000a4d50 	.word	0x000a4d50
    a330:	2323230a 	.word	0x2323230a
    a334:	23232323 	.word	0x23232323
    a338:	23232323 	.word	0x23232323
    a33c:	23232323 	.word	0x23232323
    a340:	23232323 	.word	0x23232323
    a344:	23232323 	.word	0x23232323
    a348:	23232323 	.word	0x23232323
    a34c:	20232323 	.word	0x20232323
    a350:	69676e45 	.word	0x69676e45
    a354:	5220656e 	.word	0x5220656e
    a358:	203a4d50 	.word	0x203a4d50
    a35c:	52206425 	.word	0x52206425
    a360:	20204d50 	.word	0x20204d50
    a364:	23232323 	.word	0x23232323
    a368:	23232323 	.word	0x23232323
    a36c:	23232323 	.word	0x23232323
    a370:	23232323 	.word	0x23232323
    a374:	23232323 	.word	0x23232323
    a378:	23232323 	.word	0x23232323
    a37c:	23232323 	.word	0x23232323
    a380:	000a2323 	.word	0x000a2323
    a384:	2a2a2a0a 	.word	0x2a2a2a0a
    a388:	2a2a2a2a 	.word	0x2a2a2a2a
    a38c:	2a2a2a2a 	.word	0x2a2a2a2a
    a390:	2a2a2a2a 	.word	0x2a2a2a2a
    a394:	2a2a2a2a 	.word	0x2a2a2a2a
    a398:	2a2a2a2a 	.word	0x2a2a2a2a
    a39c:	2a2a2a2a 	.word	0x2a2a2a2a
    a3a0:	202a2a2a 	.word	0x202a2a2a
    a3a4:	69676e45 	.word	0x69676e45
    a3a8:	5220656e 	.word	0x5220656e
    a3ac:	203a4d50 	.word	0x203a4d50
    a3b0:	52206425 	.word	0x52206425
    a3b4:	20204d50 	.word	0x20204d50
    a3b8:	2a2a2a2a 	.word	0x2a2a2a2a
    a3bc:	2a2a2a2a 	.word	0x2a2a2a2a
    a3c0:	2a2a2a2a 	.word	0x2a2a2a2a
    a3c4:	2a2a2a2a 	.word	0x2a2a2a2a
    a3c8:	2a2a2a2a 	.word	0x2a2a2a2a
    a3cc:	2a2a2a2a 	.word	0x2a2a2a2a
    a3d0:	2a2a2a2a 	.word	0x2a2a2a2a
    a3d4:	000a2a2a 	.word	0x000a2a2a
    a3d8:	6d694c0a 	.word	0x6d694c0a
    a3dc:	646e6170 	.word	0x646e6170
    a3e0:	6164206f 	.word	0x6164206f
    a3e4:	20736f64 	.word	0x20736f64
    a3e8:	6d206164 	.word	0x6d206164
    a3ec:	726f6d65 	.word	0x726f6d65
    a3f0:	0a3a6169 	.word	0x0a3a6169
    a3f4:	00000000 	.word	0x00000000
    a3f8:	20410a0a 	.word	0x20410a0a
    a3fc:	6f6d656d 	.word	0x6f6d656d
    a400:	20616972 	.word	0x20616972
    a404:	73616c66 	.word	0x73616c66
    a408:	65742068 	.word	0x65742068
    a40c:	73206576 	.word	0x73206576
    a410:	20737565 	.word	0x20737565
    a414:	6f646164 	.word	0x6f646164
    a418:	6f742073 	.word	0x6f742073
    a41c:	6d6c6174 	.word	0x6d6c6174
    a420:	65746e65 	.word	0x65746e65
    a424:	63786520 	.word	0x63786520
    a428:	6469756c 	.word	0x6469756c
    a42c:	202e736f 	.word	0x202e736f
    a430:	72657041 	.word	0x72657041
    a434:	71206574 	.word	0x71206574
    a438:	716c6175 	.word	0x716c6175
    a43c:	20726575 	.word	0x20726575
    a440:	6c636574 	.word	0x6c636574
    a444:	61702061 	.word	0x61702061
    a448:	72206172 	.word	0x72206172
    a44c:	696e6965 	.word	0x696e6965
    a450:	72616963 	.word	0x72616963
    a454:	00000a2e 	.word	0x00000a2e
    a458:	5543450a 	.word	0x5543450a
    a45c:	61635320 	.word	0x61635320
    a460:	72656e6e 	.word	0x72656e6e
    a464:	0000000a 	.word	0x0000000a
    a468:	63696e49 	.word	0x63696e49
    a46c:	646e6169 	.word	0x646e6169
    a470:	2e2e2e6f 	.word	0x2e2e2e6f
    a474:	00000000 	.word	0x00000000
    a478:	6f72500a 	.word	0x6f72500a
    a47c:	6d656c62 	.word	0x6d656c62
    a480:	6e207361 	.word	0x6e207361
    a484:	6e692061 	.word	0x6e692061
    a488:	61696369 	.word	0x61696369
    a48c:	617a696c 	.word	0x617a696c
    a490:	206f6163 	.word	0x206f6163
    a494:	66206164 	.word	0x66206164
    a498:	6873616c 	.word	0x6873616c
    a49c:	0000000a 	.word	0x0000000a
    a4a0:	6c460a0a 	.word	0x6c460a0a
    a4a4:	20687361 	.word	0x20687361
    a4a8:	000a6b6f 	.word	0x000a6b6f
    a4ac:	20614a0a 	.word	0x20614a0a
    a4b0:	73697865 	.word	0x73697865
    a4b4:	206d6574 	.word	0x206d6574
    a4b8:	6f646164 	.word	0x6f646164
    a4bc:	61732073 	.word	0x61732073
    a4c0:	736f766c 	.word	0x736f766c
    a4c4:	0000000a 	.word	0x0000000a
    a4c8:	6f614e0a 	.word	0x6f614e0a
    a4cc:	69786520 	.word	0x69786520
    a4d0:	6d657473 	.word	0x6d657473
    a4d4:	64616420 	.word	0x64616420
    a4d8:	7320736f 	.word	0x7320736f
    a4dc:	6f766c61 	.word	0x6f766c61
    a4e0:	00000a73 	.word	0x00000a73
    a4e4:	6e696552 	.word	0x6e696552
    a4e8:	61696369 	.word	0x61696369
    a4ec:	206f646e 	.word	0x206f646e
    a4f0:	756d6f63 	.word	0x756d6f63
    a4f4:	6163696e 	.word	0x6163696e
    a4f8:	3a6f6163 	.word	0x3a6f6163
    a4fc:	00000a20 	.word	0x00000a20
    a500:	00006325 	.word	0x00006325
    a504:	6f637345 	.word	0x6f637345
    a508:	2061686c 	.word	0x2061686c
    a50c:	75732061 	.word	0x75732061
    a510:	706f2061 	.word	0x706f2061
    a514:	3a6f6163 	.word	0x3a6f6163
    a518:	0000000a 	.word	0x0000000a
    a51c:	3a203109 	.word	0x3a203109
    a520:	6e6f4d20 	.word	0x6e6f4d20
    a524:	726f7469 	.word	0x726f7469
    a528:	0000000a 	.word	0x0000000a
    a52c:	3a203209 	.word	0x3a203209
    a530:	71655220 	.word	0x71655220
    a534:	69736975 	.word	0x69736975
    a538:	206f6163 	.word	0x206f6163
    a53c:	50206564 	.word	0x50206564
    a540:	000a4449 	.word	0x000a4449
    a544:	3a203309 	.word	0x3a203309
    a548:	69685320 	.word	0x69685320
    a54c:	6c2d7466 	.word	0x6c2d7466
    a550:	74686769 	.word	0x74686769
    a554:	0000000a 	.word	0x0000000a
    a558:	3a203409 	.word	0x3a203409
    a55c:	6e6f4d20 	.word	0x6e6f4d20
    a560:	726f7469 	.word	0x726f7469
    a564:	20656420 	.word	0x20656420
    a568:	6f6c6576 	.word	0x6f6c6576
    a56c:	61646963 	.word	0x61646963
    a570:	000a6564 	.word	0x000a6564
    a574:	3a203509 	.word	0x3a203509
    a578:	6c655620 	.word	0x6c655620
    a57c:	6469636f 	.word	0x6469636f
    a580:	73656461 	.word	0x73656461
    a584:	6c617320 	.word	0x6c617320
    a588:	0a736176 	.word	0x0a736176
    a58c:	00000000 	.word	0x00000000
    a590:	3a205209 	.word	0x3a205209
    a594:	69655220 	.word	0x69655220
    a598:	6963696e 	.word	0x6963696e
    a59c:	6f632061 	.word	0x6f632061
    a5a0:	696e756d 	.word	0x696e756d
    a5a4:	61636163 	.word	0x61636163
    a5a8:	00000a6f 	.word	0x00000a6f
    a5ac:	3a204309 	.word	0x3a204309
    a5b0:	6d694c20 	.word	0x6d694c20
    a5b4:	4d206170 	.word	0x4d206170
    a5b8:	726f6d65 	.word	0x726f6d65
    a5bc:	000a6169 	.word	0x000a6169
    a5c0:	7272450a 	.word	0x7272450a
    a5c4:	6564206f 	.word	0x6564206f
    a5c8:	6d697420 	.word	0x6d697420
    a5cc:	74756f65 	.word	0x74756f65
    a5d0:	20616e20 	.word	0x20616e20
    a5d4:	63696e69 	.word	0x63696e69
    a5d8:	696c6169 	.word	0x696c6169
    a5dc:	6163617a 	.word	0x6163617a
    a5e0:	000a2e6f 	.word	0x000a2e6f
    a5e4:	7272450a 	.word	0x7272450a
    a5e8:	6567206f 	.word	0x6567206f
    a5ec:	206c6172 	.word	0x206c6172
    a5f0:	6920616e 	.word	0x6920616e
    a5f4:	6963696e 	.word	0x6963696e
    a5f8:	7a696c61 	.word	0x7a696c61
    a5fc:	6f616361 	.word	0x6f616361
    a600:	00000a2e 	.word	0x00000a2e
    a604:	7272450a 	.word	0x7272450a
    a608:	6564206f 	.word	0x6564206f
    a60c:	6d697420 	.word	0x6d697420
    a610:	74756f65 	.word	0x74756f65
    a614:	20616e20 	.word	0x20616e20
    a618:	63657865 	.word	0x63657865
    a61c:	6f616375 	.word	0x6f616375
    a620:	00000a2e 	.word	0x00000a2e
    a624:	7272450a 	.word	0x7272450a
    a628:	6567206f 	.word	0x6567206f
    a62c:	206c6172 	.word	0x206c6172
    a630:	6520616e 	.word	0x6520616e
    a634:	75636578 	.word	0x75636578
    a638:	2e6f6163 	.word	0x2e6f6163
    a63c:	0000000a 	.word	0x0000000a
    a640:	63704f0a 	.word	0x63704f0a
    a644:	4d206f61 	.word	0x4d206f61
    a648:	74696e6f 	.word	0x74696e6f
    a64c:	6520726f 	.word	0x6520726f
    a650:	6c6f6373 	.word	0x6c6f6373
    a654:	61646968 	.word	0x61646968
    a658:	0000000a 	.word	0x0000000a
    a65c:	6f4d0a0a 	.word	0x6f4d0a0a
    a660:	6f74696e 	.word	0x6f74696e
    a664:	28203a72 	.word	0x28203a72
    a668:	69766e45 	.word	0x69766e45
    a66c:	75712065 	.word	0x75712065
    a670:	75716c61 	.word	0x75716c61
    a674:	6d207265 	.word	0x6d207265
    a678:	61736e65 	.word	0x61736e65
    a67c:	206d6567 	.word	0x206d6567
    a680:	61726170 	.word	0x61726170
    a684:	69617320 	.word	0x69617320
    a688:	000a2972 	.word	0x000a2972
    a68c:	7165520a 	.word	0x7165520a
    a690:	69736975 	.word	0x69736975
    a694:	206f6163 	.word	0x206f6163
    a698:	50206564 	.word	0x50206564
    a69c:	203a4449 	.word	0x203a4449
    a6a0:	0000000a 	.word	0x0000000a
    a6a4:	6f666e49 	.word	0x6f666e49
    a6a8:	20656d72 	.word	0x20656d72
    a6ac:	6573206f 	.word	0x6573206f
    a6b0:	63697672 	.word	0x63697672
    a6b4:	31203a6f 	.word	0x31203a6f
    a6b8:	00000000 	.word	0x00000000
    a6bc:	666e490a 	.word	0x666e490a
    a6c0:	656d726f 	.word	0x656d726f
    a6c4:	50206f20 	.word	0x50206f20
    a6c8:	203a4449 	.word	0x203a4449
    a6cc:	00000000 	.word	0x00000000
    a6d0:	30257830 	.word	0x30257830
    a6d4:	0a207832 	.word	0x0a207832
    a6d8:	00000000 	.word	0x00000000
    a6dc:	45280a0a 	.word	0x45280a0a
    a6e0:	6569766e 	.word	0x6569766e
    a6e4:	61757120 	.word	0x61757120
    a6e8:	6575716c 	.word	0x6575716c
    a6ec:	656d2072 	.word	0x656d2072
    a6f0:	6761736e 	.word	0x6761736e
    a6f4:	70206d65 	.word	0x70206d65
    a6f8:	20617261 	.word	0x20617261
    a6fc:	72696173 	.word	0x72696173
    a700:	00000a29 	.word	0x00000a29
    a704:	7465530a 	.word	0x7465530a
    a708:	53207261 	.word	0x53207261
    a70c:	74666968 	.word	0x74666968
    a710:	67696c2d 	.word	0x67696c2d
    a714:	203a7468 	.word	0x203a7468
    a718:	746e6128 	.word	0x746e6128
    a71c:	6f697265 	.word	0x6f697265
    a720:	6e656d72 	.word	0x6e656d72
    a724:	65206574 	.word	0x65206574
    a728:	6c6f6373 	.word	0x6c6f6373
    a72c:	6f646968 	.word	0x6f646968
    a730:	29642520 	.word	0x29642520
    a734:	7061280a 	.word	0x7061280a
    a738:	73616e65 	.word	0x73616e65
    a73c:	65706120 	.word	0x65706120
    a740:	20657472 	.word	0x20657472
    a744:	65746e65 	.word	0x65746e65
    a748:	61632072 	.word	0x61632072
    a74c:	6e206f73 	.word	0x6e206f73
    a750:	71206f61 	.word	0x71206f61
    a754:	72696575 	.word	0x72696575
    a758:	72742061 	.word	0x72742061
    a75c:	7261636f 	.word	0x7261636f
    a760:	654e0a29 	.word	0x654e0a29
    a764:	68742077 	.word	0x68742077
    a768:	68736572 	.word	0x68736572
    a76c:	3a646c6f 	.word	0x3a646c6f
    a770:	00000020 	.word	0x00000020
    a774:	6f4e0a0a 	.word	0x6f4e0a0a
    a778:	52206176 	.word	0x52206176
    a77c:	64204d50 	.word	0x64204d50
    a780:	65722065 	.word	0x65722065
    a784:	65726566 	.word	0x65726566
    a788:	6169636e 	.word	0x6169636e
    a78c:	63736520 	.word	0x63736520
    a790:	69686c6f 	.word	0x69686c6f
    a794:	000a6164 	.word	0x000a6164
    a798:	6968530a 	.word	0x6968530a
    a79c:	6c2d7466 	.word	0x6c2d7466
    a7a0:	74686769 	.word	0x74686769
    a7a4:	4528203a 	.word	0x4528203a
    a7a8:	6569766e 	.word	0x6569766e
    a7ac:	61757120 	.word	0x61757120
    a7b0:	6575716c 	.word	0x6575716c
    a7b4:	656d2072 	.word	0x656d2072
    a7b8:	6761736e 	.word	0x6761736e
    a7bc:	70206d65 	.word	0x70206d65
    a7c0:	20617261 	.word	0x20617261
    a7c4:	72696173 	.word	0x72696173
    a7c8:	00000a29 	.word	0x00000a29
    a7cc:	6570530a 	.word	0x6570530a
    a7d0:	4d2d6465 	.word	0x4d2d6465
    a7d4:	74696e6f 	.word	0x74696e6f
    a7d8:	203a726f 	.word	0x203a726f
    a7dc:	63655428 	.word	0x63655428
    a7e0:	5320656c 	.word	0x5320656c
    a7e4:	72617020 	.word	0x72617020
    a7e8:	61732061 	.word	0x61732061
    a7ec:	7261766c 	.word	0x7261766c
    a7f0:	20756f20 	.word	0x20756f20
    a7f4:	6c617571 	.word	0x6c617571
    a7f8:	72657571 	.word	0x72657571
    a7fc:	74756f20 	.word	0x74756f20
    a800:	74206172 	.word	0x74206172
    a804:	616c6365 	.word	0x616c6365
    a808:	72617020 	.word	0x72617020
    a80c:	61732061 	.word	0x61732061
    a810:	0a297269 	.word	0x0a297269
    a814:	00000000 	.word	0x00000000
    a818:	6f6c6556 	.word	0x6f6c6556
    a81c:	61646963 	.word	0x61646963
    a820:	6d206564 	.word	0x6d206564
    a824:	6d697861 	.word	0x6d697861
    a828:	25203a61 	.word	0x25203a61
    a82c:	6d6b2064 	.word	0x6d6b2064
    a830:	000a682f 	.word	0x000a682f
    a834:	61766f4e 	.word	0x61766f4e
    a838:	6c657620 	.word	0x6c657620
    a83c:	6469636f 	.word	0x6469636f
    a840:	20656461 	.word	0x20656461
    a844:	766c6173 	.word	0x766c6173
    a848:	64252061 	.word	0x64252061
    a84c:	00000000 	.word	0x00000000
    a850:	6c65560a 	.word	0x6c65560a
    a854:	6469636f 	.word	0x6469636f
    a858:	73656461 	.word	0x73656461
    a85c:	6c617320 	.word	0x6c617320
    a860:	3a736176 	.word	0x3a736176
    a864:	72502820 	.word	0x72502820
    a868:	69737365 	.word	0x69737365
    a86c:	20656e6f 	.word	0x20656e6f
    a870:	20274327 	.word	0x20274327
    a874:	61726170 	.word	0x61726170
    a878:	6d696c20 	.word	0x6d696c20
    a87c:	20726170 	.word	0x20726170
    a880:	656d2061 	.word	0x656d2061
    a884:	69726f6d 	.word	0x69726f6d
    a888:	0a0a2961 	.word	0x0a0a2961
    a88c:	00000000 	.word	0x00000000
    a890:	206f614e 	.word	0x206f614e
    a894:	64206168 	.word	0x64206168
    a898:	736f6461 	.word	0x736f6461
    a89c:	6c617320 	.word	0x6c617320
    a8a0:	0a736f76 	.word	0x0a736f76
    a8a4:	00000000 	.word	0x00000000
    a8a8:	20296425 	.word	0x20296425
    a8ac:	6b206425 	.word	0x6b206425
    a8b0:	0a682f6d 	.word	0x0a682f6d
    a8b4:	00000000 	.word	0x00000000
    a8b8:	646f540a 	.word	0x646f540a
    a8bc:	76207361 	.word	0x76207361
    a8c0:	636f6c65 	.word	0x636f6c65
    a8c4:	64616469 	.word	0x64616469
    a8c8:	61732065 	.word	0x61732065
    a8cc:	7361766c 	.word	0x7361766c
    a8d0:	726f6620 	.word	0x726f6620
    a8d4:	61206d61 	.word	0x61206d61
    a8d8:	61676170 	.word	0x61676170
    a8dc:	00736164 	.word	0x00736164
    a8e0:	6965520a 	.word	0x6965520a
    a8e4:	6963696e 	.word	0x6963696e
    a8e8:	6f646e61 	.word	0x6f646e61
    a8ec:	6d6f6320 	.word	0x6d6f6320
    a8f0:	63696e75 	.word	0x63696e75
    a8f4:	6f616361 	.word	0x6f616361
    a8f8:	0000000a 	.word	0x0000000a
    a8fc:	6d6f430a 	.word	0x6d6f430a
    a900:	6f646e61 	.word	0x6f646e61
    a904:	6f616e20 	.word	0x6f616e20
    a908:	63657220 	.word	0x63657220
    a90c:	65686e6f 	.word	0x65686e6f
    a910:	6f646963 	.word	0x6f646963
    a914:	0000000a 	.word	0x0000000a
    a918:	30444950 	.word	0x30444950
    a91c:	203d2031 	.word	0x203d2031
    a920:	0a534559 	.word	0x0a534559
    a924:	00000000 	.word	0x00000000
    a928:	30444950 	.word	0x30444950
    a92c:	203d2031 	.word	0x203d2031
    a930:	000a4f4e 	.word	0x000a4f4e
    a934:	30444950 	.word	0x30444950
    a938:	203d2032 	.word	0x203d2032
    a93c:	0a534559 	.word	0x0a534559
    a940:	00000000 	.word	0x00000000
    a944:	30444950 	.word	0x30444950
    a948:	203d2032 	.word	0x203d2032
    a94c:	000a4f4e 	.word	0x000a4f4e
    a950:	30444950 	.word	0x30444950
    a954:	203d2033 	.word	0x203d2033
    a958:	0a534559 	.word	0x0a534559
    a95c:	00000000 	.word	0x00000000
    a960:	30444950 	.word	0x30444950
    a964:	203d2033 	.word	0x203d2033
    a968:	000a4f4e 	.word	0x000a4f4e
    a96c:	30444950 	.word	0x30444950
    a970:	203d2034 	.word	0x203d2034
    a974:	0a534559 	.word	0x0a534559
    a978:	00000000 	.word	0x00000000
    a97c:	30444950 	.word	0x30444950
    a980:	203d2034 	.word	0x203d2034
    a984:	000a4f4e 	.word	0x000a4f4e
    a988:	30444950 	.word	0x30444950
    a98c:	203d2035 	.word	0x203d2035
    a990:	0a534559 	.word	0x0a534559
    a994:	00000000 	.word	0x00000000
    a998:	30444950 	.word	0x30444950
    a99c:	203d2035 	.word	0x203d2035
    a9a0:	000a4f4e 	.word	0x000a4f4e
    a9a4:	30444950 	.word	0x30444950
    a9a8:	203d2036 	.word	0x203d2036
    a9ac:	0a534559 	.word	0x0a534559
    a9b0:	00000000 	.word	0x00000000
    a9b4:	30444950 	.word	0x30444950
    a9b8:	203d2036 	.word	0x203d2036
    a9bc:	000a4f4e 	.word	0x000a4f4e
    a9c0:	30444950 	.word	0x30444950
    a9c4:	203d2037 	.word	0x203d2037
    a9c8:	0a534559 	.word	0x0a534559
    a9cc:	00000000 	.word	0x00000000
    a9d0:	30444950 	.word	0x30444950
    a9d4:	203d2037 	.word	0x203d2037
    a9d8:	000a4f4e 	.word	0x000a4f4e
    a9dc:	30444950 	.word	0x30444950
    a9e0:	203d2038 	.word	0x203d2038
    a9e4:	0a534559 	.word	0x0a534559
    a9e8:	00000000 	.word	0x00000000
    a9ec:	30444950 	.word	0x30444950
    a9f0:	203d2038 	.word	0x203d2038
    a9f4:	000a4f4e 	.word	0x000a4f4e
    a9f8:	30444950 	.word	0x30444950
    a9fc:	203d2039 	.word	0x203d2039
    aa00:	0a534559 	.word	0x0a534559
    aa04:	00000000 	.word	0x00000000
    aa08:	30444950 	.word	0x30444950
    aa0c:	203d2039 	.word	0x203d2039
    aa10:	000a4f4e 	.word	0x000a4f4e
    aa14:	30444950 	.word	0x30444950
    aa18:	203d2041 	.word	0x203d2041
    aa1c:	0a534559 	.word	0x0a534559
    aa20:	00000000 	.word	0x00000000
    aa24:	30444950 	.word	0x30444950
    aa28:	203d2041 	.word	0x203d2041
    aa2c:	000a4f4e 	.word	0x000a4f4e
    aa30:	30444950 	.word	0x30444950
    aa34:	203d2042 	.word	0x203d2042
    aa38:	0a534559 	.word	0x0a534559
    aa3c:	00000000 	.word	0x00000000
    aa40:	30444950 	.word	0x30444950
    aa44:	203d2042 	.word	0x203d2042
    aa48:	000a4f4e 	.word	0x000a4f4e
    aa4c:	30444950 	.word	0x30444950
    aa50:	203d2043 	.word	0x203d2043
    aa54:	0a534559 	.word	0x0a534559
    aa58:	00000000 	.word	0x00000000
    aa5c:	30444950 	.word	0x30444950
    aa60:	203d2043 	.word	0x203d2043
    aa64:	000a4f4e 	.word	0x000a4f4e
    aa68:	30444950 	.word	0x30444950
    aa6c:	203d2044 	.word	0x203d2044
    aa70:	0a534559 	.word	0x0a534559
    aa74:	00000000 	.word	0x00000000
    aa78:	30444950 	.word	0x30444950
    aa7c:	203d2044 	.word	0x203d2044
    aa80:	000a4f4e 	.word	0x000a4f4e
    aa84:	30444950 	.word	0x30444950
    aa88:	203d2045 	.word	0x203d2045
    aa8c:	0a534559 	.word	0x0a534559
    aa90:	00000000 	.word	0x00000000
    aa94:	30444950 	.word	0x30444950
    aa98:	203d2045 	.word	0x203d2045
    aa9c:	000a4f4e 	.word	0x000a4f4e
    aaa0:	30444950 	.word	0x30444950
    aaa4:	203d2046 	.word	0x203d2046
    aaa8:	0a534559 	.word	0x0a534559
    aaac:	00000000 	.word	0x00000000
    aab0:	30444950 	.word	0x30444950
    aab4:	203d2046 	.word	0x203d2046
    aab8:	000a4f4e 	.word	0x000a4f4e
    aabc:	31444950 	.word	0x31444950
    aac0:	203d2030 	.word	0x203d2030
    aac4:	0a534559 	.word	0x0a534559
    aac8:	00000000 	.word	0x00000000
    aacc:	31444950 	.word	0x31444950
    aad0:	203d2030 	.word	0x203d2030
    aad4:	000a4f4e 	.word	0x000a4f4e
    aad8:	31444950 	.word	0x31444950
    aadc:	203d2031 	.word	0x203d2031
    aae0:	0a534559 	.word	0x0a534559
    aae4:	00000000 	.word	0x00000000
    aae8:	31444950 	.word	0x31444950
    aaec:	203d2031 	.word	0x203d2031
    aaf0:	000a4f4e 	.word	0x000a4f4e
    aaf4:	31444950 	.word	0x31444950
    aaf8:	203d2032 	.word	0x203d2032
    aafc:	0a534559 	.word	0x0a534559
    ab00:	00000000 	.word	0x00000000
    ab04:	31444950 	.word	0x31444950
    ab08:	203d2032 	.word	0x203d2032
    ab0c:	000a4f4e 	.word	0x000a4f4e
    ab10:	31444950 	.word	0x31444950
    ab14:	203d2033 	.word	0x203d2033
    ab18:	0a534559 	.word	0x0a534559
    ab1c:	00000000 	.word	0x00000000
    ab20:	31444950 	.word	0x31444950
    ab24:	203d2033 	.word	0x203d2033
    ab28:	000a4f4e 	.word	0x000a4f4e
    ab2c:	31444950 	.word	0x31444950
    ab30:	203d2034 	.word	0x203d2034
    ab34:	0a534559 	.word	0x0a534559
    ab38:	00000000 	.word	0x00000000
    ab3c:	31444950 	.word	0x31444950
    ab40:	203d2034 	.word	0x203d2034
    ab44:	000a4f4e 	.word	0x000a4f4e
    ab48:	31444950 	.word	0x31444950
    ab4c:	203d2035 	.word	0x203d2035
    ab50:	0a534559 	.word	0x0a534559
    ab54:	00000000 	.word	0x00000000
    ab58:	31444950 	.word	0x31444950
    ab5c:	203d2035 	.word	0x203d2035
    ab60:	000a4f4e 	.word	0x000a4f4e
    ab64:	31444950 	.word	0x31444950
    ab68:	203d2036 	.word	0x203d2036
    ab6c:	0a534559 	.word	0x0a534559
    ab70:	00000000 	.word	0x00000000
    ab74:	31444950 	.word	0x31444950
    ab78:	203d2036 	.word	0x203d2036
    ab7c:	000a4f4e 	.word	0x000a4f4e
    ab80:	31444950 	.word	0x31444950
    ab84:	203d2037 	.word	0x203d2037
    ab88:	0a534559 	.word	0x0a534559
    ab8c:	00000000 	.word	0x00000000
    ab90:	31444950 	.word	0x31444950
    ab94:	203d2037 	.word	0x203d2037
    ab98:	000a4f4e 	.word	0x000a4f4e
    ab9c:	31444950 	.word	0x31444950
    aba0:	203d2038 	.word	0x203d2038
    aba4:	0a534559 	.word	0x0a534559
    aba8:	00000000 	.word	0x00000000
    abac:	31444950 	.word	0x31444950
    abb0:	203d2038 	.word	0x203d2038
    abb4:	000a4f4e 	.word	0x000a4f4e
    abb8:	31444950 	.word	0x31444950
    abbc:	203d2039 	.word	0x203d2039
    abc0:	0a534559 	.word	0x0a534559
    abc4:	00000000 	.word	0x00000000
    abc8:	31444950 	.word	0x31444950
    abcc:	203d2039 	.word	0x203d2039
    abd0:	000a4f4e 	.word	0x000a4f4e
    abd4:	31444950 	.word	0x31444950
    abd8:	203d2041 	.word	0x203d2041
    abdc:	0a534559 	.word	0x0a534559
    abe0:	00000000 	.word	0x00000000
    abe4:	31444950 	.word	0x31444950
    abe8:	203d2041 	.word	0x203d2041
    abec:	000a4f4e 	.word	0x000a4f4e
    abf0:	31444950 	.word	0x31444950
    abf4:	203d2042 	.word	0x203d2042
    abf8:	0a534559 	.word	0x0a534559
    abfc:	00000000 	.word	0x00000000
    ac00:	31444950 	.word	0x31444950
    ac04:	203d2042 	.word	0x203d2042
    ac08:	000a4f4e 	.word	0x000a4f4e
    ac0c:	31444950 	.word	0x31444950
    ac10:	203d2043 	.word	0x203d2043
    ac14:	0a534559 	.word	0x0a534559
    ac18:	00000000 	.word	0x00000000
    ac1c:	31444950 	.word	0x31444950
    ac20:	203d2043 	.word	0x203d2043
    ac24:	000a4f4e 	.word	0x000a4f4e
    ac28:	31444950 	.word	0x31444950
    ac2c:	203d2044 	.word	0x203d2044
    ac30:	0a534559 	.word	0x0a534559
    ac34:	00000000 	.word	0x00000000
    ac38:	31444950 	.word	0x31444950
    ac3c:	203d2044 	.word	0x203d2044
    ac40:	000a4f4e 	.word	0x000a4f4e
    ac44:	31444950 	.word	0x31444950
    ac48:	203d2045 	.word	0x203d2045
    ac4c:	0a534559 	.word	0x0a534559
    ac50:	00000000 	.word	0x00000000
    ac54:	31444950 	.word	0x31444950
    ac58:	203d2045 	.word	0x203d2045
    ac5c:	000a4f4e 	.word	0x000a4f4e
    ac60:	31444950 	.word	0x31444950
    ac64:	203d2046 	.word	0x203d2046
    ac68:	0a534559 	.word	0x0a534559
    ac6c:	00000000 	.word	0x00000000
    ac70:	31444950 	.word	0x31444950
    ac74:	203d2046 	.word	0x203d2046
    ac78:	000a4f4e 	.word	0x000a4f4e
    ac7c:	32444950 	.word	0x32444950
    ac80:	203d2030 	.word	0x203d2030
    ac84:	0a534559 	.word	0x0a534559
    ac88:	00000000 	.word	0x00000000
    ac8c:	32444950 	.word	0x32444950
    ac90:	203d2030 	.word	0x203d2030
    ac94:	000a4f4e 	.word	0x000a4f4e
    ac98:	666c614d 	.word	0x666c614d
    ac9c:	74636e75 	.word	0x74636e75
    aca0:	206e6f69 	.word	0x206e6f69
    aca4:	69646e49 	.word	0x69646e49
    aca8:	6f746163 	.word	0x6f746163
    acac:	614c2072 	.word	0x614c2072
    acb0:	2820706d 	.word	0x2820706d
    acb4:	294c494d 	.word	0x294c494d
    acb8:	20736920 	.word	0x20736920
    acbc:	000a4e4f 	.word	0x000a4e4f
    acc0:	666c614d 	.word	0x666c614d
    acc4:	74636e75 	.word	0x74636e75
    acc8:	206e6f69 	.word	0x206e6f69
    accc:	69646e49 	.word	0x69646e49
    acd0:	6f746163 	.word	0x6f746163
    acd4:	614c2072 	.word	0x614c2072
    acd8:	2820706d 	.word	0x2820706d
    acdc:	294c494d 	.word	0x294c494d
    ace0:	20736920 	.word	0x20736920
    ace4:	0a46464f 	.word	0x0a46464f
    ace8:	00000000 	.word	0x00000000
    acec:	67616944 	.word	0x67616944
    acf0:	74736f6e 	.word	0x74736f6e
    acf4:	54206369 	.word	0x54206369
    acf8:	62756f72 	.word	0x62756f72
    acfc:	4320656c 	.word	0x4320656c
    ad00:	7365646f 	.word	0x7365646f
    ad04:	206e6f20 	.word	0x206e6f20
    ad08:	20656874 	.word	0x20656874
    ad0c:	6f6d656d 	.word	0x6f6d656d
    ad10:	6f207972 	.word	0x6f207972
    ad14:	43452066 	.word	0x43452066
    ad18:	25203a55 	.word	0x25203a55
    ad1c:	00000a64 	.word	0x00000a64
    ad20:	6e6f4d0a 	.word	0x6e6f4d0a
    ad24:	726f7469 	.word	0x726f7469
    ad28:	75732073 	.word	0x75732073
    ad2c:	726f7070 	.word	0x726f7070
    ad30:	3a646574 	.word	0x3a646574
    ad34:	0000000a 	.word	0x0000000a
    ad38:	3a534559 	.word	0x3a534559
    ad3c:	4d092020 	.word	0x4d092020
    ad40:	69667369 	.word	0x69667369
    ad44:	6d206572 	.word	0x6d206572
    ad48:	74696e6f 	.word	0x74696e6f
    ad4c:	6e69726f 	.word	0x6e69726f
    ad50:	75732067 	.word	0x75732067
    ad54:	726f7070 	.word	0x726f7070
    ad58:	0a646574 	.word	0x0a646574
    ad5c:	00000000 	.word	0x00000000
    ad60:	203a4f4e 	.word	0x203a4f4e
    ad64:	694d0920 	.word	0x694d0920
    ad68:	72696673 	.word	0x72696673
    ad6c:	6f6d2065 	.word	0x6f6d2065
    ad70:	6f74696e 	.word	0x6f74696e
    ad74:	676e6972 	.word	0x676e6972
    ad78:	70757320 	.word	0x70757320
    ad7c:	74726f70 	.word	0x74726f70
    ad80:	000a6465 	.word	0x000a6465
    ad84:	3a534559 	.word	0x3a534559
    ad88:	46092020 	.word	0x46092020
    ad8c:	206c6575 	.word	0x206c6575
    ad90:	74737973 	.word	0x74737973
    ad94:	6d206d65 	.word	0x6d206d65
    ad98:	74696e6f 	.word	0x74696e6f
    ad9c:	6e69726f 	.word	0x6e69726f
    ada0:	75732067 	.word	0x75732067
    ada4:	726f7070 	.word	0x726f7070
    ada8:	0a646574 	.word	0x0a646574
    adac:	00000000 	.word	0x00000000
    adb0:	203a4f4e 	.word	0x203a4f4e
    adb4:	75460920 	.word	0x75460920
    adb8:	73206c65 	.word	0x73206c65
    adbc:	65747379 	.word	0x65747379
    adc0:	6f6d206d 	.word	0x6f6d206d
    adc4:	6f74696e 	.word	0x6f74696e
    adc8:	676e6972 	.word	0x676e6972
    adcc:	70757320 	.word	0x70757320
    add0:	74726f70 	.word	0x74726f70
    add4:	000a6465 	.word	0x000a6465
    add8:	3a534559 	.word	0x3a534559
    addc:	43092020 	.word	0x43092020
    ade0:	72706d6f 	.word	0x72706d6f
    ade4:	6e656865 	.word	0x6e656865
    ade8:	65766973 	.word	0x65766973
    adec:	6d6f6320 	.word	0x6d6f6320
    adf0:	656e6f70 	.word	0x656e6f70
    adf4:	6d20746e 	.word	0x6d20746e
    adf8:	74696e6f 	.word	0x74696e6f
    adfc:	6e69726f 	.word	0x6e69726f
    ae00:	75732067 	.word	0x75732067
    ae04:	726f7070 	.word	0x726f7070
    ae08:	0a646574 	.word	0x0a646574
    ae0c:	00000000 	.word	0x00000000
    ae10:	203a4f4e 	.word	0x203a4f4e
    ae14:	6f430920 	.word	0x6f430920
    ae18:	6572706d 	.word	0x6572706d
    ae1c:	736e6568 	.word	0x736e6568
    ae20:	20657669 	.word	0x20657669
    ae24:	706d6f63 	.word	0x706d6f63
    ae28:	6e656e6f 	.word	0x6e656e6f
    ae2c:	6f6d2074 	.word	0x6f6d2074
    ae30:	6f74696e 	.word	0x6f74696e
    ae34:	676e6972 	.word	0x676e6972
    ae38:	70757320 	.word	0x70757320
    ae3c:	74726f70 	.word	0x74726f70
    ae40:	000a6465 	.word	0x000a6465
    ae44:	3a534559 	.word	0x3a534559
    ae48:	43092020 	.word	0x43092020
    ae4c:	6c617461 	.word	0x6c617461
    ae50:	20747379 	.word	0x20747379
    ae54:	696e6f6d 	.word	0x696e6f6d
    ae58:	69726f74 	.word	0x69726f74
    ae5c:	7320676e 	.word	0x7320676e
    ae60:	6f707075 	.word	0x6f707075
    ae64:	64657472 	.word	0x64657472
    ae68:	0000000a 	.word	0x0000000a
    ae6c:	203a4f4e 	.word	0x203a4f4e
    ae70:	61430920 	.word	0x61430920
    ae74:	796c6174 	.word	0x796c6174
    ae78:	6d207473 	.word	0x6d207473
    ae7c:	74696e6f 	.word	0x74696e6f
    ae80:	6e69726f 	.word	0x6e69726f
    ae84:	75732067 	.word	0x75732067
    ae88:	726f7070 	.word	0x726f7070
    ae8c:	0a646574 	.word	0x0a646574
    ae90:	00000000 	.word	0x00000000
    ae94:	3a534559 	.word	0x3a534559
    ae98:	48092020 	.word	0x48092020
    ae9c:	65746165 	.word	0x65746165
    aea0:	61632064 	.word	0x61632064
    aea4:	796c6174 	.word	0x796c6174
    aea8:	6d207473 	.word	0x6d207473
    aeac:	74696e6f 	.word	0x74696e6f
    aeb0:	6e69726f 	.word	0x6e69726f
    aeb4:	75732067 	.word	0x75732067
    aeb8:	726f7070 	.word	0x726f7070
    aebc:	0a646574 	.word	0x0a646574
    aec0:	00000000 	.word	0x00000000
    aec4:	203a4f4e 	.word	0x203a4f4e
    aec8:	65480920 	.word	0x65480920
    aecc:	64657461 	.word	0x64657461
    aed0:	74616320 	.word	0x74616320
    aed4:	73796c61 	.word	0x73796c61
    aed8:	6f6d2074 	.word	0x6f6d2074
    aedc:	6f74696e 	.word	0x6f74696e
    aee0:	676e6972 	.word	0x676e6972
    aee4:	70757320 	.word	0x70757320
    aee8:	74726f70 	.word	0x74726f70
    aeec:	000a6465 	.word	0x000a6465
    aef0:	3a534559 	.word	0x3a534559
    aef4:	45092020 	.word	0x45092020
    aef8:	6f706176 	.word	0x6f706176
    aefc:	69746172 	.word	0x69746172
    af00:	73206576 	.word	0x73206576
    af04:	65747379 	.word	0x65747379
    af08:	6f6d206d 	.word	0x6f6d206d
    af0c:	6f74696e 	.word	0x6f74696e
    af10:	676e6972 	.word	0x676e6972
    af14:	70757320 	.word	0x70757320
    af18:	74726f70 	.word	0x74726f70
    af1c:	000a6465 	.word	0x000a6465
    af20:	203a4f4e 	.word	0x203a4f4e
    af24:	76450920 	.word	0x76450920
    af28:	726f7061 	.word	0x726f7061
    af2c:	76697461 	.word	0x76697461
    af30:	79732065 	.word	0x79732065
    af34:	6d657473 	.word	0x6d657473
    af38:	6e6f6d20 	.word	0x6e6f6d20
    af3c:	726f7469 	.word	0x726f7469
    af40:	20676e69 	.word	0x20676e69
    af44:	70707573 	.word	0x70707573
    af48:	6574726f 	.word	0x6574726f
    af4c:	00000a64 	.word	0x00000a64
    af50:	3a534559 	.word	0x3a534559
    af54:	53092020 	.word	0x53092020
    af58:	6e6f6365 	.word	0x6e6f6365
    af5c:	79726164 	.word	0x79726164
    af60:	72696120 	.word	0x72696120
    af64:	73797320 	.word	0x73797320
    af68:	206d6574 	.word	0x206d6574
    af6c:	696e6f6d 	.word	0x696e6f6d
    af70:	69726f74 	.word	0x69726f74
    af74:	7320676e 	.word	0x7320676e
    af78:	6f707075 	.word	0x6f707075
    af7c:	64657472 	.word	0x64657472
    af80:	0000000a 	.word	0x0000000a
    af84:	203a4f4e 	.word	0x203a4f4e
    af88:	65530920 	.word	0x65530920
    af8c:	646e6f63 	.word	0x646e6f63
    af90:	20797261 	.word	0x20797261
    af94:	20726961 	.word	0x20726961
    af98:	74737973 	.word	0x74737973
    af9c:	6d206d65 	.word	0x6d206d65
    afa0:	74696e6f 	.word	0x74696e6f
    afa4:	6e69726f 	.word	0x6e69726f
    afa8:	75732067 	.word	0x75732067
    afac:	726f7070 	.word	0x726f7070
    afb0:	0a646574 	.word	0x0a646574
    afb4:	00000000 	.word	0x00000000
    afb8:	3a534559 	.word	0x3a534559
    afbc:	41092020 	.word	0x41092020
    afc0:	7320432f 	.word	0x7320432f
    afc4:	65747379 	.word	0x65747379
    afc8:	6572206d 	.word	0x6572206d
    afcc:	67697266 	.word	0x67697266
    afd0:	6e617265 	.word	0x6e617265
    afd4:	6f6d2074 	.word	0x6f6d2074
    afd8:	6f74696e 	.word	0x6f74696e
    afdc:	676e6972 	.word	0x676e6972
    afe0:	70757320 	.word	0x70757320
    afe4:	74726f70 	.word	0x74726f70
    afe8:	000a6465 	.word	0x000a6465
    afec:	203a4f4e 	.word	0x203a4f4e
    aff0:	2f410920 	.word	0x2f410920
    aff4:	79732043 	.word	0x79732043
    aff8:	6d657473 	.word	0x6d657473
    affc:	66657220 	.word	0x66657220
    b000:	65676972 	.word	0x65676972
    b004:	746e6172 	.word	0x746e6172
    b008:	6e6f6d20 	.word	0x6e6f6d20
    b00c:	726f7469 	.word	0x726f7469
    b010:	20676e69 	.word	0x20676e69
    b014:	70707573 	.word	0x70707573
    b018:	6574726f 	.word	0x6574726f
    b01c:	00000a64 	.word	0x00000a64
    b020:	3a534559 	.word	0x3a534559
    b024:	4f092020 	.word	0x4f092020
    b028:	65677978 	.word	0x65677978
    b02c:	6573206e 	.word	0x6573206e
    b030:	726f736e 	.word	0x726f736e
    b034:	6e6f6d20 	.word	0x6e6f6d20
    b038:	726f7469 	.word	0x726f7469
    b03c:	20676e69 	.word	0x20676e69
    b040:	70707573 	.word	0x70707573
    b044:	6574726f 	.word	0x6574726f
    b048:	00000a64 	.word	0x00000a64
    b04c:	203a4f4e 	.word	0x203a4f4e
    b050:	784f0920 	.word	0x784f0920
    b054:	6e656779 	.word	0x6e656779
    b058:	6e657320 	.word	0x6e657320
    b05c:	20726f73 	.word	0x20726f73
    b060:	696e6f6d 	.word	0x696e6f6d
    b064:	69726f74 	.word	0x69726f74
    b068:	7320676e 	.word	0x7320676e
    b06c:	6f707075 	.word	0x6f707075
    b070:	64657472 	.word	0x64657472
    b074:	0000000a 	.word	0x0000000a
    b078:	3a534559 	.word	0x3a534559
    b07c:	4f092020 	.word	0x4f092020
    b080:	65677978 	.word	0x65677978
    b084:	6573206e 	.word	0x6573206e
    b088:	726f736e 	.word	0x726f736e
    b08c:	61656820 	.word	0x61656820
    b090:	20726574 	.word	0x20726574
    b094:	696e6f6d 	.word	0x696e6f6d
    b098:	69726f74 	.word	0x69726f74
    b09c:	7320676e 	.word	0x7320676e
    b0a0:	6f707075 	.word	0x6f707075
    b0a4:	64657472 	.word	0x64657472
    b0a8:	0000000a 	.word	0x0000000a
    b0ac:	203a4f4e 	.word	0x203a4f4e
    b0b0:	784f0920 	.word	0x784f0920
    b0b4:	6e656779 	.word	0x6e656779
    b0b8:	6e657320 	.word	0x6e657320
    b0bc:	20726f73 	.word	0x20726f73
    b0c0:	74616568 	.word	0x74616568
    b0c4:	6d207265 	.word	0x6d207265
    b0c8:	74696e6f 	.word	0x74696e6f
    b0cc:	6e69726f 	.word	0x6e69726f
    b0d0:	75732067 	.word	0x75732067
    b0d4:	726f7070 	.word	0x726f7070
    b0d8:	0a646574 	.word	0x0a646574
    b0dc:	00000000 	.word	0x00000000
    b0e0:	3a534559 	.word	0x3a534559
    b0e4:	45092020 	.word	0x45092020
    b0e8:	73205247 	.word	0x73205247
    b0ec:	65747379 	.word	0x65747379
    b0f0:	6f6d206d 	.word	0x6f6d206d
    b0f4:	6f74696e 	.word	0x6f74696e
    b0f8:	676e6972 	.word	0x676e6972
    b0fc:	70757320 	.word	0x70757320
    b100:	74726f70 	.word	0x74726f70
    b104:	000a6465 	.word	0x000a6465
    b108:	203a4f4e 	.word	0x203a4f4e
    b10c:	47450920 	.word	0x47450920
    b110:	79732052 	.word	0x79732052
    b114:	6d657473 	.word	0x6d657473
    b118:	6e6f6d20 	.word	0x6e6f6d20
    b11c:	726f7469 	.word	0x726f7469
    b120:	20676e69 	.word	0x20676e69
    b124:	70707573 	.word	0x70707573
    b128:	6574726f 	.word	0x6574726f
    b12c:	00000a64 	.word	0x00000a64
    b130:	6e6f4d0a 	.word	0x6e6f4d0a
    b134:	726f7469 	.word	0x726f7469
    b138:	65722073 	.word	0x65722073
    b13c:	3a796461 	.word	0x3a796461
    b140:	0000000a 	.word	0x0000000a
    b144:	3a534559 	.word	0x3a534559
    b148:	4d092020 	.word	0x4d092020
    b14c:	69667369 	.word	0x69667369
    b150:	6d206572 	.word	0x6d206572
    b154:	74696e6f 	.word	0x74696e6f
    b158:	6e69726f 	.word	0x6e69726f
    b15c:	65722067 	.word	0x65722067
    b160:	0a796461 	.word	0x0a796461
    b164:	00000000 	.word	0x00000000
    b168:	203a4f4e 	.word	0x203a4f4e
    b16c:	694d0920 	.word	0x694d0920
    b170:	72696673 	.word	0x72696673
    b174:	6f6d2065 	.word	0x6f6d2065
    b178:	6f74696e 	.word	0x6f74696e
    b17c:	676e6972 	.word	0x676e6972
    b180:	61657220 	.word	0x61657220
    b184:	000a7964 	.word	0x000a7964
    b188:	3a534559 	.word	0x3a534559
    b18c:	75460909 	.word	0x75460909
    b190:	73206c65 	.word	0x73206c65
    b194:	65747379 	.word	0x65747379
    b198:	6f6d206d 	.word	0x6f6d206d
    b19c:	6f74696e 	.word	0x6f74696e
    b1a0:	676e6972 	.word	0x676e6972
    b1a4:	61657220 	.word	0x61657220
    b1a8:	000a7964 	.word	0x000a7964
    b1ac:	203a4f4e 	.word	0x203a4f4e
    b1b0:	75460920 	.word	0x75460920
    b1b4:	73206c65 	.word	0x73206c65
    b1b8:	65747379 	.word	0x65747379
    b1bc:	6f6d206d 	.word	0x6f6d206d
    b1c0:	6f74696e 	.word	0x6f74696e
    b1c4:	676e6972 	.word	0x676e6972
    b1c8:	61657220 	.word	0x61657220
    b1cc:	000a7964 	.word	0x000a7964
    b1d0:	3a534559 	.word	0x3a534559
    b1d4:	6f430909 	.word	0x6f430909
    b1d8:	6572706d 	.word	0x6572706d
    b1dc:	736e6568 	.word	0x736e6568
    b1e0:	20657669 	.word	0x20657669
    b1e4:	706d6f63 	.word	0x706d6f63
    b1e8:	6e656e6f 	.word	0x6e656e6f
    b1ec:	6f6d2074 	.word	0x6f6d2074
    b1f0:	6f74696e 	.word	0x6f74696e
    b1f4:	676e6972 	.word	0x676e6972
    b1f8:	61657220 	.word	0x61657220
    b1fc:	000a7964 	.word	0x000a7964
    b200:	203a4f4e 	.word	0x203a4f4e
    b204:	6f430920 	.word	0x6f430920
    b208:	6572706d 	.word	0x6572706d
    b20c:	736e6568 	.word	0x736e6568
    b210:	20657669 	.word	0x20657669
    b214:	706d6f63 	.word	0x706d6f63
    b218:	6e656e6f 	.word	0x6e656e6f
    b21c:	6f6d2074 	.word	0x6f6d2074
    b220:	6f74696e 	.word	0x6f74696e
    b224:	676e6972 	.word	0x676e6972
    b228:	61657220 	.word	0x61657220
    b22c:	000a7964 	.word	0x000a7964
    b230:	3a534559 	.word	0x3a534559
    b234:	43092020 	.word	0x43092020
    b238:	6c617461 	.word	0x6c617461
    b23c:	20747379 	.word	0x20747379
    b240:	696e6f6d 	.word	0x696e6f6d
    b244:	69726f74 	.word	0x69726f74
    b248:	7220676e 	.word	0x7220676e
    b24c:	79646165 	.word	0x79646165
    b250:	0000000a 	.word	0x0000000a
    b254:	203a4f4e 	.word	0x203a4f4e
    b258:	61430920 	.word	0x61430920
    b25c:	796c6174 	.word	0x796c6174
    b260:	6d207473 	.word	0x6d207473
    b264:	74696e6f 	.word	0x74696e6f
    b268:	6e69726f 	.word	0x6e69726f
    b26c:	65722067 	.word	0x65722067
    b270:	0a796461 	.word	0x0a796461
    b274:	00000000 	.word	0x00000000
    b278:	3a534559 	.word	0x3a534559
    b27c:	48092020 	.word	0x48092020
    b280:	65746165 	.word	0x65746165
    b284:	61632064 	.word	0x61632064
    b288:	796c6174 	.word	0x796c6174
    b28c:	6d207473 	.word	0x6d207473
    b290:	74696e6f 	.word	0x74696e6f
    b294:	6e69726f 	.word	0x6e69726f
    b298:	65722067 	.word	0x65722067
    b29c:	0a796461 	.word	0x0a796461
    b2a0:	00000000 	.word	0x00000000
    b2a4:	203a4f4e 	.word	0x203a4f4e
    b2a8:	65480920 	.word	0x65480920
    b2ac:	64657461 	.word	0x64657461
    b2b0:	74616320 	.word	0x74616320
    b2b4:	73796c61 	.word	0x73796c61
    b2b8:	6f6d2074 	.word	0x6f6d2074
    b2bc:	6f74696e 	.word	0x6f74696e
    b2c0:	676e6972 	.word	0x676e6972
    b2c4:	61657220 	.word	0x61657220
    b2c8:	000a7964 	.word	0x000a7964
    b2cc:	3a534559 	.word	0x3a534559
    b2d0:	45092020 	.word	0x45092020
    b2d4:	6f706176 	.word	0x6f706176
    b2d8:	69746172 	.word	0x69746172
    b2dc:	73206576 	.word	0x73206576
    b2e0:	65747379 	.word	0x65747379
    b2e4:	6f6d206d 	.word	0x6f6d206d
    b2e8:	6f74696e 	.word	0x6f74696e
    b2ec:	676e6972 	.word	0x676e6972
    b2f0:	61657220 	.word	0x61657220
    b2f4:	000a7964 	.word	0x000a7964
    b2f8:	203a4f4e 	.word	0x203a4f4e
    b2fc:	76450920 	.word	0x76450920
    b300:	726f7061 	.word	0x726f7061
    b304:	76697461 	.word	0x76697461
    b308:	79732065 	.word	0x79732065
    b30c:	6d657473 	.word	0x6d657473
    b310:	6e6f6d20 	.word	0x6e6f6d20
    b314:	726f7469 	.word	0x726f7469
    b318:	20676e69 	.word	0x20676e69
    b31c:	64616572 	.word	0x64616572
    b320:	00000a79 	.word	0x00000a79
    b324:	3a534559 	.word	0x3a534559
    b328:	53092020 	.word	0x53092020
    b32c:	6e6f6365 	.word	0x6e6f6365
    b330:	79726164 	.word	0x79726164
    b334:	72696120 	.word	0x72696120
    b338:	73797320 	.word	0x73797320
    b33c:	206d6574 	.word	0x206d6574
    b340:	696e6f6d 	.word	0x696e6f6d
    b344:	69726f74 	.word	0x69726f74
    b348:	7220676e 	.word	0x7220676e
    b34c:	79646165 	.word	0x79646165
    b350:	0000000a 	.word	0x0000000a
    b354:	203a4f4e 	.word	0x203a4f4e
    b358:	65530920 	.word	0x65530920
    b35c:	646e6f63 	.word	0x646e6f63
    b360:	20797261 	.word	0x20797261
    b364:	20726961 	.word	0x20726961
    b368:	74737973 	.word	0x74737973
    b36c:	6d206d65 	.word	0x6d206d65
    b370:	74696e6f 	.word	0x74696e6f
    b374:	6e69726f 	.word	0x6e69726f
    b378:	65722067 	.word	0x65722067
    b37c:	0a796461 	.word	0x0a796461
    b380:	00000000 	.word	0x00000000
    b384:	3a534559 	.word	0x3a534559
    b388:	41092020 	.word	0x41092020
    b38c:	7320432f 	.word	0x7320432f
    b390:	65747379 	.word	0x65747379
    b394:	6572206d 	.word	0x6572206d
    b398:	67697266 	.word	0x67697266
    b39c:	6e617265 	.word	0x6e617265
    b3a0:	6f6d2074 	.word	0x6f6d2074
    b3a4:	6f74696e 	.word	0x6f74696e
    b3a8:	676e6972 	.word	0x676e6972
    b3ac:	61657220 	.word	0x61657220
    b3b0:	000a7964 	.word	0x000a7964
    b3b4:	203a4f4e 	.word	0x203a4f4e
    b3b8:	2f410920 	.word	0x2f410920
    b3bc:	79732043 	.word	0x79732043
    b3c0:	6d657473 	.word	0x6d657473
    b3c4:	66657220 	.word	0x66657220
    b3c8:	65676972 	.word	0x65676972
    b3cc:	746e6172 	.word	0x746e6172
    b3d0:	6e6f6d20 	.word	0x6e6f6d20
    b3d4:	726f7469 	.word	0x726f7469
    b3d8:	20676e69 	.word	0x20676e69
    b3dc:	64616572 	.word	0x64616572
    b3e0:	00000a79 	.word	0x00000a79
    b3e4:	3a534559 	.word	0x3a534559
    b3e8:	4f092020 	.word	0x4f092020
    b3ec:	65677978 	.word	0x65677978
    b3f0:	6573206e 	.word	0x6573206e
    b3f4:	726f736e 	.word	0x726f736e
    b3f8:	6e6f6d20 	.word	0x6e6f6d20
    b3fc:	726f7469 	.word	0x726f7469
    b400:	20676e69 	.word	0x20676e69
    b404:	64616572 	.word	0x64616572
    b408:	00000a79 	.word	0x00000a79
    b40c:	203a4f4e 	.word	0x203a4f4e
    b410:	784f0920 	.word	0x784f0920
    b414:	6e656779 	.word	0x6e656779
    b418:	6e657320 	.word	0x6e657320
    b41c:	20726f73 	.word	0x20726f73
    b420:	696e6f6d 	.word	0x696e6f6d
    b424:	69726f74 	.word	0x69726f74
    b428:	7220676e 	.word	0x7220676e
    b42c:	79646165 	.word	0x79646165
    b430:	0000000a 	.word	0x0000000a
    b434:	3a534559 	.word	0x3a534559
    b438:	4f092020 	.word	0x4f092020
    b43c:	65677978 	.word	0x65677978
    b440:	6573206e 	.word	0x6573206e
    b444:	726f736e 	.word	0x726f736e
    b448:	61656820 	.word	0x61656820
    b44c:	20726574 	.word	0x20726574
    b450:	696e6f6d 	.word	0x696e6f6d
    b454:	69726f74 	.word	0x69726f74
    b458:	7220676e 	.word	0x7220676e
    b45c:	79646165 	.word	0x79646165
    b460:	0000000a 	.word	0x0000000a
    b464:	203a4f4e 	.word	0x203a4f4e
    b468:	784f0920 	.word	0x784f0920
    b46c:	6e656779 	.word	0x6e656779
    b470:	6e657320 	.word	0x6e657320
    b474:	20726f73 	.word	0x20726f73
    b478:	74616568 	.word	0x74616568
    b47c:	6d207265 	.word	0x6d207265
    b480:	74696e6f 	.word	0x74696e6f
    b484:	6e69726f 	.word	0x6e69726f
    b488:	65722067 	.word	0x65722067
    b48c:	0a796461 	.word	0x0a796461
    b490:	00000000 	.word	0x00000000
    b494:	3a534559 	.word	0x3a534559
    b498:	45092020 	.word	0x45092020
    b49c:	73205247 	.word	0x73205247
    b4a0:	65747379 	.word	0x65747379
    b4a4:	6f6d206d 	.word	0x6f6d206d
    b4a8:	6f74696e 	.word	0x6f74696e
    b4ac:	676e6972 	.word	0x676e6972
    b4b0:	61657220 	.word	0x61657220
    b4b4:	000a7964 	.word	0x000a7964
    b4b8:	203a4f4e 	.word	0x203a4f4e
    b4bc:	47450920 	.word	0x47450920
    b4c0:	79732052 	.word	0x79732052
    b4c4:	6d657473 	.word	0x6d657473
    b4c8:	6e6f6d20 	.word	0x6e6f6d20
    b4cc:	726f7469 	.word	0x726f7469
    b4d0:	20676e69 	.word	0x20676e69
    b4d4:	64616572 	.word	0x64616572
    b4d8:	00000a79 	.word	0x00000a79
    b4dc:	6c657546 	.word	0x6c657546
    b4e0:	73797320 	.word	0x73797320
    b4e4:	206d6574 	.word	0x206d6574
    b4e8:	28203a31 	.word	0x28203a31
    b4ec:	6d206669 	.word	0x6d206669
    b4f0:	2065726f 	.word	0x2065726f
    b4f4:	6e616874 	.word	0x6e616874
    b4f8:	72203120 	.word	0x72203120
    b4fc:	6f707365 	.word	0x6f707365
    b500:	2c65736e 	.word	0x2c65736e
    b504:	206e6120 	.word	0x206e6120
    b508:	6f727265 	.word	0x6f727265
    b50c:	636f2072 	.word	0x636f2072
    b510:	72756f63 	.word	0x72756f63
    b514:	0a296465 	.word	0x0a296465
    b518:	00000000 	.word	0x00000000
    b51c:	6b6e5509 	.word	0x6b6e5509
    b520:	6e776f64 	.word	0x6e776f64
    b524:	73657220 	.word	0x73657220
    b528:	736e6f70 	.word	0x736e6f70
    b52c:	69622065 	.word	0x69622065
    b530:	5d375b74 	.word	0x5d375b74
    b534:	0000000a 	.word	0x0000000a
    b538:	6b6e5509 	.word	0x6b6e5509
    b53c:	6e776f64 	.word	0x6e776f64
    b540:	73657220 	.word	0x73657220
    b544:	736e6f70 	.word	0x736e6f70
    b548:	69622065 	.word	0x69622065
    b54c:	5d365b74 	.word	0x5d365b74
    b550:	0000000a 	.word	0x0000000a
    b554:	6b6e5509 	.word	0x6b6e5509
    b558:	6e776f64 	.word	0x6e776f64
    b55c:	73657220 	.word	0x73657220
    b560:	736e6f70 	.word	0x736e6f70
    b564:	69622065 	.word	0x69622065
    b568:	5d355b74 	.word	0x5d355b74
    b56c:	0000000a 	.word	0x0000000a
    b570:	6f6c4309 	.word	0x6f6c4309
    b574:	20646573 	.word	0x20646573
    b578:	706f6f6c 	.word	0x706f6f6c
    b57c:	7562202c 	.word	0x7562202c
    b580:	61662074 	.word	0x61662074
    b584:	20746c75 	.word	0x20746c75
    b588:	68746977 	.word	0x68746977
    b58c:	20746120 	.word	0x20746120
    b590:	7361656c 	.word	0x7361656c
    b594:	6e6f2074 	.word	0x6e6f2074
    b598:	786f2065 	.word	0x786f2065
    b59c:	6e656779 	.word	0x6e656779
    b5a0:	6e657320 	.word	0x6e657320
    b5a4:	20726f73 	.word	0x20726f73
    b5a8:	616d202d 	.word	0x616d202d
    b5ac:	65622079 	.word	0x65622079
    b5b0:	69737520 	.word	0x69737520
    b5b4:	7320676e 	.word	0x7320676e
    b5b8:	6c676e69 	.word	0x6c676e69
    b5bc:	786f2065 	.word	0x786f2065
    b5c0:	6e656779 	.word	0x6e656779
    b5c4:	6e657320 	.word	0x6e657320
    b5c8:	20726f73 	.word	0x20726f73
    b5cc:	20726f66 	.word	0x20726f66
    b5d0:	6c657566 	.word	0x6c657566
    b5d4:	6e6f6320 	.word	0x6e6f6320
    b5d8:	6c6f7274 	.word	0x6c6f7274
    b5dc:	0000000a 	.word	0x0000000a
    b5e0:	65704f09 	.word	0x65704f09
    b5e4:	6f6c206e 	.word	0x6f6c206e
    b5e8:	2d20706f 	.word	0x2d20706f
    b5ec:	65756420 	.word	0x65756420
    b5f0:	206f7420 	.word	0x206f7420
    b5f4:	65746564 	.word	0x65746564
    b5f8:	64657463 	.word	0x64657463
    b5fc:	73797320 	.word	0x73797320
    b600:	206d6574 	.word	0x206d6574
    b604:	6c756166 	.word	0x6c756166
    b608:	00000a74 	.word	0x00000a74
    b60c:	65704f09 	.word	0x65704f09
    b610:	6f6c206e 	.word	0x6f6c206e
    b614:	6420706f 	.word	0x6420706f
    b618:	74206575 	.word	0x74206575
    b61c:	7264206f 	.word	0x7264206f
    b620:	6e697669 	.word	0x6e697669
    b624:	6f632067 	.word	0x6f632067
    b628:	7469646e 	.word	0x7469646e
    b62c:	736e6f69 	.word	0x736e6f69
    b630:	2e652820 	.word	0x2e652820
    b634:	70202e67 	.word	0x70202e67
    b638:	7265776f 	.word	0x7265776f
    b63c:	726e6520 	.word	0x726e6520
    b640:	6d686369 	.word	0x6d686369
    b644:	2c746e65 	.word	0x2c746e65
    b648:	63656420 	.word	0x63656420
    b64c:	72656c65 	.word	0x72656c65
    b650:	6f697461 	.word	0x6f697461
    b654:	6e65206e 	.word	0x6e65206e
    b658:	6e61656c 	.word	0x6e61656c
    b65c:	746e656d 	.word	0x746e656d
    b660:	00000a29 	.word	0x00000a29
    b664:	6f6c4309 	.word	0x6f6c4309
    b668:	20646573 	.word	0x20646573
    b66c:	706f6f6c 	.word	0x706f6f6c
    b670:	75202d20 	.word	0x75202d20
    b674:	676e6973 	.word	0x676e6973
    b678:	79786f20 	.word	0x79786f20
    b67c:	206e6567 	.word	0x206e6567
    b680:	736e6573 	.word	0x736e6573
    b684:	7328726f 	.word	0x7328726f
    b688:	73612029 	.word	0x73612029
    b68c:	65656620 	.word	0x65656620
    b690:	63616264 	.word	0x63616264
    b694:	6f66206b 	.word	0x6f66206b
    b698:	75662072 	.word	0x75662072
    b69c:	63206c65 	.word	0x63206c65
    b6a0:	72746e6f 	.word	0x72746e6f
    b6a4:	000a6c6f 	.word	0x000a6c6f
    b6a8:	65704f09 	.word	0x65704f09
    b6ac:	6f6c206e 	.word	0x6f6c206e
    b6b0:	2d20706f 	.word	0x2d20706f
    b6b4:	73616820 	.word	0x73616820
    b6b8:	746f6e20 	.word	0x746f6e20
    b6bc:	74657920 	.word	0x74657920
    b6c0:	74617320 	.word	0x74617320
    b6c4:	69667369 	.word	0x69667369
    b6c8:	63206465 	.word	0x63206465
    b6cc:	69646e6f 	.word	0x69646e6f
    b6d0:	6e6f6974 	.word	0x6e6f6974
    b6d4:	6f742073 	.word	0x6f742073
    b6d8:	206f6720 	.word	0x206f6720
    b6dc:	736f6c63 	.word	0x736f6c63
    b6e0:	6c206465 	.word	0x6c206465
    b6e4:	0a706f6f 	.word	0x0a706f6f
    b6e8:	00000000 	.word	0x00000000
    b6ec:	65754609 	.word	0x65754609
    b6f0:	7973206c 	.word	0x7973206c
    b6f4:	6d657473 	.word	0x6d657473
    b6f8:	69203120 	.word	0x69203120
    b6fc:	6f6e2073 	.word	0x6f6e2073
    b700:	72702074 	.word	0x72702074
    b704:	6e657365 	.word	0x6e657365
    b708:	00000a74 	.word	0x00000a74
    b70c:	6c657546 	.word	0x6c657546
    b710:	73797320 	.word	0x73797320
    b714:	206d6574 	.word	0x206d6574
    b718:	28203a32 	.word	0x28203a32
    b71c:	6d206669 	.word	0x6d206669
    b720:	2065726f 	.word	0x2065726f
    b724:	6e616874 	.word	0x6e616874
    b728:	72203120 	.word	0x72203120
    b72c:	6f707365 	.word	0x6f707365
    b730:	2c65736e 	.word	0x2c65736e
    b734:	206e6120 	.word	0x206e6120
    b738:	6f727265 	.word	0x6f727265
    b73c:	636f2072 	.word	0x636f2072
    b740:	72756f63 	.word	0x72756f63
    b744:	0a296465 	.word	0x0a296465
    b748:	00000000 	.word	0x00000000
    b74c:	65754609 	.word	0x65754609
    b750:	7973206c 	.word	0x7973206c
    b754:	6d657473 	.word	0x6d657473
    b758:	69203220 	.word	0x69203220
    b75c:	6f6e2073 	.word	0x6f6e2073
    b760:	72702074 	.word	0x72702074
    b764:	6e657365 	.word	0x6e657365
    b768:	00000a74 	.word	0x00000a74
    b76c:	69676e45 	.word	0x69676e45
    b770:	4c20656e 	.word	0x4c20656e
    b774:	3a64616f 	.word	0x3a64616f
    b778:	20642520 	.word	0x20642520
    b77c:	000a2525 	.word	0x000a2525
    b780:	69676e45 	.word	0x69676e45
    b784:	6320656e 	.word	0x6320656e
    b788:	616c6f6f 	.word	0x616c6f6f
    b78c:	7420746e 	.word	0x7420746e
    b790:	65706d65 	.word	0x65706d65
    b794:	75746172 	.word	0x75746172
    b798:	203a6572 	.word	0x203a6572
    b79c:	c2206425 	.word	0xc2206425
    b7a0:	000a43b0 	.word	0x000a43b0
    b7a4:	726f6853 	.word	0x726f6853
    b7a8:	65542074 	.word	0x65542074
    b7ac:	46206d72 	.word	0x46206d72
    b7b0:	206c6575 	.word	0x206c6575
    b7b4:	6d697254 	.word	0x6d697254
    b7b8:	6425203a 	.word	0x6425203a
    b7bc:	0a252520 	.word	0x0a252520
    b7c0:	00000000 	.word	0x00000000
    b7c4:	676e6f4c 	.word	0x676e6f4c
    b7c8:	72655420 	.word	0x72655420
    b7cc:	7546206d 	.word	0x7546206d
    b7d0:	54206c65 	.word	0x54206c65
    b7d4:	3a6d6972 	.word	0x3a6d6972
    b7d8:	20642520 	.word	0x20642520
    b7dc:	000a2525 	.word	0x000a2525
    b7e0:	61746e49 	.word	0x61746e49
    b7e4:	4d20656b 	.word	0x4d20656b
    b7e8:	66696e61 	.word	0x66696e61
    b7ec:	20646c6f 	.word	0x20646c6f
    b7f0:	6f736241 	.word	0x6f736241
    b7f4:	6574756c 	.word	0x6574756c
    b7f8:	65725020 	.word	0x65725020
    b7fc:	72757373 	.word	0x72757373
    b800:	25203a65 	.word	0x25203a65
    b804:	506b2064 	.word	0x506b2064
    b808:	00000a61 	.word	0x00000a61
    b80c:	65657053 	.word	0x65657053
    b810:	25203a64 	.word	0x25203a64
    b814:	6d6b2064 	.word	0x6d6b2064
    b818:	000a682f 	.word	0x000a682f
    b81c:	696d6954 	.word	0x696d6954
    b820:	4120676e 	.word	0x4120676e
    b824:	6e617664 	.word	0x6e617664
    b828:	3a646563 	.word	0x3a646563
    b82c:	20642520 	.word	0x20642520
    b830:	000ab0c2 	.word	0x000ab0c2
    b834:	61746e49 	.word	0x61746e49
    b838:	6120656b 	.word	0x6120656b
    b83c:	74207269 	.word	0x74207269
    b840:	65706d65 	.word	0x65706d65
    b844:	75746172 	.word	0x75746172
    b848:	203a6572 	.word	0x203a6572
    b84c:	c2206425 	.word	0xc2206425
    b850:	000a43b0 	.word	0x000a43b0
    b854:	6f726854 	.word	0x6f726854
    b858:	656c7474 	.word	0x656c7474
    b85c:	736f7020 	.word	0x736f7020
    b860:	6f697469 	.word	0x6f697469
    b864:	25203a6e 	.word	0x25203a6e
    b868:	25252064 	.word	0x25252064
    b86c:	0000000a 	.word	0x0000000a
    b870:	6779784f 	.word	0x6779784f
    b874:	73206e65 	.word	0x73206e65
    b878:	6f736e65 	.word	0x6f736e65
    b87c:	0a3a7372 	.word	0x0a3a7372
    b880:	6b6e6142 	.word	0x6b6e6142
    b884:	00000a32 	.word	0x00000a32
    b888:	6b6e6142 	.word	0x6b6e6142
    b88c:	00000a31 	.word	0x00000a31
    b890:	6779784f 	.word	0x6779784f
    b894:	73206e65 	.word	0x73206e65
    b898:	6f736e65 	.word	0x6f736e65
    b89c:	3a322072 	.word	0x3a322072
    b8a0:	20642520 	.word	0x20642520
    b8a4:	31782856 	.word	0x31782856
    b8a8:	29303030 	.word	0x29303030
    b8ac:	64252020 	.word	0x64252020
    b8b0:	0a252520 	.word	0x0a252520
    b8b4:	00000000 	.word	0x00000000
    b8b8:	31444950 	.word	0x31444950
    b8bc:	616e2043 	.word	0x616e2043
    b8c0:	6d69206f 	.word	0x6d69206f
    b8c4:	6d656c70 	.word	0x6d656c70
    b8c8:	61746e65 	.word	0x61746e65
    b8cc:	000a6f64 	.word	0x000a6f64
    b8d0:	32444950 	.word	0x32444950
    b8d4:	203d2031 	.word	0x203d2031
    b8d8:	0a534559 	.word	0x0a534559
    b8dc:	00000000 	.word	0x00000000
    b8e0:	32444950 	.word	0x32444950
    b8e4:	203d2031 	.word	0x203d2031
    b8e8:	000a4f4e 	.word	0x000a4f4e
    b8ec:	32444950 	.word	0x32444950
    b8f0:	203d2032 	.word	0x203d2032
    b8f4:	0a534559 	.word	0x0a534559
    b8f8:	00000000 	.word	0x00000000
    b8fc:	32444950 	.word	0x32444950
    b900:	203d2032 	.word	0x203d2032
    b904:	000a4f4e 	.word	0x000a4f4e
    b908:	32444950 	.word	0x32444950
    b90c:	203d2033 	.word	0x203d2033
    b910:	0a534559 	.word	0x0a534559
    b914:	00000000 	.word	0x00000000
    b918:	32444950 	.word	0x32444950
    b91c:	203d2033 	.word	0x203d2033
    b920:	000a4f4e 	.word	0x000a4f4e
    b924:	32444950 	.word	0x32444950
    b928:	203d2034 	.word	0x203d2034
    b92c:	0a534559 	.word	0x0a534559
    b930:	00000000 	.word	0x00000000
    b934:	32444950 	.word	0x32444950
    b938:	203d2034 	.word	0x203d2034
    b93c:	000a4f4e 	.word	0x000a4f4e
    b940:	32444950 	.word	0x32444950
    b944:	203d2035 	.word	0x203d2035
    b948:	0a534559 	.word	0x0a534559
    b94c:	00000000 	.word	0x00000000
    b950:	32444950 	.word	0x32444950
    b954:	203d2035 	.word	0x203d2035
    b958:	000a4f4e 	.word	0x000a4f4e
    b95c:	32444950 	.word	0x32444950
    b960:	203d2036 	.word	0x203d2036
    b964:	0a534559 	.word	0x0a534559
    b968:	00000000 	.word	0x00000000
    b96c:	32444950 	.word	0x32444950
    b970:	203d2036 	.word	0x203d2036
    b974:	000a4f4e 	.word	0x000a4f4e
    b978:	32444950 	.word	0x32444950
    b97c:	203d2037 	.word	0x203d2037
    b980:	0a534559 	.word	0x0a534559
    b984:	00000000 	.word	0x00000000
    b988:	32444950 	.word	0x32444950
    b98c:	203d2037 	.word	0x203d2037
    b990:	000a4f4e 	.word	0x000a4f4e
    b994:	32444950 	.word	0x32444950
    b998:	203d2038 	.word	0x203d2038
    b99c:	0a534559 	.word	0x0a534559
    b9a0:	00000000 	.word	0x00000000
    b9a4:	32444950 	.word	0x32444950
    b9a8:	203d2038 	.word	0x203d2038
    b9ac:	000a4f4e 	.word	0x000a4f4e
    b9b0:	32444950 	.word	0x32444950
    b9b4:	203d2039 	.word	0x203d2039
    b9b8:	0a534559 	.word	0x0a534559
    b9bc:	00000000 	.word	0x00000000
    b9c0:	32444950 	.word	0x32444950
    b9c4:	203d2039 	.word	0x203d2039
    b9c8:	000a4f4e 	.word	0x000a4f4e
    b9cc:	32444950 	.word	0x32444950
    b9d0:	203d2041 	.word	0x203d2041
    b9d4:	0a534559 	.word	0x0a534559
    b9d8:	00000000 	.word	0x00000000
    b9dc:	32444950 	.word	0x32444950
    b9e0:	203d2041 	.word	0x203d2041
    b9e4:	000a4f4e 	.word	0x000a4f4e
    b9e8:	32444950 	.word	0x32444950
    b9ec:	203d2042 	.word	0x203d2042
    b9f0:	0a534559 	.word	0x0a534559
    b9f4:	00000000 	.word	0x00000000
    b9f8:	32444950 	.word	0x32444950
    b9fc:	203d2042 	.word	0x203d2042
    ba00:	000a4f4e 	.word	0x000a4f4e
    ba04:	32444950 	.word	0x32444950
    ba08:	203d2043 	.word	0x203d2043
    ba0c:	0a534559 	.word	0x0a534559
    ba10:	00000000 	.word	0x00000000
    ba14:	32444950 	.word	0x32444950
    ba18:	203d2043 	.word	0x203d2043
    ba1c:	000a4f4e 	.word	0x000a4f4e
    ba20:	32444950 	.word	0x32444950
    ba24:	203d2044 	.word	0x203d2044
    ba28:	0a534559 	.word	0x0a534559
    ba2c:	00000000 	.word	0x00000000
    ba30:	32444950 	.word	0x32444950
    ba34:	203d2044 	.word	0x203d2044
    ba38:	000a4f4e 	.word	0x000a4f4e
    ba3c:	32444950 	.word	0x32444950
    ba40:	203d2045 	.word	0x203d2045
    ba44:	0a534559 	.word	0x0a534559
    ba48:	00000000 	.word	0x00000000
    ba4c:	32444950 	.word	0x32444950
    ba50:	203d2045 	.word	0x203d2045
    ba54:	000a4f4e 	.word	0x000a4f4e
    ba58:	32444950 	.word	0x32444950
    ba5c:	203d2046 	.word	0x203d2046
    ba60:	0a534559 	.word	0x0a534559
    ba64:	00000000 	.word	0x00000000
    ba68:	32444950 	.word	0x32444950
    ba6c:	203d2046 	.word	0x203d2046
    ba70:	000a4f4e 	.word	0x000a4f4e
    ba74:	33444950 	.word	0x33444950
    ba78:	203d2030 	.word	0x203d2030
    ba7c:	0a534559 	.word	0x0a534559
    ba80:	00000000 	.word	0x00000000
    ba84:	33444950 	.word	0x33444950
    ba88:	203d2030 	.word	0x203d2030
    ba8c:	000a4f4e 	.word	0x000a4f4e
    ba90:	33444950 	.word	0x33444950
    ba94:	203d2031 	.word	0x203d2031
    ba98:	0a534559 	.word	0x0a534559
    ba9c:	00000000 	.word	0x00000000
    baa0:	33444950 	.word	0x33444950
    baa4:	203d2031 	.word	0x203d2031
    baa8:	000a4f4e 	.word	0x000a4f4e
    baac:	33444950 	.word	0x33444950
    bab0:	203d2032 	.word	0x203d2032
    bab4:	0a534559 	.word	0x0a534559
    bab8:	00000000 	.word	0x00000000
    babc:	33444950 	.word	0x33444950
    bac0:	203d2032 	.word	0x203d2032
    bac4:	000a4f4e 	.word	0x000a4f4e
    bac8:	33444950 	.word	0x33444950
    bacc:	203d2033 	.word	0x203d2033
    bad0:	0a534559 	.word	0x0a534559
    bad4:	00000000 	.word	0x00000000
    bad8:	33444950 	.word	0x33444950
    badc:	203d2033 	.word	0x203d2033
    bae0:	000a4f4e 	.word	0x000a4f4e
    bae4:	33444950 	.word	0x33444950
    bae8:	203d2034 	.word	0x203d2034
    baec:	0a534559 	.word	0x0a534559
    baf0:	00000000 	.word	0x00000000
    baf4:	33444950 	.word	0x33444950
    baf8:	203d2034 	.word	0x203d2034
    bafc:	000a4f4e 	.word	0x000a4f4e
    bb00:	33444950 	.word	0x33444950
    bb04:	203d2035 	.word	0x203d2035
    bb08:	0a534559 	.word	0x0a534559
    bb0c:	00000000 	.word	0x00000000
    bb10:	33444950 	.word	0x33444950
    bb14:	203d2035 	.word	0x203d2035
    bb18:	000a4f4e 	.word	0x000a4f4e
    bb1c:	33444950 	.word	0x33444950
    bb20:	203d2036 	.word	0x203d2036
    bb24:	0a534559 	.word	0x0a534559
    bb28:	00000000 	.word	0x00000000
    bb2c:	33444950 	.word	0x33444950
    bb30:	203d2036 	.word	0x203d2036
    bb34:	000a4f4e 	.word	0x000a4f4e
    bb38:	33444950 	.word	0x33444950
    bb3c:	203d2037 	.word	0x203d2037
    bb40:	0a534559 	.word	0x0a534559
    bb44:	00000000 	.word	0x00000000
    bb48:	33444950 	.word	0x33444950
    bb4c:	203d2037 	.word	0x203d2037
    bb50:	000a4f4e 	.word	0x000a4f4e
    bb54:	33444950 	.word	0x33444950
    bb58:	203d2038 	.word	0x203d2038
    bb5c:	0a534559 	.word	0x0a534559
    bb60:	00000000 	.word	0x00000000
    bb64:	33444950 	.word	0x33444950
    bb68:	203d2038 	.word	0x203d2038
    bb6c:	000a4f4e 	.word	0x000a4f4e
    bb70:	33444950 	.word	0x33444950
    bb74:	203d2039 	.word	0x203d2039
    bb78:	0a534559 	.word	0x0a534559
    bb7c:	00000000 	.word	0x00000000
    bb80:	33444950 	.word	0x33444950
    bb84:	203d2039 	.word	0x203d2039
    bb88:	000a4f4e 	.word	0x000a4f4e
    bb8c:	33444950 	.word	0x33444950
    bb90:	203d2041 	.word	0x203d2041
    bb94:	0a534559 	.word	0x0a534559
    bb98:	00000000 	.word	0x00000000
    bb9c:	33444950 	.word	0x33444950
    bba0:	203d2041 	.word	0x203d2041
    bba4:	000a4f4e 	.word	0x000a4f4e
    bba8:	33444950 	.word	0x33444950
    bbac:	203d2042 	.word	0x203d2042
    bbb0:	0a534559 	.word	0x0a534559
    bbb4:	00000000 	.word	0x00000000
    bbb8:	33444950 	.word	0x33444950
    bbbc:	203d2042 	.word	0x203d2042
    bbc0:	000a4f4e 	.word	0x000a4f4e
    bbc4:	33444950 	.word	0x33444950
    bbc8:	203d2043 	.word	0x203d2043
    bbcc:	0a534559 	.word	0x0a534559
    bbd0:	00000000 	.word	0x00000000
    bbd4:	33444950 	.word	0x33444950
    bbd8:	203d2043 	.word	0x203d2043
    bbdc:	000a4f4e 	.word	0x000a4f4e
    bbe0:	33444950 	.word	0x33444950
    bbe4:	203d2044 	.word	0x203d2044
    bbe8:	0a534559 	.word	0x0a534559
    bbec:	00000000 	.word	0x00000000
    bbf0:	33444950 	.word	0x33444950
    bbf4:	203d2044 	.word	0x203d2044
    bbf8:	000a4f4e 	.word	0x000a4f4e
    bbfc:	33444950 	.word	0x33444950
    bc00:	203d2045 	.word	0x203d2045
    bc04:	0a534559 	.word	0x0a534559
    bc08:	00000000 	.word	0x00000000
    bc0c:	33444950 	.word	0x33444950
    bc10:	203d2045 	.word	0x203d2045
    bc14:	000a4f4e 	.word	0x000a4f4e
    bc18:	33444950 	.word	0x33444950
    bc1c:	203d2046 	.word	0x203d2046
    bc20:	0a534559 	.word	0x0a534559
    bc24:	00000000 	.word	0x00000000
    bc28:	33444950 	.word	0x33444950
    bc2c:	203d2046 	.word	0x203d2046
    bc30:	000a4f4e 	.word	0x000a4f4e
    bc34:	34444950 	.word	0x34444950
    bc38:	203d2030 	.word	0x203d2030
    bc3c:	0a534559 	.word	0x0a534559
    bc40:	00000000 	.word	0x00000000
    bc44:	34444950 	.word	0x34444950
    bc48:	203d2030 	.word	0x203d2030
    bc4c:	000a4f4e 	.word	0x000a4f4e
    bc50:	74736944 	.word	0x74736944
    bc54:	65636e61 	.word	0x65636e61
    bc58:	61727420 	.word	0x61727420
    bc5c:	656c6576 	.word	0x656c6576
    bc60:	69772064 	.word	0x69772064
    bc64:	4d206874 	.word	0x4d206874
    bc68:	203a4c49 	.word	0x203a4c49
    bc6c:	6b206425 	.word	0x6b206425
    bc70:	00000a6d 	.word	0x00000a6d
    bc74:	6779784f 	.word	0x6779784f
    bc78:	73206e65 	.word	0x73206e65
    bc7c:	6f736e65 	.word	0x6f736e65
    bc80:	3a312072 	.word	0x3a312072
    bc84:	20090a20 	.word	0x20090a20
    bc88:	6c657546 	.word	0x6c657546
    bc8c:	7269412d 	.word	0x7269412d
    bc90:	74617220 	.word	0x74617220
    bc94:	203a6f69 	.word	0x203a6f69
    bc98:	28206425 	.word	0x28206425
    bc9c:	30303178 	.word	0x30303178
    bca0:	0a202930 	.word	0x0a202930
    bca4:	6e655309 	.word	0x6e655309
    bca8:	20726f73 	.word	0x20726f73
    bcac:	72727543 	.word	0x72727543
    bcb0:	20746e65 	.word	0x20746e65
    bcb4:	6d206425 	.word	0x6d206425
    bcb8:	00000a41 	.word	0x00000a41
    bcbc:	20444950 	.word	0x20444950
    bcc0:	63736564 	.word	0x63736564
    bcc4:	65686e6f 	.word	0x65686e6f
    bcc8:	6f646963 	.word	0x6f646963
    bccc:	000a202e 	.word	0x000a202e
    bcd0:	0c0b0a09 	.word	0x0c0b0a09
    bcd4:	00000e0d 	.word	0x00000e0d
    bcd8:	00004e3a 	.word	0x00004e3a
    bcdc:	00004e36 	.word	0x00004e36
    bce0:	00004e36 	.word	0x00004e36
    bce4:	00004e96 	.word	0x00004e96
    bce8:	00004e96 	.word	0x00004e96
    bcec:	00004e50 	.word	0x00004e50
    bcf0:	00004e40 	.word	0x00004e40
    bcf4:	00004e56 	.word	0x00004e56
    bcf8:	00004e84 	.word	0x00004e84
    bcfc:	00004f20 	.word	0x00004f20
    bd00:	00004f00 	.word	0x00004f00
    bd04:	00004f00 	.word	0x00004f00
    bd08:	00004f8c 	.word	0x00004f8c
    bd0c:	00004f12 	.word	0x00004f12
    bd10:	00004f2e 	.word	0x00004f2e
    bd14:	00004f04 	.word	0x00004f04
    bd18:	00004f3c 	.word	0x00004f3c
    bd1c:	00004f7c 	.word	0x00004f7c
    bd20:	00776f70 	.word	0x00776f70
    bd24:	00000000 	.word	0x00000000

0000bd28 <dp_h>:
	...
    bd30:	40000000 3fe2b803                       ...@...?

0000bd38 <dp_l>:
	...
    bd40:	43cfd006 3e4cfdeb                       ...C..L>

0000bd48 <bp>:
    bd48:	00000000 3ff00000 00000000 3ff80000     .......?.......?

0000bd58 <TWO52>:
    bd58:	00000000 43300000 00000000 c3300000     ......0C......0.
    bd68:	000070c6 0000708e 000070aa 00007082     .p...p...p...p..
    bd78:	000070aa 00006fee 000070aa 00007082     .p...o...p...p..
    bd88:	0000708e 0000708e 00006fee 00007082     .p...p...o...p..
    bd98:	0000712c 0000712c 0000712c 000070b0     ,q..,q..,q...p..
    bda8:	0000708e 0000708e 00007176 00007080     .p...p..vq...p..
    bdb8:	00007176 00006fee 00007176 00007080     vq...o..vq...p..
    bdc8:	0000708e 0000708e 00006fee 00007080     .p...p...o...p..
    bdd8:	0000712c 0000712c 0000712c 0000715a     ,q..,q..,q..Zq..
    bde8:	0000731a 00007312 00007312 0000730a     .s...s...s...s..
    bdf8:	0000725c 0000725c 00007300 0000730a     \r..\r...s...s..
    be08:	0000725c 00007300 0000725c 0000730a     \r...s..\r...s..
    be18:	0000725e 0000725e 0000725e 000073a4     ^r..^r..^r...s..
    be28:	00008034 00007f22 00008008 00007f0e     4..."...........
    be38:	00008008 00008012 00008008 00007f0e     ................
    be48:	00007f22 00007f22 00008012 00007f0e     "..."...........
    be58:	00007f18 00007f18 00007f18 0000827a     ............z...
    be68:	000088c8 000088a6 000088a6 0000889a     ................
    be78:	0000878e 0000878e 0000888e 0000889a     ................
    be88:	0000878e 0000888e 0000878e 0000889a     ................
    be98:	00008792 00008792 00008792 00008aa8     ................
    bea8:	00000043                                C...

0000beac <__sf_fake_stdin>:
	...

0000becc <__sf_fake_stdout>:
	...

0000beec <__sf_fake_stderr>:
	...
    bf0c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    bf1c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    bf2c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    bf3c:	00006665                                ef..

0000bf40 <_init>:
    bf40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf42:	46c0      	nop			; (mov r8, r8)
    bf44:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bf46:	bc08      	pop	{r3}
    bf48:	469e      	mov	lr, r3
    bf4a:	4770      	bx	lr

0000bf4c <__init_array_start>:
    bf4c:	000000dd 	.word	0x000000dd

0000bf50 <_fini>:
    bf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bf52:	46c0      	nop			; (mov r8, r8)
    bf54:	bcf8      	pop	{r3, r4, r5, r6, r7}
    bf56:	bc08      	pop	{r3}
    bf58:	469e      	mov	lr, r3
    bf5a:	4770      	bx	lr

0000bf5c <__fini_array_start>:
    bf5c:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <flashMemWrited>:
2000000c:	00ab 0000                                   ....

20000010 <moreSpeed>:
	...
20000028:	0001                                        ..

2000002a <RPM_Salvo>:
2000002a:	1770                                        p.

2000002c <PID00_struct>:
2000002c:	05c4 2000 0004 0000                         ... ....

20000034 <PID1C_struct>:
20000034:	05cc 2000 0001 0000                         ... ....

2000003c <PID01_struct>:
2000003c:	05b8 2000 0004 0000                         ... ....

20000044 <PID34_struct>:
20000044:	0398 2000 0004 0000                         ... ....

2000004c <PID03_struct>:
2000004c:	059c 2000 0002 0000                         ... ....

20000054 <PID11_struct>:
20000054:	0394 2000 0001 0000                         ... ....

2000005c <PID04_struct>:
2000005c:	05ac 2000 0001 0000                         ... ....

20000064 <PID0B_struct>:
20000064:	038c 2000 0001 0000                         ... ....

2000006c <PID06_struct>:
2000006c:	05c0 2000 0001 0000                         ... ....

20000074 <PID05_struct>:
20000074:	05b4 2000 0001 0000                         ... ....

2000007c <PID07_struct>:
2000007c:	05b0 2000 0001 0000                         ... ....

20000084 <PID0C_struct>:
20000084:	05bc 2000 0002 0000                         ... ....

2000008c <PID0D_struct>:
2000008c:	0390 2000 0001 0000                         ... ....

20000094 <PID21_struct>:
20000094:	05d8 2000 0002 0000                         ... ....

2000009c <PID13_struct>:
2000009c:	05a4 2000 0001 0000                         ... ....

200000a4 <PID0E_struct>:
200000a4:	05a0 2000 0001 0000                         ... ....

200000ac <PID0F_struct>:
200000ac:	05d0 2000 0001 0000                         ... ....

200000b4 <PID20_struct>:
200000b4:	05c8 2000 0004 0000                         ... ....

200000bc <PID15_struct>:
200000bc:	05a8 2000 0002 0000                         ... ....

200000c4 <g_interrupt_enabled>:
200000c4:	0101                                             .

200000c5 <__fdlib_version>:
200000c5:	0001 0000                                        ...

200000c8 <impure_data>:
200000c8:	0000 0000 beac 0000 becc 0000 beec 0000     ................
	...
200000e8:	bea8 0000 0000 0000 0000 0000 0000 0000     ................
	...

20000128 <_impure_ptr>:
20000128:	00c8 2000                                   ... 
