"//\n"
"// Generated by NVIDIA NVVM Compiler\n"
"//\n"
"// Compiler Build ID: CL-27506705\n"
"// Cuda compilation tools, release 10.2, V10.2.89\n"
"// Based on LLVM 3.4svn\n"
"//\n"
"\n"
".version 6.5\n"
".target sm_30\n"
".address_size 64\n"
"\n"
"	// .globl	_Z17fdtd_step1_kerneliiPfS_S_S_i\n"
"\n"
".visible .entry _Z17fdtd_step1_kerneliiPfS_S_S_i(\n"
"	.param .u32 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_0,\n"
"	.param .u32 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_1,\n"
"	.param .u64 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_2,\n"
"	.param .u64 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_3,\n"
"	.param .u64 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_4,\n"
"	.param .u64 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_5,\n"
"	.param .u32 _Z17fdtd_step1_kerneliiPfS_S_S_i_param_6\n"
")\n"
"{\n"
"	.reg .pred 	%p<5>;\n"
"	.reg .f32 	%f<7>;\n"
"	.reg .b32 	%r<15>;\n"
"	.reg .b64 	%rd<16>;\n"
"\n"
"\n"
"	ld.param.u32 	%r4, [_Z17fdtd_step1_kerneliiPfS_S_S_i_param_0];\n"
"	ld.param.u32 	%r5, [_Z17fdtd_step1_kerneliiPfS_S_S_i_param_1];\n"
"	ld.param.u64 	%rd2, [_Z17fdtd_step1_kerneliiPfS_S_S_i_param_2];\n"
"	ld.param.u64 	%rd4, [_Z17fdtd_step1_kerneliiPfS_S_S_i_param_4];\n"
"	ld.param.u64 	%rd3, [_Z17fdtd_step1_kerneliiPfS_S_S_i_param_5];\n"
"	ld.param.u32 	%r3, [_Z17fdtd_step1_kerneliiPfS_S_S_i_param_6];\n"
"	cvta.to.global.u64 	%rd1, %rd4;\n"
"	mov.u32 	%r6, %ntid.x;\n"
"	mov.u32 	%r7, %ctaid.x;\n"
"	mov.u32 	%r8, %tid.x;\n"
"	mad.lo.s32 	%r1, %r6, %r7, %r8;\n"
"	mov.u32 	%r9, %ntid.y;\n"
"	mov.u32 	%r10, %ctaid.y;\n"
"	mov.u32 	%r11, %tid.y;\n"
"	mad.lo.s32 	%r2, %r9, %r10, %r11;\n"
"	setp.ge.s32	%p1, %r2, %r4;\n"
"	setp.ge.s32	%p2, %r1, %r5;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	@%p3 bra 	BB0_4;\n"
"\n"
"	setp.eq.s32	%p4, %r2, 0;\n"
"	@%p4 bra 	BB0_3;\n"
"\n"
"	cvta.to.global.u64 	%rd5, %rd3;\n"
"	shl.b32 	%r12, %r2, 11;\n"
"	add.s32 	%r13, %r12, %r1;\n"
"	mul.wide.s32 	%rd6, %r13, 4;\n"
"	add.s64 	%rd7, %rd1, %rd6;\n"
"	add.s64 	%rd8, %rd5, %rd6;\n"
"	add.s32 	%r14, %r13, -2048;\n"
"	mul.wide.s32 	%rd9, %r14, 4;\n"
"	add.s64 	%rd10, %rd5, %rd9;\n"
"	ld.global.f32 	%f1, [%rd10];\n"
"	ld.global.f32 	%f2, [%rd8];\n"
"	sub.f32 	%f3, %f2, %f1;\n"
"	ld.global.f32 	%f4, [%rd7];\n"
"	fma.rn.f32 	%f5, %f3, 0fBF000000, %f4;\n"
"	st.global.f32 	[%rd7], %f5;\n"
"	bra.uni 	BB0_4;\n"
"\n"
"BB0_3:\n"
"	cvta.to.global.u64 	%rd11, %rd2;\n"
"	mul.wide.s32 	%rd12, %r3, 4;\n"
"	add.s64 	%rd13, %rd11, %rd12;\n"
"	ld.global.f32 	%f6, [%rd13];\n"
"	mul.wide.s32 	%rd14, %r1, 4;\n"
"	add.s64 	%rd15, %rd1, %rd14;\n"
"	st.global.f32 	[%rd15], %f6;\n"
"\n"
"BB0_4:\n"
"	ret;\n"
"}\n"
"\n"
"	// .globl	_Z17fdtd_step2_kerneliiPfS_S_i\n"
".visible .entry _Z17fdtd_step2_kerneliiPfS_S_i(\n"
"	.param .u32 _Z17fdtd_step2_kerneliiPfS_S_i_param_0,\n"
"	.param .u32 _Z17fdtd_step2_kerneliiPfS_S_i_param_1,\n"
"	.param .u64 _Z17fdtd_step2_kerneliiPfS_S_i_param_2,\n"
"	.param .u64 _Z17fdtd_step2_kerneliiPfS_S_i_param_3,\n"
"	.param .u64 _Z17fdtd_step2_kerneliiPfS_S_i_param_4,\n"
"	.param .u32 _Z17fdtd_step2_kerneliiPfS_S_i_param_5\n"
")\n"
"{\n"
"	.reg .pred 	%p<6>;\n"
"	.reg .f32 	%f<6>;\n"
"	.reg .b32 	%r<14>;\n"
"	.reg .b64 	%rd<10>;\n"
"\n"
"\n"
"	ld.param.u32 	%r3, [_Z17fdtd_step2_kerneliiPfS_S_i_param_0];\n"
"	ld.param.u32 	%r4, [_Z17fdtd_step2_kerneliiPfS_S_i_param_1];\n"
"	ld.param.u64 	%rd1, [_Z17fdtd_step2_kerneliiPfS_S_i_param_2];\n"
"	ld.param.u64 	%rd2, [_Z17fdtd_step2_kerneliiPfS_S_i_param_4];\n"
"	mov.u32 	%r5, %ntid.x;\n"
"	mov.u32 	%r6, %ctaid.x;\n"
"	mov.u32 	%r7, %tid.x;\n"
"	mad.lo.s32 	%r1, %r5, %r6, %r7;\n"
"	mov.u32 	%r8, %ntid.y;\n"
"	mov.u32 	%r9, %ctaid.y;\n"
"	mov.u32 	%r10, %tid.y;\n"
"	mad.lo.s32 	%r2, %r8, %r9, %r10;\n"
"	setp.ge.s32	%p1, %r2, %r3;\n"
"	setp.ge.s32	%p2, %r1, %r4;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	setp.lt.s32	%p4, %r1, 1;\n"
"	or.pred  	%p5, %p3, %p4;\n"
"	@%p5 bra 	BB1_2;\n"
"\n"
"	cvta.to.global.u64 	%rd3, %rd2;\n"
"	cvta.to.global.u64 	%rd4, %rd1;\n"
"	shl.b32 	%r11, %r2, 11;\n"
"	add.s32 	%r12, %r11, %r1;\n"
"	mul.wide.s32 	%rd5, %r12, 4;\n"
"	add.s64 	%rd6, %rd4, %rd5;\n"
"	add.s64 	%rd7, %rd3, %rd5;\n"
"	add.s32 	%r13, %r12, -1;\n"
"	mul.wide.s32 	%rd8, %r13, 4;\n"
"	add.s64 	%rd9, %rd3, %rd8;\n"
"	ld.global.f32 	%f1, [%rd9];\n"
"	ld.global.f32 	%f2, [%rd7];\n"
"	sub.f32 	%f3, %f2, %f1;\n"
"	ld.global.f32 	%f4, [%rd6];\n"
"	fma.rn.f32 	%f5, %f3, 0fBF000000, %f4;\n"
"	st.global.f32 	[%rd6], %f5;\n"
"\n"
"BB1_2:\n"
"	ret;\n"
"}\n"
"\n"
"	// .globl	_Z17fdtd_step3_kerneliiPfS_S_i\n"
".visible .entry _Z17fdtd_step3_kerneliiPfS_S_i(\n"
"	.param .u32 _Z17fdtd_step3_kerneliiPfS_S_i_param_0,\n"
"	.param .u32 _Z17fdtd_step3_kerneliiPfS_S_i_param_1,\n"
"	.param .u64 _Z17fdtd_step3_kerneliiPfS_S_i_param_2,\n"
"	.param .u64 _Z17fdtd_step3_kerneliiPfS_S_i_param_3,\n"
"	.param .u64 _Z17fdtd_step3_kerneliiPfS_S_i_param_4,\n"
"	.param .u32 _Z17fdtd_step3_kerneliiPfS_S_i_param_5\n"
")\n"
"{\n"
"	.reg .pred 	%p<4>;\n"
"	.reg .f32 	%f<10>;\n"
"	.reg .b32 	%r<15>;\n"
"	.reg .b64 	%rd<11>;\n"
"\n"
"\n"
"	ld.param.u32 	%r3, [_Z17fdtd_step3_kerneliiPfS_S_i_param_0];\n"
"	ld.param.u32 	%r4, [_Z17fdtd_step3_kerneliiPfS_S_i_param_1];\n"
"	ld.param.u64 	%rd1, [_Z17fdtd_step3_kerneliiPfS_S_i_param_2];\n"
"	ld.param.u64 	%rd2, [_Z17fdtd_step3_kerneliiPfS_S_i_param_3];\n"
"	ld.param.u64 	%rd3, [_Z17fdtd_step3_kerneliiPfS_S_i_param_4];\n"
"	mov.u32 	%r5, %ntid.x;\n"
"	mov.u32 	%r6, %ctaid.x;\n"
"	mov.u32 	%r7, %tid.x;\n"
"	mad.lo.s32 	%r1, %r5, %r6, %r7;\n"
"	mov.u32 	%r8, %ntid.y;\n"
"	mov.u32 	%r9, %ctaid.y;\n"
"	mov.u32 	%r10, %tid.y;\n"
"	mad.lo.s32 	%r2, %r8, %r9, %r10;\n"
"	add.s32 	%r11, %r3, -1;\n"
"	setp.ge.s32	%p1, %r2, %r11;\n"
"	add.s32 	%r12, %r4, -1;\n"
"	setp.ge.s32	%p2, %r1, %r12;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	@%p3 bra 	BB2_2;\n"
"\n"
"	cvta.to.global.u64 	%rd4, %rd2;\n"
"	cvta.to.global.u64 	%rd5, %rd1;\n"
"	cvta.to.global.u64 	%rd6, %rd3;\n"
"	shl.b32 	%r13, %r2, 11;\n"
"	add.s32 	%r14, %r13, %r1;\n"
"	mul.wide.s32 	%rd7, %r14, 4;\n"
"	add.s64 	%rd8, %rd6, %rd7;\n"
"	add.s64 	%rd9, %rd5, %rd7;\n"
"	ld.global.f32 	%f1, [%rd9];\n"
"	ld.global.f32 	%f2, [%rd9+4];\n"
"	sub.f32 	%f3, %f2, %f1;\n"
"	add.s64 	%rd10, %rd4, %rd7;\n"
"	ld.global.f32 	%f4, [%rd10+8192];\n"
"	add.f32 	%f5, %f3, %f4;\n"
"	ld.global.f32 	%f6, [%rd10];\n"
"	sub.f32 	%f7, %f5, %f6;\n"
"	ld.global.f32 	%f8, [%rd8];\n"
"	fma.rn.f32 	%f9, %f7, 0fBF333333, %f8;\n"
"	st.global.f32 	[%rd8], %f9;\n"
"\n"
"BB2_2:\n"
"	ret;\n"
"}\n"
"\n"
"\n"
