/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DPFE_CPU_0_H__
#define BCHP_DPFE_CPU_0_H__

/***************************************************************************
 *DPFE_CPU_0
 ***************************************************************************/
#define BCHP_DPFE_CPU_0_RESET                    0x00924000 /* [RW] "CPU Reset Register" */
#define BCHP_DPFE_CPU_0_HST2CPU_MBX              0x00924010 /* [RW] Host 2 CPU mailbox register */
#define BCHP_DPFE_CPU_0_CPU2HST_MBX              0x00924014 /* [RW] CPU to Host mailbox register */
#define BCHP_DPFE_CPU_0_MBX_STAT                 0x00924018 /* [RO] Mailbox status flags */

/***************************************************************************
 *RESET - "CPU Reset Register"
 ***************************************************************************/
/* DPFE_CPU_0 :: RESET :: reserved0 [31:01] */
#define BCHP_DPFE_CPU_0_RESET_reserved0_MASK                       0xfffffffe
#define BCHP_DPFE_CPU_0_RESET_reserved0_SHIFT                      1

/* DPFE_CPU_0 :: RESET :: RESET [00:00] */
#define BCHP_DPFE_CPU_0_RESET_RESET_MASK                           0x00000001
#define BCHP_DPFE_CPU_0_RESET_RESET_SHIFT                          0
#define BCHP_DPFE_CPU_0_RESET_RESET_DEFAULT                        0x00000001

/***************************************************************************
 *HST2CPU_MBX - Host 2 CPU mailbox register
 ***************************************************************************/
/* DPFE_CPU_0 :: HST2CPU_MBX :: Value [31:00] */
#define BCHP_DPFE_CPU_0_HST2CPU_MBX_Value_MASK                     0xffffffff
#define BCHP_DPFE_CPU_0_HST2CPU_MBX_Value_SHIFT                    0
#define BCHP_DPFE_CPU_0_HST2CPU_MBX_Value_DEFAULT                  0x00000000

/***************************************************************************
 *CPU2HST_MBX - CPU to Host mailbox register
 ***************************************************************************/
/* DPFE_CPU_0 :: CPU2HST_MBX :: Value [31:00] */
#define BCHP_DPFE_CPU_0_CPU2HST_MBX_Value_MASK                     0xffffffff
#define BCHP_DPFE_CPU_0_CPU2HST_MBX_Value_SHIFT                    0
#define BCHP_DPFE_CPU_0_CPU2HST_MBX_Value_DEFAULT                  0x00000000

/***************************************************************************
 *MBX_STAT - Mailbox status flags
 ***************************************************************************/
/* DPFE_CPU_0 :: MBX_STAT :: reserved0 [31:02] */
#define BCHP_DPFE_CPU_0_MBX_STAT_reserved0_MASK                    0xfffffffc
#define BCHP_DPFE_CPU_0_MBX_STAT_reserved0_SHIFT                   2

/* DPFE_CPU_0 :: MBX_STAT :: C2H [01:01] */
#define BCHP_DPFE_CPU_0_MBX_STAT_C2H_MASK                          0x00000002
#define BCHP_DPFE_CPU_0_MBX_STAT_C2H_SHIFT                         1
#define BCHP_DPFE_CPU_0_MBX_STAT_C2H_DEFAULT                       0x00000000

/* DPFE_CPU_0 :: MBX_STAT :: H2C [00:00] */
#define BCHP_DPFE_CPU_0_MBX_STAT_H2C_MASK                          0x00000001
#define BCHP_DPFE_CPU_0_MBX_STAT_H2C_SHIFT                         0
#define BCHP_DPFE_CPU_0_MBX_STAT_H2C_DEFAULT                       0x00000000

/***************************************************************************
 *SCRATCH%i - Shared scratch RAM
 ***************************************************************************/
#define BCHP_DPFE_CPU_0_SCRATCHi_ARRAY_BASE                        0x00924100
#define BCHP_DPFE_CPU_0_SCRATCHi_ARRAY_START                       0
#define BCHP_DPFE_CPU_0_SCRATCHi_ARRAY_END                         31
#define BCHP_DPFE_CPU_0_SCRATCHi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *SCRATCH%i - Shared scratch RAM
 ***************************************************************************/
/* DPFE_CPU_0 :: SCRATCHi :: ENTRY [31:00] */
#define BCHP_DPFE_CPU_0_SCRATCHi_ENTRY_MASK                        0xffffffff
#define BCHP_DPFE_CPU_0_SCRATCHi_ENTRY_SHIFT                       0


#endif /* #ifndef BCHP_DPFE_CPU_0_H__ */

/* End of File */
