Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Mar 24 21:12:51 2025
| Host         : LAPTOP-NL3C8VQJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.427        0.000                      0                  217        0.175        0.000                      0                  217        3.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.427        0.000                      0                  217        0.175        0.000                      0                  217       19.500        0.000                       0                   120  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 2.507ns (28.123%)  route 6.407ns (71.877%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.147     7.035    wessamqdig/NWALL
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.159 r  wessamqdig/LWALL_i_1/O
                         net (fo=2, routed)           0.871     8.030    link/R012_out
    SLICE_X6Y18          FDRE                                         r  link/LWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.507    38.512    link/clk
    SLICE_X6Y18          FDRE                                         r  link/LWALL/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X6Y18          FDRE (Setup_fdre_C_R)       -0.524    38.457    link/LWALL
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 2.507ns (28.123%)  route 6.407ns (71.877%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.147     7.035    wessamqdig/NWALL
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.159 r  wessamqdig/LWALL_i_1/O
                         net (fo=2, routed)           0.871     8.030    link/R012_out
    SLICE_X6Y18          FDRE                                         r  link/LWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.507    38.512    link/clk
    SLICE_X6Y18          FDRE                                         r  link/LWALL_lopt_replica/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X6Y18          FDRE (Setup_fdre_C_R)       -0.524    38.457    link/LWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.771ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 2.507ns (28.871%)  route 6.177ns (71.129%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.002     6.890    wessamqdig/NWALL
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  wessamqdig/SWALL_i_1/O
                         net (fo=2, routed)           0.785     7.799    link/R08_out
    SLICE_X3Y17          FDRE                                         r  link/SWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    38.516    link/clk
    SLICE_X3Y17          FDRE                                         r  link/SWALL/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    38.570    link/SWALL
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                 30.771    

Slack (MET) :             30.771ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 2.507ns (28.871%)  route 6.177ns (71.129%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.002     6.890    wessamqdig/NWALL
    SLICE_X6Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.014 r  wessamqdig/SWALL_i_1/O
                         net (fo=2, routed)           0.785     7.799    link/R08_out
    SLICE_X3Y17          FDRE                                         r  link/SWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.511    38.516    link/clk
    SLICE_X3Y17          FDRE                                         r  link/SWALL_lopt_replica/C
                         clock pessimism              0.578    39.093    
                         clock uncertainty           -0.094    38.999    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.429    38.570    link/SWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                 30.771    

Slack (MET) :             30.781ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.740ns (31.656%)  route 5.916ns (68.344%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    wessamqdig/CO[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.154     5.918 r  wessamqdig/RWALL_i_3/O
                         net (fo=1, routed)           0.699     6.617    wessamqdig/RWALL_i_3_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.327     6.944 r  wessamqdig/RWALL_i_1/O
                         net (fo=2, routed)           0.827     7.771    link/R0
    SLICE_X7Y18          FDRE                                         r  link/RWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.507    38.512    link/clk
    SLICE_X7Y18          FDRE                                         r  link/RWALL/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X7Y18          FDRE (Setup_fdre_C_R)       -0.429    38.552    link/RWALL
  -------------------------------------------------------------------
                         required time                         38.552    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 30.781    

Slack (MET) :             30.781ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/RWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.740ns (31.656%)  route 5.916ns (68.344%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    wessamqdig/CO[0]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.154     5.918 r  wessamqdig/RWALL_i_3/O
                         net (fo=1, routed)           0.699     6.617    wessamqdig/RWALL_i_3_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.327     6.944 r  wessamqdig/RWALL_i_1/O
                         net (fo=2, routed)           0.827     7.771    link/R0
    SLICE_X7Y18          FDRE                                         r  link/RWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.507    38.512    link/clk
    SLICE_X7Y18          FDRE                                         r  link/RWALL_lopt_replica/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X7Y18          FDRE (Setup_fdre_C_R)       -0.429    38.552    link/RWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.552    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 30.781    

Slack (MET) :             30.789ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/SWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 2.535ns (28.850%)  route 6.252ns (71.150%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.262     7.150    wessamqdig/NWALL
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.152     7.302 r  wessamqdig/ff_instance_1_i_1__11/O
                         net (fo=1, routed)           0.601     7.902    link/SWALLE/ff_instance_1_0
    SLICE_X5Y19          FDRE                                         r  link/SWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.506    38.511    link/SWALLE/clk
    SLICE_X5Y19          FDRE                                         r  link/SWALLE/ff_instance_1/C
                         clock pessimism              0.564    39.074    
                         clock uncertainty           -0.094    38.980    
    SLICE_X5Y19          FDRE (Setup_fdre_C_D)       -0.289    38.691    link/SWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.691    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                 30.789    

Slack (MET) :             30.836ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALL/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 2.507ns (29.423%)  route 6.013ns (70.577%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.073     6.961    wessamqdig/NWALL
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.085 r  wessamqdig/NWALL_i_1/O
                         net (fo=2, routed)           0.551     7.636    link/NWALL_0
    SLICE_X2Y19          FDRE                                         r  link/NWALL/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.508    38.513    link/clk
    SLICE_X2Y19          FDRE                                         r  link/NWALL/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    38.472    link/NWALL
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.836ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/NWALL_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 2.507ns (29.423%)  route 6.013ns (70.577%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.073     6.961    wessamqdig/NWALL
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.124     7.085 r  wessamqdig/NWALL_i_1/O
                         net (fo=2, routed)           0.551     7.636    link/NWALL_0
    SLICE_X2Y19          FDRE                                         r  link/NWALL_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.508    38.513    link/clk
    SLICE_X2Y19          FDRE                                         r  link/NWALL_lopt_replica/C
                         clock pessimism              0.578    39.090    
                         clock uncertainty           -0.094    38.996    
    SLICE_X2Y19          FDRE (Setup_fdre_C_R)       -0.524    38.472    link/NWALL_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.472    
                         arrival time                          -7.636    
  -------------------------------------------------------------------
                         slack                                 30.836    

Slack (MET) :             30.969ns  (required time - arrival time)
  Source:                 link/Ycounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALLE/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 2.533ns (29.476%)  route 6.061ns (70.524%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 38.444 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.627    -0.885    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518    -0.367 r  link/Ycounter/count0/ff_instance_0/Q
                         net (fo=66, routed)          1.012     0.645    link/ff_instance_0_0[0]
    SLICE_X2Y21          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.240 r  link/ycord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.240    link/ycord_carry_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.357 r  link/ycord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.357    link/ycord_carry__0_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.474 r  link/ycord_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.474    link/ycord_carry__1_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.693 r  link/ycord_carry__2/O[0]
                         net (fo=19, routed)          2.108     3.802    link/Ycounter/count2/vgaGreen_OBUF[3]_inst_i_49[0]
    SLICE_X0Y26          LUT4 (Prop_lut4_I0_O)        0.295     4.097 r  link/Ycounter/count2/y0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.097    link/Ycounter_n_241
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.495 r  link/y0_carry__0/CO[3]
                         net (fo=2, routed)           1.269     5.764    link/Ycounter/count2/NWALL[0]
    SLICE_X4Y25          LUT4 (Prop_lut4_I0_O)        0.124     5.888 f  link/Ycounter/count2/ff_instance_1_i_3__1/O
                         net (fo=7, routed)           1.147     7.035    wessamqdig/NWALL
    SLICE_X8Y22          LUT5 (Prop_lut5_I3_O)        0.150     7.185 r  wessamqdig/ff_instance_1_i_1__14/O
                         net (fo=1, routed)           0.524     7.709    link/LWALLE/in
    SLICE_X8Y20          FDRE                                         r  link/LWALLE/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.439    38.444    link/LWALLE/clk
    SLICE_X8Y20          FDRE                                         r  link/LWALLE/ff_instance_1/C
                         clock pessimism              0.564    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.235    38.678    link/LWALLE/ff_instance_1
  -------------------------------------------------------------------
                         required time                         38.678    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                 30.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_HC[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.788%)  route 0.137ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.556    -0.625    wessamqdig/Hcounter/count0/clk
    SLICE_X9Y21          FDRE                                         r  wessamqdig/Hcounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  wessamqdig/Hcounter/count0/ff_instance_0/Q
                         net (fo=9, routed)           0.137    -0.348    wessamqdig/HcounterOut[0]
    SLICE_X11Y22         FDRE                                         r  wessamqdig/ff_instance_HC[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.823    -0.867    wessamqdig/clk
    SLICE_X11Y22         FDRE                                         r  wessamqdig/ff_instance_HC[0]/C
                         clock pessimism              0.274    -0.592    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.070    -0.522    wessamqdig/ff_instance_HC[0]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count1/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/Hcounter/count1/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.213ns (64.458%)  route 0.117ns (35.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    wessamqdig/Hcounter/count1/clk
    SLICE_X12Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  wessamqdig/Hcounter/count1/ff_instance_0/Q
                         net (fo=8, routed)           0.117    -0.343    wessamqdig/Hcounter/count1/ff_instance_0_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.049    -0.294 r  wessamqdig/Hcounter/count1/ff_instance_3_i_1__0/O
                         net (fo=1, routed)           0.000    -0.294    wessamqdig/Hcounter/count1/D2
    SLICE_X13Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.825    -0.865    wessamqdig/Hcounter/count1/clk
    SLICE_X13Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_3/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.107    -0.504    wessamqdig/Hcounter/count1/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 link/Ycounter/count1/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Ycounter/count1/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.586    -0.595    link/Ycounter/count1/clk
    SLICE_X0Y20          FDRE                                         r  link/Ycounter/count1/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  link/Ycounter/count1/ff_instance_0/Q
                         net (fo=10, routed)          0.131    -0.323    link/Ycounter/count1/ff_instance_0_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  link/Ycounter/count1/ff_instance_3_i_1__6/O
                         net (fo=1, routed)           0.000    -0.278    link/Ycounter/count1/ff_instance_3_i_1__6_n_0
    SLICE_X1Y20          FDRE                                         r  link/Ycounter/count1/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.855    -0.835    link/Ycounter/count1/clk
    SLICE_X1Y20          FDRE                                         r  link/Ycounter/count1/ff_instance_3/C
                         clock pessimism              0.252    -0.582    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091    -0.491    link/Ycounter/count1/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 link/LWALLE/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/LWALLE/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.657%)  route 0.125ns (43.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    link/LWALLE/clk
    SLICE_X8Y20          FDRE                                         r  link/LWALLE/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  link/LWALLE/ff_instance_1/Q
                         net (fo=2, routed)           0.125    -0.335    link/LWALLE/intermed
    SLICE_X8Y18          FDRE                                         r  link/LWALLE/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.827    -0.863    link/LWALLE/clk
    SLICE_X8Y18          FDRE                                         r  link/LWALLE/ff_instance_2/C
                         clock pessimism              0.254    -0.608    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.059    -0.549    link/LWALLE/ff_instance_2
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 link/Xcounter/count2/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Xcounter/count2/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.554    -0.627    link/Xcounter/count2/clk
    SLICE_X9Y26          FDRE                                         r  link/Xcounter/count2/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  link/Xcounter/count2/ff_instance_1/Q
                         net (fo=9, routed)           0.083    -0.416    link/Xcounter/count2/ff_instance_1_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I3_O)        0.099    -0.317 r  link/Xcounter/count2/ff_instance_3_i_1__9/O
                         net (fo=1, routed)           0.000    -0.317    link/Xcounter/count2/ff_instance_3_i_1__9_n_0
    SLICE_X9Y26          FDRE                                         r  link/Xcounter/count2/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.821    -0.869    link/Xcounter/count2/clk
    SLICE_X9Y26          FDRE                                         r  link/Xcounter/count2/ff_instance_3/C
                         clock pessimism              0.241    -0.627    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092    -0.535    link/Xcounter/count2/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 link/Ycounter/count2/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Ycounter/count2/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.583    -0.598    link/Ycounter/count2/clk
    SLICE_X7Y22          FDRE                                         r  link/Ycounter/count2/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  link/Ycounter/count2/ff_instance_1/Q
                         net (fo=9, routed)           0.083    -0.387    link/Ycounter/count2/ff_instance_1_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I4_O)        0.099    -0.288 r  link/Ycounter/count2/ff_instance_3_i_1__5/O
                         net (fo=1, routed)           0.000    -0.288    link/Ycounter/count2/ff_instance_3_i_1__5_n_0
    SLICE_X7Y22          FDRE                                         r  link/Ycounter/count2/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.851    -0.839    link/Ycounter/count2/clk
    SLICE_X7Y22          FDRE                                         r  link/Ycounter/count2/ff_instance_3/C
                         clock pessimism              0.240    -0.598    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.092    -0.506    link/Ycounter/count2/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count1/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/Hcounter/count1/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    wessamqdig/Hcounter/count1/clk
    SLICE_X12Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  wessamqdig/Hcounter/count1/ff_instance_0/Q
                         net (fo=8, routed)           0.117    -0.343    wessamqdig/Hcounter/count1/ff_instance_0_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I2_O)        0.045    -0.298 r  wessamqdig/Hcounter/count1/ff_instance_2_i_1/O
                         net (fo=1, routed)           0.000    -0.298    wessamqdig/Hcounter/count1/D212_out
    SLICE_X13Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.825    -0.865    wessamqdig/Hcounter/count1/clk
    SLICE_X13Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_2/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.092    -0.519    wessamqdig/Hcounter/count1/ff_instance_2
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count1/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/Hcounter/count1/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.557    -0.624    wessamqdig/Hcounter/count1/clk
    SLICE_X12Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  wessamqdig/Hcounter/count1/ff_instance_0/Q
                         net (fo=8, routed)           0.116    -0.344    wessamqdig/Hcounter/count1/ff_instance_0_0
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.045    -0.299 r  wessamqdig/Hcounter/count1/ff_instance_1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.299    wessamqdig/Hcounter/count1/D221_out
    SLICE_X13Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.825    -0.865    wessamqdig/Hcounter/count1/clk
    SLICE_X13Y20         FDRE                                         r  wessamqdig/Hcounter/count1/ff_instance_1/C
                         clock pessimism              0.253    -0.611    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.091    -0.520    wessamqdig/Hcounter/count1/ff_instance_1
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 link/Xcounter/count0/ff_instance_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            link/Xcounter/count0/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.153%)  route 0.170ns (44.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.553    -0.628    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  link/Xcounter/count0/ff_instance_0/Q
                         net (fo=11, routed)          0.170    -0.294    link/Xcounter/count0/ff_instance_0_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.045    -0.249 r  link/Xcounter/count0/ff_instance_3_i_1__8/O
                         net (fo=1, routed)           0.000    -0.249    link/Xcounter/count0/ff_instance_3_i_1__8_n_0
    SLICE_X8Y24          FDRE                                         r  link/Xcounter/count0/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.820    -0.870    link/Xcounter/count0/clk
    SLICE_X8Y24          FDRE                                         r  link/Xcounter/count0/ff_instance_3/C
                         clock pessimism              0.274    -0.595    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.120    -0.475    link/Xcounter/count0/ff_instance_3
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 wessamqdig/Hcounter/count2/ff_instance_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            wessamqdig/ff_instance_HC[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.261%)  route 0.138ns (45.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.556    -0.625    wessamqdig/Hcounter/count2/clk
    SLICE_X10Y21         FDRE                                         r  wessamqdig/Hcounter/count2/ff_instance_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  wessamqdig/Hcounter/count2/ff_instance_2/Q
                         net (fo=6, routed)           0.138    -0.323    wessamqdig/HcounterOut[12]
    SLICE_X10Y23         FDRE                                         r  wessamqdig/ff_instance_HC[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.821    -0.869    wessamqdig/clk
    SLICE_X10Y23         FDRE                                         r  wessamqdig/ff_instance_HC[12]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.059    -0.555    wessamqdig/ff_instance_HC[12]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y22      fortnite/ff_instance_R2L/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y23      let_that_sink_in/ff_instance_h/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y17      let_that_sink_in/ff_instance_v/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y21      let_that_sink_in/ff_instance_v_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y18      link/LWALL/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y18      link/LWALL_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y19      link/NWALL/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y19      link/NWALL_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      fortnite/ff_instance_R2L/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      fortnite/ff_instance_R2L/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y23      let_that_sink_in/ff_instance_h/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y23      let_that_sink_in/ff_instance_h/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      let_that_sink_in/ff_instance_v/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      let_that_sink_in/ff_instance_v/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y21      let_that_sink_in/ff_instance_v_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y21      let_that_sink_in/ff_instance_v_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      link/LWALL/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      link/LWALL/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      fortnite/ff_instance_R2L/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y22      fortnite/ff_instance_R2L/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y23      let_that_sink_in/ff_instance_h/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y23      let_that_sink_in/ff_instance_h/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      let_that_sink_in/ff_instance_v/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y17      let_that_sink_in/ff_instance_v/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y21      let_that_sink_in/ff_instance_v_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y21      let_that_sink_in/ff_instance_v_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      link/LWALL/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y18      link/LWALL/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.428ns  (logic 7.657ns (37.482%)  route 12.771ns (62.518%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.565    11.935    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.059 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.661    13.720    fortnite/vgaBlue_OBUF[1]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.152    13.872 r  fortnite/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.868    15.740    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.726    19.466 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.466    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.361ns  (logic 7.422ns (36.453%)  route 12.939ns (63.547%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.565    11.935    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.059 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.664    13.723    fortnite/vgaBlue_OBUF[1]
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.124    13.847 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.033    15.879    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    19.399 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.399    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.214ns  (logic 7.427ns (36.741%)  route 12.787ns (63.259%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.565    11.935    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.059 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.664    13.723    fortnite/vgaBlue_OBUF[1]
    SLICE_X0Y33          LUT2 (Prop_lut2_I1_O)        0.124    13.847 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.881    15.727    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    19.251 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.251    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.976ns  (logic 7.309ns (36.591%)  route 12.667ns (63.409%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.055    12.425    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.124    12.549 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.934    15.483    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    19.014 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.014    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.666ns  (logic 7.405ns (37.657%)  route 12.260ns (62.343%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.055    12.425    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.124    12.549 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.855    13.404    fortnite/vgaBlue_OBUF[0]
    SLICE_X0Y33          LUT3 (Prop_lut3_I1_O)        0.124    13.528 r  fortnite/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.673    15.201    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.703 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.703    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.436ns  (logic 7.300ns (37.558%)  route 12.136ns (62.442%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.055    12.425    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.124    12.549 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.404    14.953    vgaBlue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.474 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.474    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.115ns  (logic 7.274ns (38.055%)  route 11.841ns (61.945%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           1.055    12.425    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT5 (Prop_lut5_I2_O)        0.124    12.549 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.109    14.657    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.153 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.153    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.798ns  (logic 7.347ns (39.084%)  route 11.451ns (60.916%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.175     5.387    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.942     6.329 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_356/O[3]
                         net (fo=5, routed)           1.162     7.491    link/Xcounter/count2/ff_instance_0_11[3]
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.306     7.797 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_173/O
                         net (fo=1, routed)           0.000     7.797    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_173_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.195 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=3, routed)           1.684     9.879    link/Xcounter/count2/ff_instance_HC[14]_0[0]
    SLICE_X7Y38          LUT6 (Prop_lut6_I3_O)        0.124    10.003 r  link/Xcounter/count2/vgaGreen_OBUF[2]_inst_i_18/O
                         net (fo=1, routed)           0.608    10.611    link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_2
    SLICE_X2Y33          LUT6 (Prop_lut6_I0_O)        0.124    10.735 r  link/Ycounter/count2/vgaGreen_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.817    11.552    wessamqdig/vgaRed_OBUF[2]_inst_i_1
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.124    11.676 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.645    12.321    wessamqdig/vgaGreen_OBUF[2]_inst_i_8_0
    SLICE_X1Y34          LUT2 (Prop_lut2_I0_O)        0.124    12.445 r  wessamqdig/vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.862    14.307    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.836 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.836    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/Xcounter/count0/ff_instance_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.462ns  (logic 7.282ns (39.445%)  route 11.180ns (60.555%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.549    -0.963    link/Xcounter/count0/clk
    SLICE_X10Y24         FDRE                                         r  link/Xcounter/count0/ff_instance_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.478    -0.485 f  link/Xcounter/count0/ff_instance_1/Q
                         net (fo=11, routed)          1.499     1.014    link/Xcounter/count0/ff_instance_1_0
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.295     1.309 r  link/Xcounter/count0/xcord_carry_i_2/O
                         net (fo=1, routed)           0.000     1.309    link/Xcounter_n_2
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.859 r  link/xcord_carry/CO[3]
                         net (fo=1, routed)           0.000     1.859    link/xcord_carry_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  link/xcord_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.973    link/xcord_carry__0_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.212 r  link/xcord_carry__1/O[2]
                         net (fo=16, routed)          3.376     5.588    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_746_1[1]
    SLICE_X6Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.880     6.468 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_296/O[2]
                         net (fo=5, routed)           1.269     7.737    link/Xcounter/count2/ff_instance_0_1[2]
    SLICE_X3Y46          LUT4 (Prop_lut4_I0_O)        0.301     8.038 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210/O
                         net (fo=1, routed)           0.000     8.038    link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_210_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.588 r  link/Xcounter/count2/vgaGreen_OBUF[3]_inst_i_38/CO[3]
                         net (fo=3, routed)           2.119    10.708    wessamqdig/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124    10.832 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_20/O
                         net (fo=1, routed)           0.414    11.246    wessamqdig/vgaGreen_OBUF[3]_inst_i_20_n_0
    SLICE_X6Y36          LUT6 (Prop_lut6_I4_O)        0.124    11.370 r  wessamqdig/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.565    11.935    link/Xcounter/count2/vgaBlue[0]_0
    SLICE_X8Y34          LUT6 (Prop_lut6_I2_O)        0.124    12.059 r  link/Xcounter/count2/vgaBlue_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           1.937    13.996    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.499 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.499    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/NWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.048ns (61.619%)  route 2.521ns (38.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.626    -0.886    link/clk
    SLICE_X2Y19          FDRE                                         r  link/NWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  link/NWALL_lopt_replica/Q
                         net (fo=1, routed)           2.521     2.154    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         3.530     5.683 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.683    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 link/LWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.374ns (80.878%)  route 0.325ns (19.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.586    -0.595    link/clk
    SLICE_X6Y18          FDRE                                         r  link/LWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  link/LWALL_lopt_replica/Q
                         net (fo=1, routed)           0.325    -0.106    lopt_4
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.104 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.104    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/RWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.343ns (78.246%)  route 0.373ns (21.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.586    -0.595    link/clk
    SLICE_X7Y18          FDRE                                         r  link/RWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  link/RWALL_lopt_replica/Q
                         net (fo=1, routed)           0.373    -0.081    lopt_3
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.121 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.121    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 let_that_sink_in/ff_instance_v_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.345ns (73.277%)  route 0.491ns (26.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.583    -0.598    let_that_sink_in/clk
    SLICE_X4Y21          FDRE                                         r  let_that_sink_in/ff_instance_v_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  let_that_sink_in/ff_instance_v_lopt_replica/Q
                         net (fo=1, routed)           0.491     0.033    lopt
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.238 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.238    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/SWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.347ns (72.063%)  route 0.522ns (27.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.589    -0.592    link/clk
    SLICE_X3Y17          FDRE                                         r  link/SWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  link/SWALL_lopt_replica/Q
                         net (fo=1, routed)           0.522     0.071    lopt_1
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.277 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.277    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 let_that_sink_in/ff_instance_h/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.339ns (68.549%)  route 0.614ns (31.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.554    -0.627    let_that_sink_in/clk
    SLICE_X9Y23          FDRE                                         r  let_that_sink_in/ff_instance_h/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  let_that_sink_in/ff_instance_h/Q
                         net (fo=1, routed)           0.614     0.128    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.326 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.326    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.390ns (66.605%)  route 0.697ns (33.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.583    -0.598    fortnite/clk
    SLICE_X4Y22          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fortnite/ff_instance_R2L/Q
                         net (fo=3, routed)           0.355    -0.102    fortnite/border
    SLICE_X0Y33          LUT3 (Prop_lut3_I0_O)        0.045    -0.057 r  fortnite/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.342     0.284    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.488 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.488    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 link/NWALL_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.395ns (65.975%)  route 0.719ns (34.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.587    -0.594    link/clk
    SLICE_X2Y19          FDRE                                         r  link/NWALL_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  link/NWALL_lopt_replica/Q
                         net (fo=1, routed)           0.719     0.289    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.519 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.519    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.476ns (65.782%)  route 0.768ns (34.218%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.583    -0.598    fortnite/clk
    SLICE_X4Y22          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fortnite/ff_instance_R2L/Q
                         net (fo=3, routed)           0.355    -0.102    fortnite/border
    SLICE_X0Y33          LUT3 (Prop_lut3_I0_O)        0.048    -0.054 r  fortnite/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.413     0.358    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.287     1.645 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.645    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.411ns (62.265%)  route 0.855ns (37.735%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.583    -0.598    fortnite/clk
    SLICE_X4Y22          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fortnite/ff_instance_R2L/Q
                         net (fo=3, routed)           0.416    -0.041    fortnite/border
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.004 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.439     0.443    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.667 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.667    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fortnite/ff_instance_R2L/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.406ns (60.903%)  route 0.903ns (39.097%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.583    -0.598    fortnite/clk
    SLICE_X4Y22          FDRE                                         r  fortnite/ff_instance_R2L/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  fortnite/ff_instance_R2L/Q
                         net (fo=3, routed)           0.416    -0.041    fortnite/border
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.045     0.004 r  fortnite/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.487     0.490    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.711 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.711    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count3/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.358ns  (logic 2.686ns (32.136%)  route 5.672ns (67.864%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.645     3.098    link/Xcounter/count0/btnU_IBUF
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.153     3.251 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.672     3.923    link/VE/ff_instance_1_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.331     4.254 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.376     5.630    link/Xcounter/count0/ff_instance_2_3
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     5.754 r  link/Xcounter/count0/ff_instance_0_i_3__7/O
                         net (fo=7, routed)           0.436     6.191    link/Xcounter/count1/ff_instance_4_2
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  link/Xcounter/count1/ff_instance_0_i_4__2/O
                         net (fo=7, routed)           0.859     7.174    link/Xcounter/count2/ff_instance_4_1
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.152     7.326 r  link/Xcounter/count2/ff_instance_0_i_3__6/O
                         net (fo=2, routed)           0.305     7.631    link/Xcounter/count2/ff_instance_0_i_3__6_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.348     7.979 r  link/Xcounter/count2/ff_instance_0_i_1__11/O
                         net (fo=1, routed)           0.379     8.358    link/Xcounter/count3/CE0
    SLICE_X8Y26          FDRE                                         r  link/Xcounter/count3/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.435    -1.560    link/Xcounter/count3/clk
    SLICE_X8Y26          FDRE                                         r  link/Xcounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count3/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.149ns  (logic 2.071ns (25.417%)  route 6.078ns (74.583%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.691     3.142    link/VE/btnR_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.266 f  link/VE/ff_instance_0_i_3__5/O
                         net (fo=4, routed)           0.978     4.244    link/VE/LWALL
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     4.368 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           1.010     5.378    link/Ycounter/count0/ff_instance_2_22
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.502 f  link/Ycounter/count0/ff_instance_0_i_4__7/O
                         net (fo=7, routed)           0.507     6.009    link/Ycounter/count1/ff_instance_2_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     6.133 r  link/Ycounter/count1/ff_instance_0_i_4__1/O
                         net (fo=8, routed)           1.323     7.456    link/Ycounter/count2/ff_instance_0_6
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  link/Ycounter/count2/ff_instance_0_i_1__8/O
                         net (fo=1, routed)           0.569     8.149    link/Ycounter/count3/CE0
    SLICE_X5Y24          FDRE                                         r  link/Ycounter/count3/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.500    -1.495    link/Ycounter/count3/clk
    SLICE_X5Y24          FDRE                                         r  link/Ycounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.069ns  (logic 2.097ns (25.989%)  route 5.972ns (74.011%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.691     3.142    link/VE/btnR_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.266 f  link/VE/ff_instance_0_i_3__5/O
                         net (fo=4, routed)           0.978     4.244    link/VE/LWALL
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     4.368 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           1.010     5.378    link/Ycounter/count0/ff_instance_2_22
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.502 f  link/Ycounter/count0/ff_instance_0_i_4__7/O
                         net (fo=7, routed)           0.507     6.009    link/Ycounter/count1/ff_instance_2_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     6.133 r  link/Ycounter/count1/ff_instance_0_i_4__1/O
                         net (fo=8, routed)           1.059     7.193    link/Ycounter/count2/ff_instance_0_6
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.150     7.343 r  link/Ycounter/count2/ff_instance_2_i_1__5/O
                         net (fo=1, routed)           0.727     8.069    link/Ycounter/count2/D04_out
    SLICE_X5Y23          FDRE                                         r  link/Ycounter/count2/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.502    -1.493    link/Ycounter/count2/clk
    SLICE_X5Y23          FDRE                                         r  link/Ycounter/count2/ff_instance_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count3/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.975ns  (logic 2.686ns (33.679%)  route 5.289ns (66.321%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.645     3.098    link/Xcounter/count0/btnU_IBUF
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.153     3.251 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.672     3.923    link/VE/ff_instance_1_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.331     4.254 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.376     5.630    link/Xcounter/count0/ff_instance_2_3
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     5.754 r  link/Xcounter/count0/ff_instance_0_i_3__7/O
                         net (fo=7, routed)           0.436     6.191    link/Xcounter/count1/ff_instance_4_2
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  link/Xcounter/count1/ff_instance_0_i_4__2/O
                         net (fo=7, routed)           0.859     7.174    link/Xcounter/count2/ff_instance_4_1
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.152     7.326 r  link/Xcounter/count2/ff_instance_0_i_3__6/O
                         net (fo=2, routed)           0.301     7.627    link/Xcounter/count2/ff_instance_0_i_3__6_n_0
    SLICE_X8Y26          LUT5 (Prop_lut5_I3_O)        0.348     7.975 r  link/Xcounter/count2/ff_instance_0_i_2__8/O
                         net (fo=1, routed)           0.000     7.975    link/Xcounter/count3/D08_out
    SLICE_X8Y26          FDRE                                         r  link/Xcounter/count3/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.435    -1.560    link/Xcounter/count3/clk
    SLICE_X8Y26          FDRE                                         r  link/Xcounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count3/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.877ns  (logic 2.421ns (30.739%)  route 5.455ns (69.261%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.691     3.142    link/VE/btnR_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.266 f  link/VE/ff_instance_0_i_3__5/O
                         net (fo=4, routed)           0.978     4.244    link/VE/LWALL
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.146     4.390 f  link/VE/ff_instance_1_i_2/O
                         net (fo=5, routed)           0.743     5.133    link/Ycounter/count0/ff_instance_2_23
    SLICE_X1Y20          LUT6 (Prop_lut6_I4_O)        0.328     5.461 r  link/Ycounter/count0/ff_instance_0_i_3__4/O
                         net (fo=7, routed)           0.306     5.766    link/Ycounter/count1/ff_instance_2_1
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     5.890 r  link/Ycounter/count1/ff_instance_0_i_3__3/O
                         net (fo=7, routed)           1.060     6.951    link/Ycounter/count2/ff_instance_4_1
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.075 r  link/Ycounter/count2/ff_instance_0_i_3__2/O
                         net (fo=2, routed)           0.678     7.753    link/Ycounter/count2/ff_instance_0_i_3__2_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I3_O)        0.124     7.877 r  link/Ycounter/count2/ff_instance_0_i_2__7/O
                         net (fo=1, routed)           0.000     7.877    link/Ycounter/count3/D08_out
    SLICE_X5Y24          FDRE                                         r  link/Ycounter/count3/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.500    -1.495    link/Ycounter/count3/clk
    SLICE_X5Y24          FDRE                                         r  link/Ycounter/count3/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count1/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.787ns  (logic 2.186ns (28.070%)  route 5.601ns (71.930%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.645     3.098    link/Xcounter/count0/btnU_IBUF
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.153     3.251 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.672     3.923    link/VE/ff_instance_1_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.331     4.254 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.376     5.630    link/Xcounter/count0/ff_instance_2_3
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     5.754 r  link/Xcounter/count0/ff_instance_0_i_3__7/O
                         net (fo=7, routed)           0.878     6.632    link/Xcounter/count0/ff_instance_3_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.756 r  link/Xcounter/count0/ff_instance_0_i_1__13/O
                         net (fo=5, routed)           1.031     7.787    link/Xcounter/count1/CE0_0
    SLICE_X4Y25          FDRE                                         r  link/Xcounter/count1/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.500    -1.495    link/Xcounter/count1/clk
    SLICE_X4Y25          FDRE                                         r  link/Xcounter/count1/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count1/ff_instance_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.787ns  (logic 2.186ns (28.070%)  route 5.601ns (71.930%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.645     3.098    link/Xcounter/count0/btnU_IBUF
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.153     3.251 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.672     3.923    link/VE/ff_instance_1_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.331     4.254 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.376     5.630    link/Xcounter/count0/ff_instance_2_3
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     5.754 r  link/Xcounter/count0/ff_instance_0_i_3__7/O
                         net (fo=7, routed)           0.878     6.632    link/Xcounter/count0/ff_instance_3_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.756 r  link/Xcounter/count0/ff_instance_0_i_1__13/O
                         net (fo=5, routed)           1.031     7.787    link/Xcounter/count1/CE0_0
    SLICE_X4Y25          FDRE                                         r  link/Xcounter/count1/ff_instance_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.500    -1.495    link/Xcounter/count1/clk
    SLICE_X4Y25          FDRE                                         r  link/Xcounter/count1/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count1/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.787ns  (logic 2.186ns (28.070%)  route 5.601ns (71.930%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.645     3.098    link/Xcounter/count0/btnU_IBUF
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.153     3.251 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.672     3.923    link/VE/ff_instance_1_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.331     4.254 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.376     5.630    link/Xcounter/count0/ff_instance_2_3
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     5.754 r  link/Xcounter/count0/ff_instance_0_i_3__7/O
                         net (fo=7, routed)           0.878     6.632    link/Xcounter/count0/ff_instance_3_1
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.124     6.756 r  link/Xcounter/count0/ff_instance_0_i_1__13/O
                         net (fo=5, routed)           1.031     7.787    link/Xcounter/count1/CE0_0
    SLICE_X4Y25          FDRE                                         r  link/Xcounter/count1/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.500    -1.495    link/Xcounter/count1/clk
    SLICE_X4Y25          FDRE                                         r  link/Xcounter/count1/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Xcounter/count2/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.687ns  (logic 2.310ns (30.046%)  route 5.378ns (69.954%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           1.645     3.098    link/Xcounter/count0/btnU_IBUF
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.153     3.251 f  link/Xcounter/count0/ff_instance_0_i_7/O
                         net (fo=1, routed)           0.672     3.923    link/VE/ff_instance_1_2
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.331     4.254 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           1.376     5.630    link/Xcounter/count0/ff_instance_2_3
    SLICE_X9Y25          LUT6 (Prop_lut6_I1_O)        0.124     5.754 r  link/Xcounter/count0/ff_instance_0_i_3__7/O
                         net (fo=7, routed)           0.436     6.191    link/Xcounter/count1/ff_instance_4_2
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  link/Xcounter/count1/ff_instance_0_i_4__2/O
                         net (fo=7, routed)           0.869     7.184    link/Xcounter/count2/ff_instance_4_1
    SLICE_X8Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.308 r  link/Xcounter/count2/ff_instance_2_i_1__7/O
                         net (fo=1, routed)           0.379     7.687    link/Xcounter/count2/D04_out
    SLICE_X9Y26          FDRE                                         r  link/Xcounter/count2/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.435    -1.560    link/Xcounter/count2/clk
    SLICE_X9Y26          FDRE                                         r  link/Xcounter/count2/ff_instance_2/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Ycounter/count2/ff_instance_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.598ns  (logic 2.071ns (27.261%)  route 5.526ns (72.739%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=3, routed)           1.691     3.142    link/VE/btnR_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.124     3.266 f  link/VE/ff_instance_0_i_3__5/O
                         net (fo=4, routed)           0.978     4.244    link/VE/LWALL
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.124     4.368 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           1.010     5.378    link/Ycounter/count0/ff_instance_2_22
    SLICE_X2Y20          LUT6 (Prop_lut6_I4_O)        0.124     5.502 f  link/Ycounter/count0/ff_instance_0_i_4__7/O
                         net (fo=7, routed)           0.507     6.009    link/Ycounter/count1/ff_instance_2_2
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.124     6.133 r  link/Ycounter/count1/ff_instance_0_i_4__1/O
                         net (fo=8, routed)           0.593     6.726    link/Ycounter/count1/ff_instance_4_1
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.850 r  link/Ycounter/count1/ff_instance_0_i_1__9/O
                         net (fo=5, routed)           0.748     7.598    link/Ycounter/count2/CE0_0
    SLICE_X5Y23          FDRE                                         r  link/Ycounter/count2/ff_instance_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         1.502    -1.493    link/Ycounter/count2/clk
    SLICE_X5Y23          FDRE                                         r  link/Ycounter/count2/ff_instance_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.266ns (37.245%)  route 0.447ns (62.755%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=6, routed)           0.447     0.668    link/Ycounter/count0/btnD_IBUF
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.713 r  link/Ycounter/count0/ff_instance_0_i_2__10/O
                         net (fo=1, routed)           0.000     0.713    link/Ycounter/count0/ff_instance_0_i_2__10_n_0
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.857    -0.833    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.963ns  (logic 0.312ns (32.370%)  route 0.652ns (67.630%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.494     0.716    link/VE/btnU_IBUF
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.761 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           0.157     0.918    link/VE/NWALL_0
    SLICE_X2Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.963 r  link/VE/ff_instance_1_i_1__7/O
                         net (fo=1, routed)           0.000     0.963    link/Ycounter/count0/D012_out
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.857    -0.833    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.267ns (27.369%)  route 0.708ns (72.631%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.641     0.862    link/VE/btnU_IBUF
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.907 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.068     0.975    link/Ycounter/count0/CE0
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.857    -0.833    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.267ns (27.369%)  route 0.708ns (72.631%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.641     0.862    link/VE/btnU_IBUF
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.907 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.068     0.975    link/Ycounter/count0/CE0
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.857    -0.833    link/Ycounter/count0/clk
    SLICE_X2Y18          FDRE                                         r  link/Ycounter/count0/ff_instance_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.267ns (25.807%)  route 0.767ns (74.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.641     0.862    link/VE/btnU_IBUF
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.907 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.127     1.034    link/Ycounter/count0/CE0
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.855    -0.835    link/Ycounter/count0/clk
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.267ns (25.807%)  route 0.767ns (74.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.641     0.862    link/VE/btnU_IBUF
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.907 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.127     1.034    link/Ycounter/count0/CE0
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.855    -0.835    link/Ycounter/count0/clk
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.267ns (25.807%)  route 0.767ns (74.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.641     0.862    link/VE/btnU_IBUF
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.907 r  link/VE/ff_instance_0_i_1__10/O
                         net (fo=5, routed)           0.127     1.034    link/Ycounter/count0/CE0
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.855    -0.835    link/Ycounter/count0/clk
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_4/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.312ns (27.788%)  route 0.810ns (72.212%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.494     0.716    link/VE/btnU_IBUF
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.761 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           0.316     1.077    link/Ycounter/count0/ff_instance_2_22
    SLICE_X2Y20          LUT5 (Prop_lut5_I1_O)        0.045     1.122 r  link/Ycounter/count0/ff_instance_2_i_1__6/O
                         net (fo=1, routed)           0.000     1.122    link/Ycounter/count0/D04_out
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.855    -0.835    link/Ycounter/count0/clk
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            link/Ycounter/count0/ff_instance_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.312ns (27.788%)  route 0.810ns (72.212%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=6, routed)           0.494     0.716    link/VE/btnU_IBUF
    SLICE_X2Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.761 f  link/VE/ff_instance_1_i_3/O
                         net (fo=5, routed)           0.316     1.077    link/Ycounter/count0/ff_instance_2_22
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.122 r  link/Ycounter/count0/ff_instance_3_i_1__7/O
                         net (fo=1, routed)           0.000     1.122    link/Ycounter/count0/ff_instance_3_i_1__7_n_0
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.855    -0.835    link/Ycounter/count0/clk
    SLICE_X2Y20          FDRE                                         r  link/Ycounter/count0/ff_instance_3/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            link/Xcounter/count0/ff_instance_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.309ns (27.275%)  route 0.825ns (72.725%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=3, routed)           0.437     0.657    link/VE/btnR_IBUF
    SLICE_X6Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.702 f  link/VE/ff_instance_0_i_4__3/O
                         net (fo=7, routed)           0.387     1.089    link/Xcounter/count0/ff_instance_2_3
    SLICE_X8Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  link/Xcounter/count0/ff_instance_4_i_1__10/O
                         net (fo=1, routed)           0.000     1.134    link/Xcounter/count0/D0
    SLICE_X8Y24          FDRE                                         r  link/Xcounter/count0/ff_instance_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=118, routed)         0.820    -0.870    link/Xcounter/count0/clk
    SLICE_X8Y24          FDRE                                         r  link/Xcounter/count0/ff_instance_4/C





