### W03-D1 UART receiver ASMD chart: The Stop state

Consider the UART receiver ASMD chart presented below. 
<img src="/other%20resources/images/w03d1.png" alt="drawing" width="550"/>



#### 1. How would the behaviour of this circuit be modified if we deleted state `stop`, and asserted the `rx_done_tick` output immediately before leaving state `data`?

----


#### 2. Change the corresponding VHDL description (Chu listing 7.1 attached) accordingly.

