Timing Analyzer report for uk101
Thu Aug 29 10:19:25 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 47. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 50. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; uk101                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+
; clk                                             ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                   ; { clk }                                             ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.047   ; 25.61 MHz ; 0.000 ; 19.523  ; 50.00      ; 41        ; 21          ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 34.05 MHz  ; 34.05 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 102.61 MHz ; 102.61 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 132.64 MHz ; 132.64 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.965 ; -6.965        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.866 ; -1.673        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.133  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.453 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.692 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.454 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.200 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.181 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.377 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.720   ; 0.000         ;
; clk                                             ; 9.858   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.216  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.648 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.965 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 7.842      ;
; -6.928 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 7.808      ;
; -6.897 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 7.777      ;
; -6.781 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 7.661      ;
; -6.726 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 7.606      ;
; -6.662 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 7.539      ;
; -2.999 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 3.876      ;
; -2.477 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.064     ; 3.354      ;
; 29.301 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.407      ; 10.154     ;
; 29.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.404      ; 9.979      ;
; 29.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.404      ; 9.939      ;
; 29.731 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.404      ; 9.721      ;
; 29.781 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.407      ; 9.674      ;
; 29.861 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.407      ; 9.594      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.218 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.745      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.559 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.404      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.627 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.340      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 6.185      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.960 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 6.007      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 32.989 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.085     ; 5.974      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.135 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.832      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.342 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.625      ;
; 33.866 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.081     ; 5.101      ;
; 34.191 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.775      ;
; 34.191 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.775      ;
; 34.191 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.775      ;
; 34.191 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.775      ;
; 34.191 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.082     ; 4.775      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.866 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.100      ;
; -0.857 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.091      ;
; -0.833 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.067      ;
; -0.824 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.058      ;
; -0.807 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.041      ;
; -0.807 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.041      ;
; -0.798 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.236      ; 2.035      ;
; -0.787 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.236      ; 2.024      ;
; -0.778 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.236      ; 2.015      ;
; -0.773 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 2.007      ;
; -0.765 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.230      ; 1.996      ;
; -0.764 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.230      ; 1.995      ;
; -0.752 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.986      ;
; -0.747 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.230      ; 1.978      ;
; -0.745 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.979      ;
; -0.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.236      ; 1.979      ;
; -0.735 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.969      ;
; -0.725 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.230      ; 1.956      ;
; -0.715 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.230      ; 1.946      ;
; -0.707 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.236      ; 1.944      ;
; -0.699 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.230      ; 1.930      ;
; -0.696 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.233      ; 1.930      ;
; 9.333  ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 10.488     ;
; 9.486  ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.332     ;
; 9.586  ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 10.235     ;
; 9.588  ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.230     ;
; 9.617  ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.201     ;
; 9.686  ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.132     ;
; 9.697  ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.121     ;
; 9.743  ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 10.078     ;
; 9.746  ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.072     ;
; 9.754  ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.064     ;
; 9.782  ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 10.036     ;
; 9.828  ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.990      ;
; 9.836  ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.982      ;
; 9.853  ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.965      ;
; 9.869  ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.949      ;
; 9.889  ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.929      ;
; 9.914  ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.904      ;
; 9.930  ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.888      ;
; 9.930  ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.888      ;
; 10.109 ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.709      ;
; 10.214 ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.604      ;
; 10.458 ; T65:CPU|PC[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.360      ;
; 10.501 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.317      ;
; 10.510 ; T65:CPU|DL[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.183     ; 9.308      ;
; 11.397 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.900      ;
; 11.435 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.862      ;
; 11.455 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.845      ;
; 11.606 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.688      ;
; 11.655 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.642      ;
; 11.693 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.604      ;
; 11.708 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.592      ;
; 11.734 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.560      ;
; 11.752 ; T65:CPU|DL[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.545      ;
; 11.759 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.532      ;
; 11.807 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.490      ;
; 11.836 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.458      ;
; 11.841 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 8.462      ;
; 11.845 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.452      ;
; 11.854 ; T65:CPU|DL[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.443      ;
; 11.859 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.435      ;
; 11.860 ; bufferedUART:UART|rxReadPointer[0]                                               ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.315     ; 4.826      ;
; 11.861 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.430      ;
; 11.865 ; T65:CPU|MCycle[1]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.252      ; 8.435      ;
; 11.865 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.429      ;
; 11.883 ; T65:CPU|DL[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.414      ;
; 11.890 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.401      ;
; 11.917 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.377      ;
; 11.934 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.360      ;
; 11.945 ; T65:CPU|PC[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.349      ;
; 11.952 ; T65:CPU|PC[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.345      ;
; 11.955 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.339      ;
; 11.959 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.332      ;
; 11.963 ; T65:CPU|PC[4]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.334      ;
; 11.970 ; T65:CPU|PC[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.321      ;
; 11.975 ; T65:CPU|IR[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.322      ;
; 11.978 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.316      ;
; 11.994 ; T65:CPU|DL[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.300      ;
; 12.002 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.292      ;
; 12.012 ; T65:CPU|DL[4]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.285      ;
; 12.016 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.278      ;
; 12.016 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.278      ;
; 12.019 ; T65:CPU|DL[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.272      ;
; 12.020 ; T65:CPU|DL[3]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.277      ;
; 12.027 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.264      ;
; 12.030 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.264      ;
; 12.036 ; T65:CPU|IR[3]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.261      ;
; 12.046 ; T65:CPU|S[7]                                                                     ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.184     ; 7.771      ;
; 12.048 ; T65:CPU|PC[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.249      ;
; 12.055 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.236      ;
; 12.076 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.218      ;
; 12.084 ; T65:CPU|PC[6]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.210      ;
; 12.087 ; bufferedUART:UART|rxReadPointer[2]                                               ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.315     ; 4.599      ;
; 12.094 ; T65:CPU|PC[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.249      ; 8.203      ;
; 12.099 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.255      ; 8.204      ;
; 12.101 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.243      ; 8.190      ;
; 12.101 ; bufferedUART:UART|rxReadPointer[3]                                               ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.315     ; 4.585      ;
; 12.106 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.188      ;
; 12.107 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.246      ; 8.187      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.133 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 13.274     ;
; 6.542 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 12.863     ;
; 6.876 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 12.529     ;
; 6.901 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.575     ; 12.525     ;
; 6.922 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 12.487     ;
; 6.932 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 12.505     ;
; 6.941 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 12.466     ;
; 7.051 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.560     ; 12.390     ;
; 7.073 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 12.355     ;
; 7.186 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.575     ; 12.240     ;
; 7.249 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 12.158     ;
; 7.288 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.593     ; 12.120     ;
; 7.301 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 12.104     ;
; 7.341 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 12.094     ;
; 7.458 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.593     ; 11.950     ;
; 7.460 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.979     ;
; 7.586 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.596     ; 11.819     ;
; 7.629 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.590     ; 11.782     ;
; 7.643 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.573     ; 11.785     ;
; 7.651 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.593     ; 11.757     ;
; 7.675 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 11.760     ;
; 7.689 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.592     ; 11.720     ;
; 7.692 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 11.715     ;
; 7.794 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.562     ; 11.645     ;
; 7.861 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 11.581     ;
; 7.933 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 11.888     ;
; 7.998 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.593     ; 11.410     ;
; 8.010 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.792     ;
; 8.033 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 11.411     ;
; 8.039 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.393     ;
; 8.048 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 11.389     ;
; 8.057 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 11.350     ;
; 8.086 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 11.348     ;
; 8.087 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 11.351     ;
; 8.146 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 11.296     ;
; 8.167 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.560     ; 11.274     ;
; 8.168 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.593     ; 11.240     ;
; 8.179 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.253     ;
; 8.180 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 11.257     ;
; 8.198 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.234     ;
; 8.206 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 11.236     ;
; 8.257 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 11.181     ;
; 8.264 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.593     ; 11.144     ;
; 8.305 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 11.132     ;
; 8.333 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 11.486     ;
; 8.342 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 11.477     ;
; 8.370 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 11.064     ;
; 8.376 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 11.066     ;
; 8.386 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 11.046     ;
; 8.412 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.390     ;
; 8.450 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.563     ; 10.988     ;
; 8.459 ; UK101keyboard:u9|keys[3][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.363     ;
; 8.467 ; UK101keyboard:u9|keys[3][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 11.352     ;
; 8.482 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 11.338     ;
; 8.483 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 10.949     ;
; 8.491 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 10.946     ;
; 8.500 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 10.907     ;
; 8.536 ; UK101keyboard:u9|keys[4][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.286     ;
; 8.544 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.258     ;
; 8.564 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.564     ; 10.873     ;
; 8.569 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.559     ; 10.873     ;
; 8.579 ; UK101keyboard:u9|keys[4][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.243     ;
; 8.584 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 11.220     ;
; 8.589 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 10.846     ;
; 8.603 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.557     ; 10.841     ;
; 8.610 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.560     ; 10.831     ;
; 8.615 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 11.205     ;
; 8.654 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.168     ;
; 8.667 ; UK101keyboard:u9|keys[5][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.155     ;
; 8.671 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 10.761     ;
; 8.676 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.182     ; 11.143     ;
; 8.697 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.105     ;
; 8.714 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 10.721     ;
; 8.716 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 11.088     ;
; 8.717 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 11.087     ;
; 8.717 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 11.087     ;
; 8.726 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.531     ; 10.744     ;
; 8.740 ; UK101keyboard:u9|keys[3][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.195     ; 11.066     ;
; 8.746 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 10.688     ;
; 8.767 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 11.053     ;
; 8.777 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 11.025     ;
; 8.786 ; UK101keyboard:u9|keys[2][2]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 11.021     ;
; 8.787 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.035     ;
; 8.806 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.569     ; 10.626     ;
; 8.829 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 10.973     ;
; 8.839 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.572     ; 10.590     ;
; 8.850 ; UK101keyboard:u9|keys[7][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 10.954     ;
; 8.862 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 10.946     ;
; 8.868 ; UK101keyboard:u9|keys[1][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 10.940     ;
; 8.868 ; UK101keyboard:u9|keys[3][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 10.952     ;
; 8.885 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 10.936     ;
; 8.900 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 10.920     ;
; 8.906 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.916     ;
; 8.911 ; UK101keyboard:u9|keys[3][3]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.180     ; 10.910     ;
; 8.911 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.560     ; 10.530     ;
; 8.912 ; UK101keyboard:u9|keys[3][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 10.896     ;
; 8.923 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 10.512     ;
; 8.924 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.566     ; 10.511     ;
; 8.939 ; UK101keyboard:u9|keys[4][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.181     ; 10.881     ;
; 8.940 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.567     ; 10.494     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.546 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 3.936      ;
; 0.685 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 4.075      ;
; 0.685 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.183      ; 4.080      ;
; 0.703 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.254      ; 4.189      ;
; 0.704 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.999      ;
; 0.757 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.625      ; 4.382      ;
; 0.808 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.184      ; 4.204      ;
; 0.821 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.311      ; 4.364      ;
; 0.828 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.185      ; 4.225      ;
; 0.856 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.148      ;
; 0.877 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.169      ;
; 0.896 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.630      ; 4.526      ;
; 0.911 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.311      ; 4.454      ;
; 0.922 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.215      ;
; 0.947 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.183      ; 4.342      ;
; 0.963 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.512      ;
; 0.982 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.531      ;
; 0.995 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.288      ;
; 1.010 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.303      ;
; 1.019 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.568      ;
; 1.021 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.318      ; 4.571      ;
; 1.023 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.633      ; 4.656      ;
; 1.028 ; T65:CPU|PC[13]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.165      ; 4.405      ;
; 1.035 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.183      ; 4.430      ;
; 1.038 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.312      ; 4.582      ;
; 1.043 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 1.690      ;
; 1.053 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.346      ;
; 1.059 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.634      ; 4.693      ;
; 1.059 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.352      ;
; 1.064 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.356      ;
; 1.066 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 4.456      ;
; 1.070 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.362      ;
; 1.081 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.373      ;
; 1.083 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.183      ; 4.478      ;
; 1.159 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.452      ;
; 1.160 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.452      ;
; 1.162 ; T65:CPU|PC[9]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.455      ;
; 1.162 ; T65:CPU|AD[3]                      ; T65:CPU|AD[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.454      ;
; 1.167 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.633      ; 4.800      ;
; 1.172 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.465      ;
; 1.172 ; T65:CPU|AD[5]                      ; T65:CPU|AD[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.464      ;
; 1.180 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 4.729      ;
; 1.182 ; T65:CPU|AD[0]                      ; T65:CPU|AD[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.474      ;
; 1.184 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.476      ;
; 1.188 ; T65:CPU|AD[6]                      ; T65:CPU|AD[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.480      ;
; 1.192 ; T65:CPU|AD[4]                      ; T65:CPU|AD[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.484      ;
; 1.209 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.174      ; 4.595      ;
; 1.212 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 1.859      ;
; 1.233 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.312      ; 4.777      ;
; 1.233 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.312      ; 4.777      ;
; 1.236 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.529      ;
; 1.243 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.536      ;
; 1.264 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.556      ;
; 1.272 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.565      ;
; 1.272 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.175      ; 4.661      ;
; 1.279 ; T65:CPU|BusA_r[1]                  ; T65:CPU|Y[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.567      ;
; 1.298 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.632      ; 4.930      ;
; 1.299 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.591      ;
; 1.304 ; T65:CPU|BAH[2]                     ; T65:CPU|BAH[2]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.597      ;
; 1.305 ; T65:CPU|AD[1]                      ; T65:CPU|AD[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.597      ;
; 1.350 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.643      ;
; 1.353 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.644      ;
; 1.358 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.651      ;
; 1.377 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 4.767      ;
; 1.386 ; T65:CPU|S[5]                       ; T65:CPU|S[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.679      ;
; 1.400 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.693      ;
; 1.405 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.187      ; 4.804      ;
; 1.409 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.960      ;
; 1.415 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.707      ;
; 1.426 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.187      ; 4.825      ;
; 1.428 ; T65:CPU|AD[7]                      ; T65:CPU|AD[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.720      ;
; 1.429 ; T65:CPU|PC[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.722      ;
; 1.429 ; T65:CPU|PC[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.721      ;
; 1.450 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 4.840      ;
; 1.450 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 4.840      ;
; 1.450 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.178      ; 4.840      ;
; 1.450 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.740      ;
; 1.450 ; T65:CPU|PC[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.742      ;
; 1.452 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.184      ; 4.848      ;
; 1.454 ; T65:CPU|MCycle[2]                  ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.746      ;
; 1.460 ; T65:CPU|X[1]                       ; T65:CPU|BusA_r[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.753      ;
; 1.460 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.628      ; 5.088      ;
; 1.469 ; T65:CPU|X[2]                       ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.449      ; 4.918      ;
; 1.473 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.766      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.453 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.508 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.800      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.811      ;
; 0.519 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.811      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.537 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.829      ;
; 0.626 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.918      ;
; 0.650 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.943      ;
; 0.684 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.421      ;
; 0.687 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.980      ;
; 0.700 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.992      ;
; 0.708 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.445      ;
; 0.710 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.002      ;
; 0.716 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.008      ;
; 0.719 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.456      ;
; 0.722 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.459      ;
; 0.725 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.017      ;
; 0.728 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.483      ; 1.465      ;
; 0.731 ; bufferedUART:UART|rxInPointer[5]            ; bufferedUART:UART|rxInPointer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.024      ;
; 0.735 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxBuffer~19                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.027      ;
; 0.736 ; serialClkCount[14]                          ; serialClkCount[14]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; serialClkCount[6]                           ; serialClkCount[6]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; serialClkCount[4]                           ; serialClkCount[4]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; serialClkCount[12]                          ; serialClkCount[12]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; serialClkCount[10]                          ; serialClkCount[10]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; serialClkCount[8]                           ; serialClkCount[8]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; serialClkCount[2]                           ; serialClkCount[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; serialClkCount[7]                           ; serialClkCount[7]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; serialClkCount[3]                           ; serialClkCount[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.692 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.761 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.769 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.772 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.779 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.073      ;
; 0.780 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.783 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.787 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.081      ;
; 0.787 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.787 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.796 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.798 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.802 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.095      ;
; 0.806 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.099      ;
; 0.825 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.118      ;
; 0.850 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.587      ; 1.649      ;
; 0.889 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.183      ;
; 0.911 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.203      ;
; 0.943 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.236      ;
; 0.973 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.267      ;
; 1.058 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.352      ;
; 1.060 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.354      ;
; 1.116 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.122 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.410      ;
; 1.124 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.133 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.140 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.141 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.143 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.437      ;
; 1.148 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.441      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.443      ;
; 1.150 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.444      ;
; 1.157 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.157 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.159 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.166 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.167 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.460      ;
; 1.176 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.469      ;
; 1.193 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.487      ;
; 1.204 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.497      ;
; 1.247 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.541      ;
; 1.248 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.255 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.559      ;
; 1.265 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.272 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.568      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.568      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.280 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.574      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.281 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.575      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.577      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.581      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.581      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.583      ;
; 1.297 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.297 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.297 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.306 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.307 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.328 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.622      ;
; 1.363 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.657      ;
; 1.364 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.658      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.376 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.669      ;
; 1.387 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.388 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.396 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.690      ;
; 1.397 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.699      ;
; 1.405 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.412 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.705      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.454 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.484      ;
; 14.684 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.236      ;
; 14.684 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.236      ;
; 14.684 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.236      ;
; 14.684 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.236      ;
; 14.715 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.205      ;
; 14.715 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.205      ;
; 14.715 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.205      ;
; 17.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 2.436      ;
; 17.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 2.436      ;
; 17.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 2.436      ;
; 17.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 2.436      ;
; 17.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 2.436      ;
; 17.494 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.071     ; 2.436      ;
; 17.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.107      ;
; 17.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.107      ;
; 17.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.107      ;
; 17.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.107      ;
; 17.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.107      ;
; 17.818 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.107      ;
; 17.899 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.026      ;
; 17.899 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.026      ;
; 17.899 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 2.026      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
; 18.141 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.779      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.200 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.809      ; 5.610      ;
; 17.336 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.811      ; 5.476      ;
; 17.632 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.811      ; 5.180      ;
; 17.632 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.811      ; 5.180      ;
; 17.632 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.811      ; 5.180      ;
; 17.632 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.811      ; 5.180      ;
; 17.632 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.811      ; 5.180      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.181 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.732      ;
; 1.181 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.732      ;
; 1.181 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.732      ;
; 1.181 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.732      ;
; 1.181 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.732      ;
; 1.421 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.319      ; 4.972      ;
; 1.569 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.317      ; 5.118      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.377 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.669      ;
; 1.643 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.940      ;
; 1.643 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.940      ;
; 1.643 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.940      ;
; 1.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.011      ;
; 1.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.011      ;
; 1.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.011      ;
; 1.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.011      ;
; 1.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.011      ;
; 1.714 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 2.011      ;
; 2.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.317      ;
; 2.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.317      ;
; 2.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.317      ;
; 2.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.317      ;
; 2.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.317      ;
; 2.015 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 2.317      ;
; 4.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.750      ;
; 4.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.750      ;
; 4.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.750      ;
; 4.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 4.790      ;
; 4.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 4.790      ;
; 4.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 4.790      ;
; 4.498 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 4.790      ;
; 4.658 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.098      ; 4.968      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 35.82 MHz  ; 35.82 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 108.55 MHz ; 108.55 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 140.43 MHz ; 140.43 MHz      ; pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -6.451 ; -6.451        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; -0.806 ; -1.555        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 6.996  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.368 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.641 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 14.745 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 17.238 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.032 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 1.276 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.717   ; 0.000         ;
; clk                                             ; 9.855   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.194  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.540 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -6.451 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.029     ; 7.364      ;
; -6.449 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.031     ; 7.360      ;
; -6.381 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.029     ; 7.294      ;
; -6.297 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.029     ; 7.210      ;
; -6.259 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.029     ; 7.172      ;
; -6.149 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.031     ; 7.060      ;
; -2.771 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.031     ; 3.682      ;
; -2.265 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.031     ; 3.176      ;
; 29.835 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.384      ; 9.598      ;
; 29.914 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.382      ; 9.517      ;
; 29.925 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.382      ; 9.506      ;
; 30.248 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.384      ; 9.185      ;
; 30.249 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.382      ; 9.182      ;
; 30.373 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.384      ; 9.060      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 32.693 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 6.281      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.026 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.948      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.095 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.881      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.228 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.746      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.415 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.561      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.075     ; 5.531      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.563 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.413      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 33.751 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 5.225      ;
; 34.124 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.852      ;
; 34.407 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.569      ;
; 34.407 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.569      ;
; 34.407 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.569      ;
; 34.407 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.569      ;
; 34.407 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.073     ; 4.569      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.806 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 2.005      ;
; -0.803 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 2.002      ;
; -0.774 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.973      ;
; -0.769 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.968      ;
; -0.752 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.951      ;
; -0.749 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.948      ;
; -0.738 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.939      ;
; -0.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.935      ;
; -0.727 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.928      ;
; -0.717 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.916      ;
; -0.706 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.903      ;
; -0.705 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.902      ;
; -0.697 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.896      ;
; -0.692 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.891      ;
; -0.688 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.885      ;
; -0.685 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.886      ;
; -0.683 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.882      ;
; -0.670 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.867      ;
; -0.663 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.860      ;
; -0.655 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.209      ; 1.856      ;
; -0.643 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.207      ; 1.842      ;
; -0.642 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.205      ; 1.839      ;
; 9.987  ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 9.855      ;
; 10.144 ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.697      ;
; 10.192 ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 9.650      ;
; 10.220 ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.621      ;
; 10.248 ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.593      ;
; 10.318 ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.523      ;
; 10.332 ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.160     ; 9.510      ;
; 10.346 ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.495      ;
; 10.357 ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.484      ;
; 10.361 ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.480      ;
; 10.438 ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.403      ;
; 10.456 ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.385      ;
; 10.468 ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.373      ;
; 10.469 ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.372      ;
; 10.481 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.360      ;
; 10.498 ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.343      ;
; 10.541 ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.300      ;
; 10.551 ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.290      ;
; 10.583 ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.258      ;
; 10.715 ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.126      ;
; 10.818 ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 9.023      ;
; 11.052 ; T65:CPU|PC[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.789      ;
; 11.070 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.771      ;
; 11.101 ; T65:CPU|DL[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.740      ;
; 11.835 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 8.423      ;
; 11.845 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 8.418      ;
; 11.867 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 8.391      ;
; 12.040 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 8.218      ;
; 12.044 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 8.213      ;
; 12.050 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 8.213      ;
; 12.072 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 8.186      ;
; 12.126 ; T65:CPU|DL[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.136      ;
; 12.171 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 8.086      ;
; 12.180 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 8.078      ;
; 12.190 ; T65:CPU|MCycle[1]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.224      ; 8.073      ;
; 12.201 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 8.055      ;
; 12.202 ; T65:CPU|DL[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.060      ;
; 12.212 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.226      ; 8.053      ;
; 12.212 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.219      ; 8.046      ;
; 12.230 ; T65:CPU|DL[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 8.032      ;
; 12.247 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 8.010      ;
; 12.249 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 8.008      ;
; 12.275 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.982      ;
; 12.277 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.979      ;
; 12.300 ; T65:CPU|PC[4]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.962      ;
; 12.305 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.951      ;
; 12.328 ; T65:CPU|PC[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.934      ;
; 12.339 ; T65:CPU|DL[4]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.923      ;
; 12.343 ; T65:CPU|DL[3]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.919      ;
; 12.345 ; T65:CPU|PC[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.912      ;
; 12.346 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.911      ;
; 12.356 ; T65:CPU|IR[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.906      ;
; 12.373 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.884      ;
; 12.375 ; T65:CPU|PC[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.881      ;
; 12.378 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.879      ;
; 12.384 ; T65:CPU|DL[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.873      ;
; 12.388 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.869      ;
; 12.389 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.868      ;
; 12.399 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.858      ;
; 12.403 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.853      ;
; 12.409 ; T65:CPU|IR[3]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.853      ;
; 12.414 ; T65:CPU|DL[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.842      ;
; 12.417 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.226      ; 7.848      ;
; 12.418 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.838      ;
; 12.431 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.826      ;
; 12.438 ; T65:CPU|PC[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.824      ;
; 12.451 ; T65:CPU|PC[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.223      ; 7.811      ;
; 12.465 ; T65:CPU|PC[6]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.792      ;
; 12.483 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.774      ;
; 12.485 ; bufferedUART:UART|rxReadPointer[0]                                               ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.013     ; 4.504      ;
; 12.492 ; T65:CPU|S[7]                                                                     ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 7.349      ;
; 12.493 ; T65:CPU|S[5]                                                                     ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.230      ; 7.776      ;
; 12.493 ; T65:CPU|DL[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.225      ; 7.771      ;
; 12.495 ; T65:CPU|PC[5]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.762      ;
; 12.495 ; T65:CPU|PC[6]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.761      ;
; 12.496 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.761      ;
; 12.508 ; T65:CPU|DL[6]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.218      ; 7.749      ;
; 12.513 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.217      ; 7.743      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.996 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 12.481     ;
; 7.419 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 12.058     ;
; 7.602 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.900     ;
; 7.721 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.776     ;
; 7.724 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.784     ;
; 7.728 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.750     ;
; 7.731 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 11.746     ;
; 7.747 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 11.730     ;
; 7.784 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.713     ;
; 8.025 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.477     ;
; 8.033 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.464     ;
; 8.104 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.374     ;
; 8.123 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 11.354     ;
; 8.147 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.361     ;
; 8.170 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 11.307     ;
; 8.247 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.231     ;
; 8.337 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 11.165     ;
; 8.421 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.057     ;
; 8.425 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.505     ; 11.072     ;
; 8.429 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.049     ;
; 8.432 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 11.046     ;
; 8.459 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.049     ;
; 8.482 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 10.995     ;
; 8.506 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 11.002     ;
; 8.507 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 10.970     ;
; 8.518 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 11.323     ;
; 8.569 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.939     ;
; 8.664 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.836     ;
; 8.705 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.795     ;
; 8.709 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 11.114     ;
; 8.710 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 10.793     ;
; 8.729 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.773     ;
; 8.799 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.703     ;
; 8.814 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.686     ;
; 8.818 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.690     ;
; 8.830 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.670     ;
; 8.832 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.677     ;
; 8.851 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.657     ;
; 8.853 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 10.650     ;
; 8.855 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 10.623     ;
; 8.874 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 10.603     ;
; 8.893 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.607     ;
; 8.906 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.596     ;
; 8.923 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 10.919     ;
; 8.941 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 10.900     ;
; 8.973 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 10.505     ;
; 8.975 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.534     ;
; 8.996 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.827     ;
; 8.998 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.524     ; 10.480     ;
; 9.035 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.499     ; 10.468     ;
; 9.048 ; UK101keyboard:u9|keys[3][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 10.794     ;
; 9.059 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.764     ;
; 9.065 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.778     ;
; 9.113 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.389     ;
; 9.120 ; UK101keyboard:u9|keys[4][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.723     ;
; 9.120 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.703     ;
; 9.123 ; UK101keyboard:u9|keys[3][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 10.719     ;
; 9.128 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.372     ;
; 9.128 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.715     ;
; 9.142 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.358     ;
; 9.152 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.350     ;
; 9.157 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.493     ; 10.352     ;
; 9.174 ; UK101keyboard:u9|keys[4][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.669     ;
; 9.183 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.640     ;
; 9.191 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.652     ;
; 9.210 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.298     ;
; 9.222 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.280     ;
; 9.235 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.273     ;
; 9.243 ; UK101keyboard:u9|keys[5][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.600     ;
; 9.253 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 10.588     ;
; 9.254 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.589     ;
; 9.258 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.525     ; 10.219     ;
; 9.270 ; UK101keyboard:u9|keys[6][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.553     ;
; 9.305 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.472     ; 10.225     ;
; 9.308 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.515     ;
; 9.329 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 10.173     ;
; 9.357 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.143     ;
; 9.357 ; UK101keyboard:u9|keys[3][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.472     ;
; 9.368 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.132     ;
; 9.377 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.466     ;
; 9.392 ; UK101keyboard:u9|keys[2][2]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.437     ;
; 9.395 ; UK101keyboard:u9|keys[7][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.428     ;
; 9.402 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.421     ;
; 9.413 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.410     ;
; 9.420 ; UK101keyboard:u9|keys[3][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.409     ;
; 9.432 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 10.391     ;
; 9.436 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 10.064     ;
; 9.458 ; UK101keyboard:u9|keys[3][3]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 10.384     ;
; 9.463 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.366     ;
; 9.463 ; UK101keyboard:u9|keys[3][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 10.379     ;
; 9.477 ; UK101keyboard:u9|keys[1][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.352     ;
; 9.490 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[2]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.494     ; 10.018     ;
; 9.491 ; UK101keyboard:u9|keys[6][2]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.173     ; 10.338     ;
; 9.503 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.340     ;
; 9.524 ; UK101keyboard:u9|keys[4][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.319     ;
; 9.534 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.500     ; 9.968      ;
; 9.534 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.502     ; 9.966      ;
; 9.537 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.161     ; 10.304     ;
; 9.543 ; UK101keyboard:u9|keys[4][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.159     ; 10.300     ;
; 9.546 ; UK101keyboard:u9|keys[3][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.160     ; 10.296     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.368 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 3.515      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.487 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 3.634      ;
; 0.489 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.954      ; 3.638      ;
; 0.599 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.958      ; 3.752      ;
; 0.623 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.957      ; 3.775      ;
; 0.637 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.274      ; 3.911      ;
; 0.652 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.919      ;
; 0.653 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.653 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.661 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 3.893      ;
; 0.683 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.008      ; 3.906      ;
; 0.724 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.954      ; 3.873      ;
; 0.758 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.276      ; 4.034      ;
; 0.766 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.008      ; 3.989      ;
; 0.793 ; T65:CPU|PC[13]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.940      ; 3.928      ;
; 0.795 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.062      ;
; 0.814 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.954      ; 3.963      ;
; 0.815 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.083      ;
; 0.818 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.085      ;
; 0.826 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.012      ; 4.053      ;
; 0.830 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 3.977      ;
; 0.842 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.012      ; 4.069      ;
; 0.852 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.954      ; 4.001      ;
; 0.865 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.282      ; 4.147      ;
; 0.874 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.017      ; 4.106      ;
; 0.880 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.148      ;
; 0.889 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.012      ; 4.116      ;
; 0.890 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 4.114      ;
; 0.915 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.284      ; 4.199      ;
; 0.919 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.940 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.208      ;
; 0.942 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.210      ;
; 0.979 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.553      ;
; 0.997 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.264      ;
; 0.998 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.948      ; 4.141      ;
; 1.006 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.012      ; 4.233      ;
; 1.011 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.279      ;
; 1.014 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.280      ; 4.294      ;
; 1.068 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.336      ;
; 1.072 ; T65:CPU|PC[9]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.340      ;
; 1.075 ; T65:CPU|AD[3]                      ; T65:CPU|AD[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.342      ;
; 1.077 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.344      ;
; 1.077 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.948      ; 4.220      ;
; 1.081 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.349      ;
; 1.081 ; T65:CPU|AD[0]                      ; T65:CPU|AD[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.348      ;
; 1.082 ; T65:CPU|AD[5]                      ; T65:CPU|AD[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.349      ;
; 1.096 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.364      ;
; 1.100 ; T65:CPU|AD[6]                      ; T65:CPU|AD[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.367      ;
; 1.100 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 4.324      ;
; 1.100 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.009      ; 4.324      ;
; 1.103 ; T65:CPU|AD[4]                      ; T65:CPU|AD[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.370      ;
; 1.104 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.371      ;
; 1.108 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.255      ;
; 1.109 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.377      ;
; 1.118 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.278      ; 4.396      ;
; 1.132 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.706      ;
; 1.136 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.404      ;
; 1.144 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.411      ;
; 1.148 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.960      ; 4.303      ;
; 1.154 ; T65:CPU|Y[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.960      ; 4.309      ;
; 1.157 ; T65:CPU|BusA_r[1]                  ; T65:CPU|Y[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 1.421      ;
; 1.159 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.426      ;
; 1.176 ; T65:CPU|ABC[7]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.958      ; 4.329      ;
; 1.211 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.478      ;
; 1.214 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.482      ;
; 1.217 ; T65:CPU|BAH[2]                     ; T65:CPU|BAH[2]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.485      ;
; 1.218 ; T65:CPU|AD[1]                      ; T65:CPU|AD[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.485      ;
; 1.218 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.365      ;
; 1.218 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.365      ;
; 1.218 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.365      ;
; 1.226 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.494      ;
; 1.245 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.478      ;
; 1.247 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.514      ;
; 1.259 ; T65:CPU|Write_Data_r[1]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.953      ; 4.407      ;
; 1.279 ; T65:CPU|X[2]                       ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.109      ; 4.388      ;
; 1.281 ; T65:CPU|X[1]                       ; kbRowSel[1]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.277      ; 4.558      ;
; 1.289 ; T65:CPU|S[5]                       ; T65:CPU|S[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.556      ;
; 1.294 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.105      ; 4.399      ;
; 1.295 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.562      ;
; 1.297 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.444      ;
; 1.297 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.444      ;
; 1.297 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.952      ; 4.444      ;
; 1.298 ; T65:CPU|ALU_Op_r[2]                ; T65:CPU|Y[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.561      ;
; 1.301 ; T65:CPU|X[1]                       ; T65:CPU|BusA_r[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.568      ;
; 1.303 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.571      ;
; 1.316 ; T65:CPU|X[5]                       ; kbRowSel[5]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.275      ; 4.591      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.401 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.475 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.742      ;
; 0.477 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.487 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.754      ;
; 0.490 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.760      ;
; 0.501 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.768      ;
; 0.579 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.846      ;
; 0.599 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.867      ;
; 0.620 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.888      ;
; 0.633 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.291      ;
; 0.647 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.914      ;
; 0.649 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.307      ;
; 0.657 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.924      ;
; 0.658 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.316      ;
; 0.660 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.318      ;
; 0.662 ; bufferedUART:UART|rxInPointer[5]            ; bufferedUART:UART|rxInPointer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.929      ;
; 0.663 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.930      ;
; 0.665 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.323      ;
; 0.666 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.934      ;
; 0.668 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.936      ;
; 0.673 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.941      ;
; 0.676 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxBuffer~19                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.944      ;
; 0.683 ; serialClkCount[4]                           ; serialClkCount[4]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; serialClkCount[14]                          ; serialClkCount[14]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; serialClkCount[12]                          ; serialClkCount[12]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; serialClkCount[6]                           ; serialClkCount[6]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.428      ; 1.343      ;
; 0.686 ; serialClkCount[7]                           ; serialClkCount[7]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; serialClkCount[10]                          ; serialClkCount[10]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; serialClkCount[8]                           ; serialClkCount[8]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; serialClkCount[3]                           ; serialClkCount[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.956      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.641 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.705 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.714 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.718 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.723 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.725 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.728 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.729 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.998      ;
; 0.732 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.547      ; 1.474      ;
; 0.734 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.736 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.742 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.746 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.014      ;
; 0.750 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.018      ;
; 0.772 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.040      ;
; 0.825 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.093      ;
; 0.827 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.094      ;
; 0.866 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.134      ;
; 0.905 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.173      ;
; 0.980 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.248      ;
; 0.990 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.258      ;
; 0.999 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.264      ;
; 1.027 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.036 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.037 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.039 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.042 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.044 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.313      ;
; 1.047 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.048 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.054 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.054 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.055 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
; 1.057 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.061 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.062 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.330      ;
; 1.063 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.331      ;
; 1.068 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.336      ;
; 1.069 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.337      ;
; 1.070 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.338      ;
; 1.084 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.352      ;
; 1.101 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.369      ;
; 1.110 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.378      ;
; 1.121 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.389      ;
; 1.126 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.394      ;
; 1.128 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.133 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.151 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.419      ;
; 1.153 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
; 1.155 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.161 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.164 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.166 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.435      ;
; 1.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.169 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.437      ;
; 1.170 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.438      ;
; 1.176 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.444      ;
; 1.176 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.444      ;
; 1.177 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.445      ;
; 1.179 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.447      ;
; 1.185 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.453      ;
; 1.190 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.458      ;
; 1.191 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.459      ;
; 1.192 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.460      ;
; 1.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.511      ;
; 1.248 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.516      ;
; 1.250 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.271 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.539      ;
; 1.273 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.274 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.542      ;
; 1.275 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.543      ;
; 1.275 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.543      ;
; 1.277 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.545      ;
; 1.280 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.283 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.551      ;
; 1.286 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.554      ;
; 1.288 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.556      ;
; 1.289 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.557      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.291 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.745 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.057     ; 5.200      ;
; 14.967 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.963      ;
; 14.967 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.963      ;
; 14.967 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.963      ;
; 14.967 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 4.963      ;
; 14.996 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.932      ;
; 14.996 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.932      ;
; 14.996 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.932      ;
; 17.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.276      ;
; 17.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.276      ;
; 17.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.276      ;
; 17.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.276      ;
; 17.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.276      ;
; 17.665 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.061     ; 2.276      ;
; 17.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 1.948      ;
; 17.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 1.948      ;
; 17.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 1.948      ;
; 17.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 1.948      ;
; 17.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 1.948      ;
; 17.988 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 1.948      ;
; 18.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 1.880      ;
; 18.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 1.880      ;
; 18.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 1.880      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
; 18.320 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.609      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.238 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.562      ; 5.326      ;
; 17.367 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.566      ; 5.201      ;
; 17.651 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.565      ; 4.916      ;
; 17.651 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.565      ; 4.916      ;
; 17.651 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.565      ; 4.916      ;
; 17.651 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.565      ; 4.916      ;
; 17.651 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 2.565      ; 4.916      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.265      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.265      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.265      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.265      ;
; 1.032 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.265      ;
; 1.241 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.018      ; 4.474      ;
; 1.382 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 3.014      ; 4.611      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.276 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.542      ;
; 1.478 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.751      ;
; 1.478 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.751      ;
; 1.478 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.751      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.823      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.823      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.823      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.823      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.823      ;
; 1.550 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.823      ;
; 1.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.087      ;
; 1.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.087      ;
; 1.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.087      ;
; 1.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.087      ;
; 1.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.087      ;
; 1.808 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 2.087      ;
; 4.021 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.286      ;
; 4.021 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.286      ;
; 4.021 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 4.286      ;
; 4.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.322      ;
; 4.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.322      ;
; 4.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.322      ;
; 4.055 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 4.322      ;
; 4.189 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.472      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; -2.595 ; -2.595        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.087  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 14.320 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.187 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.285 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; 17.402 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.587 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.505 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.579 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+-------------------------------------------------+---------+---------------+
; Clock                                           ; Slack   ; End Point TNS ;
+-------------------------------------------------+---------+---------------+
; clk                                             ; 9.423   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; 9.733   ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 19.300  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 499.702 ; 0.000         ;
+-------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.595 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.461      ;
; -2.581 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.445      ;
; -2.565 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.431      ;
; -2.521 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.387      ;
; -2.499 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.061     ; 3.365      ;
; -2.491 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 3.355      ;
; -0.869 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 1.733      ;
; -0.655 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_b[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.940        ; -0.063     ; 1.519      ;
; 34.770 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.429      ;
; 34.784 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.167      ; 4.417      ;
; 34.850 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.349      ;
; 34.957 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.167      ; 4.244      ;
; 34.982 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.165      ; 4.217      ;
; 35.033 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; 0.167      ; 4.168      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.094 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.902      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.243 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.753      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.713      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.329 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.667      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.038     ; 2.572      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.427 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.571      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.513 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.485      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.599 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.399      ;
; 36.692 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]                                               ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.306      ;
; 36.920 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.078      ;
; 36.920 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.078      ;
; 36.920 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.078      ;
; 36.920 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.078      ;
; 36.920 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2]                                            ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 39.047       ; -0.036     ; 2.078      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.087  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.979      ;
; 0.092  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.974      ;
; 0.098  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.968      ;
; 0.101  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.965      ;
; 0.102  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.964      ;
; 0.113  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.955      ;
; 0.118  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.950      ;
; 0.120  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.946      ;
; 0.143  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.925      ;
; 0.147  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.919      ;
; 0.152  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.916      ;
; 0.152  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.914      ;
; 0.158  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.102      ; 0.906      ;
; 0.159  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.102      ; 0.905      ;
; 0.160  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.106      ; 0.908      ;
; 0.161  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.102      ; 0.903      ;
; 0.166  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.900      ;
; 0.168  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.898      ;
; 0.170  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.102      ; 0.894      ;
; 0.172  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.104      ; 0.894      ;
; 0.174  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.102      ; 0.890      ;
; 0.208  ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.953        ; 0.102      ; 0.856      ;
; 15.354 ; T65:CPU|MCycle[2]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.543      ;
; 15.415 ; T65:CPU|MCycle[0]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.482      ;
; 15.444 ; T65:CPU|DL[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.453      ;
; 15.474 ; T65:CPU|DL[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.423      ;
; 15.490 ; T65:CPU|MCycle[1]                                                                ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.407      ;
; 15.511 ; T65:CPU|DL[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.386      ;
; 15.522 ; T65:CPU|PC[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.375      ;
; 15.530 ; T65:CPU|DL[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.367      ;
; 15.542 ; T65:CPU|PC[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.355      ;
; 15.562 ; T65:CPU|PC[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.335      ;
; 15.584 ; T65:CPU|IR[1]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.313      ;
; 15.586 ; T65:CPU|PC[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.311      ;
; 15.588 ; T65:CPU|DL[5]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.309      ;
; 15.591 ; T65:CPU|PC[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.306      ;
; 15.604 ; T65:CPU|DL[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.293      ;
; 15.606 ; T65:CPU|PC[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.291      ;
; 15.619 ; T65:CPU|IR[3]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.278      ;
; 15.650 ; T65:CPU|PC[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.247      ;
; 15.670 ; T65:CPU|DL[6]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.227      ;
; 15.713 ; T65:CPU|IR[2]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.184      ;
; 15.749 ; T65:CPU|IR[0]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.148      ;
; 15.853 ; T65:CPU|IR[4]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.044      ;
; 15.877 ; T65:CPU|PC[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.020      ;
; 15.895 ; T65:CPU|DL[7]                                                                    ; bufferedUART:UART|func_reset                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.090     ; 4.002      ;
; 16.101 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 4.011      ;
; 16.113 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.999      ;
; 16.130 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.982      ;
; 16.131 ; T65:CPU|MCycle[2]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.981      ;
; 16.146 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.966      ;
; 16.147 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.967      ;
; 16.192 ; T65:CPU|MCycle[0]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.920      ;
; 16.203 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.909      ;
; 16.205 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.907      ;
; 16.207 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.907      ;
; 16.221 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.891      ;
; 16.221 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.891      ;
; 16.233 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.879      ;
; 16.251 ; T65:CPU|DL[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.861      ;
; 16.267 ; T65:CPU|MCycle[1]                                                                ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.845      ;
; 16.270 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.842      ;
; 16.281 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.831      ;
; 16.282 ; T65:CPU|MCycle[1]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.832      ;
; 16.288 ; T65:CPU|DL[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.824      ;
; 16.289 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.823      ;
; 16.299 ; T65:CPU|PC[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.813      ;
; 16.300 ; T65:CPU|DL[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.814      ;
; 16.301 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.811      ;
; 16.307 ; T65:CPU|DL[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.805      ;
; 16.319 ; T65:CPU|PC[0]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.793      ;
; 16.321 ; T65:CPU|PC[5]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.791      ;
; 16.330 ; T65:CPU|DL[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.784      ;
; 16.331 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.781      ;
; 16.339 ; T65:CPU|PC[5]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.773      ;
; 16.341 ; T65:CPU|MCycle[2]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.775      ;
; 16.343 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.769      ;
; 16.345 ; T65:CPU|PC[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.767      ;
; 16.347 ; T65:CPU|DL[5]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.765      ;
; 16.350 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.762      ;
; 16.361 ; T65:CPU|IR[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.751      ;
; 16.363 ; T65:CPU|DL[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.749      ;
; 16.363 ; T65:CPU|PC[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.749      ;
; 16.363 ; bufferedUART:UART|rxReadPointer[0]                                               ; bufferedUART:UART|n_rts                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.501     ; 2.123      ;
; 16.365 ; T65:CPU|DL[5]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.747      ;
; 16.365 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.747      ;
; 16.366 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.746      ;
; 16.367 ; T65:CPU|DL[3]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.747      ;
; 16.368 ; T65:CPU|PC[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.744      ;
; 16.370 ; T65:CPU|MCycle[0]                                                                ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.107      ; 3.746      ;
; 16.377 ; T65:CPU|IR[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.737      ;
; 16.377 ; T65:CPU|DL[1]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a0~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.735      ;
; 16.378 ; T65:CPU|PC[1]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.736      ;
; 16.378 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a2~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.734      ;
; 16.381 ; T65:CPU|DL[4]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.731      ;
; 16.383 ; T65:CPU|PC[2]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.729      ;
; 16.386 ; T65:CPU|DL[2]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.728      ;
; 16.396 ; T65:CPU|IR[3]                                                                    ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|ram_block1a5~porta_address_reg0                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.103      ; 3.716      ;
; 16.397 ; T65:CPU|S[5]                                                                     ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a3~porta_datain_reg0  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.110      ; 3.722      ;
; 16.398 ; T65:CPU|PC[0]                                                                    ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.105      ; 3.716      ;
+--------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node        ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 14.320 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.389      ;
; 14.341 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.379      ;
; 14.348 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.361      ;
; 14.369 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.351      ;
; 14.397 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 5.322      ;
; 14.440 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 5.282      ;
; 14.468 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 5.254      ;
; 14.495 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.228      ;
; 14.535 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.174      ;
; 14.539 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.170      ;
; 14.547 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.162      ;
; 14.560 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 5.160      ;
; 14.563 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 5.146      ;
; 14.588 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 5.131      ;
; 14.616 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 5.103      ;
; 14.617 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 5.101      ;
; 14.623 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[7] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 5.095      ;
; 14.659 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 5.063      ;
; 14.686 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.037      ;
; 14.714 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 5.009      ;
; 14.720 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.998      ;
; 14.740 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.978      ;
; 14.747 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.963      ;
; 14.754 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.955      ;
; 14.768 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.950      ;
; 14.768 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 4.953      ;
; 14.797 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.912      ;
; 14.808 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.910      ;
; 14.816 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 5.076      ;
; 14.818 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.902      ;
; 14.829 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.881      ;
; 14.836 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.882      ;
; 14.846 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a2~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.873      ;
; 14.848 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 5.044      ;
; 14.850 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 4.871      ;
; 14.859 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.044      ;
; 14.867 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.856      ;
; 14.887 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 5.016      ;
; 14.903 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.817      ;
; 14.904 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 5.001      ;
; 14.905 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.987      ;
; 14.916 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.793      ;
; 14.917 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.805      ;
; 14.934 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.786      ;
; 14.939 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.781      ;
; 14.944 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[5]                                 ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.779      ;
; 14.949 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.774      ;
; 14.959 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.759      ;
; 14.962 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.758      ;
; 14.962 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.748      ;
; 14.962 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.943      ;
; 14.964 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.746      ;
; 14.967 ; UK101keyboard:u9|keys[2][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.936      ;
; 14.971 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.749      ;
; 14.985 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 4.736      ;
; 14.992 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a6~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.717      ;
; 14.999 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.721      ;
; 15.008 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.701      ;
; 15.009 ; UK101keyboard:u9|keys[3][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.888      ;
; 15.012 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.697      ;
; 15.025 ; UK101keyboard:u9|keys[3][6]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.878      ;
; 15.029 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.691      ;
; 15.039 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.853      ;
; 15.044 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.666      ;
; 15.066 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[5] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.652      ;
; 15.067 ; UK101keyboard:u9|keys[6][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.825      ;
; 15.073 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 4.661      ;
; 15.078 ; UK101keyboard:u9|keys[0][0]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.825      ;
; 15.082 ; UK101keyboard:u9|keys[4][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.823      ;
; 15.084 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.264     ; 4.639      ;
; 15.089 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.629      ;
; 15.095 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.810      ;
; 15.096 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.796      ;
; 15.101 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[1]                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.253     ; 4.633      ;
; 15.110 ; UK101keyboard:u9|keys[4][1]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.795      ;
; 15.116 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a0~porta_we_reg              ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.277     ; 4.594      ;
; 15.123 ; UK101keyboard:u9|keys[4][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.782      ;
; 15.124 ; UK101keyboard:u9|keys[7][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.768      ;
; 15.128 ; BasicRom:BASIC_IN_ROM|altsyncram:altsyncram_component|altsyncram_m771:auto_generated|q_a[0]                                 ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.265     ; 4.594      ;
; 15.130 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[4] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.590      ;
; 15.137 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[0] ; T65:CPU|BAL[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.266     ; 4.584      ;
; 15.144 ; UK101keyboard:u9|keys[3][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.760      ;
; 15.153 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[1] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.567      ;
; 15.153 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.752      ;
; 15.154 ; UK101keyboard:u9|keys[4][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.751      ;
; 15.163 ; UK101keyboard:u9|keys[2][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.734      ;
; 15.165 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[6] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.553      ;
; 15.167 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.268     ; 4.552      ;
; 15.180 ; UK101keyboard:u9|keys[3][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.083     ; 4.724      ;
; 15.181 ; UK101keyboard:u9|keys[5][5]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.724      ;
; 15.185 ; UK101keyboard:u9|keys[6][6]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 4.707      ;
; 15.190 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[2] ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.267     ; 4.530      ;
; 15.190 ; UK101keyboard:u9|keys[4][4]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.715      ;
; 15.195 ; UK101keyboard:u9|keys[7][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.084     ; 4.708      ;
; 15.200 ; UK101keyboard:u9|keys[3][5]                                                                                                 ; T65:CPU|BAL[6] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.697      ;
; 15.201 ; UK101keyboard:u9|keys[1][5]                                                                                                 ; T65:CPU|BAL[8] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 4.695      ;
; 15.210 ; UK101keyboard:u9|keys[5][4]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 4.695      ;
; 15.217 ; Mem_Mapped_SVGA:MemMappedSVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|q_a[3] ; T65:CPU|BAL[7] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.269     ; 4.501      ;
; 15.218 ; UK101keyboard:u9|keys[2][1]                                                                                                 ; T65:CPU|BAL[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 4.679      ;
; 15.223 ; InternalRam4K:SRAM_4K|altsyncram:altsyncram_component|altsyncram_12q3:auto_generated|ram_block1a1~porta_we_reg              ; T65:CPU|BAL[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.278     ; 4.486      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.186 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T65:CPU|MCycle[2]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; T65:CPU|RstCycle                   ; T65:CPU|RstCycle                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxBuffer~13      ; bufferedUART:UART|rxBuffer~13                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[1] ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[0] ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[2] ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bufferedUART:UART|rxReadPointer[3] ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; T65:CPU|P[1]                       ; T65:CPU|P[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; T65:CPU|P[7]                       ; T65:CPU|P[7]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[0]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.201 ; T65:CPU|X[6]                       ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.364      ; 1.649      ;
; 0.210 ; T65:CPU|X[6]                       ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.637      ; 1.847      ;
; 0.260 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.366      ; 1.710      ;
; 0.269 ; bufferedUART:UART|controlReg[5]    ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.639      ; 1.908      ;
; 0.270 ; bufferedUART:UART|controlReg[6]    ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; bufferedUART:UART|controlReg[7]    ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.294 ; bufferedUART:UART|txByteSent       ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.401      ; 1.799      ;
; 0.317 ; T65:CPU|X[5]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.364      ; 1.765      ;
; 0.321 ; bufferedUART:UART|rxBuffer~15      ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.497      ; 1.922      ;
; 0.322 ; T65:CPU|X[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.644      ; 1.966      ;
; 0.332 ; T65:CPU|X[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.369      ; 1.785      ;
; 0.350 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[1]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.471      ;
; 0.356 ; T65:CPU|MCycle[1]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.477      ;
; 0.366 ; T65:CPU|P[4]                       ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.368      ; 1.818      ;
; 0.366 ; bufferedUART:UART|rxBuffer~20      ; bufferedUART:UART|dataOut[6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 1.971      ;
; 0.368 ; bufferedUART:UART|rxBuffer~21      ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.497      ; 1.969      ;
; 0.369 ; T65:CPU|DL[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.490      ;
; 0.373 ; T65:CPU|X[0]                       ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 2.018      ;
; 0.375 ; bufferedUART:UART|rxBuffer~16      ; bufferedUART:UART|dataOut[2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 1.980      ;
; 0.388 ; T65:CPU|DL[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.509      ;
; 0.395 ; T65:CPU|DL[0]                      ; T65:CPU|PC[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.516      ;
; 0.402 ; bufferedUART:UART|rxBuffer~18      ; bufferedUART:UART|dataOut[4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.007      ;
; 0.408 ; T65:CPU|DL[3]                      ; T65:CPU|PC[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.529      ;
; 0.408 ; T65:CPU|DL[1]                      ; T65:CPU|PC[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.529      ;
; 0.415 ; T65:CPU|P[3]                       ; T65:CPU|P[3]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.535      ;
; 0.419 ; bufferedUART:UART|rxBuffer~19      ; bufferedUART:UART|dataOut[5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.498      ; 2.021      ;
; 0.421 ; bufferedUART:UART|rxBuffer~17      ; bufferedUART:UART|dataOut[3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.026      ;
; 0.425 ; T65:CPU|PC[13]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.358      ; 1.867      ;
; 0.426 ; T65:CPU|BAL[8]                     ; T65:CPU|BAL[8]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.546      ;
; 0.428 ; T65:CPU|MCycle[0]                  ; T65:CPU|MCycle[2]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.431 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.366      ; 1.881      ;
; 0.434 ; bufferedUART:UART|rxBuffer~14      ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.043      ;
; 0.439 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[0]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.642      ; 2.081      ;
; 0.441 ; T65:CPU|Write_Data_r[0]            ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.366      ; 1.891      ;
; 0.457 ; T65:CPU|BAH[1]                     ; T65:CPU|BAH[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; T65:CPU|P[4]                       ; T65:CPU|BusA_r[5]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; T65:CPU|AD[3]                      ; T65:CPU|AD[3]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; T65:CPU|PC[9]                      ; T65:CPU|PC[9]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; T65:CPU|AD[5]                      ; T65:CPU|AD[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.641      ; 2.106      ;
; 0.466 ; T65:CPU|AD[0]                      ; T65:CPU|AD[0]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; bufferedUART:UART|rxReadPointer[4] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.746      ;
; 0.468 ; T65:CPU|PC[6]                      ; T65:CPU|PC[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.471 ; T65:CPU|ABC[5]                     ; bufferedUART:UART|controlReg[5]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.364      ; 1.919      ;
; 0.472 ; T65:CPU|AD[6]                      ; T65:CPU|AD[6]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; T65:CPU|AD[4]                      ; T65:CPU|AD[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.594      ;
; 0.475 ; T65:CPU|Write_Data_r[2]            ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.366      ; 1.925      ;
; 0.484 ; T65:CPU|PC[8]                      ; T65:CPU|PC[8]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.604      ;
; 0.490 ; T65:CPU|PC[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.610      ;
; 0.491 ; T65:CPU|DL[5]                      ; T65:CPU|PC[5]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.612      ;
; 0.493 ; T65:CPU|PC[2]                      ; T65:CPU|PC[2]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.613      ;
; 0.494 ; T65:CPU|DL[4]                      ; T65:CPU|PC[4]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.615      ;
; 0.499 ; T65:CPU|BAL[0]                     ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.360      ; 1.943      ;
; 0.502 ; T65:CPU|X[2]                       ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.568      ; 2.070      ;
; 0.510 ; T65:CPU|BusA_r[1]                  ; T65:CPU|Y[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.628      ;
; 0.511 ; T65:CPU|DL[7]                      ; T65:CPU|PC[7]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.632      ;
; 0.515 ; T65:CPU|P[2]                       ; T65:CPU|P[2]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.635      ;
; 0.517 ; T65:CPU|AD[1]                      ; T65:CPU|AD[1]                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.497      ; 2.118      ;
; 0.517 ; bufferedUART:UART|func_reset       ; bufferedUART:UART|dataOut[1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.497      ; 2.118      ;
; 0.518 ; T65:CPU|BAH[2]                     ; T65:CPU|BAH[2]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; T65:CPU|ABC[6]                     ; bufferedUART:UART|controlReg[6]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.364      ; 1.967      ;
; 0.519 ; T65:CPU|Write_Data_r[2]            ; kbRowSel[2]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.565      ; 2.084      ;
; 0.522 ; T65:CPU|X[7]                       ; T65:CPU|BusA_r[7]                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.643      ;
; 0.528 ; T65:CPU|ABC[6]                     ; kbRowSel[6]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.637      ; 2.165      ;
; 0.532 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.137      ;
; 0.536 ; T65:CPU|BAH[0]                     ; T65:CPU|BAH[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.542 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.147      ;
; 0.543 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.148      ;
; 0.543 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[4]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.148      ;
; 0.544 ; T65:CPU|S[0]                       ; T65:CPU|S[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; T65:CPU|S[5]                       ; T65:CPU|S[5]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.544 ; T65:CPU|P[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 2.189      ;
; 0.544 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.639      ; 2.307      ;
; 0.546 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[3]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.151      ;
; 0.546 ; bufferedUART:UART|rxInPointer[1]   ; bufferedUART:UART|rxReadPointer[5]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.151      ;
; 0.550 ; bufferedUART:UART|rxReadPointer[5] ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.175      ; 0.829      ;
; 0.554 ; T65:CPU|P[7]                       ; bufferedUART:UART|controlReg[7]                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.370      ; 2.008      ;
; 0.559 ; T65:CPU|PC[11]                     ; T65:CPU|PC[11]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[0]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.164      ;
; 0.563 ; T65:CPU|Set_Addr_To_r[1]           ; bufferedUART:UART|txByteWritten                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.360      ; 2.007      ;
; 0.566 ; bufferedUART:UART|rxInPointer[2]   ; bufferedUART:UART|dataOut[0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.171      ;
; 0.569 ; T65:CPU|PC[11]                     ; kbRowSel[3]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.572      ; 2.141      ;
; 0.569 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[1]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.174      ;
; 0.570 ; T65:CPU|Y[7]                       ; kbRowSel[7]                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.645      ; 2.215      ;
; 0.570 ; bufferedUART:UART|rxInPointer[0]   ; bufferedUART:UART|rxReadPointer[2]                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.175      ;
+-------+------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                                                                                   ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.187 ; bufferedUART:UART|rxBitCount[2]             ; bufferedUART:UART|rxBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxBitCount[1]             ; bufferedUART:UART|rxBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txByteSent                ; bufferedUART:UART|txByteSent                                                                              ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[3]             ; bufferedUART:UART|txBitCount[3]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[2]             ; bufferedUART:UART|txBitCount[2]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[1]             ; bufferedUART:UART|txBitCount[1]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|txBitCount[0]             ; bufferedUART:UART|txBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][4]                 ; UK101keyboard:u9|keys[4][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][4]                 ; UK101keyboard:u9|keys[5][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][4]                 ; UK101keyboard:u9|keys[1][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][4]                 ; UK101keyboard:u9|keys[3][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][4]                 ; UK101keyboard:u9|keys[2][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][4]                 ; UK101keyboard:u9|keys[6][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][4]                 ; UK101keyboard:u9|keys[7][4]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][6]                 ; UK101keyboard:u9|keys[2][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][6]                 ; UK101keyboard:u9|keys[3][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][6]                 ; UK101keyboard:u9|keys[4][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][6]                 ; UK101keyboard:u9|keys[5][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][6]                 ; UK101keyboard:u9|keys[6][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][6]                 ; UK101keyboard:u9|keys[7][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][6]                 ; UK101keyboard:u9|keys[0][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][6]                 ; UK101keyboard:u9|keys[1][6]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][5]                 ; UK101keyboard:u9|keys[6][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][5]                 ; UK101keyboard:u9|keys[7][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][5]                 ; UK101keyboard:u9|keys[3][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][5]                 ; UK101keyboard:u9|keys[2][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][5]                 ; UK101keyboard:u9|keys[4][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][5]                 ; UK101keyboard:u9|keys[5][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][2]                 ; UK101keyboard:u9|keys[4][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][2]                 ; UK101keyboard:u9|keys[3][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][2]                 ; UK101keyboard:u9|keys[2][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][2]                 ; UK101keyboard:u9|keys[1][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][2]                 ; UK101keyboard:u9|keys[6][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][2]                 ; UK101keyboard:u9|keys[7][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][2]                 ; UK101keyboard:u9|keys[0][2]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][1]                 ; UK101keyboard:u9|keys[7][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][1]                 ; UK101keyboard:u9|keys[6][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][1]                 ; UK101keyboard:u9|keys[2][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][1]                 ; UK101keyboard:u9|keys[1][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][1]                 ; UK101keyboard:u9|keys[4][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][1]                 ; UK101keyboard:u9|keys[3][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][3]                 ; UK101keyboard:u9|keys[3][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][3]                 ; UK101keyboard:u9|keys[2][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][3]                 ; UK101keyboard:u9|keys[7][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][3]                 ; UK101keyboard:u9|keys[6][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[2][7]                 ; UK101keyboard:u9|keys[2][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[3][7]                 ; UK101keyboard:u9|keys[3][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][7]                 ; UK101keyboard:u9|keys[4][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][7]                 ; UK101keyboard:u9|keys[5][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][7]                 ; UK101keyboard:u9|keys[1][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[6][7]                 ; UK101keyboard:u9|keys[6][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[7][7]                 ; UK101keyboard:u9|keys[7][7]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered               ; bufferedUART:UART|rxdFiltered                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][0]                 ; UK101keyboard:u9|keys[0][0]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[4][3]                 ; UK101keyboard:u9|keys[4][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[5][3]                 ; UK101keyboard:u9|keys[5][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][3]                 ; UK101keyboard:u9|keys[1][3]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[0][1]                 ; UK101keyboard:u9|keys[0][1]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|keys[1][5]                 ; UK101keyboard:u9|keys[1][5]                                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|release                    ; UK101keyboard:u9|release                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|parity        ; UK101keyboard:u9|ps2_intf:ps2|parity                                                                      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[2]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[3]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[1]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]  ; UK101keyboard:u9|ps2_intf:ps2|bit_count[0]                                                                ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; bufferedUART:UART|rxBitCount[0]             ; bufferedUART:UART|rxBitCount[0]                                                                           ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serialClkCount[1]                           ; serialClkCount[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[3] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[2]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[5]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[6]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.211 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[7] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; UK101keyboard:u9|ps2_intf:ps2|ps2_dat_in    ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.252 ; bufferedUART:UART|txState.stopBit           ; bufferedUART:UART|txState.idle                                                                            ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.372      ;
; 0.256 ; bufferedUART:UART|rxCurrentByteBuffer[6]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.585      ;
; 0.263 ; bufferedUART:UART|rxState.idle              ; bufferedUART:UART|rxState.dataBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; serialClkCount[15]                          ; serialClkCount[15]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.267 ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[8]   ; UK101keyboard:u9|ps2_intf:ps2|shiftreg[7]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; bufferedUART:UART|rxCurrentByteBuffer[4]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.597      ;
; 0.269 ; bufferedUART:UART|rxCurrentByteBuffer[7]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.598      ;
; 0.270 ; bufferedUART:UART|rxCurrentByteBuffer[0]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.599      ;
; 0.275 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[4]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|rxBuffer~15                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[6] ; UK101keyboard:u9|ps2_intf:ps2|clk_filter[5]                                                               ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; bufferedUART:UART|rxCurrentByteBuffer[3]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.608      ;
; 0.280 ; bufferedUART:UART|rxState.dataBit           ; bufferedUART:UART|rxState.stopBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; bufferedUART:UART|rxInPointer[5]            ; bufferedUART:UART|rxInPointer[5]                                                                          ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; bufferedUART:UART|rxCurrentByteBuffer[5]    ; bufferedUART:UART|rxBuffer~19                                                                             ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; bufferedUART:UART|rxCurrentByteBuffer[1]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.615      ;
; 0.291 ; bufferedUART:UART|rxCurrentByteBuffer[2]    ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.225      ; 0.620      ;
; 0.292 ; bufferedUART:UART|txState.dataBit           ; bufferedUART:UART|txState.stopBit                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; serialClkCount[14]                          ; serialClkCount[14]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; serialClkCount[6]                           ; serialClkCount[6]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; serialClkCount[4]                           ; serialClkCount[4]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; serialClkCount[12]                          ; serialClkCount[12]                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; serialClkCount[8]                           ; serialClkCount[8]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; serialClkCount[7]                           ; serialClkCount[7]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
+-------+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.285 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.305 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.327 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.335 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.343 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|video            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.246      ; 0.673      ;
; 0.356 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.475      ;
; 0.367 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.382 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.417 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.537      ;
; 0.424 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.544      ;
; 0.443 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|hAct             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.560      ;
; 0.454 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.459 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.464 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.479 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.482 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.483 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.603      ;
; 0.486 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.490 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.610      ;
; 0.503 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_hSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.623      ;
; 0.517 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[0] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[9] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[2] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.545 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[2]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.546 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.549 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[4]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[8]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.552 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[4] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.552 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[9]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.554 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|n_vSync          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.674      ;
; 0.583 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.586 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[1] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[6] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[3] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[8] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[1]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[6]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.594 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[5] ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|vertLineCount[7] ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.714      ;
; 0.596 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[3]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[7]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[0]    ; Mem_Mapped_SVGA:MemMappedSVGA|Video_SVGA_64x32:Video_SVGA_64x32|horizCount[5]    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 17.402 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.027     ; 2.558      ;
; 17.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.492      ;
; 17.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.492      ;
; 17.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.492      ;
; 17.459 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.492      ;
; 17.484 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.465      ;
; 17.484 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.465      ;
; 17.484 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.465      ;
; 18.831 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.025     ; 1.131      ;
; 18.831 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.025     ; 1.131      ;
; 18.831 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.025     ; 1.131      ;
; 18.831 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.025     ; 1.131      ;
; 18.831 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.025     ; 1.131      ;
; 18.831 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.025     ; 1.131      ;
; 18.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.966      ;
; 18.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.966      ;
; 18.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.966      ;
; 18.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.966      ;
; 18.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.966      ;
; 18.989 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.966      ;
; 19.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.921      ;
; 19.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.921      ;
; 19.034 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 0.921      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
; 19.160 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 0.790      ;
+--------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.587 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.262      ; 2.662      ;
; 18.675 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.266      ; 2.578      ;
; 18.794 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.266      ; 2.459      ;
; 18.794 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.266      ; 2.459      ;
; 18.794 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.266      ; 2.459      ;
; 18.794 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.266      ; 2.459      ;
; 18.794 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 1.266      ; 2.459      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.114      ;
; 0.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.114      ;
; 0.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.114      ;
; 0.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.114      ;
; 0.505 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.114      ;
; 0.611 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.505      ; 2.220      ;
; 0.678 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 1.501      ; 2.283      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                       ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.579 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.698      ;
; 0.700 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.824      ;
; 0.700 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.824      ;
; 0.700 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.824      ;
; 0.727 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[5]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.852      ;
; 0.727 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[2]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.852      ;
; 0.727 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[0]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.852      ;
; 0.727 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[1]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.852      ;
; 0.727 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[3]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.852      ;
; 0.727 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxInPointer[4]  ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.852      ;
; 0.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[5] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.995      ;
; 0.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[4] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.995      ;
; 0.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[3] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.995      ;
; 0.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.995      ;
; 0.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.995      ;
; 0.864 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxClockCount[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.995      ;
; 2.002 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.idle    ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 2.120      ;
; 2.002 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.stopBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 2.120      ;
; 2.002 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txState.dataBit ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 2.120      ;
; 2.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[3]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.137      ;
; 2.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[2]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.137      ;
; 2.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[1]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.137      ;
; 2.017 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txBitCount[0]   ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 2.137      ;
; 2.077 ; bufferedUART:UART|func_reset ; bufferedUART:UART|txByteSent      ; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 2.206      ;
+-------+------------------------------+-----------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -6.965 ; 0.186 ; 14.454   ; 0.505   ; 9.423               ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.965 ; 0.285 ; N/A      ; N/A     ; 19.194              ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 6.133  ; 0.186 ; 17.200   ; 0.505   ; 499.540             ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -0.866 ; 0.187 ; 14.454   ; 0.579   ; 9.717               ;
; Design-wide TNS                                  ; -8.638 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; -6.965 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[2] ; -1.673 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rts               ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4              ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; switch0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; switch2                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; n_reset                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rxd                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2Data                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ps2Clk                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rts               ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_Red         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Grn         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; o_Vid_Blu         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_hSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; o_Vid_vSync       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED1              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED2              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED3              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; LED4              ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; BUZZER            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[0] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[1] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[2] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Anode_Activate[3] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[4]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[5]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED_out[6]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1763     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1124     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1500195  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 990      ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3592     ; 69       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2451     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1763     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1124     ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 1500195  ; 108      ; 277      ; 174      ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 990      ; 0        ; 78       ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 3592     ; 69       ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 2451     ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 0        ; 7        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; 33       ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 190   ; 190  ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; clk                                             ; clk                                             ; Base      ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll|altpll_component|auto_generated|pll1|clk[2] ; pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; n_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Clk     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ps2Data    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rxd        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Vid_Blu   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Grn   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_Red   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_hSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Vid_vSync ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rts         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Aug 29 10:19:20 2019
Info: Command: quartus_sta uk101 -c uk101
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uk101.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 41 -multiply_by 21 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[2]} {pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.965
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.965              -6.965 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.866              -1.673 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.133               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.692               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.454               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.200               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.181               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.377               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.720
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.720               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.216               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.648               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.451              -6.451 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.806              -1.555 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.996               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.368               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.401               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.641               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.745               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.238               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.032               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.276               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.717               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.194               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.540               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.595              -2.595 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.087               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.320               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.187               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.285               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.402               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    18.587               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.505               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.579               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.733               0.000 pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.300               0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.702               0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4815 megabytes
    Info: Processing ended: Thu Aug 29 10:19:25 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


