#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1dec5d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1df6490 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dde970 .functor NOT 1, L_0x1e31430, C4<0>, C4<0>, C4<0>;
L_0x1e31140 .functor XOR 2, L_0x1e30f50, L_0x1e310a0, C4<00>, C4<00>;
L_0x1e31320 .functor XOR 2, L_0x1e31140, L_0x1e31250, C4<00>, C4<00>;
v0x1e2ec90_0 .net *"_ivl_10", 1 0, L_0x1e31250;  1 drivers
v0x1e2ed90_0 .net *"_ivl_12", 1 0, L_0x1e31320;  1 drivers
v0x1e2ee70_0 .net *"_ivl_2", 1 0, L_0x1e30e90;  1 drivers
v0x1e2ef30_0 .net *"_ivl_4", 1 0, L_0x1e30f50;  1 drivers
v0x1e2f010_0 .net *"_ivl_6", 1 0, L_0x1e310a0;  1 drivers
v0x1e2f140_0 .net *"_ivl_8", 1 0, L_0x1e31140;  1 drivers
v0x1e2f220_0 .net "a", 0 0, v0x1e2d640_0;  1 drivers
v0x1e2f2c0_0 .net "b", 0 0, v0x1e2d6e0_0;  1 drivers
v0x1e2f360_0 .net "c", 0 0, v0x1e2d780_0;  1 drivers
v0x1e2f490_0 .var "clk", 0 0;
v0x1e2f530_0 .net "d", 0 0, v0x1e2d8c0_0;  1 drivers
v0x1e2f5d0_0 .net "out_pos_dut", 0 0, v0x1e2e7e0_0;  1 drivers
v0x1e2f670_0 .net "out_pos_ref", 0 0, L_0x1e30ce0;  1 drivers
v0x1e2f710_0 .net "out_sop_dut", 0 0, v0x1e2e8d0_0;  1 drivers
v0x1e2f7b0_0 .net "out_sop_ref", 0 0, L_0x1e07a50;  1 drivers
v0x1e2f880_0 .var/2u "stats1", 223 0;
v0x1e2f920_0 .var/2u "strobe", 0 0;
v0x1e2fad0_0 .net "tb_match", 0 0, L_0x1e31430;  1 drivers
v0x1e2fba0_0 .net "tb_mismatch", 0 0, L_0x1dde970;  1 drivers
v0x1e2fc40_0 .net "wavedrom_enable", 0 0, v0x1e2db90_0;  1 drivers
v0x1e2fd10_0 .net "wavedrom_title", 511 0, v0x1e2dc30_0;  1 drivers
L_0x1e30e90 .concat [ 1 1 0 0], L_0x1e30ce0, L_0x1e07a50;
L_0x1e30f50 .concat [ 1 1 0 0], L_0x1e30ce0, L_0x1e07a50;
L_0x1e310a0 .concat [ 1 1 0 0], v0x1e2e7e0_0, v0x1e2e8d0_0;
L_0x1e31250 .concat [ 1 1 0 0], L_0x1e30ce0, L_0x1e07a50;
L_0x1e31430 .cmp/eeq 2, L_0x1e30e90, L_0x1e31320;
S_0x1df6620 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1df6490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dded50 .functor AND 1, v0x1e2d780_0, v0x1e2d8c0_0, C4<1>, C4<1>;
L_0x1ddf130 .functor NOT 1, v0x1e2d640_0, C4<0>, C4<0>, C4<0>;
L_0x1ddf510 .functor NOT 1, v0x1e2d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ddf790 .functor AND 1, L_0x1ddf130, L_0x1ddf510, C4<1>, C4<1>;
L_0x1df7170 .functor AND 1, L_0x1ddf790, v0x1e2d780_0, C4<1>, C4<1>;
L_0x1e07a50 .functor OR 1, L_0x1dded50, L_0x1df7170, C4<0>, C4<0>;
L_0x1e30160 .functor NOT 1, v0x1e2d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e301d0 .functor OR 1, L_0x1e30160, v0x1e2d8c0_0, C4<0>, C4<0>;
L_0x1e302e0 .functor AND 1, v0x1e2d780_0, L_0x1e301d0, C4<1>, C4<1>;
L_0x1e303a0 .functor NOT 1, v0x1e2d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e30470 .functor OR 1, L_0x1e303a0, v0x1e2d6e0_0, C4<0>, C4<0>;
L_0x1e304e0 .functor AND 1, L_0x1e302e0, L_0x1e30470, C4<1>, C4<1>;
L_0x1e30660 .functor NOT 1, v0x1e2d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x1e306d0 .functor OR 1, L_0x1e30660, v0x1e2d8c0_0, C4<0>, C4<0>;
L_0x1e305f0 .functor AND 1, v0x1e2d780_0, L_0x1e306d0, C4<1>, C4<1>;
L_0x1e30860 .functor NOT 1, v0x1e2d640_0, C4<0>, C4<0>, C4<0>;
L_0x1e30960 .functor OR 1, L_0x1e30860, v0x1e2d8c0_0, C4<0>, C4<0>;
L_0x1e30a20 .functor AND 1, L_0x1e305f0, L_0x1e30960, C4<1>, C4<1>;
L_0x1e30bd0 .functor XNOR 1, L_0x1e304e0, L_0x1e30a20, C4<0>, C4<0>;
v0x1dde2a0_0 .net *"_ivl_0", 0 0, L_0x1dded50;  1 drivers
v0x1dde6a0_0 .net *"_ivl_12", 0 0, L_0x1e30160;  1 drivers
v0x1ddea80_0 .net *"_ivl_14", 0 0, L_0x1e301d0;  1 drivers
v0x1ddee60_0 .net *"_ivl_16", 0 0, L_0x1e302e0;  1 drivers
v0x1ddf240_0 .net *"_ivl_18", 0 0, L_0x1e303a0;  1 drivers
v0x1ddf620_0 .net *"_ivl_2", 0 0, L_0x1ddf130;  1 drivers
v0x1ddf8a0_0 .net *"_ivl_20", 0 0, L_0x1e30470;  1 drivers
v0x1e2bbb0_0 .net *"_ivl_24", 0 0, L_0x1e30660;  1 drivers
v0x1e2bc90_0 .net *"_ivl_26", 0 0, L_0x1e306d0;  1 drivers
v0x1e2bd70_0 .net *"_ivl_28", 0 0, L_0x1e305f0;  1 drivers
v0x1e2be50_0 .net *"_ivl_30", 0 0, L_0x1e30860;  1 drivers
v0x1e2bf30_0 .net *"_ivl_32", 0 0, L_0x1e30960;  1 drivers
v0x1e2c010_0 .net *"_ivl_36", 0 0, L_0x1e30bd0;  1 drivers
L_0x7fdc000fa018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e2c0d0_0 .net *"_ivl_38", 0 0, L_0x7fdc000fa018;  1 drivers
v0x1e2c1b0_0 .net *"_ivl_4", 0 0, L_0x1ddf510;  1 drivers
v0x1e2c290_0 .net *"_ivl_6", 0 0, L_0x1ddf790;  1 drivers
v0x1e2c370_0 .net *"_ivl_8", 0 0, L_0x1df7170;  1 drivers
v0x1e2c450_0 .net "a", 0 0, v0x1e2d640_0;  alias, 1 drivers
v0x1e2c510_0 .net "b", 0 0, v0x1e2d6e0_0;  alias, 1 drivers
v0x1e2c5d0_0 .net "c", 0 0, v0x1e2d780_0;  alias, 1 drivers
v0x1e2c690_0 .net "d", 0 0, v0x1e2d8c0_0;  alias, 1 drivers
v0x1e2c750_0 .net "out_pos", 0 0, L_0x1e30ce0;  alias, 1 drivers
v0x1e2c810_0 .net "out_sop", 0 0, L_0x1e07a50;  alias, 1 drivers
v0x1e2c8d0_0 .net "pos0", 0 0, L_0x1e304e0;  1 drivers
v0x1e2c990_0 .net "pos1", 0 0, L_0x1e30a20;  1 drivers
L_0x1e30ce0 .functor MUXZ 1, L_0x7fdc000fa018, L_0x1e304e0, L_0x1e30bd0, C4<>;
S_0x1e2cb10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1df6490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e2d640_0 .var "a", 0 0;
v0x1e2d6e0_0 .var "b", 0 0;
v0x1e2d780_0 .var "c", 0 0;
v0x1e2d820_0 .net "clk", 0 0, v0x1e2f490_0;  1 drivers
v0x1e2d8c0_0 .var "d", 0 0;
v0x1e2d9b0_0 .var/2u "fail", 0 0;
v0x1e2da50_0 .var/2u "fail1", 0 0;
v0x1e2daf0_0 .net "tb_match", 0 0, L_0x1e31430;  alias, 1 drivers
v0x1e2db90_0 .var "wavedrom_enable", 0 0;
v0x1e2dc30_0 .var "wavedrom_title", 511 0;
E_0x1deacf0/0 .event negedge, v0x1e2d820_0;
E_0x1deacf0/1 .event posedge, v0x1e2d820_0;
E_0x1deacf0 .event/or E_0x1deacf0/0, E_0x1deacf0/1;
S_0x1e2ce40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e2cb10;
 .timescale -12 -12;
v0x1e2d080_0 .var/2s "i", 31 0;
E_0x1deab90 .event posedge, v0x1e2d820_0;
S_0x1e2d180 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e2cb10;
 .timescale -12 -12;
v0x1e2d380_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e2d460 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e2cb10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e2de10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1df6490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x1e2e3e0_0 .net "a", 0 0, v0x1e2d640_0;  alias, 1 drivers
v0x1e2e4f0_0 .net "b", 0 0, v0x1e2d6e0_0;  alias, 1 drivers
v0x1e2e600_0 .net "c", 0 0, v0x1e2d780_0;  alias, 1 drivers
v0x1e2e6f0_0 .net "d", 0 0, v0x1e2d8c0_0;  alias, 1 drivers
v0x1e2e7e0_0 .var "out_pos", 0 0;
v0x1e2e8d0_0 .var "out_sop", 0 0;
E_0x1e0df00/0 .event anyedge, v0x1e2c5d0_0, v0x1e2c510_0, v0x1e2c690_0, v0x1e2c450_0;
E_0x1e0df00/1 .event anyedge, v0x1e2e240_0, v0x1e2e320_0;
E_0x1e0df00 .event/or E_0x1e0df00/0, E_0x1e0df00/1;
E_0x1e0e220 .event anyedge, v0x1e2c5d0_0, v0x1e2c690_0, v0x1e2c450_0, v0x1e2c510_0;
S_0x1e2e040 .scope begin, "$unm_blk_2" "$unm_blk_2" 4 16, 4 16 0, S_0x1e2de10;
 .timescale 0 0;
v0x1e2e240_0 .var "pos0", 0 0;
v0x1e2e320_0 .var "pos1", 0 0;
S_0x1e2ea70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1df6490;
 .timescale -12 -12;
E_0x1dd39f0 .event anyedge, v0x1e2f920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e2f920_0;
    %nor/r;
    %assign/vec4 v0x1e2f920_0, 0;
    %wait E_0x1dd39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e2cb10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2d9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2da50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e2cb10;
T_4 ;
    %wait E_0x1deacf0;
    %load/vec4 v0x1e2daf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e2d9b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e2cb10;
T_5 ;
    %wait E_0x1deab90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %wait E_0x1deab90;
    %load/vec4 v0x1e2d9b0_0;
    %store/vec4 v0x1e2da50_0, 0, 1;
    %fork t_1, S_0x1e2ce40;
    %jmp t_0;
    .scope S_0x1e2ce40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e2d080_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e2d080_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1deab90;
    %load/vec4 v0x1e2d080_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e2d080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e2d080_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e2cb10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1deacf0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e2d8c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d780_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e2d6e0_0, 0;
    %assign/vec4 v0x1e2d640_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e2d9b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e2da50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e2de10;
T_6 ;
    %wait E_0x1e0e220;
    %load/vec4 v0x1e2e600_0;
    %load/vec4 v0x1e2e6f0_0;
    %and;
    %load/vec4 v0x1e2e3e0_0;
    %inv;
    %load/vec4 v0x1e2e4f0_0;
    %inv;
    %and;
    %load/vec4 v0x1e2e600_0;
    %and;
    %or;
    %store/vec4 v0x1e2e8d0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1e2de10;
T_7 ;
    %wait E_0x1e0df00;
    %fork t_3, S_0x1e2e040;
    %jmp t_2;
    .scope S_0x1e2e040;
t_3 ;
    %load/vec4 v0x1e2e600_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v0x1e2e4f0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/1 T_7.4, 10;
    %load/vec4 v0x1e2e6f0_0;
    %or;
T_7.4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x1e2e3e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_7.5, 9;
    %load/vec4 v0x1e2e4f0_0;
    %or;
T_7.5;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e2e240_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e240_0, 0, 1;
T_7.1 ;
    %load/vec4 v0x1e2e3e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %jmp/1 T_7.9, 9;
    %load/vec4 v0x1e2e6f0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_7.9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x1e2e600_0;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e2e320_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2e320_0, 0, 1;
T_7.7 ;
    %load/vec4 v0x1e2e240_0;
    %load/vec4 v0x1e2e320_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 6;
    %load/vec4 v0x1e2e240_0;
    %store/vec4 v0x1e2e7e0_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x1e2e7e0_0, 0, 1;
T_7.11 ;
    %end;
    .scope S_0x1e2de10;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1df6490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2f490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e2f920_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1df6490;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e2f490_0;
    %inv;
    %store/vec4 v0x1e2f490_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1df6490;
T_10 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e2d820_0, v0x1e2fba0_0, v0x1e2f220_0, v0x1e2f2c0_0, v0x1e2f360_0, v0x1e2f530_0, v0x1e2f7b0_0, v0x1e2f710_0, v0x1e2f670_0, v0x1e2f5d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1df6490;
T_11 ;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1df6490;
T_12 ;
    %wait E_0x1deacf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e2f880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
    %load/vec4 v0x1e2fad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e2f880_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1e2f7b0_0;
    %load/vec4 v0x1e2f7b0_0;
    %load/vec4 v0x1e2f710_0;
    %xor;
    %load/vec4 v0x1e2f7b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1e2f670_0;
    %load/vec4 v0x1e2f670_0;
    %load/vec4 v0x1e2f5d0_0;
    %xor;
    %load/vec4 v0x1e2f670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1e2f880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e2f880_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter8/response1/top_module.sv";
