# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Rep_Lab_07_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07 {C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/Rep_Lab_07.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:21:19 on Dec 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07" C:/Users/lms02/OneDrive/Desktop/Computer_Organization_Experiment/Rep_Lab_07/Rep_Lab_07.v 
# -- Compiling module Rep_Lab_07
# 
# Top level modules:
# 	Rep_Lab_07
# End time: 15:21:20 on Dec 28,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.Rep_Lab_07
# vsim work.Rep_Lab_07 
# Start time: 15:21:28 on Dec 28,2022
# Loading work.Rep_Lab_07
add wave sim:/Rep_Lab_07/*
vsim work.Rep_Lab_07
# End time: 15:22:39 on Dec 28,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
# vsim work.Rep_Lab_07 
# Start time: 15:22:39 on Dec 28,2022
# Loading work.Rep_Lab_07
# WARNING: No extended dataflow license exists
# End time: 15:23:00 on Dec 28,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
