<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p58" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_58{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_58{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_58{left:110px;bottom:1082px;letter-spacing:-0.15px;word-spacing:2.27px;}
#t4_58{left:110px;bottom:1062px;letter-spacing:-0.13px;word-spacing:1.98px;}
#t5_58{left:354px;bottom:1062px;letter-spacing:-0.17px;}
#t6_58{left:421px;bottom:1062px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t7_58{left:110px;bottom:1026px;letter-spacing:-0.21px;word-spacing:1.8px;}
#t8_58{left:261px;bottom:1026px;letter-spacing:-0.17px;}
#t9_58{left:329px;bottom:1026px;letter-spacing:-0.17px;word-spacing:1.85px;}
#ta_58{left:618px;bottom:1026px;letter-spacing:-0.18px;}
#tb_58{left:685px;bottom:1026px;letter-spacing:-0.2px;word-spacing:1.8px;}
#tc_58{left:110px;bottom:1005px;letter-spacing:-0.23px;word-spacing:2.18px;}
#td_58{left:357px;bottom:1005px;letter-spacing:-0.18px;}
#te_58{left:433px;bottom:1005px;letter-spacing:-0.16px;word-spacing:2px;}
#tf_58{left:110px;bottom:984px;letter-spacing:-0.15px;word-spacing:5.22px;}
#tg_58{left:287px;bottom:984px;letter-spacing:-0.17px;}
#th_58{left:358px;bottom:984px;letter-spacing:-0.21px;word-spacing:5.22px;}
#ti_58{left:520px;bottom:984px;letter-spacing:-0.15px;}
#tj_58{left:589px;bottom:984px;letter-spacing:-0.18px;}
#tk_58{left:669px;bottom:984px;letter-spacing:-0.13px;word-spacing:5.14px;}
#tl_58{left:110px;bottom:964px;letter-spacing:-0.21px;}
#tm_58{left:110px;bottom:928px;letter-spacing:-0.11px;word-spacing:1.32px;}
#tn_58{left:423px;bottom:928px;letter-spacing:-0.18px;}
#to_58{left:490px;bottom:928px;letter-spacing:-0.18px;}
#tp_58{left:522px;bottom:928px;letter-spacing:-0.18px;}
#tq_58{left:598px;bottom:928px;letter-spacing:-0.14px;word-spacing:1.39px;}
#tr_58{left:110px;bottom:867px;letter-spacing:0.13px;}
#ts_58{left:183px;bottom:867px;letter-spacing:0.1px;word-spacing:2.36px;}
#tt_58{left:566px;bottom:867px;letter-spacing:0.14px;}
#tu_58{left:632px;bottom:867px;}
#tv_58{left:110px;bottom:821px;letter-spacing:-0.17px;}
#tw_58{left:178px;bottom:821px;letter-spacing:-0.16px;word-spacing:2.36px;}
#tx_58{left:753px;bottom:821px;letter-spacing:-0.15px;}
#ty_58{left:783px;bottom:821px;letter-spacing:-0.14px;word-spacing:2.55px;}
#tz_58{left:110px;bottom:800px;letter-spacing:-0.18px;word-spacing:1.48px;}
#t10_58{left:110px;bottom:764px;letter-spacing:-0.29px;word-spacing:1.83px;}
#t11_58{left:296px;bottom:764px;letter-spacing:-0.17px;}
#t12_58{left:372px;bottom:764px;letter-spacing:-0.15px;word-spacing:1.66px;}
#t13_58{left:110px;bottom:744px;letter-spacing:-0.17px;}
#t14_58{left:177px;bottom:744px;letter-spacing:-0.17px;word-spacing:1.39px;}
#t15_58{left:180px;bottom:712px;letter-spacing:0.11px;}
#t16_58{left:404px;bottom:712px;letter-spacing:0.09px;}
#t17_58{left:449px;bottom:712px;}
#t18_58{left:509px;bottom:712px;}
#t19_58{left:553px;bottom:712px;}
#t1a_58{left:602px;bottom:712px;}
#t1b_58{left:632px;bottom:712px;}
#t1c_58{left:684px;bottom:712px;}
#t1d_58{left:739px;bottom:712px;}
#t1e_58{left:273px;bottom:694px;letter-spacing:-0.25px;}
#t1f_58{left:429px;bottom:694px;letter-spacing:-0.2px;}
#t1g_58{left:488px;bottom:694px;letter-spacing:-0.21px;}
#t1h_58{left:555px;bottom:694px;letter-spacing:-0.25px;}
#t1i_58{left:620px;bottom:694px;letter-spacing:-0.21px;}
#t1j_58{left:662px;bottom:694px;letter-spacing:-0.27px;}
#t1k_58{left:725px;bottom:694px;letter-spacing:-0.25px;}
#t1l_58{left:267px;bottom:677px;letter-spacing:-0.18px;}
#t1m_58{left:449px;bottom:677px;}
#t1n_58{left:508px;bottom:677px;}
#t1o_58{left:575px;bottom:677px;}
#t1p_58{left:632px;bottom:677px;}
#t1q_58{left:684px;bottom:677px;}
#t1r_58{left:739px;bottom:677px;}
#t1s_58{left:236px;bottom:634px;letter-spacing:-0.17px;word-spacing:1.74px;}
#t1t_58{left:626px;bottom:634px;letter-spacing:-0.18px;}
#t1u_58{left:688px;bottom:634px;letter-spacing:-0.11px;}
#t1v_58{left:110px;bottom:594px;letter-spacing:-0.18px;word-spacing:3.02px;}
#t1w_58{left:110px;bottom:574px;letter-spacing:-0.15px;word-spacing:2.96px;}
#t1x_58{left:284px;bottom:574px;letter-spacing:-0.12px;word-spacing:2.73px;}
#t1y_58{left:469px;bottom:574px;letter-spacing:-0.18px;}
#t1z_58{left:537px;bottom:574px;letter-spacing:-0.19px;word-spacing:2.86px;}
#t20_58{left:110px;bottom:553px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t21_58{left:110px;bottom:517px;letter-spacing:-0.19px;word-spacing:1.63px;}
#t22_58{left:110px;bottom:496px;letter-spacing:-0.16px;word-spacing:1.91px;}
#t23_58{left:545px;bottom:496px;letter-spacing:-0.18px;}
#t24_58{left:612px;bottom:496px;letter-spacing:-0.2px;word-spacing:1.6px;}
#t25_58{left:110px;bottom:476px;letter-spacing:-0.14px;word-spacing:1.4px;}
#t26_58{left:110px;bottom:406px;letter-spacing:-0.04px;}
#t27_58{left:166px;bottom:406px;letter-spacing:-0.07px;word-spacing:2.78px;}
#t28_58{left:110px;bottom:354px;letter-spacing:0.12px;}
#t29_58{left:173px;bottom:354px;letter-spacing:0.11px;word-spacing:2.35px;}
#t2a_58{left:415px;bottom:354px;letter-spacing:0.14px;}
#t2b_58{left:469px;bottom:354px;letter-spacing:0.16px;}
#t2c_58{left:508px;bottom:354px;letter-spacing:0.14px;}
#t2d_58{left:584px;bottom:354px;}
#t2e_58{left:110px;bottom:308px;letter-spacing:-0.16px;word-spacing:3.45px;}
#t2f_58{left:110px;bottom:288px;letter-spacing:-0.13px;}
#t2g_58{left:176px;bottom:288px;letter-spacing:-0.17px;}
#t2h_58{left:220px;bottom:288px;}
#t2i_58{left:236px;bottom:288px;letter-spacing:-0.17px;}
#t2j_58{left:287px;bottom:288px;letter-spacing:-0.23px;word-spacing:3.04px;}
#t2k_58{left:110px;bottom:267px;letter-spacing:-0.14px;word-spacing:2.4px;}
#t2l_58{left:444px;bottom:267px;letter-spacing:-0.18px;}
#t2m_58{left:494px;bottom:267px;letter-spacing:-0.23px;word-spacing:6.52px;}
#t2n_58{left:572px;bottom:267px;letter-spacing:-0.18px;}
#t2o_58{left:622px;bottom:267px;letter-spacing:-0.15px;word-spacing:2.43px;}
#t2p_58{left:110px;bottom:246px;letter-spacing:-0.28px;word-spacing:1.65px;}
#t2q_58{left:110px;bottom:210px;letter-spacing:-0.19px;}
#t2r_58{left:144px;bottom:210px;letter-spacing:-0.17px;}
#t2s_58{left:194px;bottom:210px;letter-spacing:-0.22px;word-spacing:1.74px;}
#t2t_58{left:110px;bottom:189px;letter-spacing:-0.15px;word-spacing:0.53px;}
#t2u_58{left:546px;bottom:189px;letter-spacing:-0.18px;}
#t2v_58{left:616px;bottom:189px;letter-spacing:-0.2px;word-spacing:1.26px;}
#t2w_58{left:110px;bottom:169px;letter-spacing:-0.14px;word-spacing:0.9px;}
#t2x_58{left:312px;bottom:169px;letter-spacing:-0.17px;}
#t2y_58{left:360px;bottom:169px;letter-spacing:-0.2px;word-spacing:1.06px;}
#t2z_58{left:659px;bottom:169px;letter-spacing:-0.18px;}
#t30_58{left:729px;bottom:169px;letter-spacing:-0.14px;word-spacing:0.99px;}
#t31_58{left:110px;bottom:148px;letter-spacing:-0.19px;word-spacing:3.07px;}
#t32_58{left:590px;bottom:148px;letter-spacing:-0.18px;}
#t33_58{left:667px;bottom:148px;letter-spacing:-0.13px;word-spacing:2.42px;}
#t34_58{left:110px;bottom:127px;letter-spacing:-0.17px;}
#t35_58{left:160px;bottom:127px;letter-spacing:-0.16px;word-spacing:2.43px;}
#t36_58{left:398px;bottom:127px;letter-spacing:-0.18px;}
#t37_58{left:468px;bottom:127px;letter-spacing:-0.17px;word-spacing:2.92px;}
#t38_58{left:110px;bottom:107px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t39_58{left:427px;bottom:107px;letter-spacing:-0.18px;}
#t3a_58{left:459px;bottom:107px;letter-spacing:-0.13px;}

.s1_58{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_58{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_58{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_58{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s5_58{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s6_58{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s7_58{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s8_58{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.s9_58{font-size:14px;font-family:CMR9_1g5;color:#000;}
.sa_58{font-size:22px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts58" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg58Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg58" style="-webkit-user-select: none;"><object width="935" height="1210" data="58/58.svg" type="image/svg+xml" id="pdf58" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_58" class="t s1_58">44 </span><span id="t2_58" class="t s2_58">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_58" class="t s1_58" data-mappings='[[6,"fi"],[37,"fi"]]'>The deﬁnitions of the CBCFE and CBIE ﬁelds will be furnished by the forthcoming Zicbom ex- </span>
<span id="t4_58" class="t s1_58">tension. Their allocations within </span><span id="t5_58" class="t s3_58">menvcfg </span><span id="t6_58" class="t s1_58" data-mappings='[[28,"fi"]]'>may change prior to the ratiﬁcation of that extension. </span>
<span id="t7_58" class="t s1_58">When MXLEN=32, </span><span id="t8_58" class="t s3_58">menvcfg </span><span id="t9_58" class="t s1_58" data-mappings='[[18,"fi"]]'>contains the same ﬁelds as bits 31:0 of </span><span id="ta_58" class="t s3_58">menvcfg </span><span id="tb_58" class="t s1_58">when MXLEN=64. </span>
<span id="tc_58" class="t s1_58">Additionally, when MXLEN=32, </span><span id="td_58" class="t s3_58">menvcfgh </span><span id="te_58" class="t s1_58">is a 32-bit read/write register that contains the same </span>
<span id="tf_58" class="t s1_58" data-mappings='[[0,"fi"]]'>ﬁelds as bits 63:32 of </span><span id="tg_58" class="t s3_58">menvcfg </span><span id="th_58" class="t s1_58">when MXLEN=64. </span><span id="ti_58" class="t s1_58">Register </span><span id="tj_58" class="t s3_58">menvcfgh </span><span id="tk_58" class="t s1_58">does not exist when </span>
<span id="tl_58" class="t s1_58">MXLEN=64. </span>
<span id="tm_58" class="t s1_58">If U-mode is not supported, then registers </span><span id="tn_58" class="t s3_58">menvcfg </span><span id="to_58" class="t s1_58">and </span><span id="tp_58" class="t s3_58">menvcfgh </span><span id="tq_58" class="t s1_58">do not exist. </span>
<span id="tr_58" class="t s4_58">3.1.19 </span><span id="ts_58" class="t s4_58" data-mappings='[[20,"fi"]]'>Machine Security Conﬁguration Register (</span><span id="tt_58" class="t s5_58">mseccfg</span><span id="tu_58" class="t s4_58">) </span>
<span id="tv_58" class="t s3_58">mseccfg </span><span id="tw_58" class="t s1_58">is an optional MXLEN-bit read/write register, formatted as shown in Figure </span><span id="tx_58" class="t s6_58">3.26</span><span id="ty_58" class="t s1_58">, that </span>
<span id="tz_58" class="t s1_58">controls security features. </span>
<span id="t10_58" class="t s1_58">When MXLEN=32 only, </span><span id="t11_58" class="t s3_58">mseccfgh </span><span id="t12_58" class="t s1_58" data-mappings='[[55,"fi"]]'>is a 32-bit read/write register that contains the same ﬁelds as </span>
<span id="t13_58" class="t s3_58">mseccfg </span><span id="t14_58" class="t s1_58">bits 63:32 when MXLEN=64. </span>
<span id="t15_58" class="t s7_58">XLEN-1 </span><span id="t16_58" class="t s7_58">10 </span><span id="t17_58" class="t s7_58">9 </span><span id="t18_58" class="t s7_58">8 </span><span id="t19_58" class="t s7_58">7 </span><span id="t1a_58" class="t s7_58">3 </span><span id="t1b_58" class="t s7_58">2 </span><span id="t1c_58" class="t s7_58">1 </span><span id="t1d_58" class="t s7_58">0 </span>
<span id="t1e_58" class="t s8_58">WPRI </span><span id="t1f_58" class="t s9_58">SSEED </span><span id="t1g_58" class="t s9_58">USEED </span><span id="t1h_58" class="t s8_58">WPRI </span><span id="t1i_58" class="t s9_58">RLB </span><span id="t1j_58" class="t s9_58">MMWP </span><span id="t1k_58" class="t s9_58">MML </span>
<span id="t1l_58" class="t s9_58">XLEN-10 </span><span id="t1m_58" class="t s9_58">1 </span><span id="t1n_58" class="t s9_58">1 </span><span id="t1o_58" class="t s9_58">5 </span><span id="t1p_58" class="t s9_58">1 </span><span id="t1q_58" class="t s9_58">1 </span><span id="t1r_58" class="t s9_58">1 </span>
<span id="t1s_58" class="t s1_58" data-mappings='[[33,"fi"]]'>Figure 3.26: Machine security conﬁguration register (</span><span id="t1t_58" class="t s3_58">mseccfg</span><span id="t1u_58" class="t s1_58">). </span>
<span id="t1v_58" class="t s1_58" data-mappings='[[6,"fi"],[38,"fi"]]'>The deﬁnitions of the SSEED and USEED ﬁelds will be furnished by the forthcoming entropy- </span>
<span id="t1w_58" class="t s1_58">source extension, Zkr. </span><span id="t1x_58" class="t s1_58">Their allocations within </span><span id="t1y_58" class="t s3_58">mseccfg </span><span id="t1z_58" class="t s1_58" data-mappings='[[28,"fi"]]'>may change prior to the ratiﬁcation of </span>
<span id="t20_58" class="t s1_58">that extension. </span>
<span id="t21_58" class="t s1_58" data-mappings='[[6,"fi"],[41,"fi"]]'>The deﬁnitions of the RLB, MMWP, and MML ﬁelds will be furnished by the forthcoming PMP- </span>
<span id="t22_58" class="t s1_58">enhancement extension, Smepmp. Their allocations within </span><span id="t23_58" class="t s3_58">mseccfg </span><span id="t24_58" class="t s1_58">may change prior to the rati- </span>
<span id="t25_58" class="t s1_58" data-mappings='[[0,"fi"]]'>ﬁcation of that extension. </span>
<span id="t26_58" class="t sa_58">3.2 </span><span id="t27_58" class="t sa_58">Machine-Level Memory-Mapped Registers </span>
<span id="t28_58" class="t s4_58">3.2.1 </span><span id="t29_58" class="t s4_58">Machine Timer Registers (</span><span id="t2a_58" class="t s5_58">mtime </span><span id="t2b_58" class="t s4_58">and </span><span id="t2c_58" class="t s5_58">mtimecmp</span><span id="t2d_58" class="t s4_58">) </span>
<span id="t2e_58" class="t s1_58">Platforms provide a real-time counter, exposed as a memory-mapped machine-mode read-write </span>
<span id="t2f_58" class="t s1_58">register, </span><span id="t2g_58" class="t s3_58">mtime</span><span id="t2h_58" class="t s1_58">. </span><span id="t2i_58" class="t s3_58">mtime </span><span id="t2j_58" class="t s1_58">must increment at constant frequency, and the platform must provide a </span>
<span id="t2k_58" class="t s1_58">mechanism for determining the period of an </span><span id="t2l_58" class="t s3_58">mtime </span><span id="t2m_58" class="t s1_58">tick. The </span><span id="t2n_58" class="t s3_58">mtime </span><span id="t2o_58" class="t s1_58">register will wrap around if </span>
<span id="t2p_58" class="t s1_58" data-mappings='[[14,"fl"]]'>the count overﬂows. </span>
<span id="t2q_58" class="t s1_58">The </span><span id="t2r_58" class="t s3_58">mtime </span><span id="t2s_58" class="t s1_58">register has a 64-bit precision on all RV32 and RV64 systems. Platforms provide a 64- </span>
<span id="t2t_58" class="t s1_58">bit memory-mapped machine-mode timer compare register (</span><span id="t2u_58" class="t s3_58">mtimecmp</span><span id="t2v_58" class="t s1_58">). A machine timer interrupt </span>
<span id="t2w_58" class="t s1_58">becomes pending whenever </span><span id="t2x_58" class="t s3_58">mtime </span><span id="t2y_58" class="t s1_58">contains a value greater than or equal to </span><span id="t2z_58" class="t s3_58">mtimecmp</span><span id="t30_58" class="t s1_58">, treating the </span>
<span id="t31_58" class="t s1_58">values as unsigned integers. The interrupt remains posted until </span><span id="t32_58" class="t s3_58">mtimecmp </span><span id="t33_58" class="t s1_58">becomes greater than </span>
<span id="t34_58" class="t s3_58">mtime </span><span id="t35_58" class="t s1_58">(typically as a result of writing </span><span id="t36_58" class="t s3_58">mtimecmp</span><span id="t37_58" class="t s1_58">). The interrupt will only be taken if interrupts </span>
<span id="t38_58" class="t s1_58">are enabled and the MTIE bit is set in the </span><span id="t39_58" class="t s3_58">mie </span><span id="t3a_58" class="t s1_58">register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
