# Connecting VDD and Using Net Labels in CMOS Inverter Schematic

## Overview

In a CMOS inverter design, proper placement of **VDD** depends on the MOSFET terminal arrangement. Net labels (lab pins) allow nodes to be electrically connected **without long wires**, keeping the schematic clean.

---

## MOSFET Arrangement

For a CMOS inverter:

- **PMOS source** → VDD
- **NMOS source** → GND
- **Drains** → inverter output node
- **Gates** → inverter input

PMOS terminals: Source – Bulk – Gate – Drain.  
Ensure the source points toward VDD; flip/rotate the device if necessary.

---

## Net Labels (Lab Pins)

- Electrically connect nodes without long wires.
- Same label name = electrically connected nodes.
- Lab pins are **simulation-only objects** (not fabricated).

### Steps:

1. Press **Insert** → select **schematic (SKM) library**.
2. Navigate to `devices → lab_pin`.
3. Place the lab pin at the node.
4. Rotate: **Shift + R**, Move: **M**, Copy: **C**.

---

## Label Placement

- Place VDD label at PMOS source and voltage source node
- Place input label at NMOS and PMOS gates
- Place output label at drains

---

## Summary

- Arrange MOSFETs correctly
- Use lab pins instead of long wires
- Rotate, move, and copy labels as needed
- Labels define electrical connections for simulation
