# vhdl_rtl_hex_to_7seg_decoder
Hexadecimal to 7-Segment Display Decoder implemented in VHDL at RTL level with functional verification using testbench.
