# Common fields between SPIv1 and SPIv2 (most of them)
# Note that frustratingly the peripheral everything else derives from
# is occasionally I2S2ext instead of SPI1 in the SVD.

"SPI*,I2S*":
  CR1:
    BIDIMODE:
      Unidirectional: [0, "2-line unidirectional data mode selected"]
      Bidirectional: [1, "1-line bidirectional data mode selected"]
    BIDIOE:
      OutputDisabled: [0, "Output disabled (receive-only mode)"]
      OutputEnabled: [1, "Output enabled (transmit-only mode)"]
    CRCEN:
      Disabled: [0, "CRC calculation disabled"]
      Enabled: [1, "CRC calculation enabled"]
    CRCNEXT:
      TxBuffer: [0, "Next transmit value is from Tx buffer"]
      CRC: [1, "Next transmit value is from Tx CRC register"]
    RXONLY:
      FullDuplex: [0, "Full duplex (Transmit and receive)"]
      OutputDisabled: [1, "Output disabled (Receive-only mode)"]
    SSM:
      Disabled: [0, "Software slave management disabled"]
      Enabled: [1, "Software slave management enabled"]
    SSI:
      SlaveSelected: [0, "0 is forced onto the NSS pin and the I/O value of the NSS pin is ignored"]
      SlaveNotSelected: [1, "1 is forced onto the NSS pin and the I/O value of the NSS pin is ignored"]
    LSBFIRST:
      MSBFirst: [0, "Data is transmitted/received with the MSB first"]
      LSBFirst: [1, "Data is transmitted/received with the LSB first"]
    SPE:
      Disabled: [0, "Peripheral disabled"]
      Enabled: [1, "Peripheral enabled"]
    BR:
      Div2: [0, "f_PCLK / 2"]
      Div4: [1, "f_PCLK / 4"]
      Div8: [2, "f_PCLK / 8"]
      Div16: [3, "f_PCLK / 16"]
      Div32: [4, "f_PCLK / 32"]
      Div64: [5, "f_PCLK / 64"]
      Div128: [6, "f_PCLK / 128"]
      Div256: [7, "f_PCLK / 256"]
    MSTR:
      Slave: [0, "Slave configuration"]
      Master: [1, "Master configuration"]
    CPOL:
      IdleLow: [0, "CK to 0 when idle"]
      IdleHigh: [1, "CK to 1 when idle"]
    CPHA:
      FirstEdge: [0, "The first clock transition is the first data capture edge"]
      SecondEdge: [1, "The second clock transition is the first data capture edge"]
  CR2:
    TXEIE:
      Masked: [0, "TXE interrupt masked"]
      NotMasked: [1, "TXE interrupt not masked"]
    RXNEIE:
      Masked: [0, "RXE interrupt masked"]
      NotMasked: [1, "RXE interrupt not masked"]
    ERRIE:
      Masked: [0, "Error interrupt masked"]
      NotMasked: [1, "Error interrupt not masked"]
    SSOE:
      Disabled: [0, "SS output is disabled in master mode"]
      Enabled: [1, "SS output is enabled in master mode"]
    TXDMAEN:
      Disabled: [0, "Tx buffer DMA disabled"]
      Enabled: [1, "Tx buffer DMA enabled"]
    RXDMAEN:
      Disabled: [0, "Rx buffer DMA disabled"]
      Enabled: [1, "Rx buffer DMA enabled"]
  SR:
    BSY:
      _read:
        NotBusy: [0, "SPI not busy"]
        Busy: [1, "SPI busy"]
    OVR:
      _read:
        NoOverrun: [0, "No overrun occurred"]
        Overrun: [1, "Overrun occurred"]
    MODF:
      _read:
        NoFault: [0, "No mode fault occurred"]
        Fault: [1, "Mode fault occurred"]
    CRCERR:
      Match: [0, "CRC value received matches the SPIx_RXCRCR value"]
      NoMatch: [1, "CRC value received does not match the SPIx_RXCRCR value"]
    TXE:
      NotEmpty: [0, "Tx buffer not empty"]
      Empty: [1, "Tx buffer empty"]
    RXNE:
      Empty: [0, "Rx buffer empty"]
      NotEmpty: [1, "Rx buffer not empty"]
  DR:
    DR: [0, 65535]
  CRCPR:
    CRCPOLY: [0, 65535]
  RXCRCR:
    RxCRC: [0, 65535]
  TXCRCR:
    TxCRC: [0, 65535]
