;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	SPL -13, <703
	SLT <10, -10
	SUB #130, @31
	JMP @72, #200
	MOV @121, 106
	ADD @20, @10
	SUB -100, -100
	CMP <0, @2
	SUB @13, 0
	SPL 0, <-2
	SLT 121, 601
	SPL -13, <703
	JMP @72, #200
	SUB @13, 0
	SLT @20, @10
	SLT 121, 601
	ADD 270, 30
	JMP @10, @462
	JMP @72, #200
	SUB 77, <980
	SUB @13, 0
	SPL 0, <-2
	SPL -700, -306
	ADD -1, <-20
	JMN 31, 1
	SUB @127, 106
	ADD 130, 9
	ADD 270, 30
	CMP -13, -3
	SUB <0, @2
	SUB @12, @10
	SUB @12, @10
	SUB @12, @10
	CMP <0, @2
	CMP <0, @2
	ADD 10, @4
	SUB @12, @10
	SLT 1, 0
	SLT 1, 0
	SLT 1, 0
	SLT 1, 0
	JMP @72, #200
	JMP @72, #200
	JMZ 40, #2
	SPL 0, <-2
	SPL 0, <-2
