
;; Function ex2in

;;   ======================================================
;;   -- basic block 0 from 210 to 27 -- after reload
;;   ======================================================

;;	  0--> 211  %r0=lr                             :mciu_6xx
;;	  0--> 210  {[%r1-0x20]=%r1;%r1=%r1-0x20;}     :lsu_6xx
;;	  0--> 21   %r4=0x3a                           :iu1_6xx|iu2_6xx
;;	  1--> 212  [%r1+0xc]=%r27                     :lsu_6xx
;;	  1--> 16   %r27=high(`dosify')                :iu1_6xx|iu2_6xx
;;	  2--> 213  [%r1+0x10]=%r28                    :lsu_6xx
;;	  3--> 214  [%r1+0x14]=%r29                    :lsu_6xx
;;	  3--> 8    %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  4--> 215  [%r1+0x18]=%r30                    :lsu_6xx
;;	  4--> 10   %r30=%r5                           :iu1_6xx|iu2_6xx
;;	  5--> 216  [%r1+0x1c]=%r31                    :lsu_6xx
;;	  6--> 217  [%r1+0x24]=%r0                     :lsu_6xx
;;	  7--> 22   %r3=call [`strrchr']               :bpu_6xx
;;	  7--> 18   %r28=[%r27+low(`dosify')]          :lsu_6xx
;;	  8--> 26   {%cr0=cmp(%r3,0x0);%r3=%r3;}       :iu1_6xx|iu2_6xx
;;	 13--> 27   pc={(%cr0==0x0)?L37:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 13
;;   new head = 218
;;   new tail = 27

;;   ======================================================
;;   -- basic block 1 from 36 to 36 -- after reload
;;   ======================================================

;;	  0--> 36   %r29=%r3+0x1                       :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 36
;;   new tail = 36

;;   ======================================================
;;   -- basic block 2 from 39 to 39 -- after reload
;;   ======================================================

;;	  0--> 39   %r3=%r29                           :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 39
;;   new tail = 39

;;   ======================================================
;;   -- basic block 3 from 59 to 65 -- after reload
;;   ======================================================

;;	  0--> 59   %r4=0x2f                           :iu1_6xx|iu2_6xx
;;	  1--> 60   %r3=call [`strchr']                :bpu_6xx
;;	  2--> 64   {%cr0=cmp(%r3,0x0);%r3=%r3;}       :iu1_6xx|iu2_6xx
;;	  7--> 65   pc={(%cr0==0x0)?L240:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 59
;;   new tail = 65

;;   ======================================================
;;   -- basic block 4 from 52 to 54 -- after reload
;;   ======================================================

;;	  0--> 52   %r0=zxn([++%r3])                   :lsu_6xx
;;	  2--> 53   %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  7--> 54   pc={(%cr7!=0x0)?L55:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 52
;;   new tail = 54

;;   ======================================================
;;   -- basic block 5 from 45 to 241 -- after reload
;;   ======================================================

;;	  0--> 45   %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  1--> 241  pc=L191                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 45
;;   new tail = 241

;;   ======================================================
;;   -- basic block 6 from 148 to 150 -- after reload
;;   ======================================================

;;	  0--> 148  %r0=zxn([%r29])                    :lsu_6xx
;;	  2--> 149  %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  7--> 150  pc={(%cr7==0x0)?L182:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 148
;;   new tail = 150

;;   ======================================================
;;   -- basic block 7 from 81 to 85 -- after reload
;;   ======================================================

;;	  0--> 81   %r9=high(`pathput')                :iu1_6xx|iu2_6xx
;;	  1--> 83   %r0=[%r9+low(`pathput')]           :lsu_6xx
;;	  3--> 84   %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  8--> 85   pc={(%cr7==0x0)?L243:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 81
;;   new tail = 85

;;   ======================================================
;;   -- basic block 8 from 96 to 107 -- after reload
;;   ======================================================

;;	  0--> 96   %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  1--> 97   %r3=call [`strlen']                :bpu_6xx
;;	  2--> 101  %r3=%r3+0x1                        :iu1_6xx|iu2_6xx
;;	  3--> 102  %r3=call [`malloc']                :bpu_6xx
;;	  4--> 106  {%cr0=cmp(%r3,0x0);%r31=%r3;}      :iu1_6xx|iu2_6xx
;;	  9--> 107  pc={(%cr0==0x0)?L139:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 9
;;   new head = 96
;;   new tail = 107

;;   ======================================================
;;   -- basic block 9 from 117 to 124 -- after reload
;;   ======================================================

;;	  0--> 117  %r4=%r29                           :iu1_6xx|iu2_6xx
;;	  1--> 118  %r3=call [`strcpy']                :bpu_6xx
;;	  1--> 122  %r0=[%r27+low(`dosify')]           :lsu_6xx
;;	  3--> 123  %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  8--> 124  pc={(%cr7!=0x0)?L244:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 117
;;   new tail = 124

;;   ======================================================
;;   -- basic block 10 from 133 to 134 -- after reload
;;   ======================================================

;;	  0--> 133  %cr7=cmp(%r30,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 134  pc={(%cr7==0x0)?L139:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 133
;;   new tail = 134

;;   ======================================================
;;   -- basic block 11 from 138 to 138 -- after reload
;;   ======================================================

;;	  0--> 138  [%r30]=%r28                        :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 138
;;   new tail = 138

;;   ======================================================
;;   -- basic block 12 from 157 to 228 -- after reload
;;   ======================================================

;;	  0--> 220  %r0=[%r1+0x24]                     :lsu_6xx
;;	  0--> 157  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 163  use %r3                            :nothing
;;	  1--> 222  %r27=[%r1+0xc]                     :lsu_6xx
;;	  2--> 223  %r28=[%r1+0x10]                    :lsu_6xx
;;	  2--> 221  lr=%r0                             :mciu_6xx
;;	  3--> 224  %r29=[%r1+0x14]                    :lsu_6xx
;;	  4--> 225  %r30=[%r1+0x18]                    :lsu_6xx
;;	  5--> 226  %r31=[%r1+0x1c]                    :lsu_6xx
;;	  5--> 227  %r1=%r1+0x20                       :iu1_6xx|iu2_6xx
;;	  9--> 228  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 9
;;   new head = 219
;;   new tail = 228

;;   ======================================================
;;   -- basic block 13 from 75 to 77 -- after reload
;;   ======================================================

;;	  0--> 75   %r0=zxn([++%r29])                  :lsu_6xx
;;	  2--> 76   %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  7--> 77   pc={(%cr7!=0x0)?L78:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 75
;;   new tail = 77

;;   ======================================================
;;   -- basic block 14 from 233 to 235 -- after reload
;;   ======================================================

;;	  0--> 233  %r0=zxn([++%r29])                  :lsu_6xx
;;	  2--> 234  %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  7--> 235  pc={(%cr7==0x0)?L182:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 233
;;   new tail = 235

;;   ======================================================
;;   -- basic block 15 from 246 to 246 -- after reload
;;   ======================================================

;;	  0--> 246  pc=L78                             :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 246
;;   new tail = 246

;;   ======================================================
;;   -- basic block 16 from 89 to 248 -- after reload
;;   ======================================================

;;	  0--> 89   %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  0--> 90   %r4=0x2f                           :iu1_6xx|iu2_6xx
;;	  1--> 91   %r3=call [`last']                  :bpu_6xx
;;	  2--> 92   %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  3--> 248  pc=L93                             :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 89
;;   new tail = 248

;;   ======================================================
;;   -- basic block 17 from 128 to 250 -- after reload
;;   ======================================================

;;	  0--> 128  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 129  %r3=call [`msname']                :bpu_6xx
;;	  2--> 250  pc=L130                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 128
;;   new tail = 250



(note:HI 2 0 13 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 5 [%r5] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]
(note:HI 13 2 11 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 11 13 23 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 23 11 211 0 NOTE_INSN_DELETED)

(insn/f:TI 211 23 210 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 210 211 21 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -32 [0xffffffffffffffe0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -32 [0xffffffffffffffe0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))

(insn 21 210 212 0 (set (reg:SI 4 %r4)
        (const_int 58 [0x3a])) 268 {*movsi_internal1} (nil)
    (nil))

(insn/f:TI 212 21 16 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])
        (reg:SI 27 %r27)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 210 (nil))
    (expr_list:REG_DEAD (reg:SI 27 %r27)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 12 [0xc])) [1 S4 A8])
                (reg:SI 27 %r27))
            (nil))))

(insn 16 212 213 0 (set (reg/f:SI 27 %r27 [163])
        (high:SI (symbol_ref:SI ("dosify") [flags 0x44] <var_decl 0x4027e984 dosify>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 212 (nil))
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("dosify") [flags 0x44] <var_decl 0x4027e984 dosify>))
        (nil)))

(insn/f:TI 213 16 214 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 16 [0x10])) [1 S4 A8])
        (reg:SI 28 %r28)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 210 (nil))
    (expr_list:REG_DEAD (reg:SI 28 %r28)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 16 [0x10])) [1 S4 A8])
                (reg:SI 28 %r28))
            (nil))))

(insn/f:TI 214 213 8 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 210 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 20 [0x14])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(insn 8 214 215 0 (set (reg/v/f:SI 29 %r29 [orig:128 x ] [128])
        (reg:SI 3 %r3 [ x ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 214 (nil))
    (nil))

(insn/f:TI 215 8 10 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 24 [0x18])) [1 S4 A8])
        (reg:SI 30 %r30)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 210 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 24 [0x18])) [1 S4 A8])
                (reg:SI 30 %r30))
            (nil))))

(insn 10 215 216 0 (set (reg/v/f:SI 30 %r30 [orig:130 pdosflag ] [130])
        (reg:SI 5 %r5 [ pdosflag ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 215 (nil))
    (expr_list:REG_DEAD (reg:SI 5 %r5 [ pdosflag ])
        (nil)))

(insn/f:TI 216 10 217 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 210 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 28 [0x1c])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn/f:TI 217 216 218 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 210 (insn_list:REG_DEP_TRUE 211 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 36 [0x24])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 218 217 22 0 NOTE_INSN_PROLOGUE_END)

(call_insn/u:TI 22 218 18 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strrchr") [flags 0x41] <function_decl 0x401f1b54 strrchr>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_TRUE 210 (insn_list:REG_DEP_TRUE 212 (insn_list:REG_DEP_TRUE 213 (insn_list:REG_DEP_TRUE 214 (insn_list:REG_DEP_TRUE 215 (insn_list:REG_DEP_TRUE 216 (insn_list:REG_DEP_TRUE 217 (nil))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ x ]))
                (nil)))))

(insn 18 22 26 0 (set (reg/v:SI 28 %r28 [orig:123 dosflag ] [123])
        (mem/i:SI (lo_sum:SI (reg/f:SI 27 %r27 [163])
                (symbol_ref:SI ("dosify") [flags 0x44] <var_decl 0x4027e984 dosify>)) [3 dosify+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 22 (nil))))
    (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("dosify") [flags 0x44] <var_decl 0x4027e984 dosify>) [3 dosify+0 S4 A32])
        (nil)))

(insn:TI 26 18 27 0 (parallel [
            (set (reg:CC 68 %cr0 [135])
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 3 %r3 [133])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_TRUE 22 (nil))
    (nil))

(jump_insn:TI 27 26 34 0 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [135])
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 210 (insn_list:REG_DEP_ANTI 211 (insn_list:REG_DEP_ANTI 212 (insn_list:REG_DEP_ANTI 213 (insn_list:REG_DEP_ANTI 214 (insn_list:REG_DEP_ANTI 215 (insn_list:REG_DEP_ANTI 216 (insn_list:REG_DEP_ANTI 217 (insn_list:REG_DEP_ANTI 21 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_ANTI 22 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [135])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 0, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 1, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 30 [%r30]
(note:HI 34 27 36 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 34 37 1 (set (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (plus:SI (reg/f:SI 3 %r3 [133])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 3 %r3 [133])
        (nil)))
;; End of basic block 1, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 2, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label:HI 37 36 38 2 4 "" [1 uses])

(note:HI 38 37 39 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 39 38 55 2 (set (reg/v/f:SI 3 %r3 [orig:122 tt ] [122])
        (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])) 268 {*movsi_internal1} (nil)
    (nil))
;; End of basic block 2, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 3, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label:HI 55 39 56 3 5 "" [1 uses])

(note:HI 56 55 61 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 61 56 59 3 NOTE_INSN_DELETED)

(insn:TI 59 61 60 3 (set (reg:SI 4 %r4)
        (const_int 47 [0x2f])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn/u:TI 60 59 64 3 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strchr") [flags 0x41] <function_decl 0x401f02b8 strchr>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 59 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ tt ]))
                (nil)))))

(insn:TI 64 60 65 3 (parallel [
            (set (reg:CC 68 %cr0 [141])
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 3 %r3 [orig:122 tt ] [122])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_TRUE 60 (nil))
    (nil))

(jump_insn:TI 65 64 191 3 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [141])
                (const_int 0 [0x0]))
            (label_ref 240)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_ANTI 60 (nil))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [141])
        (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
            (nil))))
;; End of basic block 3, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 4, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label:HI 191 65 183 4 22 "" [1 uses])

(note:HI 183 191 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 51 183 52 4 NOTE_INSN_DELETED)

(insn:TI 52 51 53 4 (set (reg:SI 0 %r0 [137])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg/v/f:SI 3 %r3 [orig:122 tt ] [122])) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (expr_list:REG_INC (reg/v/f:SI 3 %r3 [orig:122 tt ] [122])
        (nil)))

(insn:TI 53 52 54 4 (set (reg:CC 75 %cr7 [138])
        (compare:CC (reg:SI 0 %r0 [137])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 52 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [137])
        (nil)))

(jump_insn:TI 54 53 170 4 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [138])
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 52 (insn_list:REG_DEP_TRUE 53 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [138])
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 4, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

(note:HI 170 54 169 NOTE_INSN_LOOP_END)

(note:HI 169 170 44 NOTE_INSN_LOOP_BEG)

;; Start of basic block 5, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 30 [%r30]
(note:HI 44 169 45 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 45 44 241 5 (set (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (reg/v/f:SI 3 %r3 [orig:122 tt ] [122])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn:TI 241 45 242 5 (set (pc)
        (label_ref 191)) 460 {jump} (insn_list:REG_DEP_TRUE 45 (nil))
    (nil))
;; End of basic block 5, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

(barrier 242 241 240)

;; Start of basic block 6, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label 240 242 145 6 26 "" [1 uses])

(note:HI 145 240 147 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 147 145 148 6 NOTE_INSN_DELETED)

(insn:TI 148 147 149 6 (set (reg:SI 0 %r0 [161])
        (zero_extend:SI (mem:QI (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121]) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (nil))

(insn:TI 149 148 150 6 (set (reg:CC 75 %cr7 [162])
        (compare:CC (reg:SI 0 %r0 [161])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 148 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [161])
        (nil)))

(jump_insn:TI 150 149 78 6 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [162])
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 148 (insn_list:REG_DEP_TRUE 149 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [162])
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 6, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 7, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label:HI 78 150 79 7 10 "" [2 uses])

(note:HI 79 78 81 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 81 79 83 7 (set (reg/f:SI 9 %r9 [146])
        (high:SI (symbol_ref:SI ("pathput") [flags 0x44] <var_decl 0x4027e89c pathput>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("pathput") [flags 0x44] <var_decl 0x4027e89c pathput>))
        (nil)))

(insn:TI 83 81 84 7 (set (reg:SI 0 %r0 [orig:147 pathput ] [147])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [146])
                (symbol_ref:SI ("pathput") [flags 0x44] <var_decl 0x4027e89c pathput>)) [3 pathput+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [146])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("pathput") [flags 0x44] <var_decl 0x4027e89c pathput>) [3 pathput+0 S4 A32])
            (nil))))

(insn:TI 84 83 85 7 (set (reg:CC 75 %cr7 [148])
        (compare:CC (reg:SI 0 %r0 [orig:147 pathput ] [147])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 83 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:147 pathput ] [147])
        (nil)))

(jump_insn:TI 85 84 93 7 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [148])
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_TRUE 84 (nil))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [148])
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 7, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 8, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label:HI 93 85 94 8 11 "" [1 uses])

(note:HI 94 93 98 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note:HI 98 94 100 8 NOTE_INSN_DELETED)

(note:HI 100 98 103 8 NOTE_INSN_DELETED)

(note:HI 103 100 96 8 NOTE_INSN_DELETED)

(insn:TI 96 103 97 8 (set (reg:SI 3 %r3 [ t.30 ])
        (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn/u:TI 97 96 101 8 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 96 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ t.30 ]))
            (nil))))

(insn:TI 101 97 102 8 (set (reg:SI 3 %r3)
        (plus:SI (reg:SI 3 %r3)
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 97 (nil))
    (nil))

(call_insn:TI 102 101 106 8 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 101 (insn_list:REG_DEP_ANTI 97 (nil)))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn:TI 106 102 107 8 (parallel [
            (set (reg:CC 68 %cr0 [153])
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 31 %r31 [152])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_TRUE 102 (nil)))
    (nil))

(jump_insn:TI 107 106 114 8 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [153])
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 101 (insn_list:REG_DEP_TRUE 106 (insn_list:REG_DEP_ANTI 102 (nil))))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [153])
        (expr_list:REG_BR_PROB (const_int 2124 [0x84c])
            (nil))))
;; End of basic block 8, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 9, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(note:HI 114 107 117 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 117 114 118 9 (set (reg:SI 4 %r4 [ t.30 ])
        (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (nil)))

(call_insn:TI 118 117 122 9 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 117 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ t.30 ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ t.30 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
            (nil))))

(insn 122 118 123 9 (set (reg:SI 0 %r0 [orig:156 dosify ] [156])
        (mem/i:SI (lo_sum:SI (reg/f:SI 27 %r27 [163])
                (symbol_ref:SI ("dosify") [flags 0x44] <var_decl 0x4027e984 dosify>)) [3 dosify+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 118 (nil))
    (expr_list:REG_DEAD (reg/f:SI 27 %r27 [163])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("dosify") [flags 0x44] <var_decl 0x4027e984 dosify>) [3 dosify+0 S4 A32])
            (nil))))

(insn:TI 123 122 124 9 (set (reg:CC 75 %cr7 [157])
        (compare:CC (reg:SI 0 %r0 [orig:156 dosify ] [156])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 118 (insn_list:REG_DEP_TRUE 122 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:156 dosify ] [156])
        (nil)))

(jump_insn:TI 124 123 130 9 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [157])
                (const_int 0 [0x0]))
            (label_ref 244)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_TRUE 123 (insn_list:REG_DEP_ANTI 118 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [157])
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 9, registers live:
 1 [%r1] 28 [%r28] 30 [%r30] 31 [%r31]

;; Start of basic block 10, registers live: 1 [%r1] 28 [%r28] 30 [%r30] 31 [%r31]
(code_label:HI 130 124 131 10 16 "" [1 uses])

(note:HI 131 130 133 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 133 131 134 10 (set (reg:CC 75 %cr7 [158])
        (compare:CC (reg/v/f:SI 30 %r30 [orig:130 pdosflag ] [130])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 134 133 136 10 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [158])
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 133 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [158])
        (expr_list:REG_BR_PROB (const_int 1036 [0x40c])
            (nil))))
;; End of basic block 10, registers live:
 1 [%r1] 28 [%r28] 30 [%r30] 31 [%r31]

;; Start of basic block 11, registers live: 1 [%r1] 28 [%r28] 30 [%r30] 31 [%r31]
(note:HI 136 134 138 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 138 136 154 11 (set (mem:SI (reg/v/f:SI 30 %r30 [orig:130 pdosflag ] [130]) [3 S4 A32])
        (reg/v:SI 28 %r28 [orig:123 dosflag ] [123])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 28 %r28 [orig:123 dosflag ] [123])
        (expr_list:REG_DEAD (reg/v/f:SI 30 %r30 [orig:130 pdosflag ] [130])
            (nil))))
;; End of basic block 11, registers live:
 1 [%r1] 31 [%r31]

(note:HI 154 138 139 NOTE_INSN_FUNCTION_END)

;; Start of basic block 12, registers live: 1 [%r1] 31 [%r31]
(code_label:HI 139 154 140 12 15 "" [2 uses])

(note:HI 140 139 219 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 219 140 220 12 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 220 219 157 12 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 157 220 163 12 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg/f:SI 31 %r31 [152])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 31 %r31 [152])
        (nil)))

(insn 163 157 222 12 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 157 (nil))
    (nil))

(insn:TI 222 163 223 12 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 223 222 221 12 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 16 [0x10])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 221 223 224 12 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 220 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 224 221 225 12 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 225 224 226 12 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 24 [0x18])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 226 225 227 12 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 157 (nil))
    (nil))

(insn 227 226 228 12 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 32 [0x20]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 220 (insn_list:REG_DEP_ANTI 222 (insn_list:REG_DEP_ANTI 223 (insn_list:REG_DEP_ANTI 224 (insn_list:REG_DEP_ANTI 225 (insn_list:REG_DEP_ANTI 226 (nil)))))))
    (nil))

(jump_insn:TI 228 227 229 12 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 226 (insn_list:REG_DEP_TRUE 225 (insn_list:REG_DEP_TRUE 224 (insn_list:REG_DEP_TRUE 223 (insn_list:REG_DEP_TRUE 222 (insn_list:REG_DEP_TRUE 157 (insn_list:REG_DEP_ANTI 163 (insn_list:REG_DEP_TRUE 227 (insn_list:REG_DEP_TRUE 220 (insn_list:REG_DEP_TRUE 221 (nil)))))))))))
    (nil))
;; End of basic block 12, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 229 228 171)

(note:HI 171 229 182 NOTE_INSN_LOOP_BEG)

;; Start of basic block 13, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label:HI 182 171 181 13 20 "" [2 uses])

(note:HI 181 182 74 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 74 181 75 13 NOTE_INSN_DELETED)

(insn:TI 75 74 76 13 (set (reg:SI 0 %r0 [143])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (expr_list:REG_INC (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (nil)))

(insn:TI 76 75 77 13 (set (reg:CC 75 %cr7 [144])
        (compare:CC (reg:SI 0 %r0 [143])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 75 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [143])
        (nil)))

(jump_insn:TI 77 76 172 13 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [144])
                (const_int 0 [0x0]))
            (label_ref 78)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 75 (insn_list:REG_DEP_TRUE 76 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [144])
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 13, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

(note:HI 172 77 236 NOTE_INSN_LOOP_END)

;; Start of basic block 14, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(note 236 172 233 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 233 236 234 14 (set (reg:SI 0 %r0 [143])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (expr_list:REG_INC (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (nil)))

(insn:TI 234 233 235 14 (set (reg:CC 75 %cr7 [144])
        (compare:CC (reg:SI 0 %r0 [143])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 233 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [143])
        (nil)))

(jump_insn:TI 235 234 245 14 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [144])
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 233 (insn_list:REG_DEP_TRUE 234 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [144])
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 14, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

;; Start of basic block 15, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(note 245 235 246 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 246 245 247 15 (set (pc)
        (label_ref 78)) 460 {jump} (nil)
    (nil))
;; End of basic block 15, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

(barrier 247 246 243)

;; Start of basic block 16, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]
(code_label 243 247 87 16 27 "" [1 uses])

(note:HI 87 243 89 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 89 87 90 16 (set (reg:SI 3 %r3 [ t.30 ])
        (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (nil)))

(insn 90 89 91 16 (set (reg:SI 4 %r4)
        (const_int 47 [0x2f])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 91 90 92 16 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("last") [flags 0x41] <function_decl 0x402853a0 last>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 89 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ t.30 ]))
            (nil))))

(insn:TI 92 91 248 16 (set (reg/v/f:SI 29 %r29 [orig:121 t.30 ] [121])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_TRUE 91 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 248 92 249 16 (set (pc)
        (label_ref 93)) 460 {jump} (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 91 (nil)))))
    (nil))
;; End of basic block 16, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30]

(barrier 249 248 244)

;; Start of basic block 17, registers live: 1 [%r1] 28 [%r28] 30 [%r30] 31 [%r31]
(code_label 244 249 126 17 28 "" [1 uses])

(note:HI 126 244 128 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 128 126 129 17 (set (reg:SI 3 %r3 [ n ])
        (reg/f:SI 31 %r31 [152])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 129 128 250 17 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("msname") [flags 0x41] <function_decl 0x402854fc msname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 128 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_UNUSED (reg:SI 3 %r3)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
        (nil)))

(jump_insn:TI 250 129 251 17 (set (pc)
        (label_ref 130)) 460 {jump} (insn_list:REG_DEP_ANTI 128 (insn_list:REG_DEP_TRUE 129 (nil)))
    (nil))
;; End of basic block 17, registers live:
 1 [%r1] 28 [%r28] 30 [%r30] 31 [%r31]

(barrier 251 250 208)

(note 208 251 209 12 NOTE_INSN_DELETED)

(note 209 208 0 NOTE_INSN_DELETED)


;; Function procname

;;   ======================================================
;;   -- basic block 0 from 468 to 18 -- after reload
;;   ======================================================

;;	  0--> 469  %r0=lr                             :mciu_6xx
;;	  0--> 468  {[%r1-0x70]=%r1;%r1=%r1-0x70;}     :lsu_6xx
;;	  1--> 475  [%r1+0x5c]=%r27                    :lsu_6xx
;;	  1--> 4    %r27=%r4                           :iu1_6xx|iu2_6xx
;;	  1--> 448  %r4=high(`*.LC0')                  :iu1_6xx|iu2_6xx
;;	  2--> 479  [%r1+0x6c]=%r31                    :lsu_6xx
;;	  2--> 13   %r4=%r4+low(`*.LC0')               :iu1_6xx|iu2_6xx
;;	  2--> 3    %r31=%r3                           :iu1_6xx|iu2_6xx
;;	  3--> 470  [%r1+0x48]=%r22                    :lsu_6xx
;;	  4--> 471  [%r1+0x4c]=%r23                    :lsu_6xx
;;	  5--> 472  [%r1+0x50]=%r24                    :lsu_6xx
;;	  6--> 473  [%r1+0x54]=%r25                    :lsu_6xx
;;	  7--> 474  [%r1+0x58]=%r26                    :lsu_6xx
;;	  8--> 476  [%r1+0x60]=%r28                    :lsu_6xx
;;	  9--> 477  [%r1+0x64]=%r29                    :lsu_6xx
;;	 10--> 478  [%r1+0x68]=%r30                    :lsu_6xx
;;	 11--> 480  [%r1+0x74]=%r0                     :lsu_6xx
;;	 12--> 14   %r3=call [`strcmp']                :bpu_6xx
;;	 13--> 17   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	 18--> 18   pc={(%cr7!=0x0)?L29:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 18
;;   new head = 481
;;   new tail = 18

;;   ======================================================
;;   -- basic block 1 from 22 to 26 -- after reload
;;   ======================================================

;;	  0--> 22   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 24   %r5=%r27                           :iu1_6xx|iu2_6xx
;;	  1--> 23   %r4=0x0                            :iu1_6xx|iu2_6xx
;;	  2--> 25   %r3=call [`newname']               :bpu_6xx
;;	  3--> 26   %r29=%r3                           :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 22
;;   new tail = 26

;;   ======================================================
;;   -- basic block 2 from 385 to 496 -- after reload
;;   ======================================================

;;	  0--> 483  %r0=[%r1+0x74]                     :lsu_6xx
;;	  0--> 385  %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  0--> 391  use %r3                            :nothing
;;	  1--> 485  %r22=[%r1+0x48]                    :lsu_6xx
;;	  2--> 486  %r23=[%r1+0x4c]                    :lsu_6xx
;;	  2--> 484  lr=%r0                             :mciu_6xx
;;	  3--> 487  %r24=[%r1+0x50]                    :lsu_6xx
;;	  4--> 488  %r25=[%r1+0x54]                    :lsu_6xx
;;	  5--> 489  %r26=[%r1+0x58]                    :lsu_6xx
;;	  6--> 490  %r27=[%r1+0x5c]                    :lsu_6xx
;;	  7--> 491  %r28=[%r1+0x60]                    :lsu_6xx
;;	  8--> 492  %r29=[%r1+0x64]                    :lsu_6xx
;;	  9--> 493  %r30=[%r1+0x68]                    :lsu_6xx
;;	 10--> 494  %r31=[%r1+0x6c]                    :lsu_6xx
;;	 10--> 495  %r1=%r1+0x70                       :iu1_6xx|iu2_6xx
;;	 14--> 496  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 14
;;   new head = 482
;;   new tail = 496

;;   ======================================================
;;   -- basic block 3 from 32 to 37 -- after reload
;;   ======================================================

;;	  0--> 32   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 33   %r4=%r1+0x8                        :iu1_6xx|iu2_6xx
;;	  1--> 34   %r3=call [`stat']                  :bpu_6xx
;;	  2--> 36   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  7--> 37   pc={(%cr7!=0x0)?L542:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 32
;;   new tail = 37

;;   ======================================================
;;   -- basic block 4 from 157 to 160 -- after reload
;;   ======================================================

;;	  0--> 157  %r0=zxn([%r1+0x8])                 :lsu_6xx
;;	  2--> 159  {%cr0=cmp(zxt(%r0,0x1,0x14),0x0);cl:iu1_6xx|iu2_6xx
;;	  7--> 160  pc={(%cr0==0x0)?L543:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 157
;;   new tail = 160

;;   ======================================================
;;   -- basic block 5 from 177 to 188 -- after reload
;;   ======================================================

;;	  0--> 177  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 191  %r29=0x4                           :iu1_6xx|iu2_6xx
;;	  1--> 178  %r3=call [`strlen']                :bpu_6xx
;;	  2--> 182  %r3=%r3+0x2                        :iu1_6xx|iu2_6xx
;;	  3--> 183  %r3=call [`malloc']                :bpu_6xx
;;	  4--> 187  {%cr0=cmp(%r3,0x0);%r30=%r3;}      :iu1_6xx|iu2_6xx
;;	  9--> 188  pc={(%cr0==0x0)?L377:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 9
;;   new head = 177
;;   new tail = 188

;;   ======================================================
;;   -- basic block 6 from 198 to 210 -- after reload
;;   ======================================================

;;	  0--> 198  %r4=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 199  %r3=call [`strcpy']                :bpu_6xx
;;	  1--> 201  %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  2--> 202  %r3=call [`strlen']                :bpu_6xx
;;	  2--> 208  %r0=zxn([%r30])                    :lsu_6xx
;;	  3--> 205  %r9=%r30+%r3                       :iu1_6xx|iu2_6xx
;;	  4--> 209  %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  9--> 210  pc={(%cr7==0x0)?L226:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 9
;;   new head = 198
;;   new tail = 210

;;   ======================================================
;;   -- basic block 7 from 214 to 216 -- after reload
;;   ======================================================

;;	  0--> 214  %r0=zxn([%r9-0x1])                 :lsu_6xx
;;	  2--> 215  %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  7--> 216  pc={(%cr7==0x0)?L226:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 214
;;   new tail = 216

;;   ======================================================
;;   -- basic block 8 from 219 to 220 -- after reload
;;   ======================================================

;;	  0--> 219  %cr7=cmp(%r0,0x3a)                 :iu1_6xx|iu2_6xx
;;	  5--> 220  pc={(%cr7==0x0)?L226:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 219
;;   new tail = 220

;;   ======================================================
;;   -- basic block 9 from 224 to 225 -- after reload
;;   ======================================================

;;	  0--> 224  %r0=0x2f00                         :iu1_6xx|iu2_6xx
;;	  1--> 225  [%r30+%r3]=%r0                     :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 224
;;   new tail = 225

;;   ======================================================
;;   -- basic block 10 from 229 to 233 -- after reload
;;   ======================================================

;;	  0--> 229  %r9=high(`dirnames')               :iu1_6xx|iu2_6xx
;;	  1--> 231  %r0=[%r9+low(`dirnames')]          :lsu_6xx
;;	  3--> 232  %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  8--> 233  pc={(%cr7!=0x0)?L544:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 229
;;   new tail = 233

;;   ======================================================
;;   -- basic block 11 from 254 to 258 -- after reload
;;   ======================================================

;;	  0--> 254  %r9=high(`recurse')                :iu1_6xx|iu2_6xx
;;	  1--> 256  %r0=[%r9+low(`recurse')]           :lsu_6xx
;;	  3--> 257  %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  8--> 258  pc={(%cr7==0x0)?L366:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 254
;;   new tail = 258

;;   ======================================================
;;   -- basic block 12 from 261 to 265 -- after reload
;;   ======================================================

;;	  0--> 261  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 262  %r3=call [`opendir']               :bpu_6xx
;;	  2--> 463  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  2--> 462  %r26=%r3                           :iu1_6xx|iu2_6xx
;;	  7--> 265  pc={(%cr7==0x0)?L366:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 261
;;   new tail = 265

;;   ======================================================
;;   -- basic block 13 from 349 to 354 -- after reload
;;   ======================================================

;;	  0--> 349  %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 350  %r3=call [`readdir']               :bpu_6xx
;;	  2--> 459  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  2--> 458  %r0=%r3                            :iu1_6xx|iu2_6xx
;;	  3--> 359  {%cr0=cmp(%r0+0x14,0x0);%r28=%r0+0x:iu1_6xx|iu2_6xx
;;	  3--> 272  %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  7--> 354  pc={(%cr7==0x0)?L361:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 349
;;   new tail = 354

;;   ======================================================
;;   -- basic block 14 from 360 to 360 -- after reload
;;   ======================================================

;;	  0--> 360  pc={(%cr0==0x0)?L361:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 360
;;   new tail = 360

;;   ======================================================
;;   -- basic block 15 from 273 to 288 -- after reload
;;   ======================================================

;;	  0--> 273  %r3=call [`strlen']                :bpu_6xx
;;	  1--> 274  %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  1--> 276  %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  2--> 277  %r3=call [`strlen']                :bpu_6xx
;;	  3--> 280  %r29=%r29+%r3                      :iu1_6xx|iu2_6xx
;;	  4--> 282  %r3=%r29+0x1                       :iu1_6xx|iu2_6xx
;;	  5--> 283  %r3=call [`malloc']                :bpu_6xx
;;	  5--> 305  %r4=%r30                           :iu1_6xx|iu2_6xx
;;	  6--> 287  {%cr0=cmp(%r3,0x0);%r31=%r3;}      :iu1_6xx|iu2_6xx
;;	 11--> 288  pc={(%cr0==0x0)?L399:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 11
;;   new head = 273
;;   new tail = 288

;;   ======================================================
;;   -- basic block 16 from 306 to 318 -- after reload
;;   ======================================================

;;	  0--> 306  %r3=call [`strcpy']                :bpu_6xx
;;	  0--> 310  %r4=%r28                           :iu1_6xx|iu2_6xx
;;	  1--> 311  %r3=call [`strcat']                :bpu_6xx
;;	  1--> 313  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 314  %r4=%r27                           :iu1_6xx|iu2_6xx
;;	  2--> 315  %r3=call [`procname']              :bpu_6xx
;;	  3--> 461  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  3--> 323  %cr6=cmp(%r3,0xffffffffffffffff)   :iu1_6xx|iu2_6xx
;;	  8--> 318  pc={(%cr7==0x0)?L341:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 306
;;   new tail = 318

;;   ======================================================
;;   -- basic block 17 from 331 to 324 -- after reload
;;   ======================================================

;;	  0--> 331  %r4=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 324  pc={(%cr6==0x0)?L545:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 331
;;   new tail = 324

;;   ======================================================
;;   -- basic block 18 from 339 to 340 -- after reload
;;   ======================================================

;;	  0--> 339  %r4=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 340  call [`ziperr']                    :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 339
;;   new tail = 340

;;   ======================================================
;;   -- basic block 19 from 344 to 546 -- after reload
;;   ======================================================

;;	  0--> 344  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 345  call [`free']                      :bpu_6xx
;;	  2--> 546  pc=L435                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 344
;;   new tail = 546

;;   ======================================================
;;   -- basic block 20 from 364 to 365 -- after reload
;;   ======================================================

;;	  0--> 364  %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 365  call [`closedir']                  :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 364
;;   new tail = 365

;;   ======================================================
;;   -- basic block 21 from 369 to 514 -- after reload
;;   ======================================================

;;	  0--> 369  %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  0--> 371  %r29=0x0                           :iu1_6xx|iu2_6xx
;;	  1--> 370  call [`free']                      :bpu_6xx
;;	  1--> 501  %r0=[%r1+0x74]                     :lsu_6xx
;;	  1--> 499  %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  1--> 500  use %r3                            :nothing
;;	  2--> 503  %r22=[%r1+0x48]                    :lsu_6xx
;;	  3--> 504  %r23=[%r1+0x4c]                    :lsu_6xx
;;	  3--> 502  lr=%r0                             :mciu_6xx
;;	  4--> 505  %r24=[%r1+0x50]                    :lsu_6xx
;;	  5--> 506  %r25=[%r1+0x54]                    :lsu_6xx
;;	  6--> 507  %r26=[%r1+0x58]                    :lsu_6xx
;;	  7--> 508  %r27=[%r1+0x5c]                    :lsu_6xx
;;	  8--> 509  %r28=[%r1+0x60]                    :lsu_6xx
;;	  9--> 510  %r29=[%r1+0x64]                    :lsu_6xx
;;	 10--> 511  %r30=[%r1+0x68]                    :lsu_6xx
;;	 11--> 512  %r31=[%r1+0x6c]                    :lsu_6xx
;;	 11--> 513  %r1=%r1+0x70                       :iu1_6xx|iu2_6xx
;;	 15--> 514  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 15
;;   new head = 369
;;   new tail = 514

;;   ======================================================
;;   -- basic block 23 from 41 to 51 -- after reload
;;   ======================================================

;;	  0--> 41   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 42   %r4=0x0                            :iu1_6xx|iu2_6xx
;;	  1--> 43   %r5=0x0                            :iu1_6xx|iu2_6xx
;;	  1--> 54   %r30=0x1                           :iu1_6xx|iu2_6xx
;;	  2--> 44   %r3=call [`ex2in']                 :bpu_6xx
;;	  2--> 47   %r9=high(`zfiles')                 :iu1_6xx|iu2_6xx
;;	  3--> 49   %r29=[%r9+low(`zfiles')]           :lsu_6xx
;;	  3--> 45   %r31=%r3                           :iu1_6xx|iu2_6xx
;;	  5--> 50   %cr7=cmp(%r29,0x0)                 :iu1_6xx|iu2_6xx
;;	 10--> 51   pc={(%cr7==0x0)?L140:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 10
;;   new head = 41
;;   new tail = 51

;;   ======================================================
;;   -- basic block 24 from 400 to 548 -- after reload
;;   ======================================================

;;	  0--> 400  %r26=high(`pcount')                :iu1_6xx|iu2_6xx
;;	  0--> 401  %r28=high(`verbose')               :iu1_6xx|iu2_6xx
;;	  1--> 402  %r23=high(`mesg')                  :iu1_6xx|iu2_6xx
;;	  1--> 403  %r24=high(`*.LC1')                 :iu1_6xx|iu2_6xx
;;	  2--> 404  %r22=high(`*.LC2')                 :iu1_6xx|iu2_6xx
;;	  2--> 405  %r25=high(`*.LC3')                 :iu1_6xx|iu2_6xx
;;	  3--> 548  pc=L60                             :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 400
;;   new tail = 548

;;   ======================================================
;;   -- basic block 25 from 97 to 99 -- after reload
;;   ======================================================

;;	  0--> 97   %r0=[%r28+low(`verbose')]          :lsu_6xx
;;	  0--> 111  %cr6=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  1--> 93   [%r29+0x50]=%r3                    :lsu_6xx
;;	  2--> 98   %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  7--> 99   pc={(%cr7==0x0)?L134:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 97
;;   new tail = 99

;;   ======================================================
;;   -- basic block 26 from 116 to 112 -- after reload
;;   ======================================================

;;	  0--> 116  %r5=%r24+low(`*.LC1')              :iu1_6xx|iu2_6xx
;;	  0--> 110  %r3=[%r23+low(`mesg')]             :lsu_6xx
;;	  0--> 112  pc={(%cr6!=0x0)?L123:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 116
;;   new tail = 112

;;   ======================================================
;;   -- basic block 27 from 122 to 122 -- after reload
;;   ======================================================

;;	  0--> 122  %r5=%r22+low(`*.LC2')              :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 122
;;   new tail = 122

;;   ======================================================
;;   -- basic block 28 from 131 to 132 -- after reload
;;   ======================================================

;;	  0--> 131  %r6=[%r29+0x38]                    :lsu_6xx
;;	  0--> 129  %r4=%r25+low(`*.LC3')              :iu1_6xx|iu2_6xx
;;	  0--> 133  %r30=0x0                           :iu1_6xx|iu2_6xx
;;	  2--> 132  %r3=call [`fprintf']               :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 131
;;   new tail = 132

;;   ======================================================
;;   -- basic block 29 from 137 to 139 -- after reload
;;   ======================================================

;;	  0--> 137  %r29=[%r29+0x5c]                   :lsu_6xx
;;	  2--> 138  %cr7=cmp(%r29,0x0)                 :iu1_6xx|iu2_6xx
;;	  7--> 139  pc={(%cr7==0x0)?L140:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 137
;;   new tail = 139

;;   ======================================================
;;   -- basic block 30 from 65 to 70 -- after reload
;;   ======================================================

;;	  0--> 65   %r4=[%r29+0x48]                    :lsu_6xx
;;	  0--> 66   %r5=%r27                           :iu1_6xx|iu2_6xx
;;	  0--> 64   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  2--> 67   %r3=call [`shmatch']               :bpu_6xx
;;	  3--> 69   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  3--> 81   %r3=0x1                            :iu1_6xx|iu2_6xx
;;	  8--> 70   pc={(%cr7==0x0)?L134:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 65
;;   new tail = 70

;;   ======================================================
;;   -- basic block 31 from 76 to 78 -- after reload
;;   ======================================================

;;	  0--> 76   %r0=[%r26+low(`pcount')]           :lsu_6xx
;;	  0--> 88   %r4=%r27                           :iu1_6xx|iu2_6xx
;;	  0--> 102  %r30=0x0                           :iu1_6xx|iu2_6xx
;;	  2--> 77   %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  7--> 78   pc={(%cr7==0x0)?L91:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 76
;;   new tail = 78

;;   ======================================================
;;   -- basic block 32 from 87 to 550 -- after reload
;;   ======================================================

;;	  0--> 87   %r3=[%r29+0x4c]                    :lsu_6xx
;;	  2--> 89   %r3=call [`filter']                :bpu_6xx
;;	  3--> 550  pc=L91                             :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 87
;;   new tail = 550

;;   ======================================================
;;   -- basic block 33 from 236 to 242 -- after reload
;;   ======================================================

;;	  0--> 236  %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  0--> 237  %r4=0x1                            :iu1_6xx|iu2_6xx
;;	  1--> 238  %r5=%r27                           :iu1_6xx|iu2_6xx
;;	  2--> 239  %r3=call [`newname']               :bpu_6xx
;;	  3--> 465  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  3--> 464  %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  8--> 242  pc={(%cr7==0x0)?L251:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 236
;;   new tail = 242

;;   ======================================================
;;   -- basic block 34 from 246 to 552 -- after reload
;;   ======================================================

;;	  0--> 246  %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  1--> 247  call [`free']                      :bpu_6xx
;;	  2--> 552  pc=L377                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 246
;;   new tail = 552

;;   ======================================================
;;   -- basic block 35 from 143 to 147 -- after reload
;;   ======================================================

;;	  0--> 143  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 150  %r29=0xffffffffffffffff            :iu1_6xx|iu2_6xx
;;	  1--> 144  call [`free']                      :bpu_6xx
;;	  1--> 146  %cr7=cmp(%r30,0x0)                 :iu1_6xx|iu2_6xx
;;	  6--> 147  pc={(%cr7!=0x0)?L377:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 143
;;   new tail = 147

;;   ======================================================
;;   -- basic block 36 from 376 to 534 -- after reload
;;   ======================================================

;;	  0--> 521  %r0=[%r1+0x74]                     :lsu_6xx
;;	  0--> 376  %r29=0x0                           :iu1_6xx|iu2_6xx
;;	  1--> 519  %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  1--> 523  %r22=[%r1+0x48]                    :lsu_6xx
;;	  1--> 520  use %r3                            :nothing
;;	  2--> 524  %r23=[%r1+0x4c]                    :lsu_6xx
;;	  2--> 522  lr=%r0                             :mciu_6xx
;;	  3--> 525  %r24=[%r1+0x50]                    :lsu_6xx
;;	  4--> 526  %r25=[%r1+0x54]                    :lsu_6xx
;;	  5--> 527  %r26=[%r1+0x58]                    :lsu_6xx
;;	  6--> 528  %r27=[%r1+0x5c]                    :lsu_6xx
;;	  7--> 529  %r28=[%r1+0x60]                    :lsu_6xx
;;	  8--> 530  %r29=[%r1+0x64]                    :lsu_6xx
;;	  9--> 531  %r30=[%r1+0x68]                    :lsu_6xx
;;	 10--> 532  %r31=[%r1+0x6c]                    :lsu_6xx
;;	 10--> 533  %r1=%r1+0x70                       :iu1_6xx|iu2_6xx
;;	 14--> 534  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 14
;;   new head = 521
;;   new tail = 534

;;   ======================================================
;;   -- basic block 38 from 447 to 554 -- after reload
;;   ======================================================

;;	  0--> 447  %r3=high(`*.LC4')                  :iu1_6xx|iu2_6xx
;;	  1--> 330  %r3=%r3+low(`*.LC4')               :iu1_6xx|iu2_6xx
;;	  2--> 332  call [`zipwarn']                   :bpu_6xx
;;	  2--> 539  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  3--> 540  call [`free']                      :bpu_6xx
;;	  4--> 554  pc=L435                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 4
;;   new head = 447
;;   new tail = 554

;;   ======================================================
;;   -- basic block 40 from 164 to 170 -- after reload
;;   ======================================================

;;	  0--> 164  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 166  %r5=%r27                           :iu1_6xx|iu2_6xx
;;	  1--> 165  %r4=0x0                            :iu1_6xx|iu2_6xx
;;	  2--> 167  %r3=call [`newname']               :bpu_6xx
;;	  3--> 467  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  3--> 466  %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  8--> 170  pc={(%cr7!=0x0)?L377:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 164
;;   new tail = 170

;;   ======================================================
;;   -- basic block 41 from 557 to 557 -- after reload
;;   ======================================================

;;	  0--> 557  pc=L374                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 557
;;   new tail = 557

;;   ======================================================
;;   -- basic block 42 from 292 to 559 -- after reload
;;   ======================================================

;;	  0--> 292  %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  0--> 297  %r29=0x4                           :iu1_6xx|iu2_6xx
;;	  1--> 293  call [`closedir']                  :bpu_6xx
;;	  1--> 295  %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  2--> 296  call [`free']                      :bpu_6xx
;;	  3--> 559  pc=L377                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 292
;;   new tail = 559



(note:HI 2 0 7 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]
(note:HI 7 2 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 5 15 0 NOTE_INSN_DELETED)

(note:HI 15 11 469 0 NOTE_INSN_DELETED)

(insn/f:TI 469 15 468 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 468 469 475 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -112 [0xffffffffffffff90])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -112 [0xffffffffffffff90])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -112 [0xffffffffffffff90])))
        (nil)))

(insn/f:TI 475 468 4 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 92 [0x5c])) [1 S4 A8])
        (reg:SI 27 %r27)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 27 %r27)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 92 [0x5c])) [1 S4 A8])
                (reg:SI 27 %r27))
            (nil))))

(insn 4 475 448 0 (set (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])
        (reg:SI 4 %r4 [ caseflag ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 475 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ caseflag ])
        (nil)))

(insn 448 4 479 0 (set (reg/f:SI 4 %r4 [142])
        (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 4 (nil))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))
        (nil)))

(insn/f:TI 479 448 13 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 108 [0x6c])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 108 [0x6c])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn 13 479 3 0 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [142])
            (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 448 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>)
        (nil)))

(insn 3 13 470 0 (set (reg/v/f:SI 31 %r31 [orig:139 n ] [139])
        (reg:SI 3 %r3 [ n ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 479 (nil))
    (nil))

(insn/f:TI 470 3 471 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])
        (reg:SI 22 %r22)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 22 %r22)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 72 [0x48])) [1 S4 A8])
                (reg:SI 22 %r22))
            (nil))))

(insn/f:TI 471 470 472 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])
        (reg:SI 23 %r23)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 23 %r23)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 76 [0x4c])) [1 S4 A8])
                (reg:SI 23 %r23))
            (nil))))

(insn/f:TI 472 471 473 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 80 [0x50])) [1 S4 A8])
        (reg:SI 24 %r24)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 24 %r24)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 80 [0x50])) [1 S4 A8])
                (reg:SI 24 %r24))
            (nil))))

(insn/f:TI 473 472 474 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])
        (reg:SI 25 %r25)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 25 %r25)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 84 [0x54])) [1 S4 A8])
                (reg:SI 25 %r25))
            (nil))))

(insn/f:TI 474 473 476 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 88 [0x58])) [1 S4 A8])
        (reg:SI 26 %r26)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 26 %r26)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 88 [0x58])) [1 S4 A8])
                (reg:SI 26 %r26))
            (nil))))

(insn/f:TI 476 474 477 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 96 [0x60])) [1 S4 A8])
        (reg:SI 28 %r28)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 28 %r28)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 96 [0x60])) [1 S4 A8])
                (reg:SI 28 %r28))
            (nil))))

(insn/f:TI 477 476 478 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 100 [0x64])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 100 [0x64])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(insn/f:TI 478 477 480 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 104 [0x68])) [1 S4 A8])
        (reg:SI 30 %r30)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 104 [0x68])) [1 S4 A8])
                (reg:SI 30 %r30))
            (nil))))

(insn/f:TI 480 478 481 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 116 [0x74])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 468 (insn_list:REG_DEP_TRUE 469 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 116 [0x74])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 481 480 14 0 NOTE_INSN_PROLOGUE_END)

(call_insn/u:TI 14 481 17 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x401f04fc strcmp>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 13 (insn_list:REG_DEP_TRUE 468 (insn_list:REG_DEP_TRUE 470 (insn_list:REG_DEP_TRUE 471 (insn_list:REG_DEP_TRUE 472 (insn_list:REG_DEP_TRUE 473 (insn_list:REG_DEP_TRUE 474 (insn_list:REG_DEP_TRUE 475 (insn_list:REG_DEP_TRUE 476 (insn_list:REG_DEP_TRUE 477 (insn_list:REG_DEP_TRUE 478 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_TRUE 480 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
                (nil)))))

(insn:TI 17 14 18 0 (set (reg:CC 75 %cr7 [145])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 14 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 18 17 20 0 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [145])
                (const_int 0 [0x0]))
            (label_ref 29)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 468 (insn_list:REG_DEP_ANTI 469 (insn_list:REG_DEP_ANTI 470 (insn_list:REG_DEP_ANTI 471 (insn_list:REG_DEP_ANTI 472 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_ANTI 474 (insn_list:REG_DEP_ANTI 475 (insn_list:REG_DEP_ANTI 476 (insn_list:REG_DEP_ANTI 477 (insn_list:REG_DEP_ANTI 478 (insn_list:REG_DEP_ANTI 479 (insn_list:REG_DEP_ANTI 480 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 448 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_ANTI 14 (nil))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [145])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 0, registers live:
 1 [%r1] 27 [%r27] 31 [%r31]

;; Start of basic block 1, registers live: 1 [%r1] 27 [%r27] 31 [%r31]
(note:HI 20 18 22 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 22 20 24 1 (set (reg:SI 3 %r3 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:139 n ] [139])
        (nil)))

(insn 24 22 23 1 (set (reg:SI 5 %r5 [ caseflag ])
        (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])
        (nil)))

(insn:TI 23 24 25 1 (set (reg:SI 4 %r4)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 25 23 26 1 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("newname") [flags 0x41] <function_decl 0x40285a6c newname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 22 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5 [ caseflag ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5 [ caseflag ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
                (nil)))))

(insn:TI 26 25 377 1 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 25 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))
;; End of basic block 1, registers live:
 1 [%r1] 29 [%r29]

;; Start of basic block 2, registers live: 1 [%r1] 29 [%r29]
(code_label:HI 377 26 378 2 32 "" [5 uses])

(note:HI 378 377 382 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 382 378 482 2 NOTE_INSN_FUNCTION_END)

(note 482 382 483 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 483 482 385 2 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 116 [0x74])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 385 483 391 2 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg/v:SI 29 %r29 [orig:125 m ] [125])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (nil)))

(insn 391 385 485 2 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 385 (nil))
    (nil))

(insn:TI 485 391 486 2 (set (reg:SI 22 %r22)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 486 485 484 2 (set (reg:SI 23 %r23)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 484 486 487 2 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 483 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 487 484 488 2 (set (reg:SI 24 %r24)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 80 [0x50])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 488 487 489 2 (set (reg:SI 25 %r25)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 489 488 490 2 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 88 [0x58])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 490 489 491 2 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 92 [0x5c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 491 490 492 2 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 96 [0x60])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 492 491 493 2 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 100 [0x64])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 385 (nil))
    (nil))

(insn:TI 493 492 494 2 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 104 [0x68])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 494 493 495 2 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 108 [0x6c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 495 494 496 2 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 112 [0x70]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 483 (insn_list:REG_DEP_ANTI 485 (insn_list:REG_DEP_ANTI 486 (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_ANTI 491 (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 494 (nil))))))))))))
    (nil))

(jump_insn:TI 496 495 497 2 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 494 (insn_list:REG_DEP_TRUE 493 (insn_list:REG_DEP_TRUE 492 (insn_list:REG_DEP_TRUE 491 (insn_list:REG_DEP_TRUE 490 (insn_list:REG_DEP_TRUE 489 (insn_list:REG_DEP_TRUE 488 (insn_list:REG_DEP_TRUE 487 (insn_list:REG_DEP_TRUE 486 (insn_list:REG_DEP_TRUE 485 (insn_list:REG_DEP_TRUE 385 (insn_list:REG_DEP_ANTI 391 (insn_list:REG_DEP_TRUE 495 (insn_list:REG_DEP_TRUE 483 (insn_list:REG_DEP_TRUE 484 (nil))))))))))))))))
    (nil))
;; End of basic block 2, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 497 496 29)

;; Start of basic block 3, registers live: 1 [%r1] 27 [%r27] 31 [%r31]
(code_label:HI 29 497 30 3 30 "" [1 uses])

(note:HI 30 29 35 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 35 30 32 3 NOTE_INSN_DELETED)

(insn:TI 32 35 33 3 (set (reg:SI 3 %r3 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 33 32 34 3 (set (reg:SI 4 %r4)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 8 [0x8]))) 36 {*addsi3_internal1} (nil)
    (nil))

(call_insn:TI 34 33 36 3 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("stat") [flags 0x41] <function_decl 0x4025b32c stat>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
            (nil))))

(insn:TI 36 34 37 3 (set (reg:CC 75 %cr7 [146])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 34 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 37 36 154 3 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [146])
                (const_int 0 [0x0]))
            (label_ref 542)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_ANTI 34 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [146])
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 3, registers live:
 1 [%r1] 27 [%r27] 31 [%r31]

;; Start of basic block 4, registers live: 1 [%r1] 27 [%r27] 31 [%r31]
(note:HI 154 37 156 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 156 154 158 4 NOTE_INSN_DELETED)

(note:HI 158 156 157 4 NOTE_INSN_DELETED)

(insn:TI 157 158 159 4 (set (reg:SI 0 %r0 [orig:171 s.st_mode ] [171])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 %r1)
                    (const_int 8 [0x8])) [6 s.st_mode+0 S2 A64]))) 30 {*rs6000.md:847} (nil)
    (nil))

(insn:TI 159 157 160 4 (parallel [
            (set (reg:CC 68 %cr0)
                (compare:CC (zero_extract:SI (reg:SI 0 %r0 [orig:171 s.st_mode ] [171])
                        (const_int 1 [0x1])
                        (const_int 20 [0x14]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 9 %r9))
        ]) 94 {*extzvsi_internal1} (insn_list:REG_DEP_TRUE 157 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:171 s.st_mode ] [171])
        (expr_list:REG_UNUSED (reg:SI 9 %r9)
            (nil))))

(jump_insn:TI 160 159 175 4 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0)
                (const_int 0 [0x0]))
            (label_ref 543)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_TRUE 159 (nil)))
    (expr_list:REG_DEAD (reg:CC 68 %cr0)
        (expr_list:REG_BR_PROB (const_int 400 [0x190])
            (nil))))
;; End of basic block 4, registers live:
 1 [%r1] 27 [%r27] 31 [%r31]

;; Start of basic block 5, registers live: 1 [%r1] 27 [%r27] 31 [%r31]
(note:HI 175 160 179 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 179 175 181 5 NOTE_INSN_DELETED)

(note:HI 181 179 184 5 NOTE_INSN_DELETED)

(note:HI 184 181 177 5 NOTE_INSN_DELETED)

(insn:TI 177 184 191 5 (set (reg:SI 3 %r3 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 191 177 178 5 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (const_int 4 [0x4])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn/u:TI 178 191 182 5 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 177 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
            (nil))))

(insn:TI 182 178 183 5 (set (reg:SI 3 %r3)
        (plus:SI (reg:SI 3 %r3)
            (const_int 2 [0x2]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 178 (nil))
    (nil))

(call_insn:TI 183 182 187 5 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 182 (insn_list:REG_DEP_ANTI 178 (nil)))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn:TI 187 183 188 5 (parallel [
            (set (reg:CC 68 %cr0)
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 30 %r30 [179])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_OUTPUT 178 (insn_list:REG_DEP_TRUE 183 (nil)))
    (nil))

(jump_insn:TI 188 187 195 5 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0)
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 177 (insn_list:REG_DEP_ANTI 178 (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_ANTI 191 (insn_list:REG_DEP_TRUE 187 (insn_list:REG_DEP_ANTI 183 (nil)))))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0)
        (expr_list:REG_BR_PROB (const_int 2124 [0x84c])
            (nil))))
;; End of basic block 5, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 6, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 30 [%r30] 31 [%r31]
(note:HI 195 188 207 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 207 195 198 6 NOTE_INSN_DELETED)

(insn:TI 198 207 199 6 (set (reg:SI 4 %r4 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 199 198 201 6 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 198 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ n ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ n ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
            (nil))))

(insn 201 199 202 6 (set (reg:SI 3 %r3 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 199 (nil))
    (nil))

(call_insn/u:TI 202 201 208 6 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_OUTPUT 198 (insn_list:REG_DEP_TRUE 201 (insn_list:REG_DEP_ANTI 199 (nil))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
            (nil))))

(insn 208 202 205 6 (set (reg:SI 0 %r0 [184])
        (zero_extend:SI (mem:QI (reg/f:SI 30 %r30 [179]) [0 S1 A8]))) 18 {*rs6000.md:513} (insn_list:REG_DEP_OUTPUT 199 (insn_list:REG_DEP_ANTI 202 (nil)))
    (nil))

(insn:TI 205 208 209 6 (set (reg/v/f:SI 9 %r9 [orig:128 a ] [128])
        (plus:SI (reg/f:SI 30 %r30 [179])
            (reg:SI 3 %r3 [181]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_OUTPUT 199 (insn_list:REG_DEP_TRUE 202 (nil)))
    (nil))

(insn:TI 209 205 210 6 (set (reg:CC 75 %cr7 [185])
        (compare:CC (reg:SI 0 %r0 [184])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 199 (insn_list:REG_DEP_OUTPUT 202 (insn_list:REG_DEP_TRUE 208 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [184])
        (nil)))

(jump_insn:TI 210 209 212 6 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [185])
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 198 (insn_list:REG_DEP_ANTI 199 (insn_list:REG_DEP_ANTI 201 (insn_list:REG_DEP_ANTI 208 (insn_list:REG_DEP_ANTI 205 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_ANTI 202 (nil))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [185])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6, registers live:
 1 [%r1] 3 [%r3] 9 [%r9] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 7, registers live: 1 [%r1] 3 [%r3] 9 [%r9] 27 [%r27] 30 [%r30] 31 [%r31]
(note:HI 212 210 213 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 213 212 214 7 NOTE_INSN_DELETED)

(insn:TI 214 213 215 7 (set (reg:SI 0 %r0 [orig:131 D.5209 ] [131])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 9 %r9 [orig:128 a ] [128])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 9 %r9 [orig:128 a ] [128])
        (nil)))

(insn:TI 215 214 216 7 (set (reg:CC 75 %cr7 [187])
        (compare:CC (reg:SI 0 %r0 [orig:131 D.5209 ] [131])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 214 (nil))
    (nil))

(jump_insn:TI 216 215 218 7 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [187])
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 214 (insn_list:REG_DEP_TRUE 215 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [187])
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 7, registers live:
 0 [%r0] 1 [%r1] 3 [%r3] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 8, registers live: 0 [%r0] 1 [%r1] 3 [%r3] 27 [%r27] 30 [%r30] 31 [%r31]
(note:HI 218 216 219 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 219 218 220 8 (set (reg:CC 75 %cr7 [188])
        (compare:CC (reg:SI 0 %r0 [orig:131 D.5209 ] [131])
            (const_int 58 [0x3a]))) 368 {*cmpsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:131 D.5209 ] [131])
        (nil)))

(jump_insn:TI 220 219 222 8 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [188])
                (const_int 0 [0x0]))
            (label_ref 226)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 219 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [188])
        (expr_list:REG_BR_PROB (const_int 4880 [0x1310])
            (nil))))
;; End of basic block 8, registers live:
 1 [%r1] 3 [%r3] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 9, registers live: 1 [%r1] 3 [%r3] 27 [%r27] 30 [%r30] 31 [%r31]
(note:HI 222 220 224 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn:TI 224 222 225 9 (set (reg:HI 0 %r0 [189])
        (const_int 12032 [0x2f00])) 270 {*movhi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 12032 [0x2f00])
        (nil)))

(insn:TI 225 224 226 9 (set (mem:HI (plus:SI (reg/f:SI 30 %r30 [179])
                (reg:SI 3 %r3 [181])) [0 S2 A8])
        (reg:HI 0 %r0 [189])) 270 {*movhi_internal} (insn_list:REG_DEP_TRUE 224 (nil))
    (expr_list:REG_DEAD (reg:HI 0 %r0 [189])
        (expr_list:REG_DEAD (reg:SI 3 %r3 [181])
            (expr_list:REG_EQUAL (const_int 12032 [0x2f00])
                (nil)))))
;; End of basic block 9, registers live:
 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 10, registers live: 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]
(code_label:HI 226 225 227 10 55 "" [3 uses])

(note:HI 227 226 229 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 229 227 231 10 (set (reg/f:SI 9 %r9 [191])
        (high:SI (symbol_ref:SI ("dirnames") [flags 0x44] <var_decl 0x4027ed98 dirnames>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("dirnames") [flags 0x44] <var_decl 0x4027ed98 dirnames>))
        (nil)))

(insn:TI 231 229 232 10 (set (reg:SI 0 %r0 [orig:192 dirnames ] [192])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [191])
                (symbol_ref:SI ("dirnames") [flags 0x44] <var_decl 0x4027ed98 dirnames>)) [3 dirnames+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 229 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [191])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("dirnames") [flags 0x44] <var_decl 0x4027ed98 dirnames>) [3 dirnames+0 S4 A32])
            (nil))))

(insn:TI 232 231 233 10 (set (reg:CC 75 %cr7 [193])
        (compare:CC (reg:SI 0 %r0 [orig:192 dirnames ] [192])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 231 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:192 dirnames ] [192])
        (nil)))

(jump_insn:TI 233 232 251 10 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [193])
                (const_int 0 [0x0]))
            (label_ref 544)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 229 (insn_list:REG_DEP_ANTI 231 (insn_list:REG_DEP_TRUE 232 (nil))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [193])
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 10, registers live:
 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 11, registers live: 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]
(code_label:HI 251 233 252 11 59 "" [1 uses])

(note:HI 252 251 254 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 254 252 256 11 (set (reg/f:SI 9 %r9 [196])
        (high:SI (symbol_ref:SI ("recurse") [flags 0x44] <var_decl 0x4027e7b4 recurse>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("recurse") [flags 0x44] <var_decl 0x4027e7b4 recurse>))
        (nil)))

(insn:TI 256 254 257 11 (set (reg:SI 0 %r0 [orig:197 recurse ] [197])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [196])
                (symbol_ref:SI ("recurse") [flags 0x44] <var_decl 0x4027e7b4 recurse>)) [3 recurse+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 254 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [196])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("recurse") [flags 0x44] <var_decl 0x4027e7b4 recurse>) [3 recurse+0 S4 A32])
            (nil))))

(insn:TI 257 256 258 11 (set (reg:CC 75 %cr7 [198])
        (compare:CC (reg:SI 0 %r0 [orig:197 recurse ] [197])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 256 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:197 recurse ] [197])
        (nil)))

(jump_insn:TI 258 257 260 11 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [198])
                (const_int 0 [0x0]))
            (label_ref 366)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_ANTI 256 (insn_list:REG_DEP_TRUE 257 (nil))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [198])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11, registers live:
 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 12, registers live: 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]
(note:HI 260 258 263 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 263 260 261 12 NOTE_INSN_DELETED)

(insn:TI 261 263 262 12 (set (reg:SI 3 %r3 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:139 n ] [139])
        (nil)))

(call_insn:TI 262 261 463 12 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("opendir") [flags 0x41] <function_decl 0x4025bbc8 opendir>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 261 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
        (nil)))

(insn:TI 463 262 462 12 (set (reg:CC 75 %cr7 [199])
        (compare:CC (reg:SI 3 %r3 [orig:127 d ] [127])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 262 (nil))
    (nil))

(insn 462 463 265 12 (set (reg/v/f:SI 26 %r26 [orig:127 d ] [127])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 262 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 265 462 435 12 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [199])
                (const_int 0 [0x0]))
            (label_ref 366)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 261 (insn_list:REG_DEP_ANTI 462 (insn_list:REG_DEP_TRUE 463 (insn_list:REG_DEP_ANTI 262 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [199])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 12, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 30 [%r30]

;; Start of basic block 13, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 30 [%r30]
(code_label:HI 435 265 406 13 77 "" [2 uses])

(note:HI 406 435 351 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 351 406 349 13 NOTE_INSN_DELETED)

(insn:TI 349 351 350 13 (set (reg:SI 3 %r3 [ d ])
        (reg/v/f:SI 26 %r26 [orig:127 d ] [127])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 350 349 459 13 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("readdir") [flags 0x41] <function_decl 0x4025d000 readdir>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 349 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ d ]))
        (nil)))

(insn:TI 459 350 458 13 (set (reg:CC 75 %cr7 [214])
        (compare:CC (reg:SI 3 %r3 [orig:122 e ] [122])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 350 (nil))
    (nil))

(insn 458 459 359 13 (set (reg/v/f:SI 0 %r0 [orig:122 e ] [122])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 350 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn:TI 359 458 272 13 (parallel [
            (set (reg:CC 68 %cr0 [215])
                (compare:CC (plus:SI (reg/v/f:SI 0 %r0 [orig:122 e ] [122])
                        (const_int 20 [0x14]))
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 28 %r28 [orig:126 e ] [126])
                (plus:SI (reg/v/f:SI 0 %r0 [orig:122 e ] [122])
                    (const_int 20 [0x14])))
        ]) 38 {*addsi3_internal3} (insn_list:REG_DEP_OUTPUT 350 (insn_list:REG_DEP_TRUE 458 (nil)))
    (expr_list:REG_DEAD (reg/v/f:SI 0 %r0 [orig:122 e ] [122])
        (nil)))

(insn 272 359 354 13 (set (reg:SI 3 %r3 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 458 (insn_list:REG_DEP_ANTI 459 (insn_list:REG_DEP_OUTPUT 350 (nil))))
    (nil))

(jump_insn:TI 354 272 356 13 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [214])
                (const_int 0 [0x0]))
            (label_ref/s 361)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 349 (insn_list:REG_DEP_ANTI 458 (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 359 (insn_list:REG_DEP_TRUE 459 (insn_list:REG_DEP_ANTI 350 (nil)))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [214])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 13, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 30 [%r30] 68 [%cr0]

;; Start of basic block 14, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 30 [%r30] 68 [%cr0]
(note:HI 356 354 357 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 357 356 360 14 NOTE_INSN_DELETED)

(jump_insn:TI 360 357 398 14 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [215])
                (const_int 0 [0x0]))
            (label_ref 361)
            (pc))) 452 {*rs6000.md:13839} (nil)
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [215])
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 14, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 30 [%r30]

(note:HI 398 360 397 NOTE_INSN_LOOP_END)

(note:HI 397 398 270 NOTE_INSN_LOOP_BEG)

;; Start of basic block 15, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 30 [%r30]
(note:HI 270 397 278 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note:HI 278 270 281 15 NOTE_INSN_DELETED)

(note:HI 281 278 284 15 NOTE_INSN_DELETED)

(note:HI 284 281 273 15 NOTE_INSN_DELETED)

(call_insn/u:TI 273 284 274 15 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
            (nil))))

(insn:TI 274 273 276 15 (set (reg:SI 29 %r29 [200])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 273 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (expr_list:REG_EQUAL (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
                (expr_list:REG_DEP_TRUE (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>)
                    (expr_list:REG_DEP_TRUE (reg/v/f:SI 124 [ p ])
                        (nil))))
            (nil))))

(insn 276 274 277 15 (set (reg:SI 3 %r3 [ e ])
        (reg/v/f:SI 28 %r28 [orig:126 e ] [126])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_OUTPUT 273 (nil)))
    (nil))

(call_insn/u:TI 277 276 280 15 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 276 (insn_list:REG_DEP_ANTI 273 (nil)))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ e ]))
            (nil))))

(insn:TI 280 277 282 15 (set (reg:SI 29 %r29 [204])
        (plus:SI (reg:SI 29 %r29 [200])
            (reg:SI 3 %r3))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_TRUE 277 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn:TI 282 280 283 15 (set (reg:SI 3 %r3)
        (plus:SI (reg:SI 29 %r29 [204])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_OUTPUT 277 (insn_list:REG_DEP_TRUE 280 (nil)))
    (expr_list:REG_DEAD (reg:SI 29 %r29 [204])
        (nil)))

(call_insn:TI 283 282 305 15 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_TRUE 282 (insn_list:REG_DEP_ANTI 277 (nil))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn 305 283 287 15 (set (reg:SI 4 %r4 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 273 (insn_list:REG_DEP_OUTPUT 277 (insn_list:REG_DEP_OUTPUT 283 (nil))))
    (nil))

(insn:TI 287 305 288 15 (parallel [
            (set (reg:CC 68 %cr0)
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 31 %r31 [206])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_TRUE 283 (nil))))
    (nil))

(jump_insn:TI 288 287 302 15 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0)
                (const_int 0 [0x0]))
            (label_ref/s 399)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_ANTI 280 (insn_list:REG_DEP_ANTI 282 (insn_list:REG_DEP_ANTI 305 (insn_list:REG_DEP_TRUE 287 (insn_list:REG_DEP_ANTI 283 (nil))))))))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0)
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 15, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 26 [%r26] 27 [%r27] 28 [%r28] 30 [%r30] 31 [%r31]

;; Start of basic block 16, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 26 [%r26] 27 [%r27] 28 [%r28] 30 [%r30] 31 [%r31]
(note:HI 302 288 316 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note:HI 316 302 306 16 NOTE_INSN_DELETED)

(call_insn:TI 306 316 310 16 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ p ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ p ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ a.40 ]))
            (nil))))

(insn 310 306 311 16 (set (reg:SI 4 %r4 [ e ])
        (reg/v/f:SI 28 %r28 [orig:126 e ] [126])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 306 (nil))
    (expr_list:REG_DEAD (reg/v/f:SI 28 %r28 [orig:126 e ] [126])
        (nil)))

(call_insn:TI 311 310 313 16 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcat") [flags 0x41] <function_decl 0x401f0074 strcat>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 310 (insn_list:REG_DEP_TRUE 306 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ e ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ e ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ D.5219 ]))
            (nil))))

(insn 313 311 314 16 (set (reg:SI 3 %r3 [ a.40 ])
        (reg/f:SI 31 %r31 [206])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 311 (nil))
    (nil))

(insn 314 313 315 16 (set (reg:SI 4 %r4 [ caseflag ])
        (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_OUTPUT 310 (nil)))
    (nil))

(call_insn:TI 315 314 461 16 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("procname") [flags 0x3] <function_decl 0x4028832c procname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 355 {*call_value_local32} (insn_list:REG_DEP_TRUE 314 (insn_list:REG_DEP_TRUE 313 (insn_list:REG_DEP_ANTI 311 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ caseflag ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ caseflag ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ a.40 ]))
            (nil))))

(insn:TI 461 315 323 16 (set (reg:CC 75 %cr7 [209])
        (compare:CC (reg:SI 3 %r3 [orig:121 m.37 ] [121])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 306 (insn_list:REG_DEP_OUTPUT 311 (insn_list:REG_DEP_TRUE 315 (nil))))
    (nil))

(insn 323 461 318 16 (set (reg:CC 74 %cr6 [211])
        (compare:CC (reg:SI 3 %r3 [orig:121 m.37 ] [121])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 306 (insn_list:REG_DEP_OUTPUT 311 (insn_list:REG_DEP_TRUE 315 (nil))))
    (nil))

(jump_insn:TI 318 323 320 16 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [209])
                (const_int 0 [0x0]))
            (label_ref 341)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 306 (insn_list:REG_DEP_ANTI 310 (insn_list:REG_DEP_ANTI 311 (insn_list:REG_DEP_ANTI 313 (insn_list:REG_DEP_ANTI 314 (insn_list:REG_DEP_ANTI 323 (insn_list:REG_DEP_TRUE 461 (insn_list:REG_DEP_ANTI 315 (nil)))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [209])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 16, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31] 74 [%cr6]

;; Start of basic block 17, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31] 74 [%cr6]
(note:HI 320 318 331 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 331 320 324 17 (set (reg:SI 4 %r4 [ a.40 ])
        (reg/f:SI 31 %r31 [206])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn 324 331 336 17 (set (pc)
        (if_then_else (eq (reg:CC 74 %cr6 [211])
                (const_int 0 [0x0]))
            (label_ref 545)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 331 (nil))
    (expr_list:REG_DEAD (reg:CC 74 %cr6 [211])
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 17, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 18, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31]
(note:HI 336 324 339 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 339 336 340 18 (set (reg:SI 4 %r4 [ a.40 ])
        (reg/f:SI 31 %r31 [206])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 340 339 341 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("ziperr") [flags 0x41] <function_decl 0x40281e0c ziperr>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 339 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ m.37 ])
        (expr_list:REG_DEAD (reg:SI 4 %r4 [ a.40 ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ a.40 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ m.37 ]))
            (nil))))
;; End of basic block 18, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31]

;; Start of basic block 19, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31]
(code_label:HI 341 340 342 19 68 "" [1 uses])

(note:HI 342 341 344 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 344 342 345 19 (set (reg:SI 3 %r3 [ a.40 ])
        (reg/f:SI 31 %r31 [206])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 31 %r31 [206])
        (nil)))

(call_insn:TI 345 344 546 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 344 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ a.40 ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ a.40 ]))
        (nil)))

(jump_insn:TI 546 345 547 19 (set (pc)
        (label_ref 435)) 460 {jump} (insn_list:REG_DEP_TRUE 344 (insn_list:REG_DEP_TRUE 345 (nil)))
    (nil))
;; End of basic block 19, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 30 [%r30]

(barrier 547 546 361)

;; Start of basic block 20, registers live: 1 [%r1] 26 [%r26] 30 [%r30]
(code_label:HI 361 547 362 20 72 "" [2 uses])

(note:HI 362 361 364 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 364 362 365 20 (set (reg:SI 3 %r3 [ d ])
        (reg/v/f:SI 26 %r26 [orig:127 d ] [127])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 26 %r26 [orig:127 d ] [127])
        (nil)))

(call_insn:TI 365 364 366 20 (parallel [
            (call (mem:SI (symbol_ref:SI ("closedir") [flags 0x41] <function_decl 0x4025bd24 closedir>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 364 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ d ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ d ]))
        (nil)))
;; End of basic block 20, registers live:
 1 [%r1] 30 [%r30]

;; Start of basic block 21, registers live: 1 [%r1] 30 [%r30]
(code_label:HI 366 365 367 21 62 "" [2 uses])

(note:HI 367 366 369 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 369 367 371 21 (set (reg:SI 3 %r3 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 30 %r30 [179])
        (nil)))

(insn 371 369 370 21 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 370 371 501 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 369 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ p ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
        (nil)))

(insn 501 370 499 21 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 116 [0x74])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn 499 501 500 21 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg/v:SI 29 %r29 [orig:125 m ] [125])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_OUTPUT 369 (insn_list:REG_DEP_TRUE 371 (nil))))
    (expr_list:REG_DEAD (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (nil)))

(insn 500 499 503 21 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 499 (nil))
    (nil))

(insn:TI 503 500 504 21 (set (reg:SI 22 %r22)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn:TI 504 503 502 21 (set (reg:SI 23 %r23)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn 502 504 505 21 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 370 (insn_list:REG_DEP_TRUE 501 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 505 502 506 21 (set (reg:SI 24 %r24)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 80 [0x50])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn:TI 506 505 507 21 (set (reg:SI 25 %r25)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn:TI 507 506 508 21 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 88 [0x58])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn:TI 508 507 509 21 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 92 [0x5c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn:TI 509 508 510 21 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 96 [0x60])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn:TI 510 509 511 21 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 100 [0x64])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_OUTPUT 371 (insn_list:REG_DEP_ANTI 370 (nil))))
    (nil))

(insn:TI 511 510 512 21 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 104 [0x68])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 370 (nil)))
    (nil))

(insn:TI 512 511 513 21 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 108 [0x6c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 370 (nil))
    (nil))

(insn 513 512 514 21 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 112 [0x70]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 370 (insn_list:REG_DEP_ANTI 501 (insn_list:REG_DEP_ANTI 503 (insn_list:REG_DEP_ANTI 504 (insn_list:REG_DEP_ANTI 505 (insn_list:REG_DEP_ANTI 506 (insn_list:REG_DEP_ANTI 507 (insn_list:REG_DEP_ANTI 508 (insn_list:REG_DEP_ANTI 509 (insn_list:REG_DEP_ANTI 510 (insn_list:REG_DEP_ANTI 511 (insn_list:REG_DEP_ANTI 512 (nil)))))))))))))
    (nil))

(jump_insn:TI 514 513 517 21 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_ANTI 369 (insn_list:REG_DEP_ANTI 371 (insn_list:REG_DEP_TRUE 512 (insn_list:REG_DEP_TRUE 511 (insn_list:REG_DEP_TRUE 510 (insn_list:REG_DEP_TRUE 509 (insn_list:REG_DEP_TRUE 508 (insn_list:REG_DEP_TRUE 507 (insn_list:REG_DEP_TRUE 506 (insn_list:REG_DEP_TRUE 505 (insn_list:REG_DEP_TRUE 504 (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_TRUE 499 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_TRUE 370 (insn_list:REG_DEP_TRUE 513 (insn_list:REG_DEP_TRUE 501 (insn_list:REG_DEP_TRUE 502 (nil)))))))))))))))))))
    (nil))
;; End of basic block 21, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 517 514 542)

;; Start of basic block 23, registers live: 1 [%r1] 27 [%r27] 31 [%r31]
(code_label 542 517 39 23 78 "" [1 uses])

(note:HI 39 542 41 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 41 39 42 23 (set (reg:SI 3 %r3 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:139 n ] [139])
        (nil)))

(insn 42 41 43 23 (set (reg:SI 4 %r4)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 43 42 54 23 (set (reg:SI 5 %r5)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 54 43 44 23 (set (reg/v:SI 30 %r30 [orig:120 m.38 ] [120])
        (const_int 1 [0x1])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 44 54 47 23 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("ex2in") [flags 0x3] <function_decl 0x4028815c ex2in>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 355 {*call_value_local32} (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 41 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
                (nil)))))

(insn 47 44 49 23 (set (reg/f:SI 9 %r9 [148])
        (high:SI (symbol_ref:SI ("zfiles") [flags 0x44] <var_decl 0x40281244 zfiles>))) 263 {elf_high} (insn_list:REG_DEP_OUTPUT 44 (nil))
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("zfiles") [flags 0x44] <var_decl 0x40281244 zfiles>))
        (nil)))

(insn:TI 49 47 45 23 (set (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [148])
                (symbol_ref:SI ("zfiles") [flags 0x44] <var_decl 0x40281244 zfiles>)) [9 zfiles+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 47 (insn_list:REG_DEP_ANTI 44 (nil)))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [148])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("zfiles") [flags 0x44] <var_decl 0x40281244 zfiles>) [9 zfiles+0 S4 A32])
            (nil))))

(insn 45 49 50 23 (set (reg/v/f:SI 31 %r31 [orig:119 p.39 ] [119])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 44 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn:TI 50 45 51 23 (set (reg:CC 75 %cr7 [149])
        (compare:CC (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_TRUE 49 (nil)))
    (nil))

(jump_insn:TI 51 50 58 23 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [149])
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_TRUE 50 (insn_list:REG_DEP_ANTI 44 (nil))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [149])
        (expr_list:REG_BR_PROB (const_int 3537 [0xdd1])
            (nil))))
;; End of basic block 23, registers live:
 1 [%r1] 27 [%r27] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 24, registers live: 1 [%r1] 27 [%r27] 29 [%r29] 30 [%r30] 31 [%r31]
(note:HI 58 51 400 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 400 58 401 24 (set (reg/f:SI 26 %r26 [153])
        (high:SI (symbol_ref:SI ("pcount") [flags 0x44] <var_decl 0x402817b4 pcount>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("pcount") [flags 0x44] <var_decl 0x402817b4 pcount>))
        (nil)))

(insn 401 400 402 24 (set (reg/f:SI 28 %r28 [158])
        (high:SI (symbol_ref:SI ("verbose") [flags 0x44] <var_decl 0x4027ea6c verbose>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("verbose") [flags 0x44] <var_decl 0x4027ea6c verbose>))
        (nil)))

(insn:TI 402 401 403 24 (set (reg/f:SI 23 %r23 [162])
        (high:SI (symbol_ref:SI ("mesg") [flags 0x44] <var_decl 0x40281074 mesg>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("mesg") [flags 0x44] <var_decl 0x40281074 mesg>))
        (nil)))

(insn 403 402 404 24 (set (reg/f:SI 24 %r24 [164])
        (high:SI (symbol_ref/f:SI ("*.LC1") [flags 0x2] <string_cst 0x40415720>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC1") [flags 0x2] <string_cst 0x40415720>))
        (nil)))

(insn:TI 404 403 405 24 (set (reg/f:SI 22 %r22 [165])
        (high:SI (symbol_ref/f:SI ("*.LC2") [flags 0x2] <string_cst 0x404157a0>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC2") [flags 0x2] <string_cst 0x404157a0>))
        (nil)))

(insn 405 404 548 24 (set (reg/f:SI 25 %r25 [167])
        (high:SI (symbol_ref/f:SI ("*.LC3") [flags 0x2] <string_cst 0x403e0340>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC3") [flags 0x2] <string_cst 0x403e0340>))
        (nil)))

(jump_insn:TI 548 405 549 24 (set (pc)
        (label_ref 60)) 460 {jump} (insn_list:REG_DEP_TRUE 401 (insn_list:REG_DEP_TRUE 400 (insn_list:REG_DEP_TRUE 405 (insn_list:REG_DEP_TRUE 403 (insn_list:REG_DEP_TRUE 402 (insn_list:REG_DEP_TRUE 404 (nil)))))))
    (nil))
;; End of basic block 24, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

(barrier 549 548 91)

;; Start of basic block 25, registers live: 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(code_label:HI 91 549 92 25 43 "" [2 uses])

(note:HI 92 91 97 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 97 92 111 25 (set (reg:SI 0 %r0 [orig:159 verbose ] [159])
        (mem/i:SI (lo_sum:SI (reg/f:SI 28 %r28 [158])
                (symbol_ref:SI ("verbose") [flags 0x44] <var_decl 0x4027ea6c verbose>)) [3 verbose+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUIV (mem/i:SI (lo_sum:SI (reg/f:SI 28 %r28 [158])
                (symbol_ref:SI ("verbose") [flags 0x44] <var_decl 0x4027ea6c verbose>)) [3 verbose+0 S4 A32])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("verbose") [flags 0x44] <var_decl 0x4027ea6c verbose>) [3 verbose+0 S4 A32])
            (nil))))

(insn 111 97 93 25 (set (reg:CC 74 %cr6 [163])
        (compare:CC (reg:SI 3 %r3 [orig:135 iftmp.3 ] [135])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn:TI 93 111 98 25 (set (mem/s:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
                (const_int 80 [0x50])) [3 <variable>.mark+0 S4 A32])
        (reg:SI 3 %r3 [orig:135 iftmp.3 ] [135])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 97 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [orig:135 iftmp.3 ] [135])
        (nil)))

(insn:TI 98 93 99 25 (set (reg:CC 75 %cr7 [160])
        (compare:CC (reg:SI 0 %r0 [orig:159 verbose ] [159])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 97 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:159 verbose ] [159])
        (nil)))

(jump_insn:TI 99 98 106 25 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [160])
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_ANTI 93 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [160])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 74 [%cr6]

;; Start of basic block 26, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 74 [%cr6]
(note:HI 106 99 116 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 116 106 110 26 (set (reg/f:SI 5 %r5 [orig:133 iftmp.7 ] [133])
        (lo_sum:SI (reg/f:SI 24 %r24 [164])
            (symbol_ref/f:SI ("*.LC1") [flags 0x2] <string_cst 0x40415720>))) 266 {elf_low} (nil)
    (nil))

(insn 110 116 112 26 (set (reg:SI 3 %r3 [orig:134 mesg.6 ] [134])
        (mem/i:SI (lo_sum:SI (reg/f:SI 23 %r23 [162])
                (symbol_ref:SI ("mesg") [flags 0x44] <var_decl 0x40281074 mesg>)) [12 mesg+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("mesg") [flags 0x44] <var_decl 0x40281074 mesg>) [12 mesg+0 S4 A32])
        (nil)))

(jump_insn 112 110 120 26 (set (pc)
        (if_then_else (ne (reg:CC 74 %cr6 [163])
                (const_int 0 [0x0]))
            (label_ref 123)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 110 (nil)))
    (expr_list:REG_DEAD (reg:CC 74 %cr6 [163])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 26, registers live:
 1 [%r1] 3 [%r3] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]

;; Start of basic block 27, registers live: 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]
(note:HI 120 112 122 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn:TI 122 120 123 27 (set (reg/f:SI 5 %r5 [orig:133 iftmp.7 ] [133])
        (lo_sum:SI (reg/f:SI 22 %r22 [165])
            (symbol_ref/f:SI ("*.LC2") [flags 0x2] <string_cst 0x404157a0>))) 266 {elf_low} (nil)
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC2") [flags 0x2] <string_cst 0x404157a0>)
        (nil)))
;; End of basic block 27, registers live:
 1 [%r1] 3 [%r3] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]

;; Start of basic block 28, registers live: 1 [%r1] 3 [%r3] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]
(code_label:HI 123 122 124 28 48 "" [1 uses])

(note:HI 124 123 127 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note:HI 127 124 131 28 NOTE_INSN_DELETED)

(insn:TI 131 127 129 28 (set (reg:SI 6 %r6 [ <variable>.name ])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
                (const_int 56 [0x38])) [8 <variable>.name+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 129 131 133 28 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 25 %r25 [167])
            (symbol_ref/f:SI ("*.LC3") [flags 0x2] <string_cst 0x403e0340>))) 266 {elf_low} (nil)
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC3") [flags 0x2] <string_cst 0x403e0340>)
        (nil)))

(insn 133 129 132 28 (set (reg/v:SI 30 %r30 [orig:120 m.38 ] [120])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 132 133 134 28 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("fprintf") [flags 0x41] <function_decl 0x401f332c fprintf>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 4 [0x4]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 133 (insn_list:REG_DEP_TRUE 131 (insn_list:REG_DEP_TRUE 129 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5 [ iftmp.7 ])
            (expr_list:REG_DEAD (reg:SI 6 %r6 [ <variable>.name ])
                (expr_list:REG_UNUSED (reg:SI 65 lr)
                    (expr_list:REG_UNUSED (reg:SI 3 %r3)
                        (expr_list:REG_EH_REGION (const_int 0 [0x0])
                            (nil)))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 6 %r6 [ <variable>.name ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5 [ iftmp.7 ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
                (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ mesg.6 ]))
                    (nil))))))
;; End of basic block 28, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 29, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(code_label:HI 134 132 135 29 39 "" [2 uses])

(note:HI 135 134 137 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 137 135 138 29 (set (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
                (const_int 92 [0x5c])) [9 <variable>.nxt+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 138 137 139 29 (set (reg:CC 75 %cr7 [169])
        (compare:CC (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 137 (nil))
    (nil))

(jump_insn:TI 139 138 396 29 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [169])
                (const_int 0 [0x0]))
            (label_ref 140)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 137 (insn_list:REG_DEP_TRUE 138 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [169])
        (expr_list:REG_BR_PROB (const_int 1100 [0x44c])
            (nil))))
;; End of basic block 29, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

(note:HI 396 139 395 NOTE_INSN_LOOP_END)

(note:HI 395 396 60 NOTE_INSN_LOOP_BEG)

;; Start of basic block 30, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(code_label:HI 60 395 61 30 38 "" [1 uses])

(note:HI 61 60 63 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note:HI 63 61 68 30 NOTE_INSN_DELETED)

(note:HI 68 63 65 30 NOTE_INSN_DELETED)

(insn:TI 65 68 66 30 (set (reg:SI 4 %r4 [ <variable>.iname ])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
                (const_int 72 [0x48])) [8 <variable>.iname+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 66 65 64 30 (set (reg:SI 5 %r5 [ caseflag ])
        (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 64 66 67 30 (set (reg:SI 3 %r3 [ p.39 ])
        (reg/v/f:SI 31 %r31 [orig:119 p.39 ] [119])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 67 64 69 30 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("shmatch") [flags 0x41] <function_decl 0x402891d0 shmatch>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 66 (insn_list:REG_DEP_TRUE 65 (insn_list:REG_DEP_TRUE 64 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ <variable>.iname ])
        (expr_list:REG_DEAD (reg:SI 5 %r5 [ caseflag ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5 [ caseflag ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ <variable>.iname ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p.39 ]))
                (nil)))))

(insn:TI 69 67 81 30 (set (reg:CC 75 %cr7 [151])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 67 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn 81 69 70 30 (set (reg:SI 3 %r3 [orig:135 iftmp.3 ] [135])
        (const_int 1 [0x1])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 69 (insn_list:REG_DEP_OUTPUT 67 (nil)))
    (nil))

(jump_insn:TI 70 81 72 30 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [151])
                (const_int 0 [0x0]))
            (label_ref 134)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 65 (insn_list:REG_DEP_ANTI 66 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_ANTI 67 (nil)))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [151])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 31, registers live: 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]
(note:HI 72 70 76 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn:TI 76 72 88 31 (set (reg:SI 0 %r0 [orig:154 pcount ] [154])
        (mem/i:SI (lo_sum:SI (reg/f:SI 26 %r26 [153])
                (symbol_ref:SI ("pcount") [flags 0x44] <var_decl 0x402817b4 pcount>)) [3 pcount+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUIV (mem/i:SI (lo_sum:SI (reg/f:SI 26 %r26 [153])
                (symbol_ref:SI ("pcount") [flags 0x44] <var_decl 0x402817b4 pcount>)) [3 pcount+0 S4 A32])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("pcount") [flags 0x44] <var_decl 0x402817b4 pcount>) [3 pcount+0 S4 A32])
            (nil))))

(insn 88 76 102 31 (set (reg:SI 4 %r4 [ caseflag ])
        (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 102 88 77 31 (set (reg/v:SI 30 %r30 [orig:120 m.38 ] [120])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn:TI 77 102 78 31 (set (reg:CC 75 %cr7 [155])
        (compare:CC (reg:SI 0 %r0 [orig:154 pcount ] [154])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 76 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:154 pcount ] [154])
        (nil)))

(jump_insn:TI 78 77 85 31 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [155])
                (const_int 0 [0x0]))
            (label_ref 91)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_TRUE 77 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [155])
        (expr_list:REG_BR_PROB (const_int 7000 [0x1b58])
            (nil))))
;; End of basic block 31, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 32, registers live: 1 [%r1] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(note:HI 85 78 86 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note:HI 86 85 87 32 NOTE_INSN_DELETED)

(insn:TI 87 86 89 32 (set (reg:SI 3 %r3 [ <variable>.zname ])
        (mem/s/f:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:123 z ] [123])
                (const_int 76 [0x4c])) [8 <variable>.zname+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 89 87 550 32 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("filter") [flags 0x41] <function_decl 0x40285828 filter>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 87 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ caseflag ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ caseflag ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ <variable>.zname ]))
            (nil))))

(jump_insn:TI 550 89 551 32 (set (pc)
        (label_ref 91)) 460 {jump} (insn_list:REG_DEP_ANTI 87 (insn_list:REG_DEP_TRUE 89 (nil)))
    (nil))
;; End of basic block 32, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

(barrier 551 550 544)

;; Start of basic block 33, registers live: 1 [%r1] 27 [%r27] 30 [%r30] 31 [%r31]
(code_label 544 551 235 33 80 "" [1 uses])

(note:HI 235 544 240 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(note:HI 240 235 236 33 NOTE_INSN_DELETED)

(insn:TI 236 240 237 33 (set (reg:SI 3 %r3 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 237 236 238 33 (set (reg:SI 4 %r4)
        (const_int 1 [0x1])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 238 237 239 33 (set (reg:SI 5 %r5 [ caseflag ])
        (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 239 238 465 33 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("newname") [flags 0x41] <function_decl 0x40285a6c newname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 238 (insn_list:REG_DEP_TRUE 237 (insn_list:REG_DEP_TRUE 236 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5 [ caseflag ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5 [ caseflag ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
                (nil)))))

(insn:TI 465 239 464 33 (set (reg:CC 75 %cr7 [194])
        (compare:CC (reg:SI 3 %r3 [orig:125 m ] [125])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 239 (nil))
    (nil))

(insn 464 465 242 33 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 239 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 242 464 244 33 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [194])
                (const_int 0 [0x0]))
            (label_ref 251)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 236 (insn_list:REG_DEP_ANTI 237 (insn_list:REG_DEP_ANTI 238 (insn_list:REG_DEP_ANTI 464 (insn_list:REG_DEP_TRUE 465 (insn_list:REG_DEP_ANTI 239 (nil)))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [194])
        (expr_list:REG_BR_PROB (const_int 7000 [0x1b58])
            (nil))))
;; End of basic block 33, registers live:
 1 [%r1] 27 [%r27] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 34, registers live: 1 [%r1] 29 [%r29] 30 [%r30]
(note:HI 244 242 246 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn:TI 246 244 247 34 (set (reg:SI 3 %r3 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 30 %r30 [179])
        (nil)))

(call_insn:TI 247 246 552 34 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 246 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ p ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
        (nil)))

(jump_insn:TI 552 247 553 34 (set (pc)
        (label_ref 377)) 460 {jump} (insn_list:REG_DEP_TRUE 246 (insn_list:REG_DEP_TRUE 247 (nil)))
    (nil))
;; End of basic block 34, registers live:
 1 [%r1] 29 [%r29]

(barrier 553 552 140)

;; Start of basic block 35, registers live: 1 [%r1] 30 [%r30] 31 [%r31]
(code_label:HI 140 553 141 35 37 "" [2 uses])

(note:HI 141 140 143 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 143 141 150 35 (set (reg:SI 3 %r3 [ p.39 ])
        (reg/v/f:SI 31 %r31 [orig:119 p.39 ] [119])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:119 p.39 ] [119])
        (nil)))

(insn 150 143 144 35 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (const_int -1 [0xffffffffffffffff])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 144 150 146 35 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 143 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ p.39 ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p.39 ]))
        (nil)))

(insn 146 144 147 35 (set (reg:CC 75 %cr7 [170])
        (compare:CC (reg/v:SI 30 %r30 [orig:120 m.38 ] [120])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 144 (nil))
    (expr_list:REG_DEAD (reg/v:SI 30 %r30 [orig:120 m.38 ] [120])
        (nil)))

(jump_insn:TI 147 146 374 35 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [170])
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 143 (insn_list:REG_DEP_ANTI 150 (insn_list:REG_DEP_TRUE 146 (insn_list:REG_DEP_ANTI 144 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [170])
        (expr_list:REG_BR_PROB (const_int 400 [0x190])
            (nil))))
;; End of basic block 35, registers live:
 1 [%r1] 29 [%r29]

;; Start of basic block 36, registers live: 1 [%r1]
(code_label:HI 374 147 375 36 49 "" [1 uses])

(note:HI 375 374 521 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn:TI 521 375 376 36 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 116 [0x74])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 376 521 519 36 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 519 376 523 36 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg/v:SI 29 %r29 [orig:125 m ] [125])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 376 (nil))
    (expr_list:REG_DEAD (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (nil)))

(insn 523 519 520 36 (set (reg:SI 22 %r22)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 520 523 524 36 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 519 (nil))
    (nil))

(insn:TI 524 520 522 36 (set (reg:SI 23 %r23)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 522 524 525 36 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 521 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 525 522 526 36 (set (reg:SI 24 %r24)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 80 [0x50])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 526 525 527 36 (set (reg:SI 25 %r25)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 527 526 528 36 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 88 [0x58])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 528 527 529 36 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 92 [0x5c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 529 528 530 36 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 96 [0x60])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 530 529 531 36 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 100 [0x64])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 519 (insn_list:REG_DEP_OUTPUT 376 (nil)))
    (nil))

(insn:TI 531 530 532 36 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 104 [0x68])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 532 531 533 36 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 108 [0x6c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 533 532 534 36 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 112 [0x70]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 521 (insn_list:REG_DEP_ANTI 523 (insn_list:REG_DEP_ANTI 524 (insn_list:REG_DEP_ANTI 525 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 527 (insn_list:REG_DEP_ANTI 528 (insn_list:REG_DEP_ANTI 529 (insn_list:REG_DEP_ANTI 530 (insn_list:REG_DEP_ANTI 531 (insn_list:REG_DEP_ANTI 532 (nil))))))))))))
    (nil))

(jump_insn:TI 534 533 537 36 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_ANTI 376 (insn_list:REG_DEP_TRUE 532 (insn_list:REG_DEP_TRUE 531 (insn_list:REG_DEP_TRUE 530 (insn_list:REG_DEP_TRUE 529 (insn_list:REG_DEP_TRUE 528 (insn_list:REG_DEP_TRUE 527 (insn_list:REG_DEP_TRUE 526 (insn_list:REG_DEP_TRUE 525 (insn_list:REG_DEP_TRUE 524 (insn_list:REG_DEP_TRUE 523 (insn_list:REG_DEP_TRUE 519 (insn_list:REG_DEP_ANTI 520 (insn_list:REG_DEP_TRUE 533 (insn_list:REG_DEP_TRUE 521 (insn_list:REG_DEP_TRUE 522 (nil)))))))))))))))))
    (nil))
;; End of basic block 36, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 537 534 545)

;; Start of basic block 38, registers live: 1 [%r1] 4 [%r4] 26 [%r26] 27 [%r27] 30 [%r30] 31 [%r31]
(code_label 545 537 326 38 81 "" [1 uses])

(note:HI 326 545 329 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(note:HI 329 326 447 38 NOTE_INSN_DELETED)

(insn:TI 447 329 330 38 (set (reg/f:SI 3 %r3 [213])
        (high:SI (symbol_ref/f:SI ("*.LC4") [flags 0x2] <string_cst 0x40410444>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC4") [flags 0x2] <string_cst 0x40410444>))
        (nil)))

(insn:TI 330 447 332 38 (set (reg:SI 3 %r3)
        (lo_sum:SI (reg/f:SI 3 %r3 [213])
            (symbol_ref/f:SI ("*.LC4") [flags 0x2] <string_cst 0x40410444>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 447 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC4") [flags 0x2] <string_cst 0x40410444>)
        (nil)))

(call_insn:TI 332 330 539 38 (parallel [
            (call (mem:SI (symbol_ref:SI ("zipwarn") [flags 0x41] <function_decl 0x40281c3c zipwarn>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 330 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (expr_list:REG_DEAD (reg:SI 4 %r4 [ a.40 ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ a.40 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
            (nil))))

(insn 539 332 540 38 (set (reg:SI 3 %r3 [ a.40 ])
        (reg/f:SI 31 %r31 [206])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 332 (insn_list:REG_DEP_OUTPUT 330 (nil)))
    (expr_list:REG_DEAD (reg/f:SI 31 %r31 [206])
        (nil)))

(call_insn:TI 540 539 554 38 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_ANTI 447 (insn_list:REG_DEP_ANTI 330 (insn_list:REG_DEP_TRUE 539 (insn_list:REG_DEP_ANTI 332 (nil)))))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ a.40 ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ a.40 ]))
        (nil)))

(jump_insn:TI 554 540 555 38 (set (pc)
        (label_ref 435)) 460 {jump} (insn_list:REG_DEP_TRUE 539 (insn_list:REG_DEP_TRUE 332 (insn_list:REG_DEP_TRUE 540 (nil))))
    (nil))
;; End of basic block 38, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 30 [%r30]

(barrier 555 554 543)

;; Start of basic block 40, registers live: 1 [%r1] 27 [%r27] 31 [%r31]
(code_label 543 555 162 40 79 "" [1 uses])

(note:HI 162 543 168 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(note:HI 168 162 164 40 NOTE_INSN_DELETED)

(insn:TI 164 168 166 40 (set (reg:SI 3 %r3 [ n ])
        (reg/v/f:SI 31 %r31 [orig:139 n ] [139])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:139 n ] [139])
        (nil)))

(insn 166 164 165 40 (set (reg:SI 5 %r5 [ caseflag ])
        (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 27 %r27 [orig:140 caseflag ] [140])
        (nil)))

(insn:TI 165 166 167 40 (set (reg:SI 4 %r4)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 167 165 467 40 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("newname") [flags 0x41] <function_decl 0x40285a6c newname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 166 (insn_list:REG_DEP_TRUE 165 (insn_list:REG_DEP_TRUE 164 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5 [ caseflag ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5 [ caseflag ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
                (nil)))))

(insn:TI 467 167 466 40 (set (reg:CC 75 %cr7 [175])
        (compare:CC (reg:SI 3 %r3 [orig:125 m ] [125])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 167 (nil))
    (nil))

(insn 466 467 170 40 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 167 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 170 466 556 40 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [175])
                (const_int 0 [0x0]))
            (label_ref 377)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 164 (insn_list:REG_DEP_ANTI 166 (insn_list:REG_DEP_ANTI 165 (insn_list:REG_DEP_ANTI 466 (insn_list:REG_DEP_TRUE 467 (insn_list:REG_DEP_ANTI 167 (nil)))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [175])
        (expr_list:REG_BR_PROB (const_int 6700 [0x1a2c])
            (nil))))
;; End of basic block 40, registers live:
 1 [%r1] 29 [%r29]

;; Start of basic block 41, registers live: 1 [%r1]
(note 556 170 557 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 557 556 558 41 (set (pc)
        (label_ref 374)) 460 {jump} (nil)
    (nil))
;; End of basic block 41, registers live:
 1 [%r1]

(barrier 558 557 399)

;; Start of basic block 42, registers live: 1 [%r1] 26 [%r26] 30 [%r30]
(code_label:HI 399 558 290 42 75 "" [1 uses])

(note:HI 290 399 292 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 292 290 297 42 (set (reg:SI 3 %r3 [ d ])
        (reg/v/f:SI 26 %r26 [orig:127 d ] [127])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 26 %r26 [orig:127 d ] [127])
        (nil)))

(insn 297 292 293 42 (set (reg/v:SI 29 %r29 [orig:125 m ] [125])
        (const_int 4 [0x4])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 293 297 295 42 (parallel [
            (call (mem:SI (symbol_ref:SI ("closedir") [flags 0x41] <function_decl 0x4025bd24 closedir>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 292 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ d ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ d ]))
        (nil)))

(insn 295 293 296 42 (set (reg:SI 3 %r3 [ p ])
        (reg/f:SI 30 %r30 [179])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_OUTPUT 292 (nil)))
    (expr_list:REG_DEAD (reg/f:SI 30 %r30 [179])
        (nil)))

(call_insn:TI 296 295 559 42 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 295 (insn_list:REG_DEP_ANTI 293 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ p ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
        (nil)))

(jump_insn:TI 559 296 560 42 (set (pc)
        (label_ref 377)) 460 {jump} (insn_list:REG_DEP_TRUE 297 (insn_list:REG_DEP_ANTI 292 (insn_list:REG_DEP_TRUE 295 (insn_list:REG_DEP_TRUE 293 (insn_list:REG_DEP_TRUE 296 (nil))))))
    (nil))
;; End of basic block 42, registers live:
 1 [%r1] 29 [%r29]

(barrier 560 559 446)

(note 446 560 449 2 NOTE_INSN_DELETED)

(note 449 446 0 NOTE_INSN_DELETED)


;; Function in2ex

;;   ======================================================
;;   -- basic block 0 from 53 to 20 -- after reload
;;   ======================================================

;;	  0--> 54   %r0=lr                             :mciu_6xx
;;	  0--> 53   {[%r1-0x20]=%r1;%r1=%r1-0x20;}     :lsu_6xx
;;	  1--> 55   [%r1+0x14]=%r29                    :lsu_6xx
;;	  1--> 3    %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  2--> 56   [%r1+0x1c]=%r31                    :lsu_6xx
;;	  3--> 57   [%r1+0x24]=%r0                     :lsu_6xx
;;	  4--> 10   %r3=call [`strlen']                :bpu_6xx
;;	  5--> 14   %r3=%r3+0x1                        :iu1_6xx|iu2_6xx
;;	  6--> 15   %r3=call [`malloc']                :bpu_6xx
;;	  6--> 30   %r4=%r29                           :iu1_6xx|iu2_6xx
;;	  7--> 19   {%cr0=cmp(%r3,0x0);%r31=%r3;}      :iu1_6xx|iu2_6xx
;;	 12--> 20   pc={(%cr0==0x0)?L32:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 12
;;   new head = 58
;;   new tail = 20

;;   ======================================================
;;   -- basic block 1 from 31 to 31 -- after reload
;;   ======================================================

;;	  0--> 31   %r3=call [`strcpy']                :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 31
;;   new tail = 31

;;   ======================================================
;;   -- basic block 2 from 40 to 65 -- after reload
;;   ======================================================

;;	  0--> 60   %r0=[%r1+0x24]                     :lsu_6xx
;;	  0--> 40   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 46   use %r3                            :nothing
;;	  1--> 62   %r29=[%r1+0x14]                    :lsu_6xx
;;	  2--> 63   %r31=[%r1+0x1c]                    :lsu_6xx
;;	  2--> 61   lr=%r0                             :mciu_6xx
;;	  2--> 64   %r1=%r1+0x20                       :iu1_6xx|iu2_6xx
;;	  6--> 65   {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 59
;;   new tail = 65



(note:HI 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 29 [%r29] 31 [%r31] 65 [lr]
(note:HI 6 2 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 11 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 11 4 13 0 NOTE_INSN_DELETED)

(note:HI 13 11 16 0 NOTE_INSN_DELETED)

(note:HI 16 13 54 0 NOTE_INSN_DELETED)

(insn/f:TI 54 16 53 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 53 54 55 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -32 [0xffffffffffffffe0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -32 [0xffffffffffffffe0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -32 [0xffffffffffffffe0])))
        (nil)))

(insn/f:TI 55 53 3 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 20 [0x14])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(insn 3 55 56 0 (set (reg/v/f:SI 29 %r29 [orig:121 n ] [121])
        (reg:SI 3 %r3 [ n ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 55 (nil))
    (nil))

(insn/f:TI 56 3 57 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 28 [0x1c])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn/f:TI 57 56 58 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 54 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 36 [0x24])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 58 57 10 0 NOTE_INSN_PROLOGUE_END)

(call_insn/u:TI 10 58 14 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_TRUE 55 (insn_list:REG_DEP_TRUE 56 (insn_list:REG_DEP_TRUE 57 (nil)))))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ n ]))
            (nil))))

(insn:TI 14 10 15 0 (set (reg:SI 3 %r3)
        (plus:SI (reg:SI 3 %r3)
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 10 (nil))
    (nil))

(call_insn:TI 15 14 30 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_ANTI 10 (nil))))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn 30 15 19 0 (set (reg:SI 4 %r4 [ n ])
        (reg/v/f:SI 29 %r29 [orig:121 n ] [121])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_OUTPUT 15 (insn_list:REG_DEP_TRUE 3 (nil))))
    (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:121 n ] [121])
        (nil)))

(insn:TI 19 30 20 0 (parallel [
            (set (reg:CC 68 %cr0 [126])
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 31 %r31 [125])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_TRUE 15 (nil))))
    (nil))

(jump_insn:TI 20 19 27 0 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [126])
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 55 (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 30 (insn_list:REG_DEP_TRUE 19 (insn_list:REG_DEP_ANTI 15 (nil))))))))))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [126])
        (expr_list:REG_BR_PROB (const_int 2124 [0x84c])
            (nil))))
;; End of basic block 0, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 31 [%r31]

;; Start of basic block 1, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 31 [%r31]
(note:HI 27 20 31 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 31 27 32 1 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ n ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ n ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ x ]))
            (nil))))
;; End of basic block 1, registers live:
 1 [%r1] 31 [%r31]

;; Start of basic block 2, registers live: 1 [%r1] 31 [%r31]
(code_label:HI 32 31 33 2 85 "" [1 uses])

(note:HI 33 32 37 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 37 33 59 2 NOTE_INSN_FUNCTION_END)

(note 59 37 60 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 60 59 40 2 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 40 60 46 2 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg/f:SI 31 %r31 [125])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 31 %r31 [125])
        (nil)))

(insn 46 40 62 2 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 40 (nil))
    (nil))

(insn:TI 62 46 63 2 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 63 62 61 2 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn 61 63 64 2 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 60 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn 64 61 65 2 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 32 [0x20]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 63 (nil))))
    (nil))

(jump_insn:TI 65 64 66 2 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 61 (nil))))))))
    (nil))
;; End of basic block 2, registers live:
 1 [%r1] 3 [%r3] 29 [%r29] 31 [%r31] 65 [lr]

(barrier 66 65 51)

(note 51 66 52 2 NOTE_INSN_DELETED)

(note 52 51 0 NOTE_INSN_DELETED)


;; Function stamp

;;   ======================================================
;;   -- basic block 0 from 31 to 41 -- after reload
;;   ======================================================

;;	  0--> 32   %r0=lr                             :mciu_6xx
;;	  0--> 31   {[%r1-0x30]=%r1;%r1=%r1-0x30;}     :lsu_6xx
;;	  1--> 33   [%r1+0x24]=%r29                    :lsu_6xx
;;	  1--> 3    %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  1--> 10   %r3=%r4                            :iu1_6xx|iu2_6xx
;;	  3--> 34   [%r1+0x34]=%r0                     :lsu_6xx
;;	  3--> 11   %r3=call [`dos2unixtime']          :bpu_6xx
;;	  3--> 17   %r4=%r1+0x8                        :iu1_6xx|iu2_6xx
;;	  4--> 12   %r0=%r3                            :iu1_6xx|iu2_6xx
;;	  4--> 16   %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  5--> 14   [%r1+0x8]=%r0                      :lsu_6xx
;;	  6--> 13   [%r1+0xc]=%r0                      :lsu_6xx
;;	  6--> 18   %r3=call [`FileDate']              :bpu_6xx
;;	  7--> 37   %r0=[%r1+0x34]                     :lsu_6xx
;;	  8--> 39   %r29=[%r1+0x24]                    :lsu_6xx
;;	  8--> 40   %r1=%r1+0x30                       :iu1_6xx|iu2_6xx
;;	  9--> 38   lr=%r0                             :mciu_6xx
;;	 13--> 41   {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 13
;;   new head = 35
;;   new tail = 41



(note:HI 2 0 7 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 29 [%r29] 65 [lr]
(note:HI 7 2 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 7 5 0 NOTE_INSN_DELETED)

(note:HI 5 4 19 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 19 5 32 0 NOTE_INSN_FUNCTION_END)

(insn/f:TI 32 19 31 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 31 32 33 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -48 [0xffffffffffffffd0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -48 [0xffffffffffffffd0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -48 [0xffffffffffffffd0])))
        (nil)))

(insn/f:TI 33 31 3 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 31 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 36 [0x24])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(insn 3 33 10 0 (set (reg/v/f:SI 29 %r29 [orig:119 f ] [119])
        (reg:SI 3 %r3 [ f ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 33 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ f ])
        (nil)))

(insn 10 3 34 0 (set (reg:SI 3 %r3 [ d ])
        (reg:SI 4 %r4 [ d ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 3 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ d ])
        (nil)))

(insn/f:TI 34 10 35 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 52 [0x34])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 52 [0x34])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 35 34 11 0 NOTE_INSN_PROLOGUE_END)

(call_insn 11 35 17 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("dos2unixtime") [flags 0x41] <function_decl 0x40285bc8 dos2unixtime>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 31 (nil))))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ d ]))
        (nil)))

(insn 17 11 12 0 (set (reg:SI 4 %r4)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 8 [0x8]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_OUTPUT 11 (insn_list:REG_DEP_TRUE 31 (nil))))
    (nil))

(insn:TI 12 17 16 0 (set (reg:SI 0 %r0 [orig:118 D.5262 ] [118])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_TRUE 11 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/f:SI 31 %r31)
                    (const_int 12 [0xc])) [4 u+4 S4 A32])
            (nil))))

(insn 16 12 14 0 (set (reg:SI 3 %r3 [ f ])
        (reg/v/f:SI 29 %r29 [orig:119 f ] [119])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_OUTPUT 11 (insn_list:REG_DEP_TRUE 3 (nil))))
    (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:119 f ] [119])
        (nil)))

(insn:TI 14 16 13 0 (set (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [4 u+0 S4 A64])
        (reg:SI 0 %r0 [orig:118 D.5262 ] [118])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_ANTI 11 (nil))))
    (nil))

(insn:TI 13 14 18 0 (set (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [4 u+4 S4 A32])
        (reg:SI 0 %r0 [orig:118 D.5262 ] [118])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_ANTI 11 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:118 D.5262 ] [118])
        (nil)))

(call_insn 18 13 36 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("FileDate") [flags 0x41] <function_decl 0x4028c5e4 FileDate>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_ANTI 11 (nil)))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ f ]))
            (nil))))

(note 36 18 37 0 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 37 36 39 0 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 52 [0x34])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_ANTI 18 (nil))))))
    (nil))

(insn:TI 39 37 40 0 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_OUTPUT 3 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_ANTI 18 (nil)))))
    (nil))

(insn 40 39 38 0 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 48 [0x30]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_TRUE 31 (nil)))))))))))
    (nil))

(insn:TI 38 40 41 0 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_OUTPUT 11 (insn_list:REG_DEP_OUTPUT 18 (insn_list:REG_DEP_TRUE 37 (nil)))))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(jump_insn:TI 41 38 42 0 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 17 (insn_list:REG_DEP_TRUE 11 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_TRUE 40 (insn_list:REG_DEP_TRUE 37 (insn_list:REG_DEP_TRUE 38 (nil))))))))))))))))))
    (nil))
;; End of basic block 0, registers live:
 1 [%r1] 29 [%r29] 65 [lr]

(barrier 42 41 29)

(note 29 42 30 0 NOTE_INSN_DELETED)

(note 30 29 0 NOTE_INSN_DELETED)


;; Function filetime

;;   ======================================================
;;   -- basic block 0 from 270 to 22 -- after reload
;;   ======================================================

;;	  0--> 271  %r0=lr                             :mciu_6xx
;;	  0--> 270  {[%r1-0x50]=%r1;%r1=%r1-0x50;}     :lsu_6xx
;;	  1--> 272  [%r1+0x38]=%r26                    :lsu_6xx
;;	  1--> 5    %r26=%r5                           :iu1_6xx|iu2_6xx
;;	  2--> 273  [%r1+0x3c]=%r27                    :lsu_6xx
;;	  2--> 4    %r27=%r4                           :iu1_6xx|iu2_6xx
;;	  3--> 275  [%r1+0x44]=%r29                    :lsu_6xx
;;	  3--> 6    %r29=%r6                           :iu1_6xx|iu2_6xx
;;	  4--> 276  [%r1+0x48]=%r30                    :lsu_6xx
;;	  5--> 277  [%r1+0x4c]=%r31                    :lsu_6xx
;;	  5--> 3    %r31=%r3                           :iu1_6xx|iu2_6xx
;;	  6--> 278  [%r1+0x54]=%r0                     :lsu_6xx
;;	  7--> 274  [%r1+0x40]=%r28                    :lsu_6xx
;;	  8--> 13   %r3=call [`strlen']                :bpu_6xx
;;	  8--> 18   %r9=high(`label')                  :iu1_6xx|iu2_6xx
;;	  9--> 20   %r0=[%r9+low(`label')]             :lsu_6xx
;;	  9--> 14   %r30=%r3                           :iu1_6xx|iu2_6xx
;;	 11--> 21   %cr7=cmp(%r31,%r0)                 :iu1_6xx|iu2_6xx
;;	 16--> 22   pc={(%cr7==0x0)?L315:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 16
;;   new head = 279
;;   new tail = 22

;;   ======================================================
;;   -- basic block 1 from 71 to 77 -- after reload
;;   ======================================================

;;	  0--> 71   %r3=%r3+0x1                        :iu1_6xx|iu2_6xx
;;	  1--> 72   %r3=call [`malloc']                :bpu_6xx
;;	  2--> 76   {%cr0=cmp(%r3,0x0);%r28=%r3;}      :iu1_6xx|iu2_6xx
;;	  7--> 77   pc={(%cr0==0x0)?L316:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 71
;;   new tail = 77

;;   ======================================================
;;   -- basic block 2 from 89 to 98 -- after reload
;;   ======================================================

;;	  0--> 89   %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  0--> 90   %r4=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 91   %r3=call [`strcpy']                :bpu_6xx
;;	  1--> 93   %r3=%r28+%r30                      :iu1_6xx|iu2_6xx
;;	  2--> 96   %r0=zxn([%r3-0x1])                 :lsu_6xx
;;	  4--> 97   %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  9--> 98   pc={(%cr7==0x0)?L317:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 9
;;   new head = 89
;;   new tail = 98

;;   ======================================================
;;   -- basic block 3 from 109 to 115 -- after reload
;;   ======================================================

;;	  0--> 268  %r4=high(`*.LC0')                  :iu1_6xx|iu2_6xx
;;	  0--> 109  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  1--> 110  %r4=%r4+low(`*.LC0')               :iu1_6xx|iu2_6xx
;;	  2--> 111  %r3=call [`strcmp']                :bpu_6xx
;;	  3--> 114  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  8--> 115  pc={(%cr7!=0x0)?L144:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 268
;;   new tail = 115

;;   ======================================================
;;   -- basic block 4 from 119 to 131 -- after reload
;;   ======================================================

;;	  0--> 119  %r9=high(`__iob')                  :iu1_6xx|iu2_6xx
;;	  1--> 121  %r11=[%r9+low(`__iob')]            :lsu_6xx
;;	  3--> 123  %r3=[%r11]                         :lsu_6xx
;;	  5--> 124  %r3=call [`fileno']                :bpu_6xx
;;	  5--> 127  %r4=%r1+0x8                        :iu1_6xx|iu2_6xx
;;	  6--> 128  %r3=call [`fstat']                 :bpu_6xx
;;	  7--> 130  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	 12--> 131  pc={(%cr7!=0x0)?L318:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 12
;;   new head = 119
;;   new tail = 131

;;   ======================================================
;;   -- basic block 5 from 165 to 166 -- after reload
;;   ======================================================

;;	  0--> 165  %cr7=cmp(%r27,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 166  pc={(%cr7==0x0)?L189:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 165
;;   new tail = 166

;;   ======================================================
;;   -- basic block 6 from 171 to 183 -- after reload
;;   ======================================================

;;	  0--> 171  %r0=zxn([%r1+0x8])                 :lsu_6xx
;;	  2--> 182  {%cr0=cmp(zxt(%r0,0x1,0x14),0x0);cl:iu1_6xx|iu2_6xx
;;	  2--> 174  %r9=%r0^0x4                        :iu1_6xx|iu2_6xx
;;	  3--> 175  %r9=zxt(%r9,0x1,0x1d)              :iu1_6xx|iu2_6xx
;;	  3--> 172  %r0=%r0<<0x10                      :iu1_6xx|iu2_6xx
;;	  4--> 176  %r0=%r0|%r9                        :iu1_6xx|iu2_6xx
;;	  5--> 177  [%r27]=%r0                         :lsu_6xx
;;	  7--> 183  pc={(%cr0==0x0)?L189:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 171
;;   new tail = 183

;;   ======================================================
;;   -- basic block 7 from 187 to 188 -- after reload
;;   ======================================================

;;	  0--> 187  %r0=%r0|0x10                       :iu1_6xx|iu2_6xx
;;	  1--> 188  [%r27]=%r0                         :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 187
;;   new tail = 188

;;   ======================================================
;;   -- basic block 8 from 192 to 193 -- after reload
;;   ======================================================

;;	  0--> 192  %cr7=cmp(%r26,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 193  pc={(%cr7==0x0)?L213:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 192
;;   new tail = 193

;;   ======================================================
;;   -- basic block 9 from 198 to 201 -- after reload
;;   ======================================================

;;	  0--> 198  %r0=zxn([%r1+0x8])                 :lsu_6xx
;;	  0--> 204  %r9=0xffffffffffffffff             :iu1_6xx|iu2_6xx
;;	  2--> 199  {%r0=%r0&0xc00;clobber scratch;}   :iu1_6xx|iu2_6xx
;;	  3--> 200  %cr7=cmp(%r0,0x400)                :iu1_6xx|iu2_6xx
;;	  8--> 201  pc={(%cr7==0x0)?L319:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 198
;;   new tail = 201

;;   ======================================================
;;   -- basic block 10 from 212 to 212 -- after reload
;;   ======================================================

;;	  0--> 212  [%r26]=%r9                         :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 212
;;   new tail = 212

;;   ======================================================
;;   -- basic block 11 from 216 to 217 -- after reload
;;   ======================================================

;;	  0--> 216  %cr7=cmp(%r29,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 217  pc={(%cr7==0x0)?L229:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 216
;;   new tail = 217

;;   ======================================================
;;   -- basic block 12 from 224 to 225 -- after reload
;;   ======================================================

;;	  0--> 224  %r11=[%r1+0x14]                    :lsu_6xx
;;	  1--> 227  %r9=[%r1+0xc]                      :lsu_6xx
;;	  2--> 267  %r0=[%r1+0x10]                     :lsu_6xx
;;	  3--> 228  [%r29+0x8]=%r9                     :lsu_6xx
;;	  4--> 222  [%r29]=%r0                         :lsu_6xx
;;	  5--> 225  [%r29+0x4]=%r11                    :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 224
;;   new tail = 225

;;   ======================================================
;;   -- basic block 13 from 232 to 237 -- after reload
;;   ======================================================

;;	  0--> 232  %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  1--> 233  call [`free']                      :bpu_6xx
;;	  1--> 236  %r3=%r1+0x14                       :iu1_6xx|iu2_6xx
;;	  2--> 237  %r3=call [`unix2dostime']          :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 232
;;   new tail = 237

;;   ======================================================
;;   -- basic block 14 from 253 to 290 -- after reload
;;   ======================================================

;;	  0--> 281  %r0=[%r1+0x54]                     :lsu_6xx
;;	  0--> 253  use %r3                            :nothing
;;	  1--> 283  %r26=[%r1+0x38]                    :lsu_6xx
;;	  2--> 284  %r27=[%r1+0x3c]                    :lsu_6xx
;;	  2--> 282  lr=%r0                             :mciu_6xx
;;	  3--> 285  %r28=[%r1+0x40]                    :lsu_6xx
;;	  4--> 286  %r29=[%r1+0x44]                    :lsu_6xx
;;	  5--> 287  %r30=[%r1+0x48]                    :lsu_6xx
;;	  6--> 288  %r31=[%r1+0x4c]                    :lsu_6xx
;;	  6--> 289  %r1=%r1+0x50                       :iu1_6xx|iu2_6xx
;;	 10--> 290  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 10
;;   new head = 280
;;   new tail = 290

;;   ======================================================
;;   -- basic block 15 from 147 to 152 -- after reload
;;   ======================================================

;;	  0--> 147  %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  0--> 148  %r4=%r1+0x8                        :iu1_6xx|iu2_6xx
;;	  1--> 149  %r3=call [`stat']                  :bpu_6xx
;;	  2--> 151  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  7--> 152  pc={(%cr7==0x0)?L162:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 147
;;   new tail = 152

;;   ======================================================
;;   -- basic block 16 from 156 to 320 -- after reload
;;   ======================================================

;;	  0--> 156  %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  1--> 157  call [`free']                      :bpu_6xx
;;	  1--> 158  %r3=0x0                            :iu1_6xx|iu2_6xx
;;	  2--> 320  pc=L239                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 156
;;   new tail = 320

;;   ======================================================
;;   -- basic block 17 from 26 to 27 -- after reload
;;   ======================================================

;;	  0--> 26   %cr7=cmp(%r27,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 27   pc={(%cr7==0x0)?L35:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 26
;;   new tail = 27

;;   ======================================================
;;   -- basic block 18 from 31 to 34 -- after reload
;;   ======================================================

;;	  0--> 31   %r9=high(`label_mode')             :iu1_6xx|iu2_6xx
;;	  1--> 33   %r0=[%r9+low(`label_mode')]        :lsu_6xx
;;	  3--> 34   [%r27]=%r0                         :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 31
;;   new tail = 34

;;   ======================================================
;;   -- basic block 19 from 38 to 39 -- after reload
;;   ======================================================

;;	  0--> 38   %cr7=cmp(%r26,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 39   pc={(%cr7==0x0)?L45:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 38
;;   new tail = 39

;;   ======================================================
;;   -- basic block 20 from 43 to 44 -- after reload
;;   ======================================================

;;	  0--> 43   %r0=0xfffffffffffffffe             :iu1_6xx|iu2_6xx
;;	  1--> 44   [%r26]=%r0                         :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 43
;;   new tail = 44

;;   ======================================================
;;   -- basic block 21 from 48 to 49 -- after reload
;;   ======================================================

;;	  0--> 48   %cr7=cmp(%r29,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 49   pc={(%cr7==0x0)?L59:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 48
;;   new tail = 49

;;   ======================================================
;;   -- basic block 22 from 53 to 57 -- after reload
;;   ======================================================

;;	  0--> 53   %r9=high(`label_utim')             :iu1_6xx|iu2_6xx
;;	  1--> 55   %r0=[%r9+low(`label_utim')]        :lsu_6xx
;;	  3--> 58   [%r29]=%r0                         :lsu_6xx
;;	  4--> 56   [%r29+0x8]=%r0                     :lsu_6xx
;;	  5--> 57   [%r29+0x4]=%r0                     :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 53
;;   new tail = 57

;;   ======================================================
;;   -- basic block 23 from 62 to 303 -- after reload
;;   ======================================================

;;	  0--> 294  %r0=[%r1+0x54]                     :lsu_6xx
;;	  0--> 62   %r9=high(`label_time')             :iu1_6xx|iu2_6xx
;;	  1--> 64   %r3=[%r9+low(`label_time')]        :lsu_6xx
;;	  1--> 293  use %r3                            :nothing
;;	  2--> 296  %r26=[%r1+0x38]                    :lsu_6xx
;;	  2--> 295  lr=%r0                             :mciu_6xx
;;	  3--> 297  %r27=[%r1+0x3c]                    :lsu_6xx
;;	  4--> 298  %r28=[%r1+0x40]                    :lsu_6xx
;;	  5--> 299  %r29=[%r1+0x44]                    :lsu_6xx
;;	  6--> 300  %r30=[%r1+0x48]                    :lsu_6xx
;;	  7--> 301  %r31=[%r1+0x4c]                    :lsu_6xx
;;	  7--> 302  %r1=%r1+0x50                       :iu1_6xx|iu2_6xx
;;	 11--> 303  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 11
;;   new head = 294
;;   new tail = 303

;;   ======================================================
;;   -- basic block 25 from 102 to 313 -- after reload
;;   ======================================================

;;	  0--> 102  %r0=0x0                            :iu1_6xx|iu2_6xx
;;	  0--> 309  %r4=high(`*.LC0')                  :iu1_6xx|iu2_6xx
;;	  1--> 103  [%r3-0x1]=%r0                      :lsu_6xx
;;	  1--> 310  %r4=%r4+low(`*.LC0')               :iu1_6xx|iu2_6xx
;;	  1--> 308  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  2--> 311  %r3=call [`strcmp']                :bpu_6xx
;;	  3--> 312  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  8--> 313  pc={(%cr7!=0x0)?L144:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 102
;;   new tail = 313

;;   ======================================================
;;   -- basic block 27 from 324 to 324 -- after reload
;;   ======================================================

;;	  0--> 324  pc=L323                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 324
;;   new tail = 324

;;   ======================================================
;;   -- basic block 28 from 209 to 326 -- after reload
;;   ======================================================

;;	  0--> 209  %r9=[%r1+0x18]                     :lsu_6xx
;;	  2--> 326  pc=L210                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 209
;;   new tail = 326

;;   ======================================================
;;   -- basic block 29 from 135 to 328 -- after reload
;;   ======================================================

;;	  0--> 135  %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  1--> 136  call [`free']                      :bpu_6xx
;;	  1--> 138  %r3=high(`*.LC6')                  :iu1_6xx|iu2_6xx
;;	  2--> 140  %r3=%r3+low(`*.LC6')               :iu1_6xx|iu2_6xx
;;	  3--> 141  call [`error']                     :bpu_6xx
;;	  4--> 328  pc=L162                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 4
;;   new head = 135
;;   new tail = 328

;;   ======================================================
;;   -- basic block 30 from 81 to 330 -- after reload
;;   ======================================================

;;	  0--> 81   %r4=high(`*.LC5')                  :iu1_6xx|iu2_6xx
;;	  0--> 83   %r3=0x4                            :iu1_6xx|iu2_6xx
;;	  1--> 84   %r4=%r4+low(`*.LC5')               :iu1_6xx|iu2_6xx
;;	  2--> 85   call [`ziperr']                    :bpu_6xx
;;	  3--> 330  pc=L86                             :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 81
;;   new tail = 330



(note:HI 2 0 9 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 5 [%r5] 6 [%r6] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]
(note:HI 9 2 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 271 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 271 7 270 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 270 271 272 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -80 [0xffffffffffffffb0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -80 [0xffffffffffffffb0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -80 [0xffffffffffffffb0])))
        (nil)))

(insn/f:TI 272 270 5 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 56 [0x38])) [1 S4 A8])
        (reg:SI 26 %r26)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 26 %r26)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 56 [0x38])) [1 S4 A8])
                (reg:SI 26 %r26))
            (nil))))

(insn 5 272 273 0 (set (reg/v/f:SI 26 %r26 [orig:133 n ] [133])
        (reg:SI 5 %r5 [ n ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 272 (nil))
    (expr_list:REG_DEAD (reg:SI 5 %r5 [ n ])
        (nil)))

(insn/f:TI 273 5 4 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 60 [0x3c])) [1 S4 A8])
        (reg:SI 27 %r27)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 27 %r27)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 60 [0x3c])) [1 S4 A8])
                (reg:SI 27 %r27))
            (nil))))

(insn 4 273 275 0 (set (reg/v/f:SI 27 %r27 [orig:132 a ] [132])
        (reg:SI 4 %r4 [ a ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 273 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ a ])
        (nil)))

(insn/f:TI 275 4 6 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 68 [0x44])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 68 [0x44])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(insn 6 275 276 0 (set (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
        (reg:SI 6 %r6 [ t ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 275 (nil))
    (expr_list:REG_DEAD (reg:SI 6 %r6 [ t ])
        (nil)))

(insn/f:TI 276 6 277 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])
        (reg:SI 30 %r30)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 72 [0x48])) [1 S4 A8])
                (reg:SI 30 %r30))
            (nil))))

(insn/f:TI 277 276 3 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 76 [0x4c])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn 3 277 278 0 (set (reg/v/f:SI 31 %r31 [orig:131 f ] [131])
        (reg:SI 3 %r3 [ f ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 277 (nil))
    (nil))

(insn/f:TI 278 3 274 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (insn_list:REG_DEP_TRUE 271 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 84 [0x54])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(insn/f:TI 274 278 279 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 64 [0x40])) [1 S4 A8])
        (reg:SI 28 %r28)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 270 (nil))
    (expr_list:REG_DEAD (reg:SI 28 %r28)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 64 [0x40])) [1 S4 A8])
                (reg:SI 28 %r28))
            (nil))))

(note 279 274 13 0 NOTE_INSN_PROLOGUE_END)

(call_insn/u:TI 13 279 18 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 271 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 270 (insn_list:REG_DEP_TRUE 272 (insn_list:REG_DEP_TRUE 273 (insn_list:REG_DEP_TRUE 274 (insn_list:REG_DEP_TRUE 275 (insn_list:REG_DEP_TRUE 276 (insn_list:REG_DEP_TRUE 277 (insn_list:REG_DEP_TRUE 278 (nil))))))))))))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ f ]))
            (nil))))

(insn 18 13 20 0 (set (reg/f:SI 9 %r9 [138])
        (high:SI (symbol_ref:SI ("label") [flags 0x44] <var_decl 0x403b6910 label>))) 263 {elf_high} (insn_list:REG_DEP_OUTPUT 13 (nil))
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("label") [flags 0x44] <var_decl 0x403b6910 label>))
        (nil)))

(insn:TI 20 18 14 0 (set (reg:SI 0 %r0 [orig:139 label ] [139])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [138])
                (symbol_ref:SI ("label") [flags 0x44] <var_decl 0x403b6910 label>)) [8 label+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_OUTPUT 271 (insn_list:REG_DEP_TRUE 18 (insn_list:REG_DEP_ANTI 13 (nil)))))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [138])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("label") [flags 0x44] <var_decl 0x403b6910 label>) [8 label+0 S4 A32])
            (nil))))

(insn 14 20 21 0 (set (reg:SI 30 %r30 [135])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_TRUE 13 (nil)))
    (expr_list:REG_EQUAL (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
            (expr_list:REG_DEP_TRUE (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>)
                (expr_list:REG_DEP_TRUE (reg/v/f:SI 31 %r31 [orig:131 f ] [131])
                    (nil))))
        (nil)))

(insn:TI 21 14 22 0 (set (reg:CC 75 %cr7 [140])
        (compare:CC (reg/v/f:SI 31 %r31 [orig:131 f ] [131])
            (reg:SI 0 %r0 [orig:139 label ] [139]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 20 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:139 label ] [139])
        (nil)))

(jump_insn:TI 22 21 68 0 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [140])
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 270 (insn_list:REG_DEP_ANTI 271 (insn_list:REG_DEP_ANTI 272 (insn_list:REG_DEP_ANTI 273 (insn_list:REG_DEP_ANTI 274 (insn_list:REG_DEP_ANTI 275 (insn_list:REG_DEP_ANTI 276 (insn_list:REG_DEP_ANTI 277 (insn_list:REG_DEP_ANTI 278 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_TRUE 21 (insn_list:REG_DEP_ANTI 13 (nil)))))))))))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [140])
        (expr_list:REG_BR_PROB (const_int 3537 [0xdd1])
            (nil))))
;; End of basic block 0, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 1, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 29 [%r29] 30 [%r30] 31 [%r31]
(note:HI 68 22 70 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 70 68 73 1 NOTE_INSN_DELETED)

(note:HI 73 70 71 1 NOTE_INSN_DELETED)

(insn:TI 71 73 72 1 (set (reg:SI 3 %r3)
        (plus:SI (reg:SI 3 %r3 [135])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (nil)
    (nil))

(call_insn:TI 72 71 76 1 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 71 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn:TI 76 72 77 1 (parallel [
            (set (reg:CC 68 %cr0 [154])
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 28 %r28 [153])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_TRUE 72 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 77 76 86 1 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [154])
                (const_int 0 [0x0]))
            (label_ref 316)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 71 (insn_list:REG_DEP_TRUE 76 (insn_list:REG_DEP_ANTI 72 (nil))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [154])
        (expr_list:REG_BR_PROB (const_int 913 [0x391])
            (nil))))
;; End of basic block 1, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

;; Start of basic block 2, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(code_label:HI 86 77 87 2 99 "" [1 uses])

(note:HI 87 86 95 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 95 87 89 2 NOTE_INSN_DELETED)

(insn:TI 89 95 90 2 (set (reg:SI 3 %r3 [ name ])
        (reg/f:SI 28 %r28 [153])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 90 89 91 2 (set (reg:SI 4 %r4 [ f ])
        (reg/v/f:SI 31 %r31 [orig:131 f ] [131])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 91 90 93 2 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 89 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ f ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ f ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name ]))
            (nil))))

(insn 93 91 96 2 (set (reg:SI 3 %r3 [157])
        (plus:SI (reg/f:SI 28 %r28 [153])
            (reg:SI 30 %r30 [135]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_OUTPUT 91 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30 [135])
        (nil)))

(insn:TI 96 93 97 2 (set (reg:SI 0 %r0 [159])
        (zero_extend:SI (mem:QI (plus:SI (reg:SI 3 %r3 [157])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8]))) 18 {*rs6000.md:513} (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_ANTI 91 (nil)))
    (nil))

(insn:TI 97 96 98 2 (set (reg:CC 75 %cr7 [160])
        (compare:CC (reg:SI 0 %r0 [159])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 91 (insn_list:REG_DEP_TRUE 96 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [159])
        (nil)))

(jump_insn:TI 98 97 105 2 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [160])
                (const_int 0 [0x0]))
            (label_ref 317)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 89 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 93 (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_TRUE 97 (insn_list:REG_DEP_ANTI 91 (nil)))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [160])
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 2, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]

;; Start of basic block 3, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]
(note:HI 105 98 108 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 108 105 112 3 NOTE_INSN_DELETED)

(note:HI 112 108 268 3 NOTE_INSN_DELETED)

(insn:TI 268 112 109 3 (set (reg/f:SI 4 %r4 [163])
        (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))
        (nil)))

(insn 109 268 110 3 (set (reg:SI 3 %r3 [ f ])
        (reg/v/f:SI 31 %r31 [orig:131 f ] [131])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:131 f ] [131])
        (nil)))

(insn:TI 110 109 111 3 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [163])
            (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 268 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>)
        (nil)))

(call_insn/u:TI 111 110 114 3 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x401f04fc strcmp>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 110 (insn_list:REG_DEP_TRUE 109 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ f ]))
                (nil)))))

(insn:TI 114 111 115 3 (set (reg:CC 75 %cr7 [166])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 111 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 115 114 323 3 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [166])
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 109 (insn_list:REG_DEP_ANTI 268 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_TRUE 114 (insn_list:REG_DEP_ANTI 111 (nil))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [166])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

;; Start of basic block 4, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(code_label 323 115 117 4 124 "" [1 uses])

(note:HI 117 323 122 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 122 117 129 4 NOTE_INSN_DELETED)

(note:HI 129 122 119 4 NOTE_INSN_DELETED)

(insn:TI 119 129 121 4 (set (reg/f:SI 9 %r9 [169])
        (high:SI (symbol_ref:SI ("__iob") [flags 0x44] <var_decl 0x40232244 __iob>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("__iob") [flags 0x44] <var_decl 0x40232244 __iob>))
        (nil)))

(insn:TI 121 119 123 4 (set (reg/f:SI 11 %r11 [orig:167 __iob ] [167])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [169])
                (symbol_ref:SI ("__iob") [flags 0x44] <var_decl 0x40232244 __iob>)) [31 __iob+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 119 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [169])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("__iob") [flags 0x44] <var_decl 0x40232244 __iob>) [31 __iob+0 S4 A32])
            (nil))))

(insn:TI 123 121 124 4 (set (reg:SI 3 %r3)
        (mem/f:SI (reg/f:SI 11 %r11 [orig:167 __iob ] [167]) [30 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 121 (nil))
    (expr_list:REG_DEAD (reg/f:SI 11 %r11 [orig:167 __iob ] [167])
        (nil)))

(call_insn:TI 124 123 127 4 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("fileno") [flags 0x41] <function_decl 0x4023c0e8 fileno>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_OUTPUT 119 (insn_list:REG_DEP_TRUE 123 (nil))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn 127 124 128 4 (set (reg:SI 4 %r4)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 8 [0x8]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_OUTPUT 124 (nil))
    (nil))

(call_insn:TI 128 127 130 4 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("fstat") [flags 0x41] <function_decl 0x4025b4fc fstat>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_OUTPUT 119 (insn_list:REG_DEP_TRUE 127 (insn_list:REG_DEP_TRUE 124 (nil))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ D.5289 ]))
            (nil))))

(insn:TI 130 128 131 4 (set (reg:CC 75 %cr7 [171])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 124 (insn_list:REG_DEP_TRUE 128 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 131 130 162 4 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [171])
                (const_int 0 [0x0]))
            (label_ref 318)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 119 (insn_list:REG_DEP_ANTI 121 (insn_list:REG_DEP_ANTI 123 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 127 (insn_list:REG_DEP_TRUE 130 (insn_list:REG_DEP_ANTI 128 (nil))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [171])
        (expr_list:REG_BR_PROB (const_int 3000 [0xbb8])
            (nil))))
;; End of basic block 4, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

;; Start of basic block 5, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(code_label:HI 162 131 163 5 105 "" [2 uses])

(note:HI 163 162 165 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 165 163 166 5 (set (reg:CC 75 %cr7 [175])
        (compare:CC (reg/v/f:SI 27 %r27 [orig:132 a ] [132])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 166 165 168 5 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [175])
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 165 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [175])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 5, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

;; Start of basic block 6, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(note:HI 168 166 170 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note:HI 170 168 173 6 NOTE_INSN_DELETED)

(note:HI 173 170 181 6 NOTE_INSN_DELETED)

(note:HI 181 173 171 6 NOTE_INSN_DELETED)

(insn:TI 171 181 182 6 (set (reg:SI 0 %r0 [orig:118 temp.49 ] [118])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 %r1)
                    (const_int 8 [0x8])) [6 s.st_mode+0 S2 A64]))) 30 {*rs6000.md:847} (nil)
    (nil))

(insn:TI 182 171 174 6 (parallel [
            (set (reg:CC 68 %cr0 [184])
                (compare:CC (zero_extract:SI (reg:SI 0 %r0 [orig:118 temp.49 ] [118])
                        (const_int 1 [0x1])
                        (const_int 20 [0x14]))
                    (const_int 0 [0x0])))
            (clobber (reg:SI 9 %r9))
        ]) 94 {*extzvsi_internal1} (insn_list:REG_DEP_TRUE 171 (nil))
    (expr_list:REG_UNUSED (reg:SI 9 %r9)
        (nil)))

(insn 174 182 175 6 (set (reg:SI 9 %r9 [179])
        (xor:SI (reg:SI 0 %r0 [orig:118 temp.49 ] [118])
            (const_int 4 [0x4]))) 74 {*boolsi3_internal1} (insn_list:REG_DEP_OUTPUT 182 (insn_list:REG_DEP_TRUE 171 (nil)))
    (nil))

(insn:TI 175 174 172 6 (set (reg:SI 9 %r9 [180])
        (zero_extract:SI (reg:SI 9 %r9 [179])
            (const_int 1 [0x1])
            (const_int 29 [0x1d]))) 93 {extzvsi} (insn_list:REG_DEP_TRUE 174 (nil))
    (nil))

(insn 172 175 176 6 (set (reg:SI 0 %r0 [177])
        (ashift:SI (reg:SI 0 %r0 [orig:118 temp.49 ] [118])
            (const_int 16 [0x10]))) 111 {ashlsi3_no_power} (insn_list:REG_DEP_ANTI 182 (insn_list:REG_DEP_ANTI 174 (insn_list:REG_DEP_TRUE 171 (nil))))
    (nil))

(insn:TI 176 172 177 6 (set (reg:SI 0 %r0 [orig:122 D.5299 ] [122])
        (ior:SI (reg:SI 0 %r0 [177])
            (reg:SI 9 %r9 [180]))) 74 {*boolsi3_internal1} (insn_list:REG_DEP_TRUE 175 (insn_list:REG_DEP_TRUE 172 (nil)))
    (expr_list:REG_DEAD (reg:SI 9 %r9 [180])
        (nil)))

(insn:TI 177 176 183 6 (set (mem:SI (reg/v/f:SI 27 %r27 [orig:132 a ] [132]) [4 S4 A32])
        (reg:SI 0 %r0 [orig:122 D.5299 ] [122])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 176 (nil))
    (nil))

(jump_insn:TI 183 177 185 6 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [184])
                (const_int 0 [0x0]))
            (label_ref 189)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 171 (insn_list:REG_DEP_ANTI 174 (insn_list:REG_DEP_ANTI 175 (insn_list:REG_DEP_ANTI 172 (insn_list:REG_DEP_ANTI 176 (insn_list:REG_DEP_TRUE 182 (insn_list:REG_DEP_ANTI 177 (nil))))))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [184])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6, registers live:
 0 [%r0] 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

;; Start of basic block 7, registers live: 0 [%r0] 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(note:HI 185 183 187 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn:TI 187 185 188 7 (set (reg:SI 0 %r0 [185])
        (ior:SI (reg:SI 0 %r0 [orig:122 D.5299 ] [122])
            (const_int 16 [0x10]))) 74 {*boolsi3_internal1} (nil)
    (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 27 %r27 [orig:132 a ] [132]) [4 S4 A32])
        (nil)))

(insn:TI 188 187 189 7 (set (mem:SI (reg/v/f:SI 27 %r27 [orig:132 a ] [132]) [4 S4 A32])
        (reg:SI 0 %r0 [185])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 187 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [185])
        (expr_list:REG_DEAD (reg/v/f:SI 27 %r27 [orig:132 a ] [132])
            (nil))))
;; End of basic block 7, registers live:
 1 [%r1] 26 [%r26] 28 [%r28] 29 [%r29]

;; Start of basic block 8, registers live: 1 [%r1] 26 [%r26] 28 [%r28] 29 [%r29]
(code_label:HI 189 188 190 8 108 "" [2 uses])

(note:HI 190 189 192 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 192 190 193 8 (set (reg:CC 75 %cr7 [186])
        (compare:CC (reg/v/f:SI 26 %r26 [orig:133 n ] [133])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 193 192 195 8 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [186])
                (const_int 0 [0x0]))
            (label_ref 213)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 192 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [186])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 8, registers live:
 1 [%r1] 26 [%r26] 28 [%r28] 29 [%r29]

;; Start of basic block 9, registers live: 1 [%r1] 26 [%r26] 28 [%r28] 29 [%r29]
(note:HI 195 193 197 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 197 195 198 9 NOTE_INSN_DELETED)

(insn:TI 198 197 204 9 (set (reg:SI 0 %r0 [orig:187 s.st_mode ] [187])
        (zero_extend:SI (mem/s:HI (plus:SI (reg/f:SI 1 %r1)
                    (const_int 8 [0x8])) [6 s.st_mode+0 S2 A64]))) 30 {*rs6000.md:847} (nil)
    (nil))

(insn 204 198 199 9 (set (reg:SI 9 %r9 [orig:121 iftmp.18 ] [121])
        (const_int -1 [0xffffffffffffffff])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 199 204 200 9 (parallel [
            (set (reg:SI 0 %r0 [189])
                (and:SI (reg:SI 0 %r0 [orig:187 s.st_mode ] [187])
                    (const_int 3072 [0xc00])))
            (clobber (scratch:CC))
        ]) 68 {andsi3} (insn_list:REG_DEP_TRUE 198 (nil))
    (expr_list:REG_UNUSED (scratch:CC)
        (nil)))

(insn:TI 200 199 201 9 (set (reg:CC 75 %cr7 [190])
        (compare:CC (reg:SI 0 %r0 [189])
            (const_int 1024 [0x400]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 199 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [189])
        (nil)))

(jump_insn:TI 201 200 210 9 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [190])
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 198 (insn_list:REG_DEP_ANTI 204 (insn_list:REG_DEP_ANTI 199 (insn_list:REG_DEP_TRUE 200 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [190])
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 9, registers live:
 1 [%r1] 9 [%r9] 26 [%r26] 28 [%r28] 29 [%r29]

;; Start of basic block 10, registers live: 1 [%r1] 9 [%r9] 26 [%r26] 28 [%r28] 29 [%r29]
(code_label:HI 210 201 211 10 115 "" [1 uses])

(note:HI 211 210 212 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn:TI 212 211 213 10 (set (mem:SI (reg/v/f:SI 26 %r26 [orig:133 n ] [133]) [4 S4 A32])
        (reg:SI 9 %r9 [orig:121 iftmp.18 ] [121])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 9 %r9 [orig:121 iftmp.18 ] [121])
        (expr_list:REG_DEAD (reg/v/f:SI 26 %r26 [orig:133 n ] [133])
            (nil))))
;; End of basic block 10, registers live:
 1 [%r1] 28 [%r28] 29 [%r29]

;; Start of basic block 11, registers live: 1 [%r1] 28 [%r28] 29 [%r29]
(code_label:HI 213 212 214 11 111 "" [1 uses])

(note:HI 214 213 216 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn:TI 216 214 217 11 (set (reg:CC 75 %cr7 [191])
        (compare:CC (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 217 216 219 11 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [191])
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 216 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [191])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 11, registers live:
 1 [%r1] 28 [%r28] 29 [%r29]

;; Start of basic block 12, registers live: 1 [%r1] 28 [%r28] 29 [%r29]
(note:HI 219 217 224 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn:TI 224 219 227 12 (set (reg:SI 11 %r11 [orig:193 s.st_mtime ] [193])
        (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [4 s.st_mtime+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 227 224 267 12 (set (reg:SI 9 %r9 [orig:194 s.st_ctime ] [194])
        (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [4 s.st_ctime+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 267 227 228 12 (set (reg:SI 0 %r0 [orig:192 s.st_atime ] [192])
        (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 16 [0x10])) [4 s.st_atime+0 S4 A64])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 16 [0x10])) [4 s.st_atime+0 S4 A64])
        (nil)))

(insn:TI 228 267 222 12 (set (mem/s:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
                (const_int 8 [0x8])) [4 <variable>.ctime+0 S4 A32])
        (reg:SI 9 %r9 [orig:194 s.st_ctime ] [194])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 224 (insn_list:REG_DEP_TRUE 227 (insn_list:REG_DEP_ANTI 267 (nil))))
    (expr_list:REG_DEAD (reg:SI 9 %r9 [orig:194 s.st_ctime ] [194])
        (nil)))

(insn:TI 222 228 225 12 (set (mem/s:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134]) [4 <variable>.atime+0 S4 A32])
        (reg:SI 0 %r0 [orig:192 s.st_atime ] [192])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 224 (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_TRUE 267 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:192 s.st_atime ] [192])
        (nil)))

(insn:TI 225 222 229 12 (set (mem/s:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
                (const_int 4 [0x4])) [4 <variable>.mtime+0 S4 A32])
        (reg:SI 11 %r11 [orig:193 s.st_mtime ] [193])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 224 (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_ANTI 267 (nil))))
    (expr_list:REG_DEAD (reg:SI 11 %r11 [orig:193 s.st_mtime ] [193])
        (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
            (nil))))
;; End of basic block 12, registers live:
 1 [%r1] 28 [%r28]

;; Start of basic block 13, registers live: 1 [%r1] 28 [%r28]
(code_label:HI 229 225 230 13 116 "" [1 uses])

(note:HI 230 229 235 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 235 230 232 13 NOTE_INSN_DELETED)

(insn:TI 232 235 233 13 (set (reg:SI 3 %r3 [ name ])
        (reg/f:SI 28 %r28 [153])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 28 %r28 [153])
        (nil)))

(call_insn:TI 233 232 236 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 232 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ name ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name ]))
        (nil)))

(insn 236 233 237 13 (set (reg:SI 3 %r3)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 20 [0x14]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 233 (insn_list:REG_DEP_OUTPUT 232 (nil)))
    (nil))

(call_insn:TI 237 236 239 13 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("unix2dostime") [flags 0x41] <function_decl 0x402870e8 unix2dostime>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 232 (insn_list:REG_DEP_TRUE 236 (insn_list:REG_DEP_ANTI 233 (nil))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))
;; End of basic block 13, registers live:
 1 [%r1] 3 [%r3]

;; Start of basic block 14, registers live: 1 [%r1] 3 [%r3]
(code_label:HI 239 237 240 14 98 "" [1 uses])

(note:HI 240 239 244 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note:HI 244 240 280 14 NOTE_INSN_FUNCTION_END)

(note 280 244 281 14 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 281 280 253 14 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 253 281 283 14 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (nil)
    (nil))

(insn:TI 283 253 284 14 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 56 [0x38])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 284 283 282 14 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 60 [0x3c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 282 284 285 14 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 281 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 285 282 286 14 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 64 [0x40])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 286 285 287 14 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 68 [0x44])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 287 286 288 14 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 288 287 289 14 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 289 288 290 14 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 80 [0x50]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 281 (insn_list:REG_DEP_ANTI 283 (insn_list:REG_DEP_ANTI 284 (insn_list:REG_DEP_ANTI 285 (insn_list:REG_DEP_ANTI 286 (insn_list:REG_DEP_ANTI 287 (insn_list:REG_DEP_ANTI 288 (nil))))))))
    (nil))

(jump_insn:TI 290 289 291 14 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 288 (insn_list:REG_DEP_TRUE 287 (insn_list:REG_DEP_TRUE 286 (insn_list:REG_DEP_TRUE 285 (insn_list:REG_DEP_TRUE 284 (insn_list:REG_DEP_TRUE 283 (insn_list:REG_DEP_ANTI 253 (insn_list:REG_DEP_TRUE 289 (insn_list:REG_DEP_TRUE 281 (insn_list:REG_DEP_TRUE 282 (nil)))))))))))
    (nil))
;; End of basic block 14, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 291 290 144)

;; Start of basic block 15, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(code_label:HI 144 291 145 15 103 "" [2 uses])

(note:HI 145 144 150 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note:HI 150 145 147 15 NOTE_INSN_DELETED)

(insn:TI 147 150 148 15 (set (reg:SI 3 %r3 [ name ])
        (reg/f:SI 28 %r28 [153])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 148 147 149 15 (set (reg:SI 4 %r4)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 8 [0x8]))) 36 {*addsi3_internal1} (nil)
    (nil))

(call_insn:TI 149 148 151 15 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("stat") [flags 0x41] <function_decl 0x4025b32c stat>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 148 (insn_list:REG_DEP_TRUE 147 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name ]))
            (nil))))

(insn:TI 151 149 152 15 (set (reg:CC 75 %cr7 [174])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 149 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 152 151 154 15 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [174])
                (const_int 0 [0x0]))
            (label_ref 162)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 147 (insn_list:REG_DEP_ANTI 148 (insn_list:REG_DEP_TRUE 151 (insn_list:REG_DEP_ANTI 149 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [174])
        (expr_list:REG_BR_PROB (const_int 7000 [0x1b58])
            (nil))))
;; End of basic block 15, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

;; Start of basic block 16, registers live: 1 [%r1] 28 [%r28]
(note:HI 154 152 156 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn:TI 156 154 157 16 (set (reg:SI 3 %r3 [ name ])
        (reg/f:SI 28 %r28 [153])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 28 %r28 [153])
        (nil)))

(call_insn:TI 157 156 158 16 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 156 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ name ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name ]))
        (nil)))

(insn 158 157 320 16 (set (reg:SI 3 %r3 [orig:128 D.5278 ] [128])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 157 (insn_list:REG_DEP_OUTPUT 156 (nil)))
    (nil))

(jump_insn:TI 320 158 321 16 (set (pc)
        (label_ref 239)) 460 {jump} (insn_list:REG_DEP_ANTI 156 (insn_list:REG_DEP_TRUE 158 (insn_list:REG_DEP_TRUE 157 (nil))))
    (nil))
;; End of basic block 16, registers live:
 1 [%r1] 3 [%r3]

(barrier 321 320 315)

;; Start of basic block 17, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29]
(code_label 315 321 24 17 119 "" [1 uses])

(note:HI 24 315 26 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn:TI 26 24 27 17 (set (reg:CC 75 %cr7 [141])
        (compare:CC (reg/v/f:SI 27 %r27 [orig:132 a ] [132])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 27 26 29 17 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [141])
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 26 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [141])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 17, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29]

;; Start of basic block 18, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29]
(note:HI 29 27 31 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn:TI 31 29 33 18 (set (reg/f:SI 9 %r9 [143])
        (high:SI (symbol_ref:SI ("label_mode") [flags 0x2] <var_decl 0x403b69f8 label_mode>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("label_mode") [flags 0x2] <var_decl 0x403b69f8 label_mode>))
        (nil)))

(insn:TI 33 31 34 18 (set (reg:SI 0 %r0 [orig:144 label_mode ] [144])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [143])
                (symbol_ref:SI ("label_mode") [flags 0x2] <var_decl 0x403b69f8 label_mode>)) [4 label_mode+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 31 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [143])
        (expr_list:REG_EQUIV (mem:SI (reg/v/f:SI 27 %r27 [orig:132 a ] [132]) [4 S4 A32])
            (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("label_mode") [flags 0x2] <var_decl 0x403b69f8 label_mode>) [4 label_mode+0 S4 A32])
                (nil)))))

(insn:TI 34 33 35 18 (set (mem:SI (reg/v/f:SI 27 %r27 [orig:132 a ] [132]) [4 S4 A32])
        (reg:SI 0 %r0 [orig:144 label_mode ] [144])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 33 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:144 label_mode ] [144])
        (expr_list:REG_DEAD (reg/v/f:SI 27 %r27 [orig:132 a ] [132])
            (nil))))
;; End of basic block 18, registers live:
 1 [%r1] 26 [%r26] 29 [%r29]

;; Start of basic block 19, registers live: 1 [%r1] 26 [%r26] 29 [%r29]
(code_label:HI 35 34 36 19 92 "" [1 uses])

(note:HI 36 35 38 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn:TI 38 36 39 19 (set (reg:CC 75 %cr7 [145])
        (compare:CC (reg/v/f:SI 26 %r26 [orig:133 n ] [133])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 39 38 41 19 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [145])
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 38 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [145])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 19, registers live:
 1 [%r1] 26 [%r26] 29 [%r29]

;; Start of basic block 20, registers live: 1 [%r1] 26 [%r26] 29 [%r29]
(note:HI 41 39 43 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 43 41 44 20 (set (reg:SI 0 %r0 [146])
        (const_int -2 [0xfffffffffffffffe])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUIV (const_int -2 [0xfffffffffffffffe])
        (nil)))

(insn:TI 44 43 45 20 (set (mem:SI (reg/v/f:SI 26 %r26 [orig:133 n ] [133]) [4 S4 A32])
        (reg:SI 0 %r0 [146])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 43 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [146])
        (expr_list:REG_DEAD (reg/v/f:SI 26 %r26 [orig:133 n ] [133])
            (expr_list:REG_EQUAL (const_int -2 [0xfffffffffffffffe])
                (nil)))))
;; End of basic block 20, registers live:
 1 [%r1] 29 [%r29]

;; Start of basic block 21, registers live: 1 [%r1] 29 [%r29]
(code_label:HI 45 44 46 21 94 "" [1 uses])

(note:HI 46 45 48 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn:TI 48 46 49 21 (set (reg:CC 75 %cr7 [147])
        (compare:CC (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 49 48 51 21 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [147])
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 48 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [147])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 21, registers live:
 1 [%r1] 29 [%r29]

;; Start of basic block 22, registers live: 1 [%r1] 29 [%r29]
(note:HI 51 49 53 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 53 51 55 22 (set (reg/f:SI 9 %r9 [149])
        (high:SI (symbol_ref:SI ("label_utim") [flags 0x2] <var_decl 0x403b6a6c label_utim>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("label_utim") [flags 0x2] <var_decl 0x403b6a6c label_utim>))
        (nil)))

(insn:TI 55 53 58 22 (set (reg:SI 0 %r0 [orig:129 label_utim.15 ] [129])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [149])
                (symbol_ref:SI ("label_utim") [flags 0x2] <var_decl 0x403b6a6c label_utim>)) [4 label_utim+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [149])
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
                    (const_int 4 [0x4])) [4 <variable>.mtime+0 S4 A32])
            (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("label_utim") [flags 0x2] <var_decl 0x403b6a6c label_utim>) [4 label_utim+0 S4 A32])
                (nil)))))

(insn:TI 58 55 56 22 (set (mem/s:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134]) [4 <variable>.atime+0 S4 A32])
        (reg:SI 0 %r0 [orig:129 label_utim.15 ] [129])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 55 (nil))
    (nil))

(insn:TI 56 58 57 22 (set (mem/s:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
                (const_int 8 [0x8])) [4 <variable>.ctime+0 S4 A32])
        (reg:SI 0 %r0 [orig:129 label_utim.15 ] [129])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 55 (nil))
    (nil))

(insn:TI 57 56 59 22 (set (mem/s:SI (plus:SI (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
                (const_int 4 [0x4])) [4 <variable>.mtime+0 S4 A32])
        (reg:SI 0 %r0 [orig:129 label_utim.15 ] [129])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 55 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:129 label_utim.15 ] [129])
        (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:134 t ] [134])
            (nil))))
;; End of basic block 22, registers live:
 1 [%r1]

;; Start of basic block 23, registers live: 1 [%r1]
(code_label:HI 59 57 60 23 96 "" [1 uses])

(note:HI 60 59 294 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn:TI 294 60 62 23 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 62 294 64 23 (set (reg/f:SI 9 %r9 [151])
        (high:SI (symbol_ref:SI ("label_time") [flags 0x2] <var_decl 0x403b6984 label_time>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("label_time") [flags 0x2] <var_decl 0x403b6984 label_time>))
        (nil)))

(insn:TI 64 62 293 23 (set (reg:SI 3 %r3 [orig:128 D.5278 ] [128])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [151])
                (symbol_ref:SI ("label_time") [flags 0x2] <var_decl 0x403b6984 label_time>)) [4 label_time+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 62 (nil))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [151])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("label_time") [flags 0x2] <var_decl 0x403b6984 label_time>) [4 label_time+0 S4 A32])
            (nil))))

(insn 293 64 296 23 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 64 (nil))
    (nil))

(insn:TI 296 293 295 23 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 56 [0x38])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 295 296 297 23 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 294 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 297 295 298 23 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 60 [0x3c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 298 297 299 23 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 64 [0x40])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 299 298 300 23 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 68 [0x44])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 300 299 301 23 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 72 [0x48])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 301 300 302 23 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 302 301 303 23 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 80 [0x50]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 294 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 297 (insn_list:REG_DEP_ANTI 298 (insn_list:REG_DEP_ANTI 299 (insn_list:REG_DEP_ANTI 300 (insn_list:REG_DEP_ANTI 301 (nil))))))))
    (nil))

(jump_insn:TI 303 302 306 23 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 301 (insn_list:REG_DEP_TRUE 300 (insn_list:REG_DEP_TRUE 299 (insn_list:REG_DEP_TRUE 298 (insn_list:REG_DEP_TRUE 297 (insn_list:REG_DEP_TRUE 296 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_ANTI 293 (insn_list:REG_DEP_TRUE 302 (insn_list:REG_DEP_TRUE 294 (insn_list:REG_DEP_TRUE 295 (nil)))))))))))))
    (nil))
;; End of basic block 23, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 306 303 317)

;; Start of basic block 25, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31]
(code_label 317 306 100 25 121 "" [1 uses])

(note:HI 100 317 102 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 102 100 309 25 (set (reg:QI 0 %r0 [161])
        (const_int 0 [0x0])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 309 102 103 25 (set (reg/f:SI 4 %r4 [163])
        (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))
        (nil)))

(insn:TI 103 309 310 25 (set (mem:QI (plus:SI (reg:SI 3 %r3 [157])
                (const_int -1 [0xffffffffffffffff])) [0 S1 A8])
        (reg:QI 0 %r0 [161])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 102 (nil))
    (expr_list:REG_DEAD (reg:QI 0 %r0 [161])
        (expr_list:REG_DEAD (reg:SI 3 %r3 [157])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 310 103 308 25 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [163])
            (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 309 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>)
        (nil)))

(insn 308 310 311 25 (set (reg:SI 3 %r3 [ f ])
        (reg/v/f:SI 31 %r31 [orig:131 f ] [131])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 103 (nil))
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:131 f ] [131])
        (nil)))

(call_insn/u:TI 311 308 312 25 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x401f04fc strcmp>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_OUTPUT 102 (insn_list:REG_DEP_TRUE 310 (insn_list:REG_DEP_TRUE 308 (insn_list:REG_DEP_TRUE 103 (nil)))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ f ]))
                (nil)))))

(insn:TI 312 311 313 25 (set (reg:CC 75 %cr7 [166])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 311 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 313 312 322 25 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [166])
                (const_int 0 [0x0]))
            (label_ref 144)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 102 (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 308 (insn_list:REG_DEP_ANTI 309 (insn_list:REG_DEP_ANTI 310 (insn_list:REG_DEP_TRUE 312 (insn_list:REG_DEP_ANTI 311 (nil))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [166])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 25, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

;; Start of basic block 27, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(note 322 313 324 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 324 322 325 27 (set (pc)
        (label_ref 323)) 460 {jump} (nil)
    (nil))
;; End of basic block 27, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

(barrier 325 324 319)

;; Start of basic block 28, registers live: 1 [%r1] 26 [%r26] 28 [%r28] 29 [%r29]
(code_label 319 325 208 28 123 "" [1 uses])

(note:HI 208 319 209 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn:TI 209 208 326 28 (set (reg:SI 9 %r9 [orig:121 iftmp.18 ] [121])
        (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 24 [0x18])) [4 s.st_size+0 S4 A64])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn:TI 326 209 327 28 (set (pc)
        (label_ref 210)) 460 {jump} (insn_list:REG_DEP_TRUE 209 (nil))
    (nil))
;; End of basic block 28, registers live:
 1 [%r1] 9 [%r9] 26 [%r26] 28 [%r28] 29 [%r29]

(barrier 327 326 318)

;; Start of basic block 29, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]
(code_label 318 327 133 29 122 "" [1 uses])

(note:HI 133 318 139 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(note:HI 139 133 135 29 NOTE_INSN_DELETED)

(insn:TI 135 139 136 29 (set (reg:SI 3 %r3 [ name ])
        (reg/f:SI 28 %r28 [153])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 136 135 138 29 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 135 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ name ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name ]))
        (nil)))

(insn 138 136 140 29 (set (reg/f:SI 3 %r3 [173])
        (high:SI (symbol_ref/f:SI ("*.LC6") [flags 0x2] <string_cst 0x4044c924>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 136 (insn_list:REG_DEP_OUTPUT 135 (nil)))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC6") [flags 0x2] <string_cst 0x4044c924>))
        (nil)))

(insn:TI 140 138 141 29 (set (reg:SI 3 %r3)
        (lo_sum:SI (reg/f:SI 3 %r3 [173])
            (symbol_ref/f:SI ("*.LC6") [flags 0x2] <string_cst 0x4044c924>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 138 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC6") [flags 0x2] <string_cst 0x4044c924>)
        (nil)))

(call_insn:TI 141 140 328 29 (parallel [
            (call (mem:SI (symbol_ref:SI ("error") [flags 0x41] <function_decl 0x40281f68 error>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_ANTI 138 (insn_list:REG_DEP_TRUE 140 (insn_list:REG_DEP_ANTI 136 (nil)))))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(jump_insn:TI 328 141 329 29 (set (pc)
        (label_ref 162)) 460 {jump} (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_TRUE 140 (insn_list:REG_DEP_TRUE 136 (insn_list:REG_DEP_TRUE 141 (nil)))))
    (nil))
;; End of basic block 29, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29]

(barrier 329 328 316)

;; Start of basic block 30, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]
(code_label 316 329 79 30 120 "" [1 uses])

(note:HI 79 316 82 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note:HI 82 79 81 30 NOTE_INSN_DELETED)

(insn:TI 81 82 83 30 (set (reg/f:SI 4 %r4 [156])
        (high:SI (symbol_ref/f:SI ("*.LC5") [flags 0x2] <string_cst 0x40440a60>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC5") [flags 0x2] <string_cst 0x40440a60>))
        (nil)))

(insn 83 81 84 30 (set (reg:SI 3 %r3)
        (const_int 4 [0x4])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 84 83 85 30 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [156])
            (symbol_ref/f:SI ("*.LC5") [flags 0x2] <string_cst 0x40440a60>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 81 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC5") [flags 0x2] <string_cst 0x40440a60>)
        (nil)))

(call_insn:TI 85 84 330 30 (parallel [
            (call (mem:SI (symbol_ref:SI ("ziperr") [flags 0x41] <function_decl 0x40281e0c ziperr>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_TRUE 83 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (expr_list:REG_DEAD (reg:SI 4 %r4)
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
            (nil))))

(jump_insn:TI 330 85 331 30 (set (pc)
        (label_ref 86)) 460 {jump} (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_TRUE 85 (nil))))
    (nil))
;; End of basic block 30, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31]

(barrier 331 330 266)

(note 266 331 269 14 NOTE_INSN_DELETED)

(note 269 266 0 NOTE_INSN_DELETED)


;; Function set_extra_field

;;   ======================================================
;;   -- basic block 0 from 115 to 14 -- after reload
;;   ======================================================

;;	  0--> 116  %r0=lr                             :mciu_6xx
;;	  0--> 115  {[%r1-0x10]=%r1;%r1=%r1-0x10;}     :lsu_6xx
;;	  0--> 10   %r9=high(`zp_tz_is_valid')         :iu1_6xx|iu2_6xx
;;	  1--> 117  [%r1+0x8]=%r30                     :lsu_6xx
;;	  1--> 4    %r30=%r4                           :iu1_6xx|iu2_6xx
;;	  2--> 118  [%r1+0xc]=%r31                     :lsu_6xx
;;	  2--> 3    %r31=%r3                           :iu1_6xx|iu2_6xx
;;	  2--> 23   %r3=0x9                            :iu1_6xx|iu2_6xx
;;	  3--> 119  [%r1+0x14]=%r0                     :lsu_6xx
;;	  4--> 12   %r0=[%r9+low(`zp_tz_is_valid')]    :lsu_6xx
;;	  6--> 13   %cr7=cmp(%r0,0x0)                  :iu1_6xx|iu2_6xx
;;	  6--> 17   %r0=0x0                            :iu1_6xx|iu2_6xx
;;	 11--> 14   pc={(%cr7==0x0)?L85:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 11
;;   new head = 120
;;   new tail = 14

;;   ======================================================
;;   -- basic block 1 from 24 to 30 -- after reload
;;   ======================================================

;;	  0--> 24   %r3=call [`malloc']                :bpu_6xx
;;	  0--> 80   %r6=0x9                            :iu1_6xx|iu2_6xx
;;	  0--> 33   %r0=0x4                            :iu1_6xx|iu2_6xx
;;	  1--> 29   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  1--> 28   [%r31+0x3c]=%r3                    :lsu_6xx
;;	  6--> 30   pc={(%cr7==0x0)?L85:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 24
;;   new tail = 30

;;   ======================================================
;;   -- basic block 2 from 59 to 84 -- after reload
;;   ======================================================

;;	  0--> 59   %r11=[%r30+0x4]                    :lsu_6xx
;;	  0--> 113  %r0=0x55                           :iu1_6xx|iu2_6xx
;;	  0--> 112  %r9=0x54                           :iu1_6xx|iu2_6xx
;;	  1--> 83   [%r31+0x20]=%r6                    :lsu_6xx
;;	  2--> 40   [%r3]=%r0                          :lsu_6xx
;;	  2--> 111  %r0=0x5                            :iu1_6xx|iu2_6xx
;;	  2--> 74   %r7=%r11 0>>0x18                   :iu1_6xx|iu2_6xx
;;	  3--> 44   [%r3+0x1]=%r9                      :lsu_6xx
;;	  3--> 64   %r10=%r11 0>>0x8                   :iu1_6xx|iu2_6xx
;;	  3--> 69   %r8=%r11 0>>0x10                   :iu1_6xx|iu2_6xx
;;	  4--> 48   [%r3+0x2]=%r0                      :lsu_6xx
;;	  4--> 110  %r9=0x0                            :iu1_6xx|iu2_6xx
;;	  4--> 109  %r0=0x1                            :iu1_6xx|iu2_6xx
;;	  5--> 56   [%r3+0x4]=%r0                      :lsu_6xx
;;	  5--> 84   %r0=0x0                            :iu1_6xx|iu2_6xx
;;	  6--> 52   [%r3+0x3]=%r9                      :lsu_6xx
;;	  7--> 65   [%r3+0x6]=%r10                     :lsu_6xx
;;	  8--> 70   [%r3+0x7]=%r8                      :lsu_6xx
;;	  9--> 75   [%r3+0x8]=%r7                      :lsu_6xx
;;	 10--> 78   [%r31+0x40]=%r3                    :lsu_6xx
;;	 11--> 60   [%r3+0x5]=%r11                     :lsu_6xx
;;	 12--> 81   [%r31+0x1c]=%r6                    :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 12
;;   new head = 59
;;   new tail = 81

;;   ======================================================
;;   -- basic block 3 from 93 to 127 -- after reload
;;   ======================================================

;;	  0--> 93   %r3=%r0                            :iu1_6xx|iu2_6xx
;;	  0--> 122  %r0=[%r1+0x14]                     :lsu_6xx
;;	  0--> 99   use %r3                            :nothing
;;	  1--> 124  %r30=[%r1+0x8]                     :lsu_6xx
;;	  2--> 125  %r31=[%r1+0xc]                     :lsu_6xx
;;	  2--> 123  lr=%r0                             :mciu_6xx
;;	  2--> 126  %r1=%r1+0x10                       :iu1_6xx|iu2_6xx
;;	  6--> 127  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 121
;;   new tail = 127



(note:HI 2 0 7 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 30 [%r30] 31 [%r31] 65 [lr]
(note:HI 7 2 5 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 5 7 116 0 NOTE_INSN_FUNCTION_BEG)

(insn/f:TI 116 5 115 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 115 116 10 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -16 [0xfffffffffffffff0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -16 [0xfffffffffffffff0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -16 [0xfffffffffffffff0])))
        (nil)))

(insn 10 115 117 0 (set (reg/f:SI 9 %r9 [125])
        (high:SI (symbol_ref:SI ("zp_tz_is_valid") [flags 0x44] <var_decl 0x4028189c zp_tz_is_valid>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("zp_tz_is_valid") [flags 0x44] <var_decl 0x4028189c zp_tz_is_valid>))
        (nil)))

(insn/f:TI 117 10 4 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [1 S4 A8])
        (reg:SI 30 %r30)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 115 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 8 [0x8])) [1 S4 A8])
                (reg:SI 30 %r30))
            (nil))))

(insn 4 117 118 0 (set (reg/v/f:SI 30 %r30 [orig:123 z_utim ] [123])
        (reg:SI 4 %r4 [ z_utim ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 117 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ z_utim ])
        (nil)))

(insn/f:TI 118 4 3 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 115 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 12 [0xc])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn 3 118 23 0 (set (reg/v/f:SI 31 %r31 [orig:122 z ] [122])
        (reg:SI 3 %r3 [ z ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 118 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ z ])
        (nil)))

(insn 23 3 119 0 (set (reg:SI 3 %r3)
        (const_int 9 [0x9])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 3 (nil))
    (nil))

(insn/f:TI 119 23 120 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 116 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 20 [0x14])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 120 119 12 0 NOTE_INSN_PROLOGUE_END)

(insn:TI 12 120 13 0 (set (reg:SI 0 %r0 [orig:126 zp_tz_is_valid ] [126])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [125])
                (symbol_ref:SI ("zp_tz_is_valid") [flags 0x44] <var_decl 0x4028189c zp_tz_is_valid>)) [3 zp_tz_is_valid+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 116 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 115 (insn_list:REG_DEP_TRUE 119 (nil)))))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [125])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("zp_tz_is_valid") [flags 0x44] <var_decl 0x4028189c zp_tz_is_valid>) [3 zp_tz_is_valid+0 S4 A32])
            (nil))))

(insn:TI 13 12 17 0 (set (reg:CC 75 %cr7 [127])
        (compare:CC (reg:SI 0 %r0 [orig:126 zp_tz_is_valid ] [126])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 12 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:126 zp_tz_is_valid ] [126])
        (nil)))

(insn 17 13 14 0 (set (reg:SI 0 %r0 [orig:120 D.5318 ] [120])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_OUTPUT 12 (nil)))
    (nil))

(jump_insn:TI 14 17 21 0 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [127])
                (const_int 0 [0x0]))
            (label_ref 85)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 116 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 4 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_TRUE 13 (insn_list:REG_DEP_ANTI 115 (insn_list:REG_DEP_ANTI 117 (insn_list:REG_DEP_ANTI 118 (insn_list:REG_DEP_ANTI 119 (nil)))))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [127])
        (expr_list:REG_BR_PROB (const_int 886 [0x376])
            (nil))))
;; End of basic block 0, registers live:
 0 [%r0] 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31]

;; Start of basic block 1, registers live: 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31]
(note:HI 21 14 24 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 24 21 80 1 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
        (nil)))

(insn 80 24 33 1 (set (reg:SI 6 %r6 [151])
        (const_int 9 [0x9])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 24 (nil))
    (expr_list:REG_EQUIV (const_int 9 [0x9])
        (nil)))

(insn 33 80 29 1 (set (reg:SI 0 %r0 [orig:120 D.5318 ] [120])
        (const_int 4 [0x4])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 24 (nil))
    (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(insn:TI 29 33 28 1 (set (reg:CC 75 %cr7 [129])
        (compare:CC (reg/f:SI 3 %r3 [128])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 24 (nil))
    (nil))

(insn 28 29 30 1 (set (mem/s:SI (plus:SI (reg/v/f:SI 31 %r31 [orig:122 z ] [122])
                (const_int 60 [0x3c])) [8 <variable>.extra+0 S4 A32])
        (reg/f:SI 3 %r3 [128])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 24 (nil))
    (nil))

(jump_insn:TI 30 28 37 1 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [129])
                (const_int 0 [0x0]))
            (label_ref 85)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_TRUE 29 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 28 (nil))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [129])
        (expr_list:REG_BR_PROB (const_int 1036 [0x40c])
            (nil))))
;; End of basic block 1, registers live:
 0 [%r0] 1 [%r1] 3 [%r3] 6 [%r6] 30 [%r30] 31 [%r31]

;; Start of basic block 2, registers live: 1 [%r1] 3 [%r3] 6 [%r6] 30 [%r30] 31 [%r31]
(note:HI 37 30 59 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 59 37 113 2 (set (reg:SI 11 %r11 [orig:140 <variable>.mtime ] [140])
        (mem/s:SI (plus:SI (reg/v/f:SI 30 %r30 [orig:123 z_utim ] [123])
                (const_int 4 [0x4])) [4 <variable>.mtime+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 30 %r30 [orig:123 z_utim ] [123])
        (nil)))

(insn 113 59 112 2 (set (reg:QI 0 %r0 [130])
        (const_int 85 [0x55])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 85 [0x55])
        (nil)))

(insn 112 113 83 2 (set (reg:QI 9 %r9 [132])
        (const_int 84 [0x54])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 84 [0x54])
        (nil)))

(insn:TI 83 112 40 2 (set (mem/s:SI (plus:SI (reg/v/f:SI 31 %r31 [orig:122 z ] [122])
                (const_int 32 [0x20])) [3 <variable>.cext+0 S4 A32])
        (reg:SI 6 %r6 [151])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUAL (const_int 9 [0x9])
        (nil)))

(insn:TI 40 83 111 2 (set (mem:QI (reg/f:SI 3 %r3 [128]) [0 S1 A8])
        (reg:QI 0 %r0 [130])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 0 %r0 [130])
        (expr_list:REG_EQUAL (const_int 85 [0x55])
            (nil))))

(insn 111 40 74 2 (set (reg:QI 0 %r0 [134])
        (const_int 5 [0x5])) 271 {*movqi_internal} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_OUTPUT 113 (nil)))
    (expr_list:REG_EQUIV (const_int 5 [0x5])
        (nil)))

(insn 74 111 44 2 (set (reg:SI 7 %r7 [149])
        (lshiftrt:SI (reg:SI 11 %r11 [orig:140 <variable>.mtime ] [140])
            (const_int 24 [0x18]))) 117 {lshrsi3_no_power} (insn_list:REG_DEP_TRUE 59 (nil))
    (nil))

(insn:TI 44 74 64 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 1 [0x1])) [0 S1 A8])
        (reg:QI 9 %r9 [132])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 112 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 9 %r9 [132])
        (expr_list:REG_EQUAL (const_int 84 [0x54])
            (nil))))

(insn 64 44 69 2 (set (reg:SI 10 %r10 [143])
        (lshiftrt:SI (reg:SI 11 %r11 [orig:140 <variable>.mtime ] [140])
            (const_int 8 [0x8]))) 117 {lshrsi3_no_power} (insn_list:REG_DEP_TRUE 59 (nil))
    (nil))

(insn 69 64 48 2 (set (reg:SI 8 %r8 [146])
        (lshiftrt:SI (reg:SI 11 %r11 [orig:140 <variable>.mtime ] [140])
            (const_int 16 [0x10]))) 117 {lshrsi3_no_power} (insn_list:REG_DEP_TRUE 59 (nil))
    (nil))

(insn:TI 48 69 110 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 2 [0x2])) [0 S1 A8])
        (reg:QI 0 %r0 [134])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 111 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 0 %r0 [134])
        (expr_list:REG_EQUAL (const_int 5 [0x5])
            (nil))))

(insn 110 48 109 2 (set (reg:QI 9 %r9 [136])
        (const_int 0 [0x0])) 271 {*movqi_internal} (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_OUTPUT 112 (nil)))
    (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 109 110 56 2 (set (reg:QI 0 %r0 [138])
        (const_int 1 [0x1])) 271 {*movqi_internal} (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_OUTPUT 111 (nil)))
    (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn:TI 56 109 84 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 4 [0x4])) [0 S1 A8])
        (reg:QI 0 %r0 [138])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 109 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 0 %r0 [138])
        (expr_list:REG_EQUAL (const_int 1 [0x1])
            (nil))))

(insn 84 56 52 2 (set (reg:SI 0 %r0 [orig:120 D.5318 ] [120])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 56 (insn_list:REG_DEP_OUTPUT 109 (nil)))
    (nil))

(insn:TI 52 84 65 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 3 [0x3])) [0 S1 A8])
        (reg:QI 9 %r9 [136])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 110 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 9 %r9 [136])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn:TI 65 52 70 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 6 [0x6])) [0 S1 A8])
        (reg:QI 10 %r10 [orig:143+3 ] [143])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 10 %r10 [orig:143+3 ] [143])
        (nil)))

(insn:TI 70 65 75 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 7 [0x7])) [0 S1 A8])
        (reg:QI 8 %r8 [orig:146+3 ] [146])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 69 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 8 %r8 [orig:146+3 ] [146])
        (nil)))

(insn:TI 75 70 78 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 8 [0x8])) [0 S1 A8])
        (reg:QI 7 %r7 [orig:149+3 ] [149])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 74 (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_ANTI 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 7 %r7 [orig:149+3 ] [149])
        (nil)))

(insn:TI 78 75 60 2 (set (mem/s:SI (plus:SI (reg/v/f:SI 31 %r31 [orig:122 z ] [122])
                (const_int 64 [0x40])) [8 <variable>.cextra+0 S4 A32])
        (reg/f:SI 3 %r3 [128])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 40 (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_OUTPUT 48 (insn_list:REG_DEP_OUTPUT 52 (insn_list:REG_DEP_OUTPUT 56 (insn_list:REG_DEP_OUTPUT 65 (insn_list:REG_DEP_OUTPUT 70 (insn_list:REG_DEP_OUTPUT 75 (nil)))))))))
    (nil))

(insn:TI 60 78 81 2 (set (mem:QI (plus:SI (reg/f:SI 3 %r3 [128])
                (const_int 5 [0x5])) [0 S1 A8])
        (reg:QI 11 %r11 [orig:140 <variable>.mtime+3 ] [140])) 271 {*movqi_internal} (insn_list:REG_DEP_OUTPUT 83 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_TRUE 59 (nil))))
    (expr_list:REG_DEAD (reg:QI 11 %r11 [orig:140 <variable>.mtime+3 ] [140])
        (expr_list:REG_DEAD (reg/f:SI 3 %r3 [128])
            (nil))))

(insn:TI 81 60 85 2 (set (mem/s:SI (plus:SI (reg/v/f:SI 31 %r31 [orig:122 z ] [122])
                (const_int 28 [0x1c])) [3 <variable>.ext+0 S4 A32])
        (reg:SI 6 %r6 [151])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 40 (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_OUTPUT 48 (insn_list:REG_DEP_OUTPUT 52 (insn_list:REG_DEP_OUTPUT 56 (insn_list:REG_DEP_OUTPUT 65 (insn_list:REG_DEP_OUTPUT 70 (insn_list:REG_DEP_OUTPUT 75 (insn_list:REG_DEP_OUTPUT 60 (nil))))))))))
    (expr_list:REG_DEAD (reg:SI 6 %r6 [151])
        (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:122 z ] [122])
            (expr_list:REG_EQUAL (const_int 9 [0x9])
                (nil)))))
;; End of basic block 2, registers live:
 0 [%r0] 1 [%r1]

;; Start of basic block 3, registers live: 0 [%r0] 1 [%r1]
(code_label:HI 85 81 86 3 128 "" [2 uses])

(note:HI 86 85 90 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 90 86 93 3 NOTE_INSN_FUNCTION_END)

(insn:TI 93 90 121 3 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg:SI 0 %r0 [orig:120 D.5318 ] [120])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 %r0 [orig:120 D.5318 ] [120])
        (nil)))

(note 121 93 122 3 NOTE_INSN_EPILOGUE_BEG)

(insn 122 121 99 3 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 93 (nil))
    (nil))

(insn 99 122 124 3 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 93 (nil))
    (nil))

(insn:TI 124 99 125 3 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 125 124 123 3 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 123 125 126 3 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 122 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn 126 123 127 3 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 16 [0x10]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 124 (insn_list:REG_DEP_ANTI 125 (nil))))
    (nil))

(jump_insn:TI 127 126 128 3 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 125 (insn_list:REG_DEP_TRUE 124 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_TRUE 126 (insn_list:REG_DEP_TRUE 122 (insn_list:REG_DEP_TRUE 123 (nil))))))))
    (nil))
;; End of basic block 3, registers live:
 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 128 127 108)

(note 108 128 114 3 NOTE_INSN_DELETED)

(note 114 108 0 NOTE_INSN_DELETED)


;; Function deletedir

;;   ======================================================
;;   -- basic block 0 from 31 to 39 -- after reload
;;   ======================================================

;;	  0--> 32   %r0=lr                             :mciu_6xx
;;	  0--> 31   {[%r1-0x10]=%r1;%r1=%r1-0x10;}     :lsu_6xx
;;	  3--> 33   [%r1+0x14]=%r0                     :lsu_6xx
;;	  3--> 10   %r3=call [`rmdir']                 :bpu_6xx
;;	  3--> 24   use %r3                            :nothing
;;	  4--> 36   %r0=[%r1+0x14]                     :lsu_6xx
;;	  4--> 38   %r1=%r1+0x10                       :iu1_6xx|iu2_6xx
;;	  6--> 37   lr=%r0                             :mciu_6xx
;;	 10--> 39   {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 10
;;   new head = 34
;;   new tail = 39



(note:HI 2 0 4 NOTE_INSN_DELETED)

(note:HI 4 2 6 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 65 [lr]
(note:HI 6 4 15 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 15 6 32 0 NOTE_INSN_FUNCTION_END)

(insn/f:TI 32 15 31 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 31 32 33 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -16 [0xfffffffffffffff0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -16 [0xfffffffffffffff0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -16 [0xfffffffffffffff0])))
        (nil)))

(insn/f:TI 33 31 34 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_TRUE 32 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 20 [0x14])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 34 33 10 0 NOTE_INSN_PROLOGUE_END)

(call_insn 10 34 24 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("rmdir") [flags 0x41] <function_decl 0x403d7984 rmdir>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 4 [0x4]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_TRUE 31 (nil))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ d ]))
        (nil)))

(insn 24 10 35 0 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 10 (nil))
    (nil))

(note 35 24 36 0 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 36 35 38 0 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_OUTPUT 32 (insn_list:REG_DEP_TRUE 31 (insn_list:REG_DEP_ANTI 10 (nil)))))
    (nil))

(insn 38 36 37 0 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 16 [0x10]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_TRUE 31 (nil)))))
    (nil))

(insn:TI 37 38 39 0 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_TRUE 36 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(jump_insn:TI 39 37 40 0 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_TRUE 38 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 37 (nil)))))))))
    (nil))
;; End of basic block 0, registers live:
 1 [%r1] 3 [%r3] 65 [lr]

(barrier 40 39 29)

(note 29 40 30 0 NOTE_INSN_DELETED)

(note 30 29 0 NOTE_INSN_DELETED)


;; Function version_local

;;   ======================================================
;;   -- basic block 0 from 80 to 94 -- after reload
;;   ======================================================

;;	  0--> 81   %r0=lr                             :mciu_6xx
;;	  0--> 80   {[%r1-0x60]=%r1;%r1=%r1-0x60;}     :lsu_6xx
;;	  0--> 8    %r9=high(`*.LC7')                  :iu1_6xx|iu2_6xx
;;	  0--> 18   %r4=high(`*.LC8')                  :iu1_6xx|iu2_6xx
;;	  1--> 82   [%r1+0x4c]=%r27                    :lsu_6xx
;;	  1--> 9    %r11=%r9+low(`*.LC7')              :iu1_6xx|iu2_6xx
;;	  1--> 17   %r27=%r1+0x28                      :iu1_6xx|iu2_6xx
;;	  2--> 83   [%r1+0x50]=%r28                    :lsu_6xx
;;	  2--> 24   %r4=%r4+low(`*.LC8')               :iu1_6xx|iu2_6xx
;;	  2--> 23   %r3=%r27                           :iu1_6xx|iu2_6xx
;;	  3--> 85   [%r1+0x64]=%r0                     :lsu_6xx
;;	  3--> 28   %r28=%r1+0x18                      :iu1_6xx|iu2_6xx
;;	  4--> 84   [%r1+0x54]=%r29                    :lsu_6xx
;;	  4--> 38   %r29=%r1+0x38                      :iu1_6xx|iu2_6xx
;;	  5--> 10   %r10=[%r9+low(`*.LC7')]            :lsu_6xx
;;	  5--> 78   %r9=high(`WBversion')              :iu1_6xx|iu2_6xx
;;	  6--> 14   %r8=zxn([%r11+0x8])                :lsu_6xx
;;	  7--> 12   %r0=[%r11+0x4]                     :lsu_6xx
;;	  8--> 25   %r5=[%r9+low(`WBversion')]         :lsu_6xx
;;	  9--> 13   [%r1+0xc]=%r0                      :lsu_6xx
;;	 10--> 11   [%r1+0x8]=%r10                     :lsu_6xx
;;	 11--> 15   [%r1+0x10]=%r8                     :lsu_6xx
;;	 11--> 26   %r3=call [`sprintf']               :bpu_6xx
;;	 11--> 29   %r4=high(`*.LC9')                  :iu1_6xx|iu2_6xx
;;	 11--> 77   %r5=high(`*.LC10')                 :iu1_6xx|iu2_6xx
;;	 12--> 34   %r4=%r4+low(`*.LC9')               :iu1_6xx|iu2_6xx
;;	 12--> 35   %r5=%r5+low(`*.LC10')              :iu1_6xx|iu2_6xx
;;	 13--> 33   %r3=%r28                           :iu1_6xx|iu2_6xx
;;	 14--> 36   %r3=call [`sprintf']               :bpu_6xx
;;	 14--> 39   %r4=high(`*.LC11')                 :iu1_6xx|iu2_6xx
;;	 14--> 76   %r5=high(`*.LC12')                 :iu1_6xx|iu2_6xx
;;	 15--> 44   %r4=%r4+low(`*.LC11')              :iu1_6xx|iu2_6xx
;;	 15--> 45   %r5=%r5+low(`*.LC12')              :iu1_6xx|iu2_6xx
;;	 16--> 43   %r3=%r29                           :iu1_6xx|iu2_6xx
;;	 17--> 46   %r3=call [`sprintf']               :bpu_6xx
;;	 17--> 53   %r8=high(`*.LC13')                 :iu1_6xx|iu2_6xx
;;	 17--> 48   %r3=high(`CompiledWith.5348')      :iu1_6xx|iu2_6xx
;;	 18--> 62   %r8=%r8+low(`*.LC13')              :iu1_6xx|iu2_6xx
;;	 18--> 59   %r5=%r28                           :iu1_6xx|iu2_6xx
;;	 19--> 60   %r6=%r27                           :iu1_6xx|iu2_6xx
;;	 19--> 61   %r7=%r29                           :iu1_6xx|iu2_6xx
;;	 20--> 58   %r4=%r1+0x8                        :iu1_6xx|iu2_6xx
;;	 20--> 57   %r3=%r3+low(`CompiledWith.5348')   :iu1_6xx|iu2_6xx
;;	 21--> 63   %r9=%r8                            :iu1_6xx|iu2_6xx
;;	 22--> 64   %r3=call [`printf']                :bpu_6xx
;;	 22--> 88   %r0=[%r1+0x64]                     :lsu_6xx
;;	 23--> 90   %r27=[%r1+0x4c]                    :lsu_6xx
;;	 24--> 91   %r28=[%r1+0x50]                    :lsu_6xx
;;	 24--> 89   lr=%r0                             :mciu_6xx
;;	 25--> 92   %r29=[%r1+0x54]                    :lsu_6xx
;;	 25--> 93   %r1=%r1+0x60                       :iu1_6xx|iu2_6xx
;;	 29--> 94   {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 29
;;   new head = 86
;;   new tail = 94



(note:HI 2 0 3 NOTE_INSN_DELETED)

(note:HI 3 2 6 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 65 [lr]
(note:HI 6 3 19 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 19 6 22 0 NOTE_INSN_DELETED)

(note:HI 22 19 30 0 NOTE_INSN_DELETED)

(note:HI 30 22 32 0 NOTE_INSN_DELETED)

(note:HI 32 30 40 0 NOTE_INSN_DELETED)

(note:HI 40 32 42 0 NOTE_INSN_DELETED)

(note:HI 42 40 49 0 NOTE_INSN_DELETED)

(note:HI 49 42 65 0 NOTE_INSN_DELETED)

(note:HI 65 49 81 0 NOTE_INSN_FUNCTION_END)

(insn/f:TI 81 65 80 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 80 81 8 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -96 [0xffffffffffffffa0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -96 [0xffffffffffffffa0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -96 [0xffffffffffffffa0])))
        (nil)))

(insn 8 80 18 0 (set (reg/f:SI 9 %r9 [119])
        (high:SI (symbol_ref/f:SI ("*.LC7") [flags 0x2] <string_cst 0x40471440>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC7") [flags 0x2] <string_cst 0x40471440>))
        (nil)))

(insn 18 8 82 0 (set (reg/f:SI 4 %r4 [125])
        (high:SI (symbol_ref/f:SI ("*.LC8") [flags 0x2] <string_cst 0x40464894>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC8") [flags 0x2] <string_cst 0x40464894>))
        (nil)))

(insn/f:TI 82 18 9 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])
        (reg:SI 27 %r27)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 80 (nil))
    (expr_list:REG_DEAD (reg:SI 27 %r27)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 76 [0x4c])) [1 S4 A8])
                (reg:SI 27 %r27))
            (nil))))

(insn 9 82 17 0 (set (reg/f:SI 11 %r11 [118])
        (lo_sum:SI (reg/f:SI 9 %r9 [119])
            (symbol_ref/f:SI ("*.LC7") [flags 0x2] <string_cst 0x40471440>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 8 (nil))
    (expr_list:REG_EQUIV (symbol_ref/f:SI ("*.LC7") [flags 0x2] <string_cst 0x40471440>)
        (nil)))

(insn 17 9 83 0 (set (reg/f:SI 27 %r27 [123])
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 40 [0x28]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 80 (nil)))
    (expr_list:REG_EQUIV (plus:SI (reg/f:SI 1 %r1)
            (const_int 40 [0x28]))
        (nil)))

(insn/f:TI 83 17 24 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 80 [0x50])) [1 S4 A8])
        (reg:SI 28 %r28)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 80 (nil))
    (expr_list:REG_DEAD (reg:SI 28 %r28)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 80 [0x50])) [1 S4 A8])
                (reg:SI 28 %r28))
            (nil))))

(insn 24 83 23 0 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [125])
            (symbol_ref/f:SI ("*.LC8") [flags 0x2] <string_cst 0x40464894>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 18 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC8") [flags 0x2] <string_cst 0x40464894>)
        (nil)))

(insn 23 24 85 0 (set (reg:SI 3 %r3)
        (reg/f:SI 27 %r27 [123])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 17 (nil))
    (expr_list:REG_EQUAL (plus:SI (reg/f:SI 31 %r31)
            (const_int 40 [0x28]))
        (nil)))

(insn/f:TI 85 23 28 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 100 [0x64])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 81 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 100 [0x64])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(insn 28 85 84 0 (set (reg/f:SI 28 %r28 [129])
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 24 [0x18]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_TRUE 80 (nil)))
    (expr_list:REG_EQUIV (plus:SI (reg/f:SI 1 %r1)
            (const_int 24 [0x18]))
        (nil)))

(insn/f:TI 84 28 86 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 80 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 84 [0x54])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(note 86 84 38 0 NOTE_INSN_PROLOGUE_END)

(insn 38 86 10 0 (set (reg/f:SI 29 %r29 [134])
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 56 [0x38]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_TRUE 80 (nil)))
    (expr_list:REG_EQUIV (plus:SI (reg/f:SI 1 %r1)
            (const_int 56 [0x38]))
        (nil)))

(insn:TI 10 38 78 0 (set (reg:SI 10 %r10 [120])
        (mem/s:SI (lo_sum:SI (reg/f:SI 9 %r9 [119])
                (symbol_ref/f:SI ("*.LC7") [flags 0x2] <string_cst 0x40471440>)) [0 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 8 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 82 (insn_list:REG_DEP_TRUE 83 (insn_list:REG_DEP_TRUE 84 (insn_list:REG_DEP_TRUE 85 (nil)))))))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [119])
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/f:SI 31 %r31)
                    (const_int 8 [0x8])) [0 buf1+0 S4 A64])
            (nil))))

(insn 78 10 14 0 (set (reg/f:SI 9 %r9 [127])
        (high:SI (symbol_ref:SI ("WBversion") [flags 0x6] <var_decl 0x403d7c3c WBversion>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_OUTPUT 8 (nil))))
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("WBversion") [flags 0x6] <var_decl 0x403d7c3c WBversion>))
        (nil)))

(insn:TI 14 78 12 0 (set (reg:SI 8 %r8)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/f:SI 11 %r11 [118])
                    (const_int 8 [0x8])) [0 S1 A8]))) 18 {*rs6000.md:513} (insn_list:REG_DEP_TRUE 9 (nil))
    (expr_list:REG_EQUIV (mem/s:QI (plus:SI (reg/f:SI 31 %r31)
                (const_int 16 [0x10])) [0 buf1+8 S1 A64])
        (nil)))

(insn:TI 12 14 25 0 (set (reg:SI 0 %r0 [121])
        (mem/s:SI (plus:SI (reg/f:SI 11 %r11 [118])
                (const_int 4 [0x4])) [0 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_OUTPUT 81 (insn_list:REG_DEP_TRUE 9 (nil))))
    (expr_list:REG_DEAD (reg/f:SI 11 %r11 [118])
        (expr_list:REG_EQUIV (mem/s:SI (plus:SI (reg/f:SI 31 %r31)
                    (const_int 12 [0xc])) [0 buf1+4 S4 A32])
            (nil))))

(insn:TI 25 12 13 0 (set (reg:SI 5 %r5 [ WBversion ])
        (mem/i:SI (lo_sum:SI (reg/f:SI 9 %r9 [127])
                (symbol_ref:SI ("WBversion") [flags 0x6] <var_decl 0x403d7c3c WBversion>)) [3 WBversion+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 78 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 85 (nil))))
    (expr_list:REG_DEAD (reg/f:SI 9 %r9 [127])
        (nil)))

(insn:TI 13 25 11 0 (set (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [0 buf1+4 S4 A32])
        (reg:SI 0 %r0 [121])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_ANTI 10 (nil))))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [121])
        (nil)))

(insn:TI 11 13 15 0 (set (mem/s:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [0 buf1+0 S4 A64])
        (reg:SI 10 %r10 [120])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_TRUE 10 (nil)))
    (expr_list:REG_DEAD (reg:SI 10 %r10 [120])
        (nil)))

(insn:TI 15 11 26 0 (set (mem/s:QI (plus:SI (reg/f:SI 1 %r1)
                (const_int 16 [0x10])) [0 buf1+8 S1 A64])
        (reg:QI 8 %r8 [122])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 14 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 10 (nil))))
    (expr_list:REG_DEAD (reg:QI 8 %r8 [122])
        (nil)))

(call_insn 26 15 29 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x401f5a6c sprintf>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 4 [0x4]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_OUTPUT 9 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 10 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 25 (insn_list:REG_DEP_TRUE 24 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 80 (nil))))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5 [ WBversion ])
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (expr_list:REG_UNUSED (reg:SI 3 %r3)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5 [ WBversion ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
                (nil)))))

(insn 29 26 77 0 (set (reg/f:SI 4 %r4 [131])
        (high:SI (symbol_ref/f:SI ("*.LC9") [flags 0x2] <string_cst 0x404648b8>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_OUTPUT 24 (nil)))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC9") [flags 0x2] <string_cst 0x404648b8>))
        (nil)))

(insn 77 29 34 0 (set (reg/f:SI 5 %r5 [133])
        (high:SI (symbol_ref/f:SI ("*.LC10") [flags 0x2] <string_cst 0x4046d580>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_OUTPUT 25 (nil)))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC10") [flags 0x2] <string_cst 0x4046d580>))
        (nil)))

(insn:TI 34 77 35 0 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [131])
            (symbol_ref/f:SI ("*.LC9") [flags 0x2] <string_cst 0x404648b8>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 29 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC9") [flags 0x2] <string_cst 0x404648b8>)
        (nil)))

(insn 35 34 33 0 (set (reg:SI 5 %r5)
        (lo_sum:SI (reg/f:SI 5 %r5 [133])
            (symbol_ref/f:SI ("*.LC10") [flags 0x2] <string_cst 0x4046d580>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 77 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC10") [flags 0x2] <string_cst 0x4046d580>)
        (nil)))

(insn:TI 33 35 36 0 (set (reg:SI 3 %r3)
        (reg/f:SI 28 %r28 [129])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_TRUE 28 (nil)))
    (expr_list:REG_EQUAL (plus:SI (reg/f:SI 31 %r31)
            (const_int 24 [0x18]))
        (nil)))

(call_insn:TI 36 33 39 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x401f5a6c sprintf>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 4 [0x4]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_OUTPUT 9 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 35 (insn_list:REG_DEP_TRUE 34 (insn_list:REG_DEP_TRUE 33 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 26 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (expr_list:REG_UNUSED (reg:SI 3 %r3)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
                (nil)))))

(insn 39 36 76 0 (set (reg/f:SI 4 %r4 [136])
        (high:SI (symbol_ref/f:SI ("*.LC11") [flags 0x2] <string_cst 0x40471540>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_OUTPUT 34 (nil)))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC11") [flags 0x2] <string_cst 0x40471540>))
        (nil)))

(insn 76 39 44 0 (set (reg/f:SI 5 %r5 [138])
        (high:SI (symbol_ref/f:SI ("*.LC12") [flags 0x2] <string_cst 0x404648dc>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_OUTPUT 35 (nil)))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC12") [flags 0x2] <string_cst 0x404648dc>))
        (nil)))

(insn:TI 44 76 45 0 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [136])
            (symbol_ref/f:SI ("*.LC11") [flags 0x2] <string_cst 0x40471540>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 39 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC11") [flags 0x2] <string_cst 0x40471540>)
        (nil)))

(insn 45 44 43 0 (set (reg:SI 5 %r5)
        (lo_sum:SI (reg/f:SI 5 %r5 [138])
            (symbol_ref/f:SI ("*.LC12") [flags 0x2] <string_cst 0x404648dc>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 76 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC12") [flags 0x2] <string_cst 0x404648dc>)
        (nil)))

(insn:TI 43 45 46 0 (set (reg:SI 3 %r3)
        (reg/f:SI 29 %r29 [134])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_TRUE 38 (nil)))
    (expr_list:REG_EQUAL (plus:SI (reg/f:SI 31 %r31)
            (const_int 56 [0x38]))
        (nil)))

(call_insn:TI 46 43 53 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x401f5a6c sprintf>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 4 [0x4]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_OUTPUT 9 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 45 (insn_list:REG_DEP_TRUE 44 (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 36 (nil))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (expr_list:REG_UNUSED (reg:SI 3 %r3)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
                (nil)))))

(insn 53 46 48 0 (set (reg/f:SI 8 %r8 [145])
        (high:SI (symbol_ref/f:SI ("*.LC13") [flags 0x2] <string_cst 0x40470528>))) 263 {elf_high} (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 14 (nil))))))
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC13") [flags 0x2] <string_cst 0x40470528>))
        (nil)))

(insn 48 53 62 0 (set (reg/f:SI 3 %r3 [140])
        (high:SI (symbol_ref:SI ("CompiledWith.5348") [flags 0x2] <var_decl 0x403d7f68 CompiledWith>))) 263 {elf_high} (insn_list:REG_DEP_OUTPUT 46 (nil))
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("CompiledWith.5348") [flags 0x2] <var_decl 0x403d7f68 CompiledWith>))
        (nil)))

(insn:TI 62 48 59 0 (set (reg:SI 8 %r8)
        (lo_sum:SI (reg/f:SI 8 %r8 [145])
            (symbol_ref/f:SI ("*.LC13") [flags 0x2] <string_cst 0x40470528>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 53 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC13") [flags 0x2] <string_cst 0x40470528>)
        (nil)))

(insn 59 62 60 0 (set (reg:SI 5 %r5)
        (reg/f:SI 28 %r28 [129])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 45 (insn_list:REG_DEP_TRUE 28 (nil))))
    (expr_list:REG_DEAD (reg/f:SI 28 %r28 [129])
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 31 %r31)
                (const_int 24 [0x18]))
            (nil))))

(insn:TI 60 59 61 0 (set (reg:SI 6 %r6)
        (reg/f:SI 27 %r27 [123])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_TRUE 17 (nil)))))
    (expr_list:REG_DEAD (reg/f:SI 27 %r27 [123])
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 31 %r31)
                (const_int 40 [0x28]))
            (nil))))

(insn 61 60 58 0 (set (reg:SI 7 %r7)
        (reg/f:SI 29 %r29 [134])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_TRUE 38 (nil)))))
    (expr_list:REG_DEAD (reg/f:SI 29 %r29 [134])
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 31 %r31)
                (const_int 56 [0x38]))
            (nil))))

(insn:TI 58 61 57 0 (set (reg:SI 4 %r4)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 8 [0x8]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_OUTPUT 44 (insn_list:REG_DEP_TRUE 80 (nil))))
    (nil))

(insn 57 58 63 0 (set (reg:SI 3 %r3)
        (lo_sum:SI (reg/f:SI 3 %r3 [140])
            (symbol_ref:SI ("CompiledWith.5348") [flags 0x2] <var_decl 0x403d7f68 CompiledWith>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 48 (nil))
    (expr_list:REG_EQUAL (symbol_ref:SI ("CompiledWith.5348") [flags 0x2] <var_decl 0x403d7f68 CompiledWith>)
        (nil)))

(insn:TI 63 57 64 0 (set (reg:SI 9 %r9)
        (reg:SI 8 %r8)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 78 (insn_list:REG_DEP_TRUE 62 (nil)))))))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC13") [flags 0x2] <string_cst 0x40470528>)
        (nil)))

(call_insn:TI 64 63 87 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41] <function_decl 0x401f49f8 printf>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 4 [0x4]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_OUTPUT 9 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_OUTPUT 10 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 57 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 46 (nil)))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_DEAD (reg:SI 6 %r6)
                (expr_list:REG_DEAD (reg:SI 7 %r7)
                    (expr_list:REG_DEAD (reg:SI 8 %r8)
                        (expr_list:REG_DEAD (reg:SI 9 %r9)
                            (expr_list:REG_UNUSED (reg:SI 65 lr)
                                (expr_list:REG_UNUSED (reg:SI 3 %r3)
                                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                                        (nil))))))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 9 %r9))
        (expr_list:REG_DEP_TRUE (use (reg:SI 8 %r8))
            (expr_list:REG_DEP_TRUE (use (reg:SI 7 %r7))
                (expr_list:REG_DEP_TRUE (use (reg:SI 6 %r6))
                    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
                        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
                            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
                                (nil)))))))))

(note 87 64 88 0 NOTE_INSN_EPILOGUE_BEG)

(insn 88 87 90 0 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 100 [0x64])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 12 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 64 (nil))))))))
    (nil))

(insn:TI 90 88 91 0 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 76 [0x4c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 60 (insn_list:REG_DEP_OUTPUT 17 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 64 (nil))))))
    (nil))

(insn:TI 91 90 89 0 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 80 [0x50])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 59 (insn_list:REG_DEP_OUTPUT 28 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 64 (nil))))))
    (nil))

(insn 89 91 92 0 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_OUTPUT 26 (insn_list:REG_DEP_OUTPUT 36 (insn_list:REG_DEP_OUTPUT 46 (insn_list:REG_DEP_OUTPUT 64 (insn_list:REG_DEP_TRUE 88 (nil)))))))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 92 89 93 0 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 84 [0x54])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 61 (insn_list:REG_DEP_OUTPUT 38 (insn_list:REG_DEP_TRUE 80 (insn_list:REG_DEP_ANTI 64 (nil))))))
    (nil))

(insn 93 92 94 0 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 96 [0x60]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 46 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 64 (insn_list:REG_DEP_ANTI 88 (insn_list:REG_DEP_ANTI 90 (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 92 (insn_list:REG_DEP_TRUE 80 (nil)))))))))))))))))))))
    (nil))

(jump_insn:TI 94 93 95 0 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_ANTI 80 (insn_list:REG_DEP_ANTI 81 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_ANTI 83 (insn_list:REG_DEP_ANTI 84 (insn_list:REG_DEP_ANTI 85 (insn_list:REG_DEP_ANTI 8 (insn_list:REG_DEP_ANTI 78 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 17 (insn_list:REG_DEP_ANTI 18 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_ANTI 15 (insn_list:REG_DEP_ANTI 28 (insn_list:REG_DEP_ANTI 29 (insn_list:REG_DEP_ANTI 34 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_ANTI 35 (insn_list:REG_DEP_ANTI 33 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 44 (insn_list:REG_DEP_ANTI 76 (insn_list:REG_DEP_ANTI 45 (insn_list:REG_DEP_ANTI 43 (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_TRUE 92 (insn_list:REG_DEP_TRUE 91 (insn_list:REG_DEP_TRUE 90 (insn_list:REG_DEP_TRUE 9 (insn_list:REG_DEP_ANTI 14 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_TRUE 10 (insn_list:REG_DEP_ANTI 11 (insn_list:REG_DEP_TRUE 62 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 61 (insn_list:REG_DEP_TRUE 60 (insn_list:REG_DEP_TRUE 59 (insn_list:REG_DEP_TRUE 58 (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_TRUE 36 (insn_list:REG_DEP_TRUE 46 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 93 (insn_list:REG_DEP_TRUE 88 (insn_list:REG_DEP_TRUE 89 (nil))))))))))))))))))))))))))))))))))))))))))))))))))))
    (nil))
;; End of basic block 0, registers live:
 1 [%r1] 27 [%r27] 28 [%r28] 29 [%r29] 65 [lr]

(barrier 95 94 75)

(note 75 95 79 0 NOTE_INSN_DELETED)

(note 79 75 0 NOTE_INSN_DELETED)


;; Function wild_recurse

;;   ======================================================
;;   -- basic block 0 from 486 to 16 -- after reload
;;   ======================================================

;;	  0--> 488  %r12=unspec[%cr0,%cr1,%cr2,%cr3,%cr:mciu_6xx
;;	  0--> 486  {[%r1-0x40]=%r1;%r1=%r1-0x40;}     :lsu_6xx
;;	  1--> 487  %r0=lr                             :mciu_6xx
;;	  1--> 493  [%r1+0x28]=%r26                    :lsu_6xx
;;	  1--> 5    %r26=%r3                           :iu1_6xx|iu2_6xx
;;	  1--> 12   %r3=%r4                            :iu1_6xx|iu2_6xx
;;	  2--> 492  [%r1+0x24]=%r25                    :lsu_6xx
;;	  2--> 50   %r25=0x0                           :iu1_6xx|iu2_6xx
;;	  3--> 496  [%r1+0x34]=%r29                    :lsu_6xx
;;	  3--> 6    %r29=%r4                           :iu1_6xx|iu2_6xx
;;	  4--> 497  [%r1+0x38]=%r30                    :lsu_6xx
;;	  4--> 49   %r30=0x0                           :iu1_6xx|iu2_6xx
;;	  5--> 489  [%r1+0x18]=%r22                    :lsu_6xx
;;	  6--> 490  [%r1+0x1c]=%r23                    :lsu_6xx
;;	  7--> 491  [%r1+0x20]=%r24                    :lsu_6xx
;;	  8--> 494  [%r1+0x2c]=%r27                    :lsu_6xx
;;	  9--> 495  [%r1+0x30]=%r28                    :lsu_6xx
;;	 10--> 498  [%r1+0x3c]=%r31                    :lsu_6xx
;;	 11--> 499  [%r1+0x44]=%r0                     :lsu_6xx
;;	 12--> 500  [%r1+0x14]=%r12                    :lsu_6xx
;;	 12--> 13   %r3=call [`isshexp']               :bpu_6xx
;;	 13--> 15   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	 18--> 16   pc={(%cr7==0x0)?L559:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 18
;;   new head = 501
;;   new tail = 16

;;   ======================================================
;;   -- basic block 1 from 54 to 428 -- after reload
;;   ======================================================

;;	  0--> 54   %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  1--> 55   %r3=call [`strlen']                :bpu_6xx
;;	  2--> 58   %r3=%r29+%r3                       :iu1_6xx|iu2_6xx
;;	  3--> 421  %r9=%r3-0x1                        :iu1_6xx|iu2_6xx
;;	  3--> 422  %r3=%r3-%r29                       :iu1_6xx|iu2_6xx
;;	  4--> 427  %cr7=cmp(%r29,%r9)                 :iu1_6xx|iu2_6xx
;;	  4--> 473  ctr=%r3                            :mciu_6xx
;;	  9--> 428  pc={(gtu(%cr7,0x0))?L426:pc}       :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 9
;;   new head = 54
;;   new tail = 428

;;   ======================================================
;;   -- basic block 2 from 431 to 432 -- after reload
;;   ======================================================

;;	  0--> 431  %cr7=cmp(%r29,0xffffffffffffffff)  :iu1_6xx|iu2_6xx
;;	  5--> 432  pc={(%cr7==0x0)?L426:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 431
;;   new tail = 432

;;   ======================================================
;;   -- basic block 3 from 62 to 420 -- after reload
;;   ======================================================

;;	  0--> 62   %r31=%r9                           :iu1_6xx|iu2_6xx
;;	  0--> 68   %r9=%r9-0x1                        :iu1_6xx|iu2_6xx
;;	  1--> 64   %cr4=cmp(%r29,%r31)                :iu1_6xx|iu2_6xx
;;	  1--> 420  {pc={(ctr==0x1)?L73:pc};ctr=ctr-0x1:bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 62
;;   new tail = 420

;;   ======================================================
;;   -- basic block 4 from 70 to 72 -- after reload
;;   ======================================================

;;	  0--> 70   %r0=zxn([%r31-0x1])                :lsu_6xx
;;	  2--> 71   %cr7=cmp(%r0,0x2f)                 :iu1_6xx|iu2_6xx
;;	  7--> 72   pc={(%cr7!=0x0)?L60:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 70
;;   new tail = 72

;;   ======================================================
;;   -- basic block 5 from 82 to 83 -- after reload
;;   ======================================================

;;	  0--> 82   %cr7=cmp(%r30,0x0)                 :iu1_6xx|iu2_6xx
;;	  0--> 79   %r27=0x0                           :iu1_6xx|iu2_6xx
;;	  0--> 77   %r28=zxn([%r31])                   :lsu_6xx
;;	  1--> 80   [%r31]=%r27                        :lsu_6xx
;;	  5--> 83   pc={(%cr7==0x0)?L88:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 82
;;   new tail = 83

;;   ======================================================
;;   -- basic block 6 from 87 to 87 -- after reload
;;   ======================================================

;;	  0--> 87   [%r30]=%r25                        :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 87
;;   new tail = 87

;;   ======================================================
;;   -- basic block 7 from 91 to 96 -- after reload
;;   ======================================================

;;	  0--> 91   %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 92   %r3=call [`opendir']               :bpu_6xx
;;	  2--> 483  %cr3=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  2--> 482  %r24=%r3                           :iu1_6xx|iu2_6xx
;;	  7--> 96   pc={(%cr3!=0x0)?L106:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 91
;;   new tail = 96

;;   ======================================================
;;   -- basic block 8 from 99 to 102 -- after reload
;;   ======================================================

;;	  0--> 99   %r25=%r28                          :iu1_6xx|iu2_6xx
;;	  0--> 100  %r30=%r31                          :iu1_6xx|iu2_6xx
;;	  0--> 102  pc={(ltu(%cr4,0x0))?L51:pc}        :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 99
;;   new tail = 102

;;   ======================================================
;;   -- basic block 9 from 110 to 117 -- after reload
;;   ======================================================

;;	  0--> 110  %r3=%r31+0x1                       :iu1_6xx|iu2_6xx
;;	  0--> 111  %r4=0x2f                           :iu1_6xx|iu2_6xx
;;	  1--> 112  %r3=call [`strchr']                :bpu_6xx
;;	  2--> 481  %cr2=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  2--> 480  %r25=%r3                           :iu1_6xx|iu2_6xx
;;	  7--> 117  pc={(%cr2==0x0)?L141:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 7
;;   new head = 110
;;   new tail = 117

;;   ======================================================
;;   -- basic block 10 from 122 to 138 -- after reload
;;   ======================================================

;;	  0--> 123  %r25=%r3+0x1                       :iu1_6xx|iu2_6xx
;;	  0--> 122  [%r3]=%r27                         :lsu_6xx
;;	  0--> 125  %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 126  %r3=call [`strlen']                :bpu_6xx
;;	  1--> 393  %cr2=cmp(%r25,0x0)                 :iu1_6xx|iu2_6xx
;;	  2--> 127  %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  2--> 129  %r3=%r25                           :iu1_6xx|iu2_6xx
;;	  3--> 130  %r3=call [`strlen']                :bpu_6xx
;;	  4--> 135  %r29=%r29+%r3                      :iu1_6xx|iu2_6xx
;;	  5--> 137  %r29=%r29+0x20                     :iu1_6xx|iu2_6xx
;;	  6--> 138  %r3=zxn(%r29)                      :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 123
;;   new tail = 138

;;   ======================================================
;;   -- basic block 11 from 155 to 155 -- after reload
;;   ======================================================

;;	  0--> 155  pc={(%cr3==0x0)?L560:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 155
;;   new tail = 155

;;   ======================================================
;;   -- basic block 12 from 164 to 169 -- after reload
;;   ======================================================

;;	  0--> 164  %r3=call [`malloc']                :bpu_6xx
;;	  1--> 479  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  1--> 478  %r27=%r3                           :iu1_6xx|iu2_6xx
;;	  6--> 169  pc={(%cr7==0x0)?L170:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 164
;;   new tail = 169

;;   ======================================================
;;   -- basic block 13 from 191 to 206 -- after reload
;;   ======================================================

;;	  0--> 191  %r4=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 192  %r3=call [`strcpy']                :bpu_6xx
;;	  1--> 194  %r3=%r27                           :iu1_6xx|iu2_6xx
;;	  2--> 195  %r3=call [`strlen']                :bpu_6xx
;;	  2--> 200  [%r31]=%r28                        :lsu_6xx
;;	  3--> 198  %r30=zxn(%r3)                      :iu1_6xx|iu2_6xx
;;	  3--> 202  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  4--> 203  %r3=call [`isshexp']               :bpu_6xx
;;	  5--> 205  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	 10--> 206  pc={(%cr7==0x0)?L561:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 10
;;   new head = 191
;;   new tail = 206

;;   ======================================================
;;   -- basic block 14 from 406 to 409 -- after reload
;;   ======================================================

;;	  0--> 406  %r28=%r27+%r30                     :iu1_6xx|iu2_6xx
;;	  0--> 215  %r26=0x0                           :iu1_6xx|iu2_6xx
;;	  1--> 216  %r29=0xffffffffffffffff            :iu1_6xx|iu2_6xx
;;	  1--> 408  %r23=0x2f                          :iu1_6xx|iu2_6xx
;;	  2--> 409  %r22=0x0                           :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 2
;;   new head = 406
;;   new tail = 409

;;   ======================================================
;;   -- basic block 15 from 292 to 297 -- after reload
;;   ======================================================

;;	  0--> 292  %r3=%r24                           :iu1_6xx|iu2_6xx
;;	  1--> 293  %r3=call [`readdir']               :bpu_6xx
;;	  1--> 224  %r5=0x0                            :iu1_6xx|iu2_6xx
;;	  2--> 296  {%cr0=cmp(%r3,0x0);%r0=%r3;}       :iu1_6xx|iu2_6xx
;;	  2--> 222  %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  5--> 475  %r9=%cr0                           :mciu_6xx
;;	  5--> 302  {%cr0=cmp(%r0+0x14,0x0);%r30=%r0+0x:iu1_6xx|iu2_6xx
;;	  8--> 477  %cr7=%r9                           :iu1_6xx|iu2_6xx
;;	 10--> 297  pc={(%cr7==0x0)?L405:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 10
;;   new head = 292
;;   new tail = 297

;;   ======================================================
;;   -- basic block 16 from 223 to 303 -- after reload
;;   ======================================================

;;	  0--> 223  %r4=%r30                           :iu1_6xx|iu2_6xx
;;	  0--> 303  pc={(%cr0==0x0)?L405:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 223
;;   new tail = 303

;;   ======================================================
;;   -- basic block 17 from 225 to 228 -- after reload
;;   ======================================================

;;	  0--> 225  %r3=call [`shmatch']               :bpu_6xx
;;	  0--> 234  %r4=%r30                           :iu1_6xx|iu2_6xx
;;	  1--> 227  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  1--> 233  %r3=%r28                           :iu1_6xx|iu2_6xx
;;	  6--> 228  pc={(%cr7==0x0)?L543:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 225
;;   new tail = 228

;;   ======================================================
;;   -- basic block 18 from 235 to 238 -- after reload
;;   ======================================================

;;	  0--> 235  %r3=call [`strcpy']                :bpu_6xx
;;	  0--> 242  %r3=%r27                           :iu1_6xx|iu2_6xx
;;	  0--> 266  %r4=0x0                            :iu1_6xx|iu2_6xx
;;	  1--> 238  pc={(%cr2==0x0)?L262:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 235
;;   new tail = 238

;;   ======================================================
;;   -- basic block 19 from 243 to 259 -- after reload
;;   ======================================================

;;	  0--> 243  %r3=call [`strlen']                :bpu_6xx
;;	  0--> 253  %r4=%r25                           :iu1_6xx|iu2_6xx
;;	  1--> 246  %r29=%r27+%r3                      :iu1_6xx|iu2_6xx
;;	  1--> 249  [%r27+%r3]=%r23                    :lsu_6xx
;;	  2--> 250  %r29=%r29+0x1                      :iu1_6xx|iu2_6xx
;;	  3--> 252  %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  4--> 254  %r3=call [`strcpy']                :bpu_6xx
;;	  4--> 257  %r4=%r29                           :iu1_6xx|iu2_6xx
;;	  4--> 256  %r3=%r27                           :iu1_6xx|iu2_6xx
;;	  5--> 258  %r3=call [`wild_recurse']          :bpu_6xx
;;	  6--> 259  %r29=%r3                           :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 243
;;   new tail = 259

;;   ======================================================
;;   -- basic block 20 from 286 to 276 -- after reload
;;   ======================================================

;;	  0--> 275  %cr7=cmp(%r29,0x0)                 :iu1_6xx|iu2_6xx
;;	  0--> 286  %cr4=cmp(%r29,0xffffffffffffffff)  :iu1_6xx|iu2_6xx
;;	  0--> 273  [%r28]=%r22                        :lsu_6xx
;;	  5--> 276  pc={(%cr7==0x0)?L562:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 275
;;   new tail = 276

;;   ======================================================
;;   -- basic block 21 from 287 to 287 -- after reload
;;   ======================================================

;;	  0--> 287  pc={(%cr4==0x0)?L543:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 287
;;   new tail = 287

;;   ======================================================
;;   -- basic block 22 from 323 to 324 -- after reload
;;   ======================================================

;;	  0--> 323  %r3=%r24                           :iu1_6xx|iu2_6xx
;;	  1--> 324  call [`closedir']                  :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 323
;;   new tail = 324

;;   ======================================================
;;   -- basic block 23 from 329 to 329 -- after reload
;;   ======================================================

;;	  0--> 329  pc={(%cr2==0x0)?L334:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 329
;;   new tail = 329

;;   ======================================================
;;   -- basic block 24 from 332 to 333 -- after reload
;;   ======================================================

;;	  0--> 332  %r0=0x2f                           :iu1_6xx|iu2_6xx
;;	  1--> 333  [%r25-0x1]=%r0                     :lsu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 332
;;   new tail = 333

;;   ======================================================
;;   -- basic block 25 from 337 to 338 -- after reload
;;   ======================================================

;;	  0--> 337  %cr7=cmp(%r27,0x0)                 :iu1_6xx|iu2_6xx
;;	  5--> 338  pc={(%cr7==0x0)?L343:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 337
;;   new tail = 338

;;   ======================================================
;;   -- basic block 26 from 341 to 342 -- after reload
;;   ======================================================

;;	  0--> 341  %r3=%r27                           :iu1_6xx|iu2_6xx
;;	  1--> 342  call [`free']                      :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 341
;;   new tail = 342

;;   ======================================================
;;   -- basic block 27 from 348 to 348 -- after reload
;;   ======================================================

;;	  0--> 348  pc={(%cr4==0x0)?L563:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 348
;;   new tail = 348

;;   ======================================================
;;   -- basic block 28 from 369 to 520 -- after reload
;;   ======================================================

;;	  0--> 504  %r12=[%r1+0x14]                    :lsu_6xx
;;	  0--> 369  %r3=%r29                           :iu1_6xx|iu2_6xx
;;	  0--> 375  use %r3                            :nothing
;;	  1--> 503  %r0=[%r1+0x44]                     :lsu_6xx
;;	  2--> 506  %r22=[%r1+0x18]                    :lsu_6xx
;;	  2--> 516  %cr2=unspec[%r12,0x20] 20          :iu1_6xx|iu2_6xx
;;	  2--> 517  %cr3=unspec[%r12,0x10] 20          :iu1_6xx|iu2_6xx
;;	  3--> 507  %r23=[%r1+0x1c]                    :lsu_6xx
;;	  3--> 505  lr=%r0                             :mciu_6xx
;;	  3--> 518  %cr4=unspec[%r12,0x8] 20           :iu1_6xx|iu2_6xx
;;	  4--> 508  %r24=[%r1+0x20]                    :lsu_6xx
;;	  5--> 509  %r25=[%r1+0x24]                    :lsu_6xx
;;	  6--> 510  %r26=[%r1+0x28]                    :lsu_6xx
;;	  7--> 511  %r27=[%r1+0x2c]                    :lsu_6xx
;;	  8--> 512  %r28=[%r1+0x30]                    :lsu_6xx
;;	  9--> 513  %r29=[%r1+0x34]                    :lsu_6xx
;;	 10--> 514  %r30=[%r1+0x38]                    :lsu_6xx
;;	 11--> 515  %r31=[%r1+0x3c]                    :lsu_6xx
;;	 11--> 519  %r1=%r1+0x40                       :iu1_6xx|iu2_6xx
;;	 15--> 520  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 15
;;   new head = 502
;;   new tail = 520

;;   ======================================================
;;   -- basic block 29 from 158 to 158 -- after reload
;;   ======================================================

;;	  0--> 158  %r27=0x0                           :iu1_6xx|iu2_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 158
;;   new tail = 158

;;   ======================================================
;;   -- basic block 30 from 173 to 176 -- after reload
;;   ======================================================

;;	  0--> 173  [%r31]=%r28                        :lsu_6xx
;;	  0--> 176  pc={(%cr3==0x0)?L182:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 173
;;   new tail = 176

;;   ======================================================
;;   -- basic block 31 from 179 to 312 -- after reload
;;   ======================================================

;;	  0--> 179  %r29=0x4                           :iu1_6xx|iu2_6xx
;;	  0--> 312  pc={(%cr3==0x0)?L564:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 308
;;   new tail = 312

;;   ======================================================
;;   -- basic block 33 from 398 to 565 -- after reload
;;   ======================================================

;;	  0--> 398  %cr4=cmp(%r29,0xffffffffffffffff)  :iu1_6xx|iu2_6xx
;;	  0--> 545  %r3=%r24                           :iu1_6xx|iu2_6xx
;;	  1--> 320  %r26=0x0                           :iu1_6xx|iu2_6xx
;;	  1--> 546  call [`closedir']                  :bpu_6xx
;;	  5--> 565  pc=L325                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 398
;;   new tail = 565

;;   ======================================================
;;   -- basic block 35 from 395 to 567 -- after reload
;;   ======================================================

;;	  0--> 395  %cr4=cmp(%r29,0xffffffffffffffff)  :iu1_6xx|iu2_6xx
;;	  0--> 549  %r3=%r24                           :iu1_6xx|iu2_6xx
;;	  1--> 550  call [`closedir']                  :bpu_6xx
;;	  5--> 567  pc=L325                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 395
;;   new tail = 567

;;   ======================================================
;;   -- basic block 37 from 279 to 569 -- after reload
;;   ======================================================

;;	  0--> 279  %r26=0x1                           :iu1_6xx|iu2_6xx
;;	  1--> 569  pc=L543                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 279
;;   new tail = 569

;;   ======================================================
;;   -- basic block 38 from 184 to 553 -- after reload
;;   ======================================================

;;	  0--> 184  %r29=0xffffffffffffffff            :iu1_6xx|iu2_6xx
;;	  0--> 553  pc={(%cr3!=0x0)?L318:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 0
;;   new head = 184
;;   new tail = 553

;;   ======================================================
;;   -- basic block 40 from 397 to 571 -- after reload
;;   ======================================================

;;	  0--> 397  %cr4=cmp(%r29,0xffffffffffffffff)  :iu1_6xx|iu2_6xx
;;	  0--> 315  %r26=0x0                           :iu1_6xx|iu2_6xx
;;	  5--> 571  pc=L325                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 397
;;   new tail = 571

;;   ======================================================
;;   -- basic block 41 from 144 to 573 -- after reload
;;   ======================================================

;;	  0--> 144  %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 145  %r3=call [`strlen']                :bpu_6xx
;;	  2--> 149  %r3=%r3+0x1f                       :iu1_6xx|iu2_6xx
;;	  3--> 150  %r3=zxn(%r3)                       :iu1_6xx|iu2_6xx
;;	  4--> 573  pc=L151                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 4
;;   new head = 144
;;   new tail = 573

;;   ======================================================
;;   -- basic block 42 from 210 to 575 -- after reload
;;   ======================================================

;;	  0--> 210  %r29=0xffffffffffffffff            :iu1_6xx|iu2_6xx
;;	  0--> 556  %r3=%r24                           :iu1_6xx|iu2_6xx
;;	  1--> 394  %cr4=cmp(%r29,0xffffffffffffffff)  :iu1_6xx|iu2_6xx
;;	  1--> 209  %r26=0x0                           :iu1_6xx|iu2_6xx
;;	  1--> 557  call [`closedir']                  :bpu_6xx
;;	  6--> 575  pc=L325                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 210
;;   new tail = 575

;;   ======================================================
;;   -- basic block 44 from 265 to 577 -- after reload
;;   ======================================================

;;	  0--> 265  %r3=%r27                           :iu1_6xx|iu2_6xx
;;	  1--> 267  %r3=call [`procname']              :bpu_6xx
;;	  2--> 268  %r29=%r3                           :iu1_6xx|iu2_6xx
;;	  3--> 577  pc=L269                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 265
;;   new tail = 577

;;   ======================================================
;;   -- basic block 45 from 351 to 352 -- after reload
;;   ======================================================

;;	  0--> 351  %cr7=cmp(%r26,0x0)                 :iu1_6xx|iu2_6xx
;;	  0--> 355  %r29=0x0                           :iu1_6xx|iu2_6xx
;;	  5--> 352  pc={(%cr7!=0x0)?L361:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 5
;;   new head = 351
;;   new tail = 352

;;   ======================================================
;;   -- basic block 46 from 360 to 579 -- after reload
;;   ======================================================

;;	  0--> 360  %r29=0xffffffffffffffff            :iu1_6xx|iu2_6xx
;;	  1--> 579  pc=L361                            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 360
;;   new tail = 579

;;   ======================================================
;;   -- basic block 47 from 20 to 30 -- after reload
;;   ======================================================

;;	  0--> 20   %r31=high(`IDOS')                  :iu1_6xx|iu2_6xx
;;	  0--> 25   %r4=%r26                           :iu1_6xx|iu2_6xx
;;	  1--> 22   %r9=[%r31+low(`IDOS')]             :lsu_6xx
;;	  1--> 26   %r5=0xfffffffffffffffe             :iu1_6xx|iu2_6xx
;;	  3--> 24   %r3=%r9                            :iu1_6xx|iu2_6xx
;;	  3--> 470  %r9=[%r9+0x70]                     :lsu_6xx
;;	  5--> 23   ctr=%r9                            :mciu_6xx
;;	  9--> 27   %r3=call [ctr]                     :bpu_6xx
;;	 10--> 485  %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	 15--> 30   pc={(%cr7==0x0)?L358:pc}           :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 15
;;   new head = 20
;;   new tail = 30

;;   ======================================================
;;   -- basic block 48 from 36 to 44 -- after reload
;;   ======================================================

;;	  0--> 36   %r9=[%r31+low(`IDOS')]             :lsu_6xx
;;	  0--> 39   %r4=%r3                            :iu1_6xx|iu2_6xx
;;	  2--> 38   %r3=%r9                            :iu1_6xx|iu2_6xx
;;	  2--> 471  %r9=[%r9+0x74]                     :lsu_6xx
;;	  4--> 37   ctr=%r9                            :mciu_6xx
;;	  8--> 40   call [ctr]                         :bpu_6xx
;;	  8--> 522  %r0=[%r1+0x44]                     :lsu_6xx
;;	  8--> 42   %r3=%r26                           :iu1_6xx|iu2_6xx
;;	  8--> 43   %r4=0x0                            :iu1_6xx|iu2_6xx
;;	  9--> 523  %r12=[%r1+0x14]                    :lsu_6xx
;;	 10--> 534  %r31=[%r1+0x3c]                    :lsu_6xx
;;	 10--> 524  lr=%r0                             :mciu_6xx
;;	 11--> 525  %r22=[%r1+0x18]                    :lsu_6xx
;;	 11--> 535  %cr2=unspec[%r12,0x20] 20          :iu1_6xx|iu2_6xx
;;	 11--> 536  %cr3=unspec[%r12,0x10] 20          :iu1_6xx|iu2_6xx
;;	 12--> 526  %r23=[%r1+0x1c]                    :lsu_6xx
;;	 12--> 537  %cr4=unspec[%r12,0x8] 20           :iu1_6xx|iu2_6xx
;;	 13--> 527  %r24=[%r1+0x20]                    :lsu_6xx
;;	 14--> 528  %r25=[%r1+0x24]                    :lsu_6xx
;;	 15--> 529  %r26=[%r1+0x28]                    :lsu_6xx
;;	 16--> 530  %r27=[%r1+0x2c]                    :lsu_6xx
;;	 17--> 531  %r28=[%r1+0x30]                    :lsu_6xx
;;	 18--> 532  %r29=[%r1+0x34]                    :lsu_6xx
;;	 19--> 533  %r30=[%r1+0x38]                    :lsu_6xx
;;	 19--> 538  %r1=%r1+0x40                       :iu1_6xx|iu2_6xx
;;	 20--> 44   %r3=call [`procname']              :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 20
;;   new head = 36
;;   new tail = 44

;;   ======================================================
;;   -- basic block 49 from 474 to 581 -- after reload
;;   ======================================================

;;	  0--> 474  %r0=0x1                            :iu1_6xx|iu2_6xx
;;	  1--> 433  ctr=%r0                            :mciu_6xx
;;	  3--> 581  pc=L60                             :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 3
;;   new head = 474
;;   new tail = 581



(note:HI 2 0 9 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr] 68 [%cr0] 69 [%cr1] 70 [%cr2] 71 [%cr3] 72 [%cr4] 73 [%cr5] 74 [%cr6] 75 [%cr7]
(note:HI 9 2 7 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 7 9 14 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 14 7 488 0 NOTE_INSN_DELETED)

(insn/f:TI 488 14 486 0 (set (reg:SI 12 %r12)
        (unspec:SI [
                (reg:CC 68 %cr0)
                (reg:CC 69 %cr1)
                (reg:CC 70 %cr2)
                (reg:CC 71 %cr3)
                (reg:CC 72 %cr4)
                (reg:CC 73 %cr5)
                (reg:CC 74 %cr6)
                (reg:CC 75 %cr7)
            ] 19)) 478 {movesi_from_cr} (nil)
    (expr_list:REG_DEAD (reg:CC 75 %cr7)
        (expr_list:REG_DEAD (reg:CC 74 %cr6)
            (expr_list:REG_DEAD (reg:CC 73 %cr5)
                (expr_list:REG_DEAD (reg:CC 72 %cr4)
                    (expr_list:REG_DEAD (reg:CC 71 %cr3)
                        (expr_list:REG_DEAD (reg:CC 70 %cr2)
                            (expr_list:REG_DEAD (reg:CC 69 %cr1)
                                (expr_list:REG_DEAD (reg:CC 68 %cr0)
                                    (expr_list:REG_FRAME_RELATED_EXPR (set (reg:SI 12 %r12)
                                            (reg:SI 70 %cr2))
                                        (nil)))))))))))

(insn/f 486 488 487 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -64 [0xffffffffffffffc0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -64 [0xffffffffffffffc0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -64 [0xffffffffffffffc0])))
        (nil)))

(insn/f:TI 487 486 493 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 493 487 5 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 40 [0x28])) [1 S4 A8])
        (reg:SI 26 %r26)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 26 %r26)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 40 [0x28])) [1 S4 A8])
                (reg:SI 26 %r26))
            (nil))))

(insn 5 493 12 0 (set (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])
        (reg:SI 3 %r3 [ whole ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 493 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ whole ])
        (nil)))

(insn 12 5 492 0 (set (reg:SI 3 %r3 [ wildtail ])
        (reg:SI 4 %r4 [orig:146 wildtail ] [146])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 5 (nil))
    (nil))

(insn/f:TI 492 12 50 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])
        (reg:SI 25 %r25)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 25 %r25)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 36 [0x24])) [1 S4 A8])
                (reg:SI 25 %r25))
            (nil))))

(insn 50 492 496 0 (set (reg/v:SI 25 %r25 [orig:133 plug ] [133])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 492 (nil))
    (nil))

(insn/f:TI 496 50 6 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 52 [0x34])) [1 S4 A8])
        (reg:SI 29 %r29)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 29 %r29)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 52 [0x34])) [1 S4 A8])
                (reg:SI 29 %r29))
            (nil))))

(insn 6 496 497 0 (set (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146])
        (reg:SI 4 %r4 [ wildtail ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 496 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ wildtail ])
        (nil)))

(insn/f:TI 497 6 49 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 56 [0x38])) [1 S4 A8])
        (reg:SI 30 %r30)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 56 [0x38])) [1 S4 A8])
                (reg:SI 30 %r30))
            (nil))))

(insn 49 497 489 0 (set (reg/v/f:SI 30 %r30 [orig:134 glue ] [134])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 497 (nil))
    (nil))

(insn/f:TI 489 49 490 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 24 [0x18])) [1 S4 A8])
        (reg:SI 22 %r22)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 22 %r22)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 24 [0x18])) [1 S4 A8])
                (reg:SI 22 %r22))
            (nil))))

(insn/f:TI 490 489 491 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])
        (reg:SI 23 %r23)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 23 %r23)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 28 [0x1c])) [1 S4 A8])
                (reg:SI 23 %r23))
            (nil))))

(insn/f:TI 491 490 494 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 32 [0x20])) [1 S4 A8])
        (reg:SI 24 %r24)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 24 %r24)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 32 [0x20])) [1 S4 A8])
                (reg:SI 24 %r24))
            (nil))))

(insn/f:TI 494 491 495 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 44 [0x2c])) [1 S4 A8])
        (reg:SI 27 %r27)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 27 %r27)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 44 [0x2c])) [1 S4 A8])
                (reg:SI 27 %r27))
            (nil))))

(insn/f:TI 495 494 498 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 48 [0x30])) [1 S4 A8])
        (reg:SI 28 %r28)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 28 %r28)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 48 [0x30])) [1 S4 A8])
                (reg:SI 28 %r28))
            (nil))))

(insn/f:TI 498 495 499 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 60 [0x3c])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 60 [0x3c])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn/f:TI 499 498 500 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 68 [0x44])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 486 (insn_list:REG_DEP_TRUE 487 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 68 [0x44])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(insn/f:TI 500 499 501 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])
        (reg:SI 12 %r12)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 488 (insn_list:REG_DEP_TRUE 486 (nil)))
    (expr_list:REG_DEAD (reg:SI 12 %r12)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 20 [0x14])) [1 S4 A8])
                (reg:SI 12 %r12))
            (nil))))

(note 501 500 13 0 NOTE_INSN_PROLOGUE_END)

(call_insn 13 501 15 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("isshexp") [flags 0x41] <function_decl 0x40288f68 isshexp>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_ANTI 491 (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_TRUE 486 (nil))))))))))))))))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ wildtail ]))
        (nil)))

(insn:TI 15 13 16 0 (set (reg:CC 75 %cr7 [147])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_TRUE 13 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 16 15 383 0 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [147])
                (const_int 0 [0x0]))
            (label_ref 559)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 486 (insn_list:REG_DEP_ANTI 487 (insn_list:REG_DEP_ANTI 488 (insn_list:REG_DEP_ANTI 489 (insn_list:REG_DEP_ANTI 490 (insn_list:REG_DEP_ANTI 491 (insn_list:REG_DEP_ANTI 492 (insn_list:REG_DEP_ANTI 493 (insn_list:REG_DEP_ANTI 494 (insn_list:REG_DEP_ANTI 495 (insn_list:REG_DEP_ANTI 496 (insn_list:REG_DEP_ANTI 497 (insn_list:REG_DEP_ANTI 498 (insn_list:REG_DEP_ANTI 499 (insn_list:REG_DEP_ANTI 500 (insn_list:REG_DEP_ANTI 6 (insn_list:REG_DEP_ANTI 5 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_ANTI 50 (insn_list:REG_DEP_TRUE 15 (insn_list:REG_DEP_ANTI 13 (nil)))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [147])
        (expr_list:REG_BR_PROB (const_int 42 [0x2a])
            (nil))))
;; End of basic block 0, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30]

(note:HI 383 16 51 NOTE_INSN_LOOP_BEG)

;; Start of basic block 1, registers live: 1 [%r1] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30]
(code_label:HI 51 383 52 1 141 "" [1 uses])

(note:HI 52 51 56 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note:HI 56 52 59 1 NOTE_INSN_DELETED)

(note:HI 59 56 54 1 NOTE_INSN_DELETED)

(insn:TI 54 59 55 1 (set (reg:SI 3 %r3 [ wildtail ])
        (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn/u:TI 55 54 58 1 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 54 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ wildtail ]))
            (nil))))

(insn:TI 58 55 421 1 (set (reg:SI 3 %r3 [158])
        (plus:SI (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146])
            (reg:SI 3 %r3))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 55 (nil))
    (nil))

(insn:TI 421 58 422 1 (set (reg:SI 9 %r9 [orig:126 ivtmp.72 ] [126])
        (plus:SI (reg:SI 3 %r3 [158])
            (const_int -1 [0xffffffffffffffff]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_TRUE 58 (nil)))
    (nil))

(insn 422 421 427 1 (set (reg:SI 3 %r3)
        (minus:SI (reg:SI 3 %r3 [158])
            (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146]))) 43 {*rs6000.md:1174} (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_TRUE 58 (nil)))
    (nil))

(insn:TI 427 422 473 1 (set (reg:CCUNS 75 %cr7 [226])
        (compare:CCUNS (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146])
            (reg:SI 9 %r9 [orig:126 ivtmp.72 ] [126]))) 370 {*cmpsi_internal2} (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_TRUE 421 (nil)))
    (nil))

(insn 473 427 428 1 (set (reg:SI 66 ctr [223])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 55 (insn_list:REG_DEP_TRUE 422 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 428 473 429 1 (set (pc)
        (if_then_else (gtu (reg:CCUNS 75 %cr7 [226])
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 54 (insn_list:REG_DEP_ANTI 58 (insn_list:REG_DEP_ANTI 421 (insn_list:REG_DEP_ANTI 422 (insn_list:REG_DEP_ANTI 473 (insn_list:REG_DEP_TRUE 427 (insn_list:REG_DEP_ANTI 55 (nil))))))))
    (expr_list:REG_DEAD (reg:CCUNS 75 %cr7 [226])
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 1, registers live:
 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 66 [ctr]

;; Start of basic block 2, registers live: 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 66 [ctr]
(note:HI 429 428 431 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn:TI 431 429 432 2 (set (reg:CC 75 %cr7 [228])
        (compare:CC (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 432 431 381 2 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [228])
                (const_int 0 [0x0]))
            (label_ref 426)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 431 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [228])
        (expr_list:REG_BR_PROB (const_int 0 [0x0])
            (nil))))
;; End of basic block 2, registers live:
 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 66 [ctr]

(note:HI 381 432 60 NOTE_INSN_LOOP_BEG)

;; Start of basic block 3, registers live: 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 66 [ctr]
(code_label:HI 60 381 61 3 142 "" [2 uses])

(note:HI 61 60 62 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn:TI 62 61 68 3 (set (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])
        (reg:SI 9 %r9 [orig:126 ivtmp.72 ] [126])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 68 62 64 3 (set (reg:SI 9 %r9 [orig:126 ivtmp.72 ] [126])
        (plus:SI (reg:SI 9 %r9 [orig:124 name.74 ] [124])
            (const_int -1 [0xffffffffffffffff]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 62 (nil))
    (nil))

(insn:TI 64 68 420 3 (set (reg:CCUNS 72 %cr4 [159])
        (compare:CCUNS (reg/v/f:SI 29 %r29 [orig:146 wildtail ] [146])
            (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124]))) 370 {*cmpsi_internal2} (insn_list:REG_DEP_TRUE 62 (nil))
    (nil))

(jump_insn 420 64 67 3 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 66 ctr [223])
                        (const_int 1 [0x1]))
                    (label_ref 73)
                    (pc)))
            (set (reg:SI 66 ctr [223])
                (plus:SI (reg:SI 66 ctr [223])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (scratch:CC))
            (clobber (scratch:SI))
        ]) 471 {*ctrsi_internal5} (insn_list:REG_DEP_ANTI 62 (insn_list:REG_DEP_ANTI 68 (insn_list:REG_DEP_ANTI 64 (nil))))
    (expr_list:REG_UNUSED (scratch:SI)
        (expr_list:REG_UNUSED (scratch:CC)
            (nil))))
;; End of basic block 3, registers live:
 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 31 [%r31] 66 [ctr] 72 [%cr4]

;; Start of basic block 4, registers live: 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 31 [%r31] 66 [ctr] 72 [%cr4]
(note:HI 67 420 69 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 69 67 70 4 NOTE_INSN_DELETED)

(insn:TI 70 69 71 4 (set (reg:SI 0 %r0 [161])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])
                    (const_int -1 [0xffffffffffffffff])) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (nil))

(insn:TI 71 70 72 4 (set (reg:CC 75 %cr7 [162])
        (compare:CC (reg:SI 0 %r0 [161])
            (const_int 47 [0x2f]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 70 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0 [161])
        (nil)))

(jump_insn:TI 72 71 382 4 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [162])
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 70 (insn_list:REG_DEP_TRUE 71 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [162])
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 4, registers live:
 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 31 [%r31] 66 [ctr] 72 [%cr4]

(note:HI 382 72 73 NOTE_INSN_LOOP_END)

;; Start of basic block 5, registers live: 1 [%r1] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 31 [%r31] 72 [%cr4]
(code_label:HI 73 382 74 5 143 "" [1 uses])

(note:HI 74 73 76 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note:HI 76 74 82 5 NOTE_INSN_DELETED)

(insn:TI 82 76 79 5 (set (reg:CC 75 %cr7 [165])
        (compare:CC (reg/v/f:SI 30 %r30 [orig:134 glue ] [134])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn 79 82 77 5 (set (reg:QI 27 %r27 [164])
        (const_int 0 [0x0])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(insn 77 79 80 5 (set (reg/v:SI 28 %r28 [orig:132 plug2 ] [132])
        (zero_extend:SI (mem:QI (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124]) [0 S1 A8]))) 18 {*rs6000.md:513} (nil)
    (nil))

(insn:TI 80 77 83 5 (set (mem:QI (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124]) [0 S1 A8])
        (reg:QI 27 %r27 [164])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 79 (insn_list:REG_DEP_ANTI 77 (nil)))
    (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn:TI 83 80 85 5 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [165])
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 79 (insn_list:REG_DEP_ANTI 77 (insn_list:REG_DEP_TRUE 82 (insn_list:REG_DEP_ANTI 80 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [165])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 5, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 72 [%cr4]

;; Start of basic block 6, registers live: 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 72 [%cr4]
(note:HI 85 83 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn:TI 87 85 88 6 (set (mem:QI (reg/v/f:SI 30 %r30 [orig:134 glue ] [134]) [0 S1 A8])
        (reg:QI 25 %r25 [orig:133 plug ] [133])) 271 {*movqi_internal} (nil)
    (expr_list:REG_DEAD (reg:QI 25 %r25 [orig:133 plug ] [133])
        (expr_list:REG_DEAD (reg/v/f:SI 30 %r30 [orig:134 glue ] [134])
            (nil))))
;; End of basic block 6, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 72 [%cr4]

;; Start of basic block 7, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 72 [%cr4]
(code_label:HI 88 87 89 7 145 "" [1 uses])

(note:HI 89 88 93 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note:HI 93 89 91 7 NOTE_INSN_DELETED)

(insn:TI 91 93 92 7 (set (reg:SI 3 %r3 [ whole ])
        (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 92 91 483 7 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("opendir") [flags 0x41] <function_decl 0x4025bbc8 opendir>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 91 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ whole ]))
        (nil)))

(insn:TI 483 92 482 7 (set (reg:CC 71 %cr3 [213])
        (compare:CC (reg:SI 3 %r3 [orig:137 dir ] [137])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 92 (nil))
    (nil))

(insn 482 483 96 7 (set (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 92 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 96 482 98 7 (set (pc)
        (if_then_else (ne (reg:CC 71 %cr3 [213])
                (const_int 0 [0x0]))
            (label_ref/s 106)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 91 (insn_list:REG_DEP_ANTI 482 (insn_list:REG_DEP_TRUE 483 (insn_list:REG_DEP_ANTI 92 (nil)))))
    (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
        (nil)))
;; End of basic block 7, registers live:
 1 [%r1] 24 [%r24] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 71 [%cr3] 72 [%cr4]

;; Start of basic block 8, registers live: 1 [%r1] 24 [%r24] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 71 [%cr3] 72 [%cr4]
(note:HI 98 96 99 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn:TI 99 98 100 8 (set (reg/v:SI 25 %r25 [orig:133 plug ] [133])
        (reg/v:SI 28 %r28 [orig:132 plug2 ] [132])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 100 99 102 8 (set (reg/v/f:SI 30 %r30 [orig:134 glue ] [134])
        (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn 102 100 384 8 (set (pc)
        (if_then_else (ltu (reg:CCUNS 72 %cr4 [159])
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 100 (nil)))
    (expr_list:REG_DEAD (reg:CCUNS 72 %cr4 [159])
        (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
            (nil))))
;; End of basic block 8, registers live:
 1 [%r1] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 71 [%cr3]

(note:HI 384 102 106 NOTE_INSN_LOOP_END)

;; Start of basic block 9, registers live: 1 [%r1] 24 [%r24] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 71 [%cr3]
(code_label:HI 106 384 107 9 147 "" [1 uses])

(note:HI 107 106 109 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note:HI 109 107 113 9 NOTE_INSN_DELETED)

(note:HI 113 109 110 9 NOTE_INSN_DELETED)

(insn:TI 110 113 111 9 (set (reg:SI 3 %r3)
        (plus:SI (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (nil)
    (nil))

(insn 111 110 112 9 (set (reg:SI 4 %r4)
        (const_int 47 [0x2f])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn/u:TI 112 111 481 9 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strchr") [flags 0x41] <function_decl 0x401f02b8 strchr>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 111 (insn_list:REG_DEP_TRUE 110 (nil)))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3))
                (nil)))))

(insn:TI 481 112 480 9 (set (reg:CC 70 %cr2 [212])
        (compare:CC (reg:SI 3 %r3 [orig:136 subwild ] [136])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 112 (nil))
    (nil))

(insn 480 481 117 9 (set (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 112 (nil))
    (nil))

(jump_insn:TI 117 480 119 9 (set (pc)
        (if_then_else (eq (reg:CC 70 %cr2 [212])
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 111 (insn_list:REG_DEP_ANTI 480 (insn_list:REG_DEP_TRUE 481 (insn_list:REG_DEP_ANTI 112 (nil))))))
    (expr_list:REG_BR_PROB (const_int 1899 [0x76b])
        (nil)))
;; End of basic block 9, registers live:
 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]

;; Start of basic block 10, registers live: 1 [%r1] 3 [%r3] 24 [%r24] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 71 [%cr3]
(note:HI 119 117 131 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note:HI 131 119 123 10 NOTE_INSN_DELETED)

(insn:TI 123 131 122 10 (set (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])
        (plus:SI (reg:SI 3 %r3 [orig:136 subwild ] [136])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (nil)
    (nil))

(insn 122 123 125 10 (set (mem:QI (reg:SI 3 %r3 [orig:136 subwild ] [136]) [0 S1 A8])
        (reg:QI 27 %r27 [164])) 271 {*movqi_internal} (nil)
    (expr_list:REG_DEAD (reg:QI 27 %r27 [164])
        (expr_list:REG_DEAD (reg:SI 3 %r3 [orig:136 subwild ] [136])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(insn 125 122 126 10 (set (reg:SI 3 %r3 [ whole ])
        (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 122 (insn_list:REG_DEP_ANTI 123 (nil)))
    (nil))

(call_insn/u:TI 126 125 393 10 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 125 (insn_list:REG_DEP_TRUE 122 (nil)))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ whole ]))
            (nil))))

(insn 393 126 127 10 (set (reg:CC 70 %cr2 [212])
        (compare:CC (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 123 (nil))
    (nil))

(insn:TI 127 393 129 10 (set (reg:SI 29 %r29 [173])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 126 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (expr_list:REG_EQUAL (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
                (expr_list:REG_DEP_TRUE (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>)
                    (expr_list:REG_DEP_TRUE (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])
                        (nil))))
            (nil))))

(insn 129 127 130 10 (set (reg:SI 3 %r3 [ subwild ])
        (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 127 (insn_list:REG_DEP_OUTPUT 126 (insn_list:REG_DEP_TRUE 123 (nil))))
    (nil))

(call_insn/u:TI 130 129 135 10 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 129 (insn_list:REG_DEP_ANTI 126 (nil)))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ subwild ]))
            (nil))))

(insn:TI 135 130 137 10 (set (reg:SI 29 %r29 [179])
        (plus:SI (reg:SI 29 %r29 [173])
            (reg:SI 3 %r3))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 127 (insn_list:REG_DEP_TRUE 130 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn:TI 137 135 138 10 (set (reg:SI 29 %r29 [181])
        (plus:SI (reg:SI 29 %r29 [179])
            (const_int 32 [0x20]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 135 (nil))
    (nil))

(insn:TI 138 137 151 10 (set (reg/v:SI 3 %r3 [orig:131 newlen ] [131])
        (zero_extend:SI (reg:HI 29 %r29 [orig:181+2 ] [181]))) 30 {*rs6000.md:847} (insn_list:REG_DEP_ANTI 135 (insn_list:REG_DEP_OUTPUT 130 (insn_list:REG_DEP_TRUE 137 (nil))))
    (expr_list:REG_DEAD (reg:HI 29 %r29 [orig:181+2 ] [181])
        (nil)))
;; End of basic block 10, registers live:
 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]

;; Start of basic block 11, registers live: 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]
(code_label:HI 151 138 152 11 152 "" [1 uses])

(note:HI 152 151 155 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 155 152 162 11 (set (pc)
        (if_then_else (eq (reg:CC 71 %cr3 [213])
                (const_int 0 [0x0]))
            (label_ref 560)
            (pc))) 452 {*rs6000.md:13839} (nil)
    (expr_list:REG_BR_PROB (const_int 3537 [0xdd1])
        (nil)))
;; End of basic block 11, registers live:
 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]

;; Start of basic block 12, registers live: 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]
(note:HI 162 155 165 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note:HI 165 162 164 12 NOTE_INSN_DELETED)

(call_insn:TI 164 165 479 12 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0x40203074 malloc>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newlen ]))
        (nil)))

(insn:TI 479 164 478 12 (set (reg:CC 75 %cr7 [188])
        (compare:CC (reg:SI 3 %r3 [orig:135 newwhole ] [135])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 164 (nil))
    (nil))

(insn 478 479 169 12 (set (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 164 (nil))
    (nil))

(jump_insn:TI 169 478 188 12 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [188])
                (const_int 0 [0x0]))
            (label_ref 170)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 478 (insn_list:REG_DEP_TRUE 479 (insn_list:REG_DEP_ANTI 164 (nil))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [188])
        (expr_list:REG_BR_PROB (const_int 3537 [0xdd1])
            (nil))))
;; End of basic block 12, registers live:
 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]

;; Start of basic block 13, registers live: 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2]
(note:HI 188 169 196 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note:HI 196 188 204 13 NOTE_INSN_DELETED)

(note:HI 204 196 191 13 NOTE_INSN_DELETED)

(insn:TI 191 204 192 13 (set (reg:SI 4 %r4 [ whole ])
        (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])
        (nil)))

(call_insn:TI 192 191 194 13 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 191 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ whole ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ whole ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newwhole ]))
            (nil))))

(insn 194 192 195 13 (set (reg:SI 3 %r3 [ newwhole ])
        (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 192 (nil))
    (nil))

(call_insn/u:TI 195 194 200 13 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_OUTPUT 191 (insn_list:REG_DEP_TRUE 194 (insn_list:REG_DEP_ANTI 192 (nil))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newwhole ]))
            (nil))))

(insn 200 195 198 13 (set (mem:QI (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124]) [0 S1 A8])
        (reg:QI 28 %r28 [orig:132 plug2 ] [132])) 271 {*movqi_internal} (insn_list:REG_DEP_ANTI 195 (nil))
    (expr_list:REG_DEAD (reg:QI 28 %r28 [orig:132 plug2 ] [132])
        (nil)))

(insn:TI 198 200 202 13 (set (reg/v:SI 30 %r30 [orig:120 newlen.78 ] [120])
        (zero_extend:SI (reg:HI 3 %r3 [+4 ]))) 30 {*rs6000.md:847} (insn_list:REG_DEP_TRUE 195 (nil))
    (expr_list:REG_DEAD (reg:HI 3 %r3 [+4 ])
        (nil)))

(insn 202 198 203 13 (set (reg:SI 3 %r3 [ name.74 ])
        (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 198 (insn_list:REG_DEP_OUTPUT 195 (nil)))
    (nil))

(call_insn:TI 203 202 205 13 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("isshexp") [flags 0x41] <function_decl 0x40288f68 isshexp>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 192 (insn_list:REG_DEP_OUTPUT 191 (insn_list:REG_DEP_TRUE 202 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_TRUE 200 (nil))))))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name.74 ]))
        (nil)))

(insn:TI 205 203 206 13 (set (reg:CC 75 %cr7 [192])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_OUTPUT 192 (insn_list:REG_DEP_OUTPUT 195 (insn_list:REG_DEP_TRUE 203 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 206 205 214 13 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [192])
                (const_int 0 [0x0]))
            (label_ref 561)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 191 (insn_list:REG_DEP_ANTI 192 (insn_list:REG_DEP_ANTI 194 (insn_list:REG_DEP_ANTI 195 (insn_list:REG_DEP_ANTI 200 (insn_list:REG_DEP_ANTI 198 (insn_list:REG_DEP_ANTI 202 (insn_list:REG_DEP_TRUE 205 (insn_list:REG_DEP_ANTI 203 (nil))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [192])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 13, registers live:
 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 30 [%r30] 31 [%r31] 70 [%cr2]

;; Start of basic block 14, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 30 [%r30] 31 [%r31] 70 [%cr2]
(note:HI 214 206 406 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn:TI 406 214 215 14 (set (reg:SI 28 %r28 [215])
        (plus:SI (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
            (reg/v:SI 30 %r30 [orig:120 newlen.78 ] [120]))) 36 {*addsi3_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 30 %r30 [orig:120 newlen.78 ] [120])
        (nil)))

(insn 215 406 216 14 (set (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 216 215 408 14 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (const_int -1 [0xffffffffffffffff])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 408 216 409 14 (set (reg:QI 23 %r23 [197])
        (const_int 47 [0x2f])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 47 [0x2f])
        (nil)))

(insn:TI 409 408 468 14 (set (reg:QI 22 %r22 [198])
        (const_int 0 [0x0])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 0 [0x0])
        (nil)))

(note 468 409 543 14 NOTE_INSN_LOOP_BEG)
;; End of basic block 14, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]

;; Start of basic block 15, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]
(code_label 543 468 542 15 194 "" [3 uses])

(note 542 543 294 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note:HI 294 542 292 15 NOTE_INSN_DELETED)

(insn:TI 292 294 293 15 (set (reg:SI 3 %r3 [ dir ])
        (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 293 292 224 15 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("readdir") [flags 0x41] <function_decl 0x4025d000 readdir>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 292 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ dir ]))
        (nil)))

(insn 224 293 296 15 (set (reg:SI 5 %r5)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 293 (nil))
    (nil))

(insn:TI 296 224 222 15 (parallel [
            (set (reg:CC 68 %cr0)
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 0 %r0 [orig:127 e ] [127])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_TRUE 293 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn 222 296 475 15 (set (reg:SI 3 %r3 [ name.74 ])
        (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_OUTPUT 293 (nil)))
    (nil))

(insn:TI 475 222 302 15 (set (reg:CC 9 %r9)
        (reg:CC 68 %cr0)) 272 {*movcc_internal1} (insn_list:REG_DEP_OUTPUT 293 (insn_list:REG_DEP_TRUE 296 (nil)))
    (expr_list:REG_DEAD (reg:CC 68 %cr0)
        (nil)))

(insn 302 475 477 15 (parallel [
            (set (reg:CC 68 %cr0 [203])
                (compare:CC (plus:SI (reg/v/f:SI 0 %r0 [orig:127 e ] [127])
                        (const_int 20 [0x14]))
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 30 %r30 [orig:121 name.77 ] [121])
                (plus:SI (reg/v/f:SI 0 %r0 [orig:127 e ] [127])
                    (const_int 20 [0x14])))
        ]) 38 {*addsi3_internal3} (insn_list:REG_DEP_ANTI 475 (insn_list:REG_DEP_TRUE 296 (nil)))
    (expr_list:REG_DEAD (reg/v/f:SI 0 %r0 [orig:127 e ] [127])
        (nil)))

(insn:TI 477 302 297 15 (set (reg:CC 75 %cr7)
        (reg:CC 9 %r9)) 272 {*movcc_internal1} (insn_list:REG_DEP_OUTPUT 293 (insn_list:REG_DEP_TRUE 475 (nil)))
    (expr_list:REG_DEAD (reg:CC 9 %r9)
        (nil)))

(jump_insn:TI 297 477 299 15 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7)
                (const_int 0 [0x0]))
            (label_ref/s 405)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 292 (insn_list:REG_DEP_ANTI 224 (insn_list:REG_DEP_ANTI 296 (insn_list:REG_DEP_ANTI 475 (insn_list:REG_DEP_ANTI 222 (insn_list:REG_DEP_ANTI 302 (insn_list:REG_DEP_TRUE 477 (insn_list:REG_DEP_ANTI 293 (nil)))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7)
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 15, registers live:
 1 [%r1] 3 [%r3] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 68 [%cr0] 70 [%cr2]

;; Start of basic block 16, registers live: 1 [%r1] 3 [%r3] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 68 [%cr0] 70 [%cr2]
(note:HI 299 297 300 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note:HI 300 299 223 16 NOTE_INSN_DELETED)

(insn:TI 223 300 303 16 (set (reg:SI 4 %r4 [ name.77 ])
        (reg/v/f:SI 30 %r30 [orig:121 name.77 ] [121])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn 303 223 386 16 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [203])
                (const_int 0 [0x0]))
            (label_ref 405)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 223 (nil))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [203])
        (expr_list:REG_BR_PROB (const_int 500 [0x1f4])
            (nil))))
;; End of basic block 16, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 70 [%cr2]

(note:HI 386 303 220 NOTE_INSN_LOOP_END)

;; Start of basic block 17, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 5 [%r5] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 70 [%cr2]
(note:HI 220 386 226 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note:HI 226 220 225 17 NOTE_INSN_DELETED)

(call_insn:TI 225 226 234 17 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("shmatch") [flags 0x41] <function_decl 0x402891d0 shmatch>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ name.77 ])
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ name.77 ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name.74 ]))
                (nil)))))

(insn 234 225 227 17 (set (reg:SI 4 %r4 [ name.77 ])
        (reg/v/f:SI 30 %r30 [orig:121 name.77 ] [121])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 225 (nil))
    (expr_list:REG_DEAD (reg/v/f:SI 30 %r30 [orig:121 name.77 ] [121])
        (nil)))

(insn:TI 227 234 233 17 (set (reg:CC 75 %cr7 [193])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 225 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn 233 227 228 17 (set (reg:SI 3 %r3 [ D.5145 ])
        (reg:SI 28 %r28 [215])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 227 (insn_list:REG_DEP_OUTPUT 225 (nil)))
    (nil))

(jump_insn:TI 228 233 230 17 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [193])
                (const_int 0 [0x0]))
            (label_ref 543)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 234 (insn_list:REG_DEP_ANTI 233 (insn_list:REG_DEP_TRUE 227 (insn_list:REG_DEP_ANTI 225 (nil)))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [193])
        (expr_list:REG_BR_PROB (const_int 7000 [0x1b58])
            (nil))))
;; End of basic block 17, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]

;; Start of basic block 18, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2]
(note:HI 230 228 235 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(call_insn:TI 235 230 242 18 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ name.77 ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ name.77 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ D.5145 ]))
            (nil))))

(insn 242 235 266 18 (set (reg:SI 3 %r3 [ newwhole ])
        (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 235 (nil))
    (nil))

(insn 266 242 238 18 (set (reg:SI 4 %r4)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 235 (nil))
    (nil))

(jump_insn:TI 238 266 240 18 (set (pc)
        (if_then_else (eq (reg:CC 70 %cr2 [212])
                (const_int 0 [0x0]))
            (label_ref 262)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 242 (insn_list:REG_DEP_ANTI 266 (insn_list:REG_DEP_ANTI 235 (nil))))
    (expr_list:REG_BR_PROB (const_int 1899 [0x76b])
        (nil)))
;; End of basic block 18, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2]

;; Start of basic block 19, registers live: 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2]
(note:HI 240 238 243 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(call_insn/u:TI 243 240 253 19 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newwhole ]))
            (nil))))

(insn 253 243 246 19 (set (reg:SI 4 %r4 [ subwild ])
        (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 243 (nil))
    (nil))

(insn:TI 246 253 249 19 (set (reg/v/f:SI 29 %r29 [orig:123 name.75 ] [123])
        (plus:SI (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
            (reg:SI 3 %r3 [195]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 243 (nil))
    (nil))

(insn 249 246 250 19 (set (mem:QI (plus:SI (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
                (reg:SI 3 %r3 [195])) [0 S1 A8])
        (reg:QI 23 %r23 [197])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 243 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [195])
        (expr_list:REG_EQUAL (const_int 47 [0x2f])
            (nil))))

(insn:TI 250 249 252 19 (set (reg/v/f:SI 29 %r29 [orig:122 name.76 ] [122])
        (plus:SI (reg/v/f:SI 29 %r29 [orig:123 name.75 ] [123])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 246 (nil))
    (nil))

(insn:TI 252 250 254 19 (set (reg:SI 3 %r3 [ name.76 ])
        (reg/v/f:SI 29 %r29 [orig:122 name.76 ] [122])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 246 (insn_list:REG_DEP_ANTI 249 (insn_list:REG_DEP_OUTPUT 243 (insn_list:REG_DEP_TRUE 250 (nil)))))
    (nil))

(call_insn:TI 254 252 257 19 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x401f07b4 strcpy>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 253 (insn_list:REG_DEP_TRUE 252 (insn_list:REG_DEP_ANTI 243 (insn_list:REG_DEP_TRUE 249 (nil)))))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ subwild ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_UNUSED (reg:SI 3 %r3)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ subwild ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ name.76 ]))
            (nil))))

(insn 257 254 256 19 (set (reg:SI 4 %r4 [ name.76 ])
        (reg/v/f:SI 29 %r29 [orig:122 name.76 ] [122])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 254 (insn_list:REG_DEP_OUTPUT 253 (insn_list:REG_DEP_TRUE 250 (nil))))
    (expr_list:REG_DEAD (reg/v/f:SI 29 %r29 [orig:122 name.76 ] [122])
        (nil)))

(insn 256 257 258 19 (set (reg:SI 3 %r3 [ newwhole ])
        (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 254 (nil))
    (nil))

(call_insn:TI 258 256 259 19 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("wild_recurse") [flags 0x3] <function_decl 0x403b6d98 wild_recurse>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 355 {*call_value_local32} (insn_list:REG_DEP_TRUE 257 (insn_list:REG_DEP_TRUE 256 (insn_list:REG_DEP_ANTI 254 (nil))))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ name.76 ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ name.76 ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newwhole ]))
            (nil))))

(insn:TI 259 258 269 19 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 252 (insn_list:REG_DEP_ANTI 257 (insn_list:REG_DEP_OUTPUT 250 (insn_list:REG_DEP_TRUE 258 (nil)))))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))
;; End of basic block 19, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]

;; Start of basic block 20, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]
(code_label:HI 269 259 270 20 168 "" [1 uses])

(note:HI 270 269 275 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn:TI 275 270 286 20 (set (reg:CC 75 %cr7 [199])
        (compare:CC (reg/v:SI 29 %r29 [orig:128 e ] [128])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn 286 275 273 20 (set (reg:CC 72 %cr4 [214])
        (compare:CC (reg/v:SI 29 %r29 [orig:128 e ] [128])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn 273 286 276 20 (set (mem:QI (reg:SI 28 %r28 [215]) [0 S1 A8])
        (reg:QI 22 %r22 [198])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn:TI 276 273 283 20 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [199])
                (const_int 0 [0x0]))
            (label_ref 562)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 286 (insn_list:REG_DEP_TRUE 275 (insn_list:REG_DEP_ANTI 273 (nil))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [199])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 20, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2] 72 [%cr4]

;; Start of basic block 21, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2] 72 [%cr4]
(note:HI 283 276 287 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 287 283 322 21 (set (pc)
        (if_then_else (eq (reg:CC 72 %cr4 [214])
                (const_int 0 [0x0]))
            (label_ref 543)
            (pc))) 452 {*rs6000.md:13839} (nil)
    (expr_list:REG_BR_PROB (const_int 9500 [0x251c])
        (nil)))
;; End of basic block 21, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2] 72 [%cr4]

;; Start of basic block 22, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]
(note:HI 322 287 323 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn:TI 323 322 324 22 (set (reg:SI 3 %r3 [ dir ])
        (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])
        (nil)))

(call_insn:TI 324 323 325 22 (parallel [
            (call (mem:SI (symbol_ref:SI ("closedir") [flags 0x41] <function_decl 0x4025bd24 closedir>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 323 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ dir ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ dir ]))
        (nil)))
;; End of basic block 22, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]

;; Start of basic block 23, registers live: 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]
(code_label:HI 325 324 326 23 174 "" [4 uses])

(note:HI 326 325 329 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 329 326 331 23 (set (pc)
        (if_then_else (eq (reg:CC 70 %cr2 [212])
                (const_int 0 [0x0]))
            (label_ref 334)
            (pc))) 452 {*rs6000.md:13839} (nil)
    (expr_list:REG_DEAD (reg:CC 70 %cr2 [212])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 23, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 72 [%cr4]

;; Start of basic block 24, registers live: 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 72 [%cr4]
(note:HI 331 329 332 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn:TI 332 331 333 24 (set (reg:QI 0 %r0 [206])
        (const_int 47 [0x2f])) 271 {*movqi_internal} (nil)
    (expr_list:REG_EQUIV (const_int 47 [0x2f])
        (nil)))

(insn:TI 333 332 334 24 (set (mem:QI (plus:SI (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])
                (const_int -1 [0xffffffffffffffff])) [0 S1 A8])
        (reg:QI 0 %r0 [206])) 271 {*movqi_internal} (insn_list:REG_DEP_TRUE 332 (nil))
    (expr_list:REG_DEAD (reg:QI 0 %r0 [206])
        (expr_list:REG_DEAD (reg/v/f:SI 25 %r25 [orig:136 subwild ] [136])
            (expr_list:REG_EQUAL (const_int 47 [0x2f])
                (nil)))))
;; End of basic block 24, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29] 72 [%cr4]

;; Start of basic block 25, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29] 72 [%cr4]
(code_label:HI 334 333 335 25 175 "" [1 uses])

(note:HI 335 334 337 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn:TI 337 335 338 25 (set (reg:CC 75 %cr7 [207])
        (compare:CC (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(jump_insn:TI 338 337 340 25 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [207])
                (const_int 0 [0x0]))
            (label_ref 343)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_TRUE 337 (nil))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [207])
        (expr_list:REG_BR_PROB (const_int 3537 [0xdd1])
            (nil))))
;; End of basic block 25, registers live:
 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29] 72 [%cr4]

;; Start of basic block 26, registers live: 1 [%r1] 26 [%r26] 27 [%r27] 29 [%r29] 72 [%cr4]
(note:HI 340 338 341 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn:TI 341 340 342 26 (set (reg:SI 3 %r3 [ newwhole ])
        (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
        (nil)))

(call_insn:TI 342 341 343 26 (parallel [
            (call (mem:SI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0x4025fbc8 free>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_TRUE 341 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ newwhole ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newwhole ]))
        (nil)))
;; End of basic block 26, registers live:
 1 [%r1] 26 [%r26] 29 [%r29] 72 [%cr4]

;; Start of basic block 27, registers live: 1 [%r1] 26 [%r26] 29 [%r29] 72 [%cr4]
(code_label:HI 343 342 344 27 177 "" [1 uses])

(note:HI 344 343 348 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(jump_insn:TI 348 344 361 27 (set (pc)
        (if_then_else (eq (reg:CC 72 %cr4 [214])
                (const_int 0 [0x0]))
            (label_ref 563)
            (pc))) 452 {*rs6000.md:13839} (nil)
    (expr_list:REG_DEAD (reg:CC 72 %cr4 [214])
        (expr_list:REG_BR_PROB (const_int 167 [0xa7])
            (nil))))
;; End of basic block 27, registers live:
 1 [%r1] 26 [%r26] 29 [%r29]

;; Start of basic block 28, registers live: 1 [%r1] 29 [%r29]
(code_label:HI 361 348 362 28 179 "" [2 uses])

(note:HI 362 361 366 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(note:HI 366 362 502 28 NOTE_INSN_FUNCTION_END)

(note 502 366 504 28 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 504 502 369 28 (set (reg:SI 12 %r12)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 369 504 375 28 (set (reg/i:SI 3 %r3 [ <result> ])
        (reg/v:SI 29 %r29 [orig:128 e ] [128])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (nil)))

(insn 375 369 503 28 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 369 (nil))
    (nil))

(insn:TI 503 375 506 28 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 68 [0x44])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 506 503 516 28 (set (reg:SI 22 %r22)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 24 [0x18])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 516 506 517 28 (set (reg:CC 70 %cr2)
        (unspec:CC [
                (reg:SI 12 %r12)
                (const_int 32 [0x20])
            ] 20)) 484 {*mtcrfsi} (insn_list:REG_DEP_TRUE 504 (nil))
    (nil))

(insn 517 516 507 28 (set (reg:CC 71 %cr3)
        (unspec:CC [
                (reg:SI 12 %r12)
                (const_int 16 [0x10])
            ] 20)) 484 {*mtcrfsi} (insn_list:REG_DEP_TRUE 504 (nil))
    (nil))

(insn:TI 507 517 505 28 (set (reg:SI 23 %r23)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 505 507 518 28 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 503 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn 518 505 508 28 (set (reg:CC 72 %cr4)
        (unspec:CC [
                (reg:SI 12 %r12)
                (const_int 8 [0x8])
            ] 20)) 484 {*mtcrfsi} (insn_list:REG_DEP_TRUE 504 (nil))
    (expr_list:REG_DEAD (reg:SI 12 %r12)
        (nil)))

(insn:TI 508 518 509 28 (set (reg:SI 24 %r24)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 32 [0x20])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 509 508 510 28 (set (reg:SI 25 %r25)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 510 509 511 28 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 40 [0x28])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 511 510 512 28 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 44 [0x2c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 512 511 513 28 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 48 [0x30])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 513 512 514 28 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 52 [0x34])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 369 (nil))
    (nil))

(insn:TI 514 513 515 28 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 56 [0x38])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 515 514 519 28 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 60 [0x3c])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 519 515 520 28 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 64 [0x40]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 503 (insn_list:REG_DEP_ANTI 504 (insn_list:REG_DEP_ANTI 506 (insn_list:REG_DEP_ANTI 507 (insn_list:REG_DEP_ANTI 508 (insn_list:REG_DEP_ANTI 509 (insn_list:REG_DEP_ANTI 510 (insn_list:REG_DEP_ANTI 511 (insn_list:REG_DEP_ANTI 512 (insn_list:REG_DEP_ANTI 513 (insn_list:REG_DEP_ANTI 514 (insn_list:REG_DEP_ANTI 515 (nil)))))))))))))
    (nil))

(jump_insn:TI 520 519 521 28 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 515 (insn_list:REG_DEP_TRUE 514 (insn_list:REG_DEP_TRUE 513 (insn_list:REG_DEP_TRUE 512 (insn_list:REG_DEP_TRUE 511 (insn_list:REG_DEP_TRUE 510 (insn_list:REG_DEP_TRUE 509 (insn_list:REG_DEP_TRUE 508 (insn_list:REG_DEP_TRUE 507 (insn_list:REG_DEP_TRUE 506 (insn_list:REG_DEP_TRUE 504 (insn_list:REG_DEP_TRUE 516 (insn_list:REG_DEP_TRUE 517 (insn_list:REG_DEP_TRUE 518 (insn_list:REG_DEP_TRUE 369 (insn_list:REG_DEP_ANTI 375 (insn_list:REG_DEP_TRUE 519 (insn_list:REG_DEP_TRUE 503 (insn_list:REG_DEP_TRUE 505 (nil))))))))))))))))))))
    (nil))
;; End of basic block 28, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr] 70 [%cr2] 71 [%cr3] 72 [%cr4]

(barrier 521 520 560)

;; Start of basic block 29, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]
(code_label 560 521 157 29 196 "" [1 uses])

(note:HI 157 560 158 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn:TI 158 157 170 29 (set (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))
;; End of basic block 29, registers live:
 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]

;; Start of basic block 30, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]
(code_label:HI 170 158 171 30 155 "" [1 uses])

(note:HI 171 170 173 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn:TI 173 171 176 30 (set (mem:QI (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124]) [0 S1 A8])
        (reg:QI 28 %r28 [orig:132 plug2 ] [132])) 271 {*movqi_internal} (nil)
    (expr_list:REG_DEAD (reg:QI 28 %r28 [orig:132 plug2 ] [132])
        (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:124 name.74 ] [124])
            (nil))))

(jump_insn 176 173 178 30 (set (pc)
        (if_then_else (eq (reg:CC 71 %cr3 [213])
                (const_int 0 [0x0]))
            (label_ref 182)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 173 (nil))
    (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
        (nil)))
;; End of basic block 30, registers live:
 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 70 [%cr2] 71 [%cr3]

;; Start of basic block 31, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 70 [%cr2] 71 [%cr3]
(note:HI 178 176 308 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(note:HI 308 178 179 31 ("ohforgetit") NOTE_INSN_DELETED_LABEL 159)

(insn:TI 179 308 312 31 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (const_int 4 [0x4])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn 312 179 318 31 (set (pc)
        (if_then_else (eq (reg:CC 71 %cr3 [213])
                (const_int 0 [0x0]))
            (label_ref 564)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 179 (nil))
    (expr_list:REG_DEAD (reg:CC 71 %cr3 [213])
        (expr_list:REG_BR_PROB (const_int 1900 [0x76c])
            (nil))))
;; End of basic block 31, registers live:
 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 29 [%r29] 70 [%cr2]

;; Start of basic block 33, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 29 [%r29] 70 [%cr2]
(code_label:HI 318 312 319 33 172 "" [1 uses])

(note:HI 319 318 398 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn:TI 398 319 545 33 (set (reg:CC 72 %cr4 [214])
        (compare:CC (reg/v:SI 29 %r29 [orig:128 e ] [128])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn 545 398 320 33 (set (reg:SI 3 %r3 [ dir ])
        (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])
        (nil)))

(insn:TI 320 545 546 33 (set (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn 546 320 565 33 (parallel [
            (call (mem:SI (symbol_ref:SI ("closedir") [flags 0x41] <function_decl 0x4025bd24 closedir>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_ANTI 398 (insn_list:REG_DEP_ANTI 320 (insn_list:REG_DEP_TRUE 545 (nil))))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ dir ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ dir ]))
        (nil)))

(jump_insn:TI 565 546 566 33 (set (pc)
        (label_ref 325)) 460 {jump} (insn_list:REG_DEP_TRUE 398 (insn_list:REG_DEP_TRUE 320 (insn_list:REG_DEP_TRUE 545 (insn_list:REG_DEP_TRUE 546 (nil)))))
    (nil))
;; End of basic block 33, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]

(barrier 566 565 405)

;; Start of basic block 35, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2]
(code_label:HI 405 566 404 35 184 "" [2 uses])

(note:HI 404 405 395 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn:TI 395 404 549 35 (set (reg:CC 72 %cr4 [214])
        (compare:CC (reg/v:SI 29 %r29 [orig:128 e ] [128])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn 549 395 550 35 (set (reg:SI 3 %r3 [ dir ])
        (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])
        (nil)))

(call_insn:TI 550 549 567 35 (parallel [
            (call (mem:SI (symbol_ref:SI ("closedir") [flags 0x41] <function_decl 0x4025bd24 closedir>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_ANTI 395 (insn_list:REG_DEP_TRUE 549 (nil)))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ dir ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ dir ]))
        (nil)))

(jump_insn:TI 567 550 568 35 (set (pc)
        (label_ref 325)) 460 {jump} (insn_list:REG_DEP_TRUE 395 (insn_list:REG_DEP_TRUE 549 (insn_list:REG_DEP_TRUE 550 (nil))))
    (nil))
;; End of basic block 35, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]

(barrier 568 567 562)

;; Start of basic block 37, registers live: 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]
(code_label 562 568 278 37 198 "" [1 uses])

(note:HI 278 562 279 37 [bb 37] NOTE_INSN_BASIC_BLOCK)

(insn:TI 279 278 569 37 (set (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
        (const_int 1 [0x1])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(jump_insn:TI 569 279 570 37 (set (pc)
        (label_ref 543)) 460 {jump} (insn_list:REG_DEP_TRUE 279 (nil))
    (nil))
;; End of basic block 37, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]

(barrier 570 569 182)

;; Start of basic block 38, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 70 [%cr2] 71 [%cr3]
(code_label:HI 182 570 183 38 157 "" [1 uses])

(note:HI 183 182 184 38 [bb 38] NOTE_INSN_BASIC_BLOCK)

(insn:TI 184 183 553 38 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (const_int -1 [0xffffffffffffffff])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_EQUAL (const_int -1 [0xffffffffffffffff])
        (nil)))

(jump_insn 553 184 564 38 (set (pc)
        (if_then_else (ne (reg:CC 71 %cr3 [213])
                (const_int 0 [0x0]))
            (label_ref 318)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 184 (nil))
    (expr_list:REG_DEAD (reg:CC 71 %cr3 [213])
        (expr_list:REG_BR_PROB (const_int 8100 [0x1fa4])
            (nil))))
;; End of basic block 38, registers live:
 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 29 [%r29] 70 [%cr2]

;; Start of basic block 40, registers live: 1 [%r1] 25 [%r25] 27 [%r27] 29 [%r29] 70 [%cr2]
(code_label 564 553 314 40 200 "" [1 uses])

(note:HI 314 564 397 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

(insn:TI 397 314 315 40 (set (reg:CC 72 %cr4 [214])
        (compare:CC (reg/v:SI 29 %r29 [orig:128 e ] [128])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (nil)
    (nil))

(insn 315 397 571 40 (set (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn:TI 571 315 572 40 (set (pc)
        (label_ref 325)) 460 {jump} (insn_list:REG_DEP_TRUE 397 (insn_list:REG_DEP_TRUE 315 (nil)))
    (nil))
;; End of basic block 40, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]

(barrier 572 571 141)

;; Start of basic block 41, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 26 [%r26] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]
(code_label:HI 141 572 142 41 150 "" [1 uses])

(note:HI 142 141 146 41 [bb 41] NOTE_INSN_BASIC_BLOCK)

(note:HI 146 142 144 41 NOTE_INSN_DELETED)

(insn:TI 144 146 145 41 (set (reg:SI 3 %r3 [ whole ])
        (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn/u:TI 145 144 149 41 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x401f0e80 strlen>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 144 (nil))
    (expr_list:REG_UNUSED (reg:SI 65 lr)
        (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ whole ]))
            (nil))))

(insn:TI 149 145 150 41 (set (reg:SI 3 %r3 [185])
        (plus:SI (reg:SI 3 %r3)
            (const_int 31 [0x1f]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_TRUE 145 (nil))
    (nil))

(insn:TI 150 149 573 41 (set (reg/v:SI 3 %r3 [orig:131 newlen ] [131])
        (zero_extend:SI (reg:HI 3 %r3 [orig:185+2 ] [185]))) 30 {*rs6000.md:847} (insn_list:REG_DEP_TRUE 149 (nil))
    (nil))

(jump_insn:TI 573 150 574 41 (set (pc)
        (label_ref 151)) 460 {jump} (insn_list:REG_DEP_ANTI 149 (insn_list:REG_DEP_ANTI 144 (insn_list:REG_DEP_TRUE 150 (insn_list:REG_DEP_TRUE 145 (nil)))))
    (nil))
;; End of basic block 41, registers live:
 1 [%r1] 3 [%r3] 24 [%r24] 25 [%r25] 26 [%r26] 28 [%r28] 31 [%r31] 70 [%cr2] 71 [%cr3]

(barrier 574 573 561)

;; Start of basic block 42, registers live: 1 [%r1] 24 [%r24] 25 [%r25] 27 [%r27] 70 [%cr2]
(code_label 561 574 208 42 197 "" [1 uses])

(note:HI 208 561 210 42 [bb 42] NOTE_INSN_BASIC_BLOCK)

(insn:TI 210 208 556 42 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (const_int -1 [0xffffffffffffffff])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 556 210 394 42 (set (reg:SI 3 %r3 [ dir ])
        (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 24 %r24 [orig:137 dir ] [137])
        (nil)))

(insn:TI 394 556 209 42 (set (reg:CC 72 %cr4 [214])
        (compare:CC (reg/v:SI 29 %r29 [orig:128 e ] [128])
            (const_int -1 [0xffffffffffffffff]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 210 (nil))
    (nil))

(insn 209 394 557 42 (set (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn 557 209 575 42 (parallel [
            (call (mem:SI (symbol_ref:SI ("closedir") [flags 0x41] <function_decl 0x4025bd24 closedir>) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 358 {*call_nonlocal_sysv} (insn_list:REG_DEP_ANTI 210 (insn_list:REG_DEP_ANTI 394 (insn_list:REG_DEP_ANTI 209 (insn_list:REG_DEP_TRUE 556 (nil)))))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ dir ])
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ dir ]))
        (nil)))

(jump_insn:TI 575 557 576 42 (set (pc)
        (label_ref 325)) 460 {jump} (insn_list:REG_DEP_TRUE 210 (insn_list:REG_DEP_TRUE 394 (insn_list:REG_DEP_TRUE 209 (insn_list:REG_DEP_TRUE 556 (insn_list:REG_DEP_TRUE 557 (nil))))))
    (nil))
;; End of basic block 42, registers live:
 1 [%r1] 25 [%r25] 26 [%r26] 27 [%r27] 29 [%r29] 70 [%cr2] 72 [%cr4]

(barrier 576 575 262)

;; Start of basic block 44, registers live: 1 [%r1] 4 [%r4] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 31 [%r31] 70 [%cr2]
(code_label:HI 262 576 263 44 166 "" [1 uses])

(note:HI 263 262 265 44 [bb 44] NOTE_INSN_BASIC_BLOCK)

(insn:TI 265 263 267 44 (set (reg:SI 3 %r3 [ newwhole ])
        (reg/v/f:SI 27 %r27 [orig:135 newwhole ] [135])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 267 265 268 44 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("procname") [flags 0x3] <function_decl 0x4028832c procname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 355 {*call_value_local32} (insn_list:REG_DEP_TRUE 265 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ newwhole ]))
            (nil))))

(insn:TI 268 267 577 44 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (reg:SI 3 %r3)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 267 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(jump_insn:TI 577 268 578 44 (set (pc)
        (label_ref 269)) 460 {jump} (insn_list:REG_DEP_ANTI 265 (insn_list:REG_DEP_TRUE 268 (insn_list:REG_DEP_TRUE 267 (nil))))
    (nil))
;; End of basic block 44, registers live:
 1 [%r1] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 31 [%r31] 70 [%cr2]

(barrier 578 577 563)

;; Start of basic block 45, registers live: 1 [%r1] 26 [%r26]
(code_label 563 578 350 45 199 "" [1 uses])

(note:HI 350 563 351 45 [bb 45] NOTE_INSN_BASIC_BLOCK)

(insn:TI 351 350 355 45 (set (reg:CC 75 %cr7 [210])
        (compare:CC (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 26 %r26 [orig:130 amatch ] [130])
        (nil)))

(insn 355 351 352 45 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn:TI 352 355 358 45 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [210])
                (const_int 0 [0x0]))
            (label_ref 361)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 355 (insn_list:REG_DEP_TRUE 351 (nil)))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [210])
        (expr_list:REG_BR_PROB (const_int 6700 [0x1a2c])
            (nil))))
;; End of basic block 45, registers live:
 1 [%r1] 29 [%r29]

;; Start of basic block 46, registers live: 1 [%r1]
(code_label:HI 358 352 359 46 139 "" [1 uses])

(note:HI 359 358 360 46 [bb 46] NOTE_INSN_BASIC_BLOCK)

(insn:TI 360 359 579 46 (set (reg/v:SI 29 %r29 [orig:128 e ] [128])
        (const_int -1 [0xffffffffffffffff])) 268 {*movsi_internal1} (nil)
    (nil))

(jump_insn:TI 579 360 580 46 (set (pc)
        (label_ref 361)) 460 {jump} (insn_list:REG_DEP_TRUE 360 (nil))
    (nil))
;; End of basic block 46, registers live:
 1 [%r1] 29 [%r29]

(barrier 580 579 559)

;; Start of basic block 47, registers live: 1 [%r1] 26 [%r26]
(code_label 559 580 18 47 195 "" [1 uses])

(note:HI 18 559 28 47 [bb 47] NOTE_INSN_BASIC_BLOCK)

(note:HI 28 18 20 47 NOTE_INSN_DELETED)

(insn:TI 20 28 25 47 (set (reg/f:SI 31 %r31 [149])
        (high:SI (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>))
        (nil)))

(insn 25 20 22 47 (set (reg:SI 4 %r4 [ whole ])
        (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 22 25 26 47 (set (reg:SI 9 %r9 [orig:142 IDOS.1 ] [142])
        (mem/i:SI (lo_sum:SI (reg/f:SI 31 %r31 [149])
                (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>)) [201 IDOS+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 20 (nil))
    (expr_list:REG_EQUIV (mem/i:SI (lo_sum:SI (reg/f:SI 31 %r31 [149])
                (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>)) [201 IDOS+0 S4 A32])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>) [201 IDOS+0 S4 A32])
            (nil))))

(insn 26 22 24 47 (set (reg:SI 5 %r5)
        (const_int -2 [0xfffffffffffffffe])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 24 26 470 47 (set (reg:SI 3 %r3 [ IDOS.1 ])
        (reg:SI 9 %r9 [orig:142 IDOS.1 ] [142])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 22 (nil))
    (nil))

(insn 470 24 23 47 (set (reg:SI 9 %r9)
        (mem/s/f:SI (plus:SI (reg:SI 9 %r9 [orig:142 IDOS.1 ] [142])
                (const_int 112 [0x70])) [50 <variable>.Lock+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_TRUE 22 (nil)))
    (nil))

(insn:TI 23 470 27 47 (set (reg/f:SI 66 ctr [orig:150 <variable>.Lock ] [150])
        (reg:SI 9 %r9)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 470 (nil))
    (expr_list:REG_DEAD (reg:SI 9 %r9)
        (nil)))

(call_insn:TI 27 23 485 47 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (reg/f:SI 66 ctr [orig:150 <variable>.Lock ] [150]) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 268435456 [0x10000000]))
            (clobber (reg:SI 65 lr))
        ]) 359 {*call_value_indirect_nonlocal_sysv} (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 470 (insn_list:REG_DEP_TRUE 23 (insn_list:REG_DEP_TRUE 20 (insn_list:REG_DEP_TRUE 26 (insn_list:REG_DEP_TRUE 25 (insn_list:REG_DEP_TRUE 24 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ whole ])
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_DEAD (reg/f:SI 66 ctr [orig:150 <variable>.Lock ] [150])
                (expr_list:REG_UNUSED (reg:SI 65 lr)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ whole ]))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ IDOS.1 ]))
                (nil)))))

(insn:TI 485 27 30 47 (set (reg:CC 75 %cr7 [151])
        (compare:CC (reg/v:SI 3 %r3 [orig:129 lok ] [129])
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 27 (nil))
    (nil))

(jump_insn:TI 30 485 32 47 (set (pc)
        (if_then_else (eq (reg:CC 75 %cr7 [151])
                (const_int 0 [0x0]))
            (label_ref 358)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 20 (insn_list:REG_DEP_ANTI 22 (insn_list:REG_DEP_ANTI 25 (insn_list:REG_DEP_ANTI 24 (insn_list:REG_DEP_ANTI 470 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 26 (insn_list:REG_DEP_TRUE 485 (insn_list:REG_DEP_ANTI 27 (nil))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [151])
        (expr_list:REG_BR_PROB (const_int 5347 [0x14e3])
            (nil))))
;; End of basic block 47, registers live:
 1 [%r1] 3 [%r3] 26 [%r26] 31 [%r31]

;; Start of basic block 48, registers live: 1 [%r1] 3 [%r3] 26 [%r26] 31 [%r31]
(note:HI 32 30 36 48 [bb 48] NOTE_INSN_BASIC_BLOCK)

(insn:TI 36 32 39 48 (set (reg:SI 9 %r9 [orig:125 IDOS.73 ] [125])
        (mem/i:SI (lo_sum:SI (reg/f:SI 31 %r31 [149])
                (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>)) [201 IDOS+0 S4 A32])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 31 %r31 [149])
        (expr_list:REG_EQUAL (mem/i:SI (symbol_ref:SI ("IDOS") [flags 0x44] <var_decl 0x40372bc8 IDOS>) [201 IDOS+0 S4 A32])
            (nil))))

(insn 39 36 38 48 (set (reg:SI 4 %r4 [ lok ])
        (reg/v:SI 3 %r3 [orig:129 lok ] [129])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v:SI 3 %r3 [orig:129 lok ] [129])
        (nil)))

(insn:TI 38 39 471 48 (set (reg:SI 3 %r3 [ IDOS.73 ])
        (reg:SI 9 %r9 [orig:125 IDOS.73 ] [125])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_TRUE 36 (nil)))
    (nil))

(insn 471 38 37 48 (set (reg:SI 9 %r9)
        (mem/s/f:SI (plus:SI (reg:SI 9 %r9 [orig:125 IDOS.73 ] [125])
                (const_int 116 [0x74])) [57 <variable>.UnLock+0 S4 A32])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_TRUE 36 (nil)))
    (nil))

(insn:TI 37 471 40 48 (set (reg/f:SI 66 ctr [orig:154 <variable>.UnLock ] [154])
        (reg:SI 9 %r9)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 471 (nil))
    (expr_list:REG_DEAD (reg:SI 9 %r9)
        (nil)))

(call_insn:TI 40 37 522 48 (parallel [
            (call (mem:SI (reg/f:SI 66 ctr [orig:154 <variable>.UnLock ] [154]) [0 S4 A8])
                (const_int 0 [0x0]))
            (use (const_int 268435456 [0x10000000]))
            (clobber (reg:SI 65 lr))
        ]) 357 {*call_indirect_nonlocal_sysv} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 471 (insn_list:REG_DEP_TRUE 37 (insn_list:REG_DEP_TRUE 39 (insn_list:REG_DEP_TRUE 38 (nil))))))
    (expr_list:REG_DEAD (reg:SI 3 %r3 [ IDOS.73 ])
        (expr_list:REG_DEAD (reg:SI 4 %r4 [ lok ])
            (expr_list:REG_DEAD (reg/f:SI 66 ctr [orig:154 <variable>.UnLock ] [154])
                (expr_list:REG_UNUSED (reg:SI 65 lr)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ lok ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ IDOS.73 ]))
            (nil))))

(insn 522 40 42 48 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 68 [0x44])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn 42 522 43 48 (set (reg:SI 3 %r3 [ whole ])
        (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_OUTPUT 38 (nil)))
    (expr_list:REG_DEAD (reg/v/f:SI 26 %r26 [orig:145 whole ] [145])
        (nil)))

(insn 43 42 523 48 (set (reg:SI 4 %r4)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_OUTPUT 39 (nil)))
    (nil))

(insn:TI 523 43 534 48 (set (reg:SI 12 %r12)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn:TI 534 523 524 48 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 60 [0x3c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 40 (nil)))
    (nil))

(insn 524 534 525 48 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 40 (insn_list:REG_DEP_TRUE 522 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn:TI 525 524 535 48 (set (reg:SI 22 %r22)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 24 [0x18])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn 535 525 536 48 (set (reg:CC 70 %cr2)
        (unspec:CC [
                (reg:SI 12 %r12)
                (const_int 32 [0x20])
            ] 20)) 484 {*mtcrfsi} (insn_list:REG_DEP_TRUE 523 (nil))
    (nil))

(insn 536 535 526 48 (set (reg:CC 71 %cr3)
        (unspec:CC [
                (reg:SI 12 %r12)
                (const_int 16 [0x10])
            ] 20)) 484 {*mtcrfsi} (insn_list:REG_DEP_TRUE 523 (nil))
    (nil))

(insn:TI 526 536 537 48 (set (reg:SI 23 %r23)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 28 [0x1c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn 537 526 527 48 (set (reg:CC 72 %cr4)
        (unspec:CC [
                (reg:SI 12 %r12)
                (const_int 8 [0x8])
            ] 20)) 484 {*mtcrfsi} (insn_list:REG_DEP_TRUE 523 (nil))
    (expr_list:REG_DEAD (reg:SI 12 %r12)
        (nil)))

(insn:TI 527 537 528 48 (set (reg:SI 24 %r24)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 32 [0x20])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn:TI 528 527 529 48 (set (reg:SI 25 %r25)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 36 [0x24])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn:TI 529 528 530 48 (set (reg:SI 26 %r26)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 40 [0x28])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 42 (insn_list:REG_DEP_ANTI 40 (nil)))
    (nil))

(insn:TI 530 529 531 48 (set (reg:SI 27 %r27)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 44 [0x2c])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn:TI 531 530 532 48 (set (reg:SI 28 %r28)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 48 [0x30])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn:TI 532 531 533 48 (set (reg:SI 29 %r29)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 52 [0x34])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn:TI 533 532 538 48 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 56 [0x38])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 40 (nil))
    (nil))

(insn 538 533 44 48 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 64 [0x40]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 40 (insn_list:REG_DEP_ANTI 522 (insn_list:REG_DEP_ANTI 523 (insn_list:REG_DEP_ANTI 525 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 527 (insn_list:REG_DEP_ANTI 528 (insn_list:REG_DEP_ANTI 529 (insn_list:REG_DEP_ANTI 530 (insn_list:REG_DEP_ANTI 531 (insn_list:REG_DEP_ANTI 532 (insn_list:REG_DEP_ANTI 533 (insn_list:REG_DEP_ANTI 534 (nil))))))))))))))
    (nil))

(call_insn/j:TI 44 538 45 48 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("procname") [flags 0x3] <function_decl 0x4028832c procname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (use (reg:SI 65 lr))
            (return)
        ]) 363 {*sibcall_value_local32} (insn_list:REG_DEP_ANTI 36 (insn_list:REG_DEP_ANTI 39 (insn_list:REG_DEP_ANTI 38 (insn_list:REG_DEP_ANTI 525 (insn_list:REG_DEP_ANTI 526 (insn_list:REG_DEP_ANTI 527 (insn_list:REG_DEP_ANTI 528 (insn_list:REG_DEP_ANTI 529 (insn_list:REG_DEP_ANTI 530 (insn_list:REG_DEP_ANTI 531 (insn_list:REG_DEP_ANTI 532 (insn_list:REG_DEP_ANTI 533 (insn_list:REG_DEP_ANTI 535 (insn_list:REG_DEP_ANTI 536 (insn_list:REG_DEP_ANTI 537 (insn_list:REG_DEP_ANTI 523 (insn_list:REG_DEP_ANTI 37 (insn_list:REG_DEP_ANTI 471 (insn_list:REG_DEP_ANTI 522 (insn_list:REG_DEP_TRUE 524 (insn_list:REG_DEP_TRUE 534 (insn_list:REG_DEP_TRUE 43 (insn_list:REG_DEP_TRUE 42 (insn_list:REG_DEP_TRUE 538 (insn_list:REG_DEP_ANTI 40 (nil))))))))))))))))))))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ whole ]))
            (nil))))
;; End of basic block 48, registers live:
 1 [%r1] 3 [%r3] 22 [%r22] 23 [%r23] 24 [%r24] 25 [%r25] 26 [%r26] 27 [%r27] 28 [%r28] 29 [%r29] 30 [%r30] 31 [%r31] 65 [lr] 70 [%cr2] 71 [%cr3] 72 [%cr4]

(barrier:HI 45 44 426)

;; Start of basic block 49, registers live: 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30]
(code_label:HI 426 45 423 49 190 "" [2 uses])

(note:HI 423 426 474 49 [bb 49] NOTE_INSN_BASIC_BLOCK)

(insn:TI 474 423 433 49 (set (reg:SI 0 %r0)
        (const_int 1 [0x1])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 433 474 581 49 (set (reg:SI 66 ctr [223])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 474 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(jump_insn:TI 581 433 582 49 (set (pc)
        (label_ref 60)) 460 {jump} (insn_list:REG_DEP_TRUE 474 (insn_list:REG_DEP_TRUE 433 (nil)))
    (nil))
;; End of basic block 49, registers live:
 1 [%r1] 9 [%r9] 25 [%r25] 26 [%r26] 29 [%r29] 30 [%r30] 66 [ctr]

(barrier 582 581 467)

(note 467 582 469 28 NOTE_INSN_DELETED)

(note 469 467 0 NOTE_INSN_DELETED)


;; Function wild

;;   ======================================================
;;   -- basic block 0 from 96 to 17 -- after reload
;;   ======================================================

;;	  0--> 97   %r0=lr                             :mciu_6xx
;;	  0--> 96   {[%r1-0x10]=%r1;%r1=%r1-0x10;}     :lsu_6xx
;;	  0--> 9    %r4=high(`*.LC0')                  :iu1_6xx|iu2_6xx
;;	  1--> 98   [%r1+0x8]=%r30                     :lsu_6xx
;;	  1--> 12   %r4=%r4+low(`*.LC0')               :iu1_6xx|iu2_6xx
;;	  2--> 99   [%r1+0xc]=%r31                     :lsu_6xx
;;	  2--> 3    %r31=%r3                           :iu1_6xx|iu2_6xx
;;	  3--> 100  [%r1+0x14]=%r0                     :lsu_6xx
;;	  3--> 41   %r30=%r31                          :iu1_6xx|iu2_6xx
;;	  4--> 13   %r3=call [`strcmp']                :bpu_6xx
;;	  4--> 32   %r4=0x3a                           :iu1_6xx|iu2_6xx
;;	  4--> 23   %r5=0x0                            :iu1_6xx|iu2_6xx
;;	  5--> 16   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  5--> 31   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	 10--> 17   pc={(%cr7!=0x0)?L28:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 10
;;   new head = 101
;;   new tail = 17

;;   ======================================================
;;   -- basic block 1 from 22 to 24 -- after reload
;;   ======================================================

;;	  0--> 22   %r4=0x0                            :iu1_6xx|iu2_6xx
;;	  1--> 24   %r3=call [`newname']               :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 1
;;   new head = 22
;;   new tail = 24

;;   ======================================================
;;   -- basic block 2 from 82 to 108 -- after reload
;;   ======================================================

;;	  0--> 103  %r0=[%r1+0x14]                     :lsu_6xx
;;	  0--> 82   use %r3                            :nothing
;;	  1--> 105  %r30=[%r1+0x8]                     :lsu_6xx
;;	  2--> 106  %r31=[%r1+0xc]                     :lsu_6xx
;;	  2--> 104  lr=%r0                             :mciu_6xx
;;	  2--> 107  %r1=%r1+0x10                       :iu1_6xx|iu2_6xx
;;	  6--> 108  {return;use lr;}                   :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 102
;;   new tail = 108

;;   ======================================================
;;   -- basic block 3 from 33 to 38 -- after reload
;;   ======================================================

;;	  0--> 33   %r3=call [`strchr']                :bpu_6xx
;;	  0--> 49   %r4=0x3a                           :iu1_6xx|iu2_6xx
;;	  1--> 37   {%cr0=cmp(%r3,0x0);%r3=%r3;}       :iu1_6xx|iu2_6xx
;;	  6--> 38   pc={(%cr0==0x0)?L60:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 6
;;   new head = 33
;;   new tail = 38

;;   ======================================================
;;   -- basic block 4 from 47 to 54 -- after reload
;;   ======================================================

;;	  0--> 47   %r30=%r3+0x1                       :iu1_6xx|iu2_6xx
;;	  1--> 48   %r3=%r30                           :iu1_6xx|iu2_6xx
;;	  2--> 50   %r3=call [`strchr']                :bpu_6xx
;;	  3--> 53   %cr7=cmp(%r3,0x0)                  :iu1_6xx|iu2_6xx
;;	  3--> 57   %r3=0x10                           :iu1_6xx|iu2_6xx
;;	  8--> 54   pc={(%cr7!=0x0)?L68:pc}            :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 8
;;   new head = 47
;;   new tail = 54

;;   ======================================================
;;   -- basic block 5 from 63 to 65 -- after reload
;;   ======================================================

;;	  0--> 110  %r0=[%r1+0x14]                     :lsu_6xx
;;	  0--> 63   %r3=%r31                           :iu1_6xx|iu2_6xx
;;	  0--> 64   %r4=%r30                           :iu1_6xx|iu2_6xx
;;	  1--> 113  %r31=[%r1+0xc]                     :lsu_6xx
;;	  2--> 111  lr=%r0                             :mciu_6xx
;;	  2--> 112  %r30=[%r1+0x8]                     :lsu_6xx
;;	  2--> 114  %r1=%r1+0x10                       :iu1_6xx|iu2_6xx
;;	  4--> 65   %r3=call [`wild_recurse']          :bpu_6xx
=== Finishing schedule.
;;	Ready list (final):  
;;   total time = 4
;;   new head = 110
;;   new tail = 65



(note:HI 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block 0, registers live: 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31] 65 [lr]
(note:HI 6 2 4 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(note:HI 4 6 10 0 NOTE_INSN_FUNCTION_BEG)

(note:HI 10 4 14 0 NOTE_INSN_DELETED)

(note:HI 14 10 97 0 NOTE_INSN_DELETED)

(insn/f:TI 97 14 96 0 (set (reg:SI 0 %r0)
        (reg:SI 65 lr)) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 lr)
        (nil)))

(insn/f 96 97 9 0 (parallel [
            (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int -16 [0xfffffffffffffff0])) [0 S4 A8])
                (reg/f:SI 1 %r1))
            (set (reg/f:SI 1 %r1)
                (plus:SI (reg/f:SI 1 %r1)
                    (const_int -16 [0xfffffffffffffff0])))
        ]) 311 {movsi_update} (nil)
    (expr_list:REG_FRAME_RELATED_EXPR (set (reg/f:SI 1 %r1)
            (plus:SI (reg/f:SI 1 %r1)
                (const_int -16 [0xfffffffffffffff0])))
        (nil)))

(insn 9 96 98 0 (set (reg/f:SI 4 %r4 [124])
        (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 263 {elf_high} (nil)
    (expr_list:REG_EQUIV (high:SI (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))
        (nil)))

(insn/f:TI 98 9 12 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [1 S4 A8])
        (reg:SI 30 %r30)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 96 (nil))
    (expr_list:REG_DEAD (reg:SI 30 %r30)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 8 [0x8])) [1 S4 A8])
                (reg:SI 30 %r30))
            (nil))))

(insn 12 98 99 0 (set (reg:SI 4 %r4)
        (lo_sum:SI (reg/f:SI 4 %r4 [124])
            (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>))) 266 {elf_low} (insn_list:REG_DEP_TRUE 9 (nil))
    (expr_list:REG_EQUAL (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0x40415460>)
        (nil)))

(insn/f:TI 99 12 3 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])
        (reg:SI 31 %r31)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 96 (nil))
    (expr_list:REG_DEAD (reg:SI 31 %r31)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 12 [0xc])) [1 S4 A8])
                (reg:SI 31 %r31))
            (nil))))

(insn 3 99 100 0 (set (reg/v/f:SI 31 %r31 [orig:122 p ] [122])
        (reg:SI 3 %r3 [ p ])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 99 (nil))
    (nil))

(insn/f:TI 100 3 101 0 (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [0 S4 A8])
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_TRUE 97 (nil)))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (expr_list:REG_FRAME_RELATED_EXPR (set (mem:SI (plus:SI (reg/f:SI 1 %r1)
                        (const_int 20 [0x14])) [0 S4 A8])
                (reg:SI 0 %r0))
            (nil))))

(note 101 100 41 0 NOTE_INSN_PROLOGUE_END)

(insn 41 101 13 0 (set (reg/v/f:SI 30 %r30 [orig:119 use ] [119])
        (reg/v/f:SI 31 %r31 [orig:122 p ] [122])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_TRUE 3 (nil)))
    (nil))

(call_insn/u:TI 13 41 32 0 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x401f04fc strcmp>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_TRUE 3 (insn_list:REG_DEP_TRUE 12 (insn_list:REG_DEP_TRUE 96 (insn_list:REG_DEP_TRUE 98 (insn_list:REG_DEP_TRUE 99 (insn_list:REG_DEP_TRUE 100 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
                (nil)))))

(insn 32 13 23 0 (set (reg:SI 4 %r4)
        (const_int 58 [0x3a])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 13 (insn_list:REG_DEP_OUTPUT 12 (nil)))
    (nil))

(insn 23 32 16 0 (set (reg:SI 5 %r5)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (insn_list:REG_DEP_OUTPUT 13 (nil))
    (nil))

(insn:TI 16 23 31 0 (set (reg:CC 75 %cr7 [127])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 13 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn 31 16 17 0 (set (reg:SI 3 %r3 [ p ])
        (reg/v/f:SI 31 %r31 [orig:122 p ] [122])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 16 (insn_list:REG_DEP_OUTPUT 13 (insn_list:REG_DEP_TRUE 3 (nil))))
    (nil))

(jump_insn:TI 17 31 19 0 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [127])
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 96 (insn_list:REG_DEP_ANTI 97 (insn_list:REG_DEP_ANTI 98 (insn_list:REG_DEP_ANTI 99 (insn_list:REG_DEP_ANTI 100 (insn_list:REG_DEP_ANTI 9 (insn_list:REG_DEP_ANTI 12 (insn_list:REG_DEP_ANTI 3 (insn_list:REG_DEP_ANTI 32 (insn_list:REG_DEP_ANTI 31 (insn_list:REG_DEP_ANTI 23 (insn_list:REG_DEP_ANTI 41 (insn_list:REG_DEP_TRUE 16 (insn_list:REG_DEP_ANTI 13 (nil)))))))))))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [127])
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 0, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 5 [%r5] 30 [%r30] 31 [%r31]

;; Start of basic block 1, registers live: 1 [%r1] 3 [%r3] 5 [%r5]
(note:HI 19 17 22 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn:TI 22 19 24 1 (set (reg:SI 4 %r4)
        (const_int 0 [0x0])) 268 {*movsi_internal1} (nil)
    (nil))

(call_insn:TI 24 22 68 1 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("newname") [flags 0x41] <function_decl 0x40285a6c newname>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 22 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_DEAD (reg:SI 5 %r5)
            (expr_list:REG_UNUSED (reg:SI 65 lr)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 %r5))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
                (nil)))))
;; End of basic block 1, registers live:
 1 [%r1] 3 [%r3]

;; Start of basic block 2, registers live: 1 [%r1] 3 [%r3]
(code_label:HI 68 24 69 2 204 "" [1 uses])

(note:HI 69 68 73 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note:HI 73 69 102 2 NOTE_INSN_FUNCTION_END)

(note 102 73 103 2 NOTE_INSN_EPILOGUE_BEG)

(insn:TI 103 102 82 2 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 82 103 105 2 (use (reg/i:SI 3 %r3 [ <result> ])) -1 (nil)
    (nil))

(insn:TI 105 82 106 2 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn:TI 106 105 104 2 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 104 106 107 2 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 103 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn 107 104 108 2 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 16 [0x10]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 103 (insn_list:REG_DEP_ANTI 105 (insn_list:REG_DEP_ANTI 106 (nil))))
    (nil))

(jump_insn:TI 108 107 109 2 (parallel [
            (return)
            (use (reg:SI 65 lr))
        ]) 486 {*return_internal_si} (insn_list:REG_DEP_TRUE 106 (insn_list:REG_DEP_TRUE 105 (insn_list:REG_DEP_ANTI 82 (insn_list:REG_DEP_TRUE 107 (insn_list:REG_DEP_TRUE 103 (insn_list:REG_DEP_TRUE 104 (nil)))))))
    (nil))
;; End of basic block 2, registers live:
 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31] 65 [lr]

(barrier 109 108 28)

;; Start of basic block 3, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 30 [%r30] 31 [%r31]
(code_label:HI 28 109 29 3 202 "" [1 uses])

(note:HI 29 28 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note:HI 34 29 33 3 NOTE_INSN_DELETED)

(call_insn/u:TI 33 34 49 3 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strchr") [flags 0x41] <function_decl 0x401f02b8 strchr>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (nil)
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
                (nil)))))

(insn 49 33 37 3 (set (reg:SI 4 %r4)
        (const_int 58 [0x3a])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 33 (nil))
    (nil))

(insn:TI 37 49 38 3 (parallel [
            (set (reg:CC 68 %cr0 [130])
                (compare:CC (reg:SI 3 %r3)
                    (const_int 0 [0x0])))
            (set (reg/f:SI 3 %r3 [128])
                (reg:SI 3 %r3))
        ]) 269 {*movsi_internal2} (insn_list:REG_DEP_TRUE 33 (nil))
    (nil))

(jump_insn:TI 38 37 45 3 (set (pc)
        (if_then_else (eq (reg:CC 68 %cr0 [130])
                (const_int 0 [0x0]))
            (label_ref 60)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 49 (insn_list:REG_DEP_TRUE 37 (insn_list:REG_DEP_ANTI 33 (nil))))
    (expr_list:REG_DEAD (reg:CC 68 %cr0 [130])
        (expr_list:REG_BR_PROB (const_int 97 [0x61])
            (nil))))
;; End of basic block 3, registers live:
 1 [%r1] 3 [%r3] 4 [%r4] 30 [%r30] 31 [%r31]

;; Start of basic block 4, registers live: 1 [%r1] 3 [%r3] 4 [%r4] 31 [%r31]
(note:HI 45 38 51 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note:HI 51 45 47 4 NOTE_INSN_DELETED)

(insn:TI 47 51 48 4 (set (reg/v/f:SI 30 %r30 [orig:119 use ] [119])
        (plus:SI (reg/f:SI 3 %r3 [128])
            (const_int 1 [0x1]))) 36 {*addsi3_internal1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 3 %r3 [128])
        (nil)))

(insn:TI 48 47 50 4 (set (reg:SI 3 %r3 [ use ])
        (reg/v/f:SI 30 %r30 [orig:119 use ] [119])) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 47 (nil))
    (nil))

(call_insn/u:TI 50 48 53 4 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("strchr") [flags 0x41] <function_decl 0x401f02b8 strchr>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 65 lr))
        ]) 360 {*call_value_nonlocal_sysv} (insn_list:REG_DEP_TRUE 48 (nil))
    (expr_list:REG_DEAD (reg:SI 4 %r4)
        (expr_list:REG_UNUSED (reg:SI 65 lr)
            (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4))
            (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ use ]))
                (nil)))))

(insn:TI 53 50 57 4 (set (reg:CC 75 %cr7 [133])
        (compare:CC (reg:SI 3 %r3)
            (const_int 0 [0x0]))) 368 {*cmpsi_internal1} (insn_list:REG_DEP_TRUE 50 (nil))
    (expr_list:REG_DEAD (reg:SI 3 %r3)
        (nil)))

(insn 57 53 54 4 (set (reg:SI 3 %r3 [orig:120 D.5156 ] [120])
        (const_int 16 [0x10])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 53 (insn_list:REG_DEP_OUTPUT 50 (nil)))
    (nil))

(jump_insn:TI 54 57 60 4 (set (pc)
        (if_then_else (ne (reg:CC 75 %cr7 [133])
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 452 {*rs6000.md:13839} (insn_list:REG_DEP_ANTI 47 (insn_list:REG_DEP_ANTI 48 (insn_list:REG_DEP_ANTI 57 (insn_list:REG_DEP_TRUE 53 (insn_list:REG_DEP_ANTI 50 (nil))))))
    (expr_list:REG_DEAD (reg:CC 75 %cr7 [133])
        (expr_list:REG_BR_PROB (const_int 6774 [0x1a76])
            (nil))))
;; End of basic block 4, registers live:
 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31]

;; Start of basic block 5, registers live: 1 [%r1] 30 [%r30] 31 [%r31]
(code_label:HI 60 54 61 5 207 "" [1 uses])

(note:HI 61 60 110 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn:TI 110 61 63 5 (set (reg:SI 0 %r0)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 20 [0x14])) [1 S4 A8])) 268 {*movsi_internal1} (nil)
    (nil))

(insn 63 110 64 5 (set (reg:SI 3 %r3 [ p ])
        (reg/v/f:SI 31 %r31 [orig:122 p ] [122])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 31 %r31 [orig:122 p ] [122])
        (nil)))

(insn 64 63 113 5 (set (reg:SI 4 %r4 [ use ])
        (reg/v/f:SI 30 %r30 [orig:119 use ] [119])) 268 {*movsi_internal1} (nil)
    (expr_list:REG_DEAD (reg/v/f:SI 30 %r30 [orig:119 use ] [119])
        (nil)))

(insn:TI 113 64 111 5 (set (reg:SI 31 %r31)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 12 [0xc])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 63 (nil))
    (nil))

(insn:TI 111 113 112 5 (set (reg:SI 65 lr)
        (reg:SI 0 %r0)) 268 {*movsi_internal1} (insn_list:REG_DEP_TRUE 110 (nil))
    (expr_list:REG_DEAD (reg:SI 0 %r0)
        (nil)))

(insn 112 111 114 5 (set (reg:SI 30 %r30)
        (mem:SI (plus:SI (reg/f:SI 1 %r1)
                (const_int 8 [0x8])) [1 S4 A8])) 268 {*movsi_internal1} (insn_list:REG_DEP_ANTI 64 (nil))
    (nil))

(insn 114 112 65 5 (set (reg/f:SI 1 %r1)
        (plus:SI (reg/f:SI 1 %r1)
            (const_int 16 [0x10]))) 36 {*addsi3_internal1} (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_ANTI 112 (insn_list:REG_DEP_ANTI 113 (nil))))
    (nil))

(call_insn/j:TI 65 114 66 5 (parallel [
            (set (reg:SI 3 %r3)
                (call (mem:SI (symbol_ref:SI ("wild_recurse") [flags 0x3] <function_decl 0x403b6d98 wild_recurse>) [0 S4 A8])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (use (reg:SI 65 lr))
            (return)
        ]) 363 {*sibcall_value_local32} (insn_list:REG_DEP_ANTI 112 (insn_list:REG_DEP_ANTI 110 (insn_list:REG_DEP_TRUE 111 (insn_list:REG_DEP_TRUE 113 (insn_list:REG_DEP_TRUE 64 (insn_list:REG_DEP_TRUE 63 (insn_list:REG_DEP_TRUE 114 (nil))))))))
    (expr_list:REG_DEAD (reg:SI 4 %r4 [ use ])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 4 %r4 [ use ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 3 %r3 [ p ]))
            (nil))))
;; End of basic block 5, registers live:
 1 [%r1] 3 [%r3] 30 [%r30] 31 [%r31] 65 [lr]

(barrier:HI 66 65 93)

(note 93 66 94 2 NOTE_INSN_DELETED)

(note 94 93 0 NOTE_INSN_DELETED)

