module ChiselCorePkg(
  input          clock,
  input          reset,
  input          io_dmtop_reset_i,
  output         io_itcm_0_cen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_itcm_0_wen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_itcm_0_addr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [38:0]  io_itcm_0_wdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [38:0]  io_itcm_0_rdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_itcm_1_cen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_itcm_1_wen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_itcm_1_addr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [38:0]  io_itcm_1_wdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [38:0]  io_itcm_1_rdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_dtcm_0_cen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_dtcm_0_wen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_dtcm_0_addr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [38:0]  io_dtcm_0_wdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [38:0]  io_dtcm_0_rdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_dtcm_1_cen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_dtcm_1_wen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_dtcm_1_addr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [38:0]  io_dtcm_1_wdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [38:0]  io_dtcm_1_rdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_itcm_eim_geien, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_itcm_eim_eichen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [6:0]   io_itcm_eim_chkbit_mask0, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [31:0]  io_itcm_eim_chdata_mask0, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_dtcm_eim_geien, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_dtcm_eim_eichen, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [6:0]   io_dtcm_eim_chkbit_mask0, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [31:0]  io_dtcm_eim_chdata_mask0, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_test_en_i, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_irq_nm_i_in, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [15:0]  io_irq_i_fast, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_core_sleep_o, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_ndmreset_o, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_debug_dmi_req_valid, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_debug_dmi_req_ready, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [40:0]  io_debug_dmi_req, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_debug_dmi_resp_valid, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_debug_dmi_resp_ready, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [33:0]  io_debug_dmi_resp, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_debug_dmi_rst_n, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_debug_ind_o, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [31:0]  io_config_start_addr_i, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_rtc_i, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [127:0] io_plic_i_in, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [3:0]   io_config_systemStart_i, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [3:0]   io_config_systemEnd_i, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_ibus_hmastlock, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_ibus_hready, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [1:0]   io_ibus_htrans, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [2:0]   io_ibus_hsize, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [2:0]   io_ibus_hburst, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_ibus_hwrite, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [1:0]   io_ibus_hprot, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_ibus_haddr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [63:0]  io_ibus_hwdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [1:0]   io_ibus_hresp, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [63:0]  io_ibus_hrdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_dbus_hmastlock, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_dbus_hready, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [1:0]   io_dbus_htrans, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [2:0]   io_dbus_hsize, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [2:0]   io_dbus_hburst, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_dbus_hwrite, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [1:0]   io_dbus_hprot, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_dbus_haddr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [63:0]  io_dbus_hwdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [1:0]   io_dbus_hresp, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [63:0]  io_dbus_hrdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_system_hmastlock, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          io_system_hready, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [1:0]   io_system_htrans, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [2:0]   io_system_hsize, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [2:0]   io_system_hburst, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_system_hwrite, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [1:0]   io_system_hprot, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_system_haddr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [63:0]  io_system_hwdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [1:0]   io_system_hresp, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input  [63:0]  io_system_hrdata, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_moniter_inst, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_moniter_pc, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_moniter_mcause, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [63:0]  io_moniter_mcycle, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [31:0]  io_moniter_mepc, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [29:0]  io_csr_itcm_ecc_naddr_nec_sec_naddr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_csr_itcm_ecc_naddr_nec_sec_nec, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_csr_itcm_ecc_naddr_nec_sec_sec, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output [29:0]  io_csr_dtcm_ecc_naddr_nec_sec_naddr, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_csr_dtcm_ecc_naddr_nec_sec_nec, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  output         io_csr_dtcm_ecc_naddr_nec_sec_sec, // @[src/main/scala/coreGen/ChiselCorePkg.scala 64:16]
  input          clk2en // @[src/main/scala/coreGen/ChiselCorePkg.scala 65:20]
);
  wire  u_corewarp_clock; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_reset; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_test_en_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_boot_addr_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_instr_req_ready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_instr_req_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_instr_req_bits_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_instr_resp_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_instr_resp_bits_err; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_instr_resp_bits_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_data_req_ready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_data_req_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_data_req_bits_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_data_req_bits_we; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [3:0] u_corewarp_io_data_req_bits_be; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_data_req_bits_wdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_data_resp_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_data_resp_bits_err; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_data_resp_bits_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_irq_timer; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_irq_software; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_irq_external; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_irq_nmi; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [15:0] u_corewarp_io_irq_fast; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [7:0] u_corewarp_io_plicId_id; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_plicClr_clr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_plicClr_en; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_debug_req_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_debug_ind_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [29:0] u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [29:0] u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [29:0] u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [29:0] u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_core_sleep_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_instr_priv_mode_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_corewarp_io_data_priv_mode_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_moniter_inst; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_moniter_pc; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_moniter_mcause; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [63:0] u_corewarp_io_moniter_mcycle; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire [31:0] u_corewarp_io_moniter_mepc; // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
  wire  u_bmu_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [3:0] u_bmu_io_configIO_systemStart_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [3:0] u_bmu_io_configIO_systemEnd_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_instr_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_instr_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_instr_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_instr_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_instr_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_instr_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_data_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_data_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_data_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [3:0] u_bmu_io_data_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_data_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_data_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_data_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_data_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_testmode; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_debug_dmi_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_debug_dmi_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [40:0] u_bmu_io_debug_dmi_req; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_debug_dmi_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_debug_dmi_resp_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [33:0] u_bmu_io_debug_dmi_resp; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_debug_dmi_rst_n; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_debugreq; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_ndmreset; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_rtc; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_software; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_timer; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_itcm_0_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_itcm_0_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_itcm_0_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_itcm_0_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_itcm_0_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_itcm_1_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_itcm_1_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_itcm_1_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_itcm_1_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_itcm_1_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dtcm_0_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dtcm_0_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_dtcm_0_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_dtcm_0_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_dtcm_0_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dtcm_1_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dtcm_1_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_dtcm_1_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_dtcm_1_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [38:0] u_bmu_io_dtcm_1_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_itcm_eim_geien; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_itcm_eim_eichen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [6:0] u_bmu_io_itcm_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_itcm_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dtcm_eim_geien; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dtcm_eim_eichen; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [6:0] u_bmu_io_dtcm_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_dtcm_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [127:0] u_bmu_io_plicIn_in; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_plicOut_out_0; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [7:0] u_bmu_io_plicId_id; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_plicClr_clr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_plicClr_en; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_ibus_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_ibus_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [2:0] u_bmu_io_ibus_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_ibus_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_ibus_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_ibus_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [63:0] u_bmu_io_ibus_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_ibus_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [63:0] u_bmu_io_ibus_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dbus_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_dbus_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [2:0] u_bmu_io_dbus_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_dbus_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_dbus_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_dbus_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [63:0] u_bmu_io_dbus_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_dbus_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [63:0] u_bmu_io_dbus_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_system_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_system_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [2:0] u_bmu_io_system_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_system_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_system_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_system_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [63:0] u_bmu_io_system_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [1:0] u_bmu_io_system_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [63:0] u_bmu_io_system_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [29:0] u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [29:0] u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire [31:0] u_bmu_io_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_instr_priv_mode_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  wire  u_bmu_io_data_priv_mode_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
  CoreWarp u_corewarp ( // @[src/main/scala/coreGen/ChiselCorePkg.scala 66:28]
    .clock(u_corewarp_clock),
    .reset(u_corewarp_reset),
    .io_test_en_i(u_corewarp_io_test_en_i),
    .io_boot_addr_i(u_corewarp_io_boot_addr_i),
    .io_instr_req_ready(u_corewarp_io_instr_req_ready),
    .io_instr_req_valid(u_corewarp_io_instr_req_valid),
    .io_instr_req_bits_addr(u_corewarp_io_instr_req_bits_addr),
    .io_instr_resp_valid(u_corewarp_io_instr_resp_valid),
    .io_instr_resp_bits_err(u_corewarp_io_instr_resp_bits_err),
    .io_instr_resp_bits_rdata(u_corewarp_io_instr_resp_bits_rdata),
    .io_data_req_ready(u_corewarp_io_data_req_ready),
    .io_data_req_valid(u_corewarp_io_data_req_valid),
    .io_data_req_bits_addr(u_corewarp_io_data_req_bits_addr),
    .io_data_req_bits_we(u_corewarp_io_data_req_bits_we),
    .io_data_req_bits_be(u_corewarp_io_data_req_bits_be),
    .io_data_req_bits_wdata(u_corewarp_io_data_req_bits_wdata),
    .io_data_resp_valid(u_corewarp_io_data_resp_valid),
    .io_data_resp_bits_err(u_corewarp_io_data_resp_bits_err),
    .io_data_resp_bits_rdata(u_corewarp_io_data_resp_bits_rdata),
    .io_irq_timer(u_corewarp_io_irq_timer),
    .io_irq_software(u_corewarp_io_irq_software),
    .io_irq_external(u_corewarp_io_irq_external),
    .io_irq_nmi(u_corewarp_io_irq_nmi),
    .io_irq_fast(u_corewarp_io_irq_fast),
    .io_plicId_id(u_corewarp_io_plicId_id),
    .io_plicClr_clr(u_corewarp_io_plicClr_clr),
    .io_plicClr_en(u_corewarp_io_plicClr_en),
    .io_debug_req_i(u_corewarp_io_debug_req_i),
    .io_debug_ind_o(u_corewarp_io_debug_ind_o),
    .io_tcm_ecc_naddr_nec_sec_itcm_naddr(u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .io_tcm_ecc_naddr_nec_sec_itcm_nec(u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_nec),
    .io_tcm_ecc_naddr_nec_sec_itcm_sec(u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_sec),
    .io_tcm_ecc_naddr_nec_sec_dtcm_naddr(u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .io_tcm_ecc_naddr_nec_sec_dtcm_nec(u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .io_tcm_ecc_naddr_nec_sec_dtcm_sec(u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .io_tcm_ecc_sdata_itcm(u_corewarp_io_tcm_ecc_sdata_itcm),
    .io_tcm_ecc_sdata_dtcm(u_corewarp_io_tcm_ecc_sdata_dtcm),
    .io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr(u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .io_csr_tcm_ecc_naddr_nec_sec_itcm_nec(u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_nec),
    .io_csr_tcm_ecc_naddr_nec_sec_itcm_sec(u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_sec),
    .io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr(u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec(u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec(u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .io_core_sleep_o(u_corewarp_io_core_sleep_o),
    .io_instr_priv_mode_o(u_corewarp_io_instr_priv_mode_o),
    .io_data_priv_mode_o(u_corewarp_io_data_priv_mode_o),
    .io_moniter_inst(u_corewarp_io_moniter_inst),
    .io_moniter_pc(u_corewarp_io_moniter_pc),
    .io_moniter_mcause(u_corewarp_io_moniter_mcause),
    .io_moniter_mcycle(u_corewarp_io_moniter_mcycle),
    .io_moniter_mepc(u_corewarp_io_moniter_mepc)
  );
  BmuDir u_bmu ( // @[src/main/scala/coreGen/bmu/Bmu.scala 1001:15]
    .clock(u_bmu_clock),
    .reset(u_bmu_reset),
    .io_clk2en(u_bmu_io_clk2en),
    .io_configIO_systemStart_i(u_bmu_io_configIO_systemStart_i),
    .io_configIO_systemEnd_i(u_bmu_io_configIO_systemEnd_i),
    .io_instr_req_ready(u_bmu_io_instr_req_ready),
    .io_instr_req_valid(u_bmu_io_instr_req_valid),
    .io_instr_req_bits_addr(u_bmu_io_instr_req_bits_addr),
    .io_instr_resp_valid(u_bmu_io_instr_resp_valid),
    .io_instr_resp_bits_err(u_bmu_io_instr_resp_bits_err),
    .io_instr_resp_bits_rdata(u_bmu_io_instr_resp_bits_rdata),
    .io_data_req_ready(u_bmu_io_data_req_ready),
    .io_data_req_valid(u_bmu_io_data_req_valid),
    .io_data_req_bits_addr(u_bmu_io_data_req_bits_addr),
    .io_data_req_bits_we(u_bmu_io_data_req_bits_we),
    .io_data_req_bits_be(u_bmu_io_data_req_bits_be),
    .io_data_req_bits_wdata(u_bmu_io_data_req_bits_wdata),
    .io_data_resp_valid(u_bmu_io_data_resp_valid),
    .io_data_resp_bits_err(u_bmu_io_data_resp_bits_err),
    .io_data_resp_bits_rdata(u_bmu_io_data_resp_bits_rdata),
    .io_testmode(u_bmu_io_testmode),
    .io_debug_dmi_req_valid(u_bmu_io_debug_dmi_req_valid),
    .io_debug_dmi_req_ready(u_bmu_io_debug_dmi_req_ready),
    .io_debug_dmi_req(u_bmu_io_debug_dmi_req),
    .io_debug_dmi_resp_valid(u_bmu_io_debug_dmi_resp_valid),
    .io_debug_dmi_resp_ready(u_bmu_io_debug_dmi_resp_ready),
    .io_debug_dmi_resp(u_bmu_io_debug_dmi_resp),
    .io_debug_dmi_rst_n(u_bmu_io_debug_dmi_rst_n),
    .io_debugreq(u_bmu_io_debugreq),
    .io_ndmreset(u_bmu_io_ndmreset),
    .io_rtc(u_bmu_io_rtc),
    .io_software(u_bmu_io_software),
    .io_timer(u_bmu_io_timer),
    .io_itcm_0_cen(u_bmu_io_itcm_0_cen),
    .io_itcm_0_wen(u_bmu_io_itcm_0_wen),
    .io_itcm_0_addr(u_bmu_io_itcm_0_addr),
    .io_itcm_0_wdata(u_bmu_io_itcm_0_wdata),
    .io_itcm_0_rdata(u_bmu_io_itcm_0_rdata),
    .io_itcm_1_cen(u_bmu_io_itcm_1_cen),
    .io_itcm_1_wen(u_bmu_io_itcm_1_wen),
    .io_itcm_1_addr(u_bmu_io_itcm_1_addr),
    .io_itcm_1_wdata(u_bmu_io_itcm_1_wdata),
    .io_itcm_1_rdata(u_bmu_io_itcm_1_rdata),
    .io_dtcm_0_cen(u_bmu_io_dtcm_0_cen),
    .io_dtcm_0_wen(u_bmu_io_dtcm_0_wen),
    .io_dtcm_0_addr(u_bmu_io_dtcm_0_addr),
    .io_dtcm_0_wdata(u_bmu_io_dtcm_0_wdata),
    .io_dtcm_0_rdata(u_bmu_io_dtcm_0_rdata),
    .io_dtcm_1_cen(u_bmu_io_dtcm_1_cen),
    .io_dtcm_1_wen(u_bmu_io_dtcm_1_wen),
    .io_dtcm_1_addr(u_bmu_io_dtcm_1_addr),
    .io_dtcm_1_wdata(u_bmu_io_dtcm_1_wdata),
    .io_dtcm_1_rdata(u_bmu_io_dtcm_1_rdata),
    .io_itcm_eim_geien(u_bmu_io_itcm_eim_geien),
    .io_itcm_eim_eichen(u_bmu_io_itcm_eim_eichen),
    .io_itcm_eim_chkbit_mask0(u_bmu_io_itcm_eim_chkbit_mask0),
    .io_itcm_eim_chdata_mask0(u_bmu_io_itcm_eim_chdata_mask0),
    .io_dtcm_eim_geien(u_bmu_io_dtcm_eim_geien),
    .io_dtcm_eim_eichen(u_bmu_io_dtcm_eim_eichen),
    .io_dtcm_eim_chkbit_mask0(u_bmu_io_dtcm_eim_chkbit_mask0),
    .io_dtcm_eim_chdata_mask0(u_bmu_io_dtcm_eim_chdata_mask0),
    .io_plicIn_in(u_bmu_io_plicIn_in),
    .io_plicOut_out_0(u_bmu_io_plicOut_out_0),
    .io_plicId_id(u_bmu_io_plicId_id),
    .io_plicClr_clr(u_bmu_io_plicClr_clr),
    .io_plicClr_en(u_bmu_io_plicClr_en),
    .io_ibus_hready(u_bmu_io_ibus_hready),
    .io_ibus_htrans(u_bmu_io_ibus_htrans),
    .io_ibus_hsize(u_bmu_io_ibus_hsize),
    .io_ibus_hwrite(u_bmu_io_ibus_hwrite),
    .io_ibus_hprot(u_bmu_io_ibus_hprot),
    .io_ibus_haddr(u_bmu_io_ibus_haddr),
    .io_ibus_hwdata(u_bmu_io_ibus_hwdata),
    .io_ibus_hresp(u_bmu_io_ibus_hresp),
    .io_ibus_hrdata(u_bmu_io_ibus_hrdata),
    .io_dbus_hready(u_bmu_io_dbus_hready),
    .io_dbus_htrans(u_bmu_io_dbus_htrans),
    .io_dbus_hsize(u_bmu_io_dbus_hsize),
    .io_dbus_hwrite(u_bmu_io_dbus_hwrite),
    .io_dbus_hprot(u_bmu_io_dbus_hprot),
    .io_dbus_haddr(u_bmu_io_dbus_haddr),
    .io_dbus_hwdata(u_bmu_io_dbus_hwdata),
    .io_dbus_hresp(u_bmu_io_dbus_hresp),
    .io_dbus_hrdata(u_bmu_io_dbus_hrdata),
    .io_system_hready(u_bmu_io_system_hready),
    .io_system_htrans(u_bmu_io_system_htrans),
    .io_system_hsize(u_bmu_io_system_hsize),
    .io_system_hwrite(u_bmu_io_system_hwrite),
    .io_system_hprot(u_bmu_io_system_hprot),
    .io_system_haddr(u_bmu_io_system_haddr),
    .io_system_hwdata(u_bmu_io_system_hwdata),
    .io_system_hresp(u_bmu_io_system_hresp),
    .io_system_hrdata(u_bmu_io_system_hrdata),
    .io_tcm_ecc_naddr_nec_sec_itcm_naddr(u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .io_tcm_ecc_naddr_nec_sec_itcm_nec(u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_nec),
    .io_tcm_ecc_naddr_nec_sec_itcm_sec(u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_sec),
    .io_tcm_ecc_naddr_nec_sec_dtcm_naddr(u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .io_tcm_ecc_naddr_nec_sec_dtcm_nec(u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .io_tcm_ecc_naddr_nec_sec_dtcm_sec(u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .io_tcm_ecc_sdata_itcm(u_bmu_io_tcm_ecc_sdata_itcm),
    .io_tcm_ecc_sdata_dtcm(u_bmu_io_tcm_ecc_sdata_dtcm),
    .io_instr_priv_mode_i(u_bmu_io_instr_priv_mode_i),
    .io_data_priv_mode_i(u_bmu_io_data_priv_mode_i)
  );
  assign io_itcm_0_cen = u_bmu_io_itcm_0_cen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_0_wen = u_bmu_io_itcm_0_wen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_0_addr = u_bmu_io_itcm_0_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_0_wdata = u_bmu_io_itcm_0_wdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_1_cen = u_bmu_io_itcm_1_cen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_1_wen = u_bmu_io_itcm_1_wen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_1_addr = u_bmu_io_itcm_1_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_itcm_1_wdata = u_bmu_io_itcm_1_wdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign io_dtcm_0_cen = u_bmu_io_dtcm_0_cen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_0_wen = u_bmu_io_dtcm_0_wen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_0_addr = u_bmu_io_dtcm_0_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_0_wdata = u_bmu_io_dtcm_0_wdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_1_cen = u_bmu_io_dtcm_1_cen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_1_wen = u_bmu_io_dtcm_1_wen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_1_addr = u_bmu_io_dtcm_1_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_dtcm_1_wdata = u_bmu_io_dtcm_1_wdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign io_core_sleep_o = u_corewarp_io_core_sleep_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 160:33]
  assign io_ndmreset_o = u_bmu_io_ndmreset; // @[src/main/scala/coreGen/ChiselCorePkg.scala 88:41]
  assign io_debug_dmi_req_ready = u_bmu_io_debug_dmi_req_ready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign io_debug_dmi_resp_valid = u_bmu_io_debug_dmi_resp_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign io_debug_dmi_resp = u_bmu_io_debug_dmi_resp; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign io_debug_ind_o = u_corewarp_io_debug_ind_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 158:33]
  assign io_ibus_hmastlock = 1'h0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_htrans = u_bmu_io_ibus_htrans; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_hsize = u_bmu_io_ibus_hsize; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_hburst = 3'h0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_hwrite = u_bmu_io_ibus_hwrite; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_hprot = u_bmu_io_ibus_hprot; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_haddr = u_bmu_io_ibus_haddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_ibus_hwdata = u_bmu_io_ibus_hwdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign io_dbus_hmastlock = 1'h0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_htrans = u_bmu_io_dbus_htrans; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_hsize = u_bmu_io_dbus_hsize; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_hburst = 3'h0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_hwrite = u_bmu_io_dbus_hwrite; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_hprot = u_bmu_io_dbus_hprot; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_haddr = u_bmu_io_dbus_haddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_dbus_hwdata = u_bmu_io_dbus_hwdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign io_system_hmastlock = 1'h0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_htrans = u_bmu_io_system_htrans; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_hsize = u_bmu_io_system_hsize; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_hburst = 3'h0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_hwrite = u_bmu_io_system_hwrite; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_hprot = u_bmu_io_system_hprot; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_haddr = u_bmu_io_system_haddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_system_hwdata = u_bmu_io_system_hwdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign io_moniter_inst = u_corewarp_io_moniter_inst; // @[src/main/scala/coreGen/ChiselCorePkg.scala 162:33]
  assign io_moniter_pc = u_corewarp_io_moniter_pc; // @[src/main/scala/coreGen/ChiselCorePkg.scala 163:33]
  assign io_moniter_mcause = u_corewarp_io_moniter_mcause; // @[src/main/scala/coreGen/ChiselCorePkg.scala 164:33]
  assign io_moniter_mcycle = u_corewarp_io_moniter_mcycle; // @[src/main/scala/coreGen/ChiselCorePkg.scala 165:33]
  assign io_moniter_mepc = u_corewarp_io_moniter_mepc; // @[src/main/scala/coreGen/ChiselCorePkg.scala 166:33]
  assign io_csr_itcm_ecc_naddr_nec_sec_naddr = u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 139:46]
  assign io_csr_itcm_ecc_naddr_nec_sec_nec = u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 139:46]
  assign io_csr_itcm_ecc_naddr_nec_sec_sec = u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 139:46]
  assign io_csr_dtcm_ecc_naddr_nec_sec_naddr = u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 140:46]
  assign io_csr_dtcm_ecc_naddr_nec_sec_nec = u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 140:46]
  assign io_csr_dtcm_ecc_naddr_nec_sec_sec = u_corewarp_io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 140:46]
  assign u_corewarp_clock = clock;
  assign u_corewarp_reset = reset & ~u_bmu_io_ndmreset; // @[src/main/scala/coreGen/ChiselCorePkg.scala 73:30]
  assign u_corewarp_io_test_en_i = io_test_en_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 149:33]
  assign u_corewarp_io_boot_addr_i = io_config_start_addr_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 148:33]
  assign u_corewarp_io_instr_req_ready = u_bmu_io_instr_req_ready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 104:41]
  assign u_corewarp_io_instr_resp_valid = u_bmu_io_instr_resp_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 104:41]
  assign u_corewarp_io_instr_resp_bits_err = u_bmu_io_instr_resp_bits_err; // @[src/main/scala/coreGen/ChiselCorePkg.scala 104:41]
  assign u_corewarp_io_instr_resp_bits_rdata = u_bmu_io_instr_resp_bits_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 104:41]
  assign u_corewarp_io_data_req_ready = u_bmu_io_data_req_ready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_corewarp_io_data_resp_valid = u_bmu_io_data_resp_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_corewarp_io_data_resp_bits_err = u_bmu_io_data_resp_bits_err; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_corewarp_io_data_resp_bits_rdata = u_bmu_io_data_resp_bits_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_corewarp_io_irq_timer = u_bmu_io_timer; // @[src/main/scala/coreGen/ChiselCorePkg.scala 111:41]
  assign u_corewarp_io_irq_software = u_bmu_io_software; // @[src/main/scala/coreGen/ChiselCorePkg.scala 110:41]
  assign u_corewarp_io_irq_external = u_bmu_io_plicOut_out_0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 114:{70,70}]
  assign u_corewarp_io_irq_nmi = io_irq_nm_i_in; // @[src/main/scala/coreGen/ChiselCorePkg.scala 173:37]
  assign u_corewarp_io_irq_fast = io_irq_i_fast; // @[src/main/scala/coreGen/ChiselCorePkg.scala 169:37]
  assign u_corewarp_io_plicId_id = u_bmu_io_plicId_id; // @[src/main/scala/coreGen/ChiselCorePkg.scala 116:44]
  assign u_corewarp_io_debug_req_i = u_bmu_io_debugreq; // @[src/main/scala/coreGen/ChiselCorePkg.scala 124:41]
  assign u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_naddr = u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 136:45]
  assign u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_nec = u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 136:45]
  assign u_corewarp_io_tcm_ecc_naddr_nec_sec_itcm_sec = u_bmu_io_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 136:45]
  assign u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_naddr = u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 136:45]
  assign u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_nec = u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 136:45]
  assign u_corewarp_io_tcm_ecc_naddr_nec_sec_dtcm_sec = u_bmu_io_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/ChiselCorePkg.scala 136:45]
  assign u_corewarp_io_tcm_ecc_sdata_itcm = u_bmu_io_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/ChiselCorePkg.scala 137:45]
  assign u_corewarp_io_tcm_ecc_sdata_dtcm = u_bmu_io_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/ChiselCorePkg.scala 137:45]
  assign u_bmu_clock = clock;
  assign u_bmu_reset = reset;
  assign u_bmu_io_clk2en = clk2en; // @[src/main/scala/coreGen/ChiselCorePkg.scala 100:41]
  assign u_bmu_io_configIO_systemStart_i = io_config_systemStart_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 84:41]
  assign u_bmu_io_configIO_systemEnd_i = io_config_systemEnd_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 84:41]
  assign u_bmu_io_instr_req_valid = u_corewarp_io_instr_req_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 104:41]
  assign u_bmu_io_instr_req_bits_addr = u_corewarp_io_instr_req_bits_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 104:41]
  assign u_bmu_io_data_req_valid = u_corewarp_io_data_req_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_bmu_io_data_req_bits_addr = u_corewarp_io_data_req_bits_addr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_bmu_io_data_req_bits_we = u_corewarp_io_data_req_bits_we; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_bmu_io_data_req_bits_be = u_corewarp_io_data_req_bits_be; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_bmu_io_data_req_bits_wdata = u_corewarp_io_data_req_bits_wdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 105:41]
  assign u_bmu_io_testmode = io_test_en_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 83:41]
  assign u_bmu_io_debug_dmi_req_valid = io_debug_dmi_req_valid; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign u_bmu_io_debug_dmi_req = io_debug_dmi_req; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign u_bmu_io_debug_dmi_resp_ready = io_debug_dmi_resp_ready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign u_bmu_io_debug_dmi_rst_n = io_debug_dmi_rst_n; // @[src/main/scala/coreGen/ChiselCorePkg.scala 86:41]
  assign u_bmu_io_rtc = io_rtc_i; // @[src/main/scala/coreGen/ChiselCorePkg.scala 90:41]
  assign u_bmu_io_itcm_0_rdata = io_itcm_0_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign u_bmu_io_itcm_1_rdata = io_itcm_1_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 91:41]
  assign u_bmu_io_dtcm_0_rdata = io_dtcm_0_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign u_bmu_io_dtcm_1_rdata = io_dtcm_1_rdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 92:41]
  assign u_bmu_io_itcm_eim_geien = io_itcm_eim_geien; // @[src/main/scala/coreGen/ChiselCorePkg.scala 93:61]
  assign u_bmu_io_itcm_eim_eichen = io_itcm_eim_eichen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 93:61]
  assign u_bmu_io_itcm_eim_chkbit_mask0 = io_itcm_eim_chkbit_mask0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 93:61]
  assign u_bmu_io_itcm_eim_chdata_mask0 = io_itcm_eim_chdata_mask0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 93:61]
  assign u_bmu_io_dtcm_eim_geien = io_dtcm_eim_geien; // @[src/main/scala/coreGen/ChiselCorePkg.scala 94:61]
  assign u_bmu_io_dtcm_eim_eichen = io_dtcm_eim_eichen; // @[src/main/scala/coreGen/ChiselCorePkg.scala 94:61]
  assign u_bmu_io_dtcm_eim_chkbit_mask0 = io_dtcm_eim_chkbit_mask0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 94:61]
  assign u_bmu_io_dtcm_eim_chdata_mask0 = io_dtcm_eim_chdata_mask0; // @[src/main/scala/coreGen/ChiselCorePkg.scala 94:61]
  assign u_bmu_io_plicIn_in = io_plic_i_in; // @[src/main/scala/coreGen/ChiselCorePkg.scala 97:41]
  assign u_bmu_io_plicClr_clr = u_corewarp_io_plicClr_clr; // @[src/main/scala/coreGen/ChiselCorePkg.scala 117:44]
  assign u_bmu_io_plicClr_en = u_corewarp_io_plicClr_en; // @[src/main/scala/coreGen/ChiselCorePkg.scala 118:44]
  assign u_bmu_io_ibus_hready = io_ibus_hready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign u_bmu_io_ibus_hresp = io_ibus_hresp; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign u_bmu_io_ibus_hrdata = io_ibus_hrdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 101:41]
  assign u_bmu_io_dbus_hready = io_dbus_hready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign u_bmu_io_dbus_hresp = io_dbus_hresp; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign u_bmu_io_dbus_hrdata = io_dbus_hrdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 102:41]
  assign u_bmu_io_system_hready = io_system_hready; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign u_bmu_io_system_hresp = io_system_hresp; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign u_bmu_io_system_hrdata = io_system_hrdata; // @[src/main/scala/coreGen/ChiselCorePkg.scala 103:41]
  assign u_bmu_io_instr_priv_mode_i = u_corewarp_io_instr_priv_mode_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 107:33]
  assign u_bmu_io_data_priv_mode_i = u_corewarp_io_data_priv_mode_o; // @[src/main/scala/coreGen/ChiselCorePkg.scala 108:33]
endmodule
module FetchFifo(
  input         clock,
  input         reset,
  input         io_clear, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output [5:0]  io_busy, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  input         io_In_valid, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  input  [31:0] io_In_addr, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  input  [31:0] io_In_rdata, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  input         io_In_err, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output        io_Out_valid, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  input         io_Out_ready, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output [31:0] io_Out_addr, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output [31:0] io_Out_rdata, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output        io_Out_err, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output        io_Out_errplus2, // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
  output [31:0] io_addrnext // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 40:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
`endif // RANDOMIZE_REG_INIT
  wire  _rdataQ_T_1 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:16]
  reg [31:0] rdataQ_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg [31:0] rdataQ_1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg [31:0] rdataQ_2; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg [31:0] rdataQ_3; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg [31:0] rdataQ_4; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg [31:0] rdataQ_5; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg [31:0] rdataQ_6; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_2; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_3; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_4; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_5; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  errQ_6; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_2; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_3; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_4; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_5; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  reg  validQ_6; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire  _popFifo_T = io_Out_ready & io_Out_valid; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 129:33]
  wire [31:0] rdata = validQ_0 ? rdataQ_0 : io_In_rdata; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 76:24]
  wire  err = validQ_0 ? errQ_0 : io_In_err; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 77:24]
  wire  alignedCompressed = ~(&rdata[1:0] | err); // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 86:31]
  reg [30:0] instrAddrQ; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 113:34]
  wire  popFifo = io_Out_ready & io_Out_valid & (~alignedCompressed | instrAddrQ[0]); // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 129:48]
  wire  lowestFreeEntry_1 = ~validQ_1 & validQ_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 137:47]
  wire  _validPushed_1_T = io_In_valid & lowestFreeEntry_1; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:40]
  wire  validPushed_1 = io_In_valid & lowestFreeEntry_1 | validQ_1; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:62]
  wire  lowestFreeEntry_0 = ~validQ_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 134:36]
  wire  _entry_0_T = io_In_valid & lowestFreeEntry_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:68]
  wire  entry_0 = popFifo ? validPushed_1 : io_In_valid & lowestFreeEntry_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:30]
  wire  lowestFreeEntry_2 = ~validQ_2 & validQ_1; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 137:47]
  wire  _validPushed_2_T = io_In_valid & lowestFreeEntry_2; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:40]
  wire  validPushed_2 = io_In_valid & lowestFreeEntry_2 | validQ_2; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:62]
  wire  entry_1 = popFifo ? validPushed_2 : _validPushed_1_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:30]
  wire  lowestFreeEntry_3 = ~validQ_3 & validQ_2; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 137:47]
  wire  _validPushed_3_T = io_In_valid & lowestFreeEntry_3; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:40]
  wire  validPushed_3 = io_In_valid & lowestFreeEntry_3 | validQ_3; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:62]
  wire  entry_2 = popFifo ? validPushed_3 : _validPushed_2_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:30]
  wire  lowestFreeEntry_4 = ~validQ_4 & validQ_3; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 137:47]
  wire  _validPushed_4_T = io_In_valid & lowestFreeEntry_4; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:40]
  wire  validPushed_4 = io_In_valid & lowestFreeEntry_4 | validQ_4; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:62]
  wire  entry_3 = popFifo ? validPushed_4 : _validPushed_3_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:30]
  wire  lowestFreeEntry_5 = ~validQ_5 & validQ_4; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 137:47]
  wire  _validPushed_5_T = io_In_valid & lowestFreeEntry_5; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:40]
  wire  validPushed_5 = io_In_valid & lowestFreeEntry_5 | validQ_5; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:62]
  wire  entry_4 = popFifo ? validPushed_5 : _validPushed_4_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:30]
  wire  lowestFreeEntry_6 = ~validQ_6 & validQ_5; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 147:54]
  wire  _validPushed_6_T = io_In_valid & lowestFreeEntry_6; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 148:49]
  wire  validPushed_6 = io_In_valid & lowestFreeEntry_6 | validQ_6; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 148:78]
  wire  entry_5 = popFifo ? validPushed_6 : _validPushed_5_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 142:30]
  wire  validPushed_0 = _entry_0_T | validQ_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 139:62]
  wire  validPopped_0 = popFifo ? validPushed_1 : validPushed_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 140:30]
  wire  _validD_0_T = ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:45]
  wire  validD_0 = validPopped_0 & ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:42]
  wire  validPopped_1 = popFifo ? validPushed_2 : validPushed_1; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 140:30]
  wire  validD_1 = validPopped_1 & ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:42]
  wire  validPopped_2 = popFifo ? validPushed_3 : validPushed_2; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 140:30]
  wire  validD_2 = validPopped_2 & ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:42]
  wire  validPopped_3 = popFifo ? validPushed_4 : validPushed_3; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 140:30]
  wire  validD_3 = validPopped_3 & ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:42]
  wire  validPopped_4 = popFifo ? validPushed_5 : validPushed_4; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 140:30]
  wire  validD_4 = validPopped_4 & ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:42]
  wire  validPopped_5 = popFifo ? validPushed_6 : validPushed_5; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 140:30]
  wire  validD_5 = validPopped_5 & ~io_clear; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 141:42]
  wire  validPopped_6 = popFifo ? 1'h0 : validPushed_6; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 149:39]
  wire  validD_6 = validPopped_6 & _validD_0_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 150:58]
  wire  valid = validQ_0 | io_In_valid; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 78:24]
  wire [15:0] _rdataUnaligned_T_2 = validQ_1 ? rdataQ_1[15:0] : io_In_rdata[15:0]; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 80:36]
  wire [31:0] rdataUnaligned = {_rdataUnaligned_T_2,rdata[31:16]}; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 83:31]
  wire  unalignedCompressed = ~(&rdata[17:16] | err); // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 85:31]
  wire  _errUnaligned_T = ~unalignedCompressed; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 89:48]
  wire  _errUnaligned_T_2 = errQ_1 & ~unalignedCompressed | errQ_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 89:70]
  wire  _errUnaligned_T_7 = validQ_0 & errQ_0 | io_In_err & (validQ_0 | _errUnaligned_T); // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 90:57]
  wire  errUnaligned = validQ_1 ? _errUnaligned_T_2 : _errUnaligned_T_7; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 88:36]
  wire  _errUnalignedNext_T = ~errQ_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 93:48]
  wire  _errUnalignedNext_T_1 = errQ_1 & ~errQ_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 93:46]
  wire  _errUnalignedNext_T_4 = io_In_err & validQ_0 & _errUnalignedNext_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 94:59]
  wire  errUnalignedNext = validQ_1 ? _errUnalignedNext_T_1 : _errUnalignedNext_T_4; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 92:36]
  wire  _validUnaligned_T = validQ_0 & io_In_valid; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 100:47]
  wire  validUnaligned = validQ_1 | _validUnaligned_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 98:36]
  wire  addrIncrTwo = instrAddrQ[0] ? unalignedCompressed : alignedCompressed; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 116:28]
  wire  _instrAddrNext_T_1 = ~addrIncrTwo; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 117:58]
  wire [30:0] _instrAddrNext_T_2 = {29'h0,_instrAddrNext_T_1,addrIncrTwo}; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 117:47]
  wire [30:0] instrAddrNext = instrAddrQ + _instrAddrNext_T_2; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 117:42]
  wire  instrAddrEn = io_clear | _popFifo_T; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 115:35]
  wire [6:0] _io_busy_T = {validQ_6,validQ_5,validQ_4,validQ_3,validQ_2,validQ_1,validQ_0}; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 163:23]
  assign io_busy = _io_busy_T[6:1]; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 163:29]
  assign io_Out_valid = instrAddrQ[0] & _errUnaligned_T ? validUnaligned : valid; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 171:30]
  assign io_Out_addr = {instrAddrQ,1'h0}; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 165:38]
  assign io_Out_rdata = instrAddrQ[0] ? rdataUnaligned : rdata; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 168:30]
  assign io_Out_err = instrAddrQ[0] ? errUnaligned : err; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 169:30]
  assign io_Out_errplus2 = instrAddrQ[0] & errUnalignedNext; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 170:30]
  assign io_addrnext = {instrAddrNext,1'h0}; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 166:41]
  always @(posedge clock) begin
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_0 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (entry_0) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      if (validQ_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 143:30]
        rdataQ_0 <= rdataQ_1;
      end else begin
        rdataQ_0 <= io_In_rdata;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_1 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (entry_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      if (validQ_2) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 143:30]
        rdataQ_1 <= rdataQ_2;
      end else begin
        rdataQ_1 <= io_In_rdata;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_2 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (entry_2) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      if (validQ_3) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 143:30]
        rdataQ_2 <= rdataQ_3;
      end else begin
        rdataQ_2 <= io_In_rdata;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_3 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (entry_3) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      if (validQ_4) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 143:30]
        rdataQ_3 <= rdataQ_4;
      end else begin
        rdataQ_3 <= io_In_rdata;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_4 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (entry_4) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      if (validQ_5) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 143:30]
        rdataQ_4 <= rdataQ_5;
      end else begin
        rdataQ_4 <= io_In_rdata;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_5 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (entry_5) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      if (validQ_6) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 143:30]
        rdataQ_5 <= rdataQ_6;
      end else begin
        rdataQ_5 <= io_In_rdata;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      rdataQ_6 <= 32'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 63:29]
    end else if (_validPushed_6_T) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 70:36]
      rdataQ_6 <= io_In_rdata;
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_0 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (entry_0) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      if (validQ_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 144:30]
        errQ_0 <= errQ_1;
      end else begin
        errQ_0 <= io_In_err;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_1 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (entry_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      if (validQ_2) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 144:30]
        errQ_1 <= errQ_2;
      end else begin
        errQ_1 <= io_In_err;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_2 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (entry_2) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      if (validQ_3) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 144:30]
        errQ_2 <= errQ_3;
      end else begin
        errQ_2 <= io_In_err;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_3 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (entry_3) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      if (validQ_4) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 144:30]
        errQ_3 <= errQ_4;
      end else begin
        errQ_3 <= io_In_err;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_4 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (entry_4) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      if (validQ_5) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 144:30]
        errQ_4 <= errQ_5;
      end else begin
        errQ_4 <= io_In_err;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_5 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (entry_5) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      if (validQ_6) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 144:30]
        errQ_5 <= errQ_6;
      end else begin
        errQ_5 <= io_In_err;
      end
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      errQ_6 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 64:29]
    end else if (_validPushed_6_T) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 71:36]
      errQ_6 <= io_In_err;
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_0 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_0 <= validD_0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_1 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_1 <= validD_1; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_2 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_2 <= validD_2; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_3 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_3 <= validD_3; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_4 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_4 <= validD_4; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_5 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_5 <= validD_5; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (_rdataQ_T_1) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 60:24]
      validQ_6 <= 1'h0; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 65:29]
    end else begin
      validQ_6 <= validD_6; // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 72:29]
    end
    if (instrAddrEn) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 113:34]
      if (io_clear) begin // @[src/main/scala/coreGen/core/ifu/FetchFifo.scala 112:28]
        instrAddrQ <= io_In_addr[31:1];
      end else begin
        instrAddrQ <= instrAddrNext;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdataQ_0 = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  rdataQ_1 = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  rdataQ_2 = _RAND_2[31:0];
  _RAND_3 = {1{`RANDOM}};
  rdataQ_3 = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  rdataQ_4 = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  rdataQ_5 = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  rdataQ_6 = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  errQ_0 = _RAND_7[0:0];
  _RAND_8 = {1{`RANDOM}};
  errQ_1 = _RAND_8[0:0];
  _RAND_9 = {1{`RANDOM}};
  errQ_2 = _RAND_9[0:0];
  _RAND_10 = {1{`RANDOM}};
  errQ_3 = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  errQ_4 = _RAND_11[0:0];
  _RAND_12 = {1{`RANDOM}};
  errQ_5 = _RAND_12[0:0];
  _RAND_13 = {1{`RANDOM}};
  errQ_6 = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  validQ_0 = _RAND_14[0:0];
  _RAND_15 = {1{`RANDOM}};
  validQ_1 = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  validQ_2 = _RAND_16[0:0];
  _RAND_17 = {1{`RANDOM}};
  validQ_3 = _RAND_17[0:0];
  _RAND_18 = {1{`RANDOM}};
  validQ_4 = _RAND_18[0:0];
  _RAND_19 = {1{`RANDOM}};
  validQ_5 = _RAND_19[0:0];
  _RAND_20 = {1{`RANDOM}};
  validQ_6 = _RAND_20[0:0];
  _RAND_21 = {1{`RANDOM}};
  instrAddrQ = _RAND_21[30:0];
`endif // RANDOMIZE_REG_INIT
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module PrefetchBuffer(
  input         clock,
  input         reset,
  input         io_req, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_branch_flag, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_branch_spec, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_branch_predic, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_branch_mispred, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input  [31:0] io_branch_addr, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output        io_fifoOut_valid, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_fifoOut_ready, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output [31:0] io_fifoOut_addr, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output [31:0] io_fifoOut_rdata, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output        io_fifoOut_err, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output        io_fifoOut_errplus2, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output        io_IBus_req, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_IBus_gnt, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output [31:0] io_IBus_addr, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_IBus_rvalid, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input  [31:0] io_IBus_rdata, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  input         io_IBus_err, // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
  output        io_busy // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 37:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
`endif // RANDOMIZE_REG_INIT
  wire  fetchFifo_clock; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_reset; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_clear; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire [5:0] fetchFifo_io_busy; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_In_valid; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire [31:0] fetchFifo_io_In_addr; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire [31:0] fetchFifo_io_In_rdata; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_In_err; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_Out_valid; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_Out_ready; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire [31:0] fetchFifo_io_Out_addr; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire [31:0] fetchFifo_io_Out_rdata; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_Out_err; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire  fetchFifo_io_Out_errplus2; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  wire [31:0] fetchFifo_io_addrnext; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
  reg  validreqQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  discardreqQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [5:0] discardbranchQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [5:0] rdataoutstandingQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [5:0] rdatapmperrQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] storedaddrQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 91:42]
  wire  rdata_outstanding_Bools_5 = rdataoutstandingQ[0]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 112:56]
  wire  rdata_outstanding_Bools_4 = rdataoutstandingQ[1]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 112:56]
  wire  rdata_outstanding_Bools_3 = rdataoutstandingQ[2]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 112:56]
  wire  rdata_outstanding_Bools_2 = rdataoutstandingQ[3]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 112:56]
  wire  rdata_outstanding_Bools_1 = rdataoutstandingQ[4]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 112:56]
  wire  rdata_outstanding_Bools_0 = rdataoutstandingQ[5]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 112:56]
  wire [5:0] rdata_outsatndingRev = {rdata_outstanding_Bools_5,rdata_outstanding_Bools_4,rdata_outstanding_Bools_3,
    rdata_outstanding_Bools_2,rdata_outstanding_Bools_1,rdata_outstanding_Bools_0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 114:57]
  wire [5:0] _fifo_ready_T = fetchFifo_io_busy | rdata_outsatndingRev; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 107:53]
  wire  fifo_ready = ~(&_fifo_ready_T); // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 107:33]
  wire  branchFlag = io_branch_flag | io_branch_mispred; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 100:48]
  wire  valid_newreq = (io_branch_flag | ~io_branch_spec) & io_req & (fifo_ready | branchFlag) & ~
    rdata_outstanding_Bools_0; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 130:105]
  wire  _storedaddrEn_T_1 = valid_newreq & ~validreqQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 151:46]
  wire  _storedaddrEn_T_2 = ~io_IBus_gnt; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 151:61]
  wire  storedaddrEn = valid_newreq & ~validreqQ & ~io_IBus_gnt; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 151:59]
  reg [31:0] branchmispredictQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 158:50]
  reg [31:0] fetchaddrQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 92:42]
  wire [31:0] _instr_addr_T = io_branch_mispred ? branchmispredictQ : fetchaddrQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 174:71]
  wire [31:0] _instr_addr_T_1 = io_branch_spec ? io_branch_addr : _instr_addr_T; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 173:52]
  wire [31:0] instr_addr = validreqQ ? storedaddrQ : _instr_addr_T_1; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 172:36]
  wire  fetchaddrEn = branchFlag | _storedaddrEn_T_1; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 165:44]
  wire [31:0] _fetchaddrD_T_1 = {branchmispredictQ[31:2],2'h0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 168:56]
  wire [31:0] _fetchaddrD_T_3 = {fetchaddrQ[31:2],2'h0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 169:56]
  wire [31:0] _fetchaddrD_T_4 = io_branch_mispred ? _fetchaddrD_T_1 : _fetchaddrD_T_3; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 167:55]
  wire [31:0] _fetchaddrD_T_5 = io_branch_flag ? io_branch_addr : _fetchaddrD_T_4; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 166:36]
  wire [31:0] _fetchaddrD_T_8 = {29'h0,_storedaddrEn_T_1,2'h0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 170:44]
  wire [31:0] fetchaddrD = _fetchaddrD_T_5 + _fetchaddrD_T_8; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 170:39]
  wire  err_rvalidpmp = rdata_outstanding_Bools_5 & (io_IBus_rvalid | rdatapmperrQ[0]); // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 136:54]
  wire  valid_req = validreqQ | valid_newreq; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 132:43]
  wire  discard_reqD = validreqQ & (branchFlag | discardreqQ); // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 140:44]
  wire  branchmispredictEnable = io_branch_flag & io_branch_predic; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 157:56]
  wire  _rdata_outstanding_bs_0_T = valid_req & io_IBus_gnt; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 191:53]
  wire  rdata_outstanding_bs_0 = valid_req & io_IBus_gnt | rdata_outstanding_Bools_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 191:67]
  wire  _branch_discard_bs_0_T_1 = _rdata_outstanding_bs_0_T & discard_reqD; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 192:66]
  wire  _branch_discard_bs_0_T_3 = branchFlag & rdata_outstanding_Bools_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 193:53]
  wire  _branch_discard_bs_0_T_4 = _rdata_outstanding_bs_0_T & discard_reqD | _branch_discard_bs_0_T_3; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 192:82]
  wire  branch_discard_bs_0 = _branch_discard_bs_0_T_4 | discardbranchQ[0]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 193:77]
  wire  rdata_outstanding_bs_1 = _rdata_outstanding_bs_0_T & rdata_outstanding_Bools_5 | rdata_outstanding_Bools_4; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 199:92]
  wire  _branch_discard_bs_1_T_5 = branchFlag & rdata_outstanding_Bools_4; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:53]
  wire  _branch_discard_bs_1_T_6 = _branch_discard_bs_0_T_1 & rdata_outstanding_Bools_5 | _branch_discard_bs_1_T_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 200:107]
  wire  branch_discard_bs_1 = _branch_discard_bs_1_T_6 | discardbranchQ[1]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:77]
  wire  rdata_pmp_err_bs_1 = rdatapmperrQ[1]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 204:53]
  wire  rdata_outstanding_bs_2 = _rdata_outstanding_bs_0_T & rdata_outstanding_Bools_4 | rdata_outstanding_Bools_3; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 199:92]
  wire  _branch_discard_bs_2_T_5 = branchFlag & rdata_outstanding_Bools_3; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:53]
  wire  _branch_discard_bs_2_T_6 = _branch_discard_bs_0_T_1 & rdata_outstanding_Bools_4 | _branch_discard_bs_2_T_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 200:107]
  wire  branch_discard_bs_2 = _branch_discard_bs_2_T_6 | discardbranchQ[2]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:77]
  wire  rdata_pmp_err_bs_2 = rdatapmperrQ[2]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 204:53]
  wire  rdata_outstanding_bs_3 = _rdata_outstanding_bs_0_T & rdata_outstanding_Bools_3 | rdata_outstanding_Bools_2; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 199:92]
  wire  _branch_discard_bs_3_T_5 = branchFlag & rdata_outstanding_Bools_2; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:53]
  wire  _branch_discard_bs_3_T_6 = _branch_discard_bs_0_T_1 & rdata_outstanding_Bools_3 | _branch_discard_bs_3_T_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 200:107]
  wire  branch_discard_bs_3 = _branch_discard_bs_3_T_6 | discardbranchQ[3]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:77]
  wire  rdata_pmp_err_bs_3 = rdatapmperrQ[3]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 204:53]
  wire  rdata_outstanding_bs_4 = _rdata_outstanding_bs_0_T & rdata_outstanding_Bools_2 | rdata_outstanding_Bools_1; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 199:92]
  wire  _branch_discard_bs_4_T_5 = branchFlag & rdata_outstanding_Bools_1; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:53]
  wire  _branch_discard_bs_4_T_6 = _branch_discard_bs_0_T_1 & rdata_outstanding_Bools_2 | _branch_discard_bs_4_T_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 200:107]
  wire  branch_discard_bs_4 = _branch_discard_bs_4_T_6 | discardbranchQ[4]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:77]
  wire  rdata_pmp_err_bs_4 = rdatapmperrQ[4]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 204:53]
  wire  rdata_outstanding_bs_5 = _rdata_outstanding_bs_0_T & rdata_outstanding_Bools_1 | rdata_outstanding_Bools_0; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 199:92]
  wire  _branch_discard_bs_5_T_5 = branchFlag & rdata_outstanding_Bools_0; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:53]
  wire  _branch_discard_bs_5_T_6 = _branch_discard_bs_0_T_1 & rdata_outstanding_Bools_1 | _branch_discard_bs_5_T_5; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 200:107]
  wire  branch_discard_bs_5 = _branch_discard_bs_5_T_6 | discardbranchQ[5]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 201:77]
  wire  rdata_pmp_err_bs_5 = rdatapmperrQ[5]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 204:53]
  wire [5:0] rdata_outstandingN = {rdata_outstanding_bs_5,rdata_outstanding_bs_4,rdata_outstanding_bs_3,
    rdata_outstanding_bs_2,rdata_outstanding_bs_1,rdata_outstanding_bs_0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 207:49]
  wire [5:0] discard_branchN = {branch_discard_bs_5,branch_discard_bs_4,branch_discard_bs_3,branch_discard_bs_2,
    branch_discard_bs_1,branch_discard_bs_0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 208:46]
  wire [5:0] rdata_pmperrN = {rdata_pmp_err_bs_5,rdata_pmp_err_bs_4,rdata_pmp_err_bs_3,rdata_pmp_err_bs_2,
    rdata_pmp_err_bs_1,rdatapmperrQ[0]}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 209:45]
  wire [5:0] _rdata_outstandingS_T_1 = {1'h0,rdata_outstandingN[5:1]}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 211:48]
  wire [5:0] _discard_branchS_T_1 = {1'h0,discard_branchN[5:1]}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 212:48]
  wire [5:0] _rdata_pmperrS_T_1 = {1'h0,rdata_pmperrN[5:1]}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 213:48]
  FetchFifo fetchFifo ( // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 105:39]
    .clock(fetchFifo_clock),
    .reset(fetchFifo_reset),
    .io_clear(fetchFifo_io_clear),
    .io_busy(fetchFifo_io_busy),
    .io_In_valid(fetchFifo_io_In_valid),
    .io_In_addr(fetchFifo_io_In_addr),
    .io_In_rdata(fetchFifo_io_In_rdata),
    .io_In_err(fetchFifo_io_In_err),
    .io_Out_valid(fetchFifo_io_Out_valid),
    .io_Out_ready(fetchFifo_io_Out_ready),
    .io_Out_addr(fetchFifo_io_Out_addr),
    .io_Out_rdata(fetchFifo_io_Out_rdata),
    .io_Out_err(fetchFifo_io_Out_err),
    .io_Out_errplus2(fetchFifo_io_Out_errplus2),
    .io_addrnext(fetchFifo_io_addrnext)
  );
  assign io_fifoOut_valid = fetchFifo_io_Out_valid & ~io_branch_mispred; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 124:56]
  assign io_fifoOut_addr = fetchFifo_io_Out_addr; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 122:29]
  assign io_fifoOut_rdata = fetchFifo_io_Out_rdata; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 122:29]
  assign io_fifoOut_err = fetchFifo_io_Out_err; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 122:29]
  assign io_fifoOut_errplus2 = fetchFifo_io_Out_errplus2; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 122:29]
  assign io_IBus_req = validreqQ | valid_newreq; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 132:43]
  assign io_IBus_addr = {instr_addr[31:2],2'h0}; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 220:32]
  assign io_busy = io_req | |rdataoutstandingQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 98:40]
  assign fetchFifo_clock = clock;
  assign fetchFifo_reset = reset;
  assign fetchFifo_io_clear = io_branch_flag | io_branch_mispred; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 100:48]
  assign fetchFifo_io_In_valid = err_rvalidpmp & ~discardbranchQ[0]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 118:47]
  assign fetchFifo_io_In_addr = io_branch_flag ? io_branch_addr : branchmispredictQ; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 119:36]
  assign fetchFifo_io_In_rdata = io_IBus_rdata; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 120:29]
  assign fetchFifo_io_In_err = io_IBus_err | rdatapmperrQ[0]; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 121:45]
  assign fetchFifo_io_Out_ready = io_fifoOut_ready; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 122:29]
  always @(posedge clock) begin
    if (storedaddrEn) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 91:42]
      if (!(validreqQ)) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 172:36]
        if (io_branch_spec) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 173:52]
          storedaddrQ <= io_branch_addr;
        end else if (io_branch_mispred) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 174:71]
          storedaddrQ <= branchmispredictQ;
        end else begin
          storedaddrQ <= fetchaddrQ;
        end
      end
    end
    if (branchmispredictEnable) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 158:50]
      branchmispredictQ <= fetchFifo_io_addrnext; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 158:50]
    end
    if (fetchaddrEn) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 92:42]
      fetchaddrQ <= fetchaddrD; // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 92:42]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 138:45]
      validreqQ <= 1'h0;
    end else begin
      validreqQ <= valid_req & _storedaddrEn_T_2;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 140:44]
      discardreqQ <= 1'h0;
    end else begin
      discardreqQ <= validreqQ & (branchFlag | discardreqQ);
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 212:30]
      discardbranchQ <= 6'h0;
    end else if (err_rvalidpmp) begin
      discardbranchQ <= _discard_branchS_T_1;
    end else begin
      discardbranchQ <= discard_branchN;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 211:30]
      rdataoutstandingQ <= 6'h0;
    end else if (err_rvalidpmp) begin
      rdataoutstandingQ <= _rdata_outstandingS_T_1;
    end else begin
      rdataoutstandingQ <= rdata_outstandingN;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/PrefetchBuffer.scala 213:30]
      rdatapmperrQ <= 6'h0;
    end else if (err_rvalidpmp) begin
      rdatapmperrQ <= _rdata_pmperrS_T_1;
    end else begin
      rdatapmperrQ <= rdata_pmperrN;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  validreqQ = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  discardreqQ = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  discardbranchQ = _RAND_2[5:0];
  _RAND_3 = {1{`RANDOM}};
  rdataoutstandingQ = _RAND_3[5:0];
  _RAND_4 = {1{`RANDOM}};
  rdatapmperrQ = _RAND_4[5:0];
  _RAND_5 = {1{`RANDOM}};
  storedaddrQ = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  branchmispredictQ = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  fetchaddrQ = _RAND_7[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    validreqQ = 1'h0;
  end
  if (~reset) begin
    discardreqQ = 1'h0;
  end
  if (~reset) begin
    discardbranchQ = 6'h0;
  end
  if (~reset) begin
    rdataoutstandingQ = 6'h0;
  end
  if (~reset) begin
    rdatapmperrQ = 6'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module Cdecoder(
  input  [31:0] io_instr, // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 553:14]
  output [31:0] io_compressed_instr, // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 553:14]
  output        io_compressed_illegal, // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 553:14]
  output        io_flag // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 553:14]
);
  wire  _io_compressed_T_1 = 3'h0 == io_instr[15:13]; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27]
  wire  _io_compressed_T_3 = io_instr[12:5] == 8'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 306:27]
  wire [31:0] _io_compressed_res_instr_T_5 = {2'h0,io_instr[10:7],io_instr[12:11],io_instr[5],io_instr[6],2'h0,10'h41,
    io_instr[4:2],7'h13}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 310:29]
  wire [31:0] _GEN_0 = io_instr[12:5] == 8'h0 ? 32'h0 : _io_compressed_res_instr_T_5; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 306:35 307:23 310:23]
  wire  _io_compressed_T_4 = 3'h2 == io_instr[15:13]; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27]
  wire [17:0] io_compressed_res_instr_lo_1 = {io_instr[9:7],3'h2,2'h1,io_instr[4:2],7'h3}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 318:27]
  wire [31:0] _io_compressed_res_instr_T_11 = {5'h0,io_instr[5],io_instr[12:10],io_instr[6],2'h0,2'h1,
    io_compressed_res_instr_lo_1}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 318:27]
  wire  _io_compressed_T_5 = 3'h6 == io_instr[15:13]; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27]
  wire [17:0] io_compressed_res_instr_lo_2 = {io_instr[9:7],3'h2,io_instr[11:10],io_instr[6],2'h0,7'h23}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 325:27]
  wire [31:0] _io_compressed_res_instr_T_18 = {5'h0,io_instr[5],io_instr[12],2'h1,io_instr[4:2],2'h1,
    io_compressed_res_instr_lo_2}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 325:27]
  wire  _io_compressed_T_6 = 3'h4 == io_instr[15:13]; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27]
  wire [31:0] _GEN_4 = 3'h6 == io_instr[15:13] ? _io_compressed_res_instr_T_18 : 32'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27 325:21]
  wire  _GEN_5 = 3'h6 == io_instr[15:13] ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27 328:23]
  wire [31:0] _GEN_6 = 3'h2 == io_instr[15:13] ? _io_compressed_res_instr_T_11 : _GEN_4; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27 318:21]
  wire  _GEN_7 = 3'h2 == io_instr[15:13] ? 1'h0 : _GEN_5; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27 320:23]
  wire [31:0] io_compressed_res_instr = 3'h0 == io_instr[15:13] ? _GEN_0 : _GEN_6; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27]
  wire  io_compressed_res_illegal = 3'h0 == io_instr[15:13] ? _io_compressed_T_3 : _GEN_7; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 304:27]
  wire [5:0] _io_compressed_instr_T_2 = io_instr[12] ? 6'h3f : 6'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 572:40]
  wire [31:0] _io_compressed_instr_T_7 = {_io_compressed_instr_T_2,io_instr[12],io_instr[6:2],io_instr[11:7],3'h0,
    io_instr[11:7],7'h13}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 572:35]
  wire [8:0] _io_compressed_instr_T_18 = io_instr[12] ? 9'h1ff : 9'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 580:41]
  wire  _io_compressed_instr_T_20 = ~io_instr[15]; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 580:67]
  wire [24:0] io_compressed_instr_lo_1 = {io_instr[11],io_instr[5:3],_io_compressed_instr_T_18,4'h0,
    _io_compressed_instr_T_20,7'h6f}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 578:35]
  wire [31:0] _io_compressed_instr_T_21 = {io_instr[12],io_instr[8],io_instr[10:9],io_instr[6],io_instr[7],io_instr[2],
    io_compressed_instr_lo_1}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 578:35]
  wire [31:0] _io_compressed_instr_T_28 = {_io_compressed_instr_T_2,io_instr[12],io_instr[6:2],5'h0,3'h0,io_instr[11:7],7'h13
    }; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 585:35]
  wire [5:0] _T_17 = {io_instr[12],io_instr[6:2]}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 589:19]
  wire  _T_18 = _T_17 == 6'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 589:48]
  wire [2:0] _io_compressed_instr_T_33 = io_instr[12] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 596:46]
  wire [31:0] _io_compressed_instr_T_38 = {_io_compressed_instr_T_33,io_instr[4:3],io_instr[5],io_instr[2],io_instr[6],24'h10113
    }; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 596:41]
  wire [14:0] _io_compressed_instr_T_41 = io_instr[12] ? 15'h7fff : 15'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 600:46]
  wire [31:0] _io_compressed_instr_T_44 = {_io_compressed_instr_T_41,io_instr[6:2],io_instr[11:7],7'h37}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 600:41]
  wire [31:0] _io_compressed_instr_T_45 = io_instr[11:7] == 5'h2 ? _io_compressed_instr_T_38 : _io_compressed_instr_T_44
    ; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 594:39]
  wire [31:0] _GEN_11 = _T_17 == 6'h0 ? 32'h0 : _io_compressed_instr_T_45; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 589:56 591:33 594:33]
  wire [31:0] _io_compressed_res_instr_T_23 = {1'h0,io_instr[10],5'h0,io_instr[6:2],2'h1,io_instr[9:7],3'h5,2'h1,
    io_instr[9:7],7'h13}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 353:27]
  wire [31:0] _GEN_13 = io_instr[12] ? 32'h0 : _io_compressed_res_instr_T_23; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 349:36 351:21 353:21]
  wire [31:0] _io_compressed_res_instr_T_31 = {_io_compressed_instr_T_2,io_instr[12],io_instr[6:2],2'h1,io_instr[9:7],5'h1d
    ,io_instr[9:7],7'h13}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 360:25]
  wire [2:0] _io_compressed_T_17 = {io_instr[12],io_instr[6:5]}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 366:19]
  wire [31:0] _io_compressed_res_instr_T_35 = {9'h81,io_instr[4:2],2'h1,io_instr[9:7],3'h0,2'h1,io_instr[9:7],7'h33}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 367:29]
  wire [31:0] _io_compressed_res_instr_T_39 = {9'h1,io_instr[4:2],2'h1,io_instr[9:7],5'h11,io_instr[9:7],7'h33}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 371:29]
  wire [31:0] _io_compressed_res_instr_T_43 = {9'h1,io_instr[4:2],2'h1,io_instr[9:7],5'h19,io_instr[9:7],7'h33}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 375:29]
  wire [31:0] _io_compressed_res_instr_T_47 = {9'h1,io_instr[4:2],2'h1,io_instr[9:7],5'h1d,io_instr[9:7],7'h33}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 379:29]
  wire [31:0] _GEN_14 = _io_compressed_T_17 == 3'h3 ? _io_compressed_res_instr_T_47 : 32'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 378:59 379:23 384:23]
  wire  _GEN_15 = _io_compressed_T_17 == 3'h3 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 378:59 381:25 383:25]
  wire [31:0] _GEN_16 = _io_compressed_T_17 == 3'h2 ? _io_compressed_res_instr_T_43 : _GEN_14; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 374:59 375:23]
  wire  _GEN_17 = _io_compressed_T_17 == 3'h2 ? 1'h0 : _GEN_15; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 374:59 377:25]
  wire [31:0] _GEN_18 = _io_compressed_T_17 == 3'h1 ? _io_compressed_res_instr_T_39 : _GEN_16; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 370:59 371:23]
  wire  _GEN_19 = _io_compressed_T_17 == 3'h1 ? 1'h0 : _GEN_17; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 370:59 373:25]
  wire [31:0] _GEN_20 = _io_compressed_T_17 == 3'h0 ? _io_compressed_res_instr_T_35 : _GEN_18; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 366:53 367:23]
  wire  _GEN_21 = _io_compressed_T_17 == 3'h0 ? 1'h0 : _GEN_19; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 366:53 369:25]
  wire [31:0] _GEN_22 = 2'h3 == io_instr[11:10] ? _GEN_20 : 32'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 342:15 344:24]
  wire  _GEN_23 = 2'h3 == io_instr[11:10] ? _GEN_21 : 1'h1; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 343:17 344:24]
  wire [31:0] _GEN_24 = 2'h2 == io_instr[11:10] ? _io_compressed_res_instr_T_31 : _GEN_22; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 344:24 360:19]
  wire  _GEN_25 = 2'h2 == io_instr[11:10] ? 1'h0 : _GEN_23; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 344:24 362:21]
  wire  io_compressed_res_1_illegal = 2'h0 == io_instr[11:10] | 2'h1 == io_instr[11:10] ? io_instr[12] : _GEN_25; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 344:24]
  wire [31:0] io_compressed_res_1_instr = 2'h0 == io_instr[11:10] | 2'h1 == io_instr[11:10] ? _GEN_13 : _GEN_24; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 344:24]
  wire [3:0] _io_compressed_instr_T_48 = io_instr[12] ? 4'hf : 4'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 607:40]
  wire [14:0] io_compressed_instr_lo_5 = {2'h0,io_instr[13],io_instr[11:10],io_instr[4:3],io_instr[12],7'h63}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 607:35]
  wire [31:0] _io_compressed_instr_T_56 = {_io_compressed_instr_T_48,io_instr[6:5],io_instr[2],7'h1,io_instr[9:7],
    io_compressed_instr_lo_5}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 607:35]
  wire [31:0] _GEN_28 = io_instr[15:13] == 3'h6 | io_instr[15:13] == 3'h7 ? _io_compressed_instr_T_56 : 32'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 604:78 607:29 613:29]
  wire  _GEN_29 = io_instr[15:13] == 3'h6 | io_instr[15:13] == 3'h7 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 604:78 610:31 612:31]
  wire [31:0] _GEN_30 = io_instr[15:13] == 3'h4 ? io_compressed_res_1_instr : _GEN_28; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 602:47 603:23]
  wire  _GEN_31 = io_instr[15:13] == 3'h4 ? io_compressed_res_1_illegal : _GEN_29; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 602:47 603:23]
  wire  _GEN_32 = io_instr[15:13] == 3'h3 ? _T_18 : _GEN_31; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 588:47]
  wire [31:0] _GEN_33 = io_instr[15:13] == 3'h3 ? _GEN_11 : _GEN_30; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 588:47]
  wire [31:0] _GEN_34 = io_instr[15:13] == 3'h2 ? _io_compressed_instr_T_28 : _GEN_33; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 582:47 585:29]
  wire  _GEN_35 = io_instr[15:13] == 3'h2 ? 1'h0 : _GEN_32; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 582:47 587:31]
  wire [31:0] _GEN_36 = io_instr[15:13] == 3'h1 | io_instr[15:13] == 3'h5 ? _io_compressed_instr_T_21 : _GEN_34; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 575:78 578:29]
  wire  _GEN_37 = io_instr[15:13] == 3'h1 | io_instr[15:13] == 3'h5 ? 1'h0 : _GEN_35; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 575:78 581:31]
  wire [31:0] _GEN_38 = io_instr[15:13] == 3'h0 ? _io_compressed_instr_T_7 : _GEN_36; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 569:39 572:29]
  wire  _GEN_39 = io_instr[15:13] == 3'h0 ? 1'h0 : _GEN_37; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 569:39 574:31]
  wire [31:0] _io_compressed_res_instr_T_51 = {7'h0,io_instr[6:2],io_instr[11:7],3'h1,io_instr[11:7],7'h13}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 487:29]
  wire [31:0] _GEN_41 = io_instr[12] ? 32'h0 : _io_compressed_res_instr_T_51; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 483:38 485:23 487:23]
  wire  _io_compressed_T_37 = io_instr[11:7] == 5'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 494:27]
  wire [31:0] _io_compressed_res_instr_T_56 = {4'h0,io_instr[3:2],io_instr[12],io_instr[6:4],2'h0,8'h12,io_instr[11:7],7'h3
    }; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 498:29]
  wire [31:0] _GEN_43 = io_instr[11:7] == 5'h0 ? 32'h0 : _io_compressed_res_instr_T_56; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 494:40 496:23 498:23]
  wire [31:0] _io_compressed_res_instr_T_61 = {4'h0,io_instr[8:7],io_instr[12],io_instr[6:2],5'h2,3'h2,io_instr[11:9],9'h23
    }; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 504:27]
  wire  _io_compressed_T_43 = io_instr[6:2] != 5'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 511:30]
  wire [31:0] _io_compressed_res_instr_T_64 = {7'h0,io_instr[6:2],5'h0,3'h0,io_instr[11:7],7'h33}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 515:33]
  wire [31:0] _io_compressed_res_instr_T_66 = {12'h0,io_instr[11:7],3'h0,12'h67}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 523:35]
  wire [31:0] _GEN_44 = _io_compressed_T_37 ? 32'h0 : _io_compressed_res_instr_T_66; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 518:41 519:29 523:29]
  wire  _GEN_46 = io_instr[6:2] != 5'h0 ? 1'h0 : _io_compressed_T_37; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 511:38 514:29]
  wire [31:0] _GEN_47 = io_instr[6:2] != 5'h0 ? _io_compressed_res_instr_T_64 : _GEN_44; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 511:38 515:27]
  wire [31:0] _io_compressed_res_instr_T_70 = {7'h0,io_instr[6:2],io_instr[11:7],3'h0,io_instr[11:7],7'h33}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 531:33]
  wire [31:0] _io_compressed_res_instr_T_72 = {12'h0,io_instr[11:7],3'h0,12'he7}; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 540:35]
  wire [31:0] _GEN_49 = _io_compressed_T_37 ? 32'h100073 : _io_compressed_res_instr_T_72; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 533:41 536:29 540:29]
  wire [31:0] _GEN_51 = _io_compressed_T_43 ? _io_compressed_res_instr_T_70 : _GEN_49; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 527:38 531:27]
  wire  _GEN_52 = ~io_instr[12] & _GEN_46; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 510:28]
  wire [31:0] _GEN_53 = ~io_instr[12] ? _GEN_47 : _GEN_51; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 510:28]
  wire  _GEN_54 = _io_compressed_T_6 ? _GEN_52 : 1'h1; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 394:17 479:26]
  wire [31:0] _GEN_55 = _io_compressed_T_6 ? _GEN_53 : 32'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 393:15 479:26]
  wire [31:0] _GEN_56 = _io_compressed_T_5 ? _io_compressed_res_instr_T_61 : _GEN_55; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 479:26 504:21]
  wire  _GEN_57 = _io_compressed_T_5 ? 1'h0 : _GEN_54; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 479:26 506:23]
  wire  _GEN_58 = _io_compressed_T_4 ? _io_compressed_T_37 : _GEN_57; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 479:26]
  wire [31:0] _GEN_59 = _io_compressed_T_4 ? _GEN_43 : _GEN_56; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 479:26]
  wire  io_compressed_res_2_illegal = _io_compressed_T_1 ? io_instr[12] : _GEN_58; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 479:26]
  wire [31:0] io_compressed_res_2_instr = _io_compressed_T_1 ? _GEN_41 : _GEN_59; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 479:26]
  wire [31:0] _GEN_62 = io_instr[1:0] == 2'h3 ? io_instr : 32'h0; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 617:41 618:25 621:25]
  wire  _GEN_63 = io_instr[1:0] == 2'h3 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 617:41 619:27 622:27]
  wire [31:0] _GEN_64 = io_instr[1:0] == 2'h2 ? io_compressed_res_2_instr : _GEN_62; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 615:41 616:19]
  wire  _GEN_65 = io_instr[1:0] == 2'h2 ? io_compressed_res_2_illegal : _GEN_63; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 615:41 616:19]
  wire [31:0] _GEN_66 = io_instr[1:0] == 2'h1 ? _GEN_38 : _GEN_64; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 568:41]
  wire  _GEN_67 = io_instr[1:0] == 2'h1 ? _GEN_39 : _GEN_65; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 568:41]
  assign io_compressed_instr = io_instr[1:0] == 2'h0 ? io_compressed_res_instr : _GEN_66; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 566:35 567:19]
  assign io_compressed_illegal = io_instr[1:0] == 2'h0 ? io_compressed_res_illegal : _GEN_67; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 566:35 567:19]
  assign io_flag = io_instr[1:0] != 2'h3; // @[src/main/scala/coreGen/core/ifu/CompressedDecoder.scala 625:31]
endmodule
module bpu(
  input  [31:0] io_addr, // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 20:23]
  input  [31:0] io_instr, // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 20:23]
  input         io_valid, // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 20:23]
  output        io_branch_flag, // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 20:23]
  output [31:0] io_branch_addr // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 20:23]
);
  wire  imm_jen = io_instr[6:0] == 7'h6f; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 23:35]
  wire [11:0] _imm_T_3 = io_instr[31] ? 12'hfff : 12'h0; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 24:29]
  wire [31:0] imm_j = {_imm_T_3,io_instr[19:12],io_instr[20],io_instr[30:21],1'h0}; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 24:24]
  wire  imm_ben = io_instr[6:0] == 7'h63; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 25:35]
  wire [18:0] _imm_T_10 = io_instr[31] ? 19'h7ffff : 19'h0; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 26:29]
  wire [31:0] imm_b = {_imm_T_10,io_instr[31],io_instr[7],io_instr[30:25],io_instr[11:8],1'h0}; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 26:24]
  wire  _imm_T_16 = io_instr[1:0] == 2'h1; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 27:37]
  wire  imm_cjen = io_instr[1:0] == 2'h1 & (io_instr[15:13] == 3'h5 | io_instr[15:13] == 3'h1); // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 27:50]
  wire [19:0] _imm_T_24 = io_instr[12] ? 20'hfffff : 20'h0; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 28:29]
  wire [31:0] imm_cj = {_imm_T_24,io_instr[12],io_instr[8],io_instr[10:9],io_instr[6],io_instr[7],io_instr[2],io_instr[
    11],io_instr[5:3],1'h0}; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 28:24]
  wire  imm_cben = _imm_T_16 & (io_instr[15:13] == 3'h6 | io_instr[15:13] == 3'h7); // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 29:50]
  wire [22:0] _imm_T_42 = io_instr[12] ? 23'h7fffff : 23'h0; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 30:29]
  wire [31:0] imm_cb = {_imm_T_42,io_instr[12],io_instr[6:5],io_instr[2],io_instr[11:10],io_instr[4:3],1'h0}; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 30:24]
  wire [3:0] benchidex = {imm_cben,imm_cjen,imm_ben,imm_jen}; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 34:28]
  wire [31:0] _branch_T_1 = 4'h1 == benchidex ? imm_j : 32'h0; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 35:50]
  wire [31:0] _branch_T_3 = 4'h2 == benchidex ? imm_b : _branch_T_1; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 35:50]
  wire [31:0] _branch_T_5 = 4'h4 == benchidex ? imm_cj : _branch_T_3; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 35:50]
  wire [31:0] imm_branch = 4'h8 == benchidex ? imm_cb : _branch_T_5; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 35:50]
  assign io_branch_flag = io_valid & (imm_jen | imm_cjen | imm_ben & imm_b[31] | imm_cben & imm_cb[31]); // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 44:34]
  assign io_branch_addr = io_addr + imm_branch; // @[src/main/scala/coreGen/core/ifu/BranchPredict.scala 46:33]
endmodule
module ifu(
  input         clock,
  input         reset,
  input         special_req_all_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 26:47]
  input  [31:0] boot_addr_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 27:47]
  input         req_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 28:47]
  output        instr_req_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 31:47]
  output [31:0] instr_addr_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 32:47]
  input         instr_gnt_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 33:47]
  input         instr_rvalid_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 34:47]
  input  [31:0] instr_rdata_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 35:47]
  input         instr_err_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 36:47]
  output        instr_valid_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 40:47]
  output        instr_new_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 41:47]
  output [31:0] instr_rdata_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 42:47]
  output [31:0] instr_rdata_alu_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 43:47]
  output [15:0] instr_rdata_c_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 44:47]
  output        instr_is_compressed_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 46:47]
  output        instr_bp_taken_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 47:47]
  output        instr_fetch_err_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 49:47]
  output        instr_fetch_err_plus2_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 50:47]
  output        illegal_c_insn_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 51:47]
  output [31:0] pc_if_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 53:47]
  output [31:0] pc_id_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 54:47]
  input         disable_branch_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 56:47]
  input         instr_valid_clear_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 59:47]
  input         pc_set_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 60:47]
  input         pc_set_spec_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 61:47]
  input  [2:0]  pc_mux_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 62:47]
  input         nt_branch_mispredict_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 63:47]
  input  [2:0]  exc_pc_mux_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 65:47]
  input  [5:0]  exc_cause, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 66:47]
  input  [31:0] branch_target_ex_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 72:47]
  input  [31:0] csr_mepc_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 75:47]
  input  [31:0] csr_depc_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 76:47]
  input  [31:0] csr_mtvec_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 77:47]
  input         id_in_ready_i, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 80:47]
  output        fetch_valid_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 83:47]
  output        if_busy_o, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 87:47]
  input  [31:0] csr_mpvec_base, // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 89:47]
  input  [7:0]  plic_id // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 90:47]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
`endif // RANDOMIZE_REG_INIT
  wire  u_prebuffer_clock; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_reset; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_branch_flag; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_branch_spec; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_branch_predic; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_branch_mispred; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire [31:0] u_prebuffer_io_branch_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_fifoOut_valid; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_fifoOut_ready; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire [31:0] u_prebuffer_io_fifoOut_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire [31:0] u_prebuffer_io_fifoOut_rdata; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_fifoOut_err; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_fifoOut_errplus2; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_IBus_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_IBus_gnt; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire [31:0] u_prebuffer_io_IBus_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_IBus_rvalid; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire [31:0] u_prebuffer_io_IBus_rdata; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_IBus_err; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire  u_prebuffer_io_busy; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
  wire [31:0] u_cdecoder_io_instr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 271:28]
  wire [31:0] u_cdecoder_io_compressed_instr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 271:28]
  wire  u_cdecoder_io_compressed_illegal; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 271:28]
  wire  u_cdecoder_io_flag; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 271:28]
  wire [31:0] u_bpu_io_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 333:28]
  wire [31:0] u_bpu_io_instr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 333:28]
  wire  u_bpu_io_valid; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 333:28]
  wire  u_bpu_io_branch_flag; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 333:28]
  wire [31:0] u_bpu_io_branch_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 333:28]
  wire  _instr_valid_id_q_T_2 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:31]
  reg  instr_valid_id_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  instr_new_id_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire [31:0] _exc_pc_T_1 = {csr_mtvec_i[31:2],2'h0}; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 147:53]
  wire [31:0] _exc_pc_T_6 = {csr_mtvec_i[31:8],1'h0,exc_cause[4:0],2'h0}; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 150:52]
  wire [31:0] _exc_pc_T_8 = {csr_mpvec_base[31:10],plic_id,2'h0}; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 151:52]
  wire [31:0] _exc_pc_T_10 = 3'h0 == exc_pc_mux_i ? _exc_pc_T_1 : _exc_pc_T_1; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 147:83]
  wire [31:0] _exc_pc_T_12 = 3'h1 == exc_pc_mux_i ? _exc_pc_T_6 : _exc_pc_T_10; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 147:83]
  wire [31:0] _exc_pc_T_14 = 3'h2 == exc_pc_mux_i ? _exc_pc_T_8 : _exc_pc_T_12; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 147:83]
  wire [31:0] _exc_pc_T_16 = 3'h3 == exc_pc_mux_i ? 32'h40800 : _exc_pc_T_14; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 147:83]
  wire [31:0] exc_pc = 3'h4 == exc_pc_mux_i ? 32'h40808 : _exc_pc_T_16; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 147:83]
  wire  _pc_mux_internal_T = ~pc_set_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 169:56]
  wire  predict_branch_taken_raw = u_bpu_io_branch_flag; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 328:44 339:36]
  reg  instr_skid_valid_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire  _predict_branch_taken_T = ~instr_skid_valid_q; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 342:60]
  wire  fetch_err = u_prebuffer_io_fifoOut_err; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 114:45 242:49]
  wire  predict_branch_taken = predict_branch_taken_raw & ~instr_skid_valid_q & ~fetch_err; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 342:80]
  wire  _pc_mux_internal_T_1 = predict_branch_taken & ~pc_set_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 169:53]
  wire [2:0] pc_mux_internal = predict_branch_taken & ~pc_set_i ? 3'h5 : pc_mux_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 169:31]
  wire [31:0] _fetch_addr_n_T_3 = 3'h1 == pc_mux_internal ? branch_target_ex_i : boot_addr_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 184:71]
  wire [31:0] _fetch_addr_n_T_5 = 3'h2 == pc_mux_internal ? exc_pc : _fetch_addr_n_T_3; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 184:71]
  wire [31:0] _fetch_addr_n_T_7 = 3'h3 == pc_mux_internal ? csr_mepc_i : _fetch_addr_n_T_5; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 184:71]
  wire [31:0] _fetch_addr_n_T_9 = 3'h4 == pc_mux_internal ? csr_depc_i : _fetch_addr_n_T_7; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 184:71]
  wire [31:0] predict_branch_pc = u_bpu_io_branch_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 135:45 340:36]
  wire [31:0] fetch_addr_n = 3'h5 == pc_mux_internal ? predict_branch_pc : _fetch_addr_n_T_9; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 184:71]
  wire  fetch_valid = u_prebuffer_io_fifoOut_valid; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 110:45 239:49]
  wire  if_instr_valid = fetch_valid | instr_skid_valid_q; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 346:41]
  wire  _instr_valid_id_d_T = if_instr_valid & id_in_ready_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 285:44]
  wire  _instr_valid_id_d_T_4 = instr_valid_id_q & ~instr_valid_clear_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 286:47]
  reg [31:0] instr_rdata_id_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire [31:0] instr_decompressed = u_cdecoder_io_compressed_instr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 267:34 275:51]
  reg [31:0] instr_rdata_alu_id_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  reg  instr_rdata_err_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire  if_instr_err = _predict_branch_taken_T & fetch_err; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 350:49]
  reg  instr_fetch_err_plus2_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire  fetch_err_plus2 = u_prebuffer_io_fifoOut_errplus2; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 115:45 243:49]
  reg [31:0] instr_skid_data_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire [31:0] fetch_rdata = u_prebuffer_io_fifoOut_rdata; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 112:45 240:49]
  wire [31:0] if_instr_rdata = instr_skid_valid_q ? instr_skid_data_q : fetch_rdata; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 347:32]
  reg [15:0] instr_rdata_c_id_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  reg  instr_is_compressed_id_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire  instr_is_compressed = u_cdecoder_io_flag; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 269:35 276:51]
  reg  illegal_c_insn_id_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire  illegal_c_insn = u_cdecoder_io_compressed_illegal; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 268:30 277:51]
  reg [31:0] pc_id_req; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire  _instr_skid_en_T = ~id_in_ready_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 330:48]
  wire  instr_skid_en = _pc_mux_internal_T_1 & ~id_in_ready_i & _predict_branch_taken_T & ~special_req_all_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 330:85]
  reg [31:0] instr_skid_addr_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire [31:0] fetch_addr = u_prebuffer_io_fifoOut_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 113:45 241:49]
  reg  instr_skid_bp_taken_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  reg  instr_bp_taken_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire  unused_fetch_addr_n0 = fetch_addr_n[0]; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 257:41]
  PrefetchBuffer u_prebuffer ( // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 228:33]
    .clock(u_prebuffer_clock),
    .reset(u_prebuffer_reset),
    .io_req(u_prebuffer_io_req),
    .io_branch_flag(u_prebuffer_io_branch_flag),
    .io_branch_spec(u_prebuffer_io_branch_spec),
    .io_branch_predic(u_prebuffer_io_branch_predic),
    .io_branch_mispred(u_prebuffer_io_branch_mispred),
    .io_branch_addr(u_prebuffer_io_branch_addr),
    .io_fifoOut_valid(u_prebuffer_io_fifoOut_valid),
    .io_fifoOut_ready(u_prebuffer_io_fifoOut_ready),
    .io_fifoOut_addr(u_prebuffer_io_fifoOut_addr),
    .io_fifoOut_rdata(u_prebuffer_io_fifoOut_rdata),
    .io_fifoOut_err(u_prebuffer_io_fifoOut_err),
    .io_fifoOut_errplus2(u_prebuffer_io_fifoOut_errplus2),
    .io_IBus_req(u_prebuffer_io_IBus_req),
    .io_IBus_gnt(u_prebuffer_io_IBus_gnt),
    .io_IBus_addr(u_prebuffer_io_IBus_addr),
    .io_IBus_rvalid(u_prebuffer_io_IBus_rvalid),
    .io_IBus_rdata(u_prebuffer_io_IBus_rdata),
    .io_IBus_err(u_prebuffer_io_IBus_err),
    .io_busy(u_prebuffer_io_busy)
  );
  Cdecoder u_cdecoder ( // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 271:28]
    .io_instr(u_cdecoder_io_instr),
    .io_compressed_instr(u_cdecoder_io_compressed_instr),
    .io_compressed_illegal(u_cdecoder_io_compressed_illegal),
    .io_flag(u_cdecoder_io_flag)
  );
  bpu u_bpu ( // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 333:28]
    .io_addr(u_bpu_io_addr),
    .io_instr(u_bpu_io_instr),
    .io_valid(u_bpu_io_valid),
    .io_branch_flag(u_bpu_io_branch_flag),
    .io_branch_addr(u_bpu_io_branch_addr)
  );
  assign instr_req_o = u_prebuffer_io_IBus_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 245:49]
  assign instr_addr_o = u_prebuffer_io_IBus_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 246:49]
  assign instr_valid_id_o = instr_valid_id_q; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 290:25]
  assign instr_new_id_o = instr_new_id_q; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 291:25]
  assign instr_rdata_id_o = instr_rdata_id_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 296:37]
  assign instr_rdata_alu_id_o = instr_rdata_alu_id_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 298:37]
  assign instr_rdata_c_id_o = instr_rdata_c_id_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 304:37]
  assign instr_is_compressed_id_o = instr_is_compressed_id_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 306:37]
  assign instr_bp_taken_o = instr_bp_taken_q; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 355:26]
  assign instr_fetch_err_o = instr_rdata_err_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 300:37]
  assign instr_fetch_err_plus2_o = instr_fetch_err_plus2_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 302:37]
  assign illegal_c_insn_id_o = illegal_c_insn_id_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 308:37]
  assign pc_if_o = instr_skid_valid_q ? instr_skid_addr_q : fetch_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 348:32]
  assign pc_id_o = pc_id_req; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 310:37]
  assign fetch_valid_o = u_prebuffer_io_fifoOut_valid; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 110:45 239:49]
  assign if_busy_o = u_prebuffer_io_busy; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 103:45 253:49]
  assign u_prebuffer_clock = clock;
  assign u_prebuffer_reset = reset;
  assign u_prebuffer_io_req = req_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 230:43]
  assign u_prebuffer_io_branch_flag = (pc_set_i | predict_branch_taken) & ~disable_branch_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 261:55]
  assign u_prebuffer_io_branch_spec = pc_set_spec_i | predict_branch_taken; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 262:34]
  assign u_prebuffer_io_branch_predic = predict_branch_taken & _pc_mux_internal_T; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 344:52]
  assign u_prebuffer_io_branch_mispred = nt_branch_mispredict_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 235:43]
  assign u_prebuffer_io_branch_addr = {fetch_addr_n[31:1],1'h0}; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 236:50]
  assign u_prebuffer_io_fifoOut_ready = id_in_ready_i & _predict_branch_taken_T; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 353:43]
  assign u_prebuffer_io_IBus_gnt = instr_gnt_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 247:43]
  assign u_prebuffer_io_IBus_rvalid = instr_rvalid_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 248:43]
  assign u_prebuffer_io_IBus_rdata = instr_rdata_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 249:43]
  assign u_prebuffer_io_IBus_err = instr_err_i; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 250:43]
  assign u_cdecoder_io_instr = instr_skid_valid_q ? instr_skid_data_q : fetch_rdata; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 347:32]
  assign u_bpu_io_addr = u_prebuffer_io_fifoOut_addr; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 113:45 241:49]
  assign u_bpu_io_instr = u_prebuffer_io_fifoOut_rdata; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 112:45 240:49]
  assign u_bpu_io_valid = u_prebuffer_io_fifoOut_valid; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 110:45 239:49]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 285:73]
      instr_valid_id_q <= 1'h0;
    end else begin
      instr_valid_id_q <= if_instr_valid & id_in_ready_i & _pc_mux_internal_T | _instr_valid_id_d_T_4;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 288:44]
      instr_new_id_q <= 1'h0;
    end else begin
      instr_new_id_q <= if_instr_valid & id_in_ready_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 331:70]
      instr_skid_valid_q <= 1'h0;
    end else begin
      instr_skid_valid_q <= instr_skid_valid_q & _instr_skid_en_T | instr_skid_en;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_id_req <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_id_req <= instr_decompressed;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_alu_id_req <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_alu_id_req <= instr_decompressed;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_err_req <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_err_req <= if_instr_err;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_fetch_err_plus2_req <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_fetch_err_plus2_req <= fetch_err_plus2;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_skid_data_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (instr_skid_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_skid_data_q <= fetch_rdata;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_c_id_req <= 16'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_rdata_c_id_req <= if_instr_rdata[15:0];
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_is_compressed_id_req <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_is_compressed_id_req <= instr_is_compressed;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      illegal_c_insn_id_req <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      illegal_c_insn_id_req <= illegal_c_insn;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      pc_id_req <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      pc_id_req <= pc_if_o;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_skid_addr_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (instr_skid_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_skid_addr_q <= fetch_addr;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_skid_bp_taken_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (instr_skid_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_skid_bp_taken_q <= predict_branch_taken;
    end
  end
  always @(posedge clock or posedge _instr_valid_id_q_T_2) begin
    if (_instr_valid_id_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      instr_bp_taken_q <= 1'h0; // @[src/main/scala/coreGen/core/ifu/InstructFetchUnit.scala 351:32]
    end else if (_instr_valid_id_d_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      if (instr_skid_valid_q) begin
        instr_bp_taken_q <= instr_skid_bp_taken_q;
      end else begin
        instr_bp_taken_q <= predict_branch_taken;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  instr_valid_id_q = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  instr_new_id_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  instr_skid_valid_q = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  instr_rdata_id_req = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  instr_rdata_alu_id_req = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  instr_rdata_err_req = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  instr_fetch_err_plus2_req = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  instr_skid_data_q = _RAND_7[31:0];
  _RAND_8 = {1{`RANDOM}};
  instr_rdata_c_id_req = _RAND_8[15:0];
  _RAND_9 = {1{`RANDOM}};
  instr_is_compressed_id_req = _RAND_9[0:0];
  _RAND_10 = {1{`RANDOM}};
  illegal_c_insn_id_req = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  pc_id_req = _RAND_11[31:0];
  _RAND_12 = {1{`RANDOM}};
  instr_skid_addr_q = _RAND_12[31:0];
  _RAND_13 = {1{`RANDOM}};
  instr_skid_bp_taken_q = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  instr_bp_taken_q = _RAND_14[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    instr_valid_id_q = 1'h0;
  end
  if (~reset) begin
    instr_new_id_q = 1'h0;
  end
  if (~reset) begin
    instr_skid_valid_q = 1'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_rdata_id_req = 32'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_rdata_alu_id_req = 32'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_rdata_err_req = 1'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_fetch_err_plus2_req = 1'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_skid_data_q = 32'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_rdata_c_id_req = 16'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_is_compressed_id_req = 1'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    illegal_c_insn_id_req = 1'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    pc_id_req = 32'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_skid_addr_q = 32'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_skid_bp_taken_q = 1'h0;
  end
  if (_instr_valid_id_q_T_2) begin
    instr_bp_taken_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module chiseldecoder(
  output [5:0]  atop_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 40:36]
  output        prepost_useincr_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 41:36]
  output        is_rvv_instr_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 43:36]
  output        is_rvv_op_instr_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 44:36]
  output        is_rvv_vset_instr_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 45:36]
  output        illegal_insn_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 89:36]
  output        ebrk_insn_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 90:36]
  output        mret_insn_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 91:36]
  output        dret_insn_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 93:36]
  output        ecall_insn_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 94:36]
  output        wfi_insn_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 95:36]
  output        jump_set_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 96:36]
  input         instr_first_cycle_i, // @[src/main/scala/coreGen/core/idu/decoder.scala 101:36]
  input  [31:0] instr_rdata_i, // @[src/main/scala/coreGen/core/idu/decoder.scala 102:36]
  input  [31:0] instr_rdata_alu_i, // @[src/main/scala/coreGen/core/idu/decoder.scala 103:36]
  input         illegal_c_insn_i, // @[src/main/scala/coreGen/core/idu/decoder.scala 106:36]
  output        imm_a_mux_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 109:36]
  output [2:0]  imm_b_mux_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 110:36]
  output [2:0]  bt_a_mux_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 111:36]
  output [2:0]  bt_b_mux_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 112:36]
  output [31:0] imm_i_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 113:36]
  output [31:0] imm_s_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 114:36]
  output [31:0] imm_b_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 115:36]
  output [31:0] imm_u_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 116:36]
  output [31:0] imm_j_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 117:36]
  output [31:0] zimm_rs1_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 118:36]
  output [1:0]  rf_wdata_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 121:36]
  output        rf_we_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 122:36]
  output [4:0]  rf_raddr_a_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 123:36]
  output [4:0]  rf_raddr_b_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 124:36]
  output [4:0]  rf_waddr_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 125:36]
  output        rf_ren_a_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 126:36]
  output        rf_ren_b_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 127:36]
  output [5:0]  alu_operator_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 130:36]
  output [2:0]  alu_op_a_mux_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 131:36]
  output [1:0]  alu_op_b_mux_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 133:36]
  output        mult_en_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 137:36]
  output        div_en_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 138:36]
  output        mult_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 139:36]
  output        div_sel_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 140:36]
  output [1:0]  multdiv_operator_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 142:36]
  output [1:0]  multdiv_signed_mode_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 143:36]
  output        csr_access_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 146:36]
  output [1:0]  csr_op_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 147:36]
  output        data_req_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 150:36]
  output        data_we_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 151:36]
  output [1:0]  data_type_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 152:36]
  output        data_sign_extension_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 154:36]
  output        jump_in_dec_o, // @[src/main/scala/coreGen/core/idu/decoder.scala 158:36]
  output        branch_in_dec_o // @[src/main/scala/coreGen/core/idu/decoder.scala 159:36]
);
  wire [19:0] _imm_i_type_o_T_2 = instr_rdata_i[31] ? 20'hfffff : 20'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 205:30]
  wire [26:0] imm_s_type_o_hi = {_imm_i_type_o_T_2,instr_rdata_i[31:25]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 206:25]
  wire [18:0] _imm_b_type_o_T_2 = instr_rdata_i[31] ? 19'h7ffff : 19'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 207:30]
  wire [10:0] imm_b_type_o_lo = {instr_rdata_i[30:25],instr_rdata_i[11:8],1'h0}; // @[src/main/scala/coreGen/core/idu/decoder.scala 207:25]
  wire [20:0] imm_b_type_o_hi = {_imm_b_type_o_T_2,instr_rdata_i[31],instr_rdata_i[7]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 207:25]
  wire [11:0] _imm_j_type_o_T_2 = instr_rdata_i[31] ? 12'hfff : 12'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 209:30]
  wire [10:0] imm_j_type_o_lo = {instr_rdata_i[30:21],1'h0}; // @[src/main/scala/coreGen/core/idu/decoder.scala 209:25]
  wire [20:0] imm_j_type_o_hi = {_imm_j_type_o_T_2,instr_rdata_i[19:12],instr_rdata_i[20]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 209:25]
  wire [4:0] instr_rs1 = instr_rdata_i[19:15]; // @[src/main/scala/coreGen/core/idu/decoder.scala 215:25]
  wire [4:0] instr_rs3 = instr_rdata_i[31:27]; // @[src/main/scala/coreGen/core/idu/decoder.scala 221:30]
  wire [6:0] opcode = instr_rdata_i[6:0]; // @[src/main/scala/coreGen/core/idu/decoder.scala 302:38]
  wire  _T_15 = opcode == 7'h63; // @[src/main/scala/coreGen/core/idu/decoder.scala 335:23]
  wire  _T_33 = opcode == 7'h23; // @[src/main/scala/coreGen/core/idu/decoder.scala 352:23]
  wire  _T_191 = instr_rdata_i[14:12] == 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 509:25]
  wire  _T_208 = instr_rdata_i[13:12] == 2'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 540:27]
  wire  _T_210 = instr_rdata_i[13:12] == 2'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 542:35]
  wire [1:0] _GEN_92 = instr_rdata_i[13:12] == 2'h3 ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 544:48 545:20 282:27]
  wire [1:0] _GEN_94 = instr_rdata_i[13:12] == 2'h2 ? 2'h2 : _GEN_92; // @[src/main/scala/coreGen/core/idu/decoder.scala 542:48 543:20]
  wire [1:0] _GEN_96 = instr_rdata_i[13:12] == 2'h1 ? 2'h1 : _GEN_94; // @[src/main/scala/coreGen/core/idu/decoder.scala 540:40 541:20]
  wire [1:0] _GEN_107 = instr_rdata_i[14:12] == 3'h0 ? 2'h0 : _GEN_96; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 509:39]
  wire [1:0] _GEN_159 = opcode == 7'h73 ? _GEN_107 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 508:43]
  wire [1:0] _GEN_176 = opcode == 7'hf ? 2'h0 : _GEN_159; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 494:45]
  wire [1:0] _GEN_196 = opcode == 7'h33 ? 2'h0 : _GEN_176; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 439:38]
  wire [1:0] _GEN_216 = opcode == 7'h13 ? 2'h0 : _GEN_196; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 397:42]
  wire [1:0] _GEN_236 = opcode == 7'h17 ? 2'h0 : _GEN_216; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 395:41]
  wire [1:0] _GEN_256 = opcode == 7'h37 ? 2'h0 : _GEN_236; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 393:39]
  wire [1:0] _GEN_279 = opcode == 7'h3 ? 2'h0 : _GEN_256; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 372:40]
  wire [1:0] _GEN_301 = opcode == 7'h23 ? 2'h0 : _GEN_279; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 352:41]
  wire [1:0] _GEN_324 = opcode == 7'h63 ? 2'h0 : _GEN_301; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 335:42]
  wire [1:0] _GEN_348 = opcode == 7'h67 ? 2'h0 : _GEN_324; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 318:40]
  wire [1:0] csr_op = opcode == 7'h6f ? 2'h0 : _GEN_348; // @[src/main/scala/coreGen/core/idu/decoder.scala 282:27 307:31]
  wire  _T_14 = instr_rdata_i[14:12] != 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 330:26]
  wire  _T_19 = instr_rdata_i[14:12] == 3'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 341:26]
  wire  _T_20 = _T_191 | _T_19; // @[src/main/scala/coreGen/core/idu/decoder.scala 340:39]
  wire  _T_22 = instr_rdata_i[14:12] == 3'h4; // @[src/main/scala/coreGen/core/idu/decoder.scala 342:26]
  wire  _T_23 = _T_20 | _T_22; // @[src/main/scala/coreGen/core/idu/decoder.scala 341:39]
  wire  _T_25 = instr_rdata_i[14:12] == 3'h5; // @[src/main/scala/coreGen/core/idu/decoder.scala 343:26]
  wire  _T_26 = _T_23 | _T_25; // @[src/main/scala/coreGen/core/idu/decoder.scala 342:39]
  wire  _T_28 = instr_rdata_i[14:12] == 3'h6; // @[src/main/scala/coreGen/core/idu/decoder.scala 344:26]
  wire  _T_29 = _T_26 | _T_28; // @[src/main/scala/coreGen/core/idu/decoder.scala 343:39]
  wire  _T_31 = instr_rdata_i[14:12] == 3'h7; // @[src/main/scala/coreGen/core/idu/decoder.scala 345:26]
  wire  _T_32 = _T_29 | _T_31; // @[src/main/scala/coreGen/core/idu/decoder.scala 344:39]
  wire  _GEN_8 = _T_32 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 345:41 346:22 348:22]
  wire  _T_36 = instr_rdata_i[13:12] == 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 363:26]
  wire  _GEN_11 = _T_210 ? instr_rdata_i[14] : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 367:49 370:22]
  wire [1:0] _GEN_12 = _T_208 ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 365:49 366:22]
  wire  _GEN_13 = _T_208 ? instr_rdata_i[14] : _GEN_11; // @[src/main/scala/coreGen/core/idu/decoder.scala 365:49]
  wire [1:0] _GEN_14 = instr_rdata_i[13:12] == 2'h0 ? 2'h2 : _GEN_12; // @[src/main/scala/coreGen/core/idu/decoder.scala 363:43 364:22]
  wire  _GEN_15 = instr_rdata_i[13:12] == 2'h0 ? instr_rdata_i[14] : _GEN_13; // @[src/main/scala/coreGen/core/idu/decoder.scala 363:43]
  wire  _data_sign_extension_o_T_1 = ~instr_rdata_i[14]; // @[src/main/scala/coreGen/core/idu/decoder.scala 378:32]
  wire  _GEN_20 = _T_208 ? 1'h0 : _GEN_11; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 382:50]
  wire  _GEN_22 = _T_36 ? 1'h0 : _GEN_20; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 380:44]
  wire  _T_55 = instr_rdata_i[14:12] == 3'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 402:21]
  wire  _T_56 = _T_191 | _T_55; // @[src/main/scala/coreGen/core/idu/decoder.scala 401:38]
  wire  _T_58 = instr_rdata_i[14:12] == 3'h3; // @[src/main/scala/coreGen/core/idu/decoder.scala 403:21]
  wire  _T_59 = _T_56 | _T_58; // @[src/main/scala/coreGen/core/idu/decoder.scala 402:33]
  wire  _T_62 = _T_59 | _T_22; // @[src/main/scala/coreGen/core/idu/decoder.scala 403:33]
  wire  _T_65 = _T_62 | _T_28; // @[src/main/scala/coreGen/core/idu/decoder.scala 404:33]
  wire  _T_68 = _T_65 | _T_31; // @[src/main/scala/coreGen/core/idu/decoder.scala 405:33]
  wire  _T_72 = instr_rs3 == 5'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 409:30]
  wire  _illegal_insn_T_2 = instr_rdata_i[26:25] == 2'h0 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 410:34]
  wire  _GEN_26 = instr_rs3 == 5'h0 ? _illegal_insn_T_2 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 409:51 410:28]
  wire  _T_95 = instr_rs3 == 5'h8; // @[src/main/scala/coreGen/core/idu/decoder.scala 430:29]
  wire  _T_96 = _T_72 | _T_95; // @[src/main/scala/coreGen/core/idu/decoder.scala 429:53]
  wire  _GEN_27 = _T_96 ? _illegal_insn_T_2 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 430:49 431:32 433:32]
  wire  _GEN_28 = instr_rdata_i[26] | _GEN_27; // @[src/main/scala/coreGen/core/idu/decoder.scala 426:38 427:28]
  wire  _GEN_29 = _T_25 ? _GEN_28 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 425:46 437:24]
  wire  _GEN_30 = _T_19 ? _GEN_26 : _GEN_29; // @[src/main/scala/coreGen/core/idu/decoder.scala 408:46]
  wire  _GEN_31 = _T_68 ? 1'h0 : _GEN_30; // @[src/main/scala/coreGen/core/idu/decoder.scala 406:34 407:24]
  wire [2:0] _T_100 = {instr_rdata_i[26],instr_rdata_i[13:12]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 444:15]
  wire [9:0] _T_105 = {instr_rdata_i[31:25],instr_rdata_i[14:12]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 447:16]
  wire  _T_110 = _T_105 == 10'h100; // @[src/main/scala/coreGen/core/idu/decoder.scala 448:47]
  wire  _T_111 = _T_105 == 10'h0 | _T_110; // @[src/main/scala/coreGen/core/idu/decoder.scala 447:66]
  wire  _T_115 = _T_105 == 10'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 449:47]
  wire  _T_116 = _T_111 | _T_115; // @[src/main/scala/coreGen/core/idu/decoder.scala 448:66]
  wire  _T_120 = _T_105 == 10'h3; // @[src/main/scala/coreGen/core/idu/decoder.scala 450:47]
  wire  _T_121 = _T_116 | _T_120; // @[src/main/scala/coreGen/core/idu/decoder.scala 449:66]
  wire  _T_125 = _T_105 == 10'h4; // @[src/main/scala/coreGen/core/idu/decoder.scala 451:47]
  wire  _T_126 = _T_121 | _T_125; // @[src/main/scala/coreGen/core/idu/decoder.scala 450:66]
  wire  _T_130 = _T_105 == 10'h6; // @[src/main/scala/coreGen/core/idu/decoder.scala 452:47]
  wire  _T_131 = _T_126 | _T_130; // @[src/main/scala/coreGen/core/idu/decoder.scala 451:66]
  wire  _T_135 = _T_105 == 10'h7; // @[src/main/scala/coreGen/core/idu/decoder.scala 453:47]
  wire  _T_136 = _T_131 | _T_135; // @[src/main/scala/coreGen/core/idu/decoder.scala 452:66]
  wire  _T_140 = _T_105 == 10'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 454:47]
  wire  _T_141 = _T_136 | _T_140; // @[src/main/scala/coreGen/core/idu/decoder.scala 453:66]
  wire  _T_145 = _T_105 == 10'h5; // @[src/main/scala/coreGen/core/idu/decoder.scala 455:47]
  wire  _T_146 = _T_141 | _T_145; // @[src/main/scala/coreGen/core/idu/decoder.scala 454:66]
  wire  _T_150 = _T_105 == 10'h105; // @[src/main/scala/coreGen/core/idu/decoder.scala 456:47]
  wire  _T_151 = _T_146 | _T_150; // @[src/main/scala/coreGen/core/idu/decoder.scala 455:66]
  wire [1:0] _GEN_32 = _T_105 == 10'hf ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 486:76 487:35]
  wire  _GEN_34 = _T_105 == 10'hf ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 486:76 489:38 491:26]
  wire [1:0] _GEN_35 = _T_105 == 10'he ? 2'h3 : _GEN_32; // @[src/main/scala/coreGen/core/idu/decoder.scala 482:76 483:35]
  wire [1:0] _GEN_36 = _T_105 == 10'he ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 482:76 484:35]
  wire  _GEN_37 = _T_105 == 10'he ? 1'h0 : _GEN_34; // @[src/main/scala/coreGen/core/idu/decoder.scala 482:76 485:38]
  wire [1:0] _GEN_38 = _T_105 == 10'hd ? 2'h2 : _GEN_35; // @[src/main/scala/coreGen/core/idu/decoder.scala 478:76 479:35]
  wire [1:0] _GEN_39 = _T_105 == 10'hd ? 2'h0 : _GEN_36; // @[src/main/scala/coreGen/core/idu/decoder.scala 478:76 480:35]
  wire  _GEN_40 = _T_105 == 10'hd ? 1'h0 : _GEN_37; // @[src/main/scala/coreGen/core/idu/decoder.scala 478:76 481:38]
  wire [1:0] _GEN_41 = _T_105 == 10'hc ? 2'h2 : _GEN_38; // @[src/main/scala/coreGen/core/idu/decoder.scala 474:76 475:35]
  wire [1:0] _GEN_42 = _T_105 == 10'hc ? 2'h3 : _GEN_39; // @[src/main/scala/coreGen/core/idu/decoder.scala 474:76 476:35]
  wire  _GEN_43 = _T_105 == 10'hc ? 1'h0 : _GEN_40; // @[src/main/scala/coreGen/core/idu/decoder.scala 474:76 477:38]
  wire [1:0] _GEN_44 = _T_105 == 10'hb ? 2'h1 : _GEN_41; // @[src/main/scala/coreGen/core/idu/decoder.scala 470:76 471:35]
  wire [1:0] _GEN_45 = _T_105 == 10'hb ? 2'h0 : _GEN_42; // @[src/main/scala/coreGen/core/idu/decoder.scala 470:76 472:35]
  wire  _GEN_46 = _T_105 == 10'hb ? 1'h0 : _GEN_43; // @[src/main/scala/coreGen/core/idu/decoder.scala 470:76 473:38]
  wire [1:0] _GEN_47 = _T_105 == 10'ha ? 2'h1 : _GEN_44; // @[src/main/scala/coreGen/core/idu/decoder.scala 466:76 467:35]
  wire [1:0] _GEN_48 = _T_105 == 10'ha ? 2'h1 : _GEN_45; // @[src/main/scala/coreGen/core/idu/decoder.scala 466:76 468:35]
  wire  _GEN_49 = _T_105 == 10'ha ? 1'h0 : _GEN_46; // @[src/main/scala/coreGen/core/idu/decoder.scala 466:76 469:38]
  wire [1:0] _GEN_50 = _T_105 == 10'h9 ? 2'h1 : _GEN_47; // @[src/main/scala/coreGen/core/idu/decoder.scala 462:76 463:35]
  wire [1:0] _GEN_51 = _T_105 == 10'h9 ? 2'h3 : _GEN_48; // @[src/main/scala/coreGen/core/idu/decoder.scala 462:76 464:35]
  wire  _GEN_52 = _T_105 == 10'h9 ? 1'h0 : _GEN_49; // @[src/main/scala/coreGen/core/idu/decoder.scala 462:76 465:38]
  wire [1:0] _GEN_53 = _T_105 == 10'h8 ? 2'h0 : _GEN_50; // @[src/main/scala/coreGen/core/idu/decoder.scala 458:75 459:35]
  wire [1:0] _GEN_54 = _T_105 == 10'h8 ? 2'h0 : _GEN_51; // @[src/main/scala/coreGen/core/idu/decoder.scala 458:75 460:35]
  wire  _GEN_55 = _T_105 == 10'h8 ? 1'h0 : _GEN_52; // @[src/main/scala/coreGen/core/idu/decoder.scala 458:75 461:38]
  wire  _GEN_56 = _T_151 ? 1'h0 : _GEN_55; // @[src/main/scala/coreGen/core/idu/decoder.scala 456:68 457:26]
  wire [1:0] _GEN_57 = _T_151 ? 2'h0 : _GEN_53; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 456:68]
  wire [1:0] _GEN_58 = _T_151 ? 2'h0 : _GEN_54; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 456:68]
  wire  _GEN_59 = _T_100 == 3'h5 | _GEN_56; // @[src/main/scala/coreGen/core/idu/decoder.scala 444:71 445:22]
  wire [1:0] _GEN_60 = _T_100 == 3'h5 ? 2'h0 : _GEN_57; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 444:71]
  wire [1:0] _GEN_61 = _T_100 == 3'h5 ? 2'h0 : _GEN_58; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 444:71]
  wire  _GEN_64 = _T_19 & instr_first_cycle_i; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 497:45]
  wire  _GEN_65 = _T_19 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 497:45 506:24]
  wire  _GEN_67 = _T_191 ? 1'h0 : _T_19; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 495:39]
  wire  _GEN_68 = _T_191 ? 1'h0 : _GEN_64; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 495:39]
  wire  _GEN_69 = _T_191 ? 1'h0 : _GEN_65; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 495:39]
  wire  _T_193 = instr_rdata_i[31:20] == 12'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 511:27]
  wire  _T_195 = instr_rdata_i[31:20] == 12'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 513:33]
  wire  _T_197 = instr_rdata_i[31:20] == 12'h302; // @[src/main/scala/coreGen/core/idu/decoder.scala 515:33]
  wire  _T_199 = instr_rdata_i[31:20] == 12'h7b2; // @[src/main/scala/coreGen/core/idu/decoder.scala 517:33]
  wire  _T_201 = instr_rdata_i[31:20] == 12'h105; // @[src/main/scala/coreGen/core/idu/decoder.scala 519:33]
  wire  _GEN_71 = instr_rdata_i[31:20] == 12'h105 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 519:47 522:26]
  wire  _GEN_73 = instr_rdata_i[31:20] == 12'h7b2 ? 1'h0 : _T_201; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 517:47]
  wire  _GEN_74 = instr_rdata_i[31:20] == 12'h7b2 ? 1'h0 : _GEN_71; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 517:47]
  wire  _GEN_76 = instr_rdata_i[31:20] == 12'h302 ? 1'h0 : _T_199; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 515:47]
  wire  _GEN_77 = instr_rdata_i[31:20] == 12'h302 ? 1'h0 : _GEN_73; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 515:47]
  wire  _GEN_78 = instr_rdata_i[31:20] == 12'h302 ? 1'h0 : _GEN_74; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 515:47]
  wire  _GEN_80 = instr_rdata_i[31:20] == 12'h1 ? 1'h0 : _T_197; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 513:47]
  wire  _GEN_81 = instr_rdata_i[31:20] == 12'h1 ? 1'h0 : _GEN_76; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 513:47]
  wire  _GEN_82 = instr_rdata_i[31:20] == 12'h1 ? 1'h0 : _GEN_77; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 513:47]
  wire  _GEN_83 = instr_rdata_i[31:20] == 12'h1 ? 1'h0 : _GEN_78; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 513:47]
  wire  _GEN_85 = instr_rdata_i[31:20] == 12'h0 ? 1'h0 : _T_195; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 511:41]
  wire  _GEN_86 = instr_rdata_i[31:20] == 12'h0 ? 1'h0 : _GEN_80; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 511:41]
  wire  _GEN_87 = instr_rdata_i[31:20] == 12'h0 ? 1'h0 : _GEN_81; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 511:41]
  wire  _GEN_88 = instr_rdata_i[31:20] == 12'h0 ? 1'h0 : _GEN_82; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 511:41]
  wire  _GEN_89 = instr_rdata_i[31:20] == 12'h0 ? 1'h0 : _GEN_83; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 511:41]
  wire  _GEN_90 = instr_rs1 != 5'h0 | instr_rdata_i[11:7] != 5'h0 | _GEN_89; // @[src/main/scala/coreGen/core/idu/decoder.scala 526:53 527:24]
  wire  _GEN_93 = instr_rdata_i[13:12] == 2'h3 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 544:48 547:25]
  wire  _GEN_95 = instr_rdata_i[13:12] == 2'h2 ? 1'h0 : _GEN_93; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 542:48]
  wire  _GEN_97 = instr_rdata_i[13:12] == 2'h1 ? 1'h0 : _GEN_95; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 540:40]
  wire  _GEN_98 = instr_rdata_i[14:12] == 3'h0 & _T_193; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 509:39]
  wire  _GEN_99 = instr_rdata_i[14:12] == 3'h0 & _GEN_85; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 509:39]
  wire  _GEN_100 = instr_rdata_i[14:12] == 3'h0 & _GEN_86; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 509:39]
  wire  _GEN_101 = instr_rdata_i[14:12] == 3'h0 & _GEN_87; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 509:39]
  wire  _GEN_102 = instr_rdata_i[14:12] == 3'h0 & _GEN_88; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 509:39]
  wire  _GEN_108 = instr_rdata_i[14:12] == 3'h0 ? 1'h0 : _GEN_97; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 509:39]
  wire  _GEN_160 = opcode == 7'h73 & _GEN_108; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 508:43]
  wire  _GEN_177 = opcode == 7'hf ? 1'h0 : _GEN_160; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 494:45]
  wire  _GEN_197 = opcode == 7'h33 ? 1'h0 : _GEN_177; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 439:38]
  wire  _GEN_217 = opcode == 7'h13 ? 1'h0 : _GEN_197; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 397:42]
  wire  _GEN_237 = opcode == 7'h17 ? 1'h0 : _GEN_217; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 395:41]
  wire  _GEN_257 = opcode == 7'h37 ? 1'h0 : _GEN_237; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 393:39]
  wire  _GEN_280 = opcode == 7'h3 ? 1'h0 : _GEN_257; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 372:40]
  wire  _GEN_302 = opcode == 7'h23 ? 1'h0 : _GEN_280; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 352:41]
  wire  _GEN_325 = opcode == 7'h63 ? 1'h0 : _GEN_302; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 335:42]
  wire  _GEN_349 = opcode == 7'h67 ? 1'h0 : _GEN_325; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 318:40]
  wire  csr_illegal = opcode == 7'h6f ? 1'h0 : _GEN_349; // @[src/main/scala/coreGen/core/idu/decoder.scala 281:27 307:31]
  wire  _GEN_103 = instr_rdata_i[14:12] == 3'h0 ? _GEN_90 : csr_illegal; // @[src/main/scala/coreGen/core/idu/decoder.scala 509:39 550:22]
  wire  _GEN_104 = instr_rdata_i[14:12] == 3'h0 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 509:39 532:22]
  wire [1:0] _GEN_105 = instr_rdata_i[14:12] == 3'h0 ? 2'h1 : 2'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 509:39 533:24]
  wire  _GEN_106 = instr_rdata_i[14:12] == 3'h0 ? 1'h0 : _data_sign_extension_o_T_1; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 509:39]
  wire  _GEN_109 = 5'h2 == instr_rs3 | 5'h3 == instr_rs3 | 5'h1 == instr_rs3 | 5'h0 == instr_rs3 | 5'h4 == instr_rs3 | 5'hc
     == instr_rs3 | 5'h8 == instr_rs3 | 5'h10 == instr_rs3 | 5'h14 == instr_rs3 | 5'h18 == instr_rs3 | 5'h1c ==
    instr_rs3 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 562:24 563:39 576:30]
  wire  _GEN_112 = _T_55 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 555:48 560:29]
  wire  _GEN_113 = _T_55 ? _GEN_109 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 555:48 580:24]
  wire  _T_255 = instr_rdata_i[31:30] == 2'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 608:44]
  wire [1:0] _GEN_115 = instr_rdata_i[31:30] == 2'h2 ? 2'h3 : 2'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 608:56 610:28]
  wire [1:0] _GEN_116 = instr_rdata_i[31:30] == 2'h3 ? 2'h3 : _GEN_115; // @[src/main/scala/coreGen/core/idu/decoder.scala 604:56 605:28]
  wire  _GEN_117 = instr_rdata_i[31:30] == 2'h3 | _T_255; // @[src/main/scala/coreGen/core/idu/decoder.scala 604:56 606:19]
  wire  _GEN_118 = instr_rdata_i[31:30] == 2'h3 ? 1'h0 : _T_255; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 604:56]
  wire  _GEN_119 = instr_rdata_i[31:30] == 2'h0 | instr_rdata_i[31:30] == 2'h1 | _GEN_118; // @[src/main/scala/coreGen/core/idu/decoder.scala 599:87 600:24]
  wire [1:0] _GEN_120 = instr_rdata_i[31:30] == 2'h0 | instr_rdata_i[31:30] == 2'h1 ? 2'h3 : _GEN_116; // @[src/main/scala/coreGen/core/idu/decoder.scala 599:87 601:28]
  wire  _GEN_121 = instr_rdata_i[31:30] == 2'h0 | instr_rdata_i[31:30] == 2'h1 | _GEN_117; // @[src/main/scala/coreGen/core/idu/decoder.scala 599:87 602:19]
  wire  _GEN_122 = _T_31 & _GEN_119; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 597:55]
  wire [1:0] _GEN_123 = _T_31 ? _GEN_120 : 2'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 597:55]
  wire  _GEN_124 = _T_31 & _GEN_121; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 597:55]
  wire  _GEN_125 = _T_28 | _GEN_122; // @[src/main/scala/coreGen/core/idu/decoder.scala 594:55 595:22]
  wire [1:0] _GEN_126 = _T_28 ? 2'h1 : _GEN_123; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 594:55]
  wire  _GEN_127 = _T_28 ? 1'h0 : _GEN_124; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 594:55]
  wire  _GEN_128 = _T_25 | _GEN_125; // @[src/main/scala/coreGen/core/idu/decoder.scala 591:55 592:22]
  wire [1:0] _GEN_129 = _T_25 ? 2'h1 : _GEN_126; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 591:55]
  wire  _GEN_130 = _T_25 ? 1'h0 : _GEN_127; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 591:55]
  wire  _GEN_131 = _T_22 | _GEN_128; // @[src/main/scala/coreGen/core/idu/decoder.scala 588:49 589:22]
  wire [1:0] _GEN_132 = _T_22 ? 2'h1 : _GEN_129; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 588:49]
  wire  _GEN_133 = _T_22 ? 1'h0 : _GEN_130; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 588:49]
  wire  _GEN_138 = opcode == 7'h57 & _GEN_131; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 584:40]
  wire [1:0] _GEN_139 = opcode == 7'h57 ? _GEN_132 : 2'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 584:40]
  wire  _GEN_140 = opcode == 7'h57 & _GEN_133; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 584:40]
  wire  _GEN_141 = opcode == 7'h57 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 584:40]
  wire  _GEN_142 = opcode == 7'h2f & _T_55; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 553:38]
  wire  _GEN_144 = opcode == 7'h2f ? _T_55 : _GEN_138; // @[src/main/scala/coreGen/core/idu/decoder.scala 553:38]
  wire  _GEN_145 = opcode == 7'h2f ? _GEN_112 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 553:38]
  wire  _GEN_146 = opcode == 7'h2f ? _GEN_113 : _GEN_141; // @[src/main/scala/coreGen/core/idu/decoder.scala 553:38]
  wire [1:0] _GEN_147 = opcode == 7'h2f ? 2'h1 : _GEN_139; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 553:38]
  wire  _GEN_148 = opcode == 7'h2f ? 1'h0 : _GEN_140; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 553:38]
  wire  _GEN_149 = opcode == 7'h73 & _GEN_98; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 508:43]
  wire  _GEN_150 = opcode == 7'h73 & _GEN_99; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 508:43]
  wire  _GEN_151 = opcode == 7'h73 & _GEN_100; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 508:43]
  wire  _GEN_152 = opcode == 7'h73 & _GEN_101; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 508:43]
  wire  _GEN_153 = opcode == 7'h73 & _GEN_102; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 508:43]
  wire  _GEN_154 = opcode == 7'h73 ? _GEN_103 : _GEN_146; // @[src/main/scala/coreGen/core/idu/decoder.scala 508:43]
  wire  _GEN_155 = opcode == 7'h73 & _GEN_104; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 508:43]
  wire [1:0] _GEN_156 = opcode == 7'h73 ? _GEN_105 : _GEN_147; // @[src/main/scala/coreGen/core/idu/decoder.scala 508:43]
  wire  _GEN_157 = opcode == 7'h73 ? _GEN_104 : _GEN_148; // @[src/main/scala/coreGen/core/idu/decoder.scala 508:43]
  wire  _GEN_158 = opcode == 7'h73 ? _GEN_106 : _GEN_144; // @[src/main/scala/coreGen/core/idu/decoder.scala 508:43]
  wire  _GEN_161 = opcode == 7'h73 ? 1'h0 : _GEN_142; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 508:43]
  wire  _GEN_163 = opcode == 7'h73 | _GEN_145; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 508:43]
  wire  _GEN_164 = opcode == 7'hf ? 1'h0 : _GEN_157; // @[src/main/scala/coreGen/core/idu/decoder.scala 494:45]
  wire  _GEN_165 = opcode == 7'hf & _GEN_67; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 494:45]
  wire  _GEN_166 = opcode == 7'hf & _GEN_68; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 494:45]
  wire  _GEN_167 = opcode == 7'hf ? _GEN_69 : _GEN_154; // @[src/main/scala/coreGen/core/idu/decoder.scala 494:45]
  wire  _GEN_168 = opcode == 7'hf ? 1'h0 : _GEN_149; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 494:45]
  wire  _GEN_169 = opcode == 7'hf ? 1'h0 : _GEN_150; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 494:45]
  wire  _GEN_170 = opcode == 7'hf ? 1'h0 : _GEN_151; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 494:45]
  wire  _GEN_171 = opcode == 7'hf ? 1'h0 : _GEN_152; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 494:45]
  wire  _GEN_172 = opcode == 7'hf ? 1'h0 : _GEN_153; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 494:45]
  wire  _GEN_173 = opcode == 7'hf ? 1'h0 : _GEN_155; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 494:45]
  wire [1:0] _GEN_174 = opcode == 7'hf ? 2'h1 : _GEN_156; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 494:45]
  wire  _GEN_175 = opcode == 7'hf ? 1'h0 : _GEN_158; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 494:45]
  wire  _GEN_178 = opcode == 7'hf ? 1'h0 : _GEN_161; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 494:45]
  wire  _GEN_180 = opcode == 7'hf | _GEN_163; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 494:45]
  wire  _GEN_181 = opcode == 7'h33 | _GEN_175; // @[src/main/scala/coreGen/core/idu/decoder.scala 439:38 440:18]
  wire  _GEN_182 = opcode == 7'h33 | _GEN_178; // @[src/main/scala/coreGen/core/idu/decoder.scala 439:38 441:18]
  wire  _GEN_183 = opcode == 7'h33 | _GEN_164; // @[src/main/scala/coreGen/core/idu/decoder.scala 439:38 442:13]
  wire  _GEN_184 = opcode == 7'h33 ? _GEN_59 : _GEN_167; // @[src/main/scala/coreGen/core/idu/decoder.scala 439:38]
  wire [1:0] _GEN_185 = opcode == 7'h33 ? _GEN_60 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 439:38]
  wire [1:0] _GEN_186 = opcode == 7'h33 ? _GEN_61 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 439:38]
  wire  _GEN_187 = opcode == 7'h33 ? 1'h0 : _GEN_165; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 439:38]
  wire  _GEN_188 = opcode == 7'h33 ? 1'h0 : _GEN_166; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 439:38]
  wire  _GEN_189 = opcode == 7'h33 ? 1'h0 : _GEN_168; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 439:38]
  wire  _GEN_190 = opcode == 7'h33 ? 1'h0 : _GEN_169; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 439:38]
  wire  _GEN_191 = opcode == 7'h33 ? 1'h0 : _GEN_170; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 439:38]
  wire  _GEN_192 = opcode == 7'h33 ? 1'h0 : _GEN_171; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 439:38]
  wire  _GEN_193 = opcode == 7'h33 ? 1'h0 : _GEN_172; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 439:38]
  wire  _GEN_194 = opcode == 7'h33 ? 1'h0 : _GEN_173; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 439:38]
  wire [1:0] _GEN_195 = opcode == 7'h33 ? 2'h1 : _GEN_174; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 439:38]
  wire  _GEN_198 = opcode == 7'h33 ? 1'h0 : _GEN_178; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 439:38]
  wire  _GEN_200 = opcode == 7'h33 | _GEN_180; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 439:38]
  wire  _GEN_201 = opcode == 7'h13 | _GEN_181; // @[src/main/scala/coreGen/core/idu/decoder.scala 397:42 398:20]
  wire  _GEN_202 = opcode == 7'h13 | _GEN_183; // @[src/main/scala/coreGen/core/idu/decoder.scala 397:42 399:15]
  wire  _GEN_203 = opcode == 7'h13 ? _GEN_31 : _GEN_184; // @[src/main/scala/coreGen/core/idu/decoder.scala 397:42]
  wire  _GEN_204 = opcode == 7'h13 ? 1'h0 : _GEN_182; // @[src/main/scala/coreGen/core/idu/decoder.scala 278:27 397:42]
  wire [1:0] _GEN_205 = opcode == 7'h13 ? 2'h0 : _GEN_185; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 397:42]
  wire [1:0] _GEN_206 = opcode == 7'h13 ? 2'h0 : _GEN_186; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 397:42]
  wire  _GEN_207 = opcode == 7'h13 ? 1'h0 : _GEN_187; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 397:42]
  wire  _GEN_208 = opcode == 7'h13 ? 1'h0 : _GEN_188; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 397:42]
  wire  _GEN_209 = opcode == 7'h13 ? 1'h0 : _GEN_189; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 397:42]
  wire  _GEN_210 = opcode == 7'h13 ? 1'h0 : _GEN_190; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 397:42]
  wire  _GEN_211 = opcode == 7'h13 ? 1'h0 : _GEN_191; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 397:42]
  wire  _GEN_212 = opcode == 7'h13 ? 1'h0 : _GEN_192; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 397:42]
  wire  _GEN_213 = opcode == 7'h13 ? 1'h0 : _GEN_193; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 397:42]
  wire  _GEN_214 = opcode == 7'h13 ? 1'h0 : _GEN_194; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 397:42]
  wire [1:0] _GEN_215 = opcode == 7'h13 ? 2'h1 : _GEN_195; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 397:42]
  wire  _GEN_218 = opcode == 7'h13 ? 1'h0 : _GEN_198; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 397:42]
  wire  _GEN_220 = opcode == 7'h13 | _GEN_200; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 397:42]
  wire  _GEN_221 = opcode == 7'h17 | _GEN_202; // @[src/main/scala/coreGen/core/idu/decoder.scala 395:41 396:15]
  wire  _GEN_222 = opcode == 7'h17 ? 1'h0 : _GEN_201; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 395:41]
  wire  _GEN_223 = opcode == 7'h17 ? 1'h0 : _GEN_203; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 395:41]
  wire  _GEN_224 = opcode == 7'h17 ? 1'h0 : _GEN_204; // @[src/main/scala/coreGen/core/idu/decoder.scala 278:27 395:41]
  wire [1:0] _GEN_225 = opcode == 7'h17 ? 2'h0 : _GEN_205; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 395:41]
  wire [1:0] _GEN_226 = opcode == 7'h17 ? 2'h0 : _GEN_206; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 395:41]
  wire  _GEN_227 = opcode == 7'h17 ? 1'h0 : _GEN_207; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 395:41]
  wire  _GEN_228 = opcode == 7'h17 ? 1'h0 : _GEN_208; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 395:41]
  wire  _GEN_229 = opcode == 7'h17 ? 1'h0 : _GEN_209; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 395:41]
  wire  _GEN_230 = opcode == 7'h17 ? 1'h0 : _GEN_210; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 395:41]
  wire  _GEN_231 = opcode == 7'h17 ? 1'h0 : _GEN_211; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 395:41]
  wire  _GEN_232 = opcode == 7'h17 ? 1'h0 : _GEN_212; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 395:41]
  wire  _GEN_233 = opcode == 7'h17 ? 1'h0 : _GEN_213; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 395:41]
  wire  _GEN_234 = opcode == 7'h17 ? 1'h0 : _GEN_214; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 395:41]
  wire [1:0] _GEN_235 = opcode == 7'h17 ? 2'h1 : _GEN_215; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 395:41]
  wire  _GEN_238 = opcode == 7'h17 ? 1'h0 : _GEN_218; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 395:41]
  wire  _GEN_240 = opcode == 7'h17 | _GEN_220; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 395:41]
  wire  _GEN_241 = opcode == 7'h37 | _GEN_221; // @[src/main/scala/coreGen/core/idu/decoder.scala 393:39 394:15]
  wire  _GEN_242 = opcode == 7'h37 ? 1'h0 : _GEN_222; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 393:39]
  wire  _GEN_243 = opcode == 7'h37 ? 1'h0 : _GEN_223; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 393:39]
  wire  _GEN_244 = opcode == 7'h37 ? 1'h0 : _GEN_224; // @[src/main/scala/coreGen/core/idu/decoder.scala 278:27 393:39]
  wire [1:0] _GEN_245 = opcode == 7'h37 ? 2'h0 : _GEN_225; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 393:39]
  wire [1:0] _GEN_246 = opcode == 7'h37 ? 2'h0 : _GEN_226; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 393:39]
  wire  _GEN_247 = opcode == 7'h37 ? 1'h0 : _GEN_227; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 393:39]
  wire  _GEN_248 = opcode == 7'h37 ? 1'h0 : _GEN_228; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 393:39]
  wire  _GEN_249 = opcode == 7'h37 ? 1'h0 : _GEN_229; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 393:39]
  wire  _GEN_250 = opcode == 7'h37 ? 1'h0 : _GEN_230; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 393:39]
  wire  _GEN_251 = opcode == 7'h37 ? 1'h0 : _GEN_231; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 393:39]
  wire  _GEN_252 = opcode == 7'h37 ? 1'h0 : _GEN_232; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 393:39]
  wire  _GEN_253 = opcode == 7'h37 ? 1'h0 : _GEN_233; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 393:39]
  wire  _GEN_254 = opcode == 7'h37 ? 1'h0 : _GEN_234; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 393:39]
  wire [1:0] _GEN_255 = opcode == 7'h37 ? 2'h1 : _GEN_235; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 393:39]
  wire  _GEN_258 = opcode == 7'h37 ? 1'h0 : _GEN_238; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 393:39]
  wire  _GEN_260 = opcode == 7'h37 | _GEN_240; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 393:39]
  wire  _GEN_261 = opcode == 7'h3 | _GEN_242; // @[src/main/scala/coreGen/core/idu/decoder.scala 372:40 373:27]
  wire  _GEN_262 = opcode == 7'h3 | _GEN_258; // @[src/main/scala/coreGen/core/idu/decoder.scala 372:40 374:27]
  wire [1:0] _GEN_263 = opcode == 7'h3 ? _GEN_14 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 372:40]
  wire  _GEN_264 = opcode == 7'h3 ? ~instr_rdata_i[14] : _GEN_258; // @[src/main/scala/coreGen/core/idu/decoder.scala 372:40 378:29]
  wire  _GEN_265 = opcode == 7'h3 ? _GEN_22 : _GEN_243; // @[src/main/scala/coreGen/core/idu/decoder.scala 372:40]
  wire  _GEN_266 = opcode == 7'h3 ? 1'h0 : _GEN_241; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 372:40]
  wire  _GEN_267 = opcode == 7'h3 ? 1'h0 : _GEN_244; // @[src/main/scala/coreGen/core/idu/decoder.scala 278:27 372:40]
  wire [1:0] _GEN_268 = opcode == 7'h3 ? 2'h0 : _GEN_245; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 372:40]
  wire [1:0] _GEN_269 = opcode == 7'h3 ? 2'h0 : _GEN_246; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 372:40]
  wire  _GEN_270 = opcode == 7'h3 ? 1'h0 : _GEN_247; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 372:40]
  wire  _GEN_271 = opcode == 7'h3 ? 1'h0 : _GEN_248; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 372:40]
  wire  _GEN_272 = opcode == 7'h3 ? 1'h0 : _GEN_249; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 372:40]
  wire  _GEN_273 = opcode == 7'h3 ? 1'h0 : _GEN_250; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 372:40]
  wire  _GEN_274 = opcode == 7'h3 ? 1'h0 : _GEN_251; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 372:40]
  wire  _GEN_275 = opcode == 7'h3 ? 1'h0 : _GEN_252; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 372:40]
  wire  _GEN_276 = opcode == 7'h3 ? 1'h0 : _GEN_253; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 372:40]
  wire  _GEN_277 = opcode == 7'h3 ? 1'h0 : _GEN_254; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 372:40]
  wire [1:0] _GEN_278 = opcode == 7'h3 ? 2'h1 : _GEN_255; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 372:40]
  wire  _GEN_281 = opcode == 7'h3 | _GEN_260; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 372:40]
  wire  _GEN_282 = opcode == 7'h23 | _GEN_261; // @[src/main/scala/coreGen/core/idu/decoder.scala 352:41 353:26]
  wire  _GEN_283 = opcode == 7'h23 | _GEN_267; // @[src/main/scala/coreGen/core/idu/decoder.scala 352:41 354:26]
  wire  _GEN_284 = opcode == 7'h23 | _GEN_262; // @[src/main/scala/coreGen/core/idu/decoder.scala 352:41 355:26]
  wire  _GEN_286 = opcode == 7'h23 ? _GEN_15 : _GEN_265; // @[src/main/scala/coreGen/core/idu/decoder.scala 352:41]
  wire [1:0] _GEN_287 = opcode == 7'h23 ? _GEN_14 : _GEN_263; // @[src/main/scala/coreGen/core/idu/decoder.scala 352:41]
  wire  _GEN_288 = opcode == 7'h23 ? 1'h0 : _GEN_264; // @[src/main/scala/coreGen/core/idu/decoder.scala 286:27 352:41]
  wire  _GEN_289 = opcode == 7'h23 ? 1'h0 : _GEN_266; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 352:41]
  wire [1:0] _GEN_290 = opcode == 7'h23 ? 2'h0 : _GEN_268; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 352:41]
  wire [1:0] _GEN_291 = opcode == 7'h23 ? 2'h0 : _GEN_269; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 352:41]
  wire  _GEN_292 = opcode == 7'h23 ? 1'h0 : _GEN_270; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 352:41]
  wire  _GEN_293 = opcode == 7'h23 ? 1'h0 : _GEN_271; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 352:41]
  wire  _GEN_294 = opcode == 7'h23 ? 1'h0 : _GEN_272; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 352:41]
  wire  _GEN_295 = opcode == 7'h23 ? 1'h0 : _GEN_273; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 352:41]
  wire  _GEN_296 = opcode == 7'h23 ? 1'h0 : _GEN_274; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 352:41]
  wire  _GEN_297 = opcode == 7'h23 ? 1'h0 : _GEN_275; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 352:41]
  wire  _GEN_298 = opcode == 7'h23 ? 1'h0 : _GEN_276; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 352:41]
  wire  _GEN_299 = opcode == 7'h23 ? 1'h0 : _GEN_277; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 352:41]
  wire [1:0] _GEN_300 = opcode == 7'h23 ? 2'h1 : _GEN_278; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 352:41]
  wire  _GEN_303 = opcode == 7'h23 | _GEN_281; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 352:41]
  wire  _GEN_305 = opcode == 7'h63 ? _GEN_8 : _GEN_286; // @[src/main/scala/coreGen/core/idu/decoder.scala 335:42]
  wire  _GEN_306 = opcode == 7'h63 | _GEN_282; // @[src/main/scala/coreGen/core/idu/decoder.scala 335:42 350:18]
  wire  _GEN_307 = opcode == 7'h63 | _GEN_283; // @[src/main/scala/coreGen/core/idu/decoder.scala 335:42 351:18]
  wire  _GEN_308 = opcode == 7'h63 ? 1'h0 : _GEN_284; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 335:42]
  wire  _GEN_309 = opcode == 7'h63 ? 1'h0 : _T_33; // @[src/main/scala/coreGen/core/idu/decoder.scala 284:27 335:42]
  wire [1:0] _GEN_310 = opcode == 7'h63 ? 2'h0 : _GEN_287; // @[src/main/scala/coreGen/core/idu/decoder.scala 285:27 335:42]
  wire  _GEN_311 = opcode == 7'h63 ? 1'h0 : _GEN_288; // @[src/main/scala/coreGen/core/idu/decoder.scala 286:27 335:42]
  wire  _GEN_312 = opcode == 7'h63 ? 1'h0 : _GEN_289; // @[src/main/scala/coreGen/core/idu/decoder.scala 270:27 335:42]
  wire [1:0] _GEN_313 = opcode == 7'h63 ? 2'h0 : _GEN_290; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 335:42]
  wire [1:0] _GEN_314 = opcode == 7'h63 ? 2'h0 : _GEN_291; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 335:42]
  wire  _GEN_315 = opcode == 7'h63 ? 1'h0 : _GEN_292; // @[src/main/scala/coreGen/core/idu/decoder.scala 261:27 335:42]
  wire  _GEN_316 = opcode == 7'h63 ? 1'h0 : _GEN_293; // @[src/main/scala/coreGen/core/idu/decoder.scala 262:27 335:42]
  wire  _GEN_317 = opcode == 7'h63 ? 1'h0 : _GEN_294; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 335:42]
  wire  _GEN_318 = opcode == 7'h63 ? 1'h0 : _GEN_295; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 335:42]
  wire  _GEN_319 = opcode == 7'h63 ? 1'h0 : _GEN_296; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 335:42]
  wire  _GEN_320 = opcode == 7'h63 ? 1'h0 : _GEN_297; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 335:42]
  wire  _GEN_321 = opcode == 7'h63 ? 1'h0 : _GEN_298; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 335:42]
  wire  _GEN_322 = opcode == 7'h63 ? 1'h0 : _GEN_299; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 335:42]
  wire [1:0] _GEN_323 = opcode == 7'h63 ? 2'h1 : _GEN_300; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 335:42]
  wire  _GEN_326 = opcode == 7'h63 | _GEN_303; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 335:42]
  wire  _GEN_327 = opcode == 7'h67 | _GEN_315; // @[src/main/scala/coreGen/core/idu/decoder.scala 318:40 319:26]
  wire  _GEN_328 = opcode == 7'h67 | _GEN_312; // @[src/main/scala/coreGen/core/idu/decoder.scala 318:40]
  wire  _GEN_329 = opcode == 7'h67 ? instr_first_cycle_i : _GEN_316; // @[src/main/scala/coreGen/core/idu/decoder.scala 318:40]
  wire  _GEN_330 = opcode == 7'h67 ? _T_14 : _GEN_305; // @[src/main/scala/coreGen/core/idu/decoder.scala 318:40]
  wire  _GEN_331 = opcode == 7'h67 | _GEN_306; // @[src/main/scala/coreGen/core/idu/decoder.scala 318:40 334:26]
  wire  _GEN_332 = opcode == 7'h67 ? 1'h0 : _T_15; // @[src/main/scala/coreGen/core/idu/decoder.scala 263:27 318:40]
  wire  _GEN_333 = opcode == 7'h67 ? 1'h0 : _GEN_307; // @[src/main/scala/coreGen/core/idu/decoder.scala 278:27 318:40]
  wire  _GEN_334 = opcode == 7'h67 ? 1'h0 : _GEN_308; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 318:40]
  wire  _GEN_335 = opcode == 7'h67 ? 1'h0 : _GEN_309; // @[src/main/scala/coreGen/core/idu/decoder.scala 284:27 318:40]
  wire [1:0] _GEN_336 = opcode == 7'h67 ? 2'h0 : _GEN_310; // @[src/main/scala/coreGen/core/idu/decoder.scala 285:27 318:40]
  wire  _GEN_337 = opcode == 7'h67 ? 1'h0 : _GEN_311; // @[src/main/scala/coreGen/core/idu/decoder.scala 286:27 318:40]
  wire [1:0] _GEN_338 = opcode == 7'h67 ? 2'h0 : _GEN_313; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 318:40]
  wire [1:0] _GEN_339 = opcode == 7'h67 ? 2'h0 : _GEN_314; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 318:40]
  wire  _GEN_341 = opcode == 7'h67 ? 1'h0 : _GEN_317; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 318:40]
  wire  _GEN_342 = opcode == 7'h67 ? 1'h0 : _GEN_318; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 318:40]
  wire  _GEN_343 = opcode == 7'h67 ? 1'h0 : _GEN_319; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 318:40]
  wire  _GEN_344 = opcode == 7'h67 ? 1'h0 : _GEN_320; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 318:40]
  wire  _GEN_345 = opcode == 7'h67 ? 1'h0 : _GEN_321; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 318:40]
  wire  _GEN_346 = opcode == 7'h67 ? 1'h0 : _GEN_322; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 318:40]
  wire [1:0] _GEN_347 = opcode == 7'h67 ? 2'h1 : _GEN_323; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 318:40]
  wire  _GEN_350 = opcode == 7'h67 | _GEN_326; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 318:40]
  wire  _GEN_351 = opcode == 7'h6f | _GEN_327; // @[src/main/scala/coreGen/core/idu/decoder.scala 307:31 308:26]
  wire  _GEN_352 = opcode == 7'h6f | _GEN_328; // @[src/main/scala/coreGen/core/idu/decoder.scala 307:31]
  wire  _GEN_353 = opcode == 7'h6f ? instr_first_cycle_i : _GEN_329; // @[src/main/scala/coreGen/core/idu/decoder.scala 307:31]
  wire  _GEN_354 = opcode == 7'h6f ? 1'h0 : _GEN_330; // @[src/main/scala/coreGen/core/idu/decoder.scala 289:27 307:31]
  wire  _GEN_356 = opcode == 7'h6f ? 1'h0 : _GEN_332; // @[src/main/scala/coreGen/core/idu/decoder.scala 263:27 307:31]
  wire  _GEN_358 = opcode == 7'h6f ? 1'h0 : _GEN_334; // @[src/main/scala/coreGen/core/idu/decoder.scala 287:27 307:31]
  wire  _GEN_359 = opcode == 7'h6f ? 1'h0 : _GEN_335; // @[src/main/scala/coreGen/core/idu/decoder.scala 284:27 307:31]
  wire  _GEN_370 = opcode == 7'h6f ? 1'h0 : _GEN_346; // @[src/main/scala/coreGen/core/idu/decoder.scala 280:27 307:31]
  wire  illegal_insn = illegal_c_insn_i | _GEN_354; // @[src/main/scala/coreGen/core/idu/decoder.scala 976:28 977:20]
  wire [6:0] opcode_alu = instr_rdata_alu_i[6:0]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1065:39]
  wire  _T_274 = 3'h0 == instr_rdata_alu_i[14:12]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35]
  wire  _T_275 = 3'h1 == instr_rdata_alu_i[14:12]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35]
  wire  _T_276 = 3'h4 == instr_rdata_alu_i[14:12]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35]
  wire  _T_277 = 3'h5 == instr_rdata_alu_i[14:12]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35]
  wire  _T_278 = 3'h6 == instr_rdata_alu_i[14:12]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35]
  wire  _T_279 = 3'h7 == instr_rdata_alu_i[14:12]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35]
  wire [5:0] _GEN_395 = 3'h7 == instr_rdata_alu_i[14:12] ? 6'hb : 6'hf; // @[src/main/scala/coreGen/core/idu/decoder.scala 1054:24 1110:35 1116:42]
  wire [5:0] _GEN_396 = 3'h6 == instr_rdata_alu_i[14:12] ? 6'h9 : _GEN_395; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35 1115:42]
  wire [5:0] _GEN_397 = 3'h5 == instr_rdata_alu_i[14:12] ? 6'ha : _GEN_396; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35 1114:42]
  wire [5:0] _GEN_398 = 3'h4 == instr_rdata_alu_i[14:12] ? 6'h8 : _GEN_397; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35 1113:42]
  wire [5:0] _GEN_399 = 3'h1 == instr_rdata_alu_i[14:12] ? 6'hd : _GEN_398; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35 1112:42]
  wire [5:0] _GEN_400 = 3'h0 == instr_rdata_alu_i[14:12] ? 6'hc : _GEN_399; // @[src/main/scala/coreGen/core/idu/decoder.scala 1110:35 1111:42]
  wire [1:0] _GEN_402 = instr_first_cycle_i ? 2'h0 : 2'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 1127:36 1129:30 1133:30]
  wire  _GEN_403 = instr_first_cycle_i ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 1127:36 1130:30 1134:30]
  wire [2:0] _GEN_404 = instr_first_cycle_i ? 3'h0 : 3'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 1059:24 1127:36 1136:27]
  wire [5:0] _GEN_405 = instr_first_cycle_i ? _GEN_400 : 6'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1127:36 1137:26]
  wire  _T_282 = ~instr_rdata_alu_i[14]; // @[src/main/scala/coreGen/core/idu/decoder.scala 1148:13]
  wire [2:0] _GEN_406 = ~instr_rdata_alu_i[14] ? 3'h1 : 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1059:24 1148:29 1150:29]
  wire [5:0] _GEN_408 = instr_rdata_alu_i[31:27] == 5'h8 ? 6'h5 : 6'hf; // @[src/main/scala/coreGen/core/idu/decoder.scala 1054:24 1204:{55,71}]
  wire [5:0] _GEN_409 = instr_rdata_alu_i[31:27] == 5'h0 ? 6'h6 : _GEN_408; // @[src/main/scala/coreGen/core/idu/decoder.scala 1203:{50,66}]
  wire [5:0] _GEN_410 = _T_277 ? _GEN_409 : 6'hf; // @[src/main/scala/coreGen/core/idu/decoder.scala 1054:24 1190:32]
  wire [5:0] _GEN_411 = _T_275 ? 6'h7 : _GEN_410; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1199:28]
  wire [5:0] _GEN_412 = _T_279 ? 6'h4 : _GEN_411; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1196:39]
  wire [5:0] _GEN_413 = _T_278 ? 6'h3 : _GEN_412; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1195:39]
  wire [5:0] _GEN_414 = _T_276 ? 6'h2 : _GEN_413; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1194:39]
  wire [5:0] _GEN_415 = 3'h3 == instr_rdata_alu_i[14:12] ? 6'hf : _GEN_414; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1193:39]
  wire [5:0] _GEN_416 = 3'h2 == instr_rdata_alu_i[14:12] ? 6'he : _GEN_415; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1192:39]
  wire [5:0] _GEN_417 = _T_274 ? 6'h0 : _GEN_416; // @[src/main/scala/coreGen/core/idu/decoder.scala 1190:32 1191:39]
  wire [9:0] _T_304 = {instr_rdata_alu_i[31:25],instr_rdata_alu_i[14:12]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:22]
  wire [5:0] _GEN_418 = 10'hf == _T_304 ? 6'h0 : 6'hf; // @[src/main/scala/coreGen/core/idu/decoder.scala 1054:24 1216:60 1259:30]
  wire [5:0] _GEN_420 = 10'he == _T_304 ? 6'h0 : _GEN_418; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1255:30]
  wire  _GEN_421 = 10'he == _T_304 | 10'hf == _T_304; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1256:30]
  wire [5:0] _GEN_422 = 10'hd == _T_304 ? 6'h0 : _GEN_420; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1251:30]
  wire  _GEN_423 = 10'hd == _T_304 | _GEN_421; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1252:30]
  wire [5:0] _GEN_424 = 10'hc == _T_304 ? 6'h0 : _GEN_422; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1247:30]
  wire  _GEN_425 = 10'hc == _T_304 | _GEN_423; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1248:30]
  wire [5:0] _GEN_426 = 10'hb == _T_304 ? 6'h0 : _GEN_424; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1243:30]
  wire  _GEN_428 = 10'hb == _T_304 ? 1'h0 : _GEN_425; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_429 = 10'ha == _T_304 ? 6'h0 : _GEN_426; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1239:30]
  wire  _GEN_430 = 10'ha == _T_304 | 10'hb == _T_304; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1240:30]
  wire  _GEN_431 = 10'ha == _T_304 ? 1'h0 : _GEN_428; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_432 = 10'h9 == _T_304 ? 6'h0 : _GEN_429; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1235:30]
  wire  _GEN_433 = 10'h9 == _T_304 | _GEN_430; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1236:30]
  wire  _GEN_434 = 10'h9 == _T_304 ? 1'h0 : _GEN_431; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_435 = 10'h8 == _T_304 ? 6'h0 : _GEN_432; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1231:30]
  wire  _GEN_436 = 10'h8 == _T_304 | _GEN_433; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1232:30]
  wire  _GEN_437 = 10'h8 == _T_304 ? 1'h0 : _GEN_434; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_438 = 10'h105 == _T_304 ? 6'h5 : _GEN_435; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1227:50]
  wire  _GEN_439 = 10'h105 == _T_304 ? 1'h0 : _GEN_436; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_440 = 10'h105 == _T_304 ? 1'h0 : _GEN_437; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_441 = 10'h5 == _T_304 ? 6'h6 : _GEN_438; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1226:50]
  wire  _GEN_442 = 10'h5 == _T_304 ? 1'h0 : _GEN_439; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_443 = 10'h5 == _T_304 ? 1'h0 : _GEN_440; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_444 = 10'h1 == _T_304 ? 6'h7 : _GEN_441; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1225:50]
  wire  _GEN_445 = 10'h1 == _T_304 ? 1'h0 : _GEN_442; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_446 = 10'h1 == _T_304 ? 1'h0 : _GEN_443; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_447 = 10'h7 == _T_304 ? 6'h4 : _GEN_444; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1224:50]
  wire  _GEN_448 = 10'h7 == _T_304 ? 1'h0 : _GEN_445; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_449 = 10'h7 == _T_304 ? 1'h0 : _GEN_446; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_450 = 10'h6 == _T_304 ? 6'h3 : _GEN_447; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1223:50]
  wire  _GEN_451 = 10'h6 == _T_304 ? 1'h0 : _GEN_448; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_452 = 10'h6 == _T_304 ? 1'h0 : _GEN_449; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_453 = 10'h4 == _T_304 ? 6'h2 : _GEN_450; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1222:50]
  wire  _GEN_454 = 10'h4 == _T_304 ? 1'h0 : _GEN_451; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_455 = 10'h4 == _T_304 ? 1'h0 : _GEN_452; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_456 = 10'h3 == _T_304 ? 6'hf : _GEN_453; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1221:50]
  wire  _GEN_457 = 10'h3 == _T_304 ? 1'h0 : _GEN_454; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_458 = 10'h3 == _T_304 ? 1'h0 : _GEN_455; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_459 = 10'h2 == _T_304 ? 6'he : _GEN_456; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1220:50]
  wire  _GEN_460 = 10'h2 == _T_304 ? 1'h0 : _GEN_457; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_461 = 10'h2 == _T_304 ? 1'h0 : _GEN_458; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_462 = 10'h100 == _T_304 ? 6'h1 : _GEN_459; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1219:50]
  wire  _GEN_463 = 10'h100 == _T_304 ? 1'h0 : _GEN_460; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_464 = 10'h100 == _T_304 ? 1'h0 : _GEN_461; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_465 = 10'h0 == _T_304 ? 6'h0 : _GEN_462; // @[src/main/scala/coreGen/core/idu/decoder.scala 1216:60 1218:50]
  wire  _GEN_466 = 10'h0 == _T_304 ? 1'h0 : _GEN_463; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1216:60]
  wire  _GEN_467 = 10'h0 == _T_304 ? 1'h0 : _GEN_464; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1216:60]
  wire [5:0] _GEN_468 = instr_rdata_alu_i[26] ? 6'hf : _GEN_465; // @[src/main/scala/coreGen/core/idu/decoder.scala 1054:24 1214:28]
  wire  _GEN_469 = instr_rdata_alu_i[26] ? 1'h0 : _GEN_466; // @[src/main/scala/coreGen/core/idu/decoder.scala 1067:24 1214:28]
  wire  _GEN_470 = instr_rdata_alu_i[26] ? 1'h0 : _GEN_467; // @[src/main/scala/coreGen/core/idu/decoder.scala 1068:24 1214:28]
  wire [2:0] _GEN_477 = _T_275 ? 3'h5 : 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1062:24 1270:33]
  wire [5:0] _GEN_482 = _T_274 ? 6'h0 : 6'hf; // @[src/main/scala/coreGen/core/idu/decoder.scala 1270:33 1273:30]
  wire [1:0] _GEN_483 = _T_274 ? 2'h0 : 2'h3; // @[src/main/scala/coreGen/core/idu/decoder.scala 1270:33 1274:30]
  wire [2:0] _GEN_486 = _T_274 ? 3'h0 : _GEN_477; // @[src/main/scala/coreGen/core/idu/decoder.scala 1062:24 1270:33]
  wire  _T_329 = instr_rdata_alu_i[14:12] == 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1294:30]
  wire [1:0] _GEN_488 = instr_rdata_alu_i[14] ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1304:43 1306:30 1308:30]
  wire [1:0] _GEN_489 = instr_rdata_alu_i[14:12] == 3'h0 ? 2'h0 : _GEN_488; // @[src/main/scala/coreGen/core/idu/decoder.scala 1294:44 1296:28]
  wire [5:0] _atop_o_T_1 = {1'h1,instr_rs3}; // @[src/main/scala/coreGen/core/idu/decoder.scala 1317:24]
  wire [1:0] _GEN_494 = _T_55 ? 2'h0 : 2'h3; // @[src/main/scala/coreGen/core/idu/decoder.scala 1055:24 1314:48 1315:30]
  wire [5:0] _GEN_496 = _T_55 ? _atop_o_T_1 : 6'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1314:48 1317:18]
  wire  _T_359 = instr_rdata_alu_i[14:12] == 3'h7; // @[src/main/scala/coreGen/core/idu/decoder.scala 1339:31]
  wire  _GEN_498 = instr_rdata_alu_i[14:12] == 3'h7 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 1339:44 1340:29 1343:29]
  wire  _GEN_501 = _T_278 | _T_279; // @[src/main/scala/coreGen/core/idu/decoder.scala 1355:35 1363:31]
  wire  _GEN_502 = _T_277 | _GEN_501; // @[src/main/scala/coreGen/core/idu/decoder.scala 1355:35 1360:31]
  wire  _GEN_503 = _T_274 | _GEN_502; // @[src/main/scala/coreGen/core/idu/decoder.scala 1355:35 1357:31]
  wire  _GEN_508 = 7'h7 == opcode_alu & _GEN_503; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_509 = 7'h27 == opcode_alu ? _GEN_503 : _GEN_508; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_510 = 7'h57 == opcode_alu ? _GEN_498 : _GEN_509; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [1:0] _GEN_512 = 7'h2f == opcode_alu ? _GEN_494 : 2'h3; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1055:24]
  wire  _GEN_513 = 7'h2f == opcode_alu ? _GEN_112 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1056:24]
  wire [5:0] _GEN_514 = 7'h2f == opcode_alu ? _GEN_496 : 6'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_516 = 7'h2f == opcode_alu ? 1'h0 : _GEN_510; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_517 = 7'h2f == opcode_alu ? 1'h0 : 7'h57 == opcode_alu & _T_359; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_518 = 7'h73 == opcode_alu ? _GEN_489 : _GEN_512; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_520 = 7'h73 == opcode_alu ? _T_329 : 1'h1; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1058:24]
  wire [5:0] _GEN_522 = 7'h73 == opcode_alu ? 6'h0 : _GEN_514; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_524 = 7'h73 == opcode_alu ? 1'h0 : _GEN_516; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_525 = 7'h73 == opcode_alu ? 1'h0 : _GEN_517; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [5:0] _GEN_526 = 7'hf == opcode_alu ? _GEN_482 : 6'hf; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1054:24]
  wire [1:0] _GEN_527 = 7'hf == opcode_alu ? _GEN_483 : _GEN_518; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [2:0] _GEN_530 = 7'hf == opcode_alu ? _GEN_486 : 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire [5:0] _GEN_533 = 7'hf == opcode_alu ? 6'h0 : _GEN_522; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_535 = 7'hf == opcode_alu ? 1'h0 : _GEN_524; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_536 = 7'hf == opcode_alu ? 1'h0 : _GEN_525; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_537 = 7'h33 == opcode_alu ? 2'h0 : _GEN_527; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1211:26]
  wire  _GEN_538 = 7'h33 == opcode_alu ? 1'h0 : 7'hf == opcode_alu | (7'h73 == opcode_alu | _GEN_513); // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1212:26]
  wire [5:0] _GEN_539 = 7'h33 == opcode_alu ? _GEN_468 : _GEN_526; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [2:0] _GEN_543 = 7'h33 == opcode_alu ? 3'h0 : _GEN_530; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire [5:0] _GEN_546 = 7'h33 == opcode_alu ? 6'h0 : _GEN_533; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_548 = 7'h33 == opcode_alu ? 1'h0 : _GEN_535; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_549 = 7'h33 == opcode_alu ? 1'h0 : _GEN_536; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_550 = 7'h13 == opcode_alu ? 2'h0 : _GEN_537; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1186:26]
  wire  _GEN_551 = 7'h13 == opcode_alu | _GEN_538; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1187:26]
  wire [5:0] _GEN_553 = 7'h13 == opcode_alu ? _GEN_417 : _GEN_539; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_554 = 7'h13 == opcode_alu ? 1'h0 : 7'h33 == opcode_alu & _GEN_469; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_555 = 7'h13 == opcode_alu ? 1'h0 : 7'h33 == opcode_alu & _GEN_470; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [2:0] _GEN_557 = 7'h13 == opcode_alu ? 3'h0 : _GEN_543; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire [5:0] _GEN_559 = 7'h13 == opcode_alu ? 6'h0 : _GEN_546; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_561 = 7'h13 == opcode_alu ? 1'h0 : _GEN_548; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_562 = 7'h13 == opcode_alu ? 1'h0 : _GEN_549; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_563 = 7'h17 == opcode_alu ? 2'h2 : _GEN_550; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1179:27]
  wire  _GEN_564 = 7'h17 == opcode_alu | _GEN_551; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1180:27]
  wire [2:0] _GEN_565 = 7'h17 == opcode_alu ? 3'h3 : 3'h0; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1181:27]
  wire [5:0] _GEN_566 = 7'h17 == opcode_alu ? 6'h0 : _GEN_553; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1182:27]
  wire  _GEN_567 = 7'h17 == opcode_alu ? 1'h0 : _GEN_554; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_568 = 7'h17 == opcode_alu ? 1'h0 : _GEN_555; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [2:0] _GEN_570 = 7'h17 == opcode_alu ? 3'h0 : _GEN_557; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire  _GEN_571 = 7'h17 == opcode_alu | (7'h13 == opcode_alu | (7'h33 == opcode_alu | (7'hf == opcode_alu | _GEN_520)))
    ; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1058:24]
  wire [5:0] _GEN_572 = 7'h17 == opcode_alu ? 6'h0 : _GEN_559; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_574 = 7'h17 == opcode_alu ? 1'h0 : _GEN_561; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_575 = 7'h17 == opcode_alu ? 1'h0 : _GEN_562; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_576 = 7'h37 == opcode_alu ? 2'h3 : _GEN_563; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1171:27]
  wire  _GEN_577 = 7'h37 == opcode_alu | _GEN_564; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1172:27]
  wire  _GEN_578 = 7'h37 == opcode_alu | _GEN_571; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1173:27]
  wire [2:0] _GEN_579 = 7'h37 == opcode_alu ? 3'h3 : _GEN_565; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1174:27]
  wire [5:0] _GEN_580 = 7'h37 == opcode_alu ? 6'h0 : _GEN_566; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1175:27]
  wire  _GEN_581 = 7'h37 == opcode_alu ? 1'h0 : _GEN_567; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_582 = 7'h37 == opcode_alu ? 1'h0 : _GEN_568; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [2:0] _GEN_584 = 7'h37 == opcode_alu ? 3'h0 : _GEN_570; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire [5:0] _GEN_585 = 7'h37 == opcode_alu ? 6'h0 : _GEN_572; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_587 = 7'h37 == opcode_alu ? 1'h0 : _GEN_574; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_588 = 7'h37 == opcode_alu ? 1'h0 : _GEN_575; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_590 = 7'h3 == opcode_alu ? 2'h0 : _GEN_576; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1160:27]
  wire [5:0] _GEN_591 = 7'h3 == opcode_alu ? 6'h0 : _GEN_580; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1163:27]
  wire  _GEN_592 = 7'h3 == opcode_alu | _GEN_577; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1164:27]
  wire [2:0] _GEN_593 = 7'h3 == opcode_alu ? 3'h0 : _GEN_579; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1165:27]
  wire  _GEN_595 = 7'h3 == opcode_alu ? 1'h0 : _GEN_581; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_596 = 7'h3 == opcode_alu ? 1'h0 : _GEN_582; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [2:0] _GEN_598 = 7'h3 == opcode_alu ? 3'h0 : _GEN_584; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire [5:0] _GEN_599 = 7'h3 == opcode_alu ? 6'h0 : _GEN_585; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_601 = 7'h3 == opcode_alu ? 1'h0 : _GEN_587; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_602 = 7'h3 == opcode_alu ? 1'h0 : _GEN_588; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_603 = 7'h23 == opcode_alu ? 2'h0 : _GEN_590; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1144:26]
  wire  _GEN_604 = 7'h23 == opcode_alu ? _T_282 : _GEN_592; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [5:0] _GEN_605 = 7'h23 == opcode_alu ? 6'h0 : _GEN_591; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1146:26]
  wire [2:0] _GEN_606 = 7'h23 == opcode_alu ? _GEN_406 : _GEN_593; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_609 = 7'h23 == opcode_alu ? 1'h0 : _GEN_595; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_610 = 7'h23 == opcode_alu ? 1'h0 : _GEN_596; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [2:0] _GEN_612 = 7'h23 == opcode_alu ? 3'h0 : _GEN_598; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1062:24]
  wire [5:0] _GEN_613 = 7'h23 == opcode_alu ? 6'h0 : _GEN_599; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_615 = 7'h23 == opcode_alu ? 1'h0 : _GEN_601; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_616 = 7'h23 == opcode_alu ? 1'h0 : _GEN_602; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [5:0] _GEN_617 = 7'h63 == opcode_alu ? _GEN_405 : _GEN_605; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [2:0] _GEN_619 = 7'h63 == opcode_alu ? 3'h2 : _GEN_612; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [1:0] _GEN_620 = 7'h63 == opcode_alu ? _GEN_402 : _GEN_603; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_621 = 7'h63 == opcode_alu ? _GEN_403 : _GEN_604; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [2:0] _GEN_622 = 7'h63 == opcode_alu ? _GEN_404 : _GEN_606; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_625 = 7'h63 == opcode_alu ? 1'h0 : _GEN_609; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_626 = 7'h63 == opcode_alu ? 1'h0 : _GEN_610; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [5:0] _GEN_627 = 7'h63 == opcode_alu ? 6'h0 : _GEN_613; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_629 = 7'h63 == opcode_alu ? 1'h0 : _GEN_615; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_630 = 7'h63 == opcode_alu ? 1'h0 : _GEN_616; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_631 = 7'h67 == opcode_alu ? 2'h0 : 2'h2; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [2:0] _GEN_632 = 7'h67 == opcode_alu ? 3'h0 : _GEN_619; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [1:0] _GEN_633 = 7'h67 == opcode_alu ? 2'h2 : _GEN_620; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [2:0] _GEN_635 = 7'h67 == opcode_alu ? 3'h5 : _GEN_622; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [5:0] _GEN_636 = 7'h67 == opcode_alu ? 6'h0 : _GEN_617; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_639 = 7'h67 == opcode_alu ? 1'h0 : _GEN_625; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  wire  _GEN_640 = 7'h67 == opcode_alu ? 1'h0 : _GEN_626; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  wire [5:0] _GEN_641 = 7'h67 == opcode_alu ? 6'h0 : _GEN_627; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  wire  _GEN_643 = 7'h67 == opcode_alu ? 1'h0 : _GEN_629; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  wire  _GEN_644 = 7'h67 == opcode_alu ? 1'h0 : _GEN_630; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  wire [1:0] _GEN_645 = 7'h6f == opcode_alu ? 2'h2 : _GEN_631; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [1:0] _GEN_647 = 7'h6f == opcode_alu ? 2'h2 : _GEN_633; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire  _GEN_648 = 7'h6f == opcode_alu | (7'h67 == opcode_alu | _GEN_621); // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  wire [9:0] unused_instr_alu = {instr_rdata_alu_i[19:15],instr_rdata_alu_i[11:7]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 1831:28]
  wire [31:0] unused_instr_rdata_alu = instr_rdata_alu_i; // @[src/main/scala/coreGen/core/idu/decoder.scala 1832:38 1833:28]
  assign atop_o = 7'h6f == opcode_alu ? 6'h0 : _GEN_641; // @[src/main/scala/coreGen/core/idu/decoder.scala 1050:14 1071:23]
  assign prepost_useincr_o = opcode == 7'h6f | _GEN_350; // @[src/main/scala/coreGen/core/idu/decoder.scala 297:25 307:31]
  assign is_rvv_instr_o = is_rvv_op_instr_o | is_rvv_vset_instr_o; // @[src/main/scala/coreGen/core/idu/decoder.scala 1006:46]
  assign is_rvv_op_instr_o = 7'h6f == opcode_alu ? 1'h0 : _GEN_643; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1007:25]
  assign is_rvv_vset_instr_o = 7'h6f == opcode_alu ? 1'h0 : _GEN_644; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1008:27]
  assign illegal_insn_o = illegal_c_insn_i | _GEN_354; // @[src/main/scala/coreGen/core/idu/decoder.scala 976:28 977:20]
  assign ebrk_insn_o = opcode == 7'h6f ? 1'h0 : _GEN_342; // @[src/main/scala/coreGen/core/idu/decoder.scala 290:27 307:31]
  assign mret_insn_o = opcode == 7'h6f ? 1'h0 : _GEN_343; // @[src/main/scala/coreGen/core/idu/decoder.scala 291:27 307:31]
  assign dret_insn_o = opcode == 7'h6f ? 1'h0 : _GEN_344; // @[src/main/scala/coreGen/core/idu/decoder.scala 292:27 307:31]
  assign ecall_insn_o = opcode == 7'h6f ? 1'h0 : _GEN_341; // @[src/main/scala/coreGen/core/idu/decoder.scala 293:27 307:31]
  assign wfi_insn_o = opcode == 7'h6f ? 1'h0 : _GEN_345; // @[src/main/scala/coreGen/core/idu/decoder.scala 294:27 307:31]
  assign jump_set_o = illegal_insn ? 1'h0 : _GEN_353; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 997:20]
  assign imm_a_mux_sel_o = 7'h6f == opcode_alu | (7'h67 == opcode_alu | (7'h63 == opcode_alu | (7'h23 == opcode_alu | (7'h3
     == opcode_alu | _GEN_578)))); // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1058:24]
  assign imm_b_mux_sel_o = 7'h6f == opcode_alu ? 3'h5 : _GEN_635; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  assign bt_a_mux_sel_o = {{1'd0}, _GEN_645};
  assign bt_b_mux_sel_o = 7'h6f == opcode_alu ? 3'h4 : _GEN_632; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  assign imm_i_type_o = {_imm_i_type_o_T_2,instr_rdata_i[31:20]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 205:25]
  assign imm_s_type_o = {imm_s_type_o_hi,instr_rdata_i[11:7]}; // @[src/main/scala/coreGen/core/idu/decoder.scala 206:25]
  assign imm_b_type_o = {imm_b_type_o_hi,imm_b_type_o_lo}; // @[src/main/scala/coreGen/core/idu/decoder.scala 207:25]
  assign imm_u_type_o = {instr_rdata_i[31:12],12'h0}; // @[src/main/scala/coreGen/core/idu/decoder.scala 208:25]
  assign imm_j_type_o = {imm_j_type_o_hi,imm_j_type_o_lo}; // @[src/main/scala/coreGen/core/idu/decoder.scala 209:25]
  assign zimm_rs1_type_o = {27'h0,instr_rs1}; // @[src/main/scala/coreGen/core/idu/decoder.scala 212:27]
  assign rf_wdata_sel_o = opcode == 7'h6f ? 2'h1 : _GEN_347; // @[src/main/scala/coreGen/core/idu/decoder.scala 269:27 307:31]
  assign rf_we_o = illegal_insn ? 1'h0 : _GEN_352; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 993:15]
  assign rf_raddr_a_o = instr_rdata_i[19:15]; // @[src/main/scala/coreGen/core/idu/decoder.scala 215:25]
  assign rf_raddr_b_o = instr_rdata_i[24:20]; // @[src/main/scala/coreGen/core/idu/decoder.scala 216:25]
  assign rf_waddr_o = instr_rdata_i[11:7]; // @[src/main/scala/coreGen/core/idu/decoder.scala 241:25]
  assign rf_ren_a_o = opcode == 7'h6f ? 1'h0 : _GEN_331; // @[src/main/scala/coreGen/core/idu/decoder.scala 277:27 307:31]
  assign rf_ren_b_o = opcode == 7'h6f ? 1'h0 : _GEN_333; // @[src/main/scala/coreGen/core/idu/decoder.scala 278:27 307:31]
  assign alu_operator_o = 7'h6f == opcode_alu ? 6'h0 : _GEN_636; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23]
  assign alu_op_a_mux_sel_o = {{1'd0}, _GEN_647};
  assign alu_op_b_mux_sel_o = {{1'd0}, _GEN_648};
  assign mult_en_o = illegal_insn ? 1'h0 : mult_sel_o; // @[src/main/scala/coreGen/core/idu/decoder.scala 1820:21]
  assign div_en_o = illegal_insn ? 1'h0 : div_sel_o; // @[src/main/scala/coreGen/core/idu/decoder.scala 1821:21]
  assign mult_sel_o = 7'h6f == opcode_alu ? 1'h0 : _GEN_639; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1067:24]
  assign div_sel_o = 7'h6f == opcode_alu ? 1'h0 : _GEN_640; // @[src/main/scala/coreGen/core/idu/decoder.scala 1071:23 1068:24]
  assign multdiv_operator_o = opcode == 7'h6f ? 2'h0 : _GEN_338; // @[src/main/scala/coreGen/core/idu/decoder.scala 266:27 307:31]
  assign multdiv_signed_mode_o = opcode == 7'h6f ? 2'h0 : _GEN_339; // @[src/main/scala/coreGen/core/idu/decoder.scala 267:27 307:31]
  assign csr_access_o = illegal_insn ? 1'h0 : _GEN_370; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 999:22]
  assign csr_op_o = (csr_op == 2'h2 | csr_op == 2'h3) & instr_rs1 == 5'h0 ? 2'h0 : csr_op; // @[src/main/scala/coreGen/core/idu/decoder.scala 254:14 256:88 257:14]
  assign data_req_o = illegal_insn ? 1'h0 : _GEN_358; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 994:20]
  assign data_we_o = illegal_insn ? 1'h0 : _GEN_359; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 995:19]
  assign data_type_o = opcode == 7'h6f ? 2'h0 : _GEN_336; // @[src/main/scala/coreGen/core/idu/decoder.scala 285:27 307:31]
  assign data_sign_extension_o = opcode == 7'h6f ? 1'h0 : _GEN_337; // @[src/main/scala/coreGen/core/idu/decoder.scala 286:27 307:31]
  assign jump_in_dec_o = illegal_insn ? 1'h0 : _GEN_351; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 996:23]
  assign branch_in_dec_o = illegal_insn ? 1'h0 : _GEN_356; // @[src/main/scala/coreGen/core/idu/decoder.scala 992:26 998:25]
endmodule
module chiselcontroller(
  input         clk_i, // @[src/main/scala/coreGen/core/idu/controller.scala 28:23]
  input         rst_ni, // @[src/main/scala/coreGen/core/idu/controller.scala 29:23]
  output        special_req_all_o, // @[src/main/scala/coreGen/core/idu/controller.scala 34:31]
  output        ctrl_busy_o, // @[src/main/scala/coreGen/core/idu/controller.scala 35:25]
  input         illegal_insn_i, // @[src/main/scala/coreGen/core/idu/controller.scala 38:28]
  input         ecall_insn_i, // @[src/main/scala/coreGen/core/idu/controller.scala 39:26]
  input         mret_insn_i, // @[src/main/scala/coreGen/core/idu/controller.scala 40:25]
  input         dret_insn_i, // @[src/main/scala/coreGen/core/idu/controller.scala 41:25]
  input         wfi_insn_i, // @[src/main/scala/coreGen/core/idu/controller.scala 42:24]
  input         ebrk_insn_i, // @[src/main/scala/coreGen/core/idu/controller.scala 43:25]
  input         csr_pipe_flush_i, // @[src/main/scala/coreGen/core/idu/controller.scala 44:30]
  input         instr_valid_i, // @[src/main/scala/coreGen/core/idu/controller.scala 47:27]
  input  [31:0] instr_i, // @[src/main/scala/coreGen/core/idu/controller.scala 48:21]
  input  [15:0] instr_compressed_i, // @[src/main/scala/coreGen/core/idu/controller.scala 49:32]
  input         instr_is_compressed_i, // @[src/main/scala/coreGen/core/idu/controller.scala 50:35]
  input         instr_bp_taken_i, // @[src/main/scala/coreGen/core/idu/controller.scala 51:30]
  input         instr_fetch_err_i, // @[src/main/scala/coreGen/core/idu/controller.scala 52:31]
  input         instr_fetch_err_plus2_i, // @[src/main/scala/coreGen/core/idu/controller.scala 53:37]
  input  [31:0] pc_id_i, // @[src/main/scala/coreGen/core/idu/controller.scala 54:21]
  output        instr_valid_clear_o, // @[src/main/scala/coreGen/core/idu/controller.scala 57:33]
  output        id_in_ready_o, // @[src/main/scala/coreGen/core/idu/controller.scala 58:27]
  output        controller_run_o, // @[src/main/scala/coreGen/core/idu/controller.scala 59:30]
  output        instr_req_o, // @[src/main/scala/coreGen/core/idu/controller.scala 62:25]
  output        pc_set_o, // @[src/main/scala/coreGen/core/idu/controller.scala 63:22]
  output        pc_set_spec_o, // @[src/main/scala/coreGen/core/idu/controller.scala 64:27]
  output [2:0]  pc_mux_o, // @[src/main/scala/coreGen/core/idu/controller.scala 65:22]
  output        nt_branch_mispredict_o, // @[src/main/scala/coreGen/core/idu/controller.scala 66:36]
  output [2:0]  exc_pc_mux_o, // @[src/main/scala/coreGen/core/idu/controller.scala 67:26]
  output [5:0]  exc_cause_o, // @[src/main/scala/coreGen/core/idu/controller.scala 68:25]
  input  [31:0] lsu_addr_last_i, // @[src/main/scala/coreGen/core/idu/controller.scala 71:29]
  input         load_err_i, // @[src/main/scala/coreGen/core/idu/controller.scala 72:24]
  input         store_err_i, // @[src/main/scala/coreGen/core/idu/controller.scala 73:25]
  output        wb_exception_o, // @[src/main/scala/coreGen/core/idu/controller.scala 74:28]
  input         branch_set_i, // @[src/main/scala/coreGen/core/idu/controller.scala 77:26]
  input         branch_set_spec_i, // @[src/main/scala/coreGen/core/idu/controller.scala 78:31]
  input         branch_not_set_i, // @[src/main/scala/coreGen/core/idu/controller.scala 79:30]
  input         jump_set_i, // @[src/main/scala/coreGen/core/idu/controller.scala 80:24]
  output        disable_branch_o, // @[src/main/scala/coreGen/core/idu/controller.scala 83:30]
  input         csr_mstatus_mie_i, // @[src/main/scala/coreGen/core/idu/controller.scala 86:31]
  input         irq_pending_i, // @[src/main/scala/coreGen/core/idu/controller.scala 87:27]
  input         irqs_i_timer, // @[src/main/scala/coreGen/core/idu/controller.scala 88:20]
  input         irqs_i_software, // @[src/main/scala/coreGen/core/idu/controller.scala 88:20]
  input         irqs_i_external, // @[src/main/scala/coreGen/core/idu/controller.scala 88:20]
  input         irqs_i_nmi, // @[src/main/scala/coreGen/core/idu/controller.scala 88:20]
  input  [15:0] irqs_i_fast, // @[src/main/scala/coreGen/core/idu/controller.scala 88:20]
  input  [3:0]  irq_fast_id, // @[src/main/scala/coreGen/core/idu/controller.scala 89:22]
  output        nmi_mode_o, // @[src/main/scala/coreGen/core/idu/controller.scala 90:24]
  input         debug_req_i, // @[src/main/scala/coreGen/core/idu/controller.scala 94:25]
  output [2:0]  debug_cause_o, // @[src/main/scala/coreGen/core/idu/controller.scala 95:27]
  output        debug_csr_save_o, // @[src/main/scala/coreGen/core/idu/controller.scala 96:30]
  output        debug_mode_o, // @[src/main/scala/coreGen/core/idu/controller.scala 97:26]
  input         debug_single_step_i, // @[src/main/scala/coreGen/core/idu/controller.scala 98:33]
  input         debug_ebreakm_i, // @[src/main/scala/coreGen/core/idu/controller.scala 99:29]
  input         debug_ebreaku_i, // @[src/main/scala/coreGen/core/idu/controller.scala 100:29]
  input         trigger_match_i, // @[src/main/scala/coreGen/core/idu/controller.scala 101:29]
  output        csr_save_if_o, // @[src/main/scala/coreGen/core/idu/controller.scala 104:27]
  output        csr_save_id_o, // @[src/main/scala/coreGen/core/idu/controller.scala 105:27]
  output        csr_save_wb_o, // @[src/main/scala/coreGen/core/idu/controller.scala 106:27]
  output        csr_restore_mret_id_o, // @[src/main/scala/coreGen/core/idu/controller.scala 107:35]
  output        csr_restore_dret_id_o, // @[src/main/scala/coreGen/core/idu/controller.scala 108:35]
  output        csr_save_cause_o, // @[src/main/scala/coreGen/core/idu/controller.scala 109:30]
  output [31:0] csr_mtval_o, // @[src/main/scala/coreGen/core/idu/controller.scala 110:25]
  input  [1:0]  priv_mode_i, // @[src/main/scala/coreGen/core/idu/controller.scala 111:25]
  input         csr_mstatus_tw_i, // @[src/main/scala/coreGen/core/idu/controller.scala 112:30]
  input         stall_id_i, // @[src/main/scala/coreGen/core/idu/controller.scala 115:24]
  input         stall_wb_i, // @[src/main/scala/coreGen/core/idu/controller.scala 116:24]
  input         stall_mem_req_i, // @[src/main/scala/coreGen/core/idu/controller.scala 117:29]
  output        flush_id_o, // @[src/main/scala/coreGen/core/idu/controller.scala 118:24]
  input         ready_wb_i, // @[src/main/scala/coreGen/core/idu/controller.scala 119:24]
  input         csr_mpvec_mode, // @[src/main/scala/coreGen/core/idu/controller.scala 125:23]
  output        plicClr_clr, // @[src/main/scala/coreGen/core/idu/controller.scala 126:22]
  input         if_id_pipe_en_i // @[src/main/scala/coreGen/core/idu/controller.scala 128:29]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
`endif // RANDOMIZE_REG_INIT
  wire  _T_1 = ~rst_ni; // @[src/main/scala/coreGen/core/idu/controller.scala 130:40]
  reg [3:0] ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 132:30]
  reg  nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 134:29]
  reg  debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 136:31]
  reg  load_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 138:29]
  reg  store_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 140:30]
  reg  exc_req_q; // @[src/main/scala/coreGen/core/idu/controller.scala 142:28]
  reg  illegal_insn_q; // @[src/main/scala/coreGen/core/idu/controller.scala 145:33]
  reg  flush_state_hold_q; // @[src/main/scala/coreGen/core/idu/controller.scala 196:37]
  reg  stall_mem_req_q; // @[src/main/scala/coreGen/core/idu/controller.scala 200:34]
  wire  ecall_insn = ecall_insn_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 206:36]
  wire  mret_insn = mret_insn_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 207:35]
  wire  dret_insn = dret_insn_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 208:35]
  wire  wfi_insn = wfi_insn_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 209:34]
  wire  ebrk_insn = ebrk_insn_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 210:35]
  wire  csr_pipe_flush = csr_pipe_flush_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 211:40]
  wire  instr_fetch_err = instr_fetch_err_i & instr_valid_i; // @[src/main/scala/coreGen/core/idu/controller.scala 212:41]
  wire  _illegal_dret_T = ~debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 214:34]
  wire  illegal_dret = dret_insn & ~debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 214:31]
  wire  _illegal_umode_T_2 = mret_insn | csr_mstatus_tw_i & wfi_insn; // @[src/main/scala/coreGen/core/idu/controller.scala 217:34]
  wire  illegal_umode = priv_mode_i != 2'h3 & _illegal_umode_T_2; // @[src/main/scala/coreGen/core/idu/controller.scala 216:51]
  wire  _illegal_insn_d_T_2 = ctrl_fsm_cs != 4'h6; // @[src/main/scala/coreGen/core/idu/controller.scala 219:89]
  wire  illegal_insn_d = (illegal_insn_i | illegal_dret | illegal_umode) & ctrl_fsm_cs != 4'h6; // @[src/main/scala/coreGen/core/idu/controller.scala 219:73]
  wire  _exc_req_d_T_2 = ecall_insn | ebrk_insn | illegal_insn_d | instr_fetch_err; // @[src/main/scala/coreGen/core/idu/controller.scala 225:68]
  wire  exc_req_d = _exc_req_d_T_2 & _illegal_insn_d_T_2; // @[src/main/scala/coreGen/core/idu/controller.scala 226:48]
  wire  exc_req_lsu = store_err_i | load_err_i; // @[src/main/scala/coreGen/core/idu/controller.scala 229:35]
  wire  _special_req_all_T = mret_insn | dret_insn; // @[src/main/scala/coreGen/core/idu/controller.scala 235:36]
  wire  special_req_all = mret_insn | dret_insn | wfi_insn | csr_pipe_flush | exc_req_d | exc_req_lsu; // @[src/main/scala/coreGen/core/idu/controller.scala 235:92]
  wire  special_req_branch = instr_fetch_err & _illegal_insn_d_T_2; // @[src/main/scala/coreGen/core/idu/controller.scala 243:43]
  wire  _GEN_2 = ecall_insn ? 1'h0 : ebrk_insn; // @[src/main/scala/coreGen/core/idu/controller.scala 252:28 266:31]
  wire  _GEN_8 = illegal_insn_q ? 1'h0 : ecall_insn; // @[src/main/scala/coreGen/core/idu/controller.scala 251:28 262:35]
  wire  _GEN_9 = illegal_insn_q ? 1'h0 : _GEN_2; // @[src/main/scala/coreGen/core/idu/controller.scala 252:28 262:35]
  wire  _GEN_11 = instr_fetch_err ? 1'h0 : illegal_insn_q; // @[src/main/scala/coreGen/core/idu/controller.scala 247:28 260:36]
  wire  _GEN_13 = instr_fetch_err ? 1'h0 : _GEN_8; // @[src/main/scala/coreGen/core/idu/controller.scala 251:28 260:36]
  wire  _GEN_14 = instr_fetch_err ? 1'h0 : _GEN_9; // @[src/main/scala/coreGen/core/idu/controller.scala 252:28 260:36]
  wire  _GEN_16 = load_err_q ? 1'h0 : instr_fetch_err; // @[src/main/scala/coreGen/core/idu/controller.scala 246:28 258:31]
  wire  _GEN_17 = load_err_q ? 1'h0 : _GEN_11; // @[src/main/scala/coreGen/core/idu/controller.scala 247:28 258:31]
  wire  _GEN_19 = load_err_q ? 1'h0 : _GEN_13; // @[src/main/scala/coreGen/core/idu/controller.scala 251:28 258:31]
  wire  _GEN_20 = load_err_q ? 1'h0 : _GEN_14; // @[src/main/scala/coreGen/core/idu/controller.scala 252:28 258:31]
  wire  load_err_prio = store_err_q ? 1'h0 : load_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 256:25 254:28]
  wire  instr_fetch_err_prio = store_err_q ? 1'h0 : _GEN_16; // @[src/main/scala/coreGen/core/idu/controller.scala 256:25 246:28]
  wire  illegal_insn_prio = store_err_q ? 1'h0 : _GEN_17; // @[src/main/scala/coreGen/core/idu/controller.scala 256:25 247:28]
  wire  ecall_insn_prio = store_err_q ? 1'h0 : _GEN_19; // @[src/main/scala/coreGen/core/idu/controller.scala 256:25 251:28]
  wire  ebrk_insn_prio = store_err_q ? 1'h0 : _GEN_20; // @[src/main/scala/coreGen/core/idu/controller.scala 256:25 252:28]
  wire  _enter_debug_mode_T_2 = debug_req_i | debug_single_step_i & instr_valid_i | trigger_match_i; // @[src/main/scala/coreGen/core/idu/controller.scala 306:80]
  wire  enter_debug_mode = _enter_debug_mode_T_2 & _illegal_dret_T; // @[src/main/scala/coreGen/core/idu/controller.scala 307:50]
  wire  _ebreak_into_debug_T = priv_mode_i == 2'h3; // @[src/main/scala/coreGen/core/idu/controller.scala 309:42]
  wire  _ebreak_into_debug_T_2 = priv_mode_i == 2'h0 & debug_ebreaku_i; // @[src/main/scala/coreGen/core/idu/controller.scala 310:32]
  wire  ebreak_into_debug = priv_mode_i == 2'h3 ? debug_ebreakm_i : _ebreak_into_debug_T_2; // @[src/main/scala/coreGen/core/idu/controller.scala 309:29]
  wire  _handle_irq_T_1 = ~nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 313:38]
  wire  _handle_irq_T_4 = irqs_i_nmi | irq_pending_i & csr_mstatus_mie_i; // @[src/main/scala/coreGen/core/idu/controller.scala 314:27]
  wire  handle_irq = _illegal_dret_T & ~nmi_mode_q & _handle_irq_T_4; // @[src/main/scala/coreGen/core/idu/controller.scala 313:50]
  wire  _T_9 = irqs_i_nmi | irq_pending_i | debug_req_i | debug_mode_q | debug_single_step_i; // @[src/main/scala/coreGen/core/idu/controller.scala 395:77]
  wire [3:0] _GEN_55 = irqs_i_nmi | irq_pending_i | debug_req_i | debug_mode_q | debug_single_step_i ? 4'h4 :
    ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 395:100 339:17 396:23]
  wire [3:0] _GEN_57 = id_in_ready_o ? 4'h5 : ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 339:17 411:26 412:21]
  wire [3:0] _GEN_58 = handle_irq ? 4'h7 : _GEN_57; // @[src/main/scala/coreGen/core/idu/controller.scala 415:23 416:21]
  wire [3:0] _GEN_60 = enter_debug_mode ? 4'h8 : _GEN_58; // @[src/main/scala/coreGen/core/idu/controller.scala 420:29 421:21]
  wire  _GEN_61 = enter_debug_mode | handle_irq; // @[src/main/scala/coreGen/core/idu/controller.scala 420:29 422:17]
  wire [3:0] _GEN_62 = ready_wb_i | wb_exception_o ? 4'h6 : ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 339:17 444:43 445:23]
  wire [3:0] _GEN_64 = special_req_all ? _GEN_62 : ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 339:17 442:42]
  wire  _T_14 = ~special_req_branch; // @[src/main/scala/coreGen/core/idu/controller.scala 448:12]
  wire  _pc_set_o_T = ~instr_bp_taken_i; // @[src/main/scala/coreGen/core/idu/controller.scala 450:42]
  wire  _GEN_65 = (branch_set_i | jump_set_i) & ~instr_bp_taken_i; // @[src/main/scala/coreGen/core/idu/controller.scala 332:14 449:39 450:18]
  wire  _T_16 = instr_bp_taken_i & branch_not_set_i; // @[src/main/scala/coreGen/core/idu/controller.scala 456:31]
  wire  _GEN_70 = ~special_req_branch & _GEN_65; // @[src/main/scala/coreGen/core/idu/controller.scala 332:14 448:32]
  wire  _GEN_73 = ~special_req_branch & _T_16; // @[src/main/scala/coreGen/core/idu/controller.scala 334:28 448:32]
  wire  _GEN_74 = (branch_set_spec_i | jump_set_i) & _T_14 & _pc_set_o_T; // @[src/main/scala/coreGen/core/idu/controller.scala 333:19 462:69 463:25]
  wire  stall = stall_id_i | stall_wb_i; // @[src/main/scala/coreGen/core/idu/controller.scala 702:25]
  wire  _T_21 = _GEN_61 & stall; // @[src/main/scala/coreGen/core/idu/controller.scala 465:45]
  wire  _T_22 = ~stall; // @[src/main/scala/coreGen/core/idu/controller.scala 469:12]
  wire [3:0] _GEN_76 = handle_irq ? 4'h7 : _GEN_64; // @[src/main/scala/coreGen/core/idu/controller.scala 473:31 474:23]
  wire  _GEN_77 = handle_irq | _T_21; // @[src/main/scala/coreGen/core/idu/controller.scala 473:31 475:19]
  wire [3:0] _GEN_78 = enter_debug_mode ? 4'h8 : _GEN_76; // @[src/main/scala/coreGen/core/idu/controller.scala 470:31 471:23]
  wire  _GEN_79 = enter_debug_mode | _GEN_77; // @[src/main/scala/coreGen/core/idu/controller.scala 470:31 472:19]
  wire [3:0] _GEN_80 = ~stall & ~special_req_all ? _GEN_78 : _GEN_64; // @[src/main/scala/coreGen/core/idu/controller.scala 469:39]
  wire  _GEN_81 = ~stall & ~special_req_all ? _GEN_79 : _T_21; // @[src/main/scala/coreGen/core/idu/controller.scala 469:39]
  wire [5:0] _exc_cause_o_T = {2'h3,irq_fast_id}; // @[src/main/scala/coreGen/core/idu/controller.scala 495:31]
  wire [2:0] _exc_pc_mux_o_T = csr_mpvec_mode ? 3'h2 : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 498:34]
  wire [5:0] _GEN_82 = irqs_i_timer ? 6'h27 : 6'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 504:36 505:25 507:25]
  wire [5:0] _GEN_83 = irqs_i_software ? 6'h23 : _GEN_82; // @[src/main/scala/coreGen/core/idu/controller.scala 502:39 503:25]
  wire [2:0] _GEN_84 = irqs_i_external ? _exc_pc_mux_o_T : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 481:20 496:39 498:28]
  wire  _GEN_85 = irqs_i_external & csr_mpvec_mode; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 496:39 499:31]
  wire [5:0] _GEN_86 = irqs_i_external ? 6'h2b : _GEN_83; // @[src/main/scala/coreGen/core/idu/controller.scala 496:39 501:25]
  wire [5:0] _GEN_87 = irqs_i_fast != 16'h0 ? _exc_cause_o_T : _GEN_86; // @[src/main/scala/coreGen/core/idu/controller.scala 494:52 495:25]
  wire [2:0] _GEN_88 = irqs_i_fast != 16'h0 ? 3'h1 : _GEN_84; // @[src/main/scala/coreGen/core/idu/controller.scala 481:20 494:52]
  wire  _GEN_89 = irqs_i_fast != 16'h0 ? 1'h0 : _GEN_85; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 494:52]
  wire [5:0] _GEN_90 = irqs_i_nmi & _handle_irq_T_1 ? 6'h2f : _GEN_87; // @[src/main/scala/coreGen/core/idu/controller.scala 491:46 492:25]
  wire  _GEN_91 = irqs_i_nmi & _handle_irq_T_1 | nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 491:46 493:24]
  wire [2:0] _GEN_92 = irqs_i_nmi & _handle_irq_T_1 ? 3'h1 : _GEN_88; // @[src/main/scala/coreGen/core/idu/controller.scala 481:20 491:46]
  wire  _GEN_93 = irqs_i_nmi & _handle_irq_T_1 ? 1'h0 : _GEN_89; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 491:46]
  wire [5:0] _GEN_94 = handle_irq ? _GEN_90 : 6'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 483:23]
  wire  _GEN_95 = handle_irq ? _GEN_91 : nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 483:23]
  wire [2:0] _GEN_96 = handle_irq ? _GEN_92 : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 481:20 483:23]
  wire  _GEN_97 = handle_irq & _GEN_93; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 483:23]
  wire  _T_31 = debug_single_step_i | debug_req_i | trigger_match_i; // @[src/main/scala/coreGen/core/idu/controller.scala 548:47]
  wire [2:0] _GEN_98 = debug_single_step_i ? 3'h4 : 3'h3; // @[src/main/scala/coreGen/core/idu/controller.scala 560:43 561:25 563:25]
  wire [2:0] _GEN_99 = trigger_match_i ? 3'h2 : _GEN_98; // @[src/main/scala/coreGen/core/idu/controller.scala 558:32 559:25]
  wire [2:0] _GEN_101 = debug_single_step_i | debug_req_i | trigger_match_i ? _GEN_99 : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 548:66]
  wire  _GEN_102 = debug_single_step_i | debug_req_i | trigger_match_i | debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 548:66 566:22]
  wire  _T_35 = ebreak_into_debug & _illegal_dret_T; // @[src/main/scala/coreGen/core/idu/controller.scala 578:45]
  wire  exc_q = exc_req_q | store_err_q | load_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 605:43]
  wire [2:0] _exc_pc_mux_o_T_1 = debug_mode_q ? 3'h4 : 3'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 611:28]
  wire  _csr_save_id_o_T = store_err_q | load_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 615:42]
  wire  _csr_save_id_o_T_3 = stall_mem_req_q | if_id_pipe_en_i; // @[src/main/scala/coreGen/core/idu/controller.scala 615:105]
  wire  _csr_save_id_o_T_5 = ~(store_err_q | load_err_q) | (store_err_q | load_err_q) & (stall_mem_req_q |
    if_id_pipe_en_i); // @[src/main/scala/coreGen/core/idu/controller.scala 615:56]
  wire  _csr_save_wb_o_T_3 = _csr_save_id_o_T & ~_csr_save_id_o_T_3; // @[src/main/scala/coreGen/core/idu/controller.scala 616:55]
  wire [31:0] _csr_mtval_o_T_1 = pc_id_i + 32'h2; // @[src/main/scala/coreGen/core/idu/controller.scala 631:64]
  wire [31:0] _csr_mtval_o_T_2 = instr_fetch_err_plus2_i ? _csr_mtval_o_T_1 : pc_id_i; // @[src/main/scala/coreGen/core/idu/controller.scala 631:29]
  wire [31:0] _csr_mtval_o_T_3 = {16'h0,instr_compressed_i}; // @[src/main/scala/coreGen/core/idu/controller.scala 635:56]
  wire [31:0] _csr_mtval_o_T_4 = instr_is_compressed_i ? _csr_mtval_o_T_3 : instr_i; // @[src/main/scala/coreGen/core/idu/controller.scala 635:29]
  wire [5:0] _exc_cause_o_T_2 = _ebreak_into_debug_T ? 6'hb : 6'h8; // @[src/main/scala/coreGen/core/idu/controller.scala 641:29]
  wire  _GEN_108 = debug_mode_q | ebreak_into_debug ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 608:18 644:51 645:22]
  wire  _GEN_109 = debug_mode_q | ebreak_into_debug ? 1'h0 : _csr_save_id_o_T_5; // @[src/main/scala/coreGen/core/idu/controller.scala 644:51 647:27]
  wire [3:0] _GEN_110 = debug_mode_q | ebreak_into_debug ? 4'h9 : 4'h5; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 644:51 649:25]
  wire [5:0] _GEN_111 = debug_mode_q | ebreak_into_debug ? 6'h0 : 6'h3; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 644:51 652:25]
  wire [5:0] _GEN_112 = load_err_prio ? 6'h5 : 6'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 659:45 660:23]
  wire [31:0] _GEN_113 = load_err_prio ? lsu_addr_last_i : 32'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 659:45 661:23]
  wire [5:0] _GEN_114 = store_err_q ? 6'h7 : _GEN_112; // @[src/main/scala/coreGen/core/idu/controller.scala 655:46 656:23]
  wire [31:0] _GEN_115 = store_err_q ? lsu_addr_last_i : _GEN_113; // @[src/main/scala/coreGen/core/idu/controller.scala 655:46 657:23]
  wire  _GEN_116 = ebrk_insn_prio ? _GEN_108 : 1'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 608:18 643:46]
  wire  _GEN_117 = ebrk_insn_prio ? _GEN_109 : _csr_save_id_o_T_5; // @[src/main/scala/coreGen/core/idu/controller.scala 643:46]
  wire [3:0] _GEN_118 = ebrk_insn_prio ? _GEN_110 : 4'h5; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 643:46]
  wire [5:0] _GEN_119 = ebrk_insn_prio ? _GEN_111 : _GEN_114; // @[src/main/scala/coreGen/core/idu/controller.scala 643:46]
  wire [31:0] _GEN_120 = ebrk_insn_prio ? 32'h0 : _GEN_115; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 643:46]
  wire [5:0] _GEN_121 = ecall_insn_prio ? _exc_cause_o_T_2 : _GEN_119; // @[src/main/scala/coreGen/core/idu/controller.scala 640:47 641:23]
  wire  _GEN_122 = ecall_insn_prio | _GEN_116; // @[src/main/scala/coreGen/core/idu/controller.scala 608:18 640:47]
  wire  _GEN_123 = ecall_insn_prio ? _csr_save_id_o_T_5 : _GEN_117; // @[src/main/scala/coreGen/core/idu/controller.scala 640:47]
  wire [3:0] _GEN_124 = ecall_insn_prio ? 4'h5 : _GEN_118; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 640:47]
  wire [31:0] _GEN_125 = ecall_insn_prio ? 32'h0 : _GEN_120; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 640:47]
  wire [5:0] _GEN_131 = illegal_insn_prio ? 6'h2 : _GEN_121; // @[src/main/scala/coreGen/core/idu/controller.scala 633:49 634:23]
  wire [31:0] _GEN_132 = illegal_insn_prio ? _csr_mtval_o_T_4 : _GEN_125; // @[src/main/scala/coreGen/core/idu/controller.scala 633:49 635:23]
  wire  _GEN_133 = illegal_insn_prio | _GEN_122; // @[src/main/scala/coreGen/core/idu/controller.scala 608:18 633:49]
  wire  _GEN_134 = illegal_insn_prio ? _csr_save_id_o_T_5 : _GEN_123; // @[src/main/scala/coreGen/core/idu/controller.scala 633:49]
  wire [3:0] _GEN_135 = illegal_insn_prio ? 4'h5 : _GEN_124; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 633:49]
  wire [5:0] _GEN_136 = instr_fetch_err_prio ? 6'h1 : _GEN_131; // @[src/main/scala/coreGen/core/idu/controller.scala 629:47 630:23]
  wire [31:0] _GEN_137 = instr_fetch_err_prio ? _csr_mtval_o_T_2 : _GEN_132; // @[src/main/scala/coreGen/core/idu/controller.scala 629:47 631:23]
  wire  _GEN_138 = instr_fetch_err_prio | _GEN_133; // @[src/main/scala/coreGen/core/idu/controller.scala 608:18 629:47]
  wire  _GEN_139 = instr_fetch_err_prio ? _csr_save_id_o_T_5 : _GEN_134; // @[src/main/scala/coreGen/core/idu/controller.scala 629:47]
  wire [3:0] _GEN_140 = instr_fetch_err_prio ? 4'h5 : _GEN_135; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 629:47]
  wire  _GEN_141 = nmi_mode_q ? 1'h0 : nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 671:28 672:24]
  wire [3:0] _GEN_142 = csr_pipe_flush & handle_irq ? 4'h7 : 4'h5; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 682:50 683:23]
  wire [3:0] _GEN_143 = wfi_insn ? 4'h2 : _GEN_142; // @[src/main/scala/coreGen/core/idu/controller.scala 680:31 681:23]
  wire [2:0] _GEN_144 = dret_insn ? 3'h4 : 3'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 331:14 674:32 675:20]
  wire  _GEN_146 = dret_insn ? 1'h0 : debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 674:32 678:24]
  wire [3:0] _GEN_147 = dret_insn ? 4'h5 : _GEN_143; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 674:32]
  wire [2:0] _GEN_148 = mret_insn ? 3'h3 : _GEN_144; // @[src/main/scala/coreGen/core/idu/controller.scala 665:25 666:20]
  wire  _GEN_151 = mret_insn ? _GEN_141 : nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 665:25]
  wire  _GEN_152 = mret_insn ? debug_mode_q : _GEN_146; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 665:25]
  wire  _GEN_153 = mret_insn ? 1'h0 : dret_insn; // @[src/main/scala/coreGen/core/idu/controller.scala 665:25 327:27]
  wire [3:0] _GEN_154 = mret_insn ? 4'h5 : _GEN_147; // @[src/main/scala/coreGen/core/idu/controller.scala 599:19 665:25]
  wire  _GEN_155 = exc_q ? _GEN_138 : _special_req_all_T; // @[src/main/scala/coreGen/core/idu/controller.scala 607:19]
  wire [2:0] _GEN_156 = exc_q ? 3'h2 : _GEN_148; // @[src/main/scala/coreGen/core/idu/controller.scala 607:19 610:18]
  wire [2:0] _GEN_157 = exc_q ? _exc_pc_mux_o_T_1 : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 607:19 611:22]
  wire  _GEN_159 = exc_q & _GEN_139; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 607:19]
  wire  _GEN_160 = exc_q & _csr_save_wb_o_T_3; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 607:19]
  wire  _GEN_161 = exc_q & _GEN_138; // @[src/main/scala/coreGen/core/idu/controller.scala 607:19 328:22]
  wire [5:0] _GEN_162 = exc_q ? _GEN_136 : 6'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 607:19]
  wire [31:0] _GEN_163 = exc_q ? _GEN_137 : 32'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 607:19]
  wire [3:0] _GEN_164 = exc_q ? _GEN_140 : _GEN_154; // @[src/main/scala/coreGen/core/idu/controller.scala 607:19]
  wire  _GEN_165 = exc_q ? _GEN_138 : 1'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 598:16 607:19]
  wire  _GEN_166 = exc_q ? 1'h0 : mret_insn; // @[src/main/scala/coreGen/core/idu/controller.scala 607:19 326:27]
  wire  _GEN_167 = exc_q ? nmi_mode_q : _GEN_151; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 607:19]
  wire  _GEN_168 = exc_q ? debug_mode_q : _GEN_152; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 607:19]
  wire  _GEN_169 = exc_q ? 1'h0 : _GEN_153; // @[src/main/scala/coreGen/core/idu/controller.scala 607:19 327:27]
  wire [3:0] _GEN_170 = enter_debug_mode & ~(ebrk_insn_prio & ebreak_into_debug) ? 4'h8 : _GEN_164; // @[src/main/scala/coreGen/core/idu/controller.scala 687:72 688:21]
  wire  _GEN_173 = 4'h6 == ctrl_fsm_cs & _GEN_165; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  wire [3:0] _GEN_174 = 4'h6 == ctrl_fsm_cs ? _GEN_170 : ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 339:17 367:23]
  wire  _GEN_175 = 4'h6 == ctrl_fsm_cs & _GEN_155; // @[src/main/scala/coreGen/core/idu/controller.scala 332:14 367:23]
  wire [2:0] _GEN_176 = 4'h6 == ctrl_fsm_cs ? _GEN_156 : 3'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 331:14 367:23]
  wire [2:0] _GEN_177 = 4'h6 == ctrl_fsm_cs ? _GEN_157 : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  wire  _GEN_179 = 4'h6 == ctrl_fsm_cs & _GEN_159; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_181 = 4'h6 == ctrl_fsm_cs & _GEN_161; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  wire [5:0] _GEN_182 = 4'h6 == ctrl_fsm_cs ? _GEN_162 : 6'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire [31:0] _GEN_183 = 4'h6 == ctrl_fsm_cs ? _GEN_163 : 32'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_185 = 4'h6 == ctrl_fsm_cs ? _GEN_167 : nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 367:23]
  wire  _GEN_186 = 4'h6 == ctrl_fsm_cs ? _GEN_168 : debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 367:23]
  wire  _GEN_188 = 4'h9 == ctrl_fsm_cs | _GEN_173; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 572:16]
  wire [2:0] _GEN_189 = 4'h9 == ctrl_fsm_cs ? 3'h2 : _GEN_176; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 573:16]
  wire  _GEN_190 = 4'h9 == ctrl_fsm_cs | _GEN_175; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 574:16]
  wire [2:0] _GEN_191 = 4'h9 == ctrl_fsm_cs ? 3'h3 : _GEN_177; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 576:20]
  wire  _GEN_192 = 4'h9 == ctrl_fsm_cs ? _T_35 : _GEN_181; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_193 = 4'h9 == ctrl_fsm_cs ? _T_35 : _GEN_179; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_194 = 4'h9 == ctrl_fsm_cs & _T_35; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire  _GEN_196 = 4'h9 == ctrl_fsm_cs | _GEN_186; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 591:20]
  wire [3:0] _GEN_197 = 4'h9 == ctrl_fsm_cs ? 4'h5 : _GEN_174; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 593:20]
  wire  _GEN_198 = 4'h9 == ctrl_fsm_cs ? 1'h0 : 4'h6 == ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 342:13 367:23]
  wire  _GEN_199 = 4'h9 == ctrl_fsm_cs ? 1'h0 : 4'h6 == ctrl_fsm_cs & exc_q; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_200 = 4'h9 == ctrl_fsm_cs ? 1'h0 : 4'h6 == ctrl_fsm_cs & _GEN_160; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [5:0] _GEN_201 = 4'h9 == ctrl_fsm_cs ? 6'h0 : _GEN_182; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire [31:0] _GEN_202 = 4'h9 == ctrl_fsm_cs ? 32'h0 : _GEN_183; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_203 = 4'h9 == ctrl_fsm_cs ? 1'h0 : 4'h6 == ctrl_fsm_cs & _GEN_166; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_204 = 4'h9 == ctrl_fsm_cs ? nmi_mode_q : _GEN_185; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 367:23]
  wire  _GEN_205 = 4'h9 == ctrl_fsm_cs ? 1'h0 : 4'h6 == ctrl_fsm_cs & _GEN_169; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire [2:0] _GEN_206 = 4'h8 == ctrl_fsm_cs ? 3'h2 : _GEN_189; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 545:16]
  wire [2:0] _GEN_207 = 4'h8 == ctrl_fsm_cs ? 3'h3 : _GEN_191; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 546:20]
  wire  _GEN_208 = 4'h8 == ctrl_fsm_cs ? _T_31 : _GEN_188; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_209 = 4'h8 == ctrl_fsm_cs ? _T_31 : _GEN_190; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_210 = 4'h8 == ctrl_fsm_cs & _T_31; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  wire  _GEN_211 = 4'h8 == ctrl_fsm_cs ? _T_31 : _GEN_194; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_212 = 4'h8 == ctrl_fsm_cs ? _T_31 : _GEN_192; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire [2:0] _GEN_213 = 4'h8 == ctrl_fsm_cs ? _GEN_101 : 3'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_214 = 4'h8 == ctrl_fsm_cs ? _GEN_102 : _GEN_196; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire [3:0] _GEN_215 = 4'h8 == ctrl_fsm_cs ? 4'h5 : _GEN_197; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 568:19]
  wire  _GEN_216 = 4'h8 == ctrl_fsm_cs ? 1'h0 : _GEN_193; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_217 = 4'h8 == ctrl_fsm_cs ? 1'h0 : _GEN_198; // @[src/main/scala/coreGen/core/idu/controller.scala 342:13 367:23]
  wire  _GEN_218 = 4'h8 == ctrl_fsm_cs ? 1'h0 : _GEN_199; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_219 = 4'h8 == ctrl_fsm_cs ? 1'h0 : _GEN_200; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [5:0] _GEN_220 = 4'h8 == ctrl_fsm_cs ? 6'h0 : _GEN_201; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire [31:0] _GEN_221 = 4'h8 == ctrl_fsm_cs ? 32'h0 : _GEN_202; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_222 = 4'h8 == ctrl_fsm_cs ? 1'h0 : _GEN_203; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_223 = 4'h8 == ctrl_fsm_cs ? nmi_mode_q : _GEN_204; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 367:23]
  wire  _GEN_224 = 4'h8 == ctrl_fsm_cs ? 1'h0 : _GEN_205; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire [2:0] _GEN_225 = 4'h7 == ctrl_fsm_cs ? 3'h2 : _GEN_206; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 480:16]
  wire [2:0] _GEN_226 = 4'h7 == ctrl_fsm_cs ? _GEN_96 : _GEN_207; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_227 = 4'h7 == ctrl_fsm_cs ? handle_irq : _GEN_209; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_228 = 4'h7 == ctrl_fsm_cs ? handle_irq : _GEN_210; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_229 = 4'h7 == ctrl_fsm_cs ? handle_irq : _GEN_212; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire [5:0] _GEN_230 = 4'h7 == ctrl_fsm_cs ? _GEN_94 : _GEN_220; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_231 = 4'h7 == ctrl_fsm_cs ? _GEN_95 : _GEN_223; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire [3:0] _GEN_233 = 4'h7 == ctrl_fsm_cs ? 4'h5 : _GEN_215; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 541:19]
  wire  _GEN_234 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_208; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  wire  _GEN_235 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_211; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire [2:0] _GEN_236 = 4'h7 == ctrl_fsm_cs ? 3'h1 : _GEN_213; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  wire  _GEN_237 = 4'h7 == ctrl_fsm_cs ? debug_mode_q : _GEN_214; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 367:23]
  wire  _GEN_238 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_216; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_239 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_217; // @[src/main/scala/coreGen/core/idu/controller.scala 342:13 367:23]
  wire  _GEN_240 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_218; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_241 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_219; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [31:0] _GEN_242 = 4'h7 == ctrl_fsm_cs ? 32'h0 : _GEN_221; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_243 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_222; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_244 = 4'h7 == ctrl_fsm_cs ? 1'h0 : _GEN_224; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire [2:0] _GEN_246 = 4'h5 == ctrl_fsm_cs ? 3'h1 : _GEN_225; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 427:16]
  wire  _GEN_247 = 4'h5 == ctrl_fsm_cs & (flush_state_hold_q & handle_irq); // @[src/main/scala/coreGen/core/idu/controller.scala 359:23 367:23 430:24]
  wire [3:0] _GEN_249 = 4'h5 == ctrl_fsm_cs ? _GEN_80 : _GEN_233; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_250 = 4'h5 == ctrl_fsm_cs ? _GEN_70 : _GEN_227; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_254 = 4'h5 == ctrl_fsm_cs ? _GEN_74 : _GEN_227; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_255 = 4'h5 == ctrl_fsm_cs ? _GEN_81 : _GEN_239; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire [2:0] _GEN_256 = 4'h5 == ctrl_fsm_cs ? 3'h1 : _GEN_226; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  wire  _GEN_257 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_228; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  wire  _GEN_258 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_229; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  wire [5:0] _GEN_259 = 4'h5 == ctrl_fsm_cs ? 6'h0 : _GEN_230; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire  _GEN_260 = 4'h5 == ctrl_fsm_cs ? nmi_mode_q : _GEN_231; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 367:23]
  wire  _GEN_261 = 4'h5 == ctrl_fsm_cs ? 1'h0 : 4'h7 == ctrl_fsm_cs & _GEN_97; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 367:23]
  wire  _GEN_262 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_234; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  wire  _GEN_263 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_235; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire [2:0] _GEN_264 = 4'h5 == ctrl_fsm_cs ? 3'h1 : _GEN_236; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  wire  _GEN_265 = 4'h5 == ctrl_fsm_cs ? debug_mode_q : _GEN_237; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 367:23]
  wire  _GEN_266 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_238; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_267 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_239; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 357:24]
  wire  _GEN_268 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_240; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_269 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_241; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [31:0] _GEN_270 = 4'h5 == ctrl_fsm_cs ? 32'h0 : _GEN_242; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_271 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_243; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_272 = 4'h5 == ctrl_fsm_cs ? 1'h0 : _GEN_244; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire [3:0] _GEN_273 = 4'h4 == ctrl_fsm_cs ? _GEN_60 : _GEN_249; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_274 = 4'h4 == ctrl_fsm_cs ? _GEN_61 : _GEN_255; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
  wire  _GEN_275 = 4'h4 == ctrl_fsm_cs ? 1'h0 : 4'h5 == ctrl_fsm_cs; // @[src/main/scala/coreGen/core/idu/controller.scala 355:22 367:23]
  wire [2:0] _GEN_276 = 4'h4 == ctrl_fsm_cs ? 3'h0 : _GEN_246; // @[src/main/scala/coreGen/core/idu/controller.scala 331:14 367:23]
  wire  _GEN_277 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_247; // @[src/main/scala/coreGen/core/idu/controller.scala 359:23 367:23]
  wire  _GEN_278 = 4'h4 == ctrl_fsm_cs ? 1'h0 : 4'h5 == ctrl_fsm_cs & special_req_all; // @[src/main/scala/coreGen/core/idu/controller.scala 343:15 367:23]
  wire  _GEN_279 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_250; // @[src/main/scala/coreGen/core/idu/controller.scala 332:14 367:23]
  wire  _GEN_282 = 4'h4 == ctrl_fsm_cs ? 1'h0 : 4'h5 == ctrl_fsm_cs & _GEN_73; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 334:28]
  wire  _GEN_283 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_254; // @[src/main/scala/coreGen/core/idu/controller.scala 333:19 367:23]
  wire [2:0] _GEN_284 = 4'h4 == ctrl_fsm_cs ? 3'h1 : _GEN_256; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  wire  _GEN_285 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_257; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  wire  _GEN_286 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_258; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  wire [5:0] _GEN_287 = 4'h4 == ctrl_fsm_cs ? 6'h0 : _GEN_259; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire  _GEN_288 = 4'h4 == ctrl_fsm_cs ? nmi_mode_q : _GEN_260; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16 367:23]
  wire  _GEN_289 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_261; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 367:23]
  wire  _GEN_290 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_262; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  wire  _GEN_291 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_263; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire [2:0] _GEN_292 = 4'h4 == ctrl_fsm_cs ? 3'h1 : _GEN_264; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  wire  _GEN_293 = 4'h4 == ctrl_fsm_cs ? debug_mode_q : _GEN_265; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18 367:23]
  wire  _GEN_294 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_266; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_295 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_267; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 357:24]
  wire  _GEN_296 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_268; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_297 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_269; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [31:0] _GEN_298 = 4'h4 == ctrl_fsm_cs ? 32'h0 : _GEN_270; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_299 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_271; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_300 = 4'h4 == ctrl_fsm_cs ? 1'h0 : _GEN_272; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire  _GEN_301 = 4'h3 == ctrl_fsm_cs ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 322:17 367:23 390:19]
  wire  _GEN_302 = 4'h3 == ctrl_fsm_cs | _GEN_274; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 391:15]
  wire  _GEN_303 = 4'h3 == ctrl_fsm_cs | _GEN_290; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 392:16]
  wire  _GEN_305 = 4'h3 == ctrl_fsm_cs ? _T_9 : 1'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 340:17 367:23]
  wire  _GEN_306 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_275; // @[src/main/scala/coreGen/core/idu/controller.scala 355:22 367:23]
  wire [2:0] _GEN_307 = 4'h3 == ctrl_fsm_cs ? 3'h0 : _GEN_276; // @[src/main/scala/coreGen/core/idu/controller.scala 331:14 367:23]
  wire  _GEN_308 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_277; // @[src/main/scala/coreGen/core/idu/controller.scala 359:23 367:23]
  wire  _GEN_309 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_278; // @[src/main/scala/coreGen/core/idu/controller.scala 343:15 367:23]
  wire  _GEN_310 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_279; // @[src/main/scala/coreGen/core/idu/controller.scala 332:14 367:23]
  wire  _GEN_313 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_282; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 334:28]
  wire  _GEN_314 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_283; // @[src/main/scala/coreGen/core/idu/controller.scala 333:19 367:23]
  wire [2:0] _GEN_315 = 4'h3 == ctrl_fsm_cs ? 3'h1 : _GEN_284; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  wire  _GEN_316 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_285; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  wire  _GEN_317 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_286; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  wire [5:0] _GEN_318 = 4'h3 == ctrl_fsm_cs ? 6'h0 : _GEN_287; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire  _GEN_320 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_289; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 367:23]
  wire  _GEN_321 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_291; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire [2:0] _GEN_322 = 4'h3 == ctrl_fsm_cs ? 3'h1 : _GEN_292; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  wire  _GEN_324 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_294; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_326 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_296; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_327 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_297; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [31:0] _GEN_328 = 4'h3 == ctrl_fsm_cs ? 32'h0 : _GEN_298; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_329 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_299; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_330 = 4'h3 == ctrl_fsm_cs ? 1'h0 : _GEN_300; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire  _GEN_331 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_305; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 383:19]
  wire  _GEN_332 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_301; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 384:19]
  wire  _GEN_333 = 4'h2 == ctrl_fsm_cs | _GEN_302; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 385:15]
  wire  _GEN_334 = 4'h2 == ctrl_fsm_cs | _GEN_303; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 386:16]
  wire  _GEN_336 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_306; // @[src/main/scala/coreGen/core/idu/controller.scala 355:22 367:23]
  wire [2:0] _GEN_337 = 4'h2 == ctrl_fsm_cs ? 3'h0 : _GEN_307; // @[src/main/scala/coreGen/core/idu/controller.scala 331:14 367:23]
  wire  _GEN_338 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_308; // @[src/main/scala/coreGen/core/idu/controller.scala 359:23 367:23]
  wire  _GEN_339 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_309; // @[src/main/scala/coreGen/core/idu/controller.scala 343:15 367:23]
  wire  _GEN_340 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_310; // @[src/main/scala/coreGen/core/idu/controller.scala 332:14 367:23]
  wire  _GEN_343 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_313; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 334:28]
  wire  _GEN_344 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_314; // @[src/main/scala/coreGen/core/idu/controller.scala 333:19 367:23]
  wire [2:0] _GEN_345 = 4'h2 == ctrl_fsm_cs ? 3'h1 : _GEN_315; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  wire  _GEN_346 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_316; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  wire  _GEN_347 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_317; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  wire [5:0] _GEN_348 = 4'h2 == ctrl_fsm_cs ? 6'h0 : _GEN_318; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire  _GEN_350 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_320; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 367:23]
  wire  _GEN_351 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_321; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire [2:0] _GEN_352 = 4'h2 == ctrl_fsm_cs ? 3'h1 : _GEN_322; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  wire  _GEN_354 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_324; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_356 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_326; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_357 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_327; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [31:0] _GEN_358 = 4'h2 == ctrl_fsm_cs ? 32'h0 : _GEN_328; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_359 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_329; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_360 = 4'h2 == ctrl_fsm_cs ? 1'h0 : _GEN_330; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire  _GEN_361 = 4'h1 == ctrl_fsm_cs | _GEN_332; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 376:19]
  wire [2:0] _GEN_362 = 4'h1 == ctrl_fsm_cs ? 3'h0 : _GEN_337; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 377:16]
  wire  _GEN_363 = 4'h1 == ctrl_fsm_cs | _GEN_340; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 378:16]
  wire  _GEN_364 = 4'h1 == ctrl_fsm_cs | _GEN_344; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 379:21]
  wire  _GEN_367 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_333; // @[src/main/scala/coreGen/core/idu/controller.scala 342:13 367:23]
  wire  _GEN_368 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_334; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  wire  _GEN_369 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_336; // @[src/main/scala/coreGen/core/idu/controller.scala 355:22 367:23]
  wire  _GEN_370 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_338; // @[src/main/scala/coreGen/core/idu/controller.scala 359:23 367:23]
  wire  _GEN_371 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_339; // @[src/main/scala/coreGen/core/idu/controller.scala 343:15 367:23]
  wire  _GEN_374 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_343; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 334:28]
  wire [2:0] _GEN_375 = 4'h1 == ctrl_fsm_cs ? 3'h1 : _GEN_345; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  wire  _GEN_376 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_346; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  wire  _GEN_377 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_347; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  wire [5:0] _GEN_378 = 4'h1 == ctrl_fsm_cs ? 6'h0 : _GEN_348; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  wire  _GEN_380 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_350; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 367:23]
  wire  _GEN_381 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_351; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  wire [2:0] _GEN_382 = 4'h1 == ctrl_fsm_cs ? 3'h1 : _GEN_352; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  wire  _GEN_384 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_354; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  wire  _GEN_386 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_356; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_387 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_357; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  wire [31:0] _GEN_388 = 4'h1 == ctrl_fsm_cs ? 32'h0 : _GEN_358; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  wire  _GEN_389 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_359; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  wire  _GEN_390 = 4'h1 == ctrl_fsm_cs ? 1'h0 : _GEN_360; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  wire  halt_if = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_367; // @[src/main/scala/coreGen/core/idu/controller.scala 342:13 367:23]
  wire  flush_id = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_368; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  wire  retain_id = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_371; // @[src/main/scala/coreGen/core/idu/controller.scala 343:15 367:23]
  wire  update_err = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_386; // @[src/main/scala/coreGen/core/idu/controller.scala 361:16 367:23]
  wire  _GEN_421 = load_err_i | load_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 712:27 713:18 138:29]
  wire  _GEN_423 = store_err_i | store_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 718:28 719:19 140:30]
  assign special_req_all_o = special_req_all & ~csr_pipe_flush; // @[src/main/scala/coreGen/core/idu/controller.scala 241:42]
  assign ctrl_busy_o = 4'h0 == ctrl_fsm_cs | (4'h1 == ctrl_fsm_cs | _GEN_331); // @[src/main/scala/coreGen/core/idu/controller.scala 340:17 367:23]
  assign instr_valid_clear_o = ~(stall | retain_id) | flush_id; // @[src/main/scala/coreGen/core/idu/controller.scala 704:49]
  assign id_in_ready_o = _T_22 & ~halt_if & ~retain_id; // @[src/main/scala/coreGen/core/idu/controller.scala 703:41]
  assign controller_run_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_369; // @[src/main/scala/coreGen/core/idu/controller.scala 355:22 367:23]
  assign instr_req_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_361; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 369:19]
  assign pc_set_o = 4'h0 == ctrl_fsm_cs | _GEN_363; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 371:16]
  assign pc_set_spec_o = 4'h0 == ctrl_fsm_cs | _GEN_364; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 372:21]
  assign pc_mux_o = 4'h0 == ctrl_fsm_cs ? 3'h0 : _GEN_362; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 370:16]
  assign nt_branch_mispredict_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_374; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 334:28]
  assign exc_pc_mux_o = 4'h0 == ctrl_fsm_cs ? 3'h1 : _GEN_375; // @[src/main/scala/coreGen/core/idu/controller.scala 336:18 367:23]
  assign exc_cause_o = 4'h0 == ctrl_fsm_cs ? 6'h0 : _GEN_378; // @[src/main/scala/coreGen/core/idu/controller.scala 337:17 367:23]
  assign wb_exception_o = load_err_q | store_err_q; // @[src/main/scala/coreGen/core/idu/controller.scala 274:36]
  assign disable_branch_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_370; // @[src/main/scala/coreGen/core/idu/controller.scala 359:23 367:23]
  assign nmi_mode_o = nmi_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 699:16]
  assign debug_cause_o = 4'h0 == ctrl_fsm_cs ? 3'h1 : _GEN_382; // @[src/main/scala/coreGen/core/idu/controller.scala 347:19 367:23]
  assign debug_csr_save_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_381; // @[src/main/scala/coreGen/core/idu/controller.scala 346:22 367:23]
  assign debug_mode_o = debug_mode_q; // @[src/main/scala/coreGen/core/idu/controller.scala 698:18]
  assign csr_save_if_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_376; // @[src/main/scala/coreGen/core/idu/controller.scala 323:19 367:23]
  assign csr_save_id_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_384; // @[src/main/scala/coreGen/core/idu/controller.scala 324:19 367:23]
  assign csr_save_wb_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_387; // @[src/main/scala/coreGen/core/idu/controller.scala 325:19 367:23]
  assign csr_restore_mret_id_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_389; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 326:27]
  assign csr_restore_dret_id_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_390; // @[src/main/scala/coreGen/core/idu/controller.scala 367:23 327:27]
  assign csr_save_cause_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_377; // @[src/main/scala/coreGen/core/idu/controller.scala 328:22 367:23]
  assign csr_mtval_o = 4'h0 == ctrl_fsm_cs ? 32'h0 : _GEN_388; // @[src/main/scala/coreGen/core/idu/controller.scala 329:17 367:23]
  assign flush_id_o = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_368; // @[src/main/scala/coreGen/core/idu/controller.scala 344:14 367:23]
  assign plicClr_clr = 4'h0 == ctrl_fsm_cs ? 1'h0 : _GEN_380; // @[src/main/scala/coreGen/core/idu/controller.scala 364:23 367:23]
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      ctrl_fsm_cs <= 4'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 373:19]
    end else if (4'h0 == ctrl_fsm_cs) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      ctrl_fsm_cs <= 4'h1; // @[src/main/scala/coreGen/core/idu/controller.scala 380:19]
    end else if (4'h1 == ctrl_fsm_cs) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      ctrl_fsm_cs <= 4'h4; // @[src/main/scala/coreGen/core/idu/controller.scala 387:19]
    end else if (4'h2 == ctrl_fsm_cs) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      ctrl_fsm_cs <= 4'h3;
    end else if (4'h3 == ctrl_fsm_cs) begin
      ctrl_fsm_cs <= _GEN_55;
    end else begin
      ctrl_fsm_cs <= _GEN_273;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      nmi_mode_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 350:16]
    end else if (!(4'h0 == ctrl_fsm_cs)) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      if (!(4'h1 == ctrl_fsm_cs)) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
        if (!(4'h2 == ctrl_fsm_cs)) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
          if (!(4'h3 == ctrl_fsm_cs)) begin
            nmi_mode_q <= _GEN_288;
          end
        end
      end
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      debug_mode_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 348:18]
    end else if (!(4'h0 == ctrl_fsm_cs)) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      if (!(4'h1 == ctrl_fsm_cs)) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
        if (!(4'h2 == ctrl_fsm_cs)) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
          if (!(4'h3 == ctrl_fsm_cs)) begin
            debug_mode_q <= _GEN_293;
          end
        end
      end
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 710:21]
      load_err_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 711:18]
    end else if (update_err) begin
      load_err_q <= 1'h0;
    end else begin
      load_err_q <= _GEN_421;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 716:21]
      store_err_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 717:19]
    end else if (update_err) begin
      store_err_q <= 1'h0;
    end else begin
      store_err_q <= _GEN_423;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 226:48]
      exc_req_q <= 1'h0;
    end else begin
      exc_req_q <= _exc_req_d_T_2 & _illegal_insn_d_T_2;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 219:73]
      illegal_insn_q <= 1'h0;
    end else begin
      illegal_insn_q <= (illegal_insn_i | illegal_dret | illegal_umode) & ctrl_fsm_cs != 4'h6;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      flush_state_hold_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 357:24]
    end else if (4'h0 == ctrl_fsm_cs) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      flush_state_hold_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 357:24]
    end else if (4'h1 == ctrl_fsm_cs) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      flush_state_hold_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 357:24]
    end else if (4'h2 == ctrl_fsm_cs) begin // @[src/main/scala/coreGen/core/idu/controller.scala 367:23]
      flush_state_hold_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 357:24]
    end else if (4'h3 == ctrl_fsm_cs) begin
      flush_state_hold_q <= 1'h0;
    end else begin
      flush_state_hold_q <= _GEN_295;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/idu/controller.scala 200:34]
      stall_mem_req_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/controller.scala 200:34]
    end else begin
      stall_mem_req_q <= stall_mem_req_i; // @[src/main/scala/coreGen/core/idu/controller.scala 200:34]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  ctrl_fsm_cs = _RAND_0[3:0];
  _RAND_1 = {1{`RANDOM}};
  nmi_mode_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  debug_mode_q = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  load_err_q = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  store_err_q = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  exc_req_q = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  illegal_insn_q = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  flush_state_hold_q = _RAND_7[0:0];
  _RAND_8 = {1{`RANDOM}};
  stall_mem_req_q = _RAND_8[0:0];
`endif // RANDOMIZE_REG_INIT
  if (_T_1) begin
    ctrl_fsm_cs = 4'h0;
  end
  if (_T_1) begin
    nmi_mode_q = 1'h0;
  end
  if (_T_1) begin
    debug_mode_q = 1'h0;
  end
  if (_T_1) begin
    load_err_q = 1'h0;
  end
  if (_T_1) begin
    store_err_q = 1'h0;
  end
  if (_T_1) begin
    exc_req_q = 1'h0;
  end
  if (_T_1) begin
    illegal_insn_q = 1'h0;
  end
  if (_T_1) begin
    flush_state_hold_q = 1'h0;
  end
  if (_T_1) begin
    stall_mem_req_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module idu(
  output        rvv_valid_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 65:33]
  input         rvv_ready_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 66:33]
  output [31:0] rvv_instr_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 68:33]
  input         rvv_multi_instr_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 69:33]
  output [31:0] rvv_rs1_data_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 71:33]
  output [31:0] rvv_rs2_data_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 72:33]
  input  [31:0] rvv_rd_data_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 78:33]
  input         load_amo_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 103:29]
  input         amo_bvalid_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 104:29]
  output [5:0]  atop_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 105:29]
  output        prepost_useincr_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 106:31]
  output        amo_data_rvalid_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 107:31]
  output        instr_new_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 141:25]
  input         clk_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 151:20]
  input         rst_ni, // @[src/main/scala/coreGen/core/idu/id_stage.scala 152:20]
  output        special_req_all_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 154:31]
  output        ctrl_busy_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 155:25]
  output        illegal_insn_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 156:28]
  input         instr_valid_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 159:27]
  input  [31:0] instr_rdata_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 160:27]
  input  [31:0] instr_rdata_alu_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 161:31]
  input  [15:0] instr_rdata_c_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 162:29]
  input         instr_is_compressed_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 163:35]
  input         instr_bp_taken_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 164:30]
  output        instr_req_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 165:25]
  output        instr_first_cycle_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 166:36]
  output        instr_valid_clear_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 167:33]
  output        id_in_ready_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 168:27]
  input         branch_decision_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 172:31]
  output        pc_set_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 175:22]
  output        pc_set_spec_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 176:27]
  output [2:0]  pc_mux_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 177:22]
  output        nt_branch_mispredict_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 178:36]
  output [2:0]  exc_pc_mux_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 179:26]
  output [5:0]  exc_cause_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 180:25]
  input         illegal_c_insn_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 182:30]
  input         instr_fetch_err_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 183:31]
  input         instr_fetch_err_plus2_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 184:37]
  input  [31:0] pc_id_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 186:21]
  input         ex_valid_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 189:24]
  input         lsu_resp_valid_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 190:30]
  output [5:0]  alu_operator_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 193:31]
  output [31:0] alu_operand_a_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 194:32]
  output [31:0] alu_operand_b_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 195:32]
  output [31:0] bt_a_operand_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 207:28]
  output [31:0] bt_b_operand_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 208:28]
  output        mult_en_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 211:26]
  output        div_en_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 212:25]
  output        mult_sel_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 213:27]
  output        div_sel_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 214:26]
  output [1:0]  multdiv_operator_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 215:35]
  output [1:0]  multdiv_signed_mode_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 216:38]
  output [31:0] multdiv_operand_a_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 217:36]
  output [31:0] multdiv_operand_b_ex_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 218:36]
  output        multdiv_ready_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 219:32]
  output        csr_access_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 222:26]
  output [1:0]  csr_op_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 223:22]
  output        csr_op_en_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 224:25]
  output        csr_save_if_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 225:27]
  output        csr_save_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 226:27]
  output        csr_save_wb_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 227:27]
  output        csr_restore_mret_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 228:35]
  output        csr_restore_dret_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 229:35]
  output        csr_save_cause_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 230:30]
  output [31:0] csr_mtval_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 231:25]
  input  [1:0]  priv_mode_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 232:25]
  input         csr_mstatus_tw_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 233:30]
  input         illegal_csr_insn_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 234:32]
  output        lsu_req_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 238:23]
  output        lsu_we_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 239:22]
  output [1:0]  lsu_type_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 240:24]
  output        lsu_sign_ext_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 241:28]
  output [31:0] lsu_wdata_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 242:25]
  input         lsu_req_done_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 243:28]
  input         lsu_addr_incr_req_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 244:33]
  input  [31:0] lsu_addr_last_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 245:29]
  input         misalign_first_mask_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 247:35]
  input         csr_mstatus_mie_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 250:31]
  input         irq_pending_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 251:27]
  input         irqs_i_timer, // @[src/main/scala/coreGen/core/idu/id_stage.scala 252:20]
  input         irqs_i_software, // @[src/main/scala/coreGen/core/idu/id_stage.scala 252:20]
  input         irqs_i_external, // @[src/main/scala/coreGen/core/idu/id_stage.scala 252:20]
  input         irqs_i_nmi, // @[src/main/scala/coreGen/core/idu/id_stage.scala 252:20]
  input  [15:0] irqs_i_fast, // @[src/main/scala/coreGen/core/idu/id_stage.scala 252:20]
  input  [3:0]  irq_fast_id, // @[src/main/scala/coreGen/core/idu/id_stage.scala 253:22]
  output        nmi_mode_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 255:24]
  input         lsu_load_err_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 257:28]
  input         lsu_store_err_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 258:29]
  output        debug_mode_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 261:26]
  output [2:0]  debug_cause_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 262:27]
  output        debug_csr_save_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 263:30]
  input         debug_req_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 264:25]
  input         debug_single_step_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 265:33]
  input         debug_ebreakm_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 266:29]
  input         debug_ebreaku_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 267:29]
  input         trigger_match_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 268:29]
  input  [31:0] result_ex_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 272:25]
  input  [31:0] csr_rdata_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 273:25]
  output [4:0]  rf_raddr_a_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 276:26]
  input  [31:0] rf_rdata_a_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 277:26]
  output [4:0]  rf_raddr_b_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 278:26]
  input  [31:0] rf_rdata_b_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 279:26]
  output [4:0]  rf_waddr_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 284:27]
  output [31:0] rf_wdata_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 285:27]
  output        rf_we_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 286:24]
  input  [4:0]  rf_waddr_wb_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 291:27]
  input  [31:0] rf_wdata_fwd_wb_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 292:31]
  input         rf_write_wb_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 293:27]
  output        en_wb_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 294:21]
  output [1:0]  instr_type_wb_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 295:29]
  output        instr_perf_count_id_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 296:35]
  input         ready_wb_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 297:24]
  input         outstanding_load_wb_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 298:35]
  input         outstanding_store_wb_i, // @[src/main/scala/coreGen/core/idu/id_stage.scala 299:36]
  output        disable_branch_o, // @[src/main/scala/coreGen/core/idu/id_stage.scala 310:30]
  input         csr_mpvec_mode, // @[src/main/scala/coreGen/core/idu/id_stage.scala 312:23]
  output        plicClr_clr, // @[src/main/scala/coreGen/core/idu/id_stage.scala 313:23]
  input         fetch_valid_if_i // @[src/main/scala/coreGen/core/idu/id_stage.scala 315:30]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
`endif // RANDOMIZE_REG_INIT
  wire [5:0] decoder_i_atop_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_prepost_useincr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_is_rvv_instr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_is_rvv_op_instr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_is_rvv_vset_instr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_illegal_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_ebrk_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_mret_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_dret_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_ecall_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_wfi_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_jump_set_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_instr_first_cycle_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_instr_rdata_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_instr_rdata_alu_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_illegal_c_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_imm_a_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [2:0] decoder_i_imm_b_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [2:0] decoder_i_bt_a_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [2:0] decoder_i_bt_b_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_imm_i_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_imm_s_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_imm_b_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_imm_u_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_imm_j_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [31:0] decoder_i_zimm_rs1_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [1:0] decoder_i_rf_wdata_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_rf_we_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [4:0] decoder_i_rf_raddr_a_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [4:0] decoder_i_rf_raddr_b_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [4:0] decoder_i_rf_waddr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_rf_ren_a_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_rf_ren_b_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [5:0] decoder_i_alu_operator_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [2:0] decoder_i_alu_op_a_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [1:0] decoder_i_alu_op_b_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_mult_en_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_div_en_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_mult_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_div_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [1:0] decoder_i_multdiv_operator_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [1:0] decoder_i_multdiv_signed_mode_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_csr_access_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [1:0] decoder_i_csr_op_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_data_req_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_data_we_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire [1:0] decoder_i_data_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_data_sign_extension_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_jump_in_dec_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  decoder_i_branch_in_dec_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
  wire  controller_i_clk_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_rst_ni; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_special_req_all_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_ctrl_busy_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_illegal_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_ecall_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_mret_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_dret_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_wfi_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_ebrk_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_pipe_flush_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_valid_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [31:0] controller_i_instr_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [15:0] controller_i_instr_compressed_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_is_compressed_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_bp_taken_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_fetch_err_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_fetch_err_plus2_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [31:0] controller_i_pc_id_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_valid_clear_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_id_in_ready_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_controller_run_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_instr_req_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_pc_set_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_pc_set_spec_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [2:0] controller_i_pc_mux_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_nt_branch_mispredict_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [2:0] controller_i_exc_pc_mux_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [5:0] controller_i_exc_cause_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [31:0] controller_i_lsu_addr_last_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_load_err_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_store_err_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_wb_exception_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_branch_set_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_branch_set_spec_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_branch_not_set_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_jump_set_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_disable_branch_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_mstatus_mie_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_irq_pending_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_irqs_i_timer; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_irqs_i_software; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_irqs_i_external; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_irqs_i_nmi; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [15:0] controller_i_irqs_i_fast; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [3:0] controller_i_irq_fast_id; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_nmi_mode_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_debug_req_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [2:0] controller_i_debug_cause_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_debug_csr_save_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_debug_mode_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_debug_single_step_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_debug_ebreakm_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_debug_ebreaku_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_trigger_match_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_save_if_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_save_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_save_wb_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_restore_mret_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_restore_dret_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_save_cause_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [31:0] controller_i_csr_mtval_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire [1:0] controller_i_priv_mode_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_mstatus_tw_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_stall_id_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_stall_wb_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_stall_mem_req_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_flush_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_ready_wb_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_csr_mpvec_mode; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_plicClr_clr; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  controller_i_if_id_pipe_en_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
  wire  _if_id_pipe_en_q_T_2 = ~rst_ni; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:46]
  reg  if_id_pipe_en_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg  stall_amo_r; // @[src/main/scala/coreGen/core/idu/id_stage.scala 367:34]
  wire  wb_exception = controller_i_wb_exception_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 341:28 871:42]
  wire  controller_run = controller_i_controller_run_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 357:30 856:42]
  wire  instr_kill = instr_fetch_err_i | wb_exception | ~controller_run; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1483:57]
  wire  rf_rd_a_wb_match = rf_waddr_wb_i == rf_raddr_a_o & |rf_raddr_a_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1497:62]
  wire  rf_ren_a = decoder_i_rf_ren_a_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 403:24 768:38]
  wire  _rf_rd_a_hz_T = rf_rd_a_wb_match & rf_ren_a; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1505:48]
  wire  rf_rd_b_wb_match = rf_waddr_wb_i == rf_raddr_b_o & |rf_raddr_b_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1498:62]
  wire  rf_ren_b = decoder_i_rf_ren_b_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 404:24 769:38]
  wire  _rf_rd_b_hz_T = rf_rd_b_wb_match & rf_ren_b; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1506:48]
  wire  _stall_ld_hz_T_1 = outstanding_load_wb_i & (_rf_rd_a_hz_T | _rf_rd_b_hz_T); // @[src/main/scala/coreGen/core/idu/id_stage.scala 1539:54]
  wire  instr_executing = instr_valid_i & ~instr_kill & ~_stall_ld_hz_T_1; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1485:57]
  reg [1:0] id_fsm_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 981:32]
  wire  _T_59 = 2'h0 == id_fsm_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29]
  wire  is_rvv_op_instr = decoder_i_is_rvv_op_instr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 453:34 696:38]
  wire  lsu_req_dec = decoder_i_data_req_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 443:27 789:38]
  wire  _GEN_83 = lsu_req_dec & atop_o[5]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1328:44 996:22]
  wire  _GEN_96 = is_rvv_op_instr ? 1'h0 : _GEN_83; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1322:37 996:22]
  reg  lsu_req_done; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1487:35]
  wire  stall_mem_req = instr_valid_i & (lsu_req_dec & ~lsu_req_done_i) & ~lsu_req_done; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1494:76]
  wire  _stall_mem_req_T_5 = ~lsu_resp_valid_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1580:60]
  wire  multicycle_done = lsu_req_dec ? ~stall_mem_req : ex_valid_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1475:31]
  wire  _T_76 = atop_o[5] & ~amo_bvalid_i & atop_o != 6'h22; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1394:86]
  wire  _GEN_115 = multicycle_done & ready_wb_i & _T_76; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1392:60 996:22]
  wire  _GEN_123 = is_rvv_op_instr ? 1'h0 : _GEN_115; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1384:37 996:22]
  wire  _GEN_134 = 2'h1 == id_fsm_q & _GEN_123; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 996:22]
  wire  _GEN_143 = 2'h0 == id_fsm_q ? _GEN_96 : _GEN_134; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29]
  wire  stall_amo_w = instr_executing & _GEN_143; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 996:22]
  wire  stall_amo = stall_amo_r ? load_amo_i : load_amo_i | stall_amo_w; // @[src/main/scala/coreGen/core/idu/id_stage.scala 370:26 371:23 373:23]
  reg  core_handshake; // @[src/main/scala/coreGen/core/idu/id_stage.scala 377:36]
  wire  _GEN_1 = lsu_resp_valid_i ? 1'h0 : core_handshake; // @[src/main/scala/coreGen/core/idu/id_stage.scala 380:33 381:24 377:36]
  wire  is_rvv_instr = decoder_i_is_rvv_instr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 452:34 695:38]
  wire [2:0] alu_op_a_mux_sel_dec = decoder_i_alu_op_a_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 415:36 773:38]
  wire [2:0] alu_op_a_mux_sel = lsu_addr_incr_req_i ? 3'h1 : alu_op_a_mux_sel_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 512:28]
  wire [1:0] alu_op_b_mux_sel_dec = decoder_i_alu_op_b_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 417:36 774:38]
  wire [1:0] alu_op_b_mux_sel = lsu_addr_incr_req_i ? 2'h1 : alu_op_b_mux_sel_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 513:28]
  wire [2:0] imm_b_mux_sel_dec = decoder_i_imm_b_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 427:33 750:38]
  wire [2:0] imm_b_mux_sel = lsu_addr_incr_req_i ? 3'h6 : imm_b_mux_sel_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 514:25]
  wire  imm_a_mux_sel = decoder_i_imm_a_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 425:29 749:38]
  wire [31:0] zimm_rs1_type = decoder_i_zimm_rs1_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 394:29 759:38]
  wire [31:0] imm_a = ~imm_a_mux_sel ? zimm_rs1_type : 32'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 519:17]
  wire [63:0] _alu_operand_a_T_1 = {{32'd0}, lsu_addr_last_i}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 525:29]
  wire [63:0] _alu_operand_a_T_3 = {{32'd0}, pc_id_i}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 527:29]
  wire [63:0] _alu_operand_a_T_5 = {{32'd0}, imm_a}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 529:29]
  wire [63:0] _GEN_3 = alu_op_a_mux_sel == 3'h5 ? 64'h0 : _alu_operand_a_T_3; // @[src/main/scala/coreGen/core/idu/id_stage.scala 532:49 533:23 535:23]
  wire [31:0] _rf_rdata_b_fwd_T_5 = rf_rd_b_wb_match & rf_write_wb_i ? rf_wdata_fwd_wb_i : rf_rdata_b_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1546:38]
  wire [63:0] _GEN_179 = {{32'd0}, _rf_rdata_b_fwd_T_5}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1504:9 1534:32 1546:32]
  wire [31:0] rf_rdata_b_fwd = _GEN_179[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 410:30]
  wire [63:0] _GEN_4 = alu_op_a_mux_sel == 3'h4 ? {{32'd0}, rf_rdata_b_fwd} : _GEN_3; // @[src/main/scala/coreGen/core/idu/id_stage.scala 530:49 531:23]
  wire [63:0] _GEN_5 = alu_op_a_mux_sel == 3'h3 ? _alu_operand_a_T_5 : _GEN_4; // @[src/main/scala/coreGen/core/idu/id_stage.scala 528:47 529:23]
  wire [63:0] _GEN_6 = alu_op_a_mux_sel == 3'h2 ? _alu_operand_a_T_3 : _GEN_5; // @[src/main/scala/coreGen/core/idu/id_stage.scala 526:50 527:23]
  wire [63:0] _GEN_7 = alu_op_a_mux_sel == 3'h1 ? _alu_operand_a_T_1 : _GEN_6; // @[src/main/scala/coreGen/core/idu/id_stage.scala 524:47 525:23]
  wire [31:0] _rf_rdata_a_fwd_T_5 = rf_rd_a_wb_match & rf_write_wb_i ? rf_wdata_fwd_wb_i : rf_rdata_a_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1545:38]
  wire [63:0] _GEN_178 = {{32'd0}, _rf_rdata_a_fwd_T_5}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1504:9 1531:32 1545:32]
  wire [31:0] rf_rdata_a_fwd = _GEN_178[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 409:30]
  wire [63:0] _GEN_8 = alu_op_a_mux_sel == 3'h0 ? {{32'd0}, rf_rdata_a_fwd} : _GEN_7; // @[src/main/scala/coreGen/core/idu/id_stage.scala 522:42 523:23]
  wire [2:0] bt_a_mux_sel = decoder_i_bt_a_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 422:28 751:38]
  wire [2:0] bt_b_mux_sel = decoder_i_bt_b_mux_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 423:28 752:38]
  wire [2:0] _bt_b_operand_o_T = instr_is_compressed_i ? 3'h2 : 3'h4; // @[src/main/scala/coreGen/core/idu/id_stage.scala 557:35]
  wire [2:0] _GEN_11 = bt_b_mux_sel == 3'h5 ? _bt_b_operand_o_T : _bt_b_operand_o_T; // @[src/main/scala/coreGen/core/idu/id_stage.scala 556:52 557:28 559:28]
  wire [31:0] imm_j_type = decoder_i_imm_j_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 393:26 758:38]
  wire [31:0] _GEN_12 = bt_b_mux_sel == 3'h4 ? imm_j_type : {{29'd0}, _GEN_11}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 554:46 555:28]
  wire [31:0] imm_b_type = decoder_i_imm_b_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 391:26 756:38]
  wire [31:0] _GEN_13 = bt_b_mux_sel == 3'h2 ? imm_b_type : _GEN_12; // @[src/main/scala/coreGen/core/idu/id_stage.scala 552:46 553:28]
  wire [31:0] imm_i_type = decoder_i_imm_i_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 389:26 754:38]
  wire [2:0] _GEN_16 = imm_b_mux_sel == 3'h5 ? _bt_b_operand_o_T : 3'h4; // @[src/main/scala/coreGen/core/idu/id_stage.scala 569:53 570:19]
  wire [31:0] imm_u_type = decoder_i_imm_u_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 392:26 757:38]
  wire [31:0] _GEN_17 = imm_b_mux_sel == 3'h3 ? imm_u_type : {{29'd0}, _GEN_16}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 567:47 568:19]
  wire [31:0] imm_s_type = decoder_i_imm_s_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 390:26 755:38]
  wire [31:0] _GEN_18 = imm_b_mux_sel == 3'h1 ? imm_s_type : _GEN_17; // @[src/main/scala/coreGen/core/idu/id_stage.scala 565:47 566:19]
  wire [31:0] imm_b = imm_b_mux_sel == 3'h0 ? imm_i_type : _GEN_18; // @[src/main/scala/coreGen/core/idu/id_stage.scala 563:40 564:19]
  wire  _T_32 = alu_op_b_mux_sel == 2'h1; // @[src/main/scala/coreGen/core/idu/id_stage.scala 616:38]
  wire [31:0] _alu_operand_b_T_3 = _T_32 ? imm_b : rf_rdata_b_fwd; // @[src/main/scala/coreGen/core/idu/id_stage.scala 630:28]
  wire [63:0] _GEN_36 = {{32'd0}, _alu_operand_b_T_3}; // @[src/main/scala/coreGen/core/idu/id_stage.scala 609:3 630:22]
  wire  rf_we_dec = decoder_i_rf_we_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 401:25 763:38]
  wire  mult_en_dec = decoder_i_mult_en_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 431:27 777:38]
  wire  div_en_dec = decoder_i_div_en_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 433:26 778:38]
  wire  multdiv_en_dec = mult_en_dec | div_en_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 931:35]
  wire  _T_64 = ~ex_valid_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1345:30]
  wire  _GEN_57 = ~ex_valid_i ? 1'h0 : rf_we_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1345:42 1347:39 984:22]
  wire  _GEN_73 = multdiv_en_dec ? _GEN_57 : rf_we_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1344:47 984:22]
  wire  _GEN_84 = lsu_req_dec ? rf_we_dec : _GEN_73; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1328:44 984:22]
  wire  _GEN_97 = is_rvv_op_instr ? rf_we_dec : _GEN_84; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1322:37 984:22]
  wire  _GEN_106 = multdiv_en_dec ? rf_we_dec & ex_valid_i : rf_we_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1380:41 1381:35 984:22]
  wire  _GEN_131 = 2'h1 == id_fsm_q ? _GEN_106 : rf_we_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 984:22]
  wire  _GEN_144 = 2'h0 == id_fsm_q ? _GEN_97 : _GEN_131; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29]
  wire  rf_we_raw = instr_executing ? _GEN_144 : rf_we_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 984:22]
  wire [1:0] rf_wdata_sel = decoder_i_rf_wdata_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 400:28 762:38]
  wire [31:0] _GEN_38 = rf_wdata_sel == 2'h3 ? rvv_rd_data_i : result_ex_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 656:48 657:26 659:26]
  wire [31:0] _GEN_39 = rf_wdata_sel == 2'h0 ? 32'h0 : _GEN_38; // @[src/main/scala/coreGen/core/idu/id_stage.scala 654:48 655:26]
  wire [31:0] _GEN_40 = rf_wdata_sel == 2'h2 ? csr_rdata_i : _GEN_39; // @[src/main/scala/coreGen/core/idu/id_stage.scala 652:48 653:26]
  wire  _T_47 = 12'h300 == instr_rdata_i[31:20] | 12'h304 == instr_rdata_i[31:20]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 801:39]
  wire  _T_58 = 12'h7b0 == instr_rdata_i[31:20] | 12'h7b1 == instr_rdata_i[31:20] | 12'h7b2 == instr_rdata_i[31:20] | 12'h7b3
     == instr_rdata_i[31:20]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 806:39]
  wire  _GEN_44 = csr_op_en_o & csr_op_o != 2'h0 & _T_58; // @[src/main/scala/coreGen/core/idu/id_stage.scala 798:20 805:69]
  wire  illegal_insn_dec = decoder_i_illegal_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 334:32 732:38]
  wire  branch_in_dec = decoder_i_branch_in_dec_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 343:29 796:38]
  wire  _GEN_66 = branch_in_dec & branch_decision_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1005:18 1350:46 1359:38]
  wire  _GEN_76 = multdiv_en_dec ? 1'h0 : _GEN_66; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1005:18 1344:47]
  wire  _GEN_87 = lsu_req_dec ? 1'h0 : _GEN_76; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1005:18 1328:44]
  wire  _GEN_100 = is_rvv_op_instr ? 1'h0 : _GEN_87; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1005:18 1322:37]
  wire  _GEN_147 = 2'h0 == id_fsm_q & _GEN_100; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1005:18 1317:29]
  wire [1:0] _id_fsm_d_T = instr_executing ? 2'h0 : id_fsm_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 983:28]
  wire [1:0] _GEN_53 = atop_o[5] ? 2'h3 : _id_fsm_d_T; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1333:48 1335:46 983:22]
  wire [1:0] _GEN_56 = ~ex_valid_i ? 2'h1 : _id_fsm_d_T; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1345:42 1346:38 983:22]
  wire  _branch_not_set_T = ~branch_decision_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1362:47]
  wire  jump_in_dec = decoder_i_jump_in_dec_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 350:27 795:38]
  wire  jump_set_dec = decoder_i_jump_set_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 351:28 738:38]
  wire  _GEN_63 = jump_in_dec & jump_set_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1368:44 1373:34]
  wire  _GEN_67 = branch_in_dec & _branch_not_set_T; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1007:20 1350:46]
  wire  _GEN_71 = branch_in_dec ? 1'h0 : _GEN_63; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1350:46]
  wire [1:0] _GEN_72 = multdiv_en_dec ? _GEN_56 : 2'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1344:47]
  wire  _GEN_74 = multdiv_en_dec & _T_64; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1344:47 985:22]
  wire  _GEN_77 = multdiv_en_dec ? 1'h0 : _GEN_67; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1007:20 1344:47]
  wire  _GEN_81 = multdiv_en_dec ? 1'h0 : _GEN_71; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1344:47]
  wire  _GEN_85 = lsu_req_dec ? 1'h0 : _GEN_74; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1328:44 985:22]
  wire  _GEN_88 = lsu_req_dec ? 1'h0 : _GEN_77; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1007:20 1328:44]
  wire  _GEN_92 = lsu_req_dec ? 1'h0 : _GEN_81; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1328:44]
  wire  _GEN_98 = is_rvv_op_instr ? 1'h0 : _GEN_85; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1322:37 985:22]
  wire  _GEN_101 = is_rvv_op_instr ? 1'h0 : _GEN_88; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1007:20 1322:37]
  wire  _GEN_105 = is_rvv_op_instr ? 1'h0 : _GEN_92; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1322:37]
  wire [1:0] _GEN_107 = rvv_ready_i ? 2'h0 : id_fsm_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1379:30 1386:42 1387:38]
  wire [1:0] _GEN_110 = atop_o[5] & ~amo_bvalid_i & atop_o != 6'h22 ? id_fsm_q : 2'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1394:119 1379:30 1397:46]
  wire [1:0] _GEN_116 = multicycle_done & ready_wb_i ? _GEN_110 : id_fsm_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1392:60]
  wire  _GEN_117 = multicycle_done & ready_wb_i ? 1'h0 : multdiv_en_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1392:60 985:22]
  wire  _GEN_118 = multicycle_done & ready_wb_i ? 1'h0 : branch_in_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1392:60 987:22]
  wire  _GEN_119 = multicycle_done & ready_wb_i ? 1'h0 : jump_in_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1392:60 986:22]
  wire  _GEN_124 = is_rvv_op_instr ? 1'h0 : _GEN_117; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1384:37 985:22]
  wire  _GEN_125 = is_rvv_op_instr ? 1'h0 : _GEN_118; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1384:37 987:22]
  wire  _GEN_126 = is_rvv_op_instr ? 1'h0 : _GEN_119; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1384:37 986:22]
  wire [1:0] _GEN_127 = ~core_handshake & lsu_resp_valid_i & ready_wb_i ? 2'h0 : 2'h3; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1414:34 1415:78 1416:38]
  wire  _GEN_135 = 2'h1 == id_fsm_q & _GEN_124; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 985:22]
  wire  _GEN_136 = 2'h1 == id_fsm_q & _GEN_125; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 987:22]
  wire  _GEN_137 = 2'h1 == id_fsm_q & _GEN_126; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 986:22]
  wire  _GEN_138 = 2'h1 == id_fsm_q ? 1'h0 : 2'h3 == id_fsm_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 997:27]
  wire  _GEN_145 = 2'h0 == id_fsm_q ? _GEN_98 : _GEN_135; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29]
  wire  _GEN_146 = 2'h0 == id_fsm_q ? 1'h0 : _GEN_136; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29]
  wire  _GEN_148 = 2'h0 == id_fsm_q & _GEN_101; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1007:20 1317:29]
  wire  _GEN_151 = 2'h0 == id_fsm_q ? 1'h0 : _GEN_137; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29]
  wire  _GEN_152 = 2'h0 == id_fsm_q & _GEN_105; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1317:29]
  wire  _GEN_153 = 2'h0 == id_fsm_q ? 1'h0 : _GEN_138; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:29 997:27]
  wire  stall_multdiv = instr_executing & _GEN_145; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 985:22]
  wire  stall_branch = instr_executing & _GEN_146; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 987:22]
  wire  stall_jump = instr_executing & _GEN_151; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 986:22]
  wire  _stall_id_T_4 = stall_amo | _stall_ld_hz_T_1 | stall_mem_req | stall_multdiv | stall_jump; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1436:100]
  wire  _stall_id_T_5 = stall_amo | _stall_ld_hz_T_1 | stall_mem_req | stall_multdiv | stall_jump | stall_branch; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1436:114]
  wire  flush_id = controller_i_flush_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 385:24 916:42]
  wire  _outstanding_memory_access_T_2 = _stall_mem_req_T_5 | misalign_first_mask_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1478:56]
  wire  outstanding_memory_access = (outstanding_load_wb_i | outstanding_store_wb_i) & _outstanding_memory_access_T_2; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1477:88]
  wire  data_req_allowed = ~outstanding_memory_access; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1480:30]
  wire  _T_81 = ~ready_wb_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1488:14]
  wire  _GEN_170 = ready_wb_i ? 1'h0 : lsu_req_done; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1490:31 1491:26 1487:35]
  wire  lsu_we = decoder_i_data_we_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 439:22 790:38]
  wire [1:0] _instr_type_wb_o_T_1 = lsu_we ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1555:36]
  wire  _T_86 = fetch_valid_if_i & id_in_ready_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1565:79]
  wire  _GEN_182 = _T_86 ? 1'h0 : if_id_pipe_en_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1567:53 1568:29 src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  wire  ebrk_insn = decoder_i_ebrk_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 335:25 733:38]
  wire  ecall_insn_dec = decoder_i_ecall_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 338:30 736:38]
  chiseldecoder decoder_i ( // @[src/main/scala/coreGen/core/idu/id_stage.scala 674:23]
    .atop_o(decoder_i_atop_o),
    .prepost_useincr_o(decoder_i_prepost_useincr_o),
    .is_rvv_instr_o(decoder_i_is_rvv_instr_o),
    .is_rvv_op_instr_o(decoder_i_is_rvv_op_instr_o),
    .is_rvv_vset_instr_o(decoder_i_is_rvv_vset_instr_o),
    .illegal_insn_o(decoder_i_illegal_insn_o),
    .ebrk_insn_o(decoder_i_ebrk_insn_o),
    .mret_insn_o(decoder_i_mret_insn_o),
    .dret_insn_o(decoder_i_dret_insn_o),
    .ecall_insn_o(decoder_i_ecall_insn_o),
    .wfi_insn_o(decoder_i_wfi_insn_o),
    .jump_set_o(decoder_i_jump_set_o),
    .instr_first_cycle_i(decoder_i_instr_first_cycle_i),
    .instr_rdata_i(decoder_i_instr_rdata_i),
    .instr_rdata_alu_i(decoder_i_instr_rdata_alu_i),
    .illegal_c_insn_i(decoder_i_illegal_c_insn_i),
    .imm_a_mux_sel_o(decoder_i_imm_a_mux_sel_o),
    .imm_b_mux_sel_o(decoder_i_imm_b_mux_sel_o),
    .bt_a_mux_sel_o(decoder_i_bt_a_mux_sel_o),
    .bt_b_mux_sel_o(decoder_i_bt_b_mux_sel_o),
    .imm_i_type_o(decoder_i_imm_i_type_o),
    .imm_s_type_o(decoder_i_imm_s_type_o),
    .imm_b_type_o(decoder_i_imm_b_type_o),
    .imm_u_type_o(decoder_i_imm_u_type_o),
    .imm_j_type_o(decoder_i_imm_j_type_o),
    .zimm_rs1_type_o(decoder_i_zimm_rs1_type_o),
    .rf_wdata_sel_o(decoder_i_rf_wdata_sel_o),
    .rf_we_o(decoder_i_rf_we_o),
    .rf_raddr_a_o(decoder_i_rf_raddr_a_o),
    .rf_raddr_b_o(decoder_i_rf_raddr_b_o),
    .rf_waddr_o(decoder_i_rf_waddr_o),
    .rf_ren_a_o(decoder_i_rf_ren_a_o),
    .rf_ren_b_o(decoder_i_rf_ren_b_o),
    .alu_operator_o(decoder_i_alu_operator_o),
    .alu_op_a_mux_sel_o(decoder_i_alu_op_a_mux_sel_o),
    .alu_op_b_mux_sel_o(decoder_i_alu_op_b_mux_sel_o),
    .mult_en_o(decoder_i_mult_en_o),
    .div_en_o(decoder_i_div_en_o),
    .mult_sel_o(decoder_i_mult_sel_o),
    .div_sel_o(decoder_i_div_sel_o),
    .multdiv_operator_o(decoder_i_multdiv_operator_o),
    .multdiv_signed_mode_o(decoder_i_multdiv_signed_mode_o),
    .csr_access_o(decoder_i_csr_access_o),
    .csr_op_o(decoder_i_csr_op_o),
    .data_req_o(decoder_i_data_req_o),
    .data_we_o(decoder_i_data_we_o),
    .data_type_o(decoder_i_data_type_o),
    .data_sign_extension_o(decoder_i_data_sign_extension_o),
    .jump_in_dec_o(decoder_i_jump_in_dec_o),
    .branch_in_dec_o(decoder_i_branch_in_dec_o)
  );
  chiselcontroller controller_i ( // @[src/main/scala/coreGen/core/idu/id_stage.scala 816:30]
    .clk_i(controller_i_clk_i),
    .rst_ni(controller_i_rst_ni),
    .special_req_all_o(controller_i_special_req_all_o),
    .ctrl_busy_o(controller_i_ctrl_busy_o),
    .illegal_insn_i(controller_i_illegal_insn_i),
    .ecall_insn_i(controller_i_ecall_insn_i),
    .mret_insn_i(controller_i_mret_insn_i),
    .dret_insn_i(controller_i_dret_insn_i),
    .wfi_insn_i(controller_i_wfi_insn_i),
    .ebrk_insn_i(controller_i_ebrk_insn_i),
    .csr_pipe_flush_i(controller_i_csr_pipe_flush_i),
    .instr_valid_i(controller_i_instr_valid_i),
    .instr_i(controller_i_instr_i),
    .instr_compressed_i(controller_i_instr_compressed_i),
    .instr_is_compressed_i(controller_i_instr_is_compressed_i),
    .instr_bp_taken_i(controller_i_instr_bp_taken_i),
    .instr_fetch_err_i(controller_i_instr_fetch_err_i),
    .instr_fetch_err_plus2_i(controller_i_instr_fetch_err_plus2_i),
    .pc_id_i(controller_i_pc_id_i),
    .instr_valid_clear_o(controller_i_instr_valid_clear_o),
    .id_in_ready_o(controller_i_id_in_ready_o),
    .controller_run_o(controller_i_controller_run_o),
    .instr_req_o(controller_i_instr_req_o),
    .pc_set_o(controller_i_pc_set_o),
    .pc_set_spec_o(controller_i_pc_set_spec_o),
    .pc_mux_o(controller_i_pc_mux_o),
    .nt_branch_mispredict_o(controller_i_nt_branch_mispredict_o),
    .exc_pc_mux_o(controller_i_exc_pc_mux_o),
    .exc_cause_o(controller_i_exc_cause_o),
    .lsu_addr_last_i(controller_i_lsu_addr_last_i),
    .load_err_i(controller_i_load_err_i),
    .store_err_i(controller_i_store_err_i),
    .wb_exception_o(controller_i_wb_exception_o),
    .branch_set_i(controller_i_branch_set_i),
    .branch_set_spec_i(controller_i_branch_set_spec_i),
    .branch_not_set_i(controller_i_branch_not_set_i),
    .jump_set_i(controller_i_jump_set_i),
    .disable_branch_o(controller_i_disable_branch_o),
    .csr_mstatus_mie_i(controller_i_csr_mstatus_mie_i),
    .irq_pending_i(controller_i_irq_pending_i),
    .irqs_i_timer(controller_i_irqs_i_timer),
    .irqs_i_software(controller_i_irqs_i_software),
    .irqs_i_external(controller_i_irqs_i_external),
    .irqs_i_nmi(controller_i_irqs_i_nmi),
    .irqs_i_fast(controller_i_irqs_i_fast),
    .irq_fast_id(controller_i_irq_fast_id),
    .nmi_mode_o(controller_i_nmi_mode_o),
    .debug_req_i(controller_i_debug_req_i),
    .debug_cause_o(controller_i_debug_cause_o),
    .debug_csr_save_o(controller_i_debug_csr_save_o),
    .debug_mode_o(controller_i_debug_mode_o),
    .debug_single_step_i(controller_i_debug_single_step_i),
    .debug_ebreakm_i(controller_i_debug_ebreakm_i),
    .debug_ebreaku_i(controller_i_debug_ebreaku_i),
    .trigger_match_i(controller_i_trigger_match_i),
    .csr_save_if_o(controller_i_csr_save_if_o),
    .csr_save_id_o(controller_i_csr_save_id_o),
    .csr_save_wb_o(controller_i_csr_save_wb_o),
    .csr_restore_mret_id_o(controller_i_csr_restore_mret_id_o),
    .csr_restore_dret_id_o(controller_i_csr_restore_dret_id_o),
    .csr_save_cause_o(controller_i_csr_save_cause_o),
    .csr_mtval_o(controller_i_csr_mtval_o),
    .priv_mode_i(controller_i_priv_mode_i),
    .csr_mstatus_tw_i(controller_i_csr_mstatus_tw_i),
    .stall_id_i(controller_i_stall_id_i),
    .stall_wb_i(controller_i_stall_wb_i),
    .stall_mem_req_i(controller_i_stall_mem_req_i),
    .flush_id_o(controller_i_flush_id_o),
    .ready_wb_i(controller_i_ready_wb_i),
    .csr_mpvec_mode(controller_i_csr_mpvec_mode),
    .plicClr_clr(controller_i_plicClr_clr),
    .if_id_pipe_en_i(controller_i_if_id_pipe_en_i)
  );
  assign rvv_valid_o = is_rvv_instr & instr_valid_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 462:47]
  assign rvv_instr_o = instr_rdata_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 463:31]
  assign rvv_rs1_data_o = _GEN_178[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 409:30]
  assign rvv_rs2_data_o = _GEN_179[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 410:30]
  assign atop_o = decoder_i_atop_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 688:38]
  assign prepost_useincr_o = decoder_i_prepost_useincr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 689:38]
  assign amo_data_rvalid_o = instr_executing & _GEN_153; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 997:27]
  assign instr_new_o = instr_executing & _T_59; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30 992:22]
  assign special_req_all_o = controller_i_special_req_all_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 831:42]
  assign ctrl_busy_o = controller_i_ctrl_busy_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 832:42]
  assign illegal_insn_o = instr_valid_i & (illegal_insn_dec | illegal_csr_insn_i); // @[src/main/scala/coreGen/core/idu/id_stage.scala 813:37]
  assign instr_req_o = controller_i_instr_req_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 859:42]
  assign instr_first_cycle_id_o = instr_valid_i & id_fsm_q == 2'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1459:38]
  assign instr_valid_clear_o = controller_i_instr_valid_clear_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 854:42]
  assign id_in_ready_o = controller_i_id_in_ready_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 855:42]
  assign pc_set_o = controller_i_pc_set_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 860:42]
  assign pc_set_spec_o = controller_i_pc_set_spec_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 861:42]
  assign pc_mux_o = controller_i_pc_mux_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 862:42]
  assign nt_branch_mispredict_o = controller_i_nt_branch_mispredict_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 863:42]
  assign exc_pc_mux_o = controller_i_exc_pc_mux_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 864:42]
  assign exc_cause_o = controller_i_exc_cause_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 865:42]
  assign alu_operator_ex_o = decoder_i_alu_operator_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 413:28 772:38]
  assign alu_operand_a_ex_o = _GEN_8[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 449:29]
  assign alu_operand_b_ex_o = _GEN_36[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 450:29]
  assign bt_a_operand_o = bt_a_mux_sel == 3'h0 ? rf_rdata_a_fwd : pc_id_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 540:42 541:28]
  assign bt_b_operand_o = bt_b_mux_sel == 3'h0 ? imm_i_type : _GEN_13; // @[src/main/scala/coreGen/core/idu/id_stage.scala 550:39 551:28]
  assign mult_en_ex_o = instr_executing & mult_en_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 935:22]
  assign div_en_ex_o = instr_executing & div_en_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 936:21]
  assign mult_sel_ex_o = decoder_i_mult_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 779:38]
  assign div_sel_ex_o = decoder_i_div_sel_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 780:38]
  assign multdiv_operator_ex_o = decoder_i_multdiv_operator_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 435:32 781:38]
  assign multdiv_signed_mode_ex_o = decoder_i_multdiv_signed_mode_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 436:35 782:38]
  assign multdiv_operand_a_ex_o = _GEN_178[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 409:30]
  assign multdiv_operand_b_ex_o = _GEN_179[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 410:30]
  assign multdiv_ready_id_o = ready_wb_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1430:24]
  assign csr_access_o = decoder_i_csr_access_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 785:38]
  assign csr_op_o = decoder_i_csr_op_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 786:38]
  assign csr_op_en_o = csr_access_o & instr_executing & ready_wb_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 951:52]
  assign csr_save_if_o = controller_i_csr_save_if_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 892:42]
  assign csr_save_id_o = controller_i_csr_save_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 893:42]
  assign csr_save_wb_o = controller_i_csr_save_wb_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 894:42]
  assign csr_restore_mret_id_o = controller_i_csr_restore_mret_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 895:42]
  assign csr_restore_dret_id_o = controller_i_csr_restore_dret_id_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 896:42]
  assign csr_save_cause_o = controller_i_csr_save_cause_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 897:42]
  assign csr_mtval_o = controller_i_csr_mtval_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 898:42]
  assign lsu_req_o = instr_executing & lsu_req_dec; // @[src/main/scala/coreGen/core/idu/id_stage.scala 934:19]
  assign lsu_we_o = decoder_i_data_we_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 439:22 790:38]
  assign lsu_type_o = decoder_i_data_type_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 440:24 791:38]
  assign lsu_sign_ext_o = decoder_i_data_sign_extension_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 441:28 792:38]
  assign lsu_wdata_o = _GEN_179[31:0]; // @[src/main/scala/coreGen/core/idu/id_stage.scala 410:30]
  assign nmi_mode_o = controller_i_nmi_mode_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 884:42]
  assign debug_mode_o = controller_i_debug_mode_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 903:42]
  assign debug_cause_o = controller_i_debug_cause_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 904:42]
  assign debug_csr_save_o = controller_i_debug_csr_save_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 905:42]
  assign rf_raddr_a_o = decoder_i_rf_raddr_a_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 765:38]
  assign rf_raddr_b_o = decoder_i_rf_raddr_b_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 766:38]
  assign rf_waddr_id_o = decoder_i_rf_waddr_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 767:38]
  assign rf_wdata_id_o = rf_wdata_sel == 2'h1 ? result_ex_i : _GEN_40; // @[src/main/scala/coreGen/core/idu/id_stage.scala 650:40 651:27]
  assign rf_we_id_o = rf_we_raw & instr_executing & ~illegal_csr_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 646:48]
  assign en_wb_o = ~_stall_id_T_5 & ~flush_id & instr_executing; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1458:40]
  assign instr_type_wb_o = ~lsu_req_dec ? 2'h2 : _instr_type_wb_o_T_1; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1554:31]
  assign instr_perf_count_id_o = ~(ebrk_insn | ecall_insn_dec | illegal_insn_dec | illegal_csr_insn_i |
    instr_fetch_err_i); // @[src/main/scala/coreGen/core/idu/id_stage.scala 1612:30]
  assign disable_branch_o = controller_i_disable_branch_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 925:42]
  assign plicClr_clr = controller_i_plicClr_clr; // @[src/main/scala/coreGen/core/idu/id_stage.scala 888:42]
  assign decoder_i_instr_first_cycle_i = instr_valid_i & id_fsm_q == 2'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1459:38]
  assign decoder_i_instr_rdata_i = instr_rdata_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 744:38]
  assign decoder_i_instr_rdata_alu_i = instr_rdata_alu_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 745:38]
  assign decoder_i_illegal_c_insn_i = illegal_c_insn_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 746:38]
  assign controller_i_clk_i = clk_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 826:42]
  assign controller_i_rst_ni = rst_ni; // @[src/main/scala/coreGen/core/idu/id_stage.scala 827:42]
  assign controller_i_illegal_insn_i = illegal_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 835:42]
  assign controller_i_ecall_insn_i = decoder_i_ecall_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 338:30 736:38]
  assign controller_i_mret_insn_i = decoder_i_mret_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 336:29 734:38]
  assign controller_i_dret_insn_i = decoder_i_dret_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 337:29 735:38]
  assign controller_i_wfi_insn_i = decoder_i_wfi_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 339:28 737:38]
  assign controller_i_ebrk_insn_i = decoder_i_ebrk_insn_o; // @[src/main/scala/coreGen/core/idu/id_stage.scala 335:25 733:38]
  assign controller_i_csr_pipe_flush_i = csr_op_en_o & (csr_op_o == 2'h1 | csr_op_o == 2'h2) ? _T_47 : _GEN_44; // @[src/main/scala/coreGen/core/idu/id_stage.scala 800:92]
  assign controller_i_instr_valid_i = instr_valid_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 844:42]
  assign controller_i_instr_i = instr_rdata_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 845:42]
  assign controller_i_instr_compressed_i = instr_rdata_c_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 846:42]
  assign controller_i_instr_is_compressed_i = instr_is_compressed_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 847:42]
  assign controller_i_instr_bp_taken_i = instr_bp_taken_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 848:42]
  assign controller_i_instr_fetch_err_i = instr_fetch_err_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 849:42]
  assign controller_i_instr_fetch_err_plus2_i = instr_fetch_err_plus2_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 850:42]
  assign controller_i_pc_id_i = pc_id_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 851:42]
  assign controller_i_lsu_addr_last_i = lsu_addr_last_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 868:42]
  assign controller_i_load_err_i = lsu_load_err_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 869:42]
  assign controller_i_store_err_i = lsu_store_err_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 870:42]
  assign controller_i_branch_set_i = instr_executing & _GEN_147; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1005:18 1316:30]
  assign controller_i_branch_set_spec_i = instr_executing & _GEN_147; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1006:17 1316:30]
  assign controller_i_branch_not_set_i = instr_executing & _GEN_148; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1007:20 1316:30]
  assign controller_i_jump_set_i = instr_executing & _GEN_152; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1008:14 1316:30]
  assign controller_i_csr_mstatus_mie_i = csr_mstatus_mie_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 880:42]
  assign controller_i_irq_pending_i = irq_pending_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 881:42]
  assign controller_i_irqs_i_timer = irqs_i_timer; // @[src/main/scala/coreGen/core/idu/id_stage.scala 882:42]
  assign controller_i_irqs_i_software = irqs_i_software; // @[src/main/scala/coreGen/core/idu/id_stage.scala 882:42]
  assign controller_i_irqs_i_external = irqs_i_external; // @[src/main/scala/coreGen/core/idu/id_stage.scala 882:42]
  assign controller_i_irqs_i_nmi = irqs_i_nmi; // @[src/main/scala/coreGen/core/idu/id_stage.scala 882:42]
  assign controller_i_irqs_i_fast = irqs_i_fast; // @[src/main/scala/coreGen/core/idu/id_stage.scala 882:42]
  assign controller_i_irq_fast_id = irq_fast_id; // @[src/main/scala/coreGen/core/idu/id_stage.scala 883:42]
  assign controller_i_debug_req_i = debug_req_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 906:42]
  assign controller_i_debug_single_step_i = debug_single_step_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 907:42]
  assign controller_i_debug_ebreakm_i = debug_ebreakm_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 908:42]
  assign controller_i_debug_ebreaku_i = debug_ebreaku_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 909:42]
  assign controller_i_trigger_match_i = trigger_match_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 910:42]
  assign controller_i_priv_mode_i = priv_mode_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 899:42]
  assign controller_i_csr_mstatus_tw_i = csr_mstatus_tw_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 900:42]
  assign controller_i_stall_id_i = _stall_id_T_4 | stall_branch; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1439:94]
  assign controller_i_stall_wb_i = (en_wb_o | outstanding_memory_access) & _T_81; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1559:59]
  assign controller_i_stall_mem_req_i = instr_valid_i & (lsu_req_dec & ~lsu_req_done_i) & ~lsu_req_done; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1494:76]
  assign controller_i_ready_wb_i = ready_wb_i; // @[src/main/scala/coreGen/core/idu/id_stage.scala 917:42]
  assign controller_i_csr_mpvec_mode = csr_mpvec_mode; // @[src/main/scala/coreGen/core/idu/id_stage.scala 887:42]
  assign controller_i_if_id_pipe_en_i = if_id_pipe_en_q; // @[src/main/scala/coreGen/core/idu/id_stage.scala 919:42]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 1565:96]
      if_id_pipe_en_q <= 1'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1566:29]
    end else begin
      if_id_pipe_en_q <= lsu_req_done_i & data_req_allowed & ~(fetch_valid_if_i & id_in_ready_o) | _GEN_182;
    end
  end
  always @(posedge clk_i or posedge _if_id_pipe_en_q_T_2) begin
    if (_if_id_pipe_en_q_T_2) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 370:26]
      stall_amo_r <= 1'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 371:23]
    end else if (stall_amo_r) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 373:23]
      stall_amo_r <= load_amo_i;
    end else begin
      stall_amo_r <= load_amo_i | stall_amo_w;
    end
  end
  always @(posedge clk_i or posedge _if_id_pipe_en_q_T_2) begin
    if (_if_id_pipe_en_q_T_2) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 1316:30]
      id_fsm_q <= 2'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1317:{29,29,29} 1322:37 1323:67 1326:38 983:22 1328:44 1384:37 983:22]
    end else if (instr_executing) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 983:22]
      if (2'h0 == id_fsm_q) begin
        if (is_rvv_op_instr) begin
          if (rvv_multi_instr_i & ~illegal_insn_o) begin
            id_fsm_q <= 2'h1;
          end else begin
            id_fsm_q <= _id_fsm_d_T;
          end
        end else if (lsu_req_dec) begin
          id_fsm_q <= _GEN_53;
        end else begin
          id_fsm_q <= _GEN_72;
        end
      end else if (2'h1 == id_fsm_q) begin
        if (is_rvv_op_instr) begin
          id_fsm_q <= _GEN_107;
        end else begin
          id_fsm_q <= _GEN_116;
        end
      end else if (2'h3 == id_fsm_q) begin
        id_fsm_q <= _GEN_127;
      end else begin
        id_fsm_q <= _id_fsm_d_T;
      end
    end else begin
      id_fsm_q <= _id_fsm_d_T;
    end
  end
  always @(posedge clk_i or posedge _if_id_pipe_en_q_T_2) begin
    if (_if_id_pipe_en_q_T_2) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 1488:57]
      lsu_req_done <= 1'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 1489:26]
    end else begin
      lsu_req_done <= ~ready_wb_i & lsu_req_dec & lsu_req_done_i | _GEN_170;
    end
  end
  always @(posedge clk_i or posedge _if_id_pipe_en_q_T_2) begin
    if (_if_id_pipe_en_q_T_2) begin // @[src/main/scala/coreGen/core/idu/id_stage.scala 378:41]
      core_handshake <= 1'h0; // @[src/main/scala/coreGen/core/idu/id_stage.scala 379:24]
    end else begin
      core_handshake <= lsu_req_o & ~atop_o[5] | _GEN_1;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  if_id_pipe_en_q = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  stall_amo_r = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  id_fsm_q = _RAND_2[1:0];
  _RAND_3 = {1{`RANDOM}};
  lsu_req_done = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  core_handshake = _RAND_4[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    if_id_pipe_en_q = 1'h0;
  end
  if (_if_id_pipe_en_q_T_2) begin
    stall_amo_r = 1'h0;
  end
  if (_if_id_pipe_en_q_T_2) begin
    id_fsm_q = 2'h0;
  end
  if (_if_id_pipe_en_q_T_2) begin
    lsu_req_done = 1'h0;
  end
  if (_if_id_pipe_en_q_T_2) begin
    core_handshake = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module Alu(
  input         io_addr_useincr_ex_i, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  input  [5:0]  io_operator_i, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  input  [31:0] io_operand_a_i, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  input  [31:0] io_operand_b_i, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  input         io_instr_first_cycle_i, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  input         io_multdiv_sel_i, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  output [31:0] io_adder_result_o, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  output [33:0] io_adder_result_ext_o, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  output [31:0] io_result_o, // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
  output        io_comparison_result_o // @[src/main/scala/coreGen/core/exu/Alu.scala 127:14]
);
  wire  operand_a_rev_0 = io_operand_a_i[31]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_1 = io_operand_a_i[30]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_2 = io_operand_a_i[29]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_3 = io_operand_a_i[28]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_4 = io_operand_a_i[27]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_5 = io_operand_a_i[26]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_6 = io_operand_a_i[25]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_7 = io_operand_a_i[24]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_8 = io_operand_a_i[23]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_9 = io_operand_a_i[22]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_10 = io_operand_a_i[21]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_11 = io_operand_a_i[20]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_12 = io_operand_a_i[19]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_13 = io_operand_a_i[18]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_14 = io_operand_a_i[17]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_15 = io_operand_a_i[16]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_16 = io_operand_a_i[15]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_17 = io_operand_a_i[14]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_18 = io_operand_a_i[13]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_19 = io_operand_a_i[12]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_20 = io_operand_a_i[11]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_21 = io_operand_a_i[10]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_22 = io_operand_a_i[9]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_23 = io_operand_a_i[8]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_24 = io_operand_a_i[7]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_25 = io_operand_a_i[6]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_26 = io_operand_a_i[5]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_27 = io_operand_a_i[4]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_28 = io_operand_a_i[3]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_29 = io_operand_a_i[2]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_30 = io_operand_a_i[1]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  operand_a_rev_31 = io_operand_a_i[0]; // @[src/main/scala/coreGen/core/exu/Alu.scala 137:28]
  wire  _adder_op_b_negate_T = 6'h1 == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_1 = 6'hc == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_2 = 6'hd == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_3 = 6'ha == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_4 = 6'hb == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_5 = 6'h8 == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_6 = 6'h9 == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_7 = 6'he == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  _adder_op_b_negate_T_8 = 6'hf == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire  adder_op_b_negate_res = 6'h1 == io_operator_i | 6'hc == io_operator_i | 6'hd == io_operator_i | 6'ha ==
    io_operator_i | 6'hb == io_operator_i | 6'h8 == io_operator_i | 6'h9 == io_operator_i | 6'he == io_operator_i | 6'hf
     == io_operator_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 38:15]
  wire [32:0] _adder_in_a_T = {io_operand_a_i,1'h1}; // @[src/main/scala/coreGen/core/exu/Alu.scala 147:66]
  wire [32:0] adder_in_a = io_multdiv_sel_i ? 33'h0 : _adder_in_a_T; // @[src/main/scala/coreGen/core/exu/Alu.scala 147:20]
  wire [32:0] _operand_b_neg_T = {io_operand_b_i,1'h0}; // @[src/main/scala/coreGen/core/exu/Alu.scala 148:23]
  wire [32:0] operand_b_neg = _operand_b_neg_T ^ 33'h1ffffffff; // @[src/main/scala/coreGen/core/exu/Alu.scala 148:42]
  wire [32:0] _adder_in_b_T_1 = adder_op_b_negate_res ? operand_b_neg : _operand_b_neg_T; // @[src/main/scala/coreGen/core/exu/Alu.scala 149:66]
  wire [32:0] adder_in_b = io_multdiv_sel_i ? 33'h0 : _adder_in_b_T_1; // @[src/main/scala/coreGen/core/exu/Alu.scala 149:20]
  wire [33:0] _io_adder_result_ext_o_T_1 = {1'h0,adder_in_a}; // @[src/main/scala/coreGen/core/exu/Alu.scala 156:61]
  wire [33:0] _io_adder_result_ext_o_T_3 = {1'h0,adder_in_b}; // @[src/main/scala/coreGen/core/exu/Alu.scala 156:126]
  wire [33:0] _io_adder_result_ext_o_T_5 = _io_adder_result_ext_o_T_1 + _io_adder_result_ext_o_T_3; // @[src/main/scala/coreGen/core/exu/Alu.scala 156:121]
  wire [31:0] adder_result = io_adder_result_ext_o[32:1]; // @[src/main/scala/coreGen/core/exu/Alu.scala 160:40]
  wire  cmp_signed_res = _adder_op_b_negate_T_3 | _adder_op_b_negate_T_5 | _adder_op_b_negate_T_7; // @[src/main/scala/coreGen/core/exu/Alu.scala 48:15]
  wire  is_equal = adder_result == 32'h0; // @[src/main/scala/coreGen/core/exu/Alu.scala 168:29]
  wire  is_greater_equal = ~(operand_a_rev_0 ^ io_operand_b_i[31]) ? ~adder_result[31] : operand_a_rev_0 ^
    cmp_signed_res; // @[src/main/scala/coreGen/core/exu/Alu.scala 171:36 172:22 174:22]
  wire  _GEN_3 = (_adder_op_b_negate_T_5 | _adder_op_b_negate_T_6 | _adder_op_b_negate_T_7 | _adder_op_b_negate_T_8) & ~
    is_greater_equal; // @[src/main/scala/coreGen/core/exu/Alu.scala 59:15 70:13 58:23]
  wire  _GEN_4 = _adder_op_b_negate_T_3 | _adder_op_b_negate_T_4 ? is_greater_equal : _GEN_3; // @[src/main/scala/coreGen/core/exu/Alu.scala 59:15 67:13]
  wire  _GEN_5 = _adder_op_b_negate_T_2 ? ~is_equal : _GEN_4; // @[src/main/scala/coreGen/core/exu/Alu.scala 59:15 64:13]
  wire  cmp_result_res = _adder_op_b_negate_T_1 ? is_equal : _GEN_5; // @[src/main/scala/coreGen/core/exu/Alu.scala 59:15 61:13]
  wire [5:0] _GEN_11 = {{1'd0}, io_operand_b_i[4:0]}; // @[src/main/scala/coreGen/core/exu/Alu.scala 205:27]
  wire [5:0] shift_amt_compl = 6'h20 - _GEN_11; // @[src/main/scala/coreGen/core/exu/Alu.scala 205:27]
  wire [4:0] shift_amt_4 = io_instr_first_cycle_i ? io_operand_b_i[4:0] : shift_amt_compl[4:0]; // @[src/main/scala/coreGen/core/exu/Alu.scala 207:22]
  wire [5:0] shift_amt = {1'h0,shift_amt_4}; // @[src/main/scala/coreGen/core/exu/Alu.scala 209:19]
  wire  shift_left = io_operator_i == 6'h7; // @[src/main/scala/coreGen/core/exu/Alu.scala 80:35]
  wire  shift_arith = io_operator_i == 6'h5; // @[src/main/scala/coreGen/core/exu/Alu.scala 77:29]
  wire [7:0] shift_operand_lo_lo = {operand_a_rev_7,operand_a_rev_6,operand_a_rev_5,operand_a_rev_4,operand_a_rev_3,
    operand_a_rev_2,operand_a_rev_1,operand_a_rev_0}; // @[src/main/scala/coreGen/core/exu/Alu.scala 216:50]
  wire [15:0] shift_operand_lo = {operand_a_rev_15,operand_a_rev_14,operand_a_rev_13,operand_a_rev_12,operand_a_rev_11,
    operand_a_rev_10,operand_a_rev_9,operand_a_rev_8,shift_operand_lo_lo}; // @[src/main/scala/coreGen/core/exu/Alu.scala 216:50]
  wire [7:0] shift_operand_hi_lo = {operand_a_rev_23,operand_a_rev_22,operand_a_rev_21,operand_a_rev_20,operand_a_rev_19
    ,operand_a_rev_18,operand_a_rev_17,operand_a_rev_16}; // @[src/main/scala/coreGen/core/exu/Alu.scala 216:50]
  wire [31:0] _shift_operand_T = {operand_a_rev_31,operand_a_rev_30,operand_a_rev_29,operand_a_rev_28,operand_a_rev_27,
    operand_a_rev_26,operand_a_rev_25,operand_a_rev_24,shift_operand_hi_lo,shift_operand_lo}; // @[src/main/scala/coreGen/core/exu/Alu.scala 216:50]
  wire [31:0] shift_operand = shift_left ? _shift_operand_T : io_operand_a_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 216:23]
  wire  _shift_result_ext_T_1 = shift_arith & shift_operand[31]; // @[src/main/scala/coreGen/core/exu/Alu.scala 219:49]
  wire [32:0] _shift_result_ext_T_3 = {_shift_result_ext_T_1,shift_operand}; // @[src/main/scala/coreGen/core/exu/Alu.scala 219:87]
  wire [32:0] shift_result_ext = $signed(_shift_result_ext_T_3) >>> shift_amt[4:0]; // @[src/main/scala/coreGen/core/exu/Alu.scala 219:114]
  wire  shift_result_rev_0 = shift_result_ext[31]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_1 = shift_result_ext[30]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_2 = shift_result_ext[29]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_3 = shift_result_ext[28]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_4 = shift_result_ext[27]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_5 = shift_result_ext[26]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_6 = shift_result_ext[25]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_7 = shift_result_ext[24]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_8 = shift_result_ext[23]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_9 = shift_result_ext[22]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_10 = shift_result_ext[21]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_11 = shift_result_ext[20]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_12 = shift_result_ext[19]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_13 = shift_result_ext[18]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_14 = shift_result_ext[17]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_15 = shift_result_ext[16]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_16 = shift_result_ext[15]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_17 = shift_result_ext[14]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_18 = shift_result_ext[13]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_19 = shift_result_ext[12]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_20 = shift_result_ext[11]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_21 = shift_result_ext[10]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_22 = shift_result_ext[9]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_23 = shift_result_ext[8]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_24 = shift_result_ext[7]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_25 = shift_result_ext[6]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_26 = shift_result_ext[5]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_27 = shift_result_ext[4]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_28 = shift_result_ext[3]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_29 = shift_result_ext[2]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_30 = shift_result_ext[1]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire  shift_result_rev_31 = shift_result_ext[0]; // @[src/main/scala/coreGen/core/exu/Alu.scala 222:44]
  wire [7:0] shift_result_lo_lo = {shift_result_rev_7,shift_result_rev_6,shift_result_rev_5,shift_result_rev_4,
    shift_result_rev_3,shift_result_rev_2,shift_result_rev_1,shift_result_rev_0}; // @[src/main/scala/coreGen/core/exu/Alu.scala 225:51]
  wire [15:0] shift_result_lo = {shift_result_rev_15,shift_result_rev_14,shift_result_rev_13,shift_result_rev_12,
    shift_result_rev_11,shift_result_rev_10,shift_result_rev_9,shift_result_rev_8,shift_result_lo_lo}; // @[src/main/scala/coreGen/core/exu/Alu.scala 225:51]
  wire [7:0] shift_result_hi_lo = {shift_result_rev_23,shift_result_rev_22,shift_result_rev_21,shift_result_rev_20,
    shift_result_rev_19,shift_result_rev_18,shift_result_rev_17,shift_result_rev_16}; // @[src/main/scala/coreGen/core/exu/Alu.scala 225:51]
  wire [31:0] _shift_result_T = {shift_result_rev_31,shift_result_rev_30,shift_result_rev_29,shift_result_rev_28,
    shift_result_rev_27,shift_result_rev_26,shift_result_rev_25,shift_result_rev_24,shift_result_hi_lo,shift_result_lo}; // @[src/main/scala/coreGen/core/exu/Alu.scala 225:51]
  wire [31:0] shift_result = shift_left ? _shift_result_T : shift_result_ext[31:0]; // @[src/main/scala/coreGen/core/exu/Alu.scala 225:21]
  wire [31:0] bwlogic_or_result = io_operand_a_i | io_operand_b_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 234:29]
  wire [31:0] bwlogic_and_result = io_operand_a_i & io_operand_b_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 235:29]
  wire [31:0] bwlogic_xor_result = io_operand_a_i ^ io_operand_b_i; // @[src/main/scala/coreGen/core/exu/Alu.scala 236:29]
  wire  bwlogic_or = io_operator_i == 6'h3; // @[src/main/scala/coreGen/core/exu/Alu.scala 78:29]
  wire  bwlogic_and = io_operator_i == 6'h4; // @[src/main/scala/coreGen/core/exu/Alu.scala 79:30]
  wire [31:0] _bwlogic_result_T = bwlogic_and ? bwlogic_and_result : bwlogic_xor_result; // @[src/main/scala/coreGen/core/exu/Alu.scala 241:59]
  wire [31:0] bwlogic_result = bwlogic_or ? bwlogic_or_result : _bwlogic_result_T; // @[src/main/scala/coreGen/core/exu/Alu.scala 241:24]
  wire [31:0] _io_result_o_res_T_1 = {31'h0,cmp_result_res}; // @[src/main/scala/coreGen/core/exu/Alu.scala 95:19]
  wire [31:0] _GEN_7 = _adder_op_b_negate_T_1 | _adder_op_b_negate_T_2 | _adder_op_b_negate_T_3 | _adder_op_b_negate_T_4
     | _adder_op_b_negate_T_5 | _adder_op_b_negate_T_6 | _adder_op_b_negate_T_7 | _adder_op_b_negate_T_8 ?
    _io_result_o_res_T_1 : 32'h0; // @[src/main/scala/coreGen/core/exu/Alu.scala 84:15 95:13 83:23]
  wire [31:0] _GEN_8 = 6'h7 == io_operator_i | 6'h6 == io_operator_i | 6'h5 == io_operator_i ? shift_result : _GEN_7; // @[src/main/scala/coreGen/core/exu/Alu.scala 84:15 92:13]
  wire [31:0] _GEN_9 = 6'h0 == io_operator_i | _adder_op_b_negate_T ? adder_result : _GEN_8; // @[src/main/scala/coreGen/core/exu/Alu.scala 84:15 89:13]
  assign io_adder_result_o = io_adder_result_ext_o[32:1]; // @[src/main/scala/coreGen/core/exu/Alu.scala 160:40]
  assign io_adder_result_ext_o = ~io_addr_useincr_ex_i ? _io_adder_result_ext_o_T_1 : _io_adder_result_ext_o_T_5; // @[src/main/scala/coreGen/core/exu/Alu.scala 156:33]
  assign io_result_o = 6'h2 == io_operator_i | 6'h3 == io_operator_i | 6'h4 == io_operator_i ? bwlogic_result : _GEN_9; // @[src/main/scala/coreGen/core/exu/Alu.scala 84:15 86:13]
  assign io_comparison_result_o = _adder_op_b_negate_T_1 ? is_equal : _GEN_5; // @[src/main/scala/coreGen/core/exu/Alu.scala 59:15 61:13]
endmodule
module DIV_new(
  input         clk_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1333:20]
  input         rst_ni, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1334:20]
  input         clear_pipeline, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1336:28]
  input         div_initial, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1338:28]
  input  [1:0]  div_para, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1339:28]
  input  [31:0] div_rs0, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1340:28]
  input  [31:0] div_rs1, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1341:28]
  output        div_finished, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1344:28]
  output [31:0] div_data // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1345:28]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
`endif // RANDOMIZE_REG_INIT
  wire  _T_1 = ~rst_ni; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1359:39]
  reg  calc_flag; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1361:32]
  reg [1:0] calc_para; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1362:32]
  reg  calc_sign_xor; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1363:36]
  reg  calc_sign_rs0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1364:36]
  reg [31:0] calc_a; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1365:29]
  reg [31:0] calc_b; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1366:29]
  reg [31:0] calc_x; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1367:29]
  reg [5:0] calc_a_pos; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1368:33]
  reg [5:0] calc_b_pos; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1369:33]
  reg  write_flag; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1375:33]
  wire  _rs0_sign_T_1 = ~div_para[0]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1397:21]
  wire  rs0_sign = ~div_para[0] & div_rs0[31]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1397:34]
  wire  rs1_sign = _rs0_sign_T_1 & div_rs1[31]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1398:34]
  wire [31:0] _rs0_data_T = ~div_rs0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1399:36]
  wire [31:0] _rs0_data_T_2 = _rs0_data_T + 32'h1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1399:46]
  wire [31:0] rs0_data = rs0_sign ? _rs0_data_T_2 : div_rs0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1399:24]
  wire [31:0] _rs1_data_T = ~div_rs1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1400:36]
  wire [31:0] _rs1_data_T_2 = _rs1_data_T + 32'h1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1400:46]
  wire [31:0] rs1_data = rs1_sign ? _rs1_data_T_2 : div_rs1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1400:24]
  wire  _div_direct_T = div_rs1 == 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1402:33]
  wire  div_direct = div_rs1 == 32'h0 | rs0_data < rs1_data; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1402:42]
  wire  div_is_busy = calc_flag | write_flag & ~write_flag; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1403:34]
  wire  _div_ready_T = ~div_is_busy; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1404:22]
  wire  _calc_start_T_4 = ~clear_pipeline; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1406:66]
  wire  calc_start = div_initial & ~div_direct & _div_ready_T & ~clear_pipeline; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1406:64]
  wire  write_start = div_initial & div_direct & _div_ready_T & _calc_start_T_4; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1407:64]
  wire [32:0] low_add_in0 = {{1'd0}, calc_a}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1451:35 1465:21]
  wire [5:0] calc_ab_gap = calc_a_pos - calc_b_pos; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1462:35]
  wire [4:0] calc_ab_diff = calc_ab_gap[4:0]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1449:36 1463:22]
  wire [62:0] _GEN_1 = {{31'd0}, calc_b}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1466:32]
  wire [62:0] _low_add_in1_T = _GEN_1 << calc_ab_diff; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1466:32]
  wire [32:0] low_add_in1 = {{1'd0}, _low_add_in1_T[31:0]}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1452:35 1466:21]
  wire [32:0] low_add_out = low_add_in0 - low_add_in1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1467:36]
  wire  carry_bit = low_add_out[32]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1469:33]
  wire [62:0] _high_add_in1_T_1 = {{1'd0}, _low_add_in1_T[62:1]}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1472:50]
  wire [31:0] high_add_in1 = _high_add_in1_T_1[31:0]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1459:36 1472:22]
  wire [31:0] high_add_out = calc_a - high_add_in1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1473:38]
  wire [32:0] _calc_a_in_T = carry_bit ? {{1'd0}, high_add_out} : low_add_out; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1475:25]
  wire [31:0] calc_a_in = _calc_a_in_T[31:0]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1371:33 1475:19]
  wire  calc_over = calc_flag & calc_a_in < calc_b; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1479:32]
  wire  _GEN_0 = calc_over | clear_pipeline ? 1'h0 : calc_flag; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1411:49 1412:27 1361:32]
  wire  _T_3 = calc_start | write_start; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:25]
  wire [31:0] _calc_x_in_T = 32'h1 << calc_ab_diff; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1477:37]
  wire [31:0] _calc_x_in_T_1 = _calc_x_in_T >> carry_bit; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1477:54]
  wire [31:0] calc_x_in = calc_x | _calc_x_in_T_1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1477:29]
  wire [31:0] pos_a_in = calc_flag ? calc_a_in : rs0_data; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1433:24]
  wire [1:0] _GEN_13 = pos_a_in[2] ? 2'h2 : {{1'd0}, pos_a_in[1]}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [1:0] _GEN_14 = pos_a_in[3] ? 2'h3 : _GEN_13; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_15 = pos_a_in[4] ? 3'h4 : {{1'd0}, _GEN_14}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_16 = pos_a_in[5] ? 3'h5 : _GEN_15; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_17 = pos_a_in[6] ? 3'h6 : _GEN_16; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_18 = pos_a_in[7] ? 3'h7 : _GEN_17; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_19 = pos_a_in[8] ? 4'h8 : {{1'd0}, _GEN_18}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_20 = pos_a_in[9] ? 4'h9 : _GEN_19; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_21 = pos_a_in[10] ? 4'ha : _GEN_20; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_22 = pos_a_in[11] ? 4'hb : _GEN_21; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_23 = pos_a_in[12] ? 4'hc : _GEN_22; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_24 = pos_a_in[13] ? 4'hd : _GEN_23; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_25 = pos_a_in[14] ? 4'he : _GEN_24; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_26 = pos_a_in[15] ? 4'hf : _GEN_25; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_27 = pos_a_in[16] ? 5'h10 : {{1'd0}, _GEN_26}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_28 = pos_a_in[17] ? 5'h11 : _GEN_27; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_29 = pos_a_in[18] ? 5'h12 : _GEN_28; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_30 = pos_a_in[19] ? 5'h13 : _GEN_29; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_31 = pos_a_in[20] ? 5'h14 : _GEN_30; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_32 = pos_a_in[21] ? 5'h15 : _GEN_31; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_33 = pos_a_in[22] ? 5'h16 : _GEN_32; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_34 = pos_a_in[23] ? 5'h17 : _GEN_33; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_35 = pos_a_in[24] ? 5'h18 : _GEN_34; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_36 = pos_a_in[25] ? 5'h19 : _GEN_35; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_37 = pos_a_in[26] ? 5'h1a : _GEN_36; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_38 = pos_a_in[27] ? 5'h1b : _GEN_37; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_39 = pos_a_in[28] ? 5'h1c : _GEN_38; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_40 = pos_a_in[29] ? 5'h1d : _GEN_39; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_41 = pos_a_in[30] ? 5'h1e : _GEN_40; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_42 = pos_a_in[31] ? 5'h1f : _GEN_41; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [31:0] pos_b_in = calc_flag ? calc_b : rs1_data; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1436:24]
  wire [1:0] _GEN_45 = pos_b_in[2] ? 2'h2 : {{1'd0}, pos_b_in[1]}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [1:0] _GEN_46 = pos_b_in[3] ? 2'h3 : _GEN_45; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_47 = pos_b_in[4] ? 3'h4 : {{1'd0}, _GEN_46}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_48 = pos_b_in[5] ? 3'h5 : _GEN_47; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_49 = pos_b_in[6] ? 3'h6 : _GEN_48; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [2:0] _GEN_50 = pos_b_in[7] ? 3'h7 : _GEN_49; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_51 = pos_b_in[8] ? 4'h8 : {{1'd0}, _GEN_50}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_52 = pos_b_in[9] ? 4'h9 : _GEN_51; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_53 = pos_b_in[10] ? 4'ha : _GEN_52; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_54 = pos_b_in[11] ? 4'hb : _GEN_53; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_55 = pos_b_in[12] ? 4'hc : _GEN_54; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_56 = pos_b_in[13] ? 4'hd : _GEN_55; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_57 = pos_b_in[14] ? 4'he : _GEN_56; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [3:0] _GEN_58 = pos_b_in[15] ? 4'hf : _GEN_57; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_59 = pos_b_in[16] ? 5'h10 : {{1'd0}, _GEN_58}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_60 = pos_b_in[17] ? 5'h11 : _GEN_59; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_61 = pos_b_in[18] ? 5'h12 : _GEN_60; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_62 = pos_b_in[19] ? 5'h13 : _GEN_61; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_63 = pos_b_in[20] ? 5'h14 : _GEN_62; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_64 = pos_b_in[21] ? 5'h15 : _GEN_63; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_65 = pos_b_in[22] ? 5'h16 : _GEN_64; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_66 = pos_b_in[23] ? 5'h17 : _GEN_65; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_67 = pos_b_in[24] ? 5'h18 : _GEN_66; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_68 = pos_b_in[25] ? 5'h19 : _GEN_67; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_69 = pos_b_in[26] ? 5'h1a : _GEN_68; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_70 = pos_b_in[27] ? 5'h1b : _GEN_69; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_71 = pos_b_in[28] ? 5'h1c : _GEN_70; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_72 = pos_b_in[29] ? 5'h1d : _GEN_71; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_73 = pos_b_in[30] ? 5'h1e : _GEN_72; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [4:0] _GEN_74 = pos_b_in[31] ? 5'h1f : _GEN_73; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1352:18 1353:16]
  wire [5:0] pos_a_out_result = {{1'd0}, _GEN_42}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1349:22]
  wire [4:0] pos_a_out = pos_a_out_result[4:0]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1429:33 1434:19]
  wire [5:0] pos_b_out_result = {{1'd0}, _GEN_74}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1349:22]
  wire [4:0] pos_b_out = pos_b_out_result[4:0]; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1431:33 1437:19]
  wire  _GEN_79 = write_flag | clear_pipeline ? 1'h0 : write_flag; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1483:51 1484:28 1375:33]
  wire [31:0] _write_data_T = ~calc_x; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1489:82]
  wire [31:0] _write_data_T_2 = _write_data_T + 32'h1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1489:90]
  wire [31:0] _write_data_T_3 = calc_sign_xor ? _write_data_T_2 : calc_x; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1489:65]
  wire [31:0] _write_data_T_4 = ~calc_a; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1490:82]
  wire [31:0] _write_data_T_6 = _write_data_T_4 + 32'h1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1490:90]
  wire [31:0] _write_data_T_7 = calc_sign_rs0 ? _write_data_T_6 : calc_a; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1490:65]
  wire [31:0] _GEN_81 = 2'h2 == calc_para | 2'h3 == calc_para ? _write_data_T_7 : 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1377:28 1488:35 1490:59]
  wire [31:0] _GEN_82 = 2'h0 == calc_para | 2'h1 == calc_para ? _write_data_T_3 : _GEN_81; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1488:35 1489:59]
  assign div_finished = write_flag; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1497:22]
  assign div_data = write_flag ? _GEN_82 : 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1487:26 1493:28]
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1409:26]
      calc_flag <= 1'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1410:27]
    end else begin
      calc_flag <= calc_start | _GEN_0;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:40]
      calc_para <= 2'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1416:27]
    end else if (calc_start | write_start) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1362:32]
      calc_para <= div_para;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:40]
      calc_sign_xor <= 1'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1417:37]
    end else if (calc_start | write_start) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1363:36]
      if (_div_direct_T) begin
        calc_sign_xor <= 1'h0;
      end else begin
        calc_sign_xor <= rs0_sign ^ rs1_sign;
      end
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:40]
      calc_sign_rs0 <= 1'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1418:31]
    end else if (calc_start | write_start) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1364:36]
      calc_sign_rs0 <= rs0_sign;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:40]
      calc_a <= 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1399:24]
    end else if (calc_start | write_start) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1422:32]
      if (rs0_sign) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1423:24]
        calc_a <= _rs0_data_T_2;
      end else begin
        calc_a <= div_rs0;
      end
    end else if (calc_flag) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1365:29]
      calc_a <= calc_a_in;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:40]
      calc_b <= 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1400:24]
    end else if (calc_start | write_start) begin
      if (rs1_sign) begin
        calc_b <= _rs1_data_T_2;
      end else begin
        calc_b <= div_rs1;
      end
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1415:40]
      calc_x <= 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1421:30]
    end else if (calc_start | write_start) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1422:32]
      if (_div_direct_T) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1425:24]
        calc_x <= 32'hffffffff;
      end else begin
        calc_x <= 32'h0;
      end
    end else if (calc_flag) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1367:29]
      calc_x <= calc_x_in;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1439:41]
      calc_a_pos <= 6'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1440:16]
    end else if (_T_3) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1442:31]
      calc_a_pos <= {{1'd0}, pos_a_out}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1443:28]
    end else if (calc_flag) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1368:33]
      calc_a_pos <= {{1'd0}, pos_a_out};
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1439:41]
      calc_b_pos <= 6'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1441:16]
    end else if (_T_3) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1442:31]
      calc_b_pos <= {{1'd0}, pos_b_out}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1444:28]
    end else if (calc_flag) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1369:33]
      calc_b_pos <= {{1'd0}, pos_b_out};
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1481:40]
      write_flag <= 1'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1482:28]
    end else begin
      write_flag <= write_start | calc_over | _GEN_79;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  calc_flag = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  calc_para = _RAND_1[1:0];
  _RAND_2 = {1{`RANDOM}};
  calc_sign_xor = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  calc_sign_rs0 = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  calc_a = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  calc_b = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  calc_x = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  calc_a_pos = _RAND_7[5:0];
  _RAND_8 = {1{`RANDOM}};
  calc_b_pos = _RAND_8[5:0];
  _RAND_9 = {1{`RANDOM}};
  write_flag = _RAND_9[0:0];
`endif // RANDOMIZE_REG_INIT
  if (_T_1) begin
    calc_flag = 1'h0;
  end
  if (_T_1) begin
    calc_para = 2'h0;
  end
  if (_T_1) begin
    calc_sign_xor = 1'h0;
  end
  if (_T_1) begin
    calc_sign_rs0 = 1'h0;
  end
  if (_T_1) begin
    calc_a = 32'h0;
  end
  if (_T_1) begin
    calc_b = 32'h0;
  end
  if (_T_1) begin
    calc_x = 32'h0;
  end
  if (_T_1) begin
    calc_a_pos = 6'h0;
  end
  if (_T_1) begin
    calc_b_pos = 6'h0;
  end
  if (_T_1) begin
    write_flag = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule

module Latch #(
  parameter dataW = 32
)(
   input en,
   input [dataW-1:0] din,
   output [dataW-1:0] dout
);

reg [dataW-1:0] latch;

always @* begin
    if (en) begin
      latch = din;
    end
end

assign dout = latch;

endmodule
module div(
  input         clk_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1050:29]
  input         rst_ni, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1051:29]
  input         instr_new_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1052:29]
  input         div_en_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1053:29]
  input  [1:0]  operator_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1054:29]
  input  [1:0]  signed_mode_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1055:29]
  input  [31:0] op_a_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1056:29]
  input  [31:0] op_b_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1057:29]
  input         div_ready_id_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1058:29]
  output [31:0] div_result_o, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1060:29]
  output        valid_o // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1061:29]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  wire  DIV_new_i_clk_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire  DIV_new_i_rst_ni; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire  DIV_new_i_clear_pipeline; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire  DIV_new_i_div_initial; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire [1:0] DIV_new_i_div_para; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire [31:0] DIV_new_i_div_rs0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire [31:0] DIV_new_i_div_rs1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire  DIV_new_i_div_finished; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire [31:0] DIV_new_i_div_data; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
  wire  _T_1 = ~rst_ni; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1063:38]
  reg  div_ready_id_q; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1068:31]
  wire  div_ready_id = div_ready_id_q & div_ready_id_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1072:34]
  wire  _T_3 = 2'h2 == operator_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1078:26]
  wire  _T_4 = 2'h3 == operator_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1078:26]
  wire [1:0] _GEN_0 = 2'h3 == operator_i ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1078:26 1067:27 1080:35]
  wire [1:0] _GEN_1 = 2'h2 == operator_i ? 2'h1 : _GEN_0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1078:26 1079:35]
  wire [1:0] _GEN_2 = _T_4 ? 2'h2 : 2'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1082:26 1067:27 1084:35]
  wire [1:0] _GEN_3 = _T_3 ? 2'h0 : _GEN_2; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1082:26 1083:35]
  wire [1:0] _GEN_4 = 2'h3 == signed_mode_i ? _GEN_3 : 2'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1076:25 1067:27]
  DIV_new DIV_new_i ( // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1087:25]
    .clk_i(DIV_new_i_clk_i),
    .rst_ni(DIV_new_i_rst_ni),
    .clear_pipeline(DIV_new_i_clear_pipeline),
    .div_initial(DIV_new_i_div_initial),
    .div_para(DIV_new_i_div_para),
    .div_rs0(DIV_new_i_div_rs0),
    .div_rs1(DIV_new_i_div_rs1),
    .div_finished(DIV_new_i_div_finished),
    .div_data(DIV_new_i_div_data)
  );
  assign div_result_o = DIV_new_i_div_data; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1097:29]
  assign valid_o = DIV_new_i_div_finished; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1096:29]
  assign DIV_new_i_clk_i = clk_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1088:32]
  assign DIV_new_i_rst_ni = rst_ni; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1089:32]
  assign DIV_new_i_clear_pipeline = ~div_ready_id_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1090:35]
  assign DIV_new_i_div_initial = (instr_new_i | div_ready_id) & div_en_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1074:45]
  assign DIV_new_i_div_para = 2'h0 == signed_mode_i ? _GEN_1 : _GEN_4; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1076:25]
  assign DIV_new_i_div_rs0 = op_a_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1093:32]
  assign DIV_new_i_div_rs1 = op_b_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1094:32]
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 1071:21]
      div_ready_id_q <= 1'h0;
    end else begin
      div_ready_id_q <= ~div_ready_id_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  div_ready_id_q = _RAND_0[0:0];
`endif // RANDOMIZE_REG_INIT
  if (_T_1) begin
    div_ready_id_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module chiselmult_fast_DM(
  input         io_mult_en_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
  input  [1:0]  io_operator_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
  input  [1:0]  io_signed_mode_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
  input  [31:0] io_op_a_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
  input  [31:0] io_op_b_i, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
  output [31:0] io_mult_result_o, // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
  output        io_valid_o // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 323:14]
);
  wire [32:0] _input_a_T = {1'h0,io_op_a_i}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 331:17]
  wire [32:0] _input_b_T = {1'h0,io_op_b_i}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 332:17]
  wire [32:0] _input_a_T_3 = {io_op_a_i[31],io_op_a_i}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 339:21]
  wire [32:0] _input_b_T_4 = {io_op_b_i[31],io_op_b_i}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 344:21]
  wire [32:0] _GEN_0 = 2'h3 == io_signed_mode_i ? _input_a_T_3 : _input_a_T; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 331:11 333:28 347:15]
  wire [32:0] _GEN_1 = 2'h3 == io_signed_mode_i ? _input_b_T_4 : _input_b_T; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 332:11 333:28 348:15]
  wire [32:0] _GEN_2 = 2'h2 == io_signed_mode_i ? _input_a_T : _GEN_0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 333:28 343:15]
  wire [32:0] _GEN_3 = 2'h2 == io_signed_mode_i ? _input_b_T_4 : _GEN_1; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 333:28 344:15]
  wire [32:0] _GEN_4 = 2'h1 == io_signed_mode_i ? _input_a_T_3 : _GEN_2; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 333:28 339:15]
  wire [32:0] _GEN_5 = 2'h1 == io_signed_mode_i ? _input_b_T : _GEN_3; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 333:28 340:15]
  wire [32:0] input_a = 2'h0 == io_signed_mode_i ? _input_a_T : _GEN_4; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 333:28 335:15]
  wire [32:0] input_b = 2'h0 == io_signed_mode_i ? _input_b_T : _GEN_5; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 333:28 336:15]
  wire [65:0] data_product = input_a * input_b; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 359:27]
  wire  _T_8 = 2'h0 == io_operator_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 363:26]
  wire [31:0] _io_mult_result_o_T_2 = {data_product[65],data_product[30:0]}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 365:32]
  wire  _T_9 = 2'h1 == io_operator_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 363:26]
  wire [31:0] _io_mult_result_o_T_5 = {data_product[65],data_product[62:32]}; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 368:32]
  wire [31:0] _GEN_8 = 2'h1 == io_operator_i ? _io_mult_result_o_T_5 : 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 361:20 363:26 368:26]
  wire [31:0] _GEN_9 = 2'h0 == io_operator_i ? _io_mult_result_o_T_2 : _GEN_8; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 363:26 365:26]
  wire [31:0] _GEN_10 = _T_9 ? data_product[63:32] : 32'h0; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 361:20 372:26 377:26]
  wire [31:0] _GEN_11 = _T_8 ? data_product[31:0] : _GEN_10; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 372:26 374:26]
  assign io_mult_result_o = |io_signed_mode_i ? _GEN_9 : _GEN_11; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 362:29]
  assign io_valid_o = io_mult_en_i; // @[src/main/scala/coreGen/core/exu/muldiv_new.scala 391:14]
endmodule
module exu(
  input         clock,
  input         reset,
  input         io_useincr_addr_ex_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_instr_new_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [5:0]  io_alu_operator_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [31:0] io_alu_operand_a_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [31:0] io_alu_operand_b_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_alu_instr_first_cycle_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [31:0] io_bt_a_operand_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [31:0] io_bt_b_operand_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [1:0]  io_multdiv_operator_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_mult_en_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_div_en_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_mult_sel_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_div_sel_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [1:0]  io_multdiv_signed_mode_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [31:0] io_multdiv_operand_a_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input  [31:0] io_multdiv_operand_b_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  input         io_multdiv_ready_id_i, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  output [31:0] io_alu_adder_result_ex_o, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  output [31:0] io_result_ex_o, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  output [31:0] io_branch_target_o, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  output        io_branch_decision_o, // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
  output        io_ex_valid_o // @[src/main/scala/coreGen/core/exu/exu.scala 17:14]
);
  wire  alu_i_io_addr_useincr_ex_i; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire [5:0] alu_i_io_operator_i; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire [31:0] alu_i_io_operand_a_i; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire [31:0] alu_i_io_operand_b_i; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire  alu_i_io_instr_first_cycle_i; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire  alu_i_io_multdiv_sel_i; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire [31:0] alu_i_io_adder_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire [33:0] alu_i_io_adder_result_ext_o; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire [31:0] alu_i_io_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire  alu_i_io_comparison_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
  wire  div_i_clk_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire  div_i_rst_ni; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire  div_i_instr_new_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire  div_i_div_en_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire [1:0] div_i_operator_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire [1:0] div_i_signed_mode_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire [31:0] div_i_op_a_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire [31:0] div_i_op_b_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire  div_i_div_ready_id_i; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire [31:0] div_i_div_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire  div_i_valid_o; // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
  wire  mult_i_io_mult_en_i; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire [1:0] mult_i_io_operator_i; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire [1:0] mult_i_io_signed_mode_i; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire [31:0] mult_i_io_op_a_i; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire [31:0] mult_i_io_op_b_i; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire [31:0] mult_i_io_mult_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire  mult_i_io_valid_o; // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
  wire  multdiv_sel = io_mult_sel_i | io_div_sel_i; // @[src/main/scala/coreGen/core/exu/exu.scala 37:34]
  wire [31:0] div_result = div_i_div_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 109:30 94:30]
  wire [31:0] mult_result = mult_i_io_mult_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 95:31 124:37]
  wire [31:0] _multdiv_result_T = io_mult_en_i ? mult_result : 32'h0; // @[src/main/scala/coreGen/core/exu/exu.scala 126:55]
  wire [31:0] multdiv_result = io_div_en_i ? div_result : _multdiv_result_T; // @[src/main/scala/coreGen/core/exu/exu.scala 126:26]
  wire [31:0] alu_result = alu_i_io_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 19:24 88:32]
  wire [31:0] _bt_alu_result_T_1 = io_bt_a_operand_i + io_bt_b_operand_i; // @[src/main/scala/coreGen/core/exu/exu.scala 59:40]
  wire [32:0] bt_alu_result = {{1'd0}, _bt_alu_result_T_1}; // @[src/main/scala/coreGen/core/exu/exu.scala 56:29 59:19]
  wire  mult_valid = mult_i_io_valid_o; // @[src/main/scala/coreGen/core/exu/exu.scala 97:26 119:37]
  wire  div_valid = div_i_valid_o; // @[src/main/scala/coreGen/core/exu/exu.scala 96:25 110:30]
  wire  multdiv_valid = io_div_en_i ? div_valid : io_mult_en_i & mult_valid; // @[src/main/scala/coreGen/core/exu/exu.scala 127:25]
  Alu alu_i ( // @[src/main/scala/coreGen/core/exu/exu.scala 73:21]
    .io_addr_useincr_ex_i(alu_i_io_addr_useincr_ex_i),
    .io_operator_i(alu_i_io_operator_i),
    .io_operand_a_i(alu_i_io_operand_a_i),
    .io_operand_b_i(alu_i_io_operand_b_i),
    .io_instr_first_cycle_i(alu_i_io_instr_first_cycle_i),
    .io_multdiv_sel_i(alu_i_io_multdiv_sel_i),
    .io_adder_result_o(alu_i_io_adder_result_o),
    .io_adder_result_ext_o(alu_i_io_adder_result_ext_o),
    .io_result_o(alu_i_io_result_o),
    .io_comparison_result_o(alu_i_io_comparison_result_o)
  );
  div div_i ( // @[src/main/scala/coreGen/core/exu/exu.scala 99:23]
    .clk_i(div_i_clk_i),
    .rst_ni(div_i_rst_ni),
    .instr_new_i(div_i_instr_new_i),
    .div_en_i(div_i_div_en_i),
    .operator_i(div_i_operator_i),
    .signed_mode_i(div_i_signed_mode_i),
    .op_a_i(div_i_op_a_i),
    .op_b_i(div_i_op_b_i),
    .div_ready_id_i(div_i_div_ready_id_i),
    .div_result_o(div_i_div_result_o),
    .valid_o(div_i_valid_o)
  );
  chiselmult_fast_DM mult_i ( // @[src/main/scala/coreGen/core/exu/exu.scala 113:24]
    .io_mult_en_i(mult_i_io_mult_en_i),
    .io_operator_i(mult_i_io_operator_i),
    .io_signed_mode_i(mult_i_io_signed_mode_i),
    .io_op_a_i(mult_i_io_op_a_i),
    .io_op_b_i(mult_i_io_op_b_i),
    .io_mult_result_o(mult_i_io_mult_result_o),
    .io_valid_o(mult_i_io_valid_o)
  );
  assign io_alu_adder_result_ex_o = alu_i_io_adder_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 86:32]
  assign io_result_ex_o = multdiv_sel ? multdiv_result : alu_result; // @[src/main/scala/coreGen/core/exu/exu.scala 51:24]
  assign io_branch_target_o = bt_alu_result[31:0]; // @[src/main/scala/coreGen/core/exu/exu.scala 62:40]
  assign io_branch_decision_o = alu_i_io_comparison_result_o; // @[src/main/scala/coreGen/core/exu/exu.scala 25:28 89:32]
  assign io_ex_valid_o = multdiv_sel ? multdiv_valid : 1'h1; // @[src/main/scala/coreGen/core/exu/exu.scala 194:23]
  assign alu_i_io_addr_useincr_ex_i = io_useincr_addr_ex_i; // @[src/main/scala/coreGen/core/exu/exu.scala 75:41]
  assign alu_i_io_operator_i = io_alu_operator_i; // @[src/main/scala/coreGen/core/exu/exu.scala 79:32]
  assign alu_i_io_operand_a_i = io_alu_operand_a_i; // @[src/main/scala/coreGen/core/exu/exu.scala 80:32]
  assign alu_i_io_operand_b_i = io_alu_operand_b_i; // @[src/main/scala/coreGen/core/exu/exu.scala 81:32]
  assign alu_i_io_instr_first_cycle_i = io_alu_instr_first_cycle_i; // @[src/main/scala/coreGen/core/exu/exu.scala 82:32]
  assign alu_i_io_multdiv_sel_i = io_mult_sel_i | io_div_sel_i; // @[src/main/scala/coreGen/core/exu/exu.scala 37:34]
  assign div_i_clk_i = clock; // @[src/main/scala/coreGen/core/exu/exu.scala 100:30]
  assign div_i_rst_ni = reset; // @[src/main/scala/coreGen/core/exu/exu.scala 101:30]
  assign div_i_instr_new_i = io_instr_new_i; // @[src/main/scala/coreGen/core/exu/exu.scala 102:30]
  assign div_i_div_en_i = io_div_en_i; // @[src/main/scala/coreGen/core/exu/exu.scala 104:30]
  assign div_i_operator_i = io_multdiv_operator_i; // @[src/main/scala/coreGen/core/exu/exu.scala 103:30]
  assign div_i_signed_mode_i = io_multdiv_signed_mode_i; // @[src/main/scala/coreGen/core/exu/exu.scala 105:30]
  assign div_i_op_a_i = io_multdiv_operand_a_i; // @[src/main/scala/coreGen/core/exu/exu.scala 106:30]
  assign div_i_op_b_i = io_multdiv_operand_b_i; // @[src/main/scala/coreGen/core/exu/exu.scala 107:30]
  assign div_i_div_ready_id_i = io_multdiv_ready_id_i; // @[src/main/scala/coreGen/core/exu/exu.scala 108:30]
  assign mult_i_io_mult_en_i = io_mult_en_i; // @[src/main/scala/coreGen/core/exu/exu.scala 114:37]
  assign mult_i_io_operator_i = io_multdiv_operator_i; // @[src/main/scala/coreGen/core/exu/exu.scala 115:37]
  assign mult_i_io_signed_mode_i = io_multdiv_signed_mode_i; // @[src/main/scala/coreGen/core/exu/exu.scala 116:37]
  assign mult_i_io_op_a_i = io_multdiv_operand_a_i; // @[src/main/scala/coreGen/core/exu/exu.scala 117:37]
  assign mult_i_io_op_b_i = io_multdiv_operand_b_i; // @[src/main/scala/coreGen/core/exu/exu.scala 118:37]
endmodule
module lsu(
  input         clk_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 13:31]
  input         rst_ni, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 14:31]
  output        data_req_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 16:31]
  input         data_gnt_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 17:31]
  input         data_rvalid_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 18:31]
  input         data_err_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 19:31]
  output [31:0] data_addr_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 22:31]
  output        data_we_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 23:31]
  output [3:0]  data_be_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 24:31]
  output [31:0] data_wdata_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 25:31]
  input  [31:0] data_rdata_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 26:31]
  input         lsu_we_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 29:31]
  input  [1:0]  lsu_type_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 30:31]
  input  [31:0] lsu_wdata_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 31:31]
  input         lsu_sign_ext_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 32:31]
  output [31:0] lsu_rdata_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 34:31]
  output        lsu_rdata_valid_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 35:31]
  input         lsu_req_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 36:31]
  input  [31:0] adder_result_ex_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 38:31]
  output        addr_incr_req_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 39:31]
  output [31:0] addr_last_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 41:31]
  output        lsu_req_done_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 42:31]
  output        lsu_resp_valid_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 44:31]
  input         ready_wb_i, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 47:31]
  output        misalign_first_mask_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 48:35]
  output        load_err_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 51:31]
  output        store_err_o, // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 52:31]
  output        busy_o // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 54:31]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
`endif // RANDOMIZE_REG_INIT
  wire  _T_1 = ~rst_ni; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 59:39]
  wire [1:0] data_offset = adder_result_ex_i[1:0]; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 63:32]
  reg  handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 66:38]
  reg  lsu_err_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 72:38]
  reg [2:0] misresp_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 78:38]
  wire [2:0] misresp_d = {1'h0,misresp_q[2:1]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 80:36]
  reg [3:0] ls_fsm_cs; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 216:38]
  wire  _T_36 = ~ready_wb_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 236:26]
  wire  _split_misaligned_access_T_5 = lsu_type_i == 2'h1 & data_offset == 2'h3; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 198:62]
  wire  split_misaligned_access = lsu_type_i == 2'h0 & data_offset != 2'h0 | _split_misaligned_access_T_5; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 197:93]
  wire [1:0] _misresp_en_T = split_misaligned_access ? 2'h2 : 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 239:43]
  wire [1:0] _misresp_en_T_1 = split_misaligned_access ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 243:43]
  wire [1:0] _GEN_40 = ~ready_wb_i ? _misresp_en_T : _misresp_en_T_1; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 236:38 239:37 243:37]
  wire [1:0] _GEN_48 = data_gnt_i ? _GEN_40 : _GEN_40; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 233:17]
  wire [1:0] _GEN_58 = lsu_req_i ? _GEN_48 : 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 213:25]
  wire [1:0] _GEN_68 = data_gnt_i ? 2'h2 : 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 213:25 292:35 295:33]
  wire [1:0] _GEN_74 = data_rvalid_i ? 2'h0 : _GEN_68; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 213:25 283:32]
  wire [1:0] _GEN_154 = 4'h6 == ls_fsm_cs ? _GEN_74 : 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 213:25 219:5]
  wire [1:0] _GEN_162 = 4'h5 == ls_fsm_cs ? 2'h0 : _GEN_154; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire [1:0] misresp_en = 4'h0 == ls_fsm_cs ? _GEN_58 : _GEN_162; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _T_7 = ~handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 95:18]
  wire  _T_8 = 2'h0 == data_offset; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17]
  wire  _T_9 = 2'h1 == data_offset; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17]
  wire  _T_10 = 2'h2 == data_offset; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17]
  wire  _T_11 = 2'h3 == data_offset; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17]
  wire [3:0] _GEN_3 = 2'h3 == data_offset ? 4'h8 : 4'hf; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17 102:44 90:27]
  wire [3:0] _GEN_4 = 2'h2 == data_offset ? 4'hc : _GEN_3; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17 101:44]
  wire [3:0] _GEN_5 = 2'h1 == data_offset ? 4'he : _GEN_4; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17 100:44]
  wire [3:0] _GEN_6 = 2'h0 == data_offset ? 4'hf : _GEN_5; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 98:17 99:44]
  wire [3:0] _GEN_7 = _T_11 ? 4'h7 : 4'hf; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 107:17 111:44 90:27]
  wire [3:0] _GEN_8 = _T_10 ? 4'h3 : _GEN_7; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 107:17 110:44]
  wire [3:0] _GEN_9 = _T_9 ? 4'h1 : _GEN_8; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 107:17 109:44]
  wire [3:0] _GEN_10 = _T_8 ? 4'h0 : _GEN_9; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 107:17 108:44]
  wire [3:0] _GEN_11 = _T_7 ? _GEN_6 : _GEN_10; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 96:13]
  wire [3:0] _GEN_14 = _T_9 ? 4'h6 : _GEN_4; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 121:16 123:43]
  wire [3:0] _GEN_15 = _T_8 ? 4'h3 : _GEN_14; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 121:16 122:43]
  wire [3:0] _GEN_16 = _T_7 ? _GEN_15 : 4'h1; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 119:12 129:25]
  wire [3:0] _GEN_18 = _T_10 ? 4'h4 : _GEN_3; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 136:13 139:39]
  wire [3:0] _GEN_19 = _T_9 ? 4'h2 : _GEN_18; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 136:13 138:39]
  wire [3:0] _GEN_20 = _T_8 ? 4'h1 : _GEN_19; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 136:13 137:39]
  wire [3:0] _GEN_21 = 2'h2 == lsu_type_i ? _GEN_20 : 4'hf; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 90:27 92:5]
  wire [3:0] _GEN_22 = 2'h1 == lsu_type_i ? _GEN_16 : _GEN_21; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 92:5]
  wire [31:0] _data_wdata_T_4 = {lsu_wdata_i[7:0],lsu_wdata_i[31:8]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 149:60]
  wire [31:0] _data_wdata_T_7 = {lsu_wdata_i[23:0],lsu_wdata_i[31:24]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 149:100]
  wire [31:0] _data_wdata_T_8 = data_offset[1] ? _data_wdata_T_4 : _data_wdata_T_7; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 149:41]
  wire [31:0] _data_wdata_T_12 = {lsu_wdata_i[15:0],lsu_wdata_i[31:16]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 150:47]
  wire [31:0] _data_wdata_T_13 = data_offset[1] ? _data_wdata_T_12 : lsu_wdata_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 150:28]
  reg  data_we_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 161:36]
  wire  _rdata_update_T = ~data_we_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 353:33]
  wire  _GEN_85 = data_rvalid_i & ~data_we_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 347:52 353:30 153:35]
  wire  _GEN_112 = 4'h3 == ls_fsm_cs ? 1'h0 : 4'h4 == ls_fsm_cs & _GEN_85; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  wire  _GEN_118 = 4'h2 == ls_fsm_cs ? _GEN_85 : _GEN_112; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_130 = 4'h1 == ls_fsm_cs ? 1'h0 : _GEN_118; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  wire  _GEN_139 = 4'h7 == ls_fsm_cs ? 1'h0 : _GEN_130; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  wire  _GEN_148 = 4'h8 == ls_fsm_cs ? 1'h0 : _GEN_139; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  wire  _GEN_158 = 4'h6 == ls_fsm_cs ? 1'h0 : _GEN_148; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  wire  _GEN_168 = 4'h5 == ls_fsm_cs ? 1'h0 : _GEN_158; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  wire  rdata_update = 4'h0 == ls_fsm_cs ? 1'h0 : _GEN_168; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 153:35 219:5]
  reg [23:0] rdata_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 154:36]
  wire  _GEN_38 = ~ready_wb_i ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 236:38 237:37 241:37]
  wire  _GEN_46 = data_gnt_i & _GEN_38; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 233:17]
  wire  _GEN_56 = lsu_req_i & _GEN_46; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 209:25]
  wire  _GEN_63 = data_rvalid_i & data_gnt_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 264:32]
  wire  _GEN_121 = 4'h2 == ls_fsm_cs ? 1'h0 : 4'h3 == ls_fsm_cs & data_gnt_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 209:25 219:5]
  wire  _GEN_125 = 4'h1 == ls_fsm_cs ? data_gnt_i : _GEN_121; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_131 = 4'h7 == ls_fsm_cs ? data_rvalid_i : _GEN_125; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_140 = 4'h8 == ls_fsm_cs ? data_rvalid_i : _GEN_131; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_151 = 4'h6 == ls_fsm_cs ? _GEN_63 : _GEN_140; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_161 = 4'h5 == ls_fsm_cs ? _GEN_63 : _GEN_151; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  ctrl_update = 4'h0 == ls_fsm_cs ? _GEN_56 : _GEN_161; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  reg [1:0] rdata_offset_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 158:36]
  reg [1:0] data_type_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 159:36]
  reg  data_sign_ext_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 160:36]
  wire  _GEN_54 = lsu_req_i & data_gnt_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 164:35]
  wire  _addr_update_T_1 = ~data_err_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 357:45]
  wire  _GEN_87 = data_rvalid_i & (data_gnt_i & ~data_err_i); // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 347:52 357:29 164:35]
  wire  _GEN_89 = data_gnt_i & ~lsu_err_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 164:35 374:50 376:37]
  wire  _GEN_95 = data_rvalid_i & _addr_update_T_1; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 391:34 397:33 164:35]
  wire  _GEN_102 = 4'h4 == ls_fsm_cs & _GEN_95; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 164:35 219:5]
  wire  _GEN_107 = 4'h3 == ls_fsm_cs ? _GEN_89 : _GEN_102; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_119 = 4'h2 == ls_fsm_cs ? _GEN_87 : _GEN_107; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_124 = 4'h1 == ls_fsm_cs ? data_gnt_i : _GEN_119; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_134 = 4'h7 == ls_fsm_cs ? 1'h0 : _GEN_124; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 164:35 219:5]
  wire  _GEN_144 = 4'h8 == ls_fsm_cs ? 1'h0 : _GEN_134; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 164:35 219:5]
  wire  _GEN_153 = 4'h6 == ls_fsm_cs ? data_gnt_i : _GEN_144; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_164 = 4'h5 == ls_fsm_cs ? 1'h0 : _GEN_153; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 164:35 219:5]
  wire  addr_update = 4'h0 == ls_fsm_cs ? _GEN_54 : _GEN_164; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  reg [31:0] addr_last_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 165:36]
  wire [31:0] _rdata_w_ext_T_4 = {data_rdata_i[23:0],rdata_q[23:16]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 169:67]
  wire [31:0] _rdata_w_ext_T_7 = {data_rdata_i[7:0],rdata_q}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 169:106]
  wire [31:0] _rdata_w_ext_T_8 = rdata_offset_q[1] ? _rdata_w_ext_T_4 : _rdata_w_ext_T_7; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 169:45]
  wire [31:0] _rdata_w_ext_T_12 = {data_rdata_i[15:0],rdata_q[23:8]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 170:50]
  wire [31:0] _rdata_w_ext_T_13 = rdata_offset_q[1] ? _rdata_w_ext_T_12 : data_rdata_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 170:28]
  wire [31:0] rdata_w_ext = rdata_offset_q[0] ? _rdata_w_ext_T_8 : _rdata_w_ext_T_13; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 169:23]
  wire [31:0] _rdata_h_ext_T_2 = {16'h0,data_rdata_i[15:0]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 173:35]
  wire  _T_27 = 2'h0 == rdata_offset_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5]
  wire  _rdata_h_ext_T_4 = data_sign_ext_q & data_rdata_i[15]; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 177:70]
  wire [15:0] _rdata_h_ext_T_6 = data_sign_ext_q & data_rdata_i[15] ? 16'hffff : 16'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 177:50]
  wire [31:0] _rdata_h_ext_T_8 = {_rdata_h_ext_T_6,data_rdata_i[15:0]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 177:45]
  wire  _T_28 = 2'h1 == rdata_offset_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5]
  wire  _rdata_h_ext_T_10 = data_sign_ext_q & data_rdata_i[23]; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 178:70]
  wire [15:0] _rdata_h_ext_T_12 = data_sign_ext_q & data_rdata_i[23] ? 16'hffff : 16'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 178:50]
  wire [31:0] _rdata_h_ext_T_14 = {_rdata_h_ext_T_12,data_rdata_i[23:8]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 178:45]
  wire  _T_29 = 2'h2 == rdata_offset_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5]
  wire  _rdata_h_ext_T_16 = data_sign_ext_q & data_rdata_i[31]; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 179:70]
  wire [15:0] _rdata_h_ext_T_18 = data_sign_ext_q & data_rdata_i[31] ? 16'hffff : 16'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 179:50]
  wire [31:0] _rdata_h_ext_T_20 = {_rdata_h_ext_T_18,data_rdata_i[31:16]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 179:45]
  wire  _T_30 = 2'h3 == rdata_offset_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5]
  wire  _rdata_h_ext_T_22 = data_sign_ext_q & data_rdata_i[7]; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 180:70]
  wire [15:0] _rdata_h_ext_T_24 = data_sign_ext_q & data_rdata_i[7] ? 16'hffff : 16'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 180:50]
  wire [31:0] _rdata_h_ext_T_27 = {_rdata_h_ext_T_24,data_rdata_i[7:0],rdata_q[23:16]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 180:45]
  wire [31:0] _GEN_30 = 2'h3 == rdata_offset_q ? _rdata_h_ext_T_27 : _rdata_h_ext_T_2; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 173:31 176:5 180:39]
  wire [31:0] _GEN_31 = 2'h2 == rdata_offset_q ? _rdata_h_ext_T_20 : _GEN_30; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5 179:39]
  wire [31:0] _GEN_32 = 2'h1 == rdata_offset_q ? _rdata_h_ext_T_14 : _GEN_31; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5 178:39]
  wire [31:0] rdata_h_ext = 2'h0 == rdata_offset_q ? _rdata_h_ext_T_8 : _GEN_32; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 176:5 177:39]
  wire [31:0] _rdata_b_ext_T_2 = {24'h0,data_rdata_i[7:0]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 183:35]
  wire [23:0] _rdata_b_ext_T_6 = _rdata_h_ext_T_22 ? 24'hffffff : 24'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 187:50]
  wire [31:0] _rdata_b_ext_T_8 = {_rdata_b_ext_T_6,data_rdata_i[7:0]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 187:45]
  wire [23:0] _rdata_b_ext_T_12 = _rdata_h_ext_T_4 ? 24'hffffff : 24'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 188:50]
  wire [31:0] _rdata_b_ext_T_14 = {_rdata_b_ext_T_12,data_rdata_i[15:8]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 188:45]
  wire [23:0] _rdata_b_ext_T_18 = _rdata_h_ext_T_10 ? 24'hffffff : 24'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 189:50]
  wire [31:0] _rdata_b_ext_T_20 = {_rdata_b_ext_T_18,data_rdata_i[23:16]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 189:45]
  wire [23:0] _rdata_b_ext_T_24 = _rdata_h_ext_T_16 ? 24'hffffff : 24'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 190:50]
  wire [31:0] _rdata_b_ext_T_26 = {_rdata_b_ext_T_24,data_rdata_i[31:24]}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 190:45]
  wire [31:0] _GEN_34 = _T_30 ? _rdata_b_ext_T_26 : _rdata_b_ext_T_2; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 183:31 186:5 190:39]
  wire [31:0] _GEN_35 = _T_29 ? _rdata_b_ext_T_20 : _GEN_34; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 186:5 189:39]
  wire [31:0] _GEN_36 = _T_28 ? _rdata_b_ext_T_14 : _GEN_35; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 186:5 188:39]
  wire [31:0] rdata_b_ext = _T_27 ? _rdata_b_ext_T_8 : _GEN_36; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 186:5 187:39]
  wire [31:0] _data_rdata_ext_T_2 = data_type_q[0] ? rdata_h_ext : rdata_w_ext; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 195:32]
  wire [3:0] _ls_fsm_ns_T = split_misaligned_access ? 4'h8 : 4'h7; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 238:43]
  wire [3:0] _ls_fsm_ns_T_1 = split_misaligned_access ? 4'h2 : 4'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 242:43]
  wire [3:0] _ls_fsm_ns_T_2 = split_misaligned_access ? 4'h6 : 4'h5; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 250:43]
  wire [3:0] _ls_fsm_ns_T_3 = split_misaligned_access ? 4'h1 : 4'h3; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 254:43]
  wire  _GEN_45 = data_gnt_i ? split_misaligned_access : handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 233:17 206:25 235:41]
  wire  _GEN_55 = lsu_req_i ? _GEN_45 : handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 206:25]
  wire  _GEN_66 = data_gnt_i | handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 206:25 284:33 286:41]
  wire [3:0] _GEN_67 = data_gnt_i ? 4'h2 : 4'h1; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 284:33 288:33 290:33]
  wire [3:0] _GEN_69 = data_gnt_i ? 4'h8 : 4'h6; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 282:23 292:35 296:33]
  wire [3:0] _GEN_76 = data_rvalid_i ? 4'h2 : 4'h8; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 302:32 305:27 309:27]
  wire [3:0] _GEN_77 = data_rvalid_i ? 4'h0 : 4'h7; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 315:32 317:27 320:27]
  wire [3:0] _ls_fsm_ns_T_7 = data_gnt_i ? 4'h0 : 4'h3; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 355:33]
  wire [3:0] _GEN_81 = data_gnt_i ? 4'h4 : 4'h2; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 362:17 345:23 363:31]
  wire  _GEN_82 = data_gnt_i ? 1'h0 : handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 362:17 206:25 364:41]
  wire  _GEN_84 = data_rvalid_i ? data_err_i : lsu_err_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 208:15 347:52 351:27]
  wire [3:0] _GEN_86 = data_rvalid_i ? _ls_fsm_ns_T_7 : _GEN_81; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 347:52 355:27]
  wire  _GEN_88 = data_rvalid_i ? ~data_gnt_i : _GEN_82; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 347:52 359:37]
  wire [3:0] _GEN_97 = data_rvalid_i ? 4'h0 : 4'h4; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 389:23 391:34 401:29]
  wire [3:0] _GEN_99 = 4'h4 == ls_fsm_cs ? _GEN_97 : 4'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 201:35 219:5]
  wire  _GEN_101 = 4'h4 == ls_fsm_cs ? _GEN_84 : lsu_err_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 208:15 219:5]
  wire  _GEN_104 = 4'h3 == ls_fsm_cs & handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5 371:29]
  wire [3:0] _GEN_106 = 4'h3 == ls_fsm_cs ? _ls_fsm_ns_T_7 : _GEN_99; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_108 = 4'h3 == ls_fsm_cs ? _GEN_82 : handle_misaligned_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 206:25 219:5]
  wire  _GEN_111 = 4'h3 == ls_fsm_cs ? lsu_err_q : _GEN_101; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 208:15 219:5]
  wire  _GEN_113 = 4'h2 == ls_fsm_cs | 4'h3 == ls_fsm_cs; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5 343:24]
  wire  _GEN_114 = 4'h2 == ls_fsm_cs | _GEN_104; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5 344:29]
  wire [3:0] _GEN_115 = 4'h2 == ls_fsm_cs ? _GEN_86 : _GEN_106; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_117 = 4'h2 == ls_fsm_cs ? _GEN_84 : _GEN_111; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_120 = 4'h2 == ls_fsm_cs ? _GEN_88 : _GEN_108; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_122 = 4'h1 == ls_fsm_cs | _GEN_113; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5 326:24]
  wire [3:0] _GEN_123 = 4'h1 == ls_fsm_cs ? _GEN_67 : _GEN_115; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_126 = 4'h1 == ls_fsm_cs ? _GEN_66 : _GEN_120; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_127 = 4'h1 == ls_fsm_cs ? 1'h0 : _GEN_114; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 204:25 219:5]
  wire  _GEN_129 = 4'h1 == ls_fsm_cs ? lsu_err_q : _GEN_117; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 208:15 219:5]
  wire [3:0] _GEN_132 = 4'h7 == ls_fsm_cs ? _GEN_77 : _GEN_123; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_133 = 4'h7 == ls_fsm_cs ? 1'h0 : _GEN_122; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 203:25 219:5]
  wire  _GEN_135 = 4'h7 == ls_fsm_cs ? handle_misaligned_q : _GEN_126; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 206:25 219:5]
  wire  _GEN_136 = 4'h7 == ls_fsm_cs ? 1'h0 : _GEN_127; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 204:25 219:5]
  wire  _GEN_138 = 4'h7 == ls_fsm_cs ? lsu_err_q : _GEN_129; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 208:15 219:5]
  wire  _GEN_141 = 4'h8 == ls_fsm_cs ? data_rvalid_i : _GEN_135; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_143 = 4'h8 == ls_fsm_cs ? 1'h0 : _GEN_133; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 203:25 219:5]
  wire  _GEN_145 = 4'h8 == ls_fsm_cs ? 1'h0 : _GEN_136; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 204:25 219:5]
  wire  _GEN_149 = 4'h6 == ls_fsm_cs | _GEN_143; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5 281:24]
  wire  _GEN_152 = 4'h6 == ls_fsm_cs ? _GEN_66 : _GEN_141; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  wire  _GEN_155 = 4'h6 == ls_fsm_cs ? 1'h0 : _GEN_145; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 204:25 219:5]
  wire  _GEN_159 = 4'h5 == ls_fsm_cs | _GEN_149; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5 262:24]
  wire  _GEN_163 = 4'h5 == ls_fsm_cs ? handle_misaligned_q : _GEN_152; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 206:25 219:5]
  wire  _GEN_165 = 4'h5 == ls_fsm_cs ? 1'h0 : _GEN_155; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 204:25 219:5]
  wire  handle_misaligned_d = 4'h0 == ls_fsm_cs ? _GEN_55 : _GEN_163; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  reg  data_err_flag; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 406:32]
  wire  _GEN_181 = data_rvalid_i ? 1'h0 : data_err_flag; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 409:30 410:23 406:32]
  wire  data_or_pmp_err = lsu_err_q | data_err_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 414:37]
  wire  _load_err_o_T_3 = ~data_err_flag; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 427:69]
  assign data_req_o = 4'h0 == ls_fsm_cs ? lsu_req_i : _GEN_159; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
  assign data_addr_o = {adder_result_ex_i[31:2],2'h0}; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 421:34]
  assign data_we_o = lsu_we_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 424:15]
  assign data_be_o = 2'h0 == lsu_type_i | 2'h3 == lsu_type_i ? _GEN_11 : _GEN_22; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 92:5]
  assign data_wdata_o = data_offset[0] ? _data_wdata_T_8 : _data_wdata_T_13; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 149:22]
  assign lsu_rdata_o = data_type_q[1] ? rdata_b_ext : _data_rdata_ext_T_2; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 194:26]
  assign lsu_rdata_valid_o = misresp_q != 3'h2 & data_rvalid_i & ~data_or_pmp_err & _rdata_update_T; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 418:86]
  assign addr_incr_req_o = 4'h0 == ls_fsm_cs ? 1'h0 : _GEN_165; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 204:25 219:5]
  assign addr_last_o = addr_last_q; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 166:17]
  assign lsu_req_done_o = data_req_o & data_gnt_i & ~handle_misaligned_d; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 436:47]
  assign lsu_resp_valid_o = data_rvalid_i; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 416:40]
  assign misalign_first_mask_o = misresp_q == 3'h2; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 437:41]
  assign load_err_o = data_or_pmp_err & _rdata_update_T & lsu_resp_valid_o & ~data_err_flag; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 427:67]
  assign store_err_o = data_or_pmp_err & data_we_q & lsu_resp_valid_o & _load_err_o_T_3; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 428:67]
  assign busy_o = ls_fsm_cs != 4'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 429:25]
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      handle_misaligned_q <= 1'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 233:17 206:{25,25} 235:41]
    end else if (4'h0 == ls_fsm_cs) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (lsu_req_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 206:25]
        if (data_gnt_i) begin
          handle_misaligned_q <= split_misaligned_access;
        end
      end
    end else if (!(4'h5 == ls_fsm_cs)) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (4'h6 == ls_fsm_cs) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
        handle_misaligned_q <= _GEN_66;
      end else if (4'h8 == ls_fsm_cs) begin
        handle_misaligned_q <= data_rvalid_i;
      end else begin
        handle_misaligned_q <= _GEN_135;
      end
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      lsu_err_q <= 1'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 208:15 229:27]
    end else if (4'h0 == ls_fsm_cs) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (lsu_req_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 208:15]
        lsu_err_q <= 1'h0;
      end
    end else if (!(4'h5 == ls_fsm_cs)) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (!(4'h6 == ls_fsm_cs)) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
        if (!(4'h8 == ls_fsm_cs)) begin
          lsu_err_q <= _GEN_138;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 81:34]
      misresp_q <= 3'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 82:19]
    end else if (misresp_en == 2'h1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 83:40]
      misresp_q <= 3'h2; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 84:19]
    end else if (misresp_en == 2'h2) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 85:30]
      misresp_q <= 3'h4; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 86:19]
    end else if (data_rvalid_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 78:38]
      misresp_q <= misresp_d;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      ls_fsm_cs <= 4'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 226:13 233:17 224:23 236:38 238:37 242:37 247:38 250:37 254:37]
    end else if (4'h0 == ls_fsm_cs) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (lsu_req_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 264:32]
        if (data_gnt_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 265:33]
          if (~ready_wb_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 268:33]
            ls_fsm_cs <= _ls_fsm_ns_T;
          end else begin
            ls_fsm_cs <= _ls_fsm_ns_T_1;
          end
        end else if (_T_36) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 270:33]
          ls_fsm_cs <= _ls_fsm_ns_T_2;
        end else begin
          ls_fsm_cs <= _ls_fsm_ns_T_3;
        end
      end else begin
        ls_fsm_cs <= 4'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 263:24 272:35 275:33]
      end
    end else if (4'h5 == ls_fsm_cs) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (data_rvalid_i) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 283:32]
        if (data_gnt_i) begin
          ls_fsm_cs <= _ls_fsm_ns_T_1;
        end else begin
          ls_fsm_cs <= _ls_fsm_ns_T_3;
        end
      end else if (data_gnt_i) begin
        ls_fsm_cs <= _ls_fsm_ns_T;
      end else begin
        ls_fsm_cs <= 4'h5;
      end
    end else if (4'h6 == ls_fsm_cs) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 219:5]
      if (data_rvalid_i) begin
        ls_fsm_cs <= _GEN_67;
      end else begin
        ls_fsm_cs <= _GEN_69;
      end
    end else if (4'h8 == ls_fsm_cs) begin
      ls_fsm_cs <= _GEN_76;
    end else begin
      ls_fsm_cs <= _GEN_132;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 161:36]
      data_we_q <= 1'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 161:36]
    end else if (ctrl_update) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 161:36]
      data_we_q <= lsu_we_i;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 154:36]
      rdata_q <= 24'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 154:36]
    end else if (rdata_update) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 154:36]
      rdata_q <= data_rdata_i[31:8];
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 158:36]
      rdata_offset_q <= 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 158:36]
    end else if (ctrl_update) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 158:36]
      rdata_offset_q <= data_offset;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 159:36]
      data_type_q <= 2'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 159:36]
    end else if (ctrl_update) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 159:36]
      data_type_q <= lsu_type_i;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 160:36]
      data_sign_ext_q <= 1'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 160:36]
    end else if (ctrl_update) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 160:36]
      data_sign_ext_q <= lsu_sign_ext_i;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 165:36]
      addr_last_q <= 32'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 165:36]
    end else if (addr_update) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 165:36]
      addr_last_q <= adder_result_ex_i;
    end
  end
  always @(posedge clk_i or posedge _T_1) begin
    if (_T_1) begin // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 407:46]
      data_err_flag <= 1'h0; // @[src/main/scala/coreGen/core/lsu/LoadStoreUnit.scala 408:23]
    end else begin
      data_err_flag <= misresp_q == 3'h2 & data_err_i | _GEN_181;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  handle_misaligned_q = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  lsu_err_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  misresp_q = _RAND_2[2:0];
  _RAND_3 = {1{`RANDOM}};
  ls_fsm_cs = _RAND_3[3:0];
  _RAND_4 = {1{`RANDOM}};
  data_we_q = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  rdata_q = _RAND_5[23:0];
  _RAND_6 = {1{`RANDOM}};
  rdata_offset_q = _RAND_6[1:0];
  _RAND_7 = {1{`RANDOM}};
  data_type_q = _RAND_7[1:0];
  _RAND_8 = {1{`RANDOM}};
  data_sign_ext_q = _RAND_8[0:0];
  _RAND_9 = {1{`RANDOM}};
  addr_last_q = _RAND_9[31:0];
  _RAND_10 = {1{`RANDOM}};
  data_err_flag = _RAND_10[0:0];
`endif // RANDOMIZE_REG_INIT
  if (_T_1) begin
    handle_misaligned_q = 1'h0;
  end
  if (_T_1) begin
    lsu_err_q = 1'h0;
  end
  if (_T_1) begin
    misresp_q = 3'h0;
  end
  if (_T_1) begin
    ls_fsm_cs = 4'h0;
  end
  if (_T_1) begin
    data_we_q = 1'h0;
  end
  if (_T_1) begin
    rdata_q = 24'h0;
  end
  if (_T_1) begin
    rdata_offset_q = 2'h0;
  end
  if (_T_1) begin
    data_type_q = 2'h0;
  end
  if (_T_1) begin
    data_sign_ext_q = 1'h0;
  end
  if (_T_1) begin
    addr_last_q = 32'h0;
  end
  if (_T_1) begin
    data_err_flag = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module wb(
  input         clock,
  input         reset,
  input         io_en_wb_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input  [1:0]  io_instr_type_wb_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input  [31:0] io_pc_id_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_instr_perf_count_id_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_ready_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_misalign_first_mask_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_illegal_insn_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_rf_write_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_outstanding_load_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_outstanding_store_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output [31:0] io_pc_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_perf_instr_ret_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input  [4:0]  io_rf_waddr_id_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input  [31:0] io_rf_wdata_id_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_rf_we_id_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input  [31:0] io_rf_wdata_lsu_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_rf_we_lsu_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output [31:0] io_rf_wdata_fwd_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output [4:0]  io_rf_waddr_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output [31:0] io_rf_wdata_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_rf_we_wb_o, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_lsu_resp_valid_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  input         io_lsu_resp_err_i, // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
  output        io_instr_done_wb_o // @[src/main/scala/coreGen/core/wb/WriteBack.scala 23:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
`endif // RANDOMIZE_REG_INIT
  wire  _rvv_instr_q_T_2 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:31]
  reg  wb_valid_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  rf_we_wb_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [4:0] rf_waddr_wb_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [31:0] rf_wdata_wb_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [1:0] wb_instr_type_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [31:0] wb_pc_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  wb_count_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _wb_lsu_en_T = wb_instr_type_q == 2'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 67:88]
  wire  _wb_lsu_en_T_1 = wb_instr_type_q == 2'h1; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 67:126]
  wire  _wb_lsu_en_T_4 = ~io_misalign_first_mask_i; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 68:70]
  wire  _wb_lsu_en_T_6 = ~(io_lsu_resp_valid_i & ~io_misalign_first_mask_i); // @[src/main/scala/coreGen/core/wb/WriteBack.scala 68:46]
  wire  _wb_lsu_en_T_9 = io_en_wb_i & ~(wb_valid_q & (wb_instr_type_q == 2'h0 | wb_instr_type_q == 2'h1) &
    _wb_lsu_en_T_6); // @[src/main/scala/coreGen/core/wb/WriteBack.scala 67:52]
  wire  wb_lsu_en = _wb_lsu_en_T_9 & ~io_lsu_resp_err_i; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 68:98]
  wire  wb_done = (wb_instr_type_q == 2'h2 | io_lsu_resp_valid_i) & _wb_lsu_en_T_4; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 161:86]
  wire  rf_wdata_wb_mux_we_0 = rf_we_wb_q & wb_valid_q; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 173:55]
  wire  rf_we_wb = rf_wdata_wb_mux_we_0 | io_rf_we_lsu_i; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 258:70]
  wire [31:0] _io_rf_wdata_wb_o_T = rf_wdata_wb_mux_we_0 ? rf_wdata_wb_q : io_rf_wdata_lsu_i; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 265:68]
  assign io_ready_wb_o = (~wb_valid_q | wb_done) & ~((io_outstanding_load_wb_o | io_outstanding_store_wb_o) &
    io_misalign_first_mask_i); // @[src/main/scala/coreGen/core/wb/WriteBack.scala 178:68]
  assign io_rf_write_wb_o = wb_valid_q & (rf_we_wb_q | _wb_lsu_en_T); // @[src/main/scala/coreGen/core/wb/WriteBack.scala 169:55]
  assign io_outstanding_load_wb_o = wb_valid_q & _wb_lsu_en_T; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 175:55]
  assign io_outstanding_store_wb_o = wb_valid_q & _wb_lsu_en_T_1; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 176:55]
  assign io_pc_wb_o = wb_pc_q; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 180:40]
  assign io_perf_instr_ret_wb_o = io_instr_done_wb_o & wb_count_q & ~(io_lsu_resp_valid_i & io_lsu_resp_err_i); // @[src/main/scala/coreGen/core/wb/WriteBack.scala 182:76]
  assign io_rf_wdata_fwd_wb_o = rf_wdata_wb_q; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 185:40]
  assign io_rf_waddr_wb_o = rf_waddr_wb_q; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 168:40]
  assign io_rf_wdata_wb_o = rf_we_wb ? _io_rf_wdata_wb_o_T : 32'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 265:55]
  assign io_rf_we_wb_o = rf_wdata_wb_mux_we_0 | io_rf_we_lsu_i; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 258:70]
  assign io_instr_done_wb_o = wb_valid_q & wb_done; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 170:55]
  always @(posedge clock or posedge _rvv_instr_q_T_2) begin
    if (_rvv_instr_q_T_2) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 160:53]
      wb_valid_q <= 1'h0;
    end else begin
      wb_valid_q <= wb_lsu_en & io_ready_wb_o | wb_valid_q & ~wb_done;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 70:44]
      rf_we_wb_q <= 1'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 71:36]
    end else if (!(wb_lsu_en & io_illegal_insn_i)) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 78:30]
      if (wb_lsu_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
        rf_we_wb_q <= io_rf_we_id_i;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 70:44]
      rf_waddr_wb_q <= 5'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 72:36]
    end else if (!(wb_lsu_en & io_illegal_insn_i)) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 78:30]
      if (wb_lsu_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
        rf_waddr_wb_q <= io_rf_waddr_id_i;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 70:44]
      rf_wdata_wb_q <= 32'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 73:36]
    end else if (!(wb_lsu_en & io_illegal_insn_i)) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 78:30]
      if (wb_lsu_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
        rf_wdata_wb_q <= io_rf_wdata_id_i;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 70:44]
      wb_instr_type_q <= 2'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 74:36]
    end else if (wb_lsu_en & io_illegal_insn_i) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 78:30]
      wb_instr_type_q <= io_instr_type_wb_i; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 82:36]
    end else if (wb_lsu_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      wb_instr_type_q <= io_instr_type_wb_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 70:44]
      wb_pc_q <= 32'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 75:36]
    end else if (!(wb_lsu_en & io_illegal_insn_i)) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 78:30]
      if (wb_lsu_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
        wb_pc_q <= io_pc_id_i;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 70:44]
      wb_count_q <= 1'h0; // @[src/main/scala/coreGen/core/wb/WriteBack.scala 77:36]
    end else if (!(wb_lsu_en & io_illegal_insn_i)) begin // @[src/main/scala/coreGen/core/wb/WriteBack.scala 78:30]
      if (wb_lsu_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
        wb_count_q <= io_instr_perf_count_id_i;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  wb_valid_q = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  rf_we_wb_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  rf_waddr_wb_q = _RAND_2[4:0];
  _RAND_3 = {1{`RANDOM}};
  rf_wdata_wb_q = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  wb_instr_type_q = _RAND_4[1:0];
  _RAND_5 = {1{`RANDOM}};
  wb_pc_q = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  wb_count_q = _RAND_6[0:0];
`endif // RANDOMIZE_REG_INIT
  if (_rvv_instr_q_T_2) begin
    wb_valid_q = 1'h0;
  end
  if (~reset) begin
    rf_we_wb_q = 1'h0;
  end
  if (~reset) begin
    rf_waddr_wb_q = 5'h0;
  end
  if (~reset) begin
    rf_wdata_wb_q = 32'h0;
  end
  if (~reset) begin
    wb_instr_type_q = 2'h0;
  end
  if (~reset) begin
    wb_pc_q = 32'h0;
  end
  if (~reset) begin
    wb_count_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr(
  input        clock,
  input        reset,
  input  [1:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input        wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [1:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg  rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  wire [1:0] _GEN_0 = wr_en_i ? wr_data_i : {{1'd0}, rdata_q}; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:{54,54,54}]
  assign rd_data_o = {{1'd0}, rdata_q}; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 1'h1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else begin
      rdata_q <= _GEN_0[0];
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 1'h1;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_1(
  input         clock,
  input         reset,
  input  [31:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input         wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [31:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_5(
  input        clock,
  input        reset,
  input  [5:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input        wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [5:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [5:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 6'h10; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[5:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 6'h10;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_7(
  input         clock,
  input         reset,
  input  [19:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input         wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [19:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [19:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 20'h10000; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[19:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 20'h10000;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_9(
  input        clock,
  input        reset,
  input  [5:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input        wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [5:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [5:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 6'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[5:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 6'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_11(
  input         clock,
  input         reset,
  input  [31:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input         wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [31:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 32'h1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 32'h1;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_13(
  input         clock,
  input         reset,
  input  [31:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input         wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [31:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 32'h40000003; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 32'h40000003;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_17(
  input        clock,
  input        reset,
  input  [2:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input        wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [2:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [2:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 3'h4; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= wr_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[2:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 3'h4;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrc(
  input         clock,
  input         reset,
  input         counter_inc_i, // @[src/main/scala/coreGen/core/csr.scala 54:31]
  input         counterh_we_i, // @[src/main/scala/coreGen/core/csr.scala 55:31]
  input         counter_we_i, // @[src/main/scala/coreGen/core/csr.scala 56:31]
  input  [31:0] counter_val_i, // @[src/main/scala/coreGen/core/csr.scala 57:31]
  output [63:0] counter_val_o // @[src/main/scala/coreGen/core/csr.scala 59:31]
);
`ifdef RANDOMIZE_REG_INIT
  reg [63:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  wire  we = counter_we_i | counterh_we_i; // @[src/main/scala/coreGen/core/csr.scala 68:26]
  reg [63:0] counter_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire [63:0] _counter_load_T_1 = {counter_val_i,counter_q[31:0]}; // @[src/main/scala/coreGen/core/csr.scala 69:50]
  wire [63:0] _counter_load_T_3 = {counter_q[63:32],counter_val_i}; // @[src/main/scala/coreGen/core/csr.scala 69:83]
  wire [63:0] counter_upd = counter_q + 64'h1; // @[src/main/scala/coreGen/core/csr.scala 71:55]
  assign counter_val_o = counter_q; // @[src/main/scala/coreGen/core/csr.scala 62:33 83:33]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 73:32]
      counter_q <= 64'h0; // @[src/main/scala/coreGen/core/csr.scala 69:32]
    end else if (we) begin // @[src/main/scala/coreGen/core/csr.scala 74:40]
      if (counterh_we_i) begin
        counter_q <= _counter_load_T_1;
      end else begin
        counter_q <= _counter_load_T_3;
      end
    end else if (counter_inc_i) begin
      counter_q <= counter_upd;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {2{`RANDOM}};
  counter_q = _RAND_0[63:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    counter_q = 64'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_20(
  input        clock,
  input        reset,
  input  [2:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input        wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [2:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q[2:0]; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= {{29'd0}, wr_data_i};
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csrr_21(
  input        clock,
  input        reset,
  input  [6:0] wr_data_i, // @[src/main/scala/coreGen/core/csr.scala 33:27]
  input        wr_en_i, // @[src/main/scala/coreGen/core/csr.scala 34:27]
  output [6:0] rd_data_o // @[src/main/scala/coreGen/core/csr.scala 36:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  assign rd_data_o = rdata_q[6:0]; // @[src/main/scala/coreGen/core/csr.scala 41:15]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (wr_en_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      rdata_q <= {{25'd0}, wr_data_i};
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_q = _RAND_0[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rdata_q = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module csr(
  input         clock,
  input         reset,
  output [1:0]  priv_mode_id_o, // @[src/main/scala/coreGen/core/csr.scala 128:35]
  output [1:0]  priv_mode_if_o, // @[src/main/scala/coreGen/core/csr.scala 129:35]
  output [1:0]  priv_mode_lsu_o, // @[src/main/scala/coreGen/core/csr.scala 130:35]
  output        csr_mstatus_tw_o, // @[src/main/scala/coreGen/core/csr.scala 131:35]
  output [31:0] csr_mtvec_o, // @[src/main/scala/coreGen/core/csr.scala 134:35]
  input         csr_access_i, // @[src/main/scala/coreGen/core/csr.scala 138:35]
  input  [11:0] csr_addr_i, // @[src/main/scala/coreGen/core/csr.scala 139:35]
  input  [31:0] csr_wdata_i, // @[src/main/scala/coreGen/core/csr.scala 140:35]
  input  [1:0]  csr_op_i, // @[src/main/scala/coreGen/core/csr.scala 141:35]
  input         csr_op_en_i, // @[src/main/scala/coreGen/core/csr.scala 142:35]
  output [31:0] csr_rdata_o, // @[src/main/scala/coreGen/core/csr.scala 143:35]
  input         irqs_i_timer, // @[src/main/scala/coreGen/core/csr.scala 146:35]
  input         irqs_i_software, // @[src/main/scala/coreGen/core/csr.scala 146:35]
  input         irqs_i_external, // @[src/main/scala/coreGen/core/csr.scala 146:35]
  input         irqs_i_nmi, // @[src/main/scala/coreGen/core/csr.scala 146:35]
  input  [15:0] irqs_i_fast, // @[src/main/scala/coreGen/core/csr.scala 146:35]
  input         nmi_mode_i, // @[src/main/scala/coreGen/core/csr.scala 147:35]
  output        irq_pending_o, // @[src/main/scala/coreGen/core/csr.scala 148:35]
  output        irqs_o_timer, // @[src/main/scala/coreGen/core/csr.scala 149:35]
  output        irqs_o_software, // @[src/main/scala/coreGen/core/csr.scala 149:35]
  output        irqs_o_external, // @[src/main/scala/coreGen/core/csr.scala 149:35]
  output        irqs_o_nmi, // @[src/main/scala/coreGen/core/csr.scala 149:35]
  output [15:0] irqs_o_fast, // @[src/main/scala/coreGen/core/csr.scala 149:35]
  output        csr_mstatus_mie_o, // @[src/main/scala/coreGen/core/csr.scala 150:35]
  output [31:0] csr_mepc_o, // @[src/main/scala/coreGen/core/csr.scala 151:35]
  input  [29:0] tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/core/csr.scala 158:35]
  input         tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/core/csr.scala 158:35]
  input         tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/core/csr.scala 158:35]
  input  [29:0] tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/core/csr.scala 158:35]
  input         tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/core/csr.scala 158:35]
  input         tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/core/csr.scala 158:35]
  input  [31:0] tcm_ecc_sdata_itcm, // @[src/main/scala/coreGen/core/csr.scala 162:35]
  input  [31:0] tcm_ecc_sdata_dtcm, // @[src/main/scala/coreGen/core/csr.scala 162:35]
  output [29:0] csr_tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/core/csr.scala 166:39]
  output        csr_tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/core/csr.scala 166:39]
  output        csr_tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/core/csr.scala 166:39]
  output [29:0] csr_tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/core/csr.scala 166:39]
  output        csr_tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/core/csr.scala 166:39]
  output        csr_tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/core/csr.scala 166:39]
  input         debug_mode_i, // @[src/main/scala/coreGen/core/csr.scala 175:35]
  input  [2:0]  debug_cause_i, // @[src/main/scala/coreGen/core/csr.scala 176:35]
  input         debug_csr_save_i, // @[src/main/scala/coreGen/core/csr.scala 177:35]
  output [31:0] csr_depc_o, // @[src/main/scala/coreGen/core/csr.scala 178:35]
  output        debug_single_step_o, // @[src/main/scala/coreGen/core/csr.scala 179:35]
  output        debug_ebreakm_o, // @[src/main/scala/coreGen/core/csr.scala 180:35]
  output        debug_ebreaku_o, // @[src/main/scala/coreGen/core/csr.scala 181:35]
  output        trigger_match_o, // @[src/main/scala/coreGen/core/csr.scala 182:35]
  input  [31:0] pc_if_i, // @[src/main/scala/coreGen/core/csr.scala 190:35]
  input  [31:0] pc_id_i, // @[src/main/scala/coreGen/core/csr.scala 191:35]
  input  [31:0] pc_wb_i, // @[src/main/scala/coreGen/core/csr.scala 192:35]
  input         csr_save_if_i, // @[src/main/scala/coreGen/core/csr.scala 195:35]
  input         csr_save_id_i, // @[src/main/scala/coreGen/core/csr.scala 196:35]
  input         csr_save_wb_i, // @[src/main/scala/coreGen/core/csr.scala 197:35]
  input         csr_restore_mret_i, // @[src/main/scala/coreGen/core/csr.scala 198:35]
  input         csr_restore_dret_i, // @[src/main/scala/coreGen/core/csr.scala 199:35]
  input         csr_save_cause_i, // @[src/main/scala/coreGen/core/csr.scala 200:35]
  input  [5:0]  csr_mcause_i, // @[src/main/scala/coreGen/core/csr.scala 201:35]
  input  [31:0] csr_mtval_i, // @[src/main/scala/coreGen/core/csr.scala 202:35]
  output        illegal_csr_insn_o, // @[src/main/scala/coreGen/core/csr.scala 203:35]
  input         instr_ret_i, // @[src/main/scala/coreGen/core/csr.scala 206:35]
  output [31:0] csr_mcause_o, // @[src/main/scala/coreGen/core/csr.scala 218:35]
  output [63:0] csr_mcycle_o, // @[src/main/scala/coreGen/core/csr.scala 219:35]
  output [31:0] csr_mpvec_base, // @[src/main/scala/coreGen/core/csr.scala 225:35]
  output        csr_mpvec_mode, // @[src/main/scala/coreGen/core/csr.scala 225:35]
  input         rvv_valid_i, // @[src/main/scala/coreGen/core/csr.scala 228:35]
  output [4:0]  vstart_o, // @[src/main/scala/coreGen/core/csr.scala 230:35]
  output        vxsat_o, // @[src/main/scala/coreGen/core/csr.scala 231:35]
  output [1:0]  vxrm_o, // @[src/main/scala/coreGen/core/csr.scala 232:35]
  output [2:0]  vcsr_o, // @[src/main/scala/coreGen/core/csr.scala 233:35]
  input  [4:0]  vl_i, // @[src/main/scala/coreGen/core/csr.scala 234:35]
  input  [31:0] vtype_i // @[src/main/scala/coreGen/core/csr.scala 235:35]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
`endif // RANDOMIZE_REG_INIT
  wire  u_tcmecc_ie_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1274:39]
  wire  u_tcmecc_ie_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1274:39]
  wire [1:0] u_tcmecc_ie_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1274:39]
  wire  u_tcmecc_ie_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1274:39]
  wire [1:0] u_tcmecc_ie_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1274:39]
  wire  u_itcmecc_naddr_nec_sec_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1279:51]
  wire  u_itcmecc_naddr_nec_sec_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1279:51]
  wire [31:0] u_itcmecc_naddr_nec_sec_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1279:51]
  wire  u_itcmecc_naddr_nec_sec_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1279:51]
  wire [31:0] u_itcmecc_naddr_nec_sec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1279:51]
  wire  u_itcmecc_sdata_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1284:43]
  wire  u_itcmecc_sdata_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1284:43]
  wire [31:0] u_itcmecc_sdata_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1284:43]
  wire  u_itcmecc_sdata_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1284:43]
  wire [31:0] u_itcmecc_sdata_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1284:43]
  wire  u_dtcmecc_naddr_nec_sec_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1289:51]
  wire  u_dtcmecc_naddr_nec_sec_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1289:51]
  wire [31:0] u_dtcmecc_naddr_nec_sec_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1289:51]
  wire  u_dtcmecc_naddr_nec_sec_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1289:51]
  wire [31:0] u_dtcmecc_naddr_nec_sec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1289:51]
  wire  u_dtcmecc_sdata_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1294:43]
  wire  u_dtcmecc_sdata_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1294:43]
  wire [31:0] u_dtcmecc_sdata_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1294:43]
  wire  u_dtcmecc_sdata_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1294:43]
  wire [31:0] u_dtcmecc_sdata_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1294:43]
  wire  u_mstatus_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1317:33]
  wire  u_mstatus_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1317:33]
  wire [5:0] u_mstatus_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1317:33]
  wire  u_mstatus_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1317:33]
  wire [5:0] u_mstatus_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1317:33]
  wire  u_mepc_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1325:33]
  wire  u_mepc_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1325:33]
  wire [31:0] u_mepc_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1325:33]
  wire  u_mepc_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1325:33]
  wire [31:0] u_mepc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1325:33]
  wire  u_mie_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1353:35]
  wire  u_mie_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1353:35]
  wire [19:0] u_mie_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1353:35]
  wire  u_mie_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1353:35]
  wire [19:0] u_mie_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1353:35]
  wire  u_mscratch_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1360:33]
  wire  u_mscratch_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1360:33]
  wire [31:0] u_mscratch_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1360:33]
  wire  u_mscratch_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1360:33]
  wire [31:0] u_mscratch_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1360:33]
  wire  u_mcause_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1368:33]
  wire  u_mcause_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1368:33]
  wire [5:0] u_mcause_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1368:33]
  wire  u_mcause_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1368:33]
  wire [5:0] u_mcause_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1368:33]
  wire  u_mtval_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1378:33]
  wire  u_mtval_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1378:33]
  wire [31:0] u_mtval_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1378:33]
  wire  u_mtval_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1378:33]
  wire [31:0] u_mtval_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1378:33]
  wire  u_mtvec_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1385:33]
  wire  u_mtvec_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1385:33]
  wire [31:0] u_mtvec_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1385:33]
  wire  u_mtvec_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1385:33]
  wire [31:0] u_mtvec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1385:33]
  wire  u_mpvec_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1393:37]
  wire  u_mpvec_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1393:37]
  wire [31:0] u_mpvec_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1393:37]
  wire  u_mpvec_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1393:37]
  wire [31:0] u_mpvec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1393:37]
  wire  u_dcsr_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1409:33]
  wire  u_dcsr_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1409:33]
  wire [31:0] u_dcsr_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1409:33]
  wire  u_dcsr_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1409:33]
  wire [31:0] u_dcsr_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1409:33]
  wire  u_depc_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1416:33]
  wire  u_depc_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1416:33]
  wire [31:0] u_depc_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1416:33]
  wire  u_depc_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1416:33]
  wire [31:0] u_depc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1416:33]
  wire  u_dscratch0_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1423:33]
  wire  u_dscratch0_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1423:33]
  wire [31:0] u_dscratch0_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1423:33]
  wire  u_dscratch0_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1423:33]
  wire [31:0] u_dscratch0_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1423:33]
  wire  u_dscratch1_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1430:33]
  wire  u_dscratch1_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1430:33]
  wire [31:0] u_dscratch1_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1430:33]
  wire  u_dscratch1_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1430:33]
  wire [31:0] u_dscratch1_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1430:33]
  wire  u_mnmstack_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1443:35]
  wire  u_mnmstack_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1443:35]
  wire [2:0] u_mnmstack_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1443:35]
  wire  u_mnmstack_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1443:35]
  wire [2:0] u_mnmstack_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1443:35]
  wire  u_mnmstack_epc_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1450:36]
  wire  u_mnmstack_epc_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1450:36]
  wire [31:0] u_mnmstack_epc_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1450:36]
  wire  u_mnmstack_epc_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1450:36]
  wire [31:0] u_mnmstack_epc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1450:36]
  wire  u_mnmstack_cause_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1456:38]
  wire  u_mnmstack_cause_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1456:38]
  wire [5:0] u_mnmstack_cause_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1456:38]
  wire  u_mnmstack_cause_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1456:38]
  wire [5:0] u_mnmstack_cause_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1456:38]
  wire  u_mcycle_counter_clock; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire  u_mcycle_counter_reset; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire  u_mcycle_counter_counter_inc_i; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire  u_mcycle_counter_counterh_we_i; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire  u_mcycle_counter_counter_we_i; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire [31:0] u_mcycle_counter_counter_val_i; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire [63:0] u_mcycle_counter_counter_val_o; // @[src/main/scala/coreGen/core/csr.scala 1635:34]
  wire  u_minstret_counter_clock; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire  u_minstret_counter_reset; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire  u_minstret_counter_counter_inc_i; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire  u_minstret_counter_counterh_we_i; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire  u_minstret_counter_counter_we_i; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire [31:0] u_minstret_counter_counter_val_i; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire [63:0] u_minstret_counter_counter_val_o; // @[src/main/scala/coreGen/core/csr.scala 1645:36]
  wire  u_tselect_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1722:35]
  wire  u_tselect_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1722:35]
  wire [2:0] u_tselect_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1722:35]
  wire  u_tselect_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1722:35]
  wire [2:0] u_tselect_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1722:35]
  wire  u_tmatch_control_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_1_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_1_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_1_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_1_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_1_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_1_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_1_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_1_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_1_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_1_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_2_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_2_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_2_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_2_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_2_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_2_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_2_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_2_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_2_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_2_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_3_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_3_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_3_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_3_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_3_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_3_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_3_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_3_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_3_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_3_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_4_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_4_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_4_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_4_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_4_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_4_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_4_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_4_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_4_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_4_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_5_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_5_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_5_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_5_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_5_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_5_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_5_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_5_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_5_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_5_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_6_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_6_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_6_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_6_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_6_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_6_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_6_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_6_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_6_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_6_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_control_csr_7_clock; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_7_reset; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_7_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_control_csr_7_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire [6:0] u_tmatch_control_csr_7_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1728:45]
  wire  u_tmatch_value_csr_7_clock; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_7_reset; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_7_wr_data_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  u_tmatch_value_csr_7_wr_en_i; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire [31:0] u_tmatch_value_csr_7_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1733:42]
  wire  _mstatus_vs_q_T_2 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:31]
  reg [1:0] mstatus_vs_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  vxsat_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [1:0] vxrm_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [2:0] vcsr_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [4:0] vstart_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [1:0] priv_lvl_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire  _csr_wdata_int_T_5 = 2'h3 == csr_op_i; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  wire [31:0] _csr_wdata_int_T_1 = ~csr_wdata_i; // @[src/main/scala/coreGen/core/csr.scala 1216:30]
  wire [31:0] _csr_wdata_int_T_2 = _csr_wdata_int_T_1 & csr_rdata_o; // @[src/main/scala/coreGen/core/csr.scala 1216:42]
  wire  _csr_wdata_int_T_3 = 2'h2 == csr_op_i; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  wire [31:0] _csr_wdata_int_T = csr_wdata_i | csr_rdata_o; // @[src/main/scala/coreGen/core/csr.scala 1215:42]
  wire [31:0] _csr_wdata_int_T_4 = 2'h2 == csr_op_i ? _csr_wdata_int_T : csr_wdata_i; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  wire [31:0] _csr_wdata_int_T_6 = 2'h3 == csr_op_i ? _csr_wdata_int_T_2 : _csr_wdata_int_T_4; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  wire [31:0] csr_wdata_int = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  wire [31:0] _mepc_d_T_1 = {csr_wdata_int[31:1],1'h0}; // @[src/main/scala/coreGen/core/csr.scala 324:38]
  wire [5:0] _mcause_d_T_2 = {csr_wdata_int[31],csr_wdata_int[4:0]}; // @[src/main/scala/coreGen/core/csr.scala 327:38]
  wire  tcm_ecc_ie_d = csr_wdata_int[0]; // @[src/main/scala/coreGen/core/csr.scala 356:46]
  wire  itcm_ecc_err = tcm_ecc_naddr_nec_sec_itcm_nec | tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/csr.scala 364:64]
  wire  dtcm_ecc_err = tcm_ecc_naddr_nec_sec_dtcm_nec | tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/csr.scala 371:64]
  reg [31:0] mcounter_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  wire  csr_flag = _csr_wdata_int_T_5 | (_csr_wdata_int_T_3 | 2'h1 == csr_op_i); // @[src/main/scala/coreGen/core/csr.scala 1221:48]
  wire  csr_wreq = csr_flag & csr_op_en_i; // @[src/main/scala/coreGen/core/csr.scala 1229:26]
  wire  _T_5 = 12'h300 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_7 = 12'h304 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_8 = 12'h340 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_9 = 12'h305 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_10 = 12'h341 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_11 = 12'h342 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_12 = 12'h343 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_13 = 12'h306 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_35 = 12'h7b0 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _illegal_csr_T = ~debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 687:28]
  wire  _T_36 = 12'h7b1 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_37 = 12'h7b2 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_38 = 12'h7b3 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_39 = 12'h320 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_55 = 12'h332 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_83 = 12'h323 == csr_addr_i | 12'h324 == csr_addr_i | 12'h325 == csr_addr_i | 12'h326 == csr_addr_i | 12'h327
     == csr_addr_i | 12'h328 == csr_addr_i | 12'h329 == csr_addr_i | 12'h32a == csr_addr_i | 12'h32b == csr_addr_i | 12'h32c
     == csr_addr_i | 12'h32d == csr_addr_i | 12'h32e == csr_addr_i | 12'h32f == csr_addr_i | 12'h330 == csr_addr_i | 12'h331
     == csr_addr_i | _T_55; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_112 = 12'hb10 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_142 = 12'hb00 == csr_addr_i | 12'hb02 == csr_addr_i | 12'hb03 == csr_addr_i | 12'hb04 == csr_addr_i | 12'hb05
     == csr_addr_i | 12'hb06 == csr_addr_i | 12'hb07 == csr_addr_i | 12'hb08 == csr_addr_i | 12'hb09 == csr_addr_i | 12'hb0a
     == csr_addr_i | 12'hb0b == csr_addr_i | 12'hb0c == csr_addr_i | 12'hb0d == csr_addr_i | 12'hb0e == csr_addr_i | 12'hb0f
     == csr_addr_i | _T_112; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_157 = _T_142 | 12'hb11 == csr_addr_i | 12'hb12 == csr_addr_i | 12'hb13 == csr_addr_i | 12'hb14 == csr_addr_i
     | 12'hb15 == csr_addr_i | 12'hb16 == csr_addr_i | 12'hb17 == csr_addr_i | 12'hb18 == csr_addr_i | 12'hb19 ==
    csr_addr_i | 12'hb1a == csr_addr_i | 12'hb1b == csr_addr_i | 12'hb1c == csr_addr_i | 12'hb1d == csr_addr_i | 12'hb1e
     == csr_addr_i | 12'hb1f == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_173 = 12'hb90 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_203 = 12'hb80 == csr_addr_i | 12'hb82 == csr_addr_i | 12'hb83 == csr_addr_i | 12'hb84 == csr_addr_i | 12'hb85
     == csr_addr_i | 12'hb86 == csr_addr_i | 12'hb87 == csr_addr_i | 12'hb88 == csr_addr_i | 12'hb89 == csr_addr_i | 12'hb8a
     == csr_addr_i | 12'hb8b == csr_addr_i | 12'hb8c == csr_addr_i | 12'hb8d == csr_addr_i | 12'hb8e == csr_addr_i | 12'hb8f
     == csr_addr_i | _T_173; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_218 = _T_203 | 12'hb91 == csr_addr_i | 12'hb92 == csr_addr_i | 12'hb93 == csr_addr_i | 12'hb94 == csr_addr_i
     | 12'hb95 == csr_addr_i | 12'hb96 == csr_addr_i | 12'hb97 == csr_addr_i | 12'hb98 == csr_addr_i | 12'hb99 ==
    csr_addr_i | 12'hb9a == csr_addr_i | 12'hb9b == csr_addr_i | 12'hb9c == csr_addr_i | 12'hb9d == csr_addr_i | 12'hb9e
     == csr_addr_i | 12'hb9f == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_219 = 12'h7d4 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_232 = 12'h8 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_233 = 12'h9 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_234 = 12'ha == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _T_235 = 12'hf == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 469:5]
  wire  _GEN_79 = 12'hc22 == csr_addr_i ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/csr.scala 469:5 874:32]
  wire  _GEN_81 = 12'hc21 == csr_addr_i ? 1'h0 : _GEN_79; // @[src/main/scala/coreGen/core/csr.scala 469:5 864:32]
  wire  _GEN_83 = 12'hc20 == csr_addr_i ? 1'h0 : _GEN_81; // @[src/main/scala/coreGen/core/csr.scala 469:5 854:32]
  wire  _GEN_85 = 12'hf == csr_addr_i ? 1'h0 : _GEN_83; // @[src/main/scala/coreGen/core/csr.scala 469:5 844:32]
  wire  _GEN_87 = 12'ha == csr_addr_i ? 1'h0 : _GEN_85; // @[src/main/scala/coreGen/core/csr.scala 469:5 834:32]
  wire  _GEN_89 = 12'h9 == csr_addr_i ? 1'h0 : _GEN_87; // @[src/main/scala/coreGen/core/csr.scala 469:5 824:32]
  wire  _GEN_91 = 12'h8 == csr_addr_i ? 1'h0 : _GEN_89; // @[src/main/scala/coreGen/core/csr.scala 469:5 814:32]
  wire  _GEN_93 = 12'h7a3 == csr_addr_i | 12'h7a8 == csr_addr_i | 12'h7aa == csr_addr_i ? 1'h0 : _GEN_91; // @[src/main/scala/coreGen/core/csr.scala 469:5 806:29]
  wire  _GEN_95 = 12'h7a2 == csr_addr_i ? 1'h0 : _GEN_93; // @[src/main/scala/coreGen/core/csr.scala 469:5 797:29]
  wire  _GEN_97 = 12'h7a1 == csr_addr_i ? 1'h0 : _GEN_95; // @[src/main/scala/coreGen/core/csr.scala 469:5 787:29]
  wire  _GEN_99 = 12'h7a0 == csr_addr_i ? 1'h0 : _GEN_97; // @[src/main/scala/coreGen/core/csr.scala 469:5 778:29]
  wire  _GEN_101 = 12'hc82 == csr_addr_i ? 1'h0 : _GEN_99; // @[src/main/scala/coreGen/core/csr.scala 469:5 770:25]
  wire  _GEN_103 = 12'hc80 == csr_addr_i ? 1'h0 : _GEN_101; // @[src/main/scala/coreGen/core/csr.scala 469:5 766:25]
  wire  _GEN_105 = 12'hc02 == csr_addr_i ? 1'h0 : _GEN_103; // @[src/main/scala/coreGen/core/csr.scala 469:5 762:25]
  wire  _GEN_107 = 12'hc00 == csr_addr_i ? 1'h0 : _GEN_105; // @[src/main/scala/coreGen/core/csr.scala 469:5 758:25]
  wire  _GEN_109 = 12'h7d4 == csr_addr_i ? 1'h0 : _GEN_107; // @[src/main/scala/coreGen/core/csr.scala 469:5 749:31]
  wire  _GEN_111 = _T_218 ? 1'h0 : _GEN_109; // @[src/main/scala/coreGen/core/csr.scala 469:5 744:90]
  wire  _GEN_113 = _T_157 ? 1'h0 : _GEN_111; // @[src/main/scala/coreGen/core/csr.scala 469:5 731:89]
  wire  _GEN_115 = _T_83 | 12'h333 == csr_addr_i | 12'h334 == csr_addr_i | 12'h335 == csr_addr_i | 12'h336 == csr_addr_i
     | 12'h337 == csr_addr_i | 12'h338 == csr_addr_i | 12'h339 == csr_addr_i | 12'h33a == csr_addr_i | 12'h33b ==
    csr_addr_i | 12'h33c == csr_addr_i | 12'h33d == csr_addr_i | 12'h33e == csr_addr_i | 12'h33f == csr_addr_i ? 1'h0 :
    _GEN_113; // @[src/main/scala/coreGen/core/csr.scala 469:5 718:81]
  wire  _GEN_117 = 12'h320 == csr_addr_i ? 1'h0 : _GEN_115; // @[src/main/scala/coreGen/core/csr.scala 469:5 708:83]
  wire  _GEN_119 = 12'h7b3 == csr_addr_i ? _illegal_csr_T : _GEN_117; // @[src/main/scala/coreGen/core/csr.scala 469:5 705:25]
  wire  _GEN_121 = 12'h7b2 == csr_addr_i ? _illegal_csr_T : _GEN_119; // @[src/main/scala/coreGen/core/csr.scala 469:5 699:25]
  wire  _GEN_123 = 12'h7b1 == csr_addr_i ? _illegal_csr_T : _GEN_121; // @[src/main/scala/coreGen/core/csr.scala 469:5 693:25]
  wire  _GEN_125 = 12'h7b0 == csr_addr_i ? ~debug_mode_i : _GEN_123; // @[src/main/scala/coreGen/core/csr.scala 469:5 687:25]
  wire  _GEN_127 = 12'h3bf == csr_addr_i ? 1'h0 : _GEN_125; // @[src/main/scala/coreGen/core/csr.scala 469:5 681:85]
  wire  _GEN_129 = 12'h3be == csr_addr_i ? 1'h0 : _GEN_127; // @[src/main/scala/coreGen/core/csr.scala 469:5 680:85]
  wire  _GEN_131 = 12'h3bd == csr_addr_i ? 1'h0 : _GEN_129; // @[src/main/scala/coreGen/core/csr.scala 469:5 679:85]
  wire  _GEN_133 = 12'h3bc == csr_addr_i ? 1'h0 : _GEN_131; // @[src/main/scala/coreGen/core/csr.scala 469:5 678:85]
  wire  _GEN_135 = 12'h3bb == csr_addr_i ? 1'h0 : _GEN_133; // @[src/main/scala/coreGen/core/csr.scala 469:5 676:85]
  wire  _GEN_137 = 12'h3ba == csr_addr_i ? 1'h0 : _GEN_135; // @[src/main/scala/coreGen/core/csr.scala 469:5 675:85]
  wire  _GEN_139 = 12'h3b9 == csr_addr_i ? 1'h0 : _GEN_137; // @[src/main/scala/coreGen/core/csr.scala 469:5 674:85]
  wire  _GEN_141 = 12'h3b8 == csr_addr_i ? 1'h0 : _GEN_139; // @[src/main/scala/coreGen/core/csr.scala 469:5 673:85]
  wire  _GEN_143 = 12'h3b7 == csr_addr_i ? 1'h0 : _GEN_141; // @[src/main/scala/coreGen/core/csr.scala 469:5 671:85]
  wire  _GEN_145 = 12'h3b6 == csr_addr_i ? 1'h0 : _GEN_143; // @[src/main/scala/coreGen/core/csr.scala 469:5 670:85]
  wire  _GEN_147 = 12'h3b5 == csr_addr_i ? 1'h0 : _GEN_145; // @[src/main/scala/coreGen/core/csr.scala 469:5 669:85]
  wire  _GEN_149 = 12'h3b4 == csr_addr_i ? 1'h0 : _GEN_147; // @[src/main/scala/coreGen/core/csr.scala 469:5 668:85]
  wire  _GEN_151 = 12'h3b3 == csr_addr_i ? 1'h0 : _GEN_149; // @[src/main/scala/coreGen/core/csr.scala 469:5 666:85]
  wire  _GEN_153 = 12'h3b2 == csr_addr_i ? 1'h0 : _GEN_151; // @[src/main/scala/coreGen/core/csr.scala 469:5 665:85]
  wire  _GEN_155 = 12'h3b1 == csr_addr_i ? 1'h0 : _GEN_153; // @[src/main/scala/coreGen/core/csr.scala 469:5 664:85]
  wire  _GEN_157 = 12'h3b0 == csr_addr_i ? 1'h0 : _GEN_155; // @[src/main/scala/coreGen/core/csr.scala 469:5 663:85]
  wire  _GEN_158 = 12'h3a3 == csr_addr_i ? 1'h0 : _GEN_157; // @[src/main/scala/coreGen/core/csr.scala 469:5 659:53]
  wire  _GEN_160 = 12'h3a2 == csr_addr_i ? 1'h0 : _GEN_158; // @[src/main/scala/coreGen/core/csr.scala 469:5 656:53]
  wire  _GEN_162 = 12'h3a1 == csr_addr_i ? 1'h0 : _GEN_160; // @[src/main/scala/coreGen/core/csr.scala 469:5 652:53]
  wire  _GEN_164 = 12'h3a0 == csr_addr_i ? 1'h0 : _GEN_162; // @[src/main/scala/coreGen/core/csr.scala 469:5 648:53]
  wire  _GEN_167 = 12'h344 == csr_addr_i ? 1'h0 : _GEN_164; // @[src/main/scala/coreGen/core/csr.scala 469:5 645:29]
  wire  _GEN_169 = 12'h306 == csr_addr_i ? 1'h0 : _GEN_167; // @[src/main/scala/coreGen/core/csr.scala 469:5 601:29]
  wire  _GEN_171 = 12'h343 == csr_addr_i ? 1'h0 : _GEN_169; // @[src/main/scala/coreGen/core/csr.scala 469:5 596:29]
  wire  _GEN_173 = 12'h342 == csr_addr_i ? 1'h0 : _GEN_171; // @[src/main/scala/coreGen/core/csr.scala 469:5 592:29]
  wire  _GEN_175 = 12'h341 == csr_addr_i ? 1'h0 : _GEN_173; // @[src/main/scala/coreGen/core/csr.scala 469:5 588:29]
  wire  _GEN_177 = 12'h305 == csr_addr_i ? 1'h0 : _GEN_175; // @[src/main/scala/coreGen/core/csr.scala 469:5 585:29]
  wire  _GEN_179 = 12'h340 == csr_addr_i ? 1'h0 : _GEN_177; // @[src/main/scala/coreGen/core/csr.scala 469:5 581:29]
  wire  _GEN_181 = 12'h304 == csr_addr_i ? 1'h0 : _GEN_179; // @[src/main/scala/coreGen/core/csr.scala 469:5 577:29]
  wire  _GEN_183 = 12'h301 == csr_addr_i ? 1'h0 : _GEN_181; // @[src/main/scala/coreGen/core/csr.scala 469:5 535:29]
  wire  _GEN_185 = 12'h300 == csr_addr_i ? 1'h0 : _GEN_183; // @[src/main/scala/coreGen/core/csr.scala 469:5 531:29]
  wire  _GEN_187 = 12'hf14 == csr_addr_i ? 1'h0 : _GEN_185; // @[src/main/scala/coreGen/core/csr.scala 469:5 492:29]
  wire  _GEN_189 = 12'hf15 == csr_addr_i ? 1'h0 : _GEN_187; // @[src/main/scala/coreGen/core/csr.scala 469:5 487:29]
  wire  _GEN_191 = 12'hf11 == csr_addr_i ? 1'h0 : _GEN_189; // @[src/main/scala/coreGen/core/csr.scala 469:5 482:29]
  wire  _GEN_193 = 12'hf12 == csr_addr_i ? 1'h0 : _GEN_191; // @[src/main/scala/coreGen/core/csr.scala 469:5 477:29]
  wire  illegal_csr = 12'hf13 == csr_addr_i ? 1'h0 : _GEN_193; // @[src/main/scala/coreGen/core/csr.scala 469:5 472:29]
  wire  illegal_csr_write = csr_addr_i[11:10] == 2'h3 & csr_wreq; // @[src/main/scala/coreGen/core/csr.scala 458:53]
  wire  illegal_csr_priv = csr_addr_i[9:8] > priv_lvl_q; // @[src/main/scala/coreGen/core/csr.scala 456:41]
  wire  illegal_csr_insn = csr_access_i & (illegal_csr | illegal_csr_write | illegal_csr_priv); // @[src/main/scala/coreGen/core/csr.scala 460:41]
  wire  csr_we_int = csr_wreq & ~illegal_csr_insn; // @[src/main/scala/coreGen/core/csr.scala 1232:28]
  wire  _T_259 = 12'h7c0 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9]
  wire  _T_260 = 12'h7c4 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9]
  wire  _T_261 = 12'h7c8 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9]
  wire  _T_262 = 12'h7cc == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9]
  wire  _T_263 = 12'h7d0 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9]
  wire  _GEN_820 = _T_219 ? 1'h0 : _T_13; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_908 = _T_9 ? 1'h0 : _GEN_820; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_997 = _T_12 ? 1'h0 : _GEN_908; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1087 = _T_11 ? 1'h0 : _GEN_997; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1178 = _T_10 ? 1'h0 : _GEN_1087; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1270 = _T_8 ? 1'h0 : _GEN_1178; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1363 = _T_7 ? 1'h0 : _GEN_1270; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1457 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1363; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1552 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1457; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1648 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1552; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1745 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1648; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1843 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1745; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  _GEN_1947 = _T_5 ? 1'h0 : _GEN_1843; // @[src/main/scala/coreGen/core/csr.scala 1022:9 379:34]
  wire  mcounter_en = csr_we_int & _GEN_1947; // @[src/main/scala/coreGen/core/csr.scala 1020:5 379:34]
  reg [2:0] mcountinhibit_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire [4:0] mhpmcounter_idx = csr_addr_i[4:0]; // @[src/main/scala/coreGen/core/csr.scala 452:37]
  wire [5:0] _mstatus_q_WIRE_1 = u_mstatus_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1321:{65,65}]
  wire  mstatus_q_mie = _mstatus_q_WIRE_1[5]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  wire [1:0] mstatus_q_mpp = _mstatus_q_WIRE_1[3:2]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  wire  mstatus_q_mpie = _mstatus_q_WIRE_1[4]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  wire [12:0] csr_rdata_int_lo = {mstatus_q_mpp,3'h0,mstatus_q_mpie,3'h0,mstatus_q_mie,3'h0}; // @[src/main/scala/coreGen/core/csr.scala 514:37]
  wire  mstatus_q_mprv = _mstatus_q_WIRE_1[1]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  wire  mstatus_q_tw = _mstatus_q_WIRE_1[0]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  wire [31:0] _csr_rdata_int_T_1 = {mstatus_vs_q == 2'h3,9'h0,mstatus_q_tw,3'h0,mstatus_q_mprv,2'h0,2'h0,
    csr_rdata_int_lo}; // @[src/main/scala/coreGen/core/csr.scala 514:37]
  wire [19:0] _mie_q_WIRE_1 = u_mie_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1357:{57,57}]
  wire  mie_q_software = _mie_q_WIRE_1[18]; // @[src/main/scala/coreGen/core/csr.scala 1357:57]
  wire  mie_q_timer = _mie_q_WIRE_1[19]; // @[src/main/scala/coreGen/core/csr.scala 1357:57]
  wire  mie_q_external = _mie_q_WIRE_1[17]; // @[src/main/scala/coreGen/core/csr.scala 1357:57]
  wire [15:0] mie_q_fast = _mie_q_WIRE_1[15:0]; // @[src/main/scala/coreGen/core/csr.scala 1357:57]
  wire [31:0] _csr_rdata_int_T_2 = {mie_q_fast,1'h0,3'h0,mie_q_external,3'h0,mie_q_timer,3'h0,mie_q_software,3'h0}; // @[src/main/scala/coreGen/core/csr.scala 541:43]
  wire [5:0] mcause_q = u_mcause_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1372:30 326:30]
  wire [31:0] _csr_rdata_int_T_5 = {mcause_q[5],26'h0,mcause_q[4:0]}; // @[src/main/scala/coreGen/core/csr.scala 591:37]
  wire [31:0] _csr_rdata_int_T_6 = {irqs_i_fast,irqs_i_nmi,3'h0,irqs_i_external,3'h0,irqs_i_timer,3'h0,irqs_i_software,3'h0
    }; // @[src/main/scala/coreGen/core/csr.scala 609:43]
  wire [31:0] _dcsr_q_WIRE_1 = u_dcsr_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1413:{62,62}]
  wire  dcsr_q_nmip = _dcsr_q_WIRE_1[3]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_step = _dcsr_q_WIRE_1[2]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire [1:0] dcsr_q_prv = _dcsr_q_WIRE_1[1:0]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_zero0 = _dcsr_q_WIRE_1[5]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_mprven = _dcsr_q_WIRE_1[4]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_stoptime = _dcsr_q_WIRE_1[9]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire [2:0] dcsr_q_cause = _dcsr_q_WIRE_1[8:6]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire [9:0] csr_rdata_int_lo_7 = {dcsr_q_stoptime,dcsr_q_cause,dcsr_q_zero0,dcsr_q_mprven,dcsr_q_nmip,dcsr_q_step,
    dcsr_q_prv}; // @[src/main/scala/coreGen/core/csr.scala 686:45]
  wire  dcsr_q_stepie = _dcsr_q_WIRE_1[11]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_stopcount = _dcsr_q_WIRE_1[10]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_ebreaks = _dcsr_q_WIRE_1[13]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_ebreaku = _dcsr_q_WIRE_1[12]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_ebreakm = _dcsr_q_WIRE_1[15]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire  dcsr_q_zero1 = _dcsr_q_WIRE_1[14]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire [3:0] dcsr_q_xdebugver = _dcsr_q_WIRE_1[31:28]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire [11:0] dcsr_q_zero2 = _dcsr_q_WIRE_1[27:16]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  wire [31:0] _csr_rdata_int_T_11 = {dcsr_q_xdebugver,dcsr_q_zero2,dcsr_q_ebreakm,dcsr_q_zero1,dcsr_q_ebreaks,
    dcsr_q_ebreaku,dcsr_q_stepie,dcsr_q_stopcount,csr_rdata_int_lo_7}; // @[src/main/scala/coreGen/core/csr.scala 686:45]
  wire [31:0] _GEN_2 = 5'h1 == mhpmcounter_idx ? 32'h0 : 32'h1; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_3 = 5'h2 == mhpmcounter_idx ? 32'h4 : _GEN_2; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_4 = 5'h3 == mhpmcounter_idx ? 32'h0 : _GEN_3; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_5 = 5'h4 == mhpmcounter_idx ? 32'h0 : _GEN_4; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_6 = 5'h5 == mhpmcounter_idx ? 32'h0 : _GEN_5; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_7 = 5'h6 == mhpmcounter_idx ? 32'h0 : _GEN_6; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_8 = 5'h7 == mhpmcounter_idx ? 32'h0 : _GEN_7; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_9 = 5'h8 == mhpmcounter_idx ? 32'h0 : _GEN_8; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_10 = 5'h9 == mhpmcounter_idx ? 32'h0 : _GEN_9; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_11 = 5'ha == mhpmcounter_idx ? 32'h0 : _GEN_10; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_12 = 5'hb == mhpmcounter_idx ? 32'h0 : _GEN_11; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_13 = 5'hc == mhpmcounter_idx ? 32'h0 : _GEN_12; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_14 = 5'hd == mhpmcounter_idx ? 32'h0 : _GEN_13; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_15 = 5'he == mhpmcounter_idx ? 32'h0 : _GEN_14; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_16 = 5'hf == mhpmcounter_idx ? 32'h0 : _GEN_15; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_17 = 5'h10 == mhpmcounter_idx ? 32'h0 : _GEN_16; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_18 = 5'h11 == mhpmcounter_idx ? 32'h0 : _GEN_17; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_19 = 5'h12 == mhpmcounter_idx ? 32'h0 : _GEN_18; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_20 = 5'h13 == mhpmcounter_idx ? 32'h0 : _GEN_19; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_21 = 5'h14 == mhpmcounter_idx ? 32'h0 : _GEN_20; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_22 = 5'h15 == mhpmcounter_idx ? 32'h0 : _GEN_21; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_23 = 5'h16 == mhpmcounter_idx ? 32'h0 : _GEN_22; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_24 = 5'h17 == mhpmcounter_idx ? 32'h0 : _GEN_23; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_25 = 5'h18 == mhpmcounter_idx ? 32'h0 : _GEN_24; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_26 = 5'h19 == mhpmcounter_idx ? 32'h0 : _GEN_25; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_27 = 5'h1a == mhpmcounter_idx ? 32'h0 : _GEN_26; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_28 = 5'h1b == mhpmcounter_idx ? 32'h0 : _GEN_27; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_29 = 5'h1c == mhpmcounter_idx ? 32'h0 : _GEN_28; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_30 = 5'h1d == mhpmcounter_idx ? 32'h0 : _GEN_29; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_31 = 5'h1e == mhpmcounter_idx ? 32'h0 : _GEN_30; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [31:0] _GEN_32 = 5'h1f == mhpmcounter_idx ? 32'h0 : _GEN_31; // @[src/main/scala/coreGen/core/csr.scala 718:{30,30}]
  wire [63:0] mhpmcounter_0 = u_mcycle_counter_counter_val_o; // @[src/main/scala/coreGen/core/csr.scala 412:35 1640:41]
  wire [63:0] _GEN_34 = 5'h1 == mhpmcounter_idx ? 64'h0 : mhpmcounter_0; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] mhpmcounter_2 = u_minstret_counter_counter_val_o; // @[src/main/scala/coreGen/core/csr.scala 412:35 1650:41]
  wire [63:0] _GEN_35 = 5'h2 == mhpmcounter_idx ? mhpmcounter_2 : _GEN_34; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_36 = 5'h3 == mhpmcounter_idx ? 64'h0 : _GEN_35; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_37 = 5'h4 == mhpmcounter_idx ? 64'h0 : _GEN_36; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_38 = 5'h5 == mhpmcounter_idx ? 64'h0 : _GEN_37; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_39 = 5'h6 == mhpmcounter_idx ? 64'h0 : _GEN_38; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_40 = 5'h7 == mhpmcounter_idx ? 64'h0 : _GEN_39; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_41 = 5'h8 == mhpmcounter_idx ? 64'h0 : _GEN_40; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_42 = 5'h9 == mhpmcounter_idx ? 64'h0 : _GEN_41; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_43 = 5'ha == mhpmcounter_idx ? 64'h0 : _GEN_42; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_44 = 5'hb == mhpmcounter_idx ? 64'h0 : _GEN_43; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_45 = 5'hc == mhpmcounter_idx ? 64'h0 : _GEN_44; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_46 = 5'hd == mhpmcounter_idx ? 64'h0 : _GEN_45; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_47 = 5'he == mhpmcounter_idx ? 64'h0 : _GEN_46; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_48 = 5'hf == mhpmcounter_idx ? 64'h0 : _GEN_47; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_49 = 5'h10 == mhpmcounter_idx ? 64'h0 : _GEN_48; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_50 = 5'h11 == mhpmcounter_idx ? 64'h0 : _GEN_49; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_51 = 5'h12 == mhpmcounter_idx ? 64'h0 : _GEN_50; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_52 = 5'h13 == mhpmcounter_idx ? 64'h0 : _GEN_51; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_53 = 5'h14 == mhpmcounter_idx ? 64'h0 : _GEN_52; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_54 = 5'h15 == mhpmcounter_idx ? 64'h0 : _GEN_53; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_55 = 5'h16 == mhpmcounter_idx ? 64'h0 : _GEN_54; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_56 = 5'h17 == mhpmcounter_idx ? 64'h0 : _GEN_55; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_57 = 5'h18 == mhpmcounter_idx ? 64'h0 : _GEN_56; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_58 = 5'h19 == mhpmcounter_idx ? 64'h0 : _GEN_57; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_59 = 5'h1a == mhpmcounter_idx ? 64'h0 : _GEN_58; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_60 = 5'h1b == mhpmcounter_idx ? 64'h0 : _GEN_59; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_61 = 5'h1c == mhpmcounter_idx ? 64'h0 : _GEN_60; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_62 = 5'h1d == mhpmcounter_idx ? 64'h0 : _GEN_61; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_63 = 5'h1e == mhpmcounter_idx ? 64'h0 : _GEN_62; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire [63:0] _GEN_64 = 5'h1f == mhpmcounter_idx ? 64'h0 : _GEN_63; // @[src/main/scala/coreGen/core/csr.scala 731:{62,62}]
  wire  tcm_ecc_ie_q = u_tcmecc_ie_csr_rd_data_o[0]; // @[src/main/scala/coreGen/core/csr.scala 1277:22 355:32]
  wire [31:0] _csr_rdata_int_T_18 = {31'h0,tcm_ecc_ie_q}; // @[src/main/scala/coreGen/core/csr.scala 927:40]
  wire [31:0] dtcm_ecc_sdata_q = u_dtcmecc_sdata_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1297:26 369:54]
  wire [31:0] _GEN_65 = _T_263 ? dtcm_ecc_sdata_q : 32'h0; // @[src/main/scala/coreGen/core/csr.scala 430:33 469:5 947:34]
  wire [31:0] dtcm_ecc_naddr_nec_sec_q = u_dtcmecc_naddr_nec_sec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1292:34 366:44]
  wire [31:0] _GEN_66 = _T_262 ? dtcm_ecc_naddr_nec_sec_q : _GEN_65; // @[src/main/scala/coreGen/core/csr.scala 469:5 942:34]
  wire [31:0] itcm_ecc_sdata_q = u_itcmecc_sdata_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1287:26 362:54]
  wire [31:0] _GEN_67 = _T_261 ? itcm_ecc_sdata_q : _GEN_66; // @[src/main/scala/coreGen/core/csr.scala 469:5 937:34]
  wire [31:0] itcm_ecc_naddr_nec_sec_q = u_itcmecc_naddr_nec_sec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1282:34 359:44]
  wire [31:0] _GEN_68 = _T_260 ? itcm_ecc_naddr_nec_sec_q : _GEN_67; // @[src/main/scala/coreGen/core/csr.scala 469:5 932:34]
  wire [31:0] _GEN_69 = _T_259 ? _csr_rdata_int_T_18 : _GEN_68; // @[src/main/scala/coreGen/core/csr.scala 469:5 927:34]
  wire [31:0] _GEN_70 = 12'hcd2 == csr_addr_i ? 32'h0 : _GEN_69; // @[src/main/scala/coreGen/core/csr.scala 469:5 920:32]
  wire [31:0] _GEN_72 = 12'h3 == csr_addr_i ? 32'h0 : _GEN_70; // @[src/main/scala/coreGen/core/csr.scala 469:5 910:32]
  wire [31:0] _GEN_74 = 12'h2 == csr_addr_i ? 32'h0 : _GEN_72; // @[src/main/scala/coreGen/core/csr.scala 469:5 900:32]
  wire [31:0] _GEN_76 = 12'h1 == csr_addr_i ? 32'h0 : _GEN_74; // @[src/main/scala/coreGen/core/csr.scala 469:5 890:32]
  wire [31:0] _GEN_78 = 12'hc22 == csr_addr_i ? 32'h4 : _GEN_76; // @[src/main/scala/coreGen/core/csr.scala 469:5 873:32]
  wire [31:0] _GEN_80 = 12'hc21 == csr_addr_i ? vtype_i : _GEN_78; // @[src/main/scala/coreGen/core/csr.scala 469:5 863:32]
  wire [31:0] _GEN_82 = 12'hc20 == csr_addr_i ? {{27'd0}, vl_i} : _GEN_80; // @[src/main/scala/coreGen/core/csr.scala 469:5 853:32]
  wire [31:0] _GEN_84 = 12'hf == csr_addr_i ? {{29'd0}, vcsr_o} : _GEN_82; // @[src/main/scala/coreGen/core/csr.scala 469:5 843:32]
  wire [31:0] _GEN_86 = 12'ha == csr_addr_i ? {{30'd0}, vxrm_o} : _GEN_84; // @[src/main/scala/coreGen/core/csr.scala 469:5 833:32]
  wire [31:0] _GEN_88 = 12'h9 == csr_addr_i ? {{31'd0}, vxsat_o} : _GEN_86; // @[src/main/scala/coreGen/core/csr.scala 469:5 823:32]
  wire [31:0] _GEN_90 = 12'h8 == csr_addr_i ? {{27'd0}, vstart_o} : _GEN_88; // @[src/main/scala/coreGen/core/csr.scala 469:5 813:32]
  wire [31:0] _GEN_92 = 12'h7a3 == csr_addr_i | 12'h7a8 == csr_addr_i | 12'h7aa == csr_addr_i ? 32'h0 : _GEN_90; // @[src/main/scala/coreGen/core/csr.scala 469:5 803:27]
  wire [2:0] tselect_q = u_tselect_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1696:29 1726:36]
  wire [31:0] tmatch_value_q_7 = u_tmatch_value_csr_7_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_6 = u_tmatch_value_csr_6_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_5 = u_tmatch_value_csr_5_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_4 = u_tmatch_value_csr_4_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_3 = u_tmatch_value_csr_3_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_2 = u_tmatch_value_csr_2_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_1 = u_tmatch_value_csr_1_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] tmatch_value_q_0 = u_tmatch_value_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1700:34 1737:45]
  wire [31:0] _GEN_2256 = 3'h1 == tselect_q ? tmatch_value_q_1 : tmatch_value_q_0; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] _GEN_2257 = 3'h2 == tselect_q ? tmatch_value_q_2 : _GEN_2256; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] _GEN_2258 = 3'h3 == tselect_q ? tmatch_value_q_3 : _GEN_2257; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] _GEN_2259 = 3'h4 == tselect_q ? tmatch_value_q_4 : _GEN_2258; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] _GEN_2260 = 3'h5 == tselect_q ? tmatch_value_q_5 : _GEN_2259; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] _GEN_2261 = 3'h6 == tselect_q ? tmatch_value_q_6 : _GEN_2260; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] tmatch_value_rdata = 3'h7 == tselect_q ? tmatch_value_q_7 : _GEN_2261; // @[src/main/scala/coreGen/core/csr.scala 1759:{28,28}]
  wire [31:0] _GEN_94 = 12'h7a2 == csr_addr_i ? tmatch_value_rdata : _GEN_92; // @[src/main/scala/coreGen/core/csr.scala 469:5 794:27]
  wire [6:0] tmatch_control_q_7 = u_tmatch_control_csr_7_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_6 = u_tmatch_control_csr_6_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_5 = u_tmatch_control_csr_5_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_4 = u_tmatch_control_csr_4_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_3 = u_tmatch_control_csr_3_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_2 = u_tmatch_control_csr_2_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_1 = u_tmatch_control_csr_1_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] tmatch_control_q_0 = u_tmatch_control_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1698:36 1732:47]
  wire [6:0] _GEN_2248 = 3'h1 == tselect_q ? tmatch_control_q_1 : tmatch_control_q_0; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [6:0] _GEN_2249 = 3'h2 == tselect_q ? tmatch_control_q_2 : _GEN_2248; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [6:0] _GEN_2250 = 3'h3 == tselect_q ? tmatch_control_q_3 : _GEN_2249; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [6:0] _GEN_2251 = 3'h4 == tselect_q ? tmatch_control_q_4 : _GEN_2250; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [6:0] _GEN_2252 = 3'h5 == tselect_q ? tmatch_control_q_5 : _GEN_2251; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [6:0] _GEN_2253 = 3'h6 == tselect_q ? tmatch_control_q_6 : _GEN_2252; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [6:0] _GEN_2254 = 3'h7 == tselect_q ? tmatch_control_q_7 : _GEN_2253; // @[src/main/scala/coreGen/core/csr.scala 1751:{64,64}]
  wire [31:0] tmatch_control_rdata = {21'h50002,_GEN_2254[6:3],1'h1,2'h0,1'h1,_GEN_2254[2],_GEN_2254[1],_GEN_2254[0]}; // @[src/main/scala/coreGen/core/csr.scala 1741:35]
  wire [31:0] _GEN_96 = 12'h7a1 == csr_addr_i ? tmatch_control_rdata : _GEN_94; // @[src/main/scala/coreGen/core/csr.scala 469:5 784:27]
  wire [31:0] tselect_rdata = {29'h0,tselect_q}; // @[src/main/scala/coreGen/core/csr.scala 1740:29]
  wire [31:0] _GEN_98 = 12'h7a0 == csr_addr_i ? tselect_rdata : _GEN_96; // @[src/main/scala/coreGen/core/csr.scala 469:5 775:27]
  wire [31:0] _GEN_100 = 12'hc82 == csr_addr_i ? mhpmcounter_2[63:32] : _GEN_98; // @[src/main/scala/coreGen/core/csr.scala 469:5 769:27]
  wire [31:0] _GEN_102 = 12'hc80 == csr_addr_i ? mhpmcounter_0[63:32] : _GEN_100; // @[src/main/scala/coreGen/core/csr.scala 469:5 765:27]
  wire [31:0] _GEN_104 = 12'hc02 == csr_addr_i ? mhpmcounter_2[31:0] : _GEN_102; // @[src/main/scala/coreGen/core/csr.scala 469:5 761:27]
  wire [31:0] _GEN_106 = 12'hc00 == csr_addr_i ? mhpmcounter_0[31:0] : _GEN_104; // @[src/main/scala/coreGen/core/csr.scala 469:5 757:27]
  wire [31:0] mpvec_q = u_mpvec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1396:31 394:36]
  wire [31:0] _GEN_108 = 12'h7d4 == csr_addr_i ? mpvec_q : _GEN_106; // @[src/main/scala/coreGen/core/csr.scala 469:5 748:31]
  wire [31:0] _GEN_110 = _T_218 ? _GEN_64[63:32] : _GEN_108; // @[src/main/scala/coreGen/core/csr.scala 469:5 744:30]
  wire [31:0] _GEN_112 = _T_157 ? _GEN_64[31:0] : _GEN_110; // @[src/main/scala/coreGen/core/csr.scala 469:5 731:30]
  wire [31:0] _GEN_114 = _T_83 | 12'h333 == csr_addr_i | 12'h334 == csr_addr_i | 12'h335 == csr_addr_i | 12'h336 ==
    csr_addr_i | 12'h337 == csr_addr_i | 12'h338 == csr_addr_i | 12'h339 == csr_addr_i | 12'h33a == csr_addr_i | 12'h33b
     == csr_addr_i | 12'h33c == csr_addr_i | 12'h33d == csr_addr_i | 12'h33e == csr_addr_i | 12'h33f == csr_addr_i ?
    _GEN_32 : _GEN_112; // @[src/main/scala/coreGen/core/csr.scala 469:5 718:30]
  wire [31:0] mcountinhibit = {29'h1fffffff,mcountinhibit_q}; // @[src/main/scala/coreGen/core/csr.scala 1684:29]
  wire [31:0] _GEN_116 = 12'h320 == csr_addr_i ? mcountinhibit : _GEN_114; // @[src/main/scala/coreGen/core/csr.scala 469:5 708:46]
  wire [31:0] dscratch1_q = u_dscratch1_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 350:30 1434:33]
  wire [31:0] _GEN_118 = 12'h7b3 == csr_addr_i ? dscratch1_q : _GEN_116; // @[src/main/scala/coreGen/core/csr.scala 469:5 704:27]
  wire [31:0] dscratch0_q = u_dscratch0_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 349:30 1427:33]
  wire [31:0] _GEN_120 = 12'h7b2 == csr_addr_i ? dscratch0_q : _GEN_118; // @[src/main/scala/coreGen/core/csr.scala 469:5 698:27]
  wire [31:0] depc_q = u_depc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1420:29 346:30]
  wire [31:0] _GEN_122 = 12'h7b1 == csr_addr_i ? depc_q : _GEN_120; // @[src/main/scala/coreGen/core/csr.scala 469:5 692:27]
  wire [31:0] _GEN_124 = 12'h7b0 == csr_addr_i ? _csr_rdata_int_T_11 : _GEN_122; // @[src/main/scala/coreGen/core/csr.scala 469:5 686:27]
  wire [31:0] _GEN_126 = 12'h3bf == csr_addr_i ? 32'h0 : _GEN_124; // @[src/main/scala/coreGen/core/csr.scala 469:5 681:44]
  wire [31:0] _GEN_128 = 12'h3be == csr_addr_i ? 32'h0 : _GEN_126; // @[src/main/scala/coreGen/core/csr.scala 469:5 680:44]
  wire [31:0] _GEN_130 = 12'h3bd == csr_addr_i ? 32'h0 : _GEN_128; // @[src/main/scala/coreGen/core/csr.scala 469:5 679:44]
  wire [31:0] _GEN_132 = 12'h3bc == csr_addr_i ? 32'h0 : _GEN_130; // @[src/main/scala/coreGen/core/csr.scala 469:5 678:44]
  wire [31:0] _GEN_134 = 12'h3bb == csr_addr_i ? 32'h0 : _GEN_132; // @[src/main/scala/coreGen/core/csr.scala 469:5 676:44]
  wire [31:0] _GEN_136 = 12'h3ba == csr_addr_i ? 32'h0 : _GEN_134; // @[src/main/scala/coreGen/core/csr.scala 469:5 675:44]
  wire [31:0] _GEN_138 = 12'h3b9 == csr_addr_i ? 32'h0 : _GEN_136; // @[src/main/scala/coreGen/core/csr.scala 469:5 674:44]
  wire [31:0] _GEN_140 = 12'h3b8 == csr_addr_i ? 32'h0 : _GEN_138; // @[src/main/scala/coreGen/core/csr.scala 469:5 673:44]
  wire [31:0] _GEN_142 = 12'h3b7 == csr_addr_i ? 32'h0 : _GEN_140; // @[src/main/scala/coreGen/core/csr.scala 469:5 671:44]
  wire [31:0] _GEN_144 = 12'h3b6 == csr_addr_i ? 32'h0 : _GEN_142; // @[src/main/scala/coreGen/core/csr.scala 469:5 670:44]
  wire [31:0] _GEN_146 = 12'h3b5 == csr_addr_i ? 32'h0 : _GEN_144; // @[src/main/scala/coreGen/core/csr.scala 469:5 669:44]
  wire [31:0] _GEN_148 = 12'h3b4 == csr_addr_i ? 32'h0 : _GEN_146; // @[src/main/scala/coreGen/core/csr.scala 469:5 668:44]
  wire [31:0] _GEN_150 = 12'h3b3 == csr_addr_i ? 32'h0 : _GEN_148; // @[src/main/scala/coreGen/core/csr.scala 469:5 666:44]
  wire [31:0] _GEN_152 = 12'h3b2 == csr_addr_i ? 32'h0 : _GEN_150; // @[src/main/scala/coreGen/core/csr.scala 469:5 665:44]
  wire [31:0] _GEN_154 = 12'h3b1 == csr_addr_i ? 32'h0 : _GEN_152; // @[src/main/scala/coreGen/core/csr.scala 469:5 664:44]
  wire [31:0] _GEN_156 = 12'h3b0 == csr_addr_i ? 32'h0 : _GEN_154; // @[src/main/scala/coreGen/core/csr.scala 469:5 663:44]
  wire [31:0] _GEN_159 = 12'h3a3 == csr_addr_i ? 32'h0 : _GEN_156; // @[src/main/scala/coreGen/core/csr.scala 469:5 660:47]
  wire [31:0] _GEN_161 = 12'h3a2 == csr_addr_i ? 32'h0 : _GEN_159; // @[src/main/scala/coreGen/core/csr.scala 469:5 657:47]
  wire [31:0] _GEN_163 = 12'h3a1 == csr_addr_i ? 32'h0 : _GEN_161; // @[src/main/scala/coreGen/core/csr.scala 469:5 653:47]
  wire [31:0] _GEN_165 = 12'h3a0 == csr_addr_i ? 32'h0 : _GEN_163; // @[src/main/scala/coreGen/core/csr.scala 469:5 649:47]
  wire [31:0] _GEN_166 = 12'h344 == csr_addr_i ? _csr_rdata_int_T_6 : _GEN_165; // @[src/main/scala/coreGen/core/csr.scala 469:5 609:37]
  wire [31:0] _GEN_168 = 12'h306 == csr_addr_i ? mcounter_q : _GEN_166; // @[src/main/scala/coreGen/core/csr.scala 469:5 600:29]
  wire [31:0] mtval_q = u_mtval_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1382:29 329:30]
  wire [31:0] _GEN_170 = 12'h343 == csr_addr_i ? mtval_q : _GEN_168; // @[src/main/scala/coreGen/core/csr.scala 469:5 595:29]
  wire [31:0] _GEN_172 = 12'h342 == csr_addr_i ? _csr_rdata_int_T_5 : _GEN_170; // @[src/main/scala/coreGen/core/csr.scala 469:5 591:29]
  wire [31:0] mepc_q = u_mepc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1328:26 323:30]
  wire [31:0] _GEN_174 = 12'h341 == csr_addr_i ? mepc_q : _GEN_172; // @[src/main/scala/coreGen/core/csr.scala 469:5 587:29]
  wire [31:0] mtvec_q = u_mtvec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1389:29 338:30]
  wire [31:0] _GEN_176 = 12'h305 == csr_addr_i ? mtvec_q : _GEN_174; // @[src/main/scala/coreGen/core/csr.scala 469:5 584:29]
  wire [31:0] mscratch_q = u_mscratch_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1365:30 321:30]
  wire [31:0] _GEN_178 = 12'h340 == csr_addr_i ? mscratch_q : _GEN_176; // @[src/main/scala/coreGen/core/csr.scala 469:5 580:29]
  wire [31:0] _GEN_180 = 12'h304 == csr_addr_i ? _csr_rdata_int_T_2 : _GEN_178; // @[src/main/scala/coreGen/core/csr.scala 469:5 541:37]
  wire [31:0] _GEN_182 = 12'h301 == csr_addr_i ? 32'h40301104 : _GEN_180; // @[src/main/scala/coreGen/core/csr.scala 469:5 534:29]
  wire [31:0] _GEN_184 = 12'h300 == csr_addr_i ? _csr_rdata_int_T_1 : _GEN_182; // @[src/main/scala/coreGen/core/csr.scala 469:5 514:31]
  wire [31:0] _GEN_186 = 12'hf14 == csr_addr_i ? 32'h0 : _GEN_184; // @[src/main/scala/coreGen/core/csr.scala 469:5 491:29]
  wire [31:0] _GEN_188 = 12'hf15 == csr_addr_i ? 32'h0 : _GEN_186; // @[src/main/scala/coreGen/core/csr.scala 469:5 486:29]
  wire [31:0] _GEN_190 = 12'hf11 == csr_addr_i ? 32'h424f5343 : _GEN_188; // @[src/main/scala/coreGen/core/csr.scala 469:5 481:29]
  wire [31:0] _GEN_192 = 12'hf12 == csr_addr_i ? 32'h1 : _GEN_190; // @[src/main/scala/coreGen/core/csr.scala 469:5 476:29]
  wire  _GEN_201 = _T_234 | _T_235; // @[src/main/scala/coreGen/core/csr.scala 995:31 1006:33]
  wire  _GEN_205 = _T_233 | _GEN_201; // @[src/main/scala/coreGen/core/csr.scala 995:31 1002:33]
  wire  _GEN_210 = _T_232 | _GEN_205; // @[src/main/scala/coreGen/core/csr.scala 995:31 998:33]
  wire  vcsr_update = csr_we_int & _GEN_210; // @[src/main/scala/coreGen/core/csr.scala 993:21 994:26]
  wire [1:0] _mstatus_vs_n_T_1 = rvv_valid_i | vcsr_update ? 2'h3 : mstatus_vs_q; // @[src/main/scala/coreGen/core/csr.scala 992:28]
  wire [1:0] _GEN_196 = _T_5 ? csr_wdata_int[10:9] : _mstatus_vs_n_T_1; // @[src/main/scala/coreGen/core/csr.scala 995:31 1013:33 992:21]
  wire [2:0] _GEN_197 = _T_235 ? csr_wdata_int[2:0] : 3'h0; // @[src/main/scala/coreGen/core/csr.scala 1009:31 995:31 249:41]
  wire [1:0] _GEN_199 = _T_235 ? _mstatus_vs_n_T_1 : _GEN_196; // @[src/main/scala/coreGen/core/csr.scala 992:21 995:31]
  wire  _GEN_204 = _T_233 & tcm_ecc_ie_d; // @[src/main/scala/coreGen/core/csr.scala 1001:31 995:31 243:41]
  wire  _GEN_211 = _T_232 ? 1'h0 : _GEN_204; // @[src/main/scala/coreGen/core/csr.scala 995:31 243:41]
  wire  _T_258 = csr_wdata_int[12:11] != 2'h3 & csr_wdata_int[12:11] != 2'h0; // @[src/main/scala/coreGen/core/csr.scala 1032:58]
  wire [1:0] _GEN_221 = _T_258 ? 2'h3 : csr_wdata_int[12:11]; // @[src/main/scala/coreGen/core/csr.scala 1033:17 1029:33 1034:37]
  wire  _T_277 = csr_wdata_int[1:0] != 2'h3 & csr_wdata_int[1:0] != 2'h0; // @[src/main/scala/coreGen/core/csr.scala 1077:58]
  wire [1:0] _GEN_222 = _T_277 ? 2'h3 : csr_wdata_int[1:0]; // @[src/main/scala/coreGen/core/csr.scala 1078:17 1079:32 1073:34]
  wire  _GEN_223 = 5'h0 == mhpmcounter_idx; // @[src/main/scala/coreGen/core/csr.scala 1115:{49,49} 414:39]
  wire  _GEN_224 = 5'h1 == mhpmcounter_idx; // @[src/main/scala/coreGen/core/csr.scala 1115:{49,49} 414:39]
  wire  _GEN_225 = 5'h2 == mhpmcounter_idx; // @[src/main/scala/coreGen/core/csr.scala 1115:{49,49} 414:39]
  wire  _GEN_351 = _T_157 ? 1'h0 : _T_218 & _GEN_223; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_352 = _T_157 ? 1'h0 : _T_218 & _GEN_224; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_353 = _T_157 ? 1'h0 : _T_218 & _GEN_225; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_384 = _T_39 ? 1'h0 : _T_157 & _GEN_223; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_385 = _T_39 ? 1'h0 : _T_157 & _GEN_224; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_386 = _T_39 ? 1'h0 : _T_157 & _GEN_225; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_416 = _T_39 ? 1'h0 : _GEN_351; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_417 = _T_39 ? 1'h0 : _GEN_352; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_418 = _T_39 ? 1'h0 : _GEN_353; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_449 = _T_38 ? 1'h0 : _T_39; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_450 = _T_38 ? 1'h0 : _GEN_384; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_451 = _T_38 ? 1'h0 : _GEN_385; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_452 = _T_38 ? 1'h0 : _GEN_386; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_482 = _T_38 ? 1'h0 : _GEN_416; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_483 = _T_38 ? 1'h0 : _GEN_417; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_484 = _T_38 ? 1'h0 : _GEN_418; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_515 = _T_37 ? 1'h0 : _T_38; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_516 = _T_37 ? 1'h0 : _GEN_449; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_517 = _T_37 ? 1'h0 : _GEN_450; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_518 = _T_37 ? 1'h0 : _GEN_451; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_519 = _T_37 ? 1'h0 : _GEN_452; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_549 = _T_37 ? 1'h0 : _GEN_482; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_550 = _T_37 ? 1'h0 : _GEN_483; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_551 = _T_37 ? 1'h0 : _GEN_484; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_582 = _T_36 ? 1'h0 : _T_37; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_583 = _T_36 ? 1'h0 : _GEN_515; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_584 = _T_36 ? 1'h0 : _GEN_516; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_585 = _T_36 ? 1'h0 : _GEN_517; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_586 = _T_36 ? 1'h0 : _GEN_518; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_587 = _T_36 ? 1'h0 : _GEN_519; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_617 = _T_36 ? 1'h0 : _GEN_549; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_618 = _T_36 ? 1'h0 : _GEN_550; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_619 = _T_36 ? 1'h0 : _GEN_551; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire [3:0] _GEN_649 = _T_35 ? 4'h4 : dcsr_q_xdebugver; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1075:34 344:34]
  wire [11:0] _GEN_650 = _T_35 ? 12'h0 : dcsr_q_zero2; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1093:37 344:34]
  wire  _GEN_651 = _T_35 ? csr_wdata_int[15] : dcsr_q_ebreakm; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1073:34 344:34]
  wire  _GEN_652 = _T_35 ? 1'h0 : dcsr_q_zero1; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1092:37 344:34]
  wire  _GEN_653 = _T_35 ? csr_wdata_int[13] : dcsr_q_ebreaks; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1073:34 344:34]
  wire  _GEN_654 = _T_35 ? csr_wdata_int[12] : dcsr_q_ebreaku; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1073:34 344:34]
  wire  _GEN_655 = _T_35 ? csr_wdata_int[11] : dcsr_q_stepie; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1073:34 344:34]
  wire  _GEN_656 = _T_35 ? 1'h0 : dcsr_q_stopcount; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1087:37 344:34]
  wire  _GEN_657 = _T_35 ? 1'h0 : dcsr_q_stoptime; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1088:37 344:34]
  wire  _GEN_659 = _T_35 ? 1'h0 : dcsr_q_zero0; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1091:37 344:34]
  wire  _GEN_660 = _T_35 ? 1'h0 : dcsr_q_mprven; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1086:37 344:34]
  wire  _GEN_661 = _T_35 ? 1'h0 : dcsr_q_nmip; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1085:37 344:34]
  wire  _GEN_662 = _T_35 ? csr_wdata_int[2] : dcsr_q_step; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1073:34 344:34]
  wire [1:0] _GEN_663 = _T_35 ? _GEN_222 : dcsr_q_prv; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_665 = _T_35 ? 1'h0 : _T_36; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_666 = _T_35 ? 1'h0 : _GEN_582; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_667 = _T_35 ? 1'h0 : _GEN_583; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_668 = _T_35 ? 1'h0 : _GEN_584; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_669 = _T_35 ? 1'h0 : _GEN_585; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_670 = _T_35 ? 1'h0 : _GEN_586; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_671 = _T_35 ? 1'h0 : _GEN_587; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_701 = _T_35 ? 1'h0 : _GEN_617; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_702 = _T_35 ? 1'h0 : _GEN_618; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_703 = _T_35 ? 1'h0 : _GEN_619; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire [3:0] _GEN_734 = _T_13 ? dcsr_q_xdebugver : _GEN_649; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_735 = _T_13 ? dcsr_q_zero2 : _GEN_650; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_736 = _T_13 ? dcsr_q_ebreakm : _GEN_651; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_737 = _T_13 ? dcsr_q_zero1 : _GEN_652; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_738 = _T_13 ? dcsr_q_ebreaks : _GEN_653; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_739 = _T_13 ? dcsr_q_ebreaku : _GEN_654; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_740 = _T_13 ? dcsr_q_stepie : _GEN_655; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_741 = _T_13 ? dcsr_q_stopcount : _GEN_656; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_742 = _T_13 ? dcsr_q_stoptime : _GEN_657; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_744 = _T_13 ? dcsr_q_zero0 : _GEN_659; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_745 = _T_13 ? dcsr_q_mprven : _GEN_660; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_746 = _T_13 ? dcsr_q_nmip : _GEN_661; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_747 = _T_13 ? dcsr_q_step : _GEN_662; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_748 = _T_13 ? dcsr_q_prv : _GEN_663; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_749 = _T_13 ? 1'h0 : _T_35; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_750 = _T_13 ? 1'h0 : _GEN_665; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_751 = _T_13 ? 1'h0 : _GEN_666; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_752 = _T_13 ? 1'h0 : _GEN_667; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_753 = _T_13 ? 1'h0 : _GEN_668; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_754 = _T_13 ? 1'h0 : _GEN_669; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_755 = _T_13 ? 1'h0 : _GEN_670; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_756 = _T_13 ? 1'h0 : _GEN_671; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_786 = _T_13 ? 1'h0 : _GEN_701; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_787 = _T_13 ? 1'h0 : _GEN_702; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_788 = _T_13 ? 1'h0 : _GEN_703; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire [31:0] _GEN_819 = _T_219 ? csr_wdata_int : 32'h0; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1066:30 393:36]
  wire [3:0] _GEN_821 = _T_219 ? dcsr_q_xdebugver : _GEN_734; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_822 = _T_219 ? dcsr_q_zero2 : _GEN_735; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_823 = _T_219 ? dcsr_q_ebreakm : _GEN_736; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_824 = _T_219 ? dcsr_q_zero1 : _GEN_737; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_825 = _T_219 ? dcsr_q_ebreaks : _GEN_738; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_826 = _T_219 ? dcsr_q_ebreaku : _GEN_739; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_827 = _T_219 ? dcsr_q_stepie : _GEN_740; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_828 = _T_219 ? dcsr_q_stopcount : _GEN_741; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_829 = _T_219 ? dcsr_q_stoptime : _GEN_742; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_831 = _T_219 ? dcsr_q_zero0 : _GEN_744; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_832 = _T_219 ? dcsr_q_mprven : _GEN_745; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_833 = _T_219 ? dcsr_q_nmip : _GEN_746; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_834 = _T_219 ? dcsr_q_step : _GEN_747; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_835 = _T_219 ? dcsr_q_prv : _GEN_748; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_836 = _T_219 ? 1'h0 : _GEN_749; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_837 = _T_219 ? 1'h0 : _GEN_750; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_838 = _T_219 ? 1'h0 : _GEN_751; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_839 = _T_219 ? 1'h0 : _GEN_752; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_840 = _T_219 ? 1'h0 : _GEN_753; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_841 = _T_219 ? 1'h0 : _GEN_754; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_842 = _T_219 ? 1'h0 : _GEN_755; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_843 = _T_219 ? 1'h0 : _GEN_756; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_873 = _T_219 ? 1'h0 : _GEN_786; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_874 = _T_219 ? 1'h0 : _GEN_787; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_875 = _T_219 ? 1'h0 : _GEN_788; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_906 = _T_9 ? 1'h0 : _T_219; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_907 = _T_9 ? 32'h0 : _GEN_819; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_909 = _T_9 ? dcsr_q_xdebugver : _GEN_821; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_910 = _T_9 ? dcsr_q_zero2 : _GEN_822; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_911 = _T_9 ? dcsr_q_ebreakm : _GEN_823; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_912 = _T_9 ? dcsr_q_zero1 : _GEN_824; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_913 = _T_9 ? dcsr_q_ebreaks : _GEN_825; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_914 = _T_9 ? dcsr_q_ebreaku : _GEN_826; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_915 = _T_9 ? dcsr_q_stepie : _GEN_827; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_916 = _T_9 ? dcsr_q_stopcount : _GEN_828; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_917 = _T_9 ? dcsr_q_stoptime : _GEN_829; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_919 = _T_9 ? dcsr_q_zero0 : _GEN_831; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_920 = _T_9 ? dcsr_q_mprven : _GEN_832; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_921 = _T_9 ? dcsr_q_nmip : _GEN_833; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_922 = _T_9 ? dcsr_q_step : _GEN_834; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_923 = _T_9 ? dcsr_q_prv : _GEN_835; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_924 = _T_9 ? 1'h0 : _GEN_836; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_925 = _T_9 ? 1'h0 : _GEN_837; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_926 = _T_9 ? 1'h0 : _GEN_838; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_927 = _T_9 ? 1'h0 : _GEN_839; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_928 = _T_9 ? 1'h0 : _GEN_840; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_929 = _T_9 ? 1'h0 : _GEN_841; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_930 = _T_9 ? 1'h0 : _GEN_842; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_931 = _T_9 ? 1'h0 : _GEN_843; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_961 = _T_9 ? 1'h0 : _GEN_873; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_962 = _T_9 ? 1'h0 : _GEN_874; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_963 = _T_9 ? 1'h0 : _GEN_875; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_994 = _T_12 ? 1'h0 : _T_9; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_995 = _T_12 ? 1'h0 : _GEN_906; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_996 = _T_12 ? 32'h0 : _GEN_907; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_998 = _T_12 ? dcsr_q_xdebugver : _GEN_909; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_999 = _T_12 ? dcsr_q_zero2 : _GEN_910; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1000 = _T_12 ? dcsr_q_ebreakm : _GEN_911; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1001 = _T_12 ? dcsr_q_zero1 : _GEN_912; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1002 = _T_12 ? dcsr_q_ebreaks : _GEN_913; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1003 = _T_12 ? dcsr_q_ebreaku : _GEN_914; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1004 = _T_12 ? dcsr_q_stepie : _GEN_915; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1005 = _T_12 ? dcsr_q_stopcount : _GEN_916; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1006 = _T_12 ? dcsr_q_stoptime : _GEN_917; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1008 = _T_12 ? dcsr_q_zero0 : _GEN_919; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1009 = _T_12 ? dcsr_q_mprven : _GEN_920; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1010 = _T_12 ? dcsr_q_nmip : _GEN_921; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1011 = _T_12 ? dcsr_q_step : _GEN_922; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1012 = _T_12 ? dcsr_q_prv : _GEN_923; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1013 = _T_12 ? 1'h0 : _GEN_924; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1014 = _T_12 ? 1'h0 : _GEN_925; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1015 = _T_12 ? 1'h0 : _GEN_926; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1016 = _T_12 ? 1'h0 : _GEN_927; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1017 = _T_12 ? 1'h0 : _GEN_928; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1018 = _T_12 ? 1'h0 : _GEN_929; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1019 = _T_12 ? 1'h0 : _GEN_930; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1020 = _T_12 ? 1'h0 : _GEN_931; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1050 = _T_12 ? 1'h0 : _GEN_961; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1051 = _T_12 ? 1'h0 : _GEN_962; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1052 = _T_12 ? 1'h0 : _GEN_963; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1083 = _T_11 ? 1'h0 : _T_12; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1084 = _T_11 ? 1'h0 : _GEN_994; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1085 = _T_11 ? 1'h0 : _GEN_995; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1086 = _T_11 ? 32'h0 : _GEN_996; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1088 = _T_11 ? dcsr_q_xdebugver : _GEN_998; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1089 = _T_11 ? dcsr_q_zero2 : _GEN_999; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1090 = _T_11 ? dcsr_q_ebreakm : _GEN_1000; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1091 = _T_11 ? dcsr_q_zero1 : _GEN_1001; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1092 = _T_11 ? dcsr_q_ebreaks : _GEN_1002; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1093 = _T_11 ? dcsr_q_ebreaku : _GEN_1003; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1094 = _T_11 ? dcsr_q_stepie : _GEN_1004; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1095 = _T_11 ? dcsr_q_stopcount : _GEN_1005; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1096 = _T_11 ? dcsr_q_stoptime : _GEN_1006; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1098 = _T_11 ? dcsr_q_zero0 : _GEN_1008; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1099 = _T_11 ? dcsr_q_mprven : _GEN_1009; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1100 = _T_11 ? dcsr_q_nmip : _GEN_1010; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1101 = _T_11 ? dcsr_q_step : _GEN_1011; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1102 = _T_11 ? dcsr_q_prv : _GEN_1012; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1103 = _T_11 ? 1'h0 : _GEN_1013; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1104 = _T_11 ? 1'h0 : _GEN_1014; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1105 = _T_11 ? 1'h0 : _GEN_1015; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1106 = _T_11 ? 1'h0 : _GEN_1016; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1107 = _T_11 ? 1'h0 : _GEN_1017; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1108 = _T_11 ? 1'h0 : _GEN_1018; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1109 = _T_11 ? 1'h0 : _GEN_1019; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1110 = _T_11 ? 1'h0 : _GEN_1020; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1140 = _T_11 ? 1'h0 : _GEN_1050; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1141 = _T_11 ? 1'h0 : _GEN_1051; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1142 = _T_11 ? 1'h0 : _GEN_1052; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1173 = _T_10 ? 1'h0 : _T_11; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1174 = _T_10 ? 1'h0 : _GEN_1083; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1175 = _T_10 ? 1'h0 : _GEN_1084; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1176 = _T_10 ? 1'h0 : _GEN_1085; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1177 = _T_10 ? 32'h0 : _GEN_1086; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1179 = _T_10 ? dcsr_q_xdebugver : _GEN_1088; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1180 = _T_10 ? dcsr_q_zero2 : _GEN_1089; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1181 = _T_10 ? dcsr_q_ebreakm : _GEN_1090; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1182 = _T_10 ? dcsr_q_zero1 : _GEN_1091; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1183 = _T_10 ? dcsr_q_ebreaks : _GEN_1092; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1184 = _T_10 ? dcsr_q_ebreaku : _GEN_1093; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1185 = _T_10 ? dcsr_q_stepie : _GEN_1094; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1186 = _T_10 ? dcsr_q_stopcount : _GEN_1095; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1187 = _T_10 ? dcsr_q_stoptime : _GEN_1096; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1189 = _T_10 ? dcsr_q_zero0 : _GEN_1098; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1190 = _T_10 ? dcsr_q_mprven : _GEN_1099; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1191 = _T_10 ? dcsr_q_nmip : _GEN_1100; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1192 = _T_10 ? dcsr_q_step : _GEN_1101; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1193 = _T_10 ? dcsr_q_prv : _GEN_1102; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1194 = _T_10 ? 1'h0 : _GEN_1103; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1195 = _T_10 ? 1'h0 : _GEN_1104; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1196 = _T_10 ? 1'h0 : _GEN_1105; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1197 = _T_10 ? 1'h0 : _GEN_1106; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1198 = _T_10 ? 1'h0 : _GEN_1107; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1199 = _T_10 ? 1'h0 : _GEN_1108; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1200 = _T_10 ? 1'h0 : _GEN_1109; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1201 = _T_10 ? 1'h0 : _GEN_1110; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1231 = _T_10 ? 1'h0 : _GEN_1140; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1232 = _T_10 ? 1'h0 : _GEN_1141; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1233 = _T_10 ? 1'h0 : _GEN_1142; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1264 = _T_8 ? 1'h0 : _T_10; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1265 = _T_8 ? 1'h0 : _GEN_1173; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1266 = _T_8 ? 1'h0 : _GEN_1174; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1267 = _T_8 ? 1'h0 : _GEN_1175; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1268 = _T_8 ? 1'h0 : _GEN_1176; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1269 = _T_8 ? 32'h0 : _GEN_1177; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1271 = _T_8 ? dcsr_q_xdebugver : _GEN_1179; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1272 = _T_8 ? dcsr_q_zero2 : _GEN_1180; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1273 = _T_8 ? dcsr_q_ebreakm : _GEN_1181; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1274 = _T_8 ? dcsr_q_zero1 : _GEN_1182; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1275 = _T_8 ? dcsr_q_ebreaks : _GEN_1183; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1276 = _T_8 ? dcsr_q_ebreaku : _GEN_1184; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1277 = _T_8 ? dcsr_q_stepie : _GEN_1185; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1278 = _T_8 ? dcsr_q_stopcount : _GEN_1186; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1279 = _T_8 ? dcsr_q_stoptime : _GEN_1187; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1281 = _T_8 ? dcsr_q_zero0 : _GEN_1189; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1282 = _T_8 ? dcsr_q_mprven : _GEN_1190; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1283 = _T_8 ? dcsr_q_nmip : _GEN_1191; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1284 = _T_8 ? dcsr_q_step : _GEN_1192; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1285 = _T_8 ? dcsr_q_prv : _GEN_1193; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1286 = _T_8 ? 1'h0 : _GEN_1194; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1287 = _T_8 ? 1'h0 : _GEN_1195; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1288 = _T_8 ? 1'h0 : _GEN_1196; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1289 = _T_8 ? 1'h0 : _GEN_1197; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1290 = _T_8 ? 1'h0 : _GEN_1198; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1291 = _T_8 ? 1'h0 : _GEN_1199; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1292 = _T_8 ? 1'h0 : _GEN_1200; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1293 = _T_8 ? 1'h0 : _GEN_1201; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1323 = _T_8 ? 1'h0 : _GEN_1231; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1324 = _T_8 ? 1'h0 : _GEN_1232; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1325 = _T_8 ? 1'h0 : _GEN_1233; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1356 = _T_7 ? 1'h0 : _T_8; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1357 = _T_7 ? 1'h0 : _GEN_1264; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1358 = _T_7 ? 1'h0 : _GEN_1265; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1359 = _T_7 ? 1'h0 : _GEN_1266; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1360 = _T_7 ? 1'h0 : _GEN_1267; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1361 = _T_7 ? 1'h0 : _GEN_1268; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1362 = _T_7 ? 32'h0 : _GEN_1269; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1364 = _T_7 ? dcsr_q_xdebugver : _GEN_1271; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1365 = _T_7 ? dcsr_q_zero2 : _GEN_1272; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1366 = _T_7 ? dcsr_q_ebreakm : _GEN_1273; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1367 = _T_7 ? dcsr_q_zero1 : _GEN_1274; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1368 = _T_7 ? dcsr_q_ebreaks : _GEN_1275; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1369 = _T_7 ? dcsr_q_ebreaku : _GEN_1276; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1370 = _T_7 ? dcsr_q_stepie : _GEN_1277; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1371 = _T_7 ? dcsr_q_stopcount : _GEN_1278; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1372 = _T_7 ? dcsr_q_stoptime : _GEN_1279; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1374 = _T_7 ? dcsr_q_zero0 : _GEN_1281; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1375 = _T_7 ? dcsr_q_mprven : _GEN_1282; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1376 = _T_7 ? dcsr_q_nmip : _GEN_1283; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1377 = _T_7 ? dcsr_q_step : _GEN_1284; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1378 = _T_7 ? dcsr_q_prv : _GEN_1285; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1379 = _T_7 ? 1'h0 : _GEN_1286; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1380 = _T_7 ? 1'h0 : _GEN_1287; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1381 = _T_7 ? 1'h0 : _GEN_1288; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1382 = _T_7 ? 1'h0 : _GEN_1289; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1383 = _T_7 ? 1'h0 : _GEN_1290; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1384 = _T_7 ? 1'h0 : _GEN_1291; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1385 = _T_7 ? 1'h0 : _GEN_1292; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1386 = _T_7 ? 1'h0 : _GEN_1293; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1416 = _T_7 ? 1'h0 : _GEN_1323; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1417 = _T_7 ? 1'h0 : _GEN_1324; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1418 = _T_7 ? 1'h0 : _GEN_1325; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1449 = 12'h7d0 == csr_addr_i ? 1'h0 : _T_7; // @[src/main/scala/coreGen/core/csr.scala 1022:9 320:34]
  wire  _GEN_1450 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1356; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1451 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1357; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1452 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1358; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1453 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1359; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1454 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1360; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1455 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1361; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1456 = 12'h7d0 == csr_addr_i ? 32'h0 : _GEN_1362; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1458 = 12'h7d0 == csr_addr_i ? dcsr_q_xdebugver : _GEN_1364; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1459 = 12'h7d0 == csr_addr_i ? dcsr_q_zero2 : _GEN_1365; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1460 = 12'h7d0 == csr_addr_i ? dcsr_q_ebreakm : _GEN_1366; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1461 = 12'h7d0 == csr_addr_i ? dcsr_q_zero1 : _GEN_1367; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1462 = 12'h7d0 == csr_addr_i ? dcsr_q_ebreaks : _GEN_1368; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1463 = 12'h7d0 == csr_addr_i ? dcsr_q_ebreaku : _GEN_1369; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1464 = 12'h7d0 == csr_addr_i ? dcsr_q_stepie : _GEN_1370; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1465 = 12'h7d0 == csr_addr_i ? dcsr_q_stopcount : _GEN_1371; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1466 = 12'h7d0 == csr_addr_i ? dcsr_q_stoptime : _GEN_1372; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1468 = 12'h7d0 == csr_addr_i ? dcsr_q_zero0 : _GEN_1374; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1469 = 12'h7d0 == csr_addr_i ? dcsr_q_mprven : _GEN_1375; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1470 = 12'h7d0 == csr_addr_i ? dcsr_q_nmip : _GEN_1376; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1471 = 12'h7d0 == csr_addr_i ? dcsr_q_step : _GEN_1377; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1472 = 12'h7d0 == csr_addr_i ? dcsr_q_prv : _GEN_1378; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1473 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1379; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1474 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1380; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1475 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1381; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1476 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1382; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1477 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1383; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1478 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1384; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1479 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1385; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1480 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1386; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1510 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1416; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1511 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1417; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1512 = 12'h7d0 == csr_addr_i ? 1'h0 : _GEN_1418; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1543 = 12'h7cc == csr_addr_i ? 1'h0 : 12'h7d0 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9 370:37]
  wire  _GEN_1544 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1449; // @[src/main/scala/coreGen/core/csr.scala 1022:9 320:34]
  wire  _GEN_1545 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1450; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1546 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1451; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1547 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1452; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1548 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1453; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1549 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1454; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1550 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1455; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1551 = 12'h7cc == csr_addr_i ? 32'h0 : _GEN_1456; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1553 = 12'h7cc == csr_addr_i ? dcsr_q_xdebugver : _GEN_1458; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1554 = 12'h7cc == csr_addr_i ? dcsr_q_zero2 : _GEN_1459; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1555 = 12'h7cc == csr_addr_i ? dcsr_q_ebreakm : _GEN_1460; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1556 = 12'h7cc == csr_addr_i ? dcsr_q_zero1 : _GEN_1461; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1557 = 12'h7cc == csr_addr_i ? dcsr_q_ebreaks : _GEN_1462; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1558 = 12'h7cc == csr_addr_i ? dcsr_q_ebreaku : _GEN_1463; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1559 = 12'h7cc == csr_addr_i ? dcsr_q_stepie : _GEN_1464; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1560 = 12'h7cc == csr_addr_i ? dcsr_q_stopcount : _GEN_1465; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1561 = 12'h7cc == csr_addr_i ? dcsr_q_stoptime : _GEN_1466; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1563 = 12'h7cc == csr_addr_i ? dcsr_q_zero0 : _GEN_1468; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1564 = 12'h7cc == csr_addr_i ? dcsr_q_mprven : _GEN_1469; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1565 = 12'h7cc == csr_addr_i ? dcsr_q_nmip : _GEN_1470; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1566 = 12'h7cc == csr_addr_i ? dcsr_q_step : _GEN_1471; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1567 = 12'h7cc == csr_addr_i ? dcsr_q_prv : _GEN_1472; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1568 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1473; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1569 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1474; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1570 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1475; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1571 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1476; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1572 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1477; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1573 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1478; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1574 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1479; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1575 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1480; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1605 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1510; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1606 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1511; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1607 = 12'h7cc == csr_addr_i ? 1'h0 : _GEN_1512; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1638 = 12'h7c8 == csr_addr_i ? 1'h0 : 12'h7cc == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9 368:45]
  wire  _GEN_1639 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1543; // @[src/main/scala/coreGen/core/csr.scala 1022:9 370:37]
  wire  _GEN_1640 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1544; // @[src/main/scala/coreGen/core/csr.scala 1022:9 320:34]
  wire  _GEN_1641 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1545; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1642 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1546; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1643 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1547; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1644 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1548; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1645 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1549; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1646 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1550; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1647 = 12'h7c8 == csr_addr_i ? 32'h0 : _GEN_1551; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1649 = 12'h7c8 == csr_addr_i ? dcsr_q_xdebugver : _GEN_1553; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1650 = 12'h7c8 == csr_addr_i ? dcsr_q_zero2 : _GEN_1554; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1651 = 12'h7c8 == csr_addr_i ? dcsr_q_ebreakm : _GEN_1555; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1652 = 12'h7c8 == csr_addr_i ? dcsr_q_zero1 : _GEN_1556; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1653 = 12'h7c8 == csr_addr_i ? dcsr_q_ebreaks : _GEN_1557; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1654 = 12'h7c8 == csr_addr_i ? dcsr_q_ebreaku : _GEN_1558; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1655 = 12'h7c8 == csr_addr_i ? dcsr_q_stepie : _GEN_1559; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1656 = 12'h7c8 == csr_addr_i ? dcsr_q_stopcount : _GEN_1560; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1657 = 12'h7c8 == csr_addr_i ? dcsr_q_stoptime : _GEN_1561; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1659 = 12'h7c8 == csr_addr_i ? dcsr_q_zero0 : _GEN_1563; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1660 = 12'h7c8 == csr_addr_i ? dcsr_q_mprven : _GEN_1564; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1661 = 12'h7c8 == csr_addr_i ? dcsr_q_nmip : _GEN_1565; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1662 = 12'h7c8 == csr_addr_i ? dcsr_q_step : _GEN_1566; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1663 = 12'h7c8 == csr_addr_i ? dcsr_q_prv : _GEN_1567; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1664 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1568; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1665 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1569; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1666 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1570; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1667 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1571; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1668 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1572; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1669 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1573; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1670 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1574; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1671 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1575; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1701 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1605; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1702 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1606; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1703 = 12'h7c8 == csr_addr_i ? 1'h0 : _GEN_1607; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1734 = 12'h7c4 == csr_addr_i ? 1'h0 : 12'h7c8 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9 363:37]
  wire  _GEN_1735 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1638; // @[src/main/scala/coreGen/core/csr.scala 1022:9 368:45]
  wire  _GEN_1736 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1639; // @[src/main/scala/coreGen/core/csr.scala 1022:9 370:37]
  wire  _GEN_1737 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1640; // @[src/main/scala/coreGen/core/csr.scala 1022:9 320:34]
  wire  _GEN_1738 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1641; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1739 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1642; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1740 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1643; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1741 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1644; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1742 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1645; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1743 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1646; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1744 = 12'h7c4 == csr_addr_i ? 32'h0 : _GEN_1647; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1746 = 12'h7c4 == csr_addr_i ? dcsr_q_xdebugver : _GEN_1649; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1747 = 12'h7c4 == csr_addr_i ? dcsr_q_zero2 : _GEN_1650; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1748 = 12'h7c4 == csr_addr_i ? dcsr_q_ebreakm : _GEN_1651; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1749 = 12'h7c4 == csr_addr_i ? dcsr_q_zero1 : _GEN_1652; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1750 = 12'h7c4 == csr_addr_i ? dcsr_q_ebreaks : _GEN_1653; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1751 = 12'h7c4 == csr_addr_i ? dcsr_q_ebreaku : _GEN_1654; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1752 = 12'h7c4 == csr_addr_i ? dcsr_q_stepie : _GEN_1655; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1753 = 12'h7c4 == csr_addr_i ? dcsr_q_stopcount : _GEN_1656; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1754 = 12'h7c4 == csr_addr_i ? dcsr_q_stoptime : _GEN_1657; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1756 = 12'h7c4 == csr_addr_i ? dcsr_q_zero0 : _GEN_1659; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1757 = 12'h7c4 == csr_addr_i ? dcsr_q_mprven : _GEN_1660; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1758 = 12'h7c4 == csr_addr_i ? dcsr_q_nmip : _GEN_1661; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1759 = 12'h7c4 == csr_addr_i ? dcsr_q_step : _GEN_1662; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1760 = 12'h7c4 == csr_addr_i ? dcsr_q_prv : _GEN_1663; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1761 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1664; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1762 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1665; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1763 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1666; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1764 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1667; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1765 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1668; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1766 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1669; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1767 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1670; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1768 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1671; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1798 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1701; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1799 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1702; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1800 = 12'h7c4 == csr_addr_i ? 1'h0 : _GEN_1703; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1831 = 12'h7c0 == csr_addr_i ? 1'h0 : 12'h7c4 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9 361:45]
  wire  _GEN_1832 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1734; // @[src/main/scala/coreGen/core/csr.scala 1022:9 363:37]
  wire  _GEN_1833 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1735; // @[src/main/scala/coreGen/core/csr.scala 1022:9 368:45]
  wire  _GEN_1834 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1736; // @[src/main/scala/coreGen/core/csr.scala 1022:9 370:37]
  wire  _GEN_1835 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1737; // @[src/main/scala/coreGen/core/csr.scala 1022:9 320:34]
  wire  _GEN_1836 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1738; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1837 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1739; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1838 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1740; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1839 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1741; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1840 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1742; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1841 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1743; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1842 = 12'h7c0 == csr_addr_i ? 32'h0 : _GEN_1744; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1844 = 12'h7c0 == csr_addr_i ? dcsr_q_xdebugver : _GEN_1746; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1845 = 12'h7c0 == csr_addr_i ? dcsr_q_zero2 : _GEN_1747; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1846 = 12'h7c0 == csr_addr_i ? dcsr_q_ebreakm : _GEN_1748; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1847 = 12'h7c0 == csr_addr_i ? dcsr_q_zero1 : _GEN_1749; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1848 = 12'h7c0 == csr_addr_i ? dcsr_q_ebreaks : _GEN_1750; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1849 = 12'h7c0 == csr_addr_i ? dcsr_q_ebreaku : _GEN_1751; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1850 = 12'h7c0 == csr_addr_i ? dcsr_q_stepie : _GEN_1752; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1851 = 12'h7c0 == csr_addr_i ? dcsr_q_stopcount : _GEN_1753; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1852 = 12'h7c0 == csr_addr_i ? dcsr_q_stoptime : _GEN_1754; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1854 = 12'h7c0 == csr_addr_i ? dcsr_q_zero0 : _GEN_1756; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1855 = 12'h7c0 == csr_addr_i ? dcsr_q_mprven : _GEN_1757; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1856 = 12'h7c0 == csr_addr_i ? dcsr_q_nmip : _GEN_1758; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1857 = 12'h7c0 == csr_addr_i ? dcsr_q_step : _GEN_1759; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1858 = 12'h7c0 == csr_addr_i ? dcsr_q_prv : _GEN_1760; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1859 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1761; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1860 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1762; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1861 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1763; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1862 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1764; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1863 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1765; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1864 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1766; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1865 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1767; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1866 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1768; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1896 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1798; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1897 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1799; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1898 = 12'h7c0 == csr_addr_i ? 1'h0 : _GEN_1800; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_1929 = _T_5 ? csr_wdata_int[3] : mstatus_q_mie; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1027:33 315:34]
  wire  _GEN_1930 = _T_5 ? csr_wdata_int[7] : mstatus_q_mpie; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1028:33 315:34]
  wire [1:0] _GEN_1931 = _T_5 ? _GEN_221 : mstatus_q_mpp; // @[src/main/scala/coreGen/core/csr.scala 1022:9 315:34]
  wire  _GEN_1932 = _T_5 ? csr_wdata_int[17] : mstatus_q_mprv; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1030:33 315:34]
  wire  _GEN_1933 = _T_5 ? csr_wdata_int[21] : mstatus_q_tw; // @[src/main/scala/coreGen/core/csr.scala 1022:9 1031:33 315:34]
  wire  _GEN_1934 = _T_5 ? 1'h0 : 12'h7c0 == csr_addr_i; // @[src/main/scala/coreGen/core/csr.scala 1022:9 357:33]
  wire  _GEN_1935 = _T_5 ? 1'h0 : _GEN_1831; // @[src/main/scala/coreGen/core/csr.scala 1022:9 361:45]
  wire  _GEN_1936 = _T_5 ? 1'h0 : _GEN_1832; // @[src/main/scala/coreGen/core/csr.scala 1022:9 363:37]
  wire  _GEN_1937 = _T_5 ? 1'h0 : _GEN_1833; // @[src/main/scala/coreGen/core/csr.scala 1022:9 368:45]
  wire  _GEN_1938 = _T_5 ? 1'h0 : _GEN_1834; // @[src/main/scala/coreGen/core/csr.scala 1022:9 370:37]
  wire  _GEN_1939 = _T_5 ? 1'h0 : _GEN_1835; // @[src/main/scala/coreGen/core/csr.scala 1022:9 320:34]
  wire  _GEN_1940 = _T_5 ? 1'h0 : _GEN_1836; // @[src/main/scala/coreGen/core/csr.scala 1022:9 322:34]
  wire  _GEN_1941 = _T_5 ? 1'h0 : _GEN_1837; // @[src/main/scala/coreGen/core/csr.scala 1022:9 325:34]
  wire  _GEN_1942 = _T_5 ? 1'h0 : _GEN_1838; // @[src/main/scala/coreGen/core/csr.scala 1022:9 328:34]
  wire  _GEN_1943 = _T_5 ? 1'h0 : _GEN_1839; // @[src/main/scala/coreGen/core/csr.scala 1022:9 331:34]
  wire  _GEN_1944 = _T_5 ? 1'h0 : _GEN_1840; // @[src/main/scala/coreGen/core/csr.scala 1022:9 341:34]
  wire  _GEN_1945 = _T_5 ? 1'h0 : _GEN_1841; // @[src/main/scala/coreGen/core/csr.scala 1022:9 395:36]
  wire [31:0] _GEN_1946 = _T_5 ? 32'h0 : _GEN_1842; // @[src/main/scala/coreGen/core/csr.scala 1022:9 393:36]
  wire [3:0] _GEN_1948 = _T_5 ? dcsr_q_xdebugver : _GEN_1844; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [11:0] _GEN_1949 = _T_5 ? dcsr_q_zero2 : _GEN_1845; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1950 = _T_5 ? dcsr_q_ebreakm : _GEN_1846; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1951 = _T_5 ? dcsr_q_zero1 : _GEN_1847; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1952 = _T_5 ? dcsr_q_ebreaks : _GEN_1848; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1953 = _T_5 ? dcsr_q_ebreaku : _GEN_1849; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1954 = _T_5 ? dcsr_q_stepie : _GEN_1850; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1955 = _T_5 ? dcsr_q_stopcount : _GEN_1851; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1956 = _T_5 ? dcsr_q_stoptime : _GEN_1852; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1958 = _T_5 ? dcsr_q_zero0 : _GEN_1854; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1959 = _T_5 ? dcsr_q_mprven : _GEN_1855; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1960 = _T_5 ? dcsr_q_nmip : _GEN_1856; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1961 = _T_5 ? dcsr_q_step : _GEN_1857; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire [1:0] _GEN_1962 = _T_5 ? dcsr_q_prv : _GEN_1858; // @[src/main/scala/coreGen/core/csr.scala 1022:9 344:34]
  wire  _GEN_1963 = _T_5 ? 1'h0 : _GEN_1859; // @[src/main/scala/coreGen/core/csr.scala 1022:9 345:34]
  wire  _GEN_1964 = _T_5 ? 1'h0 : _GEN_1860; // @[src/main/scala/coreGen/core/csr.scala 1022:9 348:34]
  wire  _GEN_1965 = _T_5 ? 1'h0 : _GEN_1861; // @[src/main/scala/coreGen/core/csr.scala 1022:9 351:34]
  wire  _GEN_1966 = _T_5 ? 1'h0 : _GEN_1862; // @[src/main/scala/coreGen/core/csr.scala 1022:9 352:34]
  wire  _GEN_1967 = _T_5 ? 1'h0 : _GEN_1863; // @[src/main/scala/coreGen/core/csr.scala 1022:9 407:36]
  wire  _GEN_1968 = _T_5 ? 1'h0 : _GEN_1864; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1969 = _T_5 ? 1'h0 : _GEN_1865; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_1970 = _T_5 ? 1'h0 : _GEN_1866; // @[src/main/scala/coreGen/core/csr.scala 1022:9 414:39]
  wire  _GEN_2000 = _T_5 ? 1'h0 : _GEN_1896; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_2001 = _T_5 ? 1'h0 : _GEN_1897; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_2002 = _T_5 ? 1'h0 : _GEN_1898; // @[src/main/scala/coreGen/core/csr.scala 1022:9 415:39]
  wire  _GEN_2032 = csr_we_int & _T_5; // @[src/main/scala/coreGen/core/csr.scala 1020:5 317:34]
  wire  _GEN_2033 = csr_we_int ? _GEN_1929 : mstatus_q_mie; // @[src/main/scala/coreGen/core/csr.scala 1020:5 315:34]
  wire  _GEN_2034 = csr_we_int ? _GEN_1930 : mstatus_q_mpie; // @[src/main/scala/coreGen/core/csr.scala 1020:5 315:34]
  wire [1:0] _GEN_2035 = csr_we_int ? _GEN_1931 : mstatus_q_mpp; // @[src/main/scala/coreGen/core/csr.scala 1020:5 315:34]
  wire  mstatus_d_mprv = csr_we_int ? _GEN_1932 : mstatus_q_mprv; // @[src/main/scala/coreGen/core/csr.scala 1020:5 315:34]
  wire  mstatus_d_tw = csr_we_int ? _GEN_1933 : mstatus_q_tw; // @[src/main/scala/coreGen/core/csr.scala 1020:5 315:34]
  wire  _GEN_2039 = csr_we_int & _GEN_1935; // @[src/main/scala/coreGen/core/csr.scala 1020:5 361:45]
  wire  _GEN_2040 = csr_we_int & _GEN_1936; // @[src/main/scala/coreGen/core/csr.scala 1020:5 363:37]
  wire  _GEN_2041 = csr_we_int & _GEN_1937; // @[src/main/scala/coreGen/core/csr.scala 1020:5 368:45]
  wire  _GEN_2042 = csr_we_int & _GEN_1938; // @[src/main/scala/coreGen/core/csr.scala 1020:5 370:37]
  wire  _GEN_2045 = csr_we_int & _GEN_1941; // @[src/main/scala/coreGen/core/csr.scala 1020:5 325:34]
  wire  _GEN_2046 = csr_we_int & _GEN_1942; // @[src/main/scala/coreGen/core/csr.scala 1020:5 328:34]
  wire  _GEN_2047 = csr_we_int & _GEN_1943; // @[src/main/scala/coreGen/core/csr.scala 1020:5 331:34]
  wire [3:0] dcsr_d_xdebugver = csr_we_int ? _GEN_1948 : dcsr_q_xdebugver; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire [11:0] dcsr_d_zero2 = csr_we_int ? _GEN_1949 : dcsr_q_zero2; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_ebreakm = csr_we_int ? _GEN_1950 : dcsr_q_ebreakm; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_zero1 = csr_we_int ? _GEN_1951 : dcsr_q_zero1; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_ebreaks = csr_we_int ? _GEN_1952 : dcsr_q_ebreaks; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_ebreaku = csr_we_int ? _GEN_1953 : dcsr_q_ebreaku; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_stepie = csr_we_int ? _GEN_1954 : dcsr_q_stepie; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_stopcount = csr_we_int ? _GEN_1955 : dcsr_q_stopcount; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_stoptime = csr_we_int ? _GEN_1956 : dcsr_q_stoptime; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_zero0 = csr_we_int ? _GEN_1958 : dcsr_q_zero0; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_mprven = csr_we_int ? _GEN_1959 : dcsr_q_mprven; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_nmip = csr_we_int ? _GEN_1960 : dcsr_q_nmip; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  dcsr_d_step = csr_we_int ? _GEN_1961 : dcsr_q_step; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire [1:0] _GEN_2066 = csr_we_int ? _GEN_1962 : dcsr_q_prv; // @[src/main/scala/coreGen/core/csr.scala 1020:5 344:34]
  wire  _GEN_2067 = csr_we_int & _GEN_1963; // @[src/main/scala/coreGen/core/csr.scala 1020:5 345:34]
  wire  _GEN_2068 = csr_we_int & _GEN_1964; // @[src/main/scala/coreGen/core/csr.scala 1020:5 348:34]
  wire  mcountinhibit_we = csr_we_int & _GEN_1967; // @[src/main/scala/coreGen/core/csr.scala 1020:5 407:36]
  wire [31:0] _exception_pc_T = csr_save_wb_i ? pc_wb_i : pc_id_i; // @[src/main/scala/coreGen/core/csr.scala 1139:40]
  wire [31:0] _exception_pc_T_1 = csr_save_id_i ? pc_id_i : _exception_pc_T; // @[src/main/scala/coreGen/core/csr.scala 1138:36]
  wire [31:0] _exception_pc_T_2 = csr_save_if_i ? pc_if_i : _exception_pc_T_1; // @[src/main/scala/coreGen/core/csr.scala 1137:32]
  wire [5:0] _GEN_2146 = _illegal_csr_T ? csr_mcause_i : _mcause_d_T_2; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1160:32 327:34]
  wire [5:0] _GEN_2163 = debug_csr_save_i ? _mcause_d_T_2 : _GEN_2146; // @[src/main/scala/coreGen/core/csr.scala 1140:35 327:34]
  wire [5:0] mnmstack_cause_q = u_mnmstack_cause_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 389:32 1460:35]
  wire [5:0] _GEN_2171 = nmi_mode_i ? mnmstack_cause_q : _mcause_d_T_2; // @[src/main/scala/coreGen/core/csr.scala 1176:31 1182:32 327:34]
  wire [5:0] _GEN_2193 = csr_restore_mret_i ? _GEN_2171 : _mcause_d_T_2; // @[src/main/scala/coreGen/core/csr.scala 1171:39 327:34]
  wire [5:0] _GEN_2211 = csr_restore_dret_i ? _mcause_d_T_2 : _GEN_2193; // @[src/main/scala/coreGen/core/csr.scala 1168:39 327:34]
  wire [5:0] mcause_d = csr_save_cause_i ? _GEN_2163 : _GEN_2211; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  wire  _T_406 = ~mcause_d[5]; // @[src/main/scala/coreGen/core/csr.scala 1163:22]
  wire  _GEN_2137 = _illegal_csr_T | _GEN_2047; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1150:32]
  wire [31:0] _GEN_2138 = _illegal_csr_T ? csr_mtval_i : csr_wdata_int; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1151:32 330:34]
  wire  _GEN_2139 = _illegal_csr_T | _GEN_2032; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1152:32]
  wire  _GEN_2140 = _illegal_csr_T ? 1'h0 : _GEN_2033; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1153:32]
  wire  _GEN_2141 = _illegal_csr_T ? mstatus_q_mie : _GEN_2034; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1155:32]
  wire [1:0] _GEN_2142 = _illegal_csr_T ? priv_lvl_q : _GEN_2035; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1156:32]
  wire  _GEN_2143 = _illegal_csr_T | _GEN_2045; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1157:32]
  wire [31:0] exception_pc = csr_save_cause_i ? _exception_pc_T_2 : pc_id_i; // @[src/main/scala/coreGen/core/csr.scala 1135:31 1137:26 307:34]
  wire [31:0] _GEN_2144 = _illegal_csr_T ? exception_pc : _mepc_d_T_1; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1158:32 324:34]
  wire  _GEN_2145 = _illegal_csr_T | _GEN_2046; // @[src/main/scala/coreGen/core/csr.scala 1147:37 1159:32]
  wire  _GEN_2148 = _illegal_csr_T & _T_406; // @[src/main/scala/coreGen/core/csr.scala 1147:37 435:33]
  wire [1:0] _GEN_2149 = debug_csr_save_i ? priv_lvl_q : _GEN_2066; // @[src/main/scala/coreGen/core/csr.scala 1140:35 1141:30]
  wire [2:0] _GEN_2150 = debug_csr_save_i ? debug_cause_i : dcsr_q_cause; // @[src/main/scala/coreGen/core/csr.scala 1140:35 1142:30]
  wire  _GEN_2151 = debug_csr_save_i | _GEN_2067; // @[src/main/scala/coreGen/core/csr.scala 1140:35 1143:30]
  wire [31:0] _GEN_2152 = debug_csr_save_i ? exception_pc : _mepc_d_T_1; // @[src/main/scala/coreGen/core/csr.scala 1140:35 1144:30 347:34]
  wire  _GEN_2153 = debug_csr_save_i | _GEN_2068; // @[src/main/scala/coreGen/core/csr.scala 1140:35 1145:30]
  wire  _GEN_2154 = debug_csr_save_i ? _GEN_2047 : _GEN_2137; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire [31:0] _GEN_2155 = debug_csr_save_i ? csr_wdata_int : _GEN_2138; // @[src/main/scala/coreGen/core/csr.scala 1140:35 330:34]
  wire  _GEN_2156 = debug_csr_save_i ? _GEN_2032 : _GEN_2139; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire  _GEN_2157 = debug_csr_save_i ? _GEN_2033 : _GEN_2140; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire  _GEN_2158 = debug_csr_save_i ? _GEN_2034 : _GEN_2141; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire [1:0] _GEN_2159 = debug_csr_save_i ? _GEN_2035 : _GEN_2142; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire  _GEN_2160 = debug_csr_save_i ? _GEN_2045 : _GEN_2143; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire [31:0] _GEN_2161 = debug_csr_save_i ? _mepc_d_T_1 : _GEN_2144; // @[src/main/scala/coreGen/core/csr.scala 1140:35 324:34]
  wire  _GEN_2162 = debug_csr_save_i ? _GEN_2046 : _GEN_2145; // @[src/main/scala/coreGen/core/csr.scala 1140:35]
  wire  _GEN_2164 = debug_csr_save_i ? 1'h0 : _illegal_csr_T; // @[src/main/scala/coreGen/core/csr.scala 1140:35 386:36]
  wire  _GEN_2165 = debug_csr_save_i ? 1'h0 : _GEN_2148; // @[src/main/scala/coreGen/core/csr.scala 1140:35 435:33]
  wire [2:0] _mnmstack_q_WIRE_1 = u_mnmstack_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1447:{76,76}]
  wire  mnmstack_q_mpie = _mnmstack_q_WIRE_1[2]; // @[src/main/scala/coreGen/core/csr.scala 1447:76]
  wire  _GEN_2166 = nmi_mode_i ? mnmstack_q_mpie : 1'h1; // @[src/main/scala/coreGen/core/csr.scala 1176:31 1177:32 1185:32]
  wire [1:0] mnmstack_q_mpp = _mnmstack_q_WIRE_1[1:0]; // @[src/main/scala/coreGen/core/csr.scala 1447:76]
  wire [1:0] _GEN_2167 = nmi_mode_i ? mnmstack_q_mpp : 2'h0; // @[src/main/scala/coreGen/core/csr.scala 1176:31 1178:32 1186:32]
  wire  _GEN_2168 = nmi_mode_i | _GEN_2045; // @[src/main/scala/coreGen/core/csr.scala 1176:31 1179:32]
  wire [31:0] mnmstack_epc_q = u_mnmstack_epc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 387:32 1454:35]
  wire [31:0] _GEN_2169 = nmi_mode_i ? mnmstack_epc_q : _mepc_d_T_1; // @[src/main/scala/coreGen/core/csr.scala 1176:31 1180:32 324:34]
  wire  _GEN_2170 = nmi_mode_i | _GEN_2046; // @[src/main/scala/coreGen/core/csr.scala 1176:31 1181:32]
  wire [31:0] _itcm_ecc_naddr_nec_sec_d_T = {tcm_ecc_naddr_nec_sec_itcm_naddr,tcm_ecc_naddr_nec_sec_itcm_nec,
    tcm_ecc_naddr_nec_sec_itcm_sec}; // @[src/main/scala/coreGen/core/csr.scala 1192:72]
  wire [31:0] _dtcm_ecc_naddr_nec_sec_d_T = {tcm_ecc_naddr_nec_sec_dtcm_naddr,tcm_ecc_naddr_nec_sec_dtcm_nec,
    tcm_ecc_naddr_nec_sec_dtcm_sec}; // @[src/main/scala/coreGen/core/csr.scala 1200:72]
  wire  _GEN_2172 = dtcm_ecc_err | _GEN_2041; // @[src/main/scala/coreGen/core/csr.scala 1197:32 1199:43]
  wire [31:0] _GEN_2173 = dtcm_ecc_err ? _dtcm_ecc_naddr_nec_sec_d_T : csr_wdata_int; // @[src/main/scala/coreGen/core/csr.scala 1197:32 1200:42 367:44]
  wire  _GEN_2174 = dtcm_ecc_err | _GEN_2042; // @[src/main/scala/coreGen/core/csr.scala 1197:32 1201:35]
  wire [31:0] _GEN_2175 = dtcm_ecc_err ? tcm_ecc_sdata_dtcm : 32'h0; // @[src/main/scala/coreGen/core/csr.scala 1197:32 1202:34 369:54]
  wire  _GEN_2176 = itcm_ecc_err | _GEN_2039; // @[src/main/scala/coreGen/core/csr.scala 1189:32 1191:43]
  wire [31:0] _GEN_2177 = itcm_ecc_err ? _itcm_ecc_naddr_nec_sec_d_T : csr_wdata_int; // @[src/main/scala/coreGen/core/csr.scala 1189:32 1192:42 360:44]
  wire  _GEN_2178 = itcm_ecc_err | _GEN_2040; // @[src/main/scala/coreGen/core/csr.scala 1189:32 1193:35]
  wire [31:0] _GEN_2179 = itcm_ecc_err ? tcm_ecc_sdata_itcm : 32'h0; // @[src/main/scala/coreGen/core/csr.scala 1189:32 1194:34 362:54]
  wire  _GEN_2180 = itcm_ecc_err ? _GEN_2041 : _GEN_2172; // @[src/main/scala/coreGen/core/csr.scala 1189:32]
  wire [31:0] _GEN_2181 = itcm_ecc_err ? csr_wdata_int : _GEN_2173; // @[src/main/scala/coreGen/core/csr.scala 1189:32 367:44]
  wire  _GEN_2182 = itcm_ecc_err ? _GEN_2042 : _GEN_2174; // @[src/main/scala/coreGen/core/csr.scala 1189:32]
  wire [31:0] _GEN_2183 = itcm_ecc_err ? 32'h0 : _GEN_2175; // @[src/main/scala/coreGen/core/csr.scala 1189:32 369:54]
  wire [1:0] _GEN_2184 = csr_restore_mret_i ? mstatus_q_mpp : priv_lvl_q; // @[src/main/scala/coreGen/core/csr.scala 1171:39 1172:29 952:24]
  wire  _GEN_2185 = csr_restore_mret_i | _GEN_2032; // @[src/main/scala/coreGen/core/csr.scala 1171:39 1173:29]
  wire  _GEN_2186 = csr_restore_mret_i ? mstatus_q_mpie : _GEN_2033; // @[src/main/scala/coreGen/core/csr.scala 1171:39 1174:29]
  wire  _GEN_2188 = csr_restore_mret_i ? _GEN_2166 : _GEN_2034; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire [1:0] _GEN_2189 = csr_restore_mret_i ? _GEN_2167 : _GEN_2035; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire  _GEN_2190 = csr_restore_mret_i ? _GEN_2168 : _GEN_2045; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire [31:0] _GEN_2191 = csr_restore_mret_i ? _GEN_2169 : _mepc_d_T_1; // @[src/main/scala/coreGen/core/csr.scala 1171:39 324:34]
  wire  _GEN_2192 = csr_restore_mret_i ? _GEN_2170 : _GEN_2046; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire  _GEN_2194 = csr_restore_mret_i ? _GEN_2039 : _GEN_2176; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire [31:0] _GEN_2195 = csr_restore_mret_i ? csr_wdata_int : _GEN_2177; // @[src/main/scala/coreGen/core/csr.scala 1171:39 360:44]
  wire  _GEN_2196 = csr_restore_mret_i ? _GEN_2040 : _GEN_2178; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire [31:0] _GEN_2197 = csr_restore_mret_i ? 32'h0 : _GEN_2179; // @[src/main/scala/coreGen/core/csr.scala 1171:39 362:54]
  wire  _GEN_2198 = csr_restore_mret_i ? _GEN_2041 : _GEN_2180; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire [31:0] _GEN_2199 = csr_restore_mret_i ? csr_wdata_int : _GEN_2181; // @[src/main/scala/coreGen/core/csr.scala 1171:39 367:44]
  wire  _GEN_2200 = csr_restore_mret_i ? _GEN_2042 : _GEN_2182; // @[src/main/scala/coreGen/core/csr.scala 1171:39]
  wire [31:0] _GEN_2201 = csr_restore_mret_i ? 32'h0 : _GEN_2183; // @[src/main/scala/coreGen/core/csr.scala 1171:39 369:54]
  wire [1:0] _GEN_2202 = csr_restore_dret_i ? dcsr_q_prv : _GEN_2184; // @[src/main/scala/coreGen/core/csr.scala 1168:39 1169:24]
  wire  _GEN_2203 = csr_restore_dret_i ? _GEN_2032 : _GEN_2185; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire  _GEN_2204 = csr_restore_dret_i ? _GEN_2033 : _GEN_2186; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire  _GEN_2206 = csr_restore_dret_i ? _GEN_2034 : _GEN_2188; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire [1:0] _GEN_2207 = csr_restore_dret_i ? _GEN_2035 : _GEN_2189; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire  _GEN_2208 = csr_restore_dret_i ? _GEN_2045 : _GEN_2190; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire [31:0] _GEN_2209 = csr_restore_dret_i ? _mepc_d_T_1 : _GEN_2191; // @[src/main/scala/coreGen/core/csr.scala 1168:39 324:34]
  wire  _GEN_2210 = csr_restore_dret_i ? _GEN_2046 : _GEN_2192; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire  _GEN_2212 = csr_restore_dret_i ? _GEN_2039 : _GEN_2194; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire [31:0] _GEN_2213 = csr_restore_dret_i ? csr_wdata_int : _GEN_2195; // @[src/main/scala/coreGen/core/csr.scala 1168:39 360:44]
  wire  _GEN_2214 = csr_restore_dret_i ? _GEN_2040 : _GEN_2196; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire [31:0] _GEN_2215 = csr_restore_dret_i ? 32'h0 : _GEN_2197; // @[src/main/scala/coreGen/core/csr.scala 1168:39 362:54]
  wire  _GEN_2216 = csr_restore_dret_i ? _GEN_2041 : _GEN_2198; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire [31:0] _GEN_2217 = csr_restore_dret_i ? csr_wdata_int : _GEN_2199; // @[src/main/scala/coreGen/core/csr.scala 1168:39 367:44]
  wire  _GEN_2218 = csr_restore_dret_i ? _GEN_2042 : _GEN_2200; // @[src/main/scala/coreGen/core/csr.scala 1168:39]
  wire [31:0] _GEN_2219 = csr_restore_dret_i ? 32'h0 : _GEN_2201; // @[src/main/scala/coreGen/core/csr.scala 1168:39 369:54]
  wire [1:0] dcsr_d_prv = csr_save_cause_i ? _GEN_2149 : _GEN_2066; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  wire [2:0] dcsr_d_cause = csr_save_cause_i ? _GEN_2150 : dcsr_q_cause; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  wire  mstatus_d_mie = csr_save_cause_i ? _GEN_2157 : _GEN_2204; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  wire  mstatus_d_mpie = csr_save_cause_i ? _GEN_2158 : _GEN_2206; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  wire [1:0] mstatus_d_mpp = csr_save_cause_i ? _GEN_2159 : _GEN_2207; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  wire [19:0] _irqs_uint_T = {irqs_i_timer,irqs_i_software,irqs_i_external,irqs_i_nmi,irqs_i_fast}; // @[src/main/scala/coreGen/core/csr.scala 1250:33]
  wire  mie_q_nmi = _mie_q_WIRE_1[16]; // @[src/main/scala/coreGen/core/csr.scala 1357:57]
  wire [19:0] _irqs_uint_T_1 = {mie_q_timer,mie_q_software,mie_q_external,mie_q_nmi,mie_q_fast}; // @[src/main/scala/coreGen/core/csr.scala 1250:51]
  wire [19:0] irqs_uint = _irqs_uint_T & _irqs_uint_T_1; // @[src/main/scala/coreGen/core/csr.scala 1250:43]
  wire [1:0] u_mstatus_csr_wr_data_i_lo = {mstatus_d_mprv,mstatus_d_tw}; // @[src/main/scala/coreGen/core/csr.scala 1318:43]
  wire [3:0] u_mstatus_csr_wr_data_i_hi = {mstatus_d_mie,mstatus_d_mpie,mstatus_d_mpp}; // @[src/main/scala/coreGen/core/csr.scala 1318:43]
  wire [15:0] mie_d_fast = csr_wdata_int[31:16]; // @[src/main/scala/coreGen/core/csr.scala 1337:41]
  wire [16:0] u_mie_csr_wr_data_i_lo = {1'h1,mie_d_fast}; // @[src/main/scala/coreGen/core/csr.scala 1355:43]
  wire [2:0] u_mie_csr_wr_data_i_hi = {csr_wdata_int[7],csr_wdata_int[3],csr_wdata_int[11]}; // @[src/main/scala/coreGen/core/csr.scala 1355:43]
  wire [33:0] _csr_mcause_o_T_2 = {u_mcause_csr_rd_data_o[5],28'h0,u_mcause_csr_rd_data_o[4:0]}; // @[src/main/scala/coreGen/core/csr.scala 1375:37]
  wire [9:0] u_dcsr_csr_wr_data_i_lo = {dcsr_d_stoptime,dcsr_d_cause,dcsr_d_zero0,dcsr_d_mprven,dcsr_d_nmip,dcsr_d_step,
    dcsr_d_prv}; // @[src/main/scala/coreGen/core/csr.scala 1411:48]
  wire [21:0] u_dcsr_csr_wr_data_i_hi = {dcsr_d_xdebugver,dcsr_d_zero2,dcsr_d_ebreakm,dcsr_d_zero1,dcsr_d_ebreaks,
    dcsr_d_ebreaku,dcsr_d_stepie,dcsr_d_stopcount}; // @[src/main/scala/coreGen/core/csr.scala 1411:48]
  wire [2:0] _mcountinhibit_d_T_3 = {csr_wdata_int[2],1'h0,tcm_ecc_ie_d}; // @[src/main/scala/coreGen/core/csr.scala 1597:55]
  wire  _tmatch_control_we_0_T_4 = tselect_q == 3'h0 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_0_T_5 = csr_addr_i == 12'h7a1; // @[src/main/scala/coreGen/core/csr.scala 1715:40]
  wire  _tmatch_value_we_0_T_5 = csr_addr_i == 12'h7a2; // @[src/main/scala/coreGen/core/csr.scala 1717:40]
  wire  _tmatch_control_we_1_T_4 = tselect_q == 3'h1 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_2_T_4 = tselect_q == 3'h2 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_3_T_4 = tselect_q == 3'h3 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_4_T_4 = tselect_q == 3'h4 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_5_T_4 = tselect_q == 3'h5 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_6_T_4 = tselect_q == 3'h6 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _tmatch_control_we_7_T_4 = tselect_q == 3'h7 & csr_we_int & debug_mode_i; // @[src/main/scala/coreGen/core/csr.scala 1714:95]
  wire  _trigger_match_0_T_11 = tmatch_control_q_0[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_0 : pc_if_i <
    tmatch_value_q_0; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_0_T_12 = tmatch_control_q_0[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_0 : _trigger_match_0_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_0 = tmatch_control_q_0[2] & _trigger_match_0_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_1_T_11 = tmatch_control_q_1[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_1 : pc_if_i <
    tmatch_value_q_1; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_1_T_12 = tmatch_control_q_1[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_1 : _trigger_match_1_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_1 = tmatch_control_q_1[2] & _trigger_match_1_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_2_T_11 = tmatch_control_q_2[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_2 : pc_if_i <
    tmatch_value_q_2; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_2_T_12 = tmatch_control_q_2[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_2 : _trigger_match_2_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_2 = tmatch_control_q_2[2] & _trigger_match_2_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_3_T_11 = tmatch_control_q_3[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_3 : pc_if_i <
    tmatch_value_q_3; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_3_T_12 = tmatch_control_q_3[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_3 : _trigger_match_3_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_3 = tmatch_control_q_3[2] & _trigger_match_3_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_4_T_11 = tmatch_control_q_4[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_4 : pc_if_i <
    tmatch_value_q_4; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_4_T_12 = tmatch_control_q_4[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_4 : _trigger_match_4_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_4 = tmatch_control_q_4[2] & _trigger_match_4_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_5_T_11 = tmatch_control_q_5[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_5 : pc_if_i <
    tmatch_value_q_5; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_5_T_12 = tmatch_control_q_5[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_5 : _trigger_match_5_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_5 = tmatch_control_q_5[2] & _trigger_match_5_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_6_T_11 = tmatch_control_q_6[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_6 : pc_if_i <
    tmatch_value_q_6; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_6_T_12 = tmatch_control_q_6[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_6 : _trigger_match_6_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_6 = tmatch_control_q_6[2] & _trigger_match_6_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire  _trigger_match_7_T_11 = tmatch_control_q_7[6:3] == 4'h2 ? pc_if_i >= tmatch_value_q_7 : pc_if_i <
    tmatch_value_q_7; // @[src/main/scala/coreGen/core/csr.scala 1788:135]
  wire  _trigger_match_7_T_12 = tmatch_control_q_7[6:3] == 4'h0 ? pc_if_i == tmatch_value_q_7 : _trigger_match_7_T_11; // @[src/main/scala/coreGen/core/csr.scala 1788:62]
  wire  trigger_match_7 = tmatch_control_q_7[2] & _trigger_match_7_T_12; // @[src/main/scala/coreGen/core/csr.scala 1788:56]
  wire [7:0] _trigger_match_o_T = {trigger_match_7,trigger_match_6,trigger_match_5,trigger_match_4,trigger_match_3,
    trigger_match_2,trigger_match_1,trigger_match_0}; // @[src/main/scala/coreGen/core/csr.scala 1796:42]
  wire  mhpmcounter_we_1 = csr_we_int & _GEN_1969; // @[src/main/scala/coreGen/core/csr.scala 1020:5 414:39]
  wire  mhpmcounterh_we_1 = csr_we_int & _GEN_2001; // @[src/main/scala/coreGen/core/csr.scala 1020:5 415:39]
  wire  mhpmcounter_incr_1 = 1'h0; // @[src/main/scala/coreGen/core/csr.scala 1601:25 416:39]
  wire  sync_exc_seen = csr_save_cause_i & _GEN_2165; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  csrr u_tcmecc_ie_csr ( // @[src/main/scala/coreGen/core/csr.scala 1274:39]
    .clock(u_tcmecc_ie_csr_clock),
    .reset(u_tcmecc_ie_csr_reset),
    .wr_data_i(u_tcmecc_ie_csr_wr_data_i),
    .wr_en_i(u_tcmecc_ie_csr_wr_en_i),
    .rd_data_o(u_tcmecc_ie_csr_rd_data_o)
  );
  csrr_1 u_itcmecc_naddr_nec_sec_csr ( // @[src/main/scala/coreGen/core/csr.scala 1279:51]
    .clock(u_itcmecc_naddr_nec_sec_csr_clock),
    .reset(u_itcmecc_naddr_nec_sec_csr_reset),
    .wr_data_i(u_itcmecc_naddr_nec_sec_csr_wr_data_i),
    .wr_en_i(u_itcmecc_naddr_nec_sec_csr_wr_en_i),
    .rd_data_o(u_itcmecc_naddr_nec_sec_csr_rd_data_o)
  );
  csrr_1 u_itcmecc_sdata_csr ( // @[src/main/scala/coreGen/core/csr.scala 1284:43]
    .clock(u_itcmecc_sdata_csr_clock),
    .reset(u_itcmecc_sdata_csr_reset),
    .wr_data_i(u_itcmecc_sdata_csr_wr_data_i),
    .wr_en_i(u_itcmecc_sdata_csr_wr_en_i),
    .rd_data_o(u_itcmecc_sdata_csr_rd_data_o)
  );
  csrr_1 u_dtcmecc_naddr_nec_sec_csr ( // @[src/main/scala/coreGen/core/csr.scala 1289:51]
    .clock(u_dtcmecc_naddr_nec_sec_csr_clock),
    .reset(u_dtcmecc_naddr_nec_sec_csr_reset),
    .wr_data_i(u_dtcmecc_naddr_nec_sec_csr_wr_data_i),
    .wr_en_i(u_dtcmecc_naddr_nec_sec_csr_wr_en_i),
    .rd_data_o(u_dtcmecc_naddr_nec_sec_csr_rd_data_o)
  );
  csrr_1 u_dtcmecc_sdata_csr ( // @[src/main/scala/coreGen/core/csr.scala 1294:43]
    .clock(u_dtcmecc_sdata_csr_clock),
    .reset(u_dtcmecc_sdata_csr_reset),
    .wr_data_i(u_dtcmecc_sdata_csr_wr_data_i),
    .wr_en_i(u_dtcmecc_sdata_csr_wr_en_i),
    .rd_data_o(u_dtcmecc_sdata_csr_rd_data_o)
  );
  csrr_5 u_mstatus_csr ( // @[src/main/scala/coreGen/core/csr.scala 1317:33]
    .clock(u_mstatus_csr_clock),
    .reset(u_mstatus_csr_reset),
    .wr_data_i(u_mstatus_csr_wr_data_i),
    .wr_en_i(u_mstatus_csr_wr_en_i),
    .rd_data_o(u_mstatus_csr_rd_data_o)
  );
  csrr_1 u_mepc_csr ( // @[src/main/scala/coreGen/core/csr.scala 1325:33]
    .clock(u_mepc_csr_clock),
    .reset(u_mepc_csr_reset),
    .wr_data_i(u_mepc_csr_wr_data_i),
    .wr_en_i(u_mepc_csr_wr_en_i),
    .rd_data_o(u_mepc_csr_rd_data_o)
  );
  csrr_7 u_mie_csr ( // @[src/main/scala/coreGen/core/csr.scala 1353:35]
    .clock(u_mie_csr_clock),
    .reset(u_mie_csr_reset),
    .wr_data_i(u_mie_csr_wr_data_i),
    .wr_en_i(u_mie_csr_wr_en_i),
    .rd_data_o(u_mie_csr_rd_data_o)
  );
  csrr_1 u_mscratch_csr ( // @[src/main/scala/coreGen/core/csr.scala 1360:33]
    .clock(u_mscratch_csr_clock),
    .reset(u_mscratch_csr_reset),
    .wr_data_i(u_mscratch_csr_wr_data_i),
    .wr_en_i(u_mscratch_csr_wr_en_i),
    .rd_data_o(u_mscratch_csr_rd_data_o)
  );
  csrr_9 u_mcause_csr ( // @[src/main/scala/coreGen/core/csr.scala 1368:33]
    .clock(u_mcause_csr_clock),
    .reset(u_mcause_csr_reset),
    .wr_data_i(u_mcause_csr_wr_data_i),
    .wr_en_i(u_mcause_csr_wr_en_i),
    .rd_data_o(u_mcause_csr_rd_data_o)
  );
  csrr_1 u_mtval_csr ( // @[src/main/scala/coreGen/core/csr.scala 1378:33]
    .clock(u_mtval_csr_clock),
    .reset(u_mtval_csr_reset),
    .wr_data_i(u_mtval_csr_wr_data_i),
    .wr_en_i(u_mtval_csr_wr_en_i),
    .rd_data_o(u_mtval_csr_rd_data_o)
  );
  csrr_11 u_mtvec_csr ( // @[src/main/scala/coreGen/core/csr.scala 1385:33]
    .clock(u_mtvec_csr_clock),
    .reset(u_mtvec_csr_reset),
    .wr_data_i(u_mtvec_csr_wr_data_i),
    .wr_en_i(u_mtvec_csr_wr_en_i),
    .rd_data_o(u_mtvec_csr_rd_data_o)
  );
  csrr_1 u_mpvec_csr ( // @[src/main/scala/coreGen/core/csr.scala 1393:37]
    .clock(u_mpvec_csr_clock),
    .reset(u_mpvec_csr_reset),
    .wr_data_i(u_mpvec_csr_wr_data_i),
    .wr_en_i(u_mpvec_csr_wr_en_i),
    .rd_data_o(u_mpvec_csr_rd_data_o)
  );
  csrr_13 u_dcsr_csr ( // @[src/main/scala/coreGen/core/csr.scala 1409:33]
    .clock(u_dcsr_csr_clock),
    .reset(u_dcsr_csr_reset),
    .wr_data_i(u_dcsr_csr_wr_data_i),
    .wr_en_i(u_dcsr_csr_wr_en_i),
    .rd_data_o(u_dcsr_csr_rd_data_o)
  );
  csrr_1 u_depc_csr ( // @[src/main/scala/coreGen/core/csr.scala 1416:33]
    .clock(u_depc_csr_clock),
    .reset(u_depc_csr_reset),
    .wr_data_i(u_depc_csr_wr_data_i),
    .wr_en_i(u_depc_csr_wr_en_i),
    .rd_data_o(u_depc_csr_rd_data_o)
  );
  csrr_1 u_dscratch0_csr ( // @[src/main/scala/coreGen/core/csr.scala 1423:33]
    .clock(u_dscratch0_csr_clock),
    .reset(u_dscratch0_csr_reset),
    .wr_data_i(u_dscratch0_csr_wr_data_i),
    .wr_en_i(u_dscratch0_csr_wr_en_i),
    .rd_data_o(u_dscratch0_csr_rd_data_o)
  );
  csrr_1 u_dscratch1_csr ( // @[src/main/scala/coreGen/core/csr.scala 1430:33]
    .clock(u_dscratch1_csr_clock),
    .reset(u_dscratch1_csr_reset),
    .wr_data_i(u_dscratch1_csr_wr_data_i),
    .wr_en_i(u_dscratch1_csr_wr_en_i),
    .rd_data_o(u_dscratch1_csr_rd_data_o)
  );
  csrr_17 u_mnmstack_csr ( // @[src/main/scala/coreGen/core/csr.scala 1443:35]
    .clock(u_mnmstack_csr_clock),
    .reset(u_mnmstack_csr_reset),
    .wr_data_i(u_mnmstack_csr_wr_data_i),
    .wr_en_i(u_mnmstack_csr_wr_en_i),
    .rd_data_o(u_mnmstack_csr_rd_data_o)
  );
  csrr_1 u_mnmstack_epc_csr ( // @[src/main/scala/coreGen/core/csr.scala 1450:36]
    .clock(u_mnmstack_epc_csr_clock),
    .reset(u_mnmstack_epc_csr_reset),
    .wr_data_i(u_mnmstack_epc_csr_wr_data_i),
    .wr_en_i(u_mnmstack_epc_csr_wr_en_i),
    .rd_data_o(u_mnmstack_epc_csr_rd_data_o)
  );
  csrr_9 u_mnmstack_cause_csr ( // @[src/main/scala/coreGen/core/csr.scala 1456:38]
    .clock(u_mnmstack_cause_csr_clock),
    .reset(u_mnmstack_cause_csr_reset),
    .wr_data_i(u_mnmstack_cause_csr_wr_data_i),
    .wr_en_i(u_mnmstack_cause_csr_wr_en_i),
    .rd_data_o(u_mnmstack_cause_csr_rd_data_o)
  );
  csrc u_mcycle_counter ( // @[src/main/scala/coreGen/core/csr.scala 1635:34]
    .clock(u_mcycle_counter_clock),
    .reset(u_mcycle_counter_reset),
    .counter_inc_i(u_mcycle_counter_counter_inc_i),
    .counterh_we_i(u_mcycle_counter_counterh_we_i),
    .counter_we_i(u_mcycle_counter_counter_we_i),
    .counter_val_i(u_mcycle_counter_counter_val_i),
    .counter_val_o(u_mcycle_counter_counter_val_o)
  );
  csrc u_minstret_counter ( // @[src/main/scala/coreGen/core/csr.scala 1645:36]
    .clock(u_minstret_counter_clock),
    .reset(u_minstret_counter_reset),
    .counter_inc_i(u_minstret_counter_counter_inc_i),
    .counterh_we_i(u_minstret_counter_counterh_we_i),
    .counter_we_i(u_minstret_counter_counter_we_i),
    .counter_val_i(u_minstret_counter_counter_val_i),
    .counter_val_o(u_minstret_counter_counter_val_o)
  );
  csrr_20 u_tselect_csr ( // @[src/main/scala/coreGen/core/csr.scala 1722:35]
    .clock(u_tselect_csr_clock),
    .reset(u_tselect_csr_reset),
    .wr_data_i(u_tselect_csr_wr_data_i),
    .wr_en_i(u_tselect_csr_wr_en_i),
    .rd_data_o(u_tselect_csr_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_clock),
    .reset(u_tmatch_control_csr_reset),
    .wr_data_i(u_tmatch_control_csr_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_clock),
    .reset(u_tmatch_value_csr_reset),
    .wr_data_i(u_tmatch_value_csr_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_1 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_1_clock),
    .reset(u_tmatch_control_csr_1_reset),
    .wr_data_i(u_tmatch_control_csr_1_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_1_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_1_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_1 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_1_clock),
    .reset(u_tmatch_value_csr_1_reset),
    .wr_data_i(u_tmatch_value_csr_1_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_1_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_1_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_2 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_2_clock),
    .reset(u_tmatch_control_csr_2_reset),
    .wr_data_i(u_tmatch_control_csr_2_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_2_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_2_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_2 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_2_clock),
    .reset(u_tmatch_value_csr_2_reset),
    .wr_data_i(u_tmatch_value_csr_2_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_2_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_2_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_3 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_3_clock),
    .reset(u_tmatch_control_csr_3_reset),
    .wr_data_i(u_tmatch_control_csr_3_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_3_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_3_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_3 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_3_clock),
    .reset(u_tmatch_value_csr_3_reset),
    .wr_data_i(u_tmatch_value_csr_3_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_3_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_3_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_4 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_4_clock),
    .reset(u_tmatch_control_csr_4_reset),
    .wr_data_i(u_tmatch_control_csr_4_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_4_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_4_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_4 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_4_clock),
    .reset(u_tmatch_value_csr_4_reset),
    .wr_data_i(u_tmatch_value_csr_4_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_4_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_4_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_5 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_5_clock),
    .reset(u_tmatch_control_csr_5_reset),
    .wr_data_i(u_tmatch_control_csr_5_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_5_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_5_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_5 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_5_clock),
    .reset(u_tmatch_value_csr_5_reset),
    .wr_data_i(u_tmatch_value_csr_5_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_5_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_5_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_6 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_6_clock),
    .reset(u_tmatch_control_csr_6_reset),
    .wr_data_i(u_tmatch_control_csr_6_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_6_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_6_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_6 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_6_clock),
    .reset(u_tmatch_value_csr_6_reset),
    .wr_data_i(u_tmatch_value_csr_6_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_6_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_6_rd_data_o)
  );
  csrr_21 u_tmatch_control_csr_7 ( // @[src/main/scala/coreGen/core/csr.scala 1728:45]
    .clock(u_tmatch_control_csr_7_clock),
    .reset(u_tmatch_control_csr_7_reset),
    .wr_data_i(u_tmatch_control_csr_7_wr_data_i),
    .wr_en_i(u_tmatch_control_csr_7_wr_en_i),
    .rd_data_o(u_tmatch_control_csr_7_rd_data_o)
  );
  csrr_1 u_tmatch_value_csr_7 ( // @[src/main/scala/coreGen/core/csr.scala 1733:42]
    .clock(u_tmatch_value_csr_7_clock),
    .reset(u_tmatch_value_csr_7_reset),
    .wr_data_i(u_tmatch_value_csr_7_wr_data_i),
    .wr_en_i(u_tmatch_value_csr_7_wr_en_i),
    .rd_data_o(u_tmatch_value_csr_7_rd_data_o)
  );
  assign priv_mode_id_o = priv_lvl_q; // @[src/main/scala/coreGen/core/csr.scala 1207:21]
  assign priv_mode_if_o = csr_save_cause_i ? 2'h3 : _GEN_2202; // @[src/main/scala/coreGen/core/csr.scala 1135:31 1136:24]
  assign priv_mode_lsu_o = mstatus_q_mprv ? mstatus_q_mpp : priv_lvl_q; // @[src/main/scala/coreGen/core/csr.scala 1209:28]
  assign csr_mstatus_tw_o = _mstatus_q_WIRE_1[0]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  assign csr_mtvec_o = u_mtvec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1389:29 338:30]
  assign csr_rdata_o = 12'hf13 == csr_addr_i ? 32'h1 : _GEN_192; // @[src/main/scala/coreGen/core/csr.scala 469:5 471:29]
  assign irq_pending_o = |irqs_uint; // @[src/main/scala/coreGen/core/csr.scala 1261:40]
  assign irqs_o_timer = irqs_i_timer & mie_q_timer; // @[src/main/scala/coreGen/core/csr.scala 1252:43]
  assign irqs_o_software = irqs_i_software & mie_q_software; // @[src/main/scala/coreGen/core/csr.scala 1251:43]
  assign irqs_o_external = irqs_i_external & mie_q_external; // @[src/main/scala/coreGen/core/csr.scala 1253:43]
  assign irqs_o_nmi = irqs_i_nmi & mie_q_nmi; // @[src/main/scala/coreGen/core/csr.scala 1258:40]
  assign irqs_o_fast = irqs_i_fast & mie_q_fast; // @[src/main/scala/coreGen/core/csr.scala 1255:41]
  assign csr_mstatus_mie_o = _mstatus_q_WIRE_1[5]; // @[src/main/scala/coreGen/core/csr.scala 1321:65]
  assign csr_mepc_o = u_mepc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1328:26 323:30]
  assign csr_tcm_ecc_naddr_nec_sec_itcm_naddr = itcm_ecc_naddr_nec_sec_q[31:2]; // @[src/main/scala/coreGen/core/csr.scala 1264:76]
  assign csr_tcm_ecc_naddr_nec_sec_itcm_nec = itcm_ecc_naddr_nec_sec_q[1]; // @[src/main/scala/coreGen/core/csr.scala 1264:76]
  assign csr_tcm_ecc_naddr_nec_sec_itcm_sec = itcm_ecc_naddr_nec_sec_q[0]; // @[src/main/scala/coreGen/core/csr.scala 1264:76]
  assign csr_tcm_ecc_naddr_nec_sec_dtcm_naddr = dtcm_ecc_naddr_nec_sec_q[31:2]; // @[src/main/scala/coreGen/core/csr.scala 1265:76]
  assign csr_tcm_ecc_naddr_nec_sec_dtcm_nec = dtcm_ecc_naddr_nec_sec_q[1]; // @[src/main/scala/coreGen/core/csr.scala 1265:76]
  assign csr_tcm_ecc_naddr_nec_sec_dtcm_sec = dtcm_ecc_naddr_nec_sec_q[0]; // @[src/main/scala/coreGen/core/csr.scala 1265:76]
  assign csr_depc_o = u_depc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1420:29 346:30]
  assign debug_single_step_o = _dcsr_q_WIRE_1[2]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  assign debug_ebreakm_o = _dcsr_q_WIRE_1[15]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  assign debug_ebreaku_o = _dcsr_q_WIRE_1[12]; // @[src/main/scala/coreGen/core/csr.scala 1413:62]
  assign trigger_match_o = |_trigger_match_o_T; // @[src/main/scala/coreGen/core/csr.scala 1796:49]
  assign illegal_csr_insn_o = csr_access_i & (illegal_csr | illegal_csr_write | illegal_csr_priv); // @[src/main/scala/coreGen/core/csr.scala 460:41]
  assign csr_mcause_o = _csr_mcause_o_T_2[31:0]; // @[src/main/scala/coreGen/core/csr.scala 1375:30]
  assign csr_mcycle_o = u_mcycle_counter_counter_val_o; // @[src/main/scala/coreGen/core/csr.scala 1642:41]
  assign csr_mpvec_base = u_mpvec_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 1396:31 394:36]
  assign csr_mpvec_mode = mpvec_q[1:0] == 2'h1; // @[src/main/scala/coreGen/core/csr.scala 1399:48]
  assign vstart_o = vstart_q; // @[src/main/scala/coreGen/core/csr.scala 256:14]
  assign vxsat_o = vxsat_q; // @[src/main/scala/coreGen/core/csr.scala 257:14]
  assign vxrm_o = vxrm_q; // @[src/main/scala/coreGen/core/csr.scala 258:14]
  assign vcsr_o = vcsr_q; // @[src/main/scala/coreGen/core/csr.scala 259:14]
  assign u_tcmecc_ie_csr_clock = clock;
  assign u_tcmecc_ie_csr_reset = reset;
  assign u_tcmecc_ie_csr_wr_data_i = {{1'd0}, tcm_ecc_ie_d}; // @[src/main/scala/coreGen/core/csr.scala 1275:35]
  assign u_tcmecc_ie_csr_wr_en_i = csr_we_int & _GEN_1934; // @[src/main/scala/coreGen/core/csr.scala 1020:5 357:33]
  assign u_itcmecc_naddr_nec_sec_csr_clock = clock;
  assign u_itcmecc_naddr_nec_sec_csr_reset = reset;
  assign u_itcmecc_naddr_nec_sec_csr_wr_data_i = csr_save_cause_i ? csr_wdata_int : _GEN_2213; // @[src/main/scala/coreGen/core/csr.scala 1135:31 360:44]
  assign u_itcmecc_naddr_nec_sec_csr_wr_en_i = csr_save_cause_i ? _GEN_2039 : _GEN_2212; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_itcmecc_sdata_csr_clock = clock;
  assign u_itcmecc_sdata_csr_reset = reset;
  assign u_itcmecc_sdata_csr_wr_data_i = csr_save_cause_i ? 32'h0 : _GEN_2215; // @[src/main/scala/coreGen/core/csr.scala 1135:31 362:54]
  assign u_itcmecc_sdata_csr_wr_en_i = csr_save_cause_i ? _GEN_2040 : _GEN_2214; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_dtcmecc_naddr_nec_sec_csr_clock = clock;
  assign u_dtcmecc_naddr_nec_sec_csr_reset = reset;
  assign u_dtcmecc_naddr_nec_sec_csr_wr_data_i = csr_save_cause_i ? csr_wdata_int : _GEN_2217; // @[src/main/scala/coreGen/core/csr.scala 1135:31 367:44]
  assign u_dtcmecc_naddr_nec_sec_csr_wr_en_i = csr_save_cause_i ? _GEN_2041 : _GEN_2216; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_dtcmecc_sdata_csr_clock = clock;
  assign u_dtcmecc_sdata_csr_reset = reset;
  assign u_dtcmecc_sdata_csr_wr_data_i = csr_save_cause_i ? 32'h0 : _GEN_2219; // @[src/main/scala/coreGen/core/csr.scala 1135:31 369:54]
  assign u_dtcmecc_sdata_csr_wr_en_i = csr_save_cause_i ? _GEN_2042 : _GEN_2218; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mstatus_csr_clock = clock;
  assign u_mstatus_csr_reset = reset;
  assign u_mstatus_csr_wr_data_i = {u_mstatus_csr_wr_data_i_hi,u_mstatus_csr_wr_data_i_lo}; // @[src/main/scala/coreGen/core/csr.scala 1318:43]
  assign u_mstatus_csr_wr_en_i = csr_save_cause_i ? _GEN_2156 : _GEN_2203; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mepc_csr_clock = clock;
  assign u_mepc_csr_reset = reset;
  assign u_mepc_csr_wr_data_i = csr_save_cause_i ? _GEN_2161 : _GEN_2209; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mepc_csr_wr_en_i = csr_save_cause_i ? _GEN_2160 : _GEN_2208; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mie_csr_clock = clock;
  assign u_mie_csr_reset = reset;
  assign u_mie_csr_wr_data_i = {u_mie_csr_wr_data_i_hi,u_mie_csr_wr_data_i_lo}; // @[src/main/scala/coreGen/core/csr.scala 1355:43]
  assign u_mie_csr_wr_en_i = csr_we_int & _GEN_1939; // @[src/main/scala/coreGen/core/csr.scala 1020:5 320:34]
  assign u_mscratch_csr_clock = clock;
  assign u_mscratch_csr_reset = reset;
  assign u_mscratch_csr_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_mscratch_csr_wr_en_i = csr_we_int & _GEN_1940; // @[src/main/scala/coreGen/core/csr.scala 1020:5 322:34]
  assign u_mcause_csr_clock = clock;
  assign u_mcause_csr_reset = reset;
  assign u_mcause_csr_wr_data_i = csr_save_cause_i ? _GEN_2163 : _GEN_2211; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mcause_csr_wr_en_i = csr_save_cause_i ? _GEN_2162 : _GEN_2210; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mtval_csr_clock = clock;
  assign u_mtval_csr_reset = reset;
  assign u_mtval_csr_wr_data_i = csr_save_cause_i ? _GEN_2155 : csr_wdata_int; // @[src/main/scala/coreGen/core/csr.scala 1135:31 330:34]
  assign u_mtval_csr_wr_en_i = csr_save_cause_i ? _GEN_2154 : _GEN_2047; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_mtvec_csr_clock = clock;
  assign u_mtvec_csr_reset = reset;
  assign u_mtvec_csr_wr_data_i = {csr_wdata_int[31:2],2'h1}; // @[src/main/scala/coreGen/core/csr.scala 339:29]
  assign u_mtvec_csr_wr_en_i = csr_we_int & _GEN_1944; // @[src/main/scala/coreGen/core/csr.scala 1020:5 341:34]
  assign u_mpvec_csr_clock = clock;
  assign u_mpvec_csr_reset = reset;
  assign u_mpvec_csr_wr_data_i = csr_we_int ? _GEN_1946 : 32'h0; // @[src/main/scala/coreGen/core/csr.scala 1020:5 393:36]
  assign u_mpvec_csr_wr_en_i = csr_we_int & _GEN_1945; // @[src/main/scala/coreGen/core/csr.scala 1020:5 395:36]
  assign u_dcsr_csr_clock = clock;
  assign u_dcsr_csr_reset = reset;
  assign u_dcsr_csr_wr_data_i = {u_dcsr_csr_wr_data_i_hi,u_dcsr_csr_wr_data_i_lo}; // @[src/main/scala/coreGen/core/csr.scala 1411:48]
  assign u_dcsr_csr_wr_en_i = csr_save_cause_i ? _GEN_2151 : _GEN_2067; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_depc_csr_clock = clock;
  assign u_depc_csr_reset = reset;
  assign u_depc_csr_wr_data_i = csr_save_cause_i ? _GEN_2152 : _mepc_d_T_1; // @[src/main/scala/coreGen/core/csr.scala 1135:31 347:34]
  assign u_depc_csr_wr_en_i = csr_save_cause_i ? _GEN_2153 : _GEN_2068; // @[src/main/scala/coreGen/core/csr.scala 1135:31]
  assign u_dscratch0_csr_clock = clock;
  assign u_dscratch0_csr_reset = reset;
  assign u_dscratch0_csr_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_dscratch0_csr_wr_en_i = csr_we_int & _GEN_1965; // @[src/main/scala/coreGen/core/csr.scala 1020:5 351:34]
  assign u_dscratch1_csr_clock = clock;
  assign u_dscratch1_csr_reset = reset;
  assign u_dscratch1_csr_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_dscratch1_csr_wr_en_i = csr_we_int & _GEN_1966; // @[src/main/scala/coreGen/core/csr.scala 1020:5 352:34]
  assign u_mnmstack_csr_clock = clock;
  assign u_mnmstack_csr_reset = reset;
  assign u_mnmstack_csr_wr_data_i = {mnmstack_q_mpie,mnmstack_q_mpp}; // @[src/main/scala/coreGen/core/csr.scala 1445:54]
  assign u_mnmstack_csr_wr_en_i = csr_save_cause_i & _GEN_2164; // @[src/main/scala/coreGen/core/csr.scala 1135:31 386:36]
  assign u_mnmstack_epc_csr_clock = clock;
  assign u_mnmstack_epc_csr_reset = reset;
  assign u_mnmstack_epc_csr_wr_data_i = u_mnmstack_epc_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 387:32 1454:35]
  assign u_mnmstack_epc_csr_wr_en_i = csr_save_cause_i & _GEN_2164; // @[src/main/scala/coreGen/core/csr.scala 1135:31 386:36]
  assign u_mnmstack_cause_csr_clock = clock;
  assign u_mnmstack_cause_csr_reset = reset;
  assign u_mnmstack_cause_csr_wr_data_i = u_mnmstack_cause_csr_rd_data_o; // @[src/main/scala/coreGen/core/csr.scala 389:32 1460:35]
  assign u_mnmstack_cause_csr_wr_en_i = csr_save_cause_i & _GEN_2164; // @[src/main/scala/coreGen/core/csr.scala 1135:31 386:36]
  assign u_mcycle_counter_clock = clock;
  assign u_mcycle_counter_reset = reset;
  assign u_mcycle_counter_counter_inc_i = ~mcountinhibit[0]; // @[src/main/scala/coreGen/core/csr.scala 1636:66]
  assign u_mcycle_counter_counterh_we_i = csr_we_int & _GEN_2000; // @[src/main/scala/coreGen/core/csr.scala 1020:5 415:39]
  assign u_mcycle_counter_counter_we_i = csr_we_int & _GEN_1968; // @[src/main/scala/coreGen/core/csr.scala 1020:5 414:39]
  assign u_mcycle_counter_counter_val_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_minstret_counter_clock = clock;
  assign u_minstret_counter_reset = reset;
  assign u_minstret_counter_counter_inc_i = instr_ret_i & ~mcountinhibit[2]; // @[src/main/scala/coreGen/core/csr.scala 1646:64]
  assign u_minstret_counter_counterh_we_i = csr_we_int & _GEN_2002; // @[src/main/scala/coreGen/core/csr.scala 1020:5 415:39]
  assign u_minstret_counter_counter_we_i = csr_we_int & _GEN_1970; // @[src/main/scala/coreGen/core/csr.scala 1020:5 414:39]
  assign u_minstret_counter_counter_val_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tselect_csr_clock = clock;
  assign u_tselect_csr_reset = reset;
  assign u_tselect_csr_wr_data_i = csr_wdata_int < 32'h8 ? csr_wdata_int[2:0] : 3'h7; // @[src/main/scala/coreGen/core/csr.scala 1719:25]
  assign u_tselect_csr_wr_en_i = csr_we_int & debug_mode_i & csr_addr_i == 12'h7a0; // @[src/main/scala/coreGen/core/csr.scala 1712:63]
  assign u_tmatch_control_csr_clock = clock;
  assign u_tmatch_control_csr_reset = reset;
  assign u_tmatch_control_csr_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_wr_en_i = tselect_q == 3'h0 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_clock = clock;
  assign u_tmatch_value_csr_reset = reset;
  assign u_tmatch_value_csr_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_wr_en_i = _tmatch_control_we_0_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_1_clock = clock;
  assign u_tmatch_control_csr_1_reset = reset;
  assign u_tmatch_control_csr_1_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_1_wr_en_i = tselect_q == 3'h1 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_1_clock = clock;
  assign u_tmatch_value_csr_1_reset = reset;
  assign u_tmatch_value_csr_1_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_1_wr_en_i = _tmatch_control_we_1_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_2_clock = clock;
  assign u_tmatch_control_csr_2_reset = reset;
  assign u_tmatch_control_csr_2_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_2_wr_en_i = tselect_q == 3'h2 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_2_clock = clock;
  assign u_tmatch_value_csr_2_reset = reset;
  assign u_tmatch_value_csr_2_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_2_wr_en_i = _tmatch_control_we_2_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_3_clock = clock;
  assign u_tmatch_control_csr_3_reset = reset;
  assign u_tmatch_control_csr_3_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_3_wr_en_i = tselect_q == 3'h3 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_3_clock = clock;
  assign u_tmatch_value_csr_3_reset = reset;
  assign u_tmatch_value_csr_3_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_3_wr_en_i = _tmatch_control_we_3_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_4_clock = clock;
  assign u_tmatch_control_csr_4_reset = reset;
  assign u_tmatch_control_csr_4_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_4_wr_en_i = tselect_q == 3'h4 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_4_clock = clock;
  assign u_tmatch_value_csr_4_reset = reset;
  assign u_tmatch_value_csr_4_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_4_wr_en_i = _tmatch_control_we_4_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_5_clock = clock;
  assign u_tmatch_control_csr_5_reset = reset;
  assign u_tmatch_control_csr_5_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_5_wr_en_i = tselect_q == 3'h5 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_5_clock = clock;
  assign u_tmatch_value_csr_5_reset = reset;
  assign u_tmatch_value_csr_5_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_5_wr_en_i = _tmatch_control_we_5_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_6_clock = clock;
  assign u_tmatch_control_csr_6_reset = reset;
  assign u_tmatch_control_csr_6_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_6_wr_en_i = tselect_q == 3'h6 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_6_clock = clock;
  assign u_tmatch_value_csr_6_reset = reset;
  assign u_tmatch_value_csr_6_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_6_wr_en_i = _tmatch_control_we_6_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  assign u_tmatch_control_csr_7_clock = clock;
  assign u_tmatch_control_csr_7_reset = reset;
  assign u_tmatch_control_csr_7_wr_data_i = {csr_wdata_int[10:7],csr_wdata_int[2:0]}; // @[src/main/scala/coreGen/core/csr.scala 1720:32]
  assign u_tmatch_control_csr_7_wr_en_i = tselect_q == 3'h7 & csr_we_int & debug_mode_i & _tmatch_control_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1714:117]
  assign u_tmatch_value_csr_7_clock = clock;
  assign u_tmatch_value_csr_7_reset = reset;
  assign u_tmatch_value_csr_7_wr_data_i = 2'h0 == csr_op_i ? csr_wdata_i : _csr_wdata_int_T_6; // @[src/main/scala/coreGen/core/csr.scala 1212:54]
  assign u_tmatch_value_csr_7_wr_en_i = _tmatch_control_we_7_T_4 & _tmatch_value_we_0_T_5; // @[src/main/scala/coreGen/core/csr.scala 1716:117]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 994:26]
      mstatus_vs_q <= 2'h0; // @[src/main/scala/coreGen/core/csr.scala 992:{21,21,21} 995:{31,31,31}]
    end else if (csr_we_int) begin // @[src/main/scala/coreGen/core/csr.scala 992:21]
      if (_T_232) begin
        mstatus_vs_q <= _mstatus_vs_n_T_1;
      end else if (_T_233) begin
        mstatus_vs_q <= _mstatus_vs_n_T_1;
      end else if (_T_234) begin
        mstatus_vs_q <= _mstatus_vs_n_T_1;
      end else begin
        mstatus_vs_q <= _GEN_199;
      end
    end else begin
      mstatus_vs_q <= _mstatus_vs_n_T_1;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 994:26]
      vxsat_q <= 1'h0;
    end else begin
      vxsat_q <= csr_we_int & _GEN_211; // @[src/main/scala/coreGen/core/csr.scala 243:41]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 994:26]
      vxrm_q <= 2'h0; // @[src/main/scala/coreGen/core/csr.scala 1005:31 995:31 246:41 995:31 246:41 995:31 246:41]
    end else if (csr_we_int) begin // @[src/main/scala/coreGen/core/csr.scala 246:41]
      if (_T_232) begin
        vxrm_q <= 2'h0;
      end else if (_T_233) begin
        vxrm_q <= 2'h0;
      end else if (_T_234) begin
        vxrm_q <= csr_wdata_int[1:0];
      end else begin
        vxrm_q <= 2'h0;
      end
    end else begin
      vxrm_q <= 2'h0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 994:26]
      vcsr_q <= 3'h0; // @[src/main/scala/coreGen/core/csr.scala 995:31 249:41 995:31 249:41 995:31 249:41]
    end else if (csr_we_int) begin // @[src/main/scala/coreGen/core/csr.scala 249:41]
      if (_T_232) begin
        vcsr_q <= 3'h0;
      end else if (_T_233) begin
        vcsr_q <= 3'h0;
      end else if (_T_234) begin
        vcsr_q <= 3'h0;
      end else begin
        vcsr_q <= _GEN_197;
      end
    end else begin
      vcsr_q <= 3'h0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 994:26]
      vstart_q <= 5'h0; // @[src/main/scala/coreGen/core/csr.scala 995:31 997:31 252:41]
    end else if (csr_we_int) begin // @[src/main/scala/coreGen/core/csr.scala 252:41]
      if (_T_232) begin
        vstart_q <= csr_wdata_int[4:0];
      end else begin
        vstart_q <= 5'h0;
      end
    end else begin
      vstart_q <= 5'h0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 1135:31]
      priv_lvl_q <= 2'h3; // @[src/main/scala/coreGen/core/csr.scala 1136:24]
    end else if (csr_save_cause_i) begin // @[src/main/scala/coreGen/core/csr.scala 1168:39]
      priv_lvl_q <= 2'h3; // @[src/main/scala/coreGen/core/csr.scala 1169:24]
    end else if (csr_restore_dret_i) begin // @[src/main/scala/coreGen/core/csr.scala 1171:39]
      priv_lvl_q <= dcsr_q_prv; // @[src/main/scala/coreGen/core/csr.scala 1172:29]
    end else if (csr_restore_mret_i) begin // @[src/main/scala/coreGen/core/csr.scala 952:24]
      priv_lvl_q <= mstatus_q_mpp;
    end
  end
  always @(posedge clock or posedge _mstatus_vs_q_T_2) begin
    if (_mstatus_vs_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      mcounter_q <= 32'h0; // @[src/main/scala/coreGen/core/csr.scala 1212:{54,54,54}]
    end else if (mcounter_en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      if (2'h0 == csr_op_i) begin
        mcounter_q <= csr_wdata_i;
      end else if (2'h3 == csr_op_i) begin
        mcounter_q <= _csr_wdata_int_T_2;
      end else if (2'h2 == csr_op_i) begin
        mcounter_q <= _csr_wdata_int_T;
      end else begin
        mcounter_q <= csr_wdata_i;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/csr.scala 1597:27]
      mcountinhibit_q <= 3'h0;
    end else if (mcountinhibit_we) begin
      mcountinhibit_q <= _mcountinhibit_d_T_3;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  mstatus_vs_q = _RAND_0[1:0];
  _RAND_1 = {1{`RANDOM}};
  vxsat_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  vxrm_q = _RAND_2[1:0];
  _RAND_3 = {1{`RANDOM}};
  vcsr_q = _RAND_3[2:0];
  _RAND_4 = {1{`RANDOM}};
  vstart_q = _RAND_4[4:0];
  _RAND_5 = {1{`RANDOM}};
  priv_lvl_q = _RAND_5[1:0];
  _RAND_6 = {1{`RANDOM}};
  mcounter_q = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  mcountinhibit_q = _RAND_7[2:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    mstatus_vs_q = 2'h0;
  end
  if (~reset) begin
    vxsat_q = 1'h0;
  end
  if (~reset) begin
    vxrm_q = 2'h0;
  end
  if (~reset) begin
    vcsr_q = 3'h0;
  end
  if (~reset) begin
    vstart_q = 5'h0;
  end
  if (~reset) begin
    priv_lvl_q = 2'h3;
  end
  if (_mstatus_vs_q_T_2) begin
    mcounter_q = 32'h0;
  end
  if (~reset) begin
    mcountinhibit_q = 3'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module RegisterfileFF(
  input         clock,
  input         reset,
  input  [4:0]  io_intRegfile_raddr_0, // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
  input  [4:0]  io_intRegfile_raddr_1, // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
  output [31:0] io_intRegfile_rdata_0, // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
  output [31:0] io_intRegfile_rdata_1, // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
  input  [4:0]  io_intRegfile_waddr, // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
  input  [31:0] io_intRegfile_wdata, // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
  input         io_intRegfile_we // @[src/main/scala/coreGen/core/Registerfile.scala 14:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rf_reg_1; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_2; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_3; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_4; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_5; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_6; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_7; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_8; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_9; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_10; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_11; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_12; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_13; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_14; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_15; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_16; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_17; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_18; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_19; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_20; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_21; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_22; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_23; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_24; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_25; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_26; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_27; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_28; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_29; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_30; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] rf_reg_31; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  we_dec_1 = io_intRegfile_waddr == 5'h1 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_2 = io_intRegfile_waddr == 5'h2 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_3 = io_intRegfile_waddr == 5'h3 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_4 = io_intRegfile_waddr == 5'h4 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_5 = io_intRegfile_waddr == 5'h5 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_6 = io_intRegfile_waddr == 5'h6 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_7 = io_intRegfile_waddr == 5'h7 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_8 = io_intRegfile_waddr == 5'h8 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_9 = io_intRegfile_waddr == 5'h9 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_10 = io_intRegfile_waddr == 5'ha & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_11 = io_intRegfile_waddr == 5'hb & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_12 = io_intRegfile_waddr == 5'hc & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_13 = io_intRegfile_waddr == 5'hd & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_14 = io_intRegfile_waddr == 5'he & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_15 = io_intRegfile_waddr == 5'hf & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_16 = io_intRegfile_waddr == 5'h10 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_17 = io_intRegfile_waddr == 5'h11 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_18 = io_intRegfile_waddr == 5'h12 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_19 = io_intRegfile_waddr == 5'h13 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_20 = io_intRegfile_waddr == 5'h14 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_21 = io_intRegfile_waddr == 5'h15 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_22 = io_intRegfile_waddr == 5'h16 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_23 = io_intRegfile_waddr == 5'h17 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_24 = io_intRegfile_waddr == 5'h18 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_25 = io_intRegfile_waddr == 5'h19 & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_26 = io_intRegfile_waddr == 5'h1a & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_27 = io_intRegfile_waddr == 5'h1b & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_28 = io_intRegfile_waddr == 5'h1c & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_29 = io_intRegfile_waddr == 5'h1d & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_30 = io_intRegfile_waddr == 5'h1e & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire  we_dec_31 = io_intRegfile_waddr == 5'h1f & io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 73:52]
  wire [31:0] _GEN_1 = 5'h1 == io_intRegfile_raddr_0 ? rf_reg_1 : 32'h0; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_2 = 5'h2 == io_intRegfile_raddr_0 ? rf_reg_2 : _GEN_1; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_3 = 5'h3 == io_intRegfile_raddr_0 ? rf_reg_3 : _GEN_2; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_4 = 5'h4 == io_intRegfile_raddr_0 ? rf_reg_4 : _GEN_3; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_5 = 5'h5 == io_intRegfile_raddr_0 ? rf_reg_5 : _GEN_4; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_6 = 5'h6 == io_intRegfile_raddr_0 ? rf_reg_6 : _GEN_5; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_7 = 5'h7 == io_intRegfile_raddr_0 ? rf_reg_7 : _GEN_6; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_8 = 5'h8 == io_intRegfile_raddr_0 ? rf_reg_8 : _GEN_7; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_9 = 5'h9 == io_intRegfile_raddr_0 ? rf_reg_9 : _GEN_8; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_10 = 5'ha == io_intRegfile_raddr_0 ? rf_reg_10 : _GEN_9; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_11 = 5'hb == io_intRegfile_raddr_0 ? rf_reg_11 : _GEN_10; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_12 = 5'hc == io_intRegfile_raddr_0 ? rf_reg_12 : _GEN_11; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_13 = 5'hd == io_intRegfile_raddr_0 ? rf_reg_13 : _GEN_12; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_14 = 5'he == io_intRegfile_raddr_0 ? rf_reg_14 : _GEN_13; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_15 = 5'hf == io_intRegfile_raddr_0 ? rf_reg_15 : _GEN_14; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_16 = 5'h10 == io_intRegfile_raddr_0 ? rf_reg_16 : _GEN_15; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_17 = 5'h11 == io_intRegfile_raddr_0 ? rf_reg_17 : _GEN_16; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_18 = 5'h12 == io_intRegfile_raddr_0 ? rf_reg_18 : _GEN_17; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_19 = 5'h13 == io_intRegfile_raddr_0 ? rf_reg_19 : _GEN_18; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_20 = 5'h14 == io_intRegfile_raddr_0 ? rf_reg_20 : _GEN_19; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_21 = 5'h15 == io_intRegfile_raddr_0 ? rf_reg_21 : _GEN_20; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_22 = 5'h16 == io_intRegfile_raddr_0 ? rf_reg_22 : _GEN_21; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_23 = 5'h17 == io_intRegfile_raddr_0 ? rf_reg_23 : _GEN_22; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_24 = 5'h18 == io_intRegfile_raddr_0 ? rf_reg_24 : _GEN_23; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_25 = 5'h19 == io_intRegfile_raddr_0 ? rf_reg_25 : _GEN_24; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_26 = 5'h1a == io_intRegfile_raddr_0 ? rf_reg_26 : _GEN_25; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_27 = 5'h1b == io_intRegfile_raddr_0 ? rf_reg_27 : _GEN_26; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_28 = 5'h1c == io_intRegfile_raddr_0 ? rf_reg_28 : _GEN_27; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_29 = 5'h1d == io_intRegfile_raddr_0 ? rf_reg_29 : _GEN_28; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_30 = 5'h1e == io_intRegfile_raddr_0 ? rf_reg_30 : _GEN_29; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_33 = 5'h1 == io_intRegfile_raddr_1 ? rf_reg_1 : 32'h0; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_34 = 5'h2 == io_intRegfile_raddr_1 ? rf_reg_2 : _GEN_33; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_35 = 5'h3 == io_intRegfile_raddr_1 ? rf_reg_3 : _GEN_34; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_36 = 5'h4 == io_intRegfile_raddr_1 ? rf_reg_4 : _GEN_35; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_37 = 5'h5 == io_intRegfile_raddr_1 ? rf_reg_5 : _GEN_36; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_38 = 5'h6 == io_intRegfile_raddr_1 ? rf_reg_6 : _GEN_37; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_39 = 5'h7 == io_intRegfile_raddr_1 ? rf_reg_7 : _GEN_38; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_40 = 5'h8 == io_intRegfile_raddr_1 ? rf_reg_8 : _GEN_39; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_41 = 5'h9 == io_intRegfile_raddr_1 ? rf_reg_9 : _GEN_40; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_42 = 5'ha == io_intRegfile_raddr_1 ? rf_reg_10 : _GEN_41; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_43 = 5'hb == io_intRegfile_raddr_1 ? rf_reg_11 : _GEN_42; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_44 = 5'hc == io_intRegfile_raddr_1 ? rf_reg_12 : _GEN_43; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_45 = 5'hd == io_intRegfile_raddr_1 ? rf_reg_13 : _GEN_44; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_46 = 5'he == io_intRegfile_raddr_1 ? rf_reg_14 : _GEN_45; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_47 = 5'hf == io_intRegfile_raddr_1 ? rf_reg_15 : _GEN_46; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_48 = 5'h10 == io_intRegfile_raddr_1 ? rf_reg_16 : _GEN_47; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_49 = 5'h11 == io_intRegfile_raddr_1 ? rf_reg_17 : _GEN_48; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_50 = 5'h12 == io_intRegfile_raddr_1 ? rf_reg_18 : _GEN_49; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_51 = 5'h13 == io_intRegfile_raddr_1 ? rf_reg_19 : _GEN_50; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_52 = 5'h14 == io_intRegfile_raddr_1 ? rf_reg_20 : _GEN_51; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_53 = 5'h15 == io_intRegfile_raddr_1 ? rf_reg_21 : _GEN_52; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_54 = 5'h16 == io_intRegfile_raddr_1 ? rf_reg_22 : _GEN_53; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_55 = 5'h17 == io_intRegfile_raddr_1 ? rf_reg_23 : _GEN_54; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_56 = 5'h18 == io_intRegfile_raddr_1 ? rf_reg_24 : _GEN_55; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_57 = 5'h19 == io_intRegfile_raddr_1 ? rf_reg_25 : _GEN_56; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_58 = 5'h1a == io_intRegfile_raddr_1 ? rf_reg_26 : _GEN_57; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_59 = 5'h1b == io_intRegfile_raddr_1 ? rf_reg_27 : _GEN_58; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_60 = 5'h1c == io_intRegfile_raddr_1 ? rf_reg_28 : _GEN_59; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_61 = 5'h1d == io_intRegfile_raddr_1 ? rf_reg_29 : _GEN_60; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] _GEN_62 = 5'h1e == io_intRegfile_raddr_1 ? rf_reg_30 : _GEN_61; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  wire [31:0] wdata_fault_inject = io_intRegfile_wdata; // @[src/main/scala/coreGen/core/Registerfile.scala 68:34 70:24]
  assign io_intRegfile_rdata_0 = 5'h1f == io_intRegfile_raddr_0 ? rf_reg_31 : _GEN_30; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  assign io_intRegfile_rdata_1 = 5'h1f == io_intRegfile_raddr_1 ? rf_reg_31 : _GEN_62; // @[src/main/scala/coreGen/core/Registerfile.scala 84:{32,32}]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_1 <= 32'h0;
    end else if (we_dec_1) begin
      rf_reg_1 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_2 <= 32'h0;
    end else if (we_dec_2) begin
      rf_reg_2 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_3 <= 32'h0;
    end else if (we_dec_3) begin
      rf_reg_3 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_4 <= 32'h0;
    end else if (we_dec_4) begin
      rf_reg_4 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_5 <= 32'h0;
    end else if (we_dec_5) begin
      rf_reg_5 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_6 <= 32'h0;
    end else if (we_dec_6) begin
      rf_reg_6 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_7 <= 32'h0;
    end else if (we_dec_7) begin
      rf_reg_7 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_8 <= 32'h0;
    end else if (we_dec_8) begin
      rf_reg_8 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_9 <= 32'h0;
    end else if (we_dec_9) begin
      rf_reg_9 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_10 <= 32'h0;
    end else if (we_dec_10) begin
      rf_reg_10 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_11 <= 32'h0;
    end else if (we_dec_11) begin
      rf_reg_11 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_12 <= 32'h0;
    end else if (we_dec_12) begin
      rf_reg_12 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_13 <= 32'h0;
    end else if (we_dec_13) begin
      rf_reg_13 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_14 <= 32'h0;
    end else if (we_dec_14) begin
      rf_reg_14 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_15 <= 32'h0;
    end else if (we_dec_15) begin
      rf_reg_15 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_16 <= 32'h0;
    end else if (we_dec_16) begin
      rf_reg_16 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_17 <= 32'h0;
    end else if (we_dec_17) begin
      rf_reg_17 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_18 <= 32'h0;
    end else if (we_dec_18) begin
      rf_reg_18 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_19 <= 32'h0;
    end else if (we_dec_19) begin
      rf_reg_19 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_20 <= 32'h0;
    end else if (we_dec_20) begin
      rf_reg_20 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_21 <= 32'h0;
    end else if (we_dec_21) begin
      rf_reg_21 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_22 <= 32'h0;
    end else if (we_dec_22) begin
      rf_reg_22 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_23 <= 32'h0;
    end else if (we_dec_23) begin
      rf_reg_23 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_24 <= 32'h0;
    end else if (we_dec_24) begin
      rf_reg_24 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_25 <= 32'h0;
    end else if (we_dec_25) begin
      rf_reg_25 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_26 <= 32'h0;
    end else if (we_dec_26) begin
      rf_reg_26 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_27 <= 32'h0;
    end else if (we_dec_27) begin
      rf_reg_27 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_28 <= 32'h0;
    end else if (we_dec_28) begin
      rf_reg_28 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_29 <= 32'h0;
    end else if (we_dec_29) begin
      rf_reg_29 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_30 <= 32'h0;
    end else if (we_dec_30) begin
      rf_reg_30 <= io_intRegfile_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Registerfile.scala 77:29]
      rf_reg_31 <= 32'h0;
    end else if (we_dec_31) begin
      rf_reg_31 <= io_intRegfile_wdata;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rf_reg_1 = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  rf_reg_2 = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  rf_reg_3 = _RAND_2[31:0];
  _RAND_3 = {1{`RANDOM}};
  rf_reg_4 = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  rf_reg_5 = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  rf_reg_6 = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  rf_reg_7 = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  rf_reg_8 = _RAND_7[31:0];
  _RAND_8 = {1{`RANDOM}};
  rf_reg_9 = _RAND_8[31:0];
  _RAND_9 = {1{`RANDOM}};
  rf_reg_10 = _RAND_9[31:0];
  _RAND_10 = {1{`RANDOM}};
  rf_reg_11 = _RAND_10[31:0];
  _RAND_11 = {1{`RANDOM}};
  rf_reg_12 = _RAND_11[31:0];
  _RAND_12 = {1{`RANDOM}};
  rf_reg_13 = _RAND_12[31:0];
  _RAND_13 = {1{`RANDOM}};
  rf_reg_14 = _RAND_13[31:0];
  _RAND_14 = {1{`RANDOM}};
  rf_reg_15 = _RAND_14[31:0];
  _RAND_15 = {1{`RANDOM}};
  rf_reg_16 = _RAND_15[31:0];
  _RAND_16 = {1{`RANDOM}};
  rf_reg_17 = _RAND_16[31:0];
  _RAND_17 = {1{`RANDOM}};
  rf_reg_18 = _RAND_17[31:0];
  _RAND_18 = {1{`RANDOM}};
  rf_reg_19 = _RAND_18[31:0];
  _RAND_19 = {1{`RANDOM}};
  rf_reg_20 = _RAND_19[31:0];
  _RAND_20 = {1{`RANDOM}};
  rf_reg_21 = _RAND_20[31:0];
  _RAND_21 = {1{`RANDOM}};
  rf_reg_22 = _RAND_21[31:0];
  _RAND_22 = {1{`RANDOM}};
  rf_reg_23 = _RAND_22[31:0];
  _RAND_23 = {1{`RANDOM}};
  rf_reg_24 = _RAND_23[31:0];
  _RAND_24 = {1{`RANDOM}};
  rf_reg_25 = _RAND_24[31:0];
  _RAND_25 = {1{`RANDOM}};
  rf_reg_26 = _RAND_25[31:0];
  _RAND_26 = {1{`RANDOM}};
  rf_reg_27 = _RAND_26[31:0];
  _RAND_27 = {1{`RANDOM}};
  rf_reg_28 = _RAND_27[31:0];
  _RAND_28 = {1{`RANDOM}};
  rf_reg_29 = _RAND_28[31:0];
  _RAND_29 = {1{`RANDOM}};
  rf_reg_30 = _RAND_29[31:0];
  _RAND_30 = {1{`RANDOM}};
  rf_reg_31 = _RAND_30[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rf_reg_1 = 32'h0;
  end
  if (~reset) begin
    rf_reg_2 = 32'h0;
  end
  if (~reset) begin
    rf_reg_3 = 32'h0;
  end
  if (~reset) begin
    rf_reg_4 = 32'h0;
  end
  if (~reset) begin
    rf_reg_5 = 32'h0;
  end
  if (~reset) begin
    rf_reg_6 = 32'h0;
  end
  if (~reset) begin
    rf_reg_7 = 32'h0;
  end
  if (~reset) begin
    rf_reg_8 = 32'h0;
  end
  if (~reset) begin
    rf_reg_9 = 32'h0;
  end
  if (~reset) begin
    rf_reg_10 = 32'h0;
  end
  if (~reset) begin
    rf_reg_11 = 32'h0;
  end
  if (~reset) begin
    rf_reg_12 = 32'h0;
  end
  if (~reset) begin
    rf_reg_13 = 32'h0;
  end
  if (~reset) begin
    rf_reg_14 = 32'h0;
  end
  if (~reset) begin
    rf_reg_15 = 32'h0;
  end
  if (~reset) begin
    rf_reg_16 = 32'h0;
  end
  if (~reset) begin
    rf_reg_17 = 32'h0;
  end
  if (~reset) begin
    rf_reg_18 = 32'h0;
  end
  if (~reset) begin
    rf_reg_19 = 32'h0;
  end
  if (~reset) begin
    rf_reg_20 = 32'h0;
  end
  if (~reset) begin
    rf_reg_21 = 32'h0;
  end
  if (~reset) begin
    rf_reg_22 = 32'h0;
  end
  if (~reset) begin
    rf_reg_23 = 32'h0;
  end
  if (~reset) begin
    rf_reg_24 = 32'h0;
  end
  if (~reset) begin
    rf_reg_25 = 32'h0;
  end
  if (~reset) begin
    rf_reg_26 = 32'h0;
  end
  if (~reset) begin
    rf_reg_27 = 32'h0;
  end
  if (~reset) begin
    rf_reg_28 = 32'h0;
  end
  if (~reset) begin
    rf_reg_29 = 32'h0;
  end
  if (~reset) begin
    rf_reg_30 = 32'h0;
  end
  if (~reset) begin
    rf_reg_31 = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module rvv_vrf(
  input         clk_i, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 16:19]
  input         rst_ni, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 17:20]
  input  [4:0]  raddr_a_i, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 20:23]
  output [31:0] rdata_a_o, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 21:23]
  input  [4:0]  raddr_b_i, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 24:23]
  output [31:0] rdata_b_o, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 25:23]
  input  [4:0]  raddr_c_i, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 28:23]
  output [31:0] rdata_c_o, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 29:23]
  output [31:0] rdata_d_o, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 33:23]
  input  [4:0]  waddr_a_i, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 37:23]
  input  [31:0] wdata_a_i, // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 38:23]
  input         we_a_i // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 39:20]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
  reg [31:0] _RAND_31;
`endif // RANDOMIZE_REG_INIT
  reg [31:0] rf_reg_q_0; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_1; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_2; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_3; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_4; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_5; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_6; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_7; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_8; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_9; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_10; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_11; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_12; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_13; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_14; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_15; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_16; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_17; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_18; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_19; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_20; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_21; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_22; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_23; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_24; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_25; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_26; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_27; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_28; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_29; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_30; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rf_reg_q_31; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire  _we_a_dec_0_T = waddr_a_i == 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_0 = waddr_a_i == 5'h0 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_1_T = waddr_a_i == 5'h1; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_1 = waddr_a_i == 5'h1 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_2_T = waddr_a_i == 5'h2; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_2 = waddr_a_i == 5'h2 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_3_T = waddr_a_i == 5'h3; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_3 = waddr_a_i == 5'h3 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_4_T = waddr_a_i == 5'h4; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_4 = waddr_a_i == 5'h4 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_5_T = waddr_a_i == 5'h5; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_5 = waddr_a_i == 5'h5 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_6_T = waddr_a_i == 5'h6; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_6 = waddr_a_i == 5'h6 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_7_T = waddr_a_i == 5'h7; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_7 = waddr_a_i == 5'h7 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_8_T = waddr_a_i == 5'h8; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_8 = waddr_a_i == 5'h8 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_9_T = waddr_a_i == 5'h9; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_9 = waddr_a_i == 5'h9 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_10_T = waddr_a_i == 5'ha; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_10 = waddr_a_i == 5'ha & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_11_T = waddr_a_i == 5'hb; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_11 = waddr_a_i == 5'hb & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_12_T = waddr_a_i == 5'hc; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_12 = waddr_a_i == 5'hc & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_13_T = waddr_a_i == 5'hd; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_13 = waddr_a_i == 5'hd & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_14_T = waddr_a_i == 5'he; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_14 = waddr_a_i == 5'he & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_15_T = waddr_a_i == 5'hf; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_15 = waddr_a_i == 5'hf & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_16_T = waddr_a_i == 5'h10; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_16 = waddr_a_i == 5'h10 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_17_T = waddr_a_i == 5'h11; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_17 = waddr_a_i == 5'h11 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_18_T = waddr_a_i == 5'h12; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_18 = waddr_a_i == 5'h12 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_19_T = waddr_a_i == 5'h13; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_19 = waddr_a_i == 5'h13 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_20_T = waddr_a_i == 5'h14; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_20 = waddr_a_i == 5'h14 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_21_T = waddr_a_i == 5'h15; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_21 = waddr_a_i == 5'h15 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_22_T = waddr_a_i == 5'h16; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_22 = waddr_a_i == 5'h16 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_23_T = waddr_a_i == 5'h17; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_23 = waddr_a_i == 5'h17 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_24_T = waddr_a_i == 5'h18; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_24 = waddr_a_i == 5'h18 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_25_T = waddr_a_i == 5'h19; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_25 = waddr_a_i == 5'h19 & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_26_T = waddr_a_i == 5'h1a; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_26 = waddr_a_i == 5'h1a & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_27_T = waddr_a_i == 5'h1b; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_27 = waddr_a_i == 5'h1b & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_28_T = waddr_a_i == 5'h1c; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_28 = waddr_a_i == 5'h1c & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_29_T = waddr_a_i == 5'h1d; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_29 = waddr_a_i == 5'h1d & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_30_T = waddr_a_i == 5'h1e; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_30 = waddr_a_i == 5'h1e & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire  _we_a_dec_31_T = waddr_a_i == 5'h1f; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:38]
  wire  we_a_dec_31 = waddr_a_i == 5'h1f & we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 51:27]
  wire [31:0] _GEN_64 = _we_a_dec_0_T ? wdata_a_i : rf_reg_q_0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_65 = _we_a_dec_1_T ? wdata_a_i : rf_reg_q_1; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_66 = _we_a_dec_2_T ? wdata_a_i : rf_reg_q_2; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_67 = _we_a_dec_3_T ? wdata_a_i : rf_reg_q_3; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_68 = _we_a_dec_4_T ? wdata_a_i : rf_reg_q_4; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_69 = _we_a_dec_5_T ? wdata_a_i : rf_reg_q_5; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_70 = _we_a_dec_6_T ? wdata_a_i : rf_reg_q_6; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_71 = _we_a_dec_7_T ? wdata_a_i : rf_reg_q_7; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_72 = _we_a_dec_8_T ? wdata_a_i : rf_reg_q_8; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_73 = _we_a_dec_9_T ? wdata_a_i : rf_reg_q_9; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_74 = _we_a_dec_10_T ? wdata_a_i : rf_reg_q_10; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_75 = _we_a_dec_11_T ? wdata_a_i : rf_reg_q_11; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_76 = _we_a_dec_12_T ? wdata_a_i : rf_reg_q_12; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_77 = _we_a_dec_13_T ? wdata_a_i : rf_reg_q_13; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_78 = _we_a_dec_14_T ? wdata_a_i : rf_reg_q_14; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_79 = _we_a_dec_15_T ? wdata_a_i : rf_reg_q_15; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_80 = _we_a_dec_16_T ? wdata_a_i : rf_reg_q_16; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_81 = _we_a_dec_17_T ? wdata_a_i : rf_reg_q_17; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_82 = _we_a_dec_18_T ? wdata_a_i : rf_reg_q_18; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_83 = _we_a_dec_19_T ? wdata_a_i : rf_reg_q_19; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_84 = _we_a_dec_20_T ? wdata_a_i : rf_reg_q_20; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_85 = _we_a_dec_21_T ? wdata_a_i : rf_reg_q_21; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_86 = _we_a_dec_22_T ? wdata_a_i : rf_reg_q_22; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_87 = _we_a_dec_23_T ? wdata_a_i : rf_reg_q_23; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_88 = _we_a_dec_24_T ? wdata_a_i : rf_reg_q_24; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_89 = _we_a_dec_25_T ? wdata_a_i : rf_reg_q_25; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_90 = _we_a_dec_26_T ? wdata_a_i : rf_reg_q_26; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_91 = _we_a_dec_27_T ? wdata_a_i : rf_reg_q_27; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_92 = _we_a_dec_28_T ? wdata_a_i : rf_reg_q_28; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_93 = _we_a_dec_29_T ? wdata_a_i : rf_reg_q_29; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_94 = _we_a_dec_30_T ? wdata_a_i : rf_reg_q_30; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] _GEN_95 = _we_a_dec_31_T ? wdata_a_i : rf_reg_q_31; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 63:19 67:36 68:27]
  wire [31:0] rf_reg_0 = we_a_i ? _GEN_64 : rf_reg_q_0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_1 = we_a_i ? _GEN_65 : rf_reg_q_1; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_2 = we_a_i ? _GEN_66 : rf_reg_q_2; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_3 = we_a_i ? _GEN_67 : rf_reg_q_3; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_4 = we_a_i ? _GEN_68 : rf_reg_q_4; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_5 = we_a_i ? _GEN_69 : rf_reg_q_5; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_6 = we_a_i ? _GEN_70 : rf_reg_q_6; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_7 = we_a_i ? _GEN_71 : rf_reg_q_7; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_8 = we_a_i ? _GEN_72 : rf_reg_q_8; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_9 = we_a_i ? _GEN_73 : rf_reg_q_9; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_10 = we_a_i ? _GEN_74 : rf_reg_q_10; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_11 = we_a_i ? _GEN_75 : rf_reg_q_11; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_12 = we_a_i ? _GEN_76 : rf_reg_q_12; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_13 = we_a_i ? _GEN_77 : rf_reg_q_13; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_14 = we_a_i ? _GEN_78 : rf_reg_q_14; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_15 = we_a_i ? _GEN_79 : rf_reg_q_15; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_16 = we_a_i ? _GEN_80 : rf_reg_q_16; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_17 = we_a_i ? _GEN_81 : rf_reg_q_17; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_18 = we_a_i ? _GEN_82 : rf_reg_q_18; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_19 = we_a_i ? _GEN_83 : rf_reg_q_19; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_20 = we_a_i ? _GEN_84 : rf_reg_q_20; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_21 = we_a_i ? _GEN_85 : rf_reg_q_21; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_22 = we_a_i ? _GEN_86 : rf_reg_q_22; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_23 = we_a_i ? _GEN_87 : rf_reg_q_23; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_24 = we_a_i ? _GEN_88 : rf_reg_q_24; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_25 = we_a_i ? _GEN_89 : rf_reg_q_25; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_26 = we_a_i ? _GEN_90 : rf_reg_q_26; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_27 = we_a_i ? _GEN_91 : rf_reg_q_27; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_28 = we_a_i ? _GEN_92 : rf_reg_q_28; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_29 = we_a_i ? _GEN_93 : rf_reg_q_29; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_30 = we_a_i ? _GEN_94 : rf_reg_q_30; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] rf_reg_31 = we_a_i ? _GEN_95 : rf_reg_q_31; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  wire [31:0] _GEN_129 = 5'h1 == raddr_a_i ? rf_reg_1 : rf_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_130 = 5'h2 == raddr_a_i ? rf_reg_2 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_131 = 5'h3 == raddr_a_i ? rf_reg_3 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_132 = 5'h4 == raddr_a_i ? rf_reg_4 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_133 = 5'h5 == raddr_a_i ? rf_reg_5 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_134 = 5'h6 == raddr_a_i ? rf_reg_6 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_135 = 5'h7 == raddr_a_i ? rf_reg_7 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_136 = 5'h8 == raddr_a_i ? rf_reg_8 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_137 = 5'h9 == raddr_a_i ? rf_reg_9 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_138 = 5'ha == raddr_a_i ? rf_reg_10 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_139 = 5'hb == raddr_a_i ? rf_reg_11 : _GEN_138; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_140 = 5'hc == raddr_a_i ? rf_reg_12 : _GEN_139; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_141 = 5'hd == raddr_a_i ? rf_reg_13 : _GEN_140; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_142 = 5'he == raddr_a_i ? rf_reg_14 : _GEN_141; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_143 = 5'hf == raddr_a_i ? rf_reg_15 : _GEN_142; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_144 = 5'h10 == raddr_a_i ? rf_reg_16 : _GEN_143; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_145 = 5'h11 == raddr_a_i ? rf_reg_17 : _GEN_144; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_146 = 5'h12 == raddr_a_i ? rf_reg_18 : _GEN_145; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_147 = 5'h13 == raddr_a_i ? rf_reg_19 : _GEN_146; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_148 = 5'h14 == raddr_a_i ? rf_reg_20 : _GEN_147; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_149 = 5'h15 == raddr_a_i ? rf_reg_21 : _GEN_148; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_150 = 5'h16 == raddr_a_i ? rf_reg_22 : _GEN_149; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_151 = 5'h17 == raddr_a_i ? rf_reg_23 : _GEN_150; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_152 = 5'h18 == raddr_a_i ? rf_reg_24 : _GEN_151; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_153 = 5'h19 == raddr_a_i ? rf_reg_25 : _GEN_152; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_154 = 5'h1a == raddr_a_i ? rf_reg_26 : _GEN_153; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_155 = 5'h1b == raddr_a_i ? rf_reg_27 : _GEN_154; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_156 = 5'h1c == raddr_a_i ? rf_reg_28 : _GEN_155; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_157 = 5'h1d == raddr_a_i ? rf_reg_29 : _GEN_156; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_158 = 5'h1e == raddr_a_i ? rf_reg_30 : _GEN_157; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  wire [31:0] _GEN_161 = 5'h1 == raddr_b_i ? rf_reg_1 : rf_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_162 = 5'h2 == raddr_b_i ? rf_reg_2 : _GEN_161; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_163 = 5'h3 == raddr_b_i ? rf_reg_3 : _GEN_162; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_164 = 5'h4 == raddr_b_i ? rf_reg_4 : _GEN_163; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_165 = 5'h5 == raddr_b_i ? rf_reg_5 : _GEN_164; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_166 = 5'h6 == raddr_b_i ? rf_reg_6 : _GEN_165; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_167 = 5'h7 == raddr_b_i ? rf_reg_7 : _GEN_166; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_168 = 5'h8 == raddr_b_i ? rf_reg_8 : _GEN_167; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_169 = 5'h9 == raddr_b_i ? rf_reg_9 : _GEN_168; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_170 = 5'ha == raddr_b_i ? rf_reg_10 : _GEN_169; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_171 = 5'hb == raddr_b_i ? rf_reg_11 : _GEN_170; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_172 = 5'hc == raddr_b_i ? rf_reg_12 : _GEN_171; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_173 = 5'hd == raddr_b_i ? rf_reg_13 : _GEN_172; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_174 = 5'he == raddr_b_i ? rf_reg_14 : _GEN_173; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_175 = 5'hf == raddr_b_i ? rf_reg_15 : _GEN_174; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_176 = 5'h10 == raddr_b_i ? rf_reg_16 : _GEN_175; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_177 = 5'h11 == raddr_b_i ? rf_reg_17 : _GEN_176; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_178 = 5'h12 == raddr_b_i ? rf_reg_18 : _GEN_177; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_179 = 5'h13 == raddr_b_i ? rf_reg_19 : _GEN_178; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_180 = 5'h14 == raddr_b_i ? rf_reg_20 : _GEN_179; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_181 = 5'h15 == raddr_b_i ? rf_reg_21 : _GEN_180; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_182 = 5'h16 == raddr_b_i ? rf_reg_22 : _GEN_181; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_183 = 5'h17 == raddr_b_i ? rf_reg_23 : _GEN_182; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_184 = 5'h18 == raddr_b_i ? rf_reg_24 : _GEN_183; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_185 = 5'h19 == raddr_b_i ? rf_reg_25 : _GEN_184; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_186 = 5'h1a == raddr_b_i ? rf_reg_26 : _GEN_185; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_187 = 5'h1b == raddr_b_i ? rf_reg_27 : _GEN_186; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_188 = 5'h1c == raddr_b_i ? rf_reg_28 : _GEN_187; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_189 = 5'h1d == raddr_b_i ? rf_reg_29 : _GEN_188; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_190 = 5'h1e == raddr_b_i ? rf_reg_30 : _GEN_189; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  wire [31:0] _GEN_193 = 5'h1 == raddr_c_i ? rf_reg_1 : rf_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_194 = 5'h2 == raddr_c_i ? rf_reg_2 : _GEN_193; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_195 = 5'h3 == raddr_c_i ? rf_reg_3 : _GEN_194; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_196 = 5'h4 == raddr_c_i ? rf_reg_4 : _GEN_195; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_197 = 5'h5 == raddr_c_i ? rf_reg_5 : _GEN_196; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_198 = 5'h6 == raddr_c_i ? rf_reg_6 : _GEN_197; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_199 = 5'h7 == raddr_c_i ? rf_reg_7 : _GEN_198; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_200 = 5'h8 == raddr_c_i ? rf_reg_8 : _GEN_199; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_201 = 5'h9 == raddr_c_i ? rf_reg_9 : _GEN_200; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_202 = 5'ha == raddr_c_i ? rf_reg_10 : _GEN_201; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_203 = 5'hb == raddr_c_i ? rf_reg_11 : _GEN_202; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_204 = 5'hc == raddr_c_i ? rf_reg_12 : _GEN_203; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_205 = 5'hd == raddr_c_i ? rf_reg_13 : _GEN_204; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_206 = 5'he == raddr_c_i ? rf_reg_14 : _GEN_205; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_207 = 5'hf == raddr_c_i ? rf_reg_15 : _GEN_206; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_208 = 5'h10 == raddr_c_i ? rf_reg_16 : _GEN_207; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_209 = 5'h11 == raddr_c_i ? rf_reg_17 : _GEN_208; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_210 = 5'h12 == raddr_c_i ? rf_reg_18 : _GEN_209; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_211 = 5'h13 == raddr_c_i ? rf_reg_19 : _GEN_210; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_212 = 5'h14 == raddr_c_i ? rf_reg_20 : _GEN_211; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_213 = 5'h15 == raddr_c_i ? rf_reg_21 : _GEN_212; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_214 = 5'h16 == raddr_c_i ? rf_reg_22 : _GEN_213; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_215 = 5'h17 == raddr_c_i ? rf_reg_23 : _GEN_214; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_216 = 5'h18 == raddr_c_i ? rf_reg_24 : _GEN_215; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_217 = 5'h19 == raddr_c_i ? rf_reg_25 : _GEN_216; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_218 = 5'h1a == raddr_c_i ? rf_reg_26 : _GEN_217; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_219 = 5'h1b == raddr_c_i ? rf_reg_27 : _GEN_218; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_220 = 5'h1c == raddr_c_i ? rf_reg_28 : _GEN_219; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_221 = 5'h1d == raddr_c_i ? rf_reg_29 : _GEN_220; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  wire [31:0] _GEN_222 = 5'h1e == raddr_c_i ? rf_reg_30 : _GEN_221; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  assign rdata_a_o = 5'h1f == raddr_a_i ? rf_reg_31 : _GEN_158; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 73:{15,15}]
  assign rdata_b_o = 5'h1f == raddr_b_i ? rf_reg_31 : _GEN_190; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 74:{15,15}]
  assign rdata_c_o = 5'h1f == raddr_c_i ? rf_reg_31 : _GEN_222; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 75:{15,15}]
  assign rdata_d_o = we_a_i ? _GEN_64 : rf_reg_q_0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 65:17 63:19]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_0 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_0) begin
        rf_reg_q_0 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_1 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_1) begin
        rf_reg_q_1 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_2 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_2) begin
        rf_reg_q_2 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_3 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_3) begin
        rf_reg_q_3 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_4 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_4) begin
        rf_reg_q_4 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_5 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_5) begin
        rf_reg_q_5 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_6 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_6) begin
        rf_reg_q_6 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_7 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_7) begin
        rf_reg_q_7 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_8 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_8) begin
        rf_reg_q_8 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_9 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_9) begin
        rf_reg_q_9 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_10 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_10) begin
        rf_reg_q_10 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_11 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_11) begin
        rf_reg_q_11 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_12 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_12) begin
        rf_reg_q_12 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_13 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_13) begin
        rf_reg_q_13 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_14 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_14) begin
        rf_reg_q_14 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_15 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_15) begin
        rf_reg_q_15 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_16 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_16) begin
        rf_reg_q_16 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_17 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_17) begin
        rf_reg_q_17 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_18 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_18) begin
        rf_reg_q_18 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_19 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_19) begin
        rf_reg_q_19 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_20 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_20) begin
        rf_reg_q_20 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_21 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_21) begin
        rf_reg_q_21 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_22 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_22) begin
        rf_reg_q_22 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_23 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_23) begin
        rf_reg_q_23 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_24 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_24) begin
        rf_reg_q_24 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_25 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_25) begin
        rf_reg_q_25 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_26 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_26) begin
        rf_reg_q_26 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_27 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_27) begin
        rf_reg_q_27 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_28 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_28) begin
        rf_reg_q_28 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_29 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_29) begin
        rf_reg_q_29 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_30 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_30) begin
        rf_reg_q_30 <= wdata_a_i;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 54:17]
      rf_reg_q_31 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vrf.scala 56:30 57:29 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else if (we_a_i) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      if (we_a_dec_31) begin
        rf_reg_q_31 <= wdata_a_i;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rf_reg_q_0 = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  rf_reg_q_1 = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  rf_reg_q_2 = _RAND_2[31:0];
  _RAND_3 = {1{`RANDOM}};
  rf_reg_q_3 = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  rf_reg_q_4 = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  rf_reg_q_5 = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  rf_reg_q_6 = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  rf_reg_q_7 = _RAND_7[31:0];
  _RAND_8 = {1{`RANDOM}};
  rf_reg_q_8 = _RAND_8[31:0];
  _RAND_9 = {1{`RANDOM}};
  rf_reg_q_9 = _RAND_9[31:0];
  _RAND_10 = {1{`RANDOM}};
  rf_reg_q_10 = _RAND_10[31:0];
  _RAND_11 = {1{`RANDOM}};
  rf_reg_q_11 = _RAND_11[31:0];
  _RAND_12 = {1{`RANDOM}};
  rf_reg_q_12 = _RAND_12[31:0];
  _RAND_13 = {1{`RANDOM}};
  rf_reg_q_13 = _RAND_13[31:0];
  _RAND_14 = {1{`RANDOM}};
  rf_reg_q_14 = _RAND_14[31:0];
  _RAND_15 = {1{`RANDOM}};
  rf_reg_q_15 = _RAND_15[31:0];
  _RAND_16 = {1{`RANDOM}};
  rf_reg_q_16 = _RAND_16[31:0];
  _RAND_17 = {1{`RANDOM}};
  rf_reg_q_17 = _RAND_17[31:0];
  _RAND_18 = {1{`RANDOM}};
  rf_reg_q_18 = _RAND_18[31:0];
  _RAND_19 = {1{`RANDOM}};
  rf_reg_q_19 = _RAND_19[31:0];
  _RAND_20 = {1{`RANDOM}};
  rf_reg_q_20 = _RAND_20[31:0];
  _RAND_21 = {1{`RANDOM}};
  rf_reg_q_21 = _RAND_21[31:0];
  _RAND_22 = {1{`RANDOM}};
  rf_reg_q_22 = _RAND_22[31:0];
  _RAND_23 = {1{`RANDOM}};
  rf_reg_q_23 = _RAND_23[31:0];
  _RAND_24 = {1{`RANDOM}};
  rf_reg_q_24 = _RAND_24[31:0];
  _RAND_25 = {1{`RANDOM}};
  rf_reg_q_25 = _RAND_25[31:0];
  _RAND_26 = {1{`RANDOM}};
  rf_reg_q_26 = _RAND_26[31:0];
  _RAND_27 = {1{`RANDOM}};
  rf_reg_q_27 = _RAND_27[31:0];
  _RAND_28 = {1{`RANDOM}};
  rf_reg_q_28 = _RAND_28[31:0];
  _RAND_29 = {1{`RANDOM}};
  rf_reg_q_29 = _RAND_29[31:0];
  _RAND_30 = {1{`RANDOM}};
  rf_reg_q_30 = _RAND_30[31:0];
  _RAND_31 = {1{`RANDOM}};
  rf_reg_q_31 = _RAND_31[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    rf_reg_q_0 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_1 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_2 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_3 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_4 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_5 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_6 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_7 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_8 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_9 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_10 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_11 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_12 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_13 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_14 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_15 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_16 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_17 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_18 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_19 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_20 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_21 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_22 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_23 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_24 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_25 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_26 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_27 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_28 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_29 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_30 = 32'h0;
  end
  if (~rst_ni) begin
    rf_reg_q_31 = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module rvv_decoder(
  input  [31:0] instr_i, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 152:21]
  output        vset_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 156:20]
  output        vsetvl_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 157:22]
  output        vsetvli_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 158:23]
  output        vsetivli_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 159:24]
  output        arith_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 163:21]
  output        load_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 164:20]
  output        store_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 165:21]
  output        arith_decode_o_vadd, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vredsum, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vsub, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vrsub, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vminu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmin, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmaxu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmax, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vand, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vor, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vxor, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vrgather, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vslideup, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vslidedown, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vadc, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmadc, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vsbc, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsbc, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmerge, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmv, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmseq, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmandnot, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsne, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmand, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsltu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmor, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmslt, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmxor, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsleu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmornot, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsle, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmnand, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsgtu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmnor, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmsgt, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmxnor, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmulhu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vsll, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmul, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmulhsu, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmulh, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vsrl, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vsra, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        arith_decode_o_vmacc, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 166:28]
  output        vs1_need_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 170:24]
  output        vs2_need_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 171:24]
  output        vs3_need_o, // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 172:24]
  output        vd_write_o // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 173:24]
);
  wire [2:0] fun3 = instr_i[14:12]; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 177:23]
  wire [5:0] fun6 = instr_i[31:26]; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 178:23]
  wire  vm = instr_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 179:21]
  wire [6:0] op = instr_i[6:0]; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 180:21]
  wire [1:0] mop = instr_i[27:26]; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 181:22]
  wire  _vset_o_T = op == 7'h57; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 183:20]
  wire  OPIVV = arith_o & fun3 == 3'h0; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 196:22]
  wire  OPMVV = arith_o & fun3 == 3'h2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 198:22]
  wire  OPIVI = arith_o & fun3 == 3'h3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 199:22]
  wire  OPIVX = arith_o & fun3 == 3'h4; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 200:22]
  wire  OPMVX = arith_o & fun3 == 3'h6; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 202:22]
  wire [6:0] _GEN_30 = {{1'd0}, fun6}; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 206:45]
  wire  _GEN_1 = OPIVX | OPMVX; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 230:25 231:24]
  wire  _GEN_2 = OPIVI | _GEN_1; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 225:25 226:24]
  wire  _GEN_4 = OPMVV | _GEN_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 219:25 221:24]
  wire  _GEN_5 = OPIVV | OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 213:20 214:24]
  wire  _GEN_6 = OPIVV | _GEN_4; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 213:20 215:24]
  wire  _GEN_9 = 2'h3 == mop | 2'h2 == mop; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 241:20 251:28]
  wire  _GEN_10 = 2'h1 == mop | 2'h3 == mop; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 241:20 246:28]
  wire  _GEN_11 = 2'h1 == mop | _GEN_9; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 241:20 247:28]
  wire  _GEN_12 = 2'h0 == mop | _GEN_11; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 241:20 243:28]
  wire  _GEN_13 = 2'h0 == mop ? 1'h0 : _GEN_10; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 209:16 241:20]
  wire  _GEN_21 = store_o & _GEN_12; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 210:16 257:24]
  wire  _GEN_22 = store_o & _GEN_13; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 209:16 257:24]
  wire  _GEN_23 = load_o & _GEN_12; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 211:16 240:23]
  wire  _GEN_24 = load_o ? _GEN_13 : _GEN_22; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 240:23]
  wire  _GEN_25 = load_o ? 1'h0 : _GEN_21; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 210:16 240:23]
  wire  _arith_decode_o_vadd_T_1 = arith_o & fun6 == 6'h0; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 278:45]
  wire  _arith_decode_o_vadd_T_2 = OPIVV | OPIVX; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 278:81]
  wire  _arith_decode_o_vadd_T_3 = OPIVV | OPIVX | OPIVI; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 278:90]
  wire  _arith_decode_o_vrsub_T_2 = OPIVX | OPIVI; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 286:92]
  wire  _arith_decode_o_vaaddu_T_2 = OPMVV | OPMVX; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 301:114]
  wire  _arith_decode_o_vmerge_T_4 = arith_o & fun6 == 6'h17 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 332:71]
  wire  _arith_decode_o_vmseq_T_1 = arith_o & fun6 == 6'h18; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 337:45]
  wire  _arith_decode_o_vmsne_T_1 = arith_o & fun6 == 6'h19; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 340:45]
  wire  _arith_decode_o_vmsltu_T_1 = arith_o & fun6 == 6'h1a; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 343:45]
  wire  _arith_decode_o_vmslt_T_1 = arith_o & fun6 == 6'h1b; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 345:45]
  wire  _arith_decode_o_vmsleu_T_1 = arith_o & fun6 == 6'h1c; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 348:45]
  wire  _arith_decode_o_vmsle_T_1 = arith_o & fun6 == 6'h1d; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 351:45]
  wire  _arith_decode_o_vmsgtu_T_1 = arith_o & fun6 == 6'h1e; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 354:45]
  wire  _arith_decode_o_vmsgt_T_1 = arith_o & fun6 == 6'h1f; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 356:45]
  wire  _arith_decode_o_vsll_T_1 = arith_o & fun6 == 6'h25; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 371:45]
  wire  _arith_decode_o_vsmul_T_1 = arith_o & fun6 == 6'h27; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 374:45]
  wire  _arith_decode_o_vnsra_T_1 = arith_o & fun6 == 6'h2d; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 390:45]
  assign vset_o = op == 7'h57 & fun3 == 3'h7; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 183:38]
  assign vsetvl_o = vset_o & _GEN_30 == 7'h40; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 206:26]
  assign vsetvli_o = vset_o & ~instr_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 204:26]
  assign vsetivli_o = vset_o & instr_i[31:30] == 2'h3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 205:26]
  assign arith_o = _vset_o_T & fun3 != 3'h7; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 184:38]
  assign load_o = op == 7'h7; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 185:20]
  assign store_o = op == 7'h27; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 186:20]
  assign arith_decode_o_vadd = arith_o & fun6 == 6'h0 & (OPIVV | OPIVX | OPIVI); // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 278:71]
  assign arith_decode_o_vredsum = _arith_decode_o_vadd_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 279:71]
  assign arith_decode_o_vsub = arith_o & fun6 == 6'h2 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 283:71]
  assign arith_decode_o_vrsub = arith_o & fun6 == 6'h3 & (OPIVX | OPIVI); // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 286:71]
  assign arith_decode_o_vminu = arith_o & fun6 == 6'h4 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 289:71]
  assign arith_decode_o_vmin = arith_o & fun6 == 6'h5 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 292:71]
  assign arith_decode_o_vmaxu = arith_o & fun6 == 6'h6 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 295:71]
  assign arith_decode_o_vmax = arith_o & fun6 == 6'h7 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 298:71]
  assign arith_decode_o_vand = arith_o & fun6 == 6'h9 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 303:71]
  assign arith_decode_o_vor = arith_o & fun6 == 6'ha & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 306:71]
  assign arith_decode_o_vxor = arith_o & fun6 == 6'hb & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 309:71]
  assign arith_decode_o_vrgather = arith_o & fun6 == 6'hc & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 311:71]
  assign arith_decode_o_vslideup = arith_o & fun6 == 6'he & _arith_decode_o_vrsub_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 313:71]
  assign arith_decode_o_vslidedown = arith_o & fun6 == 6'hf & _arith_decode_o_vrsub_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 317:71]
  assign arith_decode_o_vadc = arith_o & fun6 == 6'h10 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 320:71]
  assign arith_decode_o_vmadc = arith_o & fun6 == 6'h11 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 325:71]
  assign arith_decode_o_vsbc = arith_o & fun6 == 6'h12 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 326:71]
  assign arith_decode_o_vmsbc = arith_o & fun6 == 6'h13 & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 327:71]
  assign arith_decode_o_vmerge = arith_o & fun6 == 6'h17 & _arith_decode_o_vadd_T_3 & ~vm; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 332:144]
  assign arith_decode_o_vmv = _arith_decode_o_vmerge_T_4 & vm; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 333:144]
  assign arith_decode_o_vmseq = arith_o & fun6 == 6'h18 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 337:71]
  assign arith_decode_o_vmandnot = _arith_decode_o_vmseq_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 338:71]
  assign arith_decode_o_vmsne = arith_o & fun6 == 6'h19 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 340:71]
  assign arith_decode_o_vmand = _arith_decode_o_vmsne_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 341:71]
  assign arith_decode_o_vmsltu = arith_o & fun6 == 6'h1a & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 343:71]
  assign arith_decode_o_vmor = _arith_decode_o_vmsltu_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 344:71]
  assign arith_decode_o_vmslt = arith_o & fun6 == 6'h1b & _arith_decode_o_vadd_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 345:71]
  assign arith_decode_o_vmxor = _arith_decode_o_vmslt_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 346:71]
  assign arith_decode_o_vmsleu = arith_o & fun6 == 6'h1c & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 348:71]
  assign arith_decode_o_vmornot = _arith_decode_o_vmsleu_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 349:71]
  assign arith_decode_o_vmsle = arith_o & fun6 == 6'h1d & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 351:71]
  assign arith_decode_o_vmnand = _arith_decode_o_vmsle_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 352:71]
  assign arith_decode_o_vmsgtu = arith_o & fun6 == 6'h1e & _arith_decode_o_vrsub_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 354:71]
  assign arith_decode_o_vmnor = _arith_decode_o_vmsgtu_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 355:71]
  assign arith_decode_o_vmsgt = arith_o & fun6 == 6'h1f & _arith_decode_o_vrsub_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 356:71]
  assign arith_decode_o_vmxnor = _arith_decode_o_vmsgt_T_1 & OPMVV; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 357:71]
  assign arith_decode_o_vmulhu = arith_o & fun6 == 6'h24 & _arith_decode_o_vaaddu_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 369:71]
  assign arith_decode_o_vsll = arith_o & fun6 == 6'h25 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 371:71]
  assign arith_decode_o_vmul = _arith_decode_o_vsll_T_1 & _arith_decode_o_vaaddu_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 372:71]
  assign arith_decode_o_vmulhsu = arith_o & fun6 == 6'h26 & _arith_decode_o_vaaddu_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 373:71]
  assign arith_decode_o_vmulh = _arith_decode_o_vsmul_T_1 & _arith_decode_o_vaaddu_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 375:71]
  assign arith_decode_o_vsrl = arith_o & fun6 == 6'h28 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 378:71]
  assign arith_decode_o_vsra = arith_o & fun6 == 6'h29 & _arith_decode_o_vadd_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 380:71]
  assign arith_decode_o_vmacc = _arith_decode_o_vnsra_T_1 & _arith_decode_o_vaaddu_T_2; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 391:71]
  assign vs1_need_o = arith_o & _GEN_5; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 208:16 212:18]
  assign vs2_need_o = arith_o ? _GEN_6 : _GEN_24; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 212:18]
  assign vs3_need_o = arith_o ? _GEN_6 : _GEN_25; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 212:18]
  assign vd_write_o = arith_o ? _GEN_6 : _GEN_23; // @[src/main/scala/coreGen/core/rvv/rvv_decoder.scala 212:18]
endmodule
module rvv_id(
  input         clk_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 17:19]
  input         rst_ni, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 18:20]
  input         rvv_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 23:25]
  output        rvv_ready_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 24:25]
  input  [31:0] rvv_instr_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 26:25]
  output        rvv_multi_instr_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 27:31]
  input  [31:0] rvv_rs1_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 29:28]
  input  [31:0] rvv_rs2_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 30:28]
  output [31:0] rvv_rd_data_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 36:27]
  output [4:0]  raddr_a_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 40:23]
  input  [31:0] rdata_a_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 41:23]
  output [4:0]  raddr_b_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 43:23]
  input  [31:0] rdata_b_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 44:23]
  output [4:0]  raddr_c_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 46:23]
  input  [31:0] rdata_c_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 47:23]
  input  [31:0] rdata_d_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 50:23]
  input         wb_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 52:24]
  input  [4:0]  wb_addr_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 55:23]
  input  [31:0] wb_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 56:23]
  output [31:0] rdata_vs1_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 60:25]
  output [31:0] rdata_vs2_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 61:25]
  output [31:0] rdata_vs3_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 62:25]
  output [31:0] rdata_v0_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 63:25]
  output [4:0]  vl_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 69:25]
  output [2:0]  vsew_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 71:25]
  output [31:0] vtype_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 74:25]
  output        sew8_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 75:25]
  output        sew16_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 76:25]
  output        sew32_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 77:25]
  output        OPIVV_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 79:25]
  output        OPMVV_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 81:25]
  output        OPIVI_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 82:25]
  output        OPIVX_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 83:25]
  output        OPMVX_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 85:25]
  output [31:0] instr_stage0_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 88:28]
  output        arith_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 89:25]
  output        load_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 90:25]
  output        store_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 91:25]
  output        arith_decode_o_vadd, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vredsum, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vsub, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vrsub, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vminu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmin, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmaxu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmax, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vand, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vor, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vxor, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vrgather, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vslideup, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vslidedown, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vadc, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmadc, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vsbc, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsbc, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmerge, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmv, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmseq, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmandnot, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsne, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmand, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsltu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmor, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmslt, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmxor, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsleu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmornot, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsle, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmnand, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsgtu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmnor, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmsgt, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmxnor, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmulhu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vsll, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmul, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmulhsu, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmulh, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vsrl, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vsra, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output        arith_decode_o_vmacc, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 92:28]
  output [3:0]  alu_decode_o_alu_src_op, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 93:26]
  output [3:0]  alu_decode_o_mask, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 93:26]
  input         lsu_req_done_i, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 95:28]
  output        id_valid_o, // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 97:25]
  input         id_ready_i // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 98:25]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
  reg [31:0] _RAND_31;
  reg [31:0] _RAND_32;
  reg [31:0] _RAND_33;
  reg [31:0] _RAND_34;
`endif // RANDOMIZE_REG_INIT
  wire [31:0] v_decoder_instr_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vset_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vsetvl_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vsetvli_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vsetivli_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_load_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_store_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vand; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_arith_decode_o_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vs1_need_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vs2_need_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vs3_need_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  v_decoder_vd_write_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
  wire  _GEN_4 = 3'h1 == vsew_o ? 1'h0 : 3'h2 == vsew_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 134:17 136:19]
  wire  vset = v_decoder_vset_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 168:21 595:22]
  reg [1:0] id_fsm_cs; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire  _T_49 = 2'h0 == id_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  wire  vs1_need = v_decoder_vs1_need_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 485:24 612:26]
  wire [4:0] vs1_addr = rvv_instr_i[19:15]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 341:28]
  reg [1:0] sb_r_31; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_30; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_29; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_28; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_27; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_26; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_25; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_24; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_23; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_22; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_21; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_20; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_19; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_18; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_17; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_16; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_15; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_14; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_13; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_12; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_11; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_10; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_9; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_8; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_7; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_6; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_5; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_4; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_3; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_2; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_1; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [1:0] sb_r_0; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_291 = 5'h1 == vs1_addr ? sb_r_1 : sb_r_0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_292 = 5'h2 == vs1_addr ? sb_r_2 : _GEN_291; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_293 = 5'h3 == vs1_addr ? sb_r_3 : _GEN_292; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_294 = 5'h4 == vs1_addr ? sb_r_4 : _GEN_293; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_295 = 5'h5 == vs1_addr ? sb_r_5 : _GEN_294; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_296 = 5'h6 == vs1_addr ? sb_r_6 : _GEN_295; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_297 = 5'h7 == vs1_addr ? sb_r_7 : _GEN_296; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_298 = 5'h8 == vs1_addr ? sb_r_8 : _GEN_297; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_299 = 5'h9 == vs1_addr ? sb_r_9 : _GEN_298; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_300 = 5'ha == vs1_addr ? sb_r_10 : _GEN_299; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_301 = 5'hb == vs1_addr ? sb_r_11 : _GEN_300; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_302 = 5'hc == vs1_addr ? sb_r_12 : _GEN_301; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_303 = 5'hd == vs1_addr ? sb_r_13 : _GEN_302; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_304 = 5'he == vs1_addr ? sb_r_14 : _GEN_303; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_305 = 5'hf == vs1_addr ? sb_r_15 : _GEN_304; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_306 = 5'h10 == vs1_addr ? sb_r_16 : _GEN_305; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_307 = 5'h11 == vs1_addr ? sb_r_17 : _GEN_306; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_308 = 5'h12 == vs1_addr ? sb_r_18 : _GEN_307; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_309 = 5'h13 == vs1_addr ? sb_r_19 : _GEN_308; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_310 = 5'h14 == vs1_addr ? sb_r_20 : _GEN_309; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_311 = 5'h15 == vs1_addr ? sb_r_21 : _GEN_310; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_312 = 5'h16 == vs1_addr ? sb_r_22 : _GEN_311; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_313 = 5'h17 == vs1_addr ? sb_r_23 : _GEN_312; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_314 = 5'h18 == vs1_addr ? sb_r_24 : _GEN_313; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_315 = 5'h19 == vs1_addr ? sb_r_25 : _GEN_314; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_316 = 5'h1a == vs1_addr ? sb_r_26 : _GEN_315; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_317 = 5'h1b == vs1_addr ? sb_r_27 : _GEN_316; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_318 = 5'h1c == vs1_addr ? sb_r_28 : _GEN_317; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_319 = 5'h1d == vs1_addr ? sb_r_29 : _GEN_318; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_320 = 5'h1e == vs1_addr ? sb_r_30 : _GEN_319; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire [1:0] _GEN_321 = 5'h1f == vs1_addr ? sb_r_31 : _GEN_320; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:{46,46}]
  wire  vs2_need = v_decoder_vs2_need_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 486:24 613:26]
  wire [4:0] vs2_addr = rvv_instr_i[24:20]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 342:28]
  wire [1:0] _GEN_323 = 5'h1 == vs2_addr ? sb_r_1 : sb_r_0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_324 = 5'h2 == vs2_addr ? sb_r_2 : _GEN_323; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_325 = 5'h3 == vs2_addr ? sb_r_3 : _GEN_324; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_326 = 5'h4 == vs2_addr ? sb_r_4 : _GEN_325; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_327 = 5'h5 == vs2_addr ? sb_r_5 : _GEN_326; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_328 = 5'h6 == vs2_addr ? sb_r_6 : _GEN_327; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_329 = 5'h7 == vs2_addr ? sb_r_7 : _GEN_328; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_330 = 5'h8 == vs2_addr ? sb_r_8 : _GEN_329; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_331 = 5'h9 == vs2_addr ? sb_r_9 : _GEN_330; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_332 = 5'ha == vs2_addr ? sb_r_10 : _GEN_331; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_333 = 5'hb == vs2_addr ? sb_r_11 : _GEN_332; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_334 = 5'hc == vs2_addr ? sb_r_12 : _GEN_333; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_335 = 5'hd == vs2_addr ? sb_r_13 : _GEN_334; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_336 = 5'he == vs2_addr ? sb_r_14 : _GEN_335; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_337 = 5'hf == vs2_addr ? sb_r_15 : _GEN_336; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_338 = 5'h10 == vs2_addr ? sb_r_16 : _GEN_337; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_339 = 5'h11 == vs2_addr ? sb_r_17 : _GEN_338; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_340 = 5'h12 == vs2_addr ? sb_r_18 : _GEN_339; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_341 = 5'h13 == vs2_addr ? sb_r_19 : _GEN_340; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_342 = 5'h14 == vs2_addr ? sb_r_20 : _GEN_341; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_343 = 5'h15 == vs2_addr ? sb_r_21 : _GEN_342; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_344 = 5'h16 == vs2_addr ? sb_r_22 : _GEN_343; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_345 = 5'h17 == vs2_addr ? sb_r_23 : _GEN_344; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_346 = 5'h18 == vs2_addr ? sb_r_24 : _GEN_345; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_347 = 5'h19 == vs2_addr ? sb_r_25 : _GEN_346; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_348 = 5'h1a == vs2_addr ? sb_r_26 : _GEN_347; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_349 = 5'h1b == vs2_addr ? sb_r_27 : _GEN_348; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_350 = 5'h1c == vs2_addr ? sb_r_28 : _GEN_349; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_351 = 5'h1d == vs2_addr ? sb_r_29 : _GEN_350; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_352 = 5'h1e == vs2_addr ? sb_r_30 : _GEN_351; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire [1:0] _GEN_353 = 5'h1f == vs2_addr ? sb_r_31 : _GEN_352; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:{45,45}]
  wire  _hazard_T_5 = vs2_need & _GEN_353 == 2'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:27]
  wire  _hazard_T_6 = vs1_need & _GEN_321 == 2'h1 | _hazard_T_5; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 500:55]
  wire  vs3_need = v_decoder_vs3_need_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 487:24 614:26]
  wire [4:0] vs3_addr = rvv_instr_i[11:7]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 343:28]
  wire [1:0] _GEN_355 = 5'h1 == vs3_addr ? sb_r_1 : sb_r_0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_356 = 5'h2 == vs3_addr ? sb_r_2 : _GEN_355; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_357 = 5'h3 == vs3_addr ? sb_r_3 : _GEN_356; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_358 = 5'h4 == vs3_addr ? sb_r_4 : _GEN_357; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_359 = 5'h5 == vs3_addr ? sb_r_5 : _GEN_358; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_360 = 5'h6 == vs3_addr ? sb_r_6 : _GEN_359; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_361 = 5'h7 == vs3_addr ? sb_r_7 : _GEN_360; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_362 = 5'h8 == vs3_addr ? sb_r_8 : _GEN_361; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_363 = 5'h9 == vs3_addr ? sb_r_9 : _GEN_362; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_364 = 5'ha == vs3_addr ? sb_r_10 : _GEN_363; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_365 = 5'hb == vs3_addr ? sb_r_11 : _GEN_364; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_366 = 5'hc == vs3_addr ? sb_r_12 : _GEN_365; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_367 = 5'hd == vs3_addr ? sb_r_13 : _GEN_366; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_368 = 5'he == vs3_addr ? sb_r_14 : _GEN_367; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_369 = 5'hf == vs3_addr ? sb_r_15 : _GEN_368; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_370 = 5'h10 == vs3_addr ? sb_r_16 : _GEN_369; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_371 = 5'h11 == vs3_addr ? sb_r_17 : _GEN_370; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_372 = 5'h12 == vs3_addr ? sb_r_18 : _GEN_371; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_373 = 5'h13 == vs3_addr ? sb_r_19 : _GEN_372; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_374 = 5'h14 == vs3_addr ? sb_r_20 : _GEN_373; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_375 = 5'h15 == vs3_addr ? sb_r_21 : _GEN_374; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_376 = 5'h16 == vs3_addr ? sb_r_22 : _GEN_375; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_377 = 5'h17 == vs3_addr ? sb_r_23 : _GEN_376; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_378 = 5'h18 == vs3_addr ? sb_r_24 : _GEN_377; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_379 = 5'h19 == vs3_addr ? sb_r_25 : _GEN_378; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_380 = 5'h1a == vs3_addr ? sb_r_26 : _GEN_379; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_381 = 5'h1b == vs3_addr ? sb_r_27 : _GEN_380; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_382 = 5'h1c == vs3_addr ? sb_r_28 : _GEN_381; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_383 = 5'h1d == vs3_addr ? sb_r_29 : _GEN_382; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_384 = 5'h1e == vs3_addr ? sb_r_30 : _GEN_383; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire [1:0] _GEN_385 = 5'h1f == vs3_addr ? sb_r_31 : _GEN_384; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:{45,45}]
  wire  _hazard_T_8 = vs3_need & _GEN_385 == 2'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 502:27]
  wire  _hazard_T_9 = _hazard_T_6 | _hazard_T_8; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 501:54]
  wire  hazard = rvv_valid_i & ~vset & _hazard_T_9; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 499:36]
  wire  _T_50 = load_o | store_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 548:35]
  wire  _GEN_397 = hazard ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 545:29 546:32]
  wire  _GEN_399 = rvv_valid_i ? _GEN_397 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 541:22 544:30]
  wire  _T_51 = 2'h1 == id_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  wire  _T_52 = ~hazard; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 560:18]
  wire  _GEN_401 = _T_50 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 561:40 563:38 566:38]
  wire  _GEN_403 = ~hazard & _GEN_401; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 560:26 559:30]
  wire  _T_54 = 2'h2 == id_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  wire  _T_55 = 2'h3 == id_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  wire  _GEN_406 = 2'h3 == id_fsm_cs ? lsu_req_done_i : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 541:22 542:22]
  wire  _GEN_408 = 2'h2 == id_fsm_cs ? 1'h0 : _GEN_406; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22 572:30]
  wire  _GEN_410 = 2'h1 == id_fsm_cs ? _GEN_403 : _GEN_408; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  wire  id_control_ready = 2'h0 == id_fsm_cs ? _GEN_399 : _GEN_410; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  wire  vsetivli = v_decoder_vsetivli_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 171:25 598:26]
  wire [2:0] vlmul = rvv_instr_i[22:20]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 199:25]
  wire  lmul_1_8 = 3'h5 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 228:19]
  wire  lmul_1_4 = lmul_1_8 ? 1'h0 : 3'h6 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 222:14 228:19]
  wire [2:0] vsew = rvv_instr_i[25:23]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 198:24]
  wire  sew_8 = 3'h0 == vsew; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 206:18]
  wire  _GEN_36 = 3'h6 == vlmul ? 1'h0 : 3'h7 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 223:14 228:19]
  wire  lmul_1_2 = lmul_1_8 ? 1'h0 : _GEN_36; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 223:14 228:19]
  wire  _GEN_31 = 3'h7 == vlmul ? 1'h0 : 3'h0 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 224:12 228:19]
  wire  _GEN_37 = 3'h6 == vlmul ? 1'h0 : _GEN_31; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 224:12 228:19]
  wire  lmul_1 = lmul_1_8 ? 1'h0 : _GEN_37; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 224:12 228:19]
  wire  _GEN_27 = 3'h0 == vlmul ? 1'h0 : 3'h1 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 225:12 228:19]
  wire  _GEN_32 = 3'h7 == vlmul ? 1'h0 : _GEN_27; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 225:12 228:19]
  wire  _GEN_38 = 3'h6 == vlmul ? 1'h0 : _GEN_32; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 225:12 228:19]
  wire  lmul_2 = lmul_1_8 ? 1'h0 : _GEN_38; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 225:12 228:19]
  wire  _GEN_24 = 3'h1 == vlmul ? 1'h0 : 3'h2 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 226:12 228:19]
  wire  _GEN_28 = 3'h0 == vlmul ? 1'h0 : _GEN_24; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 226:12 228:19]
  wire  _GEN_33 = 3'h7 == vlmul ? 1'h0 : _GEN_28; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 226:12 228:19]
  wire  _GEN_39 = 3'h6 == vlmul ? 1'h0 : _GEN_33; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 226:12 228:19]
  wire  lmul_4 = lmul_1_8 ? 1'h0 : _GEN_39; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 226:12 228:19]
  wire  _GEN_22 = 3'h2 == vlmul ? 1'h0 : 3'h3 == vlmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 227:12 228:19]
  wire  _GEN_25 = 3'h1 == vlmul ? 1'h0 : _GEN_22; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 227:12 228:19]
  wire  _GEN_29 = 3'h0 == vlmul ? 1'h0 : _GEN_25; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 227:12 228:19]
  wire  _GEN_34 = 3'h7 == vlmul ? 1'h0 : _GEN_29; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 227:12 228:19]
  wire  _GEN_40 = 3'h6 == vlmul ? 1'h0 : _GEN_34; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 227:12 228:19]
  wire  lmul_8 = lmul_1_8 ? 1'h0 : _GEN_40; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 227:12 228:19]
  wire  sew_16 = sew_8 ? 1'h0 : 3'h1 == vsew; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 203:12 206:18]
  wire  _GEN_14 = 3'h1 == vsew ? 1'h0 : 3'h2 == vsew; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 204:12 206:18]
  wire  sew_32 = sew_8 ? 1'h0 : _GEN_14; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 204:12 206:18]
  wire [3:0] _GEN_48 = lmul_8 & sew_32 ? 4'h8 : 4'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 252:11 282:39 283:19]
  wire [3:0] _GEN_49 = lmul_4 & sew_32 ? 4'h4 : _GEN_48; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 280:39 281:19]
  wire [3:0] _GEN_50 = lmul_2 & sew_32 ? 4'h2 : _GEN_49; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 278:39 279:19]
  wire [3:0] _GEN_51 = lmul_1 & sew_32 ? 4'h1 : _GEN_50; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 276:39 277:19]
  wire [4:0] _GEN_52 = lmul_8 & sew_16 ? 5'h10 : {{1'd0}, _GEN_51}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 274:39 275:19]
  wire [4:0] _GEN_53 = lmul_4 & sew_16 ? 5'h8 : _GEN_52; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 272:39 273:19]
  wire [4:0] _GEN_54 = lmul_2 & sew_16 ? 5'h4 : _GEN_53; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 270:39 271:19]
  wire [4:0] _GEN_55 = lmul_1 & sew_16 ? 5'h2 : _GEN_54; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 268:39 269:19]
  wire [4:0] _GEN_56 = lmul_1_2 & sew_16 ? 5'h1 : _GEN_55; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 266:39 267:19]
  wire [5:0] _GEN_57 = lmul_8 & sew_8 ? 6'h20 : {{1'd0}, _GEN_56}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 264:38 265:19]
  wire [5:0] _GEN_58 = lmul_4 & sew_8 ? 6'h10 : _GEN_57; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 262:38 263:19]
  wire [5:0] _GEN_59 = lmul_2 & sew_8 ? 6'h8 : _GEN_58; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 260:38 261:19]
  wire [5:0] _GEN_60 = lmul_1 & sew_8 ? 6'h4 : _GEN_59; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 258:38 259:19]
  wire [5:0] _GEN_61 = lmul_1_2 & sew_8 ? 6'h2 : _GEN_60; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 256:38 257:19]
  wire [5:0] _GEN_62 = lmul_1_4 & sew_8 ? 6'h1 : _GEN_61; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 254:32 255:19]
  wire [4:0] vlmax = _GEN_62[4:0]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 183:22]
  wire [31:0] _csr_rd_data_o_T_2 = vs1_addr > vlmax ? {{27'd0}, vlmax} : rvv_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 314:33]
  wire [31:0] _GEN_413 = {{27'd0}, vlmax}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 316:49]
  wire [31:0] _csr_rd_data_o_T_4 = rvv_rs1_data_i > _GEN_413 ? {{27'd0}, vlmax} : rvv_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 316:33]
  wire [31:0] _GEN_72 = vsetivli ? _csr_rd_data_o_T_2 : _csr_rd_data_o_T_4; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 313:23 314:27 316:27]
  wire [31:0] csr_rd_data_o = vset ? _GEN_72 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 310:15 321:23]
  reg [4:0] vl; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] vtype; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [31:0] _vtype_T_4 = {22'h0,rvv_instr_i[29:20]}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 288:21]
  wire [31:0] _vtype_T_6 = {21'h0,rvv_instr_i[30:20]}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 295:21]
  wire  vsetvl = v_decoder_vsetvl_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 169:23 596:24]
  wire [31:0] _GEN_67 = vsetvl ? _csr_rd_data_o_T_4 : {{27'd0}, vl}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 301:23 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire  vsetvli = v_decoder_vsetvli_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 170:24 597:25]
  wire [31:0] _GEN_69 = vsetvli ? _csr_rd_data_o_T_4 : _GEN_67; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 294:24]
  wire [31:0] _GEN_71 = vsetivli ? _csr_rd_data_o_T_2 : _GEN_69; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 287:19]
  wire [2:0] _simm_e8_T_2 = vs1_addr[4] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 369:25]
  wire [10:0] _simm_e16_T_2 = vs1_addr[4] ? 11'h7ff : 11'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 370:25]
  wire [26:0] _simm_e32_T_2 = vs1_addr[4] ? 27'h7ffffff : 27'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 371:25]
  wire [31:0] simm_e32 = {_simm_e32_T_2,vs1_addr}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 371:20]
  wire [31:0] _rdata_vs1_T = {_simm_e8_T_2,vs1_addr,_simm_e8_T_2,vs1_addr,_simm_e8_T_2,vs1_addr,_simm_e8_T_2,vs1_addr}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 376:29]
  wire [31:0] _rdata_vs1_T_1 = {_simm_e16_T_2,vs1_addr,_simm_e16_T_2,vs1_addr}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 378:29]
  wire [31:0] _GEN_76 = sew32_o ? simm_e32 : rdata_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 360:17 379:31 380:23]
  wire [31:0] _GEN_77 = sew16_o ? _rdata_vs1_T_1 : _GEN_76; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 377:31 378:23]
  wire [31:0] _GEN_78 = sew8_o ? _rdata_vs1_T : _GEN_77; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 375:23 376:23]
  wire [31:0] _rdata_vs1_T_6 = {rvv_rs1_data_i[7:0],rvv_rs1_data_i[7:0],rvv_rs1_data_i[7:0],rvv_rs1_data_i[7:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 385:29]
  wire [31:0] _rdata_vs1_T_9 = {rvv_rs1_data_i[15:0],rvv_rs1_data_i[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 387:29]
  wire [31:0] _GEN_79 = sew32_o ? rvv_rs1_data_i : rdata_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 360:17 388:31 389:23]
  wire [31:0] _GEN_80 = sew16_o ? _rdata_vs1_T_9 : _GEN_79; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 386:31 387:23]
  wire [31:0] _GEN_81 = sew8_o ? _rdata_vs1_T_6 : _GEN_80; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 384:23 385:23]
  wire [31:0] _GEN_85 = OPMVX_o ? _GEN_81 : rdata_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 360:17 393:27]
  wire [31:0] _GEN_86 = OPMVV_o ? rdata_a_i : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 360:17 392:27]
  wire [31:0] _GEN_87 = OPIVX_o ? _GEN_81 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 383:27]
  wire [31:0] _GEN_88 = OPIVI_o ? _GEN_78 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 374:27]
  wire [31:0] rdata_vs1 = OPIVV_o ? rdata_a_i : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 360:17 373:20]
  wire [3:0] _GEN_90 = vl_o == 5'h4 ? 4'hf : 4'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 422:37 423:18 425:18]
  wire [3:0] _GEN_91 = vl_o == 5'h3 ? 4'h7 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 420:37 421:18]
  wire [3:0] _GEN_92 = vl_o == 5'h2 ? 4'h3 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 418:37 419:18]
  wire [3:0] _GEN_93 = vl_o == 5'h1 ? 4'h1 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 416:37 417:18]
  wire [3:0] vl_mask = vl_o == 5'h0 ? 4'h0 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 414:30 415:18]
  wire  vm = rvv_instr_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 428:25]
  wire [31:0] _GEN_416 = {{28'd0}, vl_mask}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 430:42]
  wire [31:0] _alu_decode_o_mask_T_1 = rdata_v0_o & _GEN_416; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 430:42]
  wire [31:0] _GEN_95 = ~vm ? _alu_decode_o_mask_T_1 : {{28'd0}, vl_mask}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 429:26 430:28 432:28]
  wire [2:0] _alu_decode_o_alu_src_op_T = vm ? 3'h0 : 3'h7; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 451:39]
  wire [3:0] _alu_decode_o_alu_src_op_T_1 = vm ? 4'h1 : 4'h8; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 460:40]
  wire [3:0] _GEN_97 = arith_decode_o_vredsum ? 4'h9 : 4'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 408:29 476:39 478:33]
  wire [31:0] _GEN_98 = arith_decode_o_vredsum ? rdata_vs1 : rdata_c_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 476:39 479:21]
  wire [3:0] _GEN_100 = arith_decode_o_vmulhsu ? 4'h2 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 472:39 474:33]
  wire [31:0] _GEN_102 = arith_decode_o_vmulhsu ? rdata_c_i : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 472:39]
  wire [3:0] _GEN_104 = arith_decode_o_vmulhu ? 4'h2 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 467:38 469:33]
  wire [31:0] _GEN_107 = arith_decode_o_vmulhu ? rdata_c_i : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 467:38]
  wire [3:0] _GEN_109 = arith_decode_o_vmul | arith_decode_o_vmulh | arith_decode_o_vmacc ? 4'h2 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 464:84 466:33]
  wire [31:0] _GEN_112 = arith_decode_o_vmul | arith_decode_o_vmulh | arith_decode_o_vmacc ? rdata_c_i : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 464:84]
  wire [3:0] _GEN_114 = arith_decode_o_vmsbc ? _alu_decode_o_alu_src_op_T_1 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 458:37 460:33]
  wire [31:0] _GEN_115 = arith_decode_o_vmsbc ? rdata_b_i : rdata_vs1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 356:17 458:37 461:21]
  wire [31:0] _GEN_116 = arith_decode_o_vmsbc ? rdata_vs1 : rdata_b_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 357:17 458:37 462:21]
  wire [31:0] _GEN_117 = arith_decode_o_vmsbc ? rdata_c_i : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 458:37 463:21]
  wire [3:0] _GEN_121 = arith_decode_o_vsbc ? 4'h8 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 452:36 454:33]
  wire [31:0] _GEN_122 = arith_decode_o_vsbc ? rdata_b_i : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 452:36 455:21]
  wire [31:0] _GEN_123 = arith_decode_o_vsbc ? rdata_vs1 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 452:36 456:21]
  wire [31:0] _GEN_124 = arith_decode_o_vsbc ? rdata_c_i : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 452:36 457:21]
  wire [3:0] _GEN_128 = arith_decode_o_vmadc ? {{1'd0}, _alu_decode_o_alu_src_op_T} : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 449:37 451:33]
  wire [31:0] _GEN_129 = arith_decode_o_vmadc ? rdata_vs1 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 356:17 449:37]
  wire [31:0] _GEN_130 = arith_decode_o_vmadc ? rdata_b_i : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 357:17 449:37]
  wire [31:0] _GEN_131 = arith_decode_o_vmadc ? rdata_c_i : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 449:37]
  wire [3:0] _GEN_135 = arith_decode_o_vadc ? 4'h7 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 446:36 448:33]
  wire [31:0] _GEN_136 = arith_decode_o_vadc ? rdata_vs1 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 356:17 446:36]
  wire [31:0] _GEN_137 = arith_decode_o_vadc ? rdata_b_i : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 357:17 446:36]
  wire [31:0] _GEN_138 = arith_decode_o_vadc ? rdata_c_i : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 446:36]
  wire [3:0] _GEN_142 = arith_decode_o_vrsub ? 4'h1 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 443:37 445:33]
  wire [31:0] _GEN_143 = arith_decode_o_vrsub ? rdata_vs1 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 356:17 443:37]
  wire [31:0] _GEN_144 = arith_decode_o_vrsub ? rdata_b_i : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 357:17 443:37]
  wire [31:0] _GEN_145 = arith_decode_o_vrsub ? rdata_c_i : _GEN_138; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 443:37]
  wire [3:0] _GEN_149 = arith_decode_o_vsub ? 4'h1 : _GEN_142; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 437:36 439:33]
  wire [31:0] _GEN_150 = arith_decode_o_vsub ? rdata_b_i : _GEN_143; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 437:36 440:21]
  wire [31:0] _GEN_151 = arith_decode_o_vsub ? rdata_vs1 : _GEN_144; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 437:36 441:21]
  wire [31:0] _GEN_152 = arith_decode_o_vsub ? rdata_c_i : _GEN_145; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 437:36 442:21]
  wire [1:0] _GEN_162 = 5'h0 == wb_addr_i ? 2'h0 : sb_r_0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_163 = 5'h1 == wb_addr_i ? 2'h0 : sb_r_1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_164 = 5'h2 == wb_addr_i ? 2'h0 : sb_r_2; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_165 = 5'h3 == wb_addr_i ? 2'h0 : sb_r_3; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_166 = 5'h4 == wb_addr_i ? 2'h0 : sb_r_4; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_167 = 5'h5 == wb_addr_i ? 2'h0 : sb_r_5; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_168 = 5'h6 == wb_addr_i ? 2'h0 : sb_r_6; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_169 = 5'h7 == wb_addr_i ? 2'h0 : sb_r_7; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_170 = 5'h8 == wb_addr_i ? 2'h0 : sb_r_8; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_171 = 5'h9 == wb_addr_i ? 2'h0 : sb_r_9; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_172 = 5'ha == wb_addr_i ? 2'h0 : sb_r_10; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_173 = 5'hb == wb_addr_i ? 2'h0 : sb_r_11; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_174 = 5'hc == wb_addr_i ? 2'h0 : sb_r_12; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_175 = 5'hd == wb_addr_i ? 2'h0 : sb_r_13; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_176 = 5'he == wb_addr_i ? 2'h0 : sb_r_14; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_177 = 5'hf == wb_addr_i ? 2'h0 : sb_r_15; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_178 = 5'h10 == wb_addr_i ? 2'h0 : sb_r_16; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_179 = 5'h11 == wb_addr_i ? 2'h0 : sb_r_17; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_180 = 5'h12 == wb_addr_i ? 2'h0 : sb_r_18; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_181 = 5'h13 == wb_addr_i ? 2'h0 : sb_r_19; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_182 = 5'h14 == wb_addr_i ? 2'h0 : sb_r_20; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_183 = 5'h15 == wb_addr_i ? 2'h0 : sb_r_21; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_184 = 5'h16 == wb_addr_i ? 2'h0 : sb_r_22; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_185 = 5'h17 == wb_addr_i ? 2'h0 : sb_r_23; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_186 = 5'h18 == wb_addr_i ? 2'h0 : sb_r_24; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_187 = 5'h19 == wb_addr_i ? 2'h0 : sb_r_25; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_188 = 5'h1a == wb_addr_i ? 2'h0 : sb_r_26; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_189 = 5'h1b == wb_addr_i ? 2'h0 : sb_r_27; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_190 = 5'h1c == wb_addr_i ? 2'h0 : sb_r_28; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_191 = 5'h1d == wb_addr_i ? 2'h0 : sb_r_29; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_192 = 5'h1e == wb_addr_i ? 2'h0 : sb_r_30; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_193 = 5'h1f == wb_addr_i ? 2'h0 : sb_r_31; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 493:{25,25} src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_194 = wb_valid_i ? _GEN_162 : sb_r_0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_195 = wb_valid_i ? _GEN_163 : sb_r_1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_196 = wb_valid_i ? _GEN_164 : sb_r_2; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_197 = wb_valid_i ? _GEN_165 : sb_r_3; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_198 = wb_valid_i ? _GEN_166 : sb_r_4; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_199 = wb_valid_i ? _GEN_167 : sb_r_5; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_200 = wb_valid_i ? _GEN_168 : sb_r_6; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_201 = wb_valid_i ? _GEN_169 : sb_r_7; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_202 = wb_valid_i ? _GEN_170 : sb_r_8; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_203 = wb_valid_i ? _GEN_171 : sb_r_9; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_204 = wb_valid_i ? _GEN_172 : sb_r_10; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_205 = wb_valid_i ? _GEN_173 : sb_r_11; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_206 = wb_valid_i ? _GEN_174 : sb_r_12; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_207 = wb_valid_i ? _GEN_175 : sb_r_13; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_208 = wb_valid_i ? _GEN_176 : sb_r_14; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_209 = wb_valid_i ? _GEN_177 : sb_r_15; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_210 = wb_valid_i ? _GEN_178 : sb_r_16; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_211 = wb_valid_i ? _GEN_179 : sb_r_17; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_212 = wb_valid_i ? _GEN_180 : sb_r_18; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_213 = wb_valid_i ? _GEN_181 : sb_r_19; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_214 = wb_valid_i ? _GEN_182 : sb_r_20; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_215 = wb_valid_i ? _GEN_183 : sb_r_21; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_216 = wb_valid_i ? _GEN_184 : sb_r_22; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_217 = wb_valid_i ? _GEN_185 : sb_r_23; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_218 = wb_valid_i ? _GEN_186 : sb_r_24; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_219 = wb_valid_i ? _GEN_187 : sb_r_25; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_220 = wb_valid_i ? _GEN_188 : sb_r_26; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_221 = wb_valid_i ? _GEN_189 : sb_r_27; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_222 = wb_valid_i ? _GEN_190 : sb_r_28; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_223 = wb_valid_i ? _GEN_191 : sb_r_29; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_224 = wb_valid_i ? _GEN_192 : sb_r_30; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire [1:0] _GEN_225 = wb_valid_i ? _GEN_193 : sb_r_31; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 492:21 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire  vd_write = v_decoder_vd_write_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 488:24 615:26]
  wire [1:0] _sb_r_vd_addr = {{1'd0}, vd_write}; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
  wire [1:0] _GEN_391 = lsu_req_done_i ? 2'h0 : id_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 509:15 534:33 535:27]
  wire  _GEN_398 = rvv_valid_i & _GEN_397; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 540:16 544:30]
  rvv_decoder v_decoder ( // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 586:27]
    .instr_i(v_decoder_instr_i),
    .vset_o(v_decoder_vset_o),
    .vsetvl_o(v_decoder_vsetvl_o),
    .vsetvli_o(v_decoder_vsetvli_o),
    .vsetivli_o(v_decoder_vsetivli_o),
    .arith_o(v_decoder_arith_o),
    .load_o(v_decoder_load_o),
    .store_o(v_decoder_store_o),
    .arith_decode_o_vadd(v_decoder_arith_decode_o_vadd),
    .arith_decode_o_vredsum(v_decoder_arith_decode_o_vredsum),
    .arith_decode_o_vsub(v_decoder_arith_decode_o_vsub),
    .arith_decode_o_vrsub(v_decoder_arith_decode_o_vrsub),
    .arith_decode_o_vminu(v_decoder_arith_decode_o_vminu),
    .arith_decode_o_vmin(v_decoder_arith_decode_o_vmin),
    .arith_decode_o_vmaxu(v_decoder_arith_decode_o_vmaxu),
    .arith_decode_o_vmax(v_decoder_arith_decode_o_vmax),
    .arith_decode_o_vand(v_decoder_arith_decode_o_vand),
    .arith_decode_o_vor(v_decoder_arith_decode_o_vor),
    .arith_decode_o_vxor(v_decoder_arith_decode_o_vxor),
    .arith_decode_o_vrgather(v_decoder_arith_decode_o_vrgather),
    .arith_decode_o_vslideup(v_decoder_arith_decode_o_vslideup),
    .arith_decode_o_vslidedown(v_decoder_arith_decode_o_vslidedown),
    .arith_decode_o_vadc(v_decoder_arith_decode_o_vadc),
    .arith_decode_o_vmadc(v_decoder_arith_decode_o_vmadc),
    .arith_decode_o_vsbc(v_decoder_arith_decode_o_vsbc),
    .arith_decode_o_vmsbc(v_decoder_arith_decode_o_vmsbc),
    .arith_decode_o_vmerge(v_decoder_arith_decode_o_vmerge),
    .arith_decode_o_vmv(v_decoder_arith_decode_o_vmv),
    .arith_decode_o_vmseq(v_decoder_arith_decode_o_vmseq),
    .arith_decode_o_vmandnot(v_decoder_arith_decode_o_vmandnot),
    .arith_decode_o_vmsne(v_decoder_arith_decode_o_vmsne),
    .arith_decode_o_vmand(v_decoder_arith_decode_o_vmand),
    .arith_decode_o_vmsltu(v_decoder_arith_decode_o_vmsltu),
    .arith_decode_o_vmor(v_decoder_arith_decode_o_vmor),
    .arith_decode_o_vmslt(v_decoder_arith_decode_o_vmslt),
    .arith_decode_o_vmxor(v_decoder_arith_decode_o_vmxor),
    .arith_decode_o_vmsleu(v_decoder_arith_decode_o_vmsleu),
    .arith_decode_o_vmornot(v_decoder_arith_decode_o_vmornot),
    .arith_decode_o_vmsle(v_decoder_arith_decode_o_vmsle),
    .arith_decode_o_vmnand(v_decoder_arith_decode_o_vmnand),
    .arith_decode_o_vmsgtu(v_decoder_arith_decode_o_vmsgtu),
    .arith_decode_o_vmnor(v_decoder_arith_decode_o_vmnor),
    .arith_decode_o_vmsgt(v_decoder_arith_decode_o_vmsgt),
    .arith_decode_o_vmxnor(v_decoder_arith_decode_o_vmxnor),
    .arith_decode_o_vmulhu(v_decoder_arith_decode_o_vmulhu),
    .arith_decode_o_vsll(v_decoder_arith_decode_o_vsll),
    .arith_decode_o_vmul(v_decoder_arith_decode_o_vmul),
    .arith_decode_o_vmulhsu(v_decoder_arith_decode_o_vmulhsu),
    .arith_decode_o_vmulh(v_decoder_arith_decode_o_vmulh),
    .arith_decode_o_vsrl(v_decoder_arith_decode_o_vsrl),
    .arith_decode_o_vsra(v_decoder_arith_decode_o_vsra),
    .arith_decode_o_vmacc(v_decoder_arith_decode_o_vmacc),
    .vs1_need_o(v_decoder_vs1_need_o),
    .vs2_need_o(v_decoder_vs2_need_o),
    .vs3_need_o(v_decoder_vs3_need_o),
    .vd_write_o(v_decoder_vd_write_o)
  );
  assign rvv_ready_o = id_control_ready & id_ready_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 158:52]
  assign rvv_multi_instr_o = _T_50 | ~rvv_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 163:44]
  assign rvv_rd_data_o = vset ? csr_rd_data_o : wb_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 161:25]
  assign raddr_a_o = rvv_instr_i[19:15]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 341:28]
  assign raddr_b_o = rvv_instr_i[24:20]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 342:28]
  assign raddr_c_o = rvv_instr_i[11:7]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 343:28]
  assign rdata_vs1_o = arith_decode_o_vadd ? rdata_vs1 : _GEN_150; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 356:17 435:30]
  assign rdata_vs2_o = arith_decode_o_vadd ? rdata_b_i : _GEN_151; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 357:17 435:30]
  assign rdata_vs3_o = arith_decode_o_vadd ? rdata_c_i : _GEN_152; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 358:17 435:30]
  assign rdata_v0_o = rdata_d_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 359:17]
  assign vl_o = vl; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 327:14]
  assign vsew_o = vtype[5:3]; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 329:22]
  assign vtype_o = vtype; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 332:14]
  assign sew8_o = 3'h0 == vsew_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 136:19]
  assign sew16_o = 3'h0 == vsew_o ? 1'h0 : 3'h1 == vsew_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 133:17 136:19]
  assign sew32_o = 3'h0 == vsew_o ? 1'h0 : _GEN_4; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 134:17 136:19]
  assign OPIVV_o = arith_o & rvv_instr_i[14:12] == 3'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 142:24]
  assign OPMVV_o = arith_o & rvv_instr_i[14:12] == 3'h2; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 144:24]
  assign OPIVI_o = arith_o & rvv_instr_i[14:12] == 3'h3; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 145:24]
  assign OPIVX_o = arith_o & rvv_instr_i[14:12] == 3'h4; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 146:24]
  assign OPMVX_o = arith_o & rvv_instr_i[14:12] == 3'h6; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 148:24]
  assign instr_stage0_o = rvv_instr_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 363:20]
  assign arith_o = v_decoder_arith_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 602:23]
  assign load_o = v_decoder_load_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 606:22]
  assign store_o = v_decoder_store_o; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 607:23]
  assign arith_decode_o_vadd = v_decoder_arith_decode_o_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vredsum = v_decoder_arith_decode_o_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vsub = v_decoder_arith_decode_o_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vrsub = v_decoder_arith_decode_o_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vminu = v_decoder_arith_decode_o_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmin = v_decoder_arith_decode_o_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmaxu = v_decoder_arith_decode_o_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmax = v_decoder_arith_decode_o_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vand = v_decoder_arith_decode_o_vand; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vor = v_decoder_arith_decode_o_vor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vxor = v_decoder_arith_decode_o_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vrgather = v_decoder_arith_decode_o_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vslideup = v_decoder_arith_decode_o_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vslidedown = v_decoder_arith_decode_o_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vadc = v_decoder_arith_decode_o_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmadc = v_decoder_arith_decode_o_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vsbc = v_decoder_arith_decode_o_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsbc = v_decoder_arith_decode_o_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmerge = v_decoder_arith_decode_o_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmv = v_decoder_arith_decode_o_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmseq = v_decoder_arith_decode_o_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmandnot = v_decoder_arith_decode_o_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsne = v_decoder_arith_decode_o_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmand = v_decoder_arith_decode_o_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsltu = v_decoder_arith_decode_o_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmor = v_decoder_arith_decode_o_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmslt = v_decoder_arith_decode_o_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmxor = v_decoder_arith_decode_o_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsleu = v_decoder_arith_decode_o_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmornot = v_decoder_arith_decode_o_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsle = v_decoder_arith_decode_o_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmnand = v_decoder_arith_decode_o_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsgtu = v_decoder_arith_decode_o_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmnor = v_decoder_arith_decode_o_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmsgt = v_decoder_arith_decode_o_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmxnor = v_decoder_arith_decode_o_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmulhu = v_decoder_arith_decode_o_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vsll = v_decoder_arith_decode_o_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmul = v_decoder_arith_decode_o_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmulhsu = v_decoder_arith_decode_o_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmulh = v_decoder_arith_decode_o_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vsrl = v_decoder_arith_decode_o_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vsra = v_decoder_arith_decode_o_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign arith_decode_o_vmacc = v_decoder_arith_decode_o_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 608:30]
  assign alu_decode_o_alu_src_op = arith_decode_o_vadd ? 4'h0 : _GEN_149; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 408:29 435:30]
  assign alu_decode_o_mask = _GEN_95[3:0];
  assign id_valid_o = 2'h0 == id_fsm_cs ? _GEN_398 : 2'h1 == id_fsm_cs & _T_52; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 542:22]
  assign v_decoder_instr_i = rvv_instr_i; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 590:23]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 511:22]
      id_fsm_cs <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 509:{15,15} 513:30 514:29 515:31 516:46 517:31]
    end else if (_T_49) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 511:22]
      if (rvv_valid_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 522:26]
        if (hazard) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 523:40]
          id_fsm_cs <= 2'h1; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 524:31]
        end else if (_T_50) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 526:31]
          id_fsm_cs <= 2'h2;
        end
      end
    end else if (_T_51) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 511:22]
      if (_T_52) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 531:23]
        if (_T_50) begin
          id_fsm_cs <= 2'h2;
        end else begin
          id_fsm_cs <= 2'h0;
        end
      end
    end else if (_T_54) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 511:22]
      id_fsm_cs <= 2'h3;
    end else if (_T_55) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 509:15]
      id_fsm_cs <= _GEN_391;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_31 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1f == vs3_addr) begin
        sb_r_31 <= _sb_r_vd_addr;
      end else begin
        sb_r_31 <= _GEN_225;
      end
    end else begin
      sb_r_31 <= _GEN_225;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_30 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1e == vs3_addr) begin
        sb_r_30 <= _sb_r_vd_addr;
      end else begin
        sb_r_30 <= _GEN_224;
      end
    end else begin
      sb_r_30 <= _GEN_224;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_29 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1d == vs3_addr) begin
        sb_r_29 <= _sb_r_vd_addr;
      end else begin
        sb_r_29 <= _GEN_223;
      end
    end else begin
      sb_r_29 <= _GEN_223;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_28 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1c == vs3_addr) begin
        sb_r_28 <= _sb_r_vd_addr;
      end else begin
        sb_r_28 <= _GEN_222;
      end
    end else begin
      sb_r_28 <= _GEN_222;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_27 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1b == vs3_addr) begin
        sb_r_27 <= _sb_r_vd_addr;
      end else begin
        sb_r_27 <= _GEN_221;
      end
    end else begin
      sb_r_27 <= _GEN_221;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_26 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1a == vs3_addr) begin
        sb_r_26 <= _sb_r_vd_addr;
      end else begin
        sb_r_26 <= _GEN_220;
      end
    end else begin
      sb_r_26 <= _GEN_220;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_25 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h19 == vs3_addr) begin
        sb_r_25 <= _sb_r_vd_addr;
      end else begin
        sb_r_25 <= _GEN_219;
      end
    end else begin
      sb_r_25 <= _GEN_219;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_24 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h18 == vs3_addr) begin
        sb_r_24 <= _sb_r_vd_addr;
      end else begin
        sb_r_24 <= _GEN_218;
      end
    end else begin
      sb_r_24 <= _GEN_218;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_23 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h17 == vs3_addr) begin
        sb_r_23 <= _sb_r_vd_addr;
      end else begin
        sb_r_23 <= _GEN_217;
      end
    end else begin
      sb_r_23 <= _GEN_217;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_22 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h16 == vs3_addr) begin
        sb_r_22 <= _sb_r_vd_addr;
      end else begin
        sb_r_22 <= _GEN_216;
      end
    end else begin
      sb_r_22 <= _GEN_216;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_21 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h15 == vs3_addr) begin
        sb_r_21 <= _sb_r_vd_addr;
      end else begin
        sb_r_21 <= _GEN_215;
      end
    end else begin
      sb_r_21 <= _GEN_215;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_20 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h14 == vs3_addr) begin
        sb_r_20 <= _sb_r_vd_addr;
      end else begin
        sb_r_20 <= _GEN_214;
      end
    end else begin
      sb_r_20 <= _GEN_214;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_19 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h13 == vs3_addr) begin
        sb_r_19 <= _sb_r_vd_addr;
      end else begin
        sb_r_19 <= _GEN_213;
      end
    end else begin
      sb_r_19 <= _GEN_213;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_18 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h12 == vs3_addr) begin
        sb_r_18 <= _sb_r_vd_addr;
      end else begin
        sb_r_18 <= _GEN_212;
      end
    end else begin
      sb_r_18 <= _GEN_212;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_17 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h11 == vs3_addr) begin
        sb_r_17 <= _sb_r_vd_addr;
      end else begin
        sb_r_17 <= _GEN_211;
      end
    end else begin
      sb_r_17 <= _GEN_211;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_16 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h10 == vs3_addr) begin
        sb_r_16 <= _sb_r_vd_addr;
      end else begin
        sb_r_16 <= _GEN_210;
      end
    end else begin
      sb_r_16 <= _GEN_210;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_15 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'hf == vs3_addr) begin
        sb_r_15 <= _sb_r_vd_addr;
      end else begin
        sb_r_15 <= _GEN_209;
      end
    end else begin
      sb_r_15 <= _GEN_209;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_14 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'he == vs3_addr) begin
        sb_r_14 <= _sb_r_vd_addr;
      end else begin
        sb_r_14 <= _GEN_208;
      end
    end else begin
      sb_r_14 <= _GEN_208;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_13 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'hd == vs3_addr) begin
        sb_r_13 <= _sb_r_vd_addr;
      end else begin
        sb_r_13 <= _GEN_207;
      end
    end else begin
      sb_r_13 <= _GEN_207;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_12 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'hc == vs3_addr) begin
        sb_r_12 <= _sb_r_vd_addr;
      end else begin
        sb_r_12 <= _GEN_206;
      end
    end else begin
      sb_r_12 <= _GEN_206;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_11 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'hb == vs3_addr) begin
        sb_r_11 <= _sb_r_vd_addr;
      end else begin
        sb_r_11 <= _GEN_205;
      end
    end else begin
      sb_r_11 <= _GEN_205;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_10 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'ha == vs3_addr) begin
        sb_r_10 <= _sb_r_vd_addr;
      end else begin
        sb_r_10 <= _GEN_204;
      end
    end else begin
      sb_r_10 <= _GEN_204;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_9 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h9 == vs3_addr) begin
        sb_r_9 <= _sb_r_vd_addr;
      end else begin
        sb_r_9 <= _GEN_203;
      end
    end else begin
      sb_r_9 <= _GEN_203;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_8 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h8 == vs3_addr) begin
        sb_r_8 <= _sb_r_vd_addr;
      end else begin
        sb_r_8 <= _GEN_202;
      end
    end else begin
      sb_r_8 <= _GEN_202;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_7 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h7 == vs3_addr) begin
        sb_r_7 <= _sb_r_vd_addr;
      end else begin
        sb_r_7 <= _GEN_201;
      end
    end else begin
      sb_r_7 <= _GEN_201;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_6 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h6 == vs3_addr) begin
        sb_r_6 <= _sb_r_vd_addr;
      end else begin
        sb_r_6 <= _GEN_200;
      end
    end else begin
      sb_r_6 <= _GEN_200;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_5 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h5 == vs3_addr) begin
        sb_r_5 <= _sb_r_vd_addr;
      end else begin
        sb_r_5 <= _GEN_199;
      end
    end else begin
      sb_r_5 <= _GEN_199;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_4 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h4 == vs3_addr) begin
        sb_r_4 <= _sb_r_vd_addr;
      end else begin
        sb_r_4 <= _GEN_198;
      end
    end else begin
      sb_r_4 <= _GEN_198;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_3 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h3 == vs3_addr) begin
        sb_r_3 <= _sb_r_vd_addr;
      end else begin
        sb_r_3 <= _GEN_197;
      end
    end else begin
      sb_r_3 <= _GEN_197;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_2 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h2 == vs3_addr) begin
        sb_r_2 <= _sb_r_vd_addr;
      end else begin
        sb_r_2 <= _GEN_196;
      end
    end else begin
      sb_r_2 <= _GEN_196;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_1 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h1 == vs3_addr) begin
        sb_r_1 <= _sb_r_vd_addr;
      end else begin
        sb_r_1 <= _GEN_195;
      end
    end else begin
      sb_r_1 <= _GEN_195;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 495:21]
      sb_r_0 <= 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 496:{23,23}]
    end else if (id_valid_o) begin
      if (5'h0 == vs3_addr) begin
        sb_r_0 <= _sb_r_vd_addr;
      end else begin
        sb_r_0 <= _GEN_194;
      end
    end else begin
      sb_r_0 <= _GEN_194;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      vl <= 5'h0; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
    end else begin
      vl <= _GEN_71[4:0];
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 287:19]
      vtype <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 288:15]
    end else if (vsetivli) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 294:24]
      vtype <= _vtype_T_4; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 295:15]
    end else if (vsetvli) begin // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 301:23]
      vtype <= _vtype_T_6; // @[src/main/scala/coreGen/core/rvv/rvv_id.scala 302:15]
    end else if (vsetvl) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      vtype <= rvv_rs2_data_i;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  id_fsm_cs = _RAND_0[1:0];
  _RAND_1 = {1{`RANDOM}};
  sb_r_31 = _RAND_1[1:0];
  _RAND_2 = {1{`RANDOM}};
  sb_r_30 = _RAND_2[1:0];
  _RAND_3 = {1{`RANDOM}};
  sb_r_29 = _RAND_3[1:0];
  _RAND_4 = {1{`RANDOM}};
  sb_r_28 = _RAND_4[1:0];
  _RAND_5 = {1{`RANDOM}};
  sb_r_27 = _RAND_5[1:0];
  _RAND_6 = {1{`RANDOM}};
  sb_r_26 = _RAND_6[1:0];
  _RAND_7 = {1{`RANDOM}};
  sb_r_25 = _RAND_7[1:0];
  _RAND_8 = {1{`RANDOM}};
  sb_r_24 = _RAND_8[1:0];
  _RAND_9 = {1{`RANDOM}};
  sb_r_23 = _RAND_9[1:0];
  _RAND_10 = {1{`RANDOM}};
  sb_r_22 = _RAND_10[1:0];
  _RAND_11 = {1{`RANDOM}};
  sb_r_21 = _RAND_11[1:0];
  _RAND_12 = {1{`RANDOM}};
  sb_r_20 = _RAND_12[1:0];
  _RAND_13 = {1{`RANDOM}};
  sb_r_19 = _RAND_13[1:0];
  _RAND_14 = {1{`RANDOM}};
  sb_r_18 = _RAND_14[1:0];
  _RAND_15 = {1{`RANDOM}};
  sb_r_17 = _RAND_15[1:0];
  _RAND_16 = {1{`RANDOM}};
  sb_r_16 = _RAND_16[1:0];
  _RAND_17 = {1{`RANDOM}};
  sb_r_15 = _RAND_17[1:0];
  _RAND_18 = {1{`RANDOM}};
  sb_r_14 = _RAND_18[1:0];
  _RAND_19 = {1{`RANDOM}};
  sb_r_13 = _RAND_19[1:0];
  _RAND_20 = {1{`RANDOM}};
  sb_r_12 = _RAND_20[1:0];
  _RAND_21 = {1{`RANDOM}};
  sb_r_11 = _RAND_21[1:0];
  _RAND_22 = {1{`RANDOM}};
  sb_r_10 = _RAND_22[1:0];
  _RAND_23 = {1{`RANDOM}};
  sb_r_9 = _RAND_23[1:0];
  _RAND_24 = {1{`RANDOM}};
  sb_r_8 = _RAND_24[1:0];
  _RAND_25 = {1{`RANDOM}};
  sb_r_7 = _RAND_25[1:0];
  _RAND_26 = {1{`RANDOM}};
  sb_r_6 = _RAND_26[1:0];
  _RAND_27 = {1{`RANDOM}};
  sb_r_5 = _RAND_27[1:0];
  _RAND_28 = {1{`RANDOM}};
  sb_r_4 = _RAND_28[1:0];
  _RAND_29 = {1{`RANDOM}};
  sb_r_3 = _RAND_29[1:0];
  _RAND_30 = {1{`RANDOM}};
  sb_r_2 = _RAND_30[1:0];
  _RAND_31 = {1{`RANDOM}};
  sb_r_1 = _RAND_31[1:0];
  _RAND_32 = {1{`RANDOM}};
  sb_r_0 = _RAND_32[1:0];
  _RAND_33 = {1{`RANDOM}};
  vl = _RAND_33[4:0];
  _RAND_34 = {1{`RANDOM}};
  vtype = _RAND_34[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    id_fsm_cs = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_31 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_30 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_29 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_28 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_27 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_26 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_25 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_24 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_23 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_22 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_21 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_20 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_19 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_18 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_17 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_16 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_15 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_14 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_13 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_12 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_11 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_10 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_9 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_8 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_7 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_6 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_5 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_4 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_3 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_2 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_1 = 2'h0;
  end
  if (~rst_ni) begin
    sb_r_0 = 2'h0;
  end
  if (~rst_ni) begin
    vl = 5'h0;
  end
  if (~rst_ni) begin
    vtype = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module chisel_rvv_lsu(
  input         clock,
  input         reset,
  input         io_ex_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output        io_ex_ready_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [31:0] io_rs1_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [31:0] io_rs2_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [4:0]  io_rd_addr_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [31:0] io_rdata_vs3_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [4:0]  io_vl_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_sew_8_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_sew_16_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_sew_32_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_load_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_store_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [1:0]  io_mop_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [4:0]  io_lumop_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [4:0]  io_sumop_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output        io_v_lsu_valid_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output [4:0]  io_v_lsu_addr_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output [31:0] io_v_lsu_data_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output        io_lsu_we_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output [1:0]  io_lsu_type_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output [31:0] io_lsu_wdata_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input  [31:0] io_lsu_rdata_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_lsu_rdata_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output        io_lsu_req_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  output [31:0] io_adder_result_ex_o, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_lsu_req_done_i, // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
  input         io_lsu_resp_valid_i // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 86:15]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
`endif // RANDOMIZE_REG_INIT
  wire  unit_stride = io_mop_i == 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 88:54]
  wire  strided = io_mop_i == 2'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 90:54]
  wire  unit_stride_load = io_lumop_i == 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 93:56]
  wire  unit_stride_store = io_sumop_i == 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 97:56]
  wire  _T = 5'h1 == io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 134:20]
  wire  _T_1 = 5'h2 == io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 134:20]
  wire  _T_2 = 5'h3 == io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 134:20]
  wire  _T_3 = 5'h4 == io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 134:20]
  reg [3:0] rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [5:0] vl_count_cs; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [3:0] lmul_count_cs; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] data_reg_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire  _T_8 = 4'h0 == rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire [3:0] _GEN_8 = io_lsu_req_done_i ? 4'h3 : 4'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 150:48 151:44 155:44]
  wire [5:0] _GEN_9 = io_lsu_req_done_i ? {{1'd0}, io_vl_i} : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 150:48 152:41]
  wire [3:0] _GEN_10 = io_lsu_req_done_i ? 4'h1 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 150:48 153:43]
  wire [3:0] _GEN_11 = io_lsu_req_done_i ? 4'h5 : 4'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 158:48 159:44 163:44]
  wire [5:0] _GEN_12 = io_lsu_req_done_i ? 6'h1 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 158:48 160:41]
  wire [3:0] _GEN_13 = strided ? _GEN_11 : 4'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 157:40 166:40]
  wire [5:0] _GEN_14 = strided ? _GEN_12 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 157:40]
  wire [3:0] _GEN_15 = strided ? _GEN_10 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 157:40]
  wire [5:0] _GEN_17 = unit_stride ? _GEN_9 : _GEN_14; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 149:38]
  wire [3:0] _GEN_18 = unit_stride ? _GEN_10 : _GEN_15; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 149:38]
  wire [3:0] _GEN_19 = strided ? _GEN_11 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 177:40]
  wire [3:0] _GEN_20 = unit_stride ? _GEN_8 : _GEN_19; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 169:38]
  wire  _T_9 = 4'h1 == rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire [3:0] _GEN_30 = strided ? 4'h5 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 197:40 198:40]
  wire [5:0] _GEN_31 = strided ? 6'h1 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 197:40 199:37]
  wire [3:0] _GEN_32 = strided ? 4'h1 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 197:40 200:39]
  wire [3:0] _GEN_33 = unit_stride ? 4'h3 : _GEN_30; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 193:38 194:40]
  wire [5:0] _GEN_34 = unit_stride ? {{1'd0}, io_vl_i} : _GEN_31; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 193:38 195:37]
  wire [3:0] _GEN_35 = unit_stride ? 4'h1 : _GEN_32; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 193:38 196:39]
  wire [3:0] _GEN_36 = unit_stride ? 4'h3 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 203:38 204:40]
  wire [5:0] _GEN_37 = unit_stride ? {{1'd0}, io_vl_i} : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 203:38 205:37]
  wire [3:0] _GEN_38 = unit_stride ? 4'h1 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 203:38 206:39]
  wire [3:0] _GEN_39 = io_store_i ? _GEN_36 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 202:39]
  wire [5:0] _GEN_40 = io_store_i ? _GEN_37 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 202:39]
  wire [3:0] _GEN_41 = io_store_i ? _GEN_38 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 202:39]
  wire  _T_10 = 4'h2 == rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire  _T_11 = io_load_i | io_store_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 214:32]
  wire [3:0] _GEN_48 = io_load_i | io_store_i ? 4'h3 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 214:45 215:36]
  wire  _T_12 = 4'h3 == rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire  _T_13 = io_load_i & io_lsu_rdata_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 222:32]
  wire  _T_14 = io_load_i & io_lsu_rdata_valid_i | io_store_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 222:55]
  wire  _T_15 = vl_count_cs <= 6'h4; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 224:42]
  wire [5:0] _vl_count_ns_T_1 = vl_count_cs - 6'h4; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 229:56]
  wire [3:0] _lmul_count_ns_T_1 = lmul_count_cs + 4'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 230:60]
  wire [3:0] _GEN_50 = vl_count_cs <= 6'h4 ? 4'h0 : 4'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 224:49 225:44 231:44]
  wire [5:0] _GEN_51 = vl_count_cs <= 6'h4 ? 6'h0 : _vl_count_ns_T_1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 224:49 226:41 229:41]
  wire [3:0] _GEN_52 = vl_count_cs <= 6'h4 ? 4'h0 : _lmul_count_ns_T_1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 224:49 227:43 230:43]
  wire  _T_16 = vl_count_cs <= 6'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 234:42]
  wire [5:0] _vl_count_ns_T_3 = vl_count_cs - 6'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 239:56]
  wire [3:0] _GEN_53 = vl_count_cs <= 6'h2 ? 4'h0 : 4'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 234:49 235:44 241:44]
  wire [5:0] _GEN_54 = vl_count_cs <= 6'h2 ? 6'h0 : _vl_count_ns_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 234:49 236:41 239:41]
  wire [3:0] _GEN_55 = vl_count_cs <= 6'h2 ? 4'h0 : _lmul_count_ns_T_1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 234:49 237:43 240:43]
  wire  _T_17 = vl_count_cs <= 6'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 244:42]
  wire [5:0] _vl_count_ns_T_5 = vl_count_cs - 6'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 249:56]
  wire [3:0] _GEN_56 = vl_count_cs <= 6'h1 ? 4'h0 : 4'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 244:49 245:44 251:44]
  wire [5:0] _GEN_57 = vl_count_cs <= 6'h1 ? 6'h0 : _vl_count_ns_T_5; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 244:49 246:41 249:41]
  wire [3:0] _GEN_58 = vl_count_cs <= 6'h1 ? 4'h0 : _lmul_count_ns_T_1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 244:49 247:43 250:43]
  wire [3:0] _GEN_59 = io_sew_32_i ? _GEN_56 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 243:44]
  wire [5:0] _GEN_60 = io_sew_32_i ? _GEN_57 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 243:44]
  wire [3:0] _GEN_61 = io_sew_32_i ? _GEN_58 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 243:44]
  wire [3:0] _GEN_62 = io_sew_16_i ? _GEN_53 : _GEN_59; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 233:44]
  wire [5:0] _GEN_63 = io_sew_16_i ? _GEN_54 : _GEN_60; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 233:44]
  wire [3:0] _GEN_64 = io_sew_16_i ? _GEN_55 : _GEN_61; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 233:44]
  wire [3:0] _GEN_65 = io_sew_8_i ? _GEN_50 : _GEN_62; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 223:37]
  wire [5:0] _GEN_66 = io_sew_8_i ? _GEN_51 : _GEN_63; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 223:37]
  wire [3:0] _GEN_67 = io_sew_8_i ? _GEN_52 : _GEN_64; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 223:37]
  wire [3:0] _GEN_68 = io_load_i & io_lsu_rdata_valid_i | io_store_i ? _GEN_65 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 222:68]
  wire [5:0] _GEN_69 = io_load_i & io_lsu_rdata_valid_i | io_store_i ? _GEN_66 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 222:68]
  wire [3:0] _GEN_70 = io_load_i & io_lsu_rdata_valid_i | io_store_i ? _GEN_67 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 222:68]
  wire [3:0] _GEN_71 = io_lsu_resp_valid_i ? _GEN_68 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 221:38]
  wire [5:0] _GEN_72 = io_lsu_resp_valid_i ? _GEN_69 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 221:38]
  wire [3:0] _GEN_73 = io_lsu_resp_valid_i ? _GEN_70 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 221:38]
  wire  _T_18 = 4'h4 == rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire [3:0] _GEN_74 = _T_11 ? 4'h5 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 260:45 261:36]
  wire [3:0] _GEN_75 = io_lsu_req_done_i ? _GEN_74 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 259:36]
  wire  _T_20 = 4'h5 == rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire [5:0] _GEN_362 = {{1'd0}, io_vl_i}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 269:38]
  wire  _T_23 = vl_count_cs == _GEN_362; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 269:38]
  wire [5:0] _vl_count_ns_T_7 = vl_count_cs + 6'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 274:52]
  wire [3:0] _GEN_76 = io_lsu_req_done_i ? 4'h5 : 4'h4; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 275:48 276:44 278:44]
  wire [3:0] _GEN_77 = vl_count_cs == _GEN_362 ? 4'h0 : _GEN_76; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 269:50 270:40]
  wire [5:0] _GEN_78 = vl_count_cs == _GEN_362 ? 6'h0 : _vl_count_ns_T_7; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 269:50 271:37 274:37]
  wire [3:0] _GEN_79 = vl_count_cs == _GEN_362 ? 4'h0 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 269:50 272:39]
  wire [3:0] _GEN_80 = _T_14 ? _GEN_77 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 268:68]
  wire [5:0] _GEN_81 = _T_14 ? _GEN_78 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 268:68]
  wire [3:0] _GEN_82 = _T_14 ? _GEN_79 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 268:68]
  wire [3:0] _GEN_83 = io_lsu_resp_valid_i ? _GEN_80 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 267:38]
  wire [5:0] _GEN_84 = io_lsu_resp_valid_i ? _GEN_81 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 267:38]
  wire [3:0] _GEN_85 = io_lsu_resp_valid_i ? _GEN_82 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 267:38]
  wire [3:0] _GEN_86 = 4'h5 == rvv_lsu_fsm_cs ? _GEN_83 : rvv_lsu_fsm_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:22 145:27]
  wire [5:0] _GEN_87 = 4'h5 == rvv_lsu_fsm_cs ? _GEN_84 : vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 145:27]
  wire [3:0] _GEN_88 = 4'h5 == rvv_lsu_fsm_cs ? _GEN_85 : lmul_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 145:27]
  wire [3:0] _GEN_89 = 4'h4 == rvv_lsu_fsm_cs ? _GEN_75 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
  wire [5:0] _GEN_90 = 4'h4 == rvv_lsu_fsm_cs ? vl_count_cs : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22 145:27]
  wire [3:0] _GEN_91 = 4'h4 == rvv_lsu_fsm_cs ? lmul_count_cs : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22 145:27]
  wire [31:0] _GEN_105 = io_sew_32_i ? io_rs1_data_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 316:56 318:58]
  wire  _GEN_106 = io_sew_16_i | io_sew_32_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 313:56 314:50]
  wire [31:0] _GEN_107 = io_sew_16_i ? io_rs1_data_i : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 313:56 315:58]
  wire  _GEN_108 = io_sew_8_i | _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 310:49 311:50]
  wire [31:0] _GEN_109 = io_sew_8_i ? io_rs1_data_i : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 310:49 312:58]
  wire  _GEN_110 = unit_stride_load & _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 309:51]
  wire [31:0] _GEN_111 = unit_stride_load ? _GEN_109 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 309:51]
  wire [31:0] _GEN_113 = strided ? io_rs1_data_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 321:44 323:50]
  wire  _GEN_114 = unit_stride ? _GEN_110 : strided; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 308:42]
  wire [31:0] _GEN_115 = unit_stride ? _GEN_111 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 308:42]
  wire  _T_25 = io_vl_i == 5'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 334:50]
  wire [1:0] _GEN_117 = io_vl_i == 5'h3 ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 338:64 339:57]
  wire [1:0] _GEN_118 = io_vl_i == 5'h2 ? 2'h1 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 336:64 337:57]
  wire [1:0] _GEN_119 = io_vl_i == 5'h1 ? 2'h2 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 334:58 335:57]
  wire [1:0] _GEN_121 = _T_25 ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 349:58 350:57]
  wire [31:0] _GEN_122 = io_sew_32_i ? io_rdata_vs3_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 354:56 358:52]
  wire [31:0] _GEN_123 = io_sew_16_i ? io_rdata_vs3_i : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 343:56 347:52]
  wire [1:0] _GEN_124 = io_sew_16_i ? _GEN_121 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 343:56]
  wire [31:0] _GEN_125 = io_sew_8_i ? io_rdata_vs3_i : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 328:49 332:52]
  wire [1:0] _GEN_126 = io_sew_8_i ? _GEN_119 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 328:49]
  wire  _GEN_127 = unit_stride_store & _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 327:52]
  wire [31:0] _GEN_128 = unit_stride_store ? _GEN_109 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 327:52]
  wire [31:0] _GEN_129 = unit_stride_store ? _GEN_125 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 327:52]
  wire [1:0] _GEN_130 = unit_stride_store ? _GEN_126 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 327:52]
  wire [1:0] _GEN_131 = io_sew_16_i ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 368:52 369:49]
  wire [1:0] _GEN_132 = io_sew_8_i ? 2'h2 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 366:45 367:49]
  wire [31:0] _GEN_133 = strided ? io_rdata_vs3_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 361:44 365:44]
  wire [1:0] _GEN_134 = strided ? _GEN_132 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 361:44]
  wire  _GEN_135 = unit_stride ? _GEN_127 : strided; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 326:42]
  wire [31:0] _GEN_136 = unit_stride ? _GEN_128 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 326:42]
  wire [31:0] _GEN_137 = unit_stride ? _GEN_129 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 326:42]
  wire [1:0] _GEN_138 = unit_stride ? _GEN_130 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 326:42]
  wire  _GEN_139 = io_store_i & _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 325:43]
  wire [31:0] _GEN_140 = io_store_i ? _GEN_136 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 325:43]
  wire [31:0] _GEN_141 = io_store_i ? _GEN_137 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 325:43]
  wire [1:0] _GEN_142 = io_store_i ? _GEN_138 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 325:43]
  wire  _GEN_143 = io_load_i ? _GEN_114 : _GEN_139; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 307:36]
  wire [31:0] _GEN_144 = io_load_i ? _GEN_115 : _GEN_140; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 307:36]
  wire  _GEN_145 = io_load_i ? 1'h0 : _GEN_139; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 293:20 307:36]
  wire [31:0] _GEN_146 = io_load_i ? 32'h0 : _GEN_141; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 307:36]
  wire [1:0] _GEN_147 = io_load_i ? 2'h0 : _GEN_142; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 307:36]
  wire  _GEN_148 = io_ex_valid_i & _GEN_143; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 306:36]
  wire [31:0] _GEN_149 = io_ex_valid_i ? _GEN_144 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 306:36]
  wire  _GEN_150 = io_ex_valid_i & _GEN_145; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 293:20 306:36]
  wire [31:0] _GEN_151 = io_ex_valid_i ? _GEN_146 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 306:36]
  wire [1:0] _GEN_152 = io_ex_valid_i ? _GEN_147 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 306:36]
  wire  _T_33 = io_sew_8_i | io_sew_16_i | io_sew_32_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 380:59]
  wire  _GEN_153 = io_sew_8_i | io_sew_16_i | io_sew_32_i ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 380:73 381:47]
  wire [31:0] _GEN_155 = io_sew_8_i | io_sew_16_i | io_sew_32_i ? io_rs1_data_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 380:73 383:54]
  wire  _GEN_156 = unit_stride_load ? _GEN_153 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 379:47]
  wire  _GEN_157 = unit_stride_load & _T_33; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 379:47]
  wire [31:0] _GEN_158 = unit_stride_load ? _GEN_155 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 379:47]
  wire  _GEN_159 = strided ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 386:40 387:39]
  wire  _GEN_160 = unit_stride ? _GEN_156 : _GEN_159; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 378:38]
  wire  _GEN_161 = unit_stride ? _GEN_157 : strided; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 378:38]
  wire [31:0] _GEN_162 = unit_stride ? _GEN_158 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 378:38]
  wire [1:0] _io_lsu_type_o_T_1 = _T ? 2'h2 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 402:86]
  wire [1:0] _io_lsu_type_o_T_3 = _T_1 ? 2'h1 : _io_lsu_type_o_T_1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 402:86]
  wire [1:0] _io_lsu_type_o_T_5 = _T_2 ? 2'h3 : _io_lsu_type_o_T_3; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 402:86]
  wire [1:0] _io_lsu_type_o_T_7 = _T_3 ? 2'h0 : _io_lsu_type_o_T_5; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 402:86]
  wire [1:0] _io_lsu_type_o_T_9 = _T ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 411:86]
  wire [1:0] _io_lsu_type_o_T_11 = _T_1 ? 2'h0 : _io_lsu_type_o_T_9; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 411:86]
  wire [1:0] _GEN_164 = io_sew_16_i ? _io_lsu_type_o_T_11 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 410:60 411:55]
  wire [1:0] _GEN_165 = io_sew_8_i ? _io_lsu_type_o_T_7 : _GEN_164; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 401:53 402:55]
  wire [1:0] _GEN_166 = unit_stride_store ? _GEN_165 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 400:56]
  wire [31:0] _GEN_170 = _T_33 ? io_rdata_vs3_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 394:73 399:48]
  wire [1:0] _GEN_171 = _T_33 ? _GEN_166 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 394:73]
  wire  _GEN_172 = unit_stride_store ? _GEN_153 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 393:48]
  wire  _GEN_173 = unit_stride_store & _T_33; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 393:48]
  wire [31:0] _GEN_174 = unit_stride_store ? _GEN_155 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 393:48]
  wire [31:0] _GEN_175 = unit_stride_store ? _GEN_170 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 393:48]
  wire [1:0] _GEN_176 = unit_stride_store ? _GEN_171 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 393:48]
  wire  _GEN_177 = unit_stride ? _GEN_172 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 392:38]
  wire  _GEN_178 = unit_stride ? _GEN_173 : strided; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 392:38]
  wire [31:0] _GEN_179 = unit_stride ? _GEN_174 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 392:38]
  wire [31:0] _GEN_180 = unit_stride ? _GEN_175 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 392:38]
  wire [1:0] _GEN_181 = unit_stride ? _GEN_176 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 392:38]
  wire  _GEN_182 = io_store_i ? _GEN_177 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 391:39]
  wire  _GEN_183 = io_store_i & _GEN_178; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 391:39]
  wire [31:0] _GEN_184 = io_store_i ? _GEN_179 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 391:39]
  wire [31:0] _GEN_185 = io_store_i ? _GEN_180 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 391:39]
  wire [1:0] _GEN_186 = io_store_i ? _GEN_181 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 391:39]
  wire  _GEN_187 = io_load_i ? _GEN_160 : _GEN_182; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 377:32]
  wire  _GEN_188 = io_load_i ? _GEN_161 : _GEN_183; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 377:32]
  wire [31:0] _GEN_189 = io_load_i ? _GEN_162 : _GEN_184; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 377:32]
  wire  _GEN_190 = io_load_i ? 1'h0 : _GEN_183; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 293:20 377:32]
  wire [31:0] _GEN_191 = io_load_i ? 32'h0 : _GEN_185; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 377:32]
  wire [1:0] _GEN_192 = io_load_i ? 2'h0 : _GEN_186; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 377:32]
  wire [3:0] _io_adder_result_ex_o_T_1 = lmul_count_cs - 4'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 443:84]
  wire [5:0] _GEN_363 = {_io_adder_result_ex_o_T_1, 2'h0}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 443:90]
  wire [6:0] _io_adder_result_ex_o_T_2 = {{1'd0}, _GEN_363}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 443:90]
  wire [31:0] _GEN_364 = {{25'd0}, _io_adder_result_ex_o_T_2}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 443:67]
  wire [31:0] _io_adder_result_ex_o_T_4 = io_rs1_data_i + _GEN_364; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 443:67]
  wire [31:0] _GEN_193 = _T_33 ? _io_adder_result_ex_o_T_4 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 442:69 443:50]
  wire [31:0] _GEN_194 = unit_stride_load ? _GEN_193 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 441:43]
  wire  _T_41 = vl_count_cs == 6'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 454:46]
  wire  _T_42 = vl_count_cs == 6'h2; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 459:52]
  wire [1:0] _GEN_199 = vl_count_cs == 6'h3 ? 2'h3 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 464:60 467:52]
  wire [1:0] _GEN_201 = vl_count_cs == 6'h2 ? 2'h1 : _GEN_199; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 459:60 462:52]
  wire [1:0] _GEN_203 = vl_count_cs == 6'h1 ? 2'h2 : _GEN_201; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 454:54 457:52]
  wire [1:0] _GEN_206 = _T_41 ? 2'h1 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 479:54 482:52]
  wire [1:0] _GEN_208 = io_sew_16_i ? _GEN_206 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 478:48]
  wire [1:0] _GEN_210 = io_sew_8_i ? _GEN_203 : _GEN_208; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 453:41]
  wire [31:0] _GEN_212 = unit_stride_store ? _GEN_193 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 447:44]
  wire [1:0] _GEN_214 = unit_stride_store ? _GEN_210 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 447:44]
  wire  _GEN_215 = io_store_i & _GEN_173; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 293:20 446:39]
  wire [31:0] _GEN_216 = io_store_i ? _GEN_212 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 446:39]
  wire [31:0] _GEN_217 = io_store_i ? _GEN_129 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 446:39]
  wire [1:0] _GEN_218 = io_store_i ? _GEN_214 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 446:39]
  wire [31:0] _GEN_219 = io_load_i ? _GEN_194 : _GEN_216; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 440:32]
  wire  _GEN_220 = io_load_i ? 1'h0 : _GEN_215; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 293:20 440:32]
  wire [31:0] _GEN_221 = io_load_i ? 32'h0 : _GEN_217; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 440:32]
  wire [1:0] _GEN_222 = io_load_i ? 2'h0 : _GEN_218; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 440:32]
  wire [16:0] _io_v_lsu_data_o_T_2 = {data_reg_0[31:24],io_lsu_rdata_i[8:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 516:59]
  wire [24:0] _io_v_lsu_data_o_T_5 = {data_reg_0[23:16],io_lsu_rdata_i[16:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 517:59]
  wire [32:0] _io_v_lsu_data_o_T_8 = {data_reg_0[15:8],io_lsu_rdata_i[24:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 518:59]
  wire  _io_v_lsu_data_o_T_9 = 6'h1 == vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire [16:0] _io_v_lsu_data_o_T_10 = 6'h1 == vl_count_cs ? _io_v_lsu_data_o_T_2 : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire  _io_v_lsu_data_o_T_11 = 6'h2 == vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire [24:0] _io_v_lsu_data_o_T_12 = 6'h2 == vl_count_cs ? _io_v_lsu_data_o_T_5 : {{8'd0}, _io_v_lsu_data_o_T_10}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire  _io_v_lsu_data_o_T_13 = 6'h3 == vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire [32:0] _io_v_lsu_data_o_T_14 = 6'h3 == vl_count_cs ? _io_v_lsu_data_o_T_8 : {{8'd0}, _io_v_lsu_data_o_T_12}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire  _io_v_lsu_data_o_T_15 = 6'h4 == vl_count_cs; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire [32:0] _io_v_lsu_data_o_T_16 = 6'h4 == vl_count_cs ? {{1'd0}, io_lsu_rdata_i} : _io_v_lsu_data_o_T_14; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 514:87]
  wire [4:0] _GEN_226 = _T_15 ? io_rd_addr_i : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 508:57 512:54]
  wire [32:0] _GEN_227 = _T_15 ? _io_v_lsu_data_o_T_16 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 508:57]
  wire [31:0] _io_v_lsu_data_o_T_19 = {data_reg_0[31:16],io_lsu_rdata_i[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 533:59]
  wire [31:0] _io_v_lsu_data_o_T_21 = _io_v_lsu_data_o_T_9 ? _io_v_lsu_data_o_T_19 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 531:87]
  wire [31:0] _io_v_lsu_data_o_T_23 = _io_v_lsu_data_o_T_11 ? io_lsu_rdata_i : _io_v_lsu_data_o_T_21; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 531:87]
  wire [4:0] _GEN_231 = _T_16 ? io_rd_addr_i : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 525:57 529:53]
  wire [31:0] _GEN_232 = _T_16 ? _io_v_lsu_data_o_T_23 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 525:57]
  wire [4:0] _GEN_236 = _T_17 ? io_rd_addr_i : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 540:57 544:53]
  wire [31:0] _GEN_237 = _T_17 ? io_lsu_rdata_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 540:57]
  wire  _GEN_238 = io_sew_32_i & _T_17; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 503:31 539:52]
  wire [4:0] _GEN_240 = io_sew_32_i ? _GEN_236 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 539:52]
  wire [31:0] _GEN_241 = io_sew_32_i ? _GEN_237 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 539:52]
  wire  _GEN_242 = io_sew_16_i ? _T_16 : _GEN_238; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 524:52]
  wire [4:0] _GEN_244 = io_sew_16_i ? _GEN_231 : _GEN_240; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 524:52]
  wire [31:0] _GEN_245 = io_sew_16_i ? _GEN_232 : _GEN_241; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 524:52]
  wire  _GEN_246 = io_sew_8_i ? _T_15 : _GEN_242; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 507:45]
  wire [4:0] _GEN_248 = io_sew_8_i ? _GEN_226 : _GEN_244; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 507:45]
  wire [32:0] _GEN_249 = io_sew_8_i ? _GEN_227 : {{1'd0}, _GEN_245}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 507:45]
  wire  _GEN_250 = unit_stride_load & _GEN_246; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 503:31 506:47]
  wire [4:0] _GEN_252 = unit_stride_load ? _GEN_248 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 506:47]
  wire [32:0] _GEN_253 = unit_stride_load ? _GEN_249 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 506:47]
  wire  _GEN_260 = unit_stride_store & _GEN_246; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 503:31 552:48]
  wire  _GEN_261 = io_store_i & _GEN_260; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 503:31 551:43]
  wire  _GEN_262 = _T_13 ? _GEN_250 : _GEN_261; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 505:59]
  wire  _GEN_263 = _T_13 & _GEN_250; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 288:20 505:59]
  wire [4:0] _GEN_265 = _T_13 ? _GEN_252 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 505:59]
  wire [32:0] _GEN_266 = _T_13 ? _GEN_253 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 505:59]
  wire  _GEN_267 = io_lsu_resp_valid_i & _GEN_262; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 503:31 504:42]
  wire  _GEN_268 = io_lsu_resp_valid_i & _GEN_263; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 288:20 504:42]
  wire [4:0] _GEN_270 = io_lsu_resp_valid_i ? _GEN_265 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 504:42]
  wire [32:0] _GEN_271 = io_lsu_resp_valid_i ? _GEN_266 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 504:42]
  wire [31:0] _io_adder_result_ex_o_T_11 = io_rs1_data_i + io_rs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 578:71]
  wire [32:0] _io_adder_result_ex_o_T_12 = {io_rs2_data_i, 1'h0}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 581:88]
  wire [32:0] _GEN_367 = {{1'd0}, io_rs1_data_i}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 581:71]
  wire [32:0] _io_adder_result_ex_o_T_14 = _GEN_367 + _io_adder_result_ex_o_T_12; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 581:71]
  wire [32:0] _GEN_368 = {{1'd0}, _io_adder_result_ex_o_T_11}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 584:87]
  wire [32:0] _io_adder_result_ex_o_T_19 = _GEN_368 + _io_adder_result_ex_o_T_12; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 584:87]
  wire [32:0] _GEN_272 = _io_v_lsu_data_o_T_15 ? _io_adder_result_ex_o_T_19 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 576:44 584:54]
  wire [32:0] _GEN_273 = _io_v_lsu_data_o_T_13 ? _io_adder_result_ex_o_T_14 : _GEN_272; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 576:44 581:54]
  wire [32:0] _GEN_274 = _io_v_lsu_data_o_T_11 ? {{1'd0}, _io_adder_result_ex_o_T_11} : _GEN_273; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 576:44 578:54]
  wire [32:0] _GEN_275 = _T_42 ? _io_adder_result_ex_o_T_14 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 588:50 589:50]
  wire [32:0] _GEN_276 = io_sew_16_i ? _GEN_275 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 587:44]
  wire [32:0] _GEN_277 = io_sew_8_i ? _GEN_274 : _GEN_276; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 575:37]
  wire [32:0] _GEN_278 = io_load_i ? _GEN_277 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 574:32]
  wire [31:0] _io_v_lsu_data_o_T_26 = {io_lsu_rdata_i[7:0],data_reg_0[23:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 608:55]
  wire [31:0] _io_v_lsu_data_o_T_29 = {io_lsu_rdata_i[15:0],data_reg_0[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 610:55]
  wire [31:0] _GEN_280 = io_sew_32_i ? io_lsu_rdata_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 611:52 612:49]
  wire [31:0] _GEN_281 = io_sew_16_i ? _io_v_lsu_data_o_T_29 : _GEN_280; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 609:52 610:49]
  wire [31:0] _GEN_282 = io_sew_8_i ? _io_v_lsu_data_o_T_26 : _GEN_281; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 607:45 608:49]
  wire [4:0] _GEN_285 = _T_23 ? io_rd_addr_i : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 602:54 606:46]
  wire [31:0] _GEN_286 = _T_23 ? _GEN_282 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 602:54]
  wire  _GEN_287 = _T_13 & _T_23; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 599:31 601:59]
  wire [4:0] _GEN_289 = _T_13 ? _GEN_285 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 601:59]
  wire [31:0] _GEN_290 = _T_13 ? _GEN_286 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 601:59]
  wire  _GEN_291 = io_lsu_resp_valid_i & _GEN_287; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 599:31 600:42]
  wire [4:0] _GEN_293 = io_lsu_resp_valid_i ? _GEN_289 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 600:42]
  wire [31:0] _GEN_294 = io_lsu_resp_valid_i ? _GEN_290 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 600:42]
  wire  _GEN_295 = _T_20 ? _GEN_291 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 304:27]
  wire [4:0] _GEN_298 = _T_20 ? _GEN_293 : 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 304:27]
  wire [31:0] _GEN_299 = _T_20 ? _GEN_294 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 304:27]
  wire  _GEN_300 = _T_18 ? 1'h0 : _GEN_295; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27 572:31]
  wire [32:0] _GEN_302 = _T_18 ? _GEN_278 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 304:27]
  wire  _GEN_304 = _T_18 ? 1'h0 : _T_20 & _GEN_291; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 288:20 304:27]
  wire [4:0] _GEN_306 = _T_18 ? 5'h0 : _GEN_298; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 304:27]
  wire [31:0] _GEN_307 = _T_18 ? 32'h0 : _GEN_299; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 304:27]
  wire  _GEN_308 = _T_12 ? _GEN_267 : _GEN_300; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire  _GEN_309 = _T_12 ? _GEN_268 : _GEN_304; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [4:0] _GEN_311 = _T_12 ? _GEN_270 : _GEN_306; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [32:0] _GEN_312 = _T_12 ? _GEN_271 : {{1'd0}, _GEN_307}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire  _GEN_313 = _T_12 ? 1'h0 : _T_18; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 297:20 304:27]
  wire [32:0] _GEN_314 = _T_12 ? 33'h0 : _GEN_302; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 298:24 304:27]
  wire  _GEN_315 = _T_12 ? 1'h0 : _T_18 & io_store_i; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 293:20 304:27]
  wire  _GEN_316 = _T_10 ? 1'h0 : _GEN_308; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27 438:31]
  wire  _GEN_317 = _T_10 | _GEN_313; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27 439:31]
  wire [32:0] _GEN_318 = _T_10 ? {{1'd0}, _GEN_219} : _GEN_314; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire  _GEN_319 = _T_10 ? _GEN_220 : _GEN_315; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [31:0] _GEN_320 = _T_10 ? _GEN_221 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 295:20 304:27]
  wire [1:0] _GEN_321 = _T_10 ? _GEN_222 : 2'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 294:20 304:27]
  wire  _GEN_322 = _T_10 ? 1'h0 : _GEN_309; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 288:20 304:27]
  wire [4:0] _GEN_324 = _T_10 ? 5'h0 : _GEN_311; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 304:27]
  wire [32:0] _GEN_325 = _T_10 ? 33'h0 : _GEN_312; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 304:27]
  wire  _GEN_326 = _T_9 ? _GEN_187 : _GEN_316; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire  _GEN_327 = _T_9 ? _GEN_188 : _GEN_317; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [32:0] _GEN_328 = _T_9 ? {{1'd0}, _GEN_189} : _GEN_318; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire  _GEN_329 = _T_9 ? _GEN_190 : _GEN_319; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [31:0] _GEN_330 = _T_9 ? _GEN_191 : _GEN_320; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [1:0] _GEN_331 = _T_9 ? _GEN_192 : _GEN_321; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire  _GEN_332 = _T_9 ? 1'h0 : _GEN_322; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 288:20 304:27]
  wire [4:0] _GEN_334 = _T_9 ? 5'h0 : _GEN_324; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 304:27]
  wire [32:0] _GEN_335 = _T_9 ? 33'h0 : _GEN_325; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 304:27]
  wire [32:0] _GEN_337 = _T_8 ? {{1'd0}, _GEN_149} : _GEN_328; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  wire [32:0] _GEN_345 = _T_8 ? 33'h0 : _GEN_335; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 291:20 304:27]
  wire [31:0] _GEN_346 = lmul_count_cs == 4'h1 ? io_lsu_rdata_i : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 631:56 632:47 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [31:0] _GEN_347 = unit_stride_load ? _GEN_346 : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 629:43 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [31:0] _GEN_348 = _T_13 ? _GEN_347 : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 628:55 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [31:0] _GEN_349 = io_lsu_resp_valid_i ? _GEN_348 : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 627:38 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [39:0] _data_reg_0_T_2 = {data_reg_0,io_lsu_rdata_i[7:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 646:51]
  wire [31:0] _data_reg_0_T_6 = {data_reg_0[31:16],io_lsu_rdata_i[7:0],data_reg_0[7:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 649:51]
  wire [31:0] _data_reg_0_T_10 = {data_reg_0[31:24],io_lsu_rdata_i[7:0],data_reg_0[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 652:51]
  wire [31:0] _GEN_350 = _io_v_lsu_data_o_T_13 ? _data_reg_0_T_10 : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 644:44 652:45 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [31:0] _GEN_351 = _io_v_lsu_data_o_T_11 ? _data_reg_0_T_6 : _GEN_350; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 644:44 649:45]
  wire [39:0] _GEN_352 = _io_v_lsu_data_o_T_9 ? _data_reg_0_T_2 : {{8'd0}, _GEN_351}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 644:44 646:45]
  wire [31:0] _GEN_353 = _T_41 ? _io_v_lsu_data_o_T_19 : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 656:50 657:41 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [31:0] _GEN_354 = io_sew_16_i ? _GEN_353 : data_reg_0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 655:44 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [39:0] _GEN_355 = io_sew_8_i ? _GEN_352 : {{8'd0}, _GEN_354}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 643:37]
  wire [39:0] _GEN_356 = _T_13 ? _GEN_355 : {{8'd0}, data_reg_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 642:55 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [39:0] _GEN_357 = io_lsu_resp_valid_i ? _GEN_356 : {{8'd0}, data_reg_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 641:38 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [39:0] _GEN_358 = _T_20 ? _GEN_357 : {{8'd0}, data_reg_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 621:27 src/main/scala/coreGen/util/RegAsyncReset.scala 80:48]
  wire [39:0] _GEN_359 = _T_12 ? {{8'd0}, _GEN_349} : _GEN_358; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 621:27]
  wire [39:0] _GEN_360 = _T_8 ? 40'h0 : _GEN_359; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 621:27 623:25]
  assign io_ex_ready_o = _T_8 | _GEN_326; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 287:17 304:27]
  assign io_v_lsu_valid_o = _T_8 ? 1'h0 : _GEN_332; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 288:20 304:27]
  assign io_v_lsu_addr_o = _T_8 ? 5'h0 : _GEN_334; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 290:20 304:27]
  assign io_v_lsu_data_o = _GEN_345[31:0];
  assign io_lsu_we_o = _T_8 ? _GEN_150 : _GEN_329; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  assign io_lsu_type_o = _T_8 ? _GEN_152 : _GEN_331; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  assign io_lsu_wdata_o = _T_8 ? _GEN_151 : _GEN_330; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  assign io_lsu_req_o = _T_8 ? _GEN_148 : _GEN_327; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 304:27]
  assign io_adder_result_ex_o = _GEN_337[31:0];
  always @(posedge clock) begin
    data_reg_0 <= _GEN_360[31:0];
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      rvv_lsu_fsm_cs <= 4'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 124:{22,22} 147:32 148:32 149:38 168:39]
    end else if (4'h0 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_ex_valid_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 191:36]
        if (io_load_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 192:32]
          if (unit_stride) begin
            rvv_lsu_fsm_cs <= _GEN_8;
          end else begin
            rvv_lsu_fsm_cs <= _GEN_13;
          end
        end else if (io_store_i) begin
          rvv_lsu_fsm_cs <= _GEN_20;
        end
      end
    end else if (4'h1 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_lsu_req_done_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 213:36]
        if (io_load_i) begin
          rvv_lsu_fsm_cs <= _GEN_33;
        end else begin
          rvv_lsu_fsm_cs <= _GEN_39;
        end
      end
    end else if (4'h2 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_lsu_req_done_i) begin
        rvv_lsu_fsm_cs <= _GEN_48;
      end
    end else if (4'h3 == rvv_lsu_fsm_cs) begin
      rvv_lsu_fsm_cs <= _GEN_71;
    end else begin
      rvv_lsu_fsm_cs <= _GEN_89;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      vl_count_cs <= 6'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:{22,22} 147:32 148:32 168:39]
    end else if (4'h0 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_ex_valid_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 191:36]
        if (io_load_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 192:32]
          vl_count_cs <= _GEN_17;
        end else if (io_store_i) begin
          vl_count_cs <= _GEN_17;
        end
      end
    end else if (4'h1 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_lsu_req_done_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 125:22]
        if (io_load_i) begin
          vl_count_cs <= _GEN_34;
        end else begin
          vl_count_cs <= _GEN_40;
        end
      end
    end else if (!(4'h2 == rvv_lsu_fsm_cs)) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (4'h3 == rvv_lsu_fsm_cs) begin
        vl_count_cs <= _GEN_72;
      end else begin
        vl_count_cs <= _GEN_90;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      lmul_count_cs <= 4'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:{22,22} 147:32 148:32 168:39]
    end else if (4'h0 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_ex_valid_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 191:36]
        if (io_load_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 192:32]
          lmul_count_cs <= _GEN_18;
        end else if (io_store_i) begin
          lmul_count_cs <= _GEN_18;
        end
      end
    end else if (4'h1 == rvv_lsu_fsm_cs) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (io_lsu_req_done_i) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 126:22]
        if (io_load_i) begin
          lmul_count_cs <= _GEN_35;
        end else begin
          lmul_count_cs <= _GEN_41;
        end
      end
    end else if (!(4'h2 == rvv_lsu_fsm_cs)) begin // @[src/main/scala/coreGen/core/rvv/rvv_lsu.scala 145:27]
      if (4'h3 == rvv_lsu_fsm_cs) begin
        lmul_count_cs <= _GEN_73;
      end else begin
        lmul_count_cs <= _GEN_91;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rvv_lsu_fsm_cs = _RAND_0[3:0];
  _RAND_1 = {1{`RANDOM}};
  vl_count_cs = _RAND_1[5:0];
  _RAND_2 = {1{`RANDOM}};
  lmul_count_cs = _RAND_2[3:0];
  _RAND_3 = {1{`RANDOM}};
  data_reg_0 = _RAND_3[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    rvv_lsu_fsm_cs = 4'h0;
  end
  if (~reset) begin
    vl_count_cs = 6'h0;
  end
  if (~reset) begin
    lmul_count_cs = 4'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module chisel_rvv_alu(
  input         clock,
  input         reset,
  input  [3:0]  io_mask_i, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  input  [31:0] io_src_data1_i, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  input  [31:0] io_src_data2_i, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  input  [3:0]  io_op_i, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [15:0] io_result_data_e8_o_0, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [15:0] io_result_data_e8_o_1, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [15:0] io_result_data_e8_o_2, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [15:0] io_result_data_e8_o_3, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [31:0] io_result_data_e16_o_0, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [31:0] io_result_data_e16_o_1, // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
  output [63:0] io_result_data_e32_o // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 19:14]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [63:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
`endif // RANDOMIZE_REG_INIT
  wire [7:0] data1_e8_0 = io_src_data1_i[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 56:34]
  wire [7:0] data1_e8_1 = io_src_data1_i[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 57:34]
  wire [7:0] data1_e8_2 = io_src_data1_i[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 58:34]
  wire [7:0] data1_e8_3 = io_src_data1_i[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 59:34]
  wire [7:0] data2_e8_0 = io_src_data2_i[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 60:34]
  wire [7:0] data2_e8_1 = io_src_data2_i[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 61:34]
  wire [7:0] data2_e8_2 = io_src_data2_i[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 62:34]
  wire [7:0] data2_e8_3 = io_src_data2_i[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 63:34]
  wire [15:0] data1_e16_0 = io_src_data1_i[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 68:35]
  wire [15:0] data1_e16_1 = io_src_data1_i[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 69:35]
  wire [15:0] data2_e16_0 = io_src_data2_i[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 70:35]
  wire [15:0] data2_e16_1 = io_src_data2_i[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 71:35]
  wire [7:0] red_data2_e8_0 = io_mask_i[0] ? data2_e8_0 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 77:30]
  wire [7:0] red_data2_e8_1 = io_mask_i[1] ? data2_e8_1 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 78:30]
  wire [7:0] red_data2_e8_2 = io_mask_i[2] ? data2_e8_2 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 79:30]
  wire [7:0] red_data2_e8_3 = io_mask_i[3] ? data2_e8_3 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 80:30]
  wire [15:0] red_data2_e16_0 = io_mask_i[0] ? data2_e16_0 : 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 81:30]
  wire [15:0] red_data2_e16_1 = io_mask_i[1] ? data2_e16_1 : 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 82:30]
  wire [31:0] red_data2_e32 = io_mask_i[0] ? io_src_data2_i : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 83:30]
  reg [15:0] result_data_e8_pipe0_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg [15:0] result_data_e8_pipe0_1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg [15:0] result_data_e8_pipe0_2; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg [15:0] result_data_e8_pipe0_3; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg [31:0] result_data_e16_pipe0_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg [31:0] result_data_e16_pipe0_1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  reg [63:0] result_data_e32_pipe0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
  wire [8:0] _result_data_e8_pipe0_0_T = data1_e8_0 + data2_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 118:48]
  wire [8:0] _result_data_e8_pipe0_1_T = data1_e8_1 + data2_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 119:48]
  wire [8:0] _result_data_e8_pipe0_2_T = data1_e8_2 + data2_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 120:48]
  wire [8:0] _result_data_e8_pipe0_3_T = data1_e8_3 + data2_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 121:48]
  wire [16:0] _result_data_e16_pipe0_0_T = data1_e16_0 + data2_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 122:50]
  wire [16:0] _result_data_e16_pipe0_1_T = data1_e16_1 + data2_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 123:50]
  wire [32:0] _result_data_e32_pipe0_T_3 = io_src_data1_i + io_src_data2_i; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 124:44]
  wire [8:0] _GEN_0 = io_op_i == 4'h7 ? _result_data_e8_pipe0_0_T : 9'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 111:33 118:33]
  wire [8:0] _GEN_1 = io_op_i == 4'h7 ? _result_data_e8_pipe0_1_T : 9'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 111:33 119:33]
  wire [8:0] _GEN_2 = io_op_i == 4'h7 ? _result_data_e8_pipe0_2_T : 9'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 111:33 120:33]
  wire [8:0] _GEN_3 = io_op_i == 4'h7 ? _result_data_e8_pipe0_3_T : 9'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 111:33 121:33]
  wire [16:0] _GEN_4 = io_op_i == 4'h7 ? _result_data_e16_pipe0_0_T : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 114:34 122:34]
  wire [16:0] _GEN_5 = io_op_i == 4'h7 ? _result_data_e16_pipe0_1_T : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 114:34 123:34]
  wire [32:0] _GEN_6 = io_op_i == 4'h7 ? _result_data_e32_pipe0_T_3 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 117:26 116:27 124:31]
  wire [8:0] _result_data_e8_pipe0_0_T_1 = data1_e8_0 - data2_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 127:48]
  wire [8:0] _result_data_e8_pipe0_1_T_1 = data1_e8_1 - data2_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 128:48]
  wire [8:0] _result_data_e8_pipe0_2_T_1 = data1_e8_2 - data2_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 129:48]
  wire [8:0] _result_data_e8_pipe0_3_T_1 = data1_e8_3 - data2_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 130:48]
  wire [16:0] _result_data_e16_pipe0_0_T_1 = data1_e16_0 - data2_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 131:50]
  wire [16:0] _result_data_e16_pipe0_1_T_1 = data1_e16_1 - data2_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 132:50]
  wire [32:0] _result_data_e32_pipe0_T_4 = io_src_data1_i - io_src_data2_i; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 133:44]
  wire [8:0] _GEN_7 = io_op_i == 4'h8 ? _result_data_e8_pipe0_0_T_1 : _GEN_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 127:33]
  wire [8:0] _GEN_8 = io_op_i == 4'h8 ? _result_data_e8_pipe0_1_T_1 : _GEN_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 128:33]
  wire [8:0] _GEN_9 = io_op_i == 4'h8 ? _result_data_e8_pipe0_2_T_1 : _GEN_2; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 129:33]
  wire [8:0] _GEN_10 = io_op_i == 4'h8 ? _result_data_e8_pipe0_3_T_1 : _GEN_3; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 130:33]
  wire [16:0] _GEN_11 = io_op_i == 4'h8 ? _result_data_e16_pipe0_0_T_1 : _GEN_4; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 131:34]
  wire [16:0] _GEN_12 = io_op_i == 4'h8 ? _result_data_e16_pipe0_1_T_1 : _GEN_5; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 132:34]
  wire [32:0] _GEN_13 = io_op_i == 4'h8 ? _result_data_e32_pipe0_T_4 : _GEN_6; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 126:26 133:31]
  wire [15:0] _result_data_e8_pipe0_0_T_3 = data1_e8_0 * data2_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 137:52]
  wire [15:0] _GEN_14 = io_mask_i[0] ? _result_data_e8_pipe0_0_T_3 : {{7'd0}, _GEN_7}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 136:35 137:37]
  wire [15:0] _result_data_e8_pipe0_1_T_3 = data1_e8_1 * data2_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 139:52]
  wire [15:0] _GEN_15 = io_mask_i[1] ? _result_data_e8_pipe0_1_T_3 : {{7'd0}, _GEN_8}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 138:35 139:37]
  wire [15:0] _result_data_e8_pipe0_2_T_3 = data1_e8_2 * data2_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 141:52]
  wire [15:0] _GEN_16 = io_mask_i[2] ? _result_data_e8_pipe0_2_T_3 : {{7'd0}, _GEN_9}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 140:35 141:37]
  wire [15:0] _result_data_e8_pipe0_3_T_3 = data1_e8_3 * data2_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 143:52]
  wire [15:0] _GEN_17 = io_mask_i[3] ? _result_data_e8_pipe0_3_T_3 : {{7'd0}, _GEN_10}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 142:35 143:37]
  wire [31:0] _result_data_e16_pipe0_0_T_3 = data1_e16_0 * data2_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 145:54]
  wire [31:0] _GEN_18 = io_mask_i[0] ? _result_data_e16_pipe0_0_T_3 : {{15'd0}, _GEN_11}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 144:35 145:38]
  wire [31:0] _result_data_e16_pipe0_1_T_3 = data1_e16_1 * data2_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 147:54]
  wire [31:0] _GEN_19 = io_mask_i[1] ? _result_data_e16_pipe0_1_T_3 : {{15'd0}, _GEN_12}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 146:35 147:38]
  wire [15:0] _GEN_20 = io_op_i == 4'h2 ? _GEN_14 : {{7'd0}, _GEN_7}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 135:26]
  wire [15:0] _GEN_21 = io_op_i == 4'h2 ? _GEN_15 : {{7'd0}, _GEN_8}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 135:26]
  wire [15:0] _GEN_22 = io_op_i == 4'h2 ? _GEN_16 : {{7'd0}, _GEN_9}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 135:26]
  wire [15:0] _GEN_23 = io_op_i == 4'h2 ? _GEN_17 : {{7'd0}, _GEN_10}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 135:26]
  wire [31:0] _GEN_24 = io_op_i == 4'h2 ? _GEN_18 : {{15'd0}, _GEN_11}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 135:26]
  wire [31:0] _GEN_25 = io_op_i == 4'h2 ? _GEN_19 : {{15'd0}, _GEN_12}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 135:26]
  wire [15:0] _GEN_26 = io_mask_i[0] ? {{7'd0}, _result_data_e8_pipe0_0_T} : _GEN_20; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 154:35 155:37]
  wire [15:0] _GEN_27 = io_mask_i[1] ? {{7'd0}, _result_data_e8_pipe0_1_T} : _GEN_21; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 156:35 157:37]
  wire [15:0] _GEN_28 = io_mask_i[2] ? {{7'd0}, _result_data_e8_pipe0_2_T} : _GEN_22; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 158:35 159:37]
  wire [15:0] _GEN_29 = io_mask_i[3] ? {{7'd0}, _result_data_e8_pipe0_3_T} : _GEN_23; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 160:35 161:37]
  wire [31:0] _GEN_30 = io_mask_i[0] ? {{15'd0}, _result_data_e16_pipe0_0_T} : _GEN_24; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 162:35 163:38]
  wire [31:0] _GEN_31 = io_mask_i[1] ? {{15'd0}, _result_data_e16_pipe0_1_T} : _GEN_25; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 164:35 165:38]
  wire [32:0] _GEN_32 = io_mask_i[0] ? _result_data_e32_pipe0_T_3 : _GEN_13; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 166:35 167:35]
  wire [15:0] _GEN_33 = io_op_i == 4'h0 ? _GEN_26 : _GEN_20; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [15:0] _GEN_34 = io_op_i == 4'h0 ? _GEN_27 : _GEN_21; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [15:0] _GEN_35 = io_op_i == 4'h0 ? _GEN_28 : _GEN_22; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [15:0] _GEN_36 = io_op_i == 4'h0 ? _GEN_29 : _GEN_23; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [31:0] _GEN_37 = io_op_i == 4'h0 ? _GEN_30 : _GEN_24; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [31:0] _GEN_38 = io_op_i == 4'h0 ? _GEN_31 : _GEN_25; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [32:0] _GEN_39 = io_op_i == 4'h0 ? _GEN_32 : _GEN_13; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 153:28]
  wire [32:0] _GEN_46 = io_mask_i[0] ? _result_data_e32_pipe0_T_4 : _GEN_39; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 182:35 183:35]
  wire [32:0] _GEN_53 = io_op_i == 4'h1 ? _GEN_46 : _GEN_39; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
  wire [8:0] _result_data_e8_pipe0_0_T_7 = red_data2_e8_0 + red_data2_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 186:53]
  wire [8:0] _GEN_114 = {{1'd0}, red_data2_e8_2}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 187:57]
  wire [9:0] _result_data_e8_pipe0_0_T_8 = _result_data_e8_pipe0_0_T_7 + _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 187:57]
  wire [9:0] _GEN_115 = {{2'd0}, red_data2_e8_3}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 188:57]
  wire [10:0] _result_data_e8_pipe0_0_T_9 = _result_data_e8_pipe0_0_T_8 + _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 188:57]
  wire [16:0] _result_data_e16_pipe0_0_T_7 = red_data2_e16_0 + red_data2_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 190:54]
  wire [32:0] _GEN_56 = io_op_i == 4'h9 ? {{1'd0}, red_data2_e32} : _GEN_53; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 185:26 192:31]
  reg [3:0] op_pipe1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 201:27]
  reg [3:0] mask_pipe1; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 202:29]
  wire [15:0] _GEN_116 = {{15'd0}, mask_pipe1[0]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 204:59]
  wire [16:0] _io_result_data_e8_o_0_T_1 = result_data_e8_pipe0_0 + _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 204:59]
  wire [15:0] _GEN_117 = {{15'd0}, mask_pipe1[1]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 205:59]
  wire [16:0] _io_result_data_e8_o_1_T_1 = result_data_e8_pipe0_1 + _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 205:59]
  wire [15:0] _GEN_118 = {{15'd0}, mask_pipe1[2]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 206:59]
  wire [16:0] _io_result_data_e8_o_2_T_1 = result_data_e8_pipe0_2 + _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 206:59]
  wire [15:0] _GEN_119 = {{15'd0}, mask_pipe1[3]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 207:59]
  wire [16:0] _io_result_data_e8_o_3_T_1 = result_data_e8_pipe0_3 + _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 207:59]
  wire [31:0] _GEN_120 = {{31'd0}, mask_pipe1[0]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 208:61]
  wire [32:0] _io_result_data_e16_o_0_T_1 = result_data_e16_pipe0_0 + _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 208:61]
  wire [31:0] _GEN_121 = {{31'd0}, mask_pipe1[1]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 209:61]
  wire [32:0] _io_result_data_e16_o_1_T_1 = result_data_e16_pipe0_1 + _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 209:61]
  wire [63:0] _GEN_122 = {{63'd0}, mask_pipe1[0]}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 210:55]
  wire [64:0] _io_result_data_e32_o_T_1 = result_data_e32_pipe0 + _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 210:55]
  wire [16:0] _GEN_57 = op_pipe1 == 4'h7 ? _io_result_data_e8_o_0_T_1 : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 204:32 93:32]
  wire [16:0] _GEN_58 = op_pipe1 == 4'h7 ? _io_result_data_e8_o_1_T_1 : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 205:32 93:32]
  wire [16:0] _GEN_59 = op_pipe1 == 4'h7 ? _io_result_data_e8_o_2_T_1 : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 206:32 93:32]
  wire [16:0] _GEN_60 = op_pipe1 == 4'h7 ? _io_result_data_e8_o_3_T_1 : 17'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 207:32 93:32]
  wire [32:0] _GEN_61 = op_pipe1 == 4'h7 ? _io_result_data_e16_o_0_T_1 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 208:33 96:33]
  wire [32:0] _GEN_62 = op_pipe1 == 4'h7 ? _io_result_data_e16_o_1_T_1 : 33'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 209:33 96:33]
  wire [64:0] _GEN_63 = op_pipe1 == 4'h7 ? _io_result_data_e32_o_T_1 : 65'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 203:27 210:30 98:26]
  wire [16:0] _io_result_data_e8_o_0_T_3 = result_data_e8_pipe0_0 - _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 213:59]
  wire [16:0] _io_result_data_e8_o_1_T_3 = result_data_e8_pipe0_1 - _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 214:59]
  wire [16:0] _io_result_data_e8_o_2_T_3 = result_data_e8_pipe0_2 - _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 215:59]
  wire [16:0] _io_result_data_e8_o_3_T_3 = result_data_e8_pipe0_3 - _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 216:59]
  wire [32:0] _io_result_data_e16_o_0_T_3 = result_data_e16_pipe0_0 - _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 217:61]
  wire [32:0] _io_result_data_e16_o_1_T_3 = result_data_e16_pipe0_1 - _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 218:61]
  wire [64:0] _io_result_data_e32_o_T_3 = result_data_e32_pipe0 - _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 219:55]
  wire [16:0] _GEN_64 = op_pipe1 == 4'h8 ? _io_result_data_e8_o_0_T_3 : _GEN_57; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 213:32]
  wire [16:0] _GEN_65 = op_pipe1 == 4'h8 ? _io_result_data_e8_o_1_T_3 : _GEN_58; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 214:32]
  wire [16:0] _GEN_66 = op_pipe1 == 4'h8 ? _io_result_data_e8_o_2_T_3 : _GEN_59; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 215:32]
  wire [16:0] _GEN_67 = op_pipe1 == 4'h8 ? _io_result_data_e8_o_3_T_3 : _GEN_60; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 216:32]
  wire [32:0] _GEN_68 = op_pipe1 == 4'h8 ? _io_result_data_e16_o_0_T_3 : _GEN_61; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 217:33]
  wire [32:0] _GEN_69 = op_pipe1 == 4'h8 ? _io_result_data_e16_o_1_T_3 : _GEN_62; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 218:33]
  wire [64:0] _GEN_70 = op_pipe1 == 4'h8 ? _io_result_data_e32_o_T_3 : _GEN_63; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 212:27 219:30]
  wire [16:0] _GEN_71 = mask_pipe1[0] ? {{1'd0}, result_data_e8_pipe0_0} : _GEN_64; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 222:36 223:36]
  wire [16:0] _GEN_72 = mask_pipe1[1] ? {{1'd0}, result_data_e8_pipe0_1} : _GEN_65; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 224:36 225:36]
  wire [16:0] _GEN_73 = mask_pipe1[2] ? {{1'd0}, result_data_e8_pipe0_2} : _GEN_66; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 226:36 227:36]
  wire [16:0] _GEN_74 = mask_pipe1[3] ? {{1'd0}, result_data_e8_pipe0_3} : _GEN_67; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 228:36 229:36]
  wire [32:0] _GEN_75 = mask_pipe1[0] ? {{1'd0}, result_data_e16_pipe0_0} : _GEN_68; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 230:36 231:37]
  wire [32:0] _GEN_76 = mask_pipe1[1] ? {{1'd0}, result_data_e16_pipe0_1} : _GEN_69; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 232:36 233:37]
  wire [16:0] _GEN_77 = op_pipe1 == 4'h2 ? _GEN_71 : _GEN_64; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 221:27]
  wire [16:0] _GEN_78 = op_pipe1 == 4'h2 ? _GEN_72 : _GEN_65; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 221:27]
  wire [16:0] _GEN_79 = op_pipe1 == 4'h2 ? _GEN_73 : _GEN_66; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 221:27]
  wire [16:0] _GEN_80 = op_pipe1 == 4'h2 ? _GEN_74 : _GEN_67; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 221:27]
  wire [32:0] _GEN_81 = op_pipe1 == 4'h2 ? _GEN_75 : _GEN_68; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 221:27]
  wire [32:0] _GEN_82 = op_pipe1 == 4'h2 ? _GEN_76 : _GEN_69; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 221:27]
  wire [16:0] _GEN_83 = mask_pipe1[0] ? {{1'd0}, result_data_e8_pipe0_0} : _GEN_77; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 240:36 241:36]
  wire [16:0] _GEN_84 = mask_pipe1[1] ? {{1'd0}, result_data_e8_pipe0_1} : _GEN_78; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 242:36 243:36]
  wire [16:0] _GEN_85 = mask_pipe1[2] ? {{1'd0}, result_data_e8_pipe0_2} : _GEN_79; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 244:36 245:36]
  wire [16:0] _GEN_86 = mask_pipe1[3] ? {{1'd0}, result_data_e8_pipe0_3} : _GEN_80; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 246:36 247:36]
  wire [32:0] _GEN_87 = mask_pipe1[0] ? {{1'd0}, result_data_e16_pipe0_0} : _GEN_81; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 248:36 249:37]
  wire [32:0] _GEN_88 = mask_pipe1[1] ? {{1'd0}, result_data_e16_pipe0_1} : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 250:36 251:37]
  wire [64:0] _GEN_89 = mask_pipe1[0] ? {{1'd0}, result_data_e32_pipe0} : _GEN_70; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 252:36 253:34]
  wire [16:0] _GEN_90 = op_pipe1 == 4'h0 ? _GEN_83 : _GEN_77; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [16:0] _GEN_91 = op_pipe1 == 4'h0 ? _GEN_84 : _GEN_78; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [16:0] _GEN_92 = op_pipe1 == 4'h0 ? _GEN_85 : _GEN_79; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [16:0] _GEN_93 = op_pipe1 == 4'h0 ? _GEN_86 : _GEN_80; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [32:0] _GEN_94 = op_pipe1 == 4'h0 ? _GEN_87 : _GEN_81; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [32:0] _GEN_95 = op_pipe1 == 4'h0 ? _GEN_88 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [64:0] _GEN_96 = op_pipe1 == 4'h0 ? _GEN_89 : _GEN_70; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 239:29]
  wire [16:0] _GEN_97 = mask_pipe1[0] ? {{1'd0}, result_data_e8_pipe0_0} : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 256:36 257:36]
  wire [16:0] _GEN_98 = mask_pipe1[1] ? {{1'd0}, result_data_e8_pipe0_1} : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 258:36 259:36]
  wire [16:0] _GEN_99 = mask_pipe1[2] ? {{1'd0}, result_data_e8_pipe0_2} : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 260:36 261:36]
  wire [16:0] _GEN_100 = mask_pipe1[3] ? {{1'd0}, result_data_e8_pipe0_3} : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 262:36 263:36]
  wire [32:0] _GEN_101 = mask_pipe1[0] ? {{1'd0}, result_data_e16_pipe0_0} : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 264:36 265:37]
  wire [32:0] _GEN_102 = mask_pipe1[1] ? {{1'd0}, result_data_e16_pipe0_1} : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 266:36 267:37]
  wire [64:0] _GEN_103 = mask_pipe1[0] ? {{1'd0}, result_data_e32_pipe0} : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 268:36 269:34]
  wire [16:0] _GEN_104 = op_pipe1 == 4'h1 ? _GEN_97 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [16:0] _GEN_105 = op_pipe1 == 4'h1 ? _GEN_98 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [16:0] _GEN_106 = op_pipe1 == 4'h1 ? _GEN_99 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [16:0] _GEN_107 = op_pipe1 == 4'h1 ? _GEN_100 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [32:0] _GEN_108 = op_pipe1 == 4'h1 ? _GEN_101 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [32:0] _GEN_109 = op_pipe1 == 4'h1 ? _GEN_102 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [64:0] _GEN_110 = op_pipe1 == 4'h1 ? _GEN_103 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 255:27]
  wire [16:0] _GEN_111 = op_pipe1 == 4'h9 ? {{1'd0}, result_data_e8_pipe0_0} : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 271:27 272:33]
  wire [32:0] _GEN_112 = op_pipe1 == 4'h9 ? {{1'd0}, result_data_e16_pipe0_0} : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 271:27 273:33]
  wire [64:0] _GEN_113 = op_pipe1 == 4'h9 ? {{1'd0}, result_data_e32_pipe0} : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 271:27 274:30]
  assign io_result_data_e8_o_0 = _GEN_111[15:0];
  assign io_result_data_e8_o_1 = _GEN_105[15:0];
  assign io_result_data_e8_o_2 = _GEN_106[15:0];
  assign io_result_data_e8_o_3 = _GEN_107[15:0];
  assign io_result_data_e16_o_0 = _GEN_112[31:0];
  assign io_result_data_e16_o_1 = _GEN_109[31:0];
  assign io_result_data_e32_o = _GEN_113[63:0];
  always @(posedge clock) begin
    op_pipe1 <= io_op_i; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 201:27]
    mask_pipe1 <= io_mask_i; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 202:29]
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 185:26]
      result_data_e8_pipe0_0 <= 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 186:34]
    end else if (io_op_i == 4'h9) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
      result_data_e8_pipe0_0 <= {{5'd0}, _result_data_e8_pipe0_0_T_9}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 170:35 171:37]
    end else if (io_op_i == 4'h1) begin
      if (io_mask_i[0]) begin
        result_data_e8_pipe0_0 <= {{7'd0}, _result_data_e8_pipe0_0_T_1};
      end else begin
        result_data_e8_pipe0_0 <= _GEN_33;
      end
    end else begin
      result_data_e8_pipe0_0 <= _GEN_33;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
      result_data_e8_pipe0_1 <= 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 172:35 173:37]
    end else if (io_op_i == 4'h1) begin
      if (io_mask_i[1]) begin
        result_data_e8_pipe0_1 <= {{7'd0}, _result_data_e8_pipe0_1_T_1};
      end else begin
        result_data_e8_pipe0_1 <= _GEN_34;
      end
    end else begin
      result_data_e8_pipe0_1 <= _GEN_34;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
      result_data_e8_pipe0_2 <= 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 174:35 175:37]
    end else if (io_op_i == 4'h1) begin
      if (io_mask_i[2]) begin
        result_data_e8_pipe0_2 <= {{7'd0}, _result_data_e8_pipe0_2_T_1};
      end else begin
        result_data_e8_pipe0_2 <= _GEN_35;
      end
    end else begin
      result_data_e8_pipe0_2 <= _GEN_35;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
      result_data_e8_pipe0_3 <= 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 176:35 177:37]
    end else if (io_op_i == 4'h1) begin
      if (io_mask_i[3]) begin
        result_data_e8_pipe0_3 <= {{7'd0}, _result_data_e8_pipe0_3_T_1};
      end else begin
        result_data_e8_pipe0_3 <= _GEN_36;
      end
    end else begin
      result_data_e8_pipe0_3 <= _GEN_36;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 185:26]
      result_data_e16_pipe0_0 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 190:34]
    end else if (io_op_i == 4'h9) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
      result_data_e16_pipe0_0 <= {{15'd0}, _result_data_e16_pipe0_0_T_7}; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 178:35 179:38]
    end else if (io_op_i == 4'h1) begin
      if (io_mask_i[0]) begin
        result_data_e16_pipe0_0 <= {{15'd0}, _result_data_e16_pipe0_0_T_1};
      end else begin
        result_data_e16_pipe0_0 <= _GEN_37;
      end
    end else begin
      result_data_e16_pipe0_0 <= _GEN_37;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 169:26]
      result_data_e16_pipe0_1 <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_alu_stage2.scala 180:35 181:38]
    end else if (io_op_i == 4'h1) begin
      if (io_mask_i[1]) begin
        result_data_e16_pipe0_1 <= {{15'd0}, _result_data_e16_pipe0_1_T_1};
      end else begin
        result_data_e16_pipe0_1 <= _GEN_38;
      end
    end else begin
      result_data_e16_pipe0_1 <= _GEN_38;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
      result_data_e32_pipe0 <= 64'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 88:67]
    end else begin
      result_data_e32_pipe0 <= {{31'd0}, _GEN_56};
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  result_data_e8_pipe0_0 = _RAND_0[15:0];
  _RAND_1 = {1{`RANDOM}};
  result_data_e8_pipe0_1 = _RAND_1[15:0];
  _RAND_2 = {1{`RANDOM}};
  result_data_e8_pipe0_2 = _RAND_2[15:0];
  _RAND_3 = {1{`RANDOM}};
  result_data_e8_pipe0_3 = _RAND_3[15:0];
  _RAND_4 = {1{`RANDOM}};
  result_data_e16_pipe0_0 = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  result_data_e16_pipe0_1 = _RAND_5[31:0];
  _RAND_6 = {2{`RANDOM}};
  result_data_e32_pipe0 = _RAND_6[63:0];
  _RAND_7 = {1{`RANDOM}};
  op_pipe1 = _RAND_7[3:0];
  _RAND_8 = {1{`RANDOM}};
  mask_pipe1 = _RAND_8[3:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    result_data_e8_pipe0_0 = 16'h0;
  end
  if (~reset) begin
    result_data_e8_pipe0_1 = 16'h0;
  end
  if (~reset) begin
    result_data_e8_pipe0_2 = 16'h0;
  end
  if (~reset) begin
    result_data_e8_pipe0_3 = 16'h0;
  end
  if (~reset) begin
    result_data_e16_pipe0_0 = 32'h0;
  end
  if (~reset) begin
    result_data_e16_pipe0_1 = 32'h0;
  end
  if (~reset) begin
    result_data_e32_pipe0 = 64'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module chisel_rvv_lane(
  input         clock,
  input         reset,
  input         io_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  output        io_ready_o, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input  [31:0] io_vs1_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input  [31:0] io_vs2_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input  [31:0] io_vs3_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input  [3:0]  io_mask_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input         io_sew_8_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input         io_sew_16_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input         io_sew_32_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input  [4:0]  io_addr_i, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  output        io_valid_o, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  output [31:0] io_data_o, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  output [4:0]  io_addr_o, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 17:14]
  input         arith_decode_i_vadd, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vredsum, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vsub, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vrsub, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vminu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmin, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmaxu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmax, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vand, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vor, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vxor, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vrgather, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vslideup, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vslidedown, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vadc, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmadc, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vsbc, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsbc, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmerge, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmv, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmseq, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmandnot, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsne, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmand, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsltu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmor, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmslt, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmxor, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsleu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmornot, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsle, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmnand, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsgtu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmnor, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmsgt, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmxnor, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmulhu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vsll, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmul, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmulhsu, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmulh, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vsrl, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vsra, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input         arith_decode_i_vmacc, // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 52:28]
  input  [3:0]  alu_decode_i_alu_src_op // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 53:26]
);
`ifdef RANDOMIZE_REG_INIT
  reg [63:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
`endif // RANDOMIZE_REG_INIT
  wire  v_alu_0_clock; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire  v_alu_0_reset; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [3:0] v_alu_0_io_mask_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [31:0] v_alu_0_io_src_data1_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [31:0] v_alu_0_io_src_data2_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [3:0] v_alu_0_io_op_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [15:0] v_alu_0_io_result_data_e8_o_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [15:0] v_alu_0_io_result_data_e8_o_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [15:0] v_alu_0_io_result_data_e8_o_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [15:0] v_alu_0_io_result_data_e8_o_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [31:0] v_alu_0_io_result_data_e16_o_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [31:0] v_alu_0_io_result_data_e16_o_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  wire [63:0] v_alu_0_io_result_data_e32_o; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
  reg [63:0] result_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  valid_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [4:0] addr_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [3:0] mask_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  sew_8_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  sew_16_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  sew_32_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [31:0] vs3_data_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  vmacc_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  vredsum_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  read_lw_r; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _vm_compare_w_T_1 = arith_decode_i_vmseq | arith_decode_i_vmsne | arith_decode_i_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 228:38]
  wire  _vm_compare_w_T_5 = _vm_compare_w_T_1 | arith_decode_i_vmslt | arith_decode_i_vmsleu | arith_decode_i_vmsle |
    arith_decode_i_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 229:61]
  wire  _vm_compare_w_T_9 = _vm_compare_w_T_5 | arith_decode_i_vmsgt | arith_decode_i_vmandnot | arith_decode_i_vmand |
    arith_decode_i_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 230:63]
  wire  _vm_compare_w_T_13 = _vm_compare_w_T_9 | arith_decode_i_vmxor | arith_decode_i_vmornot | arith_decode_i_vmnand
     | arith_decode_i_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 231:63]
  wire  vm_compare_w = _vm_compare_w_T_13 | arith_decode_i_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 232:36]
  wire  slide_instr = arith_decode_i_vslideup | arith_decode_i_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 233:29]
  wire [7:0] vs1_data_e8_0 = io_vs1_data_i[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 244:37]
  wire [7:0] vs1_data_e8_1 = io_vs1_data_i[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 245:37]
  wire [7:0] vs1_data_e8_2 = io_vs1_data_i[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 246:37]
  wire [7:0] vs1_data_e8_3 = io_vs1_data_i[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 247:37]
  wire [15:0] vs1_data_e16_0 = io_vs1_data_i[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 248:37]
  wire [15:0] vs1_data_e16_1 = io_vs1_data_i[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 249:37]
  wire [7:0] vs2_data_e8_0 = io_vs2_data_i[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 251:37]
  wire [7:0] vs2_data_e8_1 = io_vs2_data_i[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 252:37]
  wire [7:0] vs2_data_e8_2 = io_vs2_data_i[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 253:37]
  wire [7:0] vs2_data_e8_3 = io_vs2_data_i[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 254:37]
  wire [15:0] vs2_data_e16_0 = io_vs2_data_i[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 255:37]
  wire [15:0] vs2_data_e16_1 = io_vs2_data_i[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 256:37]
  wire  _GEN_0 = io_sew_32_i & io_vs3_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_1 = io_sew_32_i & io_vs3_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_2 = io_sew_32_i & io_vs3_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_3 = io_sew_32_i & io_vs3_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_4 = io_sew_32_i & io_vs3_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_5 = io_sew_32_i & io_vs3_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_6 = io_sew_32_i & io_vs3_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_7 = io_sew_32_i & io_vs3_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_8 = io_sew_32_i & io_vs3_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_9 = io_sew_32_i & io_vs3_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_10 = io_sew_32_i & io_vs3_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_11 = io_sew_32_i & io_vs3_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_12 = io_sew_32_i & io_vs3_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_13 = io_sew_32_i & io_vs3_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_14 = io_sew_32_i & io_vs3_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_15 = io_sew_32_i & io_vs3_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_16 = io_sew_32_i & io_vs3_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_17 = io_sew_32_i & io_vs3_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_18 = io_sew_32_i & io_vs3_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_19 = io_sew_32_i & io_vs3_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_20 = io_sew_32_i & io_vs3_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_21 = io_sew_32_i & io_vs3_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_22 = io_sew_32_i & io_vs3_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_23 = io_sew_32_i & io_vs3_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_24 = io_sew_32_i & io_vs3_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_25 = io_sew_32_i & io_vs3_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_26 = io_sew_32_i & io_vs3_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_27 = io_sew_32_i & io_vs3_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_28 = io_sew_32_i & io_vs3_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_29 = io_sew_32_i & io_vs3_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_30 = io_sew_32_i & io_vs3_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_31 = io_sew_32_i & io_vs3_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 307:39 309:25 316:25]
  wire  _GEN_33 = io_sew_16_i ? io_vs3_data_i[0] : _GEN_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_34 = io_sew_16_i ? io_vs3_data_i[1] : _GEN_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_35 = io_sew_16_i ? io_vs3_data_i[2] : _GEN_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_36 = io_sew_16_i ? io_vs3_data_i[3] : _GEN_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_37 = io_sew_16_i ? io_vs3_data_i[4] : _GEN_4; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_38 = io_sew_16_i ? io_vs3_data_i[5] : _GEN_5; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_39 = io_sew_16_i ? io_vs3_data_i[6] : _GEN_6; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_40 = io_sew_16_i ? io_vs3_data_i[7] : _GEN_7; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_41 = io_sew_16_i ? io_vs3_data_i[8] : _GEN_8; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_42 = io_sew_16_i ? io_vs3_data_i[9] : _GEN_9; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_43 = io_sew_16_i ? io_vs3_data_i[10] : _GEN_10; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_44 = io_sew_16_i ? io_vs3_data_i[11] : _GEN_11; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_45 = io_sew_16_i ? io_vs3_data_i[12] : _GEN_12; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_46 = io_sew_16_i ? io_vs3_data_i[13] : _GEN_13; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_47 = io_sew_16_i ? io_vs3_data_i[14] : _GEN_14; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_48 = io_sew_16_i ? io_vs3_data_i[15] : _GEN_15; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 296:25]
  wire  _GEN_49 = io_sew_16_i ? 1'h0 : _GEN_16; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_50 = io_sew_16_i ? 1'h0 : _GEN_17; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_51 = io_sew_16_i ? 1'h0 : _GEN_18; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_52 = io_sew_16_i ? 1'h0 : _GEN_19; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_53 = io_sew_16_i ? 1'h0 : _GEN_20; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_54 = io_sew_16_i ? 1'h0 : _GEN_21; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_55 = io_sew_16_i ? 1'h0 : _GEN_22; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_56 = io_sew_16_i ? 1'h0 : _GEN_23; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_57 = io_sew_16_i ? 1'h0 : _GEN_24; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_58 = io_sew_16_i ? 1'h0 : _GEN_25; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_59 = io_sew_16_i ? 1'h0 : _GEN_26; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_60 = io_sew_16_i ? 1'h0 : _GEN_27; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_61 = io_sew_16_i ? 1'h0 : _GEN_28; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_62 = io_sew_16_i ? 1'h0 : _GEN_29; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_63 = io_sew_16_i ? 1'h0 : _GEN_30; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_64 = io_sew_16_i ? 1'h0 : _GEN_31; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 299:25]
  wire  _GEN_65 = io_sew_16_i & io_vs3_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_66 = io_sew_16_i & io_vs3_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_67 = io_sew_16_i & io_vs3_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_68 = io_sew_16_i & io_vs3_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_69 = io_sew_16_i & io_vs3_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_70 = io_sew_16_i & io_vs3_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_71 = io_sew_16_i & io_vs3_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_72 = io_sew_16_i & io_vs3_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_73 = io_sew_16_i & io_vs3_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_74 = io_sew_16_i & io_vs3_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_75 = io_sew_16_i & io_vs3_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_76 = io_sew_16_i & io_vs3_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_77 = io_sew_16_i & io_vs3_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_78 = io_sew_16_i & io_vs3_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_79 = io_sew_16_i & io_vs3_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_80 = io_sew_16_i & io_vs3_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 294:39 302:25]
  wire  _GEN_82 = io_sew_8_i ? io_vs3_data_i[0] : _GEN_33; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_83 = io_sew_8_i ? io_vs3_data_i[1] : _GEN_34; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_84 = io_sew_8_i ? io_vs3_data_i[2] : _GEN_35; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_85 = io_sew_8_i ? io_vs3_data_i[3] : _GEN_36; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_86 = io_sew_8_i ? io_vs3_data_i[4] : _GEN_37; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_87 = io_sew_8_i ? io_vs3_data_i[5] : _GEN_38; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_88 = io_sew_8_i ? io_vs3_data_i[6] : _GEN_39; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_89 = io_sew_8_i ? io_vs3_data_i[7] : _GEN_40; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 271:25]
  wire  _GEN_90 = io_sew_8_i ? 1'h0 : _GEN_41; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_91 = io_sew_8_i ? 1'h0 : _GEN_42; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_92 = io_sew_8_i ? 1'h0 : _GEN_43; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_93 = io_sew_8_i ? 1'h0 : _GEN_44; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_94 = io_sew_8_i ? 1'h0 : _GEN_45; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_95 = io_sew_8_i ? 1'h0 : _GEN_46; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_96 = io_sew_8_i ? 1'h0 : _GEN_47; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_97 = io_sew_8_i ? 1'h0 : _GEN_48; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 274:25]
  wire  _GEN_98 = io_sew_8_i ? io_vs3_data_i[8] : _GEN_49; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_99 = io_sew_8_i ? io_vs3_data_i[9] : _GEN_50; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_100 = io_sew_8_i ? io_vs3_data_i[10] : _GEN_51; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_101 = io_sew_8_i ? io_vs3_data_i[11] : _GEN_52; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_102 = io_sew_8_i ? io_vs3_data_i[12] : _GEN_53; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_103 = io_sew_8_i ? io_vs3_data_i[13] : _GEN_54; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_104 = io_sew_8_i ? io_vs3_data_i[14] : _GEN_55; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_105 = io_sew_8_i ? io_vs3_data_i[15] : _GEN_56; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 277:25]
  wire  _GEN_106 = io_sew_8_i ? 1'h0 : _GEN_57; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_107 = io_sew_8_i ? 1'h0 : _GEN_58; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_108 = io_sew_8_i ? 1'h0 : _GEN_59; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_109 = io_sew_8_i ? 1'h0 : _GEN_60; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_110 = io_sew_8_i ? 1'h0 : _GEN_61; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_111 = io_sew_8_i ? 1'h0 : _GEN_62; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_112 = io_sew_8_i ? 1'h0 : _GEN_63; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_113 = io_sew_8_i ? 1'h0 : _GEN_64; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 280:25]
  wire  _GEN_114 = io_sew_8_i ? io_vs3_data_i[16] : _GEN_65; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_115 = io_sew_8_i ? io_vs3_data_i[17] : _GEN_66; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_116 = io_sew_8_i ? io_vs3_data_i[18] : _GEN_67; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_117 = io_sew_8_i ? io_vs3_data_i[19] : _GEN_68; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_118 = io_sew_8_i ? io_vs3_data_i[20] : _GEN_69; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_119 = io_sew_8_i ? io_vs3_data_i[21] : _GEN_70; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_120 = io_sew_8_i ? io_vs3_data_i[22] : _GEN_71; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_121 = io_sew_8_i ? io_vs3_data_i[23] : _GEN_72; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 283:25]
  wire  _GEN_122 = io_sew_8_i ? 1'h0 : _GEN_73; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_123 = io_sew_8_i ? 1'h0 : _GEN_74; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_124 = io_sew_8_i ? 1'h0 : _GEN_75; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_125 = io_sew_8_i ? 1'h0 : _GEN_76; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_126 = io_sew_8_i ? 1'h0 : _GEN_77; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_127 = io_sew_8_i ? 1'h0 : _GEN_78; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_128 = io_sew_8_i ? 1'h0 : _GEN_79; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_129 = io_sew_8_i ? 1'h0 : _GEN_80; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 286:25]
  wire  _GEN_130 = io_sew_8_i & io_vs3_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_131 = io_sew_8_i & io_vs3_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_132 = io_sew_8_i & io_vs3_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_133 = io_sew_8_i & io_vs3_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_134 = io_sew_8_i & io_vs3_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_135 = io_sew_8_i & io_vs3_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_136 = io_sew_8_i & io_vs3_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _GEN_137 = io_sew_8_i & io_vs3_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 269:31 289:25]
  wire  _T_6 = arith_decode_i_vadd | arith_decode_i_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 339:29]
  wire  _T_8 = _T_6 | arith_decode_i_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 340:29]
  wire  _T_10 = _T_8 | arith_decode_i_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 341:29]
  wire  _T_12 = _T_10 | arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 342:29]
  wire  _T_14 = _T_12 | arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 343:29]
  wire  _T_16 = _T_14 | arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 344:29]
  wire  _T_18 = _T_16 | arith_decode_i_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 345:29]
  wire  _T_20 = _T_18 | arith_decode_i_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 346:29]
  wire  _GEN_139 = io_mask_i[0] & vs1_data_e8_0 == vs2_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 431:52 432:38]
  wire  _GEN_140 = io_mask_i[1] & vs1_data_e8_1 == vs2_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 431:52 432:38]
  wire  _GEN_141 = io_mask_i[2] & vs1_data_e8_2 == vs2_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 431:52 432:38]
  wire  _GEN_142 = io_mask_i[3] & vs1_data_e8_3 == vs2_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 431:52 432:38]
  wire  _GEN_143 = io_mask_i[0] & vs1_data_e16_0 == vs2_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 436:52 437:38]
  wire  _GEN_144 = io_mask_i[1] & vs1_data_e16_1 == vs2_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 436:52 437:38]
  wire  _GEN_145 = io_mask_i[0] & io_vs1_data_i == io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 440:52 441:38]
  wire  _GEN_146 = io_sew_32_i & _GEN_145; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 439:51]
  wire  _GEN_147 = io_sew_16_i ? _GEN_143 : _GEN_146; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 434:51]
  wire  _GEN_148 = io_sew_16_i & _GEN_144; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 434:51]
  wire  _GEN_149 = io_sew_8_i ? _GEN_139 : _GEN_147; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 429:43]
  wire  _GEN_150 = io_sew_8_i ? _GEN_140 : _GEN_148; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 429:43]
  wire  _GEN_151 = io_sew_8_i & _GEN_141; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 429:43]
  wire  _GEN_152 = io_sew_8_i & _GEN_142; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 427:34 429:43]
  wire  _GEN_153 = io_mask_i[0] & vs1_data_e8_0 != vs2_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 450:52 451:38]
  wire  _GEN_154 = io_mask_i[1] & vs1_data_e8_1 != vs2_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 450:52 451:38]
  wire  _GEN_155 = io_mask_i[2] & vs1_data_e8_2 != vs2_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 450:52 451:38]
  wire  _GEN_156 = io_mask_i[3] & vs1_data_e8_3 != vs2_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 450:52 451:38]
  wire  _GEN_157 = io_mask_i[0] & vs1_data_e16_0 != vs2_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 455:52 456:38]
  wire  _GEN_158 = io_mask_i[1] & vs1_data_e16_1 != vs2_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 455:52 456:38]
  wire  _GEN_159 = io_mask_i[0] & io_vs1_data_i != io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 459:52 460:38]
  wire  _GEN_160 = io_sew_32_i & _GEN_159; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 458:51]
  wire  _GEN_161 = io_sew_16_i ? _GEN_157 : _GEN_160; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 453:51]
  wire  _GEN_162 = io_sew_16_i & _GEN_158; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 453:51]
  wire  _GEN_163 = io_sew_8_i ? _GEN_153 : _GEN_161; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 448:43]
  wire  _GEN_164 = io_sew_8_i ? _GEN_154 : _GEN_162; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 448:43]
  wire  _GEN_165 = io_sew_8_i & _GEN_155; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 448:43]
  wire  _GEN_166 = io_sew_8_i & _GEN_156; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 446:34 448:43]
  wire  _GEN_167 = io_mask_i[0] & vs2_data_e8_0 < vs1_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 469:52 470:38]
  wire  _GEN_168 = io_mask_i[1] & vs2_data_e8_1 < vs1_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 469:52 470:38]
  wire  _GEN_169 = io_mask_i[2] & vs2_data_e8_2 < vs1_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 469:52 470:38]
  wire  _GEN_170 = io_mask_i[3] & vs2_data_e8_3 < vs1_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 469:52 470:38]
  wire  _GEN_171 = io_mask_i[0] & vs2_data_e16_0 < vs1_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 474:52 475:38]
  wire  _GEN_172 = io_mask_i[1] & vs2_data_e16_1 < vs1_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 474:52 475:38]
  wire  _GEN_173 = io_mask_i[0] & io_vs2_data_i < io_vs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 478:52 479:38]
  wire  _GEN_174 = io_sew_32_i & _GEN_173; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 477:51]
  wire  _GEN_175 = io_sew_16_i ? _GEN_171 : _GEN_174; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 472:51]
  wire  _GEN_176 = io_sew_16_i & _GEN_172; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 472:51]
  wire  _GEN_177 = io_sew_8_i ? _GEN_167 : _GEN_175; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 467:43]
  wire  _GEN_178 = io_sew_8_i ? _GEN_168 : _GEN_176; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 467:43]
  wire  _GEN_179 = io_sew_8_i & _GEN_169; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 467:43]
  wire  _GEN_180 = io_sew_8_i & _GEN_170; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 465:34 467:43]
  wire [7:0] _result_w_0_T_21 = io_vs2_data_i[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:64]
  wire [7:0] _result_w_0_T_22 = io_vs1_data_i[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:90]
  wire  _GEN_181 = io_mask_i[0] & $signed(_result_w_0_T_21) < $signed(_result_w_0_T_22); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 488:52 489:38]
  wire [7:0] _result_w_1_T_15 = io_vs2_data_i[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:64]
  wire [7:0] _result_w_1_T_16 = io_vs1_data_i[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:90]
  wire  _GEN_182 = io_mask_i[1] & $signed(_result_w_1_T_15) < $signed(_result_w_1_T_16); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 488:52 489:38]
  wire [7:0] _result_w_2_T_9 = io_vs2_data_i[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:64]
  wire [7:0] _result_w_2_T_10 = io_vs1_data_i[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:90]
  wire  _GEN_183 = io_mask_i[2] & $signed(_result_w_2_T_9) < $signed(_result_w_2_T_10); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 488:52 489:38]
  wire [7:0] _result_w_3_T_9 = io_vs2_data_i[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:64]
  wire [7:0] _result_w_3_T_10 = io_vs1_data_i[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 489:90]
  wire  _GEN_184 = io_mask_i[3] & $signed(_result_w_3_T_9) < $signed(_result_w_3_T_10); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 488:52 489:38]
  wire [15:0] _result_w_0_T_25 = io_vs2_data_i[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 494:65]
  wire [15:0] _result_w_0_T_26 = io_vs1_data_i[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 494:92]
  wire  _GEN_185 = io_mask_i[0] & $signed(_result_w_0_T_25) < $signed(_result_w_0_T_26); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 493:52 494:38]
  wire [15:0] _result_w_1_T_19 = io_vs2_data_i[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 494:65]
  wire [15:0] _result_w_1_T_20 = io_vs1_data_i[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 494:92]
  wire  _GEN_186 = io_mask_i[1] & $signed(_result_w_1_T_19) < $signed(_result_w_1_T_20); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 493:52 494:38]
  wire  _GEN_187 = io_mask_i[0] & $signed(io_vs2_data_i) < $signed(io_vs1_data_i); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 497:52 498:38]
  wire  _GEN_188 = io_sew_32_i & _GEN_187; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 496:51]
  wire  _GEN_189 = io_sew_16_i ? _GEN_185 : _GEN_188; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 491:51]
  wire  _GEN_190 = io_sew_16_i & _GEN_186; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 491:51]
  wire  _GEN_191 = io_sew_8_i ? _GEN_181 : _GEN_189; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 486:43]
  wire  _GEN_192 = io_sew_8_i ? _GEN_182 : _GEN_190; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 486:43]
  wire  _GEN_193 = io_sew_8_i & _GEN_183; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 486:43]
  wire  _GEN_194 = io_sew_8_i & _GEN_184; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 484:34 486:43]
  wire  _result_w_0_T_33 = vs2_data_e8_0 > vs1_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:62]
  wire  _result_w_0_T_34 = vs2_data_e8_0 > vs1_data_e8_0 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:44]
  wire  _GEN_195 = io_mask_i[0] & _result_w_0_T_34; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 507:52 508:38]
  wire  _result_w_1_T_23 = vs2_data_e8_1 > vs1_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:62]
  wire  _result_w_1_T_24 = vs2_data_e8_1 > vs1_data_e8_1 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:44]
  wire  _GEN_196 = io_mask_i[1] & _result_w_1_T_24; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 507:52 508:38]
  wire  _result_w_2_T_13 = vs2_data_e8_2 > vs1_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:62]
  wire  _result_w_2_T_14 = vs2_data_e8_2 > vs1_data_e8_2 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:44]
  wire  _GEN_197 = io_mask_i[2] & _result_w_2_T_14; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 507:52 508:38]
  wire  _result_w_3_T_13 = vs2_data_e8_3 > vs1_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:62]
  wire  _result_w_3_T_14 = vs2_data_e8_3 > vs1_data_e8_3 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 508:44]
  wire  _GEN_198 = io_mask_i[3] & _result_w_3_T_14; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 507:52 508:38]
  wire  _result_w_0_T_35 = vs2_data_e16_0 > vs1_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 513:63]
  wire  _result_w_0_T_36 = vs2_data_e16_0 > vs1_data_e16_0 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 513:44]
  wire  _GEN_199 = io_mask_i[0] & _result_w_0_T_36; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 512:52 513:38]
  wire  _result_w_1_T_25 = vs2_data_e16_1 > vs1_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 513:63]
  wire  _result_w_1_T_26 = vs2_data_e16_1 > vs1_data_e16_1 ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 513:44]
  wire  _GEN_200 = io_mask_i[1] & _result_w_1_T_26; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 512:52 513:38]
  wire  _result_w_0_T_37 = io_vs2_data_i > io_vs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 517:60]
  wire  _result_w_0_T_38 = io_vs2_data_i > io_vs1_data_i ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 517:44]
  wire  _GEN_201 = io_mask_i[0] & _result_w_0_T_38; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 516:52 517:38]
  wire  _GEN_202 = io_sew_32_i & _GEN_201; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 515:51]
  wire  _GEN_203 = io_sew_16_i ? _GEN_199 : _GEN_202; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 510:51]
  wire  _GEN_204 = io_sew_16_i & _GEN_200; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 510:51]
  wire  _GEN_205 = io_sew_8_i ? _GEN_195 : _GEN_203; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 505:43]
  wire  _GEN_206 = io_sew_8_i ? _GEN_196 : _GEN_204; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 505:43]
  wire  _GEN_207 = io_sew_8_i & _GEN_197; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 505:43]
  wire  _GEN_208 = io_sew_8_i & _GEN_198; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 503:34 505:43]
  wire  _result_w_0_T_41 = $signed(_result_w_0_T_21) > $signed(_result_w_0_T_22); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:71]
  wire  _result_w_0_T_42 = $signed(_result_w_0_T_21) > $signed(_result_w_0_T_22) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:44]
  wire  _GEN_209 = io_mask_i[0] & _result_w_0_T_42; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 526:52 527:38]
  wire  _result_w_1_T_29 = $signed(_result_w_1_T_15) > $signed(_result_w_1_T_16); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:71]
  wire  _result_w_1_T_30 = $signed(_result_w_1_T_15) > $signed(_result_w_1_T_16) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:44]
  wire  _GEN_210 = io_mask_i[1] & _result_w_1_T_30; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 526:52 527:38]
  wire  _result_w_2_T_17 = $signed(_result_w_2_T_9) > $signed(_result_w_2_T_10); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:71]
  wire  _result_w_2_T_18 = $signed(_result_w_2_T_9) > $signed(_result_w_2_T_10) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:44]
  wire  _GEN_211 = io_mask_i[2] & _result_w_2_T_18; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 526:52 527:38]
  wire  _result_w_3_T_17 = $signed(_result_w_3_T_9) > $signed(_result_w_3_T_10); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:71]
  wire  _result_w_3_T_18 = $signed(_result_w_3_T_9) > $signed(_result_w_3_T_10) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 527:44]
  wire  _GEN_212 = io_mask_i[3] & _result_w_3_T_18; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 526:52 527:38]
  wire  _result_w_0_T_45 = $signed(_result_w_0_T_25) > $signed(_result_w_0_T_26); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 532:72]
  wire  _result_w_0_T_46 = $signed(_result_w_0_T_25) > $signed(_result_w_0_T_26) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 532:44]
  wire  _GEN_213 = io_mask_i[0] & _result_w_0_T_46; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 531:52 532:38]
  wire  _result_w_1_T_33 = $signed(_result_w_1_T_19) > $signed(_result_w_1_T_20); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 532:72]
  wire  _result_w_1_T_34 = $signed(_result_w_1_T_19) > $signed(_result_w_1_T_20) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 532:44]
  wire  _GEN_214 = io_mask_i[1] & _result_w_1_T_34; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 531:52 532:38]
  wire  _result_w_0_T_49 = $signed(io_vs2_data_i) > $signed(io_vs1_data_i); // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 536:67]
  wire  _result_w_0_T_50 = $signed(io_vs2_data_i) > $signed(io_vs1_data_i) ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 536:44]
  wire  _GEN_215 = io_mask_i[0] & _result_w_0_T_50; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 535:52 536:38]
  wire  _GEN_216 = io_sew_32_i & _GEN_215; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 534:51]
  wire  _GEN_217 = io_sew_16_i ? _GEN_213 : _GEN_216; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 529:51]
  wire  _GEN_218 = io_sew_16_i & _GEN_214; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 529:51]
  wire  _GEN_219 = io_sew_8_i ? _GEN_209 : _GEN_217; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 524:43]
  wire  _GEN_220 = io_sew_8_i ? _GEN_210 : _GEN_218; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 524:43]
  wire  _GEN_221 = io_sew_8_i & _GEN_211; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 524:43]
  wire  _GEN_222 = io_sew_8_i & _GEN_212; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 522:34 524:43]
  wire  _GEN_223 = io_mask_i[0] & _result_w_0_T_33; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 545:52 546:38]
  wire  _GEN_224 = io_mask_i[1] & _result_w_1_T_23; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 545:52 546:38]
  wire  _GEN_225 = io_mask_i[2] & _result_w_2_T_13; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 545:52 546:38]
  wire  _GEN_226 = io_mask_i[3] & _result_w_3_T_13; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 545:52 546:38]
  wire  _GEN_227 = io_mask_i[0] & _result_w_0_T_35; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 550:52 551:38]
  wire  _GEN_228 = io_mask_i[1] & _result_w_1_T_25; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 550:52 551:38]
  wire  _GEN_229 = io_mask_i[0] & _result_w_0_T_37; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 554:52 555:38]
  wire  _GEN_230 = io_sew_32_i & _GEN_229; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 553:51]
  wire  _GEN_231 = io_sew_16_i ? _GEN_227 : _GEN_230; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 548:51]
  wire  _GEN_232 = io_sew_16_i & _GEN_228; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 548:51]
  wire  _GEN_233 = io_sew_8_i ? _GEN_223 : _GEN_231; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 543:43]
  wire  _GEN_234 = io_sew_8_i ? _GEN_224 : _GEN_232; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 543:43]
  wire  _GEN_235 = io_sew_8_i & _GEN_225; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 543:43]
  wire  _GEN_236 = io_sew_8_i & _GEN_226; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 541:34 543:43]
  wire  _GEN_237 = io_mask_i[0] & _result_w_0_T_41; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 564:52 565:38]
  wire  _GEN_238 = io_mask_i[1] & _result_w_1_T_29; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 564:52 565:38]
  wire  _GEN_239 = io_mask_i[2] & _result_w_2_T_17; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 564:52 565:38]
  wire  _GEN_240 = io_mask_i[3] & _result_w_3_T_17; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 564:52 565:38]
  wire  _GEN_241 = io_mask_i[0] & _result_w_0_T_45; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 569:52 570:38]
  wire  _GEN_242 = io_mask_i[1] & _result_w_1_T_33; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 569:52 570:38]
  wire  _GEN_243 = io_mask_i[0] & _result_w_0_T_49; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 573:52 574:38]
  wire  _GEN_244 = io_sew_32_i & _GEN_243; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 572:51]
  wire  _GEN_245 = io_sew_16_i ? _GEN_241 : _GEN_244; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 567:51]
  wire  _GEN_246 = io_sew_16_i & _GEN_242; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 567:51]
  wire  _GEN_247 = io_sew_8_i ? _GEN_237 : _GEN_245; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 562:43]
  wire  _GEN_248 = io_sew_8_i ? _GEN_238 : _GEN_246; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 562:43]
  wire  _GEN_249 = io_sew_8_i & _GEN_239; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 562:43]
  wire  _GEN_250 = io_sew_8_i & _GEN_240; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 560:34 562:43]
  wire  _result_w_0_T_71 = ~io_vs1_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 580:60]
  wire  _GEN_251 = io_mask_i[0] ? io_vs2_data_i[0] & ~io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 579:48 580:37]
  wire  _result_w_1_T_49 = ~io_vs1_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 580:60]
  wire  _GEN_252 = io_mask_i[1] ? io_vs2_data_i[1] & ~io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 579:48 580:37]
  wire  _result_w_2_T_27 = ~io_vs1_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 580:60]
  wire  _GEN_253 = io_mask_i[2] ? io_vs2_data_i[2] & ~io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 579:48 580:37]
  wire  _result_w_3_T_27 = ~io_vs1_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 580:60]
  wire  _GEN_254 = io_mask_i[3] ? io_vs2_data_i[3] & ~io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 579:48 580:37]
  wire  _GEN_255 = io_mask_i[0] ? io_vs2_data_i[0] & io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 585:48 586:37]
  wire  _GEN_256 = io_mask_i[1] ? io_vs2_data_i[1] & io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 585:48 586:37]
  wire  _GEN_257 = io_mask_i[2] ? io_vs2_data_i[2] & io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 585:48 586:37]
  wire  _GEN_258 = io_mask_i[3] ? io_vs2_data_i[3] & io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 585:48 586:37]
  wire  _GEN_259 = io_mask_i[0] ? io_vs2_data_i[0] | io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 591:48 592:37]
  wire  _GEN_260 = io_mask_i[1] ? io_vs2_data_i[1] | io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 591:48 592:37]
  wire  _GEN_261 = io_mask_i[2] ? io_vs2_data_i[2] | io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 591:48 592:37]
  wire  _GEN_262 = io_mask_i[3] ? io_vs2_data_i[3] | io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 591:48 592:37]
  wire  _GEN_263 = io_mask_i[0] ? io_vs2_data_i[0] ^ io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 597:48 598:37]
  wire  _GEN_264 = io_mask_i[1] ? io_vs2_data_i[1] ^ io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 597:48 598:37]
  wire  _GEN_265 = io_mask_i[2] ? io_vs2_data_i[2] ^ io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 597:48 598:37]
  wire  _GEN_266 = io_mask_i[3] ? io_vs2_data_i[3] ^ io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 597:48 598:37]
  wire  _GEN_267 = io_mask_i[0] ? io_vs2_data_i[0] | _result_w_0_T_71 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 603:48 604:37]
  wire  _GEN_268 = io_mask_i[1] ? io_vs2_data_i[1] | _result_w_1_T_49 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 603:48 604:37]
  wire  _GEN_269 = io_mask_i[2] ? io_vs2_data_i[2] | _result_w_2_T_27 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 603:48 604:37]
  wire  _GEN_270 = io_mask_i[3] ? io_vs2_data_i[3] | _result_w_3_T_27 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 603:48 604:37]
  wire  _result_w_0_T_87 = ~io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 610:40]
  wire  _GEN_271 = io_mask_i[0] ? ~io_vs2_data_i[0] & io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 609:48 610:37]
  wire  _result_w_1_T_65 = ~io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 610:40]
  wire  _GEN_272 = io_mask_i[1] ? ~io_vs2_data_i[1] & io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 609:48 610:37]
  wire  _result_w_2_T_43 = ~io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 610:40]
  wire  _GEN_273 = io_mask_i[2] ? ~io_vs2_data_i[2] & io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 609:48 610:37]
  wire  _result_w_3_T_43 = ~io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 610:40]
  wire  _GEN_274 = io_mask_i[3] ? ~io_vs2_data_i[3] & io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 609:48 610:37]
  wire  _GEN_275 = io_mask_i[0] ? _result_w_0_T_87 | io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 615:48 616:37]
  wire  _GEN_276 = io_mask_i[1] ? _result_w_1_T_65 | io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 615:48 616:37]
  wire  _GEN_277 = io_mask_i[2] ? _result_w_2_T_43 | io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 615:48 616:37]
  wire  _GEN_278 = io_mask_i[3] ? _result_w_3_T_43 | io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 615:48 616:37]
  wire  _GEN_279 = io_mask_i[0] ? _result_w_0_T_87 ^ io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 621:48 622:37]
  wire  _GEN_280 = io_mask_i[1] ? _result_w_1_T_65 ^ io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 621:48 622:37]
  wire  _GEN_281 = io_mask_i[2] ? _result_w_2_T_43 ^ io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 621:48 622:37]
  wire  _GEN_282 = io_mask_i[3] ? _result_w_3_T_43 ^ io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 621:48 622:37]
  wire  _result_w_0_T_101 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[0] : vs2_data_e8_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_1_T_79 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[1] : vs2_data_e8_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_2_T_57 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[2] : vs2_data_e8_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_3_T_57 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[3] : vs2_data_e8_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_4_T_6 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[4] : vs2_data_e8_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_5_T_6 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[5] : vs2_data_e8_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_6_T_6 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[6] : vs2_data_e8_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_7_T_6 = vs1_data_e8_0 < vs2_data_e8_0 ? vs1_data_e8_0[7] : vs2_data_e8_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _GEN_283 = io_mask_i[0] ? _result_w_0_T_101 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_284 = io_mask_i[0] ? _result_w_1_T_79 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_285 = io_mask_i[0] ? _result_w_2_T_57 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_286 = io_mask_i[0] ? _result_w_3_T_57 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_287 = io_mask_i[0] ? _result_w_4_T_6 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_288 = io_mask_i[0] ? _result_w_5_T_6 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_289 = io_mask_i[0] ? _result_w_6_T_6 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_290 = io_mask_i[0] ? _result_w_7_T_6 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _result_w_16_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[0] : vs2_data_e8_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_17_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[1] : vs2_data_e8_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_18_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[2] : vs2_data_e8_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_19_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[3] : vs2_data_e8_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_20_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[4] : vs2_data_e8_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_21_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[5] : vs2_data_e8_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_22_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[6] : vs2_data_e8_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_23_T_5 = vs1_data_e8_1 < vs2_data_e8_1 ? vs1_data_e8_1[7] : vs2_data_e8_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _GEN_291 = io_mask_i[1] ? _result_w_16_T_5 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_292 = io_mask_i[1] ? _result_w_17_T_5 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_293 = io_mask_i[1] ? _result_w_18_T_5 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_294 = io_mask_i[1] ? _result_w_19_T_5 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_295 = io_mask_i[1] ? _result_w_20_T_5 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_296 = io_mask_i[1] ? _result_w_21_T_5 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_297 = io_mask_i[1] ? _result_w_22_T_5 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_298 = io_mask_i[1] ? _result_w_23_T_5 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _result_w_32_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[0] : vs2_data_e8_2[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_33_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[1] : vs2_data_e8_2[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_34_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[2] : vs2_data_e8_2[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_35_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[3] : vs2_data_e8_2[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_36_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[4] : vs2_data_e8_2[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_37_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[5] : vs2_data_e8_2[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_38_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[6] : vs2_data_e8_2[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_39_T_5 = vs1_data_e8_2 < vs2_data_e8_2 ? vs1_data_e8_2[7] : vs2_data_e8_2[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _GEN_299 = io_mask_i[2] ? _result_w_32_T_5 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_300 = io_mask_i[2] ? _result_w_33_T_5 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_301 = io_mask_i[2] ? _result_w_34_T_5 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_302 = io_mask_i[2] ? _result_w_35_T_5 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_303 = io_mask_i[2] ? _result_w_36_T_5 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_304 = io_mask_i[2] ? _result_w_37_T_5 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_305 = io_mask_i[2] ? _result_w_38_T_5 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_306 = io_mask_i[2] ? _result_w_39_T_5 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _result_w_48_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[0] : vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_49_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[1] : vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_50_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[2] : vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_51_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[3] : vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_52_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[4] : vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_53_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[5] : vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_54_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[6] : vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _result_w_55_T_4 = vs1_data_e8_3 < vs2_data_e8_3 ? vs1_data_e8_3[7] : vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 630:57]
  wire  _GEN_307 = io_mask_i[3] ? _result_w_48_T_4 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_308 = io_mask_i[3] ? _result_w_49_T_4 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_309 = io_mask_i[3] ? _result_w_50_T_4 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_310 = io_mask_i[3] ? _result_w_51_T_4 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_311 = io_mask_i[3] ? _result_w_52_T_4 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_312 = io_mask_i[3] ? _result_w_53_T_4 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_313 = io_mask_i[3] ? _result_w_54_T_4 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _GEN_314 = io_mask_i[3] ? _result_w_55_T_4 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 628:52 630:51]
  wire  _result_w_0_T_105 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[0] : vs2_data_e16_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_1_T_83 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[1] : vs2_data_e16_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_2_T_61 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[2] : vs2_data_e16_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_3_T_61 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[3] : vs2_data_e16_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_4_T_10 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[4] : vs2_data_e16_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_5_T_10 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[5] : vs2_data_e16_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_6_T_10 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[6] : vs2_data_e16_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_7_T_10 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[7] : vs2_data_e16_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_8_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[8] : vs2_data_e16_0[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_9_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[9] : vs2_data_e16_0[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_10_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[10] : vs2_data_e16_0[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_11_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[11] : vs2_data_e16_0[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_12_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[12] : vs2_data_e16_0[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_13_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[13] : vs2_data_e16_0[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_14_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[14] : vs2_data_e16_0[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_15_T_5 = vs1_data_e16_0 < vs2_data_e16_0 ? vs1_data_e16_0[15] : vs2_data_e16_0[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _GEN_315 = io_mask_i[0] ? _result_w_0_T_105 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_316 = io_mask_i[0] ? _result_w_1_T_83 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_317 = io_mask_i[0] ? _result_w_2_T_61 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_318 = io_mask_i[0] ? _result_w_3_T_61 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_319 = io_mask_i[0] ? _result_w_4_T_10 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_320 = io_mask_i[0] ? _result_w_5_T_10 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_321 = io_mask_i[0] ? _result_w_6_T_10 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_322 = io_mask_i[0] ? _result_w_7_T_10 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_323 = io_mask_i[0] ? _result_w_8_T_5 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_324 = io_mask_i[0] ? _result_w_9_T_5 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_325 = io_mask_i[0] ? _result_w_10_T_5 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_326 = io_mask_i[0] ? _result_w_11_T_5 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_327 = io_mask_i[0] ? _result_w_12_T_5 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_328 = io_mask_i[0] ? _result_w_13_T_5 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_329 = io_mask_i[0] ? _result_w_14_T_5 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_330 = io_mask_i[0] ? _result_w_15_T_5 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _result_w_32_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[0] : vs2_data_e16_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_33_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[1] : vs2_data_e16_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_34_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[2] : vs2_data_e16_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_35_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[3] : vs2_data_e16_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_36_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[4] : vs2_data_e16_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_37_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[5] : vs2_data_e16_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_38_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[6] : vs2_data_e16_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_39_T_9 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[7] : vs2_data_e16_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_40_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[8] : vs2_data_e16_1[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_41_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[9] : vs2_data_e16_1[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_42_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[10] : vs2_data_e16_1[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_43_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[11] : vs2_data_e16_1[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_44_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[12] : vs2_data_e16_1[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_45_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[13] : vs2_data_e16_1[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_46_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[14] : vs2_data_e16_1[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _result_w_47_T_4 = vs1_data_e16_1 < vs2_data_e16_1 ? vs1_data_e16_1[15] : vs2_data_e16_1[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 638:56]
  wire  _GEN_331 = io_mask_i[1] ? _result_w_32_T_9 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_332 = io_mask_i[1] ? _result_w_33_T_9 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_333 = io_mask_i[1] ? _result_w_34_T_9 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_334 = io_mask_i[1] ? _result_w_35_T_9 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_335 = io_mask_i[1] ? _result_w_36_T_9 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_336 = io_mask_i[1] ? _result_w_37_T_9 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_337 = io_mask_i[1] ? _result_w_38_T_9 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_338 = io_mask_i[1] ? _result_w_39_T_9 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_339 = io_mask_i[1] ? _result_w_40_T_4 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_340 = io_mask_i[1] ? _result_w_41_T_4 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_341 = io_mask_i[1] ? _result_w_42_T_4 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_342 = io_mask_i[1] ? _result_w_43_T_4 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_343 = io_mask_i[1] ? _result_w_44_T_4 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_344 = io_mask_i[1] ? _result_w_45_T_4 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_345 = io_mask_i[1] ? _result_w_46_T_4 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _GEN_346 = io_mask_i[1] ? _result_w_47_T_4 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 636:52 638:50]
  wire  _result_w_0_T_109 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[0] : io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_1_T_87 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[1] : io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_2_T_65 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[2] : io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_3_T_65 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[3] : io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_4_T_14 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[4] : io_vs2_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_5_T_14 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[5] : io_vs2_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_6_T_14 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[6] : io_vs2_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_7_T_14 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[7] : io_vs2_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_8_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[8] : io_vs2_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_9_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[9] : io_vs2_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_10_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[10] : io_vs2_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_11_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[11] : io_vs2_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_12_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[12] : io_vs2_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_13_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[13] : io_vs2_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_14_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[14] : io_vs2_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_15_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[15] : io_vs2_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_16_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[16] : io_vs2_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_17_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[17] : io_vs2_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_18_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[18] : io_vs2_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_19_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[19] : io_vs2_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_20_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[20] : io_vs2_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_21_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[21] : io_vs2_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_22_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[22] : io_vs2_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_23_T_9 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[23] : io_vs2_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_24_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[24] : io_vs2_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_25_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[25] : io_vs2_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_26_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[26] : io_vs2_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_27_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[27] : io_vs2_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_28_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[28] : io_vs2_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_29_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[29] : io_vs2_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_30_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[30] : io_vs2_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _result_w_31_T_4 = io_vs1_data_i < io_vs2_data_i ? io_vs1_data_i[31] : io_vs2_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 645:52]
  wire  _GEN_347 = io_mask_i[0] ? _result_w_0_T_109 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_348 = io_mask_i[0] ? _result_w_1_T_87 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_349 = io_mask_i[0] ? _result_w_2_T_65 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_350 = io_mask_i[0] ? _result_w_3_T_65 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_351 = io_mask_i[0] ? _result_w_4_T_14 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_352 = io_mask_i[0] ? _result_w_5_T_14 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_353 = io_mask_i[0] ? _result_w_6_T_14 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_354 = io_mask_i[0] ? _result_w_7_T_14 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_355 = io_mask_i[0] ? _result_w_8_T_9 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_356 = io_mask_i[0] ? _result_w_9_T_9 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_357 = io_mask_i[0] ? _result_w_10_T_9 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_358 = io_mask_i[0] ? _result_w_11_T_9 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_359 = io_mask_i[0] ? _result_w_12_T_9 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_360 = io_mask_i[0] ? _result_w_13_T_9 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_361 = io_mask_i[0] ? _result_w_14_T_9 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_362 = io_mask_i[0] ? _result_w_15_T_9 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_363 = io_mask_i[0] ? _result_w_16_T_9 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_364 = io_mask_i[0] ? _result_w_17_T_9 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_365 = io_mask_i[0] ? _result_w_18_T_9 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_366 = io_mask_i[0] ? _result_w_19_T_9 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_367 = io_mask_i[0] ? _result_w_20_T_9 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_368 = io_mask_i[0] ? _result_w_21_T_9 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_369 = io_mask_i[0] ? _result_w_22_T_9 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_370 = io_mask_i[0] ? _result_w_23_T_9 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_371 = io_mask_i[0] ? _result_w_24_T_4 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_372 = io_mask_i[0] ? _result_w_25_T_4 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_373 = io_mask_i[0] ? _result_w_26_T_4 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_374 = io_mask_i[0] ? _result_w_27_T_4 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_375 = io_mask_i[0] ? _result_w_28_T_4 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_376 = io_mask_i[0] ? _result_w_29_T_4 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_377 = io_mask_i[0] ? _result_w_30_T_4 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_378 = io_mask_i[0] ? _result_w_31_T_4 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 643:52 645:46]
  wire  _GEN_379 = io_sew_32_i ? _GEN_347 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_380 = io_sew_32_i ? _GEN_348 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_381 = io_sew_32_i ? _GEN_349 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_382 = io_sew_32_i ? _GEN_350 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_383 = io_sew_32_i ? _GEN_351 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_384 = io_sew_32_i ? _GEN_352 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_385 = io_sew_32_i ? _GEN_353 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_386 = io_sew_32_i ? _GEN_354 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_387 = io_sew_32_i ? _GEN_355 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_388 = io_sew_32_i ? _GEN_356 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_389 = io_sew_32_i ? _GEN_357 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_390 = io_sew_32_i ? _GEN_358 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_391 = io_sew_32_i ? _GEN_359 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_392 = io_sew_32_i ? _GEN_360 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_393 = io_sew_32_i ? _GEN_361 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_394 = io_sew_32_i ? _GEN_362 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_395 = io_sew_32_i ? _GEN_363 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_396 = io_sew_32_i ? _GEN_364 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_397 = io_sew_32_i ? _GEN_365 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_398 = io_sew_32_i ? _GEN_366 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_399 = io_sew_32_i ? _GEN_367 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_400 = io_sew_32_i ? _GEN_368 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_401 = io_sew_32_i ? _GEN_369 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_402 = io_sew_32_i ? _GEN_370 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_403 = io_sew_32_i ? _GEN_371 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_404 = io_sew_32_i ? _GEN_372 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_405 = io_sew_32_i ? _GEN_373 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_406 = io_sew_32_i ? _GEN_374 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_407 = io_sew_32_i ? _GEN_375 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_408 = io_sew_32_i ? _GEN_376 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_409 = io_sew_32_i ? _GEN_377 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_410 = io_sew_32_i ? _GEN_378 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 642:51]
  wire  _GEN_411 = io_sew_16_i ? _GEN_315 : _GEN_379; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_412 = io_sew_16_i ? _GEN_316 : _GEN_380; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_413 = io_sew_16_i ? _GEN_317 : _GEN_381; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_414 = io_sew_16_i ? _GEN_318 : _GEN_382; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_415 = io_sew_16_i ? _GEN_319 : _GEN_383; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_416 = io_sew_16_i ? _GEN_320 : _GEN_384; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_417 = io_sew_16_i ? _GEN_321 : _GEN_385; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_418 = io_sew_16_i ? _GEN_322 : _GEN_386; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_419 = io_sew_16_i ? _GEN_323 : _GEN_387; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_420 = io_sew_16_i ? _GEN_324 : _GEN_388; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_421 = io_sew_16_i ? _GEN_325 : _GEN_389; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_422 = io_sew_16_i ? _GEN_326 : _GEN_390; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_423 = io_sew_16_i ? _GEN_327 : _GEN_391; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_424 = io_sew_16_i ? _GEN_328 : _GEN_392; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_425 = io_sew_16_i ? _GEN_329 : _GEN_393; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_426 = io_sew_16_i ? _GEN_330 : _GEN_394; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_427 = io_sew_16_i ? _GEN_331 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_428 = io_sew_16_i ? _GEN_332 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_429 = io_sew_16_i ? _GEN_333 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_430 = io_sew_16_i ? _GEN_334 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_431 = io_sew_16_i ? _GEN_335 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_432 = io_sew_16_i ? _GEN_336 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_433 = io_sew_16_i ? _GEN_337 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_434 = io_sew_16_i ? _GEN_338 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_435 = io_sew_16_i ? _GEN_339 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_436 = io_sew_16_i ? _GEN_340 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_437 = io_sew_16_i ? _GEN_341 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_438 = io_sew_16_i ? _GEN_342 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_439 = io_sew_16_i ? _GEN_343 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_440 = io_sew_16_i ? _GEN_344 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_441 = io_sew_16_i ? _GEN_345 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_442 = io_sew_16_i ? _GEN_346 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_443 = io_sew_16_i ? _GEN_98 : _GEN_395; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_444 = io_sew_16_i ? _GEN_99 : _GEN_396; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_445 = io_sew_16_i ? _GEN_100 : _GEN_397; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_446 = io_sew_16_i ? _GEN_101 : _GEN_398; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_447 = io_sew_16_i ? _GEN_102 : _GEN_399; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_448 = io_sew_16_i ? _GEN_103 : _GEN_400; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_449 = io_sew_16_i ? _GEN_104 : _GEN_401; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_450 = io_sew_16_i ? _GEN_105 : _GEN_402; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_451 = io_sew_16_i ? _GEN_106 : _GEN_403; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_452 = io_sew_16_i ? _GEN_107 : _GEN_404; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_453 = io_sew_16_i ? _GEN_108 : _GEN_405; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_454 = io_sew_16_i ? _GEN_109 : _GEN_406; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_455 = io_sew_16_i ? _GEN_110 : _GEN_407; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_456 = io_sew_16_i ? _GEN_111 : _GEN_408; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_457 = io_sew_16_i ? _GEN_112 : _GEN_409; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_458 = io_sew_16_i ? _GEN_113 : _GEN_410; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 634:51]
  wire  _GEN_459 = io_sew_8_i ? _GEN_283 : _GEN_411; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_460 = io_sew_8_i ? _GEN_284 : _GEN_412; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_461 = io_sew_8_i ? _GEN_285 : _GEN_413; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_462 = io_sew_8_i ? _GEN_286 : _GEN_414; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_463 = io_sew_8_i ? _GEN_287 : _GEN_415; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_464 = io_sew_8_i ? _GEN_288 : _GEN_416; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_465 = io_sew_8_i ? _GEN_289 : _GEN_417; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_466 = io_sew_8_i ? _GEN_290 : _GEN_418; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_467 = io_sew_8_i ? _GEN_291 : _GEN_443; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_468 = io_sew_8_i ? _GEN_292 : _GEN_444; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_469 = io_sew_8_i ? _GEN_293 : _GEN_445; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_470 = io_sew_8_i ? _GEN_294 : _GEN_446; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_471 = io_sew_8_i ? _GEN_295 : _GEN_447; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_472 = io_sew_8_i ? _GEN_296 : _GEN_448; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_473 = io_sew_8_i ? _GEN_297 : _GEN_449; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_474 = io_sew_8_i ? _GEN_298 : _GEN_450; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_475 = io_sew_8_i ? _GEN_299 : _GEN_427; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_476 = io_sew_8_i ? _GEN_300 : _GEN_428; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_477 = io_sew_8_i ? _GEN_301 : _GEN_429; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_478 = io_sew_8_i ? _GEN_302 : _GEN_430; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_479 = io_sew_8_i ? _GEN_303 : _GEN_431; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_480 = io_sew_8_i ? _GEN_304 : _GEN_432; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_481 = io_sew_8_i ? _GEN_305 : _GEN_433; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_482 = io_sew_8_i ? _GEN_306 : _GEN_434; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_483 = io_sew_8_i ? _GEN_307 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_484 = io_sew_8_i ? _GEN_308 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_485 = io_sew_8_i ? _GEN_309 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_486 = io_sew_8_i ? _GEN_310 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_487 = io_sew_8_i ? _GEN_311 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_488 = io_sew_8_i ? _GEN_312 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_489 = io_sew_8_i ? _GEN_313 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_490 = io_sew_8_i ? _GEN_314 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_491 = io_sew_8_i ? _GEN_90 : _GEN_419; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_492 = io_sew_8_i ? _GEN_91 : _GEN_420; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_493 = io_sew_8_i ? _GEN_92 : _GEN_421; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_494 = io_sew_8_i ? _GEN_93 : _GEN_422; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_495 = io_sew_8_i ? _GEN_94 : _GEN_423; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_496 = io_sew_8_i ? _GEN_95 : _GEN_424; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_497 = io_sew_8_i ? _GEN_96 : _GEN_425; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_498 = io_sew_8_i ? _GEN_97 : _GEN_426; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_499 = io_sew_8_i ? _GEN_122 : _GEN_435; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_500 = io_sew_8_i ? _GEN_123 : _GEN_436; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_501 = io_sew_8_i ? _GEN_124 : _GEN_437; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_502 = io_sew_8_i ? _GEN_125 : _GEN_438; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_503 = io_sew_8_i ? _GEN_126 : _GEN_439; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_504 = io_sew_8_i ? _GEN_127 : _GEN_440; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_505 = io_sew_8_i ? _GEN_128 : _GEN_441; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_506 = io_sew_8_i ? _GEN_129 : _GEN_442; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_507 = io_sew_8_i ? _GEN_106 : _GEN_451; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_508 = io_sew_8_i ? _GEN_107 : _GEN_452; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_509 = io_sew_8_i ? _GEN_108 : _GEN_453; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_510 = io_sew_8_i ? _GEN_109 : _GEN_454; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_511 = io_sew_8_i ? _GEN_110 : _GEN_455; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_512 = io_sew_8_i ? _GEN_111 : _GEN_456; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_513 = io_sew_8_i ? _GEN_112 : _GEN_457; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _GEN_514 = io_sew_8_i ? _GEN_113 : _GEN_458; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 626:43]
  wire  _result_w_0_T_113 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[0] : vs2_data_e8_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_1_T_91 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[1] : vs2_data_e8_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_2_T_69 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[2] : vs2_data_e8_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_3_T_69 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[3] : vs2_data_e8_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_4_T_18 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[4] : vs2_data_e8_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_5_T_18 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[5] : vs2_data_e8_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_6_T_18 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[6] : vs2_data_e8_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_7_T_18 = vs1_data_e8_0 > vs2_data_e8_0 ? vs1_data_e8_0[7] : vs2_data_e8_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _GEN_515 = io_mask_i[0] ? _result_w_0_T_113 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_516 = io_mask_i[0] ? _result_w_1_T_91 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_517 = io_mask_i[0] ? _result_w_2_T_69 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_518 = io_mask_i[0] ? _result_w_3_T_69 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_519 = io_mask_i[0] ? _result_w_4_T_18 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_520 = io_mask_i[0] ? _result_w_5_T_18 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_521 = io_mask_i[0] ? _result_w_6_T_18 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_522 = io_mask_i[0] ? _result_w_7_T_18 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _result_w_16_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[0] : vs2_data_e8_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_17_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[1] : vs2_data_e8_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_18_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[2] : vs2_data_e8_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_19_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[3] : vs2_data_e8_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_20_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[4] : vs2_data_e8_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_21_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[5] : vs2_data_e8_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_22_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[6] : vs2_data_e8_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_23_T_13 = vs1_data_e8_1 > vs2_data_e8_1 ? vs1_data_e8_1[7] : vs2_data_e8_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _GEN_523 = io_mask_i[1] ? _result_w_16_T_13 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_524 = io_mask_i[1] ? _result_w_17_T_13 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_525 = io_mask_i[1] ? _result_w_18_T_13 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_526 = io_mask_i[1] ? _result_w_19_T_13 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_527 = io_mask_i[1] ? _result_w_20_T_13 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_528 = io_mask_i[1] ? _result_w_21_T_13 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_529 = io_mask_i[1] ? _result_w_22_T_13 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_530 = io_mask_i[1] ? _result_w_23_T_13 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _result_w_32_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[0] : vs2_data_e8_2[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_33_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[1] : vs2_data_e8_2[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_34_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[2] : vs2_data_e8_2[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_35_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[3] : vs2_data_e8_2[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_36_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[4] : vs2_data_e8_2[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_37_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[5] : vs2_data_e8_2[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_38_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[6] : vs2_data_e8_2[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_39_T_13 = vs1_data_e8_2 > vs2_data_e8_2 ? vs1_data_e8_2[7] : vs2_data_e8_2[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _GEN_531 = io_mask_i[2] ? _result_w_32_T_13 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_532 = io_mask_i[2] ? _result_w_33_T_13 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_533 = io_mask_i[2] ? _result_w_34_T_13 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_534 = io_mask_i[2] ? _result_w_35_T_13 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_535 = io_mask_i[2] ? _result_w_36_T_13 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_536 = io_mask_i[2] ? _result_w_37_T_13 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_537 = io_mask_i[2] ? _result_w_38_T_13 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_538 = io_mask_i[2] ? _result_w_39_T_13 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _result_w_48_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[0] : vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_49_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[1] : vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_50_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[2] : vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_51_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[3] : vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_52_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[4] : vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_53_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[5] : vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_54_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[6] : vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _result_w_55_T_8 = vs1_data_e8_3 > vs2_data_e8_3 ? vs1_data_e8_3[7] : vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 655:57]
  wire  _GEN_539 = io_mask_i[3] ? _result_w_48_T_8 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_540 = io_mask_i[3] ? _result_w_49_T_8 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_541 = io_mask_i[3] ? _result_w_50_T_8 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_542 = io_mask_i[3] ? _result_w_51_T_8 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_543 = io_mask_i[3] ? _result_w_52_T_8 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_544 = io_mask_i[3] ? _result_w_53_T_8 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_545 = io_mask_i[3] ? _result_w_54_T_8 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _GEN_546 = io_mask_i[3] ? _result_w_55_T_8 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 653:52 655:51]
  wire  _result_w_0_T_117 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[0] : vs2_data_e16_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_1_T_95 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[1] : vs2_data_e16_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_2_T_73 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[2] : vs2_data_e16_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_3_T_73 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[3] : vs2_data_e16_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_4_T_22 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[4] : vs2_data_e16_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_5_T_22 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[5] : vs2_data_e16_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_6_T_22 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[6] : vs2_data_e16_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_7_T_22 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[7] : vs2_data_e16_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_8_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[8] : vs2_data_e16_0[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_9_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[9] : vs2_data_e16_0[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_10_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[10] : vs2_data_e16_0[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_11_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[11] : vs2_data_e16_0[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_12_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[12] : vs2_data_e16_0[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_13_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[13] : vs2_data_e16_0[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_14_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[14] : vs2_data_e16_0[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_15_T_13 = vs1_data_e16_0 > vs2_data_e16_0 ? vs1_data_e16_0[15] : vs2_data_e16_0[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _GEN_547 = io_mask_i[0] ? _result_w_0_T_117 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_548 = io_mask_i[0] ? _result_w_1_T_95 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_549 = io_mask_i[0] ? _result_w_2_T_73 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_550 = io_mask_i[0] ? _result_w_3_T_73 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_551 = io_mask_i[0] ? _result_w_4_T_22 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_552 = io_mask_i[0] ? _result_w_5_T_22 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_553 = io_mask_i[0] ? _result_w_6_T_22 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_554 = io_mask_i[0] ? _result_w_7_T_22 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_555 = io_mask_i[0] ? _result_w_8_T_13 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_556 = io_mask_i[0] ? _result_w_9_T_13 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_557 = io_mask_i[0] ? _result_w_10_T_13 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_558 = io_mask_i[0] ? _result_w_11_T_13 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_559 = io_mask_i[0] ? _result_w_12_T_13 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_560 = io_mask_i[0] ? _result_w_13_T_13 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_561 = io_mask_i[0] ? _result_w_14_T_13 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_562 = io_mask_i[0] ? _result_w_15_T_13 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _result_w_32_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[0] : vs2_data_e16_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_33_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[1] : vs2_data_e16_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_34_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[2] : vs2_data_e16_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_35_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[3] : vs2_data_e16_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_36_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[4] : vs2_data_e16_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_37_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[5] : vs2_data_e16_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_38_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[6] : vs2_data_e16_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_39_T_17 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[7] : vs2_data_e16_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_40_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[8] : vs2_data_e16_1[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_41_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[9] : vs2_data_e16_1[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_42_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[10] : vs2_data_e16_1[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_43_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[11] : vs2_data_e16_1[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_44_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[12] : vs2_data_e16_1[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_45_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[13] : vs2_data_e16_1[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_46_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[14] : vs2_data_e16_1[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _result_w_47_T_8 = vs1_data_e16_1 > vs2_data_e16_1 ? vs1_data_e16_1[15] : vs2_data_e16_1[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 663:56]
  wire  _GEN_563 = io_mask_i[1] ? _result_w_32_T_17 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_564 = io_mask_i[1] ? _result_w_33_T_17 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_565 = io_mask_i[1] ? _result_w_34_T_17 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_566 = io_mask_i[1] ? _result_w_35_T_17 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_567 = io_mask_i[1] ? _result_w_36_T_17 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_568 = io_mask_i[1] ? _result_w_37_T_17 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_569 = io_mask_i[1] ? _result_w_38_T_17 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_570 = io_mask_i[1] ? _result_w_39_T_17 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_571 = io_mask_i[1] ? _result_w_40_T_8 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_572 = io_mask_i[1] ? _result_w_41_T_8 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_573 = io_mask_i[1] ? _result_w_42_T_8 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_574 = io_mask_i[1] ? _result_w_43_T_8 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_575 = io_mask_i[1] ? _result_w_44_T_8 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_576 = io_mask_i[1] ? _result_w_45_T_8 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_577 = io_mask_i[1] ? _result_w_46_T_8 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _GEN_578 = io_mask_i[1] ? _result_w_47_T_8 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 661:52 663:50]
  wire  _result_w_0_T_121 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[0] : io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_1_T_99 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[1] : io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_2_T_77 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[2] : io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_3_T_77 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[3] : io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_4_T_26 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[4] : io_vs2_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_5_T_26 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[5] : io_vs2_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_6_T_26 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[6] : io_vs2_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_7_T_26 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[7] : io_vs2_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_8_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[8] : io_vs2_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_9_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[9] : io_vs2_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_10_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[10] : io_vs2_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_11_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[11] : io_vs2_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_12_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[12] : io_vs2_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_13_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[13] : io_vs2_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_14_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[14] : io_vs2_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_15_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[15] : io_vs2_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_16_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[16] : io_vs2_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_17_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[17] : io_vs2_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_18_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[18] : io_vs2_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_19_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[19] : io_vs2_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_20_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[20] : io_vs2_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_21_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[21] : io_vs2_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_22_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[22] : io_vs2_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_23_T_17 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[23] : io_vs2_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_24_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[24] : io_vs2_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_25_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[25] : io_vs2_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_26_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[26] : io_vs2_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_27_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[27] : io_vs2_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_28_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[28] : io_vs2_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_29_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[29] : io_vs2_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_30_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[30] : io_vs2_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _result_w_31_T_8 = io_vs1_data_i > io_vs2_data_i ? io_vs1_data_i[31] : io_vs2_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 670:52]
  wire  _GEN_579 = io_mask_i[0] ? _result_w_0_T_121 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_580 = io_mask_i[0] ? _result_w_1_T_99 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_581 = io_mask_i[0] ? _result_w_2_T_77 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_582 = io_mask_i[0] ? _result_w_3_T_77 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_583 = io_mask_i[0] ? _result_w_4_T_26 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_584 = io_mask_i[0] ? _result_w_5_T_26 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_585 = io_mask_i[0] ? _result_w_6_T_26 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_586 = io_mask_i[0] ? _result_w_7_T_26 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_587 = io_mask_i[0] ? _result_w_8_T_17 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_588 = io_mask_i[0] ? _result_w_9_T_17 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_589 = io_mask_i[0] ? _result_w_10_T_17 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_590 = io_mask_i[0] ? _result_w_11_T_17 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_591 = io_mask_i[0] ? _result_w_12_T_17 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_592 = io_mask_i[0] ? _result_w_13_T_17 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_593 = io_mask_i[0] ? _result_w_14_T_17 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_594 = io_mask_i[0] ? _result_w_15_T_17 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_595 = io_mask_i[0] ? _result_w_16_T_17 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_596 = io_mask_i[0] ? _result_w_17_T_17 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_597 = io_mask_i[0] ? _result_w_18_T_17 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_598 = io_mask_i[0] ? _result_w_19_T_17 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_599 = io_mask_i[0] ? _result_w_20_T_17 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_600 = io_mask_i[0] ? _result_w_21_T_17 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_601 = io_mask_i[0] ? _result_w_22_T_17 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_602 = io_mask_i[0] ? _result_w_23_T_17 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_603 = io_mask_i[0] ? _result_w_24_T_8 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_604 = io_mask_i[0] ? _result_w_25_T_8 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_605 = io_mask_i[0] ? _result_w_26_T_8 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_606 = io_mask_i[0] ? _result_w_27_T_8 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_607 = io_mask_i[0] ? _result_w_28_T_8 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_608 = io_mask_i[0] ? _result_w_29_T_8 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_609 = io_mask_i[0] ? _result_w_30_T_8 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_610 = io_mask_i[0] ? _result_w_31_T_8 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 668:52 670:46]
  wire  _GEN_611 = io_sew_32_i ? _GEN_579 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_612 = io_sew_32_i ? _GEN_580 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_613 = io_sew_32_i ? _GEN_581 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_614 = io_sew_32_i ? _GEN_582 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_615 = io_sew_32_i ? _GEN_583 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_616 = io_sew_32_i ? _GEN_584 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_617 = io_sew_32_i ? _GEN_585 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_618 = io_sew_32_i ? _GEN_586 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_619 = io_sew_32_i ? _GEN_587 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_620 = io_sew_32_i ? _GEN_588 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_621 = io_sew_32_i ? _GEN_589 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_622 = io_sew_32_i ? _GEN_590 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_623 = io_sew_32_i ? _GEN_591 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_624 = io_sew_32_i ? _GEN_592 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_625 = io_sew_32_i ? _GEN_593 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_626 = io_sew_32_i ? _GEN_594 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_627 = io_sew_32_i ? _GEN_595 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_628 = io_sew_32_i ? _GEN_596 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_629 = io_sew_32_i ? _GEN_597 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_630 = io_sew_32_i ? _GEN_598 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_631 = io_sew_32_i ? _GEN_599 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_632 = io_sew_32_i ? _GEN_600 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_633 = io_sew_32_i ? _GEN_601 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_634 = io_sew_32_i ? _GEN_602 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_635 = io_sew_32_i ? _GEN_603 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_636 = io_sew_32_i ? _GEN_604 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_637 = io_sew_32_i ? _GEN_605 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_638 = io_sew_32_i ? _GEN_606 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_639 = io_sew_32_i ? _GEN_607 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_640 = io_sew_32_i ? _GEN_608 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_641 = io_sew_32_i ? _GEN_609 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_642 = io_sew_32_i ? _GEN_610 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 667:51]
  wire  _GEN_643 = io_sew_16_i ? _GEN_547 : _GEN_611; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_644 = io_sew_16_i ? _GEN_548 : _GEN_612; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_645 = io_sew_16_i ? _GEN_549 : _GEN_613; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_646 = io_sew_16_i ? _GEN_550 : _GEN_614; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_647 = io_sew_16_i ? _GEN_551 : _GEN_615; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_648 = io_sew_16_i ? _GEN_552 : _GEN_616; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_649 = io_sew_16_i ? _GEN_553 : _GEN_617; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_650 = io_sew_16_i ? _GEN_554 : _GEN_618; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_651 = io_sew_16_i ? _GEN_555 : _GEN_619; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_652 = io_sew_16_i ? _GEN_556 : _GEN_620; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_653 = io_sew_16_i ? _GEN_557 : _GEN_621; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_654 = io_sew_16_i ? _GEN_558 : _GEN_622; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_655 = io_sew_16_i ? _GEN_559 : _GEN_623; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_656 = io_sew_16_i ? _GEN_560 : _GEN_624; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_657 = io_sew_16_i ? _GEN_561 : _GEN_625; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_658 = io_sew_16_i ? _GEN_562 : _GEN_626; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_659 = io_sew_16_i ? _GEN_563 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_660 = io_sew_16_i ? _GEN_564 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_661 = io_sew_16_i ? _GEN_565 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_662 = io_sew_16_i ? _GEN_566 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_663 = io_sew_16_i ? _GEN_567 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_664 = io_sew_16_i ? _GEN_568 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_665 = io_sew_16_i ? _GEN_569 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_666 = io_sew_16_i ? _GEN_570 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_667 = io_sew_16_i ? _GEN_571 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_668 = io_sew_16_i ? _GEN_572 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_669 = io_sew_16_i ? _GEN_573 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_670 = io_sew_16_i ? _GEN_574 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_671 = io_sew_16_i ? _GEN_575 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_672 = io_sew_16_i ? _GEN_576 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_673 = io_sew_16_i ? _GEN_577 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_674 = io_sew_16_i ? _GEN_578 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_675 = io_sew_16_i ? _GEN_98 : _GEN_627; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_676 = io_sew_16_i ? _GEN_99 : _GEN_628; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_677 = io_sew_16_i ? _GEN_100 : _GEN_629; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_678 = io_sew_16_i ? _GEN_101 : _GEN_630; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_679 = io_sew_16_i ? _GEN_102 : _GEN_631; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_680 = io_sew_16_i ? _GEN_103 : _GEN_632; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_681 = io_sew_16_i ? _GEN_104 : _GEN_633; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_682 = io_sew_16_i ? _GEN_105 : _GEN_634; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_683 = io_sew_16_i ? _GEN_106 : _GEN_635; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_684 = io_sew_16_i ? _GEN_107 : _GEN_636; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_685 = io_sew_16_i ? _GEN_108 : _GEN_637; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_686 = io_sew_16_i ? _GEN_109 : _GEN_638; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_687 = io_sew_16_i ? _GEN_110 : _GEN_639; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_688 = io_sew_16_i ? _GEN_111 : _GEN_640; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_689 = io_sew_16_i ? _GEN_112 : _GEN_641; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_690 = io_sew_16_i ? _GEN_113 : _GEN_642; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 659:51]
  wire  _GEN_691 = io_sew_8_i ? _GEN_515 : _GEN_643; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_692 = io_sew_8_i ? _GEN_516 : _GEN_644; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_693 = io_sew_8_i ? _GEN_517 : _GEN_645; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_694 = io_sew_8_i ? _GEN_518 : _GEN_646; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_695 = io_sew_8_i ? _GEN_519 : _GEN_647; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_696 = io_sew_8_i ? _GEN_520 : _GEN_648; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_697 = io_sew_8_i ? _GEN_521 : _GEN_649; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_698 = io_sew_8_i ? _GEN_522 : _GEN_650; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_699 = io_sew_8_i ? _GEN_523 : _GEN_675; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_700 = io_sew_8_i ? _GEN_524 : _GEN_676; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_701 = io_sew_8_i ? _GEN_525 : _GEN_677; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_702 = io_sew_8_i ? _GEN_526 : _GEN_678; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_703 = io_sew_8_i ? _GEN_527 : _GEN_679; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_704 = io_sew_8_i ? _GEN_528 : _GEN_680; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_705 = io_sew_8_i ? _GEN_529 : _GEN_681; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_706 = io_sew_8_i ? _GEN_530 : _GEN_682; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_707 = io_sew_8_i ? _GEN_531 : _GEN_659; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_708 = io_sew_8_i ? _GEN_532 : _GEN_660; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_709 = io_sew_8_i ? _GEN_533 : _GEN_661; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_710 = io_sew_8_i ? _GEN_534 : _GEN_662; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_711 = io_sew_8_i ? _GEN_535 : _GEN_663; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_712 = io_sew_8_i ? _GEN_536 : _GEN_664; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_713 = io_sew_8_i ? _GEN_537 : _GEN_665; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_714 = io_sew_8_i ? _GEN_538 : _GEN_666; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_715 = io_sew_8_i ? _GEN_539 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_716 = io_sew_8_i ? _GEN_540 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_717 = io_sew_8_i ? _GEN_541 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_718 = io_sew_8_i ? _GEN_542 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_719 = io_sew_8_i ? _GEN_543 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_720 = io_sew_8_i ? _GEN_544 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_721 = io_sew_8_i ? _GEN_545 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_722 = io_sew_8_i ? _GEN_546 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_723 = io_sew_8_i ? _GEN_90 : _GEN_651; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_724 = io_sew_8_i ? _GEN_91 : _GEN_652; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_725 = io_sew_8_i ? _GEN_92 : _GEN_653; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_726 = io_sew_8_i ? _GEN_93 : _GEN_654; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_727 = io_sew_8_i ? _GEN_94 : _GEN_655; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_728 = io_sew_8_i ? _GEN_95 : _GEN_656; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_729 = io_sew_8_i ? _GEN_96 : _GEN_657; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_730 = io_sew_8_i ? _GEN_97 : _GEN_658; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_731 = io_sew_8_i ? _GEN_122 : _GEN_667; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_732 = io_sew_8_i ? _GEN_123 : _GEN_668; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_733 = io_sew_8_i ? _GEN_124 : _GEN_669; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_734 = io_sew_8_i ? _GEN_125 : _GEN_670; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_735 = io_sew_8_i ? _GEN_126 : _GEN_671; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_736 = io_sew_8_i ? _GEN_127 : _GEN_672; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_737 = io_sew_8_i ? _GEN_128 : _GEN_673; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_738 = io_sew_8_i ? _GEN_129 : _GEN_674; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_739 = io_sew_8_i ? _GEN_106 : _GEN_683; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_740 = io_sew_8_i ? _GEN_107 : _GEN_684; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_741 = io_sew_8_i ? _GEN_108 : _GEN_685; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_742 = io_sew_8_i ? _GEN_109 : _GEN_686; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_743 = io_sew_8_i ? _GEN_110 : _GEN_687; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_744 = io_sew_8_i ? _GEN_111 : _GEN_688; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_745 = io_sew_8_i ? _GEN_112 : _GEN_689; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _GEN_746 = io_sew_8_i ? _GEN_113 : _GEN_690; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 651:43]
  wire  _result_w_0_T_127 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[0] : vs2_data_e8_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_1_T_105 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[1] : vs2_data_e8_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_2_T_83 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[2] : vs2_data_e8_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_3_T_83 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[3] : vs2_data_e8_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_4_T_32 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[4] : vs2_data_e8_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_5_T_32 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[5] : vs2_data_e8_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_6_T_32 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[6] : vs2_data_e8_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_7_T_32 = $signed(_result_w_0_T_22) < $signed(_result_w_0_T_21) ? vs1_data_e8_0[7] : vs2_data_e8_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _GEN_747 = io_mask_i[0] ? _result_w_0_T_127 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_748 = io_mask_i[0] ? _result_w_1_T_105 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_749 = io_mask_i[0] ? _result_w_2_T_83 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_750 = io_mask_i[0] ? _result_w_3_T_83 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_751 = io_mask_i[0] ? _result_w_4_T_32 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_752 = io_mask_i[0] ? _result_w_5_T_32 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_753 = io_mask_i[0] ? _result_w_6_T_32 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_754 = io_mask_i[0] ? _result_w_7_T_32 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _result_w_16_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[0] : vs2_data_e8_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_17_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[1] : vs2_data_e8_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_18_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[2] : vs2_data_e8_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_19_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[3] : vs2_data_e8_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_20_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[4] : vs2_data_e8_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_21_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[5] : vs2_data_e8_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_22_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[6] : vs2_data_e8_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_23_T_23 = $signed(_result_w_1_T_16) < $signed(_result_w_1_T_15) ? vs1_data_e8_1[7] : vs2_data_e8_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _GEN_755 = io_mask_i[1] ? _result_w_16_T_23 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_756 = io_mask_i[1] ? _result_w_17_T_23 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_757 = io_mask_i[1] ? _result_w_18_T_23 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_758 = io_mask_i[1] ? _result_w_19_T_23 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_759 = io_mask_i[1] ? _result_w_20_T_23 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_760 = io_mask_i[1] ? _result_w_21_T_23 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_761 = io_mask_i[1] ? _result_w_22_T_23 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_762 = io_mask_i[1] ? _result_w_23_T_23 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _result_w_32_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[0] : vs2_data_e8_2[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_33_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[1] : vs2_data_e8_2[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_34_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[2] : vs2_data_e8_2[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_35_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[3] : vs2_data_e8_2[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_36_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[4] : vs2_data_e8_2[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_37_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[5] : vs2_data_e8_2[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_38_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[6] : vs2_data_e8_2[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_39_T_23 = $signed(_result_w_2_T_10) < $signed(_result_w_2_T_9) ? vs1_data_e8_2[7] : vs2_data_e8_2[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _GEN_763 = io_mask_i[2] ? _result_w_32_T_23 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_764 = io_mask_i[2] ? _result_w_33_T_23 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_765 = io_mask_i[2] ? _result_w_34_T_23 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_766 = io_mask_i[2] ? _result_w_35_T_23 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_767 = io_mask_i[2] ? _result_w_36_T_23 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_768 = io_mask_i[2] ? _result_w_37_T_23 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_769 = io_mask_i[2] ? _result_w_38_T_23 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_770 = io_mask_i[2] ? _result_w_39_T_23 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _result_w_48_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[0] : vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_49_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[1] : vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_50_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[2] : vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_51_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[3] : vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_52_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[4] : vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_53_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[5] : vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_54_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[6] : vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _result_w_55_T_14 = $signed(_result_w_3_T_10) < $signed(_result_w_3_T_9) ? vs1_data_e8_3[7] : vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 680:57]
  wire  _GEN_771 = io_mask_i[3] ? _result_w_48_T_14 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_772 = io_mask_i[3] ? _result_w_49_T_14 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_773 = io_mask_i[3] ? _result_w_50_T_14 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_774 = io_mask_i[3] ? _result_w_51_T_14 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_775 = io_mask_i[3] ? _result_w_52_T_14 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_776 = io_mask_i[3] ? _result_w_53_T_14 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_777 = io_mask_i[3] ? _result_w_54_T_14 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _GEN_778 = io_mask_i[3] ? _result_w_55_T_14 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 678:52 680:51]
  wire  _result_w_0_T_133 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[0] : vs2_data_e16_0[0
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_1_T_111 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[1] : vs2_data_e16_0[1
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_2_T_89 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[2] : vs2_data_e16_0[2]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_3_T_89 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[3] : vs2_data_e16_0[3]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_4_T_38 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[4] : vs2_data_e16_0[4]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_5_T_38 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[5] : vs2_data_e16_0[5]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_6_T_38 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[6] : vs2_data_e16_0[6]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_7_T_38 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[7] : vs2_data_e16_0[7]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_8_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[8] : vs2_data_e16_0[8]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_9_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[9] : vs2_data_e16_0[9]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_10_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[10] : vs2_data_e16_0[
    10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_11_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[11] : vs2_data_e16_0[
    11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_12_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[12] : vs2_data_e16_0[
    12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_13_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[13] : vs2_data_e16_0[
    13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_14_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[14] : vs2_data_e16_0[
    14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_15_T_23 = $signed(_result_w_0_T_26) < $signed(_result_w_0_T_25) ? vs1_data_e16_0[15] : vs2_data_e16_0[
    15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _GEN_779 = io_mask_i[0] ? _result_w_0_T_133 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_780 = io_mask_i[0] ? _result_w_1_T_111 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_781 = io_mask_i[0] ? _result_w_2_T_89 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_782 = io_mask_i[0] ? _result_w_3_T_89 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_783 = io_mask_i[0] ? _result_w_4_T_38 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_784 = io_mask_i[0] ? _result_w_5_T_38 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_785 = io_mask_i[0] ? _result_w_6_T_38 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_786 = io_mask_i[0] ? _result_w_7_T_38 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_787 = io_mask_i[0] ? _result_w_8_T_23 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_788 = io_mask_i[0] ? _result_w_9_T_23 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_789 = io_mask_i[0] ? _result_w_10_T_23 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_790 = io_mask_i[0] ? _result_w_11_T_23 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_791 = io_mask_i[0] ? _result_w_12_T_23 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_792 = io_mask_i[0] ? _result_w_13_T_23 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_793 = io_mask_i[0] ? _result_w_14_T_23 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_794 = io_mask_i[0] ? _result_w_15_T_23 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _result_w_32_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[0] : vs2_data_e16_1[0
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_33_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[1] : vs2_data_e16_1[1
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_34_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[2] : vs2_data_e16_1[2
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_35_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[3] : vs2_data_e16_1[3
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_36_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[4] : vs2_data_e16_1[4
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_37_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[5] : vs2_data_e16_1[5
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_38_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[6] : vs2_data_e16_1[6
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_39_T_29 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[7] : vs2_data_e16_1[7
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_40_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[8] : vs2_data_e16_1[8
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_41_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[9] : vs2_data_e16_1[9
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_42_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[10] : vs2_data_e16_1[
    10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_43_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[11] : vs2_data_e16_1[
    11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_44_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[12] : vs2_data_e16_1[
    12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_45_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[13] : vs2_data_e16_1[
    13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_46_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[14] : vs2_data_e16_1[
    14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _result_w_47_T_14 = $signed(_result_w_1_T_20) < $signed(_result_w_1_T_19) ? vs1_data_e16_1[15] : vs2_data_e16_1[
    15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 688:56]
  wire  _GEN_795 = io_mask_i[1] ? _result_w_32_T_29 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_796 = io_mask_i[1] ? _result_w_33_T_29 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_797 = io_mask_i[1] ? _result_w_34_T_29 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_798 = io_mask_i[1] ? _result_w_35_T_29 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_799 = io_mask_i[1] ? _result_w_36_T_29 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_800 = io_mask_i[1] ? _result_w_37_T_29 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_801 = io_mask_i[1] ? _result_w_38_T_29 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_802 = io_mask_i[1] ? _result_w_39_T_29 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_803 = io_mask_i[1] ? _result_w_40_T_14 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_804 = io_mask_i[1] ? _result_w_41_T_14 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_805 = io_mask_i[1] ? _result_w_42_T_14 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_806 = io_mask_i[1] ? _result_w_43_T_14 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_807 = io_mask_i[1] ? _result_w_44_T_14 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_808 = io_mask_i[1] ? _result_w_45_T_14 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_809 = io_mask_i[1] ? _result_w_46_T_14 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _GEN_810 = io_mask_i[1] ? _result_w_47_T_14 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 686:52 688:50]
  wire  _result_w_0_T_139 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[0] : io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_1_T_117 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[1] : io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_2_T_95 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[2] : io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_3_T_95 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[3] : io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_4_T_44 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[4] : io_vs2_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_5_T_44 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[5] : io_vs2_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_6_T_44 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[6] : io_vs2_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_7_T_44 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[7] : io_vs2_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_8_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[8] : io_vs2_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_9_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[9] : io_vs2_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_10_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[10] : io_vs2_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_11_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[11] : io_vs2_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_12_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[12] : io_vs2_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_13_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[13] : io_vs2_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_14_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[14] : io_vs2_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_15_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[15] : io_vs2_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_16_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[16] : io_vs2_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_17_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[17] : io_vs2_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_18_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[18] : io_vs2_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_19_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[19] : io_vs2_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_20_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[20] : io_vs2_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_21_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[21] : io_vs2_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_22_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[22] : io_vs2_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_23_T_29 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[23] : io_vs2_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_24_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[24] : io_vs2_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_25_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[25] : io_vs2_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_26_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[26] : io_vs2_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_27_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[27] : io_vs2_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_28_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[28] : io_vs2_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_29_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[29] : io_vs2_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_30_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[30] : io_vs2_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _result_w_31_T_14 = $signed(io_vs1_data_i) < $signed(io_vs2_data_i) ? io_vs1_data_i[31] : io_vs2_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 695:52]
  wire  _GEN_811 = io_mask_i[0] ? _result_w_0_T_139 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_812 = io_mask_i[0] ? _result_w_1_T_117 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_813 = io_mask_i[0] ? _result_w_2_T_95 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_814 = io_mask_i[0] ? _result_w_3_T_95 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_815 = io_mask_i[0] ? _result_w_4_T_44 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_816 = io_mask_i[0] ? _result_w_5_T_44 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_817 = io_mask_i[0] ? _result_w_6_T_44 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_818 = io_mask_i[0] ? _result_w_7_T_44 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_819 = io_mask_i[0] ? _result_w_8_T_29 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_820 = io_mask_i[0] ? _result_w_9_T_29 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_821 = io_mask_i[0] ? _result_w_10_T_29 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_822 = io_mask_i[0] ? _result_w_11_T_29 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_823 = io_mask_i[0] ? _result_w_12_T_29 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_824 = io_mask_i[0] ? _result_w_13_T_29 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_825 = io_mask_i[0] ? _result_w_14_T_29 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_826 = io_mask_i[0] ? _result_w_15_T_29 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_827 = io_mask_i[0] ? _result_w_16_T_29 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_828 = io_mask_i[0] ? _result_w_17_T_29 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_829 = io_mask_i[0] ? _result_w_18_T_29 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_830 = io_mask_i[0] ? _result_w_19_T_29 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_831 = io_mask_i[0] ? _result_w_20_T_29 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_832 = io_mask_i[0] ? _result_w_21_T_29 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_833 = io_mask_i[0] ? _result_w_22_T_29 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_834 = io_mask_i[0] ? _result_w_23_T_29 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_835 = io_mask_i[0] ? _result_w_24_T_14 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_836 = io_mask_i[0] ? _result_w_25_T_14 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_837 = io_mask_i[0] ? _result_w_26_T_14 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_838 = io_mask_i[0] ? _result_w_27_T_14 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_839 = io_mask_i[0] ? _result_w_28_T_14 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_840 = io_mask_i[0] ? _result_w_29_T_14 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_841 = io_mask_i[0] ? _result_w_30_T_14 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_842 = io_mask_i[0] ? _result_w_31_T_14 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 693:52 695:46]
  wire  _GEN_843 = io_sew_32_i ? _GEN_811 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_844 = io_sew_32_i ? _GEN_812 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_845 = io_sew_32_i ? _GEN_813 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_846 = io_sew_32_i ? _GEN_814 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_847 = io_sew_32_i ? _GEN_815 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_848 = io_sew_32_i ? _GEN_816 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_849 = io_sew_32_i ? _GEN_817 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_850 = io_sew_32_i ? _GEN_818 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_851 = io_sew_32_i ? _GEN_819 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_852 = io_sew_32_i ? _GEN_820 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_853 = io_sew_32_i ? _GEN_821 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_854 = io_sew_32_i ? _GEN_822 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_855 = io_sew_32_i ? _GEN_823 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_856 = io_sew_32_i ? _GEN_824 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_857 = io_sew_32_i ? _GEN_825 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_858 = io_sew_32_i ? _GEN_826 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_859 = io_sew_32_i ? _GEN_827 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_860 = io_sew_32_i ? _GEN_828 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_861 = io_sew_32_i ? _GEN_829 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_862 = io_sew_32_i ? _GEN_830 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_863 = io_sew_32_i ? _GEN_831 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_864 = io_sew_32_i ? _GEN_832 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_865 = io_sew_32_i ? _GEN_833 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_866 = io_sew_32_i ? _GEN_834 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_867 = io_sew_32_i ? _GEN_835 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_868 = io_sew_32_i ? _GEN_836 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_869 = io_sew_32_i ? _GEN_837 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_870 = io_sew_32_i ? _GEN_838 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_871 = io_sew_32_i ? _GEN_839 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_872 = io_sew_32_i ? _GEN_840 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_873 = io_sew_32_i ? _GEN_841 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_874 = io_sew_32_i ? _GEN_842 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 692:51]
  wire  _GEN_875 = io_sew_16_i ? _GEN_779 : _GEN_843; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_876 = io_sew_16_i ? _GEN_780 : _GEN_844; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_877 = io_sew_16_i ? _GEN_781 : _GEN_845; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_878 = io_sew_16_i ? _GEN_782 : _GEN_846; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_879 = io_sew_16_i ? _GEN_783 : _GEN_847; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_880 = io_sew_16_i ? _GEN_784 : _GEN_848; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_881 = io_sew_16_i ? _GEN_785 : _GEN_849; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_882 = io_sew_16_i ? _GEN_786 : _GEN_850; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_883 = io_sew_16_i ? _GEN_787 : _GEN_851; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_884 = io_sew_16_i ? _GEN_788 : _GEN_852; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_885 = io_sew_16_i ? _GEN_789 : _GEN_853; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_886 = io_sew_16_i ? _GEN_790 : _GEN_854; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_887 = io_sew_16_i ? _GEN_791 : _GEN_855; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_888 = io_sew_16_i ? _GEN_792 : _GEN_856; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_889 = io_sew_16_i ? _GEN_793 : _GEN_857; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_890 = io_sew_16_i ? _GEN_794 : _GEN_858; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_891 = io_sew_16_i ? _GEN_795 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_892 = io_sew_16_i ? _GEN_796 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_893 = io_sew_16_i ? _GEN_797 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_894 = io_sew_16_i ? _GEN_798 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_895 = io_sew_16_i ? _GEN_799 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_896 = io_sew_16_i ? _GEN_800 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_897 = io_sew_16_i ? _GEN_801 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_898 = io_sew_16_i ? _GEN_802 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_899 = io_sew_16_i ? _GEN_803 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_900 = io_sew_16_i ? _GEN_804 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_901 = io_sew_16_i ? _GEN_805 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_902 = io_sew_16_i ? _GEN_806 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_903 = io_sew_16_i ? _GEN_807 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_904 = io_sew_16_i ? _GEN_808 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_905 = io_sew_16_i ? _GEN_809 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_906 = io_sew_16_i ? _GEN_810 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_907 = io_sew_16_i ? _GEN_98 : _GEN_859; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_908 = io_sew_16_i ? _GEN_99 : _GEN_860; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_909 = io_sew_16_i ? _GEN_100 : _GEN_861; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_910 = io_sew_16_i ? _GEN_101 : _GEN_862; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_911 = io_sew_16_i ? _GEN_102 : _GEN_863; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_912 = io_sew_16_i ? _GEN_103 : _GEN_864; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_913 = io_sew_16_i ? _GEN_104 : _GEN_865; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_914 = io_sew_16_i ? _GEN_105 : _GEN_866; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_915 = io_sew_16_i ? _GEN_106 : _GEN_867; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_916 = io_sew_16_i ? _GEN_107 : _GEN_868; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_917 = io_sew_16_i ? _GEN_108 : _GEN_869; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_918 = io_sew_16_i ? _GEN_109 : _GEN_870; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_919 = io_sew_16_i ? _GEN_110 : _GEN_871; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_920 = io_sew_16_i ? _GEN_111 : _GEN_872; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_921 = io_sew_16_i ? _GEN_112 : _GEN_873; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_922 = io_sew_16_i ? _GEN_113 : _GEN_874; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 684:51]
  wire  _GEN_923 = io_sew_8_i ? _GEN_747 : _GEN_875; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_924 = io_sew_8_i ? _GEN_748 : _GEN_876; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_925 = io_sew_8_i ? _GEN_749 : _GEN_877; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_926 = io_sew_8_i ? _GEN_750 : _GEN_878; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_927 = io_sew_8_i ? _GEN_751 : _GEN_879; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_928 = io_sew_8_i ? _GEN_752 : _GEN_880; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_929 = io_sew_8_i ? _GEN_753 : _GEN_881; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_930 = io_sew_8_i ? _GEN_754 : _GEN_882; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_931 = io_sew_8_i ? _GEN_755 : _GEN_907; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_932 = io_sew_8_i ? _GEN_756 : _GEN_908; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_933 = io_sew_8_i ? _GEN_757 : _GEN_909; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_934 = io_sew_8_i ? _GEN_758 : _GEN_910; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_935 = io_sew_8_i ? _GEN_759 : _GEN_911; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_936 = io_sew_8_i ? _GEN_760 : _GEN_912; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_937 = io_sew_8_i ? _GEN_761 : _GEN_913; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_938 = io_sew_8_i ? _GEN_762 : _GEN_914; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_939 = io_sew_8_i ? _GEN_763 : _GEN_891; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_940 = io_sew_8_i ? _GEN_764 : _GEN_892; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_941 = io_sew_8_i ? _GEN_765 : _GEN_893; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_942 = io_sew_8_i ? _GEN_766 : _GEN_894; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_943 = io_sew_8_i ? _GEN_767 : _GEN_895; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_944 = io_sew_8_i ? _GEN_768 : _GEN_896; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_945 = io_sew_8_i ? _GEN_769 : _GEN_897; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_946 = io_sew_8_i ? _GEN_770 : _GEN_898; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_947 = io_sew_8_i ? _GEN_771 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_948 = io_sew_8_i ? _GEN_772 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_949 = io_sew_8_i ? _GEN_773 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_950 = io_sew_8_i ? _GEN_774 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_951 = io_sew_8_i ? _GEN_775 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_952 = io_sew_8_i ? _GEN_776 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_953 = io_sew_8_i ? _GEN_777 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_954 = io_sew_8_i ? _GEN_778 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_955 = io_sew_8_i ? _GEN_90 : _GEN_883; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_956 = io_sew_8_i ? _GEN_91 : _GEN_884; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_957 = io_sew_8_i ? _GEN_92 : _GEN_885; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_958 = io_sew_8_i ? _GEN_93 : _GEN_886; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_959 = io_sew_8_i ? _GEN_94 : _GEN_887; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_960 = io_sew_8_i ? _GEN_95 : _GEN_888; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_961 = io_sew_8_i ? _GEN_96 : _GEN_889; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_962 = io_sew_8_i ? _GEN_97 : _GEN_890; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_963 = io_sew_8_i ? _GEN_122 : _GEN_899; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_964 = io_sew_8_i ? _GEN_123 : _GEN_900; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_965 = io_sew_8_i ? _GEN_124 : _GEN_901; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_966 = io_sew_8_i ? _GEN_125 : _GEN_902; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_967 = io_sew_8_i ? _GEN_126 : _GEN_903; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_968 = io_sew_8_i ? _GEN_127 : _GEN_904; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_969 = io_sew_8_i ? _GEN_128 : _GEN_905; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_970 = io_sew_8_i ? _GEN_129 : _GEN_906; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_971 = io_sew_8_i ? _GEN_106 : _GEN_915; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_972 = io_sew_8_i ? _GEN_107 : _GEN_916; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_973 = io_sew_8_i ? _GEN_108 : _GEN_917; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_974 = io_sew_8_i ? _GEN_109 : _GEN_918; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_975 = io_sew_8_i ? _GEN_110 : _GEN_919; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_976 = io_sew_8_i ? _GEN_111 : _GEN_920; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_977 = io_sew_8_i ? _GEN_112 : _GEN_921; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _GEN_978 = io_sew_8_i ? _GEN_113 : _GEN_922; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 676:43]
  wire  _result_w_0_T_145 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[0] : vs2_data_e8_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_1_T_123 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[1] : vs2_data_e8_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_2_T_101 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[2] : vs2_data_e8_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_3_T_101 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[3] : vs2_data_e8_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_4_T_50 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[4] : vs2_data_e8_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_5_T_50 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[5] : vs2_data_e8_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_6_T_50 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[6] : vs2_data_e8_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_7_T_50 = $signed(_result_w_0_T_22) > $signed(_result_w_0_T_21) ? vs1_data_e8_0[7] : vs2_data_e8_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _GEN_979 = io_mask_i[0] ? _result_w_0_T_145 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_980 = io_mask_i[0] ? _result_w_1_T_123 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_981 = io_mask_i[0] ? _result_w_2_T_101 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_982 = io_mask_i[0] ? _result_w_3_T_101 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_983 = io_mask_i[0] ? _result_w_4_T_50 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_984 = io_mask_i[0] ? _result_w_5_T_50 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_985 = io_mask_i[0] ? _result_w_6_T_50 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_986 = io_mask_i[0] ? _result_w_7_T_50 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _result_w_16_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[0] : vs2_data_e8_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_17_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[1] : vs2_data_e8_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_18_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[2] : vs2_data_e8_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_19_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[3] : vs2_data_e8_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_20_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[4] : vs2_data_e8_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_21_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[5] : vs2_data_e8_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_22_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[6] : vs2_data_e8_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_23_T_35 = $signed(_result_w_1_T_16) > $signed(_result_w_1_T_15) ? vs1_data_e8_1[7] : vs2_data_e8_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _GEN_987 = io_mask_i[1] ? _result_w_16_T_35 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_988 = io_mask_i[1] ? _result_w_17_T_35 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_989 = io_mask_i[1] ? _result_w_18_T_35 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_990 = io_mask_i[1] ? _result_w_19_T_35 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_991 = io_mask_i[1] ? _result_w_20_T_35 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_992 = io_mask_i[1] ? _result_w_21_T_35 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_993 = io_mask_i[1] ? _result_w_22_T_35 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_994 = io_mask_i[1] ? _result_w_23_T_35 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _result_w_32_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[0] : vs2_data_e8_2[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_33_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[1] : vs2_data_e8_2[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_34_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[2] : vs2_data_e8_2[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_35_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[3] : vs2_data_e8_2[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_36_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[4] : vs2_data_e8_2[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_37_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[5] : vs2_data_e8_2[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_38_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[6] : vs2_data_e8_2[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_39_T_35 = $signed(_result_w_2_T_10) > $signed(_result_w_2_T_9) ? vs1_data_e8_2[7] : vs2_data_e8_2[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _GEN_995 = io_mask_i[2] ? _result_w_32_T_35 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_996 = io_mask_i[2] ? _result_w_33_T_35 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_997 = io_mask_i[2] ? _result_w_34_T_35 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_998 = io_mask_i[2] ? _result_w_35_T_35 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_999 = io_mask_i[2] ? _result_w_36_T_35 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1000 = io_mask_i[2] ? _result_w_37_T_35 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1001 = io_mask_i[2] ? _result_w_38_T_35 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1002 = io_mask_i[2] ? _result_w_39_T_35 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _result_w_48_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[0] : vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_49_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[1] : vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_50_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[2] : vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_51_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[3] : vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_52_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[4] : vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_53_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[5] : vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_54_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[6] : vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _result_w_55_T_20 = $signed(_result_w_3_T_10) > $signed(_result_w_3_T_9) ? vs1_data_e8_3[7] : vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 705:57]
  wire  _GEN_1003 = io_mask_i[3] ? _result_w_48_T_20 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1004 = io_mask_i[3] ? _result_w_49_T_20 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1005 = io_mask_i[3] ? _result_w_50_T_20 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1006 = io_mask_i[3] ? _result_w_51_T_20 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1007 = io_mask_i[3] ? _result_w_52_T_20 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1008 = io_mask_i[3] ? _result_w_53_T_20 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1009 = io_mask_i[3] ? _result_w_54_T_20 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _GEN_1010 = io_mask_i[3] ? _result_w_55_T_20 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 703:52 705:51]
  wire  _result_w_0_T_151 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[0] : vs2_data_e16_0[0
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_1_T_129 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[1] : vs2_data_e16_0[1
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_2_T_107 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[2] : vs2_data_e16_0[2
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_3_T_107 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[3] : vs2_data_e16_0[3
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_4_T_56 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[4] : vs2_data_e16_0[4]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_5_T_56 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[5] : vs2_data_e16_0[5]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_6_T_56 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[6] : vs2_data_e16_0[6]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_7_T_56 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[7] : vs2_data_e16_0[7]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_8_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[8] : vs2_data_e16_0[8]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_9_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[9] : vs2_data_e16_0[9]
    ; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_10_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[10] : vs2_data_e16_0[
    10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_11_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[11] : vs2_data_e16_0[
    11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_12_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[12] : vs2_data_e16_0[
    12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_13_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[13] : vs2_data_e16_0[
    13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_14_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[14] : vs2_data_e16_0[
    14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_15_T_35 = $signed(_result_w_0_T_26) > $signed(_result_w_0_T_25) ? vs1_data_e16_0[15] : vs2_data_e16_0[
    15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _GEN_1011 = io_mask_i[0] ? _result_w_0_T_151 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1012 = io_mask_i[0] ? _result_w_1_T_129 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1013 = io_mask_i[0] ? _result_w_2_T_107 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1014 = io_mask_i[0] ? _result_w_3_T_107 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1015 = io_mask_i[0] ? _result_w_4_T_56 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1016 = io_mask_i[0] ? _result_w_5_T_56 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1017 = io_mask_i[0] ? _result_w_6_T_56 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1018 = io_mask_i[0] ? _result_w_7_T_56 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1019 = io_mask_i[0] ? _result_w_8_T_35 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1020 = io_mask_i[0] ? _result_w_9_T_35 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1021 = io_mask_i[0] ? _result_w_10_T_35 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1022 = io_mask_i[0] ? _result_w_11_T_35 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1023 = io_mask_i[0] ? _result_w_12_T_35 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1024 = io_mask_i[0] ? _result_w_13_T_35 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1025 = io_mask_i[0] ? _result_w_14_T_35 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1026 = io_mask_i[0] ? _result_w_15_T_35 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _result_w_32_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[0] : vs2_data_e16_1[0
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_33_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[1] : vs2_data_e16_1[1
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_34_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[2] : vs2_data_e16_1[2
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_35_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[3] : vs2_data_e16_1[3
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_36_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[4] : vs2_data_e16_1[4
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_37_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[5] : vs2_data_e16_1[5
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_38_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[6] : vs2_data_e16_1[6
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_39_T_41 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[7] : vs2_data_e16_1[7
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_40_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[8] : vs2_data_e16_1[8
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_41_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[9] : vs2_data_e16_1[9
    ]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_42_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[10] : vs2_data_e16_1[
    10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_43_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[11] : vs2_data_e16_1[
    11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_44_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[12] : vs2_data_e16_1[
    12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_45_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[13] : vs2_data_e16_1[
    13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_46_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[14] : vs2_data_e16_1[
    14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _result_w_47_T_20 = $signed(_result_w_1_T_20) > $signed(_result_w_1_T_19) ? vs1_data_e16_1[15] : vs2_data_e16_1[
    15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 713:56]
  wire  _GEN_1027 = io_mask_i[1] ? _result_w_32_T_41 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1028 = io_mask_i[1] ? _result_w_33_T_41 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1029 = io_mask_i[1] ? _result_w_34_T_41 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1030 = io_mask_i[1] ? _result_w_35_T_41 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1031 = io_mask_i[1] ? _result_w_36_T_41 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1032 = io_mask_i[1] ? _result_w_37_T_41 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1033 = io_mask_i[1] ? _result_w_38_T_41 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1034 = io_mask_i[1] ? _result_w_39_T_41 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1035 = io_mask_i[1] ? _result_w_40_T_20 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1036 = io_mask_i[1] ? _result_w_41_T_20 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1037 = io_mask_i[1] ? _result_w_42_T_20 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1038 = io_mask_i[1] ? _result_w_43_T_20 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1039 = io_mask_i[1] ? _result_w_44_T_20 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1040 = io_mask_i[1] ? _result_w_45_T_20 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1041 = io_mask_i[1] ? _result_w_46_T_20 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _GEN_1042 = io_mask_i[1] ? _result_w_47_T_20 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 711:52 713:50]
  wire  _result_w_0_T_157 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[0] : io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_1_T_135 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[1] : io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_2_T_113 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[2] : io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_3_T_113 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[3] : io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_4_T_62 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[4] : io_vs2_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_5_T_62 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[5] : io_vs2_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_6_T_62 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[6] : io_vs2_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_7_T_62 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[7] : io_vs2_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_8_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[8] : io_vs2_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_9_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[9] : io_vs2_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_10_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[10] : io_vs2_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_11_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[11] : io_vs2_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_12_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[12] : io_vs2_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_13_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[13] : io_vs2_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_14_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[14] : io_vs2_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_15_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[15] : io_vs2_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_16_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[16] : io_vs2_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_17_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[17] : io_vs2_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_18_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[18] : io_vs2_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_19_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[19] : io_vs2_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_20_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[20] : io_vs2_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_21_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[21] : io_vs2_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_22_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[22] : io_vs2_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_23_T_41 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[23] : io_vs2_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_24_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[24] : io_vs2_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_25_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[25] : io_vs2_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_26_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[26] : io_vs2_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_27_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[27] : io_vs2_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_28_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[28] : io_vs2_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_29_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[29] : io_vs2_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_30_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[30] : io_vs2_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _result_w_31_T_20 = $signed(io_vs1_data_i) > $signed(io_vs2_data_i) ? io_vs1_data_i[31] : io_vs2_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 720:52]
  wire  _GEN_1043 = io_mask_i[0] ? _result_w_0_T_157 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1044 = io_mask_i[0] ? _result_w_1_T_135 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1045 = io_mask_i[0] ? _result_w_2_T_113 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1046 = io_mask_i[0] ? _result_w_3_T_113 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1047 = io_mask_i[0] ? _result_w_4_T_62 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1048 = io_mask_i[0] ? _result_w_5_T_62 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1049 = io_mask_i[0] ? _result_w_6_T_62 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1050 = io_mask_i[0] ? _result_w_7_T_62 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1051 = io_mask_i[0] ? _result_w_8_T_41 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1052 = io_mask_i[0] ? _result_w_9_T_41 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1053 = io_mask_i[0] ? _result_w_10_T_41 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1054 = io_mask_i[0] ? _result_w_11_T_41 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1055 = io_mask_i[0] ? _result_w_12_T_41 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1056 = io_mask_i[0] ? _result_w_13_T_41 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1057 = io_mask_i[0] ? _result_w_14_T_41 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1058 = io_mask_i[0] ? _result_w_15_T_41 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1059 = io_mask_i[0] ? _result_w_16_T_41 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1060 = io_mask_i[0] ? _result_w_17_T_41 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1061 = io_mask_i[0] ? _result_w_18_T_41 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1062 = io_mask_i[0] ? _result_w_19_T_41 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1063 = io_mask_i[0] ? _result_w_20_T_41 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1064 = io_mask_i[0] ? _result_w_21_T_41 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1065 = io_mask_i[0] ? _result_w_22_T_41 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1066 = io_mask_i[0] ? _result_w_23_T_41 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1067 = io_mask_i[0] ? _result_w_24_T_20 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1068 = io_mask_i[0] ? _result_w_25_T_20 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1069 = io_mask_i[0] ? _result_w_26_T_20 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1070 = io_mask_i[0] ? _result_w_27_T_20 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1071 = io_mask_i[0] ? _result_w_28_T_20 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1072 = io_mask_i[0] ? _result_w_29_T_20 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1073 = io_mask_i[0] ? _result_w_30_T_20 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1074 = io_mask_i[0] ? _result_w_31_T_20 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 718:52 720:46]
  wire  _GEN_1075 = io_sew_32_i ? _GEN_1043 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1076 = io_sew_32_i ? _GEN_1044 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1077 = io_sew_32_i ? _GEN_1045 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1078 = io_sew_32_i ? _GEN_1046 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1079 = io_sew_32_i ? _GEN_1047 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1080 = io_sew_32_i ? _GEN_1048 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1081 = io_sew_32_i ? _GEN_1049 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1082 = io_sew_32_i ? _GEN_1050 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1083 = io_sew_32_i ? _GEN_1051 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1084 = io_sew_32_i ? _GEN_1052 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1085 = io_sew_32_i ? _GEN_1053 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1086 = io_sew_32_i ? _GEN_1054 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1087 = io_sew_32_i ? _GEN_1055 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1088 = io_sew_32_i ? _GEN_1056 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1089 = io_sew_32_i ? _GEN_1057 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1090 = io_sew_32_i ? _GEN_1058 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1091 = io_sew_32_i ? _GEN_1059 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1092 = io_sew_32_i ? _GEN_1060 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1093 = io_sew_32_i ? _GEN_1061 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1094 = io_sew_32_i ? _GEN_1062 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1095 = io_sew_32_i ? _GEN_1063 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1096 = io_sew_32_i ? _GEN_1064 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1097 = io_sew_32_i ? _GEN_1065 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1098 = io_sew_32_i ? _GEN_1066 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1099 = io_sew_32_i ? _GEN_1067 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1100 = io_sew_32_i ? _GEN_1068 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1101 = io_sew_32_i ? _GEN_1069 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1102 = io_sew_32_i ? _GEN_1070 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1103 = io_sew_32_i ? _GEN_1071 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1104 = io_sew_32_i ? _GEN_1072 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1105 = io_sew_32_i ? _GEN_1073 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1106 = io_sew_32_i ? _GEN_1074 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 717:51]
  wire  _GEN_1107 = io_sew_16_i ? _GEN_1011 : _GEN_1075; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1108 = io_sew_16_i ? _GEN_1012 : _GEN_1076; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1109 = io_sew_16_i ? _GEN_1013 : _GEN_1077; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1110 = io_sew_16_i ? _GEN_1014 : _GEN_1078; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1111 = io_sew_16_i ? _GEN_1015 : _GEN_1079; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1112 = io_sew_16_i ? _GEN_1016 : _GEN_1080; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1113 = io_sew_16_i ? _GEN_1017 : _GEN_1081; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1114 = io_sew_16_i ? _GEN_1018 : _GEN_1082; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1115 = io_sew_16_i ? _GEN_1019 : _GEN_1083; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1116 = io_sew_16_i ? _GEN_1020 : _GEN_1084; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1117 = io_sew_16_i ? _GEN_1021 : _GEN_1085; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1118 = io_sew_16_i ? _GEN_1022 : _GEN_1086; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1119 = io_sew_16_i ? _GEN_1023 : _GEN_1087; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1120 = io_sew_16_i ? _GEN_1024 : _GEN_1088; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1121 = io_sew_16_i ? _GEN_1025 : _GEN_1089; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1122 = io_sew_16_i ? _GEN_1026 : _GEN_1090; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1123 = io_sew_16_i ? _GEN_1027 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1124 = io_sew_16_i ? _GEN_1028 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1125 = io_sew_16_i ? _GEN_1029 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1126 = io_sew_16_i ? _GEN_1030 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1127 = io_sew_16_i ? _GEN_1031 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1128 = io_sew_16_i ? _GEN_1032 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1129 = io_sew_16_i ? _GEN_1033 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1130 = io_sew_16_i ? _GEN_1034 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1131 = io_sew_16_i ? _GEN_1035 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1132 = io_sew_16_i ? _GEN_1036 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1133 = io_sew_16_i ? _GEN_1037 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1134 = io_sew_16_i ? _GEN_1038 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1135 = io_sew_16_i ? _GEN_1039 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1136 = io_sew_16_i ? _GEN_1040 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1137 = io_sew_16_i ? _GEN_1041 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1138 = io_sew_16_i ? _GEN_1042 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1139 = io_sew_16_i ? _GEN_98 : _GEN_1091; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1140 = io_sew_16_i ? _GEN_99 : _GEN_1092; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1141 = io_sew_16_i ? _GEN_100 : _GEN_1093; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1142 = io_sew_16_i ? _GEN_101 : _GEN_1094; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1143 = io_sew_16_i ? _GEN_102 : _GEN_1095; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1144 = io_sew_16_i ? _GEN_103 : _GEN_1096; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1145 = io_sew_16_i ? _GEN_104 : _GEN_1097; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1146 = io_sew_16_i ? _GEN_105 : _GEN_1098; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1147 = io_sew_16_i ? _GEN_106 : _GEN_1099; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1148 = io_sew_16_i ? _GEN_107 : _GEN_1100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1149 = io_sew_16_i ? _GEN_108 : _GEN_1101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1150 = io_sew_16_i ? _GEN_109 : _GEN_1102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1151 = io_sew_16_i ? _GEN_110 : _GEN_1103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1152 = io_sew_16_i ? _GEN_111 : _GEN_1104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1153 = io_sew_16_i ? _GEN_112 : _GEN_1105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1154 = io_sew_16_i ? _GEN_113 : _GEN_1106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 709:51]
  wire  _GEN_1155 = io_sew_8_i ? _GEN_979 : _GEN_1107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1156 = io_sew_8_i ? _GEN_980 : _GEN_1108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1157 = io_sew_8_i ? _GEN_981 : _GEN_1109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1158 = io_sew_8_i ? _GEN_982 : _GEN_1110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1159 = io_sew_8_i ? _GEN_983 : _GEN_1111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1160 = io_sew_8_i ? _GEN_984 : _GEN_1112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1161 = io_sew_8_i ? _GEN_985 : _GEN_1113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1162 = io_sew_8_i ? _GEN_986 : _GEN_1114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1163 = io_sew_8_i ? _GEN_987 : _GEN_1139; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1164 = io_sew_8_i ? _GEN_988 : _GEN_1140; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1165 = io_sew_8_i ? _GEN_989 : _GEN_1141; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1166 = io_sew_8_i ? _GEN_990 : _GEN_1142; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1167 = io_sew_8_i ? _GEN_991 : _GEN_1143; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1168 = io_sew_8_i ? _GEN_992 : _GEN_1144; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1169 = io_sew_8_i ? _GEN_993 : _GEN_1145; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1170 = io_sew_8_i ? _GEN_994 : _GEN_1146; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1171 = io_sew_8_i ? _GEN_995 : _GEN_1123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1172 = io_sew_8_i ? _GEN_996 : _GEN_1124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1173 = io_sew_8_i ? _GEN_997 : _GEN_1125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1174 = io_sew_8_i ? _GEN_998 : _GEN_1126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1175 = io_sew_8_i ? _GEN_999 : _GEN_1127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1176 = io_sew_8_i ? _GEN_1000 : _GEN_1128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1177 = io_sew_8_i ? _GEN_1001 : _GEN_1129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1178 = io_sew_8_i ? _GEN_1002 : _GEN_1130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1179 = io_sew_8_i ? _GEN_1003 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1180 = io_sew_8_i ? _GEN_1004 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1181 = io_sew_8_i ? _GEN_1005 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1182 = io_sew_8_i ? _GEN_1006 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1183 = io_sew_8_i ? _GEN_1007 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1184 = io_sew_8_i ? _GEN_1008 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1185 = io_sew_8_i ? _GEN_1009 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1186 = io_sew_8_i ? _GEN_1010 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1187 = io_sew_8_i ? _GEN_90 : _GEN_1115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1188 = io_sew_8_i ? _GEN_91 : _GEN_1116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1189 = io_sew_8_i ? _GEN_92 : _GEN_1117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1190 = io_sew_8_i ? _GEN_93 : _GEN_1118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1191 = io_sew_8_i ? _GEN_94 : _GEN_1119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1192 = io_sew_8_i ? _GEN_95 : _GEN_1120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1193 = io_sew_8_i ? _GEN_96 : _GEN_1121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1194 = io_sew_8_i ? _GEN_97 : _GEN_1122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1195 = io_sew_8_i ? _GEN_122 : _GEN_1131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1196 = io_sew_8_i ? _GEN_123 : _GEN_1132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1197 = io_sew_8_i ? _GEN_124 : _GEN_1133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1198 = io_sew_8_i ? _GEN_125 : _GEN_1134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1199 = io_sew_8_i ? _GEN_126 : _GEN_1135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1200 = io_sew_8_i ? _GEN_127 : _GEN_1136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1201 = io_sew_8_i ? _GEN_128 : _GEN_1137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1202 = io_sew_8_i ? _GEN_129 : _GEN_1138; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1203 = io_sew_8_i ? _GEN_106 : _GEN_1147; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1204 = io_sew_8_i ? _GEN_107 : _GEN_1148; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1205 = io_sew_8_i ? _GEN_108 : _GEN_1149; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1206 = io_sew_8_i ? _GEN_109 : _GEN_1150; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1207 = io_sew_8_i ? _GEN_110 : _GEN_1151; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1208 = io_sew_8_i ? _GEN_111 : _GEN_1152; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1209 = io_sew_8_i ? _GEN_112 : _GEN_1153; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire  _GEN_1210 = io_sew_8_i ? _GEN_113 : _GEN_1154; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 701:43]
  wire [7:0] _result_w_0_T_158 = vs1_data_e8_0 & vs2_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 730:70]
  wire  _GEN_1211 = io_mask_i[0] ? _result_w_0_T_158[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1212 = io_mask_i[0] ? _result_w_0_T_158[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1213 = io_mask_i[0] ? _result_w_0_T_158[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1214 = io_mask_i[0] ? _result_w_0_T_158[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1215 = io_mask_i[0] ? _result_w_0_T_158[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1216 = io_mask_i[0] ? _result_w_0_T_158[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1217 = io_mask_i[0] ? _result_w_0_T_158[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1218 = io_mask_i[0] ? _result_w_0_T_158[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire [7:0] _result_w_16_T_42 = vs1_data_e8_1 & vs2_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 730:70]
  wire  _GEN_1219 = io_mask_i[1] ? _result_w_16_T_42[0] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1220 = io_mask_i[1] ? _result_w_16_T_42[1] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1221 = io_mask_i[1] ? _result_w_16_T_42[2] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1222 = io_mask_i[1] ? _result_w_16_T_42[3] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1223 = io_mask_i[1] ? _result_w_16_T_42[4] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1224 = io_mask_i[1] ? _result_w_16_T_42[5] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1225 = io_mask_i[1] ? _result_w_16_T_42[6] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1226 = io_mask_i[1] ? _result_w_16_T_42[7] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire [7:0] _result_w_32_T_42 = vs1_data_e8_2 & vs2_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 730:70]
  wire  _GEN_1227 = io_mask_i[2] ? _result_w_32_T_42[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1228 = io_mask_i[2] ? _result_w_32_T_42[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1229 = io_mask_i[2] ? _result_w_32_T_42[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1230 = io_mask_i[2] ? _result_w_32_T_42[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1231 = io_mask_i[2] ? _result_w_32_T_42[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1232 = io_mask_i[2] ? _result_w_32_T_42[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1233 = io_mask_i[2] ? _result_w_32_T_42[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1234 = io_mask_i[2] ? _result_w_32_T_42[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire [7:0] _result_w_48_T_21 = vs1_data_e8_3 & vs2_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 730:70]
  wire  _GEN_1235 = io_mask_i[3] ? _result_w_48_T_21[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1236 = io_mask_i[3] ? _result_w_48_T_21[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1237 = io_mask_i[3] ? _result_w_48_T_21[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1238 = io_mask_i[3] ? _result_w_48_T_21[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1239 = io_mask_i[3] ? _result_w_48_T_21[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1240 = io_mask_i[3] ? _result_w_48_T_21[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1241 = io_mask_i[3] ? _result_w_48_T_21[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire  _GEN_1242 = io_mask_i[3] ? _result_w_48_T_21[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 728:52 730:51]
  wire [15:0] _result_w_0_T_160 = vs1_data_e16_0 & vs2_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 738:70]
  wire  _GEN_1243 = io_mask_i[0] ? _result_w_0_T_160[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1244 = io_mask_i[0] ? _result_w_0_T_160[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1245 = io_mask_i[0] ? _result_w_0_T_160[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1246 = io_mask_i[0] ? _result_w_0_T_160[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1247 = io_mask_i[0] ? _result_w_0_T_160[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1248 = io_mask_i[0] ? _result_w_0_T_160[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1249 = io_mask_i[0] ? _result_w_0_T_160[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1250 = io_mask_i[0] ? _result_w_0_T_160[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1251 = io_mask_i[0] ? _result_w_0_T_160[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1252 = io_mask_i[0] ? _result_w_0_T_160[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1253 = io_mask_i[0] ? _result_w_0_T_160[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1254 = io_mask_i[0] ? _result_w_0_T_160[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1255 = io_mask_i[0] ? _result_w_0_T_160[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1256 = io_mask_i[0] ? _result_w_0_T_160[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1257 = io_mask_i[0] ? _result_w_0_T_160[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1258 = io_mask_i[0] ? _result_w_0_T_160[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire [15:0] _result_w_32_T_44 = vs1_data_e16_1 & vs2_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 738:70]
  wire  _GEN_1259 = io_mask_i[1] ? _result_w_32_T_44[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1260 = io_mask_i[1] ? _result_w_32_T_44[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1261 = io_mask_i[1] ? _result_w_32_T_44[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1262 = io_mask_i[1] ? _result_w_32_T_44[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1263 = io_mask_i[1] ? _result_w_32_T_44[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1264 = io_mask_i[1] ? _result_w_32_T_44[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1265 = io_mask_i[1] ? _result_w_32_T_44[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1266 = io_mask_i[1] ? _result_w_32_T_44[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1267 = io_mask_i[1] ? _result_w_32_T_44[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1268 = io_mask_i[1] ? _result_w_32_T_44[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1269 = io_mask_i[1] ? _result_w_32_T_44[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1270 = io_mask_i[1] ? _result_w_32_T_44[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1271 = io_mask_i[1] ? _result_w_32_T_44[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1272 = io_mask_i[1] ? _result_w_32_T_44[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1273 = io_mask_i[1] ? _result_w_32_T_44[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire  _GEN_1274 = io_mask_i[1] ? _result_w_32_T_44[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 736:52 738:50]
  wire [31:0] _result_w_0_T_162 = io_vs1_data_i & io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 745:63]
  wire  _GEN_1275 = io_mask_i[0] ? _result_w_0_T_162[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1276 = io_mask_i[0] ? _result_w_0_T_162[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1277 = io_mask_i[0] ? _result_w_0_T_162[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1278 = io_mask_i[0] ? _result_w_0_T_162[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1279 = io_mask_i[0] ? _result_w_0_T_162[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1280 = io_mask_i[0] ? _result_w_0_T_162[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1281 = io_mask_i[0] ? _result_w_0_T_162[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1282 = io_mask_i[0] ? _result_w_0_T_162[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1283 = io_mask_i[0] ? _result_w_0_T_162[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1284 = io_mask_i[0] ? _result_w_0_T_162[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1285 = io_mask_i[0] ? _result_w_0_T_162[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1286 = io_mask_i[0] ? _result_w_0_T_162[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1287 = io_mask_i[0] ? _result_w_0_T_162[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1288 = io_mask_i[0] ? _result_w_0_T_162[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1289 = io_mask_i[0] ? _result_w_0_T_162[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1290 = io_mask_i[0] ? _result_w_0_T_162[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1291 = io_mask_i[0] ? _result_w_0_T_162[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1292 = io_mask_i[0] ? _result_w_0_T_162[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1293 = io_mask_i[0] ? _result_w_0_T_162[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1294 = io_mask_i[0] ? _result_w_0_T_162[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1295 = io_mask_i[0] ? _result_w_0_T_162[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1296 = io_mask_i[0] ? _result_w_0_T_162[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1297 = io_mask_i[0] ? _result_w_0_T_162[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1298 = io_mask_i[0] ? _result_w_0_T_162[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1299 = io_mask_i[0] ? _result_w_0_T_162[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1300 = io_mask_i[0] ? _result_w_0_T_162[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1301 = io_mask_i[0] ? _result_w_0_T_162[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1302 = io_mask_i[0] ? _result_w_0_T_162[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1303 = io_mask_i[0] ? _result_w_0_T_162[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1304 = io_mask_i[0] ? _result_w_0_T_162[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1305 = io_mask_i[0] ? _result_w_0_T_162[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1306 = io_mask_i[0] ? _result_w_0_T_162[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 743:52 745:46]
  wire  _GEN_1307 = io_sew_32_i ? _GEN_1275 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1308 = io_sew_32_i ? _GEN_1276 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1309 = io_sew_32_i ? _GEN_1277 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1310 = io_sew_32_i ? _GEN_1278 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1311 = io_sew_32_i ? _GEN_1279 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1312 = io_sew_32_i ? _GEN_1280 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1313 = io_sew_32_i ? _GEN_1281 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1314 = io_sew_32_i ? _GEN_1282 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1315 = io_sew_32_i ? _GEN_1283 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1316 = io_sew_32_i ? _GEN_1284 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1317 = io_sew_32_i ? _GEN_1285 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1318 = io_sew_32_i ? _GEN_1286 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1319 = io_sew_32_i ? _GEN_1287 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1320 = io_sew_32_i ? _GEN_1288 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1321 = io_sew_32_i ? _GEN_1289 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1322 = io_sew_32_i ? _GEN_1290 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1323 = io_sew_32_i ? _GEN_1291 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1324 = io_sew_32_i ? _GEN_1292 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1325 = io_sew_32_i ? _GEN_1293 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1326 = io_sew_32_i ? _GEN_1294 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1327 = io_sew_32_i ? _GEN_1295 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1328 = io_sew_32_i ? _GEN_1296 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1329 = io_sew_32_i ? _GEN_1297 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1330 = io_sew_32_i ? _GEN_1298 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1331 = io_sew_32_i ? _GEN_1299 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1332 = io_sew_32_i ? _GEN_1300 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1333 = io_sew_32_i ? _GEN_1301 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1334 = io_sew_32_i ? _GEN_1302 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1335 = io_sew_32_i ? _GEN_1303 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1336 = io_sew_32_i ? _GEN_1304 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1337 = io_sew_32_i ? _GEN_1305 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1338 = io_sew_32_i ? _GEN_1306 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 742:51]
  wire  _GEN_1339 = io_sew_16_i ? _GEN_1243 : _GEN_1307; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1340 = io_sew_16_i ? _GEN_1244 : _GEN_1308; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1341 = io_sew_16_i ? _GEN_1245 : _GEN_1309; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1342 = io_sew_16_i ? _GEN_1246 : _GEN_1310; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1343 = io_sew_16_i ? _GEN_1247 : _GEN_1311; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1344 = io_sew_16_i ? _GEN_1248 : _GEN_1312; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1345 = io_sew_16_i ? _GEN_1249 : _GEN_1313; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1346 = io_sew_16_i ? _GEN_1250 : _GEN_1314; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1347 = io_sew_16_i ? _GEN_1251 : _GEN_1315; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1348 = io_sew_16_i ? _GEN_1252 : _GEN_1316; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1349 = io_sew_16_i ? _GEN_1253 : _GEN_1317; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1350 = io_sew_16_i ? _GEN_1254 : _GEN_1318; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1351 = io_sew_16_i ? _GEN_1255 : _GEN_1319; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1352 = io_sew_16_i ? _GEN_1256 : _GEN_1320; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1353 = io_sew_16_i ? _GEN_1257 : _GEN_1321; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1354 = io_sew_16_i ? _GEN_1258 : _GEN_1322; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1355 = io_sew_16_i ? _GEN_1259 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1356 = io_sew_16_i ? _GEN_1260 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1357 = io_sew_16_i ? _GEN_1261 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1358 = io_sew_16_i ? _GEN_1262 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1359 = io_sew_16_i ? _GEN_1263 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1360 = io_sew_16_i ? _GEN_1264 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1361 = io_sew_16_i ? _GEN_1265 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1362 = io_sew_16_i ? _GEN_1266 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1363 = io_sew_16_i ? _GEN_1267 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1364 = io_sew_16_i ? _GEN_1268 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1365 = io_sew_16_i ? _GEN_1269 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1366 = io_sew_16_i ? _GEN_1270 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1367 = io_sew_16_i ? _GEN_1271 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1368 = io_sew_16_i ? _GEN_1272 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1369 = io_sew_16_i ? _GEN_1273 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1370 = io_sew_16_i ? _GEN_1274 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1371 = io_sew_16_i ? _GEN_98 : _GEN_1323; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1372 = io_sew_16_i ? _GEN_99 : _GEN_1324; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1373 = io_sew_16_i ? _GEN_100 : _GEN_1325; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1374 = io_sew_16_i ? _GEN_101 : _GEN_1326; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1375 = io_sew_16_i ? _GEN_102 : _GEN_1327; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1376 = io_sew_16_i ? _GEN_103 : _GEN_1328; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1377 = io_sew_16_i ? _GEN_104 : _GEN_1329; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1378 = io_sew_16_i ? _GEN_105 : _GEN_1330; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1379 = io_sew_16_i ? _GEN_106 : _GEN_1331; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1380 = io_sew_16_i ? _GEN_107 : _GEN_1332; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1381 = io_sew_16_i ? _GEN_108 : _GEN_1333; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1382 = io_sew_16_i ? _GEN_109 : _GEN_1334; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1383 = io_sew_16_i ? _GEN_110 : _GEN_1335; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1384 = io_sew_16_i ? _GEN_111 : _GEN_1336; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1385 = io_sew_16_i ? _GEN_112 : _GEN_1337; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1386 = io_sew_16_i ? _GEN_113 : _GEN_1338; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 734:51]
  wire  _GEN_1387 = io_sew_8_i ? _GEN_1211 : _GEN_1339; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1388 = io_sew_8_i ? _GEN_1212 : _GEN_1340; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1389 = io_sew_8_i ? _GEN_1213 : _GEN_1341; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1390 = io_sew_8_i ? _GEN_1214 : _GEN_1342; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1391 = io_sew_8_i ? _GEN_1215 : _GEN_1343; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1392 = io_sew_8_i ? _GEN_1216 : _GEN_1344; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1393 = io_sew_8_i ? _GEN_1217 : _GEN_1345; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1394 = io_sew_8_i ? _GEN_1218 : _GEN_1346; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1395 = io_sew_8_i ? _GEN_1219 : _GEN_1371; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1396 = io_sew_8_i ? _GEN_1220 : _GEN_1372; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1397 = io_sew_8_i ? _GEN_1221 : _GEN_1373; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1398 = io_sew_8_i ? _GEN_1222 : _GEN_1374; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1399 = io_sew_8_i ? _GEN_1223 : _GEN_1375; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1400 = io_sew_8_i ? _GEN_1224 : _GEN_1376; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1401 = io_sew_8_i ? _GEN_1225 : _GEN_1377; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1402 = io_sew_8_i ? _GEN_1226 : _GEN_1378; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1403 = io_sew_8_i ? _GEN_1227 : _GEN_1355; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1404 = io_sew_8_i ? _GEN_1228 : _GEN_1356; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1405 = io_sew_8_i ? _GEN_1229 : _GEN_1357; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1406 = io_sew_8_i ? _GEN_1230 : _GEN_1358; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1407 = io_sew_8_i ? _GEN_1231 : _GEN_1359; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1408 = io_sew_8_i ? _GEN_1232 : _GEN_1360; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1409 = io_sew_8_i ? _GEN_1233 : _GEN_1361; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1410 = io_sew_8_i ? _GEN_1234 : _GEN_1362; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1411 = io_sew_8_i ? _GEN_1235 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1412 = io_sew_8_i ? _GEN_1236 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1413 = io_sew_8_i ? _GEN_1237 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1414 = io_sew_8_i ? _GEN_1238 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1415 = io_sew_8_i ? _GEN_1239 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1416 = io_sew_8_i ? _GEN_1240 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1417 = io_sew_8_i ? _GEN_1241 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1418 = io_sew_8_i ? _GEN_1242 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1419 = io_sew_8_i ? _GEN_90 : _GEN_1347; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1420 = io_sew_8_i ? _GEN_91 : _GEN_1348; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1421 = io_sew_8_i ? _GEN_92 : _GEN_1349; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1422 = io_sew_8_i ? _GEN_93 : _GEN_1350; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1423 = io_sew_8_i ? _GEN_94 : _GEN_1351; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1424 = io_sew_8_i ? _GEN_95 : _GEN_1352; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1425 = io_sew_8_i ? _GEN_96 : _GEN_1353; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1426 = io_sew_8_i ? _GEN_97 : _GEN_1354; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1427 = io_sew_8_i ? _GEN_122 : _GEN_1363; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1428 = io_sew_8_i ? _GEN_123 : _GEN_1364; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1429 = io_sew_8_i ? _GEN_124 : _GEN_1365; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1430 = io_sew_8_i ? _GEN_125 : _GEN_1366; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1431 = io_sew_8_i ? _GEN_126 : _GEN_1367; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1432 = io_sew_8_i ? _GEN_127 : _GEN_1368; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1433 = io_sew_8_i ? _GEN_128 : _GEN_1369; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1434 = io_sew_8_i ? _GEN_129 : _GEN_1370; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1435 = io_sew_8_i ? _GEN_106 : _GEN_1379; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1436 = io_sew_8_i ? _GEN_107 : _GEN_1380; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1437 = io_sew_8_i ? _GEN_108 : _GEN_1381; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1438 = io_sew_8_i ? _GEN_109 : _GEN_1382; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1439 = io_sew_8_i ? _GEN_110 : _GEN_1383; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1440 = io_sew_8_i ? _GEN_111 : _GEN_1384; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1441 = io_sew_8_i ? _GEN_112 : _GEN_1385; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire  _GEN_1442 = io_sew_8_i ? _GEN_113 : _GEN_1386; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 726:43]
  wire [7:0] _result_w_0_T_164 = vs1_data_e8_0 | vs2_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 755:70]
  wire  _GEN_1443 = io_mask_i[0] ? _result_w_0_T_164[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1444 = io_mask_i[0] ? _result_w_0_T_164[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1445 = io_mask_i[0] ? _result_w_0_T_164[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1446 = io_mask_i[0] ? _result_w_0_T_164[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1447 = io_mask_i[0] ? _result_w_0_T_164[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1448 = io_mask_i[0] ? _result_w_0_T_164[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1449 = io_mask_i[0] ? _result_w_0_T_164[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1450 = io_mask_i[0] ? _result_w_0_T_164[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire [7:0] _result_w_16_T_46 = vs1_data_e8_1 | vs2_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 755:70]
  wire  _GEN_1451 = io_mask_i[1] ? _result_w_16_T_46[0] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1452 = io_mask_i[1] ? _result_w_16_T_46[1] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1453 = io_mask_i[1] ? _result_w_16_T_46[2] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1454 = io_mask_i[1] ? _result_w_16_T_46[3] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1455 = io_mask_i[1] ? _result_w_16_T_46[4] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1456 = io_mask_i[1] ? _result_w_16_T_46[5] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1457 = io_mask_i[1] ? _result_w_16_T_46[6] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1458 = io_mask_i[1] ? _result_w_16_T_46[7] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire [7:0] _result_w_32_T_46 = vs1_data_e8_2 | vs2_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 755:70]
  wire  _GEN_1459 = io_mask_i[2] ? _result_w_32_T_46[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1460 = io_mask_i[2] ? _result_w_32_T_46[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1461 = io_mask_i[2] ? _result_w_32_T_46[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1462 = io_mask_i[2] ? _result_w_32_T_46[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1463 = io_mask_i[2] ? _result_w_32_T_46[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1464 = io_mask_i[2] ? _result_w_32_T_46[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1465 = io_mask_i[2] ? _result_w_32_T_46[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1466 = io_mask_i[2] ? _result_w_32_T_46[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire [7:0] _result_w_48_T_23 = vs1_data_e8_3 | vs2_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 755:70]
  wire  _GEN_1467 = io_mask_i[3] ? _result_w_48_T_23[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1468 = io_mask_i[3] ? _result_w_48_T_23[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1469 = io_mask_i[3] ? _result_w_48_T_23[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1470 = io_mask_i[3] ? _result_w_48_T_23[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1471 = io_mask_i[3] ? _result_w_48_T_23[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1472 = io_mask_i[3] ? _result_w_48_T_23[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1473 = io_mask_i[3] ? _result_w_48_T_23[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire  _GEN_1474 = io_mask_i[3] ? _result_w_48_T_23[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 753:52 755:51]
  wire [15:0] _result_w_0_T_166 = vs1_data_e16_0 | vs2_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 763:70]
  wire  _GEN_1475 = io_mask_i[0] ? _result_w_0_T_166[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1476 = io_mask_i[0] ? _result_w_0_T_166[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1477 = io_mask_i[0] ? _result_w_0_T_166[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1478 = io_mask_i[0] ? _result_w_0_T_166[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1479 = io_mask_i[0] ? _result_w_0_T_166[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1480 = io_mask_i[0] ? _result_w_0_T_166[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1481 = io_mask_i[0] ? _result_w_0_T_166[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1482 = io_mask_i[0] ? _result_w_0_T_166[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1483 = io_mask_i[0] ? _result_w_0_T_166[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1484 = io_mask_i[0] ? _result_w_0_T_166[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1485 = io_mask_i[0] ? _result_w_0_T_166[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1486 = io_mask_i[0] ? _result_w_0_T_166[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1487 = io_mask_i[0] ? _result_w_0_T_166[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1488 = io_mask_i[0] ? _result_w_0_T_166[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1489 = io_mask_i[0] ? _result_w_0_T_166[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1490 = io_mask_i[0] ? _result_w_0_T_166[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire [15:0] _result_w_32_T_48 = vs1_data_e16_1 | vs2_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 763:70]
  wire  _GEN_1491 = io_mask_i[1] ? _result_w_32_T_48[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1492 = io_mask_i[1] ? _result_w_32_T_48[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1493 = io_mask_i[1] ? _result_w_32_T_48[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1494 = io_mask_i[1] ? _result_w_32_T_48[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1495 = io_mask_i[1] ? _result_w_32_T_48[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1496 = io_mask_i[1] ? _result_w_32_T_48[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1497 = io_mask_i[1] ? _result_w_32_T_48[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1498 = io_mask_i[1] ? _result_w_32_T_48[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1499 = io_mask_i[1] ? _result_w_32_T_48[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1500 = io_mask_i[1] ? _result_w_32_T_48[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1501 = io_mask_i[1] ? _result_w_32_T_48[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1502 = io_mask_i[1] ? _result_w_32_T_48[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1503 = io_mask_i[1] ? _result_w_32_T_48[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1504 = io_mask_i[1] ? _result_w_32_T_48[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1505 = io_mask_i[1] ? _result_w_32_T_48[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire  _GEN_1506 = io_mask_i[1] ? _result_w_32_T_48[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 761:52 763:50]
  wire [31:0] _result_w_0_T_168 = io_vs1_data_i | io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 770:63]
  wire  _GEN_1507 = io_mask_i[0] ? _result_w_0_T_168[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1508 = io_mask_i[0] ? _result_w_0_T_168[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1509 = io_mask_i[0] ? _result_w_0_T_168[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1510 = io_mask_i[0] ? _result_w_0_T_168[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1511 = io_mask_i[0] ? _result_w_0_T_168[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1512 = io_mask_i[0] ? _result_w_0_T_168[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1513 = io_mask_i[0] ? _result_w_0_T_168[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1514 = io_mask_i[0] ? _result_w_0_T_168[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1515 = io_mask_i[0] ? _result_w_0_T_168[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1516 = io_mask_i[0] ? _result_w_0_T_168[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1517 = io_mask_i[0] ? _result_w_0_T_168[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1518 = io_mask_i[0] ? _result_w_0_T_168[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1519 = io_mask_i[0] ? _result_w_0_T_168[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1520 = io_mask_i[0] ? _result_w_0_T_168[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1521 = io_mask_i[0] ? _result_w_0_T_168[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1522 = io_mask_i[0] ? _result_w_0_T_168[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1523 = io_mask_i[0] ? _result_w_0_T_168[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1524 = io_mask_i[0] ? _result_w_0_T_168[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1525 = io_mask_i[0] ? _result_w_0_T_168[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1526 = io_mask_i[0] ? _result_w_0_T_168[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1527 = io_mask_i[0] ? _result_w_0_T_168[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1528 = io_mask_i[0] ? _result_w_0_T_168[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1529 = io_mask_i[0] ? _result_w_0_T_168[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1530 = io_mask_i[0] ? _result_w_0_T_168[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1531 = io_mask_i[0] ? _result_w_0_T_168[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1532 = io_mask_i[0] ? _result_w_0_T_168[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1533 = io_mask_i[0] ? _result_w_0_T_168[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1534 = io_mask_i[0] ? _result_w_0_T_168[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1535 = io_mask_i[0] ? _result_w_0_T_168[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1536 = io_mask_i[0] ? _result_w_0_T_168[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1537 = io_mask_i[0] ? _result_w_0_T_168[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1538 = io_mask_i[0] ? _result_w_0_T_168[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 768:52 770:46]
  wire  _GEN_1539 = io_sew_32_i ? _GEN_1507 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1540 = io_sew_32_i ? _GEN_1508 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1541 = io_sew_32_i ? _GEN_1509 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1542 = io_sew_32_i ? _GEN_1510 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1543 = io_sew_32_i ? _GEN_1511 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1544 = io_sew_32_i ? _GEN_1512 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1545 = io_sew_32_i ? _GEN_1513 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1546 = io_sew_32_i ? _GEN_1514 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1547 = io_sew_32_i ? _GEN_1515 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1548 = io_sew_32_i ? _GEN_1516 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1549 = io_sew_32_i ? _GEN_1517 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1550 = io_sew_32_i ? _GEN_1518 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1551 = io_sew_32_i ? _GEN_1519 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1552 = io_sew_32_i ? _GEN_1520 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1553 = io_sew_32_i ? _GEN_1521 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1554 = io_sew_32_i ? _GEN_1522 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1555 = io_sew_32_i ? _GEN_1523 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1556 = io_sew_32_i ? _GEN_1524 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1557 = io_sew_32_i ? _GEN_1525 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1558 = io_sew_32_i ? _GEN_1526 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1559 = io_sew_32_i ? _GEN_1527 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1560 = io_sew_32_i ? _GEN_1528 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1561 = io_sew_32_i ? _GEN_1529 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1562 = io_sew_32_i ? _GEN_1530 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1563 = io_sew_32_i ? _GEN_1531 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1564 = io_sew_32_i ? _GEN_1532 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1565 = io_sew_32_i ? _GEN_1533 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1566 = io_sew_32_i ? _GEN_1534 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1567 = io_sew_32_i ? _GEN_1535 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1568 = io_sew_32_i ? _GEN_1536 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1569 = io_sew_32_i ? _GEN_1537 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1570 = io_sew_32_i ? _GEN_1538 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 767:51]
  wire  _GEN_1571 = io_sew_16_i ? _GEN_1475 : _GEN_1539; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1572 = io_sew_16_i ? _GEN_1476 : _GEN_1540; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1573 = io_sew_16_i ? _GEN_1477 : _GEN_1541; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1574 = io_sew_16_i ? _GEN_1478 : _GEN_1542; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1575 = io_sew_16_i ? _GEN_1479 : _GEN_1543; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1576 = io_sew_16_i ? _GEN_1480 : _GEN_1544; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1577 = io_sew_16_i ? _GEN_1481 : _GEN_1545; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1578 = io_sew_16_i ? _GEN_1482 : _GEN_1546; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1579 = io_sew_16_i ? _GEN_1483 : _GEN_1547; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1580 = io_sew_16_i ? _GEN_1484 : _GEN_1548; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1581 = io_sew_16_i ? _GEN_1485 : _GEN_1549; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1582 = io_sew_16_i ? _GEN_1486 : _GEN_1550; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1583 = io_sew_16_i ? _GEN_1487 : _GEN_1551; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1584 = io_sew_16_i ? _GEN_1488 : _GEN_1552; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1585 = io_sew_16_i ? _GEN_1489 : _GEN_1553; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1586 = io_sew_16_i ? _GEN_1490 : _GEN_1554; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1587 = io_sew_16_i ? _GEN_1491 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1588 = io_sew_16_i ? _GEN_1492 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1589 = io_sew_16_i ? _GEN_1493 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1590 = io_sew_16_i ? _GEN_1494 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1591 = io_sew_16_i ? _GEN_1495 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1592 = io_sew_16_i ? _GEN_1496 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1593 = io_sew_16_i ? _GEN_1497 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1594 = io_sew_16_i ? _GEN_1498 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1595 = io_sew_16_i ? _GEN_1499 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1596 = io_sew_16_i ? _GEN_1500 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1597 = io_sew_16_i ? _GEN_1501 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1598 = io_sew_16_i ? _GEN_1502 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1599 = io_sew_16_i ? _GEN_1503 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1600 = io_sew_16_i ? _GEN_1504 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1601 = io_sew_16_i ? _GEN_1505 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1602 = io_sew_16_i ? _GEN_1506 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1603 = io_sew_16_i ? _GEN_98 : _GEN_1555; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1604 = io_sew_16_i ? _GEN_99 : _GEN_1556; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1605 = io_sew_16_i ? _GEN_100 : _GEN_1557; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1606 = io_sew_16_i ? _GEN_101 : _GEN_1558; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1607 = io_sew_16_i ? _GEN_102 : _GEN_1559; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1608 = io_sew_16_i ? _GEN_103 : _GEN_1560; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1609 = io_sew_16_i ? _GEN_104 : _GEN_1561; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1610 = io_sew_16_i ? _GEN_105 : _GEN_1562; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1611 = io_sew_16_i ? _GEN_106 : _GEN_1563; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1612 = io_sew_16_i ? _GEN_107 : _GEN_1564; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1613 = io_sew_16_i ? _GEN_108 : _GEN_1565; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1614 = io_sew_16_i ? _GEN_109 : _GEN_1566; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1615 = io_sew_16_i ? _GEN_110 : _GEN_1567; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1616 = io_sew_16_i ? _GEN_111 : _GEN_1568; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1617 = io_sew_16_i ? _GEN_112 : _GEN_1569; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1618 = io_sew_16_i ? _GEN_113 : _GEN_1570; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 759:51]
  wire  _GEN_1619 = io_sew_8_i ? _GEN_1443 : _GEN_1571; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1620 = io_sew_8_i ? _GEN_1444 : _GEN_1572; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1621 = io_sew_8_i ? _GEN_1445 : _GEN_1573; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1622 = io_sew_8_i ? _GEN_1446 : _GEN_1574; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1623 = io_sew_8_i ? _GEN_1447 : _GEN_1575; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1624 = io_sew_8_i ? _GEN_1448 : _GEN_1576; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1625 = io_sew_8_i ? _GEN_1449 : _GEN_1577; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1626 = io_sew_8_i ? _GEN_1450 : _GEN_1578; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1627 = io_sew_8_i ? _GEN_1451 : _GEN_1603; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1628 = io_sew_8_i ? _GEN_1452 : _GEN_1604; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1629 = io_sew_8_i ? _GEN_1453 : _GEN_1605; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1630 = io_sew_8_i ? _GEN_1454 : _GEN_1606; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1631 = io_sew_8_i ? _GEN_1455 : _GEN_1607; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1632 = io_sew_8_i ? _GEN_1456 : _GEN_1608; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1633 = io_sew_8_i ? _GEN_1457 : _GEN_1609; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1634 = io_sew_8_i ? _GEN_1458 : _GEN_1610; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1635 = io_sew_8_i ? _GEN_1459 : _GEN_1587; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1636 = io_sew_8_i ? _GEN_1460 : _GEN_1588; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1637 = io_sew_8_i ? _GEN_1461 : _GEN_1589; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1638 = io_sew_8_i ? _GEN_1462 : _GEN_1590; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1639 = io_sew_8_i ? _GEN_1463 : _GEN_1591; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1640 = io_sew_8_i ? _GEN_1464 : _GEN_1592; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1641 = io_sew_8_i ? _GEN_1465 : _GEN_1593; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1642 = io_sew_8_i ? _GEN_1466 : _GEN_1594; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1643 = io_sew_8_i ? _GEN_1467 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1644 = io_sew_8_i ? _GEN_1468 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1645 = io_sew_8_i ? _GEN_1469 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1646 = io_sew_8_i ? _GEN_1470 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1647 = io_sew_8_i ? _GEN_1471 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1648 = io_sew_8_i ? _GEN_1472 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1649 = io_sew_8_i ? _GEN_1473 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1650 = io_sew_8_i ? _GEN_1474 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1651 = io_sew_8_i ? _GEN_90 : _GEN_1579; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1652 = io_sew_8_i ? _GEN_91 : _GEN_1580; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1653 = io_sew_8_i ? _GEN_92 : _GEN_1581; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1654 = io_sew_8_i ? _GEN_93 : _GEN_1582; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1655 = io_sew_8_i ? _GEN_94 : _GEN_1583; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1656 = io_sew_8_i ? _GEN_95 : _GEN_1584; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1657 = io_sew_8_i ? _GEN_96 : _GEN_1585; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1658 = io_sew_8_i ? _GEN_97 : _GEN_1586; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1659 = io_sew_8_i ? _GEN_122 : _GEN_1595; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1660 = io_sew_8_i ? _GEN_123 : _GEN_1596; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1661 = io_sew_8_i ? _GEN_124 : _GEN_1597; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1662 = io_sew_8_i ? _GEN_125 : _GEN_1598; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1663 = io_sew_8_i ? _GEN_126 : _GEN_1599; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1664 = io_sew_8_i ? _GEN_127 : _GEN_1600; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1665 = io_sew_8_i ? _GEN_128 : _GEN_1601; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1666 = io_sew_8_i ? _GEN_129 : _GEN_1602; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1667 = io_sew_8_i ? _GEN_106 : _GEN_1611; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1668 = io_sew_8_i ? _GEN_107 : _GEN_1612; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1669 = io_sew_8_i ? _GEN_108 : _GEN_1613; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1670 = io_sew_8_i ? _GEN_109 : _GEN_1614; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1671 = io_sew_8_i ? _GEN_110 : _GEN_1615; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1672 = io_sew_8_i ? _GEN_111 : _GEN_1616; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1673 = io_sew_8_i ? _GEN_112 : _GEN_1617; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire  _GEN_1674 = io_sew_8_i ? _GEN_113 : _GEN_1618; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 751:43]
  wire [7:0] _result_w_0_T_170 = vs1_data_e8_0 ^ vs2_data_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 780:70]
  wire  _GEN_1675 = io_mask_i[0] ? _result_w_0_T_170[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1676 = io_mask_i[0] ? _result_w_0_T_170[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1677 = io_mask_i[0] ? _result_w_0_T_170[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1678 = io_mask_i[0] ? _result_w_0_T_170[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1679 = io_mask_i[0] ? _result_w_0_T_170[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1680 = io_mask_i[0] ? _result_w_0_T_170[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1681 = io_mask_i[0] ? _result_w_0_T_170[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1682 = io_mask_i[0] ? _result_w_0_T_170[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire [7:0] _result_w_16_T_50 = vs1_data_e8_1 ^ vs2_data_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 780:70]
  wire  _GEN_1683 = io_mask_i[1] ? _result_w_16_T_50[0] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1684 = io_mask_i[1] ? _result_w_16_T_50[1] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1685 = io_mask_i[1] ? _result_w_16_T_50[2] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1686 = io_mask_i[1] ? _result_w_16_T_50[3] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1687 = io_mask_i[1] ? _result_w_16_T_50[4] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1688 = io_mask_i[1] ? _result_w_16_T_50[5] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1689 = io_mask_i[1] ? _result_w_16_T_50[6] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1690 = io_mask_i[1] ? _result_w_16_T_50[7] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire [7:0] _result_w_32_T_50 = vs1_data_e8_2 ^ vs2_data_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 780:70]
  wire  _GEN_1691 = io_mask_i[2] ? _result_w_32_T_50[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1692 = io_mask_i[2] ? _result_w_32_T_50[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1693 = io_mask_i[2] ? _result_w_32_T_50[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1694 = io_mask_i[2] ? _result_w_32_T_50[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1695 = io_mask_i[2] ? _result_w_32_T_50[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1696 = io_mask_i[2] ? _result_w_32_T_50[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1697 = io_mask_i[2] ? _result_w_32_T_50[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1698 = io_mask_i[2] ? _result_w_32_T_50[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire [7:0] _result_w_48_T_25 = vs1_data_e8_3 ^ vs2_data_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 780:70]
  wire  _GEN_1699 = io_mask_i[3] ? _result_w_48_T_25[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1700 = io_mask_i[3] ? _result_w_48_T_25[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1701 = io_mask_i[3] ? _result_w_48_T_25[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1702 = io_mask_i[3] ? _result_w_48_T_25[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1703 = io_mask_i[3] ? _result_w_48_T_25[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1704 = io_mask_i[3] ? _result_w_48_T_25[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1705 = io_mask_i[3] ? _result_w_48_T_25[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire  _GEN_1706 = io_mask_i[3] ? _result_w_48_T_25[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 778:52 780:51]
  wire [15:0] _result_w_0_T_172 = vs1_data_e16_0 ^ vs2_data_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 788:70]
  wire  _GEN_1707 = io_mask_i[0] ? _result_w_0_T_172[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1708 = io_mask_i[0] ? _result_w_0_T_172[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1709 = io_mask_i[0] ? _result_w_0_T_172[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1710 = io_mask_i[0] ? _result_w_0_T_172[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1711 = io_mask_i[0] ? _result_w_0_T_172[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1712 = io_mask_i[0] ? _result_w_0_T_172[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1713 = io_mask_i[0] ? _result_w_0_T_172[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1714 = io_mask_i[0] ? _result_w_0_T_172[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1715 = io_mask_i[0] ? _result_w_0_T_172[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1716 = io_mask_i[0] ? _result_w_0_T_172[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1717 = io_mask_i[0] ? _result_w_0_T_172[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1718 = io_mask_i[0] ? _result_w_0_T_172[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1719 = io_mask_i[0] ? _result_w_0_T_172[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1720 = io_mask_i[0] ? _result_w_0_T_172[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1721 = io_mask_i[0] ? _result_w_0_T_172[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1722 = io_mask_i[0] ? _result_w_0_T_172[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire [15:0] _result_w_32_T_52 = vs1_data_e16_1 ^ vs2_data_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 788:70]
  wire  _GEN_1723 = io_mask_i[1] ? _result_w_32_T_52[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1724 = io_mask_i[1] ? _result_w_32_T_52[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1725 = io_mask_i[1] ? _result_w_32_T_52[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1726 = io_mask_i[1] ? _result_w_32_T_52[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1727 = io_mask_i[1] ? _result_w_32_T_52[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1728 = io_mask_i[1] ? _result_w_32_T_52[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1729 = io_mask_i[1] ? _result_w_32_T_52[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1730 = io_mask_i[1] ? _result_w_32_T_52[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1731 = io_mask_i[1] ? _result_w_32_T_52[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1732 = io_mask_i[1] ? _result_w_32_T_52[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1733 = io_mask_i[1] ? _result_w_32_T_52[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1734 = io_mask_i[1] ? _result_w_32_T_52[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1735 = io_mask_i[1] ? _result_w_32_T_52[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1736 = io_mask_i[1] ? _result_w_32_T_52[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1737 = io_mask_i[1] ? _result_w_32_T_52[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire  _GEN_1738 = io_mask_i[1] ? _result_w_32_T_52[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 786:52 788:50]
  wire [31:0] _result_w_0_T_174 = io_vs1_data_i ^ io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 795:63]
  wire  _GEN_1739 = io_mask_i[0] ? _result_w_0_T_174[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1740 = io_mask_i[0] ? _result_w_0_T_174[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1741 = io_mask_i[0] ? _result_w_0_T_174[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1742 = io_mask_i[0] ? _result_w_0_T_174[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1743 = io_mask_i[0] ? _result_w_0_T_174[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1744 = io_mask_i[0] ? _result_w_0_T_174[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1745 = io_mask_i[0] ? _result_w_0_T_174[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1746 = io_mask_i[0] ? _result_w_0_T_174[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1747 = io_mask_i[0] ? _result_w_0_T_174[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1748 = io_mask_i[0] ? _result_w_0_T_174[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1749 = io_mask_i[0] ? _result_w_0_T_174[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1750 = io_mask_i[0] ? _result_w_0_T_174[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1751 = io_mask_i[0] ? _result_w_0_T_174[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1752 = io_mask_i[0] ? _result_w_0_T_174[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1753 = io_mask_i[0] ? _result_w_0_T_174[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1754 = io_mask_i[0] ? _result_w_0_T_174[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1755 = io_mask_i[0] ? _result_w_0_T_174[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1756 = io_mask_i[0] ? _result_w_0_T_174[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1757 = io_mask_i[0] ? _result_w_0_T_174[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1758 = io_mask_i[0] ? _result_w_0_T_174[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1759 = io_mask_i[0] ? _result_w_0_T_174[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1760 = io_mask_i[0] ? _result_w_0_T_174[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1761 = io_mask_i[0] ? _result_w_0_T_174[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1762 = io_mask_i[0] ? _result_w_0_T_174[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1763 = io_mask_i[0] ? _result_w_0_T_174[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1764 = io_mask_i[0] ? _result_w_0_T_174[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1765 = io_mask_i[0] ? _result_w_0_T_174[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1766 = io_mask_i[0] ? _result_w_0_T_174[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1767 = io_mask_i[0] ? _result_w_0_T_174[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1768 = io_mask_i[0] ? _result_w_0_T_174[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1769 = io_mask_i[0] ? _result_w_0_T_174[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1770 = io_mask_i[0] ? _result_w_0_T_174[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 793:52 795:46]
  wire  _GEN_1771 = io_sew_32_i ? _GEN_1739 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1772 = io_sew_32_i ? _GEN_1740 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1773 = io_sew_32_i ? _GEN_1741 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1774 = io_sew_32_i ? _GEN_1742 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1775 = io_sew_32_i ? _GEN_1743 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1776 = io_sew_32_i ? _GEN_1744 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1777 = io_sew_32_i ? _GEN_1745 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1778 = io_sew_32_i ? _GEN_1746 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1779 = io_sew_32_i ? _GEN_1747 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1780 = io_sew_32_i ? _GEN_1748 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1781 = io_sew_32_i ? _GEN_1749 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1782 = io_sew_32_i ? _GEN_1750 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1783 = io_sew_32_i ? _GEN_1751 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1784 = io_sew_32_i ? _GEN_1752 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1785 = io_sew_32_i ? _GEN_1753 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1786 = io_sew_32_i ? _GEN_1754 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1787 = io_sew_32_i ? _GEN_1755 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1788 = io_sew_32_i ? _GEN_1756 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1789 = io_sew_32_i ? _GEN_1757 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1790 = io_sew_32_i ? _GEN_1758 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1791 = io_sew_32_i ? _GEN_1759 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1792 = io_sew_32_i ? _GEN_1760 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1793 = io_sew_32_i ? _GEN_1761 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1794 = io_sew_32_i ? _GEN_1762 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1795 = io_sew_32_i ? _GEN_1763 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1796 = io_sew_32_i ? _GEN_1764 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1797 = io_sew_32_i ? _GEN_1765 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1798 = io_sew_32_i ? _GEN_1766 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1799 = io_sew_32_i ? _GEN_1767 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1800 = io_sew_32_i ? _GEN_1768 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1801 = io_sew_32_i ? _GEN_1769 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1802 = io_sew_32_i ? _GEN_1770 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 792:51]
  wire  _GEN_1803 = io_sew_16_i ? _GEN_1707 : _GEN_1771; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1804 = io_sew_16_i ? _GEN_1708 : _GEN_1772; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1805 = io_sew_16_i ? _GEN_1709 : _GEN_1773; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1806 = io_sew_16_i ? _GEN_1710 : _GEN_1774; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1807 = io_sew_16_i ? _GEN_1711 : _GEN_1775; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1808 = io_sew_16_i ? _GEN_1712 : _GEN_1776; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1809 = io_sew_16_i ? _GEN_1713 : _GEN_1777; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1810 = io_sew_16_i ? _GEN_1714 : _GEN_1778; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1811 = io_sew_16_i ? _GEN_1715 : _GEN_1779; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1812 = io_sew_16_i ? _GEN_1716 : _GEN_1780; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1813 = io_sew_16_i ? _GEN_1717 : _GEN_1781; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1814 = io_sew_16_i ? _GEN_1718 : _GEN_1782; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1815 = io_sew_16_i ? _GEN_1719 : _GEN_1783; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1816 = io_sew_16_i ? _GEN_1720 : _GEN_1784; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1817 = io_sew_16_i ? _GEN_1721 : _GEN_1785; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1818 = io_sew_16_i ? _GEN_1722 : _GEN_1786; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1819 = io_sew_16_i ? _GEN_1723 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1820 = io_sew_16_i ? _GEN_1724 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1821 = io_sew_16_i ? _GEN_1725 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1822 = io_sew_16_i ? _GEN_1726 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1823 = io_sew_16_i ? _GEN_1727 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1824 = io_sew_16_i ? _GEN_1728 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1825 = io_sew_16_i ? _GEN_1729 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1826 = io_sew_16_i ? _GEN_1730 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1827 = io_sew_16_i ? _GEN_1731 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1828 = io_sew_16_i ? _GEN_1732 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1829 = io_sew_16_i ? _GEN_1733 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1830 = io_sew_16_i ? _GEN_1734 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1831 = io_sew_16_i ? _GEN_1735 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1832 = io_sew_16_i ? _GEN_1736 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1833 = io_sew_16_i ? _GEN_1737 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1834 = io_sew_16_i ? _GEN_1738 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1835 = io_sew_16_i ? _GEN_98 : _GEN_1787; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1836 = io_sew_16_i ? _GEN_99 : _GEN_1788; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1837 = io_sew_16_i ? _GEN_100 : _GEN_1789; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1838 = io_sew_16_i ? _GEN_101 : _GEN_1790; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1839 = io_sew_16_i ? _GEN_102 : _GEN_1791; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1840 = io_sew_16_i ? _GEN_103 : _GEN_1792; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1841 = io_sew_16_i ? _GEN_104 : _GEN_1793; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1842 = io_sew_16_i ? _GEN_105 : _GEN_1794; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1843 = io_sew_16_i ? _GEN_106 : _GEN_1795; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1844 = io_sew_16_i ? _GEN_107 : _GEN_1796; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1845 = io_sew_16_i ? _GEN_108 : _GEN_1797; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1846 = io_sew_16_i ? _GEN_109 : _GEN_1798; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1847 = io_sew_16_i ? _GEN_110 : _GEN_1799; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1848 = io_sew_16_i ? _GEN_111 : _GEN_1800; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1849 = io_sew_16_i ? _GEN_112 : _GEN_1801; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1850 = io_sew_16_i ? _GEN_113 : _GEN_1802; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 784:51]
  wire  _GEN_1851 = io_sew_8_i ? _GEN_1675 : _GEN_1803; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1852 = io_sew_8_i ? _GEN_1676 : _GEN_1804; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1853 = io_sew_8_i ? _GEN_1677 : _GEN_1805; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1854 = io_sew_8_i ? _GEN_1678 : _GEN_1806; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1855 = io_sew_8_i ? _GEN_1679 : _GEN_1807; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1856 = io_sew_8_i ? _GEN_1680 : _GEN_1808; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1857 = io_sew_8_i ? _GEN_1681 : _GEN_1809; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1858 = io_sew_8_i ? _GEN_1682 : _GEN_1810; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1859 = io_sew_8_i ? _GEN_1683 : _GEN_1835; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1860 = io_sew_8_i ? _GEN_1684 : _GEN_1836; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1861 = io_sew_8_i ? _GEN_1685 : _GEN_1837; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1862 = io_sew_8_i ? _GEN_1686 : _GEN_1838; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1863 = io_sew_8_i ? _GEN_1687 : _GEN_1839; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1864 = io_sew_8_i ? _GEN_1688 : _GEN_1840; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1865 = io_sew_8_i ? _GEN_1689 : _GEN_1841; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1866 = io_sew_8_i ? _GEN_1690 : _GEN_1842; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1867 = io_sew_8_i ? _GEN_1691 : _GEN_1819; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1868 = io_sew_8_i ? _GEN_1692 : _GEN_1820; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1869 = io_sew_8_i ? _GEN_1693 : _GEN_1821; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1870 = io_sew_8_i ? _GEN_1694 : _GEN_1822; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1871 = io_sew_8_i ? _GEN_1695 : _GEN_1823; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1872 = io_sew_8_i ? _GEN_1696 : _GEN_1824; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1873 = io_sew_8_i ? _GEN_1697 : _GEN_1825; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1874 = io_sew_8_i ? _GEN_1698 : _GEN_1826; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1875 = io_sew_8_i ? _GEN_1699 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1876 = io_sew_8_i ? _GEN_1700 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1877 = io_sew_8_i ? _GEN_1701 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1878 = io_sew_8_i ? _GEN_1702 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1879 = io_sew_8_i ? _GEN_1703 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1880 = io_sew_8_i ? _GEN_1704 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1881 = io_sew_8_i ? _GEN_1705 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1882 = io_sew_8_i ? _GEN_1706 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1883 = io_sew_8_i ? _GEN_90 : _GEN_1811; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1884 = io_sew_8_i ? _GEN_91 : _GEN_1812; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1885 = io_sew_8_i ? _GEN_92 : _GEN_1813; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1886 = io_sew_8_i ? _GEN_93 : _GEN_1814; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1887 = io_sew_8_i ? _GEN_94 : _GEN_1815; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1888 = io_sew_8_i ? _GEN_95 : _GEN_1816; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1889 = io_sew_8_i ? _GEN_96 : _GEN_1817; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1890 = io_sew_8_i ? _GEN_97 : _GEN_1818; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1891 = io_sew_8_i ? _GEN_122 : _GEN_1827; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1892 = io_sew_8_i ? _GEN_123 : _GEN_1828; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1893 = io_sew_8_i ? _GEN_124 : _GEN_1829; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1894 = io_sew_8_i ? _GEN_125 : _GEN_1830; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1895 = io_sew_8_i ? _GEN_126 : _GEN_1831; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1896 = io_sew_8_i ? _GEN_127 : _GEN_1832; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1897 = io_sew_8_i ? _GEN_128 : _GEN_1833; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1898 = io_sew_8_i ? _GEN_129 : _GEN_1834; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1899 = io_sew_8_i ? _GEN_106 : _GEN_1843; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1900 = io_sew_8_i ? _GEN_107 : _GEN_1844; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1901 = io_sew_8_i ? _GEN_108 : _GEN_1845; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1902 = io_sew_8_i ? _GEN_109 : _GEN_1846; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1903 = io_sew_8_i ? _GEN_110 : _GEN_1847; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1904 = io_sew_8_i ? _GEN_111 : _GEN_1848; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1905 = io_sew_8_i ? _GEN_112 : _GEN_1849; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1906 = io_sew_8_i ? _GEN_113 : _GEN_1850; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 776:43]
  wire  _GEN_1907 = io_mask_i[0] ? vs1_data_e8_0[0] : vs2_data_e8_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1908 = io_mask_i[0] ? vs1_data_e8_0[1] : vs2_data_e8_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1909 = io_mask_i[0] ? vs1_data_e8_0[2] : vs2_data_e8_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1910 = io_mask_i[0] ? vs1_data_e8_0[3] : vs2_data_e8_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1911 = io_mask_i[0] ? vs1_data_e8_0[4] : vs2_data_e8_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1912 = io_mask_i[0] ? vs1_data_e8_0[5] : vs2_data_e8_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1913 = io_mask_i[0] ? vs1_data_e8_0[6] : vs2_data_e8_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1914 = io_mask_i[0] ? vs1_data_e8_0[7] : vs2_data_e8_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1915 = io_mask_i[1] ? vs1_data_e8_1[0] : vs2_data_e8_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1916 = io_mask_i[1] ? vs1_data_e8_1[1] : vs2_data_e8_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1917 = io_mask_i[1] ? vs1_data_e8_1[2] : vs2_data_e8_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1918 = io_mask_i[1] ? vs1_data_e8_1[3] : vs2_data_e8_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1919 = io_mask_i[1] ? vs1_data_e8_1[4] : vs2_data_e8_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1920 = io_mask_i[1] ? vs1_data_e8_1[5] : vs2_data_e8_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1921 = io_mask_i[1] ? vs1_data_e8_1[6] : vs2_data_e8_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1922 = io_mask_i[1] ? vs1_data_e8_1[7] : vs2_data_e8_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1923 = io_mask_i[2] ? vs1_data_e8_2[0] : vs2_data_e8_2[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1924 = io_mask_i[2] ? vs1_data_e8_2[1] : vs2_data_e8_2[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1925 = io_mask_i[2] ? vs1_data_e8_2[2] : vs2_data_e8_2[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1926 = io_mask_i[2] ? vs1_data_e8_2[3] : vs2_data_e8_2[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1927 = io_mask_i[2] ? vs1_data_e8_2[4] : vs2_data_e8_2[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1928 = io_mask_i[2] ? vs1_data_e8_2[5] : vs2_data_e8_2[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1929 = io_mask_i[2] ? vs1_data_e8_2[6] : vs2_data_e8_2[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1930 = io_mask_i[2] ? vs1_data_e8_2[7] : vs2_data_e8_2[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1931 = io_mask_i[3] ? vs1_data_e8_3[0] : vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1932 = io_mask_i[3] ? vs1_data_e8_3[1] : vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1933 = io_mask_i[3] ? vs1_data_e8_3[2] : vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1934 = io_mask_i[3] ? vs1_data_e8_3[3] : vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1935 = io_mask_i[3] ? vs1_data_e8_3[4] : vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1936 = io_mask_i[3] ? vs1_data_e8_3[5] : vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1937 = io_mask_i[3] ? vs1_data_e8_3[6] : vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1938 = io_mask_i[3] ? vs1_data_e8_3[7] : vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 803:52 805:51 809:51]
  wire  _GEN_1939 = io_mask_i[0] ? vs1_data_e16_0[0] : vs2_data_e16_0[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1940 = io_mask_i[0] ? vs1_data_e16_0[1] : vs2_data_e16_0[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1941 = io_mask_i[0] ? vs1_data_e16_0[2] : vs2_data_e16_0[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1942 = io_mask_i[0] ? vs1_data_e16_0[3] : vs2_data_e16_0[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1943 = io_mask_i[0] ? vs1_data_e16_0[4] : vs2_data_e16_0[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1944 = io_mask_i[0] ? vs1_data_e16_0[5] : vs2_data_e16_0[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1945 = io_mask_i[0] ? vs1_data_e16_0[6] : vs2_data_e16_0[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1946 = io_mask_i[0] ? vs1_data_e16_0[7] : vs2_data_e16_0[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1947 = io_mask_i[0] ? vs1_data_e16_0[8] : vs2_data_e16_0[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1948 = io_mask_i[0] ? vs1_data_e16_0[9] : vs2_data_e16_0[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1949 = io_mask_i[0] ? vs1_data_e16_0[10] : vs2_data_e16_0[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1950 = io_mask_i[0] ? vs1_data_e16_0[11] : vs2_data_e16_0[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1951 = io_mask_i[0] ? vs1_data_e16_0[12] : vs2_data_e16_0[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1952 = io_mask_i[0] ? vs1_data_e16_0[13] : vs2_data_e16_0[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1953 = io_mask_i[0] ? vs1_data_e16_0[14] : vs2_data_e16_0[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1954 = io_mask_i[0] ? vs1_data_e16_0[15] : vs2_data_e16_0[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1955 = io_mask_i[1] ? vs1_data_e16_1[0] : vs2_data_e16_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1956 = io_mask_i[1] ? vs1_data_e16_1[1] : vs2_data_e16_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1957 = io_mask_i[1] ? vs1_data_e16_1[2] : vs2_data_e16_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1958 = io_mask_i[1] ? vs1_data_e16_1[3] : vs2_data_e16_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1959 = io_mask_i[1] ? vs1_data_e16_1[4] : vs2_data_e16_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1960 = io_mask_i[1] ? vs1_data_e16_1[5] : vs2_data_e16_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1961 = io_mask_i[1] ? vs1_data_e16_1[6] : vs2_data_e16_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1962 = io_mask_i[1] ? vs1_data_e16_1[7] : vs2_data_e16_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1963 = io_mask_i[1] ? vs1_data_e16_1[8] : vs2_data_e16_1[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1964 = io_mask_i[1] ? vs1_data_e16_1[9] : vs2_data_e16_1[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1965 = io_mask_i[1] ? vs1_data_e16_1[10] : vs2_data_e16_1[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1966 = io_mask_i[1] ? vs1_data_e16_1[11] : vs2_data_e16_1[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1967 = io_mask_i[1] ? vs1_data_e16_1[12] : vs2_data_e16_1[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1968 = io_mask_i[1] ? vs1_data_e16_1[13] : vs2_data_e16_1[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1969 = io_mask_i[1] ? vs1_data_e16_1[14] : vs2_data_e16_1[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1970 = io_mask_i[1] ? vs1_data_e16_1[15] : vs2_data_e16_1[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 815:52 817:50 821:50]
  wire  _GEN_1971 = io_mask_i[0] ? io_vs1_data_i[0] : io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1972 = io_mask_i[0] ? io_vs1_data_i[1] : io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1973 = io_mask_i[0] ? io_vs1_data_i[2] : io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1974 = io_mask_i[0] ? io_vs1_data_i[3] : io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1975 = io_mask_i[0] ? io_vs1_data_i[4] : io_vs2_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1976 = io_mask_i[0] ? io_vs1_data_i[5] : io_vs2_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1977 = io_mask_i[0] ? io_vs1_data_i[6] : io_vs2_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1978 = io_mask_i[0] ? io_vs1_data_i[7] : io_vs2_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1979 = io_mask_i[0] ? io_vs1_data_i[8] : io_vs2_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1980 = io_mask_i[0] ? io_vs1_data_i[9] : io_vs2_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1981 = io_mask_i[0] ? io_vs1_data_i[10] : io_vs2_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1982 = io_mask_i[0] ? io_vs1_data_i[11] : io_vs2_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1983 = io_mask_i[0] ? io_vs1_data_i[12] : io_vs2_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1984 = io_mask_i[0] ? io_vs1_data_i[13] : io_vs2_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1985 = io_mask_i[0] ? io_vs1_data_i[14] : io_vs2_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1986 = io_mask_i[0] ? io_vs1_data_i[15] : io_vs2_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1987 = io_mask_i[0] ? io_vs1_data_i[16] : io_vs2_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1988 = io_mask_i[0] ? io_vs1_data_i[17] : io_vs2_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1989 = io_mask_i[0] ? io_vs1_data_i[18] : io_vs2_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1990 = io_mask_i[0] ? io_vs1_data_i[19] : io_vs2_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1991 = io_mask_i[0] ? io_vs1_data_i[20] : io_vs2_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1992 = io_mask_i[0] ? io_vs1_data_i[21] : io_vs2_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1993 = io_mask_i[0] ? io_vs1_data_i[22] : io_vs2_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1994 = io_mask_i[0] ? io_vs1_data_i[23] : io_vs2_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1995 = io_mask_i[0] ? io_vs1_data_i[24] : io_vs2_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1996 = io_mask_i[0] ? io_vs1_data_i[25] : io_vs2_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1997 = io_mask_i[0] ? io_vs1_data_i[26] : io_vs2_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1998 = io_mask_i[0] ? io_vs1_data_i[27] : io_vs2_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_1999 = io_mask_i[0] ? io_vs1_data_i[28] : io_vs2_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_2000 = io_mask_i[0] ? io_vs1_data_i[29] : io_vs2_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_2001 = io_mask_i[0] ? io_vs1_data_i[30] : io_vs2_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_2002 = io_mask_i[0] ? io_vs1_data_i[31] : io_vs2_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 826:52 828:46 832:46]
  wire  _GEN_2003 = io_sew_32_i ? _GEN_1971 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2004 = io_sew_32_i ? _GEN_1972 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2005 = io_sew_32_i ? _GEN_1973 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2006 = io_sew_32_i ? _GEN_1974 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2007 = io_sew_32_i ? _GEN_1975 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2008 = io_sew_32_i ? _GEN_1976 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2009 = io_sew_32_i ? _GEN_1977 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2010 = io_sew_32_i ? _GEN_1978 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2011 = io_sew_32_i ? _GEN_1979 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2012 = io_sew_32_i ? _GEN_1980 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2013 = io_sew_32_i ? _GEN_1981 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2014 = io_sew_32_i ? _GEN_1982 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2015 = io_sew_32_i ? _GEN_1983 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2016 = io_sew_32_i ? _GEN_1984 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2017 = io_sew_32_i ? _GEN_1985 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2018 = io_sew_32_i ? _GEN_1986 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2019 = io_sew_32_i ? _GEN_1987 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2020 = io_sew_32_i ? _GEN_1988 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2021 = io_sew_32_i ? _GEN_1989 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2022 = io_sew_32_i ? _GEN_1990 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2023 = io_sew_32_i ? _GEN_1991 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2024 = io_sew_32_i ? _GEN_1992 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2025 = io_sew_32_i ? _GEN_1993 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2026 = io_sew_32_i ? _GEN_1994 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2027 = io_sew_32_i ? _GEN_1995 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2028 = io_sew_32_i ? _GEN_1996 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2029 = io_sew_32_i ? _GEN_1997 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2030 = io_sew_32_i ? _GEN_1998 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2031 = io_sew_32_i ? _GEN_1999 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2032 = io_sew_32_i ? _GEN_2000 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2033 = io_sew_32_i ? _GEN_2001 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2034 = io_sew_32_i ? _GEN_2002 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 825:51]
  wire  _GEN_2035 = io_sew_16_i ? _GEN_1939 : _GEN_2003; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2036 = io_sew_16_i ? _GEN_1940 : _GEN_2004; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2037 = io_sew_16_i ? _GEN_1941 : _GEN_2005; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2038 = io_sew_16_i ? _GEN_1942 : _GEN_2006; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2039 = io_sew_16_i ? _GEN_1943 : _GEN_2007; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2040 = io_sew_16_i ? _GEN_1944 : _GEN_2008; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2041 = io_sew_16_i ? _GEN_1945 : _GEN_2009; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2042 = io_sew_16_i ? _GEN_1946 : _GEN_2010; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2043 = io_sew_16_i ? _GEN_1947 : _GEN_2011; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2044 = io_sew_16_i ? _GEN_1948 : _GEN_2012; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2045 = io_sew_16_i ? _GEN_1949 : _GEN_2013; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2046 = io_sew_16_i ? _GEN_1950 : _GEN_2014; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2047 = io_sew_16_i ? _GEN_1951 : _GEN_2015; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2048 = io_sew_16_i ? _GEN_1952 : _GEN_2016; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2049 = io_sew_16_i ? _GEN_1953 : _GEN_2017; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2050 = io_sew_16_i ? _GEN_1954 : _GEN_2018; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2051 = io_sew_16_i ? _GEN_1955 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2052 = io_sew_16_i ? _GEN_1956 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2053 = io_sew_16_i ? _GEN_1957 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2054 = io_sew_16_i ? _GEN_1958 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2055 = io_sew_16_i ? _GEN_1959 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2056 = io_sew_16_i ? _GEN_1960 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2057 = io_sew_16_i ? _GEN_1961 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2058 = io_sew_16_i ? _GEN_1962 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2059 = io_sew_16_i ? _GEN_1963 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2060 = io_sew_16_i ? _GEN_1964 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2061 = io_sew_16_i ? _GEN_1965 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2062 = io_sew_16_i ? _GEN_1966 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2063 = io_sew_16_i ? _GEN_1967 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2064 = io_sew_16_i ? _GEN_1968 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2065 = io_sew_16_i ? _GEN_1969 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2066 = io_sew_16_i ? _GEN_1970 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2067 = io_sew_16_i ? _GEN_98 : _GEN_2019; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2068 = io_sew_16_i ? _GEN_99 : _GEN_2020; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2069 = io_sew_16_i ? _GEN_100 : _GEN_2021; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2070 = io_sew_16_i ? _GEN_101 : _GEN_2022; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2071 = io_sew_16_i ? _GEN_102 : _GEN_2023; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2072 = io_sew_16_i ? _GEN_103 : _GEN_2024; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2073 = io_sew_16_i ? _GEN_104 : _GEN_2025; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2074 = io_sew_16_i ? _GEN_105 : _GEN_2026; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2075 = io_sew_16_i ? _GEN_106 : _GEN_2027; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2076 = io_sew_16_i ? _GEN_107 : _GEN_2028; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2077 = io_sew_16_i ? _GEN_108 : _GEN_2029; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2078 = io_sew_16_i ? _GEN_109 : _GEN_2030; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2079 = io_sew_16_i ? _GEN_110 : _GEN_2031; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2080 = io_sew_16_i ? _GEN_111 : _GEN_2032; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2081 = io_sew_16_i ? _GEN_112 : _GEN_2033; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2082 = io_sew_16_i ? _GEN_113 : _GEN_2034; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 813:51]
  wire  _GEN_2083 = io_sew_8_i ? _GEN_1907 : _GEN_2035; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2084 = io_sew_8_i ? _GEN_1908 : _GEN_2036; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2085 = io_sew_8_i ? _GEN_1909 : _GEN_2037; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2086 = io_sew_8_i ? _GEN_1910 : _GEN_2038; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2087 = io_sew_8_i ? _GEN_1911 : _GEN_2039; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2088 = io_sew_8_i ? _GEN_1912 : _GEN_2040; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2089 = io_sew_8_i ? _GEN_1913 : _GEN_2041; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2090 = io_sew_8_i ? _GEN_1914 : _GEN_2042; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2091 = io_sew_8_i ? _GEN_1915 : _GEN_2067; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2092 = io_sew_8_i ? _GEN_1916 : _GEN_2068; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2093 = io_sew_8_i ? _GEN_1917 : _GEN_2069; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2094 = io_sew_8_i ? _GEN_1918 : _GEN_2070; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2095 = io_sew_8_i ? _GEN_1919 : _GEN_2071; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2096 = io_sew_8_i ? _GEN_1920 : _GEN_2072; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2097 = io_sew_8_i ? _GEN_1921 : _GEN_2073; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2098 = io_sew_8_i ? _GEN_1922 : _GEN_2074; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2099 = io_sew_8_i ? _GEN_1923 : _GEN_2051; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2100 = io_sew_8_i ? _GEN_1924 : _GEN_2052; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2101 = io_sew_8_i ? _GEN_1925 : _GEN_2053; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2102 = io_sew_8_i ? _GEN_1926 : _GEN_2054; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2103 = io_sew_8_i ? _GEN_1927 : _GEN_2055; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2104 = io_sew_8_i ? _GEN_1928 : _GEN_2056; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2105 = io_sew_8_i ? _GEN_1929 : _GEN_2057; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2106 = io_sew_8_i ? _GEN_1930 : _GEN_2058; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2107 = io_sew_8_i ? _GEN_1931 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2108 = io_sew_8_i ? _GEN_1932 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2109 = io_sew_8_i ? _GEN_1933 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2110 = io_sew_8_i ? _GEN_1934 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2111 = io_sew_8_i ? _GEN_1935 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2112 = io_sew_8_i ? _GEN_1936 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2113 = io_sew_8_i ? _GEN_1937 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2114 = io_sew_8_i ? _GEN_1938 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2115 = io_sew_8_i ? _GEN_90 : _GEN_2043; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2116 = io_sew_8_i ? _GEN_91 : _GEN_2044; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2117 = io_sew_8_i ? _GEN_92 : _GEN_2045; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2118 = io_sew_8_i ? _GEN_93 : _GEN_2046; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2119 = io_sew_8_i ? _GEN_94 : _GEN_2047; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2120 = io_sew_8_i ? _GEN_95 : _GEN_2048; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2121 = io_sew_8_i ? _GEN_96 : _GEN_2049; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2122 = io_sew_8_i ? _GEN_97 : _GEN_2050; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2123 = io_sew_8_i ? _GEN_122 : _GEN_2059; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2124 = io_sew_8_i ? _GEN_123 : _GEN_2060; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2125 = io_sew_8_i ? _GEN_124 : _GEN_2061; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2126 = io_sew_8_i ? _GEN_125 : _GEN_2062; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2127 = io_sew_8_i ? _GEN_126 : _GEN_2063; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2128 = io_sew_8_i ? _GEN_127 : _GEN_2064; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2129 = io_sew_8_i ? _GEN_128 : _GEN_2065; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2130 = io_sew_8_i ? _GEN_129 : _GEN_2066; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2131 = io_sew_8_i ? _GEN_106 : _GEN_2075; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2132 = io_sew_8_i ? _GEN_107 : _GEN_2076; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2133 = io_sew_8_i ? _GEN_108 : _GEN_2077; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2134 = io_sew_8_i ? _GEN_109 : _GEN_2078; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2135 = io_sew_8_i ? _GEN_110 : _GEN_2079; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2136 = io_sew_8_i ? _GEN_111 : _GEN_2080; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2137 = io_sew_8_i ? _GEN_112 : _GEN_2081; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2138 = io_sew_8_i ? _GEN_113 : _GEN_2082; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 801:43]
  wire  _GEN_2139 = io_sew_32_i ? io_vs1_data_i[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2140 = io_sew_32_i ? io_vs1_data_i[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2141 = io_sew_32_i ? io_vs1_data_i[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2142 = io_sew_32_i ? io_vs1_data_i[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2143 = io_sew_32_i ? io_vs1_data_i[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2144 = io_sew_32_i ? io_vs1_data_i[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2145 = io_sew_32_i ? io_vs1_data_i[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2146 = io_sew_32_i ? io_vs1_data_i[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2147 = io_sew_32_i ? io_vs1_data_i[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2148 = io_sew_32_i ? io_vs1_data_i[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2149 = io_sew_32_i ? io_vs1_data_i[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2150 = io_sew_32_i ? io_vs1_data_i[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2151 = io_sew_32_i ? io_vs1_data_i[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2152 = io_sew_32_i ? io_vs1_data_i[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2153 = io_sew_32_i ? io_vs1_data_i[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2154 = io_sew_32_i ? io_vs1_data_i[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2155 = io_sew_32_i ? io_vs1_data_i[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2156 = io_sew_32_i ? io_vs1_data_i[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2157 = io_sew_32_i ? io_vs1_data_i[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2158 = io_sew_32_i ? io_vs1_data_i[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2159 = io_sew_32_i ? io_vs1_data_i[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2160 = io_sew_32_i ? io_vs1_data_i[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2161 = io_sew_32_i ? io_vs1_data_i[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2162 = io_sew_32_i ? io_vs1_data_i[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2163 = io_sew_32_i ? io_vs1_data_i[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2164 = io_sew_32_i ? io_vs1_data_i[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2165 = io_sew_32_i ? io_vs1_data_i[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2166 = io_sew_32_i ? io_vs1_data_i[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2167 = io_sew_32_i ? io_vs1_data_i[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2168 = io_sew_32_i ? io_vs1_data_i[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2169 = io_sew_32_i ? io_vs1_data_i[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2170 = io_sew_32_i ? io_vs1_data_i[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 850:51 852:38]
  wire  _GEN_2171 = io_sew_16_i ? vs1_data_e16_0[0] : _GEN_2139; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2172 = io_sew_16_i ? vs1_data_e16_0[1] : _GEN_2140; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2173 = io_sew_16_i ? vs1_data_e16_0[2] : _GEN_2141; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2174 = io_sew_16_i ? vs1_data_e16_0[3] : _GEN_2142; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2175 = io_sew_16_i ? vs1_data_e16_0[4] : _GEN_2143; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2176 = io_sew_16_i ? vs1_data_e16_0[5] : _GEN_2144; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2177 = io_sew_16_i ? vs1_data_e16_0[6] : _GEN_2145; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2178 = io_sew_16_i ? vs1_data_e16_0[7] : _GEN_2146; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2179 = io_sew_16_i ? vs1_data_e16_0[8] : _GEN_2147; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2180 = io_sew_16_i ? vs1_data_e16_0[9] : _GEN_2148; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2181 = io_sew_16_i ? vs1_data_e16_0[10] : _GEN_2149; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2182 = io_sew_16_i ? vs1_data_e16_0[11] : _GEN_2150; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2183 = io_sew_16_i ? vs1_data_e16_0[12] : _GEN_2151; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2184 = io_sew_16_i ? vs1_data_e16_0[13] : _GEN_2152; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2185 = io_sew_16_i ? vs1_data_e16_0[14] : _GEN_2153; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2186 = io_sew_16_i ? vs1_data_e16_0[15] : _GEN_2154; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2187 = io_sew_16_i ? vs1_data_e16_1[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2188 = io_sew_16_i ? vs1_data_e16_1[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2189 = io_sew_16_i ? vs1_data_e16_1[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2190 = io_sew_16_i ? vs1_data_e16_1[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2191 = io_sew_16_i ? vs1_data_e16_1[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2192 = io_sew_16_i ? vs1_data_e16_1[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2193 = io_sew_16_i ? vs1_data_e16_1[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2194 = io_sew_16_i ? vs1_data_e16_1[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2195 = io_sew_16_i ? vs1_data_e16_1[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2196 = io_sew_16_i ? vs1_data_e16_1[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2197 = io_sew_16_i ? vs1_data_e16_1[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2198 = io_sew_16_i ? vs1_data_e16_1[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2199 = io_sew_16_i ? vs1_data_e16_1[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2200 = io_sew_16_i ? vs1_data_e16_1[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2201 = io_sew_16_i ? vs1_data_e16_1[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2202 = io_sew_16_i ? vs1_data_e16_1[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51 847:46]
  wire  _GEN_2203 = io_sew_16_i ? _GEN_98 : _GEN_2155; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2204 = io_sew_16_i ? _GEN_99 : _GEN_2156; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2205 = io_sew_16_i ? _GEN_100 : _GEN_2157; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2206 = io_sew_16_i ? _GEN_101 : _GEN_2158; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2207 = io_sew_16_i ? _GEN_102 : _GEN_2159; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2208 = io_sew_16_i ? _GEN_103 : _GEN_2160; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2209 = io_sew_16_i ? _GEN_104 : _GEN_2161; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2210 = io_sew_16_i ? _GEN_105 : _GEN_2162; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2211 = io_sew_16_i ? _GEN_106 : _GEN_2163; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2212 = io_sew_16_i ? _GEN_107 : _GEN_2164; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2213 = io_sew_16_i ? _GEN_108 : _GEN_2165; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2214 = io_sew_16_i ? _GEN_109 : _GEN_2166; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2215 = io_sew_16_i ? _GEN_110 : _GEN_2167; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2216 = io_sew_16_i ? _GEN_111 : _GEN_2168; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2217 = io_sew_16_i ? _GEN_112 : _GEN_2169; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2218 = io_sew_16_i ? _GEN_113 : _GEN_2170; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 844:51]
  wire  _GEN_2219 = io_sew_8_i ? vs1_data_e8_0[0] : _GEN_2171; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2220 = io_sew_8_i ? vs1_data_e8_0[1] : _GEN_2172; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2221 = io_sew_8_i ? vs1_data_e8_0[2] : _GEN_2173; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2222 = io_sew_8_i ? vs1_data_e8_0[3] : _GEN_2174; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2223 = io_sew_8_i ? vs1_data_e8_0[4] : _GEN_2175; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2224 = io_sew_8_i ? vs1_data_e8_0[5] : _GEN_2176; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2225 = io_sew_8_i ? vs1_data_e8_0[6] : _GEN_2177; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2226 = io_sew_8_i ? vs1_data_e8_0[7] : _GEN_2178; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2227 = io_sew_8_i ? vs1_data_e8_1[0] : _GEN_2203; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2228 = io_sew_8_i ? vs1_data_e8_1[1] : _GEN_2204; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2229 = io_sew_8_i ? vs1_data_e8_1[2] : _GEN_2205; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2230 = io_sew_8_i ? vs1_data_e8_1[3] : _GEN_2206; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2231 = io_sew_8_i ? vs1_data_e8_1[4] : _GEN_2207; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2232 = io_sew_8_i ? vs1_data_e8_1[5] : _GEN_2208; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2233 = io_sew_8_i ? vs1_data_e8_1[6] : _GEN_2209; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2234 = io_sew_8_i ? vs1_data_e8_1[7] : _GEN_2210; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2235 = io_sew_8_i ? vs1_data_e8_2[0] : _GEN_2187; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2236 = io_sew_8_i ? vs1_data_e8_2[1] : _GEN_2188; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2237 = io_sew_8_i ? vs1_data_e8_2[2] : _GEN_2189; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2238 = io_sew_8_i ? vs1_data_e8_2[3] : _GEN_2190; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2239 = io_sew_8_i ? vs1_data_e8_2[4] : _GEN_2191; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2240 = io_sew_8_i ? vs1_data_e8_2[5] : _GEN_2192; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2241 = io_sew_8_i ? vs1_data_e8_2[6] : _GEN_2193; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2242 = io_sew_8_i ? vs1_data_e8_2[7] : _GEN_2194; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2243 = io_sew_8_i ? vs1_data_e8_3[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2244 = io_sew_8_i ? vs1_data_e8_3[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2245 = io_sew_8_i ? vs1_data_e8_3[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2246 = io_sew_8_i ? vs1_data_e8_3[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2247 = io_sew_8_i ? vs1_data_e8_3[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2248 = io_sew_8_i ? vs1_data_e8_3[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2249 = io_sew_8_i ? vs1_data_e8_3[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2250 = io_sew_8_i ? vs1_data_e8_3[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43 841:47]
  wire  _GEN_2251 = io_sew_8_i ? _GEN_90 : _GEN_2179; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2252 = io_sew_8_i ? _GEN_91 : _GEN_2180; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2253 = io_sew_8_i ? _GEN_92 : _GEN_2181; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2254 = io_sew_8_i ? _GEN_93 : _GEN_2182; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2255 = io_sew_8_i ? _GEN_94 : _GEN_2183; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2256 = io_sew_8_i ? _GEN_95 : _GEN_2184; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2257 = io_sew_8_i ? _GEN_96 : _GEN_2185; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2258 = io_sew_8_i ? _GEN_97 : _GEN_2186; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2259 = io_sew_8_i ? _GEN_122 : _GEN_2195; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2260 = io_sew_8_i ? _GEN_123 : _GEN_2196; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2261 = io_sew_8_i ? _GEN_124 : _GEN_2197; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2262 = io_sew_8_i ? _GEN_125 : _GEN_2198; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2263 = io_sew_8_i ? _GEN_126 : _GEN_2199; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2264 = io_sew_8_i ? _GEN_127 : _GEN_2200; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2265 = io_sew_8_i ? _GEN_128 : _GEN_2201; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2266 = io_sew_8_i ? _GEN_129 : _GEN_2202; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2267 = io_sew_8_i ? _GEN_106 : _GEN_2211; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2268 = io_sew_8_i ? _GEN_107 : _GEN_2212; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2269 = io_sew_8_i ? _GEN_108 : _GEN_2213; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2270 = io_sew_8_i ? _GEN_109 : _GEN_2214; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2271 = io_sew_8_i ? _GEN_110 : _GEN_2215; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2272 = io_sew_8_i ? _GEN_111 : _GEN_2216; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2273 = io_sew_8_i ? _GEN_112 : _GEN_2217; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2274 = io_sew_8_i ? _GEN_113 : _GEN_2218; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 838:43]
  wire  _GEN_2275 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2276 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2277 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2278 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2279 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2280 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2281 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2282 = vs1_data_e8_0 == 8'h3 & vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2283 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[0] : _GEN_2275; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2284 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[1] : _GEN_2276; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2285 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[2] : _GEN_2277; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2286 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[3] : _GEN_2278; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2287 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[4] : _GEN_2279; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2288 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[5] : _GEN_2280; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2289 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[6] : _GEN_2281; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2290 = vs1_data_e8_0 == 8'h2 ? vs2_data_e8_2[7] : _GEN_2282; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2291 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[0] : _GEN_2283; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2292 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[1] : _GEN_2284; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2293 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[2] : _GEN_2285; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2294 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[3] : _GEN_2286; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2295 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[4] : _GEN_2287; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2296 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[5] : _GEN_2288; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2297 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[6] : _GEN_2289; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2298 = vs1_data_e8_0 == 8'h1 ? vs2_data_e8_1[7] : _GEN_2290; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2299 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[0] : _GEN_2291; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2300 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[1] : _GEN_2292; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2301 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[2] : _GEN_2293; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2302 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[3] : _GEN_2294; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2303 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[4] : _GEN_2295; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2304 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[5] : _GEN_2296; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2305 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[6] : _GEN_2297; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2306 = vs1_data_e8_0 == 8'h0 ? vs2_data_e8_0[7] : _GEN_2298; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2307 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2308 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2309 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2310 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2311 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2312 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2313 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2314 = vs1_data_e8_1 == 8'h3 & vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2315 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[0] : _GEN_2307; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2316 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[1] : _GEN_2308; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2317 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[2] : _GEN_2309; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2318 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[3] : _GEN_2310; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2319 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[4] : _GEN_2311; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2320 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[5] : _GEN_2312; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2321 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[6] : _GEN_2313; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2322 = vs1_data_e8_1 == 8'h2 ? vs2_data_e8_2[7] : _GEN_2314; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2323 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[0] : _GEN_2315; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2324 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[1] : _GEN_2316; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2325 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[2] : _GEN_2317; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2326 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[3] : _GEN_2318; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2327 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[4] : _GEN_2319; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2328 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[5] : _GEN_2320; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2329 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[6] : _GEN_2321; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2330 = vs1_data_e8_1 == 8'h1 ? vs2_data_e8_1[7] : _GEN_2322; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2331 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[0] : _GEN_2323; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2332 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[1] : _GEN_2324; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2333 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[2] : _GEN_2325; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2334 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[3] : _GEN_2326; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2335 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[4] : _GEN_2327; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2336 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[5] : _GEN_2328; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2337 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[6] : _GEN_2329; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2338 = vs1_data_e8_1 == 8'h0 ? vs2_data_e8_0[7] : _GEN_2330; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2339 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2340 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2341 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2342 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2343 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2344 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2345 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2346 = vs1_data_e8_2 == 8'h3 & vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2347 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[0] : _GEN_2339; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2348 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[1] : _GEN_2340; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2349 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[2] : _GEN_2341; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2350 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[3] : _GEN_2342; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2351 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[4] : _GEN_2343; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2352 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[5] : _GEN_2344; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2353 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[6] : _GEN_2345; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2354 = vs1_data_e8_2 == 8'h2 ? vs2_data_e8_2[7] : _GEN_2346; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2355 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[0] : _GEN_2347; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2356 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[1] : _GEN_2348; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2357 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[2] : _GEN_2349; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2358 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[3] : _GEN_2350; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2359 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[4] : _GEN_2351; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2360 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[5] : _GEN_2352; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2361 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[6] : _GEN_2353; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2362 = vs1_data_e8_2 == 8'h1 ? vs2_data_e8_1[7] : _GEN_2354; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2363 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[0] : _GEN_2355; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2364 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[1] : _GEN_2356; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2365 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[2] : _GEN_2357; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2366 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[3] : _GEN_2358; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2367 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[4] : _GEN_2359; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2368 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[5] : _GEN_2360; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2369 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[6] : _GEN_2361; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2370 = vs1_data_e8_2 == 8'h0 ? vs2_data_e8_0[7] : _GEN_2362; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2371 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2372 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2373 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2374 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2375 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2376 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2377 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2378 = vs1_data_e8_3 == 8'h3 & vs2_data_e8_3[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 871:64 873:51 877:51]
  wire  _GEN_2379 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[0] : _GEN_2371; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2380 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[1] : _GEN_2372; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2381 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[2] : _GEN_2373; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2382 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[3] : _GEN_2374; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2383 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[4] : _GEN_2375; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2384 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[5] : _GEN_2376; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2385 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[6] : _GEN_2377; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2386 = vs1_data_e8_3 == 8'h2 ? vs2_data_e8_2[7] : _GEN_2378; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 867:64 869:51]
  wire  _GEN_2387 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[0] : _GEN_2379; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2388 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[1] : _GEN_2380; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2389 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[2] : _GEN_2381; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2390 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[3] : _GEN_2382; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2391 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[4] : _GEN_2383; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2392 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[5] : _GEN_2384; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2393 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[6] : _GEN_2385; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2394 = vs1_data_e8_3 == 8'h1 ? vs2_data_e8_1[7] : _GEN_2386; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 863:64 865:51]
  wire  _GEN_2395 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[0] : _GEN_2387; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2396 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[1] : _GEN_2388; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2397 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[2] : _GEN_2389; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2398 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[3] : _GEN_2390; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2399 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[4] : _GEN_2391; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2400 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[5] : _GEN_2392; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2401 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[6] : _GEN_2393; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2402 = vs1_data_e8_3 == 8'h0 ? vs2_data_e8_0[7] : _GEN_2394; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 859:58 861:51]
  wire  _GEN_2403 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2404 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2405 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2406 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2407 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2408 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2409 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2410 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2411 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2412 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2413 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2414 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2415 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2416 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2417 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2418 = vs1_data_e16_0 == 16'h1 & vs2_data_e16_1[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2419 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[0] : _GEN_2403; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2420 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[1] : _GEN_2404; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2421 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[2] : _GEN_2405; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2422 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[3] : _GEN_2406; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2423 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[4] : _GEN_2407; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2424 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[5] : _GEN_2408; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2425 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[6] : _GEN_2409; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2426 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[7] : _GEN_2410; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2427 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[8] : _GEN_2411; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2428 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[9] : _GEN_2412; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2429 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[10] : _GEN_2413; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2430 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[11] : _GEN_2414; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2431 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[12] : _GEN_2415; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2432 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[13] : _GEN_2416; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2433 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[14] : _GEN_2417; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2434 = vs1_data_e16_0 == 16'h0 ? vs2_data_e16_0[15] : _GEN_2418; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2435 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2436 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2437 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2438 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2439 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2440 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2441 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2442 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2443 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2444 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2445 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2446 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2447 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2448 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2449 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2450 = vs1_data_e16_1 == 16'h1 & vs2_data_e16_1[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 887:65 889:50 893:50]
  wire  _GEN_2451 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[0] : _GEN_2435; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2452 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[1] : _GEN_2436; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2453 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[2] : _GEN_2437; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2454 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[3] : _GEN_2438; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2455 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[4] : _GEN_2439; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2456 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[5] : _GEN_2440; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2457 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[6] : _GEN_2441; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2458 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[7] : _GEN_2442; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2459 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[8] : _GEN_2443; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2460 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[9] : _GEN_2444; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2461 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[10] : _GEN_2445; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2462 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[11] : _GEN_2446; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2463 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[12] : _GEN_2447; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2464 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[13] : _GEN_2448; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2465 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[14] : _GEN_2449; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2466 = vs1_data_e16_1 == 16'h0 ? vs2_data_e16_0[15] : _GEN_2450; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 883:59 885:50]
  wire  _GEN_2467 = io_vs1_data_i == 32'h0 & io_vs2_data_i[0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2468 = io_vs1_data_i == 32'h0 & io_vs2_data_i[1]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2469 = io_vs1_data_i == 32'h0 & io_vs2_data_i[2]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2470 = io_vs1_data_i == 32'h0 & io_vs2_data_i[3]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2471 = io_vs1_data_i == 32'h0 & io_vs2_data_i[4]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2472 = io_vs1_data_i == 32'h0 & io_vs2_data_i[5]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2473 = io_vs1_data_i == 32'h0 & io_vs2_data_i[6]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2474 = io_vs1_data_i == 32'h0 & io_vs2_data_i[7]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2475 = io_vs1_data_i == 32'h0 & io_vs2_data_i[8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2476 = io_vs1_data_i == 32'h0 & io_vs2_data_i[9]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2477 = io_vs1_data_i == 32'h0 & io_vs2_data_i[10]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2478 = io_vs1_data_i == 32'h0 & io_vs2_data_i[11]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2479 = io_vs1_data_i == 32'h0 & io_vs2_data_i[12]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2480 = io_vs1_data_i == 32'h0 & io_vs2_data_i[13]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2481 = io_vs1_data_i == 32'h0 & io_vs2_data_i[14]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2482 = io_vs1_data_i == 32'h0 & io_vs2_data_i[15]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2483 = io_vs1_data_i == 32'h0 & io_vs2_data_i[16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2484 = io_vs1_data_i == 32'h0 & io_vs2_data_i[17]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2485 = io_vs1_data_i == 32'h0 & io_vs2_data_i[18]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2486 = io_vs1_data_i == 32'h0 & io_vs2_data_i[19]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2487 = io_vs1_data_i == 32'h0 & io_vs2_data_i[20]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2488 = io_vs1_data_i == 32'h0 & io_vs2_data_i[21]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2489 = io_vs1_data_i == 32'h0 & io_vs2_data_i[22]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2490 = io_vs1_data_i == 32'h0 & io_vs2_data_i[23]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2491 = io_vs1_data_i == 32'h0 & io_vs2_data_i[24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2492 = io_vs1_data_i == 32'h0 & io_vs2_data_i[25]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2493 = io_vs1_data_i == 32'h0 & io_vs2_data_i[26]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2494 = io_vs1_data_i == 32'h0 & io_vs2_data_i[27]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2495 = io_vs1_data_i == 32'h0 & io_vs2_data_i[28]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2496 = io_vs1_data_i == 32'h0 & io_vs2_data_i[29]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2497 = io_vs1_data_i == 32'h0 & io_vs2_data_i[30]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2498 = io_vs1_data_i == 32'h0 & io_vs2_data_i[31]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 898:52 900:46 904:46]
  wire  _GEN_2499 = io_sew_32_i ? _GEN_2467 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2500 = io_sew_32_i ? _GEN_2468 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2501 = io_sew_32_i ? _GEN_2469 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2502 = io_sew_32_i ? _GEN_2470 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2503 = io_sew_32_i ? _GEN_2471 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2504 = io_sew_32_i ? _GEN_2472 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2505 = io_sew_32_i ? _GEN_2473 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2506 = io_sew_32_i ? _GEN_2474 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2507 = io_sew_32_i ? _GEN_2475 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2508 = io_sew_32_i ? _GEN_2476 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2509 = io_sew_32_i ? _GEN_2477 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2510 = io_sew_32_i ? _GEN_2478 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2511 = io_sew_32_i ? _GEN_2479 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2512 = io_sew_32_i ? _GEN_2480 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2513 = io_sew_32_i ? _GEN_2481 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2514 = io_sew_32_i ? _GEN_2482 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2515 = io_sew_32_i ? _GEN_2483 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2516 = io_sew_32_i ? _GEN_2484 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2517 = io_sew_32_i ? _GEN_2485 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2518 = io_sew_32_i ? _GEN_2486 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2519 = io_sew_32_i ? _GEN_2487 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2520 = io_sew_32_i ? _GEN_2488 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2521 = io_sew_32_i ? _GEN_2489 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2522 = io_sew_32_i ? _GEN_2490 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2523 = io_sew_32_i ? _GEN_2491 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2524 = io_sew_32_i ? _GEN_2492 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2525 = io_sew_32_i ? _GEN_2493 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2526 = io_sew_32_i ? _GEN_2494 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2527 = io_sew_32_i ? _GEN_2495 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2528 = io_sew_32_i ? _GEN_2496 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2529 = io_sew_32_i ? _GEN_2497 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2530 = io_sew_32_i ? _GEN_2498 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 897:51]
  wire  _GEN_2531 = io_sew_16_i ? _GEN_2419 : _GEN_2499; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2532 = io_sew_16_i ? _GEN_2420 : _GEN_2500; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2533 = io_sew_16_i ? _GEN_2421 : _GEN_2501; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2534 = io_sew_16_i ? _GEN_2422 : _GEN_2502; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2535 = io_sew_16_i ? _GEN_2423 : _GEN_2503; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2536 = io_sew_16_i ? _GEN_2424 : _GEN_2504; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2537 = io_sew_16_i ? _GEN_2425 : _GEN_2505; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2538 = io_sew_16_i ? _GEN_2426 : _GEN_2506; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2539 = io_sew_16_i ? _GEN_2427 : _GEN_2507; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2540 = io_sew_16_i ? _GEN_2428 : _GEN_2508; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2541 = io_sew_16_i ? _GEN_2429 : _GEN_2509; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2542 = io_sew_16_i ? _GEN_2430 : _GEN_2510; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2543 = io_sew_16_i ? _GEN_2431 : _GEN_2511; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2544 = io_sew_16_i ? _GEN_2432 : _GEN_2512; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2545 = io_sew_16_i ? _GEN_2433 : _GEN_2513; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2546 = io_sew_16_i ? _GEN_2434 : _GEN_2514; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2547 = io_sew_16_i ? _GEN_2451 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2548 = io_sew_16_i ? _GEN_2452 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2549 = io_sew_16_i ? _GEN_2453 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2550 = io_sew_16_i ? _GEN_2454 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2551 = io_sew_16_i ? _GEN_2455 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2552 = io_sew_16_i ? _GEN_2456 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2553 = io_sew_16_i ? _GEN_2457 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2554 = io_sew_16_i ? _GEN_2458 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2555 = io_sew_16_i ? _GEN_2459 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2556 = io_sew_16_i ? _GEN_2460 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2557 = io_sew_16_i ? _GEN_2461 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2558 = io_sew_16_i ? _GEN_2462 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2559 = io_sew_16_i ? _GEN_2463 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2560 = io_sew_16_i ? _GEN_2464 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2561 = io_sew_16_i ? _GEN_2465 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2562 = io_sew_16_i ? _GEN_2466 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2563 = io_sew_16_i ? _GEN_98 : _GEN_2515; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2564 = io_sew_16_i ? _GEN_99 : _GEN_2516; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2565 = io_sew_16_i ? _GEN_100 : _GEN_2517; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2566 = io_sew_16_i ? _GEN_101 : _GEN_2518; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2567 = io_sew_16_i ? _GEN_102 : _GEN_2519; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2568 = io_sew_16_i ? _GEN_103 : _GEN_2520; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2569 = io_sew_16_i ? _GEN_104 : _GEN_2521; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2570 = io_sew_16_i ? _GEN_105 : _GEN_2522; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2571 = io_sew_16_i ? _GEN_106 : _GEN_2523; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2572 = io_sew_16_i ? _GEN_107 : _GEN_2524; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2573 = io_sew_16_i ? _GEN_108 : _GEN_2525; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2574 = io_sew_16_i ? _GEN_109 : _GEN_2526; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2575 = io_sew_16_i ? _GEN_110 : _GEN_2527; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2576 = io_sew_16_i ? _GEN_111 : _GEN_2528; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2577 = io_sew_16_i ? _GEN_112 : _GEN_2529; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2578 = io_sew_16_i ? _GEN_113 : _GEN_2530; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 881:51]
  wire  _GEN_2579 = io_sew_8_i ? _GEN_2299 : _GEN_2531; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2580 = io_sew_8_i ? _GEN_2300 : _GEN_2532; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2581 = io_sew_8_i ? _GEN_2301 : _GEN_2533; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2582 = io_sew_8_i ? _GEN_2302 : _GEN_2534; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2583 = io_sew_8_i ? _GEN_2303 : _GEN_2535; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2584 = io_sew_8_i ? _GEN_2304 : _GEN_2536; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2585 = io_sew_8_i ? _GEN_2305 : _GEN_2537; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2586 = io_sew_8_i ? _GEN_2306 : _GEN_2538; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2587 = io_sew_8_i ? _GEN_2331 : _GEN_2563; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2588 = io_sew_8_i ? _GEN_2332 : _GEN_2564; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2589 = io_sew_8_i ? _GEN_2333 : _GEN_2565; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2590 = io_sew_8_i ? _GEN_2334 : _GEN_2566; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2591 = io_sew_8_i ? _GEN_2335 : _GEN_2567; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2592 = io_sew_8_i ? _GEN_2336 : _GEN_2568; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2593 = io_sew_8_i ? _GEN_2337 : _GEN_2569; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2594 = io_sew_8_i ? _GEN_2338 : _GEN_2570; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2595 = io_sew_8_i ? _GEN_2363 : _GEN_2547; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2596 = io_sew_8_i ? _GEN_2364 : _GEN_2548; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2597 = io_sew_8_i ? _GEN_2365 : _GEN_2549; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2598 = io_sew_8_i ? _GEN_2366 : _GEN_2550; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2599 = io_sew_8_i ? _GEN_2367 : _GEN_2551; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2600 = io_sew_8_i ? _GEN_2368 : _GEN_2552; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2601 = io_sew_8_i ? _GEN_2369 : _GEN_2553; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2602 = io_sew_8_i ? _GEN_2370 : _GEN_2554; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2603 = io_sew_8_i ? _GEN_2395 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2604 = io_sew_8_i ? _GEN_2396 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2605 = io_sew_8_i ? _GEN_2397 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2606 = io_sew_8_i ? _GEN_2398 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2607 = io_sew_8_i ? _GEN_2399 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2608 = io_sew_8_i ? _GEN_2400 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2609 = io_sew_8_i ? _GEN_2401 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2610 = io_sew_8_i ? _GEN_2402 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2611 = io_sew_8_i ? _GEN_90 : _GEN_2539; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2612 = io_sew_8_i ? _GEN_91 : _GEN_2540; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2613 = io_sew_8_i ? _GEN_92 : _GEN_2541; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2614 = io_sew_8_i ? _GEN_93 : _GEN_2542; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2615 = io_sew_8_i ? _GEN_94 : _GEN_2543; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2616 = io_sew_8_i ? _GEN_95 : _GEN_2544; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2617 = io_sew_8_i ? _GEN_96 : _GEN_2545; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2618 = io_sew_8_i ? _GEN_97 : _GEN_2546; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2619 = io_sew_8_i ? _GEN_122 : _GEN_2555; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2620 = io_sew_8_i ? _GEN_123 : _GEN_2556; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2621 = io_sew_8_i ? _GEN_124 : _GEN_2557; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2622 = io_sew_8_i ? _GEN_125 : _GEN_2558; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2623 = io_sew_8_i ? _GEN_126 : _GEN_2559; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2624 = io_sew_8_i ? _GEN_127 : _GEN_2560; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2625 = io_sew_8_i ? _GEN_128 : _GEN_2561; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2626 = io_sew_8_i ? _GEN_129 : _GEN_2562; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2627 = io_sew_8_i ? _GEN_106 : _GEN_2571; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2628 = io_sew_8_i ? _GEN_107 : _GEN_2572; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2629 = io_sew_8_i ? _GEN_108 : _GEN_2573; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2630 = io_sew_8_i ? _GEN_109 : _GEN_2574; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2631 = io_sew_8_i ? _GEN_110 : _GEN_2575; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2632 = io_sew_8_i ? _GEN_111 : _GEN_2576; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2633 = io_sew_8_i ? _GEN_112 : _GEN_2577; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire  _GEN_2634 = io_sew_8_i ? _GEN_113 : _GEN_2578; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 857:43]
  wire [14:0] _GEN_32 = {{7'd0}, vs2_data_e8_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire [14:0] _result_w_0_T_193 = _GEN_32 << vs1_data_e8_0[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire  _GEN_2635 = io_mask_i[0] ? _result_w_0_T_193[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2636 = io_mask_i[0] ? _result_w_0_T_193[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2637 = io_mask_i[0] ? _result_w_0_T_193[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2638 = io_mask_i[0] ? _result_w_0_T_193[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2639 = io_mask_i[0] ? _result_w_0_T_193[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2640 = io_mask_i[0] ? _result_w_0_T_193[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2641 = io_mask_i[0] ? _result_w_0_T_193[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2642 = io_mask_i[0] ? _result_w_0_T_193[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire [14:0] _GEN_81 = {{7'd0}, vs2_data_e8_1}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire [14:0] _result_w_16_T_66 = _GEN_81 << vs1_data_e8_1[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire  _GEN_2643 = io_mask_i[1] ? _result_w_16_T_66[0] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2644 = io_mask_i[1] ? _result_w_16_T_66[1] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2645 = io_mask_i[1] ? _result_w_16_T_66[2] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2646 = io_mask_i[1] ? _result_w_16_T_66[3] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2647 = io_mask_i[1] ? _result_w_16_T_66[4] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2648 = io_mask_i[1] ? _result_w_16_T_66[5] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2649 = io_mask_i[1] ? _result_w_16_T_66[6] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2650 = io_mask_i[1] ? _result_w_16_T_66[7] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire [14:0] _GEN_138 = {{7'd0}, vs2_data_e8_2}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire [14:0] _result_w_32_T_67 = _GEN_138 << vs1_data_e8_2[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire  _GEN_2651 = io_mask_i[2] ? _result_w_32_T_67[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2652 = io_mask_i[2] ? _result_w_32_T_67[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2653 = io_mask_i[2] ? _result_w_32_T_67[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2654 = io_mask_i[2] ? _result_w_32_T_67[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2655 = io_mask_i[2] ? _result_w_32_T_67[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2656 = io_mask_i[2] ? _result_w_32_T_67[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2657 = io_mask_i[2] ? _result_w_32_T_67[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2658 = io_mask_i[2] ? _result_w_32_T_67[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire [14:0] _GEN_4563 = {{7'd0}, vs2_data_e8_3}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire [14:0] _result_w_48_T_35 = _GEN_4563 << vs1_data_e8_3[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 914:70]
  wire  _GEN_2659 = io_mask_i[3] ? _result_w_48_T_35[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2660 = io_mask_i[3] ? _result_w_48_T_35[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2661 = io_mask_i[3] ? _result_w_48_T_35[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2662 = io_mask_i[3] ? _result_w_48_T_35[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2663 = io_mask_i[3] ? _result_w_48_T_35[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2664 = io_mask_i[3] ? _result_w_48_T_35[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2665 = io_mask_i[3] ? _result_w_48_T_35[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire  _GEN_2666 = io_mask_i[3] ? _result_w_48_T_35[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 912:52 914:51]
  wire [30:0] _GEN_4620 = {{15'd0}, vs2_data_e16_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 922:70]
  wire [30:0] _result_w_0_T_196 = _GEN_4620 << vs1_data_e16_0[3:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 922:70]
  wire  _GEN_2667 = io_mask_i[0] ? _result_w_0_T_196[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2668 = io_mask_i[0] ? _result_w_0_T_196[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2669 = io_mask_i[0] ? _result_w_0_T_196[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2670 = io_mask_i[0] ? _result_w_0_T_196[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2671 = io_mask_i[0] ? _result_w_0_T_196[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2672 = io_mask_i[0] ? _result_w_0_T_196[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2673 = io_mask_i[0] ? _result_w_0_T_196[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2674 = io_mask_i[0] ? _result_w_0_T_196[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2675 = io_mask_i[0] ? _result_w_0_T_196[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2676 = io_mask_i[0] ? _result_w_0_T_196[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2677 = io_mask_i[0] ? _result_w_0_T_196[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2678 = io_mask_i[0] ? _result_w_0_T_196[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2679 = io_mask_i[0] ? _result_w_0_T_196[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2680 = io_mask_i[0] ? _result_w_0_T_196[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2681 = io_mask_i[0] ? _result_w_0_T_196[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2682 = io_mask_i[0] ? _result_w_0_T_196[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire [30:0] _GEN_4677 = {{15'd0}, vs2_data_e16_1}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 922:70]
  wire [30:0] _result_w_32_T_70 = _GEN_4677 << vs1_data_e16_1[3:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 922:70]
  wire  _GEN_2683 = io_mask_i[1] ? _result_w_32_T_70[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2684 = io_mask_i[1] ? _result_w_32_T_70[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2685 = io_mask_i[1] ? _result_w_32_T_70[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2686 = io_mask_i[1] ? _result_w_32_T_70[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2687 = io_mask_i[1] ? _result_w_32_T_70[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2688 = io_mask_i[1] ? _result_w_32_T_70[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2689 = io_mask_i[1] ? _result_w_32_T_70[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2690 = io_mask_i[1] ? _result_w_32_T_70[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2691 = io_mask_i[1] ? _result_w_32_T_70[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2692 = io_mask_i[1] ? _result_w_32_T_70[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2693 = io_mask_i[1] ? _result_w_32_T_70[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2694 = io_mask_i[1] ? _result_w_32_T_70[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2695 = io_mask_i[1] ? _result_w_32_T_70[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2696 = io_mask_i[1] ? _result_w_32_T_70[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2697 = io_mask_i[1] ? _result_w_32_T_70[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire  _GEN_2698 = io_mask_i[1] ? _result_w_32_T_70[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 920:52 922:50]
  wire [62:0] _GEN_4734 = {{31'd0}, io_vs2_data_i}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 929:62]
  wire [62:0] _result_w_0_T_199 = _GEN_4734 << io_vs1_data_i[4:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 929:62]
  wire  _GEN_2699 = io_mask_i[0] ? _result_w_0_T_199[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2700 = io_mask_i[0] ? _result_w_0_T_199[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2701 = io_mask_i[0] ? _result_w_0_T_199[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2702 = io_mask_i[0] ? _result_w_0_T_199[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2703 = io_mask_i[0] ? _result_w_0_T_199[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2704 = io_mask_i[0] ? _result_w_0_T_199[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2705 = io_mask_i[0] ? _result_w_0_T_199[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2706 = io_mask_i[0] ? _result_w_0_T_199[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2707 = io_mask_i[0] ? _result_w_0_T_199[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2708 = io_mask_i[0] ? _result_w_0_T_199[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2709 = io_mask_i[0] ? _result_w_0_T_199[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2710 = io_mask_i[0] ? _result_w_0_T_199[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2711 = io_mask_i[0] ? _result_w_0_T_199[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2712 = io_mask_i[0] ? _result_w_0_T_199[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2713 = io_mask_i[0] ? _result_w_0_T_199[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2714 = io_mask_i[0] ? _result_w_0_T_199[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2715 = io_mask_i[0] ? _result_w_0_T_199[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2716 = io_mask_i[0] ? _result_w_0_T_199[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2717 = io_mask_i[0] ? _result_w_0_T_199[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2718 = io_mask_i[0] ? _result_w_0_T_199[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2719 = io_mask_i[0] ? _result_w_0_T_199[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2720 = io_mask_i[0] ? _result_w_0_T_199[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2721 = io_mask_i[0] ? _result_w_0_T_199[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2722 = io_mask_i[0] ? _result_w_0_T_199[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2723 = io_mask_i[0] ? _result_w_0_T_199[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2724 = io_mask_i[0] ? _result_w_0_T_199[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2725 = io_mask_i[0] ? _result_w_0_T_199[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2726 = io_mask_i[0] ? _result_w_0_T_199[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2727 = io_mask_i[0] ? _result_w_0_T_199[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2728 = io_mask_i[0] ? _result_w_0_T_199[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2729 = io_mask_i[0] ? _result_w_0_T_199[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2730 = io_mask_i[0] ? _result_w_0_T_199[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 927:52 929:45]
  wire  _GEN_2731 = io_sew_32_i ? _GEN_2699 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2732 = io_sew_32_i ? _GEN_2700 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2733 = io_sew_32_i ? _GEN_2701 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2734 = io_sew_32_i ? _GEN_2702 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2735 = io_sew_32_i ? _GEN_2703 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2736 = io_sew_32_i ? _GEN_2704 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2737 = io_sew_32_i ? _GEN_2705 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2738 = io_sew_32_i ? _GEN_2706 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2739 = io_sew_32_i ? _GEN_2707 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2740 = io_sew_32_i ? _GEN_2708 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2741 = io_sew_32_i ? _GEN_2709 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2742 = io_sew_32_i ? _GEN_2710 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2743 = io_sew_32_i ? _GEN_2711 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2744 = io_sew_32_i ? _GEN_2712 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2745 = io_sew_32_i ? _GEN_2713 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2746 = io_sew_32_i ? _GEN_2714 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2747 = io_sew_32_i ? _GEN_2715 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2748 = io_sew_32_i ? _GEN_2716 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2749 = io_sew_32_i ? _GEN_2717 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2750 = io_sew_32_i ? _GEN_2718 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2751 = io_sew_32_i ? _GEN_2719 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2752 = io_sew_32_i ? _GEN_2720 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2753 = io_sew_32_i ? _GEN_2721 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2754 = io_sew_32_i ? _GEN_2722 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2755 = io_sew_32_i ? _GEN_2723 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2756 = io_sew_32_i ? _GEN_2724 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2757 = io_sew_32_i ? _GEN_2725 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2758 = io_sew_32_i ? _GEN_2726 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2759 = io_sew_32_i ? _GEN_2727 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2760 = io_sew_32_i ? _GEN_2728 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2761 = io_sew_32_i ? _GEN_2729 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2762 = io_sew_32_i ? _GEN_2730 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 926:51]
  wire  _GEN_2763 = io_sew_16_i ? _GEN_2667 : _GEN_2731; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2764 = io_sew_16_i ? _GEN_2668 : _GEN_2732; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2765 = io_sew_16_i ? _GEN_2669 : _GEN_2733; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2766 = io_sew_16_i ? _GEN_2670 : _GEN_2734; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2767 = io_sew_16_i ? _GEN_2671 : _GEN_2735; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2768 = io_sew_16_i ? _GEN_2672 : _GEN_2736; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2769 = io_sew_16_i ? _GEN_2673 : _GEN_2737; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2770 = io_sew_16_i ? _GEN_2674 : _GEN_2738; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2771 = io_sew_16_i ? _GEN_2675 : _GEN_2739; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2772 = io_sew_16_i ? _GEN_2676 : _GEN_2740; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2773 = io_sew_16_i ? _GEN_2677 : _GEN_2741; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2774 = io_sew_16_i ? _GEN_2678 : _GEN_2742; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2775 = io_sew_16_i ? _GEN_2679 : _GEN_2743; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2776 = io_sew_16_i ? _GEN_2680 : _GEN_2744; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2777 = io_sew_16_i ? _GEN_2681 : _GEN_2745; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2778 = io_sew_16_i ? _GEN_2682 : _GEN_2746; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2779 = io_sew_16_i ? _GEN_2683 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2780 = io_sew_16_i ? _GEN_2684 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2781 = io_sew_16_i ? _GEN_2685 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2782 = io_sew_16_i ? _GEN_2686 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2783 = io_sew_16_i ? _GEN_2687 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2784 = io_sew_16_i ? _GEN_2688 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2785 = io_sew_16_i ? _GEN_2689 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2786 = io_sew_16_i ? _GEN_2690 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2787 = io_sew_16_i ? _GEN_2691 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2788 = io_sew_16_i ? _GEN_2692 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2789 = io_sew_16_i ? _GEN_2693 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2790 = io_sew_16_i ? _GEN_2694 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2791 = io_sew_16_i ? _GEN_2695 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2792 = io_sew_16_i ? _GEN_2696 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2793 = io_sew_16_i ? _GEN_2697 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2794 = io_sew_16_i ? _GEN_2698 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2795 = io_sew_16_i ? _GEN_98 : _GEN_2747; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2796 = io_sew_16_i ? _GEN_99 : _GEN_2748; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2797 = io_sew_16_i ? _GEN_100 : _GEN_2749; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2798 = io_sew_16_i ? _GEN_101 : _GEN_2750; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2799 = io_sew_16_i ? _GEN_102 : _GEN_2751; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2800 = io_sew_16_i ? _GEN_103 : _GEN_2752; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2801 = io_sew_16_i ? _GEN_104 : _GEN_2753; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2802 = io_sew_16_i ? _GEN_105 : _GEN_2754; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2803 = io_sew_16_i ? _GEN_106 : _GEN_2755; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2804 = io_sew_16_i ? _GEN_107 : _GEN_2756; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2805 = io_sew_16_i ? _GEN_108 : _GEN_2757; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2806 = io_sew_16_i ? _GEN_109 : _GEN_2758; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2807 = io_sew_16_i ? _GEN_110 : _GEN_2759; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2808 = io_sew_16_i ? _GEN_111 : _GEN_2760; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2809 = io_sew_16_i ? _GEN_112 : _GEN_2761; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2810 = io_sew_16_i ? _GEN_113 : _GEN_2762; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 918:51]
  wire  _GEN_2811 = io_sew_8_i ? _GEN_2635 : _GEN_2763; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2812 = io_sew_8_i ? _GEN_2636 : _GEN_2764; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2813 = io_sew_8_i ? _GEN_2637 : _GEN_2765; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2814 = io_sew_8_i ? _GEN_2638 : _GEN_2766; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2815 = io_sew_8_i ? _GEN_2639 : _GEN_2767; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2816 = io_sew_8_i ? _GEN_2640 : _GEN_2768; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2817 = io_sew_8_i ? _GEN_2641 : _GEN_2769; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2818 = io_sew_8_i ? _GEN_2642 : _GEN_2770; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2819 = io_sew_8_i ? _GEN_2643 : _GEN_2795; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2820 = io_sew_8_i ? _GEN_2644 : _GEN_2796; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2821 = io_sew_8_i ? _GEN_2645 : _GEN_2797; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2822 = io_sew_8_i ? _GEN_2646 : _GEN_2798; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2823 = io_sew_8_i ? _GEN_2647 : _GEN_2799; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2824 = io_sew_8_i ? _GEN_2648 : _GEN_2800; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2825 = io_sew_8_i ? _GEN_2649 : _GEN_2801; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2826 = io_sew_8_i ? _GEN_2650 : _GEN_2802; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2827 = io_sew_8_i ? _GEN_2651 : _GEN_2779; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2828 = io_sew_8_i ? _GEN_2652 : _GEN_2780; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2829 = io_sew_8_i ? _GEN_2653 : _GEN_2781; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2830 = io_sew_8_i ? _GEN_2654 : _GEN_2782; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2831 = io_sew_8_i ? _GEN_2655 : _GEN_2783; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2832 = io_sew_8_i ? _GEN_2656 : _GEN_2784; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2833 = io_sew_8_i ? _GEN_2657 : _GEN_2785; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2834 = io_sew_8_i ? _GEN_2658 : _GEN_2786; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2835 = io_sew_8_i ? _GEN_2659 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2836 = io_sew_8_i ? _GEN_2660 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2837 = io_sew_8_i ? _GEN_2661 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2838 = io_sew_8_i ? _GEN_2662 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2839 = io_sew_8_i ? _GEN_2663 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2840 = io_sew_8_i ? _GEN_2664 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2841 = io_sew_8_i ? _GEN_2665 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2842 = io_sew_8_i ? _GEN_2666 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2843 = io_sew_8_i ? _GEN_90 : _GEN_2771; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2844 = io_sew_8_i ? _GEN_91 : _GEN_2772; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2845 = io_sew_8_i ? _GEN_92 : _GEN_2773; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2846 = io_sew_8_i ? _GEN_93 : _GEN_2774; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2847 = io_sew_8_i ? _GEN_94 : _GEN_2775; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2848 = io_sew_8_i ? _GEN_95 : _GEN_2776; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2849 = io_sew_8_i ? _GEN_96 : _GEN_2777; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2850 = io_sew_8_i ? _GEN_97 : _GEN_2778; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2851 = io_sew_8_i ? _GEN_122 : _GEN_2787; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2852 = io_sew_8_i ? _GEN_123 : _GEN_2788; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2853 = io_sew_8_i ? _GEN_124 : _GEN_2789; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2854 = io_sew_8_i ? _GEN_125 : _GEN_2790; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2855 = io_sew_8_i ? _GEN_126 : _GEN_2791; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2856 = io_sew_8_i ? _GEN_127 : _GEN_2792; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2857 = io_sew_8_i ? _GEN_128 : _GEN_2793; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2858 = io_sew_8_i ? _GEN_129 : _GEN_2794; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2859 = io_sew_8_i ? _GEN_106 : _GEN_2803; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2860 = io_sew_8_i ? _GEN_107 : _GEN_2804; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2861 = io_sew_8_i ? _GEN_108 : _GEN_2805; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2862 = io_sew_8_i ? _GEN_109 : _GEN_2806; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2863 = io_sew_8_i ? _GEN_110 : _GEN_2807; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2864 = io_sew_8_i ? _GEN_111 : _GEN_2808; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2865 = io_sew_8_i ? _GEN_112 : _GEN_2809; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire  _GEN_2866 = io_sew_8_i ? _GEN_113 : _GEN_2810; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 910:43]
  wire [7:0] _result_w_0_T_202 = vs2_data_e8_0 >> vs1_data_e8_0[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 939:70]
  wire  _GEN_2867 = io_mask_i[0] ? _result_w_0_T_202[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2868 = io_mask_i[0] ? _result_w_0_T_202[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2869 = io_mask_i[0] ? _result_w_0_T_202[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2870 = io_mask_i[0] ? _result_w_0_T_202[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2871 = io_mask_i[0] ? _result_w_0_T_202[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2872 = io_mask_i[0] ? _result_w_0_T_202[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2873 = io_mask_i[0] ? _result_w_0_T_202[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2874 = io_mask_i[0] ? _result_w_0_T_202[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire [7:0] _result_w_16_T_72 = vs2_data_e8_1 >> vs1_data_e8_1[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 939:70]
  wire  _GEN_2875 = io_mask_i[1] ? _result_w_16_T_72[0] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2876 = io_mask_i[1] ? _result_w_16_T_72[1] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2877 = io_mask_i[1] ? _result_w_16_T_72[2] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2878 = io_mask_i[1] ? _result_w_16_T_72[3] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2879 = io_mask_i[1] ? _result_w_16_T_72[4] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2880 = io_mask_i[1] ? _result_w_16_T_72[5] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2881 = io_mask_i[1] ? _result_w_16_T_72[6] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2882 = io_mask_i[1] ? _result_w_16_T_72[7] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire [7:0] _result_w_32_T_73 = vs2_data_e8_2 >> vs1_data_e8_2[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 939:70]
  wire  _GEN_2883 = io_mask_i[2] ? _result_w_32_T_73[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2884 = io_mask_i[2] ? _result_w_32_T_73[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2885 = io_mask_i[2] ? _result_w_32_T_73[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2886 = io_mask_i[2] ? _result_w_32_T_73[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2887 = io_mask_i[2] ? _result_w_32_T_73[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2888 = io_mask_i[2] ? _result_w_32_T_73[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2889 = io_mask_i[2] ? _result_w_32_T_73[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2890 = io_mask_i[2] ? _result_w_32_T_73[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire [7:0] _result_w_48_T_38 = vs2_data_e8_3 >> vs1_data_e8_3[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 939:70]
  wire  _GEN_2891 = io_mask_i[3] ? _result_w_48_T_38[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2892 = io_mask_i[3] ? _result_w_48_T_38[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2893 = io_mask_i[3] ? _result_w_48_T_38[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2894 = io_mask_i[3] ? _result_w_48_T_38[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2895 = io_mask_i[3] ? _result_w_48_T_38[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2896 = io_mask_i[3] ? _result_w_48_T_38[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2897 = io_mask_i[3] ? _result_w_48_T_38[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire  _GEN_2898 = io_mask_i[3] ? _result_w_48_T_38[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 937:52 939:51]
  wire [15:0] _result_w_0_T_205 = vs2_data_e16_0 >> vs1_data_e16_0[3:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 947:70]
  wire  _GEN_2899 = io_mask_i[0] ? _result_w_0_T_205[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2900 = io_mask_i[0] ? _result_w_0_T_205[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2901 = io_mask_i[0] ? _result_w_0_T_205[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2902 = io_mask_i[0] ? _result_w_0_T_205[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2903 = io_mask_i[0] ? _result_w_0_T_205[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2904 = io_mask_i[0] ? _result_w_0_T_205[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2905 = io_mask_i[0] ? _result_w_0_T_205[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2906 = io_mask_i[0] ? _result_w_0_T_205[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2907 = io_mask_i[0] ? _result_w_0_T_205[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2908 = io_mask_i[0] ? _result_w_0_T_205[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2909 = io_mask_i[0] ? _result_w_0_T_205[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2910 = io_mask_i[0] ? _result_w_0_T_205[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2911 = io_mask_i[0] ? _result_w_0_T_205[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2912 = io_mask_i[0] ? _result_w_0_T_205[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2913 = io_mask_i[0] ? _result_w_0_T_205[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2914 = io_mask_i[0] ? _result_w_0_T_205[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire [15:0] _result_w_32_T_76 = vs2_data_e16_1 >> vs1_data_e16_1[3:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 947:70]
  wire  _GEN_2915 = io_mask_i[1] ? _result_w_32_T_76[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2916 = io_mask_i[1] ? _result_w_32_T_76[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2917 = io_mask_i[1] ? _result_w_32_T_76[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2918 = io_mask_i[1] ? _result_w_32_T_76[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2919 = io_mask_i[1] ? _result_w_32_T_76[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2920 = io_mask_i[1] ? _result_w_32_T_76[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2921 = io_mask_i[1] ? _result_w_32_T_76[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2922 = io_mask_i[1] ? _result_w_32_T_76[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2923 = io_mask_i[1] ? _result_w_32_T_76[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2924 = io_mask_i[1] ? _result_w_32_T_76[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2925 = io_mask_i[1] ? _result_w_32_T_76[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2926 = io_mask_i[1] ? _result_w_32_T_76[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2927 = io_mask_i[1] ? _result_w_32_T_76[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2928 = io_mask_i[1] ? _result_w_32_T_76[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2929 = io_mask_i[1] ? _result_w_32_T_76[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire  _GEN_2930 = io_mask_i[1] ? _result_w_32_T_76[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 945:52 947:50]
  wire [31:0] _result_w_0_T_208 = io_vs2_data_i >> io_vs1_data_i[4:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 954:62]
  wire  _GEN_2931 = io_mask_i[0] ? _result_w_0_T_208[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2932 = io_mask_i[0] ? _result_w_0_T_208[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2933 = io_mask_i[0] ? _result_w_0_T_208[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2934 = io_mask_i[0] ? _result_w_0_T_208[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2935 = io_mask_i[0] ? _result_w_0_T_208[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2936 = io_mask_i[0] ? _result_w_0_T_208[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2937 = io_mask_i[0] ? _result_w_0_T_208[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2938 = io_mask_i[0] ? _result_w_0_T_208[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2939 = io_mask_i[0] ? _result_w_0_T_208[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2940 = io_mask_i[0] ? _result_w_0_T_208[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2941 = io_mask_i[0] ? _result_w_0_T_208[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2942 = io_mask_i[0] ? _result_w_0_T_208[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2943 = io_mask_i[0] ? _result_w_0_T_208[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2944 = io_mask_i[0] ? _result_w_0_T_208[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2945 = io_mask_i[0] ? _result_w_0_T_208[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2946 = io_mask_i[0] ? _result_w_0_T_208[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2947 = io_mask_i[0] ? _result_w_0_T_208[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2948 = io_mask_i[0] ? _result_w_0_T_208[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2949 = io_mask_i[0] ? _result_w_0_T_208[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2950 = io_mask_i[0] ? _result_w_0_T_208[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2951 = io_mask_i[0] ? _result_w_0_T_208[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2952 = io_mask_i[0] ? _result_w_0_T_208[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2953 = io_mask_i[0] ? _result_w_0_T_208[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2954 = io_mask_i[0] ? _result_w_0_T_208[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2955 = io_mask_i[0] ? _result_w_0_T_208[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2956 = io_mask_i[0] ? _result_w_0_T_208[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2957 = io_mask_i[0] ? _result_w_0_T_208[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2958 = io_mask_i[0] ? _result_w_0_T_208[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2959 = io_mask_i[0] ? _result_w_0_T_208[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2960 = io_mask_i[0] ? _result_w_0_T_208[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2961 = io_mask_i[0] ? _result_w_0_T_208[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2962 = io_mask_i[0] ? _result_w_0_T_208[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 952:52 954:45]
  wire  _GEN_2963 = io_sew_32_i ? _GEN_2931 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2964 = io_sew_32_i ? _GEN_2932 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2965 = io_sew_32_i ? _GEN_2933 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2966 = io_sew_32_i ? _GEN_2934 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2967 = io_sew_32_i ? _GEN_2935 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2968 = io_sew_32_i ? _GEN_2936 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2969 = io_sew_32_i ? _GEN_2937 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2970 = io_sew_32_i ? _GEN_2938 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2971 = io_sew_32_i ? _GEN_2939 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2972 = io_sew_32_i ? _GEN_2940 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2973 = io_sew_32_i ? _GEN_2941 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2974 = io_sew_32_i ? _GEN_2942 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2975 = io_sew_32_i ? _GEN_2943 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2976 = io_sew_32_i ? _GEN_2944 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2977 = io_sew_32_i ? _GEN_2945 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2978 = io_sew_32_i ? _GEN_2946 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2979 = io_sew_32_i ? _GEN_2947 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2980 = io_sew_32_i ? _GEN_2948 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2981 = io_sew_32_i ? _GEN_2949 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2982 = io_sew_32_i ? _GEN_2950 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2983 = io_sew_32_i ? _GEN_2951 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2984 = io_sew_32_i ? _GEN_2952 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2985 = io_sew_32_i ? _GEN_2953 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2986 = io_sew_32_i ? _GEN_2954 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2987 = io_sew_32_i ? _GEN_2955 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2988 = io_sew_32_i ? _GEN_2956 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2989 = io_sew_32_i ? _GEN_2957 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2990 = io_sew_32_i ? _GEN_2958 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2991 = io_sew_32_i ? _GEN_2959 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2992 = io_sew_32_i ? _GEN_2960 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2993 = io_sew_32_i ? _GEN_2961 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2994 = io_sew_32_i ? _GEN_2962 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 951:51]
  wire  _GEN_2995 = io_sew_16_i ? _GEN_2899 : _GEN_2963; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_2996 = io_sew_16_i ? _GEN_2900 : _GEN_2964; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_2997 = io_sew_16_i ? _GEN_2901 : _GEN_2965; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_2998 = io_sew_16_i ? _GEN_2902 : _GEN_2966; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_2999 = io_sew_16_i ? _GEN_2903 : _GEN_2967; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3000 = io_sew_16_i ? _GEN_2904 : _GEN_2968; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3001 = io_sew_16_i ? _GEN_2905 : _GEN_2969; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3002 = io_sew_16_i ? _GEN_2906 : _GEN_2970; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3003 = io_sew_16_i ? _GEN_2907 : _GEN_2971; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3004 = io_sew_16_i ? _GEN_2908 : _GEN_2972; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3005 = io_sew_16_i ? _GEN_2909 : _GEN_2973; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3006 = io_sew_16_i ? _GEN_2910 : _GEN_2974; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3007 = io_sew_16_i ? _GEN_2911 : _GEN_2975; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3008 = io_sew_16_i ? _GEN_2912 : _GEN_2976; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3009 = io_sew_16_i ? _GEN_2913 : _GEN_2977; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3010 = io_sew_16_i ? _GEN_2914 : _GEN_2978; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3011 = io_sew_16_i ? _GEN_2915 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3012 = io_sew_16_i ? _GEN_2916 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3013 = io_sew_16_i ? _GEN_2917 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3014 = io_sew_16_i ? _GEN_2918 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3015 = io_sew_16_i ? _GEN_2919 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3016 = io_sew_16_i ? _GEN_2920 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3017 = io_sew_16_i ? _GEN_2921 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3018 = io_sew_16_i ? _GEN_2922 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3019 = io_sew_16_i ? _GEN_2923 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3020 = io_sew_16_i ? _GEN_2924 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3021 = io_sew_16_i ? _GEN_2925 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3022 = io_sew_16_i ? _GEN_2926 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3023 = io_sew_16_i ? _GEN_2927 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3024 = io_sew_16_i ? _GEN_2928 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3025 = io_sew_16_i ? _GEN_2929 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3026 = io_sew_16_i ? _GEN_2930 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3027 = io_sew_16_i ? _GEN_98 : _GEN_2979; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3028 = io_sew_16_i ? _GEN_99 : _GEN_2980; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3029 = io_sew_16_i ? _GEN_100 : _GEN_2981; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3030 = io_sew_16_i ? _GEN_101 : _GEN_2982; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3031 = io_sew_16_i ? _GEN_102 : _GEN_2983; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3032 = io_sew_16_i ? _GEN_103 : _GEN_2984; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3033 = io_sew_16_i ? _GEN_104 : _GEN_2985; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3034 = io_sew_16_i ? _GEN_105 : _GEN_2986; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3035 = io_sew_16_i ? _GEN_106 : _GEN_2987; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3036 = io_sew_16_i ? _GEN_107 : _GEN_2988; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3037 = io_sew_16_i ? _GEN_108 : _GEN_2989; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3038 = io_sew_16_i ? _GEN_109 : _GEN_2990; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3039 = io_sew_16_i ? _GEN_110 : _GEN_2991; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3040 = io_sew_16_i ? _GEN_111 : _GEN_2992; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3041 = io_sew_16_i ? _GEN_112 : _GEN_2993; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3042 = io_sew_16_i ? _GEN_113 : _GEN_2994; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 943:51]
  wire  _GEN_3043 = io_sew_8_i ? _GEN_2867 : _GEN_2995; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3044 = io_sew_8_i ? _GEN_2868 : _GEN_2996; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3045 = io_sew_8_i ? _GEN_2869 : _GEN_2997; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3046 = io_sew_8_i ? _GEN_2870 : _GEN_2998; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3047 = io_sew_8_i ? _GEN_2871 : _GEN_2999; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3048 = io_sew_8_i ? _GEN_2872 : _GEN_3000; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3049 = io_sew_8_i ? _GEN_2873 : _GEN_3001; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3050 = io_sew_8_i ? _GEN_2874 : _GEN_3002; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3051 = io_sew_8_i ? _GEN_2875 : _GEN_3027; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3052 = io_sew_8_i ? _GEN_2876 : _GEN_3028; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3053 = io_sew_8_i ? _GEN_2877 : _GEN_3029; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3054 = io_sew_8_i ? _GEN_2878 : _GEN_3030; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3055 = io_sew_8_i ? _GEN_2879 : _GEN_3031; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3056 = io_sew_8_i ? _GEN_2880 : _GEN_3032; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3057 = io_sew_8_i ? _GEN_2881 : _GEN_3033; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3058 = io_sew_8_i ? _GEN_2882 : _GEN_3034; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3059 = io_sew_8_i ? _GEN_2883 : _GEN_3011; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3060 = io_sew_8_i ? _GEN_2884 : _GEN_3012; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3061 = io_sew_8_i ? _GEN_2885 : _GEN_3013; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3062 = io_sew_8_i ? _GEN_2886 : _GEN_3014; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3063 = io_sew_8_i ? _GEN_2887 : _GEN_3015; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3064 = io_sew_8_i ? _GEN_2888 : _GEN_3016; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3065 = io_sew_8_i ? _GEN_2889 : _GEN_3017; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3066 = io_sew_8_i ? _GEN_2890 : _GEN_3018; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3067 = io_sew_8_i ? _GEN_2891 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3068 = io_sew_8_i ? _GEN_2892 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3069 = io_sew_8_i ? _GEN_2893 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3070 = io_sew_8_i ? _GEN_2894 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3071 = io_sew_8_i ? _GEN_2895 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3072 = io_sew_8_i ? _GEN_2896 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3073 = io_sew_8_i ? _GEN_2897 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3074 = io_sew_8_i ? _GEN_2898 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3075 = io_sew_8_i ? _GEN_90 : _GEN_3003; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3076 = io_sew_8_i ? _GEN_91 : _GEN_3004; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3077 = io_sew_8_i ? _GEN_92 : _GEN_3005; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3078 = io_sew_8_i ? _GEN_93 : _GEN_3006; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3079 = io_sew_8_i ? _GEN_94 : _GEN_3007; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3080 = io_sew_8_i ? _GEN_95 : _GEN_3008; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3081 = io_sew_8_i ? _GEN_96 : _GEN_3009; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3082 = io_sew_8_i ? _GEN_97 : _GEN_3010; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3083 = io_sew_8_i ? _GEN_122 : _GEN_3019; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3084 = io_sew_8_i ? _GEN_123 : _GEN_3020; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3085 = io_sew_8_i ? _GEN_124 : _GEN_3021; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3086 = io_sew_8_i ? _GEN_125 : _GEN_3022; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3087 = io_sew_8_i ? _GEN_126 : _GEN_3023; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3088 = io_sew_8_i ? _GEN_127 : _GEN_3024; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3089 = io_sew_8_i ? _GEN_128 : _GEN_3025; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3090 = io_sew_8_i ? _GEN_129 : _GEN_3026; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3091 = io_sew_8_i ? _GEN_106 : _GEN_3035; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3092 = io_sew_8_i ? _GEN_107 : _GEN_3036; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3093 = io_sew_8_i ? _GEN_108 : _GEN_3037; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3094 = io_sew_8_i ? _GEN_109 : _GEN_3038; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3095 = io_sew_8_i ? _GEN_110 : _GEN_3039; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3096 = io_sew_8_i ? _GEN_111 : _GEN_3040; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3097 = io_sew_8_i ? _GEN_112 : _GEN_3041; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire  _GEN_3098 = io_sew_8_i ? _GEN_113 : _GEN_3042; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 935:43]
  wire [7:0] _result_w_0_T_213 = $signed(_result_w_0_T_21) >>> vs1_data_e8_0[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 964:103]
  wire  _GEN_3099 = io_mask_i[0] ? _result_w_0_T_213[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3100 = io_mask_i[0] ? _result_w_0_T_213[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3101 = io_mask_i[0] ? _result_w_0_T_213[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3102 = io_mask_i[0] ? _result_w_0_T_213[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3103 = io_mask_i[0] ? _result_w_0_T_213[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3104 = io_mask_i[0] ? _result_w_0_T_213[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3105 = io_mask_i[0] ? _result_w_0_T_213[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3106 = io_mask_i[0] ? _result_w_0_T_213[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire [7:0] _result_w_16_T_80 = $signed(_result_w_1_T_15) >>> vs1_data_e8_1[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 964:103]
  wire  _GEN_3107 = io_mask_i[1] ? _result_w_16_T_80[0] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3108 = io_mask_i[1] ? _result_w_16_T_80[1] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3109 = io_mask_i[1] ? _result_w_16_T_80[2] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3110 = io_mask_i[1] ? _result_w_16_T_80[3] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3111 = io_mask_i[1] ? _result_w_16_T_80[4] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3112 = io_mask_i[1] ? _result_w_16_T_80[5] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3113 = io_mask_i[1] ? _result_w_16_T_80[6] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3114 = io_mask_i[1] ? _result_w_16_T_80[7] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire [7:0] _result_w_32_T_81 = $signed(_result_w_2_T_9) >>> vs1_data_e8_2[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 964:103]
  wire  _GEN_3115 = io_mask_i[2] ? _result_w_32_T_81[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3116 = io_mask_i[2] ? _result_w_32_T_81[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3117 = io_mask_i[2] ? _result_w_32_T_81[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3118 = io_mask_i[2] ? _result_w_32_T_81[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3119 = io_mask_i[2] ? _result_w_32_T_81[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3120 = io_mask_i[2] ? _result_w_32_T_81[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3121 = io_mask_i[2] ? _result_w_32_T_81[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3122 = io_mask_i[2] ? _result_w_32_T_81[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire [7:0] _result_w_48_T_43 = $signed(_result_w_3_T_9) >>> vs1_data_e8_3[2:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 964:103]
  wire  _GEN_3123 = io_mask_i[3] ? _result_w_48_T_43[0] : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3124 = io_mask_i[3] ? _result_w_48_T_43[1] : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3125 = io_mask_i[3] ? _result_w_48_T_43[2] : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3126 = io_mask_i[3] ? _result_w_48_T_43[3] : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3127 = io_mask_i[3] ? _result_w_48_T_43[4] : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3128 = io_mask_i[3] ? _result_w_48_T_43[5] : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3129 = io_mask_i[3] ? _result_w_48_T_43[6] : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire  _GEN_3130 = io_mask_i[3] ? _result_w_48_T_43[7] : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 962:52 964:51]
  wire [15:0] _result_w_0_T_218 = $signed(_result_w_0_T_25) >>> vs1_data_e16_0[3:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 972:104]
  wire  _GEN_3131 = io_mask_i[0] ? _result_w_0_T_218[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3132 = io_mask_i[0] ? _result_w_0_T_218[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3133 = io_mask_i[0] ? _result_w_0_T_218[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3134 = io_mask_i[0] ? _result_w_0_T_218[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3135 = io_mask_i[0] ? _result_w_0_T_218[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3136 = io_mask_i[0] ? _result_w_0_T_218[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3137 = io_mask_i[0] ? _result_w_0_T_218[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3138 = io_mask_i[0] ? _result_w_0_T_218[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3139 = io_mask_i[0] ? _result_w_0_T_218[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3140 = io_mask_i[0] ? _result_w_0_T_218[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3141 = io_mask_i[0] ? _result_w_0_T_218[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3142 = io_mask_i[0] ? _result_w_0_T_218[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3143 = io_mask_i[0] ? _result_w_0_T_218[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3144 = io_mask_i[0] ? _result_w_0_T_218[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3145 = io_mask_i[0] ? _result_w_0_T_218[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3146 = io_mask_i[0] ? _result_w_0_T_218[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire [15:0] _result_w_32_T_86 = $signed(_result_w_1_T_19) >>> vs1_data_e16_1[3:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 972:104]
  wire  _GEN_3147 = io_mask_i[1] ? _result_w_32_T_86[0] : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3148 = io_mask_i[1] ? _result_w_32_T_86[1] : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3149 = io_mask_i[1] ? _result_w_32_T_86[2] : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3150 = io_mask_i[1] ? _result_w_32_T_86[3] : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3151 = io_mask_i[1] ? _result_w_32_T_86[4] : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3152 = io_mask_i[1] ? _result_w_32_T_86[5] : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3153 = io_mask_i[1] ? _result_w_32_T_86[6] : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3154 = io_mask_i[1] ? _result_w_32_T_86[7] : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3155 = io_mask_i[1] ? _result_w_32_T_86[8] : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3156 = io_mask_i[1] ? _result_w_32_T_86[9] : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3157 = io_mask_i[1] ? _result_w_32_T_86[10] : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3158 = io_mask_i[1] ? _result_w_32_T_86[11] : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3159 = io_mask_i[1] ? _result_w_32_T_86[12] : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3160 = io_mask_i[1] ? _result_w_32_T_86[13] : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3161 = io_mask_i[1] ? _result_w_32_T_86[14] : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire  _GEN_3162 = io_mask_i[1] ? _result_w_32_T_86[15] : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 970:52 972:50]
  wire [31:0] _result_w_0_T_223 = $signed(io_vs2_data_i) >>> io_vs1_data_i[4:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 979:93]
  wire  _GEN_3163 = io_mask_i[0] ? _result_w_0_T_223[0] : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3164 = io_mask_i[0] ? _result_w_0_T_223[1] : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3165 = io_mask_i[0] ? _result_w_0_T_223[2] : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3166 = io_mask_i[0] ? _result_w_0_T_223[3] : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3167 = io_mask_i[0] ? _result_w_0_T_223[4] : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3168 = io_mask_i[0] ? _result_w_0_T_223[5] : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3169 = io_mask_i[0] ? _result_w_0_T_223[6] : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3170 = io_mask_i[0] ? _result_w_0_T_223[7] : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3171 = io_mask_i[0] ? _result_w_0_T_223[8] : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3172 = io_mask_i[0] ? _result_w_0_T_223[9] : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3173 = io_mask_i[0] ? _result_w_0_T_223[10] : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3174 = io_mask_i[0] ? _result_w_0_T_223[11] : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3175 = io_mask_i[0] ? _result_w_0_T_223[12] : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3176 = io_mask_i[0] ? _result_w_0_T_223[13] : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3177 = io_mask_i[0] ? _result_w_0_T_223[14] : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3178 = io_mask_i[0] ? _result_w_0_T_223[15] : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3179 = io_mask_i[0] ? _result_w_0_T_223[16] : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3180 = io_mask_i[0] ? _result_w_0_T_223[17] : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3181 = io_mask_i[0] ? _result_w_0_T_223[18] : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3182 = io_mask_i[0] ? _result_w_0_T_223[19] : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3183 = io_mask_i[0] ? _result_w_0_T_223[20] : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3184 = io_mask_i[0] ? _result_w_0_T_223[21] : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3185 = io_mask_i[0] ? _result_w_0_T_223[22] : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3186 = io_mask_i[0] ? _result_w_0_T_223[23] : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3187 = io_mask_i[0] ? _result_w_0_T_223[24] : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3188 = io_mask_i[0] ? _result_w_0_T_223[25] : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3189 = io_mask_i[0] ? _result_w_0_T_223[26] : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3190 = io_mask_i[0] ? _result_w_0_T_223[27] : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3191 = io_mask_i[0] ? _result_w_0_T_223[28] : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3192 = io_mask_i[0] ? _result_w_0_T_223[29] : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3193 = io_mask_i[0] ? _result_w_0_T_223[30] : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3194 = io_mask_i[0] ? _result_w_0_T_223[31] : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 977:52 979:45]
  wire  _GEN_3195 = io_sew_32_i ? _GEN_3163 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3196 = io_sew_32_i ? _GEN_3164 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3197 = io_sew_32_i ? _GEN_3165 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3198 = io_sew_32_i ? _GEN_3166 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3199 = io_sew_32_i ? _GEN_3167 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3200 = io_sew_32_i ? _GEN_3168 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3201 = io_sew_32_i ? _GEN_3169 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3202 = io_sew_32_i ? _GEN_3170 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3203 = io_sew_32_i ? _GEN_3171 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3204 = io_sew_32_i ? _GEN_3172 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3205 = io_sew_32_i ? _GEN_3173 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3206 = io_sew_32_i ? _GEN_3174 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3207 = io_sew_32_i ? _GEN_3175 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3208 = io_sew_32_i ? _GEN_3176 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3209 = io_sew_32_i ? _GEN_3177 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3210 = io_sew_32_i ? _GEN_3178 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3211 = io_sew_32_i ? _GEN_3179 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3212 = io_sew_32_i ? _GEN_3180 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3213 = io_sew_32_i ? _GEN_3181 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3214 = io_sew_32_i ? _GEN_3182 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3215 = io_sew_32_i ? _GEN_3183 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3216 = io_sew_32_i ? _GEN_3184 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3217 = io_sew_32_i ? _GEN_3185 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3218 = io_sew_32_i ? _GEN_3186 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3219 = io_sew_32_i ? _GEN_3187 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3220 = io_sew_32_i ? _GEN_3188 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3221 = io_sew_32_i ? _GEN_3189 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3222 = io_sew_32_i ? _GEN_3190 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3223 = io_sew_32_i ? _GEN_3191 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3224 = io_sew_32_i ? _GEN_3192 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3225 = io_sew_32_i ? _GEN_3193 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3226 = io_sew_32_i ? _GEN_3194 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 976:51]
  wire  _GEN_3227 = io_sew_16_i ? _GEN_3131 : _GEN_3195; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3228 = io_sew_16_i ? _GEN_3132 : _GEN_3196; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3229 = io_sew_16_i ? _GEN_3133 : _GEN_3197; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3230 = io_sew_16_i ? _GEN_3134 : _GEN_3198; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3231 = io_sew_16_i ? _GEN_3135 : _GEN_3199; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3232 = io_sew_16_i ? _GEN_3136 : _GEN_3200; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3233 = io_sew_16_i ? _GEN_3137 : _GEN_3201; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3234 = io_sew_16_i ? _GEN_3138 : _GEN_3202; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3235 = io_sew_16_i ? _GEN_3139 : _GEN_3203; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3236 = io_sew_16_i ? _GEN_3140 : _GEN_3204; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3237 = io_sew_16_i ? _GEN_3141 : _GEN_3205; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3238 = io_sew_16_i ? _GEN_3142 : _GEN_3206; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3239 = io_sew_16_i ? _GEN_3143 : _GEN_3207; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3240 = io_sew_16_i ? _GEN_3144 : _GEN_3208; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3241 = io_sew_16_i ? _GEN_3145 : _GEN_3209; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3242 = io_sew_16_i ? _GEN_3146 : _GEN_3210; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3243 = io_sew_16_i ? _GEN_3147 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3244 = io_sew_16_i ? _GEN_3148 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3245 = io_sew_16_i ? _GEN_3149 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3246 = io_sew_16_i ? _GEN_3150 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3247 = io_sew_16_i ? _GEN_3151 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3248 = io_sew_16_i ? _GEN_3152 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3249 = io_sew_16_i ? _GEN_3153 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3250 = io_sew_16_i ? _GEN_3154 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3251 = io_sew_16_i ? _GEN_3155 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3252 = io_sew_16_i ? _GEN_3156 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3253 = io_sew_16_i ? _GEN_3157 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3254 = io_sew_16_i ? _GEN_3158 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3255 = io_sew_16_i ? _GEN_3159 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3256 = io_sew_16_i ? _GEN_3160 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3257 = io_sew_16_i ? _GEN_3161 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3258 = io_sew_16_i ? _GEN_3162 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3259 = io_sew_16_i ? _GEN_98 : _GEN_3211; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3260 = io_sew_16_i ? _GEN_99 : _GEN_3212; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3261 = io_sew_16_i ? _GEN_100 : _GEN_3213; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3262 = io_sew_16_i ? _GEN_101 : _GEN_3214; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3263 = io_sew_16_i ? _GEN_102 : _GEN_3215; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3264 = io_sew_16_i ? _GEN_103 : _GEN_3216; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3265 = io_sew_16_i ? _GEN_104 : _GEN_3217; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3266 = io_sew_16_i ? _GEN_105 : _GEN_3218; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3267 = io_sew_16_i ? _GEN_106 : _GEN_3219; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3268 = io_sew_16_i ? _GEN_107 : _GEN_3220; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3269 = io_sew_16_i ? _GEN_108 : _GEN_3221; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3270 = io_sew_16_i ? _GEN_109 : _GEN_3222; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3271 = io_sew_16_i ? _GEN_110 : _GEN_3223; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3272 = io_sew_16_i ? _GEN_111 : _GEN_3224; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3273 = io_sew_16_i ? _GEN_112 : _GEN_3225; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3274 = io_sew_16_i ? _GEN_113 : _GEN_3226; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 968:51]
  wire  _GEN_3275 = io_sew_8_i ? _GEN_3099 : _GEN_3227; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3276 = io_sew_8_i ? _GEN_3100 : _GEN_3228; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3277 = io_sew_8_i ? _GEN_3101 : _GEN_3229; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3278 = io_sew_8_i ? _GEN_3102 : _GEN_3230; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3279 = io_sew_8_i ? _GEN_3103 : _GEN_3231; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3280 = io_sew_8_i ? _GEN_3104 : _GEN_3232; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3281 = io_sew_8_i ? _GEN_3105 : _GEN_3233; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3282 = io_sew_8_i ? _GEN_3106 : _GEN_3234; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3283 = io_sew_8_i ? _GEN_3107 : _GEN_3259; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3284 = io_sew_8_i ? _GEN_3108 : _GEN_3260; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3285 = io_sew_8_i ? _GEN_3109 : _GEN_3261; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3286 = io_sew_8_i ? _GEN_3110 : _GEN_3262; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3287 = io_sew_8_i ? _GEN_3111 : _GEN_3263; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3288 = io_sew_8_i ? _GEN_3112 : _GEN_3264; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3289 = io_sew_8_i ? _GEN_3113 : _GEN_3265; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3290 = io_sew_8_i ? _GEN_3114 : _GEN_3266; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3291 = io_sew_8_i ? _GEN_3115 : _GEN_3243; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3292 = io_sew_8_i ? _GEN_3116 : _GEN_3244; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3293 = io_sew_8_i ? _GEN_3117 : _GEN_3245; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3294 = io_sew_8_i ? _GEN_3118 : _GEN_3246; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3295 = io_sew_8_i ? _GEN_3119 : _GEN_3247; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3296 = io_sew_8_i ? _GEN_3120 : _GEN_3248; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3297 = io_sew_8_i ? _GEN_3121 : _GEN_3249; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3298 = io_sew_8_i ? _GEN_3122 : _GEN_3250; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3299 = io_sew_8_i ? _GEN_3123 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3300 = io_sew_8_i ? _GEN_3124 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3301 = io_sew_8_i ? _GEN_3125 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3302 = io_sew_8_i ? _GEN_3126 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3303 = io_sew_8_i ? _GEN_3127 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3304 = io_sew_8_i ? _GEN_3128 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3305 = io_sew_8_i ? _GEN_3129 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3306 = io_sew_8_i ? _GEN_3130 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3307 = io_sew_8_i ? _GEN_90 : _GEN_3235; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3308 = io_sew_8_i ? _GEN_91 : _GEN_3236; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3309 = io_sew_8_i ? _GEN_92 : _GEN_3237; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3310 = io_sew_8_i ? _GEN_93 : _GEN_3238; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3311 = io_sew_8_i ? _GEN_94 : _GEN_3239; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3312 = io_sew_8_i ? _GEN_95 : _GEN_3240; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3313 = io_sew_8_i ? _GEN_96 : _GEN_3241; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3314 = io_sew_8_i ? _GEN_97 : _GEN_3242; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3315 = io_sew_8_i ? _GEN_122 : _GEN_3251; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3316 = io_sew_8_i ? _GEN_123 : _GEN_3252; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3317 = io_sew_8_i ? _GEN_124 : _GEN_3253; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3318 = io_sew_8_i ? _GEN_125 : _GEN_3254; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3319 = io_sew_8_i ? _GEN_126 : _GEN_3255; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3320 = io_sew_8_i ? _GEN_127 : _GEN_3256; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3321 = io_sew_8_i ? _GEN_128 : _GEN_3257; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3322 = io_sew_8_i ? _GEN_129 : _GEN_3258; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3323 = io_sew_8_i ? _GEN_106 : _GEN_3267; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3324 = io_sew_8_i ? _GEN_107 : _GEN_3268; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3325 = io_sew_8_i ? _GEN_108 : _GEN_3269; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3326 = io_sew_8_i ? _GEN_109 : _GEN_3270; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3327 = io_sew_8_i ? _GEN_110 : _GEN_3271; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3328 = io_sew_8_i ? _GEN_111 : _GEN_3272; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3329 = io_sew_8_i ? _GEN_112 : _GEN_3273; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3330 = io_sew_8_i ? _GEN_113 : _GEN_3274; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 960:43]
  wire  _GEN_3331 = arith_decode_i_vsra ? _GEN_3275 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3332 = arith_decode_i_vsra ? _GEN_3276 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3333 = arith_decode_i_vsra ? _GEN_3277 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3334 = arith_decode_i_vsra ? _GEN_3278 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3335 = arith_decode_i_vsra ? _GEN_3279 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3336 = arith_decode_i_vsra ? _GEN_3280 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3337 = arith_decode_i_vsra ? _GEN_3281 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3338 = arith_decode_i_vsra ? _GEN_3282 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3339 = arith_decode_i_vsra ? _GEN_3283 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3340 = arith_decode_i_vsra ? _GEN_3284 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3341 = arith_decode_i_vsra ? _GEN_3285 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3342 = arith_decode_i_vsra ? _GEN_3286 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3343 = arith_decode_i_vsra ? _GEN_3287 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3344 = arith_decode_i_vsra ? _GEN_3288 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3345 = arith_decode_i_vsra ? _GEN_3289 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3346 = arith_decode_i_vsra ? _GEN_3290 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3347 = arith_decode_i_vsra ? _GEN_3291 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3348 = arith_decode_i_vsra ? _GEN_3292 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3349 = arith_decode_i_vsra ? _GEN_3293 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3350 = arith_decode_i_vsra ? _GEN_3294 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3351 = arith_decode_i_vsra ? _GEN_3295 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3352 = arith_decode_i_vsra ? _GEN_3296 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3353 = arith_decode_i_vsra ? _GEN_3297 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3354 = arith_decode_i_vsra ? _GEN_3298 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3355 = arith_decode_i_vsra ? _GEN_3299 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3356 = arith_decode_i_vsra ? _GEN_3300 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3357 = arith_decode_i_vsra ? _GEN_3301 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3358 = arith_decode_i_vsra ? _GEN_3302 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3359 = arith_decode_i_vsra ? _GEN_3303 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3360 = arith_decode_i_vsra ? _GEN_3304 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3361 = arith_decode_i_vsra ? _GEN_3305 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3362 = arith_decode_i_vsra ? _GEN_3306 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3363 = arith_decode_i_vsra ? _GEN_3307 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3364 = arith_decode_i_vsra ? _GEN_3308 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3365 = arith_decode_i_vsra ? _GEN_3309 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3366 = arith_decode_i_vsra ? _GEN_3310 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3367 = arith_decode_i_vsra ? _GEN_3311 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3368 = arith_decode_i_vsra ? _GEN_3312 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3369 = arith_decode_i_vsra ? _GEN_3313 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3370 = arith_decode_i_vsra ? _GEN_3314 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3371 = arith_decode_i_vsra ? _GEN_3315 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3372 = arith_decode_i_vsra ? _GEN_3316 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3373 = arith_decode_i_vsra ? _GEN_3317 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3374 = arith_decode_i_vsra ? _GEN_3318 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3375 = arith_decode_i_vsra ? _GEN_3319 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3376 = arith_decode_i_vsra ? _GEN_3320 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3377 = arith_decode_i_vsra ? _GEN_3321 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3378 = arith_decode_i_vsra ? _GEN_3322 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3379 = arith_decode_i_vsra ? _GEN_3323 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3380 = arith_decode_i_vsra ? _GEN_3324 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3381 = arith_decode_i_vsra ? _GEN_3325 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3382 = arith_decode_i_vsra ? _GEN_3326 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3383 = arith_decode_i_vsra ? _GEN_3327 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3384 = arith_decode_i_vsra ? _GEN_3328 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3385 = arith_decode_i_vsra ? _GEN_3329 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3386 = arith_decode_i_vsra ? _GEN_3330 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 959:36]
  wire  _GEN_3387 = arith_decode_i_vsrl ? _GEN_3043 : _GEN_3331; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3388 = arith_decode_i_vsrl ? _GEN_3044 : _GEN_3332; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3389 = arith_decode_i_vsrl ? _GEN_3045 : _GEN_3333; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3390 = arith_decode_i_vsrl ? _GEN_3046 : _GEN_3334; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3391 = arith_decode_i_vsrl ? _GEN_3047 : _GEN_3335; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3392 = arith_decode_i_vsrl ? _GEN_3048 : _GEN_3336; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3393 = arith_decode_i_vsrl ? _GEN_3049 : _GEN_3337; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3394 = arith_decode_i_vsrl ? _GEN_3050 : _GEN_3338; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3395 = arith_decode_i_vsrl ? _GEN_3051 : _GEN_3339; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3396 = arith_decode_i_vsrl ? _GEN_3052 : _GEN_3340; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3397 = arith_decode_i_vsrl ? _GEN_3053 : _GEN_3341; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3398 = arith_decode_i_vsrl ? _GEN_3054 : _GEN_3342; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3399 = arith_decode_i_vsrl ? _GEN_3055 : _GEN_3343; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3400 = arith_decode_i_vsrl ? _GEN_3056 : _GEN_3344; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3401 = arith_decode_i_vsrl ? _GEN_3057 : _GEN_3345; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3402 = arith_decode_i_vsrl ? _GEN_3058 : _GEN_3346; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3403 = arith_decode_i_vsrl ? _GEN_3059 : _GEN_3347; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3404 = arith_decode_i_vsrl ? _GEN_3060 : _GEN_3348; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3405 = arith_decode_i_vsrl ? _GEN_3061 : _GEN_3349; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3406 = arith_decode_i_vsrl ? _GEN_3062 : _GEN_3350; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3407 = arith_decode_i_vsrl ? _GEN_3063 : _GEN_3351; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3408 = arith_decode_i_vsrl ? _GEN_3064 : _GEN_3352; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3409 = arith_decode_i_vsrl ? _GEN_3065 : _GEN_3353; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3410 = arith_decode_i_vsrl ? _GEN_3066 : _GEN_3354; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3411 = arith_decode_i_vsrl ? _GEN_3067 : _GEN_3355; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3412 = arith_decode_i_vsrl ? _GEN_3068 : _GEN_3356; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3413 = arith_decode_i_vsrl ? _GEN_3069 : _GEN_3357; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3414 = arith_decode_i_vsrl ? _GEN_3070 : _GEN_3358; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3415 = arith_decode_i_vsrl ? _GEN_3071 : _GEN_3359; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3416 = arith_decode_i_vsrl ? _GEN_3072 : _GEN_3360; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3417 = arith_decode_i_vsrl ? _GEN_3073 : _GEN_3361; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3418 = arith_decode_i_vsrl ? _GEN_3074 : _GEN_3362; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3419 = arith_decode_i_vsrl ? _GEN_3075 : _GEN_3363; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3420 = arith_decode_i_vsrl ? _GEN_3076 : _GEN_3364; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3421 = arith_decode_i_vsrl ? _GEN_3077 : _GEN_3365; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3422 = arith_decode_i_vsrl ? _GEN_3078 : _GEN_3366; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3423 = arith_decode_i_vsrl ? _GEN_3079 : _GEN_3367; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3424 = arith_decode_i_vsrl ? _GEN_3080 : _GEN_3368; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3425 = arith_decode_i_vsrl ? _GEN_3081 : _GEN_3369; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3426 = arith_decode_i_vsrl ? _GEN_3082 : _GEN_3370; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3427 = arith_decode_i_vsrl ? _GEN_3083 : _GEN_3371; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3428 = arith_decode_i_vsrl ? _GEN_3084 : _GEN_3372; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3429 = arith_decode_i_vsrl ? _GEN_3085 : _GEN_3373; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3430 = arith_decode_i_vsrl ? _GEN_3086 : _GEN_3374; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3431 = arith_decode_i_vsrl ? _GEN_3087 : _GEN_3375; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3432 = arith_decode_i_vsrl ? _GEN_3088 : _GEN_3376; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3433 = arith_decode_i_vsrl ? _GEN_3089 : _GEN_3377; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3434 = arith_decode_i_vsrl ? _GEN_3090 : _GEN_3378; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3435 = arith_decode_i_vsrl ? _GEN_3091 : _GEN_3379; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3436 = arith_decode_i_vsrl ? _GEN_3092 : _GEN_3380; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3437 = arith_decode_i_vsrl ? _GEN_3093 : _GEN_3381; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3438 = arith_decode_i_vsrl ? _GEN_3094 : _GEN_3382; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3439 = arith_decode_i_vsrl ? _GEN_3095 : _GEN_3383; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3440 = arith_decode_i_vsrl ? _GEN_3096 : _GEN_3384; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3441 = arith_decode_i_vsrl ? _GEN_3097 : _GEN_3385; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3442 = arith_decode_i_vsrl ? _GEN_3098 : _GEN_3386; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 934:36]
  wire  _GEN_3443 = arith_decode_i_vsll ? _GEN_2811 : _GEN_3387; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3444 = arith_decode_i_vsll ? _GEN_2812 : _GEN_3388; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3445 = arith_decode_i_vsll ? _GEN_2813 : _GEN_3389; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3446 = arith_decode_i_vsll ? _GEN_2814 : _GEN_3390; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3447 = arith_decode_i_vsll ? _GEN_2815 : _GEN_3391; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3448 = arith_decode_i_vsll ? _GEN_2816 : _GEN_3392; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3449 = arith_decode_i_vsll ? _GEN_2817 : _GEN_3393; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3450 = arith_decode_i_vsll ? _GEN_2818 : _GEN_3394; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3451 = arith_decode_i_vsll ? _GEN_2819 : _GEN_3395; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3452 = arith_decode_i_vsll ? _GEN_2820 : _GEN_3396; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3453 = arith_decode_i_vsll ? _GEN_2821 : _GEN_3397; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3454 = arith_decode_i_vsll ? _GEN_2822 : _GEN_3398; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3455 = arith_decode_i_vsll ? _GEN_2823 : _GEN_3399; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3456 = arith_decode_i_vsll ? _GEN_2824 : _GEN_3400; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3457 = arith_decode_i_vsll ? _GEN_2825 : _GEN_3401; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3458 = arith_decode_i_vsll ? _GEN_2826 : _GEN_3402; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3459 = arith_decode_i_vsll ? _GEN_2827 : _GEN_3403; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3460 = arith_decode_i_vsll ? _GEN_2828 : _GEN_3404; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3461 = arith_decode_i_vsll ? _GEN_2829 : _GEN_3405; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3462 = arith_decode_i_vsll ? _GEN_2830 : _GEN_3406; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3463 = arith_decode_i_vsll ? _GEN_2831 : _GEN_3407; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3464 = arith_decode_i_vsll ? _GEN_2832 : _GEN_3408; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3465 = arith_decode_i_vsll ? _GEN_2833 : _GEN_3409; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3466 = arith_decode_i_vsll ? _GEN_2834 : _GEN_3410; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3467 = arith_decode_i_vsll ? _GEN_2835 : _GEN_3411; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3468 = arith_decode_i_vsll ? _GEN_2836 : _GEN_3412; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3469 = arith_decode_i_vsll ? _GEN_2837 : _GEN_3413; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3470 = arith_decode_i_vsll ? _GEN_2838 : _GEN_3414; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3471 = arith_decode_i_vsll ? _GEN_2839 : _GEN_3415; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3472 = arith_decode_i_vsll ? _GEN_2840 : _GEN_3416; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3473 = arith_decode_i_vsll ? _GEN_2841 : _GEN_3417; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3474 = arith_decode_i_vsll ? _GEN_2842 : _GEN_3418; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3475 = arith_decode_i_vsll ? _GEN_2843 : _GEN_3419; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3476 = arith_decode_i_vsll ? _GEN_2844 : _GEN_3420; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3477 = arith_decode_i_vsll ? _GEN_2845 : _GEN_3421; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3478 = arith_decode_i_vsll ? _GEN_2846 : _GEN_3422; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3479 = arith_decode_i_vsll ? _GEN_2847 : _GEN_3423; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3480 = arith_decode_i_vsll ? _GEN_2848 : _GEN_3424; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3481 = arith_decode_i_vsll ? _GEN_2849 : _GEN_3425; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3482 = arith_decode_i_vsll ? _GEN_2850 : _GEN_3426; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3483 = arith_decode_i_vsll ? _GEN_2851 : _GEN_3427; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3484 = arith_decode_i_vsll ? _GEN_2852 : _GEN_3428; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3485 = arith_decode_i_vsll ? _GEN_2853 : _GEN_3429; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3486 = arith_decode_i_vsll ? _GEN_2854 : _GEN_3430; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3487 = arith_decode_i_vsll ? _GEN_2855 : _GEN_3431; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3488 = arith_decode_i_vsll ? _GEN_2856 : _GEN_3432; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3489 = arith_decode_i_vsll ? _GEN_2857 : _GEN_3433; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3490 = arith_decode_i_vsll ? _GEN_2858 : _GEN_3434; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3491 = arith_decode_i_vsll ? _GEN_2859 : _GEN_3435; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3492 = arith_decode_i_vsll ? _GEN_2860 : _GEN_3436; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3493 = arith_decode_i_vsll ? _GEN_2861 : _GEN_3437; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3494 = arith_decode_i_vsll ? _GEN_2862 : _GEN_3438; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3495 = arith_decode_i_vsll ? _GEN_2863 : _GEN_3439; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3496 = arith_decode_i_vsll ? _GEN_2864 : _GEN_3440; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3497 = arith_decode_i_vsll ? _GEN_2865 : _GEN_3441; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3498 = arith_decode_i_vsll ? _GEN_2866 : _GEN_3442; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 909:36]
  wire  _GEN_3499 = arith_decode_i_vrgather ? _GEN_2579 : _GEN_3443; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3500 = arith_decode_i_vrgather ? _GEN_2580 : _GEN_3444; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3501 = arith_decode_i_vrgather ? _GEN_2581 : _GEN_3445; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3502 = arith_decode_i_vrgather ? _GEN_2582 : _GEN_3446; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3503 = arith_decode_i_vrgather ? _GEN_2583 : _GEN_3447; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3504 = arith_decode_i_vrgather ? _GEN_2584 : _GEN_3448; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3505 = arith_decode_i_vrgather ? _GEN_2585 : _GEN_3449; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3506 = arith_decode_i_vrgather ? _GEN_2586 : _GEN_3450; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3507 = arith_decode_i_vrgather ? _GEN_2587 : _GEN_3451; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3508 = arith_decode_i_vrgather ? _GEN_2588 : _GEN_3452; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3509 = arith_decode_i_vrgather ? _GEN_2589 : _GEN_3453; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3510 = arith_decode_i_vrgather ? _GEN_2590 : _GEN_3454; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3511 = arith_decode_i_vrgather ? _GEN_2591 : _GEN_3455; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3512 = arith_decode_i_vrgather ? _GEN_2592 : _GEN_3456; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3513 = arith_decode_i_vrgather ? _GEN_2593 : _GEN_3457; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3514 = arith_decode_i_vrgather ? _GEN_2594 : _GEN_3458; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3515 = arith_decode_i_vrgather ? _GEN_2595 : _GEN_3459; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3516 = arith_decode_i_vrgather ? _GEN_2596 : _GEN_3460; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3517 = arith_decode_i_vrgather ? _GEN_2597 : _GEN_3461; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3518 = arith_decode_i_vrgather ? _GEN_2598 : _GEN_3462; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3519 = arith_decode_i_vrgather ? _GEN_2599 : _GEN_3463; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3520 = arith_decode_i_vrgather ? _GEN_2600 : _GEN_3464; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3521 = arith_decode_i_vrgather ? _GEN_2601 : _GEN_3465; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3522 = arith_decode_i_vrgather ? _GEN_2602 : _GEN_3466; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3523 = arith_decode_i_vrgather ? _GEN_2603 : _GEN_3467; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3524 = arith_decode_i_vrgather ? _GEN_2604 : _GEN_3468; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3525 = arith_decode_i_vrgather ? _GEN_2605 : _GEN_3469; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3526 = arith_decode_i_vrgather ? _GEN_2606 : _GEN_3470; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3527 = arith_decode_i_vrgather ? _GEN_2607 : _GEN_3471; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3528 = arith_decode_i_vrgather ? _GEN_2608 : _GEN_3472; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3529 = arith_decode_i_vrgather ? _GEN_2609 : _GEN_3473; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3530 = arith_decode_i_vrgather ? _GEN_2610 : _GEN_3474; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3531 = arith_decode_i_vrgather ? _GEN_2611 : _GEN_3475; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3532 = arith_decode_i_vrgather ? _GEN_2612 : _GEN_3476; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3533 = arith_decode_i_vrgather ? _GEN_2613 : _GEN_3477; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3534 = arith_decode_i_vrgather ? _GEN_2614 : _GEN_3478; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3535 = arith_decode_i_vrgather ? _GEN_2615 : _GEN_3479; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3536 = arith_decode_i_vrgather ? _GEN_2616 : _GEN_3480; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3537 = arith_decode_i_vrgather ? _GEN_2617 : _GEN_3481; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3538 = arith_decode_i_vrgather ? _GEN_2618 : _GEN_3482; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3539 = arith_decode_i_vrgather ? _GEN_2619 : _GEN_3483; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3540 = arith_decode_i_vrgather ? _GEN_2620 : _GEN_3484; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3541 = arith_decode_i_vrgather ? _GEN_2621 : _GEN_3485; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3542 = arith_decode_i_vrgather ? _GEN_2622 : _GEN_3486; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3543 = arith_decode_i_vrgather ? _GEN_2623 : _GEN_3487; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3544 = arith_decode_i_vrgather ? _GEN_2624 : _GEN_3488; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3545 = arith_decode_i_vrgather ? _GEN_2625 : _GEN_3489; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3546 = arith_decode_i_vrgather ? _GEN_2626 : _GEN_3490; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3547 = arith_decode_i_vrgather ? _GEN_2627 : _GEN_3491; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3548 = arith_decode_i_vrgather ? _GEN_2628 : _GEN_3492; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3549 = arith_decode_i_vrgather ? _GEN_2629 : _GEN_3493; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3550 = arith_decode_i_vrgather ? _GEN_2630 : _GEN_3494; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3551 = arith_decode_i_vrgather ? _GEN_2631 : _GEN_3495; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3552 = arith_decode_i_vrgather ? _GEN_2632 : _GEN_3496; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3553 = arith_decode_i_vrgather ? _GEN_2633 : _GEN_3497; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3554 = arith_decode_i_vrgather ? _GEN_2634 : _GEN_3498; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 856:40]
  wire  _GEN_3555 = arith_decode_i_vmv ? _GEN_2219 : _GEN_3499; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3556 = arith_decode_i_vmv ? _GEN_2220 : _GEN_3500; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3557 = arith_decode_i_vmv ? _GEN_2221 : _GEN_3501; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3558 = arith_decode_i_vmv ? _GEN_2222 : _GEN_3502; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3559 = arith_decode_i_vmv ? _GEN_2223 : _GEN_3503; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3560 = arith_decode_i_vmv ? _GEN_2224 : _GEN_3504; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3561 = arith_decode_i_vmv ? _GEN_2225 : _GEN_3505; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3562 = arith_decode_i_vmv ? _GEN_2226 : _GEN_3506; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3563 = arith_decode_i_vmv ? _GEN_2227 : _GEN_3507; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3564 = arith_decode_i_vmv ? _GEN_2228 : _GEN_3508; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3565 = arith_decode_i_vmv ? _GEN_2229 : _GEN_3509; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3566 = arith_decode_i_vmv ? _GEN_2230 : _GEN_3510; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3567 = arith_decode_i_vmv ? _GEN_2231 : _GEN_3511; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3568 = arith_decode_i_vmv ? _GEN_2232 : _GEN_3512; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3569 = arith_decode_i_vmv ? _GEN_2233 : _GEN_3513; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3570 = arith_decode_i_vmv ? _GEN_2234 : _GEN_3514; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3571 = arith_decode_i_vmv ? _GEN_2235 : _GEN_3515; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3572 = arith_decode_i_vmv ? _GEN_2236 : _GEN_3516; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3573 = arith_decode_i_vmv ? _GEN_2237 : _GEN_3517; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3574 = arith_decode_i_vmv ? _GEN_2238 : _GEN_3518; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3575 = arith_decode_i_vmv ? _GEN_2239 : _GEN_3519; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3576 = arith_decode_i_vmv ? _GEN_2240 : _GEN_3520; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3577 = arith_decode_i_vmv ? _GEN_2241 : _GEN_3521; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3578 = arith_decode_i_vmv ? _GEN_2242 : _GEN_3522; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3579 = arith_decode_i_vmv ? _GEN_2243 : _GEN_3523; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3580 = arith_decode_i_vmv ? _GEN_2244 : _GEN_3524; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3581 = arith_decode_i_vmv ? _GEN_2245 : _GEN_3525; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3582 = arith_decode_i_vmv ? _GEN_2246 : _GEN_3526; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3583 = arith_decode_i_vmv ? _GEN_2247 : _GEN_3527; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3584 = arith_decode_i_vmv ? _GEN_2248 : _GEN_3528; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3585 = arith_decode_i_vmv ? _GEN_2249 : _GEN_3529; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3586 = arith_decode_i_vmv ? _GEN_2250 : _GEN_3530; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3587 = arith_decode_i_vmv ? _GEN_2251 : _GEN_3531; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3588 = arith_decode_i_vmv ? _GEN_2252 : _GEN_3532; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3589 = arith_decode_i_vmv ? _GEN_2253 : _GEN_3533; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3590 = arith_decode_i_vmv ? _GEN_2254 : _GEN_3534; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3591 = arith_decode_i_vmv ? _GEN_2255 : _GEN_3535; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3592 = arith_decode_i_vmv ? _GEN_2256 : _GEN_3536; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3593 = arith_decode_i_vmv ? _GEN_2257 : _GEN_3537; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3594 = arith_decode_i_vmv ? _GEN_2258 : _GEN_3538; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3595 = arith_decode_i_vmv ? _GEN_2259 : _GEN_3539; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3596 = arith_decode_i_vmv ? _GEN_2260 : _GEN_3540; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3597 = arith_decode_i_vmv ? _GEN_2261 : _GEN_3541; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3598 = arith_decode_i_vmv ? _GEN_2262 : _GEN_3542; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3599 = arith_decode_i_vmv ? _GEN_2263 : _GEN_3543; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3600 = arith_decode_i_vmv ? _GEN_2264 : _GEN_3544; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3601 = arith_decode_i_vmv ? _GEN_2265 : _GEN_3545; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3602 = arith_decode_i_vmv ? _GEN_2266 : _GEN_3546; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3603 = arith_decode_i_vmv ? _GEN_2267 : _GEN_3547; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3604 = arith_decode_i_vmv ? _GEN_2268 : _GEN_3548; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3605 = arith_decode_i_vmv ? _GEN_2269 : _GEN_3549; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3606 = arith_decode_i_vmv ? _GEN_2270 : _GEN_3550; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3607 = arith_decode_i_vmv ? _GEN_2271 : _GEN_3551; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3608 = arith_decode_i_vmv ? _GEN_2272 : _GEN_3552; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3609 = arith_decode_i_vmv ? _GEN_2273 : _GEN_3553; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3610 = arith_decode_i_vmv ? _GEN_2274 : _GEN_3554; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 837:35]
  wire  _GEN_3611 = arith_decode_i_vmerge ? _GEN_2083 : _GEN_3555; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3612 = arith_decode_i_vmerge ? _GEN_2084 : _GEN_3556; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3613 = arith_decode_i_vmerge ? _GEN_2085 : _GEN_3557; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3614 = arith_decode_i_vmerge ? _GEN_2086 : _GEN_3558; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3615 = arith_decode_i_vmerge ? _GEN_2087 : _GEN_3559; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3616 = arith_decode_i_vmerge ? _GEN_2088 : _GEN_3560; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3617 = arith_decode_i_vmerge ? _GEN_2089 : _GEN_3561; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3618 = arith_decode_i_vmerge ? _GEN_2090 : _GEN_3562; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3619 = arith_decode_i_vmerge ? _GEN_2091 : _GEN_3563; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3620 = arith_decode_i_vmerge ? _GEN_2092 : _GEN_3564; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3621 = arith_decode_i_vmerge ? _GEN_2093 : _GEN_3565; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3622 = arith_decode_i_vmerge ? _GEN_2094 : _GEN_3566; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3623 = arith_decode_i_vmerge ? _GEN_2095 : _GEN_3567; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3624 = arith_decode_i_vmerge ? _GEN_2096 : _GEN_3568; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3625 = arith_decode_i_vmerge ? _GEN_2097 : _GEN_3569; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3626 = arith_decode_i_vmerge ? _GEN_2098 : _GEN_3570; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3627 = arith_decode_i_vmerge ? _GEN_2099 : _GEN_3571; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3628 = arith_decode_i_vmerge ? _GEN_2100 : _GEN_3572; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3629 = arith_decode_i_vmerge ? _GEN_2101 : _GEN_3573; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3630 = arith_decode_i_vmerge ? _GEN_2102 : _GEN_3574; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3631 = arith_decode_i_vmerge ? _GEN_2103 : _GEN_3575; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3632 = arith_decode_i_vmerge ? _GEN_2104 : _GEN_3576; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3633 = arith_decode_i_vmerge ? _GEN_2105 : _GEN_3577; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3634 = arith_decode_i_vmerge ? _GEN_2106 : _GEN_3578; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3635 = arith_decode_i_vmerge ? _GEN_2107 : _GEN_3579; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3636 = arith_decode_i_vmerge ? _GEN_2108 : _GEN_3580; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3637 = arith_decode_i_vmerge ? _GEN_2109 : _GEN_3581; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3638 = arith_decode_i_vmerge ? _GEN_2110 : _GEN_3582; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3639 = arith_decode_i_vmerge ? _GEN_2111 : _GEN_3583; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3640 = arith_decode_i_vmerge ? _GEN_2112 : _GEN_3584; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3641 = arith_decode_i_vmerge ? _GEN_2113 : _GEN_3585; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3642 = arith_decode_i_vmerge ? _GEN_2114 : _GEN_3586; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3643 = arith_decode_i_vmerge ? _GEN_2115 : _GEN_3587; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3644 = arith_decode_i_vmerge ? _GEN_2116 : _GEN_3588; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3645 = arith_decode_i_vmerge ? _GEN_2117 : _GEN_3589; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3646 = arith_decode_i_vmerge ? _GEN_2118 : _GEN_3590; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3647 = arith_decode_i_vmerge ? _GEN_2119 : _GEN_3591; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3648 = arith_decode_i_vmerge ? _GEN_2120 : _GEN_3592; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3649 = arith_decode_i_vmerge ? _GEN_2121 : _GEN_3593; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3650 = arith_decode_i_vmerge ? _GEN_2122 : _GEN_3594; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3651 = arith_decode_i_vmerge ? _GEN_2123 : _GEN_3595; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3652 = arith_decode_i_vmerge ? _GEN_2124 : _GEN_3596; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3653 = arith_decode_i_vmerge ? _GEN_2125 : _GEN_3597; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3654 = arith_decode_i_vmerge ? _GEN_2126 : _GEN_3598; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3655 = arith_decode_i_vmerge ? _GEN_2127 : _GEN_3599; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3656 = arith_decode_i_vmerge ? _GEN_2128 : _GEN_3600; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3657 = arith_decode_i_vmerge ? _GEN_2129 : _GEN_3601; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3658 = arith_decode_i_vmerge ? _GEN_2130 : _GEN_3602; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3659 = arith_decode_i_vmerge ? _GEN_2131 : _GEN_3603; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3660 = arith_decode_i_vmerge ? _GEN_2132 : _GEN_3604; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3661 = arith_decode_i_vmerge ? _GEN_2133 : _GEN_3605; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3662 = arith_decode_i_vmerge ? _GEN_2134 : _GEN_3606; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3663 = arith_decode_i_vmerge ? _GEN_2135 : _GEN_3607; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3664 = arith_decode_i_vmerge ? _GEN_2136 : _GEN_3608; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3665 = arith_decode_i_vmerge ? _GEN_2137 : _GEN_3609; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3666 = arith_decode_i_vmerge ? _GEN_2138 : _GEN_3610; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 800:38]
  wire  _GEN_3667 = arith_decode_i_vxor ? _GEN_1851 : _GEN_3611; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3668 = arith_decode_i_vxor ? _GEN_1852 : _GEN_3612; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3669 = arith_decode_i_vxor ? _GEN_1853 : _GEN_3613; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3670 = arith_decode_i_vxor ? _GEN_1854 : _GEN_3614; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3671 = arith_decode_i_vxor ? _GEN_1855 : _GEN_3615; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3672 = arith_decode_i_vxor ? _GEN_1856 : _GEN_3616; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3673 = arith_decode_i_vxor ? _GEN_1857 : _GEN_3617; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3674 = arith_decode_i_vxor ? _GEN_1858 : _GEN_3618; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3675 = arith_decode_i_vxor ? _GEN_1859 : _GEN_3619; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3676 = arith_decode_i_vxor ? _GEN_1860 : _GEN_3620; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3677 = arith_decode_i_vxor ? _GEN_1861 : _GEN_3621; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3678 = arith_decode_i_vxor ? _GEN_1862 : _GEN_3622; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3679 = arith_decode_i_vxor ? _GEN_1863 : _GEN_3623; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3680 = arith_decode_i_vxor ? _GEN_1864 : _GEN_3624; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3681 = arith_decode_i_vxor ? _GEN_1865 : _GEN_3625; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3682 = arith_decode_i_vxor ? _GEN_1866 : _GEN_3626; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3683 = arith_decode_i_vxor ? _GEN_1867 : _GEN_3627; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3684 = arith_decode_i_vxor ? _GEN_1868 : _GEN_3628; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3685 = arith_decode_i_vxor ? _GEN_1869 : _GEN_3629; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3686 = arith_decode_i_vxor ? _GEN_1870 : _GEN_3630; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3687 = arith_decode_i_vxor ? _GEN_1871 : _GEN_3631; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3688 = arith_decode_i_vxor ? _GEN_1872 : _GEN_3632; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3689 = arith_decode_i_vxor ? _GEN_1873 : _GEN_3633; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3690 = arith_decode_i_vxor ? _GEN_1874 : _GEN_3634; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3691 = arith_decode_i_vxor ? _GEN_1875 : _GEN_3635; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3692 = arith_decode_i_vxor ? _GEN_1876 : _GEN_3636; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3693 = arith_decode_i_vxor ? _GEN_1877 : _GEN_3637; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3694 = arith_decode_i_vxor ? _GEN_1878 : _GEN_3638; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3695 = arith_decode_i_vxor ? _GEN_1879 : _GEN_3639; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3696 = arith_decode_i_vxor ? _GEN_1880 : _GEN_3640; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3697 = arith_decode_i_vxor ? _GEN_1881 : _GEN_3641; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3698 = arith_decode_i_vxor ? _GEN_1882 : _GEN_3642; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3699 = arith_decode_i_vxor ? _GEN_1883 : _GEN_3643; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3700 = arith_decode_i_vxor ? _GEN_1884 : _GEN_3644; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3701 = arith_decode_i_vxor ? _GEN_1885 : _GEN_3645; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3702 = arith_decode_i_vxor ? _GEN_1886 : _GEN_3646; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3703 = arith_decode_i_vxor ? _GEN_1887 : _GEN_3647; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3704 = arith_decode_i_vxor ? _GEN_1888 : _GEN_3648; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3705 = arith_decode_i_vxor ? _GEN_1889 : _GEN_3649; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3706 = arith_decode_i_vxor ? _GEN_1890 : _GEN_3650; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3707 = arith_decode_i_vxor ? _GEN_1891 : _GEN_3651; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3708 = arith_decode_i_vxor ? _GEN_1892 : _GEN_3652; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3709 = arith_decode_i_vxor ? _GEN_1893 : _GEN_3653; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3710 = arith_decode_i_vxor ? _GEN_1894 : _GEN_3654; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3711 = arith_decode_i_vxor ? _GEN_1895 : _GEN_3655; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3712 = arith_decode_i_vxor ? _GEN_1896 : _GEN_3656; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3713 = arith_decode_i_vxor ? _GEN_1897 : _GEN_3657; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3714 = arith_decode_i_vxor ? _GEN_1898 : _GEN_3658; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3715 = arith_decode_i_vxor ? _GEN_1899 : _GEN_3659; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3716 = arith_decode_i_vxor ? _GEN_1900 : _GEN_3660; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3717 = arith_decode_i_vxor ? _GEN_1901 : _GEN_3661; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3718 = arith_decode_i_vxor ? _GEN_1902 : _GEN_3662; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3719 = arith_decode_i_vxor ? _GEN_1903 : _GEN_3663; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3720 = arith_decode_i_vxor ? _GEN_1904 : _GEN_3664; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3721 = arith_decode_i_vxor ? _GEN_1905 : _GEN_3665; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3722 = arith_decode_i_vxor ? _GEN_1906 : _GEN_3666; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 775:36]
  wire  _GEN_3723 = arith_decode_i_vor ? _GEN_1619 : _GEN_3667; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3724 = arith_decode_i_vor ? _GEN_1620 : _GEN_3668; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3725 = arith_decode_i_vor ? _GEN_1621 : _GEN_3669; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3726 = arith_decode_i_vor ? _GEN_1622 : _GEN_3670; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3727 = arith_decode_i_vor ? _GEN_1623 : _GEN_3671; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3728 = arith_decode_i_vor ? _GEN_1624 : _GEN_3672; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3729 = arith_decode_i_vor ? _GEN_1625 : _GEN_3673; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3730 = arith_decode_i_vor ? _GEN_1626 : _GEN_3674; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3731 = arith_decode_i_vor ? _GEN_1627 : _GEN_3675; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3732 = arith_decode_i_vor ? _GEN_1628 : _GEN_3676; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3733 = arith_decode_i_vor ? _GEN_1629 : _GEN_3677; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3734 = arith_decode_i_vor ? _GEN_1630 : _GEN_3678; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3735 = arith_decode_i_vor ? _GEN_1631 : _GEN_3679; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3736 = arith_decode_i_vor ? _GEN_1632 : _GEN_3680; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3737 = arith_decode_i_vor ? _GEN_1633 : _GEN_3681; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3738 = arith_decode_i_vor ? _GEN_1634 : _GEN_3682; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3739 = arith_decode_i_vor ? _GEN_1635 : _GEN_3683; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3740 = arith_decode_i_vor ? _GEN_1636 : _GEN_3684; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3741 = arith_decode_i_vor ? _GEN_1637 : _GEN_3685; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3742 = arith_decode_i_vor ? _GEN_1638 : _GEN_3686; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3743 = arith_decode_i_vor ? _GEN_1639 : _GEN_3687; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3744 = arith_decode_i_vor ? _GEN_1640 : _GEN_3688; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3745 = arith_decode_i_vor ? _GEN_1641 : _GEN_3689; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3746 = arith_decode_i_vor ? _GEN_1642 : _GEN_3690; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3747 = arith_decode_i_vor ? _GEN_1643 : _GEN_3691; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3748 = arith_decode_i_vor ? _GEN_1644 : _GEN_3692; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3749 = arith_decode_i_vor ? _GEN_1645 : _GEN_3693; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3750 = arith_decode_i_vor ? _GEN_1646 : _GEN_3694; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3751 = arith_decode_i_vor ? _GEN_1647 : _GEN_3695; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3752 = arith_decode_i_vor ? _GEN_1648 : _GEN_3696; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3753 = arith_decode_i_vor ? _GEN_1649 : _GEN_3697; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3754 = arith_decode_i_vor ? _GEN_1650 : _GEN_3698; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3755 = arith_decode_i_vor ? _GEN_1651 : _GEN_3699; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3756 = arith_decode_i_vor ? _GEN_1652 : _GEN_3700; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3757 = arith_decode_i_vor ? _GEN_1653 : _GEN_3701; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3758 = arith_decode_i_vor ? _GEN_1654 : _GEN_3702; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3759 = arith_decode_i_vor ? _GEN_1655 : _GEN_3703; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3760 = arith_decode_i_vor ? _GEN_1656 : _GEN_3704; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3761 = arith_decode_i_vor ? _GEN_1657 : _GEN_3705; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3762 = arith_decode_i_vor ? _GEN_1658 : _GEN_3706; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3763 = arith_decode_i_vor ? _GEN_1659 : _GEN_3707; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3764 = arith_decode_i_vor ? _GEN_1660 : _GEN_3708; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3765 = arith_decode_i_vor ? _GEN_1661 : _GEN_3709; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3766 = arith_decode_i_vor ? _GEN_1662 : _GEN_3710; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3767 = arith_decode_i_vor ? _GEN_1663 : _GEN_3711; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3768 = arith_decode_i_vor ? _GEN_1664 : _GEN_3712; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3769 = arith_decode_i_vor ? _GEN_1665 : _GEN_3713; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3770 = arith_decode_i_vor ? _GEN_1666 : _GEN_3714; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3771 = arith_decode_i_vor ? _GEN_1667 : _GEN_3715; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3772 = arith_decode_i_vor ? _GEN_1668 : _GEN_3716; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3773 = arith_decode_i_vor ? _GEN_1669 : _GEN_3717; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3774 = arith_decode_i_vor ? _GEN_1670 : _GEN_3718; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3775 = arith_decode_i_vor ? _GEN_1671 : _GEN_3719; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3776 = arith_decode_i_vor ? _GEN_1672 : _GEN_3720; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3777 = arith_decode_i_vor ? _GEN_1673 : _GEN_3721; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3778 = arith_decode_i_vor ? _GEN_1674 : _GEN_3722; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 750:35]
  wire  _GEN_3779 = arith_decode_i_vand ? _GEN_1387 : _GEN_3723; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3780 = arith_decode_i_vand ? _GEN_1388 : _GEN_3724; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3781 = arith_decode_i_vand ? _GEN_1389 : _GEN_3725; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3782 = arith_decode_i_vand ? _GEN_1390 : _GEN_3726; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3783 = arith_decode_i_vand ? _GEN_1391 : _GEN_3727; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3784 = arith_decode_i_vand ? _GEN_1392 : _GEN_3728; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3785 = arith_decode_i_vand ? _GEN_1393 : _GEN_3729; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3786 = arith_decode_i_vand ? _GEN_1394 : _GEN_3730; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3787 = arith_decode_i_vand ? _GEN_1395 : _GEN_3731; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3788 = arith_decode_i_vand ? _GEN_1396 : _GEN_3732; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3789 = arith_decode_i_vand ? _GEN_1397 : _GEN_3733; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3790 = arith_decode_i_vand ? _GEN_1398 : _GEN_3734; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3791 = arith_decode_i_vand ? _GEN_1399 : _GEN_3735; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3792 = arith_decode_i_vand ? _GEN_1400 : _GEN_3736; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3793 = arith_decode_i_vand ? _GEN_1401 : _GEN_3737; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3794 = arith_decode_i_vand ? _GEN_1402 : _GEN_3738; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3795 = arith_decode_i_vand ? _GEN_1403 : _GEN_3739; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3796 = arith_decode_i_vand ? _GEN_1404 : _GEN_3740; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3797 = arith_decode_i_vand ? _GEN_1405 : _GEN_3741; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3798 = arith_decode_i_vand ? _GEN_1406 : _GEN_3742; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3799 = arith_decode_i_vand ? _GEN_1407 : _GEN_3743; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3800 = arith_decode_i_vand ? _GEN_1408 : _GEN_3744; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3801 = arith_decode_i_vand ? _GEN_1409 : _GEN_3745; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3802 = arith_decode_i_vand ? _GEN_1410 : _GEN_3746; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3803 = arith_decode_i_vand ? _GEN_1411 : _GEN_3747; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3804 = arith_decode_i_vand ? _GEN_1412 : _GEN_3748; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3805 = arith_decode_i_vand ? _GEN_1413 : _GEN_3749; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3806 = arith_decode_i_vand ? _GEN_1414 : _GEN_3750; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3807 = arith_decode_i_vand ? _GEN_1415 : _GEN_3751; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3808 = arith_decode_i_vand ? _GEN_1416 : _GEN_3752; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3809 = arith_decode_i_vand ? _GEN_1417 : _GEN_3753; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3810 = arith_decode_i_vand ? _GEN_1418 : _GEN_3754; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3811 = arith_decode_i_vand ? _GEN_1419 : _GEN_3755; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3812 = arith_decode_i_vand ? _GEN_1420 : _GEN_3756; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3813 = arith_decode_i_vand ? _GEN_1421 : _GEN_3757; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3814 = arith_decode_i_vand ? _GEN_1422 : _GEN_3758; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3815 = arith_decode_i_vand ? _GEN_1423 : _GEN_3759; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3816 = arith_decode_i_vand ? _GEN_1424 : _GEN_3760; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3817 = arith_decode_i_vand ? _GEN_1425 : _GEN_3761; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3818 = arith_decode_i_vand ? _GEN_1426 : _GEN_3762; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3819 = arith_decode_i_vand ? _GEN_1427 : _GEN_3763; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3820 = arith_decode_i_vand ? _GEN_1428 : _GEN_3764; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3821 = arith_decode_i_vand ? _GEN_1429 : _GEN_3765; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3822 = arith_decode_i_vand ? _GEN_1430 : _GEN_3766; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3823 = arith_decode_i_vand ? _GEN_1431 : _GEN_3767; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3824 = arith_decode_i_vand ? _GEN_1432 : _GEN_3768; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3825 = arith_decode_i_vand ? _GEN_1433 : _GEN_3769; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3826 = arith_decode_i_vand ? _GEN_1434 : _GEN_3770; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3827 = arith_decode_i_vand ? _GEN_1435 : _GEN_3771; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3828 = arith_decode_i_vand ? _GEN_1436 : _GEN_3772; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3829 = arith_decode_i_vand ? _GEN_1437 : _GEN_3773; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3830 = arith_decode_i_vand ? _GEN_1438 : _GEN_3774; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3831 = arith_decode_i_vand ? _GEN_1439 : _GEN_3775; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3832 = arith_decode_i_vand ? _GEN_1440 : _GEN_3776; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3833 = arith_decode_i_vand ? _GEN_1441 : _GEN_3777; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3834 = arith_decode_i_vand ? _GEN_1442 : _GEN_3778; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 725:36]
  wire  _GEN_3835 = arith_decode_i_vmax ? _GEN_1155 : _GEN_3779; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3836 = arith_decode_i_vmax ? _GEN_1156 : _GEN_3780; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3837 = arith_decode_i_vmax ? _GEN_1157 : _GEN_3781; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3838 = arith_decode_i_vmax ? _GEN_1158 : _GEN_3782; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3839 = arith_decode_i_vmax ? _GEN_1159 : _GEN_3783; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3840 = arith_decode_i_vmax ? _GEN_1160 : _GEN_3784; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3841 = arith_decode_i_vmax ? _GEN_1161 : _GEN_3785; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3842 = arith_decode_i_vmax ? _GEN_1162 : _GEN_3786; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3843 = arith_decode_i_vmax ? _GEN_1163 : _GEN_3787; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3844 = arith_decode_i_vmax ? _GEN_1164 : _GEN_3788; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3845 = arith_decode_i_vmax ? _GEN_1165 : _GEN_3789; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3846 = arith_decode_i_vmax ? _GEN_1166 : _GEN_3790; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3847 = arith_decode_i_vmax ? _GEN_1167 : _GEN_3791; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3848 = arith_decode_i_vmax ? _GEN_1168 : _GEN_3792; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3849 = arith_decode_i_vmax ? _GEN_1169 : _GEN_3793; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3850 = arith_decode_i_vmax ? _GEN_1170 : _GEN_3794; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3851 = arith_decode_i_vmax ? _GEN_1171 : _GEN_3795; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3852 = arith_decode_i_vmax ? _GEN_1172 : _GEN_3796; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3853 = arith_decode_i_vmax ? _GEN_1173 : _GEN_3797; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3854 = arith_decode_i_vmax ? _GEN_1174 : _GEN_3798; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3855 = arith_decode_i_vmax ? _GEN_1175 : _GEN_3799; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3856 = arith_decode_i_vmax ? _GEN_1176 : _GEN_3800; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3857 = arith_decode_i_vmax ? _GEN_1177 : _GEN_3801; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3858 = arith_decode_i_vmax ? _GEN_1178 : _GEN_3802; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3859 = arith_decode_i_vmax ? _GEN_1179 : _GEN_3803; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3860 = arith_decode_i_vmax ? _GEN_1180 : _GEN_3804; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3861 = arith_decode_i_vmax ? _GEN_1181 : _GEN_3805; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3862 = arith_decode_i_vmax ? _GEN_1182 : _GEN_3806; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3863 = arith_decode_i_vmax ? _GEN_1183 : _GEN_3807; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3864 = arith_decode_i_vmax ? _GEN_1184 : _GEN_3808; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3865 = arith_decode_i_vmax ? _GEN_1185 : _GEN_3809; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3866 = arith_decode_i_vmax ? _GEN_1186 : _GEN_3810; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3867 = arith_decode_i_vmax ? _GEN_1187 : _GEN_3811; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3868 = arith_decode_i_vmax ? _GEN_1188 : _GEN_3812; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3869 = arith_decode_i_vmax ? _GEN_1189 : _GEN_3813; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3870 = arith_decode_i_vmax ? _GEN_1190 : _GEN_3814; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3871 = arith_decode_i_vmax ? _GEN_1191 : _GEN_3815; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3872 = arith_decode_i_vmax ? _GEN_1192 : _GEN_3816; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3873 = arith_decode_i_vmax ? _GEN_1193 : _GEN_3817; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3874 = arith_decode_i_vmax ? _GEN_1194 : _GEN_3818; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3875 = arith_decode_i_vmax ? _GEN_1195 : _GEN_3819; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3876 = arith_decode_i_vmax ? _GEN_1196 : _GEN_3820; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3877 = arith_decode_i_vmax ? _GEN_1197 : _GEN_3821; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3878 = arith_decode_i_vmax ? _GEN_1198 : _GEN_3822; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3879 = arith_decode_i_vmax ? _GEN_1199 : _GEN_3823; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3880 = arith_decode_i_vmax ? _GEN_1200 : _GEN_3824; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3881 = arith_decode_i_vmax ? _GEN_1201 : _GEN_3825; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3882 = arith_decode_i_vmax ? _GEN_1202 : _GEN_3826; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3883 = arith_decode_i_vmax ? _GEN_1203 : _GEN_3827; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3884 = arith_decode_i_vmax ? _GEN_1204 : _GEN_3828; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3885 = arith_decode_i_vmax ? _GEN_1205 : _GEN_3829; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3886 = arith_decode_i_vmax ? _GEN_1206 : _GEN_3830; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3887 = arith_decode_i_vmax ? _GEN_1207 : _GEN_3831; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3888 = arith_decode_i_vmax ? _GEN_1208 : _GEN_3832; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3889 = arith_decode_i_vmax ? _GEN_1209 : _GEN_3833; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3890 = arith_decode_i_vmax ? _GEN_1210 : _GEN_3834; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 700:36]
  wire  _GEN_3891 = arith_decode_i_vmin ? _GEN_923 : _GEN_3835; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3892 = arith_decode_i_vmin ? _GEN_924 : _GEN_3836; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3893 = arith_decode_i_vmin ? _GEN_925 : _GEN_3837; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3894 = arith_decode_i_vmin ? _GEN_926 : _GEN_3838; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3895 = arith_decode_i_vmin ? _GEN_927 : _GEN_3839; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3896 = arith_decode_i_vmin ? _GEN_928 : _GEN_3840; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3897 = arith_decode_i_vmin ? _GEN_929 : _GEN_3841; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3898 = arith_decode_i_vmin ? _GEN_930 : _GEN_3842; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3899 = arith_decode_i_vmin ? _GEN_931 : _GEN_3843; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3900 = arith_decode_i_vmin ? _GEN_932 : _GEN_3844; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3901 = arith_decode_i_vmin ? _GEN_933 : _GEN_3845; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3902 = arith_decode_i_vmin ? _GEN_934 : _GEN_3846; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3903 = arith_decode_i_vmin ? _GEN_935 : _GEN_3847; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3904 = arith_decode_i_vmin ? _GEN_936 : _GEN_3848; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3905 = arith_decode_i_vmin ? _GEN_937 : _GEN_3849; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3906 = arith_decode_i_vmin ? _GEN_938 : _GEN_3850; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3907 = arith_decode_i_vmin ? _GEN_939 : _GEN_3851; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3908 = arith_decode_i_vmin ? _GEN_940 : _GEN_3852; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3909 = arith_decode_i_vmin ? _GEN_941 : _GEN_3853; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3910 = arith_decode_i_vmin ? _GEN_942 : _GEN_3854; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3911 = arith_decode_i_vmin ? _GEN_943 : _GEN_3855; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3912 = arith_decode_i_vmin ? _GEN_944 : _GEN_3856; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3913 = arith_decode_i_vmin ? _GEN_945 : _GEN_3857; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3914 = arith_decode_i_vmin ? _GEN_946 : _GEN_3858; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3915 = arith_decode_i_vmin ? _GEN_947 : _GEN_3859; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3916 = arith_decode_i_vmin ? _GEN_948 : _GEN_3860; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3917 = arith_decode_i_vmin ? _GEN_949 : _GEN_3861; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3918 = arith_decode_i_vmin ? _GEN_950 : _GEN_3862; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3919 = arith_decode_i_vmin ? _GEN_951 : _GEN_3863; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3920 = arith_decode_i_vmin ? _GEN_952 : _GEN_3864; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3921 = arith_decode_i_vmin ? _GEN_953 : _GEN_3865; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3922 = arith_decode_i_vmin ? _GEN_954 : _GEN_3866; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3923 = arith_decode_i_vmin ? _GEN_955 : _GEN_3867; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3924 = arith_decode_i_vmin ? _GEN_956 : _GEN_3868; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3925 = arith_decode_i_vmin ? _GEN_957 : _GEN_3869; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3926 = arith_decode_i_vmin ? _GEN_958 : _GEN_3870; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3927 = arith_decode_i_vmin ? _GEN_959 : _GEN_3871; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3928 = arith_decode_i_vmin ? _GEN_960 : _GEN_3872; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3929 = arith_decode_i_vmin ? _GEN_961 : _GEN_3873; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3930 = arith_decode_i_vmin ? _GEN_962 : _GEN_3874; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3931 = arith_decode_i_vmin ? _GEN_963 : _GEN_3875; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3932 = arith_decode_i_vmin ? _GEN_964 : _GEN_3876; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3933 = arith_decode_i_vmin ? _GEN_965 : _GEN_3877; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3934 = arith_decode_i_vmin ? _GEN_966 : _GEN_3878; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3935 = arith_decode_i_vmin ? _GEN_967 : _GEN_3879; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3936 = arith_decode_i_vmin ? _GEN_968 : _GEN_3880; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3937 = arith_decode_i_vmin ? _GEN_969 : _GEN_3881; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3938 = arith_decode_i_vmin ? _GEN_970 : _GEN_3882; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3939 = arith_decode_i_vmin ? _GEN_971 : _GEN_3883; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3940 = arith_decode_i_vmin ? _GEN_972 : _GEN_3884; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3941 = arith_decode_i_vmin ? _GEN_973 : _GEN_3885; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3942 = arith_decode_i_vmin ? _GEN_974 : _GEN_3886; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3943 = arith_decode_i_vmin ? _GEN_975 : _GEN_3887; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3944 = arith_decode_i_vmin ? _GEN_976 : _GEN_3888; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3945 = arith_decode_i_vmin ? _GEN_977 : _GEN_3889; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3946 = arith_decode_i_vmin ? _GEN_978 : _GEN_3890; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 675:36]
  wire  _GEN_3947 = arith_decode_i_vmaxu ? _GEN_691 : _GEN_3891; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3948 = arith_decode_i_vmaxu ? _GEN_692 : _GEN_3892; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3949 = arith_decode_i_vmaxu ? _GEN_693 : _GEN_3893; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3950 = arith_decode_i_vmaxu ? _GEN_694 : _GEN_3894; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3951 = arith_decode_i_vmaxu ? _GEN_695 : _GEN_3895; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3952 = arith_decode_i_vmaxu ? _GEN_696 : _GEN_3896; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3953 = arith_decode_i_vmaxu ? _GEN_697 : _GEN_3897; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3954 = arith_decode_i_vmaxu ? _GEN_698 : _GEN_3898; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3955 = arith_decode_i_vmaxu ? _GEN_699 : _GEN_3899; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3956 = arith_decode_i_vmaxu ? _GEN_700 : _GEN_3900; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3957 = arith_decode_i_vmaxu ? _GEN_701 : _GEN_3901; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3958 = arith_decode_i_vmaxu ? _GEN_702 : _GEN_3902; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3959 = arith_decode_i_vmaxu ? _GEN_703 : _GEN_3903; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3960 = arith_decode_i_vmaxu ? _GEN_704 : _GEN_3904; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3961 = arith_decode_i_vmaxu ? _GEN_705 : _GEN_3905; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3962 = arith_decode_i_vmaxu ? _GEN_706 : _GEN_3906; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3963 = arith_decode_i_vmaxu ? _GEN_707 : _GEN_3907; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3964 = arith_decode_i_vmaxu ? _GEN_708 : _GEN_3908; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3965 = arith_decode_i_vmaxu ? _GEN_709 : _GEN_3909; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3966 = arith_decode_i_vmaxu ? _GEN_710 : _GEN_3910; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3967 = arith_decode_i_vmaxu ? _GEN_711 : _GEN_3911; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3968 = arith_decode_i_vmaxu ? _GEN_712 : _GEN_3912; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3969 = arith_decode_i_vmaxu ? _GEN_713 : _GEN_3913; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3970 = arith_decode_i_vmaxu ? _GEN_714 : _GEN_3914; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3971 = arith_decode_i_vmaxu ? _GEN_715 : _GEN_3915; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3972 = arith_decode_i_vmaxu ? _GEN_716 : _GEN_3916; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3973 = arith_decode_i_vmaxu ? _GEN_717 : _GEN_3917; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3974 = arith_decode_i_vmaxu ? _GEN_718 : _GEN_3918; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3975 = arith_decode_i_vmaxu ? _GEN_719 : _GEN_3919; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3976 = arith_decode_i_vmaxu ? _GEN_720 : _GEN_3920; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3977 = arith_decode_i_vmaxu ? _GEN_721 : _GEN_3921; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3978 = arith_decode_i_vmaxu ? _GEN_722 : _GEN_3922; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3979 = arith_decode_i_vmaxu ? _GEN_723 : _GEN_3923; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3980 = arith_decode_i_vmaxu ? _GEN_724 : _GEN_3924; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3981 = arith_decode_i_vmaxu ? _GEN_725 : _GEN_3925; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3982 = arith_decode_i_vmaxu ? _GEN_726 : _GEN_3926; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3983 = arith_decode_i_vmaxu ? _GEN_727 : _GEN_3927; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3984 = arith_decode_i_vmaxu ? _GEN_728 : _GEN_3928; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3985 = arith_decode_i_vmaxu ? _GEN_729 : _GEN_3929; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3986 = arith_decode_i_vmaxu ? _GEN_730 : _GEN_3930; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3987 = arith_decode_i_vmaxu ? _GEN_731 : _GEN_3931; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3988 = arith_decode_i_vmaxu ? _GEN_732 : _GEN_3932; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3989 = arith_decode_i_vmaxu ? _GEN_733 : _GEN_3933; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3990 = arith_decode_i_vmaxu ? _GEN_734 : _GEN_3934; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3991 = arith_decode_i_vmaxu ? _GEN_735 : _GEN_3935; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3992 = arith_decode_i_vmaxu ? _GEN_736 : _GEN_3936; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3993 = arith_decode_i_vmaxu ? _GEN_737 : _GEN_3937; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3994 = arith_decode_i_vmaxu ? _GEN_738 : _GEN_3938; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3995 = arith_decode_i_vmaxu ? _GEN_739 : _GEN_3939; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3996 = arith_decode_i_vmaxu ? _GEN_740 : _GEN_3940; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3997 = arith_decode_i_vmaxu ? _GEN_741 : _GEN_3941; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3998 = arith_decode_i_vmaxu ? _GEN_742 : _GEN_3942; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_3999 = arith_decode_i_vmaxu ? _GEN_743 : _GEN_3943; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_4000 = arith_decode_i_vmaxu ? _GEN_744 : _GEN_3944; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_4001 = arith_decode_i_vmaxu ? _GEN_745 : _GEN_3945; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_4002 = arith_decode_i_vmaxu ? _GEN_746 : _GEN_3946; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 650:37]
  wire  _GEN_4003 = arith_decode_i_vminu ? _GEN_459 : _GEN_3947; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4004 = arith_decode_i_vminu ? _GEN_460 : _GEN_3948; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4005 = arith_decode_i_vminu ? _GEN_461 : _GEN_3949; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4006 = arith_decode_i_vminu ? _GEN_462 : _GEN_3950; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4007 = arith_decode_i_vminu ? _GEN_463 : _GEN_3951; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4008 = arith_decode_i_vminu ? _GEN_464 : _GEN_3952; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4009 = arith_decode_i_vminu ? _GEN_465 : _GEN_3953; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4010 = arith_decode_i_vminu ? _GEN_466 : _GEN_3954; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4011 = arith_decode_i_vminu ? _GEN_467 : _GEN_3955; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4012 = arith_decode_i_vminu ? _GEN_468 : _GEN_3956; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4013 = arith_decode_i_vminu ? _GEN_469 : _GEN_3957; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4014 = arith_decode_i_vminu ? _GEN_470 : _GEN_3958; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4015 = arith_decode_i_vminu ? _GEN_471 : _GEN_3959; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4016 = arith_decode_i_vminu ? _GEN_472 : _GEN_3960; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4017 = arith_decode_i_vminu ? _GEN_473 : _GEN_3961; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4018 = arith_decode_i_vminu ? _GEN_474 : _GEN_3962; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4019 = arith_decode_i_vminu ? _GEN_475 : _GEN_3963; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4020 = arith_decode_i_vminu ? _GEN_476 : _GEN_3964; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4021 = arith_decode_i_vminu ? _GEN_477 : _GEN_3965; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4022 = arith_decode_i_vminu ? _GEN_478 : _GEN_3966; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4023 = arith_decode_i_vminu ? _GEN_479 : _GEN_3967; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4024 = arith_decode_i_vminu ? _GEN_480 : _GEN_3968; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4025 = arith_decode_i_vminu ? _GEN_481 : _GEN_3969; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4026 = arith_decode_i_vminu ? _GEN_482 : _GEN_3970; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4027 = arith_decode_i_vminu ? _GEN_483 : _GEN_3971; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4028 = arith_decode_i_vminu ? _GEN_484 : _GEN_3972; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4029 = arith_decode_i_vminu ? _GEN_485 : _GEN_3973; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4030 = arith_decode_i_vminu ? _GEN_486 : _GEN_3974; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4031 = arith_decode_i_vminu ? _GEN_487 : _GEN_3975; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4032 = arith_decode_i_vminu ? _GEN_488 : _GEN_3976; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4033 = arith_decode_i_vminu ? _GEN_489 : _GEN_3977; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4034 = arith_decode_i_vminu ? _GEN_490 : _GEN_3978; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4035 = arith_decode_i_vminu ? _GEN_491 : _GEN_3979; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4036 = arith_decode_i_vminu ? _GEN_492 : _GEN_3980; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4037 = arith_decode_i_vminu ? _GEN_493 : _GEN_3981; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4038 = arith_decode_i_vminu ? _GEN_494 : _GEN_3982; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4039 = arith_decode_i_vminu ? _GEN_495 : _GEN_3983; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4040 = arith_decode_i_vminu ? _GEN_496 : _GEN_3984; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4041 = arith_decode_i_vminu ? _GEN_497 : _GEN_3985; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4042 = arith_decode_i_vminu ? _GEN_498 : _GEN_3986; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4043 = arith_decode_i_vminu ? _GEN_499 : _GEN_3987; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4044 = arith_decode_i_vminu ? _GEN_500 : _GEN_3988; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4045 = arith_decode_i_vminu ? _GEN_501 : _GEN_3989; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4046 = arith_decode_i_vminu ? _GEN_502 : _GEN_3990; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4047 = arith_decode_i_vminu ? _GEN_503 : _GEN_3991; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4048 = arith_decode_i_vminu ? _GEN_504 : _GEN_3992; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4049 = arith_decode_i_vminu ? _GEN_505 : _GEN_3993; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4050 = arith_decode_i_vminu ? _GEN_506 : _GEN_3994; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4051 = arith_decode_i_vminu ? _GEN_507 : _GEN_3995; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4052 = arith_decode_i_vminu ? _GEN_508 : _GEN_3996; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4053 = arith_decode_i_vminu ? _GEN_509 : _GEN_3997; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4054 = arith_decode_i_vminu ? _GEN_510 : _GEN_3998; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4055 = arith_decode_i_vminu ? _GEN_511 : _GEN_3999; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4056 = arith_decode_i_vminu ? _GEN_512 : _GEN_4000; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4057 = arith_decode_i_vminu ? _GEN_513 : _GEN_4001; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4058 = arith_decode_i_vminu ? _GEN_514 : _GEN_4002; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 625:37]
  wire  _GEN_4059 = arith_decode_i_vmxnor ? _GEN_279 : _GEN_4003; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4060 = arith_decode_i_vmxnor ? _GEN_280 : _GEN_4004; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4061 = arith_decode_i_vmxnor ? _GEN_281 : _GEN_4005; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4062 = arith_decode_i_vmxnor ? _GEN_282 : _GEN_4006; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4063 = arith_decode_i_vmxnor ? _GEN_86 : _GEN_4007; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4064 = arith_decode_i_vmxnor ? _GEN_87 : _GEN_4008; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4065 = arith_decode_i_vmxnor ? _GEN_88 : _GEN_4009; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4066 = arith_decode_i_vmxnor ? _GEN_89 : _GEN_4010; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4067 = arith_decode_i_vmxnor ? _GEN_98 : _GEN_4011; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4068 = arith_decode_i_vmxnor ? _GEN_99 : _GEN_4012; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4069 = arith_decode_i_vmxnor ? _GEN_100 : _GEN_4013; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4070 = arith_decode_i_vmxnor ? _GEN_101 : _GEN_4014; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4071 = arith_decode_i_vmxnor ? _GEN_102 : _GEN_4015; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4072 = arith_decode_i_vmxnor ? _GEN_103 : _GEN_4016; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4073 = arith_decode_i_vmxnor ? _GEN_104 : _GEN_4017; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4074 = arith_decode_i_vmxnor ? _GEN_105 : _GEN_4018; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4075 = arith_decode_i_vmxnor ? _GEN_114 : _GEN_4019; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4076 = arith_decode_i_vmxnor ? _GEN_115 : _GEN_4020; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4077 = arith_decode_i_vmxnor ? _GEN_116 : _GEN_4021; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4078 = arith_decode_i_vmxnor ? _GEN_117 : _GEN_4022; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4079 = arith_decode_i_vmxnor ? _GEN_118 : _GEN_4023; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4080 = arith_decode_i_vmxnor ? _GEN_119 : _GEN_4024; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4081 = arith_decode_i_vmxnor ? _GEN_120 : _GEN_4025; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4082 = arith_decode_i_vmxnor ? _GEN_121 : _GEN_4026; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4083 = arith_decode_i_vmxnor ? _GEN_130 : _GEN_4027; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4084 = arith_decode_i_vmxnor ? _GEN_131 : _GEN_4028; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4085 = arith_decode_i_vmxnor ? _GEN_132 : _GEN_4029; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4086 = arith_decode_i_vmxnor ? _GEN_133 : _GEN_4030; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4087 = arith_decode_i_vmxnor ? _GEN_134 : _GEN_4031; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4088 = arith_decode_i_vmxnor ? _GEN_135 : _GEN_4032; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4089 = arith_decode_i_vmxnor ? _GEN_136 : _GEN_4033; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4090 = arith_decode_i_vmxnor ? _GEN_137 : _GEN_4034; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4091 = arith_decode_i_vmxnor ? _GEN_90 : _GEN_4035; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4092 = arith_decode_i_vmxnor ? _GEN_91 : _GEN_4036; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4093 = arith_decode_i_vmxnor ? _GEN_92 : _GEN_4037; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4094 = arith_decode_i_vmxnor ? _GEN_93 : _GEN_4038; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4095 = arith_decode_i_vmxnor ? _GEN_94 : _GEN_4039; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4096 = arith_decode_i_vmxnor ? _GEN_95 : _GEN_4040; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4097 = arith_decode_i_vmxnor ? _GEN_96 : _GEN_4041; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4098 = arith_decode_i_vmxnor ? _GEN_97 : _GEN_4042; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4099 = arith_decode_i_vmxnor ? _GEN_122 : _GEN_4043; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4100 = arith_decode_i_vmxnor ? _GEN_123 : _GEN_4044; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4101 = arith_decode_i_vmxnor ? _GEN_124 : _GEN_4045; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4102 = arith_decode_i_vmxnor ? _GEN_125 : _GEN_4046; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4103 = arith_decode_i_vmxnor ? _GEN_126 : _GEN_4047; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4104 = arith_decode_i_vmxnor ? _GEN_127 : _GEN_4048; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4105 = arith_decode_i_vmxnor ? _GEN_128 : _GEN_4049; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4106 = arith_decode_i_vmxnor ? _GEN_129 : _GEN_4050; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4107 = arith_decode_i_vmxnor ? _GEN_106 : _GEN_4051; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4108 = arith_decode_i_vmxnor ? _GEN_107 : _GEN_4052; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4109 = arith_decode_i_vmxnor ? _GEN_108 : _GEN_4053; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4110 = arith_decode_i_vmxnor ? _GEN_109 : _GEN_4054; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4111 = arith_decode_i_vmxnor ? _GEN_110 : _GEN_4055; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4112 = arith_decode_i_vmxnor ? _GEN_111 : _GEN_4056; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4113 = arith_decode_i_vmxnor ? _GEN_112 : _GEN_4057; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4114 = arith_decode_i_vmxnor ? _GEN_113 : _GEN_4058; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 619:38]
  wire  _GEN_4115 = arith_decode_i_vmnor ? _GEN_275 : _GEN_4059; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4116 = arith_decode_i_vmnor ? _GEN_276 : _GEN_4060; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4117 = arith_decode_i_vmnor ? _GEN_277 : _GEN_4061; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4118 = arith_decode_i_vmnor ? _GEN_278 : _GEN_4062; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4119 = arith_decode_i_vmnor ? _GEN_86 : _GEN_4063; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4120 = arith_decode_i_vmnor ? _GEN_87 : _GEN_4064; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4121 = arith_decode_i_vmnor ? _GEN_88 : _GEN_4065; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4122 = arith_decode_i_vmnor ? _GEN_89 : _GEN_4066; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4123 = arith_decode_i_vmnor ? _GEN_98 : _GEN_4067; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4124 = arith_decode_i_vmnor ? _GEN_99 : _GEN_4068; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4125 = arith_decode_i_vmnor ? _GEN_100 : _GEN_4069; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4126 = arith_decode_i_vmnor ? _GEN_101 : _GEN_4070; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4127 = arith_decode_i_vmnor ? _GEN_102 : _GEN_4071; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4128 = arith_decode_i_vmnor ? _GEN_103 : _GEN_4072; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4129 = arith_decode_i_vmnor ? _GEN_104 : _GEN_4073; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4130 = arith_decode_i_vmnor ? _GEN_105 : _GEN_4074; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4131 = arith_decode_i_vmnor ? _GEN_114 : _GEN_4075; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4132 = arith_decode_i_vmnor ? _GEN_115 : _GEN_4076; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4133 = arith_decode_i_vmnor ? _GEN_116 : _GEN_4077; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4134 = arith_decode_i_vmnor ? _GEN_117 : _GEN_4078; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4135 = arith_decode_i_vmnor ? _GEN_118 : _GEN_4079; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4136 = arith_decode_i_vmnor ? _GEN_119 : _GEN_4080; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4137 = arith_decode_i_vmnor ? _GEN_120 : _GEN_4081; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4138 = arith_decode_i_vmnor ? _GEN_121 : _GEN_4082; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4139 = arith_decode_i_vmnor ? _GEN_130 : _GEN_4083; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4140 = arith_decode_i_vmnor ? _GEN_131 : _GEN_4084; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4141 = arith_decode_i_vmnor ? _GEN_132 : _GEN_4085; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4142 = arith_decode_i_vmnor ? _GEN_133 : _GEN_4086; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4143 = arith_decode_i_vmnor ? _GEN_134 : _GEN_4087; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4144 = arith_decode_i_vmnor ? _GEN_135 : _GEN_4088; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4145 = arith_decode_i_vmnor ? _GEN_136 : _GEN_4089; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4146 = arith_decode_i_vmnor ? _GEN_137 : _GEN_4090; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4147 = arith_decode_i_vmnor ? _GEN_90 : _GEN_4091; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4148 = arith_decode_i_vmnor ? _GEN_91 : _GEN_4092; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4149 = arith_decode_i_vmnor ? _GEN_92 : _GEN_4093; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4150 = arith_decode_i_vmnor ? _GEN_93 : _GEN_4094; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4151 = arith_decode_i_vmnor ? _GEN_94 : _GEN_4095; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4152 = arith_decode_i_vmnor ? _GEN_95 : _GEN_4096; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4153 = arith_decode_i_vmnor ? _GEN_96 : _GEN_4097; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4154 = arith_decode_i_vmnor ? _GEN_97 : _GEN_4098; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4155 = arith_decode_i_vmnor ? _GEN_122 : _GEN_4099; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4156 = arith_decode_i_vmnor ? _GEN_123 : _GEN_4100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4157 = arith_decode_i_vmnor ? _GEN_124 : _GEN_4101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4158 = arith_decode_i_vmnor ? _GEN_125 : _GEN_4102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4159 = arith_decode_i_vmnor ? _GEN_126 : _GEN_4103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4160 = arith_decode_i_vmnor ? _GEN_127 : _GEN_4104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4161 = arith_decode_i_vmnor ? _GEN_128 : _GEN_4105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4162 = arith_decode_i_vmnor ? _GEN_129 : _GEN_4106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4163 = arith_decode_i_vmnor ? _GEN_106 : _GEN_4107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4164 = arith_decode_i_vmnor ? _GEN_107 : _GEN_4108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4165 = arith_decode_i_vmnor ? _GEN_108 : _GEN_4109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4166 = arith_decode_i_vmnor ? _GEN_109 : _GEN_4110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4167 = arith_decode_i_vmnor ? _GEN_110 : _GEN_4111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4168 = arith_decode_i_vmnor ? _GEN_111 : _GEN_4112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4169 = arith_decode_i_vmnor ? _GEN_112 : _GEN_4113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4170 = arith_decode_i_vmnor ? _GEN_113 : _GEN_4114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 613:37]
  wire  _GEN_4171 = arith_decode_i_vmnand ? _GEN_271 : _GEN_4115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4172 = arith_decode_i_vmnand ? _GEN_272 : _GEN_4116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4173 = arith_decode_i_vmnand ? _GEN_273 : _GEN_4117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4174 = arith_decode_i_vmnand ? _GEN_274 : _GEN_4118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4175 = arith_decode_i_vmnand ? _GEN_86 : _GEN_4119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4176 = arith_decode_i_vmnand ? _GEN_87 : _GEN_4120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4177 = arith_decode_i_vmnand ? _GEN_88 : _GEN_4121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4178 = arith_decode_i_vmnand ? _GEN_89 : _GEN_4122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4179 = arith_decode_i_vmnand ? _GEN_98 : _GEN_4123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4180 = arith_decode_i_vmnand ? _GEN_99 : _GEN_4124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4181 = arith_decode_i_vmnand ? _GEN_100 : _GEN_4125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4182 = arith_decode_i_vmnand ? _GEN_101 : _GEN_4126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4183 = arith_decode_i_vmnand ? _GEN_102 : _GEN_4127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4184 = arith_decode_i_vmnand ? _GEN_103 : _GEN_4128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4185 = arith_decode_i_vmnand ? _GEN_104 : _GEN_4129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4186 = arith_decode_i_vmnand ? _GEN_105 : _GEN_4130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4187 = arith_decode_i_vmnand ? _GEN_114 : _GEN_4131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4188 = arith_decode_i_vmnand ? _GEN_115 : _GEN_4132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4189 = arith_decode_i_vmnand ? _GEN_116 : _GEN_4133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4190 = arith_decode_i_vmnand ? _GEN_117 : _GEN_4134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4191 = arith_decode_i_vmnand ? _GEN_118 : _GEN_4135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4192 = arith_decode_i_vmnand ? _GEN_119 : _GEN_4136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4193 = arith_decode_i_vmnand ? _GEN_120 : _GEN_4137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4194 = arith_decode_i_vmnand ? _GEN_121 : _GEN_4138; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4195 = arith_decode_i_vmnand ? _GEN_130 : _GEN_4139; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4196 = arith_decode_i_vmnand ? _GEN_131 : _GEN_4140; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4197 = arith_decode_i_vmnand ? _GEN_132 : _GEN_4141; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4198 = arith_decode_i_vmnand ? _GEN_133 : _GEN_4142; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4199 = arith_decode_i_vmnand ? _GEN_134 : _GEN_4143; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4200 = arith_decode_i_vmnand ? _GEN_135 : _GEN_4144; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4201 = arith_decode_i_vmnand ? _GEN_136 : _GEN_4145; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4202 = arith_decode_i_vmnand ? _GEN_137 : _GEN_4146; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4203 = arith_decode_i_vmnand ? _GEN_90 : _GEN_4147; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4204 = arith_decode_i_vmnand ? _GEN_91 : _GEN_4148; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4205 = arith_decode_i_vmnand ? _GEN_92 : _GEN_4149; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4206 = arith_decode_i_vmnand ? _GEN_93 : _GEN_4150; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4207 = arith_decode_i_vmnand ? _GEN_94 : _GEN_4151; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4208 = arith_decode_i_vmnand ? _GEN_95 : _GEN_4152; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4209 = arith_decode_i_vmnand ? _GEN_96 : _GEN_4153; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4210 = arith_decode_i_vmnand ? _GEN_97 : _GEN_4154; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4211 = arith_decode_i_vmnand ? _GEN_122 : _GEN_4155; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4212 = arith_decode_i_vmnand ? _GEN_123 : _GEN_4156; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4213 = arith_decode_i_vmnand ? _GEN_124 : _GEN_4157; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4214 = arith_decode_i_vmnand ? _GEN_125 : _GEN_4158; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4215 = arith_decode_i_vmnand ? _GEN_126 : _GEN_4159; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4216 = arith_decode_i_vmnand ? _GEN_127 : _GEN_4160; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4217 = arith_decode_i_vmnand ? _GEN_128 : _GEN_4161; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4218 = arith_decode_i_vmnand ? _GEN_129 : _GEN_4162; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4219 = arith_decode_i_vmnand ? _GEN_106 : _GEN_4163; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4220 = arith_decode_i_vmnand ? _GEN_107 : _GEN_4164; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4221 = arith_decode_i_vmnand ? _GEN_108 : _GEN_4165; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4222 = arith_decode_i_vmnand ? _GEN_109 : _GEN_4166; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4223 = arith_decode_i_vmnand ? _GEN_110 : _GEN_4167; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4224 = arith_decode_i_vmnand ? _GEN_111 : _GEN_4168; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4225 = arith_decode_i_vmnand ? _GEN_112 : _GEN_4169; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4226 = arith_decode_i_vmnand ? _GEN_113 : _GEN_4170; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 607:38]
  wire  _GEN_4227 = arith_decode_i_vmornot ? _GEN_267 : _GEN_4171; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4228 = arith_decode_i_vmornot ? _GEN_268 : _GEN_4172; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4229 = arith_decode_i_vmornot ? _GEN_269 : _GEN_4173; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4230 = arith_decode_i_vmornot ? _GEN_270 : _GEN_4174; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4231 = arith_decode_i_vmornot ? _GEN_86 : _GEN_4175; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4232 = arith_decode_i_vmornot ? _GEN_87 : _GEN_4176; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4233 = arith_decode_i_vmornot ? _GEN_88 : _GEN_4177; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4234 = arith_decode_i_vmornot ? _GEN_89 : _GEN_4178; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4235 = arith_decode_i_vmornot ? _GEN_98 : _GEN_4179; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4236 = arith_decode_i_vmornot ? _GEN_99 : _GEN_4180; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4237 = arith_decode_i_vmornot ? _GEN_100 : _GEN_4181; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4238 = arith_decode_i_vmornot ? _GEN_101 : _GEN_4182; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4239 = arith_decode_i_vmornot ? _GEN_102 : _GEN_4183; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4240 = arith_decode_i_vmornot ? _GEN_103 : _GEN_4184; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4241 = arith_decode_i_vmornot ? _GEN_104 : _GEN_4185; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4242 = arith_decode_i_vmornot ? _GEN_105 : _GEN_4186; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4243 = arith_decode_i_vmornot ? _GEN_114 : _GEN_4187; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4244 = arith_decode_i_vmornot ? _GEN_115 : _GEN_4188; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4245 = arith_decode_i_vmornot ? _GEN_116 : _GEN_4189; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4246 = arith_decode_i_vmornot ? _GEN_117 : _GEN_4190; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4247 = arith_decode_i_vmornot ? _GEN_118 : _GEN_4191; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4248 = arith_decode_i_vmornot ? _GEN_119 : _GEN_4192; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4249 = arith_decode_i_vmornot ? _GEN_120 : _GEN_4193; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4250 = arith_decode_i_vmornot ? _GEN_121 : _GEN_4194; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4251 = arith_decode_i_vmornot ? _GEN_130 : _GEN_4195; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4252 = arith_decode_i_vmornot ? _GEN_131 : _GEN_4196; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4253 = arith_decode_i_vmornot ? _GEN_132 : _GEN_4197; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4254 = arith_decode_i_vmornot ? _GEN_133 : _GEN_4198; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4255 = arith_decode_i_vmornot ? _GEN_134 : _GEN_4199; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4256 = arith_decode_i_vmornot ? _GEN_135 : _GEN_4200; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4257 = arith_decode_i_vmornot ? _GEN_136 : _GEN_4201; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4258 = arith_decode_i_vmornot ? _GEN_137 : _GEN_4202; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4259 = arith_decode_i_vmornot ? _GEN_90 : _GEN_4203; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4260 = arith_decode_i_vmornot ? _GEN_91 : _GEN_4204; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4261 = arith_decode_i_vmornot ? _GEN_92 : _GEN_4205; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4262 = arith_decode_i_vmornot ? _GEN_93 : _GEN_4206; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4263 = arith_decode_i_vmornot ? _GEN_94 : _GEN_4207; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4264 = arith_decode_i_vmornot ? _GEN_95 : _GEN_4208; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4265 = arith_decode_i_vmornot ? _GEN_96 : _GEN_4209; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4266 = arith_decode_i_vmornot ? _GEN_97 : _GEN_4210; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4267 = arith_decode_i_vmornot ? _GEN_122 : _GEN_4211; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4268 = arith_decode_i_vmornot ? _GEN_123 : _GEN_4212; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4269 = arith_decode_i_vmornot ? _GEN_124 : _GEN_4213; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4270 = arith_decode_i_vmornot ? _GEN_125 : _GEN_4214; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4271 = arith_decode_i_vmornot ? _GEN_126 : _GEN_4215; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4272 = arith_decode_i_vmornot ? _GEN_127 : _GEN_4216; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4273 = arith_decode_i_vmornot ? _GEN_128 : _GEN_4217; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4274 = arith_decode_i_vmornot ? _GEN_129 : _GEN_4218; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4275 = arith_decode_i_vmornot ? _GEN_106 : _GEN_4219; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4276 = arith_decode_i_vmornot ? _GEN_107 : _GEN_4220; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4277 = arith_decode_i_vmornot ? _GEN_108 : _GEN_4221; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4278 = arith_decode_i_vmornot ? _GEN_109 : _GEN_4222; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4279 = arith_decode_i_vmornot ? _GEN_110 : _GEN_4223; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4280 = arith_decode_i_vmornot ? _GEN_111 : _GEN_4224; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4281 = arith_decode_i_vmornot ? _GEN_112 : _GEN_4225; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4282 = arith_decode_i_vmornot ? _GEN_113 : _GEN_4226; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 601:39]
  wire  _GEN_4283 = arith_decode_i_vmxor ? _GEN_263 : _GEN_4227; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4284 = arith_decode_i_vmxor ? _GEN_264 : _GEN_4228; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4285 = arith_decode_i_vmxor ? _GEN_265 : _GEN_4229; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4286 = arith_decode_i_vmxor ? _GEN_266 : _GEN_4230; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4287 = arith_decode_i_vmxor ? _GEN_86 : _GEN_4231; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4288 = arith_decode_i_vmxor ? _GEN_87 : _GEN_4232; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4289 = arith_decode_i_vmxor ? _GEN_88 : _GEN_4233; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4290 = arith_decode_i_vmxor ? _GEN_89 : _GEN_4234; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4291 = arith_decode_i_vmxor ? _GEN_98 : _GEN_4235; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4292 = arith_decode_i_vmxor ? _GEN_99 : _GEN_4236; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4293 = arith_decode_i_vmxor ? _GEN_100 : _GEN_4237; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4294 = arith_decode_i_vmxor ? _GEN_101 : _GEN_4238; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4295 = arith_decode_i_vmxor ? _GEN_102 : _GEN_4239; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4296 = arith_decode_i_vmxor ? _GEN_103 : _GEN_4240; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4297 = arith_decode_i_vmxor ? _GEN_104 : _GEN_4241; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4298 = arith_decode_i_vmxor ? _GEN_105 : _GEN_4242; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4299 = arith_decode_i_vmxor ? _GEN_114 : _GEN_4243; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4300 = arith_decode_i_vmxor ? _GEN_115 : _GEN_4244; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4301 = arith_decode_i_vmxor ? _GEN_116 : _GEN_4245; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4302 = arith_decode_i_vmxor ? _GEN_117 : _GEN_4246; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4303 = arith_decode_i_vmxor ? _GEN_118 : _GEN_4247; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4304 = arith_decode_i_vmxor ? _GEN_119 : _GEN_4248; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4305 = arith_decode_i_vmxor ? _GEN_120 : _GEN_4249; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4306 = arith_decode_i_vmxor ? _GEN_121 : _GEN_4250; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4307 = arith_decode_i_vmxor ? _GEN_130 : _GEN_4251; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4308 = arith_decode_i_vmxor ? _GEN_131 : _GEN_4252; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4309 = arith_decode_i_vmxor ? _GEN_132 : _GEN_4253; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4310 = arith_decode_i_vmxor ? _GEN_133 : _GEN_4254; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4311 = arith_decode_i_vmxor ? _GEN_134 : _GEN_4255; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4312 = arith_decode_i_vmxor ? _GEN_135 : _GEN_4256; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4313 = arith_decode_i_vmxor ? _GEN_136 : _GEN_4257; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4314 = arith_decode_i_vmxor ? _GEN_137 : _GEN_4258; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4315 = arith_decode_i_vmxor ? _GEN_90 : _GEN_4259; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4316 = arith_decode_i_vmxor ? _GEN_91 : _GEN_4260; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4317 = arith_decode_i_vmxor ? _GEN_92 : _GEN_4261; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4318 = arith_decode_i_vmxor ? _GEN_93 : _GEN_4262; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4319 = arith_decode_i_vmxor ? _GEN_94 : _GEN_4263; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4320 = arith_decode_i_vmxor ? _GEN_95 : _GEN_4264; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4321 = arith_decode_i_vmxor ? _GEN_96 : _GEN_4265; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4322 = arith_decode_i_vmxor ? _GEN_97 : _GEN_4266; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4323 = arith_decode_i_vmxor ? _GEN_122 : _GEN_4267; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4324 = arith_decode_i_vmxor ? _GEN_123 : _GEN_4268; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4325 = arith_decode_i_vmxor ? _GEN_124 : _GEN_4269; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4326 = arith_decode_i_vmxor ? _GEN_125 : _GEN_4270; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4327 = arith_decode_i_vmxor ? _GEN_126 : _GEN_4271; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4328 = arith_decode_i_vmxor ? _GEN_127 : _GEN_4272; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4329 = arith_decode_i_vmxor ? _GEN_128 : _GEN_4273; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4330 = arith_decode_i_vmxor ? _GEN_129 : _GEN_4274; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4331 = arith_decode_i_vmxor ? _GEN_106 : _GEN_4275; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4332 = arith_decode_i_vmxor ? _GEN_107 : _GEN_4276; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4333 = arith_decode_i_vmxor ? _GEN_108 : _GEN_4277; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4334 = arith_decode_i_vmxor ? _GEN_109 : _GEN_4278; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4335 = arith_decode_i_vmxor ? _GEN_110 : _GEN_4279; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4336 = arith_decode_i_vmxor ? _GEN_111 : _GEN_4280; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4337 = arith_decode_i_vmxor ? _GEN_112 : _GEN_4281; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4338 = arith_decode_i_vmxor ? _GEN_113 : _GEN_4282; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 595:37]
  wire  _GEN_4339 = arith_decode_i_vmor ? _GEN_259 : _GEN_4283; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4340 = arith_decode_i_vmor ? _GEN_260 : _GEN_4284; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4341 = arith_decode_i_vmor ? _GEN_261 : _GEN_4285; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4342 = arith_decode_i_vmor ? _GEN_262 : _GEN_4286; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4343 = arith_decode_i_vmor ? _GEN_86 : _GEN_4287; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4344 = arith_decode_i_vmor ? _GEN_87 : _GEN_4288; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4345 = arith_decode_i_vmor ? _GEN_88 : _GEN_4289; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4346 = arith_decode_i_vmor ? _GEN_89 : _GEN_4290; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4347 = arith_decode_i_vmor ? _GEN_98 : _GEN_4291; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4348 = arith_decode_i_vmor ? _GEN_99 : _GEN_4292; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4349 = arith_decode_i_vmor ? _GEN_100 : _GEN_4293; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4350 = arith_decode_i_vmor ? _GEN_101 : _GEN_4294; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4351 = arith_decode_i_vmor ? _GEN_102 : _GEN_4295; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4352 = arith_decode_i_vmor ? _GEN_103 : _GEN_4296; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4353 = arith_decode_i_vmor ? _GEN_104 : _GEN_4297; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4354 = arith_decode_i_vmor ? _GEN_105 : _GEN_4298; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4355 = arith_decode_i_vmor ? _GEN_114 : _GEN_4299; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4356 = arith_decode_i_vmor ? _GEN_115 : _GEN_4300; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4357 = arith_decode_i_vmor ? _GEN_116 : _GEN_4301; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4358 = arith_decode_i_vmor ? _GEN_117 : _GEN_4302; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4359 = arith_decode_i_vmor ? _GEN_118 : _GEN_4303; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4360 = arith_decode_i_vmor ? _GEN_119 : _GEN_4304; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4361 = arith_decode_i_vmor ? _GEN_120 : _GEN_4305; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4362 = arith_decode_i_vmor ? _GEN_121 : _GEN_4306; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4363 = arith_decode_i_vmor ? _GEN_130 : _GEN_4307; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4364 = arith_decode_i_vmor ? _GEN_131 : _GEN_4308; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4365 = arith_decode_i_vmor ? _GEN_132 : _GEN_4309; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4366 = arith_decode_i_vmor ? _GEN_133 : _GEN_4310; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4367 = arith_decode_i_vmor ? _GEN_134 : _GEN_4311; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4368 = arith_decode_i_vmor ? _GEN_135 : _GEN_4312; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4369 = arith_decode_i_vmor ? _GEN_136 : _GEN_4313; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4370 = arith_decode_i_vmor ? _GEN_137 : _GEN_4314; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4371 = arith_decode_i_vmor ? _GEN_90 : _GEN_4315; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4372 = arith_decode_i_vmor ? _GEN_91 : _GEN_4316; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4373 = arith_decode_i_vmor ? _GEN_92 : _GEN_4317; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4374 = arith_decode_i_vmor ? _GEN_93 : _GEN_4318; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4375 = arith_decode_i_vmor ? _GEN_94 : _GEN_4319; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4376 = arith_decode_i_vmor ? _GEN_95 : _GEN_4320; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4377 = arith_decode_i_vmor ? _GEN_96 : _GEN_4321; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4378 = arith_decode_i_vmor ? _GEN_97 : _GEN_4322; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4379 = arith_decode_i_vmor ? _GEN_122 : _GEN_4323; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4380 = arith_decode_i_vmor ? _GEN_123 : _GEN_4324; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4381 = arith_decode_i_vmor ? _GEN_124 : _GEN_4325; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4382 = arith_decode_i_vmor ? _GEN_125 : _GEN_4326; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4383 = arith_decode_i_vmor ? _GEN_126 : _GEN_4327; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4384 = arith_decode_i_vmor ? _GEN_127 : _GEN_4328; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4385 = arith_decode_i_vmor ? _GEN_128 : _GEN_4329; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4386 = arith_decode_i_vmor ? _GEN_129 : _GEN_4330; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4387 = arith_decode_i_vmor ? _GEN_106 : _GEN_4331; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4388 = arith_decode_i_vmor ? _GEN_107 : _GEN_4332; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4389 = arith_decode_i_vmor ? _GEN_108 : _GEN_4333; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4390 = arith_decode_i_vmor ? _GEN_109 : _GEN_4334; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4391 = arith_decode_i_vmor ? _GEN_110 : _GEN_4335; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4392 = arith_decode_i_vmor ? _GEN_111 : _GEN_4336; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4393 = arith_decode_i_vmor ? _GEN_112 : _GEN_4337; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4394 = arith_decode_i_vmor ? _GEN_113 : _GEN_4338; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 589:36]
  wire  _GEN_4395 = arith_decode_i_vmand ? _GEN_255 : _GEN_4339; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4396 = arith_decode_i_vmand ? _GEN_256 : _GEN_4340; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4397 = arith_decode_i_vmand ? _GEN_257 : _GEN_4341; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4398 = arith_decode_i_vmand ? _GEN_258 : _GEN_4342; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4399 = arith_decode_i_vmand ? _GEN_86 : _GEN_4343; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4400 = arith_decode_i_vmand ? _GEN_87 : _GEN_4344; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4401 = arith_decode_i_vmand ? _GEN_88 : _GEN_4345; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4402 = arith_decode_i_vmand ? _GEN_89 : _GEN_4346; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4403 = arith_decode_i_vmand ? _GEN_98 : _GEN_4347; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4404 = arith_decode_i_vmand ? _GEN_99 : _GEN_4348; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4405 = arith_decode_i_vmand ? _GEN_100 : _GEN_4349; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4406 = arith_decode_i_vmand ? _GEN_101 : _GEN_4350; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4407 = arith_decode_i_vmand ? _GEN_102 : _GEN_4351; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4408 = arith_decode_i_vmand ? _GEN_103 : _GEN_4352; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4409 = arith_decode_i_vmand ? _GEN_104 : _GEN_4353; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4410 = arith_decode_i_vmand ? _GEN_105 : _GEN_4354; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4411 = arith_decode_i_vmand ? _GEN_114 : _GEN_4355; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4412 = arith_decode_i_vmand ? _GEN_115 : _GEN_4356; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4413 = arith_decode_i_vmand ? _GEN_116 : _GEN_4357; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4414 = arith_decode_i_vmand ? _GEN_117 : _GEN_4358; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4415 = arith_decode_i_vmand ? _GEN_118 : _GEN_4359; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4416 = arith_decode_i_vmand ? _GEN_119 : _GEN_4360; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4417 = arith_decode_i_vmand ? _GEN_120 : _GEN_4361; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4418 = arith_decode_i_vmand ? _GEN_121 : _GEN_4362; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4419 = arith_decode_i_vmand ? _GEN_130 : _GEN_4363; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4420 = arith_decode_i_vmand ? _GEN_131 : _GEN_4364; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4421 = arith_decode_i_vmand ? _GEN_132 : _GEN_4365; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4422 = arith_decode_i_vmand ? _GEN_133 : _GEN_4366; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4423 = arith_decode_i_vmand ? _GEN_134 : _GEN_4367; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4424 = arith_decode_i_vmand ? _GEN_135 : _GEN_4368; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4425 = arith_decode_i_vmand ? _GEN_136 : _GEN_4369; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4426 = arith_decode_i_vmand ? _GEN_137 : _GEN_4370; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4427 = arith_decode_i_vmand ? _GEN_90 : _GEN_4371; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4428 = arith_decode_i_vmand ? _GEN_91 : _GEN_4372; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4429 = arith_decode_i_vmand ? _GEN_92 : _GEN_4373; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4430 = arith_decode_i_vmand ? _GEN_93 : _GEN_4374; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4431 = arith_decode_i_vmand ? _GEN_94 : _GEN_4375; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4432 = arith_decode_i_vmand ? _GEN_95 : _GEN_4376; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4433 = arith_decode_i_vmand ? _GEN_96 : _GEN_4377; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4434 = arith_decode_i_vmand ? _GEN_97 : _GEN_4378; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4435 = arith_decode_i_vmand ? _GEN_122 : _GEN_4379; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4436 = arith_decode_i_vmand ? _GEN_123 : _GEN_4380; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4437 = arith_decode_i_vmand ? _GEN_124 : _GEN_4381; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4438 = arith_decode_i_vmand ? _GEN_125 : _GEN_4382; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4439 = arith_decode_i_vmand ? _GEN_126 : _GEN_4383; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4440 = arith_decode_i_vmand ? _GEN_127 : _GEN_4384; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4441 = arith_decode_i_vmand ? _GEN_128 : _GEN_4385; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4442 = arith_decode_i_vmand ? _GEN_129 : _GEN_4386; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4443 = arith_decode_i_vmand ? _GEN_106 : _GEN_4387; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4444 = arith_decode_i_vmand ? _GEN_107 : _GEN_4388; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4445 = arith_decode_i_vmand ? _GEN_108 : _GEN_4389; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4446 = arith_decode_i_vmand ? _GEN_109 : _GEN_4390; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4447 = arith_decode_i_vmand ? _GEN_110 : _GEN_4391; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4448 = arith_decode_i_vmand ? _GEN_111 : _GEN_4392; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4449 = arith_decode_i_vmand ? _GEN_112 : _GEN_4393; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4450 = arith_decode_i_vmand ? _GEN_113 : _GEN_4394; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 583:37]
  wire  _GEN_4451 = arith_decode_i_vmandnot ? _GEN_251 : _GEN_4395; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4452 = arith_decode_i_vmandnot ? _GEN_252 : _GEN_4396; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4453 = arith_decode_i_vmandnot ? _GEN_253 : _GEN_4397; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4454 = arith_decode_i_vmandnot ? _GEN_254 : _GEN_4398; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4455 = arith_decode_i_vmandnot ? _GEN_86 : _GEN_4399; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4456 = arith_decode_i_vmandnot ? _GEN_87 : _GEN_4400; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4457 = arith_decode_i_vmandnot ? _GEN_88 : _GEN_4401; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4458 = arith_decode_i_vmandnot ? _GEN_89 : _GEN_4402; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4459 = arith_decode_i_vmandnot ? _GEN_98 : _GEN_4403; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4460 = arith_decode_i_vmandnot ? _GEN_99 : _GEN_4404; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4461 = arith_decode_i_vmandnot ? _GEN_100 : _GEN_4405; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4462 = arith_decode_i_vmandnot ? _GEN_101 : _GEN_4406; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4463 = arith_decode_i_vmandnot ? _GEN_102 : _GEN_4407; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4464 = arith_decode_i_vmandnot ? _GEN_103 : _GEN_4408; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4465 = arith_decode_i_vmandnot ? _GEN_104 : _GEN_4409; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4466 = arith_decode_i_vmandnot ? _GEN_105 : _GEN_4410; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4467 = arith_decode_i_vmandnot ? _GEN_114 : _GEN_4411; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4468 = arith_decode_i_vmandnot ? _GEN_115 : _GEN_4412; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4469 = arith_decode_i_vmandnot ? _GEN_116 : _GEN_4413; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4470 = arith_decode_i_vmandnot ? _GEN_117 : _GEN_4414; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4471 = arith_decode_i_vmandnot ? _GEN_118 : _GEN_4415; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4472 = arith_decode_i_vmandnot ? _GEN_119 : _GEN_4416; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4473 = arith_decode_i_vmandnot ? _GEN_120 : _GEN_4417; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4474 = arith_decode_i_vmandnot ? _GEN_121 : _GEN_4418; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4475 = arith_decode_i_vmandnot ? _GEN_130 : _GEN_4419; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4476 = arith_decode_i_vmandnot ? _GEN_131 : _GEN_4420; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4477 = arith_decode_i_vmandnot ? _GEN_132 : _GEN_4421; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4478 = arith_decode_i_vmandnot ? _GEN_133 : _GEN_4422; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4479 = arith_decode_i_vmandnot ? _GEN_134 : _GEN_4423; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4480 = arith_decode_i_vmandnot ? _GEN_135 : _GEN_4424; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4481 = arith_decode_i_vmandnot ? _GEN_136 : _GEN_4425; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4482 = arith_decode_i_vmandnot ? _GEN_137 : _GEN_4426; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4483 = arith_decode_i_vmandnot ? _GEN_90 : _GEN_4427; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4484 = arith_decode_i_vmandnot ? _GEN_91 : _GEN_4428; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4485 = arith_decode_i_vmandnot ? _GEN_92 : _GEN_4429; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4486 = arith_decode_i_vmandnot ? _GEN_93 : _GEN_4430; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4487 = arith_decode_i_vmandnot ? _GEN_94 : _GEN_4431; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4488 = arith_decode_i_vmandnot ? _GEN_95 : _GEN_4432; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4489 = arith_decode_i_vmandnot ? _GEN_96 : _GEN_4433; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4490 = arith_decode_i_vmandnot ? _GEN_97 : _GEN_4434; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4491 = arith_decode_i_vmandnot ? _GEN_122 : _GEN_4435; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4492 = arith_decode_i_vmandnot ? _GEN_123 : _GEN_4436; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4493 = arith_decode_i_vmandnot ? _GEN_124 : _GEN_4437; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4494 = arith_decode_i_vmandnot ? _GEN_125 : _GEN_4438; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4495 = arith_decode_i_vmandnot ? _GEN_126 : _GEN_4439; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4496 = arith_decode_i_vmandnot ? _GEN_127 : _GEN_4440; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4497 = arith_decode_i_vmandnot ? _GEN_128 : _GEN_4441; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4498 = arith_decode_i_vmandnot ? _GEN_129 : _GEN_4442; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4499 = arith_decode_i_vmandnot ? _GEN_106 : _GEN_4443; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4500 = arith_decode_i_vmandnot ? _GEN_107 : _GEN_4444; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4501 = arith_decode_i_vmandnot ? _GEN_108 : _GEN_4445; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4502 = arith_decode_i_vmandnot ? _GEN_109 : _GEN_4446; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4503 = arith_decode_i_vmandnot ? _GEN_110 : _GEN_4447; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4504 = arith_decode_i_vmandnot ? _GEN_111 : _GEN_4448; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4505 = arith_decode_i_vmandnot ? _GEN_112 : _GEN_4449; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4506 = arith_decode_i_vmandnot ? _GEN_113 : _GEN_4450; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 577:40]
  wire  _GEN_4507 = arith_decode_i_vmsgt ? _GEN_247 : _GEN_4451; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37]
  wire  _GEN_4508 = arith_decode_i_vmsgt ? _GEN_248 : _GEN_4452; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37]
  wire  _GEN_4509 = arith_decode_i_vmsgt ? _GEN_249 : _GEN_4453; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37]
  wire  _GEN_4510 = arith_decode_i_vmsgt ? _GEN_250 : _GEN_4454; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37]
  wire  _GEN_4511 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4455; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4512 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4456; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4513 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4457; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4514 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4458; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4515 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4483; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4516 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4484; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4517 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4485; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4518 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4486; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4519 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4487; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4520 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4488; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4521 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4489; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4522 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4490; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4523 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4459; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4524 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4460; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4525 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4461; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4526 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4462; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4527 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4463; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4528 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4464; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4529 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4465; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4530 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4466; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4531 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4499; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4532 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4500; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4533 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4501; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4534 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4502; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4535 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4503; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4536 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4504; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4537 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4505; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4538 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4506; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4539 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4467; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4540 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4468; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4541 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4469; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4542 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4470; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4543 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4471; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4544 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4472; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4545 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4473; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4546 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4474; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4547 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4491; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4548 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4492; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4549 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4493; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4550 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4494; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4551 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4495; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4552 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4496; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4553 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4497; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4554 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4498; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4555 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4475; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4556 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4476; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4557 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4477; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4558 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4478; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4559 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4479; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4560 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4480; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4561 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4481; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4562 = arith_decode_i_vmsgt ? 1'h0 : _GEN_4482; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 558:37 560:34]
  wire  _GEN_4564 = arith_decode_i_vmsgtu ? _GEN_233 : _GEN_4507; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38]
  wire  _GEN_4565 = arith_decode_i_vmsgtu ? _GEN_234 : _GEN_4508; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38]
  wire  _GEN_4566 = arith_decode_i_vmsgtu ? _GEN_235 : _GEN_4509; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38]
  wire  _GEN_4567 = arith_decode_i_vmsgtu ? _GEN_236 : _GEN_4510; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38]
  wire  _GEN_4568 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4511; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4569 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4512; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4570 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4513; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4571 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4514; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4572 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4515; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4573 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4516; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4574 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4517; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4575 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4518; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4576 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4519; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4577 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4520; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4578 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4521; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4579 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4522; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4580 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4523; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4581 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4524; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4582 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4525; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4583 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4526; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4584 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4527; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4585 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4528; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4586 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4529; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4587 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4530; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4588 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4531; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4589 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4532; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4590 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4533; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4591 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4534; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4592 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4535; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4593 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4536; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4594 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4537; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4595 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4538; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4596 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4539; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4597 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4540; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4598 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4541; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4599 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4542; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4600 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4543; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4601 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4544; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4602 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4545; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4603 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4546; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4604 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4547; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4605 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4548; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4606 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4549; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4607 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4550; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4608 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4551; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4609 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4552; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4610 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4553; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4611 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4554; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4612 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4555; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4613 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4556; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4614 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4557; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4615 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4558; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4616 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4559; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4617 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4560; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4618 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4561; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4619 = arith_decode_i_vmsgtu ? 1'h0 : _GEN_4562; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 539:38 541:34]
  wire  _GEN_4621 = arith_decode_i_vmsle ? _GEN_219 : _GEN_4564; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37]
  wire  _GEN_4622 = arith_decode_i_vmsle ? _GEN_220 : _GEN_4565; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37]
  wire  _GEN_4623 = arith_decode_i_vmsle ? _GEN_221 : _GEN_4566; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37]
  wire  _GEN_4624 = arith_decode_i_vmsle ? _GEN_222 : _GEN_4567; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37]
  wire  _GEN_4625 = arith_decode_i_vmsle ? 1'h0 : _GEN_4568; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4626 = arith_decode_i_vmsle ? 1'h0 : _GEN_4569; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4627 = arith_decode_i_vmsle ? 1'h0 : _GEN_4570; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4628 = arith_decode_i_vmsle ? 1'h0 : _GEN_4571; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4629 = arith_decode_i_vmsle ? 1'h0 : _GEN_4572; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4630 = arith_decode_i_vmsle ? 1'h0 : _GEN_4573; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4631 = arith_decode_i_vmsle ? 1'h0 : _GEN_4574; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4632 = arith_decode_i_vmsle ? 1'h0 : _GEN_4575; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4633 = arith_decode_i_vmsle ? 1'h0 : _GEN_4576; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4634 = arith_decode_i_vmsle ? 1'h0 : _GEN_4577; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4635 = arith_decode_i_vmsle ? 1'h0 : _GEN_4578; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4636 = arith_decode_i_vmsle ? 1'h0 : _GEN_4579; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4637 = arith_decode_i_vmsle ? 1'h0 : _GEN_4580; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4638 = arith_decode_i_vmsle ? 1'h0 : _GEN_4581; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4639 = arith_decode_i_vmsle ? 1'h0 : _GEN_4582; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4640 = arith_decode_i_vmsle ? 1'h0 : _GEN_4583; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4641 = arith_decode_i_vmsle ? 1'h0 : _GEN_4584; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4642 = arith_decode_i_vmsle ? 1'h0 : _GEN_4585; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4643 = arith_decode_i_vmsle ? 1'h0 : _GEN_4586; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4644 = arith_decode_i_vmsle ? 1'h0 : _GEN_4587; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4645 = arith_decode_i_vmsle ? 1'h0 : _GEN_4588; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4646 = arith_decode_i_vmsle ? 1'h0 : _GEN_4589; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4647 = arith_decode_i_vmsle ? 1'h0 : _GEN_4590; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4648 = arith_decode_i_vmsle ? 1'h0 : _GEN_4591; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4649 = arith_decode_i_vmsle ? 1'h0 : _GEN_4592; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4650 = arith_decode_i_vmsle ? 1'h0 : _GEN_4593; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4651 = arith_decode_i_vmsle ? 1'h0 : _GEN_4594; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4652 = arith_decode_i_vmsle ? 1'h0 : _GEN_4595; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4653 = arith_decode_i_vmsle ? 1'h0 : _GEN_4596; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4654 = arith_decode_i_vmsle ? 1'h0 : _GEN_4597; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4655 = arith_decode_i_vmsle ? 1'h0 : _GEN_4598; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4656 = arith_decode_i_vmsle ? 1'h0 : _GEN_4599; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4657 = arith_decode_i_vmsle ? 1'h0 : _GEN_4600; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4658 = arith_decode_i_vmsle ? 1'h0 : _GEN_4601; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4659 = arith_decode_i_vmsle ? 1'h0 : _GEN_4602; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4660 = arith_decode_i_vmsle ? 1'h0 : _GEN_4603; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4661 = arith_decode_i_vmsle ? 1'h0 : _GEN_4604; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4662 = arith_decode_i_vmsle ? 1'h0 : _GEN_4605; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4663 = arith_decode_i_vmsle ? 1'h0 : _GEN_4606; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4664 = arith_decode_i_vmsle ? 1'h0 : _GEN_4607; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4665 = arith_decode_i_vmsle ? 1'h0 : _GEN_4608; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4666 = arith_decode_i_vmsle ? 1'h0 : _GEN_4609; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4667 = arith_decode_i_vmsle ? 1'h0 : _GEN_4610; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4668 = arith_decode_i_vmsle ? 1'h0 : _GEN_4611; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4669 = arith_decode_i_vmsle ? 1'h0 : _GEN_4612; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4670 = arith_decode_i_vmsle ? 1'h0 : _GEN_4613; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4671 = arith_decode_i_vmsle ? 1'h0 : _GEN_4614; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4672 = arith_decode_i_vmsle ? 1'h0 : _GEN_4615; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4673 = arith_decode_i_vmsle ? 1'h0 : _GEN_4616; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4674 = arith_decode_i_vmsle ? 1'h0 : _GEN_4617; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4675 = arith_decode_i_vmsle ? 1'h0 : _GEN_4618; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4676 = arith_decode_i_vmsle ? 1'h0 : _GEN_4619; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 520:37 522:34]
  wire  _GEN_4678 = arith_decode_i_vmsleu ? _GEN_205 : _GEN_4621; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38]
  wire  _GEN_4679 = arith_decode_i_vmsleu ? _GEN_206 : _GEN_4622; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38]
  wire  _GEN_4680 = arith_decode_i_vmsleu ? _GEN_207 : _GEN_4623; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38]
  wire  _GEN_4681 = arith_decode_i_vmsleu ? _GEN_208 : _GEN_4624; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38]
  wire  _GEN_4682 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4625; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4683 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4626; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4684 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4627; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4685 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4628; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4686 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4629; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4687 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4630; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4688 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4631; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4689 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4632; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4690 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4633; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4691 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4634; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4692 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4635; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4693 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4636; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4694 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4637; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4695 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4638; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4696 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4639; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4697 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4640; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4698 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4641; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4699 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4642; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4700 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4643; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4701 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4644; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4702 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4645; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4703 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4646; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4704 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4647; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4705 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4648; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4706 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4649; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4707 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4650; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4708 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4651; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4709 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4652; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4710 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4653; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4711 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4654; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4712 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4655; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4713 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4656; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4714 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4657; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4715 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4658; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4716 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4659; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4717 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4660; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4718 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4661; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4719 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4662; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4720 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4663; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4721 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4664; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4722 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4665; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4723 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4666; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4724 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4667; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4725 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4668; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4726 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4669; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4727 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4670; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4728 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4671; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4729 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4672; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4730 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4673; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4731 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4674; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4732 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4675; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4733 = arith_decode_i_vmsleu ? 1'h0 : _GEN_4676; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 501:38 503:34]
  wire  _GEN_4735 = arith_decode_i_vmslt ? _GEN_191 : _GEN_4678; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37]
  wire  _GEN_4736 = arith_decode_i_vmslt ? _GEN_192 : _GEN_4679; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37]
  wire  _GEN_4737 = arith_decode_i_vmslt ? _GEN_193 : _GEN_4680; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37]
  wire  _GEN_4738 = arith_decode_i_vmslt ? _GEN_194 : _GEN_4681; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37]
  wire  _GEN_4739 = arith_decode_i_vmslt ? 1'h0 : _GEN_4682; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4740 = arith_decode_i_vmslt ? 1'h0 : _GEN_4683; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4741 = arith_decode_i_vmslt ? 1'h0 : _GEN_4684; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4742 = arith_decode_i_vmslt ? 1'h0 : _GEN_4685; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4743 = arith_decode_i_vmslt ? 1'h0 : _GEN_4686; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4744 = arith_decode_i_vmslt ? 1'h0 : _GEN_4687; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4745 = arith_decode_i_vmslt ? 1'h0 : _GEN_4688; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4746 = arith_decode_i_vmslt ? 1'h0 : _GEN_4689; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4747 = arith_decode_i_vmslt ? 1'h0 : _GEN_4690; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4748 = arith_decode_i_vmslt ? 1'h0 : _GEN_4691; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4749 = arith_decode_i_vmslt ? 1'h0 : _GEN_4692; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4750 = arith_decode_i_vmslt ? 1'h0 : _GEN_4693; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4751 = arith_decode_i_vmslt ? 1'h0 : _GEN_4694; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4752 = arith_decode_i_vmslt ? 1'h0 : _GEN_4695; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4753 = arith_decode_i_vmslt ? 1'h0 : _GEN_4696; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4754 = arith_decode_i_vmslt ? 1'h0 : _GEN_4697; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4755 = arith_decode_i_vmslt ? 1'h0 : _GEN_4698; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4756 = arith_decode_i_vmslt ? 1'h0 : _GEN_4699; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4757 = arith_decode_i_vmslt ? 1'h0 : _GEN_4700; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4758 = arith_decode_i_vmslt ? 1'h0 : _GEN_4701; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4759 = arith_decode_i_vmslt ? 1'h0 : _GEN_4702; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4760 = arith_decode_i_vmslt ? 1'h0 : _GEN_4703; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4761 = arith_decode_i_vmslt ? 1'h0 : _GEN_4704; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4762 = arith_decode_i_vmslt ? 1'h0 : _GEN_4705; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4763 = arith_decode_i_vmslt ? 1'h0 : _GEN_4706; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4764 = arith_decode_i_vmslt ? 1'h0 : _GEN_4707; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4765 = arith_decode_i_vmslt ? 1'h0 : _GEN_4708; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4766 = arith_decode_i_vmslt ? 1'h0 : _GEN_4709; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4767 = arith_decode_i_vmslt ? 1'h0 : _GEN_4710; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4768 = arith_decode_i_vmslt ? 1'h0 : _GEN_4711; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4769 = arith_decode_i_vmslt ? 1'h0 : _GEN_4712; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4770 = arith_decode_i_vmslt ? 1'h0 : _GEN_4713; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4771 = arith_decode_i_vmslt ? 1'h0 : _GEN_4714; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4772 = arith_decode_i_vmslt ? 1'h0 : _GEN_4715; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4773 = arith_decode_i_vmslt ? 1'h0 : _GEN_4716; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4774 = arith_decode_i_vmslt ? 1'h0 : _GEN_4717; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4775 = arith_decode_i_vmslt ? 1'h0 : _GEN_4718; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4776 = arith_decode_i_vmslt ? 1'h0 : _GEN_4719; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4777 = arith_decode_i_vmslt ? 1'h0 : _GEN_4720; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4778 = arith_decode_i_vmslt ? 1'h0 : _GEN_4721; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4779 = arith_decode_i_vmslt ? 1'h0 : _GEN_4722; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4780 = arith_decode_i_vmslt ? 1'h0 : _GEN_4723; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4781 = arith_decode_i_vmslt ? 1'h0 : _GEN_4724; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4782 = arith_decode_i_vmslt ? 1'h0 : _GEN_4725; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4783 = arith_decode_i_vmslt ? 1'h0 : _GEN_4726; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4784 = arith_decode_i_vmslt ? 1'h0 : _GEN_4727; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4785 = arith_decode_i_vmslt ? 1'h0 : _GEN_4728; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4786 = arith_decode_i_vmslt ? 1'h0 : _GEN_4729; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4787 = arith_decode_i_vmslt ? 1'h0 : _GEN_4730; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4788 = arith_decode_i_vmslt ? 1'h0 : _GEN_4731; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4789 = arith_decode_i_vmslt ? 1'h0 : _GEN_4732; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4790 = arith_decode_i_vmslt ? 1'h0 : _GEN_4733; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 482:37 484:34]
  wire  _GEN_4792 = arith_decode_i_vmsltu ? _GEN_177 : _GEN_4735; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38]
  wire  _GEN_4793 = arith_decode_i_vmsltu ? _GEN_178 : _GEN_4736; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38]
  wire  _GEN_4794 = arith_decode_i_vmsltu ? _GEN_179 : _GEN_4737; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38]
  wire  _GEN_4795 = arith_decode_i_vmsltu ? _GEN_180 : _GEN_4738; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38]
  wire  _GEN_4796 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4739; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4797 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4740; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4798 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4741; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4799 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4742; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4800 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4743; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4801 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4744; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4802 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4745; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4803 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4746; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4804 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4747; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4805 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4748; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4806 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4749; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4807 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4750; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4808 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4751; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4809 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4752; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4810 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4753; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4811 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4754; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4812 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4755; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4813 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4756; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4814 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4757; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4815 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4758; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4816 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4759; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4817 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4760; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4818 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4761; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4819 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4762; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4820 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4763; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4821 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4764; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4822 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4765; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4823 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4766; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4824 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4767; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4825 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4768; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4826 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4769; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4827 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4770; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4828 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4771; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4829 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4772; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4830 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4773; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4831 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4774; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4832 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4775; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4833 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4776; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4834 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4777; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4835 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4778; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4836 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4779; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4837 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4780; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4838 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4781; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4839 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4782; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4840 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4783; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4841 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4784; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4842 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4785; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4843 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4786; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4844 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4787; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4845 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4788; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4846 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4789; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4847 = arith_decode_i_vmsltu ? 1'h0 : _GEN_4790; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 463:38 465:34]
  wire  _GEN_4849 = arith_decode_i_vmsne ? _GEN_163 : _GEN_4792; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37]
  wire  _GEN_4850 = arith_decode_i_vmsne ? _GEN_164 : _GEN_4793; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37]
  wire  _GEN_4851 = arith_decode_i_vmsne ? _GEN_165 : _GEN_4794; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37]
  wire  _GEN_4852 = arith_decode_i_vmsne ? _GEN_166 : _GEN_4795; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37]
  wire  _GEN_4853 = arith_decode_i_vmsne ? 1'h0 : _GEN_4796; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4854 = arith_decode_i_vmsne ? 1'h0 : _GEN_4797; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4855 = arith_decode_i_vmsne ? 1'h0 : _GEN_4798; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4856 = arith_decode_i_vmsne ? 1'h0 : _GEN_4799; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4857 = arith_decode_i_vmsne ? 1'h0 : _GEN_4800; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4858 = arith_decode_i_vmsne ? 1'h0 : _GEN_4801; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4859 = arith_decode_i_vmsne ? 1'h0 : _GEN_4802; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4860 = arith_decode_i_vmsne ? 1'h0 : _GEN_4803; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4861 = arith_decode_i_vmsne ? 1'h0 : _GEN_4804; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4862 = arith_decode_i_vmsne ? 1'h0 : _GEN_4805; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4863 = arith_decode_i_vmsne ? 1'h0 : _GEN_4806; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4864 = arith_decode_i_vmsne ? 1'h0 : _GEN_4807; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4865 = arith_decode_i_vmsne ? 1'h0 : _GEN_4808; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4866 = arith_decode_i_vmsne ? 1'h0 : _GEN_4809; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4867 = arith_decode_i_vmsne ? 1'h0 : _GEN_4810; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4868 = arith_decode_i_vmsne ? 1'h0 : _GEN_4811; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4869 = arith_decode_i_vmsne ? 1'h0 : _GEN_4812; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4870 = arith_decode_i_vmsne ? 1'h0 : _GEN_4813; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4871 = arith_decode_i_vmsne ? 1'h0 : _GEN_4814; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4872 = arith_decode_i_vmsne ? 1'h0 : _GEN_4815; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4873 = arith_decode_i_vmsne ? 1'h0 : _GEN_4816; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4874 = arith_decode_i_vmsne ? 1'h0 : _GEN_4817; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4875 = arith_decode_i_vmsne ? 1'h0 : _GEN_4818; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4876 = arith_decode_i_vmsne ? 1'h0 : _GEN_4819; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4877 = arith_decode_i_vmsne ? 1'h0 : _GEN_4820; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4878 = arith_decode_i_vmsne ? 1'h0 : _GEN_4821; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4879 = arith_decode_i_vmsne ? 1'h0 : _GEN_4822; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4880 = arith_decode_i_vmsne ? 1'h0 : _GEN_4823; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4881 = arith_decode_i_vmsne ? 1'h0 : _GEN_4824; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4882 = arith_decode_i_vmsne ? 1'h0 : _GEN_4825; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4883 = arith_decode_i_vmsne ? 1'h0 : _GEN_4826; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4884 = arith_decode_i_vmsne ? 1'h0 : _GEN_4827; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4885 = arith_decode_i_vmsne ? 1'h0 : _GEN_4828; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4886 = arith_decode_i_vmsne ? 1'h0 : _GEN_4829; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4887 = arith_decode_i_vmsne ? 1'h0 : _GEN_4830; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4888 = arith_decode_i_vmsne ? 1'h0 : _GEN_4831; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4889 = arith_decode_i_vmsne ? 1'h0 : _GEN_4832; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4890 = arith_decode_i_vmsne ? 1'h0 : _GEN_4833; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4891 = arith_decode_i_vmsne ? 1'h0 : _GEN_4834; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4892 = arith_decode_i_vmsne ? 1'h0 : _GEN_4835; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4893 = arith_decode_i_vmsne ? 1'h0 : _GEN_4836; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4894 = arith_decode_i_vmsne ? 1'h0 : _GEN_4837; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4895 = arith_decode_i_vmsne ? 1'h0 : _GEN_4838; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4896 = arith_decode_i_vmsne ? 1'h0 : _GEN_4839; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4897 = arith_decode_i_vmsne ? 1'h0 : _GEN_4840; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4898 = arith_decode_i_vmsne ? 1'h0 : _GEN_4841; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4899 = arith_decode_i_vmsne ? 1'h0 : _GEN_4842; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4900 = arith_decode_i_vmsne ? 1'h0 : _GEN_4843; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4901 = arith_decode_i_vmsne ? 1'h0 : _GEN_4844; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4902 = arith_decode_i_vmsne ? 1'h0 : _GEN_4845; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4903 = arith_decode_i_vmsne ? 1'h0 : _GEN_4846; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4904 = arith_decode_i_vmsne ? 1'h0 : _GEN_4847; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 444:37 446:34]
  wire  _GEN_4906 = arith_decode_i_vmseq ? _GEN_149 : _GEN_4849; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37]
  wire  _GEN_4907 = arith_decode_i_vmseq ? _GEN_150 : _GEN_4850; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37]
  wire  _GEN_4908 = arith_decode_i_vmseq ? _GEN_151 : _GEN_4851; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37]
  wire  _GEN_4909 = arith_decode_i_vmseq ? _GEN_152 : _GEN_4852; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37]
  wire  _GEN_4910 = arith_decode_i_vmseq ? 1'h0 : _GEN_4853; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4911 = arith_decode_i_vmseq ? 1'h0 : _GEN_4854; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4912 = arith_decode_i_vmseq ? 1'h0 : _GEN_4855; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4913 = arith_decode_i_vmseq ? 1'h0 : _GEN_4856; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4914 = arith_decode_i_vmseq ? 1'h0 : _GEN_4857; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4915 = arith_decode_i_vmseq ? 1'h0 : _GEN_4858; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4916 = arith_decode_i_vmseq ? 1'h0 : _GEN_4859; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4917 = arith_decode_i_vmseq ? 1'h0 : _GEN_4860; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4918 = arith_decode_i_vmseq ? 1'h0 : _GEN_4861; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4919 = arith_decode_i_vmseq ? 1'h0 : _GEN_4862; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4920 = arith_decode_i_vmseq ? 1'h0 : _GEN_4863; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4921 = arith_decode_i_vmseq ? 1'h0 : _GEN_4864; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4922 = arith_decode_i_vmseq ? 1'h0 : _GEN_4865; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4923 = arith_decode_i_vmseq ? 1'h0 : _GEN_4866; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4924 = arith_decode_i_vmseq ? 1'h0 : _GEN_4867; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4925 = arith_decode_i_vmseq ? 1'h0 : _GEN_4868; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4926 = arith_decode_i_vmseq ? 1'h0 : _GEN_4869; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4927 = arith_decode_i_vmseq ? 1'h0 : _GEN_4870; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4928 = arith_decode_i_vmseq ? 1'h0 : _GEN_4871; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4929 = arith_decode_i_vmseq ? 1'h0 : _GEN_4872; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4930 = arith_decode_i_vmseq ? 1'h0 : _GEN_4873; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4931 = arith_decode_i_vmseq ? 1'h0 : _GEN_4874; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4932 = arith_decode_i_vmseq ? 1'h0 : _GEN_4875; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4933 = arith_decode_i_vmseq ? 1'h0 : _GEN_4876; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4934 = arith_decode_i_vmseq ? 1'h0 : _GEN_4877; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4935 = arith_decode_i_vmseq ? 1'h0 : _GEN_4878; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4936 = arith_decode_i_vmseq ? 1'h0 : _GEN_4879; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4937 = arith_decode_i_vmseq ? 1'h0 : _GEN_4880; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4938 = arith_decode_i_vmseq ? 1'h0 : _GEN_4881; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4939 = arith_decode_i_vmseq ? 1'h0 : _GEN_4882; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4940 = arith_decode_i_vmseq ? 1'h0 : _GEN_4883; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4941 = arith_decode_i_vmseq ? 1'h0 : _GEN_4884; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4942 = arith_decode_i_vmseq ? 1'h0 : _GEN_4885; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4943 = arith_decode_i_vmseq ? 1'h0 : _GEN_4886; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4944 = arith_decode_i_vmseq ? 1'h0 : _GEN_4887; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4945 = arith_decode_i_vmseq ? 1'h0 : _GEN_4888; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4946 = arith_decode_i_vmseq ? 1'h0 : _GEN_4889; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4947 = arith_decode_i_vmseq ? 1'h0 : _GEN_4890; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4948 = arith_decode_i_vmseq ? 1'h0 : _GEN_4891; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4949 = arith_decode_i_vmseq ? 1'h0 : _GEN_4892; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4950 = arith_decode_i_vmseq ? 1'h0 : _GEN_4893; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4951 = arith_decode_i_vmseq ? 1'h0 : _GEN_4894; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4952 = arith_decode_i_vmseq ? 1'h0 : _GEN_4895; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4953 = arith_decode_i_vmseq ? 1'h0 : _GEN_4896; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4954 = arith_decode_i_vmseq ? 1'h0 : _GEN_4897; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4955 = arith_decode_i_vmseq ? 1'h0 : _GEN_4898; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4956 = arith_decode_i_vmseq ? 1'h0 : _GEN_4899; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4957 = arith_decode_i_vmseq ? 1'h0 : _GEN_4900; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4958 = arith_decode_i_vmseq ? 1'h0 : _GEN_4901; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4959 = arith_decode_i_vmseq ? 1'h0 : _GEN_4902; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4960 = arith_decode_i_vmseq ? 1'h0 : _GEN_4903; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4961 = arith_decode_i_vmseq ? 1'h0 : _GEN_4904; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 425:37 427:34]
  wire  _GEN_4963 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_82 : _GEN_4906; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4964 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_83 : _GEN_4907; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4965 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_84 : _GEN_4908; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4966 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_85 : _GEN_4909; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4967 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_86 : _GEN_4910; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4968 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_87 : _GEN_4911; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4969 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_88 : _GEN_4912; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4970 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_89 : _GEN_4913; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4971 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_90 : _GEN_4914; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4972 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_91 : _GEN_4915; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4973 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_92 : _GEN_4916; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4974 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_93 : _GEN_4917; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4975 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_94 : _GEN_4918; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4976 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_95 : _GEN_4919; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4977 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_96 : _GEN_4920; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4978 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_97 : _GEN_4921; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4979 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_98 : _GEN_4922; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4980 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_99 : _GEN_4923; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4981 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_100 : _GEN_4924; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4982 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_101 : _GEN_4925; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4983 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_102 : _GEN_4926; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4984 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_103 : _GEN_4927; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4985 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_104 : _GEN_4928; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4986 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_105 : _GEN_4929; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4987 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_106 : _GEN_4930; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4988 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_107 : _GEN_4931; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4989 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_108 : _GEN_4932; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4990 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_109 : _GEN_4933; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4991 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_110 : _GEN_4934; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4992 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_111 : _GEN_4935; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4993 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_112 : _GEN_4936; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4994 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_113 : _GEN_4937; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4995 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_114 : _GEN_4938; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4996 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_115 : _GEN_4939; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4997 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_116 : _GEN_4940; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4998 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_117 : _GEN_4941; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_4999 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_118 : _GEN_4942; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5000 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_119 : _GEN_4943; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5001 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_120 : _GEN_4944; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5002 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_121 : _GEN_4945; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5003 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_122 : _GEN_4946; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5004 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_123 : _GEN_4947; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5005 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_124 : _GEN_4948; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5006 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_125 : _GEN_4949; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5007 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_126 : _GEN_4950; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5008 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_127 : _GEN_4951; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5009 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_128 : _GEN_4952; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5010 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_129 : _GEN_4953; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5011 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_130 : _GEN_4954; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5012 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_131 : _GEN_4955; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5013 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_132 : _GEN_4956; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5014 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_133 : _GEN_4957; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5015 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_134 : _GEN_4958; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5016 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_135 : _GEN_4959; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5017 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_136 : _GEN_4960; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5018 = arith_decode_i_vmadc | arith_decode_i_vmsbc ? _GEN_137 : _GEN_4961; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 403:55]
  wire  _GEN_5020 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_82 : _GEN_4963; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5021 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_83 : _GEN_4964; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5022 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_84 : _GEN_4965; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5023 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_85 : _GEN_4966; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5024 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_86 : _GEN_4967; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5025 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_87 : _GEN_4968; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5026 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_88 : _GEN_4969; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5027 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_89 : _GEN_4970; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5028 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_90 : _GEN_4971; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5029 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_91 : _GEN_4972; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5030 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_92 : _GEN_4973; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5031 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_93 : _GEN_4974; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5032 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_94 : _GEN_4975; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5033 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_95 : _GEN_4976; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5034 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_96 : _GEN_4977; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5035 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_97 : _GEN_4978; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5036 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_98 : _GEN_4979; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5037 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_99 : _GEN_4980; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5038 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_100 : _GEN_4981; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5039 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_101 : _GEN_4982; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5040 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_102 : _GEN_4983; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5041 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_103 : _GEN_4984; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5042 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_104 : _GEN_4985; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5043 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_105 : _GEN_4986; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5044 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_106 : _GEN_4987; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5045 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_107 : _GEN_4988; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5046 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_108 : _GEN_4989; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5047 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_109 : _GEN_4990; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5048 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_110 : _GEN_4991; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5049 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_111 : _GEN_4992; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5050 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_112 : _GEN_4993; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5051 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_113 : _GEN_4994; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5052 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_114 : _GEN_4995; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5053 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_115 : _GEN_4996; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5054 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_116 : _GEN_4997; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5055 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_117 : _GEN_4998; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5056 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_118 : _GEN_4999; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5057 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_119 : _GEN_5000; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5058 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_120 : _GEN_5001; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5059 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_121 : _GEN_5002; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5060 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_122 : _GEN_5003; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5061 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_123 : _GEN_5004; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5062 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_124 : _GEN_5005; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5063 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_125 : _GEN_5006; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5064 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_126 : _GEN_5007; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5065 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_127 : _GEN_5008; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5066 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_128 : _GEN_5009; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5067 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_129 : _GEN_5010; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5068 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_130 : _GEN_5011; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5069 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_131 : _GEN_5012; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5070 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_132 : _GEN_5013; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5071 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_133 : _GEN_5014; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5072 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_134 : _GEN_5015; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5073 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_135 : _GEN_5016; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5074 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_136 : _GEN_5017; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5075 = arith_decode_i_vadc | arith_decode_i_vsbc ? _GEN_137 : _GEN_5018; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 376:53]
  wire  _GEN_5077 = _T_20 ? _GEN_82 : _GEN_5020; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5078 = _T_20 ? _GEN_83 : _GEN_5021; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5079 = _T_20 ? _GEN_84 : _GEN_5022; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5080 = _T_20 ? _GEN_85 : _GEN_5023; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5081 = _T_20 ? _GEN_86 : _GEN_5024; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5082 = _T_20 ? _GEN_87 : _GEN_5025; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5083 = _T_20 ? _GEN_88 : _GEN_5026; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5084 = _T_20 ? _GEN_89 : _GEN_5027; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5085 = _T_20 ? _GEN_90 : _GEN_5028; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5086 = _T_20 ? _GEN_91 : _GEN_5029; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5087 = _T_20 ? _GEN_92 : _GEN_5030; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5088 = _T_20 ? _GEN_93 : _GEN_5031; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5089 = _T_20 ? _GEN_94 : _GEN_5032; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5090 = _T_20 ? _GEN_95 : _GEN_5033; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5091 = _T_20 ? _GEN_96 : _GEN_5034; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5092 = _T_20 ? _GEN_97 : _GEN_5035; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5093 = _T_20 ? _GEN_98 : _GEN_5036; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5094 = _T_20 ? _GEN_99 : _GEN_5037; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5095 = _T_20 ? _GEN_100 : _GEN_5038; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5096 = _T_20 ? _GEN_101 : _GEN_5039; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5097 = _T_20 ? _GEN_102 : _GEN_5040; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5098 = _T_20 ? _GEN_103 : _GEN_5041; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5099 = _T_20 ? _GEN_104 : _GEN_5042; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5100 = _T_20 ? _GEN_105 : _GEN_5043; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5101 = _T_20 ? _GEN_106 : _GEN_5044; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5102 = _T_20 ? _GEN_107 : _GEN_5045; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5103 = _T_20 ? _GEN_108 : _GEN_5046; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5104 = _T_20 ? _GEN_109 : _GEN_5047; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5105 = _T_20 ? _GEN_110 : _GEN_5048; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5106 = _T_20 ? _GEN_111 : _GEN_5049; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5107 = _T_20 ? _GEN_112 : _GEN_5050; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5108 = _T_20 ? _GEN_113 : _GEN_5051; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5109 = _T_20 ? _GEN_114 : _GEN_5052; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5110 = _T_20 ? _GEN_115 : _GEN_5053; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5111 = _T_20 ? _GEN_116 : _GEN_5054; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5112 = _T_20 ? _GEN_117 : _GEN_5055; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5113 = _T_20 ? _GEN_118 : _GEN_5056; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5114 = _T_20 ? _GEN_119 : _GEN_5057; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5115 = _T_20 ? _GEN_120 : _GEN_5058; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5116 = _T_20 ? _GEN_121 : _GEN_5059; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5117 = _T_20 ? _GEN_122 : _GEN_5060; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5118 = _T_20 ? _GEN_123 : _GEN_5061; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5119 = _T_20 ? _GEN_124 : _GEN_5062; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5120 = _T_20 ? _GEN_125 : _GEN_5063; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5121 = _T_20 ? _GEN_126 : _GEN_5064; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5122 = _T_20 ? _GEN_127 : _GEN_5065; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5123 = _T_20 ? _GEN_128 : _GEN_5066; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5124 = _T_20 ? _GEN_129 : _GEN_5067; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5125 = _T_20 ? _GEN_130 : _GEN_5068; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5126 = _T_20 ? _GEN_131 : _GEN_5069; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5127 = _T_20 ? _GEN_132 : _GEN_5070; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5128 = _T_20 ? _GEN_133 : _GEN_5071; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5129 = _T_20 ? _GEN_134 : _GEN_5072; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5130 = _T_20 ? _GEN_135 : _GEN_5073; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5131 = _T_20 ? _GEN_136 : _GEN_5074; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  _GEN_5132 = _T_20 ? _GEN_137 : _GEN_5075; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 347:30]
  wire  result_w_0 = io_valid_i & io_ready_o ? _GEN_5077 : _GEN_82; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_1 = io_valid_i & io_ready_o ? _GEN_5078 : _GEN_83; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_2 = io_valid_i & io_ready_o ? _GEN_5079 : _GEN_84; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_3 = io_valid_i & io_ready_o ? _GEN_5080 : _GEN_85; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_4 = io_valid_i & io_ready_o ? _GEN_5081 : _GEN_86; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_5 = io_valid_i & io_ready_o ? _GEN_5082 : _GEN_87; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_6 = io_valid_i & io_ready_o ? _GEN_5083 : _GEN_88; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_7 = io_valid_i & io_ready_o ? _GEN_5084 : _GEN_89; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_8 = io_valid_i & io_ready_o ? _GEN_5085 : _GEN_90; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_9 = io_valid_i & io_ready_o ? _GEN_5086 : _GEN_91; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_10 = io_valid_i & io_ready_o ? _GEN_5087 : _GEN_92; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_11 = io_valid_i & io_ready_o ? _GEN_5088 : _GEN_93; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_12 = io_valid_i & io_ready_o ? _GEN_5089 : _GEN_94; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_13 = io_valid_i & io_ready_o ? _GEN_5090 : _GEN_95; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_14 = io_valid_i & io_ready_o ? _GEN_5091 : _GEN_96; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_15 = io_valid_i & io_ready_o ? _GEN_5092 : _GEN_97; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_16 = io_valid_i & io_ready_o ? _GEN_5093 : _GEN_98; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_17 = io_valid_i & io_ready_o ? _GEN_5094 : _GEN_99; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_18 = io_valid_i & io_ready_o ? _GEN_5095 : _GEN_100; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_19 = io_valid_i & io_ready_o ? _GEN_5096 : _GEN_101; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_20 = io_valid_i & io_ready_o ? _GEN_5097 : _GEN_102; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_21 = io_valid_i & io_ready_o ? _GEN_5098 : _GEN_103; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_22 = io_valid_i & io_ready_o ? _GEN_5099 : _GEN_104; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_23 = io_valid_i & io_ready_o ? _GEN_5100 : _GEN_105; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_24 = io_valid_i & io_ready_o ? _GEN_5101 : _GEN_106; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_25 = io_valid_i & io_ready_o ? _GEN_5102 : _GEN_107; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_26 = io_valid_i & io_ready_o ? _GEN_5103 : _GEN_108; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_27 = io_valid_i & io_ready_o ? _GEN_5104 : _GEN_109; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_28 = io_valid_i & io_ready_o ? _GEN_5105 : _GEN_110; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_29 = io_valid_i & io_ready_o ? _GEN_5106 : _GEN_111; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_30 = io_valid_i & io_ready_o ? _GEN_5107 : _GEN_112; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_31 = io_valid_i & io_ready_o ? _GEN_5108 : _GEN_113; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_32 = io_valid_i & io_ready_o ? _GEN_5109 : _GEN_114; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_33 = io_valid_i & io_ready_o ? _GEN_5110 : _GEN_115; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_34 = io_valid_i & io_ready_o ? _GEN_5111 : _GEN_116; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_35 = io_valid_i & io_ready_o ? _GEN_5112 : _GEN_117; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_36 = io_valid_i & io_ready_o ? _GEN_5113 : _GEN_118; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_37 = io_valid_i & io_ready_o ? _GEN_5114 : _GEN_119; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_38 = io_valid_i & io_ready_o ? _GEN_5115 : _GEN_120; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_39 = io_valid_i & io_ready_o ? _GEN_5116 : _GEN_121; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_40 = io_valid_i & io_ready_o ? _GEN_5117 : _GEN_122; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_41 = io_valid_i & io_ready_o ? _GEN_5118 : _GEN_123; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_42 = io_valid_i & io_ready_o ? _GEN_5119 : _GEN_124; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_43 = io_valid_i & io_ready_o ? _GEN_5120 : _GEN_125; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_44 = io_valid_i & io_ready_o ? _GEN_5121 : _GEN_126; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_45 = io_valid_i & io_ready_o ? _GEN_5122 : _GEN_127; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_46 = io_valid_i & io_ready_o ? _GEN_5123 : _GEN_128; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_47 = io_valid_i & io_ready_o ? _GEN_5124 : _GEN_129; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_48 = io_valid_i & io_ready_o ? _GEN_5125 : _GEN_130; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_49 = io_valid_i & io_ready_o ? _GEN_5126 : _GEN_131; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_50 = io_valid_i & io_ready_o ? _GEN_5127 : _GEN_132; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_51 = io_valid_i & io_ready_o ? _GEN_5128 : _GEN_133; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_52 = io_valid_i & io_ready_o ? _GEN_5129 : _GEN_134; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_53 = io_valid_i & io_ready_o ? _GEN_5130 : _GEN_135; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_54 = io_valid_i & io_ready_o ? _GEN_5131 : _GEN_136; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire  result_w_55 = io_valid_i & io_ready_o ? _GEN_5132 : _GEN_137; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 337:37]
  wire [7:0] result_r_lo_lo_lo = {result_w_7,result_w_6,result_w_5,result_w_4,result_w_3,result_w_2,result_w_1,
    result_w_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [15:0] result_r_lo_lo = {result_w_15,result_w_14,result_w_13,result_w_12,result_w_11,result_w_10,result_w_9,
    result_w_8,result_r_lo_lo_lo}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [7:0] result_r_lo_hi_lo = {result_w_23,result_w_22,result_w_21,result_w_20,result_w_19,result_w_18,result_w_17,
    result_w_16}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [31:0] result_r_lo = {result_w_31,result_w_30,result_w_29,result_w_28,result_w_27,result_w_26,result_w_25,
    result_w_24,result_r_lo_hi_lo,result_r_lo_lo}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [7:0] result_r_hi_lo_lo = {result_w_39,result_w_38,result_w_37,result_w_36,result_w_35,result_w_34,result_w_33,
    result_w_32}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [15:0] result_r_hi_lo = {result_w_47,result_w_46,result_w_45,result_w_44,result_w_43,result_w_42,result_w_41,
    result_w_40,result_r_hi_lo_lo}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [31:0] result_r_hi = {8'h0,result_w_55,result_w_54,result_w_53,result_w_52,result_w_51,result_w_50,result_w_49,
    result_w_48,result_r_hi_lo}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [63:0] _result_r_T_3 = {result_r_hi,result_r_lo}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:30]
  wire [7:0] vs3_data_1_e8_0 = vs3_data_r[7:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1011:39]
  wire [7:0] vs3_data_1_e8_1 = vs3_data_r[15:8]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1011:39]
  wire [7:0] vs3_data_1_e8_2 = vs3_data_r[23:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1011:39]
  wire [7:0] vs3_data_1_e8_3 = vs3_data_r[31:24]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1011:39]
  wire [15:0] vs3_data_1_e16_0 = vs3_data_r[15:0]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1014:40]
  wire [15:0] vs3_data_1_e16_1 = vs3_data_r[31:16]; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1014:40]
  reg  REG; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1027:17]
  wire [15:0] alu_result_data_e8_3 = v_alu_0_io_result_data_e8_o_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1144:34 194:34]
  wire [15:0] alu_result_data_e8_2 = v_alu_0_io_result_data_e8_o_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1144:34 194:34]
  wire [15:0] alu_result_data_e8_1 = v_alu_0_io_result_data_e8_o_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1144:34 194:34]
  wire [15:0] alu_result_data_e8_0 = v_alu_0_io_result_data_e8_o_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1144:34 194:34]
  wire [31:0] _io_data_o_T_4 = {28'h0,alu_result_data_e8_3[8],alu_result_data_e8_2[8],alu_result_data_e8_1[8],
    alu_result_data_e8_0[8]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1029:29]
  wire [31:0] _GEN_5203 = sew_8_r ? _io_data_o_T_4 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1028:23 1029:23]
  wire [31:0] alu_result_data_e16_1 = v_alu_0_io_result_data_e16_o_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1145:34 195:35]
  wire [31:0] alu_result_data_e16_0 = v_alu_0_io_result_data_e16_o_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1145:34 195:35]
  wire [31:0] _io_data_o_T_7 = {30'h0,alu_result_data_e16_1[16],alu_result_data_e16_0[16]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1036:29]
  wire [31:0] _GEN_5204 = sew_16_r ? _io_data_o_T_7 : _GEN_5203; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1035:23 1036:23]
  wire [63:0] alu_result_data_e32 = v_alu_0_io_result_data_e32_o; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1146:34 196:35]
  wire [31:0] _io_data_o_T_9 = {31'h0,alu_result_data_e32[32]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1041:29]
  wire [31:0] _GEN_5205 = sew_32_r ? _io_data_o_T_9 : _GEN_5204; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1040:23 1041:23]
  reg  REG_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1043:23]
  wire [31:0] _io_data_o_T_14 = {alu_result_data_e8_3[7:0],alu_result_data_e8_2[7:0],alu_result_data_e8_1[7:0],
    alu_result_data_e8_0[7:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1045:29]
  wire [31:0] _GEN_5206 = sew_8_r ? _io_data_o_T_14 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1044:23 1045:23]
  wire [31:0] _io_data_o_T_17 = {alu_result_data_e16_1[15:0],alu_result_data_e16_0[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1051:29]
  wire [31:0] _GEN_5207 = sew_16_r ? _io_data_o_T_17 : _GEN_5206; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1050:23 1051:23]
  wire [31:0] _GEN_5208 = sew_32_r ? alu_result_data_e32[31:0] : _GEN_5207; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1054:23 1055:23]
  reg  REG_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1057:23]
  wire [31:0] _io_data_o_T_23 = {alu_result_data_e8_3[15:8],alu_result_data_e8_2[15:8],alu_result_data_e8_1[15:8],
    alu_result_data_e8_0[15:8]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1059:29]
  wire [31:0] _GEN_5209 = sew_8_r ? _io_data_o_T_23 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1058:23 1059:23]
  wire [31:0] _io_data_o_T_26 = {alu_result_data_e16_1[31:16],alu_result_data_e16_0[31:16]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1065:29]
  wire [31:0] _GEN_5210 = sew_16_r ? _io_data_o_T_26 : _GEN_5209; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1064:23 1065:23]
  wire [31:0] _GEN_5211 = sew_32_r ? alu_result_data_e32[63:32] : _GEN_5210; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1068:23 1069:23]
  wire [7:0] _io_data_o_T_33 = alu_result_data_e8_3[7:0] + vs3_data_1_e8_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1077:81]
  wire [7:0] _io_data_o_T_34 = mask_r[3] ? _io_data_o_T_33 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1077:42]
  wire [7:0] _io_data_o_T_38 = alu_result_data_e8_2[7:0] + vs3_data_1_e8_2; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1078:81]
  wire [7:0] _io_data_o_T_39 = mask_r[2] ? _io_data_o_T_38 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1078:42]
  wire [7:0] _io_data_o_T_43 = alu_result_data_e8_1[7:0] + vs3_data_1_e8_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1079:81]
  wire [7:0] _io_data_o_T_44 = mask_r[1] ? _io_data_o_T_43 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1079:42]
  wire [7:0] _io_data_o_T_48 = alu_result_data_e8_0[7:0] + vs3_data_1_e8_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1080:81]
  wire [7:0] _io_data_o_T_49 = mask_r[0] ? _io_data_o_T_48 : 8'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1080:42]
  wire [31:0] _io_data_o_T_50 = {_io_data_o_T_34,_io_data_o_T_39,_io_data_o_T_44,_io_data_o_T_49}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1077:38]
  wire [15:0] _io_data_o_T_54 = alu_result_data_e16_1[15:0] + vs3_data_1_e16_1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1083:83]
  wire [15:0] _io_data_o_T_55 = mask_r[1] ? _io_data_o_T_54 : 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1083:42]
  wire [15:0] _io_data_o_T_59 = alu_result_data_e16_0[15:0] + vs3_data_1_e16_0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1084:83]
  wire [15:0] _io_data_o_T_60 = mask_r[0] ? _io_data_o_T_59 : 16'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1084:42]
  wire [31:0] _io_data_o_T_61 = {_io_data_o_T_55,_io_data_o_T_60}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1082:38]
  wire [31:0] _io_data_o_T_65 = alu_result_data_e32[31:0] + vs3_data_r; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1086:75]
  wire [31:0] _io_data_o_T_66 = mask_r[0] ? _io_data_o_T_65 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1086:37]
  wire [31:0] _GEN_5212 = sew_32_r ? _io_data_o_T_66 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1085:44 1086:31]
  wire [31:0] _GEN_5213 = sew_16_r ? _io_data_o_T_61 : _GEN_5212; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1081:44 1082:32]
  wire [31:0] _GEN_5214 = sew_8_r ? _io_data_o_T_50 : _GEN_5213; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1076:36 1077:32]
  wire [15:0] _GEN_5229 = {{8'd0}, vs3_data_1_e8_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1091:72]
  wire [15:0] _io_data_o_T_69 = alu_result_data_e8_0 + _GEN_5229; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1091:72]
  wire [31:0] _io_data_o_T_71 = {24'h0,_io_data_o_T_69[7:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1090:38]
  wire [31:0] _GEN_5230 = {{16'd0}, vs3_data_1_e16_0}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1095:73]
  wire [31:0] _io_data_o_T_74 = alu_result_data_e16_0 + _GEN_5230; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1095:73]
  wire [31:0] _io_data_o_T_76 = {16'h0,_io_data_o_T_74[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1094:38]
  wire [31:0] _GEN_5215 = sew_32_r ? _io_data_o_T_65 : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1096:44 1097:31]
  wire [31:0] _GEN_5216 = sew_16_r ? _io_data_o_T_76 : _GEN_5215; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1093:44 1094:32]
  wire [31:0] _GEN_5217 = sew_8_r ? _io_data_o_T_71 : _GEN_5216; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1089:36 1090:32]
  reg  REG_3; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1099:25]
  reg  REG_4; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1099:51]
  reg  REG_5; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1099:78]
  wire [31:0] _io_data_o_T_85 = {result_r[55:48],result_r[39:32],result_r[23:16],result_r[7:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1114:30]
  wire [31:0] _io_data_o_T_88 = {result_r[47:32],result_r[15:0]}; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1119:30]
  wire [31:0] _GEN_5218 = sew_32_r ? result_r[31:0] : 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1121:40 1122:23]
  wire [31:0] _GEN_5219 = sew_16_r ? _io_data_o_T_88 : _GEN_5218; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1118:40 1119:24]
  wire [31:0] _GEN_5220 = sew_8_r ? _io_data_o_T_85 : _GEN_5219; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1113:32 1114:24]
  wire [31:0] _GEN_5221 = REG_3 | REG_4 | REG_5 ? 32'h0 : _GEN_5220; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1025:15 1099:97]
  wire [31:0] _GEN_5222 = vredsum_r ? _GEN_5217 : _GEN_5221; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1088:37]
  wire [31:0] _GEN_5223 = vmacc_r ? _GEN_5214 : _GEN_5222; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1075:35]
  wire [31:0] _GEN_5225 = read_lw_r ? result_r[31:0] : _GEN_5223; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1071:37 1072:19]
  wire [31:0] _GEN_5226 = REG_2 ? _GEN_5211 : _GEN_5225; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1057:53]
  wire [31:0] _GEN_5227 = REG_1 ? _GEN_5208 : _GEN_5226; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1043:70]
  chisel_rvv_alu v_alu_0 ( // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1127:25]
    .clock(v_alu_0_clock),
    .reset(v_alu_0_reset),
    .io_mask_i(v_alu_0_io_mask_i),
    .io_src_data1_i(v_alu_0_io_src_data1_i),
    .io_src_data2_i(v_alu_0_io_src_data2_i),
    .io_op_i(v_alu_0_io_op_i),
    .io_result_data_e8_o_0(v_alu_0_io_result_data_e8_o_0),
    .io_result_data_e8_o_1(v_alu_0_io_result_data_e8_o_1),
    .io_result_data_e8_o_2(v_alu_0_io_result_data_e8_o_2),
    .io_result_data_e8_o_3(v_alu_0_io_result_data_e8_o_3),
    .io_result_data_e16_o_0(v_alu_0_io_result_data_e16_o_0),
    .io_result_data_e16_o_1(v_alu_0_io_result_data_e16_o_1),
    .io_result_data_e32_o(v_alu_0_io_result_data_e32_o)
  );
  assign io_ready_o = 1'h1; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 266:16]
  assign io_valid_o = valid_r; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1018:16]
  assign io_data_o = REG ? _GEN_5205 : _GEN_5227; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1027:34]
  assign io_addr_o = addr_r; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1023:16]
  assign v_alu_0_clock = clock;
  assign v_alu_0_reset = reset;
  assign v_alu_0_io_mask_i = io_mask_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 180:24 324:14]
  assign v_alu_0_io_src_data1_i = io_vs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 185:29 328:19]
  assign v_alu_0_io_src_data2_i = io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 187:29 329:19]
  assign v_alu_0_io_op_i = alu_decode_i_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 191:26 335:24]
  always @(posedge clock) begin
    REG <= arith_decode_i_vmadc | arith_decode_i_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1027:24]
    REG_1 <= _T_10 | arith_decode_i_vadc | arith_decode_i_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1043:61]
    REG_2 <= arith_decode_i_vmulh | arith_decode_i_vmulhu | arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1057:41]
    REG_3 <= arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1099:25]
    REG_4 <= arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1099:51]
    REG_5 <= arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1099:78]
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      result_r <= 64'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 990:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      result_r <= _result_r_T_3;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 206:23 320:14]
      valid_r <= 1'h0;
    end else begin
      valid_r <= io_valid_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      addr_r <= 5'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 992:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      addr_r <= io_addr_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      mask_r <= 4'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 993:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      mask_r <= io_mask_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      sew_8_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 994:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      sew_8_r <= io_sew_8_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      sew_16_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 995:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      sew_16_r <= io_sew_16_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      sew_32_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 996:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      sew_32_r <= io_sew_32_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      vs3_data_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 997:20]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      vs3_data_r <= io_vs3_data_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      vmacc_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 999:18]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      vmacc_r <= arith_decode_i_vmacc;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      vredsum_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1000:19]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      vredsum_r <= arith_decode_i_vredsum;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 989:18]
      read_lw_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_lane_stage2.scala 1001:19]
    end else if (io_valid_i) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      read_lw_r <= vm_compare_w | slide_instr;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {2{`RANDOM}};
  result_r = _RAND_0[63:0];
  _RAND_1 = {1{`RANDOM}};
  valid_r = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  addr_r = _RAND_2[4:0];
  _RAND_3 = {1{`RANDOM}};
  mask_r = _RAND_3[3:0];
  _RAND_4 = {1{`RANDOM}};
  sew_8_r = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  sew_16_r = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  sew_32_r = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  vs3_data_r = _RAND_7[31:0];
  _RAND_8 = {1{`RANDOM}};
  vmacc_r = _RAND_8[0:0];
  _RAND_9 = {1{`RANDOM}};
  vredsum_r = _RAND_9[0:0];
  _RAND_10 = {1{`RANDOM}};
  read_lw_r = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  REG = _RAND_11[0:0];
  _RAND_12 = {1{`RANDOM}};
  REG_1 = _RAND_12[0:0];
  _RAND_13 = {1{`RANDOM}};
  REG_2 = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  REG_3 = _RAND_14[0:0];
  _RAND_15 = {1{`RANDOM}};
  REG_4 = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  REG_5 = _RAND_16[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    result_r = 64'h0;
  end
  if (~reset) begin
    valid_r = 1'h0;
  end
  if (~reset) begin
    addr_r = 5'h0;
  end
  if (~reset) begin
    mask_r = 4'h0;
  end
  if (~reset) begin
    sew_8_r = 1'h0;
  end
  if (~reset) begin
    sew_16_r = 1'h0;
  end
  if (~reset) begin
    sew_32_r = 1'h0;
  end
  if (~reset) begin
    vs3_data_r = 32'h0;
  end
  if (~reset) begin
    vmacc_r = 1'h0;
  end
  if (~reset) begin
    vredsum_r = 1'h0;
  end
  if (~reset) begin
    read_lw_r = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module chisel_rvv_arith(
  input         clock,
  input         reset,
  input         io_ex_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input  [4:0]  io_rd_addr_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input  [31:0] io_rdata_vs1_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input  [31:0] io_rdata_vs2_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input  [31:0] io_rdata_vs3_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input         io_sew_8_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input         io_sew_16_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input         io_sew_32_i, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  output        io_ex_valid_o, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  output [4:0]  io_ex_addr_o, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  output [31:0] io_ex_data_o, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 14:14]
  input         arith_decode_i_vadd, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vredsum, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vsub, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vrsub, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vminu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmin, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmaxu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmax, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vand, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vor, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vxor, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vrgather, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vslideup, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vslidedown, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vadc, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmadc, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vsbc, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsbc, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmerge, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmv, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmseq, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmandnot, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsne, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmand, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsltu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmor, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmslt, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmxor, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsleu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmornot, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsle, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmnand, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsgtu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmnor, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmsgt, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmxnor, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmulhu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vsll, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmul, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmulhsu, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmulh, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vsrl, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vsra, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input         arith_decode_i_vmacc, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 60:31]
  input  [3:0]  alu_decode_i_alu_src_op, // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 61:26]
  input  [3:0]  alu_decode_i_mask // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 61:26]
);
  wire  lane_0_clock; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_reset; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_io_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_io_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [31:0] lane_0_io_vs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [31:0] lane_0_io_vs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [31:0] lane_0_io_vs3_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [3:0] lane_0_io_mask_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_io_sew_8_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_io_sew_16_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_io_sew_32_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [4:0] lane_0_io_addr_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_io_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [31:0] lane_0_io_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [4:0] lane_0_io_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vand; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire  lane_0_arith_decode_i_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  wire [3:0] lane_0_alu_decode_i_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
  chisel_rvv_lane lane_0 ( // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 121:24]
    .clock(lane_0_clock),
    .reset(lane_0_reset),
    .io_valid_i(lane_0_io_valid_i),
    .io_ready_o(lane_0_io_ready_o),
    .io_vs1_data_i(lane_0_io_vs1_data_i),
    .io_vs2_data_i(lane_0_io_vs2_data_i),
    .io_vs3_data_i(lane_0_io_vs3_data_i),
    .io_mask_i(lane_0_io_mask_i),
    .io_sew_8_i(lane_0_io_sew_8_i),
    .io_sew_16_i(lane_0_io_sew_16_i),
    .io_sew_32_i(lane_0_io_sew_32_i),
    .io_addr_i(lane_0_io_addr_i),
    .io_valid_o(lane_0_io_valid_o),
    .io_data_o(lane_0_io_data_o),
    .io_addr_o(lane_0_io_addr_o),
    .arith_decode_i_vadd(lane_0_arith_decode_i_vadd),
    .arith_decode_i_vredsum(lane_0_arith_decode_i_vredsum),
    .arith_decode_i_vsub(lane_0_arith_decode_i_vsub),
    .arith_decode_i_vrsub(lane_0_arith_decode_i_vrsub),
    .arith_decode_i_vminu(lane_0_arith_decode_i_vminu),
    .arith_decode_i_vmin(lane_0_arith_decode_i_vmin),
    .arith_decode_i_vmaxu(lane_0_arith_decode_i_vmaxu),
    .arith_decode_i_vmax(lane_0_arith_decode_i_vmax),
    .arith_decode_i_vand(lane_0_arith_decode_i_vand),
    .arith_decode_i_vor(lane_0_arith_decode_i_vor),
    .arith_decode_i_vxor(lane_0_arith_decode_i_vxor),
    .arith_decode_i_vrgather(lane_0_arith_decode_i_vrgather),
    .arith_decode_i_vslideup(lane_0_arith_decode_i_vslideup),
    .arith_decode_i_vslidedown(lane_0_arith_decode_i_vslidedown),
    .arith_decode_i_vadc(lane_0_arith_decode_i_vadc),
    .arith_decode_i_vmadc(lane_0_arith_decode_i_vmadc),
    .arith_decode_i_vsbc(lane_0_arith_decode_i_vsbc),
    .arith_decode_i_vmsbc(lane_0_arith_decode_i_vmsbc),
    .arith_decode_i_vmerge(lane_0_arith_decode_i_vmerge),
    .arith_decode_i_vmv(lane_0_arith_decode_i_vmv),
    .arith_decode_i_vmseq(lane_0_arith_decode_i_vmseq),
    .arith_decode_i_vmandnot(lane_0_arith_decode_i_vmandnot),
    .arith_decode_i_vmsne(lane_0_arith_decode_i_vmsne),
    .arith_decode_i_vmand(lane_0_arith_decode_i_vmand),
    .arith_decode_i_vmsltu(lane_0_arith_decode_i_vmsltu),
    .arith_decode_i_vmor(lane_0_arith_decode_i_vmor),
    .arith_decode_i_vmslt(lane_0_arith_decode_i_vmslt),
    .arith_decode_i_vmxor(lane_0_arith_decode_i_vmxor),
    .arith_decode_i_vmsleu(lane_0_arith_decode_i_vmsleu),
    .arith_decode_i_vmornot(lane_0_arith_decode_i_vmornot),
    .arith_decode_i_vmsle(lane_0_arith_decode_i_vmsle),
    .arith_decode_i_vmnand(lane_0_arith_decode_i_vmnand),
    .arith_decode_i_vmsgtu(lane_0_arith_decode_i_vmsgtu),
    .arith_decode_i_vmnor(lane_0_arith_decode_i_vmnor),
    .arith_decode_i_vmsgt(lane_0_arith_decode_i_vmsgt),
    .arith_decode_i_vmxnor(lane_0_arith_decode_i_vmxnor),
    .arith_decode_i_vmulhu(lane_0_arith_decode_i_vmulhu),
    .arith_decode_i_vsll(lane_0_arith_decode_i_vsll),
    .arith_decode_i_vmul(lane_0_arith_decode_i_vmul),
    .arith_decode_i_vmulhsu(lane_0_arith_decode_i_vmulhsu),
    .arith_decode_i_vmulh(lane_0_arith_decode_i_vmulh),
    .arith_decode_i_vsrl(lane_0_arith_decode_i_vsrl),
    .arith_decode_i_vsra(lane_0_arith_decode_i_vsra),
    .arith_decode_i_vmacc(lane_0_arith_decode_i_vmacc),
    .alu_decode_i_alu_src_op(lane_0_alu_decode_i_alu_src_op)
  );
  assign io_ex_valid_o = lane_0_io_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 156:26]
  assign io_ex_addr_o = lane_0_io_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 154:26]
  assign io_ex_data_o = lane_0_io_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 157:26]
  assign lane_0_clock = clock;
  assign lane_0_reset = reset;
  assign lane_0_io_valid_i = io_ex_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 123:26]
  assign lane_0_io_vs1_data_i = io_rdata_vs1_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 125:26]
  assign lane_0_io_vs2_data_i = io_rdata_vs2_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 126:26]
  assign lane_0_io_vs3_data_i = io_rdata_vs3_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 127:26]
  assign lane_0_io_mask_i = alu_decode_i_mask; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 128:26]
  assign lane_0_io_sew_8_i = io_sew_8_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 141:26]
  assign lane_0_io_sew_16_i = io_sew_16_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 142:26]
  assign lane_0_io_sew_32_i = io_sew_32_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 143:26]
  assign lane_0_io_addr_i = io_rd_addr_i; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 148:26]
  assign lane_0_arith_decode_i_vadd = arith_decode_i_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vredsum = arith_decode_i_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vsub = arith_decode_i_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vrsub = arith_decode_i_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vminu = arith_decode_i_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmin = arith_decode_i_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmaxu = arith_decode_i_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmax = arith_decode_i_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vand = arith_decode_i_vand; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vor = arith_decode_i_vor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vxor = arith_decode_i_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vrgather = arith_decode_i_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vslideup = arith_decode_i_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vslidedown = arith_decode_i_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vadc = arith_decode_i_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmadc = arith_decode_i_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vsbc = arith_decode_i_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsbc = arith_decode_i_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmerge = arith_decode_i_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmv = arith_decode_i_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmseq = arith_decode_i_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmandnot = arith_decode_i_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsne = arith_decode_i_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmand = arith_decode_i_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsltu = arith_decode_i_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmor = arith_decode_i_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmslt = arith_decode_i_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmxor = arith_decode_i_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsleu = arith_decode_i_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmornot = arith_decode_i_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsle = arith_decode_i_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmnand = arith_decode_i_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsgtu = arith_decode_i_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmnor = arith_decode_i_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmsgt = arith_decode_i_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmxnor = arith_decode_i_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmulhu = arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vsll = arith_decode_i_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmul = arith_decode_i_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmulhsu = arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmulh = arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vsrl = arith_decode_i_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vsra = arith_decode_i_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_arith_decode_i_vmacc = arith_decode_i_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 131:27]
  assign lane_0_alu_decode_i_alu_src_op = alu_decode_i_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_arith.scala 132:26]
endmodule
module chisel_rvv_ex(
  input         clock,
  input         reset,
  input         io_ex_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output        io_ex_ready_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_rdata_vs1_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_rdata_vs2_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_rdata_vs3_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_rs1_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_rs2_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [4:0]  io_vl_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_sew8_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_sew16_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_sew32_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_instr_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_arith_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_load_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_store_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output        io_ex_valid_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output [4:0]  io_ex_addr_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output [31:0] io_ex_data_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output        io_lsu_we_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output [1:0]  io_lsu_type_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output [31:0] io_lsu_wdata_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input  [31:0] io_lsu_rdata_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_lsu_rdata_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output        io_lsu_req_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  output [31:0] io_adder_result_ex_o, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_lsu_req_done_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         io_lsu_resp_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 92:15]
  input         arith_decode_i_vadd, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vredsum, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vsub, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vrsub, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vminu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmin, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmaxu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmax, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vand, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vor, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vxor, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vrgather, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vslideup, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vslidedown, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vadc, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmadc, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vsbc, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsbc, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmerge, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmv, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmseq, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmandnot, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsne, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmand, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsltu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmor, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmslt, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmxor, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsleu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmornot, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsle, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmnand, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsgtu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmnor, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmsgt, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmxnor, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmulhu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vsll, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmul, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmulhsu, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmulh, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vsrl, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vsra, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input         arith_decode_i_vmacc, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 93:30]
  input  [3:0]  alu_decode_i_alu_src_op, // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 94:25]
  input  [3:0]  alu_decode_i_mask // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 94:25]
);
  wire  u_lsu_clock; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_reset; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_ex_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_ex_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_rs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [4:0] u_lsu_io_rd_addr_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_rdata_vs3_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [4:0] u_lsu_io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_sew_8_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_sew_16_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_sew_32_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_load_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_store_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [1:0] u_lsu_io_mop_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [4:0] u_lsu_io_lumop_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [4:0] u_lsu_io_sumop_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_v_lsu_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [4:0] u_lsu_io_v_lsu_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_v_lsu_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_lsu_we_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [1:0] u_lsu_io_lsu_type_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_lsu_wdata_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_lsu_rdata_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_lsu_rdata_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_lsu_req_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire [31:0] u_lsu_io_adder_result_ex_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_lsu_req_done_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_lsu_io_lsu_resp_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
  wire  u_arith_clock; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_reset; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_io_ex_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [4:0] u_arith_io_rd_addr_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [31:0] u_arith_io_rdata_vs1_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [31:0] u_arith_io_rdata_vs2_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [31:0] u_arith_io_rdata_vs3_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_io_sew_8_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_io_sew_16_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_io_sew_32_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_io_ex_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [4:0] u_arith_io_ex_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [31:0] u_arith_io_ex_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vand; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  u_arith_arith_decode_i_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [3:0] u_arith_alu_decode_i_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire [3:0] u_arith_alu_decode_i_mask; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
  wire  rvlsu_valid = u_lsu_io_v_lsu_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 108:25 196:25]
  wire  rvarith_valid = u_arith_io_ex_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 116:25 262:29]
  wire [4:0] rvlsu_addr = u_lsu_io_v_lsu_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 110:25 198:25]
  wire [4:0] rvarith_addr = u_arith_io_ex_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 118:25 264:29]
  wire [31:0] rvlsu_data = u_lsu_io_v_lsu_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 111:25 199:25]
  wire [31:0] rvarith_data = u_arith_io_ex_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 119:25 265:29]
  chisel_rvv_lsu u_lsu ( // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 96:22]
    .clock(u_lsu_clock),
    .reset(u_lsu_reset),
    .io_ex_valid_i(u_lsu_io_ex_valid_i),
    .io_ex_ready_o(u_lsu_io_ex_ready_o),
    .io_rs1_data_i(u_lsu_io_rs1_data_i),
    .io_rs2_data_i(u_lsu_io_rs2_data_i),
    .io_rd_addr_i(u_lsu_io_rd_addr_i),
    .io_rdata_vs3_i(u_lsu_io_rdata_vs3_i),
    .io_vl_i(u_lsu_io_vl_i),
    .io_sew_8_i(u_lsu_io_sew_8_i),
    .io_sew_16_i(u_lsu_io_sew_16_i),
    .io_sew_32_i(u_lsu_io_sew_32_i),
    .io_load_i(u_lsu_io_load_i),
    .io_store_i(u_lsu_io_store_i),
    .io_mop_i(u_lsu_io_mop_i),
    .io_lumop_i(u_lsu_io_lumop_i),
    .io_sumop_i(u_lsu_io_sumop_i),
    .io_v_lsu_valid_o(u_lsu_io_v_lsu_valid_o),
    .io_v_lsu_addr_o(u_lsu_io_v_lsu_addr_o),
    .io_v_lsu_data_o(u_lsu_io_v_lsu_data_o),
    .io_lsu_we_o(u_lsu_io_lsu_we_o),
    .io_lsu_type_o(u_lsu_io_lsu_type_o),
    .io_lsu_wdata_o(u_lsu_io_lsu_wdata_o),
    .io_lsu_rdata_i(u_lsu_io_lsu_rdata_i),
    .io_lsu_rdata_valid_i(u_lsu_io_lsu_rdata_valid_i),
    .io_lsu_req_o(u_lsu_io_lsu_req_o),
    .io_adder_result_ex_o(u_lsu_io_adder_result_ex_o),
    .io_lsu_req_done_i(u_lsu_io_lsu_req_done_i),
    .io_lsu_resp_valid_i(u_lsu_io_lsu_resp_valid_i)
  );
  chisel_rvv_arith u_arith ( // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 97:24]
    .clock(u_arith_clock),
    .reset(u_arith_reset),
    .io_ex_valid_i(u_arith_io_ex_valid_i),
    .io_rd_addr_i(u_arith_io_rd_addr_i),
    .io_rdata_vs1_i(u_arith_io_rdata_vs1_i),
    .io_rdata_vs2_i(u_arith_io_rdata_vs2_i),
    .io_rdata_vs3_i(u_arith_io_rdata_vs3_i),
    .io_sew_8_i(u_arith_io_sew_8_i),
    .io_sew_16_i(u_arith_io_sew_16_i),
    .io_sew_32_i(u_arith_io_sew_32_i),
    .io_ex_valid_o(u_arith_io_ex_valid_o),
    .io_ex_addr_o(u_arith_io_ex_addr_o),
    .io_ex_data_o(u_arith_io_ex_data_o),
    .arith_decode_i_vadd(u_arith_arith_decode_i_vadd),
    .arith_decode_i_vredsum(u_arith_arith_decode_i_vredsum),
    .arith_decode_i_vsub(u_arith_arith_decode_i_vsub),
    .arith_decode_i_vrsub(u_arith_arith_decode_i_vrsub),
    .arith_decode_i_vminu(u_arith_arith_decode_i_vminu),
    .arith_decode_i_vmin(u_arith_arith_decode_i_vmin),
    .arith_decode_i_vmaxu(u_arith_arith_decode_i_vmaxu),
    .arith_decode_i_vmax(u_arith_arith_decode_i_vmax),
    .arith_decode_i_vand(u_arith_arith_decode_i_vand),
    .arith_decode_i_vor(u_arith_arith_decode_i_vor),
    .arith_decode_i_vxor(u_arith_arith_decode_i_vxor),
    .arith_decode_i_vrgather(u_arith_arith_decode_i_vrgather),
    .arith_decode_i_vslideup(u_arith_arith_decode_i_vslideup),
    .arith_decode_i_vslidedown(u_arith_arith_decode_i_vslidedown),
    .arith_decode_i_vadc(u_arith_arith_decode_i_vadc),
    .arith_decode_i_vmadc(u_arith_arith_decode_i_vmadc),
    .arith_decode_i_vsbc(u_arith_arith_decode_i_vsbc),
    .arith_decode_i_vmsbc(u_arith_arith_decode_i_vmsbc),
    .arith_decode_i_vmerge(u_arith_arith_decode_i_vmerge),
    .arith_decode_i_vmv(u_arith_arith_decode_i_vmv),
    .arith_decode_i_vmseq(u_arith_arith_decode_i_vmseq),
    .arith_decode_i_vmandnot(u_arith_arith_decode_i_vmandnot),
    .arith_decode_i_vmsne(u_arith_arith_decode_i_vmsne),
    .arith_decode_i_vmand(u_arith_arith_decode_i_vmand),
    .arith_decode_i_vmsltu(u_arith_arith_decode_i_vmsltu),
    .arith_decode_i_vmor(u_arith_arith_decode_i_vmor),
    .arith_decode_i_vmslt(u_arith_arith_decode_i_vmslt),
    .arith_decode_i_vmxor(u_arith_arith_decode_i_vmxor),
    .arith_decode_i_vmsleu(u_arith_arith_decode_i_vmsleu),
    .arith_decode_i_vmornot(u_arith_arith_decode_i_vmornot),
    .arith_decode_i_vmsle(u_arith_arith_decode_i_vmsle),
    .arith_decode_i_vmnand(u_arith_arith_decode_i_vmnand),
    .arith_decode_i_vmsgtu(u_arith_arith_decode_i_vmsgtu),
    .arith_decode_i_vmnor(u_arith_arith_decode_i_vmnor),
    .arith_decode_i_vmsgt(u_arith_arith_decode_i_vmsgt),
    .arith_decode_i_vmxnor(u_arith_arith_decode_i_vmxnor),
    .arith_decode_i_vmulhu(u_arith_arith_decode_i_vmulhu),
    .arith_decode_i_vsll(u_arith_arith_decode_i_vsll),
    .arith_decode_i_vmul(u_arith_arith_decode_i_vmul),
    .arith_decode_i_vmulhsu(u_arith_arith_decode_i_vmulhsu),
    .arith_decode_i_vmulh(u_arith_arith_decode_i_vmulh),
    .arith_decode_i_vsrl(u_arith_arith_decode_i_vsrl),
    .arith_decode_i_vsra(u_arith_arith_decode_i_vsra),
    .arith_decode_i_vmacc(u_arith_arith_decode_i_vmacc),
    .alu_decode_i_alu_src_op(u_arith_alu_decode_i_alu_src_op),
    .alu_decode_i_mask(u_arith_alu_decode_i_mask)
  );
  assign io_ex_ready_o = u_lsu_io_ex_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 107:25 163:25]
  assign io_ex_valid_o = rvlsu_valid | rvarith_valid; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 123:33]
  assign io_ex_addr_o = rvlsu_valid ? rvlsu_addr : rvarith_addr; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 125:24]
  assign io_ex_data_o = rvlsu_valid ? rvlsu_data : rvarith_data; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 126:24]
  assign io_lsu_we_o = u_lsu_io_lsu_we_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 202:33]
  assign io_lsu_type_o = u_lsu_io_lsu_type_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 203:33]
  assign io_lsu_wdata_o = u_lsu_io_lsu_wdata_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 204:33]
  assign io_lsu_req_o = u_lsu_io_lsu_req_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 208:33]
  assign io_adder_result_ex_o = u_lsu_io_adder_result_ex_o; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 209:33]
  assign u_lsu_clock = clock;
  assign u_lsu_reset = reset;
  assign u_lsu_io_ex_valid_i = io_ex_valid_i & (io_load_i | io_store_i) & |io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 162:71]
  assign u_lsu_io_rs1_data_i = io_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 165:25]
  assign u_lsu_io_rs2_data_i = io_rs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 166:25]
  assign u_lsu_io_rd_addr_i = io_instr_i[11:7]; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 128:30]
  assign u_lsu_io_rdata_vs3_i = io_rdata_vs3_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 172:26]
  assign u_lsu_io_vl_i = io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 175:25]
  assign u_lsu_io_sew_8_i = io_sew8_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 177:25]
  assign u_lsu_io_sew_16_i = io_sew16_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 178:25]
  assign u_lsu_io_sew_32_i = io_sew32_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 179:25]
  assign u_lsu_io_load_i = io_load_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 184:25]
  assign u_lsu_io_store_i = io_store_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 185:25]
  assign u_lsu_io_mop_i = io_instr_i[27:26]; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 153:35]
  assign u_lsu_io_lumop_i = io_instr_i[24:20]; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 155:35]
  assign u_lsu_io_sumop_i = io_instr_i[24:20]; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 156:35]
  assign u_lsu_io_lsu_rdata_i = io_lsu_rdata_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 206:33]
  assign u_lsu_io_lsu_rdata_valid_i = io_lsu_rdata_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 207:33]
  assign u_lsu_io_lsu_req_done_i = io_lsu_req_done_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 212:33]
  assign u_lsu_io_lsu_resp_valid_i = io_lsu_resp_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 213:33]
  assign u_arith_clock = clock;
  assign u_arith_reset = reset;
  assign u_arith_io_ex_valid_i = io_ex_valid_i & io_arith_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 218:46]
  assign u_arith_io_rd_addr_i = io_instr_i[11:7]; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 128:30]
  assign u_arith_io_rdata_vs1_i = io_rdata_vs1_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 225:30]
  assign u_arith_io_rdata_vs2_i = io_rdata_vs2_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 226:30]
  assign u_arith_io_rdata_vs3_i = io_rdata_vs3_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 227:30]
  assign u_arith_io_sew_8_i = io_sew8_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 239:29]
  assign u_arith_io_sew_16_i = io_sew16_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 240:29]
  assign u_arith_io_sew_32_i = io_sew32_i; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 241:29]
  assign u_arith_arith_decode_i_vadd = arith_decode_i_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vredsum = arith_decode_i_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vsub = arith_decode_i_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vrsub = arith_decode_i_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vminu = arith_decode_i_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmin = arith_decode_i_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmaxu = arith_decode_i_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmax = arith_decode_i_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vand = arith_decode_i_vand; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vor = arith_decode_i_vor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vxor = arith_decode_i_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vrgather = arith_decode_i_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vslideup = arith_decode_i_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vslidedown = arith_decode_i_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vadc = arith_decode_i_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmadc = arith_decode_i_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vsbc = arith_decode_i_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsbc = arith_decode_i_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmerge = arith_decode_i_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmv = arith_decode_i_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmseq = arith_decode_i_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmandnot = arith_decode_i_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsne = arith_decode_i_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmand = arith_decode_i_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsltu = arith_decode_i_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmor = arith_decode_i_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmslt = arith_decode_i_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmxor = arith_decode_i_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsleu = arith_decode_i_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmornot = arith_decode_i_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsle = arith_decode_i_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmnand = arith_decode_i_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsgtu = arith_decode_i_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmnor = arith_decode_i_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmsgt = arith_decode_i_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmxnor = arith_decode_i_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmulhu = arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vsll = arith_decode_i_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmul = arith_decode_i_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmulhsu = arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmulh = arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vsrl = arith_decode_i_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vsra = arith_decode_i_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_arith_decode_i_vmacc = arith_decode_i_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 253:28]
  assign u_arith_alu_decode_i_alu_src_op = alu_decode_i_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 254:26]
  assign u_arith_alu_decode_i_mask = alu_decode_i_mask; // @[src/main/scala/coreGen/core/rvv/rvv_ex.scala 254:26]
endmodule
module rvv_vpu(
  input         clk_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 17:23]
  input         rst_ni, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 18:24]
  input         rvv_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 23:29]
  output        rvv_ready_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 24:29]
  input  [31:0] rvv_instr_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 26:29]
  output        rvv_multi_instr_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 27:35]
  input  [31:0] rvv_rs1_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 29:32]
  input  [31:0] rvv_rs2_data_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 30:32]
  output [31:0] rvv_rd_data_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 36:31]
  output [4:0]  rvv_vl_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 43:30]
  output [31:0] rvv_vtype_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 44:30]
  output        lsu_we_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 62:26]
  output [1:0]  lsu_type_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 63:28]
  output [31:0] lsu_wdata_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 64:29]
  input  [31:0] lsu_rdata_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 66:29]
  input         lsu_rdata_valid_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 67:35]
  output        lsu_req_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 68:27]
  output [31:0] adder_result_ex_o, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 69:35]
  input         lsu_req_done_i, // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 72:32]
  input         lsu_resp_valid_i // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 73:34]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
  reg [31:0] _RAND_31;
  reg [31:0] _RAND_32;
  reg [31:0] _RAND_33;
  reg [31:0] _RAND_34;
  reg [31:0] _RAND_35;
  reg [31:0] _RAND_36;
  reg [31:0] _RAND_37;
  reg [31:0] _RAND_38;
  reg [31:0] _RAND_39;
  reg [31:0] _RAND_40;
  reg [31:0] _RAND_41;
  reg [31:0] _RAND_42;
  reg [31:0] _RAND_43;
  reg [31:0] _RAND_44;
  reg [31:0] _RAND_45;
  reg [31:0] _RAND_46;
  reg [31:0] _RAND_47;
  reg [31:0] _RAND_48;
  reg [31:0] _RAND_49;
  reg [31:0] _RAND_50;
  reg [31:0] _RAND_51;
  reg [31:0] _RAND_52;
  reg [31:0] _RAND_53;
  reg [31:0] _RAND_54;
  reg [31:0] _RAND_55;
  reg [31:0] _RAND_56;
  reg [31:0] _RAND_57;
  reg [31:0] _RAND_58;
  reg [31:0] _RAND_59;
  reg [31:0] _RAND_60;
  reg [31:0] _RAND_61;
`endif // RANDOMIZE_REG_INIT
  wire  vrf_clk_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire  vrf_rst_ni; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [4:0] vrf_raddr_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [31:0] vrf_rdata_a_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [4:0] vrf_raddr_b_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [31:0] vrf_rdata_b_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [4:0] vrf_raddr_c_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [31:0] vrf_rdata_c_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [31:0] vrf_rdata_d_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [4:0] vrf_waddr_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire [31:0] vrf_wdata_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire  vrf_we_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
  wire  v_id_clk_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_rst_ni; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_rvv_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_rvv_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rvv_instr_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_rvv_multi_instr_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rvv_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rvv_rs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rvv_rd_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [4:0] v_id_raddr_a_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_a_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [4:0] v_id_raddr_b_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_b_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [4:0] v_id_raddr_c_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_c_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_d_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_wb_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [4:0] v_id_wb_addr_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_wb_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_vs1_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_vs2_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_vs3_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_rdata_v0_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [4:0] v_id_vl_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [2:0] v_id_vsew_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_vtype_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_sew8_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_sew16_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_sew32_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_OPIVV_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_OPMVV_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_OPIVI_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_OPIVX_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_OPMVX_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [31:0] v_id_instr_stage0_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_load_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_store_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_arith_decode_o_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [3:0] v_id_alu_decode_o_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire [3:0] v_id_alu_decode_o_mask; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_lsu_req_done_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_id_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_id_id_ready_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
  wire  v_ex_clock; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_reset; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_ex_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_ex_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_rdata_vs1_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_rdata_vs2_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_rdata_vs3_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_rs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [4:0] v_ex_io_vl_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_sew8_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_sew16_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_sew32_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_instr_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_arith_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_load_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_store_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_ex_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [4:0] v_ex_io_ex_addr_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_ex_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_lsu_we_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [1:0] v_ex_io_lsu_type_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_lsu_wdata_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_lsu_rdata_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_lsu_rdata_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_lsu_req_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [31:0] v_ex_io_adder_result_ex_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_lsu_req_done_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_io_lsu_resp_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire  v_ex_arith_decode_i_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [3:0] v_ex_alu_decode_i_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  wire [3:0] v_ex_alu_decode_i_mask; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
  reg [31:0] rdata_vs1_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rdata_vs2_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rdata_vs3_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rs1_data_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] rs2_data_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  sew8_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  sew16_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  sew32_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] instr_stage0_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  arith_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  load_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  store_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg  arith_decode_r_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg  arith_decode_r_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 168:41]
  reg [3:0] alu_decode_r_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 169:39]
  reg [3:0] alu_decode_r_mask; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 169:39]
  reg  id_valid_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  wire  id_valid_o = v_id_id_valid_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 139:35 323:34]
  wire [31:0] rdata_vs1_o = v_id_rdata_vs1_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 106:35 287:34]
  wire [31:0] rdata_vs2_o = v_id_rdata_vs2_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 107:35 288:34]
  wire [31:0] rdata_vs3_o = v_id_rdata_vs3_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 108:35 289:34]
  wire [31:0] instr_stage0_o = v_id_instr_stage0_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 132:38 322:34]
  wire  arith_o = v_id_arith_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 133:35 316:34]
  wire  load_o = v_id_load_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 134:35 317:34]
  wire  store_o = v_id_store_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 135:35 318:34]
  wire  sew8_o = v_id_sew8_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 120:35 303:34]
  wire  sew16_o = v_id_sew16_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 121:35 304:34]
  wire  sew32_o = v_id_sew32_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 122:35 305:34]
  reg  ex_valid_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [4:0] ex_addr_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  reg [31:0] ex_data_r; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
  rvv_vrf vrf ( // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 235:29]
    .clk_i(vrf_clk_i),
    .rst_ni(vrf_rst_ni),
    .raddr_a_i(vrf_raddr_a_i),
    .rdata_a_o(vrf_rdata_a_o),
    .raddr_b_i(vrf_raddr_b_i),
    .rdata_b_o(vrf_rdata_b_o),
    .raddr_c_i(vrf_raddr_c_i),
    .rdata_c_o(vrf_rdata_c_o),
    .rdata_d_o(vrf_rdata_d_o),
    .waddr_a_i(vrf_waddr_a_i),
    .wdata_a_i(vrf_wdata_a_i),
    .we_a_i(vrf_we_a_i)
  );
  rvv_id v_id ( // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 251:30]
    .clk_i(v_id_clk_i),
    .rst_ni(v_id_rst_ni),
    .rvv_valid_i(v_id_rvv_valid_i),
    .rvv_ready_o(v_id_rvv_ready_o),
    .rvv_instr_i(v_id_rvv_instr_i),
    .rvv_multi_instr_o(v_id_rvv_multi_instr_o),
    .rvv_rs1_data_i(v_id_rvv_rs1_data_i),
    .rvv_rs2_data_i(v_id_rvv_rs2_data_i),
    .rvv_rd_data_o(v_id_rvv_rd_data_o),
    .raddr_a_o(v_id_raddr_a_o),
    .rdata_a_i(v_id_rdata_a_i),
    .raddr_b_o(v_id_raddr_b_o),
    .rdata_b_i(v_id_rdata_b_i),
    .raddr_c_o(v_id_raddr_c_o),
    .rdata_c_i(v_id_rdata_c_i),
    .rdata_d_i(v_id_rdata_d_i),
    .wb_valid_i(v_id_wb_valid_i),
    .wb_addr_i(v_id_wb_addr_i),
    .wb_data_i(v_id_wb_data_i),
    .rdata_vs1_o(v_id_rdata_vs1_o),
    .rdata_vs2_o(v_id_rdata_vs2_o),
    .rdata_vs3_o(v_id_rdata_vs3_o),
    .rdata_v0_o(v_id_rdata_v0_o),
    .vl_o(v_id_vl_o),
    .vsew_o(v_id_vsew_o),
    .vtype_o(v_id_vtype_o),
    .sew8_o(v_id_sew8_o),
    .sew16_o(v_id_sew16_o),
    .sew32_o(v_id_sew32_o),
    .OPIVV_o(v_id_OPIVV_o),
    .OPMVV_o(v_id_OPMVV_o),
    .OPIVI_o(v_id_OPIVI_o),
    .OPIVX_o(v_id_OPIVX_o),
    .OPMVX_o(v_id_OPMVX_o),
    .instr_stage0_o(v_id_instr_stage0_o),
    .arith_o(v_id_arith_o),
    .load_o(v_id_load_o),
    .store_o(v_id_store_o),
    .arith_decode_o_vadd(v_id_arith_decode_o_vadd),
    .arith_decode_o_vredsum(v_id_arith_decode_o_vredsum),
    .arith_decode_o_vsub(v_id_arith_decode_o_vsub),
    .arith_decode_o_vrsub(v_id_arith_decode_o_vrsub),
    .arith_decode_o_vminu(v_id_arith_decode_o_vminu),
    .arith_decode_o_vmin(v_id_arith_decode_o_vmin),
    .arith_decode_o_vmaxu(v_id_arith_decode_o_vmaxu),
    .arith_decode_o_vmax(v_id_arith_decode_o_vmax),
    .arith_decode_o_vand(v_id_arith_decode_o_vand),
    .arith_decode_o_vor(v_id_arith_decode_o_vor),
    .arith_decode_o_vxor(v_id_arith_decode_o_vxor),
    .arith_decode_o_vrgather(v_id_arith_decode_o_vrgather),
    .arith_decode_o_vslideup(v_id_arith_decode_o_vslideup),
    .arith_decode_o_vslidedown(v_id_arith_decode_o_vslidedown),
    .arith_decode_o_vadc(v_id_arith_decode_o_vadc),
    .arith_decode_o_vmadc(v_id_arith_decode_o_vmadc),
    .arith_decode_o_vsbc(v_id_arith_decode_o_vsbc),
    .arith_decode_o_vmsbc(v_id_arith_decode_o_vmsbc),
    .arith_decode_o_vmerge(v_id_arith_decode_o_vmerge),
    .arith_decode_o_vmv(v_id_arith_decode_o_vmv),
    .arith_decode_o_vmseq(v_id_arith_decode_o_vmseq),
    .arith_decode_o_vmandnot(v_id_arith_decode_o_vmandnot),
    .arith_decode_o_vmsne(v_id_arith_decode_o_vmsne),
    .arith_decode_o_vmand(v_id_arith_decode_o_vmand),
    .arith_decode_o_vmsltu(v_id_arith_decode_o_vmsltu),
    .arith_decode_o_vmor(v_id_arith_decode_o_vmor),
    .arith_decode_o_vmslt(v_id_arith_decode_o_vmslt),
    .arith_decode_o_vmxor(v_id_arith_decode_o_vmxor),
    .arith_decode_o_vmsleu(v_id_arith_decode_o_vmsleu),
    .arith_decode_o_vmornot(v_id_arith_decode_o_vmornot),
    .arith_decode_o_vmsle(v_id_arith_decode_o_vmsle),
    .arith_decode_o_vmnand(v_id_arith_decode_o_vmnand),
    .arith_decode_o_vmsgtu(v_id_arith_decode_o_vmsgtu),
    .arith_decode_o_vmnor(v_id_arith_decode_o_vmnor),
    .arith_decode_o_vmsgt(v_id_arith_decode_o_vmsgt),
    .arith_decode_o_vmxnor(v_id_arith_decode_o_vmxnor),
    .arith_decode_o_vmulhu(v_id_arith_decode_o_vmulhu),
    .arith_decode_o_vsll(v_id_arith_decode_o_vsll),
    .arith_decode_o_vmul(v_id_arith_decode_o_vmul),
    .arith_decode_o_vmulhsu(v_id_arith_decode_o_vmulhsu),
    .arith_decode_o_vmulh(v_id_arith_decode_o_vmulh),
    .arith_decode_o_vsrl(v_id_arith_decode_o_vsrl),
    .arith_decode_o_vsra(v_id_arith_decode_o_vsra),
    .arith_decode_o_vmacc(v_id_arith_decode_o_vmacc),
    .alu_decode_o_alu_src_op(v_id_alu_decode_o_alu_src_op),
    .alu_decode_o_mask(v_id_alu_decode_o_mask),
    .lsu_req_done_i(v_id_lsu_req_done_i),
    .id_valid_o(v_id_id_valid_o),
    .id_ready_i(v_id_id_ready_i)
  );
  chisel_rvv_ex v_ex ( // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 334:30]
    .clock(v_ex_clock),
    .reset(v_ex_reset),
    .io_ex_valid_i(v_ex_io_ex_valid_i),
    .io_ex_ready_o(v_ex_io_ex_ready_o),
    .io_rdata_vs1_i(v_ex_io_rdata_vs1_i),
    .io_rdata_vs2_i(v_ex_io_rdata_vs2_i),
    .io_rdata_vs3_i(v_ex_io_rdata_vs3_i),
    .io_rs1_data_i(v_ex_io_rs1_data_i),
    .io_rs2_data_i(v_ex_io_rs2_data_i),
    .io_vl_i(v_ex_io_vl_i),
    .io_sew8_i(v_ex_io_sew8_i),
    .io_sew16_i(v_ex_io_sew16_i),
    .io_sew32_i(v_ex_io_sew32_i),
    .io_instr_i(v_ex_io_instr_i),
    .io_arith_i(v_ex_io_arith_i),
    .io_load_i(v_ex_io_load_i),
    .io_store_i(v_ex_io_store_i),
    .io_ex_valid_o(v_ex_io_ex_valid_o),
    .io_ex_addr_o(v_ex_io_ex_addr_o),
    .io_ex_data_o(v_ex_io_ex_data_o),
    .io_lsu_we_o(v_ex_io_lsu_we_o),
    .io_lsu_type_o(v_ex_io_lsu_type_o),
    .io_lsu_wdata_o(v_ex_io_lsu_wdata_o),
    .io_lsu_rdata_i(v_ex_io_lsu_rdata_i),
    .io_lsu_rdata_valid_i(v_ex_io_lsu_rdata_valid_i),
    .io_lsu_req_o(v_ex_io_lsu_req_o),
    .io_adder_result_ex_o(v_ex_io_adder_result_ex_o),
    .io_lsu_req_done_i(v_ex_io_lsu_req_done_i),
    .io_lsu_resp_valid_i(v_ex_io_lsu_resp_valid_i),
    .arith_decode_i_vadd(v_ex_arith_decode_i_vadd),
    .arith_decode_i_vredsum(v_ex_arith_decode_i_vredsum),
    .arith_decode_i_vsub(v_ex_arith_decode_i_vsub),
    .arith_decode_i_vrsub(v_ex_arith_decode_i_vrsub),
    .arith_decode_i_vminu(v_ex_arith_decode_i_vminu),
    .arith_decode_i_vmin(v_ex_arith_decode_i_vmin),
    .arith_decode_i_vmaxu(v_ex_arith_decode_i_vmaxu),
    .arith_decode_i_vmax(v_ex_arith_decode_i_vmax),
    .arith_decode_i_vand(v_ex_arith_decode_i_vand),
    .arith_decode_i_vor(v_ex_arith_decode_i_vor),
    .arith_decode_i_vxor(v_ex_arith_decode_i_vxor),
    .arith_decode_i_vrgather(v_ex_arith_decode_i_vrgather),
    .arith_decode_i_vslideup(v_ex_arith_decode_i_vslideup),
    .arith_decode_i_vslidedown(v_ex_arith_decode_i_vslidedown),
    .arith_decode_i_vadc(v_ex_arith_decode_i_vadc),
    .arith_decode_i_vmadc(v_ex_arith_decode_i_vmadc),
    .arith_decode_i_vsbc(v_ex_arith_decode_i_vsbc),
    .arith_decode_i_vmsbc(v_ex_arith_decode_i_vmsbc),
    .arith_decode_i_vmerge(v_ex_arith_decode_i_vmerge),
    .arith_decode_i_vmv(v_ex_arith_decode_i_vmv),
    .arith_decode_i_vmseq(v_ex_arith_decode_i_vmseq),
    .arith_decode_i_vmandnot(v_ex_arith_decode_i_vmandnot),
    .arith_decode_i_vmsne(v_ex_arith_decode_i_vmsne),
    .arith_decode_i_vmand(v_ex_arith_decode_i_vmand),
    .arith_decode_i_vmsltu(v_ex_arith_decode_i_vmsltu),
    .arith_decode_i_vmor(v_ex_arith_decode_i_vmor),
    .arith_decode_i_vmslt(v_ex_arith_decode_i_vmslt),
    .arith_decode_i_vmxor(v_ex_arith_decode_i_vmxor),
    .arith_decode_i_vmsleu(v_ex_arith_decode_i_vmsleu),
    .arith_decode_i_vmornot(v_ex_arith_decode_i_vmornot),
    .arith_decode_i_vmsle(v_ex_arith_decode_i_vmsle),
    .arith_decode_i_vmnand(v_ex_arith_decode_i_vmnand),
    .arith_decode_i_vmsgtu(v_ex_arith_decode_i_vmsgtu),
    .arith_decode_i_vmnor(v_ex_arith_decode_i_vmnor),
    .arith_decode_i_vmsgt(v_ex_arith_decode_i_vmsgt),
    .arith_decode_i_vmxnor(v_ex_arith_decode_i_vmxnor),
    .arith_decode_i_vmulhu(v_ex_arith_decode_i_vmulhu),
    .arith_decode_i_vsll(v_ex_arith_decode_i_vsll),
    .arith_decode_i_vmul(v_ex_arith_decode_i_vmul),
    .arith_decode_i_vmulhsu(v_ex_arith_decode_i_vmulhsu),
    .arith_decode_i_vmulh(v_ex_arith_decode_i_vmulh),
    .arith_decode_i_vsrl(v_ex_arith_decode_i_vsrl),
    .arith_decode_i_vsra(v_ex_arith_decode_i_vsra),
    .arith_decode_i_vmacc(v_ex_arith_decode_i_vmacc),
    .alu_decode_i_alu_src_op(v_ex_alu_decode_i_alu_src_op),
    .alu_decode_i_mask(v_ex_alu_decode_i_mask)
  );
  assign rvv_ready_o = v_id_rvv_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 256:34]
  assign rvv_multi_instr_o = v_id_rvv_multi_instr_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 258:39]
  assign rvv_rd_data_o = v_id_rvv_rd_data_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 267:34]
  assign rvv_vl_o = v_id_vl_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 114:35 297:34]
  assign rvv_vtype_o = v_id_vtype_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 119:35 302:34]
  assign lsu_we_o = v_ex_io_lsu_we_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 390:30]
  assign lsu_type_o = v_ex_io_lsu_type_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 391:32]
  assign lsu_wdata_o = v_ex_io_lsu_wdata_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 392:33]
  assign lsu_req_o = v_ex_io_lsu_req_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 397:31]
  assign adder_result_ex_o = v_ex_io_adder_result_ex_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 399:39]
  assign vrf_clk_i = clk_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 236:29]
  assign vrf_rst_ni = rst_ni; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 237:29]
  assign vrf_raddr_a_i = v_id_raddr_a_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 269:31 97:33]
  assign vrf_raddr_b_i = v_id_raddr_b_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 272:31 99:33]
  assign vrf_raddr_c_i = v_id_raddr_c_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 101:33 275:31]
  assign vrf_waddr_a_i = ex_addr_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 247:29]
  assign vrf_wdata_a_i = ex_data_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 248:29]
  assign vrf_we_a_i = ex_valid_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 249:29]
  assign v_id_clk_i = clk_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 252:34]
  assign v_id_rst_ni = rst_ni; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 253:34]
  assign v_id_rvv_valid_i = rvv_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 255:34]
  assign v_id_rvv_instr_i = rvv_instr_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 257:34]
  assign v_id_rvv_rs1_data_i = rvv_rs1_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 260:34]
  assign v_id_rvv_rs2_data_i = rvv_rs2_data_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 261:34]
  assign v_id_rdata_a_i = vrf_rdata_a_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 239:29 98:33]
  assign v_id_rdata_b_i = vrf_rdata_b_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 100:33 241:29]
  assign v_id_rdata_c_i = vrf_rdata_c_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 102:33 243:29]
  assign v_id_rdata_d_i = vrf_rdata_d_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 104:33 245:29]
  assign v_id_wb_valid_i = ex_valid_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 281:34]
  assign v_id_wb_addr_i = ex_addr_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 284:34]
  assign v_id_wb_data_i = ex_data_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 285:34]
  assign v_id_lsu_req_done_i = v_ex_io_ex_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 140:35 337:32]
  assign v_id_id_ready_i = v_ex_io_ex_ready_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 140:35 337:32]
  assign v_ex_clock = clk_i;
  assign v_ex_reset = rst_ni; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 75:50]
  assign v_ex_io_ex_valid_i = id_valid_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 336:32]
  assign v_ex_io_rdata_vs1_i = rdata_vs1_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 339:33]
  assign v_ex_io_rdata_vs2_i = rdata_vs2_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 340:33]
  assign v_ex_io_rdata_vs3_i = rdata_vs3_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 341:33]
  assign v_ex_io_rs1_data_i = rs1_data_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 343:32]
  assign v_ex_io_rs2_data_i = rs2_data_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 344:32]
  assign v_ex_io_vl_i = v_id_vl_o; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 114:35 297:34]
  assign v_ex_io_sew8_i = sew8_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 358:28]
  assign v_ex_io_sew16_i = sew16_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 359:29]
  assign v_ex_io_sew32_i = sew32_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 360:29]
  assign v_ex_io_instr_i = instr_stage0_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 371:29]
  assign v_ex_io_arith_i = arith_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 372:29]
  assign v_ex_io_load_i = load_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 373:28]
  assign v_ex_io_store_i = store_r; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 374:29]
  assign v_ex_io_lsu_rdata_i = lsu_rdata_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 395:33]
  assign v_ex_io_lsu_rdata_valid_i = lsu_rdata_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 396:39]
  assign v_ex_io_lsu_req_done_i = lsu_req_done_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 407:36]
  assign v_ex_io_lsu_resp_valid_i = lsu_resp_valid_i; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 411:38]
  assign v_ex_arith_decode_i_vadd = arith_decode_r_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vredsum = arith_decode_r_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vsub = arith_decode_r_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vrsub = arith_decode_r_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vminu = arith_decode_r_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmin = arith_decode_r_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmaxu = arith_decode_r_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmax = arith_decode_r_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vand = arith_decode_r_vand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vor = arith_decode_r_vor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vxor = arith_decode_r_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vrgather = arith_decode_r_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vslideup = arith_decode_r_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vslidedown = arith_decode_r_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vadc = arith_decode_r_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmadc = arith_decode_r_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vsbc = arith_decode_r_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsbc = arith_decode_r_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmerge = arith_decode_r_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmv = arith_decode_r_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmseq = arith_decode_r_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmandnot = arith_decode_r_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsne = arith_decode_r_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmand = arith_decode_r_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsltu = arith_decode_r_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmor = arith_decode_r_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmslt = arith_decode_r_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmxor = arith_decode_r_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsleu = arith_decode_r_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmornot = arith_decode_r_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsle = arith_decode_r_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmnand = arith_decode_r_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsgtu = arith_decode_r_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmnor = arith_decode_r_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmsgt = arith_decode_r_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmxnor = arith_decode_r_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmulhu = arith_decode_r_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vsll = arith_decode_r_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmul = arith_decode_r_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmulhsu = arith_decode_r_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmulh = arith_decode_r_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vsrl = arith_decode_r_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vsra = arith_decode_r_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_arith_decode_i_vmacc = arith_decode_r_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 375:33]
  assign v_ex_alu_decode_i_alu_src_op = alu_decode_r_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 376:31]
  assign v_ex_alu_decode_i_mask = alu_decode_r_mask; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 376:31]
  always @(posedge clk_i) begin
    arith_decode_r_vadd <= v_id_arith_decode_o_vadd; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vredsum <= v_id_arith_decode_o_vredsum; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vsub <= v_id_arith_decode_o_vsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vrsub <= v_id_arith_decode_o_vrsub; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vminu <= v_id_arith_decode_o_vminu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmin <= v_id_arith_decode_o_vmin; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmaxu <= v_id_arith_decode_o_vmaxu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmax <= v_id_arith_decode_o_vmax; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vand <= v_id_arith_decode_o_vand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vor <= v_id_arith_decode_o_vor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vxor <= v_id_arith_decode_o_vxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vrgather <= v_id_arith_decode_o_vrgather; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vslideup <= v_id_arith_decode_o_vslideup; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vslidedown <= v_id_arith_decode_o_vslidedown; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vadc <= v_id_arith_decode_o_vadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmadc <= v_id_arith_decode_o_vmadc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vsbc <= v_id_arith_decode_o_vsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsbc <= v_id_arith_decode_o_vmsbc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmerge <= v_id_arith_decode_o_vmerge; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmv <= v_id_arith_decode_o_vmv; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmseq <= v_id_arith_decode_o_vmseq; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmandnot <= v_id_arith_decode_o_vmandnot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsne <= v_id_arith_decode_o_vmsne; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmand <= v_id_arith_decode_o_vmand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsltu <= v_id_arith_decode_o_vmsltu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmor <= v_id_arith_decode_o_vmor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmslt <= v_id_arith_decode_o_vmslt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmxor <= v_id_arith_decode_o_vmxor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsleu <= v_id_arith_decode_o_vmsleu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmornot <= v_id_arith_decode_o_vmornot; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsle <= v_id_arith_decode_o_vmsle; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmnand <= v_id_arith_decode_o_vmnand; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsgtu <= v_id_arith_decode_o_vmsgtu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmnor <= v_id_arith_decode_o_vmnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmsgt <= v_id_arith_decode_o_vmsgt; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmxnor <= v_id_arith_decode_o_vmxnor; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmulhu <= v_id_arith_decode_o_vmulhu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vsll <= v_id_arith_decode_o_vsll; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmul <= v_id_arith_decode_o_vmul; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmulhsu <= v_id_arith_decode_o_vmulhsu; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmulh <= v_id_arith_decode_o_vmulh; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vsrl <= v_id_arith_decode_o_vsrl; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vsra <= v_id_arith_decode_o_vsra; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    arith_decode_r_vmacc <= v_id_arith_decode_o_vmacc; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 136:38 319:34]
    alu_decode_r_alu_src_op <= v_id_alu_decode_o_alu_src_op; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 137:36 320:34]
    alu_decode_r_mask <= v_id_alu_decode_o_mask; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 137:36 320:34]
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      rdata_vs1_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 178:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      rdata_vs1_r <= rdata_vs1_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      rdata_vs2_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 179:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      rdata_vs2_r <= rdata_vs2_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      rdata_vs3_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 180:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      rdata_vs3_r <= rdata_vs3_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      rs1_data_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 182:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      rs1_data_r <= rvv_rs1_data_i;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      rs2_data_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 183:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      rs2_data_r <= rvv_rs2_data_i;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      sew8_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 189:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      sew8_r <= sew8_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      sew16_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 190:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      sew16_r <= sew16_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      sew32_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 191:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      sew32_r <= sew32_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      instr_stage0_r <= 32'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 185:32]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      instr_stage0_r <= instr_stage0_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      arith_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 186:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      arith_r <= arith_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      load_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 187:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      load_r <= load_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 177:29]
      store_r <= 1'h0; // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 188:29]
    end else if (id_valid_o) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 29:67]
      store_r <= store_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 139:35 323:34]
      id_valid_r <= 1'h0;
    end else begin
      id_valid_r <= v_id_id_valid_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 205:35 381:32]
      ex_valid_r <= 1'h0;
    end else begin
      ex_valid_r <= v_ex_io_ex_valid_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 209:34 385:31]
      ex_addr_r <= 5'h0;
    end else begin
      ex_addr_r <= v_ex_io_ex_addr_o;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/core/rvv/rvv_vpu.scala 210:34 386:31]
      ex_data_r <= 32'h0;
    end else begin
      ex_data_r <= v_ex_io_ex_data_o;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  rdata_vs1_r = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  rdata_vs2_r = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  rdata_vs3_r = _RAND_2[31:0];
  _RAND_3 = {1{`RANDOM}};
  rs1_data_r = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  rs2_data_r = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  sew8_r = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  sew16_r = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  sew32_r = _RAND_7[0:0];
  _RAND_8 = {1{`RANDOM}};
  instr_stage0_r = _RAND_8[31:0];
  _RAND_9 = {1{`RANDOM}};
  arith_r = _RAND_9[0:0];
  _RAND_10 = {1{`RANDOM}};
  load_r = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  store_r = _RAND_11[0:0];
  _RAND_12 = {1{`RANDOM}};
  arith_decode_r_vadd = _RAND_12[0:0];
  _RAND_13 = {1{`RANDOM}};
  arith_decode_r_vredsum = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  arith_decode_r_vsub = _RAND_14[0:0];
  _RAND_15 = {1{`RANDOM}};
  arith_decode_r_vrsub = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  arith_decode_r_vminu = _RAND_16[0:0];
  _RAND_17 = {1{`RANDOM}};
  arith_decode_r_vmin = _RAND_17[0:0];
  _RAND_18 = {1{`RANDOM}};
  arith_decode_r_vmaxu = _RAND_18[0:0];
  _RAND_19 = {1{`RANDOM}};
  arith_decode_r_vmax = _RAND_19[0:0];
  _RAND_20 = {1{`RANDOM}};
  arith_decode_r_vand = _RAND_20[0:0];
  _RAND_21 = {1{`RANDOM}};
  arith_decode_r_vor = _RAND_21[0:0];
  _RAND_22 = {1{`RANDOM}};
  arith_decode_r_vxor = _RAND_22[0:0];
  _RAND_23 = {1{`RANDOM}};
  arith_decode_r_vrgather = _RAND_23[0:0];
  _RAND_24 = {1{`RANDOM}};
  arith_decode_r_vslideup = _RAND_24[0:0];
  _RAND_25 = {1{`RANDOM}};
  arith_decode_r_vslidedown = _RAND_25[0:0];
  _RAND_26 = {1{`RANDOM}};
  arith_decode_r_vadc = _RAND_26[0:0];
  _RAND_27 = {1{`RANDOM}};
  arith_decode_r_vmadc = _RAND_27[0:0];
  _RAND_28 = {1{`RANDOM}};
  arith_decode_r_vsbc = _RAND_28[0:0];
  _RAND_29 = {1{`RANDOM}};
  arith_decode_r_vmsbc = _RAND_29[0:0];
  _RAND_30 = {1{`RANDOM}};
  arith_decode_r_vmerge = _RAND_30[0:0];
  _RAND_31 = {1{`RANDOM}};
  arith_decode_r_vmv = _RAND_31[0:0];
  _RAND_32 = {1{`RANDOM}};
  arith_decode_r_vmseq = _RAND_32[0:0];
  _RAND_33 = {1{`RANDOM}};
  arith_decode_r_vmandnot = _RAND_33[0:0];
  _RAND_34 = {1{`RANDOM}};
  arith_decode_r_vmsne = _RAND_34[0:0];
  _RAND_35 = {1{`RANDOM}};
  arith_decode_r_vmand = _RAND_35[0:0];
  _RAND_36 = {1{`RANDOM}};
  arith_decode_r_vmsltu = _RAND_36[0:0];
  _RAND_37 = {1{`RANDOM}};
  arith_decode_r_vmor = _RAND_37[0:0];
  _RAND_38 = {1{`RANDOM}};
  arith_decode_r_vmslt = _RAND_38[0:0];
  _RAND_39 = {1{`RANDOM}};
  arith_decode_r_vmxor = _RAND_39[0:0];
  _RAND_40 = {1{`RANDOM}};
  arith_decode_r_vmsleu = _RAND_40[0:0];
  _RAND_41 = {1{`RANDOM}};
  arith_decode_r_vmornot = _RAND_41[0:0];
  _RAND_42 = {1{`RANDOM}};
  arith_decode_r_vmsle = _RAND_42[0:0];
  _RAND_43 = {1{`RANDOM}};
  arith_decode_r_vmnand = _RAND_43[0:0];
  _RAND_44 = {1{`RANDOM}};
  arith_decode_r_vmsgtu = _RAND_44[0:0];
  _RAND_45 = {1{`RANDOM}};
  arith_decode_r_vmnor = _RAND_45[0:0];
  _RAND_46 = {1{`RANDOM}};
  arith_decode_r_vmsgt = _RAND_46[0:0];
  _RAND_47 = {1{`RANDOM}};
  arith_decode_r_vmxnor = _RAND_47[0:0];
  _RAND_48 = {1{`RANDOM}};
  arith_decode_r_vmulhu = _RAND_48[0:0];
  _RAND_49 = {1{`RANDOM}};
  arith_decode_r_vsll = _RAND_49[0:0];
  _RAND_50 = {1{`RANDOM}};
  arith_decode_r_vmul = _RAND_50[0:0];
  _RAND_51 = {1{`RANDOM}};
  arith_decode_r_vmulhsu = _RAND_51[0:0];
  _RAND_52 = {1{`RANDOM}};
  arith_decode_r_vmulh = _RAND_52[0:0];
  _RAND_53 = {1{`RANDOM}};
  arith_decode_r_vsrl = _RAND_53[0:0];
  _RAND_54 = {1{`RANDOM}};
  arith_decode_r_vsra = _RAND_54[0:0];
  _RAND_55 = {1{`RANDOM}};
  arith_decode_r_vmacc = _RAND_55[0:0];
  _RAND_56 = {1{`RANDOM}};
  alu_decode_r_alu_src_op = _RAND_56[3:0];
  _RAND_57 = {1{`RANDOM}};
  alu_decode_r_mask = _RAND_57[3:0];
  _RAND_58 = {1{`RANDOM}};
  id_valid_r = _RAND_58[0:0];
  _RAND_59 = {1{`RANDOM}};
  ex_valid_r = _RAND_59[0:0];
  _RAND_60 = {1{`RANDOM}};
  ex_addr_r = _RAND_60[4:0];
  _RAND_61 = {1{`RANDOM}};
  ex_data_r = _RAND_61[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    rdata_vs1_r = 32'h0;
  end
  if (~rst_ni) begin
    rdata_vs2_r = 32'h0;
  end
  if (~rst_ni) begin
    rdata_vs3_r = 32'h0;
  end
  if (~rst_ni) begin
    rs1_data_r = 32'h0;
  end
  if (~rst_ni) begin
    rs2_data_r = 32'h0;
  end
  if (~rst_ni) begin
    sew8_r = 1'h0;
  end
  if (~rst_ni) begin
    sew16_r = 1'h0;
  end
  if (~rst_ni) begin
    sew32_r = 1'h0;
  end
  if (~rst_ni) begin
    instr_stage0_r = 32'h0;
  end
  if (~rst_ni) begin
    arith_r = 1'h0;
  end
  if (~rst_ni) begin
    load_r = 1'h0;
  end
  if (~rst_ni) begin
    store_r = 1'h0;
  end
  if (~rst_ni) begin
    id_valid_r = 1'h0;
  end
  if (~rst_ni) begin
    ex_valid_r = 1'h0;
  end
  if (~rst_ni) begin
    ex_addr_r = 5'h0;
  end
  if (~rst_ni) begin
    ex_data_r = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module ChiselCore(
  input         clock,
  input         reset,
  input         io_test_en_i, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [31:0] io_boot_addr_i, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [5:0]  io_atop_o, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_load_amo_i, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_amo_bvalid_i, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_amo_data_we_i, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_instr_req_ready, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_instr_req_valid, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_instr_req_bits_addr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_instr_resp_valid, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_instr_resp_bits_err, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [31:0] io_instr_resp_bits_rdata, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_data_req_ready, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_data_req_valid, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_data_req_bits_addr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_data_req_bits_we, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [3:0]  io_data_req_bits_be, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_data_req_bits_wdata, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_data_resp_valid, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_data_resp_bits_err, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [31:0] io_data_resp_bits_rdata, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_irq_timer, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_irq_software, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_irq_external, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_irq_nmi, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [15:0] io_irq_fast, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [7:0]  io_plicId_id, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_plicClr_clr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_plicClr_en, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_debug_req_i, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_debug_ind_o, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [29:0] io_tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [29:0] io_tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input         io_tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [31:0] io_tcm_ecc_sdata_itcm, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  input  [31:0] io_tcm_ecc_sdata_dtcm, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [29:0] io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [29:0] io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_core_sleep_o, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_instr_priv_mode_o, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output        io_data_priv_mode_o, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_moniter_inst, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_moniter_pc, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_moniter_mcause, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [63:0] io_moniter_mcycle, // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
  output [31:0] io_moniter_mepc // @[src/main/scala/coreGen/core/Coretop.scala 120:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
`endif // RANDOMIZE_REG_INIT
  wire  core_clock_gate_i_clk_i; // @[src/main/scala/coreGen/core/Coretop.scala 130:35]
  wire  core_clock_gate_i_en_i; // @[src/main/scala/coreGen/core/Coretop.scala 130:35]
  wire  core_clock_gate_i_test_en_i; // @[src/main/scala/coreGen/core/Coretop.scala 130:35]
  wire  core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 130:35]
  wire  u_ifu_clock; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_reset; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_special_req_all_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_boot_addr_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_req_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_instr_addr_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_gnt_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_rvalid_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_instr_rdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_err_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_valid_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_new_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_instr_rdata_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_instr_rdata_alu_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [15:0] u_ifu_instr_rdata_c_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_is_compressed_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_bp_taken_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_fetch_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_fetch_err_plus2_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_illegal_c_insn_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_pc_if_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_pc_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_disable_branch_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_instr_valid_clear_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_pc_set_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_pc_set_spec_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [2:0] u_ifu_pc_mux_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_nt_branch_mispredict_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [2:0] u_ifu_exc_pc_mux_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [5:0] u_ifu_exc_cause; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_branch_target_ex_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_csr_mepc_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_csr_depc_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_csr_mtvec_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_id_in_ready_i; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_fetch_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_ifu_if_busy_o; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [31:0] u_ifu_csr_mpvec_base; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire [7:0] u_ifu_plic_id; // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
  wire  u_idu_rvv_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_rvv_ready_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rvv_instr_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_rvv_multi_instr_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rvv_rs1_data_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rvv_rs2_data_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rvv_rd_data_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_load_amo_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_amo_bvalid_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [5:0] u_idu_atop_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_prepost_useincr_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_amo_data_rvalid_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_new_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_clk_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_rst_ni; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_special_req_all_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_ctrl_busy_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_illegal_insn_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_instr_rdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_instr_rdata_alu_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [15:0] u_idu_instr_rdata_c_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_is_compressed_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_bp_taken_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_first_cycle_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_valid_clear_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_id_in_ready_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_branch_decision_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_pc_set_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_pc_set_spec_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [2:0] u_idu_pc_mux_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_nt_branch_mispredict_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [2:0] u_idu_exc_pc_mux_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [5:0] u_idu_exc_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_illegal_c_insn_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_fetch_err_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_fetch_err_plus2_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_pc_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_ex_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_resp_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [5:0] u_idu_alu_operator_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_alu_operand_a_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_alu_operand_b_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_bt_a_operand_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_bt_b_operand_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_mult_en_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_div_en_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_mult_sel_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_div_sel_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [1:0] u_idu_multdiv_operator_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [1:0] u_idu_multdiv_signed_mode_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_multdiv_operand_a_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_multdiv_operand_b_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_multdiv_ready_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_access_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [1:0] u_idu_csr_op_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_op_en_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_save_if_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_save_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_save_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_restore_mret_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_restore_dret_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_save_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_csr_mtval_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [1:0] u_idu_priv_mode_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_mstatus_tw_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_illegal_csr_insn_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_we_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [1:0] u_idu_lsu_type_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_sign_ext_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_lsu_wdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_req_done_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_addr_incr_req_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_lsu_addr_last_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_misalign_first_mask_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_mstatus_mie_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_irq_pending_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_irqs_i_timer; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_irqs_i_software; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_irqs_i_external; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_irqs_i_nmi; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [15:0] u_idu_irqs_i_fast; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [3:0] u_idu_irq_fast_id; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_nmi_mode_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_load_err_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_lsu_store_err_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_debug_mode_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [2:0] u_idu_debug_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_debug_csr_save_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_debug_req_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_debug_single_step_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_debug_ebreakm_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_debug_ebreaku_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_trigger_match_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_result_ex_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_csr_rdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [4:0] u_idu_rf_raddr_a_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rf_rdata_a_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [4:0] u_idu_rf_raddr_b_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rf_rdata_b_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [4:0] u_idu_rf_waddr_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rf_wdata_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_rf_we_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [4:0] u_idu_rf_waddr_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [31:0] u_idu_rf_wdata_fwd_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_rf_write_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_en_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire [1:0] u_idu_instr_type_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_instr_perf_count_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_ready_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_outstanding_load_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_outstanding_store_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_disable_branch_o; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_csr_mpvec_mode; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_plicClr_clr; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_idu_fetch_valid_if_i; // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
  wire  u_exu_clock; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_reset; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_useincr_addr_ex_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_instr_new_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [5:0] u_exu_io_alu_operator_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_alu_operand_a_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_alu_operand_b_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_alu_instr_first_cycle_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_bt_a_operand_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_bt_b_operand_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [1:0] u_exu_io_multdiv_operator_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_mult_en_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_div_en_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_mult_sel_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_div_sel_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [1:0] u_exu_io_multdiv_signed_mode_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_multdiv_operand_a_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_multdiv_operand_b_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_multdiv_ready_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_alu_adder_result_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_result_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire [31:0] u_exu_io_branch_target_o; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_branch_decision_o; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_exu_io_ex_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
  wire  u_lsu_clk_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_rst_ni; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_data_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_data_gnt_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_data_rvalid_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_data_err_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_data_addr_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_data_we_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [3:0] u_lsu_data_be_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_data_wdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_data_rdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_lsu_we_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [1:0] u_lsu_lsu_type_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_lsu_wdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_lsu_sign_ext_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_lsu_rdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_lsu_rdata_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_lsu_req_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_adder_result_ex_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_addr_incr_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire [31:0] u_lsu_addr_last_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_lsu_req_done_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_lsu_resp_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_ready_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_misalign_first_mask_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_load_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_store_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_lsu_busy_o; // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
  wire  u_wb_clock; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_reset; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_en_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [1:0] u_wb_io_instr_type_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [31:0] u_wb_io_pc_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_instr_perf_count_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_ready_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_misalign_first_mask_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_illegal_insn_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_rf_write_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_outstanding_load_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_outstanding_store_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [31:0] u_wb_io_pc_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_perf_instr_ret_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [4:0] u_wb_io_rf_waddr_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [31:0] u_wb_io_rf_wdata_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_rf_we_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [31:0] u_wb_io_rf_wdata_lsu_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_rf_we_lsu_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [31:0] u_wb_io_rf_wdata_fwd_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [4:0] u_wb_io_rf_waddr_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire [31:0] u_wb_io_rf_wdata_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_rf_we_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_lsu_resp_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_lsu_resp_err_i; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_wb_io_instr_done_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
  wire  u_csr_clock; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_reset; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [1:0] u_csr_priv_mode_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [1:0] u_csr_priv_mode_if_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [1:0] u_csr_priv_mode_lsu_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_mstatus_tw_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_mtvec_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_access_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [11:0] u_csr_csr_addr_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_wdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [1:0] u_csr_csr_op_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_op_en_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_rdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_i_timer; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_i_software; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_i_external; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_i_nmi; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [15:0] u_csr_irqs_i_fast; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_nmi_mode_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irq_pending_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_o_timer; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_o_software; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_o_external; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_irqs_o_nmi; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [15:0] u_csr_irqs_o_fast; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_mstatus_mie_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_mepc_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [29:0] u_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [29:0] u_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [29:0] u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [29:0] u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_debug_mode_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [2:0] u_csr_debug_cause_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_debug_csr_save_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_depc_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_debug_single_step_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_debug_ebreakm_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_debug_ebreaku_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_trigger_match_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_pc_if_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_pc_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_pc_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_save_if_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_save_id_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_save_wb_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_restore_mret_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_restore_dret_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_save_cause_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [5:0] u_csr_csr_mcause_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_mtval_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_illegal_csr_insn_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_instr_ret_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_mcause_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [63:0] u_csr_csr_mcycle_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_csr_mpvec_base; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_csr_mpvec_mode; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_rvv_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [4:0] u_csr_vstart_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  u_csr_vxsat_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [1:0] u_csr_vxrm_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [2:0] u_csr_vcsr_o; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [4:0] u_csr_vl_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire [31:0] u_csr_vtype_i; // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
  wire  register_file_i_clock; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire  register_file_i_reset; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire [4:0] register_file_i_io_intRegfile_raddr_0; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire [4:0] register_file_i_io_intRegfile_raddr_1; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire [31:0] register_file_i_io_intRegfile_rdata_0; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire [31:0] register_file_i_io_intRegfile_rdata_1; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire [4:0] register_file_i_io_intRegfile_waddr; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire [31:0] register_file_i_io_intRegfile_wdata; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire  register_file_i_io_intRegfile_we; // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
  wire  vpu_clk_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_rst_ni; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_rvv_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_rvv_ready_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_rvv_instr_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_rvv_multi_instr_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_rvv_rs1_data_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_rvv_rs2_data_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_rvv_rd_data_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [4:0] vpu_rvv_vl_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_rvv_vtype_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_lsu_we_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [1:0] vpu_lsu_type_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_lsu_wdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_lsu_rdata_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_lsu_rdata_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_lsu_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [31:0] vpu_adder_result_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_lsu_req_done_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire  vpu_lsu_resp_valid_i; // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
  wire [1:0] priv_mode_if = u_csr_priv_mode_if_o; // @[src/main/scala/coreGen/core/Coretop.scala 319:28 1495:34]
  wire [1:0] priv_mode_lsu = u_csr_priv_mode_lsu_o; // @[src/main/scala/coreGen/core/Coretop.scala 320:29 1496:34]
  wire  ctrl_busy = u_idu_ctrl_busy_o; // @[src/main/scala/coreGen/core/Coretop.scala 212:33 711:41]
  wire  if_busy = u_ifu_if_busy_o; // @[src/main/scala/coreGen/core/Coretop.scala 213:33 625:35]
  wire  lsu_busy = u_lsu_busy_o; // @[src/main/scala/coreGen/core/Coretop.scala 214:33 1039:36]
  wire  _core_busy_q_T_2 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:31]
  reg  core_busy_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  fetch_enable_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  reg  irq_nmi_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [15:0] irq_fast_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [3:0] irq_fast_id_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire [3:0] _GEN_1 = io_irq_fast[1] ? 4'h1 : 4'h0; // @[src/main/scala/coreGen/core/Coretop.scala 549:39 550:27 552:27]
  wire [3:0] _GEN_2 = io_irq_fast[2] ? 4'h2 : _GEN_1; // @[src/main/scala/coreGen/core/Coretop.scala 547:39 548:27]
  wire [3:0] _GEN_3 = io_irq_fast[3] ? 4'h3 : _GEN_2; // @[src/main/scala/coreGen/core/Coretop.scala 545:39 546:27]
  wire [3:0] _GEN_4 = io_irq_fast[4] ? 4'h4 : _GEN_3; // @[src/main/scala/coreGen/core/Coretop.scala 543:39 544:27]
  wire [3:0] _GEN_5 = io_irq_fast[5] ? 4'h5 : _GEN_4; // @[src/main/scala/coreGen/core/Coretop.scala 541:39 542:27]
  wire [3:0] _GEN_6 = io_irq_fast[6] ? 4'h6 : _GEN_5; // @[src/main/scala/coreGen/core/Coretop.scala 539:39 540:27]
  wire [3:0] _GEN_7 = io_irq_fast[7] ? 4'h7 : _GEN_6; // @[src/main/scala/coreGen/core/Coretop.scala 537:39 538:27]
  wire [3:0] _GEN_8 = io_irq_fast[8] ? 4'h8 : _GEN_7; // @[src/main/scala/coreGen/core/Coretop.scala 535:39 536:27]
  wire [3:0] _GEN_9 = io_irq_fast[9] ? 4'h9 : _GEN_8; // @[src/main/scala/coreGen/core/Coretop.scala 533:39 534:27]
  wire [3:0] _GEN_10 = io_irq_fast[10] ? 4'ha : _GEN_9; // @[src/main/scala/coreGen/core/Coretop.scala 531:40 532:27]
  wire [3:0] _GEN_11 = io_irq_fast[11] ? 4'hb : _GEN_10; // @[src/main/scala/coreGen/core/Coretop.scala 529:40 530:27]
  wire  irq_pending = u_csr_irq_pending_o; // @[src/main/scala/coreGen/core/Coretop.scala 291:27 1528:34]
  wire  clock_en = fetch_enable_q & (core_busy_q | io_debug_req_i | irq_pending); // @[src/main/scala/coreGen/core/Coretop.scala 558:32]
  reg  core_sleep_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire  lsu_load_err = u_lsu_load_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 203:33 1036:37]
  wire  lsu_store_err = u_lsu_store_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 204:33 1037:37]
  wire  rvv_lsu_req = vpu_lsu_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 1936:23 408:35]
  wire  lsu_req = u_idu_lsu_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 266:23 796:36]
  wire  rvv_valid_o = u_idu_rvv_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 388:35 661:36]
  wire [31:0] rvv_adder_result_ex = vpu_adder_result_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 1937:31 409:35]
  wire [31:0] alu_adder_result_ex = u_exu_io_alu_adder_result_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 240:34 911:44]
  wire  rvv_lsu_we = vpu_lsu_we_o; // @[src/main/scala/coreGen/core/Coretop.scala 1930:22 402:35]
  wire  lsu_we = u_idu_lsu_we_o; // @[src/main/scala/coreGen/core/Coretop.scala 263:22 797:36]
  wire [1:0] rvv_lsu_type = vpu_lsu_type_o; // @[src/main/scala/coreGen/core/Coretop.scala 1931:24 403:35]
  wire [1:0] lsu_type = u_idu_lsu_type_o; // @[src/main/scala/coreGen/core/Coretop.scala 264:24 798:36]
  wire [31:0] rvv_lsu_wdata = vpu_lsu_wdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 1932:25 404:35]
  wire [31:0] lsu_wdata = u_idu_lsu_wdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 267:25 800:36]
  wire  lsu_sign_ext = u_idu_lsu_sign_ext_o; // @[src/main/scala/coreGen/core/Coretop.scala 265:28 799:36]
  wire  amo_data_rvalid = u_idu_amo_data_rvalid_o; // @[src/main/scala/coreGen/core/Coretop.scala 376:33 659:36]
  wire [4:0] rf_waddr_id = u_idu_rf_waddr_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 229:33 835:33]
  wire [4:0] rf_waddr_wb = u_wb_io_rf_waddr_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 223:33 1229:43]
  wire [31:0] alu_operand_b_ex = u_idu_alu_operand_b_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 237:33 750:41]
  wire  csr_access = u_idu_csr_access_o; // @[src/main/scala/coreGen/core/Coretop.scala 254:26 773:41]
  wire  instr_new_id = u_ifu_instr_new_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 169:33 586:35]
  libcell_clock_gating core_clock_gate_i ( // @[src/main/scala/coreGen/core/Coretop.scala 130:35]
    .clk_i(core_clock_gate_i_clk_i),
    .en_i(core_clock_gate_i_en_i),
    .test_en_i(core_clock_gate_i_test_en_i),
    .clk_o(core_clock_gate_i_clk_o)
  );
  ifu u_ifu ( // @[src/main/scala/coreGen/core/Coretop.scala 131:35]
    .clock(u_ifu_clock),
    .reset(u_ifu_reset),
    .special_req_all_i(u_ifu_special_req_all_i),
    .boot_addr_i(u_ifu_boot_addr_i),
    .req_i(u_ifu_req_i),
    .instr_req_o(u_ifu_instr_req_o),
    .instr_addr_o(u_ifu_instr_addr_o),
    .instr_gnt_i(u_ifu_instr_gnt_i),
    .instr_rvalid_i(u_ifu_instr_rvalid_i),
    .instr_rdata_i(u_ifu_instr_rdata_i),
    .instr_err_i(u_ifu_instr_err_i),
    .instr_valid_id_o(u_ifu_instr_valid_id_o),
    .instr_new_id_o(u_ifu_instr_new_id_o),
    .instr_rdata_id_o(u_ifu_instr_rdata_id_o),
    .instr_rdata_alu_id_o(u_ifu_instr_rdata_alu_id_o),
    .instr_rdata_c_id_o(u_ifu_instr_rdata_c_id_o),
    .instr_is_compressed_id_o(u_ifu_instr_is_compressed_id_o),
    .instr_bp_taken_o(u_ifu_instr_bp_taken_o),
    .instr_fetch_err_o(u_ifu_instr_fetch_err_o),
    .instr_fetch_err_plus2_o(u_ifu_instr_fetch_err_plus2_o),
    .illegal_c_insn_id_o(u_ifu_illegal_c_insn_id_o),
    .pc_if_o(u_ifu_pc_if_o),
    .pc_id_o(u_ifu_pc_id_o),
    .disable_branch_i(u_ifu_disable_branch_i),
    .instr_valid_clear_i(u_ifu_instr_valid_clear_i),
    .pc_set_i(u_ifu_pc_set_i),
    .pc_set_spec_i(u_ifu_pc_set_spec_i),
    .pc_mux_i(u_ifu_pc_mux_i),
    .nt_branch_mispredict_i(u_ifu_nt_branch_mispredict_i),
    .exc_pc_mux_i(u_ifu_exc_pc_mux_i),
    .exc_cause(u_ifu_exc_cause),
    .branch_target_ex_i(u_ifu_branch_target_ex_i),
    .csr_mepc_i(u_ifu_csr_mepc_i),
    .csr_depc_i(u_ifu_csr_depc_i),
    .csr_mtvec_i(u_ifu_csr_mtvec_i),
    .id_in_ready_i(u_ifu_id_in_ready_i),
    .fetch_valid_o(u_ifu_fetch_valid_o),
    .if_busy_o(u_ifu_if_busy_o),
    .csr_mpvec_base(u_ifu_csr_mpvec_base),
    .plic_id(u_ifu_plic_id)
  );
  idu u_idu ( // @[src/main/scala/coreGen/core/Coretop.scala 132:23]
    .rvv_valid_o(u_idu_rvv_valid_o),
    .rvv_ready_i(u_idu_rvv_ready_i),
    .rvv_instr_o(u_idu_rvv_instr_o),
    .rvv_multi_instr_i(u_idu_rvv_multi_instr_i),
    .rvv_rs1_data_o(u_idu_rvv_rs1_data_o),
    .rvv_rs2_data_o(u_idu_rvv_rs2_data_o),
    .rvv_rd_data_i(u_idu_rvv_rd_data_i),
    .load_amo_i(u_idu_load_amo_i),
    .amo_bvalid_i(u_idu_amo_bvalid_i),
    .atop_o(u_idu_atop_o),
    .prepost_useincr_o(u_idu_prepost_useincr_o),
    .amo_data_rvalid_o(u_idu_amo_data_rvalid_o),
    .instr_new_o(u_idu_instr_new_o),
    .clk_i(u_idu_clk_i),
    .rst_ni(u_idu_rst_ni),
    .special_req_all_o(u_idu_special_req_all_o),
    .ctrl_busy_o(u_idu_ctrl_busy_o),
    .illegal_insn_o(u_idu_illegal_insn_o),
    .instr_valid_i(u_idu_instr_valid_i),
    .instr_rdata_i(u_idu_instr_rdata_i),
    .instr_rdata_alu_i(u_idu_instr_rdata_alu_i),
    .instr_rdata_c_i(u_idu_instr_rdata_c_i),
    .instr_is_compressed_i(u_idu_instr_is_compressed_i),
    .instr_bp_taken_i(u_idu_instr_bp_taken_i),
    .instr_req_o(u_idu_instr_req_o),
    .instr_first_cycle_id_o(u_idu_instr_first_cycle_id_o),
    .instr_valid_clear_o(u_idu_instr_valid_clear_o),
    .id_in_ready_o(u_idu_id_in_ready_o),
    .branch_decision_i(u_idu_branch_decision_i),
    .pc_set_o(u_idu_pc_set_o),
    .pc_set_spec_o(u_idu_pc_set_spec_o),
    .pc_mux_o(u_idu_pc_mux_o),
    .nt_branch_mispredict_o(u_idu_nt_branch_mispredict_o),
    .exc_pc_mux_o(u_idu_exc_pc_mux_o),
    .exc_cause_o(u_idu_exc_cause_o),
    .illegal_c_insn_i(u_idu_illegal_c_insn_i),
    .instr_fetch_err_i(u_idu_instr_fetch_err_i),
    .instr_fetch_err_plus2_i(u_idu_instr_fetch_err_plus2_i),
    .pc_id_i(u_idu_pc_id_i),
    .ex_valid_i(u_idu_ex_valid_i),
    .lsu_resp_valid_i(u_idu_lsu_resp_valid_i),
    .alu_operator_ex_o(u_idu_alu_operator_ex_o),
    .alu_operand_a_ex_o(u_idu_alu_operand_a_ex_o),
    .alu_operand_b_ex_o(u_idu_alu_operand_b_ex_o),
    .bt_a_operand_o(u_idu_bt_a_operand_o),
    .bt_b_operand_o(u_idu_bt_b_operand_o),
    .mult_en_ex_o(u_idu_mult_en_ex_o),
    .div_en_ex_o(u_idu_div_en_ex_o),
    .mult_sel_ex_o(u_idu_mult_sel_ex_o),
    .div_sel_ex_o(u_idu_div_sel_ex_o),
    .multdiv_operator_ex_o(u_idu_multdiv_operator_ex_o),
    .multdiv_signed_mode_ex_o(u_idu_multdiv_signed_mode_ex_o),
    .multdiv_operand_a_ex_o(u_idu_multdiv_operand_a_ex_o),
    .multdiv_operand_b_ex_o(u_idu_multdiv_operand_b_ex_o),
    .multdiv_ready_id_o(u_idu_multdiv_ready_id_o),
    .csr_access_o(u_idu_csr_access_o),
    .csr_op_o(u_idu_csr_op_o),
    .csr_op_en_o(u_idu_csr_op_en_o),
    .csr_save_if_o(u_idu_csr_save_if_o),
    .csr_save_id_o(u_idu_csr_save_id_o),
    .csr_save_wb_o(u_idu_csr_save_wb_o),
    .csr_restore_mret_id_o(u_idu_csr_restore_mret_id_o),
    .csr_restore_dret_id_o(u_idu_csr_restore_dret_id_o),
    .csr_save_cause_o(u_idu_csr_save_cause_o),
    .csr_mtval_o(u_idu_csr_mtval_o),
    .priv_mode_i(u_idu_priv_mode_i),
    .csr_mstatus_tw_i(u_idu_csr_mstatus_tw_i),
    .illegal_csr_insn_i(u_idu_illegal_csr_insn_i),
    .lsu_req_o(u_idu_lsu_req_o),
    .lsu_we_o(u_idu_lsu_we_o),
    .lsu_type_o(u_idu_lsu_type_o),
    .lsu_sign_ext_o(u_idu_lsu_sign_ext_o),
    .lsu_wdata_o(u_idu_lsu_wdata_o),
    .lsu_req_done_i(u_idu_lsu_req_done_i),
    .lsu_addr_incr_req_i(u_idu_lsu_addr_incr_req_i),
    .lsu_addr_last_i(u_idu_lsu_addr_last_i),
    .misalign_first_mask_i(u_idu_misalign_first_mask_i),
    .csr_mstatus_mie_i(u_idu_csr_mstatus_mie_i),
    .irq_pending_i(u_idu_irq_pending_i),
    .irqs_i_timer(u_idu_irqs_i_timer),
    .irqs_i_software(u_idu_irqs_i_software),
    .irqs_i_external(u_idu_irqs_i_external),
    .irqs_i_nmi(u_idu_irqs_i_nmi),
    .irqs_i_fast(u_idu_irqs_i_fast),
    .irq_fast_id(u_idu_irq_fast_id),
    .nmi_mode_o(u_idu_nmi_mode_o),
    .lsu_load_err_i(u_idu_lsu_load_err_i),
    .lsu_store_err_i(u_idu_lsu_store_err_i),
    .debug_mode_o(u_idu_debug_mode_o),
    .debug_cause_o(u_idu_debug_cause_o),
    .debug_csr_save_o(u_idu_debug_csr_save_o),
    .debug_req_i(u_idu_debug_req_i),
    .debug_single_step_i(u_idu_debug_single_step_i),
    .debug_ebreakm_i(u_idu_debug_ebreakm_i),
    .debug_ebreaku_i(u_idu_debug_ebreaku_i),
    .trigger_match_i(u_idu_trigger_match_i),
    .result_ex_i(u_idu_result_ex_i),
    .csr_rdata_i(u_idu_csr_rdata_i),
    .rf_raddr_a_o(u_idu_rf_raddr_a_o),
    .rf_rdata_a_i(u_idu_rf_rdata_a_i),
    .rf_raddr_b_o(u_idu_rf_raddr_b_o),
    .rf_rdata_b_i(u_idu_rf_rdata_b_i),
    .rf_waddr_id_o(u_idu_rf_waddr_id_o),
    .rf_wdata_id_o(u_idu_rf_wdata_id_o),
    .rf_we_id_o(u_idu_rf_we_id_o),
    .rf_waddr_wb_i(u_idu_rf_waddr_wb_i),
    .rf_wdata_fwd_wb_i(u_idu_rf_wdata_fwd_wb_i),
    .rf_write_wb_i(u_idu_rf_write_wb_i),
    .en_wb_o(u_idu_en_wb_o),
    .instr_type_wb_o(u_idu_instr_type_wb_o),
    .instr_perf_count_id_o(u_idu_instr_perf_count_id_o),
    .ready_wb_i(u_idu_ready_wb_i),
    .outstanding_load_wb_i(u_idu_outstanding_load_wb_i),
    .outstanding_store_wb_i(u_idu_outstanding_store_wb_i),
    .disable_branch_o(u_idu_disable_branch_o),
    .csr_mpvec_mode(u_idu_csr_mpvec_mode),
    .plicClr_clr(u_idu_plicClr_clr),
    .fetch_valid_if_i(u_idu_fetch_valid_if_i)
  );
  exu u_exu ( // @[src/main/scala/coreGen/core/Coretop.scala 158:23]
    .clock(u_exu_clock),
    .reset(u_exu_reset),
    .io_useincr_addr_ex_i(u_exu_io_useincr_addr_ex_i),
    .io_instr_new_i(u_exu_io_instr_new_i),
    .io_alu_operator_i(u_exu_io_alu_operator_i),
    .io_alu_operand_a_i(u_exu_io_alu_operand_a_i),
    .io_alu_operand_b_i(u_exu_io_alu_operand_b_i),
    .io_alu_instr_first_cycle_i(u_exu_io_alu_instr_first_cycle_i),
    .io_bt_a_operand_i(u_exu_io_bt_a_operand_i),
    .io_bt_b_operand_i(u_exu_io_bt_b_operand_i),
    .io_multdiv_operator_i(u_exu_io_multdiv_operator_i),
    .io_mult_en_i(u_exu_io_mult_en_i),
    .io_div_en_i(u_exu_io_div_en_i),
    .io_mult_sel_i(u_exu_io_mult_sel_i),
    .io_div_sel_i(u_exu_io_div_sel_i),
    .io_multdiv_signed_mode_i(u_exu_io_multdiv_signed_mode_i),
    .io_multdiv_operand_a_i(u_exu_io_multdiv_operand_a_i),
    .io_multdiv_operand_b_i(u_exu_io_multdiv_operand_b_i),
    .io_multdiv_ready_id_i(u_exu_io_multdiv_ready_id_i),
    .io_alu_adder_result_ex_o(u_exu_io_alu_adder_result_ex_o),
    .io_result_ex_o(u_exu_io_result_ex_o),
    .io_branch_target_o(u_exu_io_branch_target_o),
    .io_branch_decision_o(u_exu_io_branch_decision_o),
    .io_ex_valid_o(u_exu_io_ex_valid_o)
  );
  lsu u_lsu ( // @[src/main/scala/coreGen/core/Coretop.scala 159:23]
    .clk_i(u_lsu_clk_i),
    .rst_ni(u_lsu_rst_ni),
    .data_req_o(u_lsu_data_req_o),
    .data_gnt_i(u_lsu_data_gnt_i),
    .data_rvalid_i(u_lsu_data_rvalid_i),
    .data_err_i(u_lsu_data_err_i),
    .data_addr_o(u_lsu_data_addr_o),
    .data_we_o(u_lsu_data_we_o),
    .data_be_o(u_lsu_data_be_o),
    .data_wdata_o(u_lsu_data_wdata_o),
    .data_rdata_i(u_lsu_data_rdata_i),
    .lsu_we_i(u_lsu_lsu_we_i),
    .lsu_type_i(u_lsu_lsu_type_i),
    .lsu_wdata_i(u_lsu_lsu_wdata_i),
    .lsu_sign_ext_i(u_lsu_lsu_sign_ext_i),
    .lsu_rdata_o(u_lsu_lsu_rdata_o),
    .lsu_rdata_valid_o(u_lsu_lsu_rdata_valid_o),
    .lsu_req_i(u_lsu_lsu_req_i),
    .adder_result_ex_i(u_lsu_adder_result_ex_i),
    .addr_incr_req_o(u_lsu_addr_incr_req_o),
    .addr_last_o(u_lsu_addr_last_o),
    .lsu_req_done_o(u_lsu_lsu_req_done_o),
    .lsu_resp_valid_o(u_lsu_lsu_resp_valid_o),
    .ready_wb_i(u_lsu_ready_wb_i),
    .misalign_first_mask_o(u_lsu_misalign_first_mask_o),
    .load_err_o(u_lsu_load_err_o),
    .store_err_o(u_lsu_store_err_o),
    .busy_o(u_lsu_busy_o)
  );
  wb u_wb ( // @[src/main/scala/coreGen/core/Coretop.scala 160:22]
    .clock(u_wb_clock),
    .reset(u_wb_reset),
    .io_en_wb_i(u_wb_io_en_wb_i),
    .io_instr_type_wb_i(u_wb_io_instr_type_wb_i),
    .io_pc_id_i(u_wb_io_pc_id_i),
    .io_instr_perf_count_id_i(u_wb_io_instr_perf_count_id_i),
    .io_ready_wb_o(u_wb_io_ready_wb_o),
    .io_misalign_first_mask_i(u_wb_io_misalign_first_mask_i),
    .io_illegal_insn_i(u_wb_io_illegal_insn_i),
    .io_rf_write_wb_o(u_wb_io_rf_write_wb_o),
    .io_outstanding_load_wb_o(u_wb_io_outstanding_load_wb_o),
    .io_outstanding_store_wb_o(u_wb_io_outstanding_store_wb_o),
    .io_pc_wb_o(u_wb_io_pc_wb_o),
    .io_perf_instr_ret_wb_o(u_wb_io_perf_instr_ret_wb_o),
    .io_rf_waddr_id_i(u_wb_io_rf_waddr_id_i),
    .io_rf_wdata_id_i(u_wb_io_rf_wdata_id_i),
    .io_rf_we_id_i(u_wb_io_rf_we_id_i),
    .io_rf_wdata_lsu_i(u_wb_io_rf_wdata_lsu_i),
    .io_rf_we_lsu_i(u_wb_io_rf_we_lsu_i),
    .io_rf_wdata_fwd_wb_o(u_wb_io_rf_wdata_fwd_wb_o),
    .io_rf_waddr_wb_o(u_wb_io_rf_waddr_wb_o),
    .io_rf_wdata_wb_o(u_wb_io_rf_wdata_wb_o),
    .io_rf_we_wb_o(u_wb_io_rf_we_wb_o),
    .io_lsu_resp_valid_i(u_wb_io_lsu_resp_valid_i),
    .io_lsu_resp_err_i(u_wb_io_lsu_resp_err_i),
    .io_instr_done_wb_o(u_wb_io_instr_done_wb_o)
  );
  csr u_csr ( // @[src/main/scala/coreGen/core/Coretop.scala 161:23]
    .clock(u_csr_clock),
    .reset(u_csr_reset),
    .priv_mode_id_o(u_csr_priv_mode_id_o),
    .priv_mode_if_o(u_csr_priv_mode_if_o),
    .priv_mode_lsu_o(u_csr_priv_mode_lsu_o),
    .csr_mstatus_tw_o(u_csr_csr_mstatus_tw_o),
    .csr_mtvec_o(u_csr_csr_mtvec_o),
    .csr_access_i(u_csr_csr_access_i),
    .csr_addr_i(u_csr_csr_addr_i),
    .csr_wdata_i(u_csr_csr_wdata_i),
    .csr_op_i(u_csr_csr_op_i),
    .csr_op_en_i(u_csr_csr_op_en_i),
    .csr_rdata_o(u_csr_csr_rdata_o),
    .irqs_i_timer(u_csr_irqs_i_timer),
    .irqs_i_software(u_csr_irqs_i_software),
    .irqs_i_external(u_csr_irqs_i_external),
    .irqs_i_nmi(u_csr_irqs_i_nmi),
    .irqs_i_fast(u_csr_irqs_i_fast),
    .nmi_mode_i(u_csr_nmi_mode_i),
    .irq_pending_o(u_csr_irq_pending_o),
    .irqs_o_timer(u_csr_irqs_o_timer),
    .irqs_o_software(u_csr_irqs_o_software),
    .irqs_o_external(u_csr_irqs_o_external),
    .irqs_o_nmi(u_csr_irqs_o_nmi),
    .irqs_o_fast(u_csr_irqs_o_fast),
    .csr_mstatus_mie_o(u_csr_csr_mstatus_mie_o),
    .csr_mepc_o(u_csr_csr_mepc_o),
    .tcm_ecc_naddr_nec_sec_itcm_naddr(u_csr_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .tcm_ecc_naddr_nec_sec_itcm_nec(u_csr_tcm_ecc_naddr_nec_sec_itcm_nec),
    .tcm_ecc_naddr_nec_sec_itcm_sec(u_csr_tcm_ecc_naddr_nec_sec_itcm_sec),
    .tcm_ecc_naddr_nec_sec_dtcm_naddr(u_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .tcm_ecc_naddr_nec_sec_dtcm_nec(u_csr_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .tcm_ecc_naddr_nec_sec_dtcm_sec(u_csr_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .tcm_ecc_sdata_itcm(u_csr_tcm_ecc_sdata_itcm),
    .tcm_ecc_sdata_dtcm(u_csr_tcm_ecc_sdata_dtcm),
    .csr_tcm_ecc_naddr_nec_sec_itcm_naddr(u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .csr_tcm_ecc_naddr_nec_sec_itcm_nec(u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_nec),
    .csr_tcm_ecc_naddr_nec_sec_itcm_sec(u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_sec),
    .csr_tcm_ecc_naddr_nec_sec_dtcm_naddr(u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .csr_tcm_ecc_naddr_nec_sec_dtcm_nec(u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .csr_tcm_ecc_naddr_nec_sec_dtcm_sec(u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .debug_mode_i(u_csr_debug_mode_i),
    .debug_cause_i(u_csr_debug_cause_i),
    .debug_csr_save_i(u_csr_debug_csr_save_i),
    .csr_depc_o(u_csr_csr_depc_o),
    .debug_single_step_o(u_csr_debug_single_step_o),
    .debug_ebreakm_o(u_csr_debug_ebreakm_o),
    .debug_ebreaku_o(u_csr_debug_ebreaku_o),
    .trigger_match_o(u_csr_trigger_match_o),
    .pc_if_i(u_csr_pc_if_i),
    .pc_id_i(u_csr_pc_id_i),
    .pc_wb_i(u_csr_pc_wb_i),
    .csr_save_if_i(u_csr_csr_save_if_i),
    .csr_save_id_i(u_csr_csr_save_id_i),
    .csr_save_wb_i(u_csr_csr_save_wb_i),
    .csr_restore_mret_i(u_csr_csr_restore_mret_i),
    .csr_restore_dret_i(u_csr_csr_restore_dret_i),
    .csr_save_cause_i(u_csr_csr_save_cause_i),
    .csr_mcause_i(u_csr_csr_mcause_i),
    .csr_mtval_i(u_csr_csr_mtval_i),
    .illegal_csr_insn_o(u_csr_illegal_csr_insn_o),
    .instr_ret_i(u_csr_instr_ret_i),
    .csr_mcause_o(u_csr_csr_mcause_o),
    .csr_mcycle_o(u_csr_csr_mcycle_o),
    .csr_mpvec_base(u_csr_csr_mpvec_base),
    .csr_mpvec_mode(u_csr_csr_mpvec_mode),
    .rvv_valid_i(u_csr_rvv_valid_i),
    .vstart_o(u_csr_vstart_o),
    .vxsat_o(u_csr_vxsat_o),
    .vxrm_o(u_csr_vxrm_o),
    .vcsr_o(u_csr_vcsr_o),
    .vl_i(u_csr_vl_i),
    .vtype_i(u_csr_vtype_i)
  );
  RegisterfileFF register_file_i ( // @[src/main/scala/coreGen/core/Registerfile.scala 162:15]
    .clock(register_file_i_clock),
    .reset(register_file_i_reset),
    .io_intRegfile_raddr_0(register_file_i_io_intRegfile_raddr_0),
    .io_intRegfile_raddr_1(register_file_i_io_intRegfile_raddr_1),
    .io_intRegfile_rdata_0(register_file_i_io_intRegfile_rdata_0),
    .io_intRegfile_rdata_1(register_file_i_io_intRegfile_rdata_1),
    .io_intRegfile_waddr(register_file_i_io_intRegfile_waddr),
    .io_intRegfile_wdata(register_file_i_io_intRegfile_wdata),
    .io_intRegfile_we(register_file_i_io_intRegfile_we)
  );
  rvv_vpu vpu ( // @[src/main/scala/coreGen/core/Coretop.scala 1909:25]
    .clk_i(vpu_clk_i),
    .rst_ni(vpu_rst_ni),
    .rvv_valid_i(vpu_rvv_valid_i),
    .rvv_ready_o(vpu_rvv_ready_o),
    .rvv_instr_i(vpu_rvv_instr_i),
    .rvv_multi_instr_o(vpu_rvv_multi_instr_o),
    .rvv_rs1_data_i(vpu_rvv_rs1_data_i),
    .rvv_rs2_data_i(vpu_rvv_rs2_data_i),
    .rvv_rd_data_o(vpu_rvv_rd_data_o),
    .rvv_vl_o(vpu_rvv_vl_o),
    .rvv_vtype_o(vpu_rvv_vtype_o),
    .lsu_we_o(vpu_lsu_we_o),
    .lsu_type_o(vpu_lsu_type_o),
    .lsu_wdata_o(vpu_lsu_wdata_o),
    .lsu_rdata_i(vpu_lsu_rdata_i),
    .lsu_rdata_valid_i(vpu_lsu_rdata_valid_i),
    .lsu_req_o(vpu_lsu_req_o),
    .adder_result_ex_o(vpu_adder_result_ex_o),
    .lsu_req_done_i(vpu_lsu_req_done_i),
    .lsu_resp_valid_i(vpu_lsu_resp_valid_i)
  );
  assign io_atop_o = u_idu_atop_o; // @[src/main/scala/coreGen/core/Coretop.scala 655:36]
  assign io_instr_req_valid = u_ifu_instr_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 304:29 577:35]
  assign io_instr_req_bits_addr = u_ifu_instr_addr_o; // @[src/main/scala/coreGen/core/Coretop.scala 578:35]
  assign io_data_req_valid = u_lsu_data_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 305:28 994:33]
  assign io_data_req_bits_addr = u_lsu_data_addr_o; // @[src/main/scala/coreGen/core/Coretop.scala 1000:37]
  assign io_data_req_bits_we = u_lsu_data_we_o; // @[src/main/scala/coreGen/core/Coretop.scala 1001:37]
  assign io_data_req_bits_be = u_lsu_data_be_o; // @[src/main/scala/coreGen/core/Coretop.scala 1002:37]
  assign io_data_req_bits_wdata = u_lsu_data_wdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 1003:37]
  assign io_plicClr_clr = u_idu_plicClr_clr; // @[src/main/scala/coreGen/core/Coretop.scala 791:36]
  assign io_plicClr_en = u_csr_csr_mpvec_mode; // @[src/main/scala/coreGen/core/Coretop.scala 1516:34 326:34]
  assign io_debug_ind_o = u_idu_debug_mode_o; // @[src/main/scala/coreGen/core/Coretop.scala 329:26 815:33]
  assign io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr = u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 1544:34]
  assign io_csr_tcm_ecc_naddr_nec_sec_itcm_nec = u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 1544:34]
  assign io_csr_tcm_ecc_naddr_nec_sec_itcm_sec = u_csr_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 1544:34]
  assign io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr = u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 1544:34]
  assign io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec = u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 1544:34]
  assign io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec = u_csr_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 1544:34]
  assign io_core_sleep_o = core_sleep_q; // @[src/main/scala/coreGen/core/Coretop.scala 561:21]
  assign io_instr_priv_mode_o = priv_mode_if == 2'h3; // @[src/main/scala/coreGen/core/Coretop.scala 322:42]
  assign io_data_priv_mode_o = priv_mode_lsu == 2'h3; // @[src/main/scala/coreGen/core/Coretop.scala 323:42]
  assign io_moniter_inst = u_ifu_instr_rdata_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 612:35]
  assign io_moniter_pc = u_ifu_pc_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 613:35]
  assign io_moniter_mcause = u_csr_csr_mcause_o; // @[src/main/scala/coreGen/core/Coretop.scala 614:35]
  assign io_moniter_mcycle = u_csr_csr_mcycle_o; // @[src/main/scala/coreGen/core/Coretop.scala 615:35]
  assign io_moniter_mepc = u_csr_csr_mepc_o; // @[src/main/scala/coreGen/core/Coretop.scala 616:35]
  assign core_clock_gate_i_clk_i = clock; // @[src/main/scala/coreGen/core/Coretop.scala 564:32]
  assign core_clock_gate_i_en_i = fetch_enable_q & (core_busy_q | io_debug_req_i | irq_pending); // @[src/main/scala/coreGen/core/Coretop.scala 558:32]
  assign core_clock_gate_i_test_en_i = io_test_en_i; // @[src/main/scala/coreGen/core/Coretop.scala 566:36]
  assign u_ifu_clock = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign u_ifu_reset = reset;
  assign u_ifu_special_req_all_i = u_idu_special_req_all_o; // @[src/main/scala/coreGen/core/Coretop.scala 504:33 677:41]
  assign u_ifu_boot_addr_i = io_boot_addr_i; // @[src/main/scala/coreGen/core/Coretop.scala 573:35]
  assign u_ifu_req_i = u_idu_instr_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 278:29 729:41]
  assign u_ifu_instr_gnt_i = io_instr_req_ready; // @[src/main/scala/coreGen/core/Coretop.scala 579:35]
  assign u_ifu_instr_rvalid_i = io_instr_resp_valid; // @[src/main/scala/coreGen/core/Coretop.scala 580:35]
  assign u_ifu_instr_rdata_i = io_instr_resp_bits_rdata; // @[src/main/scala/coreGen/core/Coretop.scala 581:35]
  assign u_ifu_instr_err_i = io_instr_resp_bits_err; // @[src/main/scala/coreGen/core/Coretop.scala 582:35]
  assign u_ifu_disable_branch_i = u_idu_disable_branch_o; // @[src/main/scala/coreGen/core/Coretop.scala 503:33 859:33]
  assign u_ifu_instr_valid_clear_i = u_idu_instr_valid_clear_o; // @[src/main/scala/coreGen/core/Coretop.scala 195:33 727:41]
  assign u_ifu_pc_set_i = u_idu_pc_set_o; // @[src/main/scala/coreGen/core/Coretop.scala 196:33 730:41]
  assign u_ifu_pc_set_spec_i = u_idu_pc_set_spec_o; // @[src/main/scala/coreGen/core/Coretop.scala 197:33 731:41]
  assign u_ifu_pc_mux_i = u_idu_pc_mux_o; // @[src/main/scala/coreGen/core/Coretop.scala 199:33 732:41]
  assign u_ifu_nt_branch_mispredict_i = u_idu_nt_branch_mispredict_o; // @[src/main/scala/coreGen/core/Coretop.scala 198:35 733:41]
  assign u_ifu_exc_pc_mux_i = u_idu_exc_pc_mux_o; // @[src/main/scala/coreGen/core/Coretop.scala 200:33 734:41]
  assign u_ifu_exc_cause = u_idu_exc_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 201:{37,37}]
  assign u_ifu_branch_target_ex_i = u_exu_io_branch_target_o; // @[src/main/scala/coreGen/core/Coretop.scala 209:33 914:44]
  assign u_ifu_csr_mepc_i = u_csr_csr_mepc_o; // @[src/main/scala/coreGen/core/Coretop.scala 296:24 1533:34]
  assign u_ifu_csr_depc_i = u_csr_csr_depc_o; // @[src/main/scala/coreGen/core/Coretop.scala 297:24 1552:34]
  assign u_ifu_csr_mtvec_i = u_csr_csr_mtvec_o; // @[src/main/scala/coreGen/core/Coretop.scala 314:25 1498:34]
  assign u_ifu_id_in_ready_i = u_idu_id_in_ready_o; // @[src/main/scala/coreGen/core/Coretop.scala 271:27 728:41]
  assign u_ifu_csr_mpvec_base = u_csr_csr_mpvec_base; // @[src/main/scala/coreGen/core/Coretop.scala 325:29 1515:34]
  assign u_ifu_plic_id = io_plicId_id; // @[src/main/scala/coreGen/core/Coretop.scala 620:35]
  assign u_idu_rvv_ready_i = vpu_rvv_ready_o; // @[src/main/scala/coreGen/core/Coretop.scala 1913:25 389:35]
  assign u_idu_rvv_multi_instr_i = vpu_rvv_multi_instr_o; // @[src/main/scala/coreGen/core/Coretop.scala 1915:31 391:35]
  assign u_idu_rvv_rd_data_i = vpu_rvv_rd_data_o; // @[src/main/scala/coreGen/core/Coretop.scala 1922:27 398:35]
  assign u_idu_load_amo_i = io_load_amo_i; // @[src/main/scala/coreGen/core/Coretop.scala 656:36]
  assign u_idu_amo_bvalid_i = io_amo_bvalid_i; // @[src/main/scala/coreGen/core/Coretop.scala 657:36]
  assign u_idu_clk_i = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign u_idu_rst_ni = reset; // @[src/main/scala/coreGen/core/Coretop.scala 653:36]
  assign u_idu_instr_valid_i = u_ifu_instr_valid_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 168:33 585:35]
  assign u_idu_instr_rdata_i = u_ifu_instr_rdata_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 171:33 587:35]
  assign u_idu_instr_rdata_alu_i = u_ifu_instr_rdata_alu_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 172:33 588:35]
  assign u_idu_instr_rdata_c_i = u_ifu_instr_rdata_c_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 176:33 589:35]
  assign u_idu_instr_is_compressed_i = u_ifu_instr_is_compressed_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 177:38 590:35]
  assign u_idu_instr_bp_taken_i = u_ifu_instr_bp_taken_o; // @[src/main/scala/coreGen/core/Coretop.scala 179:33 591:35]
  assign u_idu_branch_decision_i = u_exu_io_branch_decision_o; // @[src/main/scala/coreGen/core/Coretop.scala 210:33 915:44]
  assign u_idu_illegal_c_insn_i = u_ifu_illegal_c_insn_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 182:33 594:35]
  assign u_idu_instr_fetch_err_i = u_ifu_instr_fetch_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 180:33 592:35]
  assign u_idu_instr_fetch_err_plus2_i = u_ifu_instr_fetch_err_plus2_o; // @[src/main/scala/coreGen/core/Coretop.scala 181:37 593:35]
  assign u_idu_pc_id_i = u_ifu_pc_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 184:33 596:35]
  assign u_idu_ex_valid_i = u_exu_io_ex_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 272:24 917:44]
  assign u_idu_lsu_resp_valid_i = u_lsu_lsu_resp_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 274:30 1025:37]
  assign u_idu_priv_mode_i = u_csr_priv_mode_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 318:28 1494:34]
  assign u_idu_csr_mstatus_tw_i = u_csr_csr_mstatus_tw_o; // @[src/main/scala/coreGen/core/Coretop.scala 317:30 1532:34]
  assign u_idu_illegal_csr_insn_i = u_csr_illegal_csr_insn_o; // @[src/main/scala/coreGen/core/Coretop.scala 1573:34 260:35]
  assign u_idu_lsu_req_done_i = u_lsu_lsu_req_done_o; // @[src/main/scala/coreGen/core/Coretop.scala 268:28 1024:37]
  assign u_idu_lsu_addr_incr_req_i = u_lsu_addr_incr_req_o; // @[src/main/scala/coreGen/core/Coretop.scala 206:33 1029:37]
  assign u_idu_lsu_addr_last_i = u_lsu_addr_last_o; // @[src/main/scala/coreGen/core/Coretop.scala 207:33 1030:36]
  assign u_idu_misalign_first_mask_i = u_lsu_misalign_first_mask_o; // @[src/main/scala/coreGen/core/Coretop.scala 284:35 1033:37]
  assign u_idu_csr_mstatus_mie_i = u_csr_csr_mstatus_mie_o; // @[src/main/scala/coreGen/core/Coretop.scala 295:31 1531:34]
  assign u_idu_irq_pending_i = u_csr_irq_pending_o; // @[src/main/scala/coreGen/core/Coretop.scala 291:27 1528:34]
  assign u_idu_irqs_i_timer = u_csr_irqs_o_timer; // @[src/main/scala/coreGen/core/Coretop.scala 293:20 1529:34]
  assign u_idu_irqs_i_software = u_csr_irqs_o_software; // @[src/main/scala/coreGen/core/Coretop.scala 293:20 1529:34]
  assign u_idu_irqs_i_external = u_csr_irqs_o_external; // @[src/main/scala/coreGen/core/Coretop.scala 293:20 1529:34]
  assign u_idu_irqs_i_nmi = u_csr_irqs_o_nmi; // @[src/main/scala/coreGen/core/Coretop.scala 293:20 1529:34]
  assign u_idu_irqs_i_fast = u_csr_irqs_o_fast; // @[src/main/scala/coreGen/core/Coretop.scala 293:20 1529:34]
  assign u_idu_irq_fast_id = irq_fast_id_q; // @[src/main/scala/coreGen/core/Coretop.scala 811:33]
  assign u_idu_lsu_load_err_i = u_lsu_load_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 203:33 1036:37]
  assign u_idu_lsu_store_err_i = u_lsu_store_err_o; // @[src/main/scala/coreGen/core/Coretop.scala 204:33 1037:37]
  assign u_idu_debug_req_i = io_debug_req_i; // @[src/main/scala/coreGen/core/Coretop.scala 818:33]
  assign u_idu_debug_single_step_i = u_csr_debug_single_step_o; // @[src/main/scala/coreGen/core/Coretop.scala 339:33 1556:34]
  assign u_idu_debug_ebreakm_i = u_csr_debug_ebreakm_o; // @[src/main/scala/coreGen/core/Coretop.scala 340:29 1557:34]
  assign u_idu_debug_ebreaku_i = u_csr_debug_ebreaku_o; // @[src/main/scala/coreGen/core/Coretop.scala 341:29 1558:34]
  assign u_idu_trigger_match_i = u_csr_trigger_match_o; // @[src/main/scala/coreGen/core/Coretop.scala 342:29 1559:34]
  assign u_idu_result_ex_i = u_exu_io_result_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 241:33 912:44]
  assign u_idu_csr_rdata_i = u_csr_csr_rdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 258:25 1507:34]
  assign u_idu_rf_rdata_a_i = register_file_i_io_intRegfile_rdata_0; // @[src/main/scala/coreGen/core/Coretop.scala 1239:28 1439:45]
  assign u_idu_rf_rdata_b_i = register_file_i_io_intRegfile_rdata_1; // @[src/main/scala/coreGen/core/Coretop.scala 1239:28 1439:45]
  assign u_idu_rf_waddr_wb_i = u_wb_io_rf_waddr_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 223:33 1229:43]
  assign u_idu_rf_wdata_fwd_wb_i = u_wb_io_rf_wdata_fwd_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 225:33 1222:43]
  assign u_idu_rf_write_wb_i = u_wb_io_rf_write_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 286:27 1216:43]
  assign u_idu_ready_wb_i = u_wb_io_ready_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 283:24 1214:43]
  assign u_idu_outstanding_load_wb_i = u_wb_io_outstanding_load_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 287:35 1217:43]
  assign u_idu_outstanding_store_wb_i = u_wb_io_outstanding_store_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 288:36 1218:43]
  assign u_idu_csr_mpvec_mode = u_csr_csr_mpvec_mode; // @[src/main/scala/coreGen/core/Coretop.scala 1516:34 326:34]
  assign u_idu_fetch_valid_if_i = u_ifu_fetch_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 174:33 633:35]
  assign u_exu_clock = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign u_exu_reset = reset;
  assign u_exu_io_useincr_addr_ex_i = u_idu_prepost_useincr_o; // @[src/main/scala/coreGen/core/Coretop.scala 375:33 658:36]
  assign u_exu_io_instr_new_i = u_idu_instr_new_o; // @[src/main/scala/coreGen/core/Coretop.scala 494:33 709:38]
  assign u_exu_io_alu_operator_i = u_idu_alu_operator_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 235:33 748:41]
  assign u_exu_io_alu_operand_a_i = u_idu_alu_operand_a_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 236:33 749:41]
  assign u_exu_io_alu_operand_b_i = u_idu_alu_operand_b_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 237:33 750:41]
  assign u_exu_io_alu_instr_first_cycle_i = u_idu_instr_first_cycle_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 194:35 726:41]
  assign u_exu_io_bt_a_operand_i = u_idu_bt_a_operand_o; // @[src/main/scala/coreGen/core/Coretop.scala 238:33 759:41]
  assign u_exu_io_bt_b_operand_i = u_idu_bt_b_operand_o; // @[src/main/scala/coreGen/core/Coretop.scala 239:33 760:41]
  assign u_exu_io_multdiv_operator_i = u_idu_multdiv_operator_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 247:35 766:41]
  assign u_exu_io_mult_en_i = u_idu_mult_en_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 243:33 762:41]
  assign u_exu_io_div_en_i = u_idu_div_en_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 244:25 763:41]
  assign u_exu_io_mult_sel_i = u_idu_mult_sel_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 245:27 764:41]
  assign u_exu_io_div_sel_i = u_idu_div_sel_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 246:26 765:41]
  assign u_exu_io_multdiv_signed_mode_i = u_idu_multdiv_signed_mode_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 248:38 767:41]
  assign u_exu_io_multdiv_operand_a_i = u_idu_multdiv_operand_a_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 249:36 768:41]
  assign u_exu_io_multdiv_operand_b_i = u_idu_multdiv_operand_b_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 250:36 769:41]
  assign u_exu_io_multdiv_ready_id_i = u_idu_multdiv_ready_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 251:32 770:41]
  assign u_lsu_clk_i = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign u_lsu_rst_ni = reset; // @[src/main/scala/coreGen/core/Coretop.scala 986:33]
  assign u_lsu_data_gnt_i = io_data_req_ready; // @[src/main/scala/coreGen/core/Coretop.scala 995:33]
  assign u_lsu_data_rvalid_i = io_data_resp_valid; // @[src/main/scala/coreGen/core/Coretop.scala 996:33]
  assign u_lsu_data_err_i = io_data_resp_bits_err; // @[src/main/scala/coreGen/core/Coretop.scala 1005:37]
  assign u_lsu_data_rdata_i = io_data_resp_bits_rdata; // @[src/main/scala/coreGen/core/Coretop.scala 1006:37]
  assign u_lsu_lsu_we_i = lsu_we | io_amo_data_we_i | rvv_lsu_we; // @[src/main/scala/coreGen/core/Coretop.scala 1013:70]
  assign u_lsu_lsu_type_i = rvv_lsu_req | rvv_valid_o ? rvv_lsu_type : lsu_type; // @[src/main/scala/coreGen/core/Coretop.scala 968:37 971:28 978:28]
  assign u_lsu_lsu_wdata_i = rvv_lsu_req | rvv_valid_o ? rvv_lsu_wdata : lsu_wdata; // @[src/main/scala/coreGen/core/Coretop.scala 968:37 972:28 979:28]
  assign u_lsu_lsu_sign_ext_i = rvv_lsu_req | rvv_valid_o ? 1'h0 : lsu_sign_ext; // @[src/main/scala/coreGen/core/Coretop.scala 968:37 973:28 980:28]
  assign u_lsu_lsu_req_i = rvv_lsu_req | lsu_req; // @[src/main/scala/coreGen/core/Coretop.scala 966:39]
  assign u_lsu_adder_result_ex_i = rvv_lsu_req | rvv_valid_o ? rvv_adder_result_ex : alu_adder_result_ex; // @[src/main/scala/coreGen/core/Coretop.scala 968:37 969:29 976:29]
  assign u_lsu_ready_wb_i = u_wb_io_ready_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 283:24 1214:43]
  assign u_wb_clock = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign u_wb_reset = reset;
  assign u_wb_io_en_wb_i = u_idu_en_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 281:21 843:33]
  assign u_wb_io_instr_type_wb_i = u_idu_instr_type_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 282:29 844:33]
  assign u_wb_io_pc_id_i = u_ifu_pc_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 184:33 596:35]
  assign u_wb_io_instr_perf_count_id_i = u_idu_instr_perf_count_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 178:34 845:33]
  assign u_wb_io_misalign_first_mask_i = u_lsu_misalign_first_mask_o; // @[src/main/scala/coreGen/core/Coretop.scala 284:35 1033:37]
  assign u_wb_io_illegal_insn_i = u_idu_illegal_insn_o; // @[src/main/scala/coreGen/core/Coretop.scala 371:31 712:41]
  assign u_wb_io_rf_waddr_id_i = u_idu_rf_waddr_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 229:33 835:33]
  assign u_wb_io_rf_wdata_id_i = u_idu_rf_wdata_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 230:33 836:33]
  assign u_wb_io_rf_we_id_i = u_idu_rf_we_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 231:33 837:33]
  assign u_wb_io_rf_wdata_lsu_i = u_lsu_lsu_rdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 226:33 1021:36]
  assign u_wb_io_rf_we_lsu_i = u_lsu_lsu_rdata_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 228:33 1022:41]
  assign u_wb_io_lsu_resp_valid_i = u_lsu_lsu_resp_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 274:30 1025:37]
  assign u_wb_io_lsu_resp_err_i = lsu_load_err | lsu_store_err; // @[src/main/scala/coreGen/core/Coretop.scala 933:34]
  assign u_csr_clock = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign u_csr_reset = reset;
  assign u_csr_csr_access_i = u_idu_csr_access_o; // @[src/main/scala/coreGen/core/Coretop.scala 254:26 773:41]
  assign u_csr_csr_addr_i = csr_access ? alu_operand_b_ex[11:0] : 12'h0; // @[src/main/scala/coreGen/core/Coretop.scala 1457:20]
  assign u_csr_csr_wdata_i = u_idu_alu_operand_a_ex_o; // @[src/main/scala/coreGen/core/Coretop.scala 236:33 749:41]
  assign u_csr_csr_op_i = u_idu_csr_op_o; // @[src/main/scala/coreGen/core/Coretop.scala 255:22 774:41]
  assign u_csr_csr_op_en_i = u_idu_csr_op_en_o; // @[src/main/scala/coreGen/core/Coretop.scala 256:25 775:41]
  assign u_csr_irqs_i_timer = io_irq_timer; // @[src/main/scala/coreGen/core/Coretop.scala 1510:34]
  assign u_csr_irqs_i_software = io_irq_software; // @[src/main/scala/coreGen/core/Coretop.scala 1509:34]
  assign u_csr_irqs_i_external = io_irq_external; // @[src/main/scala/coreGen/core/Coretop.scala 1511:34]
  assign u_csr_irqs_i_nmi = irq_nmi_q; // @[src/main/scala/coreGen/core/Coretop.scala 1524:34]
  assign u_csr_irqs_i_fast = irq_fast_q; // @[src/main/scala/coreGen/core/Coretop.scala 1520:34]
  assign u_csr_nmi_mode_i = u_idu_nmi_mode_o; // @[src/main/scala/coreGen/core/Coretop.scala 292:24 812:33]
  assign u_csr_tcm_ecc_naddr_nec_sec_itcm_naddr = io_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 1542:34]
  assign u_csr_tcm_ecc_naddr_nec_sec_itcm_nec = io_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 1542:34]
  assign u_csr_tcm_ecc_naddr_nec_sec_itcm_sec = io_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 1542:34]
  assign u_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr = io_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/Coretop.scala 1542:34]
  assign u_csr_tcm_ecc_naddr_nec_sec_dtcm_nec = io_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/Coretop.scala 1542:34]
  assign u_csr_tcm_ecc_naddr_nec_sec_dtcm_sec = io_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/Coretop.scala 1542:34]
  assign u_csr_tcm_ecc_sdata_itcm = io_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/core/Coretop.scala 1543:34]
  assign u_csr_tcm_ecc_sdata_dtcm = io_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/core/Coretop.scala 1543:34]
  assign u_csr_debug_mode_i = u_idu_debug_mode_o; // @[src/main/scala/coreGen/core/Coretop.scala 329:26 815:33]
  assign u_csr_debug_cause_i = u_idu_debug_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 337:27 816:33]
  assign u_csr_debug_csr_save_i = u_idu_debug_csr_save_o; // @[src/main/scala/coreGen/core/Coretop.scala 338:30 817:33]
  assign u_csr_pc_if_i = u_ifu_pc_if_o; // @[src/main/scala/coreGen/core/Coretop.scala 183:33 595:35]
  assign u_csr_pc_id_i = u_ifu_pc_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 184:33 596:35]
  assign u_csr_pc_wb_i = u_wb_io_pc_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 185:33 1219:43]
  assign u_csr_csr_save_if_i = u_idu_csr_save_if_o; // @[src/main/scala/coreGen/core/Coretop.scala 307:27 776:41]
  assign u_csr_csr_save_id_i = u_idu_csr_save_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 308:27 777:41]
  assign u_csr_csr_save_wb_i = u_idu_csr_save_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 309:27 778:41]
  assign u_csr_csr_restore_mret_i = u_idu_csr_restore_mret_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 310:35 779:41]
  assign u_csr_csr_restore_dret_i = u_idu_csr_restore_dret_id_o; // @[src/main/scala/coreGen/core/Coretop.scala 311:35 780:41]
  assign u_csr_csr_save_cause_i = u_idu_csr_save_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 312:30 782:36]
  assign u_csr_csr_mcause_i = u_idu_exc_cause_o; // @[src/main/scala/coreGen/core/Coretop.scala 201:{37,37}]
  assign u_csr_csr_mtval_i = u_idu_csr_mtval_o; // @[src/main/scala/coreGen/core/Coretop.scala 316:25 783:36]
  assign u_csr_instr_ret_i = u_wb_io_perf_instr_ret_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 360:33 1220:43]
  assign u_csr_rvv_valid_i = u_idu_rvv_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 388:35 661:36]
  assign u_csr_vl_i = vpu_rvv_vl_o; // @[src/main/scala/coreGen/core/Coretop.scala 1928:22 386:35]
  assign u_csr_vtype_i = vpu_rvv_vtype_o; // @[src/main/scala/coreGen/core/Coretop.scala 1929:25 387:35]
  assign register_file_i_clock = clock;
  assign register_file_i_reset = reset;
  assign register_file_i_io_intRegfile_raddr_0 = u_idu_rf_raddr_a_o; // @[src/main/scala/coreGen/core/Coretop.scala 217:33 829:33]
  assign register_file_i_io_intRegfile_raddr_1 = u_idu_rf_raddr_b_o; // @[src/main/scala/coreGen/core/Coretop.scala 219:33 831:33]
  assign register_file_i_io_intRegfile_waddr = amo_data_rvalid ? rf_waddr_id : rf_waddr_wb; // @[src/main/scala/coreGen/core/Coretop.scala 1169:31]
  assign register_file_i_io_intRegfile_wdata = u_wb_io_rf_wdata_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 224:33 1230:43]
  assign register_file_i_io_intRegfile_we = u_wb_io_rf_we_wb_o; // @[src/main/scala/coreGen/core/Coretop.scala 227:33 1231:43]
  assign vpu_clk_i = core_clock_gate_i_clk_o; // @[src/main/scala/coreGen/core/Coretop.scala 509:19 567:9]
  assign vpu_rst_ni = reset; // @[src/main/scala/coreGen/core/Coretop.scala 1911:20]
  assign vpu_rvv_valid_i = u_idu_rvv_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 388:35 661:36]
  assign vpu_rvv_instr_i = u_idu_rvv_instr_o; // @[src/main/scala/coreGen/core/Coretop.scala 390:35 663:36]
  assign vpu_rvv_rs1_data_i = u_idu_rvv_rs1_data_o; // @[src/main/scala/coreGen/core/Coretop.scala 392:35 665:36]
  assign vpu_rvv_rs2_data_i = u_idu_rvv_rs2_data_o; // @[src/main/scala/coreGen/core/Coretop.scala 393:35 666:36]
  assign vpu_lsu_rdata_i = u_lsu_lsu_rdata_o; // @[src/main/scala/coreGen/core/Coretop.scala 226:33 1021:36]
  assign vpu_lsu_rdata_valid_i = u_lsu_lsu_rdata_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 228:33 1022:41]
  assign vpu_lsu_req_done_i = u_lsu_lsu_req_done_o; // @[src/main/scala/coreGen/core/Coretop.scala 268:28 1024:37]
  assign vpu_lsu_resp_valid_i = u_lsu_lsu_resp_valid_o; // @[src/main/scala/coreGen/core/Coretop.scala 274:30 1025:37]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Coretop.scala 511:41]
      core_busy_q <= 1'h0;
    end else begin
      core_busy_q <= ctrl_busy | if_busy | lsu_busy;
    end
  end
  always @(posedge clock or posedge _core_busy_q_T_2) begin
    if (_core_busy_q_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      fetch_enable_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else begin
      fetch_enable_q <= 1'h1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      irq_nmi_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      irq_nmi_q <= io_irq_nmi; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      irq_fast_q <= 16'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      irq_fast_q <= io_irq_fast; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _core_busy_q_T_2) begin
    if (_core_busy_q_T_2) begin // @[src/main/scala/coreGen/core/Coretop.scala 521:34]
      irq_fast_id_q <= 4'h0; // @[src/main/scala/coreGen/core/Coretop.scala 522:27]
    end else if (io_irq_fast[15]) begin // @[src/main/scala/coreGen/core/Coretop.scala 523:40]
      irq_fast_id_q <= 4'hf; // @[src/main/scala/coreGen/core/Coretop.scala 524:27]
    end else if (io_irq_fast[14]) begin // @[src/main/scala/coreGen/core/Coretop.scala 525:40]
      irq_fast_id_q <= 4'he; // @[src/main/scala/coreGen/core/Coretop.scala 526:27]
    end else if (io_irq_fast[13]) begin // @[src/main/scala/coreGen/core/Coretop.scala 527:40]
      irq_fast_id_q <= 4'hd; // @[src/main/scala/coreGen/core/Coretop.scala 528:27]
    end else if (io_irq_fast[12]) begin
      irq_fast_id_q <= 4'hc;
    end else begin
      irq_fast_id_q <= _GEN_11;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/Coretop.scala 560:43]
      core_sleep_q <= 1'h0;
    end else begin
      core_sleep_q <= ~clock_en;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  core_busy_q = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  fetch_enable_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  irq_nmi_q = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  irq_fast_q = _RAND_3[15:0];
  _RAND_4 = {1{`RANDOM}};
  irq_fast_id_q = _RAND_4[3:0];
  _RAND_5 = {1{`RANDOM}};
  core_sleep_q = _RAND_5[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    core_busy_q = 1'h0;
  end
  if (_core_busy_q_T_2) begin
    fetch_enable_q = 1'h0;
  end
  if (~reset) begin
    irq_nmi_q = 1'h0;
  end
  if (~reset) begin
    irq_fast_q = 16'h0;
  end
  if (_core_busy_q_T_2) begin
    irq_fast_id_q = 4'h0;
  end
  if (~reset) begin
    core_sleep_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module amo(
  input         clock,
  input         reset,
  input         io_in_req_i, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  input  [31:0] io_in_addr_i, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  input  [5:0]  io_in_amo_i, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  input  [31:0] io_in_wdata_i, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output [31:0] io_in_rdata_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output        io_load_amo_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  input         io_data_rvalid_i, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output        io_amo_bvalid_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output        io_out_req_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output [31:0] io_out_addr_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output        io_out_wen_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  output [31:0] io_out_wdata_o, // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
  input  [31:0] io_out_rdata_i // @[src/main/scala/coreGen/core/rva/amo.scala 21:14]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
`endif // RANDOMIZE_REG_INIT
  reg [1:0] state_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  reg [4:0] amo_op_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  reg [31:0] addr_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  reg [31:0] amo_operand_b_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  reg [31:0] reserv_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  reg  reserv_valid_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  reg  core_handshake; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  wire  sc_ok = reserv_valid_q & reserv_q == addr_q; // @[src/main/scala/coreGen/core/rva/amo.scala 59:43]
  reg  state_valid_q; // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  wire  _GEN_0 = io_data_rvalid_i ? 1'h0 : core_handshake; // @[src/main/scala/coreGen/core/rva/amo.scala 84:31 85:20 src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
  wire  _amo_data_rvalid_T = ~core_handshake; // @[src/main/scala/coreGen/core/rva/amo.scala 88:25]
  wire  amo_data_rvalid = ~core_handshake & io_data_rvalid_i; // @[src/main/scala/coreGen/core/rva/amo.scala 88:41]
  wire  _T_6 = io_in_amo_i[5] & amo_data_rvalid; // @[src/main/scala/coreGen/core/rva/amo.scala 92:37]
  wire  _GEN_2 = io_in_amo_i[5] & amo_data_rvalid & io_in_amo_i != 6'h22 | state_valid_q; // @[src/main/scala/coreGen/core/rva/amo.scala 69:25 92:97 93:27]
  wire  _T_19 = io_in_req_i & io_in_amo_i != 6'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 109:32]
  wire  _GEN_12 = io_in_req_i & io_in_amo_i == 6'h22 | reserv_valid_q; // @[src/main/scala/coreGen/core/rva/amo.scala 106:67 108:28 80:25]
  wire  _GEN_13 = io_in_req_i & io_in_amo_i == 6'h22 ? 1'h0 : _T_19; // @[src/main/scala/coreGen/core/rva/amo.scala 106:67 78:25]
  wire  _T_23 = amo_op_q != 5'h2 & io_data_rvalid_i; // @[src/main/scala/coreGen/core/rva/amo.scala 116:38]
  wire  _GEN_15 = amo_op_q != 5'h2 & io_data_rvalid_i | io_in_req_i; // @[src/main/scala/coreGen/core/rva/amo.scala 116:58 117:30 71:25]
  wire [31:0] _GEN_16 = amo_op_q != 5'h2 & io_data_rvalid_i ? addr_q : io_in_addr_i; // @[src/main/scala/coreGen/core/rva/amo.scala 116:58 118:31 72:25]
  wire [31:0] _adder_operand_a_T = io_out_rdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 167:38]
  wire [32:0] adder_operand_a = {{1{_adder_operand_a_T[31]}},_adder_operand_a_T}; // @[src/main/scala/coreGen/core/rva/amo.scala 156:48 167:21]
  wire [31:0] _adder_operand_b_T = amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 168:40]
  wire [32:0] adder_operand_b = {{1{_adder_operand_b_T[31]}},_adder_operand_b_T}; // @[src/main/scala/coreGen/core/rva/amo.scala 156:48 168:21]
  wire [32:0] _adder_sum_T_3 = $signed(adder_operand_a) + $signed(adder_operand_b); // @[src/main/scala/coreGen/core/rva/amo.scala 158:54]
  wire [32:0] _adder_sum_T_4 = {1'h0,io_out_rdata_i}; // @[src/main/scala/coreGen/core/rva/amo.scala 196:29]
  wire [32:0] _GEN_69 = {{1'd0}, amo_operand_b_q}; // @[src/main/scala/coreGen/core/rva/amo.scala 196:53]
  wire [32:0] _adder_sum_T_6 = _adder_sum_T_4 - _GEN_69; // @[src/main/scala/coreGen/core/rva/amo.scala 196:53]
  wire [32:0] _GEN_51 = 5'h18 == amo_op_q ? _adder_sum_T_6 : _adder_sum_T_3; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21 202:23]
  wire [32:0] _GEN_53 = 5'h1c == amo_op_q ? _adder_sum_T_6 : _GEN_51; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 196:23]
  wire [32:0] _GEN_56 = 5'h10 == amo_op_q ? _adder_sum_T_3 : _GEN_53; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [32:0] _GEN_58 = 5'h14 == amo_op_q ? _adder_sum_T_3 : _GEN_56; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [32:0] _GEN_60 = 5'h4 == amo_op_q ? _adder_sum_T_3 : _GEN_58; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [32:0] _GEN_62 = 5'h8 == amo_op_q ? _adder_sum_T_3 : _GEN_60; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [32:0] _GEN_64 = 5'hc == amo_op_q ? _adder_sum_T_3 : _GEN_62; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [32:0] _GEN_66 = 5'h0 == amo_op_q ? _adder_sum_T_3 : _GEN_64; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [32:0] _GEN_68 = 5'h1 == amo_op_q | 5'h2 == amo_op_q ? _adder_sum_T_3 : _GEN_66; // @[src/main/scala/coreGen/core/rva/amo.scala 158:15 172:21]
  wire [33:0] adder_sum = {{1'd0}, _GEN_68}; // @[src/main/scala/coreGen/core/rva/amo.scala 155:25]
  wire [31:0] _amo_result_T_1 = io_out_rdata_i & amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 179:41]
  wire [31:0] _amo_result_T_2 = io_out_rdata_i | amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 182:41]
  wire [31:0] _amo_result_T_3 = io_out_rdata_i ^ amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 185:41]
  wire [31:0] _amo_result_T_5 = $signed(adder_operand_a) > $signed(adder_operand_b) ? io_out_rdata_i : amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 188:30]
  wire [31:0] _amo_result_T_7 = $signed(adder_operand_a) < $signed(adder_operand_b) ? io_out_rdata_i : amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 191:30]
  wire [31:0] _amo_result_T_10 = adder_sum[32] ? amo_operand_b_q : io_out_rdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 197:30]
  wire [31:0] _amo_result_T_13 = adder_sum[32] ? io_out_rdata_i : amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 203:30]
  wire [31:0] _GEN_49 = sc_ok ? amo_operand_b_q : io_out_rdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 206:24 207:28 209:28]
  wire [31:0] _GEN_50 = 5'h3 == amo_op_q ? _GEN_49 : amo_operand_b_q; // @[src/main/scala/coreGen/core/rva/amo.scala 170:16 172:21]
  wire [31:0] _GEN_52 = 5'h18 == amo_op_q ? _amo_result_T_13 : _GEN_50; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 203:24]
  wire [31:0] _GEN_54 = 5'h1c == amo_op_q ? _amo_result_T_10 : _GEN_52; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 197:24]
  wire [31:0] _GEN_55 = 5'h10 == amo_op_q ? _amo_result_T_7 : _GEN_54; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 191:24]
  wire [31:0] _GEN_57 = 5'h14 == amo_op_q ? _amo_result_T_5 : _GEN_55; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 188:24]
  wire [31:0] _GEN_59 = 5'h4 == amo_op_q ? _amo_result_T_3 : _GEN_57; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 185:24]
  wire [31:0] _GEN_61 = 5'h8 == amo_op_q ? _amo_result_T_2 : _GEN_59; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 182:24]
  wire [31:0] _GEN_63 = 5'hc == amo_op_q ? _amo_result_T_1 : _GEN_61; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 179:24]
  wire [31:0] _GEN_65 = 5'h0 == amo_op_q ? adder_sum[31:0] : _GEN_63; // @[src/main/scala/coreGen/core/rva/amo.scala 172:21 176:24]
  wire [31:0] amo_result = 5'h1 == amo_op_q | 5'h2 == amo_op_q ? amo_operand_b_q : _GEN_65; // @[src/main/scala/coreGen/core/rva/amo.scala 170:16 172:21]
  wire [31:0] _GEN_18 = amo_op_q != 5'h2 & io_data_rvalid_i ? amo_result : io_in_wdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 116:58 120:32 75:25]
  wire  _GEN_19 = amo_op_q != 5'h2 & io_data_rvalid_i ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/core/rva/amo.scala 116:58 121:26 123:26]
  wire  _io_in_rdata_o_T = ~sc_ok; // @[src/main/scala/coreGen/core/rva/amo.scala 127:51]
  wire [31:0] _io_in_rdata_o_T_1 = {31'h0,_io_in_rdata_o_T}; // @[src/main/scala/coreGen/core/rva/amo.scala 127:37]
  wire  _GEN_20 = io_data_rvalid_i ? 1'h0 : reserv_valid_q; // @[src/main/scala/coreGen/core/rva/amo.scala 128:39 129:36 80:25]
  wire [31:0] _GEN_21 = amo_op_q == 5'h3 ? _io_in_rdata_o_T_1 : io_out_rdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 126:38 127:31 132:31]
  wire  _GEN_23 = _amo_data_rvalid_T ? _GEN_15 : io_in_req_i; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 71:25]
  wire [31:0] _GEN_24 = _amo_data_rvalid_T ? _GEN_16 : io_in_addr_i; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 72:25]
  wire  _GEN_25 = _amo_data_rvalid_T & _T_23; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 74:25]
  wire [31:0] _GEN_26 = _amo_data_rvalid_T ? _GEN_18 : io_in_wdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 75:25]
  wire  _GEN_27 = _amo_data_rvalid_T ? _GEN_19 : 1'h1; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 135:22]
  wire [31:0] _GEN_28 = _amo_data_rvalid_T ? _GEN_21 : io_out_rdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 76:25]
  wire  _GEN_30 = 2'h2 == state_q ? _GEN_23 : io_in_req_i; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 71:25]
  wire [31:0] _GEN_31 = 2'h2 == state_q ? _GEN_24 : io_in_addr_i; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 72:25]
  wire  _GEN_32 = 2'h2 == state_q & _GEN_25; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 74:25]
  wire [31:0] _GEN_33 = 2'h2 == state_q ? _GEN_26 : io_in_wdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 75:25]
  wire  _GEN_34 = 2'h2 == state_q & _GEN_27; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 78:25]
  wire [31:0] _GEN_35 = 2'h2 == state_q ? _GEN_28 : io_out_rdata_i; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 76:25]
  wire  load_amo = 2'h0 == state_q ? _GEN_13 : _GEN_34; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18]
  assign io_in_rdata_o = 2'h0 == state_q ? io_out_rdata_i : _GEN_35; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 76:25]
  assign io_load_amo_o = 2'h0 == state_q ? _GEN_13 : _GEN_34; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18]
  assign io_amo_bvalid_o = ~state_valid_q ? 1'h0 : state_valid_q & _T_6; // @[src/main/scala/coreGen/core/rva/amo.scala 90:24 70:25]
  assign io_out_req_o = 2'h0 == state_q ? io_in_req_i : _GEN_30; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 71:25]
  assign io_out_addr_o = 2'h0 == state_q ? io_in_addr_i : _GEN_31; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 72:25]
  assign io_out_wen_o = 2'h0 == state_q ? 1'h0 : _GEN_32; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18]
  assign io_out_wdata_o = 2'h0 == state_q ? io_in_wdata_i : _GEN_33; // @[src/main/scala/coreGen/core/rva/amo.scala 104:18 75:25]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 142:17]
      state_q <= 2'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 146:21]
    end else if (load_amo) begin // @[src/main/scala/coreGen/core/rva/amo.scala 149:21]
      state_q <= 2'h2;
    end else begin
      state_q <= 2'h0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 142:17]
      amo_op_q <= 5'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 143:21]
    end else if (load_amo) begin // @[src/main/scala/coreGen/core/rva/amo.scala 148:21]
      amo_op_q <= io_in_amo_i[4:0];
    end else begin
      amo_op_q <= 5'h0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 142:17]
      addr_q <= 32'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 144:21]
    end else if (load_amo) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
      addr_q <= io_in_addr_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 142:17]
      amo_operand_b_q <= 32'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 145:21]
    end else if (load_amo) begin // @[src/main/scala/coreGen/core/rvv/coreGen_pkg.scala 33:52]
      amo_operand_b_q <= io_in_wdata_i;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 104:18]
      reserv_q <= 32'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 106:67 107:22 79:25]
    end else if (2'h0 == state_q) begin // @[src/main/scala/coreGen/core/rva/amo.scala 79:25]
      if (io_in_req_i & io_in_amo_i == 6'h22) begin
        reserv_q <= io_in_addr_i;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 104:18]
      reserv_valid_q <= 1'h0;
    end else if (2'h0 == state_q) begin // @[src/main/scala/coreGen/core/rva/amo.scala 104:18]
      reserv_valid_q <= _GEN_12; // @[src/main/scala/coreGen/core/rva/amo.scala 115:30 126:38 80:{25,25}]
    end else if (2'h2 == state_q) begin // @[src/main/scala/coreGen/core/rva/amo.scala 80:25]
      if (_amo_data_rvalid_T) begin
        if (amo_op_q == 5'h3) begin
          reserv_valid_q <= _GEN_20;
        end
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 82:46]
      core_handshake <= 1'h0; // @[src/main/scala/coreGen/core/rva/amo.scala 83:20]
    end else begin
      core_handshake <= io_in_req_i & ~io_in_amo_i[5] | _GEN_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/core/rva/amo.scala 90:24]
      state_valid_q <= 1'h0;
    end else if (~state_valid_q) begin // @[src/main/scala/coreGen/core/rva/amo.scala 90:24]
      state_valid_q <= _GEN_2; // @[src/main/scala/coreGen/core/rva/amo.scala 69:25 97:56 98:27]
    end else if (state_valid_q) begin // @[src/main/scala/coreGen/core/rva/amo.scala 69:25]
      if (_T_6) begin
        state_valid_q <= 1'h0;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state_q = _RAND_0[1:0];
  _RAND_1 = {1{`RANDOM}};
  amo_op_q = _RAND_1[4:0];
  _RAND_2 = {1{`RANDOM}};
  addr_q = _RAND_2[31:0];
  _RAND_3 = {1{`RANDOM}};
  amo_operand_b_q = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  reserv_q = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  reserv_valid_q = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  core_handshake = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  state_valid_q = _RAND_7[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    state_q = 2'h0;
  end
  if (~reset) begin
    amo_op_q = 5'h0;
  end
  if (~reset) begin
    addr_q = 32'h0;
  end
  if (~reset) begin
    amo_operand_b_q = 32'h0;
  end
  if (~reset) begin
    reserv_q = 32'h0;
  end
  if (~reset) begin
    reserv_valid_q = 1'h0;
  end
  if (~reset) begin
    core_handshake = 1'h0;
  end
  if (~reset) begin
    state_valid_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module CoreWarp(
  input         clock,
  input         reset,
  input         io_test_en_i, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [31:0] io_boot_addr_i, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_instr_req_ready, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_instr_req_valid, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_instr_req_bits_addr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_instr_resp_valid, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_instr_resp_bits_err, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [31:0] io_instr_resp_bits_rdata, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_data_req_ready, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_data_req_valid, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_data_req_bits_addr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_data_req_bits_we, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [3:0]  io_data_req_bits_be, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_data_req_bits_wdata, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_data_resp_valid, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_data_resp_bits_err, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [31:0] io_data_resp_bits_rdata, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_irq_timer, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_irq_software, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_irq_external, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_irq_nmi, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [15:0] io_irq_fast, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [7:0]  io_plicId_id, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_plicClr_clr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_plicClr_en, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_debug_req_i, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_debug_ind_o, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [29:0] io_tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [29:0] io_tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input         io_tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [31:0] io_tcm_ecc_sdata_itcm, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  input  [31:0] io_tcm_ecc_sdata_dtcm, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [29:0] io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [29:0] io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_core_sleep_o, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_instr_priv_mode_o, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output        io_data_priv_mode_o, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_moniter_inst, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_moniter_pc, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_moniter_mcause, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [63:0] io_moniter_mcycle, // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
  output [31:0] io_moniter_mepc // @[src/main/scala/coreGen/core/CoreWarp.scala 127:16]
);
  wire  u_chiselcore_clock; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_reset; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_test_en_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_boot_addr_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [5:0] u_chiselcore_io_atop_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_load_amo_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_amo_bvalid_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_amo_data_we_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_instr_req_ready; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_instr_req_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_instr_req_bits_addr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_instr_resp_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_instr_resp_bits_err; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_instr_resp_bits_rdata; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_data_req_ready; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_data_req_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_data_req_bits_addr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_data_req_bits_we; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [3:0] u_chiselcore_io_data_req_bits_be; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_data_req_bits_wdata; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_data_resp_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_data_resp_bits_err; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_data_resp_bits_rdata; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_irq_timer; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_irq_software; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_irq_external; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_irq_nmi; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [15:0] u_chiselcore_io_irq_fast; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [7:0] u_chiselcore_io_plicId_id; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_plicClr_clr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_plicClr_en; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_debug_req_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_debug_ind_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [29:0] u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [29:0] u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [29:0] u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [29:0] u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_core_sleep_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_instr_priv_mode_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_chiselcore_io_data_priv_mode_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_moniter_inst; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_moniter_pc; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_moniter_mcause; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [63:0] u_chiselcore_io_moniter_mcycle; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire [31:0] u_chiselcore_io_moniter_mepc; // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
  wire  u_amo_clock; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_reset; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_io_in_req_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [31:0] u_amo_io_in_addr_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [5:0] u_amo_io_in_amo_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [31:0] u_amo_io_in_wdata_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [31:0] u_amo_io_in_rdata_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_io_load_amo_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_io_data_rvalid_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_io_amo_bvalid_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_io_out_req_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [31:0] u_amo_io_out_addr_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  u_amo_io_out_wen_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [31:0] u_amo_io_out_wdata_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire [31:0] u_amo_io_out_rdata_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
  wire  ram_amoshimd_data_we = u_amo_io_out_wen_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 138:47 158:29]
  ChiselCore u_chiselcore ( // @[src/main/scala/coreGen/core/CoreWarp.scala 129:30]
    .clock(u_chiselcore_clock),
    .reset(u_chiselcore_reset),
    .io_test_en_i(u_chiselcore_io_test_en_i),
    .io_boot_addr_i(u_chiselcore_io_boot_addr_i),
    .io_atop_o(u_chiselcore_io_atop_o),
    .io_load_amo_i(u_chiselcore_io_load_amo_i),
    .io_amo_bvalid_i(u_chiselcore_io_amo_bvalid_i),
    .io_amo_data_we_i(u_chiselcore_io_amo_data_we_i),
    .io_instr_req_ready(u_chiselcore_io_instr_req_ready),
    .io_instr_req_valid(u_chiselcore_io_instr_req_valid),
    .io_instr_req_bits_addr(u_chiselcore_io_instr_req_bits_addr),
    .io_instr_resp_valid(u_chiselcore_io_instr_resp_valid),
    .io_instr_resp_bits_err(u_chiselcore_io_instr_resp_bits_err),
    .io_instr_resp_bits_rdata(u_chiselcore_io_instr_resp_bits_rdata),
    .io_data_req_ready(u_chiselcore_io_data_req_ready),
    .io_data_req_valid(u_chiselcore_io_data_req_valid),
    .io_data_req_bits_addr(u_chiselcore_io_data_req_bits_addr),
    .io_data_req_bits_we(u_chiselcore_io_data_req_bits_we),
    .io_data_req_bits_be(u_chiselcore_io_data_req_bits_be),
    .io_data_req_bits_wdata(u_chiselcore_io_data_req_bits_wdata),
    .io_data_resp_valid(u_chiselcore_io_data_resp_valid),
    .io_data_resp_bits_err(u_chiselcore_io_data_resp_bits_err),
    .io_data_resp_bits_rdata(u_chiselcore_io_data_resp_bits_rdata),
    .io_irq_timer(u_chiselcore_io_irq_timer),
    .io_irq_software(u_chiselcore_io_irq_software),
    .io_irq_external(u_chiselcore_io_irq_external),
    .io_irq_nmi(u_chiselcore_io_irq_nmi),
    .io_irq_fast(u_chiselcore_io_irq_fast),
    .io_plicId_id(u_chiselcore_io_plicId_id),
    .io_plicClr_clr(u_chiselcore_io_plicClr_clr),
    .io_plicClr_en(u_chiselcore_io_plicClr_en),
    .io_debug_req_i(u_chiselcore_io_debug_req_i),
    .io_debug_ind_o(u_chiselcore_io_debug_ind_o),
    .io_tcm_ecc_naddr_nec_sec_itcm_naddr(u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .io_tcm_ecc_naddr_nec_sec_itcm_nec(u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_nec),
    .io_tcm_ecc_naddr_nec_sec_itcm_sec(u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_sec),
    .io_tcm_ecc_naddr_nec_sec_dtcm_naddr(u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .io_tcm_ecc_naddr_nec_sec_dtcm_nec(u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .io_tcm_ecc_naddr_nec_sec_dtcm_sec(u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .io_tcm_ecc_sdata_itcm(u_chiselcore_io_tcm_ecc_sdata_itcm),
    .io_tcm_ecc_sdata_dtcm(u_chiselcore_io_tcm_ecc_sdata_dtcm),
    .io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr(u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr),
    .io_csr_tcm_ecc_naddr_nec_sec_itcm_nec(u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_nec),
    .io_csr_tcm_ecc_naddr_nec_sec_itcm_sec(u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_sec),
    .io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr(u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr),
    .io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec(u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec),
    .io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec(u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec),
    .io_core_sleep_o(u_chiselcore_io_core_sleep_o),
    .io_instr_priv_mode_o(u_chiselcore_io_instr_priv_mode_o),
    .io_data_priv_mode_o(u_chiselcore_io_data_priv_mode_o),
    .io_moniter_inst(u_chiselcore_io_moniter_inst),
    .io_moniter_pc(u_chiselcore_io_moniter_pc),
    .io_moniter_mcause(u_chiselcore_io_moniter_mcause),
    .io_moniter_mcycle(u_chiselcore_io_moniter_mcycle),
    .io_moniter_mepc(u_chiselcore_io_moniter_mepc)
  );
  amo u_amo ( // @[src/main/scala/coreGen/core/CoreWarp.scala 145:27]
    .clock(u_amo_clock),
    .reset(u_amo_reset),
    .io_in_req_i(u_amo_io_in_req_i),
    .io_in_addr_i(u_amo_io_in_addr_i),
    .io_in_amo_i(u_amo_io_in_amo_i),
    .io_in_wdata_i(u_amo_io_in_wdata_i),
    .io_in_rdata_o(u_amo_io_in_rdata_o),
    .io_load_amo_o(u_amo_io_load_amo_o),
    .io_data_rvalid_i(u_amo_io_data_rvalid_i),
    .io_amo_bvalid_o(u_amo_io_amo_bvalid_o),
    .io_out_req_o(u_amo_io_out_req_o),
    .io_out_addr_o(u_amo_io_out_addr_o),
    .io_out_wen_o(u_amo_io_out_wen_o),
    .io_out_wdata_o(u_amo_io_out_wdata_o),
    .io_out_rdata_i(u_amo_io_out_rdata_i)
  );
  assign io_instr_req_valid = u_chiselcore_io_instr_req_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_instr_req_bits_addr = u_chiselcore_io_instr_req_bits_addr; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_data_req_valid = u_amo_io_out_req_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 136:47 156:29]
  assign io_data_req_bits_addr = u_amo_io_out_addr_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 137:47 157:29]
  assign io_data_req_bits_we = u_chiselcore_io_data_req_bits_we | ram_amoshimd_data_we; // @[src/main/scala/coreGen/core/CoreWarp.scala 167:71]
  assign io_data_req_bits_be = u_chiselcore_io_data_req_bits_be; // @[src/main/scala/coreGen/core/CoreWarp.scala 168:35]
  assign io_data_req_bits_wdata = u_amo_io_out_wdata_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 139:47 159:30]
  assign io_plicClr_clr = u_chiselcore_io_plicClr_clr; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_plicClr_en = u_chiselcore_io_plicClr_en; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_debug_ind_o = u_chiselcore_io_debug_ind_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr = u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_csr_tcm_ecc_naddr_nec_sec_itcm_nec = u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_csr_tcm_ecc_naddr_nec_sec_itcm_sec = u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr = u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec = u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec = u_chiselcore_io_csr_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_core_sleep_o = u_chiselcore_io_core_sleep_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_instr_priv_mode_o = u_chiselcore_io_instr_priv_mode_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_data_priv_mode_o = u_chiselcore_io_data_priv_mode_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_moniter_inst = u_chiselcore_io_moniter_inst; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_moniter_pc = u_chiselcore_io_moniter_pc; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_moniter_mcause = u_chiselcore_io_moniter_mcause; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_moniter_mcycle = u_chiselcore_io_moniter_mcycle; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign io_moniter_mepc = u_chiselcore_io_moniter_mepc; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_clock = clock;
  assign u_chiselcore_reset = reset;
  assign u_chiselcore_io_test_en_i = io_test_en_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_boot_addr_i = io_boot_addr_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_load_amo_i = u_amo_io_load_amo_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 143:47 151:29]
  assign u_chiselcore_io_amo_bvalid_i = u_amo_io_amo_bvalid_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 144:47 153:31]
  assign u_chiselcore_io_amo_data_we_i = u_amo_io_out_wen_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 138:47 158:29]
  assign u_chiselcore_io_instr_req_ready = io_instr_req_ready; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_instr_resp_valid = io_instr_resp_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_instr_resp_bits_err = io_instr_resp_bits_err; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_instr_resp_bits_rdata = io_instr_resp_bits_rdata; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_data_req_ready = io_data_req_ready; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_data_resp_valid = io_data_resp_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_data_resp_bits_err = io_data_resp_bits_err; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_data_resp_bits_rdata = u_amo_io_in_rdata_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 150:29]
  assign u_chiselcore_io_irq_timer = io_irq_timer; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_irq_software = io_irq_software; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_irq_external = io_irq_external; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_irq_nmi = io_irq_nmi; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_irq_fast = io_irq_fast; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_plicId_id = io_plicId_id; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_debug_req_i = io_debug_req_i; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_naddr = io_tcm_ecc_naddr_nec_sec_itcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_nec = io_tcm_ecc_naddr_nec_sec_itcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_naddr_nec_sec_itcm_sec = io_tcm_ecc_naddr_nec_sec_itcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_naddr = io_tcm_ecc_naddr_nec_sec_dtcm_naddr; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_nec = io_tcm_ecc_naddr_nec_sec_dtcm_nec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_naddr_nec_sec_dtcm_sec = io_tcm_ecc_naddr_nec_sec_dtcm_sec; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_sdata_itcm = io_tcm_ecc_sdata_itcm; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_chiselcore_io_tcm_ecc_sdata_dtcm = io_tcm_ecc_sdata_dtcm; // @[src/main/scala/coreGen/core/CoreWarp.scala 131:8]
  assign u_amo_clock = clock;
  assign u_amo_reset = reset;
  assign u_amo_io_in_req_i = u_chiselcore_io_data_req_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 146:29]
  assign u_amo_io_in_addr_i = u_chiselcore_io_data_req_bits_addr; // @[src/main/scala/coreGen/core/CoreWarp.scala 147:29]
  assign u_amo_io_in_amo_i = u_chiselcore_io_atop_o; // @[src/main/scala/coreGen/core/CoreWarp.scala 135:47 162:39]
  assign u_amo_io_in_wdata_i = u_chiselcore_io_data_req_bits_wdata; // @[src/main/scala/coreGen/core/CoreWarp.scala 149:29]
  assign u_amo_io_data_rvalid_i = io_data_resp_valid; // @[src/main/scala/coreGen/core/CoreWarp.scala 152:32]
  assign u_amo_io_out_rdata_i = io_data_resp_bits_rdata; // @[src/main/scala/coreGen/core/CoreWarp.scala 160:30]
endmodule
module Sbus(
  input         clock,
  input         reset,
  output        io_in_1_req_ready, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_in_1_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_in_1_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_in_1_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [3:0]  io_in_1_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_in_1_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_in_1_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_in_1_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_in_1_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_in_2_req_ready, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_in_2_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_in_2_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [3:0]  io_in_2_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_in_2_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_in_2_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_in_2_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_0_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_0_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_0_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [3:0]  io_out_0_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_0_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_0_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_out_0_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_1_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_1_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_1_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [3:0]  io_out_1_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_1_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_1_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_out_1_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_2_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_2_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_2_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [3:0]  io_out_2_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_2_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_2_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_out_2_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_3_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_3_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_3_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_3_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_3_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_out_3_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_4_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_4_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_4_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [31:0] io_out_4_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_4_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_out_4_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output        io_out_5_req_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_5_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input         io_out_5_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  input  [31:0] io_out_5_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
  output [1:0]  io_stop // @[src/main/scala/coreGen/bmu/Sbus.scala 51:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
`endif // RANDOMIZE_REG_INIT
  wire [1:0] _inSelIdxT_T = io_in_2_req_valid ? 2'h2 : 2'h3; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  wire [1:0] inSelIdxT = io_in_1_req_valid ? 2'h1 : _inSelIdxT_T; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  wire [1:0] inSelIdx = inSelIdxT == 2'h3 ? 2'h0 : inSelIdxT; // @[src/main/scala/coreGen/bmu/Sbus.scala 64:23]
  wire [31:0] _outSelOH_T_1 = 32'h20000 - 32'h1; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:46]
  wire [31:0] _outSelOH_T_2 = ~_outSelOH_T_1; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:29]
  wire [31:0] _GEN_1 = 2'h1 == inSelIdx ? io_in_1_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:{27,27}]
  wire [31:0] _GEN_2 = 2'h2 == inSelIdx ? io_in_2_req_bits_addr : _GEN_1; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:{27,27}]
  wire [31:0] _outSelOH_T_3 = _GEN_2 & _outSelOH_T_2; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:27]
  wire  outSelOH_0 = _outSelOH_T_3 == 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:60]
  wire  outSelOH_1 = _outSelOH_T_3 == 32'h20000; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:60]
  wire  outSelOH_2 = _outSelOH_T_3 == 32'h40000; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:60]
  wire [31:0] _outSelOH_T_16 = 32'h1000 - 32'h1; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:46]
  wire [31:0] _outSelOH_T_17 = ~_outSelOH_T_16; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:29]
  wire [31:0] _outSelOH_T_18 = _GEN_2 & _outSelOH_T_17; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:27]
  wire  outSelOH_3 = _outSelOH_T_18 == 32'h60000; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:60]
  wire [31:0] _outSelOH_T_21 = 32'h1000000 - 32'h1; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:46]
  wire [31:0] _outSelOH_T_22 = ~_outSelOH_T_21; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:29]
  wire [31:0] _outSelOH_T_23 = _GEN_2 & _outSelOH_T_22; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:27]
  wire  outSelOH_4 = _outSelOH_T_23 == 32'h1000000; // @[src/main/scala/coreGen/bmu/Sbus.scala 67:60]
  reg [1:0] s1_inSelIdx; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  s1_outSelOH_0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  s1_outSelOH_1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  s1_outSelOH_2; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  s1_outSelOH_3; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  s1_outSelOH_4; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  s1_outSelOH_5; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire [5:0] _s1_outSelIdx_T = {s1_outSelOH_5,s1_outSelOH_4,s1_outSelOH_3,s1_outSelOH_2,s1_outSelOH_1,s1_outSelOH_0}; // @[src/main/scala/coreGen/bmu/Sbus.scala 76:52]
  wire [2:0] _s1_outSelIdx_T_7 = _s1_outSelIdx_T[4] ? 3'h4 : 3'h5; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  wire [2:0] _s1_outSelIdx_T_8 = _s1_outSelIdx_T[3] ? 3'h3 : _s1_outSelIdx_T_7; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  wire [2:0] _s1_outSelIdx_T_9 = _s1_outSelIdx_T[2] ? 3'h2 : _s1_outSelIdx_T_8; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  wire [2:0] _s1_outSelIdx_T_10 = _s1_outSelIdx_T[1] ? 3'h1 : _s1_outSelIdx_T_9; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  wire [2:0] s1_outSelIdx = _s1_outSelIdx_T[0] ? 3'h0 : _s1_outSelIdx_T_10; // @[src/main/scala/chisel3/util/Mux.scala 50:70]
  reg [1:0] stop_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _T_1 = io_out_2_req_valid | io_out_3_req_valid | io_out_4_req_valid; // @[src/main/scala/coreGen/bmu/Sbus.scala 81:47]
  wire [5:0] _T_9 = {1'h1,outSelOH_4,outSelOH_3,outSelOH_2,outSelOH_1,outSelOH_0}; // @[src/main/scala/coreGen/bmu/Sbus.scala 99:22]
  wire  _io_out_0_req_bits_T = stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:42]
  wire  _io_out_0_req_bits_T_1 = _T_9[0] & stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:40]
  wire  _GEN_42 = 2'h1 == inSelIdx; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:{30,30}]
  wire [3:0] _GEN_16 = 2'h1 == inSelIdx ? io_in_1_req_bits_be : 4'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:{30,30}]
  wire [31:0] _GEN_17 = 2'h1 == inSelIdx ? io_in_1_req_bits_wdata : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:{30,30}]
  wire  _GEN_18 = 2'h2 == inSelIdx ? 1'h0 : 2'h1 == inSelIdx & io_in_1_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:{30,30}]
  wire [3:0] _GEN_19 = 2'h2 == inSelIdx ? io_in_2_req_bits_be : _GEN_16; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:{30,30}]
  wire [31:0] _GEN_20 = 2'h2 == inSelIdx ? 32'h0 : _GEN_17; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:{30,30}]
  wire  _GEN_23 = 2'h2 == inSelIdx ? io_in_2_req_valid : _GEN_42 & io_in_1_req_valid; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:{31,31}]
  wire  _io_out_1_req_bits_T_1 = _T_9[1] & stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:40]
  wire  _io_out_2_req_bits_T_1 = _T_9[2] & stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:40]
  wire  _io_out_3_req_bits_T_1 = _T_9[3] & stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:40]
  wire  _io_out_4_req_bits_T_1 = _T_9[4] & stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:40]
  wire  _io_out_5_req_bits_T_1 = _T_9[5] & stop_q == 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:40]
  wire  _GEN_27 = 3'h1 == s1_outSelIdx ? io_out_1_resp_valid : io_out_0_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire [31:0] _GEN_29 = 3'h1 == s1_outSelIdx ? io_out_1_resp_bits_rdata : io_out_0_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire  _GEN_30 = 3'h2 == s1_outSelIdx ? io_out_2_resp_valid : _GEN_27; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire [31:0] _GEN_32 = 3'h2 == s1_outSelIdx ? io_out_2_resp_bits_rdata : _GEN_29; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire  _GEN_33 = 3'h3 == s1_outSelIdx ? io_out_3_resp_valid : _GEN_30; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire [31:0] _GEN_35 = 3'h3 == s1_outSelIdx ? io_out_3_resp_bits_rdata : _GEN_32; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire  _GEN_36 = 3'h4 == s1_outSelIdx ? io_out_4_resp_valid : _GEN_33; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire [31:0] _GEN_38 = 3'h4 == s1_outSelIdx ? io_out_4_resp_bits_rdata : _GEN_35; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire  _GEN_39 = 3'h5 == s1_outSelIdx ? io_out_5_resp_valid : _GEN_36; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  wire [31:0] _GEN_41 = 3'h5 == s1_outSelIdx ? io_out_5_resp_bits_rdata : _GEN_38; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:{24,24}]
  assign io_in_1_req_ready = _GEN_42 & (_GEN_23 & _io_out_0_req_bits_T); // @[src/main/scala/coreGen/bmu/Sbus.scala 118:29]
  assign io_in_1_resp_valid = 2'h1 == s1_inSelIdx & _io_out_0_req_bits_T & _GEN_39; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:24]
  assign io_in_1_resp_bits_err = 2'h1 == s1_inSelIdx & _io_out_0_req_bits_T & (3'h5 == s1_outSelIdx &
    io_out_5_resp_bits_err); // @[src/main/scala/coreGen/bmu/Sbus.scala 105:24]
  assign io_in_1_resp_bits_rdata = 2'h1 == s1_inSelIdx & _io_out_0_req_bits_T ? _GEN_41 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:24]
  assign io_in_2_req_ready = 2'h2 == inSelIdx & (_GEN_23 & _io_out_0_req_bits_T); // @[src/main/scala/coreGen/bmu/Sbus.scala 118:29]
  assign io_in_2_resp_valid = 2'h2 == s1_inSelIdx & _io_out_0_req_bits_T & _GEN_39; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:24]
  assign io_in_2_resp_bits_err = 2'h2 == s1_inSelIdx & _io_out_0_req_bits_T & (3'h5 == s1_outSelIdx &
    io_out_5_resp_bits_err); // @[src/main/scala/coreGen/bmu/Sbus.scala 105:24]
  assign io_in_2_resp_bits_rdata = 2'h2 == s1_inSelIdx & _io_out_0_req_bits_T ? _GEN_41 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 105:24]
  assign io_out_0_req_valid = _io_out_0_req_bits_T_1 & _GEN_23; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:31]
  assign io_out_0_req_bits_addr = _T_9[0] & stop_q == 2'h0 ? _GEN_2 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_0_req_bits_we = _T_9[0] & stop_q == 2'h0 & _GEN_18; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_0_req_bits_be = _T_9[0] & stop_q == 2'h0 ? _GEN_19 : 4'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_0_req_bits_wdata = _T_9[0] & stop_q == 2'h0 ? _GEN_20 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_1_req_valid = _io_out_1_req_bits_T_1 & _GEN_23; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:31]
  assign io_out_1_req_bits_addr = _T_9[1] & stop_q == 2'h0 ? _GEN_2 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_1_req_bits_we = _T_9[1] & stop_q == 2'h0 & _GEN_18; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_1_req_bits_be = _T_9[1] & stop_q == 2'h0 ? _GEN_19 : 4'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_1_req_bits_wdata = _T_9[1] & stop_q == 2'h0 ? _GEN_20 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_2_req_valid = _io_out_2_req_bits_T_1 & _GEN_23; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:31]
  assign io_out_2_req_bits_addr = _T_9[2] & stop_q == 2'h0 ? _GEN_2 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_2_req_bits_we = _T_9[2] & stop_q == 2'h0 & _GEN_18; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_2_req_bits_be = _T_9[2] & stop_q == 2'h0 ? _GEN_19 : 4'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_2_req_bits_wdata = _T_9[2] & stop_q == 2'h0 ? _GEN_20 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_3_req_valid = _io_out_3_req_bits_T_1 & _GEN_23; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:31]
  assign io_out_3_req_bits_addr = _T_9[3] & stop_q == 2'h0 ? _GEN_2 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_3_req_bits_we = _T_9[3] & stop_q == 2'h0 & _GEN_18; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_3_req_bits_wdata = _T_9[3] & stop_q == 2'h0 ? _GEN_20 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_4_req_valid = _io_out_4_req_bits_T_1 & _GEN_23; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:31]
  assign io_out_4_req_bits_addr = _T_9[4] & stop_q == 2'h0 ? _GEN_2 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_4_req_bits_we = _T_9[4] & stop_q == 2'h0 & _GEN_18; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_4_req_bits_wdata = _T_9[4] & stop_q == 2'h0 ? _GEN_20 : 32'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 100:30]
  assign io_out_5_req_valid = _io_out_5_req_bits_T_1 & _GEN_23; // @[src/main/scala/coreGen/bmu/Sbus.scala 101:31]
  assign io_stop = stop_q; // @[src/main/scala/coreGen/bmu/Sbus.scala 89:13]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_inSelIdx <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 93:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 64:23]
      if (inSelIdxT == 2'h3) begin // @[src/main/scala/chisel3/util/Mux.scala 50:70]
        s1_inSelIdx <= 2'h0;
      end else if (io_in_1_req_valid) begin // @[src/main/scala/chisel3/util/Mux.scala 50:70]
        s1_inSelIdx <= 2'h1;
      end else if (io_in_2_req_valid) begin
        s1_inSelIdx <= 2'h2;
      end else begin
        s1_inSelIdx <= 2'h3;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_outSelOH_0 <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 92:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 95:21]
      s1_outSelOH_0 <= outSelOH_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_outSelOH_1 <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 92:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 95:21]
      s1_outSelOH_1 <= outSelOH_1;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_outSelOH_2 <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 92:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 95:21]
      s1_outSelOH_2 <= outSelOH_2;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_outSelOH_3 <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 92:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 95:21]
      s1_outSelOH_3 <= outSelOH_3;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_outSelOH_4 <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 92:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 95:21]
      s1_outSelOH_4 <= outSelOH_4;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 91:52]
      s1_outSelOH_5 <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 92:21]
    end else if (!(stop_q == 2'h1 | stop_q == 2'h2)) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 95:21]
      s1_outSelOH_5 <= 1'h1;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 81:85]
      stop_q <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus.scala 82:16]
    end else if ((io_out_2_req_valid | io_out_3_req_valid | io_out_4_req_valid) & io_in_1_req_valid) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 83:91]
      stop_q <= 2'h2; // @[src/main/scala/coreGen/bmu/Sbus.scala 84:16]
    end else if (_T_1 & io_in_2_req_valid) begin // @[src/main/scala/coreGen/bmu/Sbus.scala 86:16]
      stop_q <= 2'h1;
    end else begin
      stop_q <= 2'h0;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  s1_inSelIdx = _RAND_0[1:0];
  _RAND_1 = {1{`RANDOM}};
  s1_outSelOH_0 = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  s1_outSelOH_1 = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  s1_outSelOH_2 = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  s1_outSelOH_3 = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  s1_outSelOH_4 = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  s1_outSelOH_5 = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  stop_q = _RAND_7[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    s1_inSelIdx = 2'h0;
  end
  if (~reset) begin
    s1_outSelOH_0 = 1'h0;
  end
  if (~reset) begin
    s1_outSelOH_1 = 1'h0;
  end
  if (~reset) begin
    s1_outSelOH_2 = 1'h0;
  end
  if (~reset) begin
    s1_outSelOH_3 = 1'h0;
  end
  if (~reset) begin
    s1_outSelOH_4 = 1'h0;
  end
  if (~reset) begin
    s1_outSelOH_5 = 1'h0;
  end
  if (~reset) begin
    stop_q = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module SbusDefaultSlave(
  input         clock,
  input         reset,
  input         io_req_valid, // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 8:16]
  output        io_resp_valid, // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 8:16]
  output        io_resp_bits_err, // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 8:16]
  output [31:0] io_resp_bits_rdata // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 8:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg  io_resp_valid_REG; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  assign io_resp_valid = io_resp_valid_REG; // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 10:19]
  assign io_resp_bits_err = 1'h1; // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 13:22]
  assign io_resp_bits_rdata = 32'h0; // @[src/main/scala/coreGen/bmu/SbusDefaultSlave.scala 14:24]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_resp_valid_REG <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_resp_valid_REG <= io_req_valid; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  io_resp_valid_REG = _RAND_0[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    io_resp_valid_REG = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module Eim(
  input         clock,
  input         reset,
  input  [31:0] io_data_mask_in, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  input  [6:0]  io_chbit_mask_in, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  output [31:0] io_data_mask_out, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  output [6:0]  io_chbit_out, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  input         io_eim_geien, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  input         io_eim_eichen, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  input  [6:0]  io_eim_chkbit_mask0, // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
  input  [31:0] io_eim_chdata_mask0 // @[src/main/scala/coreGen/core/ecc/eim.scala 25:14]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
`endif // RANDOMIZE_REG_INIT
  reg  regEim_geien; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  regEim_eichen; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [6:0] regEim_chkbit_mask0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [31:0] regEim_chdata_mask0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  eim_ena = regEim_geien & regEim_eichen; // @[src/main/scala/coreGen/core/ecc/eim.scala 39:30]
  wire [31:0] _io_data_mask_out_T_1 = eim_ena ? 32'hffffffff : 32'h0; // @[src/main/scala/coreGen/core/ecc/eim.scala 42:46]
  wire [31:0] _io_data_mask_out_T_2 = _io_data_mask_out_T_1 & regEim_chdata_mask0; // @[src/main/scala/coreGen/core/ecc/eim.scala 42:60]
  wire [6:0] _io_chbit_out_T_1 = eim_ena ? 7'h7f : 7'h0; // @[src/main/scala/coreGen/core/ecc/eim.scala 43:43]
  wire [6:0] _io_chbit_out_T_2 = _io_chbit_out_T_1 & regEim_chkbit_mask0; // @[src/main/scala/coreGen/core/ecc/eim.scala 43:56]
  assign io_data_mask_out = io_data_mask_in ^ _io_data_mask_out_T_2; // @[src/main/scala/coreGen/core/ecc/eim.scala 42:39]
  assign io_chbit_out = io_chbit_mask_in ^ _io_chbit_out_T_2; // @[src/main/scala/coreGen/core/ecc/eim.scala 43:36]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      regEim_geien <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      regEim_geien <= io_eim_geien; // @[src/main/scala/coreGen/core/ecc/eim.scala 36:10]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      regEim_eichen <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      regEim_eichen <= io_eim_eichen; // @[src/main/scala/coreGen/core/ecc/eim.scala 36:10]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      regEim_chkbit_mask0 <= 7'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      regEim_chkbit_mask0 <= io_eim_chkbit_mask0; // @[src/main/scala/coreGen/core/ecc/eim.scala 36:10]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      regEim_chdata_mask0 <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      regEim_chdata_mask0 <= io_eim_chdata_mask0; // @[src/main/scala/coreGen/core/ecc/eim.scala 36:10]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  regEim_geien = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  regEim_eichen = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  regEim_chkbit_mask0 = _RAND_2[6:0];
  _RAND_3 = {1{`RANDOM}};
  regEim_chdata_mask0 = _RAND_3[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    regEim_geien = 1'h0;
  end
  if (~reset) begin
    regEim_eichen = 1'h0;
  end
  if (~reset) begin
    regEim_chkbit_mask0 = 7'h0;
  end
  if (~reset) begin
    regEim_chdata_mask0 = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module secded_inv_39_32_dec(
  input  [38:0] io_data_i, // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 7:14]
  output [31:0] io_data_o, // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 7:14]
  output [6:0]  io_syndrome_o, // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 7:14]
  output [1:0]  io_err_o // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 7:14]
);
  wire [38:0] _syndrome_o_0_T = io_data_i ^ 39'h2a00000000; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 19:34]
  wire [38:0] _syndrome_o_0_T_1 = _syndrome_o_0_T & 39'h12606bd25; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 19:59]
  wire  syndrome_o_0 = ^_syndrome_o_0_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 19:84]
  wire [38:0] _syndrome_o_1_T_1 = _syndrome_o_0_T & 39'h2deba8050; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 20:59]
  wire  syndrome_o_1 = ^_syndrome_o_1_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 20:84]
  wire [38:0] _syndrome_o_2_T_1 = _syndrome_o_0_T & 39'h4413d89aa; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 21:59]
  wire  syndrome_o_2 = ^_syndrome_o_2_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 21:84]
  wire [38:0] _syndrome_o_3_T_1 = _syndrome_o_0_T & 39'h831234ed1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 22:59]
  wire  syndrome_o_3 = ^_syndrome_o_3_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 22:84]
  wire [38:0] _syndrome_o_4_T_1 = _syndrome_o_0_T & 39'h10c2c1323b; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 23:59]
  wire  syndrome_o_4 = ^_syndrome_o_4_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 23:84]
  wire [38:0] _syndrome_o_5_T_1 = _syndrome_o_0_T & 39'h202dcc624c; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 24:59]
  wire  syndrome_o_5 = ^_syndrome_o_5_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 24:84]
  wire [38:0] _syndrome_o_6_T_1 = _syndrome_o_0_T & 39'h4098505586; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 25:59]
  wire  syndrome_o_6 = ^_syndrome_o_6_T_1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 25:84]
  wire  data_o_0 = io_syndrome_o == 7'h19 ^ io_data_i[0]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 28:52]
  wire  data_o_1 = io_syndrome_o == 7'h54 ^ io_data_i[1]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 29:52]
  wire  data_o_2 = io_syndrome_o == 7'h61 ^ io_data_i[2]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 30:52]
  wire  data_o_3 = io_syndrome_o == 7'h34 ^ io_data_i[3]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 31:52]
  wire  data_o_4 = io_syndrome_o == 7'h1a ^ io_data_i[4]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 32:52]
  wire  data_o_5 = io_syndrome_o == 7'h15 ^ io_data_i[5]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 33:52]
  wire  data_o_6 = io_syndrome_o == 7'h2a ^ io_data_i[6]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 34:52]
  wire  data_o_7 = io_syndrome_o == 7'h4c ^ io_data_i[7]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 35:52]
  wire  data_o_8 = io_syndrome_o == 7'h45 ^ io_data_i[8]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 36:52]
  wire  data_o_9 = io_syndrome_o == 7'h38 ^ io_data_i[9]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 37:52]
  wire  data_o_10 = io_syndrome_o == 7'h49 ^ io_data_i[10]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 38:52]
  wire  data_o_11 = io_syndrome_o == 7'hd ^ io_data_i[11]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 39:52]
  wire  data_o_12 = io_syndrome_o == 7'h51 ^ io_data_i[12]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 40:52]
  wire  data_o_13 = io_syndrome_o == 7'h31 ^ io_data_i[13]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 41:52]
  wire  data_o_14 = io_syndrome_o == 7'h68 ^ io_data_i[14]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 42:52]
  wire  data_o_15 = io_syndrome_o == 7'h7 ^ io_data_i[15]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 43:52]
  wire  data_o_16 = io_syndrome_o == 7'h1c ^ io_data_i[16]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 44:52]
  wire  data_o_17 = io_syndrome_o == 7'hb ^ io_data_i[17]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 45:52]
  wire  data_o_18 = io_syndrome_o == 7'h25 ^ io_data_i[18]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 46:52]
  wire  data_o_19 = io_syndrome_o == 7'h26 ^ io_data_i[19]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 47:52]
  wire  data_o_20 = io_syndrome_o == 7'h46 ^ io_data_i[20]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 48:52]
  wire  data_o_21 = io_syndrome_o == 7'he ^ io_data_i[21]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 49:52]
  wire  data_o_22 = io_syndrome_o == 7'h70 ^ io_data_i[22]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 50:52]
  wire  data_o_23 = io_syndrome_o == 7'h32 ^ io_data_i[23]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 51:52]
  wire  data_o_24 = io_syndrome_o == 7'h2c ^ io_data_i[24]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 52:52]
  wire  data_o_25 = io_syndrome_o == 7'h13 ^ io_data_i[25]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 53:52]
  wire  data_o_26 = io_syndrome_o == 7'h23 ^ io_data_i[26]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 54:52]
  wire  data_o_27 = io_syndrome_o == 7'h62 ^ io_data_i[27]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 55:52]
  wire  data_o_28 = io_syndrome_o == 7'h4a ^ io_data_i[28]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 56:52]
  wire  data_o_29 = io_syndrome_o == 7'h29 ^ io_data_i[29]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 57:52]
  wire  data_o_30 = io_syndrome_o == 7'h16 ^ io_data_i[30]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 58:52]
  wire  data_o_31 = io_syndrome_o == 7'h52 ^ io_data_i[31]; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 59:52]
  wire  err_o_0 = ^io_syndrome_o; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 61:31]
  wire  err_o_1 = ~err_o_0 & |io_syndrome_o; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 62:27]
  wire [2:0] io_syndrome_o_lo = {syndrome_o_2,syndrome_o_1,syndrome_o_0}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 64:25]
  wire [3:0] io_syndrome_o_hi = {syndrome_o_6,syndrome_o_5,syndrome_o_4,syndrome_o_3}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 64:25]
  wire [7:0] io_data_o_lo_lo = {data_o_7,data_o_6,data_o_5,data_o_4,data_o_3,data_o_2,data_o_1,data_o_0}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 65:21]
  wire [15:0] io_data_o_lo = {data_o_15,data_o_14,data_o_13,data_o_12,data_o_11,data_o_10,data_o_9,data_o_8,
    io_data_o_lo_lo}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 65:21]
  wire [7:0] io_data_o_hi_lo = {data_o_23,data_o_22,data_o_21,data_o_20,data_o_19,data_o_18,data_o_17,data_o_16}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 65:21]
  wire [15:0] io_data_o_hi = {data_o_31,data_o_30,data_o_29,data_o_28,data_o_27,data_o_26,data_o_25,data_o_24,
    io_data_o_hi_lo}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 65:21]
  assign io_data_o = {io_data_o_hi,io_data_o_lo}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 65:21]
  assign io_syndrome_o = {io_syndrome_o_hi,io_syndrome_o_lo}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 64:25]
  assign io_err_o = {err_o_1,err_o_0}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_dec.scala 66:20]
endmodule
module secded_inv_39_32_enc(
  input  [31:0] io_data_i, // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 6:14]
  output [38:0] io_data_o // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 6:14]
);
  wire [31:0] _check_0_T = io_data_i & 32'h2606bd25; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 16:28]
  wire  check_0 = ^_check_0_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 16:53]
  wire [31:0] _check_1_T = io_data_i & 32'hdeba8050; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 17:28]
  wire  check_1 = ^_check_1_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 17:53]
  wire [31:0] _check_2_T = io_data_i & 32'h413d89aa; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 18:28]
  wire  check_2 = ^_check_2_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 18:53]
  wire [31:0] _check_3_T = io_data_i & 32'h31234ed1; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 19:28]
  wire  check_3 = ^_check_3_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 19:53]
  wire [31:0] _check_4_T = io_data_i & 32'hc2c1323b; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 20:28]
  wire  check_4 = ^_check_4_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 20:53]
  wire [31:0] _check_5_T = io_data_i & 32'h2dcc624c; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 21:28]
  wire  check_5 = ^_check_5_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 21:53]
  wire [31:0] _check_6_T = io_data_i & 32'h98505586; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 22:28]
  wire  check_6 = ^_check_6_T; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 22:53]
  wire [38:0] _io_data_o_T_1 = {check_6,check_5,check_4,check_3,check_2,check_1,check_0,io_data_i}; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 24:21]
  assign io_data_o = _io_data_o_T_1 ^ 39'h2a00000000; // @[src/main/scala/coreGen/core/ecc/secded_inv_39_32_enc.scala 24:48]
endmodule
module ChiselRam2pNobwe(
  input         clock,
  input         reset,
  input         io_a_req_i, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input         io_a_we_i, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [3:0]  io_a_be_i, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [31:0] io_a_addr_i, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [31:0] io_a_wdata_i, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_a_rvalid_o, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [31:0] io_a_rdata_o, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [1:0]  io_w_addr2_o, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input         io_eim_geien, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input         io_eim_eichen, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [6:0]  io_eim_chkbit_mask0, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [31:0] io_eim_chdata_mask0, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [29:0] io_tcm_ecc_naddr_nec_sec_naddr, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_tcm_ecc_naddr_nec_sec_nec, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_tcm_ecc_naddr_nec_sec_sec, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [31:0] io_tcm_ecc_sdata, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_sram_0_cen, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_sram_0_wen, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [31:0] io_sram_0_addr, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [38:0] io_sram_0_wdata, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [38:0] io_sram_0_rdata, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_sram_1_cen, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output        io_sram_1_wen, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [31:0] io_sram_1_addr, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  output [38:0] io_sram_1_wdata, // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
  input  [38:0] io_sram_1_rdata // @[src/main/scala/coreGen/bmu/ChiselRam.scala 28:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
`endif // RANDOMIZE_REG_INIT
  wire  eim_clock; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire  eim_reset; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [31:0] eim_io_data_mask_in; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [6:0] eim_io_chbit_mask_in; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [31:0] eim_io_data_mask_out; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [6:0] eim_io_chbit_out; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire  eim_io_eim_geien; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire  eim_io_eim_eichen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [6:0] eim_io_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [31:0] eim_io_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
  wire [38:0] tcm_ecc_dec_io_data_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 76:29]
  wire [31:0] tcm_ecc_dec_io_data_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 76:29]
  wire [6:0] tcm_ecc_dec_io_syndrome_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 76:29]
  wire [1:0] tcm_ecc_dec_io_err_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 76:29]
  wire [31:0] tcm_ecc_enc_io_data_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 80:29]
  wire [38:0] tcm_ecc_enc_io_data_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 80:29]
  wire  is_4byte = &io_a_be_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 39:27]
  wire  _write_now_T = io_a_req_i & io_a_we_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 40:29]
  reg  s1_cen; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  s1_wen; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  write_now_s1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire  _pipeline_empty_T_1 = ~write_now_s1; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 64:45]
  reg  s2_w; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire  pipeline_empty = ~(s1_cen & s1_wen & ~write_now_s1) & ~s2_w; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 64:61]
  wire  write_now = io_a_req_i & io_a_we_i & pipeline_empty & is_4byte; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 40:59]
  reg [3:0] s1_be; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [29:0] s1_addr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] s1_wdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [29:0] s2_addr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] s2_wdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire [38:0] _rdata_from_sram_T_5 = s1_addr[0] ? io_sram_1_rdata : io_sram_0_rdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 123:64]
  wire [38:0] rdata_from_sram = s1_cen & ~(s1_wen & &s1_be) ? _rdata_from_sram_T_5 : 39'h2a00000000; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 123:27]
  wire [63:0] _eim_io_data_mask_in_T_2 = {32'h0,rdata_from_sram[31:0]}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 69:31]
  wire [7:0] _eim_io_chbit_mask_in_T_1 = {1'h0,rdata_from_sram[38:32]}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 70:32]
  wire [6:0] _rdata_t_T = eim_io_chbit_out; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 71:36]
  wire [31:0] _rdata_t_T_1 = eim_io_data_mask_out; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 71:63]
  wire  s2_fwd = s1_addr == s2_addr & s2_w; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 102:39]
  wire  _io_tcm_ecc_naddr_nec_sec_sec_T_1 = ~s2_fwd; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 84:54]
  wire [7:0] _s1_wmask_T_2 = s1_be[3] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 95:28]
  wire [7:0] _s1_wmask_T_5 = s1_be[2] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 95:47]
  wire [7:0] _s1_wmask_T_8 = s1_be[1] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 95:66]
  wire [7:0] _s1_wmask_T_11 = s1_be[0] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 95:85]
  wire [31:0] s1_wmask = {_s1_wmask_T_2,_s1_wmask_T_5,_s1_wmask_T_8,_s1_wmask_T_11}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 95:23]
  wire [31:0] _s1_wdata_com_T = s1_wdata & s1_wmask; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 96:31]
  wire [31:0] s1_rdata_fwd = s2_fwd ? s2_wdata : io_tcm_ecc_sdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 103:24]
  wire [31:0] _s1_wdata_com_T_2 = ~s1_wmask; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 96:67]
  wire [31:0] _s1_wdata_com_T_3 = s1_rdata_fwd & _s1_wdata_com_T_2; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 96:65]
  wire  _sel0_w_T_4 = ~io_a_addr_i[2]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 107:52]
  wire  sel0_w = s2_w & ~s2_addr[0] | write_now & ~io_a_addr_i[2]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 107:37]
  wire  sel1_w = s2_w & s2_addr[0] | write_now & io_a_addr_i[2]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 108:37]
  wire  _sel0_r_T_1 = io_a_req_i & ~io_a_we_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 110:29]
  wire  _sel0_r_T_7 = _write_now_T & ~is_4byte; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 110:85]
  wire  sel0_r = io_a_req_i & ~io_a_we_i & _sel0_w_T_4 | _write_now_T & ~is_4byte & _sel0_w_T_4; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 110:60]
  wire  sel1_r = _sel0_r_T_1 & io_a_addr_i[2] | _sel0_r_T_7 & io_a_addr_i[2]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 111:60]
  wire  _io_sram_0_addr_T = ~write_now; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 115:38]
  wire [31:0] _io_sram_0_addr_T_3 = {1'h0,s2_addr[29:1],2'h0}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 115:53]
  wire [31:0] _io_sram_0_addr_T_6 = {1'h0,io_a_addr_i[31:3],io_a_addr_i[1:0]}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 115:93]
  Eim eim ( // @[src/main/scala/coreGen/bmu/ChiselRam.scala 68:21]
    .clock(eim_clock),
    .reset(eim_reset),
    .io_data_mask_in(eim_io_data_mask_in),
    .io_chbit_mask_in(eim_io_chbit_mask_in),
    .io_data_mask_out(eim_io_data_mask_out),
    .io_chbit_out(eim_io_chbit_out),
    .io_eim_geien(eim_io_eim_geien),
    .io_eim_eichen(eim_io_eim_eichen),
    .io_eim_chkbit_mask0(eim_io_eim_chkbit_mask0),
    .io_eim_chdata_mask0(eim_io_eim_chdata_mask0)
  );
  secded_inv_39_32_dec tcm_ecc_dec ( // @[src/main/scala/coreGen/bmu/ChiselRam.scala 76:29]
    .io_data_i(tcm_ecc_dec_io_data_i),
    .io_data_o(tcm_ecc_dec_io_data_o),
    .io_syndrome_o(tcm_ecc_dec_io_syndrome_o),
    .io_err_o(tcm_ecc_dec_io_err_o)
  );
  secded_inv_39_32_enc tcm_ecc_enc ( // @[src/main/scala/coreGen/bmu/ChiselRam.scala 80:29]
    .io_data_i(tcm_ecc_enc_io_data_i),
    .io_data_o(tcm_ecc_enc_io_data_o)
  );
  assign io_a_rvalid_o = s1_cen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 91:19]
  assign io_a_rdata_o = s2_fwd ? s2_wdata : io_tcm_ecc_sdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 103:24]
  assign io_w_addr2_o = {s2_w,s2_addr[0]}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 88:28]
  assign io_tcm_ecc_naddr_nec_sec_naddr = s1_addr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 86:36]
  assign io_tcm_ecc_naddr_nec_sec_nec = tcm_ecc_dec_io_err_o[1] & _io_tcm_ecc_naddr_nec_sec_sec_T_1; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 85:52]
  assign io_tcm_ecc_naddr_nec_sec_sec = tcm_ecc_dec_io_err_o[0] & ~s2_fwd; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 84:52]
  assign io_tcm_ecc_sdata = tcm_ecc_dec_io_data_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 78:22]
  assign io_sram_0_cen = sel0_r | sel0_w; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 113:30]
  assign io_sram_0_wen = s2_w & ~s2_addr[0] | write_now & ~io_a_addr_i[2]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 107:37]
  assign io_sram_0_addr = sel0_w & ~write_now ? _io_sram_0_addr_T_3 : _io_sram_0_addr_T_6; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 115:27]
  assign io_sram_0_wdata = tcm_ecc_enc_io_data_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 116:22]
  assign io_sram_1_cen = sel1_r | sel1_w; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 118:30]
  assign io_sram_1_wen = s2_w & s2_addr[0] | write_now & io_a_addr_i[2]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 108:37]
  assign io_sram_1_addr = sel1_w & _io_sram_0_addr_T ? _io_sram_0_addr_T_3 : _io_sram_0_addr_T_6; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 120:27]
  assign io_sram_1_wdata = tcm_ecc_enc_io_data_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 121:22]
  assign eim_clock = clock;
  assign eim_reset = reset;
  assign eim_io_data_mask_in = _eim_io_data_mask_in_T_2[31:0]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 69:25]
  assign eim_io_chbit_mask_in = _eim_io_chbit_mask_in_T_1[6:0]; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 70:26]
  assign eim_io_eim_geien = io_eim_geien; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 72:16]
  assign eim_io_eim_eichen = io_eim_eichen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 72:16]
  assign eim_io_eim_chkbit_mask0 = io_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 72:16]
  assign eim_io_eim_chdata_mask0 = io_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 72:16]
  assign tcm_ecc_dec_io_data_i = {_rdata_t_T,_rdata_t_T_1}; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 71:19]
  assign tcm_ecc_enc_io_data_i = write_now ? io_a_wdata_i : s2_wdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 65:29]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      s1_cen <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      s1_cen <= io_a_req_i; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      s1_wen <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      s1_wen <= io_a_we_i; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/ChiselRam.scala 40:59]
      write_now_s1 <= 1'h0;
    end else begin
      write_now_s1 <= io_a_req_i & io_a_we_i & pipeline_empty & is_4byte;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/ChiselRam.scala 60:52]
      s2_w <= 1'h0;
    end else begin
      s2_w <= s1_wen & s1_cen & _pipeline_empty_T_1;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      s1_be <= 4'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      s1_be <= io_a_be_i; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/ChiselRam.scala 58:50]
      s1_addr <= 30'h0;
    end else begin
      s1_addr <= io_a_addr_i[31:2];
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      s1_wdata <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      s1_wdata <= io_a_wdata_i; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      s2_addr <= 30'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      s2_addr <= s1_addr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/ChiselRam.scala 96:43]
      s2_wdata <= 32'h0;
    end else begin
      s2_wdata <= _s1_wdata_com_T | _s1_wdata_com_T_3;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  s1_cen = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  s1_wen = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  write_now_s1 = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  s2_w = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  s1_be = _RAND_4[3:0];
  _RAND_5 = {1{`RANDOM}};
  s1_addr = _RAND_5[29:0];
  _RAND_6 = {1{`RANDOM}};
  s1_wdata = _RAND_6[31:0];
  _RAND_7 = {1{`RANDOM}};
  s2_addr = _RAND_7[29:0];
  _RAND_8 = {1{`RANDOM}};
  s2_wdata = _RAND_8[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    s1_cen = 1'h0;
  end
  if (~reset) begin
    s1_wen = 1'h0;
  end
  if (~reset) begin
    write_now_s1 = 1'h0;
  end
  if (~reset) begin
    s2_w = 1'h0;
  end
  if (~reset) begin
    s1_be = 4'h0;
  end
  if (~reset) begin
    s1_addr = 30'h0;
  end
  if (~reset) begin
    s1_wdata = 32'h0;
  end
  if (~reset) begin
    s2_addr = 30'h0;
  end
  if (~reset) begin
    s2_wdata = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_cnt(
  input        clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 8:26]
  input        rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 9:26]
  input        incr_wptr_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 12:26]
  input        incr_rptr_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 13:26]
  output [1:0] wptr_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 15:26]
  output [1:0] rptr_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 16:26]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
`endif // RANDOMIZE_REG_INIT
  wire  wptr_wrap = incr_wptr_i & wptr_o[0]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 24:30]
  wire  rptr_wrap = incr_rptr_i & rptr_o[0]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 25:30]
  wire  _wptr_wrap_cnt_T_1 = ~wptr_o[1]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 27:26]
  wire [1:0] wptr_wrap_cnt = {_wptr_wrap_cnt_T_1,1'h0}; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 27:25]
  wire  _rptr_wrap_cnt_T_1 = ~rptr_o[1]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 28:26]
  wire [1:0] rptr_wrap_cnt = {_rptr_wrap_cnt_T_1,1'h0}; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 28:25]
  wire  _wptr_q_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:53]
  reg [1:0] wptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:74]
  reg [1:0] rptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 31:74]
  wire [1:0] wptr_d = wptr_q + 2'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 35:22]
  wire [1:0] rptr_d = rptr_q + 2'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 45:22]
  assign wptr_o = wptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 44:12]
  assign rptr_o = rptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 54:12]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 38:26]
      wptr_q <= 2'h0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 39:16]
    end else if (wptr_wrap) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 40:28]
      wptr_q <= wptr_wrap_cnt; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 41:17]
    end else if (incr_wptr_i) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:74]
      wptr_q <= wptr_d;
    end
  end
  always @(posedge clk_i or posedge _wptr_q_T_1) begin
    if (_wptr_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 48:26]
      rptr_q <= 2'h0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 49:16]
    end else if (rptr_wrap) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 50:28]
      rptr_q <= rptr_wrap_cnt; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 51:17]
    end else if (incr_rptr_i) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 31:74]
      rptr_q <= rptr_d;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  wptr_q = _RAND_0[1:0];
  _RAND_1 = {1{`RANDOM}};
  rptr_q = _RAND_1[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    wptr_q = 2'h0;
  end
  if (_wptr_q_T_1) begin
    rptr_q = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 9:23]
  input         rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 10:23]
  input         wvalid_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 13:23]
  output        wready_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 14:23]
  input  [31:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 15:23]
  output        rvalid_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 17:23]
  input         rready_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 18:23]
  output [31:0] rdata_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 19:23]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
`endif // RANDOMIZE_REG_INIT
  wire  u_fifo_cnt_clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_wptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_rptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [1:0] u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [1:0] u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  reg  under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
  wire  _under_rst_T_2 = ~under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:22]
  wire [1:0] fifo_wptr = u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 45:38 84:30]
  wire [1:0] fifo_rptr = u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 46:38 85:30]
  wire [1:0] _full_T_1 = fifo_rptr ^ 2'h2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:47]
  wire  full = fifo_wptr == _full_T_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:32]
  wire  fifo_incr_wptr = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  wire  fifo_empty = fifo_wptr == fifo_rptr; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 89:32]
  reg [31:0] storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [31:0] storage_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  wire [31:0] storage_rdata = fifo_rptr[0] ? storage_1 : storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  cg_generic_fifo_sync_cnt u_fifo_cnt ( // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
    .clk_i(u_fifo_cnt_clk_i),
    .rst_ni(u_fifo_cnt_rst_ni),
    .incr_wptr_i(u_fifo_cnt_incr_wptr_i),
    .incr_rptr_i(u_fifo_cnt_incr_rptr_i),
    .wptr_o(u_fifo_cnt_wptr_o),
    .rptr_o(u_fifo_cnt_rptr_o)
  );
  assign wready_o = ~full & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 74:25]
  assign rvalid_o = ~fifo_empty & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 76:26]
  assign rdata_o = fifo_empty ? 32'h0 : storage_rdata; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 113:25]
  assign u_fifo_cnt_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 79:30]
  assign u_fifo_cnt_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 80:30]
  assign u_fifo_cnt_incr_wptr_i = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  assign u_fifo_cnt_incr_rptr_i = rvalid_o & rready_i & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 73:45]
  always @(posedge clk_i) begin
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (~fifo_wptr[0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_0 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (fifo_wptr[0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_1 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 51:22]
      under_rst <= 1'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:19]
    end else if (under_rst) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
      under_rst <= ~under_rst;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  under_rst = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  storage_0 = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  storage_1 = _RAND_2[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    under_rst = 1'h1;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module dm_csrs(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 23:31]
  input         rst_ni, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 24:31]
  input         dmi_rst_ni, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 27:31]
  input         dmi_req_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 28:31]
  output        dmi_req_ready_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 29:31]
  input  [40:0] dmi_req_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 30:31]
  output        dmi_resp_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 32:31]
  input         dmi_resp_ready_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 33:31]
  output [33:0] dmi_resp_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 34:31]
  output        ndmreset_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 36:31]
  input         halted_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 40:31]
  input         resumeack_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 42:31]
  output [19:0] hartsel_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 44:31]
  output        haltreq_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 45:31]
  output        resumereq_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 46:31]
  output        clear_resumeack_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 47:31]
  output        cmd_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 49:31]
  output [31:0] cmd_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 50:31]
  input         cmderror_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 51:31]
  input  [2:0]  cmderror_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 52:31]
  input         cmdbusy_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 53:31]
  output [31:0] progbuf_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_1, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_2, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_3, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_4, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_5, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_6, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] progbuf_o_7, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 55:31]
  output [31:0] data_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 56:31]
  output [31:0] data_o_1, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 56:31]
  input  [31:0] data_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 57:31]
  input  [31:0] data_i_1, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 57:31]
  input         data_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 58:31]
  output [31:0] sbaddress_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 60:31]
  input  [31:0] sbaddress_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 61:31]
  output        sbaddress_write_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 62:37]
  output        sbreadonaddr_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 64:31]
  output        sbautoincrement_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 65:31]
  output [2:0]  sbaccess_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 66:31]
  output        sbreadondata_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 68:31]
  output        sbdata_read_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 70:33]
  output        sbdata_write_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 71:34]
  input         sbbusy_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 76:31]
  input         sberror_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 77:31]
  input  [2:0]  sberror_i // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 78:31]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
  reg [31:0] _RAND_31;
  reg [31:0] _RAND_32;
  reg [31:0] _RAND_33;
  reg [63:0] _RAND_34;
  reg [63:0] _RAND_35;
  reg [31:0] _RAND_36;
  reg [31:0] _RAND_37;
  reg [31:0] _RAND_38;
  reg [31:0] _RAND_39;
  reg [31:0] _RAND_40;
  reg [31:0] _RAND_41;
  reg [31:0] _RAND_42;
  reg [31:0] _RAND_43;
  reg [31:0] _RAND_44;
  reg [31:0] _RAND_45;
  reg [31:0] _RAND_46;
`endif // RANDOMIZE_REG_INIT
  wire  i_fifo_clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire  i_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire  i_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire  i_fifo_wready_o; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire [31:0] i_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire  i_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire  i_fifo_rready_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire [31:0] i_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
  wire [31:0] dmi_req_data = dmi_req_i[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 81:34]
  wire [1:0] dmi_req_op = dmi_req_i[33:32]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 81:34]
  wire [6:0] dmi_req_addr = dmi_req_i[40:34]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 81:34]
  wire [14:0] hartsel_idx0 = hartsel_o[19:5]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 110:28]
  wire  _WIRE__1 = 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 108:{31,31}]
  wire [1:0] lo_lo_lo_hi = 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 115:38]
  wire [3:0] lo_lo_hi = 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 115:38]
  wire [31:0] halted_reshaped0_0 = {16'h0,8'h0,4'h0,2'h0,1'h0,halted_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 115:38]
  wire [31:0] haltsum0 = hartsel_idx0 < 15'h1 ? halted_reshaped0_0 : 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 117:61 118:14 109:16]
  wire [9:0] hartsel_idx1 = hartsel_o[19:10]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 125:28]
  wire [31:0] halted_flat1_0 = {{31'd0}, |halted_reshaped0_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 130:{57,57}]
  wire [31:0] haltsum1 = hartsel_idx1 < 10'h1 ? halted_flat1_0 : 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 133:63 134:14 126:16]
  wire [4:0] hartsel_idx2 = hartsel_o[19:15]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 139:31]
  wire [31:0] halted_flat2_0 = {{31'd0}, |halted_flat1_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 144:{56,56}]
  wire [31:0] haltsum2 = hartsel_idx2 < 5'h1 ? halted_flat2_0 : 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 147:62 148:14 142:16]
  wire  _dmcontrol_q_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:56]
  reg  dmcontrol_q_haltreq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_resumereq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_hartreset; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_ackhavereset; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_zero1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_hasel; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg [9:0] dmcontrol_q_hartsello; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg [9:0] dmcontrol_q_hartselhi; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg [1:0] dmcontrol_q_zero0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_setresethaltreq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_clrresethaltreq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_ndmreset; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg  dmcontrol_q_dmactive; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 162:77]
  reg [2:0] cmderr_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 165:74]
  reg [31:0] command_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 167:75]
  reg  cmd_valid_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 169:77]
  reg [15:0] abstractauto_q_autoexecprogbuf; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 171:80]
  reg [3:0] abstractauto_q_zero0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 171:80]
  reg [11:0] abstractauto_q_autoexecdata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 171:80]
  reg [2:0] sbcs_q_sbversion; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg [5:0] sbcs_q_zero0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbbusyerror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbbusy; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbreadonaddr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg [2:0] sbcs_q_sbaccess; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbautoincrement; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbreadondata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg [2:0] sbcs_q_sberror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg [6:0] sbcs_q_sbasize; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbaccess128; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbaccess64; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbaccess32; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbaccess16; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg  sbcs_q_sbaccess8; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 173:72]
  reg [63:0] sbaddr_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 176:74]
  reg [63:0] sbdata_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 179:74]
  reg  havereset_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 183:77]
  reg [31:0] progbuf_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_3; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_6; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] progbuf_q_7; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 185:75]
  reg [31:0] data_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 187:72]
  reg [31:0] data_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 187:72]
  wire  _T_55 = dmi_req_ready_o & dmi_req_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:25]
  wire [7:0] dm_csr_addr = {1'h0,dmi_req_addr}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 233:22]
  wire  _T_60 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [1:0] _WIRE_12 = {{1'd0}, havereset_q}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:{46,46}]
  wire  _T_65 = 8'h10 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire  _GEN_573 = 8'h10 == dm_csr_addr & dmi_req_data[28]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 294:31]
  wire  _GEN_651 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_573; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 294:31]
  wire  dmcontrol_d_ackhavereset = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_651; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 294:31 383:69]
  wire  selected_hart = hartsel_o[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 547:29]
  wire  _GEN_119 = selected_hart ? 1'h0 : _WIRE_12[1]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 401:{44,44}]
  wire  _GEN_121 = dmcontrol_d_ackhavereset ? _GEN_119 : _WIRE_12[1]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 400:47]
  wire  _GEN_584 = 8'h10 == dm_csr_addr ? _GEN_121 : _WIRE_12[1]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 384:25]
  wire  _GEN_662 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? _WIRE_12[1] : _GEN_584; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 384:25]
  wire  havereset_d_aligned_1 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_662 : _WIRE_12[1]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 383:69]
  wire  _GEN_118 = ~selected_hart ? 1'h0 : _WIRE_12[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 401:{44,44}]
  wire  _GEN_120 = dmcontrol_d_ackhavereset ? _GEN_118 : _WIRE_12[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 400:47]
  wire  _GEN_583 = 8'h10 == dm_csr_addr ? _GEN_120 : _WIRE_12[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 384:25]
  wire  _GEN_661 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? _WIRE_12[0] : _GEN_583; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 384:25]
  wire  _GEN_737 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_661 : _WIRE_12[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 264:23 383:69]
  wire  havereset_d_aligned_0 = ndmreset_o | _GEN_737; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 510:21 512:27]
  wire [1:0] _havereset_d_T = {havereset_d_aligned_1,havereset_d_aligned_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 216:47]
  wire [3:0] hartinfo_aligned_0_datasize = 4'h2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 224:47]
  wire  hartinfo_aligned_0_dataaccess = 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 224:47]
  wire [7:0] _autoexecdata_idx_T_1 = dm_csr_addr - 8'h4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 234:36]
  wire [1:0] _dmstatus_allhavereset_T = _WIRE_12 >> selected_hart; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 239:47]
  wire [1:0] resumeack_aligned = {{1'd0}, resumeack_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 212:{45,45}]
  wire [1:0] _dmstatus_allresumeack_T = resumeack_aligned >> selected_hart; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 241:45]
  wire [1:0] _dmstatus_allunavail_T = 2'h0 >> selected_hart; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 243:45]
  wire  _dmstatus_allnonexistent_T_2 = hartsel_o > 20'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 245:41]
  wire [1:0] halted_aligned = {{1'd0}, halted_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 214:{39,39}]
  wire [1:0] _dmstatus_allhalted_T = halted_aligned >> selected_hart; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 247:39]
  wire  _dmstatus_allhalted_T_4 = ~_dmstatus_allunavail_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 247:57]
  wire  _dmstatus_allhalted_T_5 = _dmstatus_allhalted_T[0] & ~_dmstatus_allunavail_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 247:55]
  wire  _dmstatus_allrunning_T_6 = ~_dmstatus_allhalted_T[0] & _dmstatus_allhalted_T_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 249:57]
  wire [63:0] _WIRE_14 = {{32'd0}, sbaddress_i}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:{46,46}]
  wire [3:0] autoexecdata_idx = _autoexecdata_idx_T_1[3:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 234:{53,53}]
  wire [31:0] _GEN_4 = autoexecdata_idx[0] ? data_q_1 : data_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 310:{23,23}]
  wire  _T_19 = ~cmdbusy_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 311:13]
  wire [11:0] _cmd_valid_d_T = abstractauto_q_autoexecdata >> autoexecdata_idx; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 312:51]
  wire  _T_20 = cmderr_q == 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 313:29]
  wire [2:0] _GEN_5 = cmderr_q == 3'h0 ? 3'h1 : cmderr_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 313:45 314:18 266:23]
  wire  _GEN_6 = ~cmdbusy_i & _cmd_valid_d_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 311:25 312:21 275:27]
  wire [2:0] _GEN_7 = ~cmdbusy_i ? cmderr_q : _GEN_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 311:25]
  wire [15:0] resp_queue_data_lo = {dmcontrol_q_hartselhi,dmcontrol_q_zero0,dmcontrol_q_setresethaltreq,
    dmcontrol_q_clrresethaltreq,dmcontrol_q_ndmreset,dmcontrol_q_dmactive}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 318:38]
  wire [31:0] _resp_queue_data_T = {dmcontrol_q_haltreq,dmcontrol_q_resumereq,dmcontrol_q_hartreset,
    dmcontrol_q_ackhavereset,dmcontrol_q_zero1,dmcontrol_q_hasel,dmcontrol_q_hartsello,resp_queue_data_lo}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 318:38]
  wire  _T_22 = 8'h11 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  dmstatus_devtreevalid = 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 235:{35,35}]
  wire [3:0] dmstatus_version = 4'h2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 159:22 236:20]
  wire  dmstatus_authenticated = 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 159:22 237:26]
  wire  dmstatus_authbusy = 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 235:{35,35}]
  wire  dmstatus_hasresethaltreq = 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 159:22 238:28]
  wire  dmstatus_allhalted = _dmstatus_allhalted_T[0] & ~_dmstatus_allunavail_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 247:55]
  wire  dmstatus_anyhalted = _dmstatus_allhalted_T_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 248:55]
  wire  dmstatus_anyunavail = _dmstatus_allunavail_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 244:45]
  wire  dmstatus_allrunning = ~_dmstatus_allhalted_T[0] & _dmstatus_allhalted_T_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 249:57]
  wire  dmstatus_anyrunning = _dmstatus_allrunning_T_6; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 250:57]
  wire [12:0] resp_queue_data_lo_1 = {dmstatus_anyunavail,dmstatus_allrunning,dmstatus_allrunning,dmstatus_allhalted,
    dmstatus_allhalted,hartinfo_aligned_0_dataaccess,_WIRE__1,_WIRE__1,_WIRE__1,hartinfo_aligned_0_datasize}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 321:35]
  wire  dmstatus_anynonexistent = _dmstatus_allnonexistent_T_2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 246:41]
  wire  dmstatus_allunavail = _dmstatus_allunavail_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 243:45]
  wire  dmstatus_allresumeack = _dmstatus_allresumeack_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 241:45]
  wire  dmstatus_anyresumeack = _dmstatus_allresumeack_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 242:45]
  wire  dmstatus_allnonexistent = hartsel_o > 20'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 245:41]
  wire  dmstatus_allhavereset = _dmstatus_allhavereset_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 239:47]
  wire  dmstatus_anyhavereset = _dmstatus_allhavereset_T[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 240:47]
  wire [8:0] _dmstatus_WIRE_zero1 = 9'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 235:{35,35}]
  wire [8:0] dmstatus_zero1 = 9'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 235:{35,35}]
  wire  dmstatus_impebreak = 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 235:{35,35}]
  wire [1:0] dmstatus_zero0 = 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 235:{35,35}]
  wire [18:0] resp_queue_data_hi_1 = {_dmstatus_WIRE_zero1,_WIRE__1,lo_lo_lo_hi,dmstatus_allhavereset,
    dmstatus_allhavereset,dmstatus_allresumeack,dmstatus_allresumeack,dmstatus_anynonexistent,dmstatus_anynonexistent,
    dmstatus_anyunavail}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 321:35]
  wire [31:0] _resp_queue_data_T_1 = {resp_queue_data_hi_1,resp_queue_data_lo_1}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 321:35]
  wire  _T_23 = 8'h12 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  _GEN_9 = selected_hart ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 324:{58,58}]
  wire [3:0] _GEN_11 = selected_hart ? 4'h0 : 4'h2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 324:{58,58}]
  wire [11:0] _GEN_13 = selected_hart ? 12'h0 : 12'h380; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 324:{58,58}]
  wire [31:0] _resp_queue_data_T_2 = {8'h0,_GEN_11,3'h0,_GEN_9,_GEN_11,_GEN_13}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 324:58]
  wire  _T_24 = 8'h16 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [31:0] _resp_queue_data_T_3 = {8'h8,11'h0,cmdbusy_i,1'h0,cmderr_q,8'h2}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 327:45]
  wire  _T_25 = 8'h18 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [31:0] _resp_queue_data_T_4 = {abstractauto_q_autoexecprogbuf,abstractauto_q_zero0,abstractauto_q_autoexecdata}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 330:41]
  wire  _T_26 = 8'h17 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  _T_41 = 8'h20 == dm_csr_addr | 8'h21 == dm_csr_addr | 8'h22 == dm_csr_addr | 8'h23 == dm_csr_addr | 8'h24 ==
    dm_csr_addr | 8'h25 == dm_csr_addr | 8'h26 == dm_csr_addr | 8'h27 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [31:0] _GEN_21 = 3'h1 == dmi_req_addr[2:0] ? progbuf_q_1 : progbuf_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [31:0] _GEN_22 = 3'h2 == dmi_req_addr[2:0] ? progbuf_q_2 : _GEN_21; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [31:0] _GEN_23 = 3'h3 == dmi_req_addr[2:0] ? progbuf_q_3 : _GEN_22; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [31:0] _GEN_24 = 3'h4 == dmi_req_addr[2:0] ? progbuf_q_4 : _GEN_23; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [31:0] _GEN_25 = 3'h5 == dmi_req_addr[2:0] ? progbuf_q_5 : _GEN_24; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [31:0] _GEN_26 = 3'h6 == dmi_req_addr[2:0] ? progbuf_q_6 : _GEN_25; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [31:0] _GEN_27 = 3'h7 == dmi_req_addr[2:0] ? progbuf_q_7 : _GEN_26; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 336:{23,23}]
  wire [4:0] _cmd_valid_d_T_3 = {1'h1,dmi_req_addr[3:0]}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 338:59]
  wire [15:0] _cmd_valid_d_T_4 = abstractauto_q_autoexecprogbuf >> _cmd_valid_d_T_3[3:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 338:54]
  wire  _GEN_29 = _T_19 & _cmd_valid_d_T_4[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 337:25 338:21 275:27]
  wire  _T_48 = 8'h38 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [14:0] resp_queue_data_lo_4 = {sbcs_q_sberror,sbcs_q_sbasize,sbcs_q_sbaccess128,sbcs_q_sbaccess64,
    sbcs_q_sbaccess32,sbcs_q_sbaccess16,sbcs_q_sbaccess8}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 356:41]
  wire [31:0] _resp_queue_data_T_6 = {sbcs_q_sbversion,sbcs_q_zero0,sbcs_q_sbbusyerror,sbcs_q_sbbusy,sbcs_q_sbreadonaddr
    ,sbcs_q_sbaccess,sbcs_q_sbautoincrement,sbcs_q_sbreadondata,resp_queue_data_lo_4}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 356:41]
  wire  _T_49 = 8'h39 == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  _T_50 = 8'h3a == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  _T_51 = 8'h3c == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  _T_52 = sbbusy_i | sbcs_q_sbbusyerror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 365:22]
  wire  _GEN_31 = sbbusy_i | sbcs_q_sbbusyerror | sbcs_q_sbbusyerror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 365:45 366:28]
  wire  _GEN_32 = sbbusy_i | sbcs_q_sbbusyerror ? 1'h0 : sbcs_q_sberror == 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 277:27 365:45 368:29]
  wire [31:0] _GEN_33 = sbbusy_i | sbcs_q_sbbusyerror ? 32'h0 : sbdata_q[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 307:19 365:45 369:25]
  wire  _T_53 = 8'h3d == dm_csr_addr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [31:0] _GEN_35 = _T_52 ? 32'h0 : sbdata_q[63:32]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 307:19 373:45 376:25]
  wire  _GEN_36 = 8'h3d == dm_csr_addr ? _GEN_31 : sbcs_q_sbbusyerror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire [31:0] _GEN_37 = 8'h3d == dm_csr_addr ? _GEN_35 : 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 307:19 308:24]
  wire  _GEN_38 = 8'h3c == dm_csr_addr ? _GEN_31 : _GEN_36; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [31:0] _GEN_40 = 8'h3c == dm_csr_addr ? _GEN_33 : _GEN_37; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [31:0] _GEN_41 = 8'h3a == dm_csr_addr ? sbaddr_q[63:32] : _GEN_40; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 362:23]
  wire  _GEN_42 = 8'h3a == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_38; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_43 = 8'h3a == dm_csr_addr ? 1'h0 : 8'h3c == dm_csr_addr & _GEN_32; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_44 = 8'h39 == dm_csr_addr ? sbaddr_q[31:0] : _GEN_41; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 359:23]
  wire  _GEN_45 = 8'h39 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_42; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_46 = 8'h39 == dm_csr_addr ? 1'h0 : _GEN_43; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_47 = 8'h38 == dm_csr_addr ? _resp_queue_data_T_6 : _GEN_44; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 356:23]
  wire  _GEN_48 = 8'h38 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_45; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_49 = 8'h38 == dm_csr_addr ? 1'h0 : _GEN_46; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_50 = 8'h35 == dm_csr_addr ? halted_flat2_0 : _GEN_47; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 353:23]
  wire  _GEN_51 = 8'h35 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_48; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_52 = 8'h35 == dm_csr_addr ? 1'h0 : _GEN_49; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_53 = 8'h34 == dm_csr_addr ? haltsum2 : _GEN_50; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 350:23]
  wire  _GEN_54 = 8'h34 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_51; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_55 = 8'h34 == dm_csr_addr ? 1'h0 : _GEN_52; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_56 = 8'h13 == dm_csr_addr ? haltsum1 : _GEN_53; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 347:23]
  wire  _GEN_57 = 8'h13 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_54; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_58 = 8'h13 == dm_csr_addr ? 1'h0 : _GEN_55; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_59 = 8'h40 == dm_csr_addr ? haltsum0 : _GEN_56; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 344:23]
  wire  _GEN_60 = 8'h40 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_57; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_61 = 8'h40 == dm_csr_addr ? 1'h0 : _GEN_58; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_62 = 8'h20 == dm_csr_addr | 8'h21 == dm_csr_addr | 8'h22 == dm_csr_addr | 8'h23 == dm_csr_addr | 8'h24
     == dm_csr_addr | 8'h25 == dm_csr_addr | 8'h26 == dm_csr_addr | 8'h27 == dm_csr_addr ? _GEN_27 : _GEN_59; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 336:23]
  wire [2:0] _GEN_64 = 8'h20 == dm_csr_addr | 8'h21 == dm_csr_addr | 8'h22 == dm_csr_addr | 8'h23 == dm_csr_addr | 8'h24
     == dm_csr_addr | 8'h25 == dm_csr_addr | 8'h26 == dm_csr_addr | 8'h27 == dm_csr_addr ? _GEN_7 : cmderr_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_65 = 8'h20 == dm_csr_addr | 8'h21 == dm_csr_addr | 8'h22 == dm_csr_addr | 8'h23 == dm_csr_addr | 8'h24 ==
    dm_csr_addr | 8'h25 == dm_csr_addr | 8'h26 == dm_csr_addr | 8'h27 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_60; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_66 = 8'h20 == dm_csr_addr | 8'h21 == dm_csr_addr | 8'h22 == dm_csr_addr | 8'h23 == dm_csr_addr | 8'h24 ==
    dm_csr_addr | 8'h25 == dm_csr_addr | 8'h26 == dm_csr_addr | 8'h27 == dm_csr_addr ? 1'h0 : _GEN_61; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_67 = 8'h17 == dm_csr_addr ? 32'h0 : _GEN_62; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 333:23]
  wire  _GEN_68 = 8'h17 == dm_csr_addr ? 1'h0 : (8'h20 == dm_csr_addr | 8'h21 == dm_csr_addr | 8'h22 == dm_csr_addr | 8'h23
     == dm_csr_addr | 8'h24 == dm_csr_addr | 8'h25 == dm_csr_addr | 8'h26 == dm_csr_addr | 8'h27 == dm_csr_addr) &
    _GEN_29; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 275:27]
  wire [2:0] _GEN_69 = 8'h17 == dm_csr_addr ? cmderr_q : _GEN_64; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_70 = 8'h17 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_65; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_71 = 8'h17 == dm_csr_addr ? 1'h0 : _GEN_66; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_72 = 8'h18 == dm_csr_addr ? _resp_queue_data_T_4 : _GEN_67; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 330:23]
  wire  _GEN_73 = 8'h18 == dm_csr_addr ? 1'h0 : _GEN_68; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 275:27]
  wire [2:0] _GEN_74 = 8'h18 == dm_csr_addr ? cmderr_q : _GEN_69; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_75 = 8'h18 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_70; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_76 = 8'h18 == dm_csr_addr ? 1'h0 : _GEN_71; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_77 = 8'h16 == dm_csr_addr ? _resp_queue_data_T_3 : _GEN_72; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 327:23]
  wire  _GEN_78 = 8'h16 == dm_csr_addr ? 1'h0 : _GEN_73; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 275:27]
  wire [2:0] _GEN_79 = 8'h16 == dm_csr_addr ? cmderr_q : _GEN_74; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_80 = 8'h16 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_75; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_81 = 8'h16 == dm_csr_addr ? 1'h0 : _GEN_76; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_82 = 8'h12 == dm_csr_addr ? _resp_queue_data_T_2 : _GEN_77; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 324:23]
  wire  _GEN_83 = 8'h12 == dm_csr_addr ? 1'h0 : _GEN_78; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 275:27]
  wire [2:0] _GEN_84 = 8'h12 == dm_csr_addr ? cmderr_q : _GEN_79; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_85 = 8'h12 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_80; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_86 = 8'h12 == dm_csr_addr ? 1'h0 : _GEN_81; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_87 = 8'h11 == dm_csr_addr ? _resp_queue_data_T_1 : _GEN_82; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 321:23]
  wire  _GEN_88 = 8'h11 == dm_csr_addr ? 1'h0 : _GEN_83; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 275:27]
  wire [2:0] _GEN_89 = 8'h11 == dm_csr_addr ? cmderr_q : _GEN_84; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_90 = 8'h11 == dm_csr_addr ? sbcs_q_sbbusyerror : _GEN_85; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_91 = 8'h11 == dm_csr_addr ? 1'h0 : _GEN_86; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_92 = _T_65 ? _resp_queue_data_T : _GEN_87; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 318:23]
  wire  _GEN_93 = _T_65 ? 1'h0 : _GEN_88; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 275:27]
  wire [2:0] _GEN_94 = _T_65 ? cmderr_q : _GEN_89; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 308:24]
  wire  _GEN_95 = _T_65 ? sbcs_q_sbbusyerror : _GEN_90; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_96 = _T_65 ? 1'h0 : _GEN_91; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire [31:0] _GEN_97 = _T_60 ? _GEN_4 : _GEN_92; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 310:23]
  wire  _GEN_98 = _T_60 ? _GEN_6 : _GEN_93; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire [2:0] _GEN_99 = _T_60 ? _GEN_7 : _GEN_94; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24]
  wire  _GEN_100 = _T_60 ? sbcs_q_sbbusyerror : _GEN_95; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 308:24]
  wire  _GEN_101 = _T_60 ? 1'h0 : _GEN_96; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 308:24 277:27]
  wire  _GEN_103 = _T_55 & dmi_req_op == 2'h1 & _GEN_98; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 275:27 306:68]
  wire [2:0] _GEN_104 = _T_55 & dmi_req_op == 2'h1 ? _GEN_99 : cmderr_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23 306:68]
  wire  _GEN_105 = _T_55 & dmi_req_op == 2'h1 ? _GEN_100 : sbcs_q_sbbusyerror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 306:68]
  wire [31:0] _GEN_107 = ~dmi_req_addr[0] ? dmi_req_data : data_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23 389:{58,58}]
  wire [31:0] _GEN_108 = dmi_req_addr[0] ? dmi_req_data : data_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23 389:{58,58}]
  wire [2:0] _GEN_109 = _T_20 ? 3'h1 : _GEN_104; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 392:47 393:20]
  wire [31:0] _GEN_110 = _T_19 ? _GEN_107 : data_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23 388:27]
  wire [31:0] _GEN_111 = _T_19 ? _GEN_108 : data_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23 388:27]
  wire [2:0] _GEN_113 = _T_19 ? _GEN_104 : _GEN_109; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 388:27]
  wire [3:0] _GEN_399 = _T_24 ? dmi_req_data[7:4] : 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire [3:0] _GEN_458 = _T_23 ? 4'h0 : _GEN_399; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] _GEN_517 = _T_22 ? 4'h0 : _GEN_458; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] _GEN_591 = 8'h10 == dm_csr_addr ? 4'h0 : _GEN_517; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] _GEN_669 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 4'h0 : _GEN_591; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] a_abstractcs_zero0 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_669 : 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire [3:0] _GEN_400 = _T_24 ? dmi_req_data[3:0] : 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire [3:0] _GEN_459 = _T_23 ? 4'h0 : _GEN_400; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] _GEN_518 = _T_22 ? 4'h0 : _GEN_459; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] _GEN_592 = 8'h10 == dm_csr_addr ? 4'h0 : _GEN_518; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] _GEN_670 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 4'h0 : _GEN_592; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [3:0] a_abstractcs_datacount = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_670 : 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire  _GEN_397 = _T_24 & dmi_req_data[11]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire  _GEN_456 = _T_23 ? 1'h0 : _GEN_397; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  _GEN_515 = _T_22 ? 1'h0 : _GEN_456; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  _GEN_589 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_515; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  _GEN_667 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_589; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  a_abstractcs_zero1 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_667; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire [2:0] _GEN_398 = _T_24 ? dmi_req_data[10:8] : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire [2:0] _GEN_457 = _T_23 ? 3'h0 : _GEN_398; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] _GEN_516 = _T_22 ? 3'h0 : _GEN_457; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] _GEN_590 = 8'h10 == dm_csr_addr ? 3'h0 : _GEN_516; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] _GEN_668 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h0 : _GEN_590; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] a_abstractcs_cmderr = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_668 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire [10:0] _GEN_395 = _T_24 ? dmi_req_data[23:13] : 11'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire [10:0] _GEN_454 = _T_23 ? 11'h0 : _GEN_395; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [10:0] _GEN_513 = _T_22 ? 11'h0 : _GEN_454; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [10:0] _GEN_587 = 8'h10 == dm_csr_addr ? 11'h0 : _GEN_513; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [10:0] _GEN_665 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 11'h0 : _GEN_587; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [10:0] a_abstractcs_zero2 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_665 : 11'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire  _GEN_396 = _T_24 & dmi_req_data[12]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire  _GEN_455 = _T_23 ? 1'h0 : _GEN_396; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  _GEN_514 = _T_22 ? 1'h0 : _GEN_455; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  _GEN_588 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_514; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  _GEN_666 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_588; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire  a_abstractcs_busy = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_666; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire [2:0] _GEN_393 = _T_24 ? dmi_req_data[31:29] : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire [2:0] _GEN_452 = _T_23 ? 3'h0 : _GEN_393; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] _GEN_511 = _T_22 ? 3'h0 : _GEN_452; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] _GEN_585 = 8'h10 == dm_csr_addr ? 3'h0 : _GEN_511; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] _GEN_663 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h0 : _GEN_585; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [2:0] a_abstractcs_zero3 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_663 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire [4:0] _GEN_394 = _T_24 ? dmi_req_data[28:24] : 5'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 412:20 282:27]
  wire [4:0] _GEN_453 = _T_23 ? 5'h0 : _GEN_394; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [4:0] _GEN_512 = _T_22 ? 5'h0 : _GEN_453; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [4:0] _GEN_586 = 8'h10 == dm_csr_addr ? 5'h0 : _GEN_512; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [4:0] _GEN_664 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 5'h0 : _GEN_586; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 282:27]
  wire [4:0] a_abstractcs_progbufsize = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_664 : 5'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 282:27 383:69]
  wire [31:0] _cmderr_d_T = {a_abstractcs_zero3,a_abstractcs_progbufsize,a_abstractcs_zero2,a_abstractcs_busy,
    a_abstractcs_zero1,a_abstractcs_cmderr,a_abstractcs_zero0,a_abstractcs_datacount}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 415:44]
  wire [2:0] _cmderr_d_T_9 = ~_cmderr_d_T[10:8]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 415:22]
  wire [2:0] _cmderr_d_T_10 = _cmderr_d_T_9 & cmderr_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 415:70]
  wire [2:0] _GEN_123 = _T_19 ? _cmderr_d_T_10 : _GEN_109; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 414:25 415:18]
  wire  _GEN_125 = _T_19 | _GEN_103; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 422:25 423:21]
  wire [7:0] _GEN_126 = _T_19 ? dmi_req_data[31:24] : command_q[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 422:25 424:19 267:23]
  wire [23:0] _GEN_127 = _T_19 ? dmi_req_data[23:0] : command_q[23:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 422:25 424:19 267:23]
  wire [15:0] _abstractauto_d_autoexecprogbuf_WIRE = {{8'd0}, dmi_req_data[23:16]}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 434:{88,88}]
  wire [15:0] _GEN_130 = _T_19 ? _abstractauto_d_autoexecprogbuf_WIRE : abstractauto_q_autoexecprogbuf; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 431:25 434:40]
  wire [11:0] _abstractauto_d_autoexecdata_WIRE = {{10'd0}, dmi_req_data[1:0]}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 433:{77,77}]
  wire [11:0] _GEN_132 = _T_19 ? _abstractauto_d_autoexecdata_WIRE : abstractauto_q_autoexecdata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 431:25 433:37]
  wire [31:0] _GEN_134 = 3'h0 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_135 = 3'h1 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_136 = 3'h2 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_137 = 3'h3 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_3; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_138 = 3'h4 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_139 = 3'h5 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_140 = 3'h6 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_6; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_141 = 3'h7 == dmi_req_addr[2:0] ? dmi_req_data : progbuf_q_7; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 442:{61,61}]
  wire [31:0] _GEN_143 = _T_19 ? _GEN_134 : progbuf_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_144 = _T_19 ? _GEN_135 : progbuf_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_145 = _T_19 ? _GEN_136 : progbuf_q_2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_146 = _T_19 ? _GEN_137 : progbuf_q_3; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_147 = _T_19 ? _GEN_138 : progbuf_q_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_148 = _T_19 ? _GEN_139 : progbuf_q_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_149 = _T_19 ? _GEN_140 : progbuf_q_6; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire [31:0] _GEN_150 = _T_19 ? _GEN_141 : progbuf_q_7; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 441:25]
  wire  _GEN_151 = _T_19 ? _cmd_valid_d_T_4[0] : _GEN_103; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 441:25 447:21]
  wire  _GEN_156 = sbbusy_i ? 1'h0 : dmi_req_data[22]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_260 = _T_41 ? 1'h0 : _T_48 & _GEN_156; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_309 = _T_25 ? 1'h0 : _GEN_260; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_360 = _T_26 ? 1'h0 : _GEN_309; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_419 = _T_24 ? 1'h0 : _GEN_360; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_478 = _T_23 ? 1'h0 : _GEN_419; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_537 = _T_22 ? 1'h0 : _GEN_478; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_611 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_537; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_687 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_611; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbbusyerror = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_687; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire [2:0] _GEN_162 = sbbusy_i ? 3'h0 : dmi_req_data[14:12]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire [2:0] _GEN_220 = _T_48 ? _GEN_162 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_266 = _T_41 ? 3'h0 : _GEN_220; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_315 = _T_25 ? 3'h0 : _GEN_266; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_366 = _T_26 ? 3'h0 : _GEN_315; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_425 = _T_24 ? 3'h0 : _GEN_366; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_484 = _T_23 ? 3'h0 : _GEN_425; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_543 = _T_22 ? 3'h0 : _GEN_484; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_617 = 8'h10 == dm_csr_addr ? 3'h0 : _GEN_543; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_693 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h0 : _GEN_617; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] sbcs_sberror = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_693 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire [2:0] _sbcs_d_sberror_T = ~sbcs_sberror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 461:53]
  wire [2:0] _sbcs_d_sberror_T_1 = sbcs_q_sberror & _sbcs_d_sberror_T; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 461:50]
  wire  _GEN_153 = sbbusy_i | sbcs_q_sbbusyerror & ~sbcs_sbbusyerror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 455:28 460:28]
  wire [2:0] _GEN_154 = sbbusy_i ? 3'h0 : dmi_req_data[31:29]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire [5:0] _GEN_155 = sbbusy_i ? 6'h0 : dmi_req_data[28:23]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_157 = sbbusy_i ? 1'h0 : dmi_req_data[21]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_158 = sbbusy_i ? 1'h0 : dmi_req_data[20]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire [2:0] _GEN_159 = sbbusy_i ? 3'h0 : dmi_req_data[19:17]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_160 = sbbusy_i ? 1'h0 : dmi_req_data[16]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_161 = sbbusy_i ? 1'h0 : dmi_req_data[15]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire [6:0] _GEN_163 = sbbusy_i ? 7'h0 : dmi_req_data[11:5]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_164 = sbbusy_i ? 1'h0 : dmi_req_data[4]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_165 = sbbusy_i ? 1'h0 : dmi_req_data[3]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_166 = sbbusy_i ? 1'h0 : dmi_req_data[2]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_167 = sbbusy_i ? 1'h0 : dmi_req_data[1]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire  _GEN_168 = sbbusy_i ? 1'h0 : dmi_req_data[0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 454:23 281:27 457:14]
  wire [2:0] _GEN_212 = _T_48 ? _GEN_154 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_258 = _T_41 ? 3'h0 : _GEN_212; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_307 = _T_25 ? 3'h0 : _GEN_258; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_358 = _T_26 ? 3'h0 : _GEN_307; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_417 = _T_24 ? 3'h0 : _GEN_358; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_476 = _T_23 ? 3'h0 : _GEN_417; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_535 = _T_22 ? 3'h0 : _GEN_476; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_609 = 8'h10 == dm_csr_addr ? 3'h0 : _GEN_535; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_685 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h0 : _GEN_609; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] sbcs_sbversion = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_685 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire [2:0] _GEN_169 = sbbusy_i ? 3'h1 : sbcs_sbversion; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 454:23 458:16]
  wire [5:0] _GEN_213 = _T_48 ? _GEN_155 : 6'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_259 = _T_41 ? 6'h0 : _GEN_213; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_308 = _T_25 ? 6'h0 : _GEN_259; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_359 = _T_26 ? 6'h0 : _GEN_308; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_418 = _T_24 ? 6'h0 : _GEN_359; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_477 = _T_23 ? 6'h0 : _GEN_418; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_536 = _T_22 ? 6'h0 : _GEN_477; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_610 = 8'h10 == dm_csr_addr ? 6'h0 : _GEN_536; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] _GEN_686 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 6'h0 : _GEN_610; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [5:0] sbcs_zero0 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_686 : 6'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire [5:0] _GEN_170 = sbbusy_i ? sbcs_q_zero0 : sbcs_zero0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 454:23 458:16]
  wire  _GEN_261 = _T_41 ? 1'h0 : _T_48 & _GEN_157; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_310 = _T_25 ? 1'h0 : _GEN_261; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_361 = _T_26 ? 1'h0 : _GEN_310; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_420 = _T_24 ? 1'h0 : _GEN_361; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_479 = _T_23 ? 1'h0 : _GEN_420; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_538 = _T_22 ? 1'h0 : _GEN_479; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_612 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_538; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_688 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_612; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbbusy = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_688; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_171 = sbbusy_i ? sbbusy_i : sbcs_sbbusy; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 454:23 458:16]
  wire  _GEN_262 = _T_41 ? 1'h0 : _T_48 & _GEN_158; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_311 = _T_25 ? 1'h0 : _GEN_262; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_362 = _T_26 ? 1'h0 : _GEN_311; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_421 = _T_24 ? 1'h0 : _GEN_362; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_480 = _T_23 ? 1'h0 : _GEN_421; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_539 = _T_22 ? 1'h0 : _GEN_480; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_613 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_539; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_689 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_613; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbreadonaddr = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_689; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_172 = sbbusy_i ? sbcs_q_sbreadonaddr : sbcs_sbreadonaddr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 454:23 458:16]
  wire [2:0] _GEN_217 = _T_48 ? _GEN_159 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_263 = _T_41 ? 3'h0 : _GEN_217; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_312 = _T_25 ? 3'h0 : _GEN_263; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_363 = _T_26 ? 3'h0 : _GEN_312; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_422 = _T_24 ? 3'h0 : _GEN_363; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_481 = _T_23 ? 3'h0 : _GEN_422; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_540 = _T_22 ? 3'h0 : _GEN_481; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_614 = 8'h10 == dm_csr_addr ? 3'h0 : _GEN_540; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] _GEN_690 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h0 : _GEN_614; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [2:0] sbcs_sbaccess = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_690 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire [2:0] _GEN_173 = sbbusy_i ? 3'h2 : sbcs_sbaccess; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 454:23 458:16]
  wire  _GEN_264 = _T_41 ? 1'h0 : _T_48 & _GEN_160; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_313 = _T_25 ? 1'h0 : _GEN_264; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_364 = _T_26 ? 1'h0 : _GEN_313; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_423 = _T_24 ? 1'h0 : _GEN_364; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_482 = _T_23 ? 1'h0 : _GEN_423; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_541 = _T_22 ? 1'h0 : _GEN_482; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_615 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_541; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_691 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_615; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbautoincrement = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_691; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_174 = sbbusy_i ? sbcs_q_sbautoincrement : sbcs_sbautoincrement; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 454:23 458:16]
  wire  _GEN_265 = _T_41 ? 1'h0 : _T_48 & _GEN_161; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_314 = _T_25 ? 1'h0 : _GEN_265; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_365 = _T_26 ? 1'h0 : _GEN_314; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_424 = _T_24 ? 1'h0 : _GEN_365; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_483 = _T_23 ? 1'h0 : _GEN_424; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_542 = _T_22 ? 1'h0 : _GEN_483; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_616 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_542; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_692 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_616; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbreadondata = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_692; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_175 = sbbusy_i ? sbcs_q_sbreadondata : sbcs_sbreadondata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 454:23 458:16]
  wire [2:0] _GEN_176 = sbbusy_i ? sbcs_q_sberror : _sbcs_d_sberror_T_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 454:23 461:28]
  wire [6:0] _GEN_221 = _T_48 ? _GEN_163 : 7'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_267 = _T_41 ? 7'h0 : _GEN_221; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_316 = _T_25 ? 7'h0 : _GEN_267; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_367 = _T_26 ? 7'h0 : _GEN_316; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_426 = _T_24 ? 7'h0 : _GEN_367; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_485 = _T_23 ? 7'h0 : _GEN_426; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_544 = _T_22 ? 7'h0 : _GEN_485; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_618 = 8'h10 == dm_csr_addr ? 7'h0 : _GEN_544; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] _GEN_694 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 7'h0 : _GEN_618; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire [6:0] sbcs_sbasize = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_694 : 7'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire [6:0] _GEN_177 = sbbusy_i ? 7'h20 : sbcs_sbasize; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 454:23 458:16]
  wire  _GEN_268 = _T_41 ? 1'h0 : _T_48 & _GEN_164; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_317 = _T_25 ? 1'h0 : _GEN_268; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_368 = _T_26 ? 1'h0 : _GEN_317; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_427 = _T_24 ? 1'h0 : _GEN_368; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_486 = _T_23 ? 1'h0 : _GEN_427; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_545 = _T_22 ? 1'h0 : _GEN_486; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_619 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_545; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_695 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_619; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbaccess128 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_695; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_178 = sbbusy_i ? 1'h0 : sbcs_sbaccess128; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 454:23 458:16]
  wire  _GEN_269 = _T_41 ? 1'h0 : _T_48 & _GEN_165; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_318 = _T_25 ? 1'h0 : _GEN_269; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_369 = _T_26 ? 1'h0 : _GEN_318; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_428 = _T_24 ? 1'h0 : _GEN_369; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_487 = _T_23 ? 1'h0 : _GEN_428; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_546 = _T_22 ? 1'h0 : _GEN_487; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_620 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_546; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_696 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_620; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbaccess64 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_696; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_179 = sbbusy_i ? 1'h0 : sbcs_sbaccess64; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 454:23 458:16]
  wire  _GEN_270 = _T_41 ? 1'h0 : _T_48 & _GEN_166; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_319 = _T_25 ? 1'h0 : _GEN_270; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_370 = _T_26 ? 1'h0 : _GEN_319; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_429 = _T_24 ? 1'h0 : _GEN_370; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_488 = _T_23 ? 1'h0 : _GEN_429; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_547 = _T_22 ? 1'h0 : _GEN_488; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_621 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_547; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_697 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_621; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbaccess32 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_697; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_180 = sbbusy_i | sbcs_sbaccess32; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 301:23 454:23 458:16]
  wire  _GEN_271 = _T_41 ? 1'h0 : _T_48 & _GEN_167; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_320 = _T_25 ? 1'h0 : _GEN_271; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_371 = _T_26 ? 1'h0 : _GEN_320; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_430 = _T_24 ? 1'h0 : _GEN_371; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_489 = _T_23 ? 1'h0 : _GEN_430; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_548 = _T_22 ? 1'h0 : _GEN_489; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_622 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_548; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_698 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_622; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbaccess16 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_698; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_181 = sbbusy_i ? 1'h0 : sbcs_sbaccess16; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 454:23 458:16]
  wire  _GEN_272 = _T_41 ? 1'h0 : _T_48 & _GEN_168; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_321 = _T_25 ? 1'h0 : _GEN_272; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_372 = _T_26 ? 1'h0 : _GEN_321; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_431 = _T_24 ? 1'h0 : _GEN_372; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_490 = _T_23 ? 1'h0 : _GEN_431; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_549 = _T_22 ? 1'h0 : _GEN_490; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_623 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_549; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  _GEN_699 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_623; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 281:27]
  wire  sbcs_sbaccess8 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_699; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 281:27 383:69]
  wire  _GEN_182 = sbbusy_i ? 1'h0 : sbcs_sbaccess8; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 454:23 458:16]
  wire  _GEN_183 = _T_52 | _GEN_105; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 466:45 467:28]
  wire [31:0] _GEN_184 = _T_52 ? _WIRE_14[31:0] : dmi_req_data; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 466:45 469:21]
  wire [31:0] _GEN_187 = _T_52 ? _WIRE_14[63:32] : dmi_req_data; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 475:45 478:21]
  wire [31:0] _GEN_189 = _T_52 ? sbdata_q[31:0] : dmi_req_data; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 483:45 486:21]
  wire [31:0] _GEN_192 = _T_52 ? sbdata_q[63:32] : dmi_req_data; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 492:45 495:21]
  wire  _GEN_193 = _T_53 ? _GEN_183 : _GEN_105; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [31:0] _GEN_194 = _T_53 ? _GEN_192 : sbdata_q[63:32]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_195 = _T_51 ? _GEN_183 : _GEN_193; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [31:0] _GEN_196 = _T_51 ? _GEN_189 : sbdata_q[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [31:0] _GEN_198 = _T_51 ? sbdata_q[63:32] : _GEN_194; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_199 = _T_50 ? _GEN_183 : _GEN_195; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [31:0] _GEN_200 = _T_50 ? _GEN_187 : _WIRE_14[63:32]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_201 = _T_50 ? sbdata_q[31:0] : _GEN_196; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [31:0] _GEN_203 = _T_50 ? sbdata_q[63:32] : _GEN_198; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_204 = _T_49 ? _GEN_183 : _GEN_199; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [31:0] _GEN_205 = _T_49 ? _GEN_184 : _WIRE_14[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_207 = _T_49 ? _WIRE_14[63:32] : _GEN_200; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_208 = _T_49 ? sbdata_q[31:0] : _GEN_201; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [31:0] _GEN_210 = _T_49 ? sbdata_q[63:32] : _GEN_203; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_211 = _T_48 ? _GEN_153 : _GEN_204; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_227 = _T_48 ? _GEN_169 : 3'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_228 = _T_48 ? _GEN_170 : sbcs_q_zero0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_229 = _T_48 ? _GEN_171 : sbbusy_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_230 = _T_48 ? _GEN_172 : sbcs_q_sbreadonaddr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_231 = _T_48 ? _GEN_173 : 3'h2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_232 = _T_48 ? _GEN_174 : sbcs_q_sbautoincrement; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_233 = _T_48 ? _GEN_175 : sbcs_q_sbreadondata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_234 = _T_48 ? _GEN_176 : sbcs_q_sberror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_235 = _T_48 ? _GEN_177 : 7'h20; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_238 = _T_48 ? _GEN_180 : 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 301:23 384:25]
  wire [31:0] _GEN_241 = _T_48 ? _WIRE_14[31:0] : _GEN_205; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_242 = _T_48 ? 1'h0 : _T_49 & _GEN_32; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_243 = _T_48 ? _WIRE_14[63:32] : _GEN_207; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_244 = _T_48 ? sbdata_q[31:0] : _GEN_208; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [31:0] _GEN_246 = _T_48 ? sbdata_q[63:32] : _GEN_210; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [31:0] _GEN_247 = _T_41 ? _GEN_143 : progbuf_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_248 = _T_41 ? _GEN_144 : progbuf_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_249 = _T_41 ? _GEN_145 : progbuf_q_2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_250 = _T_41 ? _GEN_146 : progbuf_q_3; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_251 = _T_41 ? _GEN_147 : progbuf_q_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_252 = _T_41 ? _GEN_148 : progbuf_q_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_253 = _T_41 ? _GEN_149 : progbuf_q_6; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_254 = _T_41 ? _GEN_150 : progbuf_q_7; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire  _GEN_255 = _T_41 ? _GEN_151 : _GEN_103; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_256 = _T_41 ? _GEN_113 : _GEN_104; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire  _GEN_257 = _T_41 ? _GEN_105 : _GEN_211; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_273 = _T_41 ? 3'h1 : _GEN_227; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_274 = _T_41 ? sbcs_q_zero0 : _GEN_228; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_275 = _T_41 ? sbbusy_i : _GEN_229; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_276 = _T_41 ? sbcs_q_sbreadonaddr : _GEN_230; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_277 = _T_41 ? 3'h2 : _GEN_231; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_278 = _T_41 ? sbcs_q_sbautoincrement : _GEN_232; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_279 = _T_41 ? sbcs_q_sbreadondata : _GEN_233; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_280 = _T_41 ? sbcs_q_sberror : _GEN_234; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_281 = _T_41 ? 7'h20 : _GEN_235; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_282 = _T_41 ? 1'h0 : _T_48 & _GEN_178; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_283 = _T_41 ? 1'h0 : _T_48 & _GEN_179; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_285 = _T_41 ? 1'h0 : _T_48 & _GEN_181; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_286 = _T_41 ? 1'h0 : _T_48 & _GEN_182; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_287 = _T_41 ? _WIRE_14[31:0] : _GEN_241; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_288 = _T_41 ? 1'h0 : _GEN_242; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_289 = _T_41 ? _WIRE_14[63:32] : _GEN_243; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_290 = _T_41 ? sbdata_q[31:0] : _GEN_244; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_291 = _T_41 ? 1'h0 : _GEN_49; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_292 = _T_41 ? sbdata_q[63:32] : _GEN_246; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [15:0] _GEN_293 = _T_25 ? _GEN_130 : abstractauto_q_autoexecprogbuf; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_295 = _T_25 ? _GEN_132 : abstractauto_q_autoexecdata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [2:0] _GEN_296 = _T_25 ? _GEN_113 : _GEN_256; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [31:0] _GEN_297 = _T_25 ? progbuf_q_0 : _GEN_247; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_298 = _T_25 ? progbuf_q_1 : _GEN_248; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_299 = _T_25 ? progbuf_q_2 : _GEN_249; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_300 = _T_25 ? progbuf_q_3 : _GEN_250; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_301 = _T_25 ? progbuf_q_4 : _GEN_251; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_302 = _T_25 ? progbuf_q_5 : _GEN_252; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_303 = _T_25 ? progbuf_q_6 : _GEN_253; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_304 = _T_25 ? progbuf_q_7 : _GEN_254; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire  _GEN_305 = _T_25 ? _GEN_103 : _GEN_255; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire  _GEN_306 = _T_25 ? _GEN_105 : _GEN_257; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_322 = _T_25 ? 3'h1 : _GEN_273; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_323 = _T_25 ? sbcs_q_zero0 : _GEN_274; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_324 = _T_25 ? sbbusy_i : _GEN_275; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_325 = _T_25 ? sbcs_q_sbreadonaddr : _GEN_276; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_326 = _T_25 ? 3'h2 : _GEN_277; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_327 = _T_25 ? sbcs_q_sbautoincrement : _GEN_278; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_328 = _T_25 ? sbcs_q_sbreadondata : _GEN_279; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_329 = _T_25 ? sbcs_q_sberror : _GEN_280; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_330 = _T_25 ? 7'h20 : _GEN_281; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_331 = _T_25 ? 1'h0 : _GEN_282; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_332 = _T_25 ? 1'h0 : _GEN_283; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_334 = _T_25 ? 1'h0 : _GEN_285; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_335 = _T_25 ? 1'h0 : _GEN_286; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_336 = _T_25 ? _WIRE_14[31:0] : _GEN_287; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_337 = _T_25 ? 1'h0 : _GEN_288; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_338 = _T_25 ? _WIRE_14[63:32] : _GEN_289; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_339 = _T_25 ? sbdata_q[31:0] : _GEN_290; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_340 = _T_25 ? 1'h0 : _GEN_291; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_341 = _T_25 ? sbdata_q[63:32] : _GEN_292; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_342 = _T_26 ? _GEN_125 : _GEN_305; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [7:0] _GEN_343 = _T_26 ? _GEN_126 : command_q[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [23:0] _GEN_344 = _T_26 ? _GEN_127 : command_q[23:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [2:0] _GEN_345 = _T_26 ? _GEN_113 : _GEN_296; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [15:0] _GEN_346 = _T_26 ? abstractauto_q_autoexecprogbuf : _GEN_293; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_348 = _T_26 ? abstractauto_q_autoexecdata : _GEN_295; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [31:0] _GEN_349 = _T_26 ? progbuf_q_0 : _GEN_297; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_350 = _T_26 ? progbuf_q_1 : _GEN_298; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_351 = _T_26 ? progbuf_q_2 : _GEN_299; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_352 = _T_26 ? progbuf_q_3 : _GEN_300; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_353 = _T_26 ? progbuf_q_4 : _GEN_301; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_354 = _T_26 ? progbuf_q_5 : _GEN_302; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_355 = _T_26 ? progbuf_q_6 : _GEN_303; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_356 = _T_26 ? progbuf_q_7 : _GEN_304; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire  _GEN_357 = _T_26 ? _GEN_105 : _GEN_306; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_373 = _T_26 ? 3'h1 : _GEN_322; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_374 = _T_26 ? sbcs_q_zero0 : _GEN_323; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_375 = _T_26 ? sbbusy_i : _GEN_324; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_376 = _T_26 ? sbcs_q_sbreadonaddr : _GEN_325; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_377 = _T_26 ? 3'h2 : _GEN_326; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_378 = _T_26 ? sbcs_q_sbautoincrement : _GEN_327; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_379 = _T_26 ? sbcs_q_sbreadondata : _GEN_328; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_380 = _T_26 ? sbcs_q_sberror : _GEN_329; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_381 = _T_26 ? 7'h20 : _GEN_330; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_382 = _T_26 ? 1'h0 : _GEN_331; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_383 = _T_26 ? 1'h0 : _GEN_332; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_385 = _T_26 ? 1'h0 : _GEN_334; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_386 = _T_26 ? 1'h0 : _GEN_335; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_387 = _T_26 ? _WIRE_14[31:0] : _GEN_336; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_388 = _T_26 ? 1'h0 : _GEN_337; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_389 = _T_26 ? _WIRE_14[63:32] : _GEN_338; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_390 = _T_26 ? sbdata_q[31:0] : _GEN_339; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_391 = _T_26 ? 1'h0 : _GEN_340; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_392 = _T_26 ? sbdata_q[63:32] : _GEN_341; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [2:0] _GEN_401 = _T_24 ? _GEN_123 : _GEN_345; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire  _GEN_402 = _T_24 ? _GEN_103 : _GEN_342; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [7:0] _GEN_403 = _T_24 ? command_q[31:24] : _GEN_343; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [23:0] _GEN_404 = _T_24 ? command_q[23:0] : _GEN_344; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [15:0] _GEN_405 = _T_24 ? abstractauto_q_autoexecprogbuf : _GEN_346; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_407 = _T_24 ? abstractauto_q_autoexecdata : _GEN_348; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [31:0] _GEN_408 = _T_24 ? progbuf_q_0 : _GEN_349; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_409 = _T_24 ? progbuf_q_1 : _GEN_350; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_410 = _T_24 ? progbuf_q_2 : _GEN_351; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_411 = _T_24 ? progbuf_q_3 : _GEN_352; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_412 = _T_24 ? progbuf_q_4 : _GEN_353; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_413 = _T_24 ? progbuf_q_5 : _GEN_354; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_414 = _T_24 ? progbuf_q_6 : _GEN_355; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_415 = _T_24 ? progbuf_q_7 : _GEN_356; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire  _GEN_416 = _T_24 ? _GEN_105 : _GEN_357; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_432 = _T_24 ? 3'h1 : _GEN_373; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_433 = _T_24 ? sbcs_q_zero0 : _GEN_374; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_434 = _T_24 ? sbbusy_i : _GEN_375; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_435 = _T_24 ? sbcs_q_sbreadonaddr : _GEN_376; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_436 = _T_24 ? 3'h2 : _GEN_377; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_437 = _T_24 ? sbcs_q_sbautoincrement : _GEN_378; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_438 = _T_24 ? sbcs_q_sbreadondata : _GEN_379; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_439 = _T_24 ? sbcs_q_sberror : _GEN_380; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_440 = _T_24 ? 7'h20 : _GEN_381; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_441 = _T_24 ? 1'h0 : _GEN_382; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_442 = _T_24 ? 1'h0 : _GEN_383; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_444 = _T_24 ? 1'h0 : _GEN_385; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_445 = _T_24 ? 1'h0 : _GEN_386; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_446 = _T_24 ? _WIRE_14[31:0] : _GEN_387; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_447 = _T_24 ? 1'h0 : _GEN_388; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_448 = _T_24 ? _WIRE_14[63:32] : _GEN_389; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_449 = _T_24 ? sbdata_q[31:0] : _GEN_390; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_450 = _T_24 ? 1'h0 : _GEN_391; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_451 = _T_24 ? sbdata_q[63:32] : _GEN_392; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [2:0] _GEN_460 = _T_23 ? _GEN_104 : _GEN_401; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire  _GEN_461 = _T_23 ? _GEN_103 : _GEN_402; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [7:0] _GEN_462 = _T_23 ? command_q[31:24] : _GEN_403; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [23:0] _GEN_463 = _T_23 ? command_q[23:0] : _GEN_404; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [15:0] _GEN_464 = _T_23 ? abstractauto_q_autoexecprogbuf : _GEN_405; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_466 = _T_23 ? abstractauto_q_autoexecdata : _GEN_407; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [31:0] _GEN_467 = _T_23 ? progbuf_q_0 : _GEN_408; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_468 = _T_23 ? progbuf_q_1 : _GEN_409; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_469 = _T_23 ? progbuf_q_2 : _GEN_410; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_470 = _T_23 ? progbuf_q_3 : _GEN_411; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_471 = _T_23 ? progbuf_q_4 : _GEN_412; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_472 = _T_23 ? progbuf_q_5 : _GEN_413; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_473 = _T_23 ? progbuf_q_6 : _GEN_414; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_474 = _T_23 ? progbuf_q_7 : _GEN_415; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire  _GEN_475 = _T_23 ? _GEN_105 : _GEN_416; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_491 = _T_23 ? 3'h1 : _GEN_432; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_492 = _T_23 ? sbcs_q_zero0 : _GEN_433; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_493 = _T_23 ? sbbusy_i : _GEN_434; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_494 = _T_23 ? sbcs_q_sbreadonaddr : _GEN_435; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_495 = _T_23 ? 3'h2 : _GEN_436; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_496 = _T_23 ? sbcs_q_sbautoincrement : _GEN_437; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_497 = _T_23 ? sbcs_q_sbreadondata : _GEN_438; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_498 = _T_23 ? sbcs_q_sberror : _GEN_439; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_499 = _T_23 ? 7'h20 : _GEN_440; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_500 = _T_23 ? 1'h0 : _GEN_441; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_501 = _T_23 ? 1'h0 : _GEN_442; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_503 = _T_23 ? 1'h0 : _GEN_444; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_504 = _T_23 ? 1'h0 : _GEN_445; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_505 = _T_23 ? _WIRE_14[31:0] : _GEN_446; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_506 = _T_23 ? 1'h0 : _GEN_447; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_507 = _T_23 ? _WIRE_14[63:32] : _GEN_448; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_508 = _T_23 ? sbdata_q[31:0] : _GEN_449; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_509 = _T_23 ? 1'h0 : _GEN_450; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_510 = _T_23 ? sbdata_q[63:32] : _GEN_451; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire [2:0] _GEN_519 = _T_22 ? _GEN_104 : _GEN_460; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire  _GEN_520 = _T_22 ? _GEN_103 : _GEN_461; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [7:0] _GEN_521 = _T_22 ? command_q[31:24] : _GEN_462; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [23:0] _GEN_522 = _T_22 ? command_q[23:0] : _GEN_463; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [15:0] _GEN_523 = _T_22 ? abstractauto_q_autoexecprogbuf : _GEN_464; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_525 = _T_22 ? abstractauto_q_autoexecdata : _GEN_466; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [31:0] _GEN_526 = _T_22 ? progbuf_q_0 : _GEN_467; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_527 = _T_22 ? progbuf_q_1 : _GEN_468; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_528 = _T_22 ? progbuf_q_2 : _GEN_469; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_529 = _T_22 ? progbuf_q_3 : _GEN_470; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_530 = _T_22 ? progbuf_q_4 : _GEN_471; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_531 = _T_22 ? progbuf_q_5 : _GEN_472; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_532 = _T_22 ? progbuf_q_6 : _GEN_473; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire [31:0] _GEN_533 = _T_22 ? progbuf_q_7 : _GEN_474; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23 384:25]
  wire  _GEN_534 = _T_22 ? _GEN_105 : _GEN_475; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_550 = _T_22 ? 3'h1 : _GEN_491; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_551 = _T_22 ? sbcs_q_zero0 : _GEN_492; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_552 = _T_22 ? sbbusy_i : _GEN_493; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_553 = _T_22 ? sbcs_q_sbreadonaddr : _GEN_494; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_554 = _T_22 ? 3'h2 : _GEN_495; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_555 = _T_22 ? sbcs_q_sbautoincrement : _GEN_496; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_556 = _T_22 ? sbcs_q_sbreadondata : _GEN_497; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_557 = _T_22 ? sbcs_q_sberror : _GEN_498; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_558 = _T_22 ? 7'h20 : _GEN_499; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_559 = _T_22 ? 1'h0 : _GEN_500; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_560 = _T_22 ? 1'h0 : _GEN_501; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_562 = _T_22 ? 1'h0 : _GEN_503; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_563 = _T_22 ? 1'h0 : _GEN_504; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_564 = _T_22 ? _WIRE_14[31:0] : _GEN_505; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_565 = _T_22 ? 1'h0 : _GEN_506; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_566 = _T_22 ? _WIRE_14[63:32] : _GEN_507; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_567 = _T_22 ? sbdata_q[31:0] : _GEN_508; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_568 = _T_22 ? 1'h0 : _GEN_509; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_569 = _T_22 ? sbdata_q[63:32] : _GEN_510; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_570 = 8'h10 == dm_csr_addr ? dmi_req_data[31] : dmcontrol_q_haltreq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 265:23]
  wire  _GEN_571 = 8'h10 == dm_csr_addr ? dmi_req_data[30] : dmcontrol_q_resumereq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 265:23]
  wire  _GEN_572 = 8'h10 == dm_csr_addr & dmi_req_data[29]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 288:31]
  wire  _GEN_574 = 8'h10 == dm_csr_addr & dmi_req_data[27]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 291:31]
  wire  _GEN_575 = 8'h10 == dm_csr_addr & dmi_req_data[26]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 286:31]
  wire [9:0] _GEN_576 = 8'h10 == dm_csr_addr ? dmi_req_data[25:16] : dmcontrol_q_hartsello; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 265:23]
  wire [9:0] _GEN_577 = 8'h10 == dm_csr_addr ? dmi_req_data[15:6] : dmcontrol_q_hartselhi; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 265:23]
  wire [1:0] _GEN_578 = 8'h10 == dm_csr_addr ? dmi_req_data[5:4] : 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 292:31]
  wire  _GEN_579 = 8'h10 == dm_csr_addr & dmi_req_data[3]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 289:31]
  wire  _GEN_580 = 8'h10 == dm_csr_addr & dmi_req_data[2]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 290:31]
  wire  _GEN_581 = 8'h10 == dm_csr_addr ? dmi_req_data[1] : dmcontrol_q_ndmreset; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 265:23]
  wire  _GEN_582 = 8'h10 == dm_csr_addr ? dmi_req_data[0] : dmcontrol_q_dmactive; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 398:19 265:23]
  wire [2:0] _GEN_593 = 8'h10 == dm_csr_addr ? _GEN_104 : _GEN_519; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [7:0] _GEN_595 = 8'h10 == dm_csr_addr ? command_q[31:24] : _GEN_521; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [23:0] _GEN_596 = 8'h10 == dm_csr_addr ? command_q[23:0] : _GEN_522; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [15:0] _GEN_597 = 8'h10 == dm_csr_addr ? abstractauto_q_autoexecprogbuf : _GEN_523; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_599 = 8'h10 == dm_csr_addr ? abstractauto_q_autoexecdata : _GEN_525; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire  _GEN_608 = 8'h10 == dm_csr_addr ? _GEN_105 : _GEN_534; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_624 = 8'h10 == dm_csr_addr ? 3'h1 : _GEN_550; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_625 = 8'h10 == dm_csr_addr ? sbcs_q_zero0 : _GEN_551; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_626 = 8'h10 == dm_csr_addr ? sbbusy_i : _GEN_552; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_627 = 8'h10 == dm_csr_addr ? sbcs_q_sbreadonaddr : _GEN_553; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_628 = 8'h10 == dm_csr_addr ? 3'h2 : _GEN_554; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_629 = 8'h10 == dm_csr_addr ? sbcs_q_sbautoincrement : _GEN_555; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_630 = 8'h10 == dm_csr_addr ? sbcs_q_sbreadondata : _GEN_556; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_631 = 8'h10 == dm_csr_addr ? sbcs_q_sberror : _GEN_557; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_632 = 8'h10 == dm_csr_addr ? 7'h20 : _GEN_558; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_633 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_559; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_634 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_560; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_636 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_562; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_637 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_563; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_638 = 8'h10 == dm_csr_addr ? _WIRE_14[31:0] : _GEN_564; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_639 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_565; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_640 = 8'h10 == dm_csr_addr ? _WIRE_14[63:32] : _GEN_566; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_641 = 8'h10 == dm_csr_addr ? sbdata_q[31:0] : _GEN_567; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_642 = 8'h10 == dm_csr_addr ? 1'h0 : _GEN_568; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_643 = 8'h10 == dm_csr_addr ? sbdata_q[63:32] : _GEN_569; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_648 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? dmcontrol_q_haltreq : _GEN_570; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
  wire  _GEN_649 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? dmcontrol_q_resumereq : _GEN_571; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
  wire  _GEN_650 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_572; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 288:31]
  wire  _GEN_652 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_574; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 291:31]
  wire  _GEN_653 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_575; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 286:31]
  wire [9:0] _GEN_654 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? dmcontrol_q_hartsello : _GEN_576; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
  wire [9:0] _GEN_655 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? dmcontrol_q_hartselhi : _GEN_577; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
  wire [1:0] _GEN_656 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 2'h0 : _GEN_578; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 292:31]
  wire  _GEN_657 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_579; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 289:31]
  wire  _GEN_658 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_580; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 290:31]
  wire  _GEN_659 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? dmcontrol_q_ndmreset : _GEN_581; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
  wire  _GEN_660 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? dmcontrol_q_dmactive : _GEN_582; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
  wire [7:0] _GEN_671 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? command_q[31:24] : _GEN_595; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [23:0] _GEN_672 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? command_q[23:0] : _GEN_596; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 384:25]
  wire [15:0] _GEN_673 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? abstractauto_q_autoexecprogbuf : _GEN_597; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire [11:0] _GEN_675 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? abstractauto_q_autoexecdata : _GEN_599; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 384:25]
  wire  _GEN_684 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? _GEN_105 : _GEN_608; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
  wire [2:0] _GEN_700 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h1 : _GEN_624; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 384:25]
  wire [5:0] _GEN_701 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbcs_q_zero0 : _GEN_625; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_702 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbbusy_i : _GEN_626; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 384:25]
  wire  _GEN_703 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbcs_q_sbreadonaddr : _GEN_627; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_704 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 3'h2 : _GEN_628; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 384:25]
  wire  _GEN_705 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbcs_q_sbautoincrement : _GEN_629; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire  _GEN_706 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbcs_q_sbreadondata : _GEN_630; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [2:0] _GEN_707 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbcs_q_sberror : _GEN_631; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
  wire [6:0] _GEN_708 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 7'h20 : _GEN_632; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 384:25]
  wire  _GEN_709 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_633; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 384:25]
  wire  _GEN_710 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_634; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 384:25]
  wire  _GEN_711 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr | (8'h10 == dm_csr_addr | (_T_22 | (_T_23 | (_T_24 | (_T_26
     | (_T_25 | (_T_41 | _GEN_238))))))); // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 301:23 384:25]
  wire  _GEN_712 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_636; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 384:25]
  wire  _GEN_713 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_637; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 384:25]
  wire [31:0] _GEN_714 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? _WIRE_14[31:0] : _GEN_638; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire  _GEN_715 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_639; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 276:27]
  wire [31:0] _GEN_716 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? _WIRE_14[63:32] : _GEN_640; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 384:25]
  wire [31:0] _GEN_717 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbdata_q[31:0] : _GEN_641; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_718 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? 1'h0 : _GEN_642; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 278:27]
  wire [31:0] _GEN_719 = 8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr ? sbdata_q[63:32] : _GEN_643; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 384:25]
  wire  _GEN_725 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_649 : dmcontrol_q_resumereq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 383:69]
  wire [2:0] _GEN_783 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_707 : sbcs_q_sberror; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 383:69]
  wire [31:0] sbaddr_d_0 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_714 : _WIRE_14[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 383:69]
  wire [31:0] sbaddr_d_1 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_716 : _WIRE_14[63:32]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 271:23 383:69]
  wire [31:0] sbdata_d_0 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_717 : sbdata_q[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 383:69]
  wire [31:0] sbdata_d_1 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_719 : sbdata_q[63:32]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 272:23 383:69]
  wire  dmcontrol_d_resumereq = dmcontrol_q_resumereq & resumeack_i_0 ? 1'h0 : _GEN_725; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 532:64 533:27]
  wire [7:0] command_d_cmdtype = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_671 : command_q[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 383:69]
  wire [23:0] command_d_control = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_672 : command_q[23:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 267:23 383:69]
  wire [31:0] _command_q_T_2 = {command_d_cmdtype,command_d_control}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 605:51]
  wire [63:0] _sbaddr_q_T_2 = {sbaddr_d_1,sbaddr_d_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 611:50]
  wire [63:0] _sbdata_q_T_2 = {sbdata_d_1,sbdata_d_0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 612:50]
  wire  dmcontrol_d_haltreq = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_648 : dmcontrol_q_haltreq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 383:69]
  wire  dmcontrol_d_hartreset = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_650; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 288:31 383:69]
  wire  dmcontrol_d_zero1 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_652; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 291:31 383:69]
  wire  dmcontrol_d_hasel = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_653; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 286:31 383:69]
  wire [9:0] dmcontrol_d_hartsello = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_654 :
    dmcontrol_q_hartsello; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 383:69]
  wire [9:0] dmcontrol_d_hartselhi = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_655 :
    dmcontrol_q_hartselhi; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 383:69]
  wire [1:0] dmcontrol_d_zero0 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_656 : 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 292:31 383:69]
  wire  dmcontrol_d_setresethaltreq = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_657; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 289:31 383:69]
  wire  dmcontrol_d_clrresethaltreq = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_658; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 290:31 383:69]
  wire  dmcontrol_d_ndmreset = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_659 : dmcontrol_q_ndmreset; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 383:69]
  wire  dmcontrol_d_dmactive = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_660 : dmcontrol_q_dmactive; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 383:69]
  wire [15:0] abstractauto_d_autoexecprogbuf = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_673 :
    abstractauto_q_autoexecprogbuf; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 383:69]
  wire [3:0] abstractauto_d_zero0 = 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 262:24 383:69]
  wire [11:0] abstractauto_d_autoexecdata = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_675 :
    abstractauto_q_autoexecdata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18 383:69]
  wire [2:0] sbcs_d_sbversion = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_700 : 3'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23 383:69]
  wire [5:0] sbcs_d_zero0 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_701 : sbcs_q_zero0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 383:69]
  wire  sbcs_d_sbbusyerror = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_684 : _GEN_105; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
  wire  sbcs_d_sbbusy = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_702 : sbbusy_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23 383:69]
  wire  sbcs_d_sbreadonaddr = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_703 : sbcs_q_sbreadonaddr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 383:69]
  wire [2:0] sbcs_d_sbaccess = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_704 : 3'h2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23 383:69]
  wire  sbcs_d_sbautoincrement = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_705 :
    sbcs_q_sbautoincrement; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 383:69]
  wire  sbcs_d_sbreadondata = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_706 : sbcs_q_sbreadondata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 383:69]
  wire [2:0] sbcs_d_sberror = sberror_valid_i ? sberror_i : _GEN_783; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 519:26 520:20]
  wire [6:0] sbcs_d_sbasize = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_708 : 7'h20; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23 383:69]
  wire  sbcs_d_sbaccess128 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_709; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 299:23 383:69]
  wire  sbcs_d_sbaccess64 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_710; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 300:23 383:69]
  wire  sbcs_d_sbaccess32 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 ? _GEN_711 : 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 301:23 383:69]
  wire  sbcs_d_sbaccess16 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_712; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 302:23 383:69]
  wire  sbcs_d_sbaccess8 = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_713; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 303:23 383:69]
  cg_generic_fifo_sync i_fifo ( // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 564:22]
    .clk_i(i_fifo_clk_i),
    .rst_ni(i_fifo_rst_ni),
    .wvalid_i(i_fifo_wvalid_i),
    .wready_o(i_fifo_wready_o),
    .wdata_i(i_fifo_wdata_i),
    .rvalid_o(i_fifo_rvalid_o),
    .rready_i(i_fifo_rready_i),
    .rdata_o(i_fifo_rdata_o)
  );
  assign dmi_req_ready_o = i_fifo_wready_o; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 571:20]
  assign dmi_resp_valid_o = i_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 572:20]
  assign dmi_resp_o = {i_fifo_rdata_o,2'h0}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 575:20]
  assign ndmreset_o = dmcontrol_q_ndmreset; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 562:14]
  assign hartsel_o = {dmcontrol_q_hartselhi,dmcontrol_q_hartsello}; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 204:27]
  assign haltreq_o_0 = ~selected_hart & dmcontrol_q_haltreq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 549:13 551:60 552:30]
  assign resumereq_o_0 = ~selected_hart & dmcontrol_q_resumereq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 550:15 551:60 553:32]
  assign clear_resumeack_o = ~dmcontrol_q_resumereq & dmcontrol_d_resumereq; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 529:32]
  assign cmd_valid_o = cmd_valid_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 558:15]
  assign cmd_o = command_q; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 557:15]
  assign progbuf_o_0 = progbuf_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_1 = progbuf_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_2 = progbuf_q_2; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_3 = progbuf_q_3; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_4 = progbuf_q_4; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_5 = progbuf_q_5; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_6 = progbuf_q_6; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign progbuf_o_7 = progbuf_q_7; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 559:15]
  assign data_o_0 = data_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 560:15]
  assign data_o_1 = data_q_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 560:15]
  assign sbaddress_o = sbaddr_q[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 202:32]
  assign sbaddress_write_valid_o = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_715; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 276:27 383:69]
  assign sbreadonaddr_o = sbcs_q_sbreadonaddr; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 198:21]
  assign sbautoincrement_o = sbcs_q_sbautoincrement; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 197:21]
  assign sbaccess_o = sbcs_q_sbaccess; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 200:21]
  assign sbreadondata_o = sbcs_q_sbreadondata; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 199:21]
  assign sbdata_read_valid_o = _T_55 & dmi_req_op == 2'h1 & _GEN_101; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 277:27 306:68]
  assign sbdata_write_valid_o = dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2 & _GEN_718; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 278:27 383:69]
  assign i_fifo_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 566:20]
  assign i_fifo_rst_ni = dmi_rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 567:20]
  assign i_fifo_wvalid_i = dmi_req_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 570:20]
  assign i_fifo_wdata_i = _T_55 & dmi_req_op == 2'h1 ? _GEN_97 : 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 274:27 306:68]
  assign i_fifo_rready_i = dmi_resp_ready_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 574:20]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_haltreq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 578:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      dmcontrol_q_haltreq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:{23,23} 384:{25,25} 398:19]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (8'h10 == dm_csr_addr) begin
          dmcontrol_q_haltreq <= dmi_req_data[31];
        end
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_resumereq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 579:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 532:64]
      dmcontrol_q_resumereq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 533:27]
    end else if (dmcontrol_q_resumereq & resumeack_i_0) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      dmcontrol_q_resumereq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23 384:25]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        dmcontrol_q_resumereq <= _GEN_571;
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_hartreset <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 580:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
      dmcontrol_q_hartreset <= 1'h0;
    end else begin
      dmcontrol_q_hartreset <= dmcontrol_d_hartreset;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_ackhavereset <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 581:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
      dmcontrol_q_ackhavereset <= 1'h0;
    end else begin
      dmcontrol_q_ackhavereset <= dmcontrol_d_ackhavereset;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_zero1 <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 582:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
      dmcontrol_q_zero1 <= 1'h0;
    end else begin
      dmcontrol_q_zero1 <= dmcontrol_d_zero1;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_hasel <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 583:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
      dmcontrol_q_hasel <= 1'h0;
    end else begin
      dmcontrol_q_hasel <= dmcontrol_d_hasel;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_hartsello <= 10'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 584:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      dmcontrol_q_hartsello <= 10'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:{23,23} 384:{25,25} 398:19]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (8'h10 == dm_csr_addr) begin
          dmcontrol_q_hartsello <= dmi_req_data[25:16];
        end
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_hartselhi <= 10'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 585:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      dmcontrol_q_hartselhi <= 10'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:{23,23} 384:{25,25} 398:19]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (8'h10 == dm_csr_addr) begin
          dmcontrol_q_hartselhi <= dmi_req_data[15:6];
        end
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_zero0 <= 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 586:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      dmcontrol_q_zero0 <= 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 292:31 384:25 398:19 292:31]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 292:31]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        dmcontrol_q_zero0 <= 2'h0;
      end else if (8'h10 == dm_csr_addr) begin
        dmcontrol_q_zero0 <= dmi_req_data[5:4];
      end else begin
        dmcontrol_q_zero0 <= 2'h0;
      end
    end else begin
      dmcontrol_q_zero0 <= 2'h0;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_setresethaltreq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 587:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
      dmcontrol_q_setresethaltreq <= 1'h0;
    end else begin
      dmcontrol_q_setresethaltreq <= dmcontrol_d_setresethaltreq;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_clrresethaltreq <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 588:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
      dmcontrol_q_clrresethaltreq <= 1'h0;
    end else begin
      dmcontrol_q_clrresethaltreq <= dmcontrol_d_clrresethaltreq;
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_ndmreset <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 589:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      dmcontrol_q_ndmreset <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:{23,23} 384:{25,25} 398:19]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 265:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (8'h10 == dm_csr_addr) begin
          dmcontrol_q_ndmreset <= dmi_req_data[1];
        end
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      dmcontrol_q_dmactive <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 591:38]
    end else begin
      dmcontrol_q_dmactive <= dmcontrol_d_dmactive; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 603:38]
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      cmderr_q <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 592:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 500:27]
      cmderr_q <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 501:14]
    end else if (cmderror_valid_i) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      cmderr_q <= cmderror_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 306:68]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        cmderr_q <= _GEN_113;
      end else begin
        cmderr_q <= _GEN_593;
      end
    end else if (_T_55 & dmi_req_op == 2'h1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 266:23]
      cmderr_q <= _GEN_99;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      command_q <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 593:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 605:38]
      command_q <= 32'h0;
    end else begin
      command_q <= _command_q_T_2;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      cmd_valid_q <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 594:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      cmd_valid_q <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:25 388:27 391:23 384:25]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        if (_T_19) begin
          cmd_valid_q <= _cmd_valid_d_T[0];
        end else begin
          cmd_valid_q <= _GEN_103;
        end
      end else if (8'h10 == dm_csr_addr) begin
        cmd_valid_q <= _GEN_103;
      end else begin
        cmd_valid_q <= _GEN_520;
      end
    end else begin
      cmd_valid_q <= _GEN_103;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      abstractauto_q_autoexecprogbuf <= 16'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 595:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      abstractauto_q_autoexecprogbuf <= 16'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:{18,18} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          abstractauto_q_autoexecprogbuf <= _GEN_523;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      abstractauto_q_zero0 <= 4'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 595:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 607:38]
      abstractauto_q_zero0 <= 4'h0;
    end else begin
      abstractauto_q_zero0 <= lo_lo_hi;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      abstractauto_q_autoexecdata <= 12'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 595:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      abstractauto_q_autoexecdata <= 12'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:{18,18} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 261:18]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          abstractauto_q_autoexecdata <= _GEN_525;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbversion <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbversion <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 296:23]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        sbcs_q_sbversion <= 3'h1;
      end else if (8'h10 == dm_csr_addr) begin
        sbcs_q_sbversion <= 3'h1;
      end else begin
        sbcs_q_sbversion <= _GEN_550;
      end
    end else begin
      sbcs_q_sbversion <= 3'h1;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_zero0 <= 6'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_zero0 <= 6'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          sbcs_q_zero0 <= _GEN_551;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbbusyerror <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbbusyerror <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        sbcs_q_sbbusyerror <= _GEN_105;
      end else if (8'h10 == dm_csr_addr) begin
        sbcs_q_sbbusyerror <= _GEN_105;
      end else begin
        sbcs_q_sbbusyerror <= _GEN_534;
      end
    end else begin
      sbcs_q_sbbusyerror <= _GEN_105;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbbusy <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbbusy <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 297:23]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        sbcs_q_sbbusy <= sbbusy_i;
      end else if (8'h10 == dm_csr_addr) begin
        sbcs_q_sbbusy <= sbbusy_i;
      end else begin
        sbcs_q_sbbusy <= _GEN_552;
      end
    end else begin
      sbcs_q_sbbusy <= sbbusy_i;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbreadonaddr <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbreadonaddr <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          sbcs_q_sbreadonaddr <= _GEN_553;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbaccess <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbaccess <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 304:23]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        sbcs_q_sbaccess <= 3'h2;
      end else if (8'h10 == dm_csr_addr) begin
        sbcs_q_sbaccess <= 3'h2;
      end else begin
        sbcs_q_sbaccess <= _GEN_554;
      end
    end else begin
      sbcs_q_sbaccess <= 3'h2;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbautoincrement <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbautoincrement <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          sbcs_q_sbautoincrement <= _GEN_555;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbreadondata <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbreadondata <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          sbcs_q_sbreadondata <= _GEN_556;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sberror <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 519:26]
      sbcs_q_sberror <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 520:20]
    end else if (sberror_valid_i) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sberror <= sberror_i; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23 384:25]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 270:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        sbcs_q_sberror <= _GEN_631;
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbasize <= 7'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbasize <= 7'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 298:23]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        sbcs_q_sbasize <= 7'h20;
      end else if (8'h10 == dm_csr_addr) begin
        sbcs_q_sbasize <= 7'h20;
      end else begin
        sbcs_q_sbasize <= _GEN_558;
      end
    end else begin
      sbcs_q_sbasize <= 7'h20;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbaccess128 <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 610:38]
      sbcs_q_sbaccess128 <= 1'h0;
    end else begin
      sbcs_q_sbaccess128 <= sbcs_d_sbaccess128;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbaccess64 <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 610:38]
      sbcs_q_sbaccess64 <= 1'h0;
    end else begin
      sbcs_q_sbaccess64 <= sbcs_d_sbaccess64;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbaccess32 <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      sbcs_q_sbaccess32 <= 1'h0;
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 301:23]
      sbcs_q_sbaccess32 <= _GEN_711;
    end else begin
      sbcs_q_sbaccess32 <= 1'h1;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbaccess16 <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 610:38]
      sbcs_q_sbaccess16 <= 1'h0;
    end else begin
      sbcs_q_sbaccess16 <= sbcs_d_sbaccess16;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbcs_q_sbaccess8 <= 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 598:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 610:38]
      sbcs_q_sbaccess8 <= 1'h0;
    end else begin
      sbcs_q_sbaccess8 <= sbcs_d_sbaccess8;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbaddr_q <= 64'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 599:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 611:38]
      sbaddr_q <= 64'h0;
    end else begin
      sbaddr_q <= _sbaddr_q_T_2;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      sbdata_q <= 64'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 600:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 612:38]
      sbdata_q <= 64'h0;
    end else begin
      sbdata_q <= _sbdata_q_T_2;
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 216:{47,47}]
      havereset_q <= 1'h1;
    end else begin
      havereset_q <= _havereset_d_T[0];
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_0 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_0 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_0 <= _GEN_526;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_1 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_1 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_1 <= _GEN_527;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_2 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_2 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_2 <= _GEN_528;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_3 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_3 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_3 <= _GEN_529;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_4 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_4 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_4 <= _GEN_530;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_5 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_5 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_5 <= _GEN_531;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_6 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_6 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_6 <= _GEN_532;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      progbuf_q_7 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 596:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      progbuf_q_7 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:{23,23} 384:{25,25}]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 268:23]
      if (!(8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr)) begin
        if (!(8'h10 == dm_csr_addr)) begin
          progbuf_q_7 <= _GEN_533;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      data_q_0 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 597:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 505:23]
      data_q_0 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 506:11]
    end else if (data_valid_i) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      data_q_0 <= data_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23 384:25]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        data_q_0 <= _GEN_110;
      end
    end
  end
  always @(posedge clk_i or posedge _dmcontrol_q_T_1) begin
    if (_dmcontrol_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 577:30]
      data_q_1 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 597:38]
    end else if (~dmcontrol_q_dmactive) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 505:23]
      data_q_1 <= 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 506:11]
    end else if (data_valid_i) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 383:69]
      data_q_1 <= data_i_1; // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23 384:25]
    end else if (dmi_req_ready_o & dmi_req_valid_i & dmi_req_op == 2'h2) begin // @[src/main/scala/coreGen/bmu/debug/dm_csrs.scala 269:23]
      if (8'h4 == dm_csr_addr | 8'h5 == dm_csr_addr) begin
        data_q_1 <= _GEN_111;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  dmcontrol_q_haltreq = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  dmcontrol_q_resumereq = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  dmcontrol_q_hartreset = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  dmcontrol_q_ackhavereset = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  dmcontrol_q_zero1 = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  dmcontrol_q_hasel = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  dmcontrol_q_hartsello = _RAND_6[9:0];
  _RAND_7 = {1{`RANDOM}};
  dmcontrol_q_hartselhi = _RAND_7[9:0];
  _RAND_8 = {1{`RANDOM}};
  dmcontrol_q_zero0 = _RAND_8[1:0];
  _RAND_9 = {1{`RANDOM}};
  dmcontrol_q_setresethaltreq = _RAND_9[0:0];
  _RAND_10 = {1{`RANDOM}};
  dmcontrol_q_clrresethaltreq = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  dmcontrol_q_ndmreset = _RAND_11[0:0];
  _RAND_12 = {1{`RANDOM}};
  dmcontrol_q_dmactive = _RAND_12[0:0];
  _RAND_13 = {1{`RANDOM}};
  cmderr_q = _RAND_13[2:0];
  _RAND_14 = {1{`RANDOM}};
  command_q = _RAND_14[31:0];
  _RAND_15 = {1{`RANDOM}};
  cmd_valid_q = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  abstractauto_q_autoexecprogbuf = _RAND_16[15:0];
  _RAND_17 = {1{`RANDOM}};
  abstractauto_q_zero0 = _RAND_17[3:0];
  _RAND_18 = {1{`RANDOM}};
  abstractauto_q_autoexecdata = _RAND_18[11:0];
  _RAND_19 = {1{`RANDOM}};
  sbcs_q_sbversion = _RAND_19[2:0];
  _RAND_20 = {1{`RANDOM}};
  sbcs_q_zero0 = _RAND_20[5:0];
  _RAND_21 = {1{`RANDOM}};
  sbcs_q_sbbusyerror = _RAND_21[0:0];
  _RAND_22 = {1{`RANDOM}};
  sbcs_q_sbbusy = _RAND_22[0:0];
  _RAND_23 = {1{`RANDOM}};
  sbcs_q_sbreadonaddr = _RAND_23[0:0];
  _RAND_24 = {1{`RANDOM}};
  sbcs_q_sbaccess = _RAND_24[2:0];
  _RAND_25 = {1{`RANDOM}};
  sbcs_q_sbautoincrement = _RAND_25[0:0];
  _RAND_26 = {1{`RANDOM}};
  sbcs_q_sbreadondata = _RAND_26[0:0];
  _RAND_27 = {1{`RANDOM}};
  sbcs_q_sberror = _RAND_27[2:0];
  _RAND_28 = {1{`RANDOM}};
  sbcs_q_sbasize = _RAND_28[6:0];
  _RAND_29 = {1{`RANDOM}};
  sbcs_q_sbaccess128 = _RAND_29[0:0];
  _RAND_30 = {1{`RANDOM}};
  sbcs_q_sbaccess64 = _RAND_30[0:0];
  _RAND_31 = {1{`RANDOM}};
  sbcs_q_sbaccess32 = _RAND_31[0:0];
  _RAND_32 = {1{`RANDOM}};
  sbcs_q_sbaccess16 = _RAND_32[0:0];
  _RAND_33 = {1{`RANDOM}};
  sbcs_q_sbaccess8 = _RAND_33[0:0];
  _RAND_34 = {2{`RANDOM}};
  sbaddr_q = _RAND_34[63:0];
  _RAND_35 = {2{`RANDOM}};
  sbdata_q = _RAND_35[63:0];
  _RAND_36 = {1{`RANDOM}};
  havereset_q = _RAND_36[0:0];
  _RAND_37 = {1{`RANDOM}};
  progbuf_q_0 = _RAND_37[31:0];
  _RAND_38 = {1{`RANDOM}};
  progbuf_q_1 = _RAND_38[31:0];
  _RAND_39 = {1{`RANDOM}};
  progbuf_q_2 = _RAND_39[31:0];
  _RAND_40 = {1{`RANDOM}};
  progbuf_q_3 = _RAND_40[31:0];
  _RAND_41 = {1{`RANDOM}};
  progbuf_q_4 = _RAND_41[31:0];
  _RAND_42 = {1{`RANDOM}};
  progbuf_q_5 = _RAND_42[31:0];
  _RAND_43 = {1{`RANDOM}};
  progbuf_q_6 = _RAND_43[31:0];
  _RAND_44 = {1{`RANDOM}};
  progbuf_q_7 = _RAND_44[31:0];
  _RAND_45 = {1{`RANDOM}};
  data_q_0 = _RAND_45[31:0];
  _RAND_46 = {1{`RANDOM}};
  data_q_1 = _RAND_46[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    dmcontrol_q_haltreq = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_resumereq = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_hartreset = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_ackhavereset = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_zero1 = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_hasel = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_hartsello = 10'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_hartselhi = 10'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_zero0 = 2'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_setresethaltreq = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_clrresethaltreq = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_ndmreset = 1'h0;
  end
  if (~rst_ni) begin
    dmcontrol_q_dmactive = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    cmderr_q = 3'h0;
  end
  if (_dmcontrol_q_T_1) begin
    command_q = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    cmd_valid_q = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    abstractauto_q_autoexecprogbuf = 16'h0;
  end
  if (_dmcontrol_q_T_1) begin
    abstractauto_q_zero0 = 4'h0;
  end
  if (_dmcontrol_q_T_1) begin
    abstractauto_q_autoexecdata = 12'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbversion = 3'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_zero0 = 6'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbbusyerror = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbbusy = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbreadonaddr = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbaccess = 3'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbautoincrement = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbreadondata = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sberror = 3'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbasize = 7'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbaccess128 = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbaccess64 = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbaccess32 = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbaccess16 = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbcs_q_sbaccess8 = 1'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbaddr_q = 64'h0;
  end
  if (_dmcontrol_q_T_1) begin
    sbdata_q = 64'h0;
  end
  if (_dmcontrol_q_T_1) begin
    havereset_q = 1'h1;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_0 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_1 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_2 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_3 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_4 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_5 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_6 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    progbuf_q_7 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    data_q_0 = 32'h0;
  end
  if (_dmcontrol_q_T_1) begin
    data_q_1 = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module dm_sba(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 8:37]
  input         rst_ni, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 9:37]
  input  [31:0] sbaddress_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 21:37]
  input         sbaddress_write_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 22:37]
  input         sbreadonaddr_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 24:37]
  output [31:0] sbaddress_o, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 25:37]
  input         sbautoincrement_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 26:37]
  input  [2:0]  sbaccess_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 27:37]
  input         sbreadondata_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 29:37]
  input         sbdata_read_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 31:37]
  input         sbdata_write_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 32:37]
  output        sbdata_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 35:37]
  output        sbbusy_o, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 37:37]
  output        sberror_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 38:37]
  output [2:0]  sberror_o // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 39:37]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [2:0] state_q; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 43:75]
  wire  _sbbusy_o_T = state_q != 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 53:26]
  wire [2:0] _GEN_32 = sbaddress_write_valid_i & sbreadonaddr_i ? 3'h1 : state_q; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 96:56 97:17 90:21]
  wire [7:0] _sbaddress_o_T = 8'h1 << sbaccess_i; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 127:45]
  wire [31:0] _GEN_70 = {{24'd0}, _sbaddress_o_T}; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 127:38]
  wire [31:0] _sbaddress_o_T_3 = sbaddress_i + _GEN_70; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 127:38]
  wire [31:0] _GEN_38 = sbautoincrement_i ? _sbaddress_o_T_3 : sbaddress_i; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 126:34 127:23 88:21]
  wire [2:0] _GEN_39 = sbdata_valid_o ? 3'h0 : state_q; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 124:29 125:17 90:21]
  wire [31:0] _GEN_40 = sbdata_valid_o ? _GEN_38 : sbaddress_i; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 124:29 88:21]
  wire [2:0] _GEN_43 = 3'h4 == state_q ? _GEN_39 : state_q; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20 90:21]
  wire [31:0] _GEN_44 = 3'h4 == state_q ? _GEN_40 : sbaddress_i; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20 88:21]
  wire [2:0] _GEN_45 = 3'h3 == state_q ? _GEN_39 : _GEN_43; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20]
  wire [31:0] _GEN_46 = 3'h3 == state_q ? _GEN_40 : _GEN_44; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20]
  wire [31:0] _GEN_50 = 3'h2 == state_q ? sbaddress_i : _GEN_46; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20 88:21]
  wire [31:0] _GEN_55 = 3'h1 == state_q ? sbaddress_i : _GEN_50; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20 88:21]
  assign sbaddress_o = 3'h0 == state_q ? sbaddress_i : _GEN_55; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20 88:21]
  assign sbdata_valid_o = 1'h0; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 156:19]
  assign sbbusy_o = state_q != 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 53:26]
  assign sberror_valid_o = sbaccess_i > 3'h3 & _sbbusy_o_T; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 141:26]
  assign sberror_o = sbaccess_i > 3'h3 & _sbbusy_o_T ? 3'h3 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 141:47 145:21 86:21]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 141:47]
      state_q <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 143:21]
    end else if (sbaccess_i > 3'h3 & _sbbusy_o_T) begin // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20]
      state_q <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 100:17 102:52 103:17 99:35]
    end else if (3'h0 == state_q) begin // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20]
      if (sbdata_read_valid_i & sbreadondata_i) begin
        state_q <= 3'h1;
      end else if (sbdata_write_valid_i) begin
        state_q <= 3'h2;
      end else begin
        state_q <= _GEN_32;
      end
    end else if (!(3'h1 == state_q)) begin // @[src/main/scala/coreGen/bmu/debug/dm_sba.scala 94:20]
      if (!(3'h2 == state_q)) begin
        state_q <= _GEN_45;
      end
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  state_q = _RAND_0[2:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    state_q = 3'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module debug_rom(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 7:19]
  input         req_i, // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 8:19]
  input  [63:0] addr_i, // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 9:19]
  output [63:0] rdata_o // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 10:19]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg [4:0] addr_q; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 37:36]
  wire [63:0] _GEN_2 = 5'h1 == addr_q ? 64'hff0000f04c0006f : 64'h7c0006f00c0006f; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_3 = 5'h2 == addr_q ? 64'h7b3510737b241073 : _GEN_2; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_4 = 5'h3 == addr_q ? 64'hc5551300000517 : _GEN_3; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_5 = 5'h4 == addr_q ? 64'hf140247300c51513 : _GEN_4; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_6 = 5'h5 == addr_q ? 64'ha4043310852023 : _GEN_5; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_7 = 5'h6 == addr_q ? 64'h14741340044403 : _GEN_6; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_8 = 5'h7 == addr_q ? 64'hf140247302041c63 : _GEN_7; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_9 = 5'h8 == addr_q ? 64'h4004440300a40433 : _GEN_8; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_10 = 5'h9 == addr_q ? 64'hfa041ce300247413 : _GEN_9; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_11 = 5'ha == addr_q ? 64'h517fd5ff06f : _GEN_10; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_12 = 5'hb == addr_q ? 64'hc5151300c55513 : _GEN_11; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_13 = 5'hc == addr_q ? 64'h7b30257310052623 : _GEN_12; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_14 = 5'hd == addr_q ? 64'h1000737b202473 : _GEN_13; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_15 = 5'he == addr_q ? 64'h7b30257310052223 : _GEN_14; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_16 = 5'hf == addr_q ? 64'ha85ff06f7b202473 : _GEN_15; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_17 = 5'h10 == addr_q ? 64'h10852423f1402473 : _GEN_16; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_18 = 5'h11 == addr_q ? 64'h7b2024737b302573 : _GEN_17; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  wire [63:0] _GEN_19 = 5'h12 == addr_q ? 64'h7b200073 : _GEN_18; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 45:{13,13}]
  assign rdata_o = addr_q < 5'h13 ? _GEN_19 : 64'h0; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 43:11 44:28 45:13]
  always @(posedge clk_i) begin
    if (req_i) begin // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 39:15]
      addr_q <= addr_i[7:3]; // @[src/main/scala/coreGen/bmu/debug/dm_rom.scala 40:12]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  addr_q = _RAND_0[4:0];
`endif // RANDOMIZE_REG_INIT
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module dm_mem(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 22:31]
  input         rst_ni, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 23:31]
  input         ndmreset_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 24:31]
  output        debug_req_o, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 26:31]
  input  [19:0] hartsel_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 27:31]
  input         haltreq_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 29:31]
  input         resumereq_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 30:31]
  input         clear_resumeack_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 31:31]
  output        halted_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 33:31]
  output        resuming_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 34:31]
  input  [31:0] progbuf_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_1, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_2, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_3, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_4, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_5, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_6, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] progbuf_i_7, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 36:31]
  input  [31:0] data_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 38:31]
  input  [31:0] data_i_1, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 38:31]
  output [31:0] data_o_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 39:31]
  output [31:0] data_o_1, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 39:31]
  output        data_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 40:31]
  input         cmd_valid_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 42:31]
  input  [7:0]  cmd_i_cmdtype, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 43:31]
  input  [23:0] cmd_i_control, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 43:31]
  output        cmderror_valid_o, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 44:31]
  output [2:0]  cmderror_o, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 45:31]
  output        cmdbusy_o, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 46:31]
  input         req_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 48:31]
  input         we_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 49:31]
  input  [31:0] addr_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 50:31]
  input  [31:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 51:31]
  input         be_i_0, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 52:31]
  input         be_i_1, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 52:31]
  input         be_i_2, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 52:31]
  input         be_i_3, // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 52:31]
  output [31:0] rdata_o // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 53:31]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [63:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
`endif // RANDOMIZE_REG_INIT
  wire  i_debug_rom_clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 384:29]
  wire  i_debug_rom_req_i; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 384:29]
  wire [63:0] i_debug_rom_addr_i; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 384:29]
  wire [63:0] i_debug_rom_rdata_o; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 384:29]
  wire [4:0] _DataEndAddr_T = 3'h4 * 2'h2; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 66:47]
  wire [11:0] _GEN_249 = {{7'd0}, _DataEndAddr_T}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 66:41]
  wire [11:0] _DataEndAddr_T_2 = 12'h380 + _GEN_249; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 66:41]
  wire [11:0] DataEndAddr = _DataEndAddr_T_2 - 12'h1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 66:61]
  wire [6:0] _ProgBufBaseAddr_T = 3'h4 * 4'h8; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 67:47]
  wire [11:0] _GEN_250 = {{5'd0}, _ProgBufBaseAddr_T}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 67:41]
  wire [11:0] ProgBufBaseAddr = 12'h380 - _GEN_250; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 67:41]
  wire [11:0] ProgBufEndAddr = 12'h380 - 12'h1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 68:41]
  wire [6:0] _AbstractCmdBaseAddr_T = 3'h4 * 4'ha; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 69:54]
  wire [11:0] _GEN_251 = {{5'd0}, _AbstractCmdBaseAddr_T}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 69:48]
  wire [11:0] AbstractCmdBaseAddr = ProgBufBaseAddr - _GEN_251; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 69:48]
  wire [11:0] AbstractCmdEndAddr = ProgBufBaseAddr - 12'h1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 70:48]
  wire  _halted_q_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 84:66]
  reg  halted_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 84:87]
  reg  resuming_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 86:87]
  reg [63:0] rdata_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 97:73]
  reg  word_enable32_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 98:81]
  wire  hartsel = hartsel_i[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 101:23]
  wire  wdata_hartsel = wdata_i[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 102:27]
  wire [1:0] _WIRE_9 = {{1'd0}, halted_q_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:{42,42}]
  wire  _GEN_39 = wdata_hartsel | _WIRE_9[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 232:{43,43}]
  wire  _GEN_41 = wdata_hartsel ? 1'h0 : _WIRE_9[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 238:{43,43}]
  wire  _GEN_46 = 12'h108 == addr_i[11:0] ? _GEN_41 : _WIRE_9[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 229:44]
  wire  _GEN_52 = 12'h104 == addr_i[11:0] ? _WIRE_9[1] : _GEN_46; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 229:44]
  wire  _GEN_59 = 12'h100 == addr_i[11:0] ? _GEN_39 : _GEN_52; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_156 = we_i ? _GEN_59 : _WIRE_9[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 214:22]
  wire  halted_d_aligned_1 = req_i ? _GEN_156 : _WIRE_9[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 214:22]
  wire  _GEN_252 = ~wdata_hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 232:{43,43}]
  wire  _GEN_38 = ~wdata_hartsel | _WIRE_9[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 232:{43,43}]
  wire  _GEN_40 = ~wdata_hartsel ? 1'h0 : _WIRE_9[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 238:{43,43}]
  wire  _GEN_45 = 12'h108 == addr_i[11:0] ? _GEN_40 : _WIRE_9[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 229:44]
  wire  _GEN_51 = 12'h104 == addr_i[11:0] ? _WIRE_9[0] : _GEN_45; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 214:22 229:44]
  wire  _GEN_58 = 12'h100 == addr_i[11:0] ? _GEN_38 : _GEN_51; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_155 = we_i ? _GEN_58 : _WIRE_9[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 214:22]
  wire  halted_d_aligned_0 = req_i ? _GEN_155 : _WIRE_9[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 214:22]
  wire [1:0] _T = {halted_d_aligned_1,halted_d_aligned_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 117:107]
  wire [1:0] _WIRE_11 = {{1'd0}, resuming_q_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 215:{44,44}]
  wire  _GEN_33 = hartsel ? 1'h0 : _WIRE_11[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 215:22 225:{33,33}]
  wire  _GEN_35 = clear_resumeack_i ? _GEN_33 : _WIRE_11[1]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 215:22 224:28]
  wire  _GEN_43 = wdata_hartsel | _GEN_35; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 239:{45,45}]
  wire  _GEN_48 = 12'h108 == addr_i[11:0] ? _GEN_43 : _GEN_35; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_54 = 12'h104 == addr_i[11:0] ? _GEN_35 : _GEN_48; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_62 = 12'h100 == addr_i[11:0] ? _GEN_35 : _GEN_54; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_159 = we_i ? _GEN_62 : _GEN_35; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17]
  wire  resuming_d_aligned_1 = req_i ? _GEN_159 : _GEN_35; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16]
  wire  _GEN_32 = ~hartsel ? 1'h0 : _WIRE_11[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 215:22 225:{33,33}]
  wire  _GEN_34 = clear_resumeack_i ? _GEN_32 : _WIRE_11[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 215:22 224:28]
  wire  _GEN_42 = _GEN_252 | _GEN_34; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 239:{45,45}]
  wire  _GEN_47 = 12'h108 == addr_i[11:0] ? _GEN_42 : _GEN_34; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_53 = 12'h104 == addr_i[11:0] ? _GEN_34 : _GEN_47; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_61 = 12'h100 == addr_i[11:0] ? _GEN_34 : _GEN_53; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 229:44]
  wire  _GEN_158 = we_i ? _GEN_61 : _GEN_34; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17]
  wire  resuming_d_aligned_0 = req_i ? _GEN_158 : _GEN_34; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16]
  wire [1:0] _T_3 = {resuming_d_aligned_1,resuming_d_aligned_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 119:109]
  reg  fwd_rom_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 123:75]
  wire [15:0] ac_ar_regno = cmd_i_control[15:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 127:41]
  wire  ac_ar_write = cmd_i_control[16]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 127:41]
  wire  ac_ar_transfer = cmd_i_control[17]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 127:41]
  wire  ac_ar_postexec = cmd_i_control[18]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 127:41]
  wire  ac_ar_aarpostincrement = cmd_i_control[19]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 127:41]
  wire [2:0] ac_ar_aarsize = cmd_i_control[22:20]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 127:41]
  wire [255:0] _T_6 = {progbuf_i_7,progbuf_i_6,progbuf_i_5,progbuf_i_4,progbuf_i_3,progbuf_i_2,progbuf_i_1,progbuf_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 133:36]
  wire [63:0] progbuf_0 = _T_6[63:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 133:36]
  wire [63:0] progbuf_1 = _T_6[127:64]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 133:36]
  wire [63:0] progbuf_2 = _T_6[191:128]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 133:36]
  wire [63:0] progbuf_3 = _T_6[255:192]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 133:36]
  reg [1:0] state_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 143:73]
  wire [1:0] _T_12 = _WIRE_9 >> hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 155:43]
  wire  _T_101 = cmd_i_cmdtype == 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 321:22]
  wire [31:0] _WIRE_20 = {{29'd0}, ac_ar_aarsize}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:{34,34}]
  wire  _T_103 = _WIRE_20 < 32'h3 & ac_ar_transfer; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:56]
  wire  _T_106 = ac_ar_regno[15:14] != 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 324:36]
  wire  _T_135 = _WIRE_20 >= 32'h3 | ac_ar_aarpostincrement; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 366:63]
  wire  _GEN_230 = _T_103 & ~ac_ar_write ? _T_106 : _T_135; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 344:97]
  wire  _GEN_236 = _WIRE_20 < 32'h3 & ac_ar_transfer & ac_ar_write ? _T_106 : _GEN_230; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:89]
  wire  unsupported_command = cmd_i_cmdtype == 8'h0 ? _GEN_236 : 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 321:41 376:25]
  wire  _T_15 = ~unsupported_command; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 155:56]
  wire [2:0] _GEN_1 = cmd_valid_i ? 3'h4 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 146:20 157:31 159:20]
  wire  _GEN_3 = cmd_valid_i & _T_12[0] & ~unsupported_command ? 1'h0 : cmd_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 145:20 155:78]
  wire [2:0] _GEN_4 = cmd_valid_i & _T_12[0] & ~unsupported_command ? 3'h0 : _GEN_1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 146:20 155:78]
  wire [1:0] resumereq_aligned = {{1'd0}, resumereq_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 113:{50,50}]
  wire [1:0] _T_17 = resumereq_aligned >> hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 161:29]
  wire [1:0] _T_19 = _WIRE_11 >> hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 161:61]
  wire [1:0] haltreq_aligned = {{1'd0}, haltreq_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 114:{48,48}]
  wire [1:0] _T_23 = haltreq_aligned >> hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 162:27]
  wire  _T_25 = ~_T_23[0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 162:11]
  wire  _T_26 = _T_17[0] & ~_T_19[0] & _T_25; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 161:71]
  wire  _GEN_60 = 12'h100 == addr_i[11:0] ? 1'h0 : 12'h104 == addr_i[11:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 222:22 229:44]
  wire  _GEN_157 = we_i & _GEN_60; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 222:22]
  wire  going = req_i & _GEN_157; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 222:22]
  wire  _GEN_56 = 12'h100 == addr_i[11:0] & _GEN_252; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 221:22 229:44]
  wire  _GEN_153 = we_i & _GEN_56; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 221:22]
  wire  halted_aligned_0 = req_i & _GEN_153; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 221:22]
  wire  _GEN_57 = 12'h100 == addr_i[11:0] & wdata_hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 221:22 229:44]
  wire  _GEN_154 = we_i & _GEN_57; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 221:22]
  wire  halted_aligned_1 = req_i & _GEN_154; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 221:22]
  wire  _GEN_9 = hartsel ? halted_aligned_1 : halted_aligned_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 186:{36,36}]
  wire [1:0] _GEN_10 = _GEN_9 ? 2'h0 : state_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 186:45 187:17 147:20]
  wire  _GEN_21 = 2'h1 == state_q ? 1'h0 : 2'h2 == state_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19 149:20]
  wire  _GEN_24 = 2'h0 == state_q & _GEN_3; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19 145:20]
  wire [2:0] _GEN_25 = 2'h0 == state_q ? _GEN_4 : 3'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19 146:20]
  wire  go = 2'h0 == state_q ? 1'h0 : 2'h1 == state_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19 148:20]
  wire  resume = 2'h0 == state_q ? 1'h0 : _GEN_21; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19 149:20]
  wire  _GEN_28 = unsupported_command & cmd_valid_i | _GEN_24; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 192:44 193:22]
  wire [2:0] _GEN_29 = unsupported_command & cmd_valid_i ? 3'h2 : _GEN_25; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 192:44 194:22]
  wire  _GEN_49 = 12'h108 == addr_i[11:0] ? 1'h0 : 12'h10c == addr_i[11:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 220:22 229:44]
  wire  _GEN_55 = 12'h104 == addr_i[11:0] ? 1'h0 : _GEN_49; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 220:22 229:44]
  wire  _GEN_63 = 12'h100 == addr_i[11:0] ? 1'h0 : _GEN_55; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 220:22 229:44]
  wire  _GEN_160 = we_i & _GEN_63; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 220:22]
  wire  exception = req_i & _GEN_160; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 220:22]
  wire [63:0] rom_rdata = i_debug_rom_rdata_o; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 95:23 388:24]
  wire [63:0] word_mux = fwd_rom_q ? rom_rdata : rdata_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 202:18]
  wire [63:0] _T_41 = {data_i_1,data_i_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:40]
  wire [7:0] data_bits_4 = _T_41[39:32]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:40]
  wire [7:0] data_bits_5 = _T_41[47:40]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:40]
  wire [7:0] data_bits_6 = _T_41[55:48]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:40]
  wire [7:0] data_bits_7 = _T_41[63:56]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:40]
  wire  _T_59 = addr_i[11:0] >= 12'h380 & addr_i[11:0] <= DataEndAddr; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 245:56]
  wire [7:0] _GEN_64 = be_i_0 ? wdata_i[7:0] : _T_41[7:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:22 248:28 249:28]
  wire [7:0] _GEN_65 = be_i_1 ? wdata_i[15:8] : _T_41[15:8]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:22 248:28 249:28]
  wire [7:0] _GEN_66 = be_i_2 ? wdata_i[23:16] : _T_41[23:16]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:22 248:28 249:28]
  wire [7:0] _GEN_67 = be_i_3 ? wdata_i[31:24] : _T_41[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 217:22 248:28 249:28]
  wire [7:0] _GEN_69 = addr_i[11:0] >= 12'h380 & addr_i[11:0] <= DataEndAddr ? _GEN_64 : _T_41[7:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 245:103 217:22]
  wire [7:0] _GEN_70 = addr_i[11:0] >= 12'h380 & addr_i[11:0] <= DataEndAddr ? _GEN_65 : _T_41[15:8]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 245:103 217:22]
  wire [7:0] _GEN_71 = addr_i[11:0] >= 12'h380 & addr_i[11:0] <= DataEndAddr ? _GEN_66 : _T_41[23:16]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 245:103 217:22]
  wire [7:0] _GEN_72 = addr_i[11:0] >= 12'h380 & addr_i[11:0] <= DataEndAddr ? _GEN_67 : _T_41[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 245:103 217:22]
  wire [1:0] _T_62 = resumereq_aligned >> wdata_hartsel; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 255:38]
  wire [11:0] _rdata_d_T_1 = 12'h804 - 12'h300; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 257:78]
  wire [20:0] _rdata_d_WIRE = {{9'd0}, _rdata_d_T_1}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 257:{101,101}]
  wire [63:0] _rdata_d_T_7 = {32'h0,_rdata_d_WIRE[20],_rdata_d_WIRE[10:1],_rdata_d_WIRE[11],_rdata_d_WIRE[19:12],5'h0,7'h6f
    }; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 257:25]
  wire [63:0] _GEN_73 = _T_62[0] ? _rdata_d_T_7 : rdata_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 255:55 257:19 216:22]
  wire [11:0] _rdata_d_T_9 = ProgBufBaseAddr - 12'h300; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 262:74]
  wire [20:0] _rdata_d_WIRE_1 = {{9'd0}, _rdata_d_T_9}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 262:{97,97}]
  wire [63:0] _rdata_d_T_15 = {32'h0,_rdata_d_WIRE_1[20],_rdata_d_WIRE_1[10:1],_rdata_d_WIRE_1[11],_rdata_d_WIRE_1[19:12
    ],5'h0,7'h6f}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 262:25]
  wire [11:0] _rdata_d_T_17 = AbstractCmdBaseAddr - 12'h300; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 265:78]
  wire [20:0] _rdata_d_WIRE_2 = {{9'd0}, _rdata_d_T_17}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 265:{101,101}]
  wire [63:0] _rdata_d_T_23 = {32'h0,_rdata_d_WIRE_2[20],_rdata_d_WIRE_2[10:1],_rdata_d_WIRE_2[11],_rdata_d_WIRE_2[19:12
    ],5'h0,7'h6f}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 265:25]
  wire [63:0] _GEN_74 = _T_101 & ~ac_ar_transfer & ac_ar_postexec ? _rdata_d_T_15 : _rdata_d_T_23; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 260:88 262:19 265:19]
  wire [8:0] _rdata_d_T_26 = addr_i[11:3] - 9'h70; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 271:47]
  wire [8:0] _rdata_d_T_28 = _rdata_d_T_26 + 9'h1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 271:83]
  wire [31:0] _GEN_77 = _rdata_d_T_28[0] ? data_i_1 : data_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 269:{23,23}]
  wire [31:0] _GEN_79 = _rdata_d_T_26[0] ? data_i_1 : data_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 269:{23,23}]
  wire [63:0] _rdata_d_T_34 = {_GEN_77,_GEN_79}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 269:23]
  wire [8:0] _rdata_d_T_38 = addr_i[11:3] - ProgBufBaseAddr[11:3]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 278:57]
  wire [63:0] _GEN_81 = 2'h1 == _rdata_d_T_38[1:0] ? progbuf_1 : progbuf_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 278:{17,17}]
  wire [63:0] _GEN_82 = 2'h2 == _rdata_d_T_38[1:0] ? progbuf_2 : _GEN_81; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 278:{17,17}]
  wire [63:0] _GEN_83 = 2'h3 == _rdata_d_T_38[1:0] ? progbuf_3 : _GEN_82; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 278:{17,17}]
  wire [8:0] _rdata_d_T_43 = addr_i[11:3] - AbstractCmdBaseAddr[11:3]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:62]
  wire [31:0] _GEN_241 = ac_ar_postexec & _T_15 ? 32'h13 : 32'h100073; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 313:22 370:51 371:27]
  wire [31:0] abstract_cmd_d_9 = cmd_i_cmdtype == 8'h0 ? _GEN_241 : 32'h100073; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 313:22 321:41]
  wire  _T_114 = ac_ar_regno[12] & ~ac_ar_regno[5] & ac_ar_regno[4:0] == 5'ha; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 327:72]
  wire [31:0] _GEN_201 = ac_ar_regno[12] ? 32'h13 : 32'h7b202473; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 311:22 332:36 342:29]
  wire [31:0] _GEN_205 = ac_ar_regno[12] & ~ac_ar_regno[5] & ac_ar_regno[4:0] == 5'ha ? 32'h7b202473 : _GEN_201; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 327:107 331:29]
  wire [31:0] _GEN_211 = ac_ar_regno[15:14] != 2'h0 ? 32'h13 : _GEN_205; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 311:22 324:44]
  wire [31:0] _GEN_234 = _T_103 & ~ac_ar_write ? _GEN_211 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 311:22 344:97]
  wire [31:0] _GEN_240 = _WIRE_20 < 32'h3 & ac_ar_transfer & ac_ar_write ? _GEN_211 : _GEN_234; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:89]
  wire [31:0] abstract_cmd_d_7 = cmd_i_cmdtype == 8'h0 ? _GEN_240 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 311:22 321:41]
  wire [31:0] _abstract_cmd_d_6_T_2 = {ac_ar_regno[11:0],5'h8,3'h1,12'h73}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 368:8]
  wire [31:0] _GEN_200 = ac_ar_regno[12] ? 32'h13 : _abstract_cmd_d_6_T_2; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 310:22 332:36 341:29]
  wire [31:0] _GEN_204 = ac_ar_regno[12] & ~ac_ar_regno[5] & ac_ar_regno[4:0] == 5'ha ? 32'h7b341073 : _GEN_200; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 327:107 330:29]
  wire [31:0] _GEN_210 = ac_ar_regno[15:14] != 2'h0 ? 32'h13 : _GEN_204; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 310:22 324:44]
  wire [31:0] _abstract_cmd_d_6_T_3 = {17'h710a,ac_ar_aarsize,5'h0,7'h23}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 353:8]
  wire [31:0] _GEN_215 = ac_ar_regno[12] ? 32'h13 : _abstract_cmd_d_6_T_3; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 310:22 354:36 363:29]
  wire [31:0] _GEN_219 = _T_114 ? _abstract_cmd_d_6_T_3 : _GEN_215; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 349:107 352:29]
  wire [31:0] _GEN_225 = _T_106 ? 32'h13 : _GEN_219; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 310:22 346:42]
  wire [31:0] _GEN_233 = _T_103 & ~ac_ar_write ? _GEN_225 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 310:22 344:97]
  wire [31:0] _GEN_239 = _WIRE_20 < 32'h3 & ac_ar_transfer & ac_ar_write ? _GEN_210 : _GEN_233; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:89]
  wire [31:0] abstract_cmd_d_6 = cmd_i_cmdtype == 8'h0 ? _GEN_239 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 310:22 321:41]
  wire [31:0] _abstract_cmd_d_5_T = {17'h700a,ac_ar_aarsize,12'h403}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 343:8]
  wire [31:0] _GEN_199 = ac_ar_regno[12] ? 32'h13 : _abstract_cmd_d_5_T; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 309:22 332:36 340:29]
  wire [31:0] _GEN_203 = ac_ar_regno[12] & ~ac_ar_regno[5] & ac_ar_regno[4:0] == 5'ha ? _abstract_cmd_d_5_T : _GEN_199; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 327:107 329:29]
  wire [31:0] _GEN_209 = ac_ar_regno[15:14] != 2'h0 ? 32'h13 : _GEN_203; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 309:22 324:44]
  wire [31:0] _abstract_cmd_d_5_T_4 = {ac_ar_regno[11:0],5'h0,3'h2,12'h473}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 373:8]
  wire [31:0] _GEN_214 = ac_ar_regno[12] ? 32'h13 : _abstract_cmd_d_5_T_4; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 309:22 354:36 362:29]
  wire [31:0] _GEN_218 = _T_114 ? 32'h7b302473 : _GEN_214; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 349:107 351:29]
  wire [31:0] _GEN_224 = _T_106 ? 32'h13 : _GEN_218; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 309:22 346:42]
  wire [31:0] _GEN_232 = _T_103 & ~ac_ar_write ? _GEN_224 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 309:22 344:97]
  wire [31:0] _GEN_238 = _WIRE_20 < 32'h3 & ac_ar_transfer & ac_ar_write ? _GEN_209 : _GEN_232; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:89]
  wire [31:0] abstract_cmd_d_5 = cmd_i_cmdtype == 8'h0 ? _GEN_238 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 309:22 321:41]
  wire [31:0] _abstract_cmd_d_4_T_2 = {17'h700a,ac_ar_aarsize,ac_ar_regno[4:0],7'h7}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 358:8]
  wire [31:0] _abstract_cmd_d_4_T_4 = {17'h700a,ac_ar_aarsize,ac_ar_regno[4:0],7'h3}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 343:8]
  wire [31:0] _GEN_197 = ac_ar_regno[5] ? _abstract_cmd_d_4_T_2 : _abstract_cmd_d_4_T_4; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 333:31 334:31 336:31]
  wire [31:0] _GEN_198 = ac_ar_regno[12] ? _GEN_197 : 32'h7b241073; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 332:36 339:29]
  wire [31:0] _GEN_202 = ac_ar_regno[12] & ~ac_ar_regno[5] & ac_ar_regno[4:0] == 5'ha ? 32'h7b241073 : _GEN_198; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 327:107 328:29]
  wire [31:0] _GEN_208 = ac_ar_regno[15:14] != 2'h0 ? 32'h13 : _GEN_202; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 308:22 324:44]
  wire [31:0] _abstract_cmd_d_4_T_8 = {7'h1c,ac_ar_regno[4:0],5'ha,ac_ar_aarsize,5'h0,7'h27}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 363:8]
  wire [31:0] _abstract_cmd_d_4_T_10 = {7'h1c,ac_ar_regno[4:0],5'ha,ac_ar_aarsize,5'h0,7'h23}; // @[src/main/scala/coreGen/bmu/debug/dm_pkg.scala 353:8]
  wire [31:0] _GEN_212 = ac_ar_regno[5] ? _abstract_cmd_d_4_T_8 : _abstract_cmd_d_4_T_10; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 355:31 356:31 358:31]
  wire [31:0] _GEN_213 = ac_ar_regno[12] ? _GEN_212 : 32'h7b241073; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 354:36 361:29]
  wire [31:0] _GEN_217 = _T_114 ? 32'h7b241073 : _GEN_213; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 349:107 350:29]
  wire [31:0] _GEN_223 = _T_106 ? 32'h13 : _GEN_217; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 308:22 346:42]
  wire [31:0] _GEN_231 = _T_103 & ~ac_ar_write ? _GEN_223 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 308:22 344:97]
  wire [31:0] _GEN_237 = _WIRE_20 < 32'h3 & ac_ar_transfer & ac_ar_write ? _GEN_208 : _GEN_231; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:89]
  wire [31:0] abstract_cmd_d_4 = cmd_i_cmdtype == 8'h0 ? _GEN_237 : 32'h13; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 308:22 321:41]
  wire [31:0] _GEN_206 = ac_ar_regno[15:14] != 2'h0 ? 32'h100073 : 32'h7b351073; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 323:29 324:44 325:29]
  wire [31:0] _GEN_227 = _WIRE_20 >= 32'h3 | ac_ar_aarpostincrement ? 32'h100073 : 32'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 366:100 304:22 367:27]
  wire [31:0] _GEN_229 = _T_103 & ~ac_ar_write ? _GEN_206 : _GEN_227; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 344:97]
  wire [31:0] _GEN_235 = _WIRE_20 < 32'h3 & ac_ar_transfer & ac_ar_write ? _GEN_206 : _GEN_229; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 322:89]
  wire [31:0] abstract_cmd_d_0 = cmd_i_cmdtype == 8'h0 ? _GEN_235 : 32'h100073; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 321:41 375:23]
  wire [255:0] lo_2 = {abstract_cmd_d_7,abstract_cmd_d_6,abstract_cmd_d_5,abstract_cmd_d_4,64'hc5151300c55513,32'h517,
    abstract_cmd_d_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [511:0] _T_138 = {128'h0,64'h0,abstract_cmd_d_9,32'h7b302573,lo_2}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] abstract_cmd_0 = _T_138[63:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] abstract_cmd_1 = _T_138[127:64]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_85 = 3'h1 == _rdata_d_T_43[2:0] ? abstract_cmd_1 : abstract_cmd_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [63:0] abstract_cmd_2 = _T_138[191:128]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_86 = 3'h2 == _rdata_d_T_43[2:0] ? abstract_cmd_2 : _GEN_85; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [63:0] abstract_cmd_3 = _T_138[255:192]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_87 = 3'h3 == _rdata_d_T_43[2:0] ? abstract_cmd_3 : _GEN_86; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [63:0] abstract_cmd_4 = _T_138[319:256]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_88 = 3'h4 == _rdata_d_T_43[2:0] ? abstract_cmd_4 : _GEN_87; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [63:0] abstract_cmd_5 = _T_138[383:320]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_89 = 3'h5 == _rdata_d_T_43[2:0] ? abstract_cmd_5 : _GEN_88; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [63:0] abstract_cmd_6 = _T_138[447:384]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_90 = 3'h6 == _rdata_d_T_43[2:0] ? abstract_cmd_6 : _GEN_89; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [63:0] abstract_cmd_7 = _T_138[511:448]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 378:42]
  wire [63:0] _GEN_91 = 3'h7 == _rdata_d_T_43[2:0] ? abstract_cmd_7 : _GEN_90; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 284:{17,17}]
  wire [11:0] _T_89 = {addr_i[11:3],3'h0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:20]
  wire [11:0] _T_91 = _T_89 - 12'h400; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:61]
  wire [11:0] _WIRE_16 = {{11'd0}, hartsel}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:{120,120}]
  wire [11:0] _T_94 = _WIRE_16 & 12'hff8; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:145]
  wire [11:0] _T_96 = _WIRE_16 & 12'h7; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 290:58]
  wire [7:0] _rdata_T = {6'h0,resume,go}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 290:89]
  wire [7:0] _GEN_92 = 3'h0 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_93 = 3'h1 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_94 = 3'h2 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_95 = 3'h3 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_96 = 3'h4 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_97 = 3'h5 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_98 = 3'h6 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_99 = 3'h7 == _T_96[2:0] ? _rdata_T : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 290:{83,83}]
  wire [7:0] _GEN_100 = _T_91 == _T_94 ? _GEN_92 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_101 = _T_91 == _T_94 ? _GEN_93 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_102 = _T_91 == _T_94 ? _GEN_94 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_103 = _T_91 == _T_94 ? _GEN_95 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_104 = _T_91 == _T_94 ? _GEN_96 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_105 = _T_91 == _T_94 ? _GEN_97 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_106 = _T_91 == _T_94 ? _GEN_98 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_107 = _T_91 == _T_94 ? _GEN_99 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 289:192 218:22]
  wire [7:0] _GEN_109 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_101 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_119 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_109; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_128 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_119; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_137 = _T_59 ? 8'h0 : _GEN_128; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_146 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_137; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_168 = we_i ? 8'h0 : _GEN_146; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_1 = req_i ? _GEN_168 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_108 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_100 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_118 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_108; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_127 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_118; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_136 = _T_59 ? 8'h0 : _GEN_127; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_145 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_136; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_167 = we_i ? 8'h0 : _GEN_145; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_0 = req_i ? _GEN_167 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_111 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_103 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_121 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_111; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_130 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_121; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_139 = _T_59 ? 8'h0 : _GEN_130; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_148 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_139; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_170 = we_i ? 8'h0 : _GEN_148; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_3 = req_i ? _GEN_170 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_110 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_102 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_120 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_110; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_129 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_120; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_138 = _T_59 ? 8'h0 : _GEN_129; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_147 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_138; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_169 = we_i ? 8'h0 : _GEN_147; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_2 = req_i ? _GEN_169 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_113 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_105 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_123 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_113; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_132 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_123; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_141 = _T_59 ? 8'h0 : _GEN_132; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_150 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_141; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_172 = we_i ? 8'h0 : _GEN_150; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_5 = req_i ? _GEN_172 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_112 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_104 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_122 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_112; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_131 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_122; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_140 = _T_59 ? 8'h0 : _GEN_131; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_149 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_140; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_171 = we_i ? 8'h0 : _GEN_149; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_4 = req_i ? _GEN_171 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_115 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_107 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_125 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_115; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_134 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_125; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_143 = _T_59 ? 8'h0 : _GEN_134; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_152 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_143; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_174 = we_i ? 8'h0 : _GEN_152; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_7 = req_i ? _GEN_174 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [7:0] _GEN_114 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _GEN_106 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 218:22]
  wire [7:0] _GEN_124 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? 8'h0 : _GEN_114; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 218:22]
  wire [7:0] _GEN_133 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? 8'h0 : _GEN_124; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 218:22]
  wire [7:0] _GEN_142 = _T_59 ? 8'h0 : _GEN_133; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 268:110 218:22]
  wire [7:0] _GEN_151 = addr_i[11:0] == 12'h300 ? 8'h0 : _GEN_142; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 218:22 254:58]
  wire [7:0] _GEN_173 = we_i ? 8'h0 : _GEN_151; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 218:22]
  wire [7:0] rdata_6 = req_i ? _GEN_173 : 8'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 218:22]
  wire [63:0] _rdata_d_T_44 = {rdata_7,rdata_6,rdata_5,rdata_4,rdata_3,rdata_2,rdata_1,rdata_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 292:26]
  wire [63:0] _GEN_116 = addr_i[11:0] >= 12'h400 & addr_i[11:0] <= 12'h7ff ? _rdata_d_T_44 : rdata_q; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 287:112 292:17 216:22]
  wire [63:0] _GEN_117 = addr_i[11:0] >= AbstractCmdBaseAddr & addr_i[11:0] <= AbstractCmdEndAddr ? _GEN_91 : _GEN_116; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 281:124 284:17]
  wire [63:0] _GEN_126 = addr_i[11:0] >= ProgBufBaseAddr & addr_i[11:0] <= ProgBufEndAddr ? _GEN_83 : _GEN_117; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 275:116 278:17]
  wire  _GEN_161 = we_i & _T_59; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 219:22]
  wire [7:0] _GEN_162 = we_i ? _GEN_69 : _T_41[7:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 217:22]
  wire [7:0] _GEN_163 = we_i ? _GEN_70 : _T_41[15:8]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 217:22]
  wire [7:0] _GEN_164 = we_i ? _GEN_71 : _T_41[23:16]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 217:22]
  wire [7:0] _GEN_165 = we_i ? _GEN_72 : _T_41[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 217:22]
  wire [7:0] data_bits_0 = req_i ? _GEN_162 : _T_41[7:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 217:22]
  wire [7:0] data_bits_1 = req_i ? _GEN_163 : _T_41[15:8]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 217:22]
  wire [7:0] data_bits_2 = req_i ? _GEN_164 : _T_41[23:16]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 217:22]
  wire [7:0] data_bits_3 = req_i ? _GEN_165 : _T_41[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 217:22]
  wire [63:0] _T_98 = {data_bits_7,data_bits_6,data_bits_5,data_bits_4,data_bits_3,data_bits_2,data_bits_1,data_bits_0}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 300:31]
  debug_rom i_debug_rom ( // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 384:29]
    .clk_i(i_debug_rom_clk_i),
    .req_i(i_debug_rom_req_i),
    .addr_i(i_debug_rom_addr_i),
    .rdata_o(i_debug_rom_rdata_o)
  );
  assign debug_req_o = haltreq_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 128:16]
  assign halted_o_0 = halted_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 129:16]
  assign resuming_o_0 = resuming_q_0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 130:16]
  assign data_o_0 = _T_98[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 300:31]
  assign data_o_1 = _T_98[63:32]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 300:31]
  assign data_valid_o = req_i & _GEN_161; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16 219:22]
  assign cmderror_valid_o = exception | _GEN_28; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 196:19 197:22]
  assign cmderror_o = exception ? 3'h3 : _GEN_29; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 196:19 198:22]
  assign cmdbusy_o = 2'h0 == state_q ? 1'h0 : 1'h1; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19 154:17]
  assign rdata_o = word_enable32_q ? word_mux[63:32] : word_mux[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 207:19]
  assign i_debug_rom_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 385:24]
  assign i_debug_rom_req_i = req_i; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 386:24]
  assign i_debug_rom_addr_i = {{32'd0}, addr_i}; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 380:22 381:12]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 117:33]
      halted_q_0 <= 1'h0;
    end else if (ndmreset_i) begin
      halted_q_0 <= 1'h0;
    end else begin
      halted_q_0 <= _T[0];
    end
  end
  always @(posedge clk_i or posedge _halted_q_T_1) begin
    if (_halted_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 119:33]
      resuming_q_0 <= 1'h0;
    end else if (ndmreset_i) begin
      resuming_q_0 <= 1'h0;
    end else begin
      resuming_q_0 <= _T_3[0];
    end
  end
  always @(posedge clk_i or posedge _halted_q_T_1) begin
    if (_halted_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 227:16]
      rdata_q <= 64'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 228:17 216:22 254:58 259:26 268:110 269:17]
    end else if (req_i) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 216:22]
      if (!(we_i)) begin
        if (addr_i[11:0] == 12'h300) begin
          if (cmdbusy_o) begin
            rdata_q <= _GEN_74;
          end else begin
            rdata_q <= _GEN_73;
          end
        end else if (_T_59) begin
          rdata_q <= _rdata_d_T_34;
        end else begin
          rdata_q <= _GEN_126;
        end
      end
    end
  end
  always @(posedge clk_i or posedge _halted_q_T_1) begin
    if (_halted_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 401:28]
      word_enable32_q <= 1'h0;
    end else begin
      word_enable32_q <= addr_i[2];
    end
  end
  always @(posedge clk_i or posedge _halted_q_T_1) begin
    if (_halted_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 396:45]
      fwd_rom_q <= 1'h0;
    end else begin
      fwd_rom_q <= addr_i[11:0] >= 12'h800;
    end
  end
  always @(posedge clk_i or posedge _halted_q_T_1) begin
    if (_halted_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19]
      state_q <= 2'h0; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 162:69 163:17 155:78 156:17 147:20]
    end else if (2'h0 == state_q) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19]
      if (_T_26 & _T_12[0]) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 170:19]
        state_q <= 2'h2; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 171:17]
      end else if (cmd_valid_i & _T_12[0] & ~unsupported_command) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 147:20]
        state_q <= 2'h1;
      end
    end else if (2'h1 == state_q) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19]
      if (going) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 178:41]
        state_q <= 2'h3; // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 179:17]
      end
    end else if (2'h2 == state_q) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 152:19]
      if (_T_19[0]) begin
        state_q <= 2'h0;
      end
    end else if (2'h3 == state_q) begin // @[src/main/scala/coreGen/bmu/debug/dm_mem.scala 147:20]
      state_q <= _GEN_10;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  halted_q_0 = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  resuming_q_0 = _RAND_1[0:0];
  _RAND_2 = {2{`RANDOM}};
  rdata_q = _RAND_2[63:0];
  _RAND_3 = {1{`RANDOM}};
  word_enable32_q = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  fwd_rom_q = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  state_q = _RAND_5[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    halted_q_0 = 1'h0;
  end
  if (_halted_q_T_1) begin
    resuming_q_0 = 1'h0;
  end
  if (_halted_q_T_1) begin
    rdata_q = 64'h0;
  end
  if (_halted_q_T_1) begin
    word_enable32_q = 1'h0;
  end
  if (_halted_q_T_1) begin
    fwd_rom_q = 1'h0;
  end
  if (_halted_q_T_1) begin
    state_q = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module dm_top(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 24:30]
  input         rst_ni, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 25:30]
  output        ndmreset_o, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 27:30]
  output        debug_req_o, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 29:30]
  input         slave_req_i, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 32:30]
  input         slave_we_i, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 34:30]
  input  [31:0] slave_addr_i, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 35:30]
  input  [3:0]  slave_be_i, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 36:30]
  input  [31:0] slave_wdata_i, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 37:30]
  output        slave_rvalid_o, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 38:30]
  output [31:0] slave_rdata_o, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 39:30]
  input         dmi_dmi_req_valid, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
  output        dmi_dmi_req_ready, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
  input  [40:0] dmi_dmi_req, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
  output        dmi_dmi_resp_valid, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
  input         dmi_dmi_resp_ready, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
  output [33:0] dmi_dmi_resp, // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
  input         dmi_dmi_rst_n // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 54:30]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  wire  i_dm_csrs_clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_dmi_rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_dmi_req_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_dmi_req_ready_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [40:0] i_dm_csrs_dmi_req_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_dmi_resp_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_dmi_resp_ready_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [33:0] i_dm_csrs_dmi_resp_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_ndmreset_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_halted_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_resumeack_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [19:0] i_dm_csrs_hartsel_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_haltreq_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_resumereq_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_clear_resumeack_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_cmd_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_cmd_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_cmderror_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [2:0] i_dm_csrs_cmderror_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_cmdbusy_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_2; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_3; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_4; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_5; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_6; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_progbuf_o_7; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_data_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_data_o_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_data_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_data_i_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_data_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_sbaddress_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [31:0] i_dm_csrs_sbaddress_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbaddress_write_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbreadonaddr_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbautoincrement_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [2:0] i_dm_csrs_sbaccess_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbreadondata_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbdata_read_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbdata_write_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sbbusy_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_csrs_sberror_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire [2:0] i_dm_csrs_sberror_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
  wire  i_dm_sba_clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire [31:0] i_dm_sba_sbaddress_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbaddress_write_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbreadonaddr_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire [31:0] i_dm_sba_sbaddress_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbautoincrement_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire [2:0] i_dm_sba_sbaccess_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbreadondata_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbdata_read_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbdata_write_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbdata_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sbbusy_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_sba_sberror_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire [2:0] i_dm_sba_sberror_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
  wire  i_dm_mem_clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_ndmreset_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_debug_req_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [19:0] i_dm_mem_hartsel_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_haltreq_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_resumereq_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_clear_resumeack_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_halted_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_resuming_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_2; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_3; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_4; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_5; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_6; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_progbuf_i_7; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_data_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_data_i_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_data_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_data_o_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_data_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_cmd_valid_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [7:0] i_dm_mem_cmd_i_cmdtype; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [23:0] i_dm_mem_cmd_i_control; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_cmderror_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [2:0] i_dm_mem_cmderror_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_cmdbusy_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_req_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_we_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_addr_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_wdata_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_be_i_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_be_i_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_be_i_2; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire  i_dm_mem_be_i_3; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [31:0] i_dm_mem_rdata_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
  wire [6:0] dmi_req_addr = dmi_dmi_req[40:34]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 297:47]
  wire [1:0] dmi_req_op = dmi_dmi_req[33:32]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 297:47]
  wire [8:0] i_dm_csrs_dmi_req_i_hi = {dmi_req_addr,dmi_req_op}; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 162:48]
  wire [31:0] dmi_req_data = dmi_dmi_req[31:0]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 297:47]
  wire [33:0] _dmi_rsp_WIRE_1 = i_dm_csrs_dmi_resp_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 165:{69,69}]
  wire [1:0] dmi_rsp_resp = _dmi_rsp_WIRE_1[1:0]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 165:69]
  wire [31:0] dmi_rsp_data = _dmi_rsp_WIRE_1[33:2]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 165:69]
  wire [31:0] _cmd_WIRE_1 = i_dm_csrs_cmd_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 177:{64,64}]
  reg  slave_rvalid; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 104:67]
  dm_csrs i_dm_csrs ( // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 154:27]
    .clk_i(i_dm_csrs_clk_i),
    .rst_ni(i_dm_csrs_rst_ni),
    .dmi_rst_ni(i_dm_csrs_dmi_rst_ni),
    .dmi_req_valid_i(i_dm_csrs_dmi_req_valid_i),
    .dmi_req_ready_o(i_dm_csrs_dmi_req_ready_o),
    .dmi_req_i(i_dm_csrs_dmi_req_i),
    .dmi_resp_valid_o(i_dm_csrs_dmi_resp_valid_o),
    .dmi_resp_ready_i(i_dm_csrs_dmi_resp_ready_i),
    .dmi_resp_o(i_dm_csrs_dmi_resp_o),
    .ndmreset_o(i_dm_csrs_ndmreset_o),
    .halted_i_0(i_dm_csrs_halted_i_0),
    .resumeack_i_0(i_dm_csrs_resumeack_i_0),
    .hartsel_o(i_dm_csrs_hartsel_o),
    .haltreq_o_0(i_dm_csrs_haltreq_o_0),
    .resumereq_o_0(i_dm_csrs_resumereq_o_0),
    .clear_resumeack_o(i_dm_csrs_clear_resumeack_o),
    .cmd_valid_o(i_dm_csrs_cmd_valid_o),
    .cmd_o(i_dm_csrs_cmd_o),
    .cmderror_valid_i(i_dm_csrs_cmderror_valid_i),
    .cmderror_i(i_dm_csrs_cmderror_i),
    .cmdbusy_i(i_dm_csrs_cmdbusy_i),
    .progbuf_o_0(i_dm_csrs_progbuf_o_0),
    .progbuf_o_1(i_dm_csrs_progbuf_o_1),
    .progbuf_o_2(i_dm_csrs_progbuf_o_2),
    .progbuf_o_3(i_dm_csrs_progbuf_o_3),
    .progbuf_o_4(i_dm_csrs_progbuf_o_4),
    .progbuf_o_5(i_dm_csrs_progbuf_o_5),
    .progbuf_o_6(i_dm_csrs_progbuf_o_6),
    .progbuf_o_7(i_dm_csrs_progbuf_o_7),
    .data_o_0(i_dm_csrs_data_o_0),
    .data_o_1(i_dm_csrs_data_o_1),
    .data_i_0(i_dm_csrs_data_i_0),
    .data_i_1(i_dm_csrs_data_i_1),
    .data_valid_i(i_dm_csrs_data_valid_i),
    .sbaddress_o(i_dm_csrs_sbaddress_o),
    .sbaddress_i(i_dm_csrs_sbaddress_i),
    .sbaddress_write_valid_o(i_dm_csrs_sbaddress_write_valid_o),
    .sbreadonaddr_o(i_dm_csrs_sbreadonaddr_o),
    .sbautoincrement_o(i_dm_csrs_sbautoincrement_o),
    .sbaccess_o(i_dm_csrs_sbaccess_o),
    .sbreadondata_o(i_dm_csrs_sbreadondata_o),
    .sbdata_read_valid_o(i_dm_csrs_sbdata_read_valid_o),
    .sbdata_write_valid_o(i_dm_csrs_sbdata_write_valid_o),
    .sbbusy_i(i_dm_csrs_sbbusy_i),
    .sberror_valid_i(i_dm_csrs_sberror_valid_i),
    .sberror_i(i_dm_csrs_sberror_i)
  );
  dm_sba i_dm_sba ( // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 202:26]
    .clk_i(i_dm_sba_clk_i),
    .rst_ni(i_dm_sba_rst_ni),
    .sbaddress_i(i_dm_sba_sbaddress_i),
    .sbaddress_write_valid_i(i_dm_sba_sbaddress_write_valid_i),
    .sbreadonaddr_i(i_dm_sba_sbreadonaddr_i),
    .sbaddress_o(i_dm_sba_sbaddress_o),
    .sbautoincrement_i(i_dm_sba_sbautoincrement_i),
    .sbaccess_i(i_dm_sba_sbaccess_i),
    .sbreadondata_i(i_dm_sba_sbreadondata_i),
    .sbdata_read_valid_i(i_dm_sba_sbdata_read_valid_i),
    .sbdata_write_valid_i(i_dm_sba_sbdata_write_valid_i),
    .sbdata_valid_o(i_dm_sba_sbdata_valid_o),
    .sbbusy_o(i_dm_sba_sbbusy_o),
    .sberror_valid_o(i_dm_sba_sberror_valid_o),
    .sberror_o(i_dm_sba_sberror_o)
  );
  dm_mem i_dm_mem ( // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 240:26]
    .clk_i(i_dm_mem_clk_i),
    .rst_ni(i_dm_mem_rst_ni),
    .ndmreset_i(i_dm_mem_ndmreset_i),
    .debug_req_o(i_dm_mem_debug_req_o),
    .hartsel_i(i_dm_mem_hartsel_i),
    .haltreq_i_0(i_dm_mem_haltreq_i_0),
    .resumereq_i_0(i_dm_mem_resumereq_i_0),
    .clear_resumeack_i(i_dm_mem_clear_resumeack_i),
    .halted_o_0(i_dm_mem_halted_o_0),
    .resuming_o_0(i_dm_mem_resuming_o_0),
    .progbuf_i_0(i_dm_mem_progbuf_i_0),
    .progbuf_i_1(i_dm_mem_progbuf_i_1),
    .progbuf_i_2(i_dm_mem_progbuf_i_2),
    .progbuf_i_3(i_dm_mem_progbuf_i_3),
    .progbuf_i_4(i_dm_mem_progbuf_i_4),
    .progbuf_i_5(i_dm_mem_progbuf_i_5),
    .progbuf_i_6(i_dm_mem_progbuf_i_6),
    .progbuf_i_7(i_dm_mem_progbuf_i_7),
    .data_i_0(i_dm_mem_data_i_0),
    .data_i_1(i_dm_mem_data_i_1),
    .data_o_0(i_dm_mem_data_o_0),
    .data_o_1(i_dm_mem_data_o_1),
    .data_valid_o(i_dm_mem_data_valid_o),
    .cmd_valid_i(i_dm_mem_cmd_valid_i),
    .cmd_i_cmdtype(i_dm_mem_cmd_i_cmdtype),
    .cmd_i_control(i_dm_mem_cmd_i_control),
    .cmderror_valid_o(i_dm_mem_cmderror_valid_o),
    .cmderror_o(i_dm_mem_cmderror_o),
    .cmdbusy_o(i_dm_mem_cmdbusy_o),
    .req_i(i_dm_mem_req_i),
    .we_i(i_dm_mem_we_i),
    .addr_i(i_dm_mem_addr_i),
    .wdata_i(i_dm_mem_wdata_i),
    .be_i_0(i_dm_mem_be_i_0),
    .be_i_1(i_dm_mem_be_i_1),
    .be_i_2(i_dm_mem_be_i_2),
    .be_i_3(i_dm_mem_be_i_3),
    .rdata_o(i_dm_mem_rdata_o)
  );
  assign ndmreset_o = i_dm_csrs_ndmreset_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 129:37 166:37]
  assign debug_req_o = i_dm_mem_debug_req_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 245:38]
  assign slave_rvalid_o = slave_rvalid; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 236:20]
  assign slave_rdata_o = i_dm_mem_rdata_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 266:38]
  assign dmi_dmi_req_ready = i_dm_csrs_dmi_req_ready_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 135:37 161:37]
  assign dmi_dmi_resp_valid = i_dm_csrs_dmi_resp_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 136:37 163:37]
  assign dmi_dmi_resp = {dmi_rsp_data,dmi_rsp_resp}; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 300:37]
  assign i_dm_csrs_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 156:37]
  assign i_dm_csrs_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 157:37]
  assign i_dm_csrs_dmi_rst_ni = dmi_dmi_rst_n; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 138:37 296:26]
  assign i_dm_csrs_dmi_req_valid_i = dmi_dmi_req_valid; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 134:37 298:26]
  assign i_dm_csrs_dmi_req_i = {i_dm_csrs_dmi_req_i_hi,dmi_req_data}; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 162:48]
  assign i_dm_csrs_dmi_resp_ready_i = dmi_dmi_resp_ready; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 137:37 301:26]
  assign i_dm_csrs_halted_i_0 = i_dm_mem_halted_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 94:32 250:38]
  assign i_dm_csrs_resumeack_i_0 = i_dm_mem_resuming_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 95:32 251:38]
  assign i_dm_csrs_cmderror_valid_i = i_dm_mem_cmderror_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 102:32 254:38]
  assign i_dm_csrs_cmderror_i = i_dm_mem_cmderror_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 103:32 255:38]
  assign i_dm_csrs_cmdbusy_i = i_dm_mem_cmdbusy_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 104:32 256:38]
  assign i_dm_csrs_data_i_0 = i_dm_mem_data_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 108:32 259:38]
  assign i_dm_csrs_data_i_1 = i_dm_mem_data_o_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 108:32 259:38]
  assign i_dm_csrs_data_valid_i = i_dm_mem_data_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 109:32 260:38]
  assign i_dm_csrs_sbaddress_i = i_dm_sba_sbaddress_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 113:37 216:38]
  assign i_dm_csrs_sbbusy_i = i_dm_sba_sbbusy_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 126:37 227:38]
  assign i_dm_csrs_sberror_valid_i = i_dm_sba_sberror_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 127:37 228:38]
  assign i_dm_csrs_sberror_i = i_dm_sba_sberror_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 128:37 229:38]
  assign i_dm_sba_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 204:38]
  assign i_dm_sba_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 205:38]
  assign i_dm_sba_sbaddress_i = i_dm_csrs_sbaddress_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 112:37 185:37]
  assign i_dm_sba_sbaddress_write_valid_i = i_dm_csrs_sbaddress_write_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 114:37 187:37]
  assign i_dm_sba_sbreadonaddr_i = i_dm_csrs_sbreadonaddr_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 115:37 188:37]
  assign i_dm_sba_sbautoincrement_i = i_dm_csrs_sbautoincrement_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 116:37 189:37]
  assign i_dm_sba_sbaccess_i = i_dm_csrs_sbaccess_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 117:37 190:37]
  assign i_dm_sba_sbreadondata_i = i_dm_csrs_sbreadondata_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 119:37 191:37]
  assign i_dm_sba_sbdata_read_valid_i = i_dm_csrs_sbdata_read_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 121:37 193:37]
  assign i_dm_sba_sbdata_write_valid_i = i_dm_csrs_sbdata_write_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 122:37 194:37]
  assign i_dm_mem_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 242:38]
  assign i_dm_mem_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 243:38]
  assign i_dm_mem_ndmreset_i = i_dm_csrs_ndmreset_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 129:37 166:37]
  assign i_dm_mem_hartsel_i = i_dm_csrs_hartsel_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 110:32 168:37]
  assign i_dm_mem_haltreq_i_0 = i_dm_csrs_haltreq_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 96:32 173:37]
  assign i_dm_mem_resumereq_i_0 = i_dm_csrs_resumereq_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 97:32 174:37]
  assign i_dm_mem_clear_resumeack_i = i_dm_csrs_clear_resumeack_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 98:32 175:37]
  assign i_dm_mem_progbuf_i_0 = i_dm_csrs_progbuf_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_1 = i_dm_csrs_progbuf_o_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_2 = i_dm_csrs_progbuf_o_2; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_3 = i_dm_csrs_progbuf_o_3; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_4 = i_dm_csrs_progbuf_o_4; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_5 = i_dm_csrs_progbuf_o_5; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_6 = i_dm_csrs_progbuf_o_6; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_progbuf_i_7 = i_dm_csrs_progbuf_o_7; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 106:32 181:37]
  assign i_dm_mem_data_i_0 = i_dm_csrs_data_o_0; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 107:32 184:37]
  assign i_dm_mem_data_i_1 = i_dm_csrs_data_o_1; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 107:32 184:37]
  assign i_dm_mem_cmd_valid_i = i_dm_csrs_cmd_valid_o; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 99:32 176:37]
  assign i_dm_mem_cmd_i_cmdtype = _cmd_WIRE_1[31:24]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 177:64]
  assign i_dm_mem_cmd_i_control = _cmd_WIRE_1[23:0]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 177:64]
  assign i_dm_mem_req_i = slave_req_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 261:38]
  assign i_dm_mem_we_i = slave_we_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 262:38]
  assign i_dm_mem_addr_i = slave_addr_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 263:38]
  assign i_dm_mem_wdata_i = slave_wdata_i; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 264:38]
  assign i_dm_mem_be_i_0 = slave_be_i[0]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 265:60]
  assign i_dm_mem_be_i_1 = slave_be_i[1]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 265:60]
  assign i_dm_mem_be_i_2 = slave_be_i[2]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 265:60]
  assign i_dm_mem_be_i_3 = slave_be_i[3]; // @[src/main/scala/coreGen/bmu/debug/dm_top.scala 265:60]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 104:67]
      slave_rvalid <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 104:67]
    end else begin
      slave_rvalid <= slave_req_i; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 104:67]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  slave_rvalid = _RAND_0[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    slave_rvalid = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module ClintSimple(
  input         clock,
  input         reset,
  input         io_bus_req_valid, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  input  [31:0] io_bus_req_bits_addr, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  input         io_bus_req_bits_we, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  input  [31:0] io_bus_req_bits_wdata, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  output        io_bus_resp_valid, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  output [31:0] io_bus_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  input         io_testmode, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  input         io_rtc, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  output        io_timer, // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
  output        io_software // @[src/main/scala/coreGen/bmu/clint.scala 19:27]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [63:0] _RAND_1;
  reg [63:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
`endif // RANDOMIZE_REG_INIT
  wire  _syncQ_T = ~io_testmode; // @[src/main/scala/coreGen/bmu/clint.scala 34:61]
  wire  _syncQ_T_3 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:31]
  reg [2:0] syncQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  wire [2:0] syncD = {io_rtc,syncQ[2:1]}; // @[src/main/scala/coreGen/bmu/clint.scala 35:32]
  wire  increaseflag = syncQ[1] & ~syncQ[0]; // @[src/main/scala/coreGen/bmu/clint.scala 36:34]
  wire [7:0] defineaddress = io_bus_req_bits_addr[7:0]; // @[src/main/scala/coreGen/bmu/clint.scala 43:55]
  reg [63:0] mtimeQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [63:0] mtimecmpQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  msipQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  wire [63:0] _mtimeD_T_1 = mtimeQ + 64'h1; // @[src/main/scala/coreGen/bmu/clint.scala 55:57]
  wire [63:0] _mtimeD_T_2 = increaseflag ? _mtimeD_T_1 : mtimeQ; // @[src/main/scala/coreGen/bmu/clint.scala 55:36]
  wire [63:0] _mtimeD_T_4 = {mtimeQ[63:32],io_bus_req_bits_wdata}; // @[src/main/scala/coreGen/bmu/clint.scala 61:44]
  wire [63:0] _mtimeD_T_6 = {io_bus_req_bits_wdata,mtimeQ[31:0]}; // @[src/main/scala/coreGen/bmu/clint.scala 63:52]
  wire [63:0] _mtimecmpD_T_1 = {mtimecmpQ[63:32],io_bus_req_bits_wdata}; // @[src/main/scala/coreGen/bmu/clint.scala 65:47]
  wire [63:0] _mtimecmpD_T_3 = {io_bus_req_bits_wdata,mtimecmpQ[31:0]}; // @[src/main/scala/coreGen/bmu/clint.scala 67:52]
  wire  _GEN_1 = defineaddress == 8'h10 ? io_bus_req_bits_wdata[0] : msipQ; // @[src/main/scala/coreGen/bmu/clint.scala 68:50 69:26 53:29]
  wire [63:0] _GEN_2 = defineaddress == 8'hc ? _mtimecmpD_T_3 : mtimecmpQ; // @[src/main/scala/coreGen/bmu/clint.scala 66:62 67:26 54:29]
  wire  _GEN_3 = defineaddress == 8'hc ? msipQ : _GEN_1; // @[src/main/scala/coreGen/bmu/clint.scala 53:29 66:62]
  wire [31:0] _rdataD_T_13 = 8'h0 == defineaddress ? mtimeQ[31:0] : 32'h0; // @[src/main/scala/coreGen/bmu/clint.scala 76:56]
  wire [31:0] _rdataD_T_15 = 8'h4 == defineaddress ? mtimeQ[63:32] : _rdataD_T_13; // @[src/main/scala/coreGen/bmu/clint.scala 76:56]
  wire [31:0] _rdataD_T_17 = 8'h8 == defineaddress ? mtimecmpQ[31:0] : _rdataD_T_15; // @[src/main/scala/coreGen/bmu/clint.scala 76:56]
  reg  rvalidQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] rdataQ; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  assign io_bus_resp_valid = rvalidQ; // @[src/main/scala/coreGen/bmu/clint.scala 100:29]
  assign io_bus_resp_bits_rdata = rdataQ; // @[src/main/scala/coreGen/bmu/clint.scala 101:29]
  assign io_timer = mtimeQ >= mtimecmpQ; // @[src/main/scala/coreGen/bmu/clint.scala 104:40]
  assign io_software = msipQ; // @[src/main/scala/coreGen/bmu/clint.scala 103:29]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      syncQ <= 3'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (_syncQ_T) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      syncQ <= syncD;
    end
  end
  always @(posedge clock or posedge _syncQ_T_3) begin
    if (_syncQ_T_3) begin // @[src/main/scala/coreGen/bmu/clint.scala 59:49]
      mtimeQ <= 64'h0; // @[src/main/scala/coreGen/bmu/clint.scala 60:44 61:26 62:59 63:26 55:29]
    end else if (io_bus_req_valid & io_bus_req_bits_we) begin // @[src/main/scala/coreGen/bmu/clint.scala 55:29]
      if (defineaddress == 8'h0) begin
        mtimeQ <= _mtimeD_T_4;
      end else if (defineaddress == 8'h4) begin
        mtimeQ <= _mtimeD_T_6;
      end else begin
        mtimeQ <= _mtimeD_T_2;
      end
    end else begin
      mtimeQ <= _mtimeD_T_2;
    end
  end
  always @(posedge clock or posedge _syncQ_T_3) begin
    if (_syncQ_T_3) begin // @[src/main/scala/coreGen/bmu/clint.scala 59:49]
      mtimecmpQ <= 64'h0; // @[src/main/scala/coreGen/bmu/clint.scala 54:{29,29} 60:44 62:59 64:54 65:26]
    end else if (io_bus_req_valid & io_bus_req_bits_we) begin // @[src/main/scala/coreGen/bmu/clint.scala 54:29]
      if (!(defineaddress == 8'h0)) begin
        if (!(defineaddress == 8'h4)) begin
          if (defineaddress == 8'h8) begin
            mtimecmpQ <= _mtimecmpD_T_1;
          end else begin
            mtimecmpQ <= _GEN_2;
          end
        end
      end
    end
  end
  always @(posedge clock or posedge _syncQ_T_3) begin
    if (_syncQ_T_3) begin // @[src/main/scala/coreGen/bmu/clint.scala 59:49]
      msipQ <= 1'h0; // @[src/main/scala/coreGen/bmu/clint.scala 53:{29,29,29} 60:44 62:59 64:54]
    end else if (io_bus_req_valid & io_bus_req_bits_we) begin // @[src/main/scala/coreGen/bmu/clint.scala 53:29]
      if (!(defineaddress == 8'h0)) begin
        if (!(defineaddress == 8'h4)) begin
          if (!(defineaddress == 8'h8)) begin
            msipQ <= _GEN_3;
          end
        end
      end
    end
  end
  always @(posedge clock or posedge _syncQ_T_3) begin
    if (_syncQ_T_3) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      rvalidQ <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      rvalidQ <= io_bus_req_valid; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _syncQ_T_3) begin
    if (_syncQ_T_3) begin // @[src/main/scala/coreGen/bmu/clint.scala 75:21]
      rdataQ <= 32'h0; // @[src/main/scala/coreGen/bmu/clint.scala 76:{56,56,56}]
    end else if (io_bus_req_valid & ~io_bus_req_bits_we) begin
      if (8'h14 == defineaddress) begin
        rdataQ <= 32'h1;
      end else if (8'h10 == defineaddress) begin
        rdataQ <= 32'h1;
      end else if (8'hc == defineaddress) begin
        rdataQ <= mtimecmpQ[63:32];
      end else begin
        rdataQ <= _rdataD_T_17;
      end
    end else begin
      rdataQ <= 32'h0;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  syncQ = _RAND_0[2:0];
  _RAND_1 = {2{`RANDOM}};
  mtimeQ = _RAND_1[63:0];
  _RAND_2 = {2{`RANDOM}};
  mtimecmpQ = _RAND_2[63:0];
  _RAND_3 = {1{`RANDOM}};
  msipQ = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  rvalidQ = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  rdataQ = _RAND_5[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    syncQ = 3'h0;
  end
  if (_syncQ_T_3) begin
    mtimeQ = 64'h0;
  end
  if (_syncQ_T_3) begin
    mtimecmpQ = 64'h0;
  end
  if (_syncQ_T_3) begin
    msipQ = 1'h0;
  end
  if (_syncQ_T_3) begin
    rvalidQ = 1'h0;
  end
  if (_syncQ_T_3) begin
    rdataQ = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_cnt_1(
  input        clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 8:26]
  input        rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 9:26]
  input        incr_wptr_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 12:26]
  input        incr_rptr_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 13:26]
  output [3:0] wptr_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 15:26]
  output [3:0] rptr_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 16:26]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
`endif // RANDOMIZE_REG_INIT
  wire  wptr_wrap = incr_wptr_i & wptr_o[2:0] == 3'h5; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 24:30]
  wire  rptr_wrap = incr_rptr_i & rptr_o[2:0] == 3'h5; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 25:30]
  wire  _wptr_wrap_cnt_T_1 = ~wptr_o[3]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 27:26]
  wire [3:0] wptr_wrap_cnt = {_wptr_wrap_cnt_T_1,3'h0}; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 27:25]
  wire  _rptr_wrap_cnt_T_1 = ~rptr_o[3]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 28:26]
  wire [3:0] rptr_wrap_cnt = {_rptr_wrap_cnt_T_1,3'h0}; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 28:25]
  wire  _wptr_q_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:53]
  reg [3:0] wptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:74]
  reg [3:0] rptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 31:74]
  wire [3:0] wptr_d = wptr_q + 4'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 35:22]
  wire [3:0] rptr_d = rptr_q + 4'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 45:22]
  assign wptr_o = wptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 44:12]
  assign rptr_o = rptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 54:12]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 38:26]
      wptr_q <= 4'h0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 39:16]
    end else if (wptr_wrap) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 40:28]
      wptr_q <= wptr_wrap_cnt; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 41:17]
    end else if (incr_wptr_i) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:74]
      wptr_q <= wptr_d;
    end
  end
  always @(posedge clk_i or posedge _wptr_q_T_1) begin
    if (_wptr_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 48:26]
      rptr_q <= 4'h0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 49:16]
    end else if (rptr_wrap) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 50:28]
      rptr_q <= rptr_wrap_cnt; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 51:17]
    end else if (incr_rptr_i) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 31:74]
      rptr_q <= rptr_d;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  wptr_q = _RAND_0[3:0];
  _RAND_1 = {1{`RANDOM}};
  rptr_q = _RAND_1[3:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    wptr_q = 4'h0;
  end
  if (_wptr_q_T_1) begin
    rptr_q = 4'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_clk2en(
  input          clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 10:23]
  input          rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 11:23]
  input          wvalid_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 14:23]
  output         wready_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 15:23]
  input  [103:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 16:23]
  output         rvalid_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 18:23]
  input          rready_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 19:23]
  output [103:0] rdata_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 20:23]
  input          clk2en // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 25:24]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [127:0] _RAND_2;
  reg [127:0] _RAND_3;
  reg [127:0] _RAND_4;
  reg [127:0] _RAND_5;
  reg [127:0] _RAND_6;
  reg [127:0] _RAND_7;
`endif // RANDOMIZE_REG_INIT
  wire  u_fifo_cnt_clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  u_fifo_cnt_rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  u_fifo_cnt_incr_wptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  u_fifo_cnt_incr_rptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire [3:0] u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire [3:0] u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  _under_rst_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 52:69]
  reg  under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 52:90]
  wire  _under_rst_T_2 = ~under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 54:22]
  wire [3:0] fifo_wptr = u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 47:38 86:30]
  wire [3:0] fifo_rptr = u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 48:38 87:30]
  wire [3:0] _full_T_2 = fifo_rptr ^ 4'h8; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 90:47]
  wire  full = fifo_wptr == _full_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 90:32]
  wire  fifo_incr_wptr = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 74:45]
  reg [3:0] fifo_wptr_async; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
  wire  fifo_empty = fifo_wptr_async == fifo_rptr; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 92:38]
  reg [103:0] storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  reg [103:0] storage_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  reg [103:0] storage_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  reg [103:0] storage_3; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  reg [103:0] storage_4; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  reg [103:0] storage_5; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  wire [103:0] _GEN_5 = 3'h1 == fifo_rptr[2:0] ? storage_1 : storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 102:{23,23}]
  wire [103:0] _GEN_6 = 3'h2 == fifo_rptr[2:0] ? storage_2 : _GEN_5; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 102:{23,23}]
  wire [103:0] _GEN_7 = 3'h3 == fifo_rptr[2:0] ? storage_3 : _GEN_6; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 102:{23,23}]
  wire [103:0] _GEN_8 = 3'h4 == fifo_rptr[2:0] ? storage_4 : _GEN_7; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 102:{23,23}]
  wire [103:0] storage_rdata = 3'h5 == fifo_rptr[2:0] ? storage_5 : _GEN_8; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 102:{23,23}]
  cg_generic_fifo_sync_cnt_1 u_fifo_cnt ( // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
    .clk_i(u_fifo_cnt_clk_i),
    .rst_ni(u_fifo_cnt_rst_ni),
    .incr_wptr_i(u_fifo_cnt_incr_wptr_i),
    .incr_rptr_i(u_fifo_cnt_incr_rptr_i),
    .wptr_o(u_fifo_cnt_wptr_o),
    .rptr_o(u_fifo_cnt_rptr_o)
  );
  assign wready_o = ~full & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 76:25]
  assign rvalid_o = ~fifo_empty & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 78:26]
  assign rdata_o = fifo_empty ? 104'h0 : storage_rdata; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 116:25]
  assign u_fifo_cnt_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 81:30]
  assign u_fifo_cnt_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 82:30]
  assign u_fifo_cnt_incr_wptr_i = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 74:45]
  assign u_fifo_cnt_incr_rptr_i = rvalid_o & rready_i & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 75:45]
  always @(posedge clk_i) begin
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (3'h0 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_0 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (3'h1 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_1 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (3'h2 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_2 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (3'h3 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_3 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (3'h4 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_4 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (3'h5 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_5 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 53:22]
      under_rst <= 1'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 54:19]
    end else if (under_rst) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 52:90]
      under_rst <= ~under_rst;
    end
  end
  always @(posedge clk_i or posedge _under_rst_T_1) begin
    if (_under_rst_T_1) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
      fifo_wptr_async <= 4'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
    end else if (clk2en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
      fifo_wptr_async <= fifo_wptr;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  under_rst = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  fifo_wptr_async = _RAND_1[3:0];
  _RAND_2 = {4{`RANDOM}};
  storage_0 = _RAND_2[103:0];
  _RAND_3 = {4{`RANDOM}};
  storage_1 = _RAND_3[103:0];
  _RAND_4 = {4{`RANDOM}};
  storage_2 = _RAND_4[103:0];
  _RAND_5 = {4{`RANDOM}};
  storage_3 = _RAND_5[103:0];
  _RAND_6 = {4{`RANDOM}};
  storage_4 = _RAND_6[103:0];
  _RAND_7 = {4{`RANDOM}};
  storage_5 = _RAND_7[103:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    under_rst = 1'h1;
  end
  if (_under_rst_T_1) begin
    fifo_wptr_async = 4'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_1(
  input        clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 9:23]
  input        rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 10:23]
  input        wvalid_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 13:23]
  output       wready_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 14:23]
  input  [1:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 15:23]
  output       rvalid_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 17:23]
  input        rready_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 18:23]
  output [1:0] rdata_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 19:23]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
`endif // RANDOMIZE_REG_INIT
  wire  u_fifo_cnt_clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_wptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_rptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [3:0] u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [3:0] u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  reg  under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
  wire  _under_rst_T_2 = ~under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:22]
  wire [3:0] fifo_wptr = u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 45:38 84:30]
  wire [3:0] fifo_rptr = u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 46:38 85:30]
  wire [3:0] _full_T_2 = fifo_rptr ^ 4'h8; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:47]
  wire  full = fifo_wptr == _full_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:32]
  wire  fifo_incr_wptr = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  wire  fifo_empty = fifo_wptr == fifo_rptr; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 89:32]
  reg [1:0] storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [1:0] storage_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [1:0] storage_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [1:0] storage_3; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [1:0] storage_4; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [1:0] storage_5; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  wire [1:0] _GEN_4 = 3'h1 == fifo_rptr[2:0] ? storage_1 : storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  wire [1:0] _GEN_5 = 3'h2 == fifo_rptr[2:0] ? storage_2 : _GEN_4; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  wire [1:0] _GEN_6 = 3'h3 == fifo_rptr[2:0] ? storage_3 : _GEN_5; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  wire [1:0] _GEN_7 = 3'h4 == fifo_rptr[2:0] ? storage_4 : _GEN_6; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  wire [1:0] storage_rdata = 3'h5 == fifo_rptr[2:0] ? storage_5 : _GEN_7; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  cg_generic_fifo_sync_cnt_1 u_fifo_cnt ( // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
    .clk_i(u_fifo_cnt_clk_i),
    .rst_ni(u_fifo_cnt_rst_ni),
    .incr_wptr_i(u_fifo_cnt_incr_wptr_i),
    .incr_rptr_i(u_fifo_cnt_incr_rptr_i),
    .wptr_o(u_fifo_cnt_wptr_o),
    .rptr_o(u_fifo_cnt_rptr_o)
  );
  assign wready_o = ~full & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 74:25]
  assign rvalid_o = ~fifo_empty & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 76:26]
  assign rdata_o = fifo_empty ? 2'h0 : storage_rdata; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 113:25]
  assign u_fifo_cnt_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 79:30]
  assign u_fifo_cnt_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 80:30]
  assign u_fifo_cnt_incr_wptr_i = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  assign u_fifo_cnt_incr_rptr_i = rvalid_o & rready_i & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 73:45]
  always @(posedge clk_i) begin
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (3'h0 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_0 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (3'h1 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_1 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (3'h2 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_2 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (3'h3 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_3 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (3'h4 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_4 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (3'h5 == fifo_wptr[2:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_5 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 51:22]
      under_rst <= 1'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:19]
    end else if (under_rst) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
      under_rst <= ~under_rst;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  under_rst = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  storage_0 = _RAND_1[1:0];
  _RAND_2 = {1{`RANDOM}};
  storage_1 = _RAND_2[1:0];
  _RAND_3 = {1{`RANDOM}};
  storage_2 = _RAND_3[1:0];
  _RAND_4 = {1{`RANDOM}};
  storage_3 = _RAND_4[1:0];
  _RAND_5 = {1{`RANDOM}};
  storage_4 = _RAND_5[1:0];
  _RAND_6 = {1{`RANDOM}};
  storage_5 = _RAND_6[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    under_rst = 1'h1;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_cnt_3(
  input        clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 8:26]
  input        rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 9:26]
  input        incr_wptr_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 12:26]
  input        incr_rptr_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 13:26]
  output [2:0] wptr_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 15:26]
  output [2:0] rptr_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 16:26]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
`endif // RANDOMIZE_REG_INIT
  wire  wptr_wrap = incr_wptr_i & wptr_o[1:0] == 2'h2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 24:30]
  wire  rptr_wrap = incr_rptr_i & rptr_o[1:0] == 2'h2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 25:30]
  wire  _wptr_wrap_cnt_T_1 = ~wptr_o[2]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 27:26]
  wire [2:0] wptr_wrap_cnt = {_wptr_wrap_cnt_T_1,2'h0}; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 27:25]
  wire  _rptr_wrap_cnt_T_1 = ~rptr_o[2]; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 28:26]
  wire [2:0] rptr_wrap_cnt = {_rptr_wrap_cnt_T_1,2'h0}; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 28:25]
  wire  _wptr_q_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:53]
  reg [2:0] wptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:74]
  reg [2:0] rptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 31:74]
  wire [2:0] wptr_d = wptr_q + 3'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 35:22]
  wire [2:0] rptr_d = rptr_q + 3'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 45:22]
  assign wptr_o = wptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 44:12]
  assign rptr_o = rptr_q; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 54:12]
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 38:26]
      wptr_q <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 39:16]
    end else if (wptr_wrap) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 40:28]
      wptr_q <= wptr_wrap_cnt; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 41:17]
    end else if (incr_wptr_i) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 30:74]
      wptr_q <= wptr_d;
    end
  end
  always @(posedge clk_i or posedge _wptr_q_T_1) begin
    if (_wptr_q_T_1) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 48:26]
      rptr_q <= 3'h0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 49:16]
    end else if (rptr_wrap) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 50:28]
      rptr_q <= rptr_wrap_cnt; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 51:17]
    end else if (incr_rptr_i) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_cnt.scala 31:74]
      rptr_q <= rptr_d;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  wptr_q = _RAND_0[2:0];
  _RAND_1 = {1{`RANDOM}};
  rptr_q = _RAND_1[2:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    wptr_q = 3'h0;
  end
  if (_wptr_q_T_1) begin
    rptr_q = 3'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_2(
  input         clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 9:23]
  input         rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 10:23]
  input         wvalid_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 13:23]
  output        wready_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 14:23]
  input  [64:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 15:23]
  output        rvalid_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 17:23]
  input         rready_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 18:23]
  output [64:0] rdata_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 19:23]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [95:0] _RAND_1;
  reg [95:0] _RAND_2;
  reg [95:0] _RAND_3;
`endif // RANDOMIZE_REG_INIT
  wire  u_fifo_cnt_clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_wptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_rptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [2:0] u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [2:0] u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  reg  under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
  wire  _under_rst_T_2 = ~under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:22]
  wire [2:0] fifo_wptr = u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 45:38 84:30]
  wire [2:0] fifo_rptr = u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 46:38 85:30]
  wire [2:0] _full_T_2 = fifo_rptr ^ 3'h4; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:47]
  wire  full = fifo_wptr == _full_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:32]
  wire  fifo_incr_wptr = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  wire  fifo_empty = fifo_wptr == fifo_rptr; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 89:32]
  reg [64:0] storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [64:0] storage_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [64:0] storage_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  wire [64:0] _GEN_4 = 2'h1 == fifo_rptr[1:0] ? storage_1 : storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  wire [64:0] storage_rdata = 2'h2 == fifo_rptr[1:0] ? storage_2 : _GEN_4; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  cg_generic_fifo_sync_cnt_3 u_fifo_cnt ( // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
    .clk_i(u_fifo_cnt_clk_i),
    .rst_ni(u_fifo_cnt_rst_ni),
    .incr_wptr_i(u_fifo_cnt_incr_wptr_i),
    .incr_rptr_i(u_fifo_cnt_incr_rptr_i),
    .wptr_o(u_fifo_cnt_wptr_o),
    .rptr_o(u_fifo_cnt_rptr_o)
  );
  assign wready_o = ~full & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 74:25]
  assign rvalid_o = ~fifo_empty & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 76:26]
  assign rdata_o = fifo_empty ? 65'h0 : storage_rdata; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 113:25]
  assign u_fifo_cnt_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 79:30]
  assign u_fifo_cnt_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 80:30]
  assign u_fifo_cnt_incr_wptr_i = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  assign u_fifo_cnt_incr_rptr_i = rvalid_o & rready_i & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 73:45]
  always @(posedge clk_i) begin
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (2'h0 == fifo_wptr[1:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_0 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (2'h1 == fifo_wptr[1:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_1 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (2'h2 == fifo_wptr[1:0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_2 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 51:22]
      under_rst <= 1'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:19]
    end else if (under_rst) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
      under_rst <= ~under_rst;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  under_rst = _RAND_0[0:0];
  _RAND_1 = {3{`RANDOM}};
  storage_0 = _RAND_1[64:0];
  _RAND_2 = {3{`RANDOM}};
  storage_1 = _RAND_2[64:0];
  _RAND_3 = {3{`RANDOM}};
  storage_2 = _RAND_3[64:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    under_rst = 1'h1;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2InnerB50m(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_out_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_out_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [31:0] io_out_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_out_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [3:0]  io_out_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [63:0] io_out_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [1:0]  io_out_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_out_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_out_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_out_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [63:0] io_out_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
`endif // RANDOMIZE_REG_INIT
  wire  req_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire [103:0] req_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire [103:0] req_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  resp_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire [1:0] resp_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire [1:0] resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  out_resp_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire [64:0] out_resp_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire [64:0] out_resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  _data_q_T_2 = ~reset; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:31]
  reg [31:0] data_q_addr; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg  valid_q; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  mr1 = io_in_req_bits_addr[31:3] == data_q_addr[31:3] & io_in_req_bits_addr[2] & ~data_q_addr[2]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 64:84]
  reg [3:0] data_q_be; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  mr2 = &data_q_be & &io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 65:92]
  wire  mr = mr1 & mr2; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 66:18]
  wire  out_req_bits_mr = valid_q & io_in_req_valid & mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 72:47]
  reg  fsm_cs; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 12:52]
  wire [64:0] _resp_q_WIRE = out_resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 53:{48,48}]
  wire [63:0] resp_q_rdata = _resp_q_WIRE[63:0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 53:48]
  wire  resp_addr2 = resp_fifo_rdata_o[1]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 54:39]
  wire  resp_mr = resp_fifo_rdata_o[0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 55:36]
  reg [1:0] data_q_hport; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  out_hs = valid_q & req_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 68:32]
  wire  _GEN_0 = out_hs ? 1'h0 : valid_q; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 78:17 79:17 src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T_2 = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire [103:0] _io_out_req_bits_WIRE_1 = req_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:{49,49}]
  wire [66:0] req_fifo_wdata_i_lo = {64'h0,data_q_hport,out_req_bits_mr}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 96:38]
  wire [36:0] req_fifo_wdata_i_hi = {data_q_addr,1'h0,data_q_be}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 96:38]
  wire  _resp_fifo_rready_i_T = ~fsm_cs; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:36]
  wire  _resp_fifo_rready_i_T_1 = ~resp_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:48]
  wire  _resp_fifo_rready_i_T_4 = ~fsm_cs & ~resp_mr | fsm_cs; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:58]
  wire [31:0] rdata_mux = resp_addr2 & _resp_fifo_rready_i_T_1 ? resp_q_rdata[63:32] : resp_q_rdata[31:0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 125:24]
  cg_generic_fifo_sync_clk2en req_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
    .clk_i(req_fifo_clk_i),
    .rst_ni(req_fifo_rst_ni),
    .wvalid_i(req_fifo_wvalid_i),
    .wready_o(req_fifo_wready_o),
    .wdata_i(req_fifo_wdata_i),
    .rvalid_o(req_fifo_rvalid_o),
    .rready_i(req_fifo_rready_i),
    .rdata_o(req_fifo_rdata_o),
    .clk2en(req_fifo_clk2en)
  );
  cg_generic_fifo_sync_1 resp_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
    .clk_i(resp_fifo_clk_i),
    .rst_ni(resp_fifo_rst_ni),
    .wvalid_i(resp_fifo_wvalid_i),
    .wready_o(resp_fifo_wready_o),
    .wdata_i(resp_fifo_wdata_i),
    .rvalid_o(resp_fifo_rvalid_o),
    .rready_i(resp_fifo_rready_i),
    .rdata_o(resp_fifo_rdata_o)
  );
  cg_generic_fifo_sync_2 out_resp_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
    .clk_i(out_resp_fifo_clk_i),
    .rst_ni(out_resp_fifo_rst_ni),
    .wvalid_i(out_resp_fifo_wvalid_i),
    .wready_o(out_resp_fifo_wready_o),
    .wdata_i(out_resp_fifo_wdata_i),
    .rvalid_o(out_resp_fifo_rvalid_o),
    .rready_i(out_resp_fifo_rready_i),
    .rdata_o(out_resp_fifo_rdata_o)
  );
  assign io_in_req_ready = (~valid_q | req_fifo_wready_o) & io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 69:53]
  assign io_in_resp_valid = out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 126:19]
  assign io_in_resp_bits_err = _resp_q_WIRE[64]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 53:48]
  assign io_in_resp_bits_rdata = _resp_fifo_rready_i_T ? rdata_mux : resp_q_rdata[63:32]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 128:30]
  assign io_out_req_valid = req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 87:22]
  assign io_out_req_bits_addr = _io_out_req_bits_WIRE_1[103:72]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_we = _io_out_req_bits_WIRE_1[71]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_be = _io_out_req_bits_WIRE_1[70:67]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_wdata = _io_out_req_bits_WIRE_1[66:3]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_hport = _io_out_req_bits_WIRE_1[2:1]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_mr = _io_out_req_bits_WIRE_1[0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign req_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 91:20]
  assign req_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 92:30]
  assign req_fifo_wvalid_i = valid_q; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 27:23 70:19]
  assign req_fifo_wdata_i = {req_fifo_wdata_i_hi,req_fifo_wdata_i_lo}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 96:38]
  assign req_fifo_rready_i = io_out_req_ready & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 97:43]
  assign req_fifo_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 59:28]
  assign resp_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 100:21]
  assign resp_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 101:31]
  assign resp_fifo_wvalid_i = req_fifo_rready_i & req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 103:45]
  assign resp_fifo_wdata_i = {io_out_req_bits_addr[2],io_out_req_bits_mr}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 104:29]
  assign resp_fifo_rready_i = (~fsm_cs & ~resp_mr | fsm_cs) & out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:78]
  assign out_resp_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 117:25]
  assign out_resp_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 118:35]
  assign out_resp_fifo_wvalid_i = io_out_resp_valid & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 120:49]
  assign out_resp_fifo_wdata_i = {io_out_resp_bits_err,io_out_resp_bits_rdata}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 121:47]
  assign out_resp_fifo_rready_i = _resp_fifo_rready_i_T_4 & out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 122:82]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_addr <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_addr <= io_in_req_bits_addr;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      valid_q <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 82:17]
    end else begin
      valid_q <= _T_2 & ~out_req_bits_mr | _GEN_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_be <= 4'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_be <= io_in_req_bits_be;
    end
  end
  always @(posedge clock or posedge _data_q_T_2) begin
    if (_data_q_T_2) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 107:20]
      fsm_cs <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 109:20]
    end else begin
      fsm_cs <= _resp_fifo_rready_i_T & (out_resp_fifo_rvalid_o & resp_mr);
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_hport <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_hport <= io_in_req_bits_hport;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  data_q_addr = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  valid_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  data_q_be = _RAND_2[3:0];
  _RAND_3 = {1{`RANDOM}};
  fsm_cs = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  data_q_hport = _RAND_4[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    data_q_addr = 32'h0;
  end
  if (~reset) begin
    valid_q = 1'h0;
  end
  if (~reset) begin
    data_q_be = 4'h0;
  end
  if (_data_q_T_2) begin
    fsm_cs = 1'h0;
  end
  if (~reset) begin
    data_q_hport = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2InnerB50mFF(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_out_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_out_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [31:0] io_out_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_out_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [3:0]  io_out_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [63:0] io_out_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [1:0]  io_out_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_out_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_out_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_out_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [63:0] io_out_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
`endif // RANDOMIZE_REG_INIT
  wire  mod_clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [3:0] mod_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [1:0] mod_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [3:0] mod_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [63:0] mod_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [1:0] mod_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [63:0] mod_io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  reg  valid; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] data_addr; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [3:0] data_be; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [1:0] data_hport; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T = mod_io_in_req_ready & mod_io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire  _GEN_0 = _T ? 1'h0 : valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 19:33 20:15 src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T_1 = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  InnerB2InnerB50m mod ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
    .clock(mod_clock),
    .reset(mod_reset),
    .io_in_req_ready(mod_io_in_req_ready),
    .io_in_req_valid(mod_io_in_req_valid),
    .io_in_req_bits_addr(mod_io_in_req_bits_addr),
    .io_in_req_bits_be(mod_io_in_req_bits_be),
    .io_in_req_bits_hport(mod_io_in_req_bits_hport),
    .io_in_resp_valid(mod_io_in_resp_valid),
    .io_in_resp_bits_err(mod_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(mod_io_in_resp_bits_rdata),
    .io_out_req_ready(mod_io_out_req_ready),
    .io_out_req_valid(mod_io_out_req_valid),
    .io_out_req_bits_addr(mod_io_out_req_bits_addr),
    .io_out_req_bits_we(mod_io_out_req_bits_we),
    .io_out_req_bits_be(mod_io_out_req_bits_be),
    .io_out_req_bits_wdata(mod_io_out_req_bits_wdata),
    .io_out_req_bits_hport(mod_io_out_req_bits_hport),
    .io_out_req_bits_mr(mod_io_out_req_bits_mr),
    .io_out_resp_valid(mod_io_out_resp_valid),
    .io_out_resp_bits_err(mod_io_out_resp_bits_err),
    .io_out_resp_bits_rdata(mod_io_out_resp_bits_rdata),
    .io_clk2en(mod_io_clk2en)
  );
  assign io_in_req_ready = ~valid | mod_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 27:31]
  assign io_in_resp_valid = mod_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 32:16]
  assign io_in_resp_bits_err = mod_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 32:16]
  assign io_in_resp_bits_rdata = mod_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 32:16]
  assign io_out_req_valid = mod_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_addr = mod_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_we = mod_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_be = mod_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_wdata = mod_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_hport = mod_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_mr = mod_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_clock = clock;
  assign mod_reset = reset;
  assign mod_io_in_req_valid = valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 30:25]
  assign mod_io_in_req_bits_addr = data_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_in_req_bits_be = data_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_in_req_bits_hport = data_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_out_req_ready = io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_out_resp_valid = io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_out_resp_bits_err = io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_out_resp_bits_rdata = io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 34:19]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      valid <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 23:15]
    end else begin
      valid <= _T_1 | _GEN_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_addr <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_addr <= io_in_req_bits_addr;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_be <= 4'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_be <= io_in_req_bits_be;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_hport <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_hport <= io_in_req_bits_hport;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  valid = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  data_addr = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  data_be = _RAND_2[3:0];
  _RAND_3 = {1{`RANDOM}};
  data_hport = _RAND_3[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    valid = 1'h0;
  end
  if (~reset) begin
    data_addr = 32'h0;
  end
  if (~reset) begin
    data_be = 4'h0;
  end
  if (~reset) begin
    data_hport = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2ahbl50m(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input  [63:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input         io_in_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output [63:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input         io_out_hready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output [1:0]  io_out_htrans, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output [2:0]  io_out_hsize, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output        io_out_hwrite, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output [1:0]  io_out_hprot, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output [31:0] io_out_haddr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  output [63:0] io_out_hwdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input  [1:0]  io_out_hresp, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input  [63:0] io_out_hrdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 8:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [63:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [63:0] _RAND_5;
`endif // RANDOMIZE_REG_INIT
  wire  _fsm_cs_T_2 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:31]
  reg [2:0] fsm_cs; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  wire  hready = io_out_hready & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 23:29]
  wire  herr = |io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 24:26]
  wire  _fsm_ns_T_1 = ~herr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 35:51]
  wire  needSplit = io_in_req_bits_be[1] & io_in_req_bits_be[2] & ~(io_in_req_bits_be[0] & io_in_req_bits_be[3]); // @[src/main/scala/coreGen/bmu/Sbus2ahblWithFifo.scala 16:33]
  wire [1:0] _fsm_ns_T_3 = needSplit ? 2'h2 : 2'h1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 36:28]
  wire  _fsm_ns_T_5 = ~hready & herr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 37:37]
  wire [2:0] _fsm_ns_T_6 = ~hready & herr ? 3'h4 : 3'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 37:28]
  wire [2:0] _fsm_ns_T_7 = io_in_req_valid & hready & ~herr ? {{1'd0}, _fsm_ns_T_3} : _fsm_ns_T_6; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 35:26]
  wire  _fsm_ns_T_9 = hready & _fsm_ns_T_1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 40:34]
  wire [1:0] _fsm_ns_T_11 = io_in_req_valid ? _fsm_ns_T_3 : 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 41:28]
  wire [2:0] _fsm_ns_T_14 = _fsm_ns_T_5 ? 3'h4 : 3'h1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 44:28]
  wire [2:0] _fsm_ns_T_15 = hready & _fsm_ns_T_1 ? {{1'd0}, _fsm_ns_T_11} : _fsm_ns_T_14; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 40:26]
  wire [2:0] _fsm_ns_T_20 = _fsm_ns_T_5 ? 3'h4 : 3'h2; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 49:28]
  wire [2:0] _fsm_ns_T_21 = _fsm_ns_T_9 ? 3'h3 : _fsm_ns_T_20; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 47:26]
  wire [2:0] _fsm_ns_T_28 = _fsm_ns_T_5 ? 3'h4 : 3'h3; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 57:28]
  wire [2:0] _fsm_ns_T_29 = _fsm_ns_T_9 ? {{1'd0}, _fsm_ns_T_11} : _fsm_ns_T_28; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 53:26]
  wire [2:0] _fsm_ns_T_31 = hready & herr ? 3'h0 : 3'h4; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 60:26]
  wire [2:0] _GEN_3 = 3'h4 == fsm_cs ? _fsm_ns_T_31 : 3'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 33:20 60:20 18:26]
  wire [2:0] _GEN_4 = 3'h3 == fsm_cs ? _fsm_ns_T_29 : _GEN_3; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 33:20 53:20]
  wire [2:0] _GEN_5 = 3'h2 == fsm_cs ? _fsm_ns_T_21 : _GEN_4; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 33:20 47:20]
  wire [2:0] _GEN_6 = 3'h1 == fsm_cs ? _fsm_ns_T_15 : _GEN_5; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 33:20 40:20]
  wire [2:0] fsm_ns = 3'h0 == fsm_cs ? _fsm_ns_T_7 : _GEN_6; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 33:20 35:20]
  wire  _s1_needSplit_T = fsm_cs == 3'h2; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 22:53]
  wire  _s1_needSplit_T_2 = fsm_cs == 3'h2 & fsm_ns == 3'h4; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 22:67]
  reg  s1_needSplit; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  reg [63:0] s1_wdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  wire [1:0] _addr1Offset_T_8 = io_in_req_bits_be[3] ? 2'h3 : 2'h0; // @[src/main/scala/chisel3/util/Mux.scala 141:16]
  wire [1:0] _addr1Offset_T_9 = io_in_req_bits_be[2] ? 2'h2 : _addr1Offset_T_8; // @[src/main/scala/chisel3/util/Mux.scala 141:16]
  wire [1:0] _addr1Offset_T_10 = io_in_req_bits_be[1] ? 2'h1 : _addr1Offset_T_9; // @[src/main/scala/chisel3/util/Mux.scala 141:16]
  wire [1:0] addr1Offset = io_in_req_bits_be[0] ? 2'h0 : _addr1Offset_T_10; // @[src/main/scala/chisel3/util/Mux.scala 141:16]
  wire [31:0] addr1 = {io_in_req_bits_addr[31:2],addr1Offset}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 70:20]
  wire [31:0] addr2 = {io_in_req_bits_addr[31:2],2'h2}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 71:20]
  wire [4:0] _size1_T = {io_in_req_bits_mr,io_in_req_bits_be}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 73:30]
  wire [2:0] _size1_T_2 = 5'h1f == _size1_T ? 3'h3 : 3'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 73:73]
  wire [2:0] _size1_T_4 = 5'h7 == _size1_T ? 3'h1 : _size1_T_2; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 73:73]
  wire [2:0] _size1_T_6 = 5'hf == _size1_T ? 3'h2 : _size1_T_4; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 73:73]
  wire [2:0] _size1_T_8 = 5'h3 == _size1_T ? 3'h1 : _size1_T_6; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 73:73]
  wire [2:0] size1 = 5'hc == _size1_T ? 3'h1 : _size1_T_8; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 73:73]
  wire [2:0] size2 = io_in_req_bits_be[3] ? 3'h1 : 3'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 82:20]
  wire  _io_in_req_ready_T_2 = fsm_cs != 3'h4; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 84:70]
  wire  _io_in_req_ready_T_4 = fsm_cs == 3'h4; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 84:93]
  wire  _io_in_resp_valid_T_1 = fsm_cs == 3'h3; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 85:61]
  wire [7:0] _in_resp_mask1_T_2 = io_in_req_bits_be[1] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 97:66]
  wire [7:0] _in_resp_mask1_T_5 = io_in_req_bits_be[0] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 97:94]
  wire [31:0] _in_resp_mask1_T_6 = {16'h0,_in_resp_mask1_T_2,_in_resp_mask1_T_5}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 97:50]
  wire  _in_resp_mask1_T_8 = hready & _s1_needSplit_T; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 97:126]
  reg [31:0] in_resp_mask1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire [7:0] _in_resp_mask2_T_2 = io_in_req_bits_be[3] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 98:55]
  wire [7:0] _in_resp_mask2_T_5 = io_in_req_bits_be[2] ? 8'hff : 8'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 98:83]
  wire [31:0] _in_resp_mask2_T_6 = {_in_resp_mask2_T_2,_in_resp_mask2_T_5,16'h0}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 98:50]
  reg [31:0] in_resp_mask2; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  reg [63:0] resp_rdata1; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
  wire [63:0] _resp_rdata12_T = {in_resp_mask1,in_resp_mask1}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 104:27]
  wire [63:0] _resp_rdata12_T_1 = _resp_rdata12_T & resp_rdata1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 104:58]
  wire [63:0] _resp_rdata12_T_2 = {in_resp_mask2,in_resp_mask2}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 104:77]
  wire [63:0] _resp_rdata12_T_3 = _resp_rdata12_T_2 & io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 104:108]
  wire [63:0] resp_rdata12 = _resp_rdata12_T_1 | _resp_rdata12_T_3; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 104:72]
  assign io_in_req_ready = io_clk2en & hready & (fsm_ns != 3'h2 & fsm_cs != 3'h4 | fsm_cs == 3'h4 & s1_needSplit); // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 84:37]
  assign io_in_resp_valid = hready & (fsm_cs == 3'h1 | fsm_cs == 3'h3 | _io_in_req_ready_T_4); // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 85:29]
  assign io_in_resp_bits_err = _io_in_req_ready_T_4 & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 107:46]
  assign io_in_resp_bits_rdata = _io_in_resp_valid_T_1 ? resp_rdata12 : io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 106:30]
  assign io_out_htrans = io_in_req_valid & _io_in_req_ready_T_2 | _s1_needSplit_T ? 2'h2 : 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 88:22]
  assign io_out_hsize = _s1_needSplit_T ? size2 : size1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 90:21]
  assign io_out_hwrite = io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 89:16]
  assign io_out_hprot = io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 95:15]
  assign io_out_haddr = _s1_needSplit_T ? addr2 : addr1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 87:21]
  assign io_out_hwdata = s1_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 93:16]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      fsm_cs <= 3'h0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50m.scala 33:{20,20,20} 35:26 37:28 40:26 47:20]
    end else if (io_clk2en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      if (3'h0 == fsm_cs) begin
        if (io_in_req_valid & hready & ~herr) begin
          fsm_cs <= {{1'd0}, _fsm_ns_T_3};
        end else if (~hready & herr) begin
          fsm_cs <= 3'h4;
        end else begin
          fsm_cs <= 3'h0;
        end
      end else if (3'h1 == fsm_cs) begin
        if (hready & _fsm_ns_T_1) begin
          fsm_cs <= {{1'd0}, _fsm_ns_T_11};
        end else begin
          fsm_cs <= _fsm_ns_T_14;
        end
      end else if (3'h2 == fsm_cs) begin
        fsm_cs <= _fsm_ns_T_21;
      end else begin
        fsm_cs <= _GEN_4;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      s1_needSplit <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (io_clk2en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      s1_needSplit <= _s1_needSplit_T_2;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      s1_wdata <= 64'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (hready) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      s1_wdata <= io_in_req_bits_wdata;
    end
  end
  always @(posedge clock or posedge _fsm_cs_T_2) begin
    if (_fsm_cs_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      in_resp_mask1 <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_in_resp_mask1_T_8) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      in_resp_mask1 <= _in_resp_mask1_T_6;
    end
  end
  always @(posedge clock or posedge _fsm_cs_T_2) begin
    if (_fsm_cs_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      in_resp_mask2 <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_in_resp_mask1_T_8) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      in_resp_mask2 <= _in_resp_mask2_T_6;
    end
  end
  always @(posedge clock or posedge _fsm_cs_T_2) begin
    if (_fsm_cs_T_2) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      resp_rdata1 <= 64'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
    end else if (_in_resp_mask1_T_8) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 131:54]
      resp_rdata1 <= io_out_hrdata;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  fsm_cs = _RAND_0[2:0];
  _RAND_1 = {1{`RANDOM}};
  s1_needSplit = _RAND_1[0:0];
  _RAND_2 = {2{`RANDOM}};
  s1_wdata = _RAND_2[63:0];
  _RAND_3 = {1{`RANDOM}};
  in_resp_mask1 = _RAND_3[31:0];
  _RAND_4 = {1{`RANDOM}};
  in_resp_mask2 = _RAND_4[31:0];
  _RAND_5 = {2{`RANDOM}};
  resp_rdata1 = _RAND_5[63:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    fsm_cs = 3'h0;
  end
  if (~reset) begin
    s1_needSplit = 1'h0;
  end
  if (~reset) begin
    s1_wdata = 64'h0;
  end
  if (_fsm_cs_T_2) begin
    in_resp_mask1 = 32'h0;
  end
  if (_fsm_cs_T_2) begin
    in_resp_mask2 = 32'h0;
  end
  if (_fsm_cs_T_2) begin
    resp_rdata1 = 64'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2ahbl50mFF(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_out_hready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [1:0]  io_out_htrans, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [2:0]  io_out_hsize, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_out_hwrite, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [1:0]  io_out_hprot, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [31:0] io_out_haddr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [63:0] io_out_hwdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [1:0]  io_out_hresp, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [63:0] io_out_hrdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_exclusive_o, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  wire  sbus2sbus50m_clock; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_reset; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [3:0] sbus2sbus50m_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [1:0] sbus2sbus50m_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [3:0] sbus2sbus50m_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [63:0] sbus2sbus50m_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [1:0] sbus2sbus50m_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [63:0] sbus2sbus50m_io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2ahbl50m_clock; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_reset; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [31:0] sbus2ahbl50m_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [3:0] sbus2ahbl50m_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_out_hready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_out_htrans; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [2:0] sbus2ahbl50m_io_out_hsize; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_out_hprot; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [31:0] sbus2ahbl50m_io_out_haddr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  reg [2:0] count; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 12:52]
  wire  inc = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire [2:0] _GEN_0 = {{2'd0}, inc}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:23]
  wire [2:0] _count_ns_T_1 = count + _GEN_0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:23]
  wire [2:0] _GEN_1 = {{2'd0}, io_in_resp_valid}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:29]
  wire [2:0] count_ns = _count_ns_T_1 - _GEN_1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:29]
  InnerB2InnerB50mFF sbus2sbus50m ( // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
    .clock(sbus2sbus50m_clock),
    .reset(sbus2sbus50m_reset),
    .io_in_req_ready(sbus2sbus50m_io_in_req_ready),
    .io_in_req_valid(sbus2sbus50m_io_in_req_valid),
    .io_in_req_bits_addr(sbus2sbus50m_io_in_req_bits_addr),
    .io_in_req_bits_be(sbus2sbus50m_io_in_req_bits_be),
    .io_in_req_bits_hport(sbus2sbus50m_io_in_req_bits_hport),
    .io_in_resp_valid(sbus2sbus50m_io_in_resp_valid),
    .io_in_resp_bits_err(sbus2sbus50m_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(sbus2sbus50m_io_in_resp_bits_rdata),
    .io_out_req_ready(sbus2sbus50m_io_out_req_ready),
    .io_out_req_valid(sbus2sbus50m_io_out_req_valid),
    .io_out_req_bits_addr(sbus2sbus50m_io_out_req_bits_addr),
    .io_out_req_bits_we(sbus2sbus50m_io_out_req_bits_we),
    .io_out_req_bits_be(sbus2sbus50m_io_out_req_bits_be),
    .io_out_req_bits_wdata(sbus2sbus50m_io_out_req_bits_wdata),
    .io_out_req_bits_hport(sbus2sbus50m_io_out_req_bits_hport),
    .io_out_req_bits_mr(sbus2sbus50m_io_out_req_bits_mr),
    .io_out_resp_valid(sbus2sbus50m_io_out_resp_valid),
    .io_out_resp_bits_err(sbus2sbus50m_io_out_resp_bits_err),
    .io_out_resp_bits_rdata(sbus2sbus50m_io_out_resp_bits_rdata),
    .io_clk2en(sbus2sbus50m_io_clk2en)
  );
  InnerB2ahbl50m sbus2ahbl50m ( // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
    .clock(sbus2ahbl50m_clock),
    .reset(sbus2ahbl50m_reset),
    .io_in_req_ready(sbus2ahbl50m_io_in_req_ready),
    .io_in_req_valid(sbus2ahbl50m_io_in_req_valid),
    .io_in_req_bits_addr(sbus2ahbl50m_io_in_req_bits_addr),
    .io_in_req_bits_we(sbus2ahbl50m_io_in_req_bits_we),
    .io_in_req_bits_be(sbus2ahbl50m_io_in_req_bits_be),
    .io_in_req_bits_wdata(sbus2ahbl50m_io_in_req_bits_wdata),
    .io_in_req_bits_hport(sbus2ahbl50m_io_in_req_bits_hport),
    .io_in_req_bits_mr(sbus2ahbl50m_io_in_req_bits_mr),
    .io_in_resp_valid(sbus2ahbl50m_io_in_resp_valid),
    .io_in_resp_bits_err(sbus2ahbl50m_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(sbus2ahbl50m_io_in_resp_bits_rdata),
    .io_out_hready(sbus2ahbl50m_io_out_hready),
    .io_out_htrans(sbus2ahbl50m_io_out_htrans),
    .io_out_hsize(sbus2ahbl50m_io_out_hsize),
    .io_out_hwrite(sbus2ahbl50m_io_out_hwrite),
    .io_out_hprot(sbus2ahbl50m_io_out_hprot),
    .io_out_haddr(sbus2ahbl50m_io_out_haddr),
    .io_out_hwdata(sbus2ahbl50m_io_out_hwdata),
    .io_out_hresp(sbus2ahbl50m_io_out_hresp),
    .io_out_hrdata(sbus2ahbl50m_io_out_hrdata),
    .io_clk2en(sbus2ahbl50m_io_clk2en)
  );
  assign io_in_req_ready = sbus2sbus50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_in_resp_valid = sbus2sbus50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_in_resp_bits_err = sbus2sbus50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_in_resp_bits_rdata = sbus2sbus50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_out_htrans = sbus2ahbl50m_io_out_htrans; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hsize = sbus2ahbl50m_io_out_hsize; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hwrite = sbus2ahbl50m_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hprot = sbus2ahbl50m_io_out_hprot; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_haddr = sbus2ahbl50m_io_out_haddr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hwdata = sbus2ahbl50m_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_exclusive_o = |count_ns; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 37:32]
  assign sbus2sbus50m_clock = clock;
  assign sbus2sbus50m_reset = reset;
  assign sbus2sbus50m_io_in_req_valid = io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_addr = io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_be = io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_hport = io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_out_req_ready = sbus2ahbl50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_out_resp_valid = sbus2ahbl50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_out_resp_bits_err = sbus2ahbl50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_out_resp_bits_rdata = sbus2ahbl50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 23:28]
  assign sbus2ahbl50m_clock = clock;
  assign sbus2ahbl50m_reset = reset;
  assign sbus2ahbl50m_io_in_req_valid = sbus2sbus50m_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_addr = sbus2sbus50m_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_we = sbus2sbus50m_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_be = sbus2sbus50m_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_wdata = sbus2sbus50m_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_hport = sbus2sbus50m_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_mr = sbus2sbus50m_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_out_hready = io_out_hready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign sbus2ahbl50m_io_out_hresp = io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign sbus2ahbl50m_io_out_hrdata = io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign sbus2ahbl50m_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 27:28]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:29]
      count <= 3'h0;
    end else begin
      count <= _count_ns_T_1 - _GEN_1;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  count = _RAND_0[2:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    count = 3'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_clk2en_1(
  input          clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 10:23]
  input          rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 11:23]
  input          wvalid_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 14:23]
  output         wready_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 15:23]
  input  [103:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 16:23]
  output         rvalid_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 18:23]
  input          rready_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 19:23]
  output [103:0] rdata_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 20:23]
  input          clk2en // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 25:24]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [127:0] _RAND_2;
  reg [127:0] _RAND_3;
`endif // RANDOMIZE_REG_INIT
  wire  u_fifo_cnt_clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  u_fifo_cnt_rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  u_fifo_cnt_incr_wptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  u_fifo_cnt_incr_rptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire [1:0] u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire [1:0] u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
  wire  _under_rst_T_1 = ~rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 52:69]
  reg  under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 52:90]
  wire  _under_rst_T_2 = ~under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 54:22]
  wire [1:0] fifo_wptr = u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 47:38 86:30]
  wire [1:0] fifo_rptr = u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 48:38 87:30]
  wire [1:0] _full_T_1 = fifo_rptr ^ 2'h2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 90:47]
  wire  full = fifo_wptr == _full_T_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 90:32]
  wire  fifo_incr_wptr = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 74:45]
  reg [1:0] fifo_wptr_async; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
  wire  fifo_empty = fifo_wptr_async == fifo_rptr; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 92:38]
  reg [103:0] storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  reg [103:0] storage_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 93:41]
  wire [103:0] storage_rdata = fifo_rptr[0] ? storage_1 : storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 102:{23,23}]
  cg_generic_fifo_sync_cnt u_fifo_cnt ( // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 80:30]
    .clk_i(u_fifo_cnt_clk_i),
    .rst_ni(u_fifo_cnt_rst_ni),
    .incr_wptr_i(u_fifo_cnt_incr_wptr_i),
    .incr_rptr_i(u_fifo_cnt_incr_rptr_i),
    .wptr_o(u_fifo_cnt_wptr_o),
    .rptr_o(u_fifo_cnt_rptr_o)
  );
  assign wready_o = ~full & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 76:25]
  assign rvalid_o = ~fifo_empty & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 78:26]
  assign rdata_o = fifo_empty ? 104'h0 : storage_rdata; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 116:25]
  assign u_fifo_cnt_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 81:30]
  assign u_fifo_cnt_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 82:30]
  assign u_fifo_cnt_incr_wptr_i = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 74:45]
  assign u_fifo_cnt_incr_rptr_i = rvalid_o & rready_i & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 75:45]
  always @(posedge clk_i) begin
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (~fifo_wptr[0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_0 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 103:29]
      if (fifo_wptr[0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
        storage_1 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 104:46]
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 53:22]
      under_rst <= 1'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 54:19]
    end else if (under_rst) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync_clk2en.scala 52:90]
      under_rst <= ~under_rst;
    end
  end
  always @(posedge clk_i or posedge _under_rst_T_1) begin
    if (_under_rst_T_1) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
      fifo_wptr_async <= 2'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
    end else if (clk2en) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 123:69]
      fifo_wptr_async <= fifo_wptr;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  under_rst = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  fifo_wptr_async = _RAND_1[1:0];
  _RAND_2 = {4{`RANDOM}};
  storage_0 = _RAND_2[103:0];
  _RAND_3 = {4{`RANDOM}};
  storage_1 = _RAND_3[103:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    under_rst = 1'h1;
  end
  if (_under_rst_T_1) begin
    fifo_wptr_async = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module cg_generic_fifo_sync_3(
  input        clk_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 9:23]
  input        rst_ni, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 10:23]
  input        wvalid_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 13:23]
  output       wready_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 14:23]
  input  [1:0] wdata_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 15:23]
  output       rvalid_o, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 17:23]
  input        rready_i, // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 18:23]
  output [1:0] rdata_o // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 19:23]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
`endif // RANDOMIZE_REG_INIT
  wire  u_fifo_cnt_clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_wptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire  u_fifo_cnt_incr_rptr_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [1:0] u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  wire [1:0] u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
  reg  under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
  wire  _under_rst_T_2 = ~under_rst; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:22]
  wire [1:0] fifo_wptr = u_fifo_cnt_wptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 45:38 84:30]
  wire [1:0] fifo_rptr = u_fifo_cnt_rptr_o; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 46:38 85:30]
  wire [1:0] _full_T_1 = fifo_rptr ^ 2'h2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:47]
  wire  full = fifo_wptr == _full_T_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 88:32]
  wire  fifo_incr_wptr = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  wire  fifo_empty = fifo_wptr == fifo_rptr; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 89:32]
  reg [1:0] storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  reg [1:0] storage_1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 90:41]
  wire [1:0] storage_rdata = fifo_rptr[0] ? storage_1 : storage_0; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 99:{23,23}]
  cg_generic_fifo_sync_cnt u_fifo_cnt ( // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 78:30]
    .clk_i(u_fifo_cnt_clk_i),
    .rst_ni(u_fifo_cnt_rst_ni),
    .incr_wptr_i(u_fifo_cnt_incr_wptr_i),
    .incr_rptr_i(u_fifo_cnt_incr_rptr_i),
    .wptr_o(u_fifo_cnt_wptr_o),
    .rptr_o(u_fifo_cnt_rptr_o)
  );
  assign wready_o = ~full & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 74:25]
  assign rvalid_o = ~fifo_empty & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 76:26]
  assign rdata_o = fifo_empty ? 2'h0 : storage_rdata; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 113:25]
  assign u_fifo_cnt_clk_i = clk_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 79:30]
  assign u_fifo_cnt_rst_ni = rst_ni; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 80:30]
  assign u_fifo_cnt_incr_wptr_i = wvalid_i & wready_o & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 72:45]
  assign u_fifo_cnt_incr_rptr_i = rvalid_o & rready_i & _under_rst_T_2; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 73:45]
  always @(posedge clk_i) begin
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (~fifo_wptr[0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_0 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
    if (fifo_incr_wptr) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 100:29]
      if (fifo_wptr[0]) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
        storage_1 <= wdata_i; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 101:46]
      end
    end
  end
  always @(posedge clk_i or negedge rst_ni) begin
    if (~rst_ni) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 51:22]
      under_rst <= 1'h1; // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 52:19]
    end else if (under_rst) begin // @[src/main/scala/coreGen/bmu/debug/cg_generic_fifo_sync.scala 50:90]
      under_rst <= ~under_rst;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  under_rst = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  storage_0 = _RAND_1[1:0];
  _RAND_2 = {1{`RANDOM}};
  storage_1 = _RAND_2[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_ni) begin
    under_rst = 1'h1;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2InnerB50m_1(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [31:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_out_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_out_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [31:0] io_out_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_out_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [3:0]  io_out_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [63:0] io_out_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output [1:0]  io_out_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  output        io_out_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_out_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_out_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input  [63:0] io_out_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 21:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
`endif // RANDOMIZE_REG_INIT
  wire  req_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire [103:0] req_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire [103:0] req_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  req_fifo_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
  wire  resp_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire [1:0] resp_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  resp_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire [1:0] resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
  wire  out_resp_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire [64:0] out_resp_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  out_resp_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire [64:0] out_resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
  wire  _data_q_T_2 = ~reset; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:31]
  reg [31:0] data_q_addr; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg  valid_q; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  mr1 = io_in_req_bits_addr[31:3] == data_q_addr[31:3] & io_in_req_bits_addr[2] & ~data_q_addr[2]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 64:84]
  reg  data_q_we; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [3:0] data_q_be; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  mr2 = (~data_q_we & ~io_in_req_bits_we | data_q_we & io_in_req_bits_we) & &data_q_be & &io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 65:92]
  wire  mr = mr1 & mr2; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 66:18]
  wire  out_req_bits_mr = valid_q & io_in_req_valid & mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 72:47]
  reg  fsm_cs; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 12:52]
  wire [64:0] _resp_q_WIRE = out_resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 53:{48,48}]
  wire [63:0] resp_q_rdata = _resp_q_WIRE[63:0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 53:48]
  wire  resp_addr2 = resp_fifo_rdata_o[1]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 54:39]
  wire  resp_mr = resp_fifo_rdata_o[0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 55:36]
  reg [31:0] data_q_wdata; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [1:0] data_q_hport; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  out_hs = valid_q & req_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 68:32]
  wire [63:0] _out_req_bits_wdata_T_1 = {data_q_wdata,32'h0}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 75:50]
  wire [63:0] _out_req_bits_wdata_T_2 = {io_in_req_bits_wdata,data_q_wdata}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 75:80]
  wire [63:0] out_req_bits_wdata = data_q_addr[2] ? _out_req_bits_wdata_T_1 : _out_req_bits_wdata_T_2; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 75:30]
  wire  _GEN_0 = out_hs ? 1'h0 : valid_q; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 78:17 79:17 src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T_2 = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire [103:0] _io_out_req_bits_WIRE_1 = req_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:{49,49}]
  wire [66:0] req_fifo_wdata_i_lo = {out_req_bits_wdata,data_q_hport,out_req_bits_mr}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 96:38]
  wire [36:0] req_fifo_wdata_i_hi = {data_q_addr,data_q_we,data_q_be}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 96:38]
  wire  _resp_fifo_rready_i_T = ~fsm_cs; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:36]
  wire  _resp_fifo_rready_i_T_1 = ~resp_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:48]
  wire  _resp_fifo_rready_i_T_4 = ~fsm_cs & ~resp_mr | fsm_cs; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:58]
  wire [31:0] rdata_mux = resp_addr2 & _resp_fifo_rready_i_T_1 ? resp_q_rdata[63:32] : resp_q_rdata[31:0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 125:24]
  cg_generic_fifo_sync_clk2en_1 req_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 28:26]
    .clk_i(req_fifo_clk_i),
    .rst_ni(req_fifo_rst_ni),
    .wvalid_i(req_fifo_wvalid_i),
    .wready_o(req_fifo_wready_o),
    .wdata_i(req_fifo_wdata_i),
    .rvalid_o(req_fifo_rvalid_o),
    .rready_i(req_fifo_rready_i),
    .rdata_o(req_fifo_rdata_o),
    .clk2en(req_fifo_clk2en)
  );
  cg_generic_fifo_sync_3 resp_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 35:27]
    .clk_i(resp_fifo_clk_i),
    .rst_ni(resp_fifo_rst_ni),
    .wvalid_i(resp_fifo_wvalid_i),
    .wready_o(resp_fifo_wready_o),
    .wdata_i(resp_fifo_wdata_i),
    .rvalid_o(resp_fifo_rvalid_o),
    .rready_i(resp_fifo_rready_i),
    .rdata_o(resp_fifo_rdata_o)
  );
  cg_generic_fifo_sync_2 out_resp_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 42:31]
    .clk_i(out_resp_fifo_clk_i),
    .rst_ni(out_resp_fifo_rst_ni),
    .wvalid_i(out_resp_fifo_wvalid_i),
    .wready_o(out_resp_fifo_wready_o),
    .wdata_i(out_resp_fifo_wdata_i),
    .rvalid_o(out_resp_fifo_rvalid_o),
    .rready_i(out_resp_fifo_rready_i),
    .rdata_o(out_resp_fifo_rdata_o)
  );
  assign io_in_req_ready = (~valid_q | req_fifo_wready_o) & io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 69:53]
  assign io_in_resp_valid = out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 126:19]
  assign io_in_resp_bits_err = _resp_q_WIRE[64]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 53:48]
  assign io_in_resp_bits_rdata = _resp_fifo_rready_i_T ? rdata_mux : resp_q_rdata[63:32]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 128:30]
  assign io_out_req_valid = req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 87:22]
  assign io_out_req_bits_addr = _io_out_req_bits_WIRE_1[103:72]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_we = _io_out_req_bits_WIRE_1[71]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_be = _io_out_req_bits_WIRE_1[70:67]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_wdata = _io_out_req_bits_WIRE_1[66:3]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_hport = _io_out_req_bits_WIRE_1[2:1]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign io_out_req_bits_mr = _io_out_req_bits_WIRE_1[0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 86:49]
  assign req_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 91:20]
  assign req_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 92:30]
  assign req_fifo_wvalid_i = valid_q; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 27:23 70:19]
  assign req_fifo_wdata_i = {req_fifo_wdata_i_hi,req_fifo_wdata_i_lo}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 96:38]
  assign req_fifo_rready_i = io_out_req_ready & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 97:43]
  assign req_fifo_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 59:28]
  assign resp_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 100:21]
  assign resp_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 101:31]
  assign resp_fifo_wvalid_i = req_fifo_rready_i & req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 103:45]
  assign resp_fifo_wdata_i = {io_out_req_bits_addr[2],io_out_req_bits_mr}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 104:29]
  assign resp_fifo_rready_i = (~fsm_cs & ~resp_mr | fsm_cs) & out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 105:78]
  assign out_resp_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 117:25]
  assign out_resp_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 118:35]
  assign out_resp_fifo_wvalid_i = io_out_resp_valid & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 120:49]
  assign out_resp_fifo_wdata_i = {io_out_resp_bits_err,io_out_resp_bits_rdata}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 121:47]
  assign out_resp_fifo_rready_i = _resp_fifo_rready_i_T_4 & out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 122:82]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_addr <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_addr <= io_in_req_bits_addr;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      valid_q <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 82:17]
    end else begin
      valid_q <= _T_2 & ~out_req_bits_mr | _GEN_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_we <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_we <= io_in_req_bits_we;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_be <= 4'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_be <= io_in_req_bits_be;
    end
  end
  always @(posedge clock or posedge _data_q_T_2) begin
    if (_data_q_T_2) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 107:20]
      fsm_cs <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 109:20]
    end else begin
      fsm_cs <= _resp_fifo_rready_i_T & (out_resp_fifo_rvalid_o & resp_mr);
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_wdata <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_wdata <= io_in_req_bits_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 81:41]
      data_q_hport <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 83:16]
    end else if (_T_2 & ~out_req_bits_mr) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_hport <= io_in_req_bits_hport;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  data_q_addr = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  valid_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  data_q_we = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  data_q_be = _RAND_3[3:0];
  _RAND_4 = {1{`RANDOM}};
  fsm_cs = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  data_q_wdata = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  data_q_hport = _RAND_6[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    data_q_addr = 32'h0;
  end
  if (~reset) begin
    valid_q = 1'h0;
  end
  if (~reset) begin
    data_q_we = 1'h0;
  end
  if (~reset) begin
    data_q_be = 4'h0;
  end
  if (_data_q_T_2) begin
    fsm_cs = 1'h0;
  end
  if (~reset) begin
    data_q_wdata = 32'h0;
  end
  if (~reset) begin
    data_q_hport = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2InnerB50mFF_1(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [31:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_out_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_out_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [31:0] io_out_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_out_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [3:0]  io_out_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [63:0] io_out_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output [1:0]  io_out_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  output        io_out_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_out_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_out_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input  [63:0] io_out_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 8:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
`endif // RANDOMIZE_REG_INIT
  wire  mod_clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [3:0] mod_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [1:0] mod_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [31:0] mod_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [3:0] mod_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [63:0] mod_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [1:0] mod_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire [63:0] mod_io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  wire  mod_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
  reg  valid; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] data_addr; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg  data_we; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [3:0] data_be; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] data_wdata; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [1:0] data_hport; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T = mod_io_in_req_ready & mod_io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire  _GEN_0 = _T ? 1'h0 : valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 19:33 20:15 src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T_1 = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  InnerB2InnerB50m_1 mod ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 14:21]
    .clock(mod_clock),
    .reset(mod_reset),
    .io_in_req_ready(mod_io_in_req_ready),
    .io_in_req_valid(mod_io_in_req_valid),
    .io_in_req_bits_addr(mod_io_in_req_bits_addr),
    .io_in_req_bits_we(mod_io_in_req_bits_we),
    .io_in_req_bits_be(mod_io_in_req_bits_be),
    .io_in_req_bits_wdata(mod_io_in_req_bits_wdata),
    .io_in_req_bits_hport(mod_io_in_req_bits_hport),
    .io_in_resp_valid(mod_io_in_resp_valid),
    .io_in_resp_bits_err(mod_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(mod_io_in_resp_bits_rdata),
    .io_out_req_ready(mod_io_out_req_ready),
    .io_out_req_valid(mod_io_out_req_valid),
    .io_out_req_bits_addr(mod_io_out_req_bits_addr),
    .io_out_req_bits_we(mod_io_out_req_bits_we),
    .io_out_req_bits_be(mod_io_out_req_bits_be),
    .io_out_req_bits_wdata(mod_io_out_req_bits_wdata),
    .io_out_req_bits_hport(mod_io_out_req_bits_hport),
    .io_out_req_bits_mr(mod_io_out_req_bits_mr),
    .io_out_resp_valid(mod_io_out_resp_valid),
    .io_out_resp_bits_err(mod_io_out_resp_bits_err),
    .io_out_resp_bits_rdata(mod_io_out_resp_bits_rdata),
    .io_clk2en(mod_io_clk2en)
  );
  assign io_in_req_ready = ~valid | mod_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 27:31]
  assign io_in_resp_valid = mod_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 32:16]
  assign io_in_resp_bits_err = mod_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 32:16]
  assign io_in_resp_bits_rdata = mod_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 32:16]
  assign io_out_req_valid = mod_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_addr = mod_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_we = mod_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_be = mod_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_wdata = mod_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_hport = mod_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign io_out_req_bits_mr = mod_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_clock = clock;
  assign mod_reset = reset;
  assign mod_io_in_req_valid = valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 30:25]
  assign mod_io_in_req_bits_addr = data_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_in_req_bits_we = data_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_in_req_bits_be = data_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_in_req_bits_wdata = data_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_in_req_bits_hport = data_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 29:24]
  assign mod_io_out_req_ready = io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_out_resp_valid = io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_out_resp_bits_err = io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_out_resp_bits_rdata = io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 35:12]
  assign mod_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 34:19]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      valid <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 23:15]
    end else begin
      valid <= _T_1 | _GEN_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_addr <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_addr <= io_in_req_bits_addr;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_we <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_we <= io_in_req_bits_we;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_be <= 4'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_be <= io_in_req_bits_be;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_wdata <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_wdata <= io_in_req_bits_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 22:27]
      data_hport <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 24:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_hport <= io_in_req_bits_hport;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  valid = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  data_addr = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  data_we = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  data_be = _RAND_3[3:0];
  _RAND_4 = {1{`RANDOM}};
  data_wdata = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  data_hport = _RAND_5[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    valid = 1'h0;
  end
  if (~reset) begin
    data_addr = 32'h0;
  end
  if (~reset) begin
    data_we = 1'h0;
  end
  if (~reset) begin
    data_be = 4'h0;
  end
  if (~reset) begin
    data_wdata = 32'h0;
  end
  if (~reset) begin
    data_hport = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2ahbl50mFF_1(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [31:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_out_hready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [1:0]  io_out_htrans, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [2:0]  io_out_hsize, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_out_hwrite, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [1:0]  io_out_hprot, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [31:0] io_out_haddr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output [63:0] io_out_hwdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [1:0]  io_out_hresp, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input  [63:0] io_out_hrdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  output        io_exclusive_o, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 8:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  wire  sbus2sbus50m_clock; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_reset; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [3:0] sbus2sbus50m_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [1:0] sbus2sbus50m_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [31:0] sbus2sbus50m_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [3:0] sbus2sbus50m_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [63:0] sbus2sbus50m_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [1:0] sbus2sbus50m_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire [63:0] sbus2sbus50m_io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2sbus50m_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
  wire  sbus2ahbl50m_clock; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_reset; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [31:0] sbus2ahbl50m_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [3:0] sbus2ahbl50m_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_out_hready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_out_htrans; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [2:0] sbus2ahbl50m_io_out_hsize; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_out_hprot; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [31:0] sbus2ahbl50m_io_out_haddr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [1:0] sbus2ahbl50m_io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire [63:0] sbus2ahbl50m_io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  wire  sbus2ahbl50m_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
  reg [1:0] count; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 12:52]
  wire  inc = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire [1:0] _GEN_0 = {{1'd0}, inc}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:23]
  wire [1:0] _count_ns_T_1 = count + _GEN_0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:23]
  wire [1:0] _GEN_1 = {{1'd0}, io_in_resp_valid}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:29]
  wire [1:0] count_ns = _count_ns_T_1 - _GEN_1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:29]
  InnerB2InnerB50mFF_1 sbus2sbus50m ( // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 18:30]
    .clock(sbus2sbus50m_clock),
    .reset(sbus2sbus50m_reset),
    .io_in_req_ready(sbus2sbus50m_io_in_req_ready),
    .io_in_req_valid(sbus2sbus50m_io_in_req_valid),
    .io_in_req_bits_addr(sbus2sbus50m_io_in_req_bits_addr),
    .io_in_req_bits_we(sbus2sbus50m_io_in_req_bits_we),
    .io_in_req_bits_be(sbus2sbus50m_io_in_req_bits_be),
    .io_in_req_bits_wdata(sbus2sbus50m_io_in_req_bits_wdata),
    .io_in_req_bits_hport(sbus2sbus50m_io_in_req_bits_hport),
    .io_in_resp_valid(sbus2sbus50m_io_in_resp_valid),
    .io_in_resp_bits_err(sbus2sbus50m_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(sbus2sbus50m_io_in_resp_bits_rdata),
    .io_out_req_ready(sbus2sbus50m_io_out_req_ready),
    .io_out_req_valid(sbus2sbus50m_io_out_req_valid),
    .io_out_req_bits_addr(sbus2sbus50m_io_out_req_bits_addr),
    .io_out_req_bits_we(sbus2sbus50m_io_out_req_bits_we),
    .io_out_req_bits_be(sbus2sbus50m_io_out_req_bits_be),
    .io_out_req_bits_wdata(sbus2sbus50m_io_out_req_bits_wdata),
    .io_out_req_bits_hport(sbus2sbus50m_io_out_req_bits_hport),
    .io_out_req_bits_mr(sbus2sbus50m_io_out_req_bits_mr),
    .io_out_resp_valid(sbus2sbus50m_io_out_resp_valid),
    .io_out_resp_bits_err(sbus2sbus50m_io_out_resp_bits_err),
    .io_out_resp_bits_rdata(sbus2sbus50m_io_out_resp_bits_rdata),
    .io_clk2en(sbus2sbus50m_io_clk2en)
  );
  InnerB2ahbl50m sbus2ahbl50m ( // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 19:30]
    .clock(sbus2ahbl50m_clock),
    .reset(sbus2ahbl50m_reset),
    .io_in_req_ready(sbus2ahbl50m_io_in_req_ready),
    .io_in_req_valid(sbus2ahbl50m_io_in_req_valid),
    .io_in_req_bits_addr(sbus2ahbl50m_io_in_req_bits_addr),
    .io_in_req_bits_we(sbus2ahbl50m_io_in_req_bits_we),
    .io_in_req_bits_be(sbus2ahbl50m_io_in_req_bits_be),
    .io_in_req_bits_wdata(sbus2ahbl50m_io_in_req_bits_wdata),
    .io_in_req_bits_hport(sbus2ahbl50m_io_in_req_bits_hport),
    .io_in_req_bits_mr(sbus2ahbl50m_io_in_req_bits_mr),
    .io_in_resp_valid(sbus2ahbl50m_io_in_resp_valid),
    .io_in_resp_bits_err(sbus2ahbl50m_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(sbus2ahbl50m_io_in_resp_bits_rdata),
    .io_out_hready(sbus2ahbl50m_io_out_hready),
    .io_out_htrans(sbus2ahbl50m_io_out_htrans),
    .io_out_hsize(sbus2ahbl50m_io_out_hsize),
    .io_out_hwrite(sbus2ahbl50m_io_out_hwrite),
    .io_out_hprot(sbus2ahbl50m_io_out_hprot),
    .io_out_haddr(sbus2ahbl50m_io_out_haddr),
    .io_out_hwdata(sbus2ahbl50m_io_out_hwdata),
    .io_out_hresp(sbus2ahbl50m_io_out_hresp),
    .io_out_hrdata(sbus2ahbl50m_io_out_hrdata),
    .io_clk2en(sbus2ahbl50m_io_clk2en)
  );
  assign io_in_req_ready = sbus2sbus50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_in_resp_valid = sbus2sbus50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_in_resp_bits_err = sbus2sbus50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_in_resp_bits_rdata = sbus2sbus50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign io_out_htrans = sbus2ahbl50m_io_out_htrans; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hsize = sbus2ahbl50m_io_out_hsize; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hwrite = sbus2ahbl50m_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hprot = sbus2ahbl50m_io_out_hprot; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_haddr = sbus2ahbl50m_io_out_haddr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_out_hwdata = sbus2ahbl50m_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign io_exclusive_o = |count_ns; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 37:32]
  assign sbus2sbus50m_clock = clock;
  assign sbus2sbus50m_reset = reset;
  assign sbus2sbus50m_io_in_req_valid = io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_addr = io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_we = io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_be = io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_wdata = io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_in_req_bits_hport = io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 24:24]
  assign sbus2sbus50m_io_out_req_ready = sbus2ahbl50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_out_resp_valid = sbus2ahbl50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_out_resp_bits_err = sbus2ahbl50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_out_resp_bits_rdata = sbus2ahbl50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2sbus50m_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 23:28]
  assign sbus2ahbl50m_clock = clock;
  assign sbus2ahbl50m_reset = reset;
  assign sbus2ahbl50m_io_in_req_valid = sbus2sbus50m_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_addr = sbus2sbus50m_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_we = sbus2sbus50m_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_be = sbus2sbus50m_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_wdata = sbus2sbus50m_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_hport = sbus2sbus50m_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_in_req_bits_mr = sbus2sbus50m_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 28:24]
  assign sbus2ahbl50m_io_out_hready = io_out_hready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign sbus2ahbl50m_io_out_hresp = io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign sbus2ahbl50m_io_out_hrdata = io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 38:9]
  assign sbus2ahbl50m_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 27:28]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 35:29]
      count <= 2'h0;
    end else begin
      count <= _count_ns_T_1 - _GEN_1;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  count = _RAND_0[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    count = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2InnerB50mNoMr(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input  [31:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input         io_out_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output        io_out_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output [31:0] io_out_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output        io_out_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output [3:0]  io_out_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output [63:0] io_out_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output [1:0]  io_out_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  output        io_out_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input         io_out_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input         io_out_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input  [63:0] io_out_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 132:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
`endif // RANDOMIZE_REG_INIT
  wire  req_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  req_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  req_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  req_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire [103:0] req_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  req_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire [103:0] req_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  req_fifo_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
  wire  resp_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire  resp_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire  resp_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire  resp_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire [1:0] resp_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire  resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire  resp_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire [1:0] resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
  wire  out_resp_fifo_clk_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire  out_resp_fifo_rst_ni; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire  out_resp_fifo_wvalid_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire  out_resp_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire [64:0] out_resp_fifo_wdata_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire  out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire  out_resp_fifo_rready_i; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire [64:0] out_resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
  wire  _data_q_T_2 = ~reset; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:31]
  reg [31:0] data_q_addr; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg  valid_q; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg  fsm_cs; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 12:52]
  wire [64:0] _resp_q_WIRE = out_resp_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 164:{48,48}]
  wire [63:0] resp_q_rdata = _resp_q_WIRE[63:0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 164:48]
  wire  resp_addr2 = resp_fifo_rdata_o[1]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 165:39]
  wire  resp_mr = resp_fifo_rdata_o[0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 166:36]
  reg  data_q_we; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [3:0] data_q_be; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] data_q_wdata; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [1:0] data_q_hport; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  out_hs = valid_q & req_fifo_wready_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 180:32]
  wire [63:0] _out_req_bits_wdata_T_1 = {data_q_wdata,32'h0}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 187:50]
  wire [63:0] _out_req_bits_wdata_T_2 = {io_in_req_bits_wdata,data_q_wdata}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 187:80]
  wire [63:0] out_req_bits_wdata = data_q_addr[2] ? _out_req_bits_wdata_T_1 : _out_req_bits_wdata_T_2; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 187:30]
  wire  _GEN_0 = out_hs ? 1'h0 : valid_q; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 190:17 191:17 src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T_2 = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire [103:0] _io_out_req_bits_WIRE_1 = req_fifo_rdata_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:{49,49}]
  wire [66:0] req_fifo_wdata_i_lo = {out_req_bits_wdata,data_q_hport,1'h0}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 208:38]
  wire [36:0] req_fifo_wdata_i_hi = {data_q_addr,data_q_we,data_q_be}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 208:38]
  wire  _resp_fifo_rready_i_T = ~fsm_cs; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 217:36]
  wire  _resp_fifo_rready_i_T_1 = ~resp_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 217:48]
  wire  _resp_fifo_rready_i_T_4 = ~fsm_cs & ~resp_mr | fsm_cs; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 217:58]
  wire [31:0] rdata_mux = resp_addr2 & _resp_fifo_rready_i_T_1 ? resp_q_rdata[63:32] : resp_q_rdata[31:0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 237:24]
  cg_generic_fifo_sync_clk2en req_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 139:26]
    .clk_i(req_fifo_clk_i),
    .rst_ni(req_fifo_rst_ni),
    .wvalid_i(req_fifo_wvalid_i),
    .wready_o(req_fifo_wready_o),
    .wdata_i(req_fifo_wdata_i),
    .rvalid_o(req_fifo_rvalid_o),
    .rready_i(req_fifo_rready_i),
    .rdata_o(req_fifo_rdata_o),
    .clk2en(req_fifo_clk2en)
  );
  cg_generic_fifo_sync_1 resp_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 146:27]
    .clk_i(resp_fifo_clk_i),
    .rst_ni(resp_fifo_rst_ni),
    .wvalid_i(resp_fifo_wvalid_i),
    .wready_o(resp_fifo_wready_o),
    .wdata_i(resp_fifo_wdata_i),
    .rvalid_o(resp_fifo_rvalid_o),
    .rready_i(resp_fifo_rready_i),
    .rdata_o(resp_fifo_rdata_o)
  );
  cg_generic_fifo_sync_2 out_resp_fifo ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 153:31]
    .clk_i(out_resp_fifo_clk_i),
    .rst_ni(out_resp_fifo_rst_ni),
    .wvalid_i(out_resp_fifo_wvalid_i),
    .wready_o(out_resp_fifo_wready_o),
    .wdata_i(out_resp_fifo_wdata_i),
    .rvalid_o(out_resp_fifo_rvalid_o),
    .rready_i(out_resp_fifo_rready_i),
    .rdata_o(out_resp_fifo_rdata_o)
  );
  assign io_in_req_ready = (~valid_q | req_fifo_wready_o) & io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 181:53]
  assign io_in_resp_valid = out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 238:19]
  assign io_in_resp_bits_err = _resp_q_WIRE[64]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 164:48]
  assign io_in_resp_bits_rdata = _resp_fifo_rready_i_T ? rdata_mux : resp_q_rdata[63:32]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 240:30]
  assign io_out_req_valid = req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 199:22]
  assign io_out_req_bits_addr = _io_out_req_bits_WIRE_1[103:72]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:49]
  assign io_out_req_bits_we = _io_out_req_bits_WIRE_1[71]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:49]
  assign io_out_req_bits_be = _io_out_req_bits_WIRE_1[70:67]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:49]
  assign io_out_req_bits_wdata = _io_out_req_bits_WIRE_1[66:3]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:49]
  assign io_out_req_bits_hport = _io_out_req_bits_WIRE_1[2:1]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:49]
  assign io_out_req_bits_mr = _io_out_req_bits_WIRE_1[0]; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 198:49]
  assign req_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 203:20]
  assign req_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 204:30]
  assign req_fifo_wvalid_i = valid_q; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 138:23 182:19]
  assign req_fifo_wdata_i = {req_fifo_wdata_i_hi,req_fifo_wdata_i_lo}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 208:38]
  assign req_fifo_rready_i = io_out_req_ready & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 209:43]
  assign req_fifo_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 170:28]
  assign resp_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 212:21]
  assign resp_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 213:31]
  assign resp_fifo_wvalid_i = req_fifo_rready_i & req_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 215:45]
  assign resp_fifo_wdata_i = {io_out_req_bits_addr[2],io_out_req_bits_mr}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 216:29]
  assign resp_fifo_rready_i = (~fsm_cs & ~resp_mr | fsm_cs) & out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 217:78]
  assign out_resp_fifo_clk_i = clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 229:25]
  assign out_resp_fifo_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 230:35]
  assign out_resp_fifo_wvalid_i = io_out_resp_valid & io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 232:49]
  assign out_resp_fifo_wdata_i = {io_out_resp_bits_err,io_out_resp_bits_rdata}; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 233:47]
  assign out_resp_fifo_rready_i = _resp_fifo_rready_i_T_4 & out_resp_fifo_rvalid_o; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 234:82]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 193:41]
      data_q_addr <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 195:16]
    end else if (_T_2) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_addr <= io_in_req_bits_addr;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 193:41]
      valid_q <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 194:17]
    end else begin
      valid_q <= _T_2 | _GEN_0;
    end
  end
  always @(posedge clock or posedge _data_q_T_2) begin
    if (_data_q_T_2) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 219:20]
      fsm_cs <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 221:20]
    end else begin
      fsm_cs <= _resp_fifo_rready_i_T & (out_resp_fifo_rvalid_o & resp_mr);
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 193:41]
      data_q_we <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 195:16]
    end else if (_T_2) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_we <= io_in_req_bits_we;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 193:41]
      data_q_be <= 4'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 195:16]
    end else if (_T_2) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_be <= io_in_req_bits_be;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 193:41]
      data_q_wdata <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 195:16]
    end else if (_T_2) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_wdata <= io_in_req_bits_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 193:41]
      data_q_hport <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50m.scala 195:16]
    end else if (_T_2) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_q_hport <= io_in_req_bits_hport;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  data_q_addr = _RAND_0[31:0];
  _RAND_1 = {1{`RANDOM}};
  valid_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  fsm_cs = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  data_q_we = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  data_q_be = _RAND_4[3:0];
  _RAND_5 = {1{`RANDOM}};
  data_q_wdata = _RAND_5[31:0];
  _RAND_6 = {1{`RANDOM}};
  data_q_hport = _RAND_6[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    data_q_addr = 32'h0;
  end
  if (~reset) begin
    valid_q = 1'h0;
  end
  if (_data_q_T_2) begin
    fsm_cs = 1'h0;
  end
  if (~reset) begin
    data_q_we = 1'h0;
  end
  if (~reset) begin
    data_q_be = 4'h0;
  end
  if (~reset) begin
    data_q_wdata = 32'h0;
  end
  if (~reset) begin
    data_q_hport = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2InnerB50mNoMrFF(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input  [31:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input         io_out_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output        io_out_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output [31:0] io_out_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output        io_out_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output [3:0]  io_out_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output [63:0] io_out_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output [1:0]  io_out_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  output        io_out_req_bits_mr, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input         io_out_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input         io_out_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input  [63:0] io_out_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 39:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
`endif // RANDOMIZE_REG_INIT
  wire  mod_clock; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_reset; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [31:0] mod_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [3:0] mod_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [31:0] mod_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [1:0] mod_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [31:0] mod_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [31:0] mod_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [3:0] mod_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [63:0] mod_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [1:0] mod_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire [63:0] mod_io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  wire  mod_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
  reg  valid; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] data_addr; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg  data_we; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [3:0] data_be; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [31:0] data_wdata; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  reg [1:0] data_hport; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T = mod_io_in_req_ready & mod_io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire  _GEN_0 = _T ? 1'h0 : valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 50:33 51:15 src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
  wire  _T_1 = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  InnerB2InnerB50mNoMr mod ( // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 45:21]
    .clock(mod_clock),
    .reset(mod_reset),
    .io_in_req_ready(mod_io_in_req_ready),
    .io_in_req_valid(mod_io_in_req_valid),
    .io_in_req_bits_addr(mod_io_in_req_bits_addr),
    .io_in_req_bits_we(mod_io_in_req_bits_we),
    .io_in_req_bits_be(mod_io_in_req_bits_be),
    .io_in_req_bits_wdata(mod_io_in_req_bits_wdata),
    .io_in_req_bits_hport(mod_io_in_req_bits_hport),
    .io_in_resp_valid(mod_io_in_resp_valid),
    .io_in_resp_bits_err(mod_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(mod_io_in_resp_bits_rdata),
    .io_out_req_ready(mod_io_out_req_ready),
    .io_out_req_valid(mod_io_out_req_valid),
    .io_out_req_bits_addr(mod_io_out_req_bits_addr),
    .io_out_req_bits_we(mod_io_out_req_bits_we),
    .io_out_req_bits_be(mod_io_out_req_bits_be),
    .io_out_req_bits_wdata(mod_io_out_req_bits_wdata),
    .io_out_req_bits_hport(mod_io_out_req_bits_hport),
    .io_out_req_bits_mr(mod_io_out_req_bits_mr),
    .io_out_resp_valid(mod_io_out_resp_valid),
    .io_out_resp_bits_err(mod_io_out_resp_bits_err),
    .io_out_resp_bits_rdata(mod_io_out_resp_bits_rdata),
    .io_clk2en(mod_io_clk2en)
  );
  assign io_in_req_ready = ~valid | mod_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 58:31]
  assign io_in_resp_valid = mod_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 63:16]
  assign io_in_resp_bits_err = mod_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 63:16]
  assign io_in_resp_bits_rdata = mod_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 63:16]
  assign io_out_req_valid = mod_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign io_out_req_bits_addr = mod_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign io_out_req_bits_we = mod_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign io_out_req_bits_be = mod_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign io_out_req_bits_wdata = mod_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign io_out_req_bits_hport = mod_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign io_out_req_bits_mr = mod_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign mod_clock = clock;
  assign mod_reset = reset;
  assign mod_io_in_req_valid = valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 61:25]
  assign mod_io_in_req_bits_addr = data_addr; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 60:24]
  assign mod_io_in_req_bits_we = data_we; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 60:24]
  assign mod_io_in_req_bits_be = data_be; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 60:24]
  assign mod_io_in_req_bits_wdata = data_wdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 60:24]
  assign mod_io_in_req_bits_hport = data_hport; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 60:24]
  assign mod_io_out_req_ready = io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign mod_io_out_resp_valid = io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign mod_io_out_resp_bits_err = io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign mod_io_out_resp_bits_rdata = io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 66:12]
  assign mod_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 65:19]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 53:27]
      valid <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 54:15]
    end else begin
      valid <= _T_1 | _GEN_0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 53:27]
      data_addr <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 55:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_addr <= io_in_req_bits_addr;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 53:27]
      data_we <= 1'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 55:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_we <= io_in_req_bits_we;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 53:27]
      data_be <= 4'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 55:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_be <= io_in_req_bits_be;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 53:27]
      data_wdata <= 32'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 55:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_wdata <= io_in_req_bits_wdata;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 53:27]
      data_hport <= 2'h0; // @[src/main/scala/coreGen/bmu/Sbus2sbus50mFF.scala 55:14]
    end else if (_T_1) begin // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 23:52]
      data_hport <= io_in_req_bits_hport;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  valid = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  data_addr = _RAND_1[31:0];
  _RAND_2 = {1{`RANDOM}};
  data_we = _RAND_2[0:0];
  _RAND_3 = {1{`RANDOM}};
  data_be = _RAND_3[3:0];
  _RAND_4 = {1{`RANDOM}};
  data_wdata = _RAND_4[31:0];
  _RAND_5 = {1{`RANDOM}};
  data_hport = _RAND_5[1:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    valid = 1'h0;
  end
  if (~reset) begin
    data_addr = 32'h0;
  end
  if (~reset) begin
    data_we = 1'h0;
  end
  if (~reset) begin
    data_be = 4'h0;
  end
  if (~reset) begin
    data_wdata = 32'h0;
  end
  if (~reset) begin
    data_hport = 2'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerB2ahbl50mNoMrFF(
  input         clock,
  input         reset,
  output        io_in_req_ready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input         io_in_req_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input  [31:0] io_in_req_bits_addr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input         io_in_req_bits_we, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input  [3:0]  io_in_req_bits_be, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input  [31:0] io_in_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input  [1:0]  io_in_req_bits_hport, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output        io_in_resp_valid, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output        io_in_resp_bits_err, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output [31:0] io_in_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input         io_out_hready, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output [1:0]  io_out_htrans, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output [2:0]  io_out_hsize, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output        io_out_hwrite, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output [1:0]  io_out_hprot, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output [31:0] io_out_haddr, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output [63:0] io_out_hwdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input  [1:0]  io_out_hresp, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input  [63:0] io_out_hrdata, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  output        io_exclusive_o, // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
  input         io_clk2en // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 42:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  wire  sbus2sbus50mNoMr_clock; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_reset; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [31:0] sbus2sbus50mNoMr_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [3:0] sbus2sbus50mNoMr_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [31:0] sbus2sbus50mNoMr_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [1:0] sbus2sbus50mNoMr_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [31:0] sbus2sbus50mNoMr_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_out_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [31:0] sbus2sbus50mNoMr_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [3:0] sbus2sbus50mNoMr_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [63:0] sbus2sbus50mNoMr_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [1:0] sbus2sbus50mNoMr_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_out_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_out_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire [63:0] sbus2sbus50mNoMr_io_out_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2sbus50mNoMr_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
  wire  sbus2ahbl50m_clock; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_reset; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [31:0] sbus2ahbl50m_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [3:0] sbus2ahbl50m_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [63:0] sbus2ahbl50m_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [1:0] sbus2ahbl50m_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_in_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [63:0] sbus2ahbl50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_out_hready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [1:0] sbus2ahbl50m_io_out_htrans; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [2:0] sbus2ahbl50m_io_out_hsize; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [1:0] sbus2ahbl50m_io_out_hprot; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [31:0] sbus2ahbl50m_io_out_haddr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [63:0] sbus2ahbl50m_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [1:0] sbus2ahbl50m_io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire [63:0] sbus2ahbl50m_io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  wire  sbus2ahbl50m_io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
  reg [2:0] count; // @[src/main/scala/coreGen/core/fpu/RegAsyncReset.scala 12:52]
  wire  inc = io_in_req_ready & io_in_req_valid; // @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
  wire [2:0] _GEN_0 = {{2'd0}, inc}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 69:23]
  wire [2:0] _count_ns_T_1 = count + _GEN_0; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 69:23]
  wire [2:0] _GEN_1 = {{2'd0}, io_in_resp_valid}; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 69:29]
  wire [2:0] count_ns = _count_ns_T_1 - _GEN_1; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 69:29]
  InnerB2InnerB50mNoMrFF sbus2sbus50mNoMr ( // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 52:34]
    .clock(sbus2sbus50mNoMr_clock),
    .reset(sbus2sbus50mNoMr_reset),
    .io_in_req_ready(sbus2sbus50mNoMr_io_in_req_ready),
    .io_in_req_valid(sbus2sbus50mNoMr_io_in_req_valid),
    .io_in_req_bits_addr(sbus2sbus50mNoMr_io_in_req_bits_addr),
    .io_in_req_bits_we(sbus2sbus50mNoMr_io_in_req_bits_we),
    .io_in_req_bits_be(sbus2sbus50mNoMr_io_in_req_bits_be),
    .io_in_req_bits_wdata(sbus2sbus50mNoMr_io_in_req_bits_wdata),
    .io_in_req_bits_hport(sbus2sbus50mNoMr_io_in_req_bits_hport),
    .io_in_resp_valid(sbus2sbus50mNoMr_io_in_resp_valid),
    .io_in_resp_bits_err(sbus2sbus50mNoMr_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(sbus2sbus50mNoMr_io_in_resp_bits_rdata),
    .io_out_req_ready(sbus2sbus50mNoMr_io_out_req_ready),
    .io_out_req_valid(sbus2sbus50mNoMr_io_out_req_valid),
    .io_out_req_bits_addr(sbus2sbus50mNoMr_io_out_req_bits_addr),
    .io_out_req_bits_we(sbus2sbus50mNoMr_io_out_req_bits_we),
    .io_out_req_bits_be(sbus2sbus50mNoMr_io_out_req_bits_be),
    .io_out_req_bits_wdata(sbus2sbus50mNoMr_io_out_req_bits_wdata),
    .io_out_req_bits_hport(sbus2sbus50mNoMr_io_out_req_bits_hport),
    .io_out_req_bits_mr(sbus2sbus50mNoMr_io_out_req_bits_mr),
    .io_out_resp_valid(sbus2sbus50mNoMr_io_out_resp_valid),
    .io_out_resp_bits_err(sbus2sbus50mNoMr_io_out_resp_bits_err),
    .io_out_resp_bits_rdata(sbus2sbus50mNoMr_io_out_resp_bits_rdata),
    .io_clk2en(sbus2sbus50mNoMr_io_clk2en)
  );
  InnerB2ahbl50m sbus2ahbl50m ( // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 53:30]
    .clock(sbus2ahbl50m_clock),
    .reset(sbus2ahbl50m_reset),
    .io_in_req_ready(sbus2ahbl50m_io_in_req_ready),
    .io_in_req_valid(sbus2ahbl50m_io_in_req_valid),
    .io_in_req_bits_addr(sbus2ahbl50m_io_in_req_bits_addr),
    .io_in_req_bits_we(sbus2ahbl50m_io_in_req_bits_we),
    .io_in_req_bits_be(sbus2ahbl50m_io_in_req_bits_be),
    .io_in_req_bits_wdata(sbus2ahbl50m_io_in_req_bits_wdata),
    .io_in_req_bits_hport(sbus2ahbl50m_io_in_req_bits_hport),
    .io_in_req_bits_mr(sbus2ahbl50m_io_in_req_bits_mr),
    .io_in_resp_valid(sbus2ahbl50m_io_in_resp_valid),
    .io_in_resp_bits_err(sbus2ahbl50m_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(sbus2ahbl50m_io_in_resp_bits_rdata),
    .io_out_hready(sbus2ahbl50m_io_out_hready),
    .io_out_htrans(sbus2ahbl50m_io_out_htrans),
    .io_out_hsize(sbus2ahbl50m_io_out_hsize),
    .io_out_hwrite(sbus2ahbl50m_io_out_hwrite),
    .io_out_hprot(sbus2ahbl50m_io_out_hprot),
    .io_out_haddr(sbus2ahbl50m_io_out_haddr),
    .io_out_hwdata(sbus2ahbl50m_io_out_hwdata),
    .io_out_hresp(sbus2ahbl50m_io_out_hresp),
    .io_out_hrdata(sbus2ahbl50m_io_out_hrdata),
    .io_clk2en(sbus2ahbl50m_io_clk2en)
  );
  assign io_in_req_ready = sbus2sbus50mNoMr_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign io_in_resp_valid = sbus2sbus50mNoMr_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign io_in_resp_bits_err = sbus2sbus50mNoMr_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign io_in_resp_bits_rdata = sbus2sbus50mNoMr_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign io_out_htrans = sbus2ahbl50m_io_out_htrans; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign io_out_hsize = sbus2ahbl50m_io_out_hsize; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign io_out_hwrite = sbus2ahbl50m_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign io_out_hprot = sbus2ahbl50m_io_out_hprot; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign io_out_haddr = sbus2ahbl50m_io_out_haddr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign io_out_hwdata = sbus2ahbl50m_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign io_exclusive_o = |count_ns; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 71:32]
  assign sbus2sbus50mNoMr_clock = clock;
  assign sbus2sbus50mNoMr_reset = reset;
  assign sbus2sbus50mNoMr_io_in_req_valid = io_in_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign sbus2sbus50mNoMr_io_in_req_bits_addr = io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign sbus2sbus50mNoMr_io_in_req_bits_we = io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign sbus2sbus50mNoMr_io_in_req_bits_be = io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign sbus2sbus50mNoMr_io_in_req_bits_wdata = io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign sbus2sbus50mNoMr_io_in_req_bits_hport = io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 58:28]
  assign sbus2sbus50mNoMr_io_out_req_ready = sbus2ahbl50m_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2sbus50mNoMr_io_out_resp_valid = sbus2ahbl50m_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2sbus50mNoMr_io_out_resp_bits_err = sbus2ahbl50m_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2sbus50mNoMr_io_out_resp_bits_rdata = sbus2ahbl50m_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2sbus50mNoMr_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 57:32]
  assign sbus2ahbl50m_clock = clock;
  assign sbus2ahbl50m_reset = reset;
  assign sbus2ahbl50m_io_in_req_valid = sbus2sbus50mNoMr_io_out_req_valid; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_in_req_bits_addr = sbus2sbus50mNoMr_io_out_req_bits_addr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_in_req_bits_we = sbus2sbus50mNoMr_io_out_req_bits_we; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_in_req_bits_be = sbus2sbus50mNoMr_io_out_req_bits_be; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_in_req_bits_wdata = sbus2sbus50mNoMr_io_out_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_in_req_bits_hport = sbus2sbus50mNoMr_io_out_req_bits_hport; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_in_req_bits_mr = sbus2sbus50mNoMr_io_out_req_bits_mr; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 62:24]
  assign sbus2ahbl50m_io_out_hready = io_out_hready; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign sbus2ahbl50m_io_out_hresp = io_out_hresp; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign sbus2ahbl50m_io_out_hrdata = io_out_hrdata; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 72:9]
  assign sbus2ahbl50m_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 61:28]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Sbus2ahbl50mFF.scala 69:29]
      count <= 3'h0;
    end else begin
      count <= _count_ns_T_1 - _GEN_1;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  count = _RAND_0[2:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    count = 3'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module InnerBuffer(
  output        io_core_instr_req_ready, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_core_instr_req_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input  [31:0] io_core_instr_req_bits_addr, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_core_instr_resp_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_core_instr_resp_bits_err, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output [31:0] io_core_instr_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_core_data_req_ready, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_core_data_req_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input  [31:0] io_core_data_req_bits_addr, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_core_data_req_bits_we, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input  [3:0]  io_core_data_req_bits_be, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input  [31:0] io_core_data_req_bits_wdata, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_core_data_resp_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_core_data_resp_bits_err, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output [31:0] io_core_data_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_buffer_instr_req_ready, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_buffer_instr_req_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output [31:0] io_buffer_instr_req_bits_addr, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_buffer_instr_resp_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_buffer_instr_resp_bits_err, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input  [31:0] io_buffer_instr_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_buffer_data_req_ready, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_buffer_data_req_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output [31:0] io_buffer_data_req_bits_addr, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output        io_buffer_data_req_bits_we, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output [3:0]  io_buffer_data_req_bits_be, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  output [31:0] io_buffer_data_req_bits_wdata, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_buffer_data_resp_valid, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input         io_buffer_data_resp_bits_err, // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
  input  [31:0] io_buffer_data_resp_bits_rdata // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 22:16]
);
  assign io_core_instr_req_ready = io_buffer_instr_req_ready; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 26:23]
  assign io_core_instr_resp_valid = io_buffer_instr_resp_valid; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 26:23]
  assign io_core_instr_resp_bits_err = io_buffer_instr_resp_bits_err; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 26:23]
  assign io_core_instr_resp_bits_rdata = io_buffer_instr_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 26:23]
  assign io_core_data_req_ready = io_buffer_data_req_ready; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_core_data_resp_valid = io_buffer_data_resp_valid; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_core_data_resp_bits_err = io_buffer_data_resp_bits_err; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_core_data_resp_bits_rdata = io_buffer_data_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_buffer_instr_req_valid = io_core_instr_req_valid; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 26:23]
  assign io_buffer_instr_req_bits_addr = io_core_instr_req_bits_addr; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 26:23]
  assign io_buffer_data_req_valid = io_core_data_req_valid; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_buffer_data_req_bits_addr = io_core_data_req_bits_addr; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_buffer_data_req_bits_we = io_core_data_req_bits_we; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_buffer_data_req_bits_be = io_core_data_req_bits_be; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
  assign io_buffer_data_req_bits_wdata = io_core_data_req_bits_wdata; // @[src/main/scala/coreGen/bmu/InnerBuffer.scala 27:23]
endmodule
module plic_levelgatewaychisel(
  input   clk, // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 7:25]
  input   rst_n, // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 8:25]
  input   interrupt, // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 9:25]
  output  plic_valid, // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 10:25]
  input   plic_ready, // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 11:25]
  input   plic_complete // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 12:25]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
`endif // RANDOMIZE_REG_INIT
  reg  inFlight; // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 16:71]
  wire  inFlight_en = interrupt & plic_ready; // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 18:28]
  wire  _GEN_0 = inFlight_en | inFlight; // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 24:26 25:14 27:14]
  assign plic_valid = interrupt & ~inFlight; // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 19:28]
  always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 22:22]
      inFlight <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plic_levelgatewaychiselchisel.scala 23:14]
    end else if (plic_complete) begin
      inFlight <= 1'h0;
    end else begin
      inFlight <= _GEN_0;
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  inFlight = _RAND_0[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_n) begin
    inFlight = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module plic_max_treechisel(
  input  [127:0] irq_pend_r, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 12:22]
  input  [127:0] irq_enab_r, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 13:22]
  input  [2:0]   irq_prio_r_1, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_2, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_3, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_4, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_5, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_6, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_7, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_8, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_9, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_10, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_11, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_12, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_13, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_14, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_15, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_16, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_17, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_18, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_19, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_20, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_21, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_22, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_23, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_24, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_25, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_26, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_27, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_28, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_29, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_30, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_31, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_32, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_33, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_34, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_35, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_36, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_37, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_38, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_39, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_40, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_41, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_42, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_43, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_44, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_45, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_46, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_47, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_48, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_49, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_50, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_51, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_52, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_53, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_54, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_55, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_56, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_57, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_58, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_59, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_60, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_61, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_62, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_63, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_64, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_65, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_66, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_67, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_68, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_69, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_70, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_71, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_72, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_73, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_74, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_75, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_76, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_77, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_78, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_79, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_80, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_81, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_82, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_83, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_84, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_85, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_86, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_87, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_88, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_89, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_90, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_91, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_92, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_93, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_94, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_95, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_96, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_97, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_98, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_99, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_100, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_101, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_102, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_103, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_104, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_105, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_106, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_107, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_108, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_109, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_110, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_111, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_112, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_113, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_114, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_115, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_116, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_117, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_118, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_119, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_120, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_121, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_122, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_123, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_124, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_125, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_126, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_prio_r_127, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 14:22]
  input  [2:0]   irq_thod_r, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 15:22]
  output         irq_o, // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 16:22]
  output [6:0]   irq_id // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 17:22]
);
  wire [2:0] _irq_prio_lvl_128_T_2 = irq_pend_r[1] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_128_T_3 = irq_prio_r_1 & _irq_prio_lvl_128_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_128_T_6 = irq_enab_r[1] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_128 = _irq_prio_lvl_128_T_3 & _irq_prio_lvl_128_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_63 = 3'h0 < irq_prio_lvl_128; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_63 = irq_prio_lvl_lt_63 ? irq_prio_lvl_128 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_129_T_2 = irq_pend_r[2] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_129_T_3 = irq_prio_r_2 & _irq_prio_lvl_129_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_129_T_6 = irq_enab_r[2] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_129 = _irq_prio_lvl_129_T_3 & _irq_prio_lvl_129_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_130_T_2 = irq_pend_r[3] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_130_T_3 = irq_prio_r_3 & _irq_prio_lvl_130_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_130_T_6 = irq_enab_r[3] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_130 = _irq_prio_lvl_130_T_3 & _irq_prio_lvl_130_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_64 = irq_prio_lvl_129 < irq_prio_lvl_130; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_64 = irq_prio_lvl_lt_64 ? irq_prio_lvl_130 : irq_prio_lvl_129; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_31 = irq_prio_lvl_63 < irq_prio_lvl_64; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_31 = irq_prio_lvl_lt_31 ? irq_prio_lvl_64 : irq_prio_lvl_63; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_131_T_2 = irq_pend_r[4] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_131_T_3 = irq_prio_r_4 & _irq_prio_lvl_131_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_131_T_6 = irq_enab_r[4] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_131 = _irq_prio_lvl_131_T_3 & _irq_prio_lvl_131_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_132_T_2 = irq_pend_r[5] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_132_T_3 = irq_prio_r_5 & _irq_prio_lvl_132_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_132_T_6 = irq_enab_r[5] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_132 = _irq_prio_lvl_132_T_3 & _irq_prio_lvl_132_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_65 = irq_prio_lvl_131 < irq_prio_lvl_132; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_65 = irq_prio_lvl_lt_65 ? irq_prio_lvl_132 : irq_prio_lvl_131; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_133_T_2 = irq_pend_r[6] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_133_T_3 = irq_prio_r_6 & _irq_prio_lvl_133_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_133_T_6 = irq_enab_r[6] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_133 = _irq_prio_lvl_133_T_3 & _irq_prio_lvl_133_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_134_T_2 = irq_pend_r[7] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_134_T_3 = irq_prio_r_7 & _irq_prio_lvl_134_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_134_T_6 = irq_enab_r[7] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_134 = _irq_prio_lvl_134_T_3 & _irq_prio_lvl_134_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_66 = irq_prio_lvl_133 < irq_prio_lvl_134; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_66 = irq_prio_lvl_lt_66 ? irq_prio_lvl_134 : irq_prio_lvl_133; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_32 = irq_prio_lvl_65 < irq_prio_lvl_66; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_32 = irq_prio_lvl_lt_32 ? irq_prio_lvl_66 : irq_prio_lvl_65; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_15 = irq_prio_lvl_31 < irq_prio_lvl_32; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_15 = irq_prio_lvl_lt_15 ? irq_prio_lvl_32 : irq_prio_lvl_31; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_135_T_2 = irq_pend_r[8] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_135_T_3 = irq_prio_r_8 & _irq_prio_lvl_135_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_135_T_6 = irq_enab_r[8] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_135 = _irq_prio_lvl_135_T_3 & _irq_prio_lvl_135_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_136_T_2 = irq_pend_r[9] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_136_T_3 = irq_prio_r_9 & _irq_prio_lvl_136_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_136_T_6 = irq_enab_r[9] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_136 = _irq_prio_lvl_136_T_3 & _irq_prio_lvl_136_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_67 = irq_prio_lvl_135 < irq_prio_lvl_136; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_67 = irq_prio_lvl_lt_67 ? irq_prio_lvl_136 : irq_prio_lvl_135; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_137_T_2 = irq_pend_r[10] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_137_T_3 = irq_prio_r_10 & _irq_prio_lvl_137_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_137_T_6 = irq_enab_r[10] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_137 = _irq_prio_lvl_137_T_3 & _irq_prio_lvl_137_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_138_T_2 = irq_pend_r[11] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_138_T_3 = irq_prio_r_11 & _irq_prio_lvl_138_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_138_T_6 = irq_enab_r[11] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_138 = _irq_prio_lvl_138_T_3 & _irq_prio_lvl_138_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_68 = irq_prio_lvl_137 < irq_prio_lvl_138; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_68 = irq_prio_lvl_lt_68 ? irq_prio_lvl_138 : irq_prio_lvl_137; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_33 = irq_prio_lvl_67 < irq_prio_lvl_68; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_33 = irq_prio_lvl_lt_33 ? irq_prio_lvl_68 : irq_prio_lvl_67; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_139_T_2 = irq_pend_r[12] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_139_T_3 = irq_prio_r_12 & _irq_prio_lvl_139_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_139_T_6 = irq_enab_r[12] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_139 = _irq_prio_lvl_139_T_3 & _irq_prio_lvl_139_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_140_T_2 = irq_pend_r[13] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_140_T_3 = irq_prio_r_13 & _irq_prio_lvl_140_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_140_T_6 = irq_enab_r[13] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_140 = _irq_prio_lvl_140_T_3 & _irq_prio_lvl_140_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_69 = irq_prio_lvl_139 < irq_prio_lvl_140; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_69 = irq_prio_lvl_lt_69 ? irq_prio_lvl_140 : irq_prio_lvl_139; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_141_T_2 = irq_pend_r[14] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_141_T_3 = irq_prio_r_14 & _irq_prio_lvl_141_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_141_T_6 = irq_enab_r[14] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_141 = _irq_prio_lvl_141_T_3 & _irq_prio_lvl_141_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_142_T_2 = irq_pend_r[15] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_142_T_3 = irq_prio_r_15 & _irq_prio_lvl_142_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_142_T_6 = irq_enab_r[15] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_142 = _irq_prio_lvl_142_T_3 & _irq_prio_lvl_142_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_70 = irq_prio_lvl_141 < irq_prio_lvl_142; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_70 = irq_prio_lvl_lt_70 ? irq_prio_lvl_142 : irq_prio_lvl_141; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_34 = irq_prio_lvl_69 < irq_prio_lvl_70; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_34 = irq_prio_lvl_lt_34 ? irq_prio_lvl_70 : irq_prio_lvl_69; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_16 = irq_prio_lvl_33 < irq_prio_lvl_34; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_16 = irq_prio_lvl_lt_16 ? irq_prio_lvl_34 : irq_prio_lvl_33; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_7 = irq_prio_lvl_15 < irq_prio_lvl_16; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_7 = irq_prio_lvl_lt_7 ? irq_prio_lvl_16 : irq_prio_lvl_15; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_143_T_2 = irq_pend_r[16] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_143_T_3 = irq_prio_r_16 & _irq_prio_lvl_143_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_143_T_6 = irq_enab_r[16] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_143 = _irq_prio_lvl_143_T_3 & _irq_prio_lvl_143_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_144_T_2 = irq_pend_r[17] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_144_T_3 = irq_prio_r_17 & _irq_prio_lvl_144_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_144_T_6 = irq_enab_r[17] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_144 = _irq_prio_lvl_144_T_3 & _irq_prio_lvl_144_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_71 = irq_prio_lvl_143 < irq_prio_lvl_144; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_71 = irq_prio_lvl_lt_71 ? irq_prio_lvl_144 : irq_prio_lvl_143; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_145_T_2 = irq_pend_r[18] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_145_T_3 = irq_prio_r_18 & _irq_prio_lvl_145_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_145_T_6 = irq_enab_r[18] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_145 = _irq_prio_lvl_145_T_3 & _irq_prio_lvl_145_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_146_T_2 = irq_pend_r[19] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_146_T_3 = irq_prio_r_19 & _irq_prio_lvl_146_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_146_T_6 = irq_enab_r[19] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_146 = _irq_prio_lvl_146_T_3 & _irq_prio_lvl_146_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_72 = irq_prio_lvl_145 < irq_prio_lvl_146; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_72 = irq_prio_lvl_lt_72 ? irq_prio_lvl_146 : irq_prio_lvl_145; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_35 = irq_prio_lvl_71 < irq_prio_lvl_72; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_35 = irq_prio_lvl_lt_35 ? irq_prio_lvl_72 : irq_prio_lvl_71; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_147_T_2 = irq_pend_r[20] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_147_T_3 = irq_prio_r_20 & _irq_prio_lvl_147_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_147_T_6 = irq_enab_r[20] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_147 = _irq_prio_lvl_147_T_3 & _irq_prio_lvl_147_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_148_T_2 = irq_pend_r[21] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_148_T_3 = irq_prio_r_21 & _irq_prio_lvl_148_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_148_T_6 = irq_enab_r[21] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_148 = _irq_prio_lvl_148_T_3 & _irq_prio_lvl_148_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_73 = irq_prio_lvl_147 < irq_prio_lvl_148; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_73 = irq_prio_lvl_lt_73 ? irq_prio_lvl_148 : irq_prio_lvl_147; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_149_T_2 = irq_pend_r[22] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_149_T_3 = irq_prio_r_22 & _irq_prio_lvl_149_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_149_T_6 = irq_enab_r[22] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_149 = _irq_prio_lvl_149_T_3 & _irq_prio_lvl_149_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_150_T_2 = irq_pend_r[23] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_150_T_3 = irq_prio_r_23 & _irq_prio_lvl_150_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_150_T_6 = irq_enab_r[23] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_150 = _irq_prio_lvl_150_T_3 & _irq_prio_lvl_150_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_74 = irq_prio_lvl_149 < irq_prio_lvl_150; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_74 = irq_prio_lvl_lt_74 ? irq_prio_lvl_150 : irq_prio_lvl_149; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_36 = irq_prio_lvl_73 < irq_prio_lvl_74; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_36 = irq_prio_lvl_lt_36 ? irq_prio_lvl_74 : irq_prio_lvl_73; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_17 = irq_prio_lvl_35 < irq_prio_lvl_36; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_17 = irq_prio_lvl_lt_17 ? irq_prio_lvl_36 : irq_prio_lvl_35; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_151_T_2 = irq_pend_r[24] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_151_T_3 = irq_prio_r_24 & _irq_prio_lvl_151_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_151_T_6 = irq_enab_r[24] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_151 = _irq_prio_lvl_151_T_3 & _irq_prio_lvl_151_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_152_T_2 = irq_pend_r[25] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_152_T_3 = irq_prio_r_25 & _irq_prio_lvl_152_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_152_T_6 = irq_enab_r[25] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_152 = _irq_prio_lvl_152_T_3 & _irq_prio_lvl_152_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_75 = irq_prio_lvl_151 < irq_prio_lvl_152; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_75 = irq_prio_lvl_lt_75 ? irq_prio_lvl_152 : irq_prio_lvl_151; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_153_T_2 = irq_pend_r[26] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_153_T_3 = irq_prio_r_26 & _irq_prio_lvl_153_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_153_T_6 = irq_enab_r[26] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_153 = _irq_prio_lvl_153_T_3 & _irq_prio_lvl_153_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_154_T_2 = irq_pend_r[27] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_154_T_3 = irq_prio_r_27 & _irq_prio_lvl_154_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_154_T_6 = irq_enab_r[27] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_154 = _irq_prio_lvl_154_T_3 & _irq_prio_lvl_154_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_76 = irq_prio_lvl_153 < irq_prio_lvl_154; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_76 = irq_prio_lvl_lt_76 ? irq_prio_lvl_154 : irq_prio_lvl_153; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_37 = irq_prio_lvl_75 < irq_prio_lvl_76; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_37 = irq_prio_lvl_lt_37 ? irq_prio_lvl_76 : irq_prio_lvl_75; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_155_T_2 = irq_pend_r[28] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_155_T_3 = irq_prio_r_28 & _irq_prio_lvl_155_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_155_T_6 = irq_enab_r[28] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_155 = _irq_prio_lvl_155_T_3 & _irq_prio_lvl_155_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_156_T_2 = irq_pend_r[29] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_156_T_3 = irq_prio_r_29 & _irq_prio_lvl_156_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_156_T_6 = irq_enab_r[29] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_156 = _irq_prio_lvl_156_T_3 & _irq_prio_lvl_156_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_77 = irq_prio_lvl_155 < irq_prio_lvl_156; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_77 = irq_prio_lvl_lt_77 ? irq_prio_lvl_156 : irq_prio_lvl_155; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_157_T_2 = irq_pend_r[30] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_157_T_3 = irq_prio_r_30 & _irq_prio_lvl_157_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_157_T_6 = irq_enab_r[30] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_157 = _irq_prio_lvl_157_T_3 & _irq_prio_lvl_157_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_158_T_2 = irq_pend_r[31] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_158_T_3 = irq_prio_r_31 & _irq_prio_lvl_158_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_158_T_6 = irq_enab_r[31] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_158 = _irq_prio_lvl_158_T_3 & _irq_prio_lvl_158_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_78 = irq_prio_lvl_157 < irq_prio_lvl_158; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_78 = irq_prio_lvl_lt_78 ? irq_prio_lvl_158 : irq_prio_lvl_157; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_38 = irq_prio_lvl_77 < irq_prio_lvl_78; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_38 = irq_prio_lvl_lt_38 ? irq_prio_lvl_78 : irq_prio_lvl_77; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_18 = irq_prio_lvl_37 < irq_prio_lvl_38; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_18 = irq_prio_lvl_lt_18 ? irq_prio_lvl_38 : irq_prio_lvl_37; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_8 = irq_prio_lvl_17 < irq_prio_lvl_18; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_8 = irq_prio_lvl_lt_8 ? irq_prio_lvl_18 : irq_prio_lvl_17; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_3 = irq_prio_lvl_7 < irq_prio_lvl_8; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_3 = irq_prio_lvl_lt_3 ? irq_prio_lvl_8 : irq_prio_lvl_7; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_159_T_2 = irq_pend_r[32] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_159_T_3 = irq_prio_r_32 & _irq_prio_lvl_159_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_159_T_6 = irq_enab_r[32] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_159 = _irq_prio_lvl_159_T_3 & _irq_prio_lvl_159_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_160_T_2 = irq_pend_r[33] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_160_T_3 = irq_prio_r_33 & _irq_prio_lvl_160_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_160_T_6 = irq_enab_r[33] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_160 = _irq_prio_lvl_160_T_3 & _irq_prio_lvl_160_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_79 = irq_prio_lvl_159 < irq_prio_lvl_160; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_79 = irq_prio_lvl_lt_79 ? irq_prio_lvl_160 : irq_prio_lvl_159; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_161_T_2 = irq_pend_r[34] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_161_T_3 = irq_prio_r_34 & _irq_prio_lvl_161_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_161_T_6 = irq_enab_r[34] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_161 = _irq_prio_lvl_161_T_3 & _irq_prio_lvl_161_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_162_T_2 = irq_pend_r[35] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_162_T_3 = irq_prio_r_35 & _irq_prio_lvl_162_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_162_T_6 = irq_enab_r[35] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_162 = _irq_prio_lvl_162_T_3 & _irq_prio_lvl_162_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_80 = irq_prio_lvl_161 < irq_prio_lvl_162; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_80 = irq_prio_lvl_lt_80 ? irq_prio_lvl_162 : irq_prio_lvl_161; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_39 = irq_prio_lvl_79 < irq_prio_lvl_80; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_39 = irq_prio_lvl_lt_39 ? irq_prio_lvl_80 : irq_prio_lvl_79; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_163_T_2 = irq_pend_r[36] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_163_T_3 = irq_prio_r_36 & _irq_prio_lvl_163_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_163_T_6 = irq_enab_r[36] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_163 = _irq_prio_lvl_163_T_3 & _irq_prio_lvl_163_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_164_T_2 = irq_pend_r[37] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_164_T_3 = irq_prio_r_37 & _irq_prio_lvl_164_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_164_T_6 = irq_enab_r[37] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_164 = _irq_prio_lvl_164_T_3 & _irq_prio_lvl_164_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_81 = irq_prio_lvl_163 < irq_prio_lvl_164; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_81 = irq_prio_lvl_lt_81 ? irq_prio_lvl_164 : irq_prio_lvl_163; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_165_T_2 = irq_pend_r[38] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_165_T_3 = irq_prio_r_38 & _irq_prio_lvl_165_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_165_T_6 = irq_enab_r[38] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_165 = _irq_prio_lvl_165_T_3 & _irq_prio_lvl_165_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_166_T_2 = irq_pend_r[39] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_166_T_3 = irq_prio_r_39 & _irq_prio_lvl_166_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_166_T_6 = irq_enab_r[39] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_166 = _irq_prio_lvl_166_T_3 & _irq_prio_lvl_166_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_82 = irq_prio_lvl_165 < irq_prio_lvl_166; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_82 = irq_prio_lvl_lt_82 ? irq_prio_lvl_166 : irq_prio_lvl_165; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_40 = irq_prio_lvl_81 < irq_prio_lvl_82; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_40 = irq_prio_lvl_lt_40 ? irq_prio_lvl_82 : irq_prio_lvl_81; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_19 = irq_prio_lvl_39 < irq_prio_lvl_40; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_19 = irq_prio_lvl_lt_19 ? irq_prio_lvl_40 : irq_prio_lvl_39; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_167_T_2 = irq_pend_r[40] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_167_T_3 = irq_prio_r_40 & _irq_prio_lvl_167_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_167_T_6 = irq_enab_r[40] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_167 = _irq_prio_lvl_167_T_3 & _irq_prio_lvl_167_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_168_T_2 = irq_pend_r[41] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_168_T_3 = irq_prio_r_41 & _irq_prio_lvl_168_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_168_T_6 = irq_enab_r[41] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_168 = _irq_prio_lvl_168_T_3 & _irq_prio_lvl_168_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_83 = irq_prio_lvl_167 < irq_prio_lvl_168; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_83 = irq_prio_lvl_lt_83 ? irq_prio_lvl_168 : irq_prio_lvl_167; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_169_T_2 = irq_pend_r[42] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_169_T_3 = irq_prio_r_42 & _irq_prio_lvl_169_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_169_T_6 = irq_enab_r[42] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_169 = _irq_prio_lvl_169_T_3 & _irq_prio_lvl_169_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_170_T_2 = irq_pend_r[43] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_170_T_3 = irq_prio_r_43 & _irq_prio_lvl_170_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_170_T_6 = irq_enab_r[43] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_170 = _irq_prio_lvl_170_T_3 & _irq_prio_lvl_170_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_84 = irq_prio_lvl_169 < irq_prio_lvl_170; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_84 = irq_prio_lvl_lt_84 ? irq_prio_lvl_170 : irq_prio_lvl_169; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_41 = irq_prio_lvl_83 < irq_prio_lvl_84; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_41 = irq_prio_lvl_lt_41 ? irq_prio_lvl_84 : irq_prio_lvl_83; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_171_T_2 = irq_pend_r[44] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_171_T_3 = irq_prio_r_44 & _irq_prio_lvl_171_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_171_T_6 = irq_enab_r[44] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_171 = _irq_prio_lvl_171_T_3 & _irq_prio_lvl_171_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_172_T_2 = irq_pend_r[45] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_172_T_3 = irq_prio_r_45 & _irq_prio_lvl_172_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_172_T_6 = irq_enab_r[45] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_172 = _irq_prio_lvl_172_T_3 & _irq_prio_lvl_172_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_85 = irq_prio_lvl_171 < irq_prio_lvl_172; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_85 = irq_prio_lvl_lt_85 ? irq_prio_lvl_172 : irq_prio_lvl_171; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_173_T_2 = irq_pend_r[46] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_173_T_3 = irq_prio_r_46 & _irq_prio_lvl_173_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_173_T_6 = irq_enab_r[46] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_173 = _irq_prio_lvl_173_T_3 & _irq_prio_lvl_173_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_174_T_2 = irq_pend_r[47] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_174_T_3 = irq_prio_r_47 & _irq_prio_lvl_174_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_174_T_6 = irq_enab_r[47] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_174 = _irq_prio_lvl_174_T_3 & _irq_prio_lvl_174_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_86 = irq_prio_lvl_173 < irq_prio_lvl_174; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_86 = irq_prio_lvl_lt_86 ? irq_prio_lvl_174 : irq_prio_lvl_173; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_42 = irq_prio_lvl_85 < irq_prio_lvl_86; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_42 = irq_prio_lvl_lt_42 ? irq_prio_lvl_86 : irq_prio_lvl_85; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_20 = irq_prio_lvl_41 < irq_prio_lvl_42; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_20 = irq_prio_lvl_lt_20 ? irq_prio_lvl_42 : irq_prio_lvl_41; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_9 = irq_prio_lvl_19 < irq_prio_lvl_20; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_9 = irq_prio_lvl_lt_9 ? irq_prio_lvl_20 : irq_prio_lvl_19; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_175_T_2 = irq_pend_r[48] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_175_T_3 = irq_prio_r_48 & _irq_prio_lvl_175_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_175_T_6 = irq_enab_r[48] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_175 = _irq_prio_lvl_175_T_3 & _irq_prio_lvl_175_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_176_T_2 = irq_pend_r[49] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_176_T_3 = irq_prio_r_49 & _irq_prio_lvl_176_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_176_T_6 = irq_enab_r[49] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_176 = _irq_prio_lvl_176_T_3 & _irq_prio_lvl_176_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_87 = irq_prio_lvl_175 < irq_prio_lvl_176; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_87 = irq_prio_lvl_lt_87 ? irq_prio_lvl_176 : irq_prio_lvl_175; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_177_T_2 = irq_pend_r[50] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_177_T_3 = irq_prio_r_50 & _irq_prio_lvl_177_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_177_T_6 = irq_enab_r[50] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_177 = _irq_prio_lvl_177_T_3 & _irq_prio_lvl_177_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_178_T_2 = irq_pend_r[51] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_178_T_3 = irq_prio_r_51 & _irq_prio_lvl_178_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_178_T_6 = irq_enab_r[51] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_178 = _irq_prio_lvl_178_T_3 & _irq_prio_lvl_178_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_88 = irq_prio_lvl_177 < irq_prio_lvl_178; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_88 = irq_prio_lvl_lt_88 ? irq_prio_lvl_178 : irq_prio_lvl_177; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_43 = irq_prio_lvl_87 < irq_prio_lvl_88; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_43 = irq_prio_lvl_lt_43 ? irq_prio_lvl_88 : irq_prio_lvl_87; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_179_T_2 = irq_pend_r[52] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_179_T_3 = irq_prio_r_52 & _irq_prio_lvl_179_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_179_T_6 = irq_enab_r[52] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_179 = _irq_prio_lvl_179_T_3 & _irq_prio_lvl_179_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_180_T_2 = irq_pend_r[53] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_180_T_3 = irq_prio_r_53 & _irq_prio_lvl_180_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_180_T_6 = irq_enab_r[53] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_180 = _irq_prio_lvl_180_T_3 & _irq_prio_lvl_180_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_89 = irq_prio_lvl_179 < irq_prio_lvl_180; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_89 = irq_prio_lvl_lt_89 ? irq_prio_lvl_180 : irq_prio_lvl_179; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_181_T_2 = irq_pend_r[54] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_181_T_3 = irq_prio_r_54 & _irq_prio_lvl_181_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_181_T_6 = irq_enab_r[54] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_181 = _irq_prio_lvl_181_T_3 & _irq_prio_lvl_181_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_182_T_2 = irq_pend_r[55] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_182_T_3 = irq_prio_r_55 & _irq_prio_lvl_182_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_182_T_6 = irq_enab_r[55] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_182 = _irq_prio_lvl_182_T_3 & _irq_prio_lvl_182_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_90 = irq_prio_lvl_181 < irq_prio_lvl_182; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_90 = irq_prio_lvl_lt_90 ? irq_prio_lvl_182 : irq_prio_lvl_181; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_44 = irq_prio_lvl_89 < irq_prio_lvl_90; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_44 = irq_prio_lvl_lt_44 ? irq_prio_lvl_90 : irq_prio_lvl_89; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_21 = irq_prio_lvl_43 < irq_prio_lvl_44; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_21 = irq_prio_lvl_lt_21 ? irq_prio_lvl_44 : irq_prio_lvl_43; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_183_T_2 = irq_pend_r[56] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_183_T_3 = irq_prio_r_56 & _irq_prio_lvl_183_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_183_T_6 = irq_enab_r[56] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_183 = _irq_prio_lvl_183_T_3 & _irq_prio_lvl_183_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_184_T_2 = irq_pend_r[57] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_184_T_3 = irq_prio_r_57 & _irq_prio_lvl_184_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_184_T_6 = irq_enab_r[57] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_184 = _irq_prio_lvl_184_T_3 & _irq_prio_lvl_184_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_91 = irq_prio_lvl_183 < irq_prio_lvl_184; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_91 = irq_prio_lvl_lt_91 ? irq_prio_lvl_184 : irq_prio_lvl_183; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_185_T_2 = irq_pend_r[58] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_185_T_3 = irq_prio_r_58 & _irq_prio_lvl_185_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_185_T_6 = irq_enab_r[58] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_185 = _irq_prio_lvl_185_T_3 & _irq_prio_lvl_185_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_186_T_2 = irq_pend_r[59] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_186_T_3 = irq_prio_r_59 & _irq_prio_lvl_186_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_186_T_6 = irq_enab_r[59] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_186 = _irq_prio_lvl_186_T_3 & _irq_prio_lvl_186_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_92 = irq_prio_lvl_185 < irq_prio_lvl_186; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_92 = irq_prio_lvl_lt_92 ? irq_prio_lvl_186 : irq_prio_lvl_185; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_45 = irq_prio_lvl_91 < irq_prio_lvl_92; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_45 = irq_prio_lvl_lt_45 ? irq_prio_lvl_92 : irq_prio_lvl_91; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_187_T_2 = irq_pend_r[60] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_187_T_3 = irq_prio_r_60 & _irq_prio_lvl_187_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_187_T_6 = irq_enab_r[60] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_187 = _irq_prio_lvl_187_T_3 & _irq_prio_lvl_187_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_188_T_2 = irq_pend_r[61] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_188_T_3 = irq_prio_r_61 & _irq_prio_lvl_188_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_188_T_6 = irq_enab_r[61] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_188 = _irq_prio_lvl_188_T_3 & _irq_prio_lvl_188_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_93 = irq_prio_lvl_187 < irq_prio_lvl_188; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_93 = irq_prio_lvl_lt_93 ? irq_prio_lvl_188 : irq_prio_lvl_187; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_189_T_2 = irq_pend_r[62] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_189_T_3 = irq_prio_r_62 & _irq_prio_lvl_189_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_189_T_6 = irq_enab_r[62] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_189 = _irq_prio_lvl_189_T_3 & _irq_prio_lvl_189_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_190_T_2 = irq_pend_r[63] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_190_T_3 = irq_prio_r_63 & _irq_prio_lvl_190_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_190_T_6 = irq_enab_r[63] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_190 = _irq_prio_lvl_190_T_3 & _irq_prio_lvl_190_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_94 = irq_prio_lvl_189 < irq_prio_lvl_190; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_94 = irq_prio_lvl_lt_94 ? irq_prio_lvl_190 : irq_prio_lvl_189; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_46 = irq_prio_lvl_93 < irq_prio_lvl_94; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_46 = irq_prio_lvl_lt_46 ? irq_prio_lvl_94 : irq_prio_lvl_93; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_22 = irq_prio_lvl_45 < irq_prio_lvl_46; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_22 = irq_prio_lvl_lt_22 ? irq_prio_lvl_46 : irq_prio_lvl_45; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_10 = irq_prio_lvl_21 < irq_prio_lvl_22; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_10 = irq_prio_lvl_lt_10 ? irq_prio_lvl_22 : irq_prio_lvl_21; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_4 = irq_prio_lvl_9 < irq_prio_lvl_10; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_4 = irq_prio_lvl_lt_4 ? irq_prio_lvl_10 : irq_prio_lvl_9; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_1 = irq_prio_lvl_3 < irq_prio_lvl_4; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_1 = irq_prio_lvl_lt_1 ? irq_prio_lvl_4 : irq_prio_lvl_3; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_191_T_2 = irq_pend_r[64] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_191_T_3 = irq_prio_r_64 & _irq_prio_lvl_191_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_191_T_6 = irq_enab_r[64] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_191 = _irq_prio_lvl_191_T_3 & _irq_prio_lvl_191_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_192_T_2 = irq_pend_r[65] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_192_T_3 = irq_prio_r_65 & _irq_prio_lvl_192_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_192_T_6 = irq_enab_r[65] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_192 = _irq_prio_lvl_192_T_3 & _irq_prio_lvl_192_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_95 = irq_prio_lvl_191 < irq_prio_lvl_192; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_95 = irq_prio_lvl_lt_95 ? irq_prio_lvl_192 : irq_prio_lvl_191; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_193_T_2 = irq_pend_r[66] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_193_T_3 = irq_prio_r_66 & _irq_prio_lvl_193_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_193_T_6 = irq_enab_r[66] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_193 = _irq_prio_lvl_193_T_3 & _irq_prio_lvl_193_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_194_T_2 = irq_pend_r[67] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_194_T_3 = irq_prio_r_67 & _irq_prio_lvl_194_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_194_T_6 = irq_enab_r[67] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_194 = _irq_prio_lvl_194_T_3 & _irq_prio_lvl_194_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_96 = irq_prio_lvl_193 < irq_prio_lvl_194; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_96 = irq_prio_lvl_lt_96 ? irq_prio_lvl_194 : irq_prio_lvl_193; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_47 = irq_prio_lvl_95 < irq_prio_lvl_96; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_47 = irq_prio_lvl_lt_47 ? irq_prio_lvl_96 : irq_prio_lvl_95; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_195_T_2 = irq_pend_r[68] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_195_T_3 = irq_prio_r_68 & _irq_prio_lvl_195_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_195_T_6 = irq_enab_r[68] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_195 = _irq_prio_lvl_195_T_3 & _irq_prio_lvl_195_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_196_T_2 = irq_pend_r[69] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_196_T_3 = irq_prio_r_69 & _irq_prio_lvl_196_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_196_T_6 = irq_enab_r[69] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_196 = _irq_prio_lvl_196_T_3 & _irq_prio_lvl_196_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_97 = irq_prio_lvl_195 < irq_prio_lvl_196; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_97 = irq_prio_lvl_lt_97 ? irq_prio_lvl_196 : irq_prio_lvl_195; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_197_T_2 = irq_pend_r[70] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_197_T_3 = irq_prio_r_70 & _irq_prio_lvl_197_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_197_T_6 = irq_enab_r[70] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_197 = _irq_prio_lvl_197_T_3 & _irq_prio_lvl_197_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_198_T_2 = irq_pend_r[71] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_198_T_3 = irq_prio_r_71 & _irq_prio_lvl_198_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_198_T_6 = irq_enab_r[71] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_198 = _irq_prio_lvl_198_T_3 & _irq_prio_lvl_198_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_98 = irq_prio_lvl_197 < irq_prio_lvl_198; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_98 = irq_prio_lvl_lt_98 ? irq_prio_lvl_198 : irq_prio_lvl_197; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_48 = irq_prio_lvl_97 < irq_prio_lvl_98; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_48 = irq_prio_lvl_lt_48 ? irq_prio_lvl_98 : irq_prio_lvl_97; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_23 = irq_prio_lvl_47 < irq_prio_lvl_48; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_23 = irq_prio_lvl_lt_23 ? irq_prio_lvl_48 : irq_prio_lvl_47; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_199_T_2 = irq_pend_r[72] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_199_T_3 = irq_prio_r_72 & _irq_prio_lvl_199_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_199_T_6 = irq_enab_r[72] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_199 = _irq_prio_lvl_199_T_3 & _irq_prio_lvl_199_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_200_T_2 = irq_pend_r[73] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_200_T_3 = irq_prio_r_73 & _irq_prio_lvl_200_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_200_T_6 = irq_enab_r[73] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_200 = _irq_prio_lvl_200_T_3 & _irq_prio_lvl_200_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_99 = irq_prio_lvl_199 < irq_prio_lvl_200; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_99 = irq_prio_lvl_lt_99 ? irq_prio_lvl_200 : irq_prio_lvl_199; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_201_T_2 = irq_pend_r[74] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_201_T_3 = irq_prio_r_74 & _irq_prio_lvl_201_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_201_T_6 = irq_enab_r[74] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_201 = _irq_prio_lvl_201_T_3 & _irq_prio_lvl_201_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_202_T_2 = irq_pend_r[75] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_202_T_3 = irq_prio_r_75 & _irq_prio_lvl_202_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_202_T_6 = irq_enab_r[75] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_202 = _irq_prio_lvl_202_T_3 & _irq_prio_lvl_202_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_100 = irq_prio_lvl_201 < irq_prio_lvl_202; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_100 = irq_prio_lvl_lt_100 ? irq_prio_lvl_202 : irq_prio_lvl_201; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_49 = irq_prio_lvl_99 < irq_prio_lvl_100; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_49 = irq_prio_lvl_lt_49 ? irq_prio_lvl_100 : irq_prio_lvl_99; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_203_T_2 = irq_pend_r[76] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_203_T_3 = irq_prio_r_76 & _irq_prio_lvl_203_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_203_T_6 = irq_enab_r[76] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_203 = _irq_prio_lvl_203_T_3 & _irq_prio_lvl_203_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_204_T_2 = irq_pend_r[77] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_204_T_3 = irq_prio_r_77 & _irq_prio_lvl_204_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_204_T_6 = irq_enab_r[77] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_204 = _irq_prio_lvl_204_T_3 & _irq_prio_lvl_204_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_101 = irq_prio_lvl_203 < irq_prio_lvl_204; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_101 = irq_prio_lvl_lt_101 ? irq_prio_lvl_204 : irq_prio_lvl_203; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_205_T_2 = irq_pend_r[78] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_205_T_3 = irq_prio_r_78 & _irq_prio_lvl_205_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_205_T_6 = irq_enab_r[78] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_205 = _irq_prio_lvl_205_T_3 & _irq_prio_lvl_205_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_206_T_2 = irq_pend_r[79] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_206_T_3 = irq_prio_r_79 & _irq_prio_lvl_206_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_206_T_6 = irq_enab_r[79] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_206 = _irq_prio_lvl_206_T_3 & _irq_prio_lvl_206_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_102 = irq_prio_lvl_205 < irq_prio_lvl_206; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_102 = irq_prio_lvl_lt_102 ? irq_prio_lvl_206 : irq_prio_lvl_205; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_50 = irq_prio_lvl_101 < irq_prio_lvl_102; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_50 = irq_prio_lvl_lt_50 ? irq_prio_lvl_102 : irq_prio_lvl_101; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_24 = irq_prio_lvl_49 < irq_prio_lvl_50; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_24 = irq_prio_lvl_lt_24 ? irq_prio_lvl_50 : irq_prio_lvl_49; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_11 = irq_prio_lvl_23 < irq_prio_lvl_24; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_11 = irq_prio_lvl_lt_11 ? irq_prio_lvl_24 : irq_prio_lvl_23; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_207_T_2 = irq_pend_r[80] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_207_T_3 = irq_prio_r_80 & _irq_prio_lvl_207_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_207_T_6 = irq_enab_r[80] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_207 = _irq_prio_lvl_207_T_3 & _irq_prio_lvl_207_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_208_T_2 = irq_pend_r[81] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_208_T_3 = irq_prio_r_81 & _irq_prio_lvl_208_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_208_T_6 = irq_enab_r[81] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_208 = _irq_prio_lvl_208_T_3 & _irq_prio_lvl_208_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_103 = irq_prio_lvl_207 < irq_prio_lvl_208; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_103 = irq_prio_lvl_lt_103 ? irq_prio_lvl_208 : irq_prio_lvl_207; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_209_T_2 = irq_pend_r[82] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_209_T_3 = irq_prio_r_82 & _irq_prio_lvl_209_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_209_T_6 = irq_enab_r[82] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_209 = _irq_prio_lvl_209_T_3 & _irq_prio_lvl_209_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_210_T_2 = irq_pend_r[83] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_210_T_3 = irq_prio_r_83 & _irq_prio_lvl_210_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_210_T_6 = irq_enab_r[83] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_210 = _irq_prio_lvl_210_T_3 & _irq_prio_lvl_210_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_104 = irq_prio_lvl_209 < irq_prio_lvl_210; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_104 = irq_prio_lvl_lt_104 ? irq_prio_lvl_210 : irq_prio_lvl_209; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_51 = irq_prio_lvl_103 < irq_prio_lvl_104; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_51 = irq_prio_lvl_lt_51 ? irq_prio_lvl_104 : irq_prio_lvl_103; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_211_T_2 = irq_pend_r[84] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_211_T_3 = irq_prio_r_84 & _irq_prio_lvl_211_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_211_T_6 = irq_enab_r[84] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_211 = _irq_prio_lvl_211_T_3 & _irq_prio_lvl_211_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_212_T_2 = irq_pend_r[85] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_212_T_3 = irq_prio_r_85 & _irq_prio_lvl_212_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_212_T_6 = irq_enab_r[85] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_212 = _irq_prio_lvl_212_T_3 & _irq_prio_lvl_212_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_105 = irq_prio_lvl_211 < irq_prio_lvl_212; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_105 = irq_prio_lvl_lt_105 ? irq_prio_lvl_212 : irq_prio_lvl_211; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_213_T_2 = irq_pend_r[86] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_213_T_3 = irq_prio_r_86 & _irq_prio_lvl_213_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_213_T_6 = irq_enab_r[86] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_213 = _irq_prio_lvl_213_T_3 & _irq_prio_lvl_213_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_214_T_2 = irq_pend_r[87] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_214_T_3 = irq_prio_r_87 & _irq_prio_lvl_214_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_214_T_6 = irq_enab_r[87] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_214 = _irq_prio_lvl_214_T_3 & _irq_prio_lvl_214_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_106 = irq_prio_lvl_213 < irq_prio_lvl_214; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_106 = irq_prio_lvl_lt_106 ? irq_prio_lvl_214 : irq_prio_lvl_213; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_52 = irq_prio_lvl_105 < irq_prio_lvl_106; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_52 = irq_prio_lvl_lt_52 ? irq_prio_lvl_106 : irq_prio_lvl_105; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_25 = irq_prio_lvl_51 < irq_prio_lvl_52; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_25 = irq_prio_lvl_lt_25 ? irq_prio_lvl_52 : irq_prio_lvl_51; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_215_T_2 = irq_pend_r[88] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_215_T_3 = irq_prio_r_88 & _irq_prio_lvl_215_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_215_T_6 = irq_enab_r[88] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_215 = _irq_prio_lvl_215_T_3 & _irq_prio_lvl_215_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_216_T_2 = irq_pend_r[89] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_216_T_3 = irq_prio_r_89 & _irq_prio_lvl_216_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_216_T_6 = irq_enab_r[89] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_216 = _irq_prio_lvl_216_T_3 & _irq_prio_lvl_216_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_107 = irq_prio_lvl_215 < irq_prio_lvl_216; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_107 = irq_prio_lvl_lt_107 ? irq_prio_lvl_216 : irq_prio_lvl_215; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_217_T_2 = irq_pend_r[90] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_217_T_3 = irq_prio_r_90 & _irq_prio_lvl_217_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_217_T_6 = irq_enab_r[90] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_217 = _irq_prio_lvl_217_T_3 & _irq_prio_lvl_217_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_218_T_2 = irq_pend_r[91] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_218_T_3 = irq_prio_r_91 & _irq_prio_lvl_218_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_218_T_6 = irq_enab_r[91] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_218 = _irq_prio_lvl_218_T_3 & _irq_prio_lvl_218_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_108 = irq_prio_lvl_217 < irq_prio_lvl_218; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_108 = irq_prio_lvl_lt_108 ? irq_prio_lvl_218 : irq_prio_lvl_217; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_53 = irq_prio_lvl_107 < irq_prio_lvl_108; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_53 = irq_prio_lvl_lt_53 ? irq_prio_lvl_108 : irq_prio_lvl_107; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_219_T_2 = irq_pend_r[92] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_219_T_3 = irq_prio_r_92 & _irq_prio_lvl_219_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_219_T_6 = irq_enab_r[92] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_219 = _irq_prio_lvl_219_T_3 & _irq_prio_lvl_219_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_220_T_2 = irq_pend_r[93] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_220_T_3 = irq_prio_r_93 & _irq_prio_lvl_220_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_220_T_6 = irq_enab_r[93] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_220 = _irq_prio_lvl_220_T_3 & _irq_prio_lvl_220_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_109 = irq_prio_lvl_219 < irq_prio_lvl_220; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_109 = irq_prio_lvl_lt_109 ? irq_prio_lvl_220 : irq_prio_lvl_219; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_221_T_2 = irq_pend_r[94] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_221_T_3 = irq_prio_r_94 & _irq_prio_lvl_221_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_221_T_6 = irq_enab_r[94] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_221 = _irq_prio_lvl_221_T_3 & _irq_prio_lvl_221_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_222_T_2 = irq_pend_r[95] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_222_T_3 = irq_prio_r_95 & _irq_prio_lvl_222_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_222_T_6 = irq_enab_r[95] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_222 = _irq_prio_lvl_222_T_3 & _irq_prio_lvl_222_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_110 = irq_prio_lvl_221 < irq_prio_lvl_222; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_110 = irq_prio_lvl_lt_110 ? irq_prio_lvl_222 : irq_prio_lvl_221; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_54 = irq_prio_lvl_109 < irq_prio_lvl_110; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_54 = irq_prio_lvl_lt_54 ? irq_prio_lvl_110 : irq_prio_lvl_109; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_26 = irq_prio_lvl_53 < irq_prio_lvl_54; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_26 = irq_prio_lvl_lt_26 ? irq_prio_lvl_54 : irq_prio_lvl_53; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_12 = irq_prio_lvl_25 < irq_prio_lvl_26; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_12 = irq_prio_lvl_lt_12 ? irq_prio_lvl_26 : irq_prio_lvl_25; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_5 = irq_prio_lvl_11 < irq_prio_lvl_12; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_5 = irq_prio_lvl_lt_5 ? irq_prio_lvl_12 : irq_prio_lvl_11; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_223_T_2 = irq_pend_r[96] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_223_T_3 = irq_prio_r_96 & _irq_prio_lvl_223_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_223_T_6 = irq_enab_r[96] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_223 = _irq_prio_lvl_223_T_3 & _irq_prio_lvl_223_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_224_T_2 = irq_pend_r[97] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_224_T_3 = irq_prio_r_97 & _irq_prio_lvl_224_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_224_T_6 = irq_enab_r[97] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_224 = _irq_prio_lvl_224_T_3 & _irq_prio_lvl_224_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_111 = irq_prio_lvl_223 < irq_prio_lvl_224; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_111 = irq_prio_lvl_lt_111 ? irq_prio_lvl_224 : irq_prio_lvl_223; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_225_T_2 = irq_pend_r[98] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_225_T_3 = irq_prio_r_98 & _irq_prio_lvl_225_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_225_T_6 = irq_enab_r[98] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_225 = _irq_prio_lvl_225_T_3 & _irq_prio_lvl_225_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_226_T_2 = irq_pend_r[99] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_226_T_3 = irq_prio_r_99 & _irq_prio_lvl_226_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_226_T_6 = irq_enab_r[99] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_226 = _irq_prio_lvl_226_T_3 & _irq_prio_lvl_226_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_112 = irq_prio_lvl_225 < irq_prio_lvl_226; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_112 = irq_prio_lvl_lt_112 ? irq_prio_lvl_226 : irq_prio_lvl_225; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_55 = irq_prio_lvl_111 < irq_prio_lvl_112; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_55 = irq_prio_lvl_lt_55 ? irq_prio_lvl_112 : irq_prio_lvl_111; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_227_T_2 = irq_pend_r[100] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_227_T_3 = irq_prio_r_100 & _irq_prio_lvl_227_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_227_T_6 = irq_enab_r[100] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_227 = _irq_prio_lvl_227_T_3 & _irq_prio_lvl_227_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_228_T_2 = irq_pend_r[101] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_228_T_3 = irq_prio_r_101 & _irq_prio_lvl_228_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_228_T_6 = irq_enab_r[101] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_228 = _irq_prio_lvl_228_T_3 & _irq_prio_lvl_228_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_113 = irq_prio_lvl_227 < irq_prio_lvl_228; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_113 = irq_prio_lvl_lt_113 ? irq_prio_lvl_228 : irq_prio_lvl_227; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_229_T_2 = irq_pend_r[102] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_229_T_3 = irq_prio_r_102 & _irq_prio_lvl_229_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_229_T_6 = irq_enab_r[102] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_229 = _irq_prio_lvl_229_T_3 & _irq_prio_lvl_229_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_230_T_2 = irq_pend_r[103] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_230_T_3 = irq_prio_r_103 & _irq_prio_lvl_230_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_230_T_6 = irq_enab_r[103] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_230 = _irq_prio_lvl_230_T_3 & _irq_prio_lvl_230_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_114 = irq_prio_lvl_229 < irq_prio_lvl_230; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_114 = irq_prio_lvl_lt_114 ? irq_prio_lvl_230 : irq_prio_lvl_229; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_56 = irq_prio_lvl_113 < irq_prio_lvl_114; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_56 = irq_prio_lvl_lt_56 ? irq_prio_lvl_114 : irq_prio_lvl_113; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_27 = irq_prio_lvl_55 < irq_prio_lvl_56; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_27 = irq_prio_lvl_lt_27 ? irq_prio_lvl_56 : irq_prio_lvl_55; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_231_T_2 = irq_pend_r[104] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_231_T_3 = irq_prio_r_104 & _irq_prio_lvl_231_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_231_T_6 = irq_enab_r[104] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_231 = _irq_prio_lvl_231_T_3 & _irq_prio_lvl_231_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_232_T_2 = irq_pend_r[105] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_232_T_3 = irq_prio_r_105 & _irq_prio_lvl_232_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_232_T_6 = irq_enab_r[105] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_232 = _irq_prio_lvl_232_T_3 & _irq_prio_lvl_232_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_115 = irq_prio_lvl_231 < irq_prio_lvl_232; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_115 = irq_prio_lvl_lt_115 ? irq_prio_lvl_232 : irq_prio_lvl_231; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_233_T_2 = irq_pend_r[106] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_233_T_3 = irq_prio_r_106 & _irq_prio_lvl_233_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_233_T_6 = irq_enab_r[106] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_233 = _irq_prio_lvl_233_T_3 & _irq_prio_lvl_233_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_234_T_2 = irq_pend_r[107] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_234_T_3 = irq_prio_r_107 & _irq_prio_lvl_234_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_234_T_6 = irq_enab_r[107] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_234 = _irq_prio_lvl_234_T_3 & _irq_prio_lvl_234_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_116 = irq_prio_lvl_233 < irq_prio_lvl_234; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_116 = irq_prio_lvl_lt_116 ? irq_prio_lvl_234 : irq_prio_lvl_233; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_57 = irq_prio_lvl_115 < irq_prio_lvl_116; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_57 = irq_prio_lvl_lt_57 ? irq_prio_lvl_116 : irq_prio_lvl_115; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_235_T_2 = irq_pend_r[108] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_235_T_3 = irq_prio_r_108 & _irq_prio_lvl_235_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_235_T_6 = irq_enab_r[108] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_235 = _irq_prio_lvl_235_T_3 & _irq_prio_lvl_235_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_236_T_2 = irq_pend_r[109] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_236_T_3 = irq_prio_r_109 & _irq_prio_lvl_236_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_236_T_6 = irq_enab_r[109] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_236 = _irq_prio_lvl_236_T_3 & _irq_prio_lvl_236_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_117 = irq_prio_lvl_235 < irq_prio_lvl_236; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_117 = irq_prio_lvl_lt_117 ? irq_prio_lvl_236 : irq_prio_lvl_235; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_237_T_2 = irq_pend_r[110] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_237_T_3 = irq_prio_r_110 & _irq_prio_lvl_237_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_237_T_6 = irq_enab_r[110] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_237 = _irq_prio_lvl_237_T_3 & _irq_prio_lvl_237_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_238_T_2 = irq_pend_r[111] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_238_T_3 = irq_prio_r_111 & _irq_prio_lvl_238_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_238_T_6 = irq_enab_r[111] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_238 = _irq_prio_lvl_238_T_3 & _irq_prio_lvl_238_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_118 = irq_prio_lvl_237 < irq_prio_lvl_238; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_118 = irq_prio_lvl_lt_118 ? irq_prio_lvl_238 : irq_prio_lvl_237; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_58 = irq_prio_lvl_117 < irq_prio_lvl_118; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_58 = irq_prio_lvl_lt_58 ? irq_prio_lvl_118 : irq_prio_lvl_117; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_28 = irq_prio_lvl_57 < irq_prio_lvl_58; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_28 = irq_prio_lvl_lt_28 ? irq_prio_lvl_58 : irq_prio_lvl_57; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_13 = irq_prio_lvl_27 < irq_prio_lvl_28; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_13 = irq_prio_lvl_lt_13 ? irq_prio_lvl_28 : irq_prio_lvl_27; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_239_T_2 = irq_pend_r[112] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_239_T_3 = irq_prio_r_112 & _irq_prio_lvl_239_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_239_T_6 = irq_enab_r[112] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_239 = _irq_prio_lvl_239_T_3 & _irq_prio_lvl_239_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_240_T_2 = irq_pend_r[113] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_240_T_3 = irq_prio_r_113 & _irq_prio_lvl_240_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_240_T_6 = irq_enab_r[113] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_240 = _irq_prio_lvl_240_T_3 & _irq_prio_lvl_240_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_119 = irq_prio_lvl_239 < irq_prio_lvl_240; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_119 = irq_prio_lvl_lt_119 ? irq_prio_lvl_240 : irq_prio_lvl_239; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_241_T_2 = irq_pend_r[114] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_241_T_3 = irq_prio_r_114 & _irq_prio_lvl_241_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_241_T_6 = irq_enab_r[114] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_241 = _irq_prio_lvl_241_T_3 & _irq_prio_lvl_241_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_242_T_2 = irq_pend_r[115] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_242_T_3 = irq_prio_r_115 & _irq_prio_lvl_242_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_242_T_6 = irq_enab_r[115] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_242 = _irq_prio_lvl_242_T_3 & _irq_prio_lvl_242_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_120 = irq_prio_lvl_241 < irq_prio_lvl_242; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_120 = irq_prio_lvl_lt_120 ? irq_prio_lvl_242 : irq_prio_lvl_241; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_59 = irq_prio_lvl_119 < irq_prio_lvl_120; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_59 = irq_prio_lvl_lt_59 ? irq_prio_lvl_120 : irq_prio_lvl_119; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_243_T_2 = irq_pend_r[116] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_243_T_3 = irq_prio_r_116 & _irq_prio_lvl_243_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_243_T_6 = irq_enab_r[116] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_243 = _irq_prio_lvl_243_T_3 & _irq_prio_lvl_243_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_244_T_2 = irq_pend_r[117] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_244_T_3 = irq_prio_r_117 & _irq_prio_lvl_244_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_244_T_6 = irq_enab_r[117] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_244 = _irq_prio_lvl_244_T_3 & _irq_prio_lvl_244_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_121 = irq_prio_lvl_243 < irq_prio_lvl_244; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_121 = irq_prio_lvl_lt_121 ? irq_prio_lvl_244 : irq_prio_lvl_243; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_245_T_2 = irq_pend_r[118] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_245_T_3 = irq_prio_r_118 & _irq_prio_lvl_245_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_245_T_6 = irq_enab_r[118] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_245 = _irq_prio_lvl_245_T_3 & _irq_prio_lvl_245_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_246_T_2 = irq_pend_r[119] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_246_T_3 = irq_prio_r_119 & _irq_prio_lvl_246_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_246_T_6 = irq_enab_r[119] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_246 = _irq_prio_lvl_246_T_3 & _irq_prio_lvl_246_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_122 = irq_prio_lvl_245 < irq_prio_lvl_246; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_122 = irq_prio_lvl_lt_122 ? irq_prio_lvl_246 : irq_prio_lvl_245; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_60 = irq_prio_lvl_121 < irq_prio_lvl_122; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_60 = irq_prio_lvl_lt_60 ? irq_prio_lvl_122 : irq_prio_lvl_121; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_29 = irq_prio_lvl_59 < irq_prio_lvl_60; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_29 = irq_prio_lvl_lt_29 ? irq_prio_lvl_60 : irq_prio_lvl_59; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_247_T_2 = irq_pend_r[120] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_247_T_3 = irq_prio_r_120 & _irq_prio_lvl_247_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_247_T_6 = irq_enab_r[120] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_247 = _irq_prio_lvl_247_T_3 & _irq_prio_lvl_247_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_248_T_2 = irq_pend_r[121] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_248_T_3 = irq_prio_r_121 & _irq_prio_lvl_248_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_248_T_6 = irq_enab_r[121] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_248 = _irq_prio_lvl_248_T_3 & _irq_prio_lvl_248_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_123 = irq_prio_lvl_247 < irq_prio_lvl_248; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_123 = irq_prio_lvl_lt_123 ? irq_prio_lvl_248 : irq_prio_lvl_247; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_249_T_2 = irq_pend_r[122] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_249_T_3 = irq_prio_r_122 & _irq_prio_lvl_249_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_249_T_6 = irq_enab_r[122] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_249 = _irq_prio_lvl_249_T_3 & _irq_prio_lvl_249_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_250_T_2 = irq_pend_r[123] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_250_T_3 = irq_prio_r_123 & _irq_prio_lvl_250_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_250_T_6 = irq_enab_r[123] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_250 = _irq_prio_lvl_250_T_3 & _irq_prio_lvl_250_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_124 = irq_prio_lvl_249 < irq_prio_lvl_250; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_124 = irq_prio_lvl_lt_124 ? irq_prio_lvl_250 : irq_prio_lvl_249; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_61 = irq_prio_lvl_123 < irq_prio_lvl_124; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_61 = irq_prio_lvl_lt_61 ? irq_prio_lvl_124 : irq_prio_lvl_123; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_251_T_2 = irq_pend_r[124] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_251_T_3 = irq_prio_r_124 & _irq_prio_lvl_251_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_251_T_6 = irq_enab_r[124] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_251 = _irq_prio_lvl_251_T_3 & _irq_prio_lvl_251_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_252_T_2 = irq_pend_r[125] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_252_T_3 = irq_prio_r_125 & _irq_prio_lvl_252_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_252_T_6 = irq_enab_r[125] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_252 = _irq_prio_lvl_252_T_3 & _irq_prio_lvl_252_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_125 = irq_prio_lvl_251 < irq_prio_lvl_252; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_125 = irq_prio_lvl_lt_125 ? irq_prio_lvl_252 : irq_prio_lvl_251; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [2:0] _irq_prio_lvl_253_T_2 = irq_pend_r[126] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_253_T_3 = irq_prio_r_126 & _irq_prio_lvl_253_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_253_T_6 = irq_enab_r[126] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_253 = _irq_prio_lvl_253_T_3 & _irq_prio_lvl_253_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire [2:0] _irq_prio_lvl_254_T_2 = irq_pend_r[127] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:51]
  wire [2:0] _irq_prio_lvl_254_T_3 = irq_prio_r_127 & _irq_prio_lvl_254_T_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:45]
  wire [2:0] _irq_prio_lvl_254_T_6 = irq_enab_r[127] ? 3'h7 : 3'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:90]
  wire [2:0] irq_prio_lvl_254 = _irq_prio_lvl_254_T_3 & _irq_prio_lvl_254_T_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 40:84]
  wire  irq_prio_lvl_lt_126 = irq_prio_lvl_253 < irq_prio_lvl_254; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_126 = irq_prio_lvl_lt_126 ? irq_prio_lvl_254 : irq_prio_lvl_253; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_62 = irq_prio_lvl_125 < irq_prio_lvl_126; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_62 = irq_prio_lvl_lt_62 ? irq_prio_lvl_126 : irq_prio_lvl_125; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_30 = irq_prio_lvl_61 < irq_prio_lvl_62; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_30 = irq_prio_lvl_lt_30 ? irq_prio_lvl_62 : irq_prio_lvl_61; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_14 = irq_prio_lvl_29 < irq_prio_lvl_30; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_14 = irq_prio_lvl_lt_14 ? irq_prio_lvl_30 : irq_prio_lvl_29; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_6 = irq_prio_lvl_13 < irq_prio_lvl_14; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_6 = irq_prio_lvl_lt_6 ? irq_prio_lvl_14 : irq_prio_lvl_13; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_2 = irq_prio_lvl_5 < irq_prio_lvl_6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_2 = irq_prio_lvl_lt_2 ? irq_prio_lvl_6 : irq_prio_lvl_5; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire  irq_prio_lvl_lt_0 = irq_prio_lvl_1 < irq_prio_lvl_2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 49:49]
  wire [2:0] irq_prio_lvl_0 = irq_prio_lvl_lt_0 ? irq_prio_lvl_2 : irq_prio_lvl_1; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 50:35]
  wire [6:0] irq_id_lvl_126 = irq_prio_lvl_lt_126 ? 7'h7f : 7'h7e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_125 = irq_prio_lvl_lt_125 ? 7'h7d : 7'h7c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_62 = irq_prio_lvl_lt_62 ? irq_id_lvl_126 : irq_id_lvl_125; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_124 = irq_prio_lvl_lt_124 ? 7'h7b : 7'h7a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_123 = irq_prio_lvl_lt_123 ? 7'h79 : 7'h78; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_61 = irq_prio_lvl_lt_61 ? irq_id_lvl_124 : irq_id_lvl_123; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_30 = irq_prio_lvl_lt_30 ? irq_id_lvl_62 : irq_id_lvl_61; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_122 = irq_prio_lvl_lt_122 ? 7'h77 : 7'h76; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_121 = irq_prio_lvl_lt_121 ? 7'h75 : 7'h74; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_60 = irq_prio_lvl_lt_60 ? irq_id_lvl_122 : irq_id_lvl_121; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_120 = irq_prio_lvl_lt_120 ? 7'h73 : 7'h72; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_119 = irq_prio_lvl_lt_119 ? 7'h71 : 7'h70; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_59 = irq_prio_lvl_lt_59 ? irq_id_lvl_120 : irq_id_lvl_119; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_29 = irq_prio_lvl_lt_29 ? irq_id_lvl_60 : irq_id_lvl_59; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_14 = irq_prio_lvl_lt_14 ? irq_id_lvl_30 : irq_id_lvl_29; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_118 = irq_prio_lvl_lt_118 ? 7'h6f : 7'h6e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_117 = irq_prio_lvl_lt_117 ? 7'h6d : 7'h6c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_58 = irq_prio_lvl_lt_58 ? irq_id_lvl_118 : irq_id_lvl_117; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_116 = irq_prio_lvl_lt_116 ? 7'h6b : 7'h6a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_115 = irq_prio_lvl_lt_115 ? 7'h69 : 7'h68; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_57 = irq_prio_lvl_lt_57 ? irq_id_lvl_116 : irq_id_lvl_115; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_28 = irq_prio_lvl_lt_28 ? irq_id_lvl_58 : irq_id_lvl_57; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_114 = irq_prio_lvl_lt_114 ? 7'h67 : 7'h66; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_113 = irq_prio_lvl_lt_113 ? 7'h65 : 7'h64; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_56 = irq_prio_lvl_lt_56 ? irq_id_lvl_114 : irq_id_lvl_113; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_112 = irq_prio_lvl_lt_112 ? 7'h63 : 7'h62; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_111 = irq_prio_lvl_lt_111 ? 7'h61 : 7'h60; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_55 = irq_prio_lvl_lt_55 ? irq_id_lvl_112 : irq_id_lvl_111; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_27 = irq_prio_lvl_lt_27 ? irq_id_lvl_56 : irq_id_lvl_55; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_13 = irq_prio_lvl_lt_13 ? irq_id_lvl_28 : irq_id_lvl_27; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_6 = irq_prio_lvl_lt_6 ? irq_id_lvl_14 : irq_id_lvl_13; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_110 = irq_prio_lvl_lt_110 ? 7'h5f : 7'h5e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_109 = irq_prio_lvl_lt_109 ? 7'h5d : 7'h5c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_54 = irq_prio_lvl_lt_54 ? irq_id_lvl_110 : irq_id_lvl_109; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_108 = irq_prio_lvl_lt_108 ? 7'h5b : 7'h5a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_107 = irq_prio_lvl_lt_107 ? 7'h59 : 7'h58; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_53 = irq_prio_lvl_lt_53 ? irq_id_lvl_108 : irq_id_lvl_107; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_26 = irq_prio_lvl_lt_26 ? irq_id_lvl_54 : irq_id_lvl_53; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_106 = irq_prio_lvl_lt_106 ? 7'h57 : 7'h56; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_105 = irq_prio_lvl_lt_105 ? 7'h55 : 7'h54; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_52 = irq_prio_lvl_lt_52 ? irq_id_lvl_106 : irq_id_lvl_105; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_104 = irq_prio_lvl_lt_104 ? 7'h53 : 7'h52; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_103 = irq_prio_lvl_lt_103 ? 7'h51 : 7'h50; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_51 = irq_prio_lvl_lt_51 ? irq_id_lvl_104 : irq_id_lvl_103; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_25 = irq_prio_lvl_lt_25 ? irq_id_lvl_52 : irq_id_lvl_51; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_12 = irq_prio_lvl_lt_12 ? irq_id_lvl_26 : irq_id_lvl_25; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_102 = irq_prio_lvl_lt_102 ? 7'h4f : 7'h4e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_101 = irq_prio_lvl_lt_101 ? 7'h4d : 7'h4c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_50 = irq_prio_lvl_lt_50 ? irq_id_lvl_102 : irq_id_lvl_101; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_100 = irq_prio_lvl_lt_100 ? 7'h4b : 7'h4a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_99 = irq_prio_lvl_lt_99 ? 7'h49 : 7'h48; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_49 = irq_prio_lvl_lt_49 ? irq_id_lvl_100 : irq_id_lvl_99; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_24 = irq_prio_lvl_lt_24 ? irq_id_lvl_50 : irq_id_lvl_49; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_98 = irq_prio_lvl_lt_98 ? 7'h47 : 7'h46; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_97 = irq_prio_lvl_lt_97 ? 7'h45 : 7'h44; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_48 = irq_prio_lvl_lt_48 ? irq_id_lvl_98 : irq_id_lvl_97; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_96 = irq_prio_lvl_lt_96 ? 7'h43 : 7'h42; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_95 = irq_prio_lvl_lt_95 ? 7'h41 : 7'h40; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_47 = irq_prio_lvl_lt_47 ? irq_id_lvl_96 : irq_id_lvl_95; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_23 = irq_prio_lvl_lt_23 ? irq_id_lvl_48 : irq_id_lvl_47; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_11 = irq_prio_lvl_lt_11 ? irq_id_lvl_24 : irq_id_lvl_23; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_5 = irq_prio_lvl_lt_5 ? irq_id_lvl_12 : irq_id_lvl_11; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_2 = irq_prio_lvl_lt_2 ? irq_id_lvl_6 : irq_id_lvl_5; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_94 = irq_prio_lvl_lt_94 ? 7'h3f : 7'h3e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_93 = irq_prio_lvl_lt_93 ? 7'h3d : 7'h3c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_46 = irq_prio_lvl_lt_46 ? irq_id_lvl_94 : irq_id_lvl_93; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_92 = irq_prio_lvl_lt_92 ? 7'h3b : 7'h3a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_91 = irq_prio_lvl_lt_91 ? 7'h39 : 7'h38; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_45 = irq_prio_lvl_lt_45 ? irq_id_lvl_92 : irq_id_lvl_91; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_22 = irq_prio_lvl_lt_22 ? irq_id_lvl_46 : irq_id_lvl_45; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_90 = irq_prio_lvl_lt_90 ? 7'h37 : 7'h36; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_89 = irq_prio_lvl_lt_89 ? 7'h35 : 7'h34; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_44 = irq_prio_lvl_lt_44 ? irq_id_lvl_90 : irq_id_lvl_89; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_88 = irq_prio_lvl_lt_88 ? 7'h33 : 7'h32; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_87 = irq_prio_lvl_lt_87 ? 7'h31 : 7'h30; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_43 = irq_prio_lvl_lt_43 ? irq_id_lvl_88 : irq_id_lvl_87; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_21 = irq_prio_lvl_lt_21 ? irq_id_lvl_44 : irq_id_lvl_43; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_10 = irq_prio_lvl_lt_10 ? irq_id_lvl_22 : irq_id_lvl_21; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_86 = irq_prio_lvl_lt_86 ? 7'h2f : 7'h2e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_85 = irq_prio_lvl_lt_85 ? 7'h2d : 7'h2c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_42 = irq_prio_lvl_lt_42 ? irq_id_lvl_86 : irq_id_lvl_85; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_84 = irq_prio_lvl_lt_84 ? 7'h2b : 7'h2a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_83 = irq_prio_lvl_lt_83 ? 7'h29 : 7'h28; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_41 = irq_prio_lvl_lt_41 ? irq_id_lvl_84 : irq_id_lvl_83; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_20 = irq_prio_lvl_lt_20 ? irq_id_lvl_42 : irq_id_lvl_41; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_82 = irq_prio_lvl_lt_82 ? 7'h27 : 7'h26; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_81 = irq_prio_lvl_lt_81 ? 7'h25 : 7'h24; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_40 = irq_prio_lvl_lt_40 ? irq_id_lvl_82 : irq_id_lvl_81; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_80 = irq_prio_lvl_lt_80 ? 7'h23 : 7'h22; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_79 = irq_prio_lvl_lt_79 ? 7'h21 : 7'h20; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_39 = irq_prio_lvl_lt_39 ? irq_id_lvl_80 : irq_id_lvl_79; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_19 = irq_prio_lvl_lt_19 ? irq_id_lvl_40 : irq_id_lvl_39; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_9 = irq_prio_lvl_lt_9 ? irq_id_lvl_20 : irq_id_lvl_19; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_4 = irq_prio_lvl_lt_4 ? irq_id_lvl_10 : irq_id_lvl_9; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_78 = irq_prio_lvl_lt_78 ? 7'h1f : 7'h1e; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_77 = irq_prio_lvl_lt_77 ? 7'h1d : 7'h1c; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_38 = irq_prio_lvl_lt_38 ? irq_id_lvl_78 : irq_id_lvl_77; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_76 = irq_prio_lvl_lt_76 ? 7'h1b : 7'h1a; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_75 = irq_prio_lvl_lt_75 ? 7'h19 : 7'h18; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_37 = irq_prio_lvl_lt_37 ? irq_id_lvl_76 : irq_id_lvl_75; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_18 = irq_prio_lvl_lt_18 ? irq_id_lvl_38 : irq_id_lvl_37; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_74 = irq_prio_lvl_lt_74 ? 7'h17 : 7'h16; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_73 = irq_prio_lvl_lt_73 ? 7'h15 : 7'h14; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_36 = irq_prio_lvl_lt_36 ? irq_id_lvl_74 : irq_id_lvl_73; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_72 = irq_prio_lvl_lt_72 ? 7'h13 : 7'h12; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_71 = irq_prio_lvl_lt_71 ? 7'h11 : 7'h10; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_35 = irq_prio_lvl_lt_35 ? irq_id_lvl_72 : irq_id_lvl_71; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_17 = irq_prio_lvl_lt_17 ? irq_id_lvl_36 : irq_id_lvl_35; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_8 = irq_prio_lvl_lt_8 ? irq_id_lvl_18 : irq_id_lvl_17; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_70 = irq_prio_lvl_lt_70 ? 7'hf : 7'he; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_69 = irq_prio_lvl_lt_69 ? 7'hd : 7'hc; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_34 = irq_prio_lvl_lt_34 ? irq_id_lvl_70 : irq_id_lvl_69; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_68 = irq_prio_lvl_lt_68 ? 7'hb : 7'ha; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_67 = irq_prio_lvl_lt_67 ? 7'h9 : 7'h8; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_33 = irq_prio_lvl_lt_33 ? irq_id_lvl_68 : irq_id_lvl_67; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_16 = irq_prio_lvl_lt_16 ? irq_id_lvl_34 : irq_id_lvl_33; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_66 = irq_prio_lvl_lt_66 ? 7'h7 : 7'h6; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_65 = irq_prio_lvl_lt_65 ? 7'h5 : 7'h4; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_32 = irq_prio_lvl_lt_32 ? irq_id_lvl_66 : irq_id_lvl_65; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_64 = irq_prio_lvl_lt_64 ? 7'h3 : 7'h2; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_63 = irq_prio_lvl_lt_63 ? 7'h1 : 7'h0; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_31 = irq_prio_lvl_lt_31 ? irq_id_lvl_64 : irq_id_lvl_63; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_15 = irq_prio_lvl_lt_15 ? irq_id_lvl_32 : irq_id_lvl_31; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_7 = irq_prio_lvl_lt_7 ? irq_id_lvl_16 : irq_id_lvl_15; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_3 = irq_prio_lvl_lt_3 ? irq_id_lvl_8 : irq_id_lvl_7; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire [6:0] irq_id_lvl_1 = irq_prio_lvl_lt_1 ? irq_id_lvl_4 : irq_id_lvl_3; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
  wire  irq_ip_lvl_254 = irq_pend_r[127] & irq_enab_r[127]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_253 = irq_pend_r[126] & irq_enab_r[126]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_126 = irq_prio_lvl_lt_126 ? irq_ip_lvl_254 : irq_ip_lvl_253; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_252 = irq_pend_r[125] & irq_enab_r[125]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_251 = irq_pend_r[124] & irq_enab_r[124]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_125 = irq_prio_lvl_lt_125 ? irq_ip_lvl_252 : irq_ip_lvl_251; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_62 = irq_prio_lvl_lt_62 ? irq_ip_lvl_126 : irq_ip_lvl_125; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_250 = irq_pend_r[123] & irq_enab_r[123]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_249 = irq_pend_r[122] & irq_enab_r[122]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_124 = irq_prio_lvl_lt_124 ? irq_ip_lvl_250 : irq_ip_lvl_249; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_248 = irq_pend_r[121] & irq_enab_r[121]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_247 = irq_pend_r[120] & irq_enab_r[120]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_123 = irq_prio_lvl_lt_123 ? irq_ip_lvl_248 : irq_ip_lvl_247; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_61 = irq_prio_lvl_lt_61 ? irq_ip_lvl_124 : irq_ip_lvl_123; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_30 = irq_prio_lvl_lt_30 ? irq_ip_lvl_62 : irq_ip_lvl_61; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_246 = irq_pend_r[119] & irq_enab_r[119]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_245 = irq_pend_r[118] & irq_enab_r[118]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_122 = irq_prio_lvl_lt_122 ? irq_ip_lvl_246 : irq_ip_lvl_245; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_244 = irq_pend_r[117] & irq_enab_r[117]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_243 = irq_pend_r[116] & irq_enab_r[116]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_121 = irq_prio_lvl_lt_121 ? irq_ip_lvl_244 : irq_ip_lvl_243; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_60 = irq_prio_lvl_lt_60 ? irq_ip_lvl_122 : irq_ip_lvl_121; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_242 = irq_pend_r[115] & irq_enab_r[115]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_241 = irq_pend_r[114] & irq_enab_r[114]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_120 = irq_prio_lvl_lt_120 ? irq_ip_lvl_242 : irq_ip_lvl_241; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_240 = irq_pend_r[113] & irq_enab_r[113]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_239 = irq_pend_r[112] & irq_enab_r[112]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_119 = irq_prio_lvl_lt_119 ? irq_ip_lvl_240 : irq_ip_lvl_239; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_59 = irq_prio_lvl_lt_59 ? irq_ip_lvl_120 : irq_ip_lvl_119; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_29 = irq_prio_lvl_lt_29 ? irq_ip_lvl_60 : irq_ip_lvl_59; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_14 = irq_prio_lvl_lt_14 ? irq_ip_lvl_30 : irq_ip_lvl_29; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_238 = irq_pend_r[111] & irq_enab_r[111]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_237 = irq_pend_r[110] & irq_enab_r[110]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_118 = irq_prio_lvl_lt_118 ? irq_ip_lvl_238 : irq_ip_lvl_237; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_236 = irq_pend_r[109] & irq_enab_r[109]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_235 = irq_pend_r[108] & irq_enab_r[108]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_117 = irq_prio_lvl_lt_117 ? irq_ip_lvl_236 : irq_ip_lvl_235; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_58 = irq_prio_lvl_lt_58 ? irq_ip_lvl_118 : irq_ip_lvl_117; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_234 = irq_pend_r[107] & irq_enab_r[107]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_233 = irq_pend_r[106] & irq_enab_r[106]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_116 = irq_prio_lvl_lt_116 ? irq_ip_lvl_234 : irq_ip_lvl_233; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_232 = irq_pend_r[105] & irq_enab_r[105]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_231 = irq_pend_r[104] & irq_enab_r[104]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_115 = irq_prio_lvl_lt_115 ? irq_ip_lvl_232 : irq_ip_lvl_231; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_57 = irq_prio_lvl_lt_57 ? irq_ip_lvl_116 : irq_ip_lvl_115; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_28 = irq_prio_lvl_lt_28 ? irq_ip_lvl_58 : irq_ip_lvl_57; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_230 = irq_pend_r[103] & irq_enab_r[103]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_229 = irq_pend_r[102] & irq_enab_r[102]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_114 = irq_prio_lvl_lt_114 ? irq_ip_lvl_230 : irq_ip_lvl_229; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_228 = irq_pend_r[101] & irq_enab_r[101]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_227 = irq_pend_r[100] & irq_enab_r[100]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_113 = irq_prio_lvl_lt_113 ? irq_ip_lvl_228 : irq_ip_lvl_227; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_56 = irq_prio_lvl_lt_56 ? irq_ip_lvl_114 : irq_ip_lvl_113; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_226 = irq_pend_r[99] & irq_enab_r[99]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_225 = irq_pend_r[98] & irq_enab_r[98]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_112 = irq_prio_lvl_lt_112 ? irq_ip_lvl_226 : irq_ip_lvl_225; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_224 = irq_pend_r[97] & irq_enab_r[97]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_223 = irq_pend_r[96] & irq_enab_r[96]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_111 = irq_prio_lvl_lt_111 ? irq_ip_lvl_224 : irq_ip_lvl_223; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_55 = irq_prio_lvl_lt_55 ? irq_ip_lvl_112 : irq_ip_lvl_111; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_27 = irq_prio_lvl_lt_27 ? irq_ip_lvl_56 : irq_ip_lvl_55; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_13 = irq_prio_lvl_lt_13 ? irq_ip_lvl_28 : irq_ip_lvl_27; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_6 = irq_prio_lvl_lt_6 ? irq_ip_lvl_14 : irq_ip_lvl_13; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_222 = irq_pend_r[95] & irq_enab_r[95]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_221 = irq_pend_r[94] & irq_enab_r[94]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_110 = irq_prio_lvl_lt_110 ? irq_ip_lvl_222 : irq_ip_lvl_221; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_220 = irq_pend_r[93] & irq_enab_r[93]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_219 = irq_pend_r[92] & irq_enab_r[92]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_109 = irq_prio_lvl_lt_109 ? irq_ip_lvl_220 : irq_ip_lvl_219; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_54 = irq_prio_lvl_lt_54 ? irq_ip_lvl_110 : irq_ip_lvl_109; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_218 = irq_pend_r[91] & irq_enab_r[91]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_217 = irq_pend_r[90] & irq_enab_r[90]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_108 = irq_prio_lvl_lt_108 ? irq_ip_lvl_218 : irq_ip_lvl_217; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_216 = irq_pend_r[89] & irq_enab_r[89]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_215 = irq_pend_r[88] & irq_enab_r[88]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_107 = irq_prio_lvl_lt_107 ? irq_ip_lvl_216 : irq_ip_lvl_215; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_53 = irq_prio_lvl_lt_53 ? irq_ip_lvl_108 : irq_ip_lvl_107; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_26 = irq_prio_lvl_lt_26 ? irq_ip_lvl_54 : irq_ip_lvl_53; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_214 = irq_pend_r[87] & irq_enab_r[87]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_213 = irq_pend_r[86] & irq_enab_r[86]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_106 = irq_prio_lvl_lt_106 ? irq_ip_lvl_214 : irq_ip_lvl_213; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_212 = irq_pend_r[85] & irq_enab_r[85]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_211 = irq_pend_r[84] & irq_enab_r[84]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_105 = irq_prio_lvl_lt_105 ? irq_ip_lvl_212 : irq_ip_lvl_211; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_52 = irq_prio_lvl_lt_52 ? irq_ip_lvl_106 : irq_ip_lvl_105; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_210 = irq_pend_r[83] & irq_enab_r[83]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_209 = irq_pend_r[82] & irq_enab_r[82]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_104 = irq_prio_lvl_lt_104 ? irq_ip_lvl_210 : irq_ip_lvl_209; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_208 = irq_pend_r[81] & irq_enab_r[81]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_207 = irq_pend_r[80] & irq_enab_r[80]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_103 = irq_prio_lvl_lt_103 ? irq_ip_lvl_208 : irq_ip_lvl_207; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_51 = irq_prio_lvl_lt_51 ? irq_ip_lvl_104 : irq_ip_lvl_103; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_25 = irq_prio_lvl_lt_25 ? irq_ip_lvl_52 : irq_ip_lvl_51; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_12 = irq_prio_lvl_lt_12 ? irq_ip_lvl_26 : irq_ip_lvl_25; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_206 = irq_pend_r[79] & irq_enab_r[79]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_205 = irq_pend_r[78] & irq_enab_r[78]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_102 = irq_prio_lvl_lt_102 ? irq_ip_lvl_206 : irq_ip_lvl_205; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_204 = irq_pend_r[77] & irq_enab_r[77]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_203 = irq_pend_r[76] & irq_enab_r[76]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_101 = irq_prio_lvl_lt_101 ? irq_ip_lvl_204 : irq_ip_lvl_203; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_50 = irq_prio_lvl_lt_50 ? irq_ip_lvl_102 : irq_ip_lvl_101; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_202 = irq_pend_r[75] & irq_enab_r[75]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_201 = irq_pend_r[74] & irq_enab_r[74]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_100 = irq_prio_lvl_lt_100 ? irq_ip_lvl_202 : irq_ip_lvl_201; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_200 = irq_pend_r[73] & irq_enab_r[73]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_199 = irq_pend_r[72] & irq_enab_r[72]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_99 = irq_prio_lvl_lt_99 ? irq_ip_lvl_200 : irq_ip_lvl_199; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_49 = irq_prio_lvl_lt_49 ? irq_ip_lvl_100 : irq_ip_lvl_99; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_24 = irq_prio_lvl_lt_24 ? irq_ip_lvl_50 : irq_ip_lvl_49; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_198 = irq_pend_r[71] & irq_enab_r[71]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_197 = irq_pend_r[70] & irq_enab_r[70]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_98 = irq_prio_lvl_lt_98 ? irq_ip_lvl_198 : irq_ip_lvl_197; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_196 = irq_pend_r[69] & irq_enab_r[69]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_195 = irq_pend_r[68] & irq_enab_r[68]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_97 = irq_prio_lvl_lt_97 ? irq_ip_lvl_196 : irq_ip_lvl_195; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_48 = irq_prio_lvl_lt_48 ? irq_ip_lvl_98 : irq_ip_lvl_97; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_194 = irq_pend_r[67] & irq_enab_r[67]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_193 = irq_pend_r[66] & irq_enab_r[66]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_96 = irq_prio_lvl_lt_96 ? irq_ip_lvl_194 : irq_ip_lvl_193; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_192 = irq_pend_r[65] & irq_enab_r[65]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_191 = irq_pend_r[64] & irq_enab_r[64]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_95 = irq_prio_lvl_lt_95 ? irq_ip_lvl_192 : irq_ip_lvl_191; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_47 = irq_prio_lvl_lt_47 ? irq_ip_lvl_96 : irq_ip_lvl_95; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_23 = irq_prio_lvl_lt_23 ? irq_ip_lvl_48 : irq_ip_lvl_47; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_11 = irq_prio_lvl_lt_11 ? irq_ip_lvl_24 : irq_ip_lvl_23; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_5 = irq_prio_lvl_lt_5 ? irq_ip_lvl_12 : irq_ip_lvl_11; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_2 = irq_prio_lvl_lt_2 ? irq_ip_lvl_6 : irq_ip_lvl_5; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_190 = irq_pend_r[63] & irq_enab_r[63]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_189 = irq_pend_r[62] & irq_enab_r[62]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_94 = irq_prio_lvl_lt_94 ? irq_ip_lvl_190 : irq_ip_lvl_189; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_188 = irq_pend_r[61] & irq_enab_r[61]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_187 = irq_pend_r[60] & irq_enab_r[60]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_93 = irq_prio_lvl_lt_93 ? irq_ip_lvl_188 : irq_ip_lvl_187; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_46 = irq_prio_lvl_lt_46 ? irq_ip_lvl_94 : irq_ip_lvl_93; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_186 = irq_pend_r[59] & irq_enab_r[59]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_185 = irq_pend_r[58] & irq_enab_r[58]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_92 = irq_prio_lvl_lt_92 ? irq_ip_lvl_186 : irq_ip_lvl_185; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_184 = irq_pend_r[57] & irq_enab_r[57]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_183 = irq_pend_r[56] & irq_enab_r[56]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_91 = irq_prio_lvl_lt_91 ? irq_ip_lvl_184 : irq_ip_lvl_183; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_45 = irq_prio_lvl_lt_45 ? irq_ip_lvl_92 : irq_ip_lvl_91; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_22 = irq_prio_lvl_lt_22 ? irq_ip_lvl_46 : irq_ip_lvl_45; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_182 = irq_pend_r[55] & irq_enab_r[55]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_181 = irq_pend_r[54] & irq_enab_r[54]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_90 = irq_prio_lvl_lt_90 ? irq_ip_lvl_182 : irq_ip_lvl_181; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_180 = irq_pend_r[53] & irq_enab_r[53]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_179 = irq_pend_r[52] & irq_enab_r[52]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_89 = irq_prio_lvl_lt_89 ? irq_ip_lvl_180 : irq_ip_lvl_179; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_44 = irq_prio_lvl_lt_44 ? irq_ip_lvl_90 : irq_ip_lvl_89; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_178 = irq_pend_r[51] & irq_enab_r[51]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_177 = irq_pend_r[50] & irq_enab_r[50]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_88 = irq_prio_lvl_lt_88 ? irq_ip_lvl_178 : irq_ip_lvl_177; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_176 = irq_pend_r[49] & irq_enab_r[49]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_175 = irq_pend_r[48] & irq_enab_r[48]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_87 = irq_prio_lvl_lt_87 ? irq_ip_lvl_176 : irq_ip_lvl_175; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_43 = irq_prio_lvl_lt_43 ? irq_ip_lvl_88 : irq_ip_lvl_87; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_21 = irq_prio_lvl_lt_21 ? irq_ip_lvl_44 : irq_ip_lvl_43; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_10 = irq_prio_lvl_lt_10 ? irq_ip_lvl_22 : irq_ip_lvl_21; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_174 = irq_pend_r[47] & irq_enab_r[47]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_173 = irq_pend_r[46] & irq_enab_r[46]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_86 = irq_prio_lvl_lt_86 ? irq_ip_lvl_174 : irq_ip_lvl_173; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_172 = irq_pend_r[45] & irq_enab_r[45]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_171 = irq_pend_r[44] & irq_enab_r[44]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_85 = irq_prio_lvl_lt_85 ? irq_ip_lvl_172 : irq_ip_lvl_171; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_42 = irq_prio_lvl_lt_42 ? irq_ip_lvl_86 : irq_ip_lvl_85; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_170 = irq_pend_r[43] & irq_enab_r[43]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_169 = irq_pend_r[42] & irq_enab_r[42]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_84 = irq_prio_lvl_lt_84 ? irq_ip_lvl_170 : irq_ip_lvl_169; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_168 = irq_pend_r[41] & irq_enab_r[41]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_167 = irq_pend_r[40] & irq_enab_r[40]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_83 = irq_prio_lvl_lt_83 ? irq_ip_lvl_168 : irq_ip_lvl_167; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_41 = irq_prio_lvl_lt_41 ? irq_ip_lvl_84 : irq_ip_lvl_83; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_20 = irq_prio_lvl_lt_20 ? irq_ip_lvl_42 : irq_ip_lvl_41; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_166 = irq_pend_r[39] & irq_enab_r[39]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_165 = irq_pend_r[38] & irq_enab_r[38]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_82 = irq_prio_lvl_lt_82 ? irq_ip_lvl_166 : irq_ip_lvl_165; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_164 = irq_pend_r[37] & irq_enab_r[37]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_163 = irq_pend_r[36] & irq_enab_r[36]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_81 = irq_prio_lvl_lt_81 ? irq_ip_lvl_164 : irq_ip_lvl_163; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_40 = irq_prio_lvl_lt_40 ? irq_ip_lvl_82 : irq_ip_lvl_81; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_162 = irq_pend_r[35] & irq_enab_r[35]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_161 = irq_pend_r[34] & irq_enab_r[34]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_80 = irq_prio_lvl_lt_80 ? irq_ip_lvl_162 : irq_ip_lvl_161; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_160 = irq_pend_r[33] & irq_enab_r[33]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_159 = irq_pend_r[32] & irq_enab_r[32]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_79 = irq_prio_lvl_lt_79 ? irq_ip_lvl_160 : irq_ip_lvl_159; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_39 = irq_prio_lvl_lt_39 ? irq_ip_lvl_80 : irq_ip_lvl_79; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_19 = irq_prio_lvl_lt_19 ? irq_ip_lvl_40 : irq_ip_lvl_39; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_9 = irq_prio_lvl_lt_9 ? irq_ip_lvl_20 : irq_ip_lvl_19; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_4 = irq_prio_lvl_lt_4 ? irq_ip_lvl_10 : irq_ip_lvl_9; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_158 = irq_pend_r[31] & irq_enab_r[31]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_157 = irq_pend_r[30] & irq_enab_r[30]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_78 = irq_prio_lvl_lt_78 ? irq_ip_lvl_158 : irq_ip_lvl_157; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_156 = irq_pend_r[29] & irq_enab_r[29]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_155 = irq_pend_r[28] & irq_enab_r[28]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_77 = irq_prio_lvl_lt_77 ? irq_ip_lvl_156 : irq_ip_lvl_155; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_38 = irq_prio_lvl_lt_38 ? irq_ip_lvl_78 : irq_ip_lvl_77; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_154 = irq_pend_r[27] & irq_enab_r[27]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_153 = irq_pend_r[26] & irq_enab_r[26]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_76 = irq_prio_lvl_lt_76 ? irq_ip_lvl_154 : irq_ip_lvl_153; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_152 = irq_pend_r[25] & irq_enab_r[25]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_151 = irq_pend_r[24] & irq_enab_r[24]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_75 = irq_prio_lvl_lt_75 ? irq_ip_lvl_152 : irq_ip_lvl_151; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_37 = irq_prio_lvl_lt_37 ? irq_ip_lvl_76 : irq_ip_lvl_75; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_18 = irq_prio_lvl_lt_18 ? irq_ip_lvl_38 : irq_ip_lvl_37; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_150 = irq_pend_r[23] & irq_enab_r[23]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_149 = irq_pend_r[22] & irq_enab_r[22]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_74 = irq_prio_lvl_lt_74 ? irq_ip_lvl_150 : irq_ip_lvl_149; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_148 = irq_pend_r[21] & irq_enab_r[21]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_147 = irq_pend_r[20] & irq_enab_r[20]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_73 = irq_prio_lvl_lt_73 ? irq_ip_lvl_148 : irq_ip_lvl_147; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_36 = irq_prio_lvl_lt_36 ? irq_ip_lvl_74 : irq_ip_lvl_73; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_146 = irq_pend_r[19] & irq_enab_r[19]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_145 = irq_pend_r[18] & irq_enab_r[18]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_72 = irq_prio_lvl_lt_72 ? irq_ip_lvl_146 : irq_ip_lvl_145; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_144 = irq_pend_r[17] & irq_enab_r[17]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_143 = irq_pend_r[16] & irq_enab_r[16]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_71 = irq_prio_lvl_lt_71 ? irq_ip_lvl_144 : irq_ip_lvl_143; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_35 = irq_prio_lvl_lt_35 ? irq_ip_lvl_72 : irq_ip_lvl_71; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_17 = irq_prio_lvl_lt_17 ? irq_ip_lvl_36 : irq_ip_lvl_35; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_8 = irq_prio_lvl_lt_8 ? irq_ip_lvl_18 : irq_ip_lvl_17; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_142 = irq_pend_r[15] & irq_enab_r[15]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_141 = irq_pend_r[14] & irq_enab_r[14]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_70 = irq_prio_lvl_lt_70 ? irq_ip_lvl_142 : irq_ip_lvl_141; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_140 = irq_pend_r[13] & irq_enab_r[13]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_139 = irq_pend_r[12] & irq_enab_r[12]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_69 = irq_prio_lvl_lt_69 ? irq_ip_lvl_140 : irq_ip_lvl_139; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_34 = irq_prio_lvl_lt_34 ? irq_ip_lvl_70 : irq_ip_lvl_69; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_138 = irq_pend_r[11] & irq_enab_r[11]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_137 = irq_pend_r[10] & irq_enab_r[10]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_68 = irq_prio_lvl_lt_68 ? irq_ip_lvl_138 : irq_ip_lvl_137; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_136 = irq_pend_r[9] & irq_enab_r[9]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_135 = irq_pend_r[8] & irq_enab_r[8]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_67 = irq_prio_lvl_lt_67 ? irq_ip_lvl_136 : irq_ip_lvl_135; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_33 = irq_prio_lvl_lt_33 ? irq_ip_lvl_68 : irq_ip_lvl_67; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_16 = irq_prio_lvl_lt_16 ? irq_ip_lvl_34 : irq_ip_lvl_33; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_134 = irq_pend_r[7] & irq_enab_r[7]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_133 = irq_pend_r[6] & irq_enab_r[6]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_66 = irq_prio_lvl_lt_66 ? irq_ip_lvl_134 : irq_ip_lvl_133; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_132 = irq_pend_r[5] & irq_enab_r[5]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_131 = irq_pend_r[4] & irq_enab_r[4]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_65 = irq_prio_lvl_lt_65 ? irq_ip_lvl_132 : irq_ip_lvl_131; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_32 = irq_prio_lvl_lt_32 ? irq_ip_lvl_66 : irq_ip_lvl_65; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_130 = irq_pend_r[3] & irq_enab_r[3]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_129 = irq_pend_r[2] & irq_enab_r[2]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_64 = irq_prio_lvl_lt_64 ? irq_ip_lvl_130 : irq_ip_lvl_129; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_128 = irq_pend_r[1] & irq_enab_r[1]; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 42:45]
  wire  irq_ip_lvl_63 = irq_prio_lvl_lt_63 & irq_ip_lvl_128; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_31 = irq_prio_lvl_lt_31 ? irq_ip_lvl_64 : irq_ip_lvl_63; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_15 = irq_prio_lvl_lt_15 ? irq_ip_lvl_32 : irq_ip_lvl_31; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_7 = irq_prio_lvl_lt_7 ? irq_ip_lvl_16 : irq_ip_lvl_15; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_3 = irq_prio_lvl_lt_3 ? irq_ip_lvl_8 : irq_ip_lvl_7; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_1 = irq_prio_lvl_lt_1 ? irq_ip_lvl_4 : irq_ip_lvl_3; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  wire  irq_ip_lvl_0 = irq_prio_lvl_lt_0 ? irq_ip_lvl_2 : irq_ip_lvl_1; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 52:35]
  assign irq_o = irq_ip_lvl_0 & irq_prio_lvl_0 > irq_thod_r; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 58:26]
  assign irq_id = irq_prio_lvl_lt_0 ? irq_id_lvl_2 : irq_id_lvl_1; // @[src/main/scala/coreGen/bmu/plic/plic_max_treechisel.scala 51:35]
endmodule
module plicchisel(
  input          clk, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 16:29]
  input          rst_n, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 17:29]
  input          plic_req_i, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 19:29]
  input  [31:0]  plic_addr_i, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 21:29]
  input          plic_we_i, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 22:29]
  input  [31:0]  plic_wdata_i, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 23:29]
  output         plic_rvalid_o, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 25:29]
  output [31:0]  plic_rdata_o, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 26:29]
  input  [127:0] plic_irq_i, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 29:29]
  output         plic_irq_o_0, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 30:29]
  output [7:0]   plicid_id, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 31:29]
  input          plicClr_clr, // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 32:29]
  input          plicClr_en // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 32:29]
);
`ifdef RANDOMIZE_REG_INIT
  reg [127:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
  reg [31:0] _RAND_31;
  reg [31:0] _RAND_32;
  reg [31:0] _RAND_33;
  reg [31:0] _RAND_34;
  reg [31:0] _RAND_35;
  reg [31:0] _RAND_36;
  reg [31:0] _RAND_37;
  reg [31:0] _RAND_38;
  reg [31:0] _RAND_39;
  reg [31:0] _RAND_40;
  reg [31:0] _RAND_41;
  reg [31:0] _RAND_42;
  reg [31:0] _RAND_43;
  reg [31:0] _RAND_44;
  reg [31:0] _RAND_45;
  reg [31:0] _RAND_46;
  reg [31:0] _RAND_47;
  reg [31:0] _RAND_48;
  reg [31:0] _RAND_49;
  reg [31:0] _RAND_50;
  reg [31:0] _RAND_51;
  reg [31:0] _RAND_52;
  reg [31:0] _RAND_53;
  reg [31:0] _RAND_54;
  reg [31:0] _RAND_55;
  reg [31:0] _RAND_56;
  reg [31:0] _RAND_57;
  reg [31:0] _RAND_58;
  reg [31:0] _RAND_59;
  reg [31:0] _RAND_60;
  reg [31:0] _RAND_61;
  reg [31:0] _RAND_62;
  reg [31:0] _RAND_63;
  reg [31:0] _RAND_64;
  reg [31:0] _RAND_65;
  reg [31:0] _RAND_66;
  reg [31:0] _RAND_67;
  reg [31:0] _RAND_68;
  reg [31:0] _RAND_69;
  reg [31:0] _RAND_70;
  reg [31:0] _RAND_71;
  reg [31:0] _RAND_72;
  reg [31:0] _RAND_73;
  reg [31:0] _RAND_74;
  reg [31:0] _RAND_75;
  reg [31:0] _RAND_76;
  reg [31:0] _RAND_77;
  reg [31:0] _RAND_78;
  reg [31:0] _RAND_79;
  reg [31:0] _RAND_80;
  reg [31:0] _RAND_81;
  reg [31:0] _RAND_82;
  reg [31:0] _RAND_83;
  reg [31:0] _RAND_84;
  reg [31:0] _RAND_85;
  reg [31:0] _RAND_86;
  reg [31:0] _RAND_87;
  reg [31:0] _RAND_88;
  reg [31:0] _RAND_89;
  reg [31:0] _RAND_90;
  reg [31:0] _RAND_91;
  reg [31:0] _RAND_92;
  reg [31:0] _RAND_93;
  reg [31:0] _RAND_94;
  reg [31:0] _RAND_95;
  reg [31:0] _RAND_96;
  reg [31:0] _RAND_97;
  reg [31:0] _RAND_98;
  reg [31:0] _RAND_99;
  reg [31:0] _RAND_100;
  reg [31:0] _RAND_101;
  reg [31:0] _RAND_102;
  reg [31:0] _RAND_103;
  reg [31:0] _RAND_104;
  reg [31:0] _RAND_105;
  reg [31:0] _RAND_106;
  reg [31:0] _RAND_107;
  reg [31:0] _RAND_108;
  reg [31:0] _RAND_109;
  reg [31:0] _RAND_110;
  reg [31:0] _RAND_111;
  reg [31:0] _RAND_112;
  reg [31:0] _RAND_113;
  reg [31:0] _RAND_114;
  reg [31:0] _RAND_115;
  reg [31:0] _RAND_116;
  reg [31:0] _RAND_117;
  reg [31:0] _RAND_118;
  reg [31:0] _RAND_119;
  reg [31:0] _RAND_120;
  reg [31:0] _RAND_121;
  reg [31:0] _RAND_122;
  reg [31:0] _RAND_123;
  reg [31:0] _RAND_124;
  reg [31:0] _RAND_125;
  reg [31:0] _RAND_126;
  reg [31:0] _RAND_127;
  reg [31:0] _RAND_128;
  reg [31:0] _RAND_129;
  reg [31:0] _RAND_130;
  reg [31:0] _RAND_131;
  reg [31:0] _RAND_132;
  reg [31:0] _RAND_133;
  reg [31:0] _RAND_134;
  reg [31:0] _RAND_135;
  reg [31:0] _RAND_136;
  reg [31:0] _RAND_137;
  reg [31:0] _RAND_138;
  reg [31:0] _RAND_139;
  reg [31:0] _RAND_140;
  reg [31:0] _RAND_141;
  reg [31:0] _RAND_142;
  reg [31:0] _RAND_143;
  reg [31:0] _RAND_144;
  reg [31:0] _RAND_145;
  reg [31:0] _RAND_146;
  reg [31:0] _RAND_147;
  reg [31:0] _RAND_148;
  reg [31:0] _RAND_149;
  reg [31:0] _RAND_150;
  reg [31:0] _RAND_151;
  reg [31:0] _RAND_152;
  reg [31:0] _RAND_153;
  reg [31:0] _RAND_154;
  reg [31:0] _RAND_155;
  reg [31:0] _RAND_156;
  reg [31:0] _RAND_157;
  reg [31:0] _RAND_158;
  reg [31:0] _RAND_159;
  reg [31:0] _RAND_160;
  reg [31:0] _RAND_161;
  reg [31:0] _RAND_162;
  reg [31:0] _RAND_163;
  reg [31:0] _RAND_164;
  reg [31:0] _RAND_165;
  reg [31:0] _RAND_166;
  reg [31:0] _RAND_167;
  reg [31:0] _RAND_168;
  reg [31:0] _RAND_169;
  reg [31:0] _RAND_170;
  reg [31:0] _RAND_171;
  reg [31:0] _RAND_172;
  reg [31:0] _RAND_173;
  reg [31:0] _RAND_174;
  reg [31:0] _RAND_175;
  reg [31:0] _RAND_176;
  reg [31:0] _RAND_177;
  reg [31:0] _RAND_178;
  reg [31:0] _RAND_179;
  reg [31:0] _RAND_180;
  reg [31:0] _RAND_181;
  reg [31:0] _RAND_182;
  reg [31:0] _RAND_183;
  reg [31:0] _RAND_184;
  reg [31:0] _RAND_185;
  reg [31:0] _RAND_186;
  reg [31:0] _RAND_187;
  reg [31:0] _RAND_188;
  reg [31:0] _RAND_189;
  reg [31:0] _RAND_190;
  reg [31:0] _RAND_191;
  reg [31:0] _RAND_192;
  reg [31:0] _RAND_193;
  reg [31:0] _RAND_194;
  reg [31:0] _RAND_195;
  reg [31:0] _RAND_196;
  reg [31:0] _RAND_197;
  reg [31:0] _RAND_198;
  reg [31:0] _RAND_199;
  reg [31:0] _RAND_200;
  reg [31:0] _RAND_201;
  reg [31:0] _RAND_202;
  reg [31:0] _RAND_203;
  reg [31:0] _RAND_204;
  reg [31:0] _RAND_205;
  reg [31:0] _RAND_206;
  reg [31:0] _RAND_207;
  reg [31:0] _RAND_208;
  reg [31:0] _RAND_209;
  reg [31:0] _RAND_210;
  reg [31:0] _RAND_211;
  reg [31:0] _RAND_212;
  reg [31:0] _RAND_213;
  reg [31:0] _RAND_214;
  reg [31:0] _RAND_215;
  reg [31:0] _RAND_216;
  reg [31:0] _RAND_217;
  reg [31:0] _RAND_218;
  reg [31:0] _RAND_219;
  reg [31:0] _RAND_220;
  reg [31:0] _RAND_221;
  reg [31:0] _RAND_222;
  reg [31:0] _RAND_223;
  reg [31:0] _RAND_224;
  reg [31:0] _RAND_225;
  reg [31:0] _RAND_226;
  reg [31:0] _RAND_227;
  reg [31:0] _RAND_228;
  reg [31:0] _RAND_229;
  reg [31:0] _RAND_230;
  reg [31:0] _RAND_231;
  reg [31:0] _RAND_232;
  reg [31:0] _RAND_233;
  reg [31:0] _RAND_234;
  reg [31:0] _RAND_235;
  reg [31:0] _RAND_236;
  reg [31:0] _RAND_237;
  reg [31:0] _RAND_238;
  reg [31:0] _RAND_239;
  reg [31:0] _RAND_240;
  reg [31:0] _RAND_241;
  reg [31:0] _RAND_242;
  reg [31:0] _RAND_243;
  reg [31:0] _RAND_244;
  reg [31:0] _RAND_245;
  reg [31:0] _RAND_246;
  reg [31:0] _RAND_247;
  reg [31:0] _RAND_248;
  reg [31:0] _RAND_249;
  reg [31:0] _RAND_250;
  reg [31:0] _RAND_251;
  reg [31:0] _RAND_252;
  reg [31:0] _RAND_253;
  reg [31:0] _RAND_254;
  reg [31:0] _RAND_255;
  reg [31:0] _RAND_256;
  reg [31:0] _RAND_257;
  reg [31:0] _RAND_258;
  reg [31:0] _RAND_259;
  reg [31:0] _RAND_260;
  reg [31:0] _RAND_261;
  reg [31:0] _RAND_262;
  reg [31:0] _RAND_263;
`endif // RANDOMIZE_REG_INIT
  wire  u_LevelGateway_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_1_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_1_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_1_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_1_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_1_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_1_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_2_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_2_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_2_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_2_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_2_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_2_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_3_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_3_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_3_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_3_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_3_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_3_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_4_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_4_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_4_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_4_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_4_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_4_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_5_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_5_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_5_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_5_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_5_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_5_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_6_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_6_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_6_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_6_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_6_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_6_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_7_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_7_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_7_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_7_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_7_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_7_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_8_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_8_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_8_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_8_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_8_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_8_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_9_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_9_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_9_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_9_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_9_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_9_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_10_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_10_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_10_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_10_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_10_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_10_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_11_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_11_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_11_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_11_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_11_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_11_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_12_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_12_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_12_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_12_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_12_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_12_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_13_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_13_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_13_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_13_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_13_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_13_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_14_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_14_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_14_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_14_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_14_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_14_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_15_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_15_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_15_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_15_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_15_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_15_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_16_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_16_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_16_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_16_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_16_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_16_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_17_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_17_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_17_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_17_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_17_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_17_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_18_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_18_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_18_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_18_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_18_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_18_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_19_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_19_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_19_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_19_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_19_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_19_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_20_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_20_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_20_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_20_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_20_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_20_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_21_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_21_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_21_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_21_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_21_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_21_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_22_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_22_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_22_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_22_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_22_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_22_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_23_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_23_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_23_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_23_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_23_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_23_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_24_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_24_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_24_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_24_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_24_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_24_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_25_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_25_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_25_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_25_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_25_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_25_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_26_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_26_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_26_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_26_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_26_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_26_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_27_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_27_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_27_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_27_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_27_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_27_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_28_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_28_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_28_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_28_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_28_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_28_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_29_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_29_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_29_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_29_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_29_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_29_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_30_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_30_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_30_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_30_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_30_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_30_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_31_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_31_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_31_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_31_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_31_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_31_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_32_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_32_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_32_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_32_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_32_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_32_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_33_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_33_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_33_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_33_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_33_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_33_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_34_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_34_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_34_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_34_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_34_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_34_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_35_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_35_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_35_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_35_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_35_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_35_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_36_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_36_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_36_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_36_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_36_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_36_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_37_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_37_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_37_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_37_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_37_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_37_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_38_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_38_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_38_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_38_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_38_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_38_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_39_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_39_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_39_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_39_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_39_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_39_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_40_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_40_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_40_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_40_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_40_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_40_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_41_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_41_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_41_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_41_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_41_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_41_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_42_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_42_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_42_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_42_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_42_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_42_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_43_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_43_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_43_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_43_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_43_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_43_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_44_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_44_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_44_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_44_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_44_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_44_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_45_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_45_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_45_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_45_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_45_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_45_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_46_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_46_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_46_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_46_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_46_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_46_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_47_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_47_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_47_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_47_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_47_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_47_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_48_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_48_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_48_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_48_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_48_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_48_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_49_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_49_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_49_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_49_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_49_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_49_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_50_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_50_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_50_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_50_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_50_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_50_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_51_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_51_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_51_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_51_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_51_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_51_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_52_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_52_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_52_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_52_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_52_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_52_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_53_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_53_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_53_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_53_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_53_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_53_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_54_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_54_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_54_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_54_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_54_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_54_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_55_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_55_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_55_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_55_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_55_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_55_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_56_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_56_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_56_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_56_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_56_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_56_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_57_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_57_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_57_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_57_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_57_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_57_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_58_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_58_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_58_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_58_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_58_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_58_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_59_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_59_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_59_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_59_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_59_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_59_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_60_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_60_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_60_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_60_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_60_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_60_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_61_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_61_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_61_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_61_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_61_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_61_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_62_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_62_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_62_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_62_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_62_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_62_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_63_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_63_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_63_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_63_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_63_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_63_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_64_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_64_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_64_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_64_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_64_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_64_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_65_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_65_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_65_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_65_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_65_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_65_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_66_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_66_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_66_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_66_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_66_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_66_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_67_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_67_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_67_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_67_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_67_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_67_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_68_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_68_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_68_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_68_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_68_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_68_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_69_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_69_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_69_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_69_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_69_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_69_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_70_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_70_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_70_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_70_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_70_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_70_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_71_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_71_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_71_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_71_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_71_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_71_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_72_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_72_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_72_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_72_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_72_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_72_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_73_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_73_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_73_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_73_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_73_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_73_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_74_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_74_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_74_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_74_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_74_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_74_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_75_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_75_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_75_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_75_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_75_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_75_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_76_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_76_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_76_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_76_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_76_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_76_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_77_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_77_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_77_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_77_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_77_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_77_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_78_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_78_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_78_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_78_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_78_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_78_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_79_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_79_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_79_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_79_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_79_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_79_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_80_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_80_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_80_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_80_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_80_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_80_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_81_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_81_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_81_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_81_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_81_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_81_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_82_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_82_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_82_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_82_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_82_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_82_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_83_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_83_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_83_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_83_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_83_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_83_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_84_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_84_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_84_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_84_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_84_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_84_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_85_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_85_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_85_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_85_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_85_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_85_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_86_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_86_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_86_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_86_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_86_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_86_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_87_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_87_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_87_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_87_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_87_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_87_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_88_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_88_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_88_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_88_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_88_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_88_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_89_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_89_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_89_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_89_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_89_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_89_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_90_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_90_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_90_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_90_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_90_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_90_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_91_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_91_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_91_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_91_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_91_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_91_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_92_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_92_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_92_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_92_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_92_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_92_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_93_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_93_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_93_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_93_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_93_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_93_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_94_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_94_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_94_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_94_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_94_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_94_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_95_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_95_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_95_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_95_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_95_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_95_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_96_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_96_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_96_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_96_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_96_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_96_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_97_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_97_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_97_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_97_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_97_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_97_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_98_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_98_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_98_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_98_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_98_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_98_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_99_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_99_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_99_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_99_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_99_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_99_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_100_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_100_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_100_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_100_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_100_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_100_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_101_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_101_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_101_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_101_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_101_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_101_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_102_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_102_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_102_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_102_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_102_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_102_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_103_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_103_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_103_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_103_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_103_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_103_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_104_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_104_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_104_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_104_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_104_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_104_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_105_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_105_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_105_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_105_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_105_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_105_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_106_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_106_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_106_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_106_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_106_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_106_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_107_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_107_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_107_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_107_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_107_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_107_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_108_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_108_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_108_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_108_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_108_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_108_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_109_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_109_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_109_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_109_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_109_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_109_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_110_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_110_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_110_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_110_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_110_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_110_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_111_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_111_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_111_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_111_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_111_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_111_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_112_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_112_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_112_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_112_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_112_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_112_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_113_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_113_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_113_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_113_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_113_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_113_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_114_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_114_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_114_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_114_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_114_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_114_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_115_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_115_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_115_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_115_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_115_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_115_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_116_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_116_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_116_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_116_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_116_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_116_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_117_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_117_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_117_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_117_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_117_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_117_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_118_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_118_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_118_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_118_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_118_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_118_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_119_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_119_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_119_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_119_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_119_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_119_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_120_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_120_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_120_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_120_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_120_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_120_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_121_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_121_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_121_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_121_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_121_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_121_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_122_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_122_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_122_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_122_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_122_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_122_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_123_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_123_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_123_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_123_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_123_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_123_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_124_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_124_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_124_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_124_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_124_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_124_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_125_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_125_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_125_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_125_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_125_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_125_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_126_clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_126_rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_126_interrupt; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_126_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_126_plic_ready; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire  u_LevelGateway_126_plic_complete; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
  wire [127:0] u_plic_max_tree_irq_pend_r; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [127:0] u_plic_max_tree_irq_enab_r; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_prio_r_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [2:0] u_plic_max_tree_irq_thod_r; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire  u_plic_max_tree_irq_o; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [6:0] u_plic_max_tree_irq_id; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
  wire [23:0] plic_addr = plic_addr_i[23:0]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 36:29]
  wire  plic_we = plic_req_i & plic_we_i; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 41:27]
  wire  plic_rd = plic_req_i & ~plic_we_i; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 42:27]
  wire  _plic_irq_i_q_T_1 = ~rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 44:56]
  reg [127:0] plic_irq_i_q; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 44:77]
  reg  plic_irq_o_pre_q_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 57:81]
  reg [6:0] plic_irq_id_q_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 60:81]
  reg  irq_pend_q_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg  irq_pend_q_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
  reg [2:0] irq_thod_q_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 75:75]
  reg [2:0] irq_prio_q_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [2:0] irq_prio_q_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
  reg [31:0] irq_enab_context_0_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
  reg [31:0] irq_enab_context_0_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
  reg [31:0] irq_enab_context_0_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
  reg [31:0] irq_enab_context_0_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
  wire  irq_i_gated_valid_1 = u_LevelGateway_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_1 = ~irq_pend_q_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_1 = irq_i_gated_valid_1 & irq_i_gated_ready_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  sel_clam_0 = plic_addr == 24'h200004; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 244:30]
  wire [31:0] rsp_rdata_id = sel_clam_0 ? {{25'd0}, plic_irq_id_q_0} : 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 302:16 304:23 305:20]
  wire  _claim_irq_1_T_2 = |sel_clam_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:95]
  wire  claim_irq_1 = rsp_rdata_id[6:0] == 7'h1 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_1 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1 : claim_irq_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_1 = irq_i_gated_hsked_1 | irq_pend_clr_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_1 = irq_i_gated_hsked_1 | ~irq_pend_clr_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [3:0] _sel_prio_1_T = 1'h1 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_397 = {{20'd0}, _sel_prio_1_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_1 = plic_addr == _GEN_397; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_1 = plic_we & sel_prio_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire [2:0] irq_prio_nxt_1 = plic_wdata_i[2:0]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 171:36]
  wire  irq_i_gated_valid_2 = u_LevelGateway_1_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_2 = ~irq_pend_q_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_2 = irq_i_gated_valid_2 & irq_i_gated_ready_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_2 = rsp_rdata_id[6:0] == 7'h2 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_2 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2 : claim_irq_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_2 = irq_i_gated_hsked_2 | irq_pend_clr_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_2 = irq_i_gated_hsked_2 | ~irq_pend_clr_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [4:0] _sel_prio_2_T = 2'h2 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_398 = {{19'd0}, _sel_prio_2_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_2 = plic_addr == _GEN_398; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_2 = plic_we & sel_prio_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_3 = u_LevelGateway_2_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_3 = ~irq_pend_q_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_3 = irq_i_gated_valid_3 & irq_i_gated_ready_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_3 = rsp_rdata_id[6:0] == 7'h3 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_3 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3 : claim_irq_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_3 = irq_i_gated_hsked_3 | irq_pend_clr_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_3 = irq_i_gated_hsked_3 | ~irq_pend_clr_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [4:0] _sel_prio_3_T = 2'h3 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_399 = {{19'd0}, _sel_prio_3_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_3 = plic_addr == _GEN_399; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_3 = plic_we & sel_prio_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_4 = u_LevelGateway_3_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_4 = ~irq_pend_q_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_4 = irq_i_gated_valid_4 & irq_i_gated_ready_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_4 = rsp_rdata_id[6:0] == 7'h4 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_4 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4 : claim_irq_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_4 = irq_i_gated_hsked_4 | irq_pend_clr_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_4 = irq_i_gated_hsked_4 | ~irq_pend_clr_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [5:0] _sel_prio_4_T = 3'h4 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_400 = {{18'd0}, _sel_prio_4_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_4 = plic_addr == _GEN_400; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_4 = plic_we & sel_prio_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_5 = u_LevelGateway_4_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_5 = ~irq_pend_q_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_5 = irq_i_gated_valid_5 & irq_i_gated_ready_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_5 = rsp_rdata_id[6:0] == 7'h5 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_5 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5 : claim_irq_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_5 = irq_i_gated_hsked_5 | irq_pend_clr_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_5 = irq_i_gated_hsked_5 | ~irq_pend_clr_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [5:0] _sel_prio_5_T = 3'h5 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_401 = {{18'd0}, _sel_prio_5_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_5 = plic_addr == _GEN_401; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_5 = plic_we & sel_prio_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_6 = u_LevelGateway_5_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_6 = ~irq_pend_q_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_6 = irq_i_gated_valid_6 & irq_i_gated_ready_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_6 = rsp_rdata_id[6:0] == 7'h6 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_6 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6 : claim_irq_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_6 = irq_i_gated_hsked_6 | irq_pend_clr_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_6 = irq_i_gated_hsked_6 | ~irq_pend_clr_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [5:0] _sel_prio_6_T = 3'h6 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_402 = {{18'd0}, _sel_prio_6_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_6 = plic_addr == _GEN_402; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_6 = plic_we & sel_prio_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_7 = u_LevelGateway_6_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_7 = ~irq_pend_q_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_7 = irq_i_gated_valid_7 & irq_i_gated_ready_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_7 = rsp_rdata_id[6:0] == 7'h7 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_7 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7 : claim_irq_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_7 = irq_i_gated_hsked_7 | irq_pend_clr_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_7 = irq_i_gated_hsked_7 | ~irq_pend_clr_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [5:0] _sel_prio_7_T = 3'h7 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_403 = {{18'd0}, _sel_prio_7_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_7 = plic_addr == _GEN_403; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_7 = plic_we & sel_prio_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_8 = u_LevelGateway_7_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_8 = ~irq_pend_q_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_8 = irq_i_gated_valid_8 & irq_i_gated_ready_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_8 = rsp_rdata_id[6:0] == 7'h8 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_8 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h8 : claim_irq_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_8 = irq_i_gated_hsked_8 | irq_pend_clr_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_8 = irq_i_gated_hsked_8 | ~irq_pend_clr_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_8_T = 4'h8 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_404 = {{17'd0}, _sel_prio_8_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_8 = plic_addr == _GEN_404; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_8 = plic_we & sel_prio_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_9 = u_LevelGateway_8_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_9 = ~irq_pend_q_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_9 = irq_i_gated_valid_9 & irq_i_gated_ready_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_9 = rsp_rdata_id[6:0] == 7'h9 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_9 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h9 : claim_irq_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_9 = irq_i_gated_hsked_9 | irq_pend_clr_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_9 = irq_i_gated_hsked_9 | ~irq_pend_clr_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_9_T = 4'h9 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_405 = {{17'd0}, _sel_prio_9_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_9 = plic_addr == _GEN_405; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_9 = plic_we & sel_prio_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_10 = u_LevelGateway_9_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_10 = ~irq_pend_q_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_10 = irq_i_gated_valid_10 & irq_i_gated_ready_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_10 = rsp_rdata_id[6:0] == 7'ha & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_10 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'ha : claim_irq_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_10 = irq_i_gated_hsked_10 | irq_pend_clr_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_10 = irq_i_gated_hsked_10 | ~irq_pend_clr_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_10_T = 4'ha * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_406 = {{17'd0}, _sel_prio_10_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_10 = plic_addr == _GEN_406; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_10 = plic_we & sel_prio_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_11 = u_LevelGateway_10_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_11 = ~irq_pend_q_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_11 = irq_i_gated_valid_11 & irq_i_gated_ready_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_11 = rsp_rdata_id[6:0] == 7'hb & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_11 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'hb : claim_irq_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_11 = irq_i_gated_hsked_11 | irq_pend_clr_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_11 = irq_i_gated_hsked_11 | ~irq_pend_clr_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_11_T = 4'hb * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_407 = {{17'd0}, _sel_prio_11_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_11 = plic_addr == _GEN_407; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_11 = plic_we & sel_prio_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_12 = u_LevelGateway_11_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_12 = ~irq_pend_q_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_12 = irq_i_gated_valid_12 & irq_i_gated_ready_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_12 = rsp_rdata_id[6:0] == 7'hc & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_12 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'hc : claim_irq_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_12 = irq_i_gated_hsked_12 | irq_pend_clr_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_12 = irq_i_gated_hsked_12 | ~irq_pend_clr_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_12_T = 4'hc * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_408 = {{17'd0}, _sel_prio_12_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_12 = plic_addr == _GEN_408; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_12 = plic_we & sel_prio_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_13 = u_LevelGateway_12_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_13 = ~irq_pend_q_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_13 = irq_i_gated_valid_13 & irq_i_gated_ready_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_13 = rsp_rdata_id[6:0] == 7'hd & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_13 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'hd : claim_irq_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_13 = irq_i_gated_hsked_13 | irq_pend_clr_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_13 = irq_i_gated_hsked_13 | ~irq_pend_clr_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_13_T = 4'hd * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_409 = {{17'd0}, _sel_prio_13_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_13 = plic_addr == _GEN_409; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_13 = plic_we & sel_prio_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_14 = u_LevelGateway_13_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_14 = ~irq_pend_q_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_14 = irq_i_gated_valid_14 & irq_i_gated_ready_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_14 = rsp_rdata_id[6:0] == 7'he & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_14 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'he : claim_irq_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_14 = irq_i_gated_hsked_14 | irq_pend_clr_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_14 = irq_i_gated_hsked_14 | ~irq_pend_clr_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_14_T = 4'he * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_410 = {{17'd0}, _sel_prio_14_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_14 = plic_addr == _GEN_410; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_14 = plic_we & sel_prio_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_15 = u_LevelGateway_14_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_15 = ~irq_pend_q_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_15 = irq_i_gated_valid_15 & irq_i_gated_ready_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_15 = rsp_rdata_id[6:0] == 7'hf & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_15 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'hf : claim_irq_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_15 = irq_i_gated_hsked_15 | irq_pend_clr_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_15 = irq_i_gated_hsked_15 | ~irq_pend_clr_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [6:0] _sel_prio_15_T = 4'hf * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_411 = {{17'd0}, _sel_prio_15_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_15 = plic_addr == _GEN_411; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_15 = plic_we & sel_prio_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_16 = u_LevelGateway_15_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_16 = ~irq_pend_q_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_16 = irq_i_gated_valid_16 & irq_i_gated_ready_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_16 = rsp_rdata_id[6:0] == 7'h10 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_16 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h10 : claim_irq_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_16 = irq_i_gated_hsked_16 | irq_pend_clr_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_16 = irq_i_gated_hsked_16 | ~irq_pend_clr_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_16_T = 5'h10 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_412 = {{16'd0}, _sel_prio_16_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_16 = plic_addr == _GEN_412; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_16 = plic_we & sel_prio_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_17 = u_LevelGateway_16_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_17 = ~irq_pend_q_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_17 = irq_i_gated_valid_17 & irq_i_gated_ready_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_17 = rsp_rdata_id[6:0] == 7'h11 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_17 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h11 : claim_irq_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_17 = irq_i_gated_hsked_17 | irq_pend_clr_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_17 = irq_i_gated_hsked_17 | ~irq_pend_clr_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_17_T = 5'h11 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_413 = {{16'd0}, _sel_prio_17_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_17 = plic_addr == _GEN_413; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_17 = plic_we & sel_prio_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_18 = u_LevelGateway_17_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_18 = ~irq_pend_q_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_18 = irq_i_gated_valid_18 & irq_i_gated_ready_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_18 = rsp_rdata_id[6:0] == 7'h12 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_18 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h12 : claim_irq_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_18 = irq_i_gated_hsked_18 | irq_pend_clr_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_18 = irq_i_gated_hsked_18 | ~irq_pend_clr_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_18_T = 5'h12 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_414 = {{16'd0}, _sel_prio_18_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_18 = plic_addr == _GEN_414; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_18 = plic_we & sel_prio_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_19 = u_LevelGateway_18_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_19 = ~irq_pend_q_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_19 = irq_i_gated_valid_19 & irq_i_gated_ready_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_19 = rsp_rdata_id[6:0] == 7'h13 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_19 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h13 : claim_irq_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_19 = irq_i_gated_hsked_19 | irq_pend_clr_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_19 = irq_i_gated_hsked_19 | ~irq_pend_clr_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_19_T = 5'h13 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_415 = {{16'd0}, _sel_prio_19_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_19 = plic_addr == _GEN_415; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_19 = plic_we & sel_prio_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_20 = u_LevelGateway_19_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_20 = ~irq_pend_q_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_20 = irq_i_gated_valid_20 & irq_i_gated_ready_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_20 = rsp_rdata_id[6:0] == 7'h14 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_20 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h14 : claim_irq_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_20 = irq_i_gated_hsked_20 | irq_pend_clr_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_20 = irq_i_gated_hsked_20 | ~irq_pend_clr_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_20_T = 5'h14 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_416 = {{16'd0}, _sel_prio_20_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_20 = plic_addr == _GEN_416; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_20 = plic_we & sel_prio_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_21 = u_LevelGateway_20_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_21 = ~irq_pend_q_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_21 = irq_i_gated_valid_21 & irq_i_gated_ready_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_21 = rsp_rdata_id[6:0] == 7'h15 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_21 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h15 : claim_irq_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_21 = irq_i_gated_hsked_21 | irq_pend_clr_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_21 = irq_i_gated_hsked_21 | ~irq_pend_clr_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_21_T = 5'h15 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_417 = {{16'd0}, _sel_prio_21_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_21 = plic_addr == _GEN_417; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_21 = plic_we & sel_prio_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_22 = u_LevelGateway_21_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_22 = ~irq_pend_q_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_22 = irq_i_gated_valid_22 & irq_i_gated_ready_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_22 = rsp_rdata_id[6:0] == 7'h16 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_22 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h16 : claim_irq_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_22 = irq_i_gated_hsked_22 | irq_pend_clr_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_22 = irq_i_gated_hsked_22 | ~irq_pend_clr_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_22_T = 5'h16 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_418 = {{16'd0}, _sel_prio_22_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_22 = plic_addr == _GEN_418; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_22 = plic_we & sel_prio_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_23 = u_LevelGateway_22_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_23 = ~irq_pend_q_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_23 = irq_i_gated_valid_23 & irq_i_gated_ready_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_23 = rsp_rdata_id[6:0] == 7'h17 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_23 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h17 : claim_irq_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_23 = irq_i_gated_hsked_23 | irq_pend_clr_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_23 = irq_i_gated_hsked_23 | ~irq_pend_clr_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_23_T = 5'h17 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_419 = {{16'd0}, _sel_prio_23_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_23 = plic_addr == _GEN_419; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_23 = plic_we & sel_prio_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_24 = u_LevelGateway_23_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_24 = ~irq_pend_q_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_24 = irq_i_gated_valid_24 & irq_i_gated_ready_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_24 = rsp_rdata_id[6:0] == 7'h18 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_24 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h18 : claim_irq_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_24 = irq_i_gated_hsked_24 | irq_pend_clr_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_24 = irq_i_gated_hsked_24 | ~irq_pend_clr_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_24_T = 5'h18 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_420 = {{16'd0}, _sel_prio_24_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_24 = plic_addr == _GEN_420; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_24 = plic_we & sel_prio_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_25 = u_LevelGateway_24_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_25 = ~irq_pend_q_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_25 = irq_i_gated_valid_25 & irq_i_gated_ready_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_25 = rsp_rdata_id[6:0] == 7'h19 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_25 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h19 : claim_irq_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_25 = irq_i_gated_hsked_25 | irq_pend_clr_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_25 = irq_i_gated_hsked_25 | ~irq_pend_clr_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_25_T = 5'h19 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_421 = {{16'd0}, _sel_prio_25_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_25 = plic_addr == _GEN_421; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_25 = plic_we & sel_prio_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_26 = u_LevelGateway_25_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_26 = ~irq_pend_q_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_26 = irq_i_gated_valid_26 & irq_i_gated_ready_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_26 = rsp_rdata_id[6:0] == 7'h1a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_26 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1a : claim_irq_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_26 = irq_i_gated_hsked_26 | irq_pend_clr_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_26 = irq_i_gated_hsked_26 | ~irq_pend_clr_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_26_T = 5'h1a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_422 = {{16'd0}, _sel_prio_26_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_26 = plic_addr == _GEN_422; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_26 = plic_we & sel_prio_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_27 = u_LevelGateway_26_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_27 = ~irq_pend_q_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_27 = irq_i_gated_valid_27 & irq_i_gated_ready_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_27 = rsp_rdata_id[6:0] == 7'h1b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_27 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1b : claim_irq_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_27 = irq_i_gated_hsked_27 | irq_pend_clr_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_27 = irq_i_gated_hsked_27 | ~irq_pend_clr_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_27_T = 5'h1b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_423 = {{16'd0}, _sel_prio_27_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_27 = plic_addr == _GEN_423; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_27 = plic_we & sel_prio_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_28 = u_LevelGateway_27_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_28 = ~irq_pend_q_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_28 = irq_i_gated_valid_28 & irq_i_gated_ready_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_28 = rsp_rdata_id[6:0] == 7'h1c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_28 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1c : claim_irq_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_28 = irq_i_gated_hsked_28 | irq_pend_clr_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_28 = irq_i_gated_hsked_28 | ~irq_pend_clr_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_28_T = 5'h1c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_424 = {{16'd0}, _sel_prio_28_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_28 = plic_addr == _GEN_424; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_28 = plic_we & sel_prio_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_29 = u_LevelGateway_28_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_29 = ~irq_pend_q_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_29 = irq_i_gated_valid_29 & irq_i_gated_ready_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_29 = rsp_rdata_id[6:0] == 7'h1d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_29 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1d : claim_irq_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_29 = irq_i_gated_hsked_29 | irq_pend_clr_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_29 = irq_i_gated_hsked_29 | ~irq_pend_clr_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_29_T = 5'h1d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_425 = {{16'd0}, _sel_prio_29_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_29 = plic_addr == _GEN_425; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_29 = plic_we & sel_prio_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_30 = u_LevelGateway_29_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_30 = ~irq_pend_q_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_30 = irq_i_gated_valid_30 & irq_i_gated_ready_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_30 = rsp_rdata_id[6:0] == 7'h1e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_30 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1e : claim_irq_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_30 = irq_i_gated_hsked_30 | irq_pend_clr_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_30 = irq_i_gated_hsked_30 | ~irq_pend_clr_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_30_T = 5'h1e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_426 = {{16'd0}, _sel_prio_30_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_30 = plic_addr == _GEN_426; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_30 = plic_we & sel_prio_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_31 = u_LevelGateway_30_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_31 = ~irq_pend_q_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_31 = irq_i_gated_valid_31 & irq_i_gated_ready_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_31 = rsp_rdata_id[6:0] == 7'h1f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_31 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h1f : claim_irq_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_31 = irq_i_gated_hsked_31 | irq_pend_clr_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_31 = irq_i_gated_hsked_31 | ~irq_pend_clr_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [7:0] _sel_prio_31_T = 5'h1f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_427 = {{16'd0}, _sel_prio_31_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_31 = plic_addr == _GEN_427; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_31 = plic_we & sel_prio_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_32 = u_LevelGateway_31_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_32 = ~irq_pend_q_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_32 = irq_i_gated_valid_32 & irq_i_gated_ready_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_32 = rsp_rdata_id[6:0] == 7'h20 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_32 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h20 : claim_irq_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_32 = irq_i_gated_hsked_32 | irq_pend_clr_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_32 = irq_i_gated_hsked_32 | ~irq_pend_clr_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_32_T = 6'h20 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_428 = {{15'd0}, _sel_prio_32_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_32 = plic_addr == _GEN_428; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_32 = plic_we & sel_prio_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_33 = u_LevelGateway_32_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_33 = ~irq_pend_q_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_33 = irq_i_gated_valid_33 & irq_i_gated_ready_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_33 = rsp_rdata_id[6:0] == 7'h21 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_33 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h21 : claim_irq_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_33 = irq_i_gated_hsked_33 | irq_pend_clr_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_33 = irq_i_gated_hsked_33 | ~irq_pend_clr_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_33_T = 6'h21 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_429 = {{15'd0}, _sel_prio_33_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_33 = plic_addr == _GEN_429; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_33 = plic_we & sel_prio_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_34 = u_LevelGateway_33_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_34 = ~irq_pend_q_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_34 = irq_i_gated_valid_34 & irq_i_gated_ready_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_34 = rsp_rdata_id[6:0] == 7'h22 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_34 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h22 : claim_irq_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_34 = irq_i_gated_hsked_34 | irq_pend_clr_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_34 = irq_i_gated_hsked_34 | ~irq_pend_clr_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_34_T = 6'h22 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_430 = {{15'd0}, _sel_prio_34_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_34 = plic_addr == _GEN_430; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_34 = plic_we & sel_prio_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_35 = u_LevelGateway_34_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_35 = ~irq_pend_q_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_35 = irq_i_gated_valid_35 & irq_i_gated_ready_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_35 = rsp_rdata_id[6:0] == 7'h23 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_35 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h23 : claim_irq_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_35 = irq_i_gated_hsked_35 | irq_pend_clr_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_35 = irq_i_gated_hsked_35 | ~irq_pend_clr_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_35_T = 6'h23 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_431 = {{15'd0}, _sel_prio_35_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_35 = plic_addr == _GEN_431; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_35 = plic_we & sel_prio_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_36 = u_LevelGateway_35_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_36 = ~irq_pend_q_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_36 = irq_i_gated_valid_36 & irq_i_gated_ready_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_36 = rsp_rdata_id[6:0] == 7'h24 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_36 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h24 : claim_irq_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_36 = irq_i_gated_hsked_36 | irq_pend_clr_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_36 = irq_i_gated_hsked_36 | ~irq_pend_clr_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_36_T = 6'h24 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_432 = {{15'd0}, _sel_prio_36_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_36 = plic_addr == _GEN_432; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_36 = plic_we & sel_prio_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_37 = u_LevelGateway_36_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_37 = ~irq_pend_q_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_37 = irq_i_gated_valid_37 & irq_i_gated_ready_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_37 = rsp_rdata_id[6:0] == 7'h25 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_37 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h25 : claim_irq_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_37 = irq_i_gated_hsked_37 | irq_pend_clr_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_37 = irq_i_gated_hsked_37 | ~irq_pend_clr_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_37_T = 6'h25 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_433 = {{15'd0}, _sel_prio_37_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_37 = plic_addr == _GEN_433; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_37 = plic_we & sel_prio_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_38 = u_LevelGateway_37_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_38 = ~irq_pend_q_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_38 = irq_i_gated_valid_38 & irq_i_gated_ready_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_38 = rsp_rdata_id[6:0] == 7'h26 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_38 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h26 : claim_irq_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_38 = irq_i_gated_hsked_38 | irq_pend_clr_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_38 = irq_i_gated_hsked_38 | ~irq_pend_clr_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_38_T = 6'h26 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_434 = {{15'd0}, _sel_prio_38_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_38 = plic_addr == _GEN_434; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_38 = plic_we & sel_prio_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_39 = u_LevelGateway_38_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_39 = ~irq_pend_q_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_39 = irq_i_gated_valid_39 & irq_i_gated_ready_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_39 = rsp_rdata_id[6:0] == 7'h27 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_39 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h27 : claim_irq_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_39 = irq_i_gated_hsked_39 | irq_pend_clr_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_39 = irq_i_gated_hsked_39 | ~irq_pend_clr_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_39_T = 6'h27 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_435 = {{15'd0}, _sel_prio_39_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_39 = plic_addr == _GEN_435; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_39 = plic_we & sel_prio_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_40 = u_LevelGateway_39_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_40 = ~irq_pend_q_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_40 = irq_i_gated_valid_40 & irq_i_gated_ready_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_40 = rsp_rdata_id[6:0] == 7'h28 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_40 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h28 : claim_irq_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_40 = irq_i_gated_hsked_40 | irq_pend_clr_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_40 = irq_i_gated_hsked_40 | ~irq_pend_clr_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_40_T = 6'h28 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_436 = {{15'd0}, _sel_prio_40_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_40 = plic_addr == _GEN_436; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_40 = plic_we & sel_prio_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_41 = u_LevelGateway_40_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_41 = ~irq_pend_q_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_41 = irq_i_gated_valid_41 & irq_i_gated_ready_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_41 = rsp_rdata_id[6:0] == 7'h29 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_41 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h29 : claim_irq_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_41 = irq_i_gated_hsked_41 | irq_pend_clr_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_41 = irq_i_gated_hsked_41 | ~irq_pend_clr_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_41_T = 6'h29 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_437 = {{15'd0}, _sel_prio_41_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_41 = plic_addr == _GEN_437; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_41 = plic_we & sel_prio_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_42 = u_LevelGateway_41_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_42 = ~irq_pend_q_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_42 = irq_i_gated_valid_42 & irq_i_gated_ready_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_42 = rsp_rdata_id[6:0] == 7'h2a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_42 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2a : claim_irq_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_42 = irq_i_gated_hsked_42 | irq_pend_clr_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_42 = irq_i_gated_hsked_42 | ~irq_pend_clr_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_42_T = 6'h2a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_438 = {{15'd0}, _sel_prio_42_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_42 = plic_addr == _GEN_438; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_42 = plic_we & sel_prio_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_43 = u_LevelGateway_42_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_43 = ~irq_pend_q_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_43 = irq_i_gated_valid_43 & irq_i_gated_ready_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_43 = rsp_rdata_id[6:0] == 7'h2b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_43 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2b : claim_irq_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_43 = irq_i_gated_hsked_43 | irq_pend_clr_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_43 = irq_i_gated_hsked_43 | ~irq_pend_clr_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_43_T = 6'h2b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_439 = {{15'd0}, _sel_prio_43_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_43 = plic_addr == _GEN_439; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_43 = plic_we & sel_prio_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_44 = u_LevelGateway_43_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_44 = ~irq_pend_q_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_44 = irq_i_gated_valid_44 & irq_i_gated_ready_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_44 = rsp_rdata_id[6:0] == 7'h2c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_44 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2c : claim_irq_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_44 = irq_i_gated_hsked_44 | irq_pend_clr_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_44 = irq_i_gated_hsked_44 | ~irq_pend_clr_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_44_T = 6'h2c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_440 = {{15'd0}, _sel_prio_44_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_44 = plic_addr == _GEN_440; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_44 = plic_we & sel_prio_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_45 = u_LevelGateway_44_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_45 = ~irq_pend_q_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_45 = irq_i_gated_valid_45 & irq_i_gated_ready_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_45 = rsp_rdata_id[6:0] == 7'h2d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_45 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2d : claim_irq_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_45 = irq_i_gated_hsked_45 | irq_pend_clr_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_45 = irq_i_gated_hsked_45 | ~irq_pend_clr_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_45_T = 6'h2d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_441 = {{15'd0}, _sel_prio_45_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_45 = plic_addr == _GEN_441; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_45 = plic_we & sel_prio_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_46 = u_LevelGateway_45_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_46 = ~irq_pend_q_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_46 = irq_i_gated_valid_46 & irq_i_gated_ready_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_46 = rsp_rdata_id[6:0] == 7'h2e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_46 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2e : claim_irq_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_46 = irq_i_gated_hsked_46 | irq_pend_clr_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_46 = irq_i_gated_hsked_46 | ~irq_pend_clr_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_46_T = 6'h2e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_442 = {{15'd0}, _sel_prio_46_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_46 = plic_addr == _GEN_442; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_46 = plic_we & sel_prio_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_47 = u_LevelGateway_46_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_47 = ~irq_pend_q_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_47 = irq_i_gated_valid_47 & irq_i_gated_ready_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_47 = rsp_rdata_id[6:0] == 7'h2f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_47 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h2f : claim_irq_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_47 = irq_i_gated_hsked_47 | irq_pend_clr_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_47 = irq_i_gated_hsked_47 | ~irq_pend_clr_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_47_T = 6'h2f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_443 = {{15'd0}, _sel_prio_47_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_47 = plic_addr == _GEN_443; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_47 = plic_we & sel_prio_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_48 = u_LevelGateway_47_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_48 = ~irq_pend_q_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_48 = irq_i_gated_valid_48 & irq_i_gated_ready_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_48 = rsp_rdata_id[6:0] == 7'h30 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_48 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h30 : claim_irq_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_48 = irq_i_gated_hsked_48 | irq_pend_clr_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_48 = irq_i_gated_hsked_48 | ~irq_pend_clr_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_48_T = 6'h30 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_444 = {{15'd0}, _sel_prio_48_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_48 = plic_addr == _GEN_444; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_48 = plic_we & sel_prio_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_49 = u_LevelGateway_48_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_49 = ~irq_pend_q_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_49 = irq_i_gated_valid_49 & irq_i_gated_ready_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_49 = rsp_rdata_id[6:0] == 7'h31 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_49 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h31 : claim_irq_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_49 = irq_i_gated_hsked_49 | irq_pend_clr_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_49 = irq_i_gated_hsked_49 | ~irq_pend_clr_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_49_T = 6'h31 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_445 = {{15'd0}, _sel_prio_49_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_49 = plic_addr == _GEN_445; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_49 = plic_we & sel_prio_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_50 = u_LevelGateway_49_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_50 = ~irq_pend_q_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_50 = irq_i_gated_valid_50 & irq_i_gated_ready_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_50 = rsp_rdata_id[6:0] == 7'h32 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_50 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h32 : claim_irq_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_50 = irq_i_gated_hsked_50 | irq_pend_clr_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_50 = irq_i_gated_hsked_50 | ~irq_pend_clr_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_50_T = 6'h32 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_446 = {{15'd0}, _sel_prio_50_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_50 = plic_addr == _GEN_446; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_50 = plic_we & sel_prio_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_51 = u_LevelGateway_50_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_51 = ~irq_pend_q_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_51 = irq_i_gated_valid_51 & irq_i_gated_ready_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_51 = rsp_rdata_id[6:0] == 7'h33 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_51 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h33 : claim_irq_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_51 = irq_i_gated_hsked_51 | irq_pend_clr_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_51 = irq_i_gated_hsked_51 | ~irq_pend_clr_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_51_T = 6'h33 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_447 = {{15'd0}, _sel_prio_51_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_51 = plic_addr == _GEN_447; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_51 = plic_we & sel_prio_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_52 = u_LevelGateway_51_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_52 = ~irq_pend_q_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_52 = irq_i_gated_valid_52 & irq_i_gated_ready_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_52 = rsp_rdata_id[6:0] == 7'h34 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_52 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h34 : claim_irq_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_52 = irq_i_gated_hsked_52 | irq_pend_clr_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_52 = irq_i_gated_hsked_52 | ~irq_pend_clr_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_52_T = 6'h34 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_448 = {{15'd0}, _sel_prio_52_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_52 = plic_addr == _GEN_448; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_52 = plic_we & sel_prio_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_53 = u_LevelGateway_52_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_53 = ~irq_pend_q_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_53 = irq_i_gated_valid_53 & irq_i_gated_ready_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_53 = rsp_rdata_id[6:0] == 7'h35 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_53 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h35 : claim_irq_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_53 = irq_i_gated_hsked_53 | irq_pend_clr_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_53 = irq_i_gated_hsked_53 | ~irq_pend_clr_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_53_T = 6'h35 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_449 = {{15'd0}, _sel_prio_53_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_53 = plic_addr == _GEN_449; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_53 = plic_we & sel_prio_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_54 = u_LevelGateway_53_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_54 = ~irq_pend_q_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_54 = irq_i_gated_valid_54 & irq_i_gated_ready_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_54 = rsp_rdata_id[6:0] == 7'h36 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_54 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h36 : claim_irq_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_54 = irq_i_gated_hsked_54 | irq_pend_clr_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_54 = irq_i_gated_hsked_54 | ~irq_pend_clr_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_54_T = 6'h36 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_450 = {{15'd0}, _sel_prio_54_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_54 = plic_addr == _GEN_450; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_54 = plic_we & sel_prio_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_55 = u_LevelGateway_54_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_55 = ~irq_pend_q_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_55 = irq_i_gated_valid_55 & irq_i_gated_ready_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_55 = rsp_rdata_id[6:0] == 7'h37 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_55 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h37 : claim_irq_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_55 = irq_i_gated_hsked_55 | irq_pend_clr_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_55 = irq_i_gated_hsked_55 | ~irq_pend_clr_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_55_T = 6'h37 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_451 = {{15'd0}, _sel_prio_55_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_55 = plic_addr == _GEN_451; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_55 = plic_we & sel_prio_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_56 = u_LevelGateway_55_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_56 = ~irq_pend_q_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_56 = irq_i_gated_valid_56 & irq_i_gated_ready_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_56 = rsp_rdata_id[6:0] == 7'h38 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_56 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h38 : claim_irq_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_56 = irq_i_gated_hsked_56 | irq_pend_clr_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_56 = irq_i_gated_hsked_56 | ~irq_pend_clr_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_56_T = 6'h38 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_452 = {{15'd0}, _sel_prio_56_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_56 = plic_addr == _GEN_452; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_56 = plic_we & sel_prio_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_57 = u_LevelGateway_56_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_57 = ~irq_pend_q_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_57 = irq_i_gated_valid_57 & irq_i_gated_ready_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_57 = rsp_rdata_id[6:0] == 7'h39 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_57 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h39 : claim_irq_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_57 = irq_i_gated_hsked_57 | irq_pend_clr_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_57 = irq_i_gated_hsked_57 | ~irq_pend_clr_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_57_T = 6'h39 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_453 = {{15'd0}, _sel_prio_57_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_57 = plic_addr == _GEN_453; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_57 = plic_we & sel_prio_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_58 = u_LevelGateway_57_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_58 = ~irq_pend_q_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_58 = irq_i_gated_valid_58 & irq_i_gated_ready_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_58 = rsp_rdata_id[6:0] == 7'h3a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_58 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3a : claim_irq_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_58 = irq_i_gated_hsked_58 | irq_pend_clr_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_58 = irq_i_gated_hsked_58 | ~irq_pend_clr_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_58_T = 6'h3a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_454 = {{15'd0}, _sel_prio_58_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_58 = plic_addr == _GEN_454; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_58 = plic_we & sel_prio_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_59 = u_LevelGateway_58_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_59 = ~irq_pend_q_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_59 = irq_i_gated_valid_59 & irq_i_gated_ready_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_59 = rsp_rdata_id[6:0] == 7'h3b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_59 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3b : claim_irq_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_59 = irq_i_gated_hsked_59 | irq_pend_clr_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_59 = irq_i_gated_hsked_59 | ~irq_pend_clr_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_59_T = 6'h3b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_455 = {{15'd0}, _sel_prio_59_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_59 = plic_addr == _GEN_455; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_59 = plic_we & sel_prio_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_60 = u_LevelGateway_59_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_60 = ~irq_pend_q_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_60 = irq_i_gated_valid_60 & irq_i_gated_ready_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_60 = rsp_rdata_id[6:0] == 7'h3c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_60 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3c : claim_irq_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_60 = irq_i_gated_hsked_60 | irq_pend_clr_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_60 = irq_i_gated_hsked_60 | ~irq_pend_clr_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_60_T = 6'h3c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_456 = {{15'd0}, _sel_prio_60_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_60 = plic_addr == _GEN_456; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_60 = plic_we & sel_prio_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_61 = u_LevelGateway_60_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_61 = ~irq_pend_q_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_61 = irq_i_gated_valid_61 & irq_i_gated_ready_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_61 = rsp_rdata_id[6:0] == 7'h3d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_61 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3d : claim_irq_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_61 = irq_i_gated_hsked_61 | irq_pend_clr_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_61 = irq_i_gated_hsked_61 | ~irq_pend_clr_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_61_T = 6'h3d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_457 = {{15'd0}, _sel_prio_61_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_61 = plic_addr == _GEN_457; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_61 = plic_we & sel_prio_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_62 = u_LevelGateway_61_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_62 = ~irq_pend_q_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_62 = irq_i_gated_valid_62 & irq_i_gated_ready_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_62 = rsp_rdata_id[6:0] == 7'h3e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_62 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3e : claim_irq_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_62 = irq_i_gated_hsked_62 | irq_pend_clr_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_62 = irq_i_gated_hsked_62 | ~irq_pend_clr_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_62_T = 6'h3e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_458 = {{15'd0}, _sel_prio_62_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_62 = plic_addr == _GEN_458; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_62 = plic_we & sel_prio_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_63 = u_LevelGateway_62_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_63 = ~irq_pend_q_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_63 = irq_i_gated_valid_63 & irq_i_gated_ready_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_63 = rsp_rdata_id[6:0] == 7'h3f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_63 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h3f : claim_irq_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_63 = irq_i_gated_hsked_63 | irq_pend_clr_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_63 = irq_i_gated_hsked_63 | ~irq_pend_clr_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [8:0] _sel_prio_63_T = 6'h3f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_459 = {{15'd0}, _sel_prio_63_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_63 = plic_addr == _GEN_459; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_63 = plic_we & sel_prio_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_64 = u_LevelGateway_63_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_64 = ~irq_pend_q_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_64 = irq_i_gated_valid_64 & irq_i_gated_ready_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_64 = rsp_rdata_id[6:0] == 7'h40 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_64 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h40 : claim_irq_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_64 = irq_i_gated_hsked_64 | irq_pend_clr_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_64 = irq_i_gated_hsked_64 | ~irq_pend_clr_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_64_T = 7'h40 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_460 = {{14'd0}, _sel_prio_64_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_64 = plic_addr == _GEN_460; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_64 = plic_we & sel_prio_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_65 = u_LevelGateway_64_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_65 = ~irq_pend_q_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_65 = irq_i_gated_valid_65 & irq_i_gated_ready_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_65 = rsp_rdata_id[6:0] == 7'h41 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_65 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h41 : claim_irq_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_65 = irq_i_gated_hsked_65 | irq_pend_clr_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_65 = irq_i_gated_hsked_65 | ~irq_pend_clr_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_65_T = 7'h41 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_461 = {{14'd0}, _sel_prio_65_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_65 = plic_addr == _GEN_461; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_65 = plic_we & sel_prio_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_66 = u_LevelGateway_65_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_66 = ~irq_pend_q_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_66 = irq_i_gated_valid_66 & irq_i_gated_ready_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_66 = rsp_rdata_id[6:0] == 7'h42 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_66 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h42 : claim_irq_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_66 = irq_i_gated_hsked_66 | irq_pend_clr_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_66 = irq_i_gated_hsked_66 | ~irq_pend_clr_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_66_T = 7'h42 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_462 = {{14'd0}, _sel_prio_66_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_66 = plic_addr == _GEN_462; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_66 = plic_we & sel_prio_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_67 = u_LevelGateway_66_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_67 = ~irq_pend_q_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_67 = irq_i_gated_valid_67 & irq_i_gated_ready_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_67 = rsp_rdata_id[6:0] == 7'h43 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_67 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h43 : claim_irq_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_67 = irq_i_gated_hsked_67 | irq_pend_clr_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_67 = irq_i_gated_hsked_67 | ~irq_pend_clr_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_67_T = 7'h43 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_463 = {{14'd0}, _sel_prio_67_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_67 = plic_addr == _GEN_463; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_67 = plic_we & sel_prio_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_68 = u_LevelGateway_67_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_68 = ~irq_pend_q_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_68 = irq_i_gated_valid_68 & irq_i_gated_ready_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_68 = rsp_rdata_id[6:0] == 7'h44 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_68 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h44 : claim_irq_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_68 = irq_i_gated_hsked_68 | irq_pend_clr_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_68 = irq_i_gated_hsked_68 | ~irq_pend_clr_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_68_T = 7'h44 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_464 = {{14'd0}, _sel_prio_68_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_68 = plic_addr == _GEN_464; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_68 = plic_we & sel_prio_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_69 = u_LevelGateway_68_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_69 = ~irq_pend_q_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_69 = irq_i_gated_valid_69 & irq_i_gated_ready_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_69 = rsp_rdata_id[6:0] == 7'h45 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_69 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h45 : claim_irq_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_69 = irq_i_gated_hsked_69 | irq_pend_clr_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_69 = irq_i_gated_hsked_69 | ~irq_pend_clr_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_69_T = 7'h45 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_465 = {{14'd0}, _sel_prio_69_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_69 = plic_addr == _GEN_465; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_69 = plic_we & sel_prio_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_70 = u_LevelGateway_69_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_70 = ~irq_pend_q_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_70 = irq_i_gated_valid_70 & irq_i_gated_ready_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_70 = rsp_rdata_id[6:0] == 7'h46 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_70 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h46 : claim_irq_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_70 = irq_i_gated_hsked_70 | irq_pend_clr_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_70 = irq_i_gated_hsked_70 | ~irq_pend_clr_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_70_T = 7'h46 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_466 = {{14'd0}, _sel_prio_70_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_70 = plic_addr == _GEN_466; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_70 = plic_we & sel_prio_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_71 = u_LevelGateway_70_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_71 = ~irq_pend_q_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_71 = irq_i_gated_valid_71 & irq_i_gated_ready_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_71 = rsp_rdata_id[6:0] == 7'h47 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_71 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h47 : claim_irq_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_71 = irq_i_gated_hsked_71 | irq_pend_clr_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_71 = irq_i_gated_hsked_71 | ~irq_pend_clr_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_71_T = 7'h47 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_467 = {{14'd0}, _sel_prio_71_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_71 = plic_addr == _GEN_467; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_71 = plic_we & sel_prio_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_72 = u_LevelGateway_71_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_72 = ~irq_pend_q_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_72 = irq_i_gated_valid_72 & irq_i_gated_ready_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_72 = rsp_rdata_id[6:0] == 7'h48 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_72 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h48 : claim_irq_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_72 = irq_i_gated_hsked_72 | irq_pend_clr_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_72 = irq_i_gated_hsked_72 | ~irq_pend_clr_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_72_T = 7'h48 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_468 = {{14'd0}, _sel_prio_72_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_72 = plic_addr == _GEN_468; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_72 = plic_we & sel_prio_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_73 = u_LevelGateway_72_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_73 = ~irq_pend_q_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_73 = irq_i_gated_valid_73 & irq_i_gated_ready_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_73 = rsp_rdata_id[6:0] == 7'h49 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_73 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h49 : claim_irq_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_73 = irq_i_gated_hsked_73 | irq_pend_clr_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_73 = irq_i_gated_hsked_73 | ~irq_pend_clr_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_73_T = 7'h49 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_469 = {{14'd0}, _sel_prio_73_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_73 = plic_addr == _GEN_469; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_73 = plic_we & sel_prio_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_74 = u_LevelGateway_73_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_74 = ~irq_pend_q_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_74 = irq_i_gated_valid_74 & irq_i_gated_ready_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_74 = rsp_rdata_id[6:0] == 7'h4a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_74 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4a : claim_irq_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_74 = irq_i_gated_hsked_74 | irq_pend_clr_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_74 = irq_i_gated_hsked_74 | ~irq_pend_clr_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_74_T = 7'h4a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_470 = {{14'd0}, _sel_prio_74_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_74 = plic_addr == _GEN_470; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_74 = plic_we & sel_prio_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_75 = u_LevelGateway_74_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_75 = ~irq_pend_q_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_75 = irq_i_gated_valid_75 & irq_i_gated_ready_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_75 = rsp_rdata_id[6:0] == 7'h4b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_75 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4b : claim_irq_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_75 = irq_i_gated_hsked_75 | irq_pend_clr_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_75 = irq_i_gated_hsked_75 | ~irq_pend_clr_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_75_T = 7'h4b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_471 = {{14'd0}, _sel_prio_75_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_75 = plic_addr == _GEN_471; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_75 = plic_we & sel_prio_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_76 = u_LevelGateway_75_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_76 = ~irq_pend_q_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_76 = irq_i_gated_valid_76 & irq_i_gated_ready_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_76 = rsp_rdata_id[6:0] == 7'h4c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_76 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4c : claim_irq_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_76 = irq_i_gated_hsked_76 | irq_pend_clr_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_76 = irq_i_gated_hsked_76 | ~irq_pend_clr_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_76_T = 7'h4c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_472 = {{14'd0}, _sel_prio_76_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_76 = plic_addr == _GEN_472; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_76 = plic_we & sel_prio_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_77 = u_LevelGateway_76_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_77 = ~irq_pend_q_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_77 = irq_i_gated_valid_77 & irq_i_gated_ready_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_77 = rsp_rdata_id[6:0] == 7'h4d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_77 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4d : claim_irq_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_77 = irq_i_gated_hsked_77 | irq_pend_clr_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_77 = irq_i_gated_hsked_77 | ~irq_pend_clr_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_77_T = 7'h4d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_473 = {{14'd0}, _sel_prio_77_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_77 = plic_addr == _GEN_473; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_77 = plic_we & sel_prio_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_78 = u_LevelGateway_77_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_78 = ~irq_pend_q_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_78 = irq_i_gated_valid_78 & irq_i_gated_ready_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_78 = rsp_rdata_id[6:0] == 7'h4e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_78 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4e : claim_irq_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_78 = irq_i_gated_hsked_78 | irq_pend_clr_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_78 = irq_i_gated_hsked_78 | ~irq_pend_clr_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_78_T = 7'h4e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_474 = {{14'd0}, _sel_prio_78_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_78 = plic_addr == _GEN_474; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_78 = plic_we & sel_prio_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_79 = u_LevelGateway_78_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_79 = ~irq_pend_q_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_79 = irq_i_gated_valid_79 & irq_i_gated_ready_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_79 = rsp_rdata_id[6:0] == 7'h4f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_79 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h4f : claim_irq_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_79 = irq_i_gated_hsked_79 | irq_pend_clr_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_79 = irq_i_gated_hsked_79 | ~irq_pend_clr_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_79_T = 7'h4f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_475 = {{14'd0}, _sel_prio_79_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_79 = plic_addr == _GEN_475; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_79 = plic_we & sel_prio_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_80 = u_LevelGateway_79_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_80 = ~irq_pend_q_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_80 = irq_i_gated_valid_80 & irq_i_gated_ready_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_80 = rsp_rdata_id[6:0] == 7'h50 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_80 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h50 : claim_irq_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_80 = irq_i_gated_hsked_80 | irq_pend_clr_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_80 = irq_i_gated_hsked_80 | ~irq_pend_clr_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_80_T = 7'h50 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_476 = {{14'd0}, _sel_prio_80_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_80 = plic_addr == _GEN_476; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_80 = plic_we & sel_prio_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_81 = u_LevelGateway_80_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_81 = ~irq_pend_q_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_81 = irq_i_gated_valid_81 & irq_i_gated_ready_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_81 = rsp_rdata_id[6:0] == 7'h51 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_81 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h51 : claim_irq_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_81 = irq_i_gated_hsked_81 | irq_pend_clr_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_81 = irq_i_gated_hsked_81 | ~irq_pend_clr_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_81_T = 7'h51 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_477 = {{14'd0}, _sel_prio_81_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_81 = plic_addr == _GEN_477; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_81 = plic_we & sel_prio_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_82 = u_LevelGateway_81_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_82 = ~irq_pend_q_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_82 = irq_i_gated_valid_82 & irq_i_gated_ready_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_82 = rsp_rdata_id[6:0] == 7'h52 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_82 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h52 : claim_irq_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_82 = irq_i_gated_hsked_82 | irq_pend_clr_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_82 = irq_i_gated_hsked_82 | ~irq_pend_clr_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_82_T = 7'h52 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_478 = {{14'd0}, _sel_prio_82_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_82 = plic_addr == _GEN_478; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_82 = plic_we & sel_prio_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_83 = u_LevelGateway_82_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_83 = ~irq_pend_q_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_83 = irq_i_gated_valid_83 & irq_i_gated_ready_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_83 = rsp_rdata_id[6:0] == 7'h53 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_83 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h53 : claim_irq_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_83 = irq_i_gated_hsked_83 | irq_pend_clr_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_83 = irq_i_gated_hsked_83 | ~irq_pend_clr_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_83_T = 7'h53 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_479 = {{14'd0}, _sel_prio_83_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_83 = plic_addr == _GEN_479; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_83 = plic_we & sel_prio_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_84 = u_LevelGateway_83_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_84 = ~irq_pend_q_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_84 = irq_i_gated_valid_84 & irq_i_gated_ready_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_84 = rsp_rdata_id[6:0] == 7'h54 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_84 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h54 : claim_irq_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_84 = irq_i_gated_hsked_84 | irq_pend_clr_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_84 = irq_i_gated_hsked_84 | ~irq_pend_clr_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_84_T = 7'h54 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_480 = {{14'd0}, _sel_prio_84_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_84 = plic_addr == _GEN_480; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_84 = plic_we & sel_prio_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_85 = u_LevelGateway_84_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_85 = ~irq_pend_q_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_85 = irq_i_gated_valid_85 & irq_i_gated_ready_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_85 = rsp_rdata_id[6:0] == 7'h55 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_85 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h55 : claim_irq_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_85 = irq_i_gated_hsked_85 | irq_pend_clr_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_85 = irq_i_gated_hsked_85 | ~irq_pend_clr_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_85_T = 7'h55 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_481 = {{14'd0}, _sel_prio_85_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_85 = plic_addr == _GEN_481; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_85 = plic_we & sel_prio_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_86 = u_LevelGateway_85_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_86 = ~irq_pend_q_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_86 = irq_i_gated_valid_86 & irq_i_gated_ready_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_86 = rsp_rdata_id[6:0] == 7'h56 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_86 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h56 : claim_irq_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_86 = irq_i_gated_hsked_86 | irq_pend_clr_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_86 = irq_i_gated_hsked_86 | ~irq_pend_clr_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_86_T = 7'h56 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_482 = {{14'd0}, _sel_prio_86_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_86 = plic_addr == _GEN_482; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_86 = plic_we & sel_prio_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_87 = u_LevelGateway_86_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_87 = ~irq_pend_q_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_87 = irq_i_gated_valid_87 & irq_i_gated_ready_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_87 = rsp_rdata_id[6:0] == 7'h57 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_87 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h57 : claim_irq_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_87 = irq_i_gated_hsked_87 | irq_pend_clr_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_87 = irq_i_gated_hsked_87 | ~irq_pend_clr_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_87_T = 7'h57 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_483 = {{14'd0}, _sel_prio_87_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_87 = plic_addr == _GEN_483; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_87 = plic_we & sel_prio_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_88 = u_LevelGateway_87_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_88 = ~irq_pend_q_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_88 = irq_i_gated_valid_88 & irq_i_gated_ready_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_88 = rsp_rdata_id[6:0] == 7'h58 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_88 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h58 : claim_irq_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_88 = irq_i_gated_hsked_88 | irq_pend_clr_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_88 = irq_i_gated_hsked_88 | ~irq_pend_clr_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_88_T = 7'h58 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_484 = {{14'd0}, _sel_prio_88_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_88 = plic_addr == _GEN_484; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_88 = plic_we & sel_prio_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_89 = u_LevelGateway_88_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_89 = ~irq_pend_q_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_89 = irq_i_gated_valid_89 & irq_i_gated_ready_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_89 = rsp_rdata_id[6:0] == 7'h59 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_89 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h59 : claim_irq_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_89 = irq_i_gated_hsked_89 | irq_pend_clr_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_89 = irq_i_gated_hsked_89 | ~irq_pend_clr_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_89_T = 7'h59 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_485 = {{14'd0}, _sel_prio_89_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_89 = plic_addr == _GEN_485; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_89 = plic_we & sel_prio_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_90 = u_LevelGateway_89_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_90 = ~irq_pend_q_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_90 = irq_i_gated_valid_90 & irq_i_gated_ready_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_90 = rsp_rdata_id[6:0] == 7'h5a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_90 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5a : claim_irq_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_90 = irq_i_gated_hsked_90 | irq_pend_clr_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_90 = irq_i_gated_hsked_90 | ~irq_pend_clr_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_90_T = 7'h5a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_486 = {{14'd0}, _sel_prio_90_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_90 = plic_addr == _GEN_486; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_90 = plic_we & sel_prio_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_91 = u_LevelGateway_90_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_91 = ~irq_pend_q_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_91 = irq_i_gated_valid_91 & irq_i_gated_ready_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_91 = rsp_rdata_id[6:0] == 7'h5b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_91 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5b : claim_irq_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_91 = irq_i_gated_hsked_91 | irq_pend_clr_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_91 = irq_i_gated_hsked_91 | ~irq_pend_clr_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_91_T = 7'h5b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_487 = {{14'd0}, _sel_prio_91_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_91 = plic_addr == _GEN_487; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_91 = plic_we & sel_prio_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_92 = u_LevelGateway_91_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_92 = ~irq_pend_q_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_92 = irq_i_gated_valid_92 & irq_i_gated_ready_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_92 = rsp_rdata_id[6:0] == 7'h5c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_92 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5c : claim_irq_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_92 = irq_i_gated_hsked_92 | irq_pend_clr_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_92 = irq_i_gated_hsked_92 | ~irq_pend_clr_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_92_T = 7'h5c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_488 = {{14'd0}, _sel_prio_92_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_92 = plic_addr == _GEN_488; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_92 = plic_we & sel_prio_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_93 = u_LevelGateway_92_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_93 = ~irq_pend_q_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_93 = irq_i_gated_valid_93 & irq_i_gated_ready_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_93 = rsp_rdata_id[6:0] == 7'h5d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_93 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5d : claim_irq_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_93 = irq_i_gated_hsked_93 | irq_pend_clr_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_93 = irq_i_gated_hsked_93 | ~irq_pend_clr_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_93_T = 7'h5d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_489 = {{14'd0}, _sel_prio_93_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_93 = plic_addr == _GEN_489; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_93 = plic_we & sel_prio_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_94 = u_LevelGateway_93_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_94 = ~irq_pend_q_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_94 = irq_i_gated_valid_94 & irq_i_gated_ready_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_94 = rsp_rdata_id[6:0] == 7'h5e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_94 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5e : claim_irq_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_94 = irq_i_gated_hsked_94 | irq_pend_clr_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_94 = irq_i_gated_hsked_94 | ~irq_pend_clr_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_94_T = 7'h5e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_490 = {{14'd0}, _sel_prio_94_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_94 = plic_addr == _GEN_490; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_94 = plic_we & sel_prio_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_95 = u_LevelGateway_94_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_95 = ~irq_pend_q_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_95 = irq_i_gated_valid_95 & irq_i_gated_ready_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_95 = rsp_rdata_id[6:0] == 7'h5f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_95 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h5f : claim_irq_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_95 = irq_i_gated_hsked_95 | irq_pend_clr_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_95 = irq_i_gated_hsked_95 | ~irq_pend_clr_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_95_T = 7'h5f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_491 = {{14'd0}, _sel_prio_95_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_95 = plic_addr == _GEN_491; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_95 = plic_we & sel_prio_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_96 = u_LevelGateway_95_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_96 = ~irq_pend_q_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_96 = irq_i_gated_valid_96 & irq_i_gated_ready_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_96 = rsp_rdata_id[6:0] == 7'h60 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_96 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h60 : claim_irq_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_96 = irq_i_gated_hsked_96 | irq_pend_clr_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_96 = irq_i_gated_hsked_96 | ~irq_pend_clr_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_96_T = 7'h60 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_492 = {{14'd0}, _sel_prio_96_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_96 = plic_addr == _GEN_492; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_96 = plic_we & sel_prio_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_97 = u_LevelGateway_96_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_97 = ~irq_pend_q_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_97 = irq_i_gated_valid_97 & irq_i_gated_ready_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_97 = rsp_rdata_id[6:0] == 7'h61 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_97 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h61 : claim_irq_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_97 = irq_i_gated_hsked_97 | irq_pend_clr_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_97 = irq_i_gated_hsked_97 | ~irq_pend_clr_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_97_T = 7'h61 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_493 = {{14'd0}, _sel_prio_97_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_97 = plic_addr == _GEN_493; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_97 = plic_we & sel_prio_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_98 = u_LevelGateway_97_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_98 = ~irq_pend_q_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_98 = irq_i_gated_valid_98 & irq_i_gated_ready_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_98 = rsp_rdata_id[6:0] == 7'h62 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_98 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h62 : claim_irq_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_98 = irq_i_gated_hsked_98 | irq_pend_clr_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_98 = irq_i_gated_hsked_98 | ~irq_pend_clr_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_98_T = 7'h62 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_494 = {{14'd0}, _sel_prio_98_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_98 = plic_addr == _GEN_494; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_98 = plic_we & sel_prio_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_99 = u_LevelGateway_98_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_99 = ~irq_pend_q_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_99 = irq_i_gated_valid_99 & irq_i_gated_ready_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_99 = rsp_rdata_id[6:0] == 7'h63 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_99 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h63 : claim_irq_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_99 = irq_i_gated_hsked_99 | irq_pend_clr_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_99 = irq_i_gated_hsked_99 | ~irq_pend_clr_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_99_T = 7'h63 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_495 = {{14'd0}, _sel_prio_99_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_99 = plic_addr == _GEN_495; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_99 = plic_we & sel_prio_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_100 = u_LevelGateway_99_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_100 = ~irq_pend_q_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_100 = irq_i_gated_valid_100 & irq_i_gated_ready_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_100 = rsp_rdata_id[6:0] == 7'h64 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_100 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h64 : claim_irq_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_100 = irq_i_gated_hsked_100 | irq_pend_clr_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_100 = irq_i_gated_hsked_100 | ~irq_pend_clr_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_100_T = 7'h64 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_496 = {{14'd0}, _sel_prio_100_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_100 = plic_addr == _GEN_496; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_100 = plic_we & sel_prio_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_101 = u_LevelGateway_100_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_101 = ~irq_pend_q_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_101 = irq_i_gated_valid_101 & irq_i_gated_ready_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_101 = rsp_rdata_id[6:0] == 7'h65 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_101 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h65 : claim_irq_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_101 = irq_i_gated_hsked_101 | irq_pend_clr_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_101 = irq_i_gated_hsked_101 | ~irq_pend_clr_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_101_T = 7'h65 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_497 = {{14'd0}, _sel_prio_101_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_101 = plic_addr == _GEN_497; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_101 = plic_we & sel_prio_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_102 = u_LevelGateway_101_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_102 = ~irq_pend_q_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_102 = irq_i_gated_valid_102 & irq_i_gated_ready_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_102 = rsp_rdata_id[6:0] == 7'h66 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_102 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h66 : claim_irq_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_102 = irq_i_gated_hsked_102 | irq_pend_clr_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_102 = irq_i_gated_hsked_102 | ~irq_pend_clr_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_102_T = 7'h66 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_498 = {{14'd0}, _sel_prio_102_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_102 = plic_addr == _GEN_498; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_102 = plic_we & sel_prio_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_103 = u_LevelGateway_102_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_103 = ~irq_pend_q_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_103 = irq_i_gated_valid_103 & irq_i_gated_ready_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_103 = rsp_rdata_id[6:0] == 7'h67 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_103 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h67 : claim_irq_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_103 = irq_i_gated_hsked_103 | irq_pend_clr_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_103 = irq_i_gated_hsked_103 | ~irq_pend_clr_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_103_T = 7'h67 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_499 = {{14'd0}, _sel_prio_103_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_103 = plic_addr == _GEN_499; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_103 = plic_we & sel_prio_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_104 = u_LevelGateway_103_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_104 = ~irq_pend_q_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_104 = irq_i_gated_valid_104 & irq_i_gated_ready_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_104 = rsp_rdata_id[6:0] == 7'h68 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_104 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h68 : claim_irq_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_104 = irq_i_gated_hsked_104 | irq_pend_clr_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_104 = irq_i_gated_hsked_104 | ~irq_pend_clr_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_104_T = 7'h68 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_500 = {{14'd0}, _sel_prio_104_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_104 = plic_addr == _GEN_500; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_104 = plic_we & sel_prio_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_105 = u_LevelGateway_104_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_105 = ~irq_pend_q_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_105 = irq_i_gated_valid_105 & irq_i_gated_ready_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_105 = rsp_rdata_id[6:0] == 7'h69 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_105 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h69 : claim_irq_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_105 = irq_i_gated_hsked_105 | irq_pend_clr_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_105 = irq_i_gated_hsked_105 | ~irq_pend_clr_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_105_T = 7'h69 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_501 = {{14'd0}, _sel_prio_105_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_105 = plic_addr == _GEN_501; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_105 = plic_we & sel_prio_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_106 = u_LevelGateway_105_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_106 = ~irq_pend_q_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_106 = irq_i_gated_valid_106 & irq_i_gated_ready_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_106 = rsp_rdata_id[6:0] == 7'h6a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_106 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6a : claim_irq_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_106 = irq_i_gated_hsked_106 | irq_pend_clr_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_106 = irq_i_gated_hsked_106 | ~irq_pend_clr_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_106_T = 7'h6a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_502 = {{14'd0}, _sel_prio_106_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_106 = plic_addr == _GEN_502; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_106 = plic_we & sel_prio_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_107 = u_LevelGateway_106_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_107 = ~irq_pend_q_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_107 = irq_i_gated_valid_107 & irq_i_gated_ready_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_107 = rsp_rdata_id[6:0] == 7'h6b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_107 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6b : claim_irq_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_107 = irq_i_gated_hsked_107 | irq_pend_clr_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_107 = irq_i_gated_hsked_107 | ~irq_pend_clr_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_107_T = 7'h6b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_503 = {{14'd0}, _sel_prio_107_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_107 = plic_addr == _GEN_503; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_107 = plic_we & sel_prio_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_108 = u_LevelGateway_107_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_108 = ~irq_pend_q_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_108 = irq_i_gated_valid_108 & irq_i_gated_ready_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_108 = rsp_rdata_id[6:0] == 7'h6c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_108 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6c : claim_irq_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_108 = irq_i_gated_hsked_108 | irq_pend_clr_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_108 = irq_i_gated_hsked_108 | ~irq_pend_clr_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_108_T = 7'h6c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_504 = {{14'd0}, _sel_prio_108_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_108 = plic_addr == _GEN_504; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_108 = plic_we & sel_prio_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_109 = u_LevelGateway_108_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_109 = ~irq_pend_q_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_109 = irq_i_gated_valid_109 & irq_i_gated_ready_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_109 = rsp_rdata_id[6:0] == 7'h6d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_109 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6d : claim_irq_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_109 = irq_i_gated_hsked_109 | irq_pend_clr_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_109 = irq_i_gated_hsked_109 | ~irq_pend_clr_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_109_T = 7'h6d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_505 = {{14'd0}, _sel_prio_109_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_109 = plic_addr == _GEN_505; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_109 = plic_we & sel_prio_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_110 = u_LevelGateway_109_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_110 = ~irq_pend_q_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_110 = irq_i_gated_valid_110 & irq_i_gated_ready_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_110 = rsp_rdata_id[6:0] == 7'h6e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_110 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6e : claim_irq_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_110 = irq_i_gated_hsked_110 | irq_pend_clr_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_110 = irq_i_gated_hsked_110 | ~irq_pend_clr_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_110_T = 7'h6e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_506 = {{14'd0}, _sel_prio_110_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_110 = plic_addr == _GEN_506; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_110 = plic_we & sel_prio_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_111 = u_LevelGateway_110_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_111 = ~irq_pend_q_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_111 = irq_i_gated_valid_111 & irq_i_gated_ready_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_111 = rsp_rdata_id[6:0] == 7'h6f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_111 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h6f : claim_irq_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_111 = irq_i_gated_hsked_111 | irq_pend_clr_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_111 = irq_i_gated_hsked_111 | ~irq_pend_clr_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_111_T = 7'h6f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_507 = {{14'd0}, _sel_prio_111_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_111 = plic_addr == _GEN_507; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_111 = plic_we & sel_prio_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_112 = u_LevelGateway_111_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_112 = ~irq_pend_q_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_112 = irq_i_gated_valid_112 & irq_i_gated_ready_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_112 = rsp_rdata_id[6:0] == 7'h70 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_112 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h70 : claim_irq_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_112 = irq_i_gated_hsked_112 | irq_pend_clr_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_112 = irq_i_gated_hsked_112 | ~irq_pend_clr_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_112_T = 7'h70 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_508 = {{14'd0}, _sel_prio_112_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_112 = plic_addr == _GEN_508; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_112 = plic_we & sel_prio_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_113 = u_LevelGateway_112_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_113 = ~irq_pend_q_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_113 = irq_i_gated_valid_113 & irq_i_gated_ready_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_113 = rsp_rdata_id[6:0] == 7'h71 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_113 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h71 : claim_irq_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_113 = irq_i_gated_hsked_113 | irq_pend_clr_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_113 = irq_i_gated_hsked_113 | ~irq_pend_clr_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_113_T = 7'h71 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_509 = {{14'd0}, _sel_prio_113_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_113 = plic_addr == _GEN_509; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_113 = plic_we & sel_prio_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_114 = u_LevelGateway_113_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_114 = ~irq_pend_q_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_114 = irq_i_gated_valid_114 & irq_i_gated_ready_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_114 = rsp_rdata_id[6:0] == 7'h72 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_114 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h72 : claim_irq_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_114 = irq_i_gated_hsked_114 | irq_pend_clr_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_114 = irq_i_gated_hsked_114 | ~irq_pend_clr_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_114_T = 7'h72 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_510 = {{14'd0}, _sel_prio_114_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_114 = plic_addr == _GEN_510; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_114 = plic_we & sel_prio_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_115 = u_LevelGateway_114_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_115 = ~irq_pend_q_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_115 = irq_i_gated_valid_115 & irq_i_gated_ready_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_115 = rsp_rdata_id[6:0] == 7'h73 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_115 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h73 : claim_irq_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_115 = irq_i_gated_hsked_115 | irq_pend_clr_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_115 = irq_i_gated_hsked_115 | ~irq_pend_clr_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_115_T = 7'h73 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_511 = {{14'd0}, _sel_prio_115_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_115 = plic_addr == _GEN_511; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_115 = plic_we & sel_prio_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_116 = u_LevelGateway_115_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_116 = ~irq_pend_q_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_116 = irq_i_gated_valid_116 & irq_i_gated_ready_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_116 = rsp_rdata_id[6:0] == 7'h74 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_116 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h74 : claim_irq_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_116 = irq_i_gated_hsked_116 | irq_pend_clr_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_116 = irq_i_gated_hsked_116 | ~irq_pend_clr_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_116_T = 7'h74 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_512 = {{14'd0}, _sel_prio_116_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_116 = plic_addr == _GEN_512; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_116 = plic_we & sel_prio_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_117 = u_LevelGateway_116_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_117 = ~irq_pend_q_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_117 = irq_i_gated_valid_117 & irq_i_gated_ready_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_117 = rsp_rdata_id[6:0] == 7'h75 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_117 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h75 : claim_irq_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_117 = irq_i_gated_hsked_117 | irq_pend_clr_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_117 = irq_i_gated_hsked_117 | ~irq_pend_clr_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_117_T = 7'h75 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_513 = {{14'd0}, _sel_prio_117_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_117 = plic_addr == _GEN_513; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_117 = plic_we & sel_prio_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_118 = u_LevelGateway_117_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_118 = ~irq_pend_q_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_118 = irq_i_gated_valid_118 & irq_i_gated_ready_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_118 = rsp_rdata_id[6:0] == 7'h76 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_118 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h76 : claim_irq_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_118 = irq_i_gated_hsked_118 | irq_pend_clr_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_118 = irq_i_gated_hsked_118 | ~irq_pend_clr_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_118_T = 7'h76 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_514 = {{14'd0}, _sel_prio_118_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_118 = plic_addr == _GEN_514; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_118 = plic_we & sel_prio_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_119 = u_LevelGateway_118_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_119 = ~irq_pend_q_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_119 = irq_i_gated_valid_119 & irq_i_gated_ready_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_119 = rsp_rdata_id[6:0] == 7'h77 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_119 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h77 : claim_irq_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_119 = irq_i_gated_hsked_119 | irq_pend_clr_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_119 = irq_i_gated_hsked_119 | ~irq_pend_clr_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_119_T = 7'h77 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_515 = {{14'd0}, _sel_prio_119_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_119 = plic_addr == _GEN_515; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_119 = plic_we & sel_prio_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_120 = u_LevelGateway_119_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_120 = ~irq_pend_q_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_120 = irq_i_gated_valid_120 & irq_i_gated_ready_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_120 = rsp_rdata_id[6:0] == 7'h78 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_120 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h78 : claim_irq_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_120 = irq_i_gated_hsked_120 | irq_pend_clr_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_120 = irq_i_gated_hsked_120 | ~irq_pend_clr_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_120_T = 7'h78 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_516 = {{14'd0}, _sel_prio_120_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_120 = plic_addr == _GEN_516; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_120 = plic_we & sel_prio_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_121 = u_LevelGateway_120_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_121 = ~irq_pend_q_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_121 = irq_i_gated_valid_121 & irq_i_gated_ready_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_121 = rsp_rdata_id[6:0] == 7'h79 & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_121 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h79 : claim_irq_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_121 = irq_i_gated_hsked_121 | irq_pend_clr_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_121 = irq_i_gated_hsked_121 | ~irq_pend_clr_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_121_T = 7'h79 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_517 = {{14'd0}, _sel_prio_121_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_121 = plic_addr == _GEN_517; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_121 = plic_we & sel_prio_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_122 = u_LevelGateway_121_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_122 = ~irq_pend_q_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_122 = irq_i_gated_valid_122 & irq_i_gated_ready_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_122 = rsp_rdata_id[6:0] == 7'h7a & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_122 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7a : claim_irq_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_122 = irq_i_gated_hsked_122 | irq_pend_clr_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_122 = irq_i_gated_hsked_122 | ~irq_pend_clr_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_122_T = 7'h7a * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_518 = {{14'd0}, _sel_prio_122_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_122 = plic_addr == _GEN_518; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_122 = plic_we & sel_prio_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_123 = u_LevelGateway_122_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_123 = ~irq_pend_q_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_123 = irq_i_gated_valid_123 & irq_i_gated_ready_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_123 = rsp_rdata_id[6:0] == 7'h7b & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_123 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7b : claim_irq_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_123 = irq_i_gated_hsked_123 | irq_pend_clr_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_123 = irq_i_gated_hsked_123 | ~irq_pend_clr_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_123_T = 7'h7b * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_519 = {{14'd0}, _sel_prio_123_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_123 = plic_addr == _GEN_519; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_123 = plic_we & sel_prio_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_124 = u_LevelGateway_123_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_124 = ~irq_pend_q_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_124 = irq_i_gated_valid_124 & irq_i_gated_ready_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_124 = rsp_rdata_id[6:0] == 7'h7c & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_124 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7c : claim_irq_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_124 = irq_i_gated_hsked_124 | irq_pend_clr_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_124 = irq_i_gated_hsked_124 | ~irq_pend_clr_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_124_T = 7'h7c * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_520 = {{14'd0}, _sel_prio_124_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_124 = plic_addr == _GEN_520; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_124 = plic_we & sel_prio_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_125 = u_LevelGateway_124_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_125 = ~irq_pend_q_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_125 = irq_i_gated_valid_125 & irq_i_gated_ready_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_125 = rsp_rdata_id[6:0] == 7'h7d & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_125 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7d : claim_irq_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_125 = irq_i_gated_hsked_125 | irq_pend_clr_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_125 = irq_i_gated_hsked_125 | ~irq_pend_clr_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_125_T = 7'h7d * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_521 = {{14'd0}, _sel_prio_125_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_125 = plic_addr == _GEN_521; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_125 = plic_we & sel_prio_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_126 = u_LevelGateway_125_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_126 = ~irq_pend_q_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_126 = irq_i_gated_valid_126 & irq_i_gated_ready_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_126 = rsp_rdata_id[6:0] == 7'h7e & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_126 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7e : claim_irq_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_126 = irq_i_gated_hsked_126 | irq_pend_clr_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_126 = irq_i_gated_hsked_126 | ~irq_pend_clr_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_126_T = 7'h7e * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_522 = {{14'd0}, _sel_prio_126_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_126 = plic_addr == _GEN_522; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_126 = plic_we & sel_prio_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire  irq_i_gated_valid_127 = u_LevelGateway_126_plic_valid; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 46:33 140:34]
  wire  irq_i_gated_ready_127 = ~irq_pend_q_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  wire  irq_i_gated_hsked_127 = irq_i_gated_valid_127 & irq_i_gated_ready_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 145:50]
  wire  claim_irq_127 = rsp_rdata_id[6:0] == 7'h7f & |sel_clam_0 & plic_rd; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 336:99]
  wire  irq_pend_clr_127 = plicClr_en ? plicClr_clr & plic_irq_id_q_0 == 7'h7f : claim_irq_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 158:29]
  wire  irq_pend_ena_127 = irq_i_gated_hsked_127 | irq_pend_clr_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 163:41]
  wire  irq_pend_nxt_127 = irq_i_gated_hsked_127 | ~irq_pend_clr_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 164:41]
  wire [9:0] _sel_prio_127_T = 7'h7f * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:39]
  wire [23:0] _GEN_523 = {{14'd0}, _sel_prio_127_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  sel_prio_127 = plic_addr == _GEN_523; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 229:30]
  wire  irq_prio_ena_127 = plic_we & sel_prio_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 170:32]
  wire [31:0] irq_enab_nxt_0 = {plic_wdata_i[31:1],1'h0}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 183:29]
  wire [3:0] _sel_enab_0_0_T = 1'h0 * 3'h4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:46]
  wire [23:0] _GEN_524 = {{20'd0}, _sel_enab_0_0_T}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:53]
  wire [23:0] _sel_enab_0_0_T_2 = _GEN_524 + 24'h2000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:53]
  wire [7:0] _sel_enab_0_0_T_3 = 1'h0 * 7'h7c; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:78]
  wire [23:0] _GEN_525 = {{16'd0}, _sel_enab_0_0_T_3}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:71]
  wire [23:0] _sel_enab_0_0_T_5 = _sel_enab_0_0_T_2 + _GEN_525; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:71]
  wire  sel_enab_0_0 = plic_addr == _sel_enab_0_0_T_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:36]
  wire  irq_enab_ena_0_0 = sel_enab_0_0 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 197:44]
  wire [23:0] _sel_enab_0_1_T_2 = _GEN_397 + 24'h2000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:53]
  wire [23:0] _sel_enab_0_1_T_5 = _sel_enab_0_1_T_2 + _GEN_525; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:71]
  wire  sel_enab_0_1 = plic_addr == _sel_enab_0_1_T_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:36]
  wire  irq_enab_ena_0_1 = sel_enab_0_1 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 197:44]
  wire [23:0] _sel_enab_0_2_T_2 = _GEN_398 + 24'h2000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:53]
  wire [23:0] _sel_enab_0_2_T_5 = _sel_enab_0_2_T_2 + _GEN_525; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:71]
  wire  sel_enab_0_2 = plic_addr == _sel_enab_0_2_T_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:36]
  wire  irq_enab_ena_0_2 = sel_enab_0_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 197:44]
  wire [23:0] _sel_enab_0_3_T_2 = _GEN_399 + 24'h2000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:53]
  wire [23:0] _sel_enab_0_3_T_5 = _sel_enab_0_3_T_2 + _GEN_525; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:71]
  wire  sel_enab_0_3 = plic_addr == _sel_enab_0_3_T_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 238:36]
  wire  irq_enab_ena_0_3 = sel_enab_0_3 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 197:44]
  wire  sel_thod_0 = plic_addr == 24'h200000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 243:30]
  wire  irq_thod_ena_0 = plic_we & sel_thod_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 204:32]
  wire [7:0] u_plic_max_tree_irq_pend_r_lo_lo_lo_lo = {irq_pend_q_7,irq_pend_q_6,irq_pend_q_5,irq_pend_q_4,irq_pend_q_3,
    irq_pend_q_2,irq_pend_q_1,1'h0}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [15:0] u_plic_max_tree_irq_pend_r_lo_lo_lo = {irq_pend_q_15,irq_pend_q_14,irq_pend_q_13,irq_pend_q_12,
    irq_pend_q_11,irq_pend_q_10,irq_pend_q_9,irq_pend_q_8,u_plic_max_tree_irq_pend_r_lo_lo_lo_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_lo_lo_hi_lo = {irq_pend_q_23,irq_pend_q_22,irq_pend_q_21,irq_pend_q_20,
    irq_pend_q_19,irq_pend_q_18,irq_pend_q_17,irq_pend_q_16}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [31:0] u_plic_max_tree_irq_pend_r_lo_lo = {irq_pend_q_31,irq_pend_q_30,irq_pend_q_29,irq_pend_q_28,irq_pend_q_27,
    irq_pend_q_26,irq_pend_q_25,irq_pend_q_24,u_plic_max_tree_irq_pend_r_lo_lo_hi_lo,u_plic_max_tree_irq_pend_r_lo_lo_lo
    }; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_lo_hi_lo_lo = {irq_pend_q_39,irq_pend_q_38,irq_pend_q_37,irq_pend_q_36,
    irq_pend_q_35,irq_pend_q_34,irq_pend_q_33,irq_pend_q_32}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [15:0] u_plic_max_tree_irq_pend_r_lo_hi_lo = {irq_pend_q_47,irq_pend_q_46,irq_pend_q_45,irq_pend_q_44,
    irq_pend_q_43,irq_pend_q_42,irq_pend_q_41,irq_pend_q_40,u_plic_max_tree_irq_pend_r_lo_hi_lo_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_lo_hi_hi_lo = {irq_pend_q_55,irq_pend_q_54,irq_pend_q_53,irq_pend_q_52,
    irq_pend_q_51,irq_pend_q_50,irq_pend_q_49,irq_pend_q_48}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [31:0] u_plic_max_tree_irq_pend_r_lo_hi = {irq_pend_q_63,irq_pend_q_62,irq_pend_q_61,irq_pend_q_60,irq_pend_q_59,
    irq_pend_q_58,irq_pend_q_57,irq_pend_q_56,u_plic_max_tree_irq_pend_r_lo_hi_hi_lo,u_plic_max_tree_irq_pend_r_lo_hi_lo
    }; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [63:0] u_plic_max_tree_irq_pend_r_lo = {u_plic_max_tree_irq_pend_r_lo_hi,u_plic_max_tree_irq_pend_r_lo_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_hi_lo_lo_lo = {irq_pend_q_71,irq_pend_q_70,irq_pend_q_69,irq_pend_q_68,
    irq_pend_q_67,irq_pend_q_66,irq_pend_q_65,irq_pend_q_64}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [15:0] u_plic_max_tree_irq_pend_r_hi_lo_lo = {irq_pend_q_79,irq_pend_q_78,irq_pend_q_77,irq_pend_q_76,
    irq_pend_q_75,irq_pend_q_74,irq_pend_q_73,irq_pend_q_72,u_plic_max_tree_irq_pend_r_hi_lo_lo_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_hi_lo_hi_lo = {irq_pend_q_87,irq_pend_q_86,irq_pend_q_85,irq_pend_q_84,
    irq_pend_q_83,irq_pend_q_82,irq_pend_q_81,irq_pend_q_80}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [31:0] u_plic_max_tree_irq_pend_r_hi_lo = {irq_pend_q_95,irq_pend_q_94,irq_pend_q_93,irq_pend_q_92,irq_pend_q_91,
    irq_pend_q_90,irq_pend_q_89,irq_pend_q_88,u_plic_max_tree_irq_pend_r_hi_lo_hi_lo,u_plic_max_tree_irq_pend_r_hi_lo_lo
    }; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_hi_hi_lo_lo = {irq_pend_q_103,irq_pend_q_102,irq_pend_q_101,irq_pend_q_100,
    irq_pend_q_99,irq_pend_q_98,irq_pend_q_97,irq_pend_q_96}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [15:0] u_plic_max_tree_irq_pend_r_hi_hi_lo = {irq_pend_q_111,irq_pend_q_110,irq_pend_q_109,irq_pend_q_108,
    irq_pend_q_107,irq_pend_q_106,irq_pend_q_105,irq_pend_q_104,u_plic_max_tree_irq_pend_r_hi_hi_lo_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [7:0] u_plic_max_tree_irq_pend_r_hi_hi_hi_lo = {irq_pend_q_119,irq_pend_q_118,irq_pend_q_117,irq_pend_q_116,
    irq_pend_q_115,irq_pend_q_114,irq_pend_q_113,irq_pend_q_112}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [31:0] u_plic_max_tree_irq_pend_r_hi_hi = {irq_pend_q_127,irq_pend_q_126,irq_pend_q_125,irq_pend_q_124,
    irq_pend_q_123,irq_pend_q_122,irq_pend_q_121,irq_pend_q_120,u_plic_max_tree_irq_pend_r_hi_hi_hi_lo,
    u_plic_max_tree_irq_pend_r_hi_hi_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [63:0] u_plic_max_tree_irq_pend_r_hi = {u_plic_max_tree_irq_pend_r_hi_hi,u_plic_max_tree_irq_pend_r_hi_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  wire [63:0] u_plic_max_tree_irq_enab_r_lo = {irq_enab_context_0_1,irq_enab_context_0_0}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 221:55]
  wire [63:0] u_plic_max_tree_irq_enab_r_hi = {irq_enab_context_0_3,irq_enab_context_0_2}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 221:55]
  wire [23:0] _sel_pend_0_T_2 = _GEN_524 + 24'h1000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:48]
  wire  sel_pend_0 = plic_addr == _sel_pend_0_T_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:31]
  wire [23:0] _sel_pend_1_T_2 = _GEN_397 + 24'h1000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:48]
  wire  sel_pend_1 = plic_addr == _sel_pend_1_T_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:31]
  wire [23:0] _sel_pend_2_T_2 = _GEN_398 + 24'h1000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:48]
  wire  sel_pend_2 = plic_addr == _sel_pend_2_T_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:31]
  wire [23:0] _sel_pend_3_T_2 = _GEN_399 + 24'h1000; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:48]
  wire  sel_pend_3 = plic_addr == _sel_pend_3_T_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 233:31]
  wire [31:0] _GEN_260 = sel_prio_1 ? {{29'd0}, irq_prio_q_1} : 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_261 = sel_prio_2 ? {{29'd0}, irq_prio_q_2} : _GEN_260; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_262 = sel_prio_3 ? {{29'd0}, irq_prio_q_3} : _GEN_261; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_263 = sel_prio_4 ? {{29'd0}, irq_prio_q_4} : _GEN_262; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_264 = sel_prio_5 ? {{29'd0}, irq_prio_q_5} : _GEN_263; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_265 = sel_prio_6 ? {{29'd0}, irq_prio_q_6} : _GEN_264; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_266 = sel_prio_7 ? {{29'd0}, irq_prio_q_7} : _GEN_265; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_267 = sel_prio_8 ? {{29'd0}, irq_prio_q_8} : _GEN_266; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_268 = sel_prio_9 ? {{29'd0}, irq_prio_q_9} : _GEN_267; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_269 = sel_prio_10 ? {{29'd0}, irq_prio_q_10} : _GEN_268; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_270 = sel_prio_11 ? {{29'd0}, irq_prio_q_11} : _GEN_269; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_271 = sel_prio_12 ? {{29'd0}, irq_prio_q_12} : _GEN_270; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_272 = sel_prio_13 ? {{29'd0}, irq_prio_q_13} : _GEN_271; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_273 = sel_prio_14 ? {{29'd0}, irq_prio_q_14} : _GEN_272; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_274 = sel_prio_15 ? {{29'd0}, irq_prio_q_15} : _GEN_273; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_275 = sel_prio_16 ? {{29'd0}, irq_prio_q_16} : _GEN_274; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_276 = sel_prio_17 ? {{29'd0}, irq_prio_q_17} : _GEN_275; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_277 = sel_prio_18 ? {{29'd0}, irq_prio_q_18} : _GEN_276; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_278 = sel_prio_19 ? {{29'd0}, irq_prio_q_19} : _GEN_277; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_279 = sel_prio_20 ? {{29'd0}, irq_prio_q_20} : _GEN_278; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_280 = sel_prio_21 ? {{29'd0}, irq_prio_q_21} : _GEN_279; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_281 = sel_prio_22 ? {{29'd0}, irq_prio_q_22} : _GEN_280; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_282 = sel_prio_23 ? {{29'd0}, irq_prio_q_23} : _GEN_281; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_283 = sel_prio_24 ? {{29'd0}, irq_prio_q_24} : _GEN_282; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_284 = sel_prio_25 ? {{29'd0}, irq_prio_q_25} : _GEN_283; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_285 = sel_prio_26 ? {{29'd0}, irq_prio_q_26} : _GEN_284; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_286 = sel_prio_27 ? {{29'd0}, irq_prio_q_27} : _GEN_285; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_287 = sel_prio_28 ? {{29'd0}, irq_prio_q_28} : _GEN_286; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_288 = sel_prio_29 ? {{29'd0}, irq_prio_q_29} : _GEN_287; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_289 = sel_prio_30 ? {{29'd0}, irq_prio_q_30} : _GEN_288; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_290 = sel_prio_31 ? {{29'd0}, irq_prio_q_31} : _GEN_289; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_291 = sel_prio_32 ? {{29'd0}, irq_prio_q_32} : _GEN_290; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_292 = sel_prio_33 ? {{29'd0}, irq_prio_q_33} : _GEN_291; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_293 = sel_prio_34 ? {{29'd0}, irq_prio_q_34} : _GEN_292; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_294 = sel_prio_35 ? {{29'd0}, irq_prio_q_35} : _GEN_293; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_295 = sel_prio_36 ? {{29'd0}, irq_prio_q_36} : _GEN_294; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_296 = sel_prio_37 ? {{29'd0}, irq_prio_q_37} : _GEN_295; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_297 = sel_prio_38 ? {{29'd0}, irq_prio_q_38} : _GEN_296; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_298 = sel_prio_39 ? {{29'd0}, irq_prio_q_39} : _GEN_297; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_299 = sel_prio_40 ? {{29'd0}, irq_prio_q_40} : _GEN_298; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_300 = sel_prio_41 ? {{29'd0}, irq_prio_q_41} : _GEN_299; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_301 = sel_prio_42 ? {{29'd0}, irq_prio_q_42} : _GEN_300; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_302 = sel_prio_43 ? {{29'd0}, irq_prio_q_43} : _GEN_301; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_303 = sel_prio_44 ? {{29'd0}, irq_prio_q_44} : _GEN_302; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_304 = sel_prio_45 ? {{29'd0}, irq_prio_q_45} : _GEN_303; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_305 = sel_prio_46 ? {{29'd0}, irq_prio_q_46} : _GEN_304; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_306 = sel_prio_47 ? {{29'd0}, irq_prio_q_47} : _GEN_305; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_307 = sel_prio_48 ? {{29'd0}, irq_prio_q_48} : _GEN_306; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_308 = sel_prio_49 ? {{29'd0}, irq_prio_q_49} : _GEN_307; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_309 = sel_prio_50 ? {{29'd0}, irq_prio_q_50} : _GEN_308; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_310 = sel_prio_51 ? {{29'd0}, irq_prio_q_51} : _GEN_309; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_311 = sel_prio_52 ? {{29'd0}, irq_prio_q_52} : _GEN_310; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_312 = sel_prio_53 ? {{29'd0}, irq_prio_q_53} : _GEN_311; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_313 = sel_prio_54 ? {{29'd0}, irq_prio_q_54} : _GEN_312; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_314 = sel_prio_55 ? {{29'd0}, irq_prio_q_55} : _GEN_313; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_315 = sel_prio_56 ? {{29'd0}, irq_prio_q_56} : _GEN_314; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_316 = sel_prio_57 ? {{29'd0}, irq_prio_q_57} : _GEN_315; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_317 = sel_prio_58 ? {{29'd0}, irq_prio_q_58} : _GEN_316; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_318 = sel_prio_59 ? {{29'd0}, irq_prio_q_59} : _GEN_317; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_319 = sel_prio_60 ? {{29'd0}, irq_prio_q_60} : _GEN_318; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_320 = sel_prio_61 ? {{29'd0}, irq_prio_q_61} : _GEN_319; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_321 = sel_prio_62 ? {{29'd0}, irq_prio_q_62} : _GEN_320; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_322 = sel_prio_63 ? {{29'd0}, irq_prio_q_63} : _GEN_321; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_323 = sel_prio_64 ? {{29'd0}, irq_prio_q_64} : _GEN_322; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_324 = sel_prio_65 ? {{29'd0}, irq_prio_q_65} : _GEN_323; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_325 = sel_prio_66 ? {{29'd0}, irq_prio_q_66} : _GEN_324; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_326 = sel_prio_67 ? {{29'd0}, irq_prio_q_67} : _GEN_325; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_327 = sel_prio_68 ? {{29'd0}, irq_prio_q_68} : _GEN_326; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_328 = sel_prio_69 ? {{29'd0}, irq_prio_q_69} : _GEN_327; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_329 = sel_prio_70 ? {{29'd0}, irq_prio_q_70} : _GEN_328; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_330 = sel_prio_71 ? {{29'd0}, irq_prio_q_71} : _GEN_329; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_331 = sel_prio_72 ? {{29'd0}, irq_prio_q_72} : _GEN_330; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_332 = sel_prio_73 ? {{29'd0}, irq_prio_q_73} : _GEN_331; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_333 = sel_prio_74 ? {{29'd0}, irq_prio_q_74} : _GEN_332; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_334 = sel_prio_75 ? {{29'd0}, irq_prio_q_75} : _GEN_333; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_335 = sel_prio_76 ? {{29'd0}, irq_prio_q_76} : _GEN_334; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_336 = sel_prio_77 ? {{29'd0}, irq_prio_q_77} : _GEN_335; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_337 = sel_prio_78 ? {{29'd0}, irq_prio_q_78} : _GEN_336; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_338 = sel_prio_79 ? {{29'd0}, irq_prio_q_79} : _GEN_337; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_339 = sel_prio_80 ? {{29'd0}, irq_prio_q_80} : _GEN_338; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_340 = sel_prio_81 ? {{29'd0}, irq_prio_q_81} : _GEN_339; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_341 = sel_prio_82 ? {{29'd0}, irq_prio_q_82} : _GEN_340; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_342 = sel_prio_83 ? {{29'd0}, irq_prio_q_83} : _GEN_341; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_343 = sel_prio_84 ? {{29'd0}, irq_prio_q_84} : _GEN_342; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_344 = sel_prio_85 ? {{29'd0}, irq_prio_q_85} : _GEN_343; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_345 = sel_prio_86 ? {{29'd0}, irq_prio_q_86} : _GEN_344; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_346 = sel_prio_87 ? {{29'd0}, irq_prio_q_87} : _GEN_345; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_347 = sel_prio_88 ? {{29'd0}, irq_prio_q_88} : _GEN_346; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_348 = sel_prio_89 ? {{29'd0}, irq_prio_q_89} : _GEN_347; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_349 = sel_prio_90 ? {{29'd0}, irq_prio_q_90} : _GEN_348; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_350 = sel_prio_91 ? {{29'd0}, irq_prio_q_91} : _GEN_349; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_351 = sel_prio_92 ? {{29'd0}, irq_prio_q_92} : _GEN_350; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_352 = sel_prio_93 ? {{29'd0}, irq_prio_q_93} : _GEN_351; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_353 = sel_prio_94 ? {{29'd0}, irq_prio_q_94} : _GEN_352; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_354 = sel_prio_95 ? {{29'd0}, irq_prio_q_95} : _GEN_353; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_355 = sel_prio_96 ? {{29'd0}, irq_prio_q_96} : _GEN_354; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_356 = sel_prio_97 ? {{29'd0}, irq_prio_q_97} : _GEN_355; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_357 = sel_prio_98 ? {{29'd0}, irq_prio_q_98} : _GEN_356; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_358 = sel_prio_99 ? {{29'd0}, irq_prio_q_99} : _GEN_357; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_359 = sel_prio_100 ? {{29'd0}, irq_prio_q_100} : _GEN_358; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_360 = sel_prio_101 ? {{29'd0}, irq_prio_q_101} : _GEN_359; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_361 = sel_prio_102 ? {{29'd0}, irq_prio_q_102} : _GEN_360; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_362 = sel_prio_103 ? {{29'd0}, irq_prio_q_103} : _GEN_361; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_363 = sel_prio_104 ? {{29'd0}, irq_prio_q_104} : _GEN_362; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_364 = sel_prio_105 ? {{29'd0}, irq_prio_q_105} : _GEN_363; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_365 = sel_prio_106 ? {{29'd0}, irq_prio_q_106} : _GEN_364; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_366 = sel_prio_107 ? {{29'd0}, irq_prio_q_107} : _GEN_365; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_367 = sel_prio_108 ? {{29'd0}, irq_prio_q_108} : _GEN_366; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_368 = sel_prio_109 ? {{29'd0}, irq_prio_q_109} : _GEN_367; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_369 = sel_prio_110 ? {{29'd0}, irq_prio_q_110} : _GEN_368; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_370 = sel_prio_111 ? {{29'd0}, irq_prio_q_111} : _GEN_369; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_371 = sel_prio_112 ? {{29'd0}, irq_prio_q_112} : _GEN_370; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_372 = sel_prio_113 ? {{29'd0}, irq_prio_q_113} : _GEN_371; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_373 = sel_prio_114 ? {{29'd0}, irq_prio_q_114} : _GEN_372; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_374 = sel_prio_115 ? {{29'd0}, irq_prio_q_115} : _GEN_373; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_375 = sel_prio_116 ? {{29'd0}, irq_prio_q_116} : _GEN_374; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_376 = sel_prio_117 ? {{29'd0}, irq_prio_q_117} : _GEN_375; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_377 = sel_prio_118 ? {{29'd0}, irq_prio_q_118} : _GEN_376; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_378 = sel_prio_119 ? {{29'd0}, irq_prio_q_119} : _GEN_377; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_379 = sel_prio_120 ? {{29'd0}, irq_prio_q_120} : _GEN_378; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_380 = sel_prio_121 ? {{29'd0}, irq_prio_q_121} : _GEN_379; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_381 = sel_prio_122 ? {{29'd0}, irq_prio_q_122} : _GEN_380; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_382 = sel_prio_123 ? {{29'd0}, irq_prio_q_123} : _GEN_381; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_383 = sel_prio_124 ? {{29'd0}, irq_prio_q_124} : _GEN_382; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_384 = sel_prio_125 ? {{29'd0}, irq_prio_q_125} : _GEN_383; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_385 = sel_prio_126 ? {{29'd0}, irq_prio_q_126} : _GEN_384; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] rsp_rdata_prio = sel_prio_127 ? {{29'd0}, irq_prio_q_127} : _GEN_385; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 255:23 256:22]
  wire [31:0] _GEN_387 = sel_pend_0 ? u_plic_max_tree_irq_pend_r_lo_lo : 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 261:18 263:23 264:20]
  wire [31:0] _GEN_388 = sel_pend_1 ? u_plic_max_tree_irq_pend_r_lo_hi : _GEN_387; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 263:23 264:20]
  wire [31:0] _GEN_389 = sel_pend_2 ? u_plic_max_tree_irq_pend_r_hi_lo : _GEN_388; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 263:23 264:20]
  wire [31:0] rsp_rdata_pend = sel_pend_3 ? u_plic_max_tree_irq_pend_r_hi_hi : _GEN_389; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 263:23 264:20]
  wire [31:0] rsp_rdata_thod = sel_thod_0 ? {{29'd0}, irq_thod_q_0} : 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 309:18 311:30 312:22]
  wire [31:0] _GEN_393 = sel_enab_0_0 ? irq_enab_context_0_0 : 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 314:20 316:30 317:24]
  wire [31:0] _GEN_394 = sel_enab_0_1 ? irq_enab_context_0_1 : _GEN_393; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 316:30 317:24]
  wire [31:0] _GEN_395 = sel_enab_0_2 ? irq_enab_context_0_2 : _GEN_394; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 316:30 317:24]
  wire [31:0] rsp_rdata_enab = sel_enab_0_3 ? irq_enab_context_0_3 : _GEN_395; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 316:30 317:24]
  wire [31:0] _rsp_rdata_T = rsp_rdata_prio | rsp_rdata_pend; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 322:36]
  wire [31:0] _rsp_rdata_T_1 = _rsp_rdata_T | rsp_rdata_enab; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 322:53]
  wire [31:0] _rsp_rdata_T_2 = _rsp_rdata_T_1 | rsp_rdata_thod; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 322:70]
  reg [31:0] rsp_rdata_q; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 326:74]
  reg  plic_req_q; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 327:74]
  plic_levelgatewaychisel u_LevelGateway ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_clk),
    .rst_n(u_LevelGateway_rst_n),
    .interrupt(u_LevelGateway_interrupt),
    .plic_valid(u_LevelGateway_plic_valid),
    .plic_ready(u_LevelGateway_plic_ready),
    .plic_complete(u_LevelGateway_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_1 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_1_clk),
    .rst_n(u_LevelGateway_1_rst_n),
    .interrupt(u_LevelGateway_1_interrupt),
    .plic_valid(u_LevelGateway_1_plic_valid),
    .plic_ready(u_LevelGateway_1_plic_ready),
    .plic_complete(u_LevelGateway_1_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_2 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_2_clk),
    .rst_n(u_LevelGateway_2_rst_n),
    .interrupt(u_LevelGateway_2_interrupt),
    .plic_valid(u_LevelGateway_2_plic_valid),
    .plic_ready(u_LevelGateway_2_plic_ready),
    .plic_complete(u_LevelGateway_2_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_3 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_3_clk),
    .rst_n(u_LevelGateway_3_rst_n),
    .interrupt(u_LevelGateway_3_interrupt),
    .plic_valid(u_LevelGateway_3_plic_valid),
    .plic_ready(u_LevelGateway_3_plic_ready),
    .plic_complete(u_LevelGateway_3_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_4 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_4_clk),
    .rst_n(u_LevelGateway_4_rst_n),
    .interrupt(u_LevelGateway_4_interrupt),
    .plic_valid(u_LevelGateway_4_plic_valid),
    .plic_ready(u_LevelGateway_4_plic_ready),
    .plic_complete(u_LevelGateway_4_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_5 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_5_clk),
    .rst_n(u_LevelGateway_5_rst_n),
    .interrupt(u_LevelGateway_5_interrupt),
    .plic_valid(u_LevelGateway_5_plic_valid),
    .plic_ready(u_LevelGateway_5_plic_ready),
    .plic_complete(u_LevelGateway_5_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_6 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_6_clk),
    .rst_n(u_LevelGateway_6_rst_n),
    .interrupt(u_LevelGateway_6_interrupt),
    .plic_valid(u_LevelGateway_6_plic_valid),
    .plic_ready(u_LevelGateway_6_plic_ready),
    .plic_complete(u_LevelGateway_6_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_7 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_7_clk),
    .rst_n(u_LevelGateway_7_rst_n),
    .interrupt(u_LevelGateway_7_interrupt),
    .plic_valid(u_LevelGateway_7_plic_valid),
    .plic_ready(u_LevelGateway_7_plic_ready),
    .plic_complete(u_LevelGateway_7_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_8 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_8_clk),
    .rst_n(u_LevelGateway_8_rst_n),
    .interrupt(u_LevelGateway_8_interrupt),
    .plic_valid(u_LevelGateway_8_plic_valid),
    .plic_ready(u_LevelGateway_8_plic_ready),
    .plic_complete(u_LevelGateway_8_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_9 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_9_clk),
    .rst_n(u_LevelGateway_9_rst_n),
    .interrupt(u_LevelGateway_9_interrupt),
    .plic_valid(u_LevelGateway_9_plic_valid),
    .plic_ready(u_LevelGateway_9_plic_ready),
    .plic_complete(u_LevelGateway_9_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_10 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_10_clk),
    .rst_n(u_LevelGateway_10_rst_n),
    .interrupt(u_LevelGateway_10_interrupt),
    .plic_valid(u_LevelGateway_10_plic_valid),
    .plic_ready(u_LevelGateway_10_plic_ready),
    .plic_complete(u_LevelGateway_10_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_11 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_11_clk),
    .rst_n(u_LevelGateway_11_rst_n),
    .interrupt(u_LevelGateway_11_interrupt),
    .plic_valid(u_LevelGateway_11_plic_valid),
    .plic_ready(u_LevelGateway_11_plic_ready),
    .plic_complete(u_LevelGateway_11_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_12 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_12_clk),
    .rst_n(u_LevelGateway_12_rst_n),
    .interrupt(u_LevelGateway_12_interrupt),
    .plic_valid(u_LevelGateway_12_plic_valid),
    .plic_ready(u_LevelGateway_12_plic_ready),
    .plic_complete(u_LevelGateway_12_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_13 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_13_clk),
    .rst_n(u_LevelGateway_13_rst_n),
    .interrupt(u_LevelGateway_13_interrupt),
    .plic_valid(u_LevelGateway_13_plic_valid),
    .plic_ready(u_LevelGateway_13_plic_ready),
    .plic_complete(u_LevelGateway_13_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_14 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_14_clk),
    .rst_n(u_LevelGateway_14_rst_n),
    .interrupt(u_LevelGateway_14_interrupt),
    .plic_valid(u_LevelGateway_14_plic_valid),
    .plic_ready(u_LevelGateway_14_plic_ready),
    .plic_complete(u_LevelGateway_14_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_15 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_15_clk),
    .rst_n(u_LevelGateway_15_rst_n),
    .interrupt(u_LevelGateway_15_interrupt),
    .plic_valid(u_LevelGateway_15_plic_valid),
    .plic_ready(u_LevelGateway_15_plic_ready),
    .plic_complete(u_LevelGateway_15_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_16 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_16_clk),
    .rst_n(u_LevelGateway_16_rst_n),
    .interrupt(u_LevelGateway_16_interrupt),
    .plic_valid(u_LevelGateway_16_plic_valid),
    .plic_ready(u_LevelGateway_16_plic_ready),
    .plic_complete(u_LevelGateway_16_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_17 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_17_clk),
    .rst_n(u_LevelGateway_17_rst_n),
    .interrupt(u_LevelGateway_17_interrupt),
    .plic_valid(u_LevelGateway_17_plic_valid),
    .plic_ready(u_LevelGateway_17_plic_ready),
    .plic_complete(u_LevelGateway_17_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_18 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_18_clk),
    .rst_n(u_LevelGateway_18_rst_n),
    .interrupt(u_LevelGateway_18_interrupt),
    .plic_valid(u_LevelGateway_18_plic_valid),
    .plic_ready(u_LevelGateway_18_plic_ready),
    .plic_complete(u_LevelGateway_18_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_19 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_19_clk),
    .rst_n(u_LevelGateway_19_rst_n),
    .interrupt(u_LevelGateway_19_interrupt),
    .plic_valid(u_LevelGateway_19_plic_valid),
    .plic_ready(u_LevelGateway_19_plic_ready),
    .plic_complete(u_LevelGateway_19_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_20 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_20_clk),
    .rst_n(u_LevelGateway_20_rst_n),
    .interrupt(u_LevelGateway_20_interrupt),
    .plic_valid(u_LevelGateway_20_plic_valid),
    .plic_ready(u_LevelGateway_20_plic_ready),
    .plic_complete(u_LevelGateway_20_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_21 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_21_clk),
    .rst_n(u_LevelGateway_21_rst_n),
    .interrupt(u_LevelGateway_21_interrupt),
    .plic_valid(u_LevelGateway_21_plic_valid),
    .plic_ready(u_LevelGateway_21_plic_ready),
    .plic_complete(u_LevelGateway_21_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_22 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_22_clk),
    .rst_n(u_LevelGateway_22_rst_n),
    .interrupt(u_LevelGateway_22_interrupt),
    .plic_valid(u_LevelGateway_22_plic_valid),
    .plic_ready(u_LevelGateway_22_plic_ready),
    .plic_complete(u_LevelGateway_22_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_23 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_23_clk),
    .rst_n(u_LevelGateway_23_rst_n),
    .interrupt(u_LevelGateway_23_interrupt),
    .plic_valid(u_LevelGateway_23_plic_valid),
    .plic_ready(u_LevelGateway_23_plic_ready),
    .plic_complete(u_LevelGateway_23_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_24 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_24_clk),
    .rst_n(u_LevelGateway_24_rst_n),
    .interrupt(u_LevelGateway_24_interrupt),
    .plic_valid(u_LevelGateway_24_plic_valid),
    .plic_ready(u_LevelGateway_24_plic_ready),
    .plic_complete(u_LevelGateway_24_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_25 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_25_clk),
    .rst_n(u_LevelGateway_25_rst_n),
    .interrupt(u_LevelGateway_25_interrupt),
    .plic_valid(u_LevelGateway_25_plic_valid),
    .plic_ready(u_LevelGateway_25_plic_ready),
    .plic_complete(u_LevelGateway_25_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_26 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_26_clk),
    .rst_n(u_LevelGateway_26_rst_n),
    .interrupt(u_LevelGateway_26_interrupt),
    .plic_valid(u_LevelGateway_26_plic_valid),
    .plic_ready(u_LevelGateway_26_plic_ready),
    .plic_complete(u_LevelGateway_26_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_27 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_27_clk),
    .rst_n(u_LevelGateway_27_rst_n),
    .interrupt(u_LevelGateway_27_interrupt),
    .plic_valid(u_LevelGateway_27_plic_valid),
    .plic_ready(u_LevelGateway_27_plic_ready),
    .plic_complete(u_LevelGateway_27_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_28 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_28_clk),
    .rst_n(u_LevelGateway_28_rst_n),
    .interrupt(u_LevelGateway_28_interrupt),
    .plic_valid(u_LevelGateway_28_plic_valid),
    .plic_ready(u_LevelGateway_28_plic_ready),
    .plic_complete(u_LevelGateway_28_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_29 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_29_clk),
    .rst_n(u_LevelGateway_29_rst_n),
    .interrupt(u_LevelGateway_29_interrupt),
    .plic_valid(u_LevelGateway_29_plic_valid),
    .plic_ready(u_LevelGateway_29_plic_ready),
    .plic_complete(u_LevelGateway_29_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_30 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_30_clk),
    .rst_n(u_LevelGateway_30_rst_n),
    .interrupt(u_LevelGateway_30_interrupt),
    .plic_valid(u_LevelGateway_30_plic_valid),
    .plic_ready(u_LevelGateway_30_plic_ready),
    .plic_complete(u_LevelGateway_30_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_31 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_31_clk),
    .rst_n(u_LevelGateway_31_rst_n),
    .interrupt(u_LevelGateway_31_interrupt),
    .plic_valid(u_LevelGateway_31_plic_valid),
    .plic_ready(u_LevelGateway_31_plic_ready),
    .plic_complete(u_LevelGateway_31_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_32 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_32_clk),
    .rst_n(u_LevelGateway_32_rst_n),
    .interrupt(u_LevelGateway_32_interrupt),
    .plic_valid(u_LevelGateway_32_plic_valid),
    .plic_ready(u_LevelGateway_32_plic_ready),
    .plic_complete(u_LevelGateway_32_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_33 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_33_clk),
    .rst_n(u_LevelGateway_33_rst_n),
    .interrupt(u_LevelGateway_33_interrupt),
    .plic_valid(u_LevelGateway_33_plic_valid),
    .plic_ready(u_LevelGateway_33_plic_ready),
    .plic_complete(u_LevelGateway_33_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_34 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_34_clk),
    .rst_n(u_LevelGateway_34_rst_n),
    .interrupt(u_LevelGateway_34_interrupt),
    .plic_valid(u_LevelGateway_34_plic_valid),
    .plic_ready(u_LevelGateway_34_plic_ready),
    .plic_complete(u_LevelGateway_34_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_35 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_35_clk),
    .rst_n(u_LevelGateway_35_rst_n),
    .interrupt(u_LevelGateway_35_interrupt),
    .plic_valid(u_LevelGateway_35_plic_valid),
    .plic_ready(u_LevelGateway_35_plic_ready),
    .plic_complete(u_LevelGateway_35_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_36 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_36_clk),
    .rst_n(u_LevelGateway_36_rst_n),
    .interrupt(u_LevelGateway_36_interrupt),
    .plic_valid(u_LevelGateway_36_plic_valid),
    .plic_ready(u_LevelGateway_36_plic_ready),
    .plic_complete(u_LevelGateway_36_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_37 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_37_clk),
    .rst_n(u_LevelGateway_37_rst_n),
    .interrupt(u_LevelGateway_37_interrupt),
    .plic_valid(u_LevelGateway_37_plic_valid),
    .plic_ready(u_LevelGateway_37_plic_ready),
    .plic_complete(u_LevelGateway_37_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_38 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_38_clk),
    .rst_n(u_LevelGateway_38_rst_n),
    .interrupt(u_LevelGateway_38_interrupt),
    .plic_valid(u_LevelGateway_38_plic_valid),
    .plic_ready(u_LevelGateway_38_plic_ready),
    .plic_complete(u_LevelGateway_38_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_39 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_39_clk),
    .rst_n(u_LevelGateway_39_rst_n),
    .interrupt(u_LevelGateway_39_interrupt),
    .plic_valid(u_LevelGateway_39_plic_valid),
    .plic_ready(u_LevelGateway_39_plic_ready),
    .plic_complete(u_LevelGateway_39_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_40 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_40_clk),
    .rst_n(u_LevelGateway_40_rst_n),
    .interrupt(u_LevelGateway_40_interrupt),
    .plic_valid(u_LevelGateway_40_plic_valid),
    .plic_ready(u_LevelGateway_40_plic_ready),
    .plic_complete(u_LevelGateway_40_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_41 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_41_clk),
    .rst_n(u_LevelGateway_41_rst_n),
    .interrupt(u_LevelGateway_41_interrupt),
    .plic_valid(u_LevelGateway_41_plic_valid),
    .plic_ready(u_LevelGateway_41_plic_ready),
    .plic_complete(u_LevelGateway_41_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_42 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_42_clk),
    .rst_n(u_LevelGateway_42_rst_n),
    .interrupt(u_LevelGateway_42_interrupt),
    .plic_valid(u_LevelGateway_42_plic_valid),
    .plic_ready(u_LevelGateway_42_plic_ready),
    .plic_complete(u_LevelGateway_42_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_43 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_43_clk),
    .rst_n(u_LevelGateway_43_rst_n),
    .interrupt(u_LevelGateway_43_interrupt),
    .plic_valid(u_LevelGateway_43_plic_valid),
    .plic_ready(u_LevelGateway_43_plic_ready),
    .plic_complete(u_LevelGateway_43_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_44 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_44_clk),
    .rst_n(u_LevelGateway_44_rst_n),
    .interrupt(u_LevelGateway_44_interrupt),
    .plic_valid(u_LevelGateway_44_plic_valid),
    .plic_ready(u_LevelGateway_44_plic_ready),
    .plic_complete(u_LevelGateway_44_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_45 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_45_clk),
    .rst_n(u_LevelGateway_45_rst_n),
    .interrupt(u_LevelGateway_45_interrupt),
    .plic_valid(u_LevelGateway_45_plic_valid),
    .plic_ready(u_LevelGateway_45_plic_ready),
    .plic_complete(u_LevelGateway_45_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_46 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_46_clk),
    .rst_n(u_LevelGateway_46_rst_n),
    .interrupt(u_LevelGateway_46_interrupt),
    .plic_valid(u_LevelGateway_46_plic_valid),
    .plic_ready(u_LevelGateway_46_plic_ready),
    .plic_complete(u_LevelGateway_46_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_47 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_47_clk),
    .rst_n(u_LevelGateway_47_rst_n),
    .interrupt(u_LevelGateway_47_interrupt),
    .plic_valid(u_LevelGateway_47_plic_valid),
    .plic_ready(u_LevelGateway_47_plic_ready),
    .plic_complete(u_LevelGateway_47_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_48 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_48_clk),
    .rst_n(u_LevelGateway_48_rst_n),
    .interrupt(u_LevelGateway_48_interrupt),
    .plic_valid(u_LevelGateway_48_plic_valid),
    .plic_ready(u_LevelGateway_48_plic_ready),
    .plic_complete(u_LevelGateway_48_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_49 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_49_clk),
    .rst_n(u_LevelGateway_49_rst_n),
    .interrupt(u_LevelGateway_49_interrupt),
    .plic_valid(u_LevelGateway_49_plic_valid),
    .plic_ready(u_LevelGateway_49_plic_ready),
    .plic_complete(u_LevelGateway_49_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_50 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_50_clk),
    .rst_n(u_LevelGateway_50_rst_n),
    .interrupt(u_LevelGateway_50_interrupt),
    .plic_valid(u_LevelGateway_50_plic_valid),
    .plic_ready(u_LevelGateway_50_plic_ready),
    .plic_complete(u_LevelGateway_50_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_51 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_51_clk),
    .rst_n(u_LevelGateway_51_rst_n),
    .interrupt(u_LevelGateway_51_interrupt),
    .plic_valid(u_LevelGateway_51_plic_valid),
    .plic_ready(u_LevelGateway_51_plic_ready),
    .plic_complete(u_LevelGateway_51_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_52 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_52_clk),
    .rst_n(u_LevelGateway_52_rst_n),
    .interrupt(u_LevelGateway_52_interrupt),
    .plic_valid(u_LevelGateway_52_plic_valid),
    .plic_ready(u_LevelGateway_52_plic_ready),
    .plic_complete(u_LevelGateway_52_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_53 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_53_clk),
    .rst_n(u_LevelGateway_53_rst_n),
    .interrupt(u_LevelGateway_53_interrupt),
    .plic_valid(u_LevelGateway_53_plic_valid),
    .plic_ready(u_LevelGateway_53_plic_ready),
    .plic_complete(u_LevelGateway_53_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_54 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_54_clk),
    .rst_n(u_LevelGateway_54_rst_n),
    .interrupt(u_LevelGateway_54_interrupt),
    .plic_valid(u_LevelGateway_54_plic_valid),
    .plic_ready(u_LevelGateway_54_plic_ready),
    .plic_complete(u_LevelGateway_54_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_55 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_55_clk),
    .rst_n(u_LevelGateway_55_rst_n),
    .interrupt(u_LevelGateway_55_interrupt),
    .plic_valid(u_LevelGateway_55_plic_valid),
    .plic_ready(u_LevelGateway_55_plic_ready),
    .plic_complete(u_LevelGateway_55_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_56 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_56_clk),
    .rst_n(u_LevelGateway_56_rst_n),
    .interrupt(u_LevelGateway_56_interrupt),
    .plic_valid(u_LevelGateway_56_plic_valid),
    .plic_ready(u_LevelGateway_56_plic_ready),
    .plic_complete(u_LevelGateway_56_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_57 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_57_clk),
    .rst_n(u_LevelGateway_57_rst_n),
    .interrupt(u_LevelGateway_57_interrupt),
    .plic_valid(u_LevelGateway_57_plic_valid),
    .plic_ready(u_LevelGateway_57_plic_ready),
    .plic_complete(u_LevelGateway_57_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_58 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_58_clk),
    .rst_n(u_LevelGateway_58_rst_n),
    .interrupt(u_LevelGateway_58_interrupt),
    .plic_valid(u_LevelGateway_58_plic_valid),
    .plic_ready(u_LevelGateway_58_plic_ready),
    .plic_complete(u_LevelGateway_58_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_59 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_59_clk),
    .rst_n(u_LevelGateway_59_rst_n),
    .interrupt(u_LevelGateway_59_interrupt),
    .plic_valid(u_LevelGateway_59_plic_valid),
    .plic_ready(u_LevelGateway_59_plic_ready),
    .plic_complete(u_LevelGateway_59_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_60 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_60_clk),
    .rst_n(u_LevelGateway_60_rst_n),
    .interrupt(u_LevelGateway_60_interrupt),
    .plic_valid(u_LevelGateway_60_plic_valid),
    .plic_ready(u_LevelGateway_60_plic_ready),
    .plic_complete(u_LevelGateway_60_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_61 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_61_clk),
    .rst_n(u_LevelGateway_61_rst_n),
    .interrupt(u_LevelGateway_61_interrupt),
    .plic_valid(u_LevelGateway_61_plic_valid),
    .plic_ready(u_LevelGateway_61_plic_ready),
    .plic_complete(u_LevelGateway_61_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_62 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_62_clk),
    .rst_n(u_LevelGateway_62_rst_n),
    .interrupt(u_LevelGateway_62_interrupt),
    .plic_valid(u_LevelGateway_62_plic_valid),
    .plic_ready(u_LevelGateway_62_plic_ready),
    .plic_complete(u_LevelGateway_62_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_63 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_63_clk),
    .rst_n(u_LevelGateway_63_rst_n),
    .interrupt(u_LevelGateway_63_interrupt),
    .plic_valid(u_LevelGateway_63_plic_valid),
    .plic_ready(u_LevelGateway_63_plic_ready),
    .plic_complete(u_LevelGateway_63_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_64 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_64_clk),
    .rst_n(u_LevelGateway_64_rst_n),
    .interrupt(u_LevelGateway_64_interrupt),
    .plic_valid(u_LevelGateway_64_plic_valid),
    .plic_ready(u_LevelGateway_64_plic_ready),
    .plic_complete(u_LevelGateway_64_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_65 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_65_clk),
    .rst_n(u_LevelGateway_65_rst_n),
    .interrupt(u_LevelGateway_65_interrupt),
    .plic_valid(u_LevelGateway_65_plic_valid),
    .plic_ready(u_LevelGateway_65_plic_ready),
    .plic_complete(u_LevelGateway_65_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_66 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_66_clk),
    .rst_n(u_LevelGateway_66_rst_n),
    .interrupt(u_LevelGateway_66_interrupt),
    .plic_valid(u_LevelGateway_66_plic_valid),
    .plic_ready(u_LevelGateway_66_plic_ready),
    .plic_complete(u_LevelGateway_66_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_67 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_67_clk),
    .rst_n(u_LevelGateway_67_rst_n),
    .interrupt(u_LevelGateway_67_interrupt),
    .plic_valid(u_LevelGateway_67_plic_valid),
    .plic_ready(u_LevelGateway_67_plic_ready),
    .plic_complete(u_LevelGateway_67_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_68 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_68_clk),
    .rst_n(u_LevelGateway_68_rst_n),
    .interrupt(u_LevelGateway_68_interrupt),
    .plic_valid(u_LevelGateway_68_plic_valid),
    .plic_ready(u_LevelGateway_68_plic_ready),
    .plic_complete(u_LevelGateway_68_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_69 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_69_clk),
    .rst_n(u_LevelGateway_69_rst_n),
    .interrupt(u_LevelGateway_69_interrupt),
    .plic_valid(u_LevelGateway_69_plic_valid),
    .plic_ready(u_LevelGateway_69_plic_ready),
    .plic_complete(u_LevelGateway_69_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_70 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_70_clk),
    .rst_n(u_LevelGateway_70_rst_n),
    .interrupt(u_LevelGateway_70_interrupt),
    .plic_valid(u_LevelGateway_70_plic_valid),
    .plic_ready(u_LevelGateway_70_plic_ready),
    .plic_complete(u_LevelGateway_70_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_71 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_71_clk),
    .rst_n(u_LevelGateway_71_rst_n),
    .interrupt(u_LevelGateway_71_interrupt),
    .plic_valid(u_LevelGateway_71_plic_valid),
    .plic_ready(u_LevelGateway_71_plic_ready),
    .plic_complete(u_LevelGateway_71_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_72 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_72_clk),
    .rst_n(u_LevelGateway_72_rst_n),
    .interrupt(u_LevelGateway_72_interrupt),
    .plic_valid(u_LevelGateway_72_plic_valid),
    .plic_ready(u_LevelGateway_72_plic_ready),
    .plic_complete(u_LevelGateway_72_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_73 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_73_clk),
    .rst_n(u_LevelGateway_73_rst_n),
    .interrupt(u_LevelGateway_73_interrupt),
    .plic_valid(u_LevelGateway_73_plic_valid),
    .plic_ready(u_LevelGateway_73_plic_ready),
    .plic_complete(u_LevelGateway_73_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_74 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_74_clk),
    .rst_n(u_LevelGateway_74_rst_n),
    .interrupt(u_LevelGateway_74_interrupt),
    .plic_valid(u_LevelGateway_74_plic_valid),
    .plic_ready(u_LevelGateway_74_plic_ready),
    .plic_complete(u_LevelGateway_74_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_75 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_75_clk),
    .rst_n(u_LevelGateway_75_rst_n),
    .interrupt(u_LevelGateway_75_interrupt),
    .plic_valid(u_LevelGateway_75_plic_valid),
    .plic_ready(u_LevelGateway_75_plic_ready),
    .plic_complete(u_LevelGateway_75_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_76 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_76_clk),
    .rst_n(u_LevelGateway_76_rst_n),
    .interrupt(u_LevelGateway_76_interrupt),
    .plic_valid(u_LevelGateway_76_plic_valid),
    .plic_ready(u_LevelGateway_76_plic_ready),
    .plic_complete(u_LevelGateway_76_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_77 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_77_clk),
    .rst_n(u_LevelGateway_77_rst_n),
    .interrupt(u_LevelGateway_77_interrupt),
    .plic_valid(u_LevelGateway_77_plic_valid),
    .plic_ready(u_LevelGateway_77_plic_ready),
    .plic_complete(u_LevelGateway_77_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_78 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_78_clk),
    .rst_n(u_LevelGateway_78_rst_n),
    .interrupt(u_LevelGateway_78_interrupt),
    .plic_valid(u_LevelGateway_78_plic_valid),
    .plic_ready(u_LevelGateway_78_plic_ready),
    .plic_complete(u_LevelGateway_78_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_79 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_79_clk),
    .rst_n(u_LevelGateway_79_rst_n),
    .interrupt(u_LevelGateway_79_interrupt),
    .plic_valid(u_LevelGateway_79_plic_valid),
    .plic_ready(u_LevelGateway_79_plic_ready),
    .plic_complete(u_LevelGateway_79_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_80 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_80_clk),
    .rst_n(u_LevelGateway_80_rst_n),
    .interrupt(u_LevelGateway_80_interrupt),
    .plic_valid(u_LevelGateway_80_plic_valid),
    .plic_ready(u_LevelGateway_80_plic_ready),
    .plic_complete(u_LevelGateway_80_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_81 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_81_clk),
    .rst_n(u_LevelGateway_81_rst_n),
    .interrupt(u_LevelGateway_81_interrupt),
    .plic_valid(u_LevelGateway_81_plic_valid),
    .plic_ready(u_LevelGateway_81_plic_ready),
    .plic_complete(u_LevelGateway_81_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_82 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_82_clk),
    .rst_n(u_LevelGateway_82_rst_n),
    .interrupt(u_LevelGateway_82_interrupt),
    .plic_valid(u_LevelGateway_82_plic_valid),
    .plic_ready(u_LevelGateway_82_plic_ready),
    .plic_complete(u_LevelGateway_82_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_83 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_83_clk),
    .rst_n(u_LevelGateway_83_rst_n),
    .interrupt(u_LevelGateway_83_interrupt),
    .plic_valid(u_LevelGateway_83_plic_valid),
    .plic_ready(u_LevelGateway_83_plic_ready),
    .plic_complete(u_LevelGateway_83_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_84 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_84_clk),
    .rst_n(u_LevelGateway_84_rst_n),
    .interrupt(u_LevelGateway_84_interrupt),
    .plic_valid(u_LevelGateway_84_plic_valid),
    .plic_ready(u_LevelGateway_84_plic_ready),
    .plic_complete(u_LevelGateway_84_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_85 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_85_clk),
    .rst_n(u_LevelGateway_85_rst_n),
    .interrupt(u_LevelGateway_85_interrupt),
    .plic_valid(u_LevelGateway_85_plic_valid),
    .plic_ready(u_LevelGateway_85_plic_ready),
    .plic_complete(u_LevelGateway_85_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_86 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_86_clk),
    .rst_n(u_LevelGateway_86_rst_n),
    .interrupt(u_LevelGateway_86_interrupt),
    .plic_valid(u_LevelGateway_86_plic_valid),
    .plic_ready(u_LevelGateway_86_plic_ready),
    .plic_complete(u_LevelGateway_86_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_87 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_87_clk),
    .rst_n(u_LevelGateway_87_rst_n),
    .interrupt(u_LevelGateway_87_interrupt),
    .plic_valid(u_LevelGateway_87_plic_valid),
    .plic_ready(u_LevelGateway_87_plic_ready),
    .plic_complete(u_LevelGateway_87_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_88 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_88_clk),
    .rst_n(u_LevelGateway_88_rst_n),
    .interrupt(u_LevelGateway_88_interrupt),
    .plic_valid(u_LevelGateway_88_plic_valid),
    .plic_ready(u_LevelGateway_88_plic_ready),
    .plic_complete(u_LevelGateway_88_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_89 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_89_clk),
    .rst_n(u_LevelGateway_89_rst_n),
    .interrupt(u_LevelGateway_89_interrupt),
    .plic_valid(u_LevelGateway_89_plic_valid),
    .plic_ready(u_LevelGateway_89_plic_ready),
    .plic_complete(u_LevelGateway_89_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_90 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_90_clk),
    .rst_n(u_LevelGateway_90_rst_n),
    .interrupt(u_LevelGateway_90_interrupt),
    .plic_valid(u_LevelGateway_90_plic_valid),
    .plic_ready(u_LevelGateway_90_plic_ready),
    .plic_complete(u_LevelGateway_90_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_91 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_91_clk),
    .rst_n(u_LevelGateway_91_rst_n),
    .interrupt(u_LevelGateway_91_interrupt),
    .plic_valid(u_LevelGateway_91_plic_valid),
    .plic_ready(u_LevelGateway_91_plic_ready),
    .plic_complete(u_LevelGateway_91_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_92 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_92_clk),
    .rst_n(u_LevelGateway_92_rst_n),
    .interrupt(u_LevelGateway_92_interrupt),
    .plic_valid(u_LevelGateway_92_plic_valid),
    .plic_ready(u_LevelGateway_92_plic_ready),
    .plic_complete(u_LevelGateway_92_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_93 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_93_clk),
    .rst_n(u_LevelGateway_93_rst_n),
    .interrupt(u_LevelGateway_93_interrupt),
    .plic_valid(u_LevelGateway_93_plic_valid),
    .plic_ready(u_LevelGateway_93_plic_ready),
    .plic_complete(u_LevelGateway_93_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_94 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_94_clk),
    .rst_n(u_LevelGateway_94_rst_n),
    .interrupt(u_LevelGateway_94_interrupt),
    .plic_valid(u_LevelGateway_94_plic_valid),
    .plic_ready(u_LevelGateway_94_plic_ready),
    .plic_complete(u_LevelGateway_94_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_95 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_95_clk),
    .rst_n(u_LevelGateway_95_rst_n),
    .interrupt(u_LevelGateway_95_interrupt),
    .plic_valid(u_LevelGateway_95_plic_valid),
    .plic_ready(u_LevelGateway_95_plic_ready),
    .plic_complete(u_LevelGateway_95_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_96 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_96_clk),
    .rst_n(u_LevelGateway_96_rst_n),
    .interrupt(u_LevelGateway_96_interrupt),
    .plic_valid(u_LevelGateway_96_plic_valid),
    .plic_ready(u_LevelGateway_96_plic_ready),
    .plic_complete(u_LevelGateway_96_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_97 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_97_clk),
    .rst_n(u_LevelGateway_97_rst_n),
    .interrupt(u_LevelGateway_97_interrupt),
    .plic_valid(u_LevelGateway_97_plic_valid),
    .plic_ready(u_LevelGateway_97_plic_ready),
    .plic_complete(u_LevelGateway_97_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_98 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_98_clk),
    .rst_n(u_LevelGateway_98_rst_n),
    .interrupt(u_LevelGateway_98_interrupt),
    .plic_valid(u_LevelGateway_98_plic_valid),
    .plic_ready(u_LevelGateway_98_plic_ready),
    .plic_complete(u_LevelGateway_98_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_99 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_99_clk),
    .rst_n(u_LevelGateway_99_rst_n),
    .interrupt(u_LevelGateway_99_interrupt),
    .plic_valid(u_LevelGateway_99_plic_valid),
    .plic_ready(u_LevelGateway_99_plic_ready),
    .plic_complete(u_LevelGateway_99_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_100 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_100_clk),
    .rst_n(u_LevelGateway_100_rst_n),
    .interrupt(u_LevelGateway_100_interrupt),
    .plic_valid(u_LevelGateway_100_plic_valid),
    .plic_ready(u_LevelGateway_100_plic_ready),
    .plic_complete(u_LevelGateway_100_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_101 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_101_clk),
    .rst_n(u_LevelGateway_101_rst_n),
    .interrupt(u_LevelGateway_101_interrupt),
    .plic_valid(u_LevelGateway_101_plic_valid),
    .plic_ready(u_LevelGateway_101_plic_ready),
    .plic_complete(u_LevelGateway_101_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_102 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_102_clk),
    .rst_n(u_LevelGateway_102_rst_n),
    .interrupt(u_LevelGateway_102_interrupt),
    .plic_valid(u_LevelGateway_102_plic_valid),
    .plic_ready(u_LevelGateway_102_plic_ready),
    .plic_complete(u_LevelGateway_102_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_103 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_103_clk),
    .rst_n(u_LevelGateway_103_rst_n),
    .interrupt(u_LevelGateway_103_interrupt),
    .plic_valid(u_LevelGateway_103_plic_valid),
    .plic_ready(u_LevelGateway_103_plic_ready),
    .plic_complete(u_LevelGateway_103_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_104 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_104_clk),
    .rst_n(u_LevelGateway_104_rst_n),
    .interrupt(u_LevelGateway_104_interrupt),
    .plic_valid(u_LevelGateway_104_plic_valid),
    .plic_ready(u_LevelGateway_104_plic_ready),
    .plic_complete(u_LevelGateway_104_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_105 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_105_clk),
    .rst_n(u_LevelGateway_105_rst_n),
    .interrupt(u_LevelGateway_105_interrupt),
    .plic_valid(u_LevelGateway_105_plic_valid),
    .plic_ready(u_LevelGateway_105_plic_ready),
    .plic_complete(u_LevelGateway_105_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_106 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_106_clk),
    .rst_n(u_LevelGateway_106_rst_n),
    .interrupt(u_LevelGateway_106_interrupt),
    .plic_valid(u_LevelGateway_106_plic_valid),
    .plic_ready(u_LevelGateway_106_plic_ready),
    .plic_complete(u_LevelGateway_106_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_107 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_107_clk),
    .rst_n(u_LevelGateway_107_rst_n),
    .interrupt(u_LevelGateway_107_interrupt),
    .plic_valid(u_LevelGateway_107_plic_valid),
    .plic_ready(u_LevelGateway_107_plic_ready),
    .plic_complete(u_LevelGateway_107_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_108 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_108_clk),
    .rst_n(u_LevelGateway_108_rst_n),
    .interrupt(u_LevelGateway_108_interrupt),
    .plic_valid(u_LevelGateway_108_plic_valid),
    .plic_ready(u_LevelGateway_108_plic_ready),
    .plic_complete(u_LevelGateway_108_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_109 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_109_clk),
    .rst_n(u_LevelGateway_109_rst_n),
    .interrupt(u_LevelGateway_109_interrupt),
    .plic_valid(u_LevelGateway_109_plic_valid),
    .plic_ready(u_LevelGateway_109_plic_ready),
    .plic_complete(u_LevelGateway_109_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_110 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_110_clk),
    .rst_n(u_LevelGateway_110_rst_n),
    .interrupt(u_LevelGateway_110_interrupt),
    .plic_valid(u_LevelGateway_110_plic_valid),
    .plic_ready(u_LevelGateway_110_plic_ready),
    .plic_complete(u_LevelGateway_110_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_111 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_111_clk),
    .rst_n(u_LevelGateway_111_rst_n),
    .interrupt(u_LevelGateway_111_interrupt),
    .plic_valid(u_LevelGateway_111_plic_valid),
    .plic_ready(u_LevelGateway_111_plic_ready),
    .plic_complete(u_LevelGateway_111_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_112 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_112_clk),
    .rst_n(u_LevelGateway_112_rst_n),
    .interrupt(u_LevelGateway_112_interrupt),
    .plic_valid(u_LevelGateway_112_plic_valid),
    .plic_ready(u_LevelGateway_112_plic_ready),
    .plic_complete(u_LevelGateway_112_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_113 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_113_clk),
    .rst_n(u_LevelGateway_113_rst_n),
    .interrupt(u_LevelGateway_113_interrupt),
    .plic_valid(u_LevelGateway_113_plic_valid),
    .plic_ready(u_LevelGateway_113_plic_ready),
    .plic_complete(u_LevelGateway_113_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_114 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_114_clk),
    .rst_n(u_LevelGateway_114_rst_n),
    .interrupt(u_LevelGateway_114_interrupt),
    .plic_valid(u_LevelGateway_114_plic_valid),
    .plic_ready(u_LevelGateway_114_plic_ready),
    .plic_complete(u_LevelGateway_114_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_115 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_115_clk),
    .rst_n(u_LevelGateway_115_rst_n),
    .interrupt(u_LevelGateway_115_interrupt),
    .plic_valid(u_LevelGateway_115_plic_valid),
    .plic_ready(u_LevelGateway_115_plic_ready),
    .plic_complete(u_LevelGateway_115_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_116 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_116_clk),
    .rst_n(u_LevelGateway_116_rst_n),
    .interrupt(u_LevelGateway_116_interrupt),
    .plic_valid(u_LevelGateway_116_plic_valid),
    .plic_ready(u_LevelGateway_116_plic_ready),
    .plic_complete(u_LevelGateway_116_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_117 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_117_clk),
    .rst_n(u_LevelGateway_117_rst_n),
    .interrupt(u_LevelGateway_117_interrupt),
    .plic_valid(u_LevelGateway_117_plic_valid),
    .plic_ready(u_LevelGateway_117_plic_ready),
    .plic_complete(u_LevelGateway_117_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_118 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_118_clk),
    .rst_n(u_LevelGateway_118_rst_n),
    .interrupt(u_LevelGateway_118_interrupt),
    .plic_valid(u_LevelGateway_118_plic_valid),
    .plic_ready(u_LevelGateway_118_plic_ready),
    .plic_complete(u_LevelGateway_118_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_119 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_119_clk),
    .rst_n(u_LevelGateway_119_rst_n),
    .interrupt(u_LevelGateway_119_interrupt),
    .plic_valid(u_LevelGateway_119_plic_valid),
    .plic_ready(u_LevelGateway_119_plic_ready),
    .plic_complete(u_LevelGateway_119_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_120 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_120_clk),
    .rst_n(u_LevelGateway_120_rst_n),
    .interrupt(u_LevelGateway_120_interrupt),
    .plic_valid(u_LevelGateway_120_plic_valid),
    .plic_ready(u_LevelGateway_120_plic_ready),
    .plic_complete(u_LevelGateway_120_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_121 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_121_clk),
    .rst_n(u_LevelGateway_121_rst_n),
    .interrupt(u_LevelGateway_121_interrupt),
    .plic_valid(u_LevelGateway_121_plic_valid),
    .plic_ready(u_LevelGateway_121_plic_ready),
    .plic_complete(u_LevelGateway_121_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_122 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_122_clk),
    .rst_n(u_LevelGateway_122_rst_n),
    .interrupt(u_LevelGateway_122_interrupt),
    .plic_valid(u_LevelGateway_122_plic_valid),
    .plic_ready(u_LevelGateway_122_plic_ready),
    .plic_complete(u_LevelGateway_122_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_123 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_123_clk),
    .rst_n(u_LevelGateway_123_rst_n),
    .interrupt(u_LevelGateway_123_interrupt),
    .plic_valid(u_LevelGateway_123_plic_valid),
    .plic_ready(u_LevelGateway_123_plic_ready),
    .plic_complete(u_LevelGateway_123_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_124 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_124_clk),
    .rst_n(u_LevelGateway_124_rst_n),
    .interrupt(u_LevelGateway_124_interrupt),
    .plic_valid(u_LevelGateway_124_plic_valid),
    .plic_ready(u_LevelGateway_124_plic_ready),
    .plic_complete(u_LevelGateway_124_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_125 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_125_clk),
    .rst_n(u_LevelGateway_125_rst_n),
    .interrupt(u_LevelGateway_125_interrupt),
    .plic_valid(u_LevelGateway_125_plic_valid),
    .plic_ready(u_LevelGateway_125_plic_ready),
    .plic_complete(u_LevelGateway_125_plic_complete)
  );
  plic_levelgatewaychisel u_LevelGateway_126 ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 136:32]
    .clk(u_LevelGateway_126_clk),
    .rst_n(u_LevelGateway_126_rst_n),
    .interrupt(u_LevelGateway_126_interrupt),
    .plic_valid(u_LevelGateway_126_plic_valid),
    .plic_ready(u_LevelGateway_126_plic_ready),
    .plic_complete(u_LevelGateway_126_plic_complete)
  );
  plic_max_treechisel u_plic_max_tree ( // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 213:33]
    .irq_pend_r(u_plic_max_tree_irq_pend_r),
    .irq_enab_r(u_plic_max_tree_irq_enab_r),
    .irq_prio_r_1(u_plic_max_tree_irq_prio_r_1),
    .irq_prio_r_2(u_plic_max_tree_irq_prio_r_2),
    .irq_prio_r_3(u_plic_max_tree_irq_prio_r_3),
    .irq_prio_r_4(u_plic_max_tree_irq_prio_r_4),
    .irq_prio_r_5(u_plic_max_tree_irq_prio_r_5),
    .irq_prio_r_6(u_plic_max_tree_irq_prio_r_6),
    .irq_prio_r_7(u_plic_max_tree_irq_prio_r_7),
    .irq_prio_r_8(u_plic_max_tree_irq_prio_r_8),
    .irq_prio_r_9(u_plic_max_tree_irq_prio_r_9),
    .irq_prio_r_10(u_plic_max_tree_irq_prio_r_10),
    .irq_prio_r_11(u_plic_max_tree_irq_prio_r_11),
    .irq_prio_r_12(u_plic_max_tree_irq_prio_r_12),
    .irq_prio_r_13(u_plic_max_tree_irq_prio_r_13),
    .irq_prio_r_14(u_plic_max_tree_irq_prio_r_14),
    .irq_prio_r_15(u_plic_max_tree_irq_prio_r_15),
    .irq_prio_r_16(u_plic_max_tree_irq_prio_r_16),
    .irq_prio_r_17(u_plic_max_tree_irq_prio_r_17),
    .irq_prio_r_18(u_plic_max_tree_irq_prio_r_18),
    .irq_prio_r_19(u_plic_max_tree_irq_prio_r_19),
    .irq_prio_r_20(u_plic_max_tree_irq_prio_r_20),
    .irq_prio_r_21(u_plic_max_tree_irq_prio_r_21),
    .irq_prio_r_22(u_plic_max_tree_irq_prio_r_22),
    .irq_prio_r_23(u_plic_max_tree_irq_prio_r_23),
    .irq_prio_r_24(u_plic_max_tree_irq_prio_r_24),
    .irq_prio_r_25(u_plic_max_tree_irq_prio_r_25),
    .irq_prio_r_26(u_plic_max_tree_irq_prio_r_26),
    .irq_prio_r_27(u_plic_max_tree_irq_prio_r_27),
    .irq_prio_r_28(u_plic_max_tree_irq_prio_r_28),
    .irq_prio_r_29(u_plic_max_tree_irq_prio_r_29),
    .irq_prio_r_30(u_plic_max_tree_irq_prio_r_30),
    .irq_prio_r_31(u_plic_max_tree_irq_prio_r_31),
    .irq_prio_r_32(u_plic_max_tree_irq_prio_r_32),
    .irq_prio_r_33(u_plic_max_tree_irq_prio_r_33),
    .irq_prio_r_34(u_plic_max_tree_irq_prio_r_34),
    .irq_prio_r_35(u_plic_max_tree_irq_prio_r_35),
    .irq_prio_r_36(u_plic_max_tree_irq_prio_r_36),
    .irq_prio_r_37(u_plic_max_tree_irq_prio_r_37),
    .irq_prio_r_38(u_plic_max_tree_irq_prio_r_38),
    .irq_prio_r_39(u_plic_max_tree_irq_prio_r_39),
    .irq_prio_r_40(u_plic_max_tree_irq_prio_r_40),
    .irq_prio_r_41(u_plic_max_tree_irq_prio_r_41),
    .irq_prio_r_42(u_plic_max_tree_irq_prio_r_42),
    .irq_prio_r_43(u_plic_max_tree_irq_prio_r_43),
    .irq_prio_r_44(u_plic_max_tree_irq_prio_r_44),
    .irq_prio_r_45(u_plic_max_tree_irq_prio_r_45),
    .irq_prio_r_46(u_plic_max_tree_irq_prio_r_46),
    .irq_prio_r_47(u_plic_max_tree_irq_prio_r_47),
    .irq_prio_r_48(u_plic_max_tree_irq_prio_r_48),
    .irq_prio_r_49(u_plic_max_tree_irq_prio_r_49),
    .irq_prio_r_50(u_plic_max_tree_irq_prio_r_50),
    .irq_prio_r_51(u_plic_max_tree_irq_prio_r_51),
    .irq_prio_r_52(u_plic_max_tree_irq_prio_r_52),
    .irq_prio_r_53(u_plic_max_tree_irq_prio_r_53),
    .irq_prio_r_54(u_plic_max_tree_irq_prio_r_54),
    .irq_prio_r_55(u_plic_max_tree_irq_prio_r_55),
    .irq_prio_r_56(u_plic_max_tree_irq_prio_r_56),
    .irq_prio_r_57(u_plic_max_tree_irq_prio_r_57),
    .irq_prio_r_58(u_plic_max_tree_irq_prio_r_58),
    .irq_prio_r_59(u_plic_max_tree_irq_prio_r_59),
    .irq_prio_r_60(u_plic_max_tree_irq_prio_r_60),
    .irq_prio_r_61(u_plic_max_tree_irq_prio_r_61),
    .irq_prio_r_62(u_plic_max_tree_irq_prio_r_62),
    .irq_prio_r_63(u_plic_max_tree_irq_prio_r_63),
    .irq_prio_r_64(u_plic_max_tree_irq_prio_r_64),
    .irq_prio_r_65(u_plic_max_tree_irq_prio_r_65),
    .irq_prio_r_66(u_plic_max_tree_irq_prio_r_66),
    .irq_prio_r_67(u_plic_max_tree_irq_prio_r_67),
    .irq_prio_r_68(u_plic_max_tree_irq_prio_r_68),
    .irq_prio_r_69(u_plic_max_tree_irq_prio_r_69),
    .irq_prio_r_70(u_plic_max_tree_irq_prio_r_70),
    .irq_prio_r_71(u_plic_max_tree_irq_prio_r_71),
    .irq_prio_r_72(u_plic_max_tree_irq_prio_r_72),
    .irq_prio_r_73(u_plic_max_tree_irq_prio_r_73),
    .irq_prio_r_74(u_plic_max_tree_irq_prio_r_74),
    .irq_prio_r_75(u_plic_max_tree_irq_prio_r_75),
    .irq_prio_r_76(u_plic_max_tree_irq_prio_r_76),
    .irq_prio_r_77(u_plic_max_tree_irq_prio_r_77),
    .irq_prio_r_78(u_plic_max_tree_irq_prio_r_78),
    .irq_prio_r_79(u_plic_max_tree_irq_prio_r_79),
    .irq_prio_r_80(u_plic_max_tree_irq_prio_r_80),
    .irq_prio_r_81(u_plic_max_tree_irq_prio_r_81),
    .irq_prio_r_82(u_plic_max_tree_irq_prio_r_82),
    .irq_prio_r_83(u_plic_max_tree_irq_prio_r_83),
    .irq_prio_r_84(u_plic_max_tree_irq_prio_r_84),
    .irq_prio_r_85(u_plic_max_tree_irq_prio_r_85),
    .irq_prio_r_86(u_plic_max_tree_irq_prio_r_86),
    .irq_prio_r_87(u_plic_max_tree_irq_prio_r_87),
    .irq_prio_r_88(u_plic_max_tree_irq_prio_r_88),
    .irq_prio_r_89(u_plic_max_tree_irq_prio_r_89),
    .irq_prio_r_90(u_plic_max_tree_irq_prio_r_90),
    .irq_prio_r_91(u_plic_max_tree_irq_prio_r_91),
    .irq_prio_r_92(u_plic_max_tree_irq_prio_r_92),
    .irq_prio_r_93(u_plic_max_tree_irq_prio_r_93),
    .irq_prio_r_94(u_plic_max_tree_irq_prio_r_94),
    .irq_prio_r_95(u_plic_max_tree_irq_prio_r_95),
    .irq_prio_r_96(u_plic_max_tree_irq_prio_r_96),
    .irq_prio_r_97(u_plic_max_tree_irq_prio_r_97),
    .irq_prio_r_98(u_plic_max_tree_irq_prio_r_98),
    .irq_prio_r_99(u_plic_max_tree_irq_prio_r_99),
    .irq_prio_r_100(u_plic_max_tree_irq_prio_r_100),
    .irq_prio_r_101(u_plic_max_tree_irq_prio_r_101),
    .irq_prio_r_102(u_plic_max_tree_irq_prio_r_102),
    .irq_prio_r_103(u_plic_max_tree_irq_prio_r_103),
    .irq_prio_r_104(u_plic_max_tree_irq_prio_r_104),
    .irq_prio_r_105(u_plic_max_tree_irq_prio_r_105),
    .irq_prio_r_106(u_plic_max_tree_irq_prio_r_106),
    .irq_prio_r_107(u_plic_max_tree_irq_prio_r_107),
    .irq_prio_r_108(u_plic_max_tree_irq_prio_r_108),
    .irq_prio_r_109(u_plic_max_tree_irq_prio_r_109),
    .irq_prio_r_110(u_plic_max_tree_irq_prio_r_110),
    .irq_prio_r_111(u_plic_max_tree_irq_prio_r_111),
    .irq_prio_r_112(u_plic_max_tree_irq_prio_r_112),
    .irq_prio_r_113(u_plic_max_tree_irq_prio_r_113),
    .irq_prio_r_114(u_plic_max_tree_irq_prio_r_114),
    .irq_prio_r_115(u_plic_max_tree_irq_prio_r_115),
    .irq_prio_r_116(u_plic_max_tree_irq_prio_r_116),
    .irq_prio_r_117(u_plic_max_tree_irq_prio_r_117),
    .irq_prio_r_118(u_plic_max_tree_irq_prio_r_118),
    .irq_prio_r_119(u_plic_max_tree_irq_prio_r_119),
    .irq_prio_r_120(u_plic_max_tree_irq_prio_r_120),
    .irq_prio_r_121(u_plic_max_tree_irq_prio_r_121),
    .irq_prio_r_122(u_plic_max_tree_irq_prio_r_122),
    .irq_prio_r_123(u_plic_max_tree_irq_prio_r_123),
    .irq_prio_r_124(u_plic_max_tree_irq_prio_r_124),
    .irq_prio_r_125(u_plic_max_tree_irq_prio_r_125),
    .irq_prio_r_126(u_plic_max_tree_irq_prio_r_126),
    .irq_prio_r_127(u_plic_max_tree_irq_prio_r_127),
    .irq_thod_r(u_plic_max_tree_irq_thod_r),
    .irq_o(u_plic_max_tree_irq_o),
    .irq_id(u_plic_max_tree_irq_id)
  );
  assign plic_rvalid_o = plic_req_q; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 329:18]
  assign plic_rdata_o = rsp_rdata_q; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 331:18]
  assign plic_irq_o_0 = plic_irq_o_pre_q_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 103:25 88:30]
  assign plicid_id = {{1'd0}, plic_irq_id_q_0}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 110:25]
  assign u_LevelGateway_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_interrupt = plic_irq_i_q[1]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_plic_ready = ~irq_pend_q_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_plic_complete = plic_wdata_i[6:0] == 7'h1 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_1_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_1_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_1_interrupt = plic_irq_i_q[2]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_1_plic_ready = ~irq_pend_q_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_1_plic_complete = plic_wdata_i[6:0] == 7'h2 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_2_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_2_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_2_interrupt = plic_irq_i_q[3]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_2_plic_ready = ~irq_pend_q_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_2_plic_complete = plic_wdata_i[6:0] == 7'h3 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_3_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_3_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_3_interrupt = plic_irq_i_q[4]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_3_plic_ready = ~irq_pend_q_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_3_plic_complete = plic_wdata_i[6:0] == 7'h4 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_4_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_4_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_4_interrupt = plic_irq_i_q[5]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_4_plic_ready = ~irq_pend_q_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_4_plic_complete = plic_wdata_i[6:0] == 7'h5 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_5_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_5_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_5_interrupt = plic_irq_i_q[6]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_5_plic_ready = ~irq_pend_q_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_5_plic_complete = plic_wdata_i[6:0] == 7'h6 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_6_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_6_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_6_interrupt = plic_irq_i_q[7]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_6_plic_ready = ~irq_pend_q_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_6_plic_complete = plic_wdata_i[6:0] == 7'h7 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_7_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_7_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_7_interrupt = plic_irq_i_q[8]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_7_plic_ready = ~irq_pend_q_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_7_plic_complete = plic_wdata_i[6:0] == 7'h8 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_8_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_8_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_8_interrupt = plic_irq_i_q[9]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_8_plic_ready = ~irq_pend_q_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_8_plic_complete = plic_wdata_i[6:0] == 7'h9 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_9_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_9_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_9_interrupt = plic_irq_i_q[10]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_9_plic_ready = ~irq_pend_q_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_9_plic_complete = plic_wdata_i[6:0] == 7'ha & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_10_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_10_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_10_interrupt = plic_irq_i_q[11]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_10_plic_ready = ~irq_pend_q_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_10_plic_complete = plic_wdata_i[6:0] == 7'hb & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_11_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_11_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_11_interrupt = plic_irq_i_q[12]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_11_plic_ready = ~irq_pend_q_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_11_plic_complete = plic_wdata_i[6:0] == 7'hc & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_12_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_12_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_12_interrupt = plic_irq_i_q[13]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_12_plic_ready = ~irq_pend_q_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_12_plic_complete = plic_wdata_i[6:0] == 7'hd & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_13_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_13_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_13_interrupt = plic_irq_i_q[14]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_13_plic_ready = ~irq_pend_q_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_13_plic_complete = plic_wdata_i[6:0] == 7'he & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_14_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_14_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_14_interrupt = plic_irq_i_q[15]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_14_plic_ready = ~irq_pend_q_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_14_plic_complete = plic_wdata_i[6:0] == 7'hf & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_15_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_15_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_15_interrupt = plic_irq_i_q[16]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_15_plic_ready = ~irq_pend_q_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_15_plic_complete = plic_wdata_i[6:0] == 7'h10 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_16_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_16_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_16_interrupt = plic_irq_i_q[17]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_16_plic_ready = ~irq_pend_q_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_16_plic_complete = plic_wdata_i[6:0] == 7'h11 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_17_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_17_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_17_interrupt = plic_irq_i_q[18]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_17_plic_ready = ~irq_pend_q_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_17_plic_complete = plic_wdata_i[6:0] == 7'h12 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_18_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_18_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_18_interrupt = plic_irq_i_q[19]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_18_plic_ready = ~irq_pend_q_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_18_plic_complete = plic_wdata_i[6:0] == 7'h13 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_19_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_19_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_19_interrupt = plic_irq_i_q[20]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_19_plic_ready = ~irq_pend_q_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_19_plic_complete = plic_wdata_i[6:0] == 7'h14 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_20_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_20_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_20_interrupt = plic_irq_i_q[21]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_20_plic_ready = ~irq_pend_q_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_20_plic_complete = plic_wdata_i[6:0] == 7'h15 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_21_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_21_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_21_interrupt = plic_irq_i_q[22]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_21_plic_ready = ~irq_pend_q_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_21_plic_complete = plic_wdata_i[6:0] == 7'h16 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_22_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_22_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_22_interrupt = plic_irq_i_q[23]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_22_plic_ready = ~irq_pend_q_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_22_plic_complete = plic_wdata_i[6:0] == 7'h17 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_23_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_23_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_23_interrupt = plic_irq_i_q[24]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_23_plic_ready = ~irq_pend_q_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_23_plic_complete = plic_wdata_i[6:0] == 7'h18 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_24_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_24_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_24_interrupt = plic_irq_i_q[25]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_24_plic_ready = ~irq_pend_q_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_24_plic_complete = plic_wdata_i[6:0] == 7'h19 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_25_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_25_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_25_interrupt = plic_irq_i_q[26]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_25_plic_ready = ~irq_pend_q_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_25_plic_complete = plic_wdata_i[6:0] == 7'h1a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_26_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_26_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_26_interrupt = plic_irq_i_q[27]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_26_plic_ready = ~irq_pend_q_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_26_plic_complete = plic_wdata_i[6:0] == 7'h1b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_27_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_27_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_27_interrupt = plic_irq_i_q[28]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_27_plic_ready = ~irq_pend_q_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_27_plic_complete = plic_wdata_i[6:0] == 7'h1c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_28_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_28_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_28_interrupt = plic_irq_i_q[29]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_28_plic_ready = ~irq_pend_q_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_28_plic_complete = plic_wdata_i[6:0] == 7'h1d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_29_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_29_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_29_interrupt = plic_irq_i_q[30]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_29_plic_ready = ~irq_pend_q_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_29_plic_complete = plic_wdata_i[6:0] == 7'h1e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_30_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_30_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_30_interrupt = plic_irq_i_q[31]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_30_plic_ready = ~irq_pend_q_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_30_plic_complete = plic_wdata_i[6:0] == 7'h1f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_31_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_31_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_31_interrupt = plic_irq_i_q[32]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_31_plic_ready = ~irq_pend_q_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_31_plic_complete = plic_wdata_i[6:0] == 7'h20 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_32_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_32_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_32_interrupt = plic_irq_i_q[33]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_32_plic_ready = ~irq_pend_q_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_32_plic_complete = plic_wdata_i[6:0] == 7'h21 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_33_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_33_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_33_interrupt = plic_irq_i_q[34]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_33_plic_ready = ~irq_pend_q_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_33_plic_complete = plic_wdata_i[6:0] == 7'h22 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_34_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_34_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_34_interrupt = plic_irq_i_q[35]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_34_plic_ready = ~irq_pend_q_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_34_plic_complete = plic_wdata_i[6:0] == 7'h23 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_35_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_35_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_35_interrupt = plic_irq_i_q[36]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_35_plic_ready = ~irq_pend_q_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_35_plic_complete = plic_wdata_i[6:0] == 7'h24 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_36_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_36_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_36_interrupt = plic_irq_i_q[37]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_36_plic_ready = ~irq_pend_q_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_36_plic_complete = plic_wdata_i[6:0] == 7'h25 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_37_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_37_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_37_interrupt = plic_irq_i_q[38]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_37_plic_ready = ~irq_pend_q_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_37_plic_complete = plic_wdata_i[6:0] == 7'h26 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_38_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_38_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_38_interrupt = plic_irq_i_q[39]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_38_plic_ready = ~irq_pend_q_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_38_plic_complete = plic_wdata_i[6:0] == 7'h27 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_39_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_39_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_39_interrupt = plic_irq_i_q[40]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_39_plic_ready = ~irq_pend_q_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_39_plic_complete = plic_wdata_i[6:0] == 7'h28 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_40_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_40_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_40_interrupt = plic_irq_i_q[41]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_40_plic_ready = ~irq_pend_q_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_40_plic_complete = plic_wdata_i[6:0] == 7'h29 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_41_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_41_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_41_interrupt = plic_irq_i_q[42]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_41_plic_ready = ~irq_pend_q_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_41_plic_complete = plic_wdata_i[6:0] == 7'h2a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_42_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_42_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_42_interrupt = plic_irq_i_q[43]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_42_plic_ready = ~irq_pend_q_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_42_plic_complete = plic_wdata_i[6:0] == 7'h2b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_43_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_43_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_43_interrupt = plic_irq_i_q[44]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_43_plic_ready = ~irq_pend_q_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_43_plic_complete = plic_wdata_i[6:0] == 7'h2c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_44_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_44_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_44_interrupt = plic_irq_i_q[45]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_44_plic_ready = ~irq_pend_q_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_44_plic_complete = plic_wdata_i[6:0] == 7'h2d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_45_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_45_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_45_interrupt = plic_irq_i_q[46]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_45_plic_ready = ~irq_pend_q_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_45_plic_complete = plic_wdata_i[6:0] == 7'h2e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_46_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_46_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_46_interrupt = plic_irq_i_q[47]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_46_plic_ready = ~irq_pend_q_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_46_plic_complete = plic_wdata_i[6:0] == 7'h2f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_47_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_47_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_47_interrupt = plic_irq_i_q[48]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_47_plic_ready = ~irq_pend_q_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_47_plic_complete = plic_wdata_i[6:0] == 7'h30 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_48_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_48_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_48_interrupt = plic_irq_i_q[49]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_48_plic_ready = ~irq_pend_q_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_48_plic_complete = plic_wdata_i[6:0] == 7'h31 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_49_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_49_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_49_interrupt = plic_irq_i_q[50]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_49_plic_ready = ~irq_pend_q_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_49_plic_complete = plic_wdata_i[6:0] == 7'h32 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_50_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_50_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_50_interrupt = plic_irq_i_q[51]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_50_plic_ready = ~irq_pend_q_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_50_plic_complete = plic_wdata_i[6:0] == 7'h33 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_51_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_51_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_51_interrupt = plic_irq_i_q[52]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_51_plic_ready = ~irq_pend_q_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_51_plic_complete = plic_wdata_i[6:0] == 7'h34 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_52_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_52_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_52_interrupt = plic_irq_i_q[53]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_52_plic_ready = ~irq_pend_q_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_52_plic_complete = plic_wdata_i[6:0] == 7'h35 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_53_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_53_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_53_interrupt = plic_irq_i_q[54]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_53_plic_ready = ~irq_pend_q_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_53_plic_complete = plic_wdata_i[6:0] == 7'h36 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_54_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_54_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_54_interrupt = plic_irq_i_q[55]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_54_plic_ready = ~irq_pend_q_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_54_plic_complete = plic_wdata_i[6:0] == 7'h37 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_55_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_55_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_55_interrupt = plic_irq_i_q[56]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_55_plic_ready = ~irq_pend_q_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_55_plic_complete = plic_wdata_i[6:0] == 7'h38 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_56_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_56_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_56_interrupt = plic_irq_i_q[57]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_56_plic_ready = ~irq_pend_q_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_56_plic_complete = plic_wdata_i[6:0] == 7'h39 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_57_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_57_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_57_interrupt = plic_irq_i_q[58]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_57_plic_ready = ~irq_pend_q_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_57_plic_complete = plic_wdata_i[6:0] == 7'h3a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_58_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_58_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_58_interrupt = plic_irq_i_q[59]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_58_plic_ready = ~irq_pend_q_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_58_plic_complete = plic_wdata_i[6:0] == 7'h3b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_59_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_59_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_59_interrupt = plic_irq_i_q[60]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_59_plic_ready = ~irq_pend_q_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_59_plic_complete = plic_wdata_i[6:0] == 7'h3c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_60_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_60_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_60_interrupt = plic_irq_i_q[61]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_60_plic_ready = ~irq_pend_q_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_60_plic_complete = plic_wdata_i[6:0] == 7'h3d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_61_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_61_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_61_interrupt = plic_irq_i_q[62]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_61_plic_ready = ~irq_pend_q_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_61_plic_complete = plic_wdata_i[6:0] == 7'h3e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_62_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_62_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_62_interrupt = plic_irq_i_q[63]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_62_plic_ready = ~irq_pend_q_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_62_plic_complete = plic_wdata_i[6:0] == 7'h3f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_63_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_63_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_63_interrupt = plic_irq_i_q[64]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_63_plic_ready = ~irq_pend_q_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_63_plic_complete = plic_wdata_i[6:0] == 7'h40 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_64_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_64_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_64_interrupt = plic_irq_i_q[65]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_64_plic_ready = ~irq_pend_q_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_64_plic_complete = plic_wdata_i[6:0] == 7'h41 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_65_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_65_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_65_interrupt = plic_irq_i_q[66]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_65_plic_ready = ~irq_pend_q_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_65_plic_complete = plic_wdata_i[6:0] == 7'h42 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_66_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_66_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_66_interrupt = plic_irq_i_q[67]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_66_plic_ready = ~irq_pend_q_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_66_plic_complete = plic_wdata_i[6:0] == 7'h43 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_67_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_67_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_67_interrupt = plic_irq_i_q[68]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_67_plic_ready = ~irq_pend_q_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_67_plic_complete = plic_wdata_i[6:0] == 7'h44 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_68_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_68_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_68_interrupt = plic_irq_i_q[69]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_68_plic_ready = ~irq_pend_q_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_68_plic_complete = plic_wdata_i[6:0] == 7'h45 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_69_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_69_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_69_interrupt = plic_irq_i_q[70]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_69_plic_ready = ~irq_pend_q_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_69_plic_complete = plic_wdata_i[6:0] == 7'h46 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_70_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_70_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_70_interrupt = plic_irq_i_q[71]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_70_plic_ready = ~irq_pend_q_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_70_plic_complete = plic_wdata_i[6:0] == 7'h47 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_71_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_71_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_71_interrupt = plic_irq_i_q[72]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_71_plic_ready = ~irq_pend_q_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_71_plic_complete = plic_wdata_i[6:0] == 7'h48 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_72_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_72_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_72_interrupt = plic_irq_i_q[73]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_72_plic_ready = ~irq_pend_q_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_72_plic_complete = plic_wdata_i[6:0] == 7'h49 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_73_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_73_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_73_interrupt = plic_irq_i_q[74]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_73_plic_ready = ~irq_pend_q_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_73_plic_complete = plic_wdata_i[6:0] == 7'h4a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_74_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_74_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_74_interrupt = plic_irq_i_q[75]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_74_plic_ready = ~irq_pend_q_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_74_plic_complete = plic_wdata_i[6:0] == 7'h4b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_75_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_75_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_75_interrupt = plic_irq_i_q[76]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_75_plic_ready = ~irq_pend_q_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_75_plic_complete = plic_wdata_i[6:0] == 7'h4c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_76_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_76_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_76_interrupt = plic_irq_i_q[77]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_76_plic_ready = ~irq_pend_q_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_76_plic_complete = plic_wdata_i[6:0] == 7'h4d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_77_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_77_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_77_interrupt = plic_irq_i_q[78]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_77_plic_ready = ~irq_pend_q_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_77_plic_complete = plic_wdata_i[6:0] == 7'h4e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_78_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_78_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_78_interrupt = plic_irq_i_q[79]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_78_plic_ready = ~irq_pend_q_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_78_plic_complete = plic_wdata_i[6:0] == 7'h4f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_79_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_79_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_79_interrupt = plic_irq_i_q[80]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_79_plic_ready = ~irq_pend_q_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_79_plic_complete = plic_wdata_i[6:0] == 7'h50 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_80_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_80_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_80_interrupt = plic_irq_i_q[81]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_80_plic_ready = ~irq_pend_q_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_80_plic_complete = plic_wdata_i[6:0] == 7'h51 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_81_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_81_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_81_interrupt = plic_irq_i_q[82]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_81_plic_ready = ~irq_pend_q_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_81_plic_complete = plic_wdata_i[6:0] == 7'h52 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_82_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_82_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_82_interrupt = plic_irq_i_q[83]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_82_plic_ready = ~irq_pend_q_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_82_plic_complete = plic_wdata_i[6:0] == 7'h53 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_83_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_83_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_83_interrupt = plic_irq_i_q[84]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_83_plic_ready = ~irq_pend_q_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_83_plic_complete = plic_wdata_i[6:0] == 7'h54 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_84_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_84_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_84_interrupt = plic_irq_i_q[85]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_84_plic_ready = ~irq_pend_q_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_84_plic_complete = plic_wdata_i[6:0] == 7'h55 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_85_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_85_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_85_interrupt = plic_irq_i_q[86]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_85_plic_ready = ~irq_pend_q_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_85_plic_complete = plic_wdata_i[6:0] == 7'h56 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_86_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_86_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_86_interrupt = plic_irq_i_q[87]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_86_plic_ready = ~irq_pend_q_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_86_plic_complete = plic_wdata_i[6:0] == 7'h57 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_87_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_87_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_87_interrupt = plic_irq_i_q[88]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_87_plic_ready = ~irq_pend_q_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_87_plic_complete = plic_wdata_i[6:0] == 7'h58 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_88_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_88_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_88_interrupt = plic_irq_i_q[89]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_88_plic_ready = ~irq_pend_q_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_88_plic_complete = plic_wdata_i[6:0] == 7'h59 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_89_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_89_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_89_interrupt = plic_irq_i_q[90]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_89_plic_ready = ~irq_pend_q_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_89_plic_complete = plic_wdata_i[6:0] == 7'h5a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_90_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_90_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_90_interrupt = plic_irq_i_q[91]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_90_plic_ready = ~irq_pend_q_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_90_plic_complete = plic_wdata_i[6:0] == 7'h5b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_91_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_91_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_91_interrupt = plic_irq_i_q[92]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_91_plic_ready = ~irq_pend_q_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_91_plic_complete = plic_wdata_i[6:0] == 7'h5c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_92_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_92_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_92_interrupt = plic_irq_i_q[93]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_92_plic_ready = ~irq_pend_q_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_92_plic_complete = plic_wdata_i[6:0] == 7'h5d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_93_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_93_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_93_interrupt = plic_irq_i_q[94]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_93_plic_ready = ~irq_pend_q_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_93_plic_complete = plic_wdata_i[6:0] == 7'h5e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_94_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_94_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_94_interrupt = plic_irq_i_q[95]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_94_plic_ready = ~irq_pend_q_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_94_plic_complete = plic_wdata_i[6:0] == 7'h5f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_95_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_95_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_95_interrupt = plic_irq_i_q[96]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_95_plic_ready = ~irq_pend_q_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_95_plic_complete = plic_wdata_i[6:0] == 7'h60 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_96_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_96_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_96_interrupt = plic_irq_i_q[97]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_96_plic_ready = ~irq_pend_q_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_96_plic_complete = plic_wdata_i[6:0] == 7'h61 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_97_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_97_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_97_interrupt = plic_irq_i_q[98]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_97_plic_ready = ~irq_pend_q_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_97_plic_complete = plic_wdata_i[6:0] == 7'h62 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_98_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_98_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_98_interrupt = plic_irq_i_q[99]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_98_plic_ready = ~irq_pend_q_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_98_plic_complete = plic_wdata_i[6:0] == 7'h63 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_99_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_99_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_99_interrupt = plic_irq_i_q[100]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_99_plic_ready = ~irq_pend_q_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_99_plic_complete = plic_wdata_i[6:0] == 7'h64 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_100_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_100_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_100_interrupt = plic_irq_i_q[101]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_100_plic_ready = ~irq_pend_q_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_100_plic_complete = plic_wdata_i[6:0] == 7'h65 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_101_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_101_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_101_interrupt = plic_irq_i_q[102]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_101_plic_ready = ~irq_pend_q_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_101_plic_complete = plic_wdata_i[6:0] == 7'h66 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_102_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_102_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_102_interrupt = plic_irq_i_q[103]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_102_plic_ready = ~irq_pend_q_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_102_plic_complete = plic_wdata_i[6:0] == 7'h67 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_103_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_103_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_103_interrupt = plic_irq_i_q[104]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_103_plic_ready = ~irq_pend_q_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_103_plic_complete = plic_wdata_i[6:0] == 7'h68 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_104_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_104_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_104_interrupt = plic_irq_i_q[105]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_104_plic_ready = ~irq_pend_q_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_104_plic_complete = plic_wdata_i[6:0] == 7'h69 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_105_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_105_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_105_interrupt = plic_irq_i_q[106]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_105_plic_ready = ~irq_pend_q_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_105_plic_complete = plic_wdata_i[6:0] == 7'h6a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_106_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_106_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_106_interrupt = plic_irq_i_q[107]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_106_plic_ready = ~irq_pend_q_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_106_plic_complete = plic_wdata_i[6:0] == 7'h6b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_107_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_107_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_107_interrupt = plic_irq_i_q[108]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_107_plic_ready = ~irq_pend_q_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_107_plic_complete = plic_wdata_i[6:0] == 7'h6c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_108_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_108_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_108_interrupt = plic_irq_i_q[109]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_108_plic_ready = ~irq_pend_q_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_108_plic_complete = plic_wdata_i[6:0] == 7'h6d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_109_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_109_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_109_interrupt = plic_irq_i_q[110]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_109_plic_ready = ~irq_pend_q_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_109_plic_complete = plic_wdata_i[6:0] == 7'h6e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_110_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_110_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_110_interrupt = plic_irq_i_q[111]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_110_plic_ready = ~irq_pend_q_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_110_plic_complete = plic_wdata_i[6:0] == 7'h6f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_111_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_111_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_111_interrupt = plic_irq_i_q[112]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_111_plic_ready = ~irq_pend_q_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_111_plic_complete = plic_wdata_i[6:0] == 7'h70 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_112_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_112_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_112_interrupt = plic_irq_i_q[113]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_112_plic_ready = ~irq_pend_q_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_112_plic_complete = plic_wdata_i[6:0] == 7'h71 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_113_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_113_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_113_interrupt = plic_irq_i_q[114]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_113_plic_ready = ~irq_pend_q_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_113_plic_complete = plic_wdata_i[6:0] == 7'h72 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_114_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_114_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_114_interrupt = plic_irq_i_q[115]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_114_plic_ready = ~irq_pend_q_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_114_plic_complete = plic_wdata_i[6:0] == 7'h73 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_115_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_115_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_115_interrupt = plic_irq_i_q[116]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_115_plic_ready = ~irq_pend_q_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_115_plic_complete = plic_wdata_i[6:0] == 7'h74 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_116_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_116_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_116_interrupt = plic_irq_i_q[117]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_116_plic_ready = ~irq_pend_q_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_116_plic_complete = plic_wdata_i[6:0] == 7'h75 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_117_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_117_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_117_interrupt = plic_irq_i_q[118]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_117_plic_ready = ~irq_pend_q_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_117_plic_complete = plic_wdata_i[6:0] == 7'h76 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_118_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_118_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_118_interrupt = plic_irq_i_q[119]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_118_plic_ready = ~irq_pend_q_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_118_plic_complete = plic_wdata_i[6:0] == 7'h77 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_119_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_119_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_119_interrupt = plic_irq_i_q[120]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_119_plic_ready = ~irq_pend_q_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_119_plic_complete = plic_wdata_i[6:0] == 7'h78 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_120_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_120_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_120_interrupt = plic_irq_i_q[121]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_120_plic_ready = ~irq_pend_q_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_120_plic_complete = plic_wdata_i[6:0] == 7'h79 & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_121_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_121_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_121_interrupt = plic_irq_i_q[122]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_121_plic_ready = ~irq_pend_q_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_121_plic_complete = plic_wdata_i[6:0] == 7'h7a & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_122_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_122_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_122_interrupt = plic_irq_i_q[123]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_122_plic_ready = ~irq_pend_q_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_122_plic_complete = plic_wdata_i[6:0] == 7'h7b & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_123_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_123_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_123_interrupt = plic_irq_i_q[124]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_123_plic_ready = ~irq_pend_q_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_123_plic_complete = plic_wdata_i[6:0] == 7'h7c & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_124_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_124_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_124_interrupt = plic_irq_i_q[125]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_124_plic_ready = ~irq_pend_q_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_124_plic_complete = plic_wdata_i[6:0] == 7'h7d & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_125_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_125_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_125_interrupt = plic_irq_i_q[126]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_125_plic_ready = ~irq_pend_q_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_125_plic_complete = plic_wdata_i[6:0] == 7'h7e & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_LevelGateway_126_clk = clk; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 137:34]
  assign u_LevelGateway_126_rst_n = rst_n; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 138:34]
  assign u_LevelGateway_126_interrupt = plic_irq_i_q[127]; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 139:49]
  assign u_LevelGateway_126_plic_ready = ~irq_pend_q_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 150:30]
  assign u_LevelGateway_126_plic_complete = plic_wdata_i[6:0] == 7'h7f & _claim_irq_1_T_2 & plic_we; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 337:96]
  assign u_plic_max_tree_irq_pend_r = {u_plic_max_tree_irq_pend_r_hi,u_plic_max_tree_irq_pend_r_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 220:46]
  assign u_plic_max_tree_irq_enab_r = {u_plic_max_tree_irq_enab_r_hi,u_plic_max_tree_irq_enab_r_lo}; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 221:55]
  assign u_plic_max_tree_irq_prio_r_1 = irq_prio_q_1; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_2 = irq_prio_q_2; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_3 = irq_prio_q_3; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_4 = irq_prio_q_4; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_5 = irq_prio_q_5; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_6 = irq_prio_q_6; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_7 = irq_prio_q_7; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_8 = irq_prio_q_8; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_9 = irq_prio_q_9; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_10 = irq_prio_q_10; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_11 = irq_prio_q_11; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_12 = irq_prio_q_12; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_13 = irq_prio_q_13; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_14 = irq_prio_q_14; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_15 = irq_prio_q_15; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_16 = irq_prio_q_16; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_17 = irq_prio_q_17; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_18 = irq_prio_q_18; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_19 = irq_prio_q_19; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_20 = irq_prio_q_20; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_21 = irq_prio_q_21; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_22 = irq_prio_q_22; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_23 = irq_prio_q_23; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_24 = irq_prio_q_24; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_25 = irq_prio_q_25; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_26 = irq_prio_q_26; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_27 = irq_prio_q_27; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_28 = irq_prio_q_28; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_29 = irq_prio_q_29; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_30 = irq_prio_q_30; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_31 = irq_prio_q_31; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_32 = irq_prio_q_32; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_33 = irq_prio_q_33; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_34 = irq_prio_q_34; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_35 = irq_prio_q_35; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_36 = irq_prio_q_36; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_37 = irq_prio_q_37; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_38 = irq_prio_q_38; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_39 = irq_prio_q_39; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_40 = irq_prio_q_40; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_41 = irq_prio_q_41; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_42 = irq_prio_q_42; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_43 = irq_prio_q_43; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_44 = irq_prio_q_44; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_45 = irq_prio_q_45; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_46 = irq_prio_q_46; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_47 = irq_prio_q_47; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_48 = irq_prio_q_48; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_49 = irq_prio_q_49; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_50 = irq_prio_q_50; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_51 = irq_prio_q_51; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_52 = irq_prio_q_52; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_53 = irq_prio_q_53; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_54 = irq_prio_q_54; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_55 = irq_prio_q_55; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_56 = irq_prio_q_56; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_57 = irq_prio_q_57; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_58 = irq_prio_q_58; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_59 = irq_prio_q_59; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_60 = irq_prio_q_60; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_61 = irq_prio_q_61; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_62 = irq_prio_q_62; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_63 = irq_prio_q_63; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_64 = irq_prio_q_64; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_65 = irq_prio_q_65; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_66 = irq_prio_q_66; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_67 = irq_prio_q_67; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_68 = irq_prio_q_68; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_69 = irq_prio_q_69; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_70 = irq_prio_q_70; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_71 = irq_prio_q_71; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_72 = irq_prio_q_72; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_73 = irq_prio_q_73; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_74 = irq_prio_q_74; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_75 = irq_prio_q_75; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_76 = irq_prio_q_76; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_77 = irq_prio_q_77; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_78 = irq_prio_q_78; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_79 = irq_prio_q_79; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_80 = irq_prio_q_80; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_81 = irq_prio_q_81; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_82 = irq_prio_q_82; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_83 = irq_prio_q_83; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_84 = irq_prio_q_84; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_85 = irq_prio_q_85; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_86 = irq_prio_q_86; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_87 = irq_prio_q_87; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_88 = irq_prio_q_88; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_89 = irq_prio_q_89; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_90 = irq_prio_q_90; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_91 = irq_prio_q_91; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_92 = irq_prio_q_92; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_93 = irq_prio_q_93; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_94 = irq_prio_q_94; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_95 = irq_prio_q_95; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_96 = irq_prio_q_96; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_97 = irq_prio_q_97; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_98 = irq_prio_q_98; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_99 = irq_prio_q_99; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_100 = irq_prio_q_100; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_101 = irq_prio_q_101; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_102 = irq_prio_q_102; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_103 = irq_prio_q_103; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_104 = irq_prio_q_104; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_105 = irq_prio_q_105; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_106 = irq_prio_q_106; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_107 = irq_prio_q_107; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_108 = irq_prio_q_108; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_109 = irq_prio_q_109; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_110 = irq_prio_q_110; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_111 = irq_prio_q_111; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_112 = irq_prio_q_112; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_113 = irq_prio_q_113; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_114 = irq_prio_q_114; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_115 = irq_prio_q_115; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_116 = irq_prio_q_116; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_117 = irq_prio_q_117; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_118 = irq_prio_q_118; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_119 = irq_prio_q_119; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_120 = irq_prio_q_120; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_121 = irq_prio_q_121; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_122 = irq_prio_q_122; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_123 = irq_prio_q_123; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_124 = irq_prio_q_124; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_125 = irq_prio_q_125; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_126 = irq_prio_q_126; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_prio_r_127 = irq_prio_q_127; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 175:19 79:26]
  assign u_plic_max_tree_irq_thod_r = irq_thod_q_0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 210:19 74:26]
  always @(posedge clk or negedge rst_n) begin
    if (~rst_n) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 44:77]
      plic_irq_i_q <= 128'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 44:77]
    end else begin
      plic_irq_i_q <= plic_irq_i; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 92:20]
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 225:32 56:32]
      plic_irq_o_pre_q_0 <= 1'h0;
    end else begin
      plic_irq_o_pre_q_0 <= u_plic_max_tree_irq_o;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 226:32 58:32]
      plic_irq_id_q_0 <= 7'h0;
    end else begin
      plic_irq_id_q_0 <= u_plic_max_tree_irq_id;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_1 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_1 <= irq_pend_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_2 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_2) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_2 <= irq_pend_nxt_2;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_3 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_3) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_3 <= irq_pend_nxt_3;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_4 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_4) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_4 <= irq_pend_nxt_4;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_5 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_5) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_5 <= irq_pend_nxt_5;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_6 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_6) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_6 <= irq_pend_nxt_6;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_7 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_7) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_7 <= irq_pend_nxt_7;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_8 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_8) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_8 <= irq_pend_nxt_8;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_9 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_9) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_9 <= irq_pend_nxt_9;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_10 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_10) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_10 <= irq_pend_nxt_10;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_11 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_11) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_11 <= irq_pend_nxt_11;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_12 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_12) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_12 <= irq_pend_nxt_12;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_13 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_13) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_13 <= irq_pend_nxt_13;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_14 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_14) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_14 <= irq_pend_nxt_14;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_15 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_15) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_15 <= irq_pend_nxt_15;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_16 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_16) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_16 <= irq_pend_nxt_16;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_17 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_17) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_17 <= irq_pend_nxt_17;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_18 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_18) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_18 <= irq_pend_nxt_18;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_19 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_19) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_19 <= irq_pend_nxt_19;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_20 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_20) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_20 <= irq_pend_nxt_20;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_21 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_21) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_21 <= irq_pend_nxt_21;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_22 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_22) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_22 <= irq_pend_nxt_22;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_23 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_23) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_23 <= irq_pend_nxt_23;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_24 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_24) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_24 <= irq_pend_nxt_24;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_25 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_25) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_25 <= irq_pend_nxt_25;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_26 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_26) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_26 <= irq_pend_nxt_26;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_27 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_27) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_27 <= irq_pend_nxt_27;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_28 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_28) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_28 <= irq_pend_nxt_28;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_29 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_29) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_29 <= irq_pend_nxt_29;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_30 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_30) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_30 <= irq_pend_nxt_30;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_31 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_31) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_31 <= irq_pend_nxt_31;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_32 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_32) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_32 <= irq_pend_nxt_32;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_33 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_33) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_33 <= irq_pend_nxt_33;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_34 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_34) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_34 <= irq_pend_nxt_34;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_35 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_35) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_35 <= irq_pend_nxt_35;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_36 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_36) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_36 <= irq_pend_nxt_36;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_37 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_37) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_37 <= irq_pend_nxt_37;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_38 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_38) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_38 <= irq_pend_nxt_38;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_39 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_39) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_39 <= irq_pend_nxt_39;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_40 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_40) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_40 <= irq_pend_nxt_40;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_41 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_41) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_41 <= irq_pend_nxt_41;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_42 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_42) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_42 <= irq_pend_nxt_42;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_43 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_43) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_43 <= irq_pend_nxt_43;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_44 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_44) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_44 <= irq_pend_nxt_44;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_45 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_45) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_45 <= irq_pend_nxt_45;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_46 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_46) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_46 <= irq_pend_nxt_46;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_47 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_47) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_47 <= irq_pend_nxt_47;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_48 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_48) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_48 <= irq_pend_nxt_48;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_49 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_49) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_49 <= irq_pend_nxt_49;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_50 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_50) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_50 <= irq_pend_nxt_50;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_51 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_51) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_51 <= irq_pend_nxt_51;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_52 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_52) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_52 <= irq_pend_nxt_52;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_53 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_53) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_53 <= irq_pend_nxt_53;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_54 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_54) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_54 <= irq_pend_nxt_54;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_55 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_55) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_55 <= irq_pend_nxt_55;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_56 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_56) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_56 <= irq_pend_nxt_56;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_57 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_57) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_57 <= irq_pend_nxt_57;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_58 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_58) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_58 <= irq_pend_nxt_58;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_59 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_59) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_59 <= irq_pend_nxt_59;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_60 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_60) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_60 <= irq_pend_nxt_60;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_61 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_61) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_61 <= irq_pend_nxt_61;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_62 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_62) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_62 <= irq_pend_nxt_62;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_63 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_63) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_63 <= irq_pend_nxt_63;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_64 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_64) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_64 <= irq_pend_nxt_64;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_65 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_65) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_65 <= irq_pend_nxt_65;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_66 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_66) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_66 <= irq_pend_nxt_66;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_67 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_67) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_67 <= irq_pend_nxt_67;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_68 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_68) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_68 <= irq_pend_nxt_68;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_69 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_69) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_69 <= irq_pend_nxt_69;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_70 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_70) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_70 <= irq_pend_nxt_70;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_71 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_71) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_71 <= irq_pend_nxt_71;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_72 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_72) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_72 <= irq_pend_nxt_72;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_73 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_73) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_73 <= irq_pend_nxt_73;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_74 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_74) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_74 <= irq_pend_nxt_74;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_75 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_75) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_75 <= irq_pend_nxt_75;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_76 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_76) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_76 <= irq_pend_nxt_76;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_77 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_77) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_77 <= irq_pend_nxt_77;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_78 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_78) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_78 <= irq_pend_nxt_78;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_79 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_79) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_79 <= irq_pend_nxt_79;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_80 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_80) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_80 <= irq_pend_nxt_80;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_81 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_81) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_81 <= irq_pend_nxt_81;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_82 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_82) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_82 <= irq_pend_nxt_82;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_83 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_83) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_83 <= irq_pend_nxt_83;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_84 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_84) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_84 <= irq_pend_nxt_84;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_85 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_85) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_85 <= irq_pend_nxt_85;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_86 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_86) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_86 <= irq_pend_nxt_86;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_87 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_87) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_87 <= irq_pend_nxt_87;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_88 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_88) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_88 <= irq_pend_nxt_88;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_89 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_89) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_89 <= irq_pend_nxt_89;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_90 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_90) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_90 <= irq_pend_nxt_90;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_91 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_91) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_91 <= irq_pend_nxt_91;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_92 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_92) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_92 <= irq_pend_nxt_92;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_93 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_93) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_93 <= irq_pend_nxt_93;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_94 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_94) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_94 <= irq_pend_nxt_94;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_95 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_95) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_95 <= irq_pend_nxt_95;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_96 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_96) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_96 <= irq_pend_nxt_96;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_97 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_97) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_97 <= irq_pend_nxt_97;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_98 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_98) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_98 <= irq_pend_nxt_98;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_99 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_99) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_99 <= irq_pend_nxt_99;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_100 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_100) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_100 <= irq_pend_nxt_100;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_101 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_101) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_101 <= irq_pend_nxt_101;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_102 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_102) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_102 <= irq_pend_nxt_102;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_103 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_103) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_103 <= irq_pend_nxt_103;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_104 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_104) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_104 <= irq_pend_nxt_104;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_105 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_105) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_105 <= irq_pend_nxt_105;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_106 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_106) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_106 <= irq_pend_nxt_106;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_107 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_107) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_107 <= irq_pend_nxt_107;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_108 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_108) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_108 <= irq_pend_nxt_108;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_109 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_109) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_109 <= irq_pend_nxt_109;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_110 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_110) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_110 <= irq_pend_nxt_110;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_111 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_111) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_111 <= irq_pend_nxt_111;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_112 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_112) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_112 <= irq_pend_nxt_112;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_113 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_113) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_113 <= irq_pend_nxt_113;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_114 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_114) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_114 <= irq_pend_nxt_114;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_115 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_115) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_115 <= irq_pend_nxt_115;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_116 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_116) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_116 <= irq_pend_nxt_116;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_117 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_117) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_117 <= irq_pend_nxt_117;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_118 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_118) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_118 <= irq_pend_nxt_118;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_119 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_119) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_119 <= irq_pend_nxt_119;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_120 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_120) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_120 <= irq_pend_nxt_120;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_121 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_121) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_121 <= irq_pend_nxt_121;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_122 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_122) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_122 <= irq_pend_nxt_122;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_123 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_123) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_123 <= irq_pend_nxt_123;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_124 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_124) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_124 <= irq_pend_nxt_124;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_125 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_125) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_125 <= irq_pend_nxt_125;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_126 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_126) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_126 <= irq_pend_nxt_126;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 165:26]
      irq_pend_q_127 <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 166:21]
    end else if (irq_pend_ena_127) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 67:81]
      irq_pend_q_127 <= irq_pend_nxt_127;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 206:26]
      irq_thod_q_0 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 207:23]
    end else if (irq_thod_ena_0) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 75:75]
      irq_thod_q_0 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_1 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_1 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_2 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_2) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_2 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_3 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_3) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_3 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_4 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_4) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_4 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_5 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_5) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_5 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_6 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_6) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_6 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_7 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_7) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_7 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_8 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_8) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_8 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_9 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_9) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_9 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_10 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_10) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_10 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_11 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_11) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_11 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_12 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_12) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_12 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_13 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_13) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_13 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_14 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_14) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_14 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_15 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_15) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_15 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_16 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_16) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_16 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_17 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_17) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_17 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_18 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_18) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_18 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_19 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_19) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_19 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_20 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_20) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_20 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_21 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_21) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_21 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_22 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_22) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_22 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_23 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_23) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_23 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_24 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_24) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_24 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_25 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_25) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_25 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_26 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_26) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_26 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_27 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_27) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_27 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_28 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_28) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_28 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_29 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_29) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_29 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_30 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_30) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_30 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_31 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_31) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_31 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_32 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_32) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_32 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_33 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_33) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_33 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_34 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_34) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_34 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_35 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_35) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_35 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_36 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_36) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_36 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_37 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_37) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_37 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_38 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_38) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_38 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_39 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_39) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_39 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_40 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_40) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_40 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_41 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_41) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_41 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_42 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_42) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_42 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_43 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_43) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_43 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_44 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_44) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_44 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_45 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_45) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_45 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_46 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_46) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_46 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_47 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_47) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_47 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_48 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_48) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_48 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_49 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_49) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_49 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_50 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_50) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_50 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_51 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_51) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_51 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_52 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_52) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_52 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_53 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_53) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_53 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_54 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_54) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_54 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_55 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_55) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_55 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_56 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_56) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_56 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_57 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_57) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_57 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_58 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_58) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_58 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_59 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_59) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_59 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_60 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_60) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_60 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_61 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_61) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_61 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_62 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_62) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_62 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_63 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_63) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_63 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_64 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_64) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_64 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_65 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_65) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_65 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_66 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_66) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_66 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_67 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_67) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_67 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_68 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_68) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_68 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_69 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_69) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_69 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_70 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_70) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_70 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_71 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_71) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_71 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_72 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_72) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_72 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_73 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_73) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_73 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_74 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_74) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_74 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_75 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_75) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_75 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_76 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_76) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_76 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_77 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_77) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_77 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_78 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_78) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_78 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_79 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_79) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_79 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_80 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_80) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_80 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_81 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_81) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_81 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_82 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_82) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_82 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_83 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_83) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_83 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_84 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_84) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_84 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_85 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_85) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_85 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_86 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_86) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_86 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_87 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_87) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_87 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_88 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_88) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_88 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_89 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_89) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_89 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_90 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_90) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_90 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_91 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_91) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_91 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_92 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_92) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_92 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_93 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_93) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_93 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_94 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_94) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_94 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_95 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_95) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_95 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_96 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_96) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_96 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_97 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_97) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_97 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_98 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_98) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_98 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_99 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_99) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_99 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_100 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_100) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_100 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_101 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_101) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_101 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_102 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_102) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_102 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_103 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_103) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_103 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_104 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_104) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_104 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_105 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_105) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_105 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_106 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_106) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_106 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_107 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_107) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_107 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_108 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_108) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_108 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_109 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_109) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_109 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_110 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_110) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_110 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_111 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_111) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_111 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_112 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_112) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_112 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_113 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_113) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_113 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_114 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_114) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_114 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_115 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_115) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_115 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_116 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_116) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_116 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_117 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_117) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_117 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_118 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_118) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_118 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_119 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_119) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_119 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_120 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_120) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_120 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_121 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_121) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_121 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_122 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_122) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_122 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_123 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_123) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_123 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_124 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_124) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_124 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_125 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_125) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_125 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_126 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_126) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_126 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 172:26]
      irq_prio_q_127 <= 3'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 173:21]
    end else if (irq_prio_ena_127) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 81:75]
      irq_prio_q_127 <= irq_prio_nxt_1;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 198:31]
      irq_enab_context_0_0 <= 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 199:32]
    end else if (irq_enab_ena_0_0) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
      irq_enab_context_0_0 <= irq_enab_nxt_0;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 198:31]
      irq_enab_context_0_1 <= 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 199:32]
    end else if (irq_enab_ena_0_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
      irq_enab_context_0_1 <= plic_wdata_i;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 198:31]
      irq_enab_context_0_2 <= 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 199:32]
    end else if (irq_enab_ena_0_2) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
      irq_enab_context_0_2 <= plic_wdata_i;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 198:31]
      irq_enab_context_0_3 <= 32'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 199:32]
    end else if (irq_enab_ena_0_3) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 87:81]
      irq_enab_context_0_3 <= plic_wdata_i;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 322:87]
      rsp_rdata_q <= 32'h0;
    end else begin
      rsp_rdata_q <= _rsp_rdata_T_2 | rsp_rdata_id;
    end
  end
  always @(posedge clk or posedge _plic_irq_i_q_T_1) begin
    if (_plic_irq_i_q_T_1) begin // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 327:74]
      plic_req_q <= 1'h0; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 327:74]
    end else begin
      plic_req_q <= plic_req_i; // @[src/main/scala/coreGen/bmu/plic/plicchisel.scala 327:74]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {4{`RANDOM}};
  plic_irq_i_q = _RAND_0[127:0];
  _RAND_1 = {1{`RANDOM}};
  plic_irq_o_pre_q_0 = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  plic_irq_id_q_0 = _RAND_2[6:0];
  _RAND_3 = {1{`RANDOM}};
  irq_pend_q_1 = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  irq_pend_q_2 = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  irq_pend_q_3 = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  irq_pend_q_4 = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  irq_pend_q_5 = _RAND_7[0:0];
  _RAND_8 = {1{`RANDOM}};
  irq_pend_q_6 = _RAND_8[0:0];
  _RAND_9 = {1{`RANDOM}};
  irq_pend_q_7 = _RAND_9[0:0];
  _RAND_10 = {1{`RANDOM}};
  irq_pend_q_8 = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  irq_pend_q_9 = _RAND_11[0:0];
  _RAND_12 = {1{`RANDOM}};
  irq_pend_q_10 = _RAND_12[0:0];
  _RAND_13 = {1{`RANDOM}};
  irq_pend_q_11 = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  irq_pend_q_12 = _RAND_14[0:0];
  _RAND_15 = {1{`RANDOM}};
  irq_pend_q_13 = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  irq_pend_q_14 = _RAND_16[0:0];
  _RAND_17 = {1{`RANDOM}};
  irq_pend_q_15 = _RAND_17[0:0];
  _RAND_18 = {1{`RANDOM}};
  irq_pend_q_16 = _RAND_18[0:0];
  _RAND_19 = {1{`RANDOM}};
  irq_pend_q_17 = _RAND_19[0:0];
  _RAND_20 = {1{`RANDOM}};
  irq_pend_q_18 = _RAND_20[0:0];
  _RAND_21 = {1{`RANDOM}};
  irq_pend_q_19 = _RAND_21[0:0];
  _RAND_22 = {1{`RANDOM}};
  irq_pend_q_20 = _RAND_22[0:0];
  _RAND_23 = {1{`RANDOM}};
  irq_pend_q_21 = _RAND_23[0:0];
  _RAND_24 = {1{`RANDOM}};
  irq_pend_q_22 = _RAND_24[0:0];
  _RAND_25 = {1{`RANDOM}};
  irq_pend_q_23 = _RAND_25[0:0];
  _RAND_26 = {1{`RANDOM}};
  irq_pend_q_24 = _RAND_26[0:0];
  _RAND_27 = {1{`RANDOM}};
  irq_pend_q_25 = _RAND_27[0:0];
  _RAND_28 = {1{`RANDOM}};
  irq_pend_q_26 = _RAND_28[0:0];
  _RAND_29 = {1{`RANDOM}};
  irq_pend_q_27 = _RAND_29[0:0];
  _RAND_30 = {1{`RANDOM}};
  irq_pend_q_28 = _RAND_30[0:0];
  _RAND_31 = {1{`RANDOM}};
  irq_pend_q_29 = _RAND_31[0:0];
  _RAND_32 = {1{`RANDOM}};
  irq_pend_q_30 = _RAND_32[0:0];
  _RAND_33 = {1{`RANDOM}};
  irq_pend_q_31 = _RAND_33[0:0];
  _RAND_34 = {1{`RANDOM}};
  irq_pend_q_32 = _RAND_34[0:0];
  _RAND_35 = {1{`RANDOM}};
  irq_pend_q_33 = _RAND_35[0:0];
  _RAND_36 = {1{`RANDOM}};
  irq_pend_q_34 = _RAND_36[0:0];
  _RAND_37 = {1{`RANDOM}};
  irq_pend_q_35 = _RAND_37[0:0];
  _RAND_38 = {1{`RANDOM}};
  irq_pend_q_36 = _RAND_38[0:0];
  _RAND_39 = {1{`RANDOM}};
  irq_pend_q_37 = _RAND_39[0:0];
  _RAND_40 = {1{`RANDOM}};
  irq_pend_q_38 = _RAND_40[0:0];
  _RAND_41 = {1{`RANDOM}};
  irq_pend_q_39 = _RAND_41[0:0];
  _RAND_42 = {1{`RANDOM}};
  irq_pend_q_40 = _RAND_42[0:0];
  _RAND_43 = {1{`RANDOM}};
  irq_pend_q_41 = _RAND_43[0:0];
  _RAND_44 = {1{`RANDOM}};
  irq_pend_q_42 = _RAND_44[0:0];
  _RAND_45 = {1{`RANDOM}};
  irq_pend_q_43 = _RAND_45[0:0];
  _RAND_46 = {1{`RANDOM}};
  irq_pend_q_44 = _RAND_46[0:0];
  _RAND_47 = {1{`RANDOM}};
  irq_pend_q_45 = _RAND_47[0:0];
  _RAND_48 = {1{`RANDOM}};
  irq_pend_q_46 = _RAND_48[0:0];
  _RAND_49 = {1{`RANDOM}};
  irq_pend_q_47 = _RAND_49[0:0];
  _RAND_50 = {1{`RANDOM}};
  irq_pend_q_48 = _RAND_50[0:0];
  _RAND_51 = {1{`RANDOM}};
  irq_pend_q_49 = _RAND_51[0:0];
  _RAND_52 = {1{`RANDOM}};
  irq_pend_q_50 = _RAND_52[0:0];
  _RAND_53 = {1{`RANDOM}};
  irq_pend_q_51 = _RAND_53[0:0];
  _RAND_54 = {1{`RANDOM}};
  irq_pend_q_52 = _RAND_54[0:0];
  _RAND_55 = {1{`RANDOM}};
  irq_pend_q_53 = _RAND_55[0:0];
  _RAND_56 = {1{`RANDOM}};
  irq_pend_q_54 = _RAND_56[0:0];
  _RAND_57 = {1{`RANDOM}};
  irq_pend_q_55 = _RAND_57[0:0];
  _RAND_58 = {1{`RANDOM}};
  irq_pend_q_56 = _RAND_58[0:0];
  _RAND_59 = {1{`RANDOM}};
  irq_pend_q_57 = _RAND_59[0:0];
  _RAND_60 = {1{`RANDOM}};
  irq_pend_q_58 = _RAND_60[0:0];
  _RAND_61 = {1{`RANDOM}};
  irq_pend_q_59 = _RAND_61[0:0];
  _RAND_62 = {1{`RANDOM}};
  irq_pend_q_60 = _RAND_62[0:0];
  _RAND_63 = {1{`RANDOM}};
  irq_pend_q_61 = _RAND_63[0:0];
  _RAND_64 = {1{`RANDOM}};
  irq_pend_q_62 = _RAND_64[0:0];
  _RAND_65 = {1{`RANDOM}};
  irq_pend_q_63 = _RAND_65[0:0];
  _RAND_66 = {1{`RANDOM}};
  irq_pend_q_64 = _RAND_66[0:0];
  _RAND_67 = {1{`RANDOM}};
  irq_pend_q_65 = _RAND_67[0:0];
  _RAND_68 = {1{`RANDOM}};
  irq_pend_q_66 = _RAND_68[0:0];
  _RAND_69 = {1{`RANDOM}};
  irq_pend_q_67 = _RAND_69[0:0];
  _RAND_70 = {1{`RANDOM}};
  irq_pend_q_68 = _RAND_70[0:0];
  _RAND_71 = {1{`RANDOM}};
  irq_pend_q_69 = _RAND_71[0:0];
  _RAND_72 = {1{`RANDOM}};
  irq_pend_q_70 = _RAND_72[0:0];
  _RAND_73 = {1{`RANDOM}};
  irq_pend_q_71 = _RAND_73[0:0];
  _RAND_74 = {1{`RANDOM}};
  irq_pend_q_72 = _RAND_74[0:0];
  _RAND_75 = {1{`RANDOM}};
  irq_pend_q_73 = _RAND_75[0:0];
  _RAND_76 = {1{`RANDOM}};
  irq_pend_q_74 = _RAND_76[0:0];
  _RAND_77 = {1{`RANDOM}};
  irq_pend_q_75 = _RAND_77[0:0];
  _RAND_78 = {1{`RANDOM}};
  irq_pend_q_76 = _RAND_78[0:0];
  _RAND_79 = {1{`RANDOM}};
  irq_pend_q_77 = _RAND_79[0:0];
  _RAND_80 = {1{`RANDOM}};
  irq_pend_q_78 = _RAND_80[0:0];
  _RAND_81 = {1{`RANDOM}};
  irq_pend_q_79 = _RAND_81[0:0];
  _RAND_82 = {1{`RANDOM}};
  irq_pend_q_80 = _RAND_82[0:0];
  _RAND_83 = {1{`RANDOM}};
  irq_pend_q_81 = _RAND_83[0:0];
  _RAND_84 = {1{`RANDOM}};
  irq_pend_q_82 = _RAND_84[0:0];
  _RAND_85 = {1{`RANDOM}};
  irq_pend_q_83 = _RAND_85[0:0];
  _RAND_86 = {1{`RANDOM}};
  irq_pend_q_84 = _RAND_86[0:0];
  _RAND_87 = {1{`RANDOM}};
  irq_pend_q_85 = _RAND_87[0:0];
  _RAND_88 = {1{`RANDOM}};
  irq_pend_q_86 = _RAND_88[0:0];
  _RAND_89 = {1{`RANDOM}};
  irq_pend_q_87 = _RAND_89[0:0];
  _RAND_90 = {1{`RANDOM}};
  irq_pend_q_88 = _RAND_90[0:0];
  _RAND_91 = {1{`RANDOM}};
  irq_pend_q_89 = _RAND_91[0:0];
  _RAND_92 = {1{`RANDOM}};
  irq_pend_q_90 = _RAND_92[0:0];
  _RAND_93 = {1{`RANDOM}};
  irq_pend_q_91 = _RAND_93[0:0];
  _RAND_94 = {1{`RANDOM}};
  irq_pend_q_92 = _RAND_94[0:0];
  _RAND_95 = {1{`RANDOM}};
  irq_pend_q_93 = _RAND_95[0:0];
  _RAND_96 = {1{`RANDOM}};
  irq_pend_q_94 = _RAND_96[0:0];
  _RAND_97 = {1{`RANDOM}};
  irq_pend_q_95 = _RAND_97[0:0];
  _RAND_98 = {1{`RANDOM}};
  irq_pend_q_96 = _RAND_98[0:0];
  _RAND_99 = {1{`RANDOM}};
  irq_pend_q_97 = _RAND_99[0:0];
  _RAND_100 = {1{`RANDOM}};
  irq_pend_q_98 = _RAND_100[0:0];
  _RAND_101 = {1{`RANDOM}};
  irq_pend_q_99 = _RAND_101[0:0];
  _RAND_102 = {1{`RANDOM}};
  irq_pend_q_100 = _RAND_102[0:0];
  _RAND_103 = {1{`RANDOM}};
  irq_pend_q_101 = _RAND_103[0:0];
  _RAND_104 = {1{`RANDOM}};
  irq_pend_q_102 = _RAND_104[0:0];
  _RAND_105 = {1{`RANDOM}};
  irq_pend_q_103 = _RAND_105[0:0];
  _RAND_106 = {1{`RANDOM}};
  irq_pend_q_104 = _RAND_106[0:0];
  _RAND_107 = {1{`RANDOM}};
  irq_pend_q_105 = _RAND_107[0:0];
  _RAND_108 = {1{`RANDOM}};
  irq_pend_q_106 = _RAND_108[0:0];
  _RAND_109 = {1{`RANDOM}};
  irq_pend_q_107 = _RAND_109[0:0];
  _RAND_110 = {1{`RANDOM}};
  irq_pend_q_108 = _RAND_110[0:0];
  _RAND_111 = {1{`RANDOM}};
  irq_pend_q_109 = _RAND_111[0:0];
  _RAND_112 = {1{`RANDOM}};
  irq_pend_q_110 = _RAND_112[0:0];
  _RAND_113 = {1{`RANDOM}};
  irq_pend_q_111 = _RAND_113[0:0];
  _RAND_114 = {1{`RANDOM}};
  irq_pend_q_112 = _RAND_114[0:0];
  _RAND_115 = {1{`RANDOM}};
  irq_pend_q_113 = _RAND_115[0:0];
  _RAND_116 = {1{`RANDOM}};
  irq_pend_q_114 = _RAND_116[0:0];
  _RAND_117 = {1{`RANDOM}};
  irq_pend_q_115 = _RAND_117[0:0];
  _RAND_118 = {1{`RANDOM}};
  irq_pend_q_116 = _RAND_118[0:0];
  _RAND_119 = {1{`RANDOM}};
  irq_pend_q_117 = _RAND_119[0:0];
  _RAND_120 = {1{`RANDOM}};
  irq_pend_q_118 = _RAND_120[0:0];
  _RAND_121 = {1{`RANDOM}};
  irq_pend_q_119 = _RAND_121[0:0];
  _RAND_122 = {1{`RANDOM}};
  irq_pend_q_120 = _RAND_122[0:0];
  _RAND_123 = {1{`RANDOM}};
  irq_pend_q_121 = _RAND_123[0:0];
  _RAND_124 = {1{`RANDOM}};
  irq_pend_q_122 = _RAND_124[0:0];
  _RAND_125 = {1{`RANDOM}};
  irq_pend_q_123 = _RAND_125[0:0];
  _RAND_126 = {1{`RANDOM}};
  irq_pend_q_124 = _RAND_126[0:0];
  _RAND_127 = {1{`RANDOM}};
  irq_pend_q_125 = _RAND_127[0:0];
  _RAND_128 = {1{`RANDOM}};
  irq_pend_q_126 = _RAND_128[0:0];
  _RAND_129 = {1{`RANDOM}};
  irq_pend_q_127 = _RAND_129[0:0];
  _RAND_130 = {1{`RANDOM}};
  irq_thod_q_0 = _RAND_130[2:0];
  _RAND_131 = {1{`RANDOM}};
  irq_prio_q_1 = _RAND_131[2:0];
  _RAND_132 = {1{`RANDOM}};
  irq_prio_q_2 = _RAND_132[2:0];
  _RAND_133 = {1{`RANDOM}};
  irq_prio_q_3 = _RAND_133[2:0];
  _RAND_134 = {1{`RANDOM}};
  irq_prio_q_4 = _RAND_134[2:0];
  _RAND_135 = {1{`RANDOM}};
  irq_prio_q_5 = _RAND_135[2:0];
  _RAND_136 = {1{`RANDOM}};
  irq_prio_q_6 = _RAND_136[2:0];
  _RAND_137 = {1{`RANDOM}};
  irq_prio_q_7 = _RAND_137[2:0];
  _RAND_138 = {1{`RANDOM}};
  irq_prio_q_8 = _RAND_138[2:0];
  _RAND_139 = {1{`RANDOM}};
  irq_prio_q_9 = _RAND_139[2:0];
  _RAND_140 = {1{`RANDOM}};
  irq_prio_q_10 = _RAND_140[2:0];
  _RAND_141 = {1{`RANDOM}};
  irq_prio_q_11 = _RAND_141[2:0];
  _RAND_142 = {1{`RANDOM}};
  irq_prio_q_12 = _RAND_142[2:0];
  _RAND_143 = {1{`RANDOM}};
  irq_prio_q_13 = _RAND_143[2:0];
  _RAND_144 = {1{`RANDOM}};
  irq_prio_q_14 = _RAND_144[2:0];
  _RAND_145 = {1{`RANDOM}};
  irq_prio_q_15 = _RAND_145[2:0];
  _RAND_146 = {1{`RANDOM}};
  irq_prio_q_16 = _RAND_146[2:0];
  _RAND_147 = {1{`RANDOM}};
  irq_prio_q_17 = _RAND_147[2:0];
  _RAND_148 = {1{`RANDOM}};
  irq_prio_q_18 = _RAND_148[2:0];
  _RAND_149 = {1{`RANDOM}};
  irq_prio_q_19 = _RAND_149[2:0];
  _RAND_150 = {1{`RANDOM}};
  irq_prio_q_20 = _RAND_150[2:0];
  _RAND_151 = {1{`RANDOM}};
  irq_prio_q_21 = _RAND_151[2:0];
  _RAND_152 = {1{`RANDOM}};
  irq_prio_q_22 = _RAND_152[2:0];
  _RAND_153 = {1{`RANDOM}};
  irq_prio_q_23 = _RAND_153[2:0];
  _RAND_154 = {1{`RANDOM}};
  irq_prio_q_24 = _RAND_154[2:0];
  _RAND_155 = {1{`RANDOM}};
  irq_prio_q_25 = _RAND_155[2:0];
  _RAND_156 = {1{`RANDOM}};
  irq_prio_q_26 = _RAND_156[2:0];
  _RAND_157 = {1{`RANDOM}};
  irq_prio_q_27 = _RAND_157[2:0];
  _RAND_158 = {1{`RANDOM}};
  irq_prio_q_28 = _RAND_158[2:0];
  _RAND_159 = {1{`RANDOM}};
  irq_prio_q_29 = _RAND_159[2:0];
  _RAND_160 = {1{`RANDOM}};
  irq_prio_q_30 = _RAND_160[2:0];
  _RAND_161 = {1{`RANDOM}};
  irq_prio_q_31 = _RAND_161[2:0];
  _RAND_162 = {1{`RANDOM}};
  irq_prio_q_32 = _RAND_162[2:0];
  _RAND_163 = {1{`RANDOM}};
  irq_prio_q_33 = _RAND_163[2:0];
  _RAND_164 = {1{`RANDOM}};
  irq_prio_q_34 = _RAND_164[2:0];
  _RAND_165 = {1{`RANDOM}};
  irq_prio_q_35 = _RAND_165[2:0];
  _RAND_166 = {1{`RANDOM}};
  irq_prio_q_36 = _RAND_166[2:0];
  _RAND_167 = {1{`RANDOM}};
  irq_prio_q_37 = _RAND_167[2:0];
  _RAND_168 = {1{`RANDOM}};
  irq_prio_q_38 = _RAND_168[2:0];
  _RAND_169 = {1{`RANDOM}};
  irq_prio_q_39 = _RAND_169[2:0];
  _RAND_170 = {1{`RANDOM}};
  irq_prio_q_40 = _RAND_170[2:0];
  _RAND_171 = {1{`RANDOM}};
  irq_prio_q_41 = _RAND_171[2:0];
  _RAND_172 = {1{`RANDOM}};
  irq_prio_q_42 = _RAND_172[2:0];
  _RAND_173 = {1{`RANDOM}};
  irq_prio_q_43 = _RAND_173[2:0];
  _RAND_174 = {1{`RANDOM}};
  irq_prio_q_44 = _RAND_174[2:0];
  _RAND_175 = {1{`RANDOM}};
  irq_prio_q_45 = _RAND_175[2:0];
  _RAND_176 = {1{`RANDOM}};
  irq_prio_q_46 = _RAND_176[2:0];
  _RAND_177 = {1{`RANDOM}};
  irq_prio_q_47 = _RAND_177[2:0];
  _RAND_178 = {1{`RANDOM}};
  irq_prio_q_48 = _RAND_178[2:0];
  _RAND_179 = {1{`RANDOM}};
  irq_prio_q_49 = _RAND_179[2:0];
  _RAND_180 = {1{`RANDOM}};
  irq_prio_q_50 = _RAND_180[2:0];
  _RAND_181 = {1{`RANDOM}};
  irq_prio_q_51 = _RAND_181[2:0];
  _RAND_182 = {1{`RANDOM}};
  irq_prio_q_52 = _RAND_182[2:0];
  _RAND_183 = {1{`RANDOM}};
  irq_prio_q_53 = _RAND_183[2:0];
  _RAND_184 = {1{`RANDOM}};
  irq_prio_q_54 = _RAND_184[2:0];
  _RAND_185 = {1{`RANDOM}};
  irq_prio_q_55 = _RAND_185[2:0];
  _RAND_186 = {1{`RANDOM}};
  irq_prio_q_56 = _RAND_186[2:0];
  _RAND_187 = {1{`RANDOM}};
  irq_prio_q_57 = _RAND_187[2:0];
  _RAND_188 = {1{`RANDOM}};
  irq_prio_q_58 = _RAND_188[2:0];
  _RAND_189 = {1{`RANDOM}};
  irq_prio_q_59 = _RAND_189[2:0];
  _RAND_190 = {1{`RANDOM}};
  irq_prio_q_60 = _RAND_190[2:0];
  _RAND_191 = {1{`RANDOM}};
  irq_prio_q_61 = _RAND_191[2:0];
  _RAND_192 = {1{`RANDOM}};
  irq_prio_q_62 = _RAND_192[2:0];
  _RAND_193 = {1{`RANDOM}};
  irq_prio_q_63 = _RAND_193[2:0];
  _RAND_194 = {1{`RANDOM}};
  irq_prio_q_64 = _RAND_194[2:0];
  _RAND_195 = {1{`RANDOM}};
  irq_prio_q_65 = _RAND_195[2:0];
  _RAND_196 = {1{`RANDOM}};
  irq_prio_q_66 = _RAND_196[2:0];
  _RAND_197 = {1{`RANDOM}};
  irq_prio_q_67 = _RAND_197[2:0];
  _RAND_198 = {1{`RANDOM}};
  irq_prio_q_68 = _RAND_198[2:0];
  _RAND_199 = {1{`RANDOM}};
  irq_prio_q_69 = _RAND_199[2:0];
  _RAND_200 = {1{`RANDOM}};
  irq_prio_q_70 = _RAND_200[2:0];
  _RAND_201 = {1{`RANDOM}};
  irq_prio_q_71 = _RAND_201[2:0];
  _RAND_202 = {1{`RANDOM}};
  irq_prio_q_72 = _RAND_202[2:0];
  _RAND_203 = {1{`RANDOM}};
  irq_prio_q_73 = _RAND_203[2:0];
  _RAND_204 = {1{`RANDOM}};
  irq_prio_q_74 = _RAND_204[2:0];
  _RAND_205 = {1{`RANDOM}};
  irq_prio_q_75 = _RAND_205[2:0];
  _RAND_206 = {1{`RANDOM}};
  irq_prio_q_76 = _RAND_206[2:0];
  _RAND_207 = {1{`RANDOM}};
  irq_prio_q_77 = _RAND_207[2:0];
  _RAND_208 = {1{`RANDOM}};
  irq_prio_q_78 = _RAND_208[2:0];
  _RAND_209 = {1{`RANDOM}};
  irq_prio_q_79 = _RAND_209[2:0];
  _RAND_210 = {1{`RANDOM}};
  irq_prio_q_80 = _RAND_210[2:0];
  _RAND_211 = {1{`RANDOM}};
  irq_prio_q_81 = _RAND_211[2:0];
  _RAND_212 = {1{`RANDOM}};
  irq_prio_q_82 = _RAND_212[2:0];
  _RAND_213 = {1{`RANDOM}};
  irq_prio_q_83 = _RAND_213[2:0];
  _RAND_214 = {1{`RANDOM}};
  irq_prio_q_84 = _RAND_214[2:0];
  _RAND_215 = {1{`RANDOM}};
  irq_prio_q_85 = _RAND_215[2:0];
  _RAND_216 = {1{`RANDOM}};
  irq_prio_q_86 = _RAND_216[2:0];
  _RAND_217 = {1{`RANDOM}};
  irq_prio_q_87 = _RAND_217[2:0];
  _RAND_218 = {1{`RANDOM}};
  irq_prio_q_88 = _RAND_218[2:0];
  _RAND_219 = {1{`RANDOM}};
  irq_prio_q_89 = _RAND_219[2:0];
  _RAND_220 = {1{`RANDOM}};
  irq_prio_q_90 = _RAND_220[2:0];
  _RAND_221 = {1{`RANDOM}};
  irq_prio_q_91 = _RAND_221[2:0];
  _RAND_222 = {1{`RANDOM}};
  irq_prio_q_92 = _RAND_222[2:0];
  _RAND_223 = {1{`RANDOM}};
  irq_prio_q_93 = _RAND_223[2:0];
  _RAND_224 = {1{`RANDOM}};
  irq_prio_q_94 = _RAND_224[2:0];
  _RAND_225 = {1{`RANDOM}};
  irq_prio_q_95 = _RAND_225[2:0];
  _RAND_226 = {1{`RANDOM}};
  irq_prio_q_96 = _RAND_226[2:0];
  _RAND_227 = {1{`RANDOM}};
  irq_prio_q_97 = _RAND_227[2:0];
  _RAND_228 = {1{`RANDOM}};
  irq_prio_q_98 = _RAND_228[2:0];
  _RAND_229 = {1{`RANDOM}};
  irq_prio_q_99 = _RAND_229[2:0];
  _RAND_230 = {1{`RANDOM}};
  irq_prio_q_100 = _RAND_230[2:0];
  _RAND_231 = {1{`RANDOM}};
  irq_prio_q_101 = _RAND_231[2:0];
  _RAND_232 = {1{`RANDOM}};
  irq_prio_q_102 = _RAND_232[2:0];
  _RAND_233 = {1{`RANDOM}};
  irq_prio_q_103 = _RAND_233[2:0];
  _RAND_234 = {1{`RANDOM}};
  irq_prio_q_104 = _RAND_234[2:0];
  _RAND_235 = {1{`RANDOM}};
  irq_prio_q_105 = _RAND_235[2:0];
  _RAND_236 = {1{`RANDOM}};
  irq_prio_q_106 = _RAND_236[2:0];
  _RAND_237 = {1{`RANDOM}};
  irq_prio_q_107 = _RAND_237[2:0];
  _RAND_238 = {1{`RANDOM}};
  irq_prio_q_108 = _RAND_238[2:0];
  _RAND_239 = {1{`RANDOM}};
  irq_prio_q_109 = _RAND_239[2:0];
  _RAND_240 = {1{`RANDOM}};
  irq_prio_q_110 = _RAND_240[2:0];
  _RAND_241 = {1{`RANDOM}};
  irq_prio_q_111 = _RAND_241[2:0];
  _RAND_242 = {1{`RANDOM}};
  irq_prio_q_112 = _RAND_242[2:0];
  _RAND_243 = {1{`RANDOM}};
  irq_prio_q_113 = _RAND_243[2:0];
  _RAND_244 = {1{`RANDOM}};
  irq_prio_q_114 = _RAND_244[2:0];
  _RAND_245 = {1{`RANDOM}};
  irq_prio_q_115 = _RAND_245[2:0];
  _RAND_246 = {1{`RANDOM}};
  irq_prio_q_116 = _RAND_246[2:0];
  _RAND_247 = {1{`RANDOM}};
  irq_prio_q_117 = _RAND_247[2:0];
  _RAND_248 = {1{`RANDOM}};
  irq_prio_q_118 = _RAND_248[2:0];
  _RAND_249 = {1{`RANDOM}};
  irq_prio_q_119 = _RAND_249[2:0];
  _RAND_250 = {1{`RANDOM}};
  irq_prio_q_120 = _RAND_250[2:0];
  _RAND_251 = {1{`RANDOM}};
  irq_prio_q_121 = _RAND_251[2:0];
  _RAND_252 = {1{`RANDOM}};
  irq_prio_q_122 = _RAND_252[2:0];
  _RAND_253 = {1{`RANDOM}};
  irq_prio_q_123 = _RAND_253[2:0];
  _RAND_254 = {1{`RANDOM}};
  irq_prio_q_124 = _RAND_254[2:0];
  _RAND_255 = {1{`RANDOM}};
  irq_prio_q_125 = _RAND_255[2:0];
  _RAND_256 = {1{`RANDOM}};
  irq_prio_q_126 = _RAND_256[2:0];
  _RAND_257 = {1{`RANDOM}};
  irq_prio_q_127 = _RAND_257[2:0];
  _RAND_258 = {1{`RANDOM}};
  irq_enab_context_0_0 = _RAND_258[31:0];
  _RAND_259 = {1{`RANDOM}};
  irq_enab_context_0_1 = _RAND_259[31:0];
  _RAND_260 = {1{`RANDOM}};
  irq_enab_context_0_2 = _RAND_260[31:0];
  _RAND_261 = {1{`RANDOM}};
  irq_enab_context_0_3 = _RAND_261[31:0];
  _RAND_262 = {1{`RANDOM}};
  rsp_rdata_q = _RAND_262[31:0];
  _RAND_263 = {1{`RANDOM}};
  plic_req_q = _RAND_263[0:0];
`endif // RANDOMIZE_REG_INIT
  if (~rst_n) begin
    plic_irq_i_q = 128'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    plic_irq_o_pre_q_0 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    plic_irq_id_q_0 = 7'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_1 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_2 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_3 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_4 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_5 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_6 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_7 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_8 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_9 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_10 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_11 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_12 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_13 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_14 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_15 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_16 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_17 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_18 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_19 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_20 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_21 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_22 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_23 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_24 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_25 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_26 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_27 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_28 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_29 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_30 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_31 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_32 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_33 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_34 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_35 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_36 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_37 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_38 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_39 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_40 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_41 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_42 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_43 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_44 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_45 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_46 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_47 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_48 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_49 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_50 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_51 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_52 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_53 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_54 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_55 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_56 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_57 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_58 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_59 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_60 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_61 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_62 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_63 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_64 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_65 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_66 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_67 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_68 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_69 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_70 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_71 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_72 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_73 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_74 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_75 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_76 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_77 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_78 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_79 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_80 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_81 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_82 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_83 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_84 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_85 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_86 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_87 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_88 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_89 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_90 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_91 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_92 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_93 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_94 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_95 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_96 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_97 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_98 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_99 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_100 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_101 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_102 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_103 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_104 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_105 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_106 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_107 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_108 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_109 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_110 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_111 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_112 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_113 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_114 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_115 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_116 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_117 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_118 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_119 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_120 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_121 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_122 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_123 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_124 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_125 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_126 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_pend_q_127 = 1'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_thod_q_0 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_1 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_2 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_3 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_4 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_5 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_6 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_7 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_8 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_9 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_10 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_11 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_12 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_13 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_14 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_15 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_16 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_17 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_18 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_19 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_20 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_21 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_22 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_23 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_24 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_25 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_26 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_27 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_28 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_29 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_30 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_31 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_32 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_33 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_34 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_35 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_36 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_37 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_38 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_39 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_40 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_41 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_42 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_43 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_44 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_45 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_46 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_47 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_48 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_49 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_50 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_51 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_52 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_53 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_54 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_55 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_56 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_57 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_58 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_59 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_60 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_61 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_62 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_63 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_64 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_65 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_66 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_67 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_68 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_69 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_70 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_71 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_72 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_73 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_74 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_75 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_76 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_77 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_78 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_79 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_80 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_81 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_82 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_83 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_84 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_85 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_86 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_87 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_88 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_89 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_90 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_91 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_92 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_93 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_94 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_95 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_96 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_97 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_98 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_99 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_100 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_101 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_102 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_103 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_104 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_105 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_106 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_107 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_108 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_109 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_110 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_111 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_112 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_113 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_114 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_115 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_116 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_117 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_118 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_119 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_120 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_121 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_122 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_123 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_124 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_125 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_126 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_prio_q_127 = 3'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_enab_context_0_0 = 32'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_enab_context_0_1 = 32'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_enab_context_0_2 = 32'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    irq_enab_context_0_3 = 32'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    rsp_rdata_q = 32'h0;
  end
  if (_plic_irq_i_q_T_1) begin
    plic_req_q = 1'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
module BmuDir(
  input          clock,
  input          reset,
  input          io_clk2en, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [3:0]   io_configIO_systemStart_i, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [3:0]   io_configIO_systemEnd_i, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_instr_req_ready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_instr_req_valid, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [31:0]  io_instr_req_bits_addr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_instr_resp_valid, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_instr_resp_bits_err, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_instr_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_data_req_ready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_data_req_valid, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [31:0]  io_data_req_bits_addr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_data_req_bits_we, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [3:0]   io_data_req_bits_be, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [31:0]  io_data_req_bits_wdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_data_resp_valid, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_data_resp_bits_err, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_data_resp_bits_rdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_testmode, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_debug_dmi_req_valid, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_debug_dmi_req_ready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [40:0]  io_debug_dmi_req, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_debug_dmi_resp_valid, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_debug_dmi_resp_ready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [33:0]  io_debug_dmi_resp, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_debug_dmi_rst_n, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_debugreq, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_ndmreset, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_rtc, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_software, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_timer, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_itcm_0_cen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_itcm_0_wen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_itcm_0_addr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [38:0]  io_itcm_0_wdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [38:0]  io_itcm_0_rdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_itcm_1_cen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_itcm_1_wen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_itcm_1_addr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [38:0]  io_itcm_1_wdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [38:0]  io_itcm_1_rdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_dtcm_0_cen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_dtcm_0_wen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_dtcm_0_addr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [38:0]  io_dtcm_0_wdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [38:0]  io_dtcm_0_rdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_dtcm_1_cen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_dtcm_1_wen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_dtcm_1_addr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [38:0]  io_dtcm_1_wdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [38:0]  io_dtcm_1_rdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_itcm_eim_geien, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_itcm_eim_eichen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [6:0]   io_itcm_eim_chkbit_mask0, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [31:0]  io_itcm_eim_chdata_mask0, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_dtcm_eim_geien, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_dtcm_eim_eichen, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [6:0]   io_dtcm_eim_chkbit_mask0, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [31:0]  io_dtcm_eim_chdata_mask0, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [127:0] io_plicIn_in, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_plicOut_out_0, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [7:0]   io_plicId_id, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_plicClr_clr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_plicClr_en, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_ibus_hready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [1:0]   io_ibus_htrans, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [2:0]   io_ibus_hsize, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_ibus_hwrite, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [1:0]   io_ibus_hprot, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_ibus_haddr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [63:0]  io_ibus_hwdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [1:0]   io_ibus_hresp, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [63:0]  io_ibus_hrdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_dbus_hready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [1:0]   io_dbus_htrans, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [2:0]   io_dbus_hsize, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_dbus_hwrite, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [1:0]   io_dbus_hprot, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_dbus_haddr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [63:0]  io_dbus_hwdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [1:0]   io_dbus_hresp, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [63:0]  io_dbus_hrdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_system_hready, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [1:0]   io_system_htrans, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [2:0]   io_system_hsize, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_system_hwrite, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [1:0]   io_system_hprot, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_system_haddr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [63:0]  io_system_hwdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [1:0]   io_system_hresp, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input  [63:0]  io_system_hrdata, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [29:0]  io_tcm_ecc_naddr_nec_sec_itcm_naddr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_tcm_ecc_naddr_nec_sec_itcm_nec, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_tcm_ecc_naddr_nec_sec_itcm_sec, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [29:0]  io_tcm_ecc_naddr_nec_sec_dtcm_naddr, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_tcm_ecc_naddr_nec_sec_dtcm_nec, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output         io_tcm_ecc_naddr_nec_sec_dtcm_sec, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_tcm_ecc_sdata_itcm, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  output [31:0]  io_tcm_ecc_sdata_dtcm, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_instr_priv_mode_i, // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
  input          io_data_priv_mode_i // @[src/main/scala/coreGen/bmu/Bmu.scala 89:16]
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [31:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
`endif // RANDOMIZE_REG_INIT
  wire  Sbus_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_1_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_1_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_in_1_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_1_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [3:0] Sbus_io_in_1_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_in_1_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_1_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_1_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_in_1_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_2_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_2_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_in_2_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [3:0] Sbus_io_in_2_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_2_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_in_2_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_in_2_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_0_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_0_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_0_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [3:0] Sbus_io_out_0_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_0_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_0_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_0_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_1_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_1_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_1_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [3:0] Sbus_io_out_1_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_1_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_1_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_1_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_2_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_2_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_2_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [3:0] Sbus_io_out_2_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_2_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_2_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_2_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_3_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_3_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_3_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_3_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_3_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_3_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_4_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_4_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_4_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_4_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_4_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_4_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_5_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_5_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  Sbus_io_out_5_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [31:0] Sbus_io_out_5_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire [1:0] Sbus_io_stop; // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
  wire  sbusDefaultSlave_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
  wire  sbusDefaultSlave_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
  wire  sbusDefaultSlave_io_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
  wire  sbusDefaultSlave_io_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
  wire  sbusDefaultSlave_io_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
  wire [31:0] sbusDefaultSlave_io_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
  wire  itcm_clock; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_reset; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_a_req_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_a_we_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [3:0] itcm_io_a_be_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_a_addr_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_a_wdata_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_a_rvalid_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_a_rdata_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [1:0] itcm_io_w_addr2_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_eim_geien; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_eim_eichen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [6:0] itcm_io_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [29:0] itcm_io_tcm_ecc_naddr_nec_sec_naddr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_tcm_ecc_naddr_nec_sec_nec; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_tcm_ecc_naddr_nec_sec_sec; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_tcm_ecc_sdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_sram_0_cen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_sram_0_wen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_sram_0_addr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] itcm_io_sram_0_wdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] itcm_io_sram_0_rdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_sram_1_cen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  itcm_io_sram_1_wen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] itcm_io_sram_1_addr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] itcm_io_sram_1_wdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] itcm_io_sram_1_rdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_clock; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_reset; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_a_req_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_a_we_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [3:0] dtcm_io_a_be_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_a_addr_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_a_wdata_i; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_a_rvalid_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_a_rdata_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [1:0] dtcm_io_w_addr2_o; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_eim_geien; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_eim_eichen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [6:0] dtcm_io_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [29:0] dtcm_io_tcm_ecc_naddr_nec_sec_naddr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_tcm_ecc_naddr_nec_sec_nec; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_tcm_ecc_naddr_nec_sec_sec; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_tcm_ecc_sdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_sram_0_cen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_sram_0_wen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_sram_0_addr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] dtcm_io_sram_0_wdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] dtcm_io_sram_0_rdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_sram_1_cen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dtcm_io_sram_1_wen; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [31:0] dtcm_io_sram_1_addr; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] dtcm_io_sram_1_wdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire [38:0] dtcm_io_sram_1_rdata; // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
  wire  dmtop_clk_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_rst_ni; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_ndmreset_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_debug_req_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_slave_req_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_slave_we_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire [31:0] dmtop_slave_addr_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire [3:0] dmtop_slave_be_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire [31:0] dmtop_slave_wdata_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_slave_rvalid_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire [31:0] dmtop_slave_rdata_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_dmi_dmi_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_dmi_dmi_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire [40:0] dmtop_dmi_dmi_req; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_dmi_dmi_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_dmi_dmi_resp_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire [33:0] dmtop_dmi_dmi_resp; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  dmtop_dmi_dmi_rst_n; // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
  wire  clint_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_bus_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire [31:0] clint_io_bus_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_bus_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire [31:0] clint_io_bus_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_bus_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire [31:0] clint_io_bus_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_testmode; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_rtc; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_timer; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  clint_io_software; // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
  wire  ibus_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [31:0] ibus_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [3:0] ibus_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [1:0] ibus_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [31:0] ibus_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_out_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [1:0] ibus_io_out_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [2:0] ibus_io_out_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [1:0] ibus_io_out_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [31:0] ibus_io_out_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [63:0] ibus_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [1:0] ibus_io_out_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire [63:0] ibus_io_out_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_exclusive_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  ibus_io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
  wire  dbus_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [31:0] dbus_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [3:0] dbus_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [31:0] dbus_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [1:0] dbus_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [31:0] dbus_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_out_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [1:0] dbus_io_out_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [2:0] dbus_io_out_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [1:0] dbus_io_out_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [31:0] dbus_io_out_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [63:0] dbus_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [1:0] dbus_io_out_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire [63:0] dbus_io_out_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_exclusive_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  dbus_io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
  wire  system_clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_in_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_in_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [31:0] system_io_in_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_in_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [3:0] system_io_in_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [31:0] system_io_in_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [1:0] system_io_in_req_bits_hport; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_in_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_in_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [31:0] system_io_in_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_out_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [1:0] system_io_out_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [2:0] system_io_out_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [1:0] system_io_out_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [31:0] system_io_out_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [63:0] system_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [1:0] system_io_out_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire [63:0] system_io_out_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_exclusive_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  system_io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
  wire  buffer_io_core_instr_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_instr_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_core_instr_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_instr_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_instr_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_core_instr_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_data_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_data_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_core_data_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [3:0] buffer_io_core_data_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_core_data_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_data_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_core_data_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_core_data_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_instr_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_instr_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_buffer_instr_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_instr_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_instr_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_buffer_instr_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_data_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_data_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_buffer_data_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [3:0] buffer_io_buffer_data_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_buffer_data_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_data_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  buffer_io_buffer_data_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire [31:0] buffer_io_buffer_data_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
  wire  plic_clk; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_rst_n; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_plic_req_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire [31:0] plic_plic_addr_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_plic_we_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire [31:0] plic_plic_wdata_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_plic_rvalid_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire [31:0] plic_plic_rdata_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire [127:0] plic_plic_irq_i; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_plic_irq_o_0; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire [7:0] plic_plicid_id; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_plicClr_clr; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  plic_plicClr_en; // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
  wire  _instr_sel_dtcm_T_1 = buffer_io_buffer_instr_req_bits_addr[31:28] == 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 122:75]
  wire  instr_sel_dtcm = buffer_io_buffer_instr_req_bits_addr[31:28] == 4'h0 & (buffer_io_buffer_instr_req_bits_addr[19:
    18] == 2'h0 & buffer_io_buffer_instr_req_bits_addr[17]); // @[src/main/scala/coreGen/bmu/Bmu.scala 122:93]
  wire  _data_sel_itcm_T_1 = buffer_io_buffer_data_req_bits_addr[31:28] == 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 123:75]
  wire  data_sel_itcm = buffer_io_buffer_data_req_bits_addr[31:28] == 4'h0 & buffer_io_buffer_data_req_bits_addr[19:17]
     == 3'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 123:93]
  wire  data_sel_dtcm = _data_sel_itcm_T_1 & (buffer_io_buffer_data_req_bits_addr[19:18] == 2'h0 &
    buffer_io_buffer_data_req_bits_addr[17]); // @[src/main/scala/coreGen/bmu/Bmu.scala 124:93]
  wire  _instr_req_ready_T_6 = instr_sel_dtcm & ~(buffer_io_buffer_instr_req_bits_addr[2] == dtcm_io_w_addr2_o[0] &
    dtcm_io_w_addr2_o[1]); // @[src/main/scala/coreGen/bmu/Bmu.scala 126:44]
  wire  instr_req_ready = _instr_req_ready_T_6 | ~instr_sel_dtcm; // @[src/main/scala/coreGen/bmu/Bmu.scala 127:29]
  wire  _data_req_ready_T_6 = data_sel_itcm & ~(buffer_io_buffer_data_req_bits_addr[2] == itcm_io_w_addr2_o[0] &
    itcm_io_w_addr2_o[1]); // @[src/main/scala/coreGen/bmu/Bmu.scala 128:42]
  wire  _data_req_ready_T_14 = _data_req_ready_T_6 | data_sel_dtcm & ~(buffer_io_buffer_data_req_bits_addr[2] ==
    dtcm_io_w_addr2_o[0] & dtcm_io_w_addr2_o[1]); // @[src/main/scala/coreGen/bmu/Bmu.scala 129:25]
  wire  data_req_ready = _data_req_ready_T_14 | ~(data_sel_itcm | data_sel_dtcm); // @[src/main/scala/coreGen/bmu/Bmu.scala 130:25]
  wire  _instr_T_1 = buffer_io_buffer_instr_req_bits_addr[31:17] == 15'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 140:93]
  wire  instr_itcmsel = buffer_io_buffer_instr_req_valid & buffer_io_buffer_instr_req_bits_addr[31:17] == 15'h0 & ~(
    buffer_io_buffer_instr_req_bits_addr[2] == itcm_io_w_addr2_o[0] & itcm_io_w_addr2_o[1]); // @[src/main/scala/coreGen/bmu/Bmu.scala 140:108]
  wire  instr_corebussel = buffer_io_buffer_instr_req_valid & (_instr_sel_dtcm_T_1 & ~_instr_T_1); // @[src/main/scala/coreGen/bmu/Bmu.scala 144:66]
  wire  _instr_T_15 = ~Sbus_io_out_0_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 146:64]
  wire  _instr_T_16 = instr_itcmsel & ~Sbus_io_out_0_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 146:62]
  wire  _instr_T_19 = ~reset; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:31]
  reg  instr_itcmselresp; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  reg  ibus_exclusive_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _outside_instr_T = ~ibus_exclusive_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 455:23]
  reg [1:0] system_pre_channel_flag; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _outside_instr_T_1 = system_pre_channel_flag != 2'h1; // @[src/main/scala/coreGen/bmu/Bmu.scala 455:69]
  wire  outside_instr = ~ibus_exclusive_q & system_pre_channel_flag != 2'h1; // @[src/main/scala/coreGen/bmu/Bmu.scala 455:42]
  wire  corebus_instr_gnt = Sbus_io_in_2_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 245:37]
  wire  _instr_T_20 = instr_corebussel & corebus_instr_gnt; // @[src/main/scala/coreGen/bmu/Bmu.scala 147:65]
  reg  instr_corebusselresp; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  wire  data_corebussel = buffer_io_buffer_data_req_valid & _data_sel_itcm_T_1; // @[src/main/scala/coreGen/bmu/Bmu.scala 151:65]
  reg  data_corebusselresp; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
  reg  dbus_exclusive_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _outside_data_T = ~dbus_exclusive_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 456:23]
  wire  _outside_data_T_1 = system_pre_channel_flag != 2'h2; // @[src/main/scala/coreGen/bmu/Bmu.scala 456:69]
  wire  outside_data = ~dbus_exclusive_q & system_pre_channel_flag != 2'h2; // @[src/main/scala/coreGen/bmu/Bmu.scala 456:42]
  wire  corebus_instr_req = instr_corebussel & outside_instr & buffer_io_buffer_instr_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 165:44 166:29 172:29]
  wire  corebus_data_req = data_corebussel & outside_data & buffer_io_buffer_data_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 179:41 180:29 186:29]
  wire  _T_4 = instr_itcmsel & outside_instr; // @[src/main/scala/coreGen/bmu/Bmu.scala 199:30]
  wire [3:0] _GEN_17 = instr_itcmsel & outside_instr ? 4'hf : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 199:46 202:27 208:27]
  wire [31:0] _GEN_18 = instr_itcmsel & outside_instr ? buffer_io_buffer_instr_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 199:46 203:27 209:27]
  wire  corebus_data_gnt = Sbus_io_in_1_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 231:68]
  reg  dmtop_req_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] dmtop_addr_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  dmtop_we_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [3:0] dmtop_be_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] dmtop_wdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [29:0] io_tcm_ecc_naddr_nec_sec_itcm_REG_naddr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  io_tcm_ecc_naddr_nec_sec_itcm_REG_nec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  io_tcm_ecc_naddr_nec_sec_itcm_REG_sec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [29:0] io_tcm_ecc_naddr_nec_sec_dtcm_REG_naddr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  io_tcm_ecc_naddr_nec_sec_dtcm_REG_nec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  io_tcm_ecc_naddr_nec_sec_dtcm_REG_sec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] io_tcm_ecc_sdata_itcm_REG; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] io_tcm_ecc_sdata_dtcm_REG; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  clint_req_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] clint_addr_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  clint_we_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg [31:0] clint_wdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
  reg  plic_req_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [31:0] plic_addr_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg  plic_we_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  reg [31:0] plic_wdata_q; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  instrout_ibussel = buffer_io_buffer_instr_req_valid & (buffer_io_buffer_instr_req_bits_addr[31:28] > 4'h0 &
    buffer_io_buffer_instr_req_bits_addr[31:28] < io_configIO_systemStart_i); // @[src/main/scala/coreGen/bmu/Bmu.scala 421:66]
  wire  instrout_systemsel = buffer_io_buffer_instr_req_valid & (buffer_io_buffer_instr_req_bits_addr[31:28] >=
    io_configIO_systemStart_i & buffer_io_buffer_instr_req_bits_addr[31:28] <= io_configIO_systemEnd_i); // @[src/main/scala/coreGen/bmu/Bmu.scala 422:66]
  wire  dataout_dbussel = buffer_io_buffer_data_req_valid & (buffer_io_buffer_data_req_bits_addr[31:28] > 4'h0 &
    buffer_io_buffer_data_req_bits_addr[31:28] < io_configIO_systemStart_i); // @[src/main/scala/coreGen/bmu/Bmu.scala 426:65]
  wire  dataout_systemsel = buffer_io_buffer_data_req_valid & (buffer_io_buffer_data_req_bits_addr[31:28] >=
    io_configIO_systemStart_i & buffer_io_buffer_data_req_bits_addr[31:28] <= io_configIO_systemEnd_i); // @[src/main/scala/coreGen/bmu/Bmu.scala 427:65]
  wire  ibus_exclusive = ibus_io_exclusive_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 412:33 607:41]
  wire  _GEN_25 = ~ibus_exclusive ? 1'h0 : ibus_exclusive_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 433:32 434:26 src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  dbus_exclusive = dbus_io_exclusive_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 414:33 613:41]
  wire  _GEN_27 = ~dbus_exclusive ? 1'h0 : dbus_exclusive_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 439:32 440:26 src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
  wire  _T_13 = system_pre_channel_flag == 2'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 443:34]
  wire  _T_14 = Sbus_io_stop != 2'h2; // @[src/main/scala/coreGen/bmu/Bmu.scala 444:39]
  wire  _T_17 = dataout_systemsel & Sbus_io_stop != 2'h2 & _outside_data_T; // @[src/main/scala/coreGen/bmu/Bmu.scala 444:52]
  wire  _T_18 = Sbus_io_stop != 2'h1; // @[src/main/scala/coreGen/bmu/Bmu.scala 446:46]
  wire  _T_19 = instrout_systemsel & Sbus_io_stop != 2'h1; // @[src/main/scala/coreGen/bmu/Bmu.scala 446:39]
  wire  _T_21 = instrout_systemsel & Sbus_io_stop != 2'h1 & _outside_instr_T; // @[src/main/scala/coreGen/bmu/Bmu.scala 446:59]
  wire  system_exclusive = system_io_exclusive_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 416:33 620:41]
  wire  _T_26 = instrout_ibussel & _T_18 & _outside_instr_T_1; // @[src/main/scala/coreGen/bmu/Bmu.scala 462:47]
  wire  _T_30 = dataout_dbussel & _T_14 & _outside_data_T_1; // @[src/main/scala/coreGen/bmu/Bmu.scala 476:46]
  wire  _T_31 = system_pre_channel_flag == 2'h1; // @[src/main/scala/coreGen/bmu/Bmu.scala 490:34]
  wire  _T_32 = ~dataout_systemsel; // @[src/main/scala/coreGen/bmu/Bmu.scala 491:35]
  wire  _T_33 = instrout_systemsel & ~dataout_systemsel; // @[src/main/scala/coreGen/bmu/Bmu.scala 491:33]
  wire [31:0] _GEN_44 = instrout_systemsel & ~dataout_systemsel ? buffer_io_buffer_instr_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 491:54 493:43 499:43]
  wire [3:0] _GEN_46 = instrout_systemsel & ~dataout_systemsel ? 4'hf : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 491:54 495:43 501:43]
  wire  _T_34 = system_pre_channel_flag == 2'h2; // @[src/main/scala/coreGen/bmu/Bmu.scala 504:40]
  wire [31:0] _GEN_49 = dataout_systemsel ? buffer_io_buffer_data_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 505:32 507:43 513:43]
  wire  _GEN_50 = dataout_systemsel & buffer_io_buffer_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 505:32 508:43 514:43]
  wire [3:0] _GEN_51 = dataout_systemsel ? buffer_io_buffer_data_req_bits_be : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 505:32 509:43 515:43]
  wire [31:0] _GEN_52 = dataout_systemsel ? buffer_io_buffer_data_req_bits_wdata : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 505:32 510:43 516:43]
  wire  _T_44 = _T_19 & _T_32 & _outside_instr_T; // @[src/main/scala/coreGen/bmu/Bmu.scala 526:80]
  wire [31:0] _GEN_54 = _T_19 & _T_32 & _outside_instr_T ? buffer_io_buffer_instr_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 526:100 528:43 534:43]
  wire [3:0] _GEN_56 = _T_19 & _T_32 & _outside_instr_T ? 4'hf : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 526:100 530:43 536:43]
  wire  _GEN_58 = _T_17 | _T_44; // @[src/main/scala/coreGen/bmu/Bmu.scala 520:72 521:43]
  wire [31:0] _GEN_59 = _T_17 ? buffer_io_buffer_data_req_bits_addr : _GEN_54; // @[src/main/scala/coreGen/bmu/Bmu.scala 520:72 522:43]
  wire  _GEN_60 = _T_17 & buffer_io_buffer_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 520:72 523:43]
  wire [3:0] _GEN_61 = _T_17 ? buffer_io_buffer_data_req_bits_be : _GEN_56; // @[src/main/scala/coreGen/bmu/Bmu.scala 520:72 524:43]
  wire [31:0] _GEN_62 = _T_17 ? buffer_io_buffer_data_req_bits_wdata : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 520:72 525:43]
  wire  _GEN_63 = system_pre_channel_flag == 2'h2 ? dataout_systemsel : _GEN_58; // @[src/main/scala/coreGen/bmu/Bmu.scala 504:53]
  wire [31:0] _GEN_64 = system_pre_channel_flag == 2'h2 ? _GEN_49 : _GEN_59; // @[src/main/scala/coreGen/bmu/Bmu.scala 504:53]
  wire  _GEN_65 = system_pre_channel_flag == 2'h2 ? _GEN_50 : _GEN_60; // @[src/main/scala/coreGen/bmu/Bmu.scala 504:53]
  wire [3:0] _GEN_66 = system_pre_channel_flag == 2'h2 ? _GEN_51 : _GEN_61; // @[src/main/scala/coreGen/bmu/Bmu.scala 504:53]
  wire [31:0] _GEN_67 = system_pre_channel_flag == 2'h2 ? _GEN_52 : _GEN_62; // @[src/main/scala/coreGen/bmu/Bmu.scala 504:53]
  wire  _GEN_73 = instr_itcmsel & _T_18 & _instr_T_15; // @[src/main/scala/coreGen/bmu/Bmu.scala 548:55 549:46 551:46]
  wire  _GEN_74 = instr_corebussel ? corebus_instr_gnt : _GEN_73; // @[src/main/scala/coreGen/bmu/Bmu.scala 546:31 547:46]
  wire  _GEN_75 = outside_instr & _GEN_74; // @[src/main/scala/coreGen/bmu/Bmu.scala 545:75 554:42]
  wire  _GEN_76 = _T_21 & _T_32 & _outside_data_T_1 ? system_io_in_req_ready : _GEN_75; // @[src/main/scala/coreGen/bmu/Bmu.scala 543:137 544:42]
  wire  _T_67 = dataout_systemsel & _outside_data_T; // @[src/main/scala/coreGen/bmu/Bmu.scala 559:34]
  wire  _GEN_78 = data_corebussel & corebus_data_gnt; // @[src/main/scala/coreGen/bmu/Bmu.scala 562:30 563:45 565:45]
  wire  _GEN_79 = outside_data & _GEN_78; // @[src/main/scala/coreGen/bmu/Bmu.scala 561:75 568:41]
  wire  _GEN_80 = dataout_systemsel & _outside_data_T & _T_14 & _outside_instr_T_1 ? system_io_in_req_ready : _GEN_79; // @[src/main/scala/coreGen/bmu/Bmu.scala 559:115 560:41]
  wire  corebus_instr_rvalid = Sbus_io_in_2_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 250:37]
  wire  _GEN_82 = instr_corebusselresp & corebus_instr_rvalid; // @[src/main/scala/coreGen/bmu/Bmu.scala 580:41 581:57 585:57]
  wire [31:0] corebus_instr_rdata = Sbus_io_in_2_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 251:37]
  wire [31:0] _GEN_83 = instr_corebusselresp ? corebus_instr_rdata : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 580:41 582:57 586:57]
  wire  corebus_instr_err = Sbus_io_in_2_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 252:37]
  wire  _GEN_84 = instr_corebusselresp & corebus_instr_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 580:41 583:57 587:57]
  wire  _GEN_85 = instr_itcmselresp ? itcm_io_a_rvalid_o : _GEN_82; // @[src/main/scala/coreGen/bmu/Bmu.scala 576:32 577:57]
  wire [31:0] _GEN_86 = instr_itcmselresp ? itcm_io_a_rdata_o : _GEN_83; // @[src/main/scala/coreGen/bmu/Bmu.scala 576:32 578:57]
  wire  _GEN_87 = instr_itcmselresp ? 1'h0 : _GEN_84; // @[src/main/scala/coreGen/bmu/Bmu.scala 576:32 579:57]
  wire [31:0] _GEN_88 = _T_31 ? system_io_in_resp_bits_rdata : _GEN_86; // @[src/main/scala/coreGen/bmu/Bmu.scala 573:53 574:37]
  wire  _GEN_89 = _T_31 ? system_io_in_resp_bits_err : _GEN_87; // @[src/main/scala/coreGen/bmu/Bmu.scala 573:53 574:37]
  wire  _GEN_90 = _T_31 ? system_io_in_resp_valid : _GEN_85; // @[src/main/scala/coreGen/bmu/Bmu.scala 573:53 574:37]
  wire  corebus_data_rvalid = Sbus_io_in_1_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 236:37]
  wire  _GEN_94 = data_corebusselresp & corebus_data_rvalid; // @[src/main/scala/coreGen/bmu/Bmu.scala 596:34 597:57 601:57]
  wire [31:0] corebus_data_rdata = Sbus_io_in_1_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 237:37]
  wire [31:0] _GEN_95 = data_corebusselresp ? corebus_data_rdata : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 596:34 598:57 602:57]
  wire  corebus_data_err = Sbus_io_in_1_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 133:23 238:37]
  wire  _GEN_96 = data_corebusselresp & corebus_data_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 596:34 599:57 603:57]
  wire [31:0] _GEN_97 = _T_34 ? system_io_in_resp_bits_rdata : _GEN_95; // @[src/main/scala/coreGen/bmu/Bmu.scala 593:53 594:36]
  wire  _GEN_98 = _T_34 ? system_io_in_resp_bits_err : _GEN_96; // @[src/main/scala/coreGen/bmu/Bmu.scala 593:53 594:36]
  wire  _GEN_99 = _T_34 ? system_io_in_resp_valid : _GEN_94; // @[src/main/scala/coreGen/bmu/Bmu.scala 593:53 594:36]
  wire [1:0] _system_io_in_req_bits_hport_T = {io_data_priv_mode_i,1'h0}; // @[src/main/scala/coreGen/bmu/Bmu.scala 623:48]
  wire [1:0] _system_io_in_req_bits_hport_T_1 = {io_instr_priv_mode_i,1'h1}; // @[src/main/scala/coreGen/bmu/Bmu.scala 625:48]
  wire [1:0] _GEN_103 = instrout_ibussel & _outside_instr_T ? _system_io_in_req_bits_hport_T_1 : 2'h3; // @[src/main/scala/coreGen/bmu/Bmu.scala 629:57 630:41 632:41]
  wire [1:0] _GEN_104 = _T_67 ? _system_io_in_req_bits_hport_T : _GEN_103; // @[src/main/scala/coreGen/bmu/Bmu.scala 627:52 628:41]
  wire [1:0] _GEN_105 = _T_13 ? _GEN_104 : 2'h3; // @[src/main/scala/coreGen/bmu/Bmu.scala 626:55 635:41]
  wire [1:0] _GEN_106 = _T_34 & (instrout_ibussel & system_io_in_req_ready) ? _system_io_in_req_bits_hport_T_1 :
    _GEN_105; // @[src/main/scala/coreGen/bmu/Bmu.scala 624:99 625:41]
  Sbus Sbus ( // @[src/main/scala/coreGen/bmu/Bmu.scala 92:35]
    .clock(Sbus_clock),
    .reset(Sbus_reset),
    .io_in_1_req_ready(Sbus_io_in_1_req_ready),
    .io_in_1_req_valid(Sbus_io_in_1_req_valid),
    .io_in_1_req_bits_addr(Sbus_io_in_1_req_bits_addr),
    .io_in_1_req_bits_we(Sbus_io_in_1_req_bits_we),
    .io_in_1_req_bits_be(Sbus_io_in_1_req_bits_be),
    .io_in_1_req_bits_wdata(Sbus_io_in_1_req_bits_wdata),
    .io_in_1_resp_valid(Sbus_io_in_1_resp_valid),
    .io_in_1_resp_bits_err(Sbus_io_in_1_resp_bits_err),
    .io_in_1_resp_bits_rdata(Sbus_io_in_1_resp_bits_rdata),
    .io_in_2_req_ready(Sbus_io_in_2_req_ready),
    .io_in_2_req_valid(Sbus_io_in_2_req_valid),
    .io_in_2_req_bits_addr(Sbus_io_in_2_req_bits_addr),
    .io_in_2_req_bits_be(Sbus_io_in_2_req_bits_be),
    .io_in_2_resp_valid(Sbus_io_in_2_resp_valid),
    .io_in_2_resp_bits_err(Sbus_io_in_2_resp_bits_err),
    .io_in_2_resp_bits_rdata(Sbus_io_in_2_resp_bits_rdata),
    .io_out_0_req_valid(Sbus_io_out_0_req_valid),
    .io_out_0_req_bits_addr(Sbus_io_out_0_req_bits_addr),
    .io_out_0_req_bits_we(Sbus_io_out_0_req_bits_we),
    .io_out_0_req_bits_be(Sbus_io_out_0_req_bits_be),
    .io_out_0_req_bits_wdata(Sbus_io_out_0_req_bits_wdata),
    .io_out_0_resp_valid(Sbus_io_out_0_resp_valid),
    .io_out_0_resp_bits_rdata(Sbus_io_out_0_resp_bits_rdata),
    .io_out_1_req_valid(Sbus_io_out_1_req_valid),
    .io_out_1_req_bits_addr(Sbus_io_out_1_req_bits_addr),
    .io_out_1_req_bits_we(Sbus_io_out_1_req_bits_we),
    .io_out_1_req_bits_be(Sbus_io_out_1_req_bits_be),
    .io_out_1_req_bits_wdata(Sbus_io_out_1_req_bits_wdata),
    .io_out_1_resp_valid(Sbus_io_out_1_resp_valid),
    .io_out_1_resp_bits_rdata(Sbus_io_out_1_resp_bits_rdata),
    .io_out_2_req_valid(Sbus_io_out_2_req_valid),
    .io_out_2_req_bits_addr(Sbus_io_out_2_req_bits_addr),
    .io_out_2_req_bits_we(Sbus_io_out_2_req_bits_we),
    .io_out_2_req_bits_be(Sbus_io_out_2_req_bits_be),
    .io_out_2_req_bits_wdata(Sbus_io_out_2_req_bits_wdata),
    .io_out_2_resp_valid(Sbus_io_out_2_resp_valid),
    .io_out_2_resp_bits_rdata(Sbus_io_out_2_resp_bits_rdata),
    .io_out_3_req_valid(Sbus_io_out_3_req_valid),
    .io_out_3_req_bits_addr(Sbus_io_out_3_req_bits_addr),
    .io_out_3_req_bits_we(Sbus_io_out_3_req_bits_we),
    .io_out_3_req_bits_wdata(Sbus_io_out_3_req_bits_wdata),
    .io_out_3_resp_valid(Sbus_io_out_3_resp_valid),
    .io_out_3_resp_bits_rdata(Sbus_io_out_3_resp_bits_rdata),
    .io_out_4_req_valid(Sbus_io_out_4_req_valid),
    .io_out_4_req_bits_addr(Sbus_io_out_4_req_bits_addr),
    .io_out_4_req_bits_we(Sbus_io_out_4_req_bits_we),
    .io_out_4_req_bits_wdata(Sbus_io_out_4_req_bits_wdata),
    .io_out_4_resp_valid(Sbus_io_out_4_resp_valid),
    .io_out_4_resp_bits_rdata(Sbus_io_out_4_resp_bits_rdata),
    .io_out_5_req_valid(Sbus_io_out_5_req_valid),
    .io_out_5_resp_valid(Sbus_io_out_5_resp_valid),
    .io_out_5_resp_bits_err(Sbus_io_out_5_resp_bits_err),
    .io_out_5_resp_bits_rdata(Sbus_io_out_5_resp_bits_rdata),
    .io_stop(Sbus_io_stop)
  );
  SbusDefaultSlave sbusDefaultSlave ( // @[src/main/scala/coreGen/bmu/Bmu.scala 93:36]
    .clock(sbusDefaultSlave_clock),
    .reset(sbusDefaultSlave_reset),
    .io_req_valid(sbusDefaultSlave_io_req_valid),
    .io_resp_valid(sbusDefaultSlave_io_resp_valid),
    .io_resp_bits_err(sbusDefaultSlave_io_resp_bits_err),
    .io_resp_bits_rdata(sbusDefaultSlave_io_resp_bits_rdata)
  );
  ChiselRam2pNobwe itcm ( // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
    .clock(itcm_clock),
    .reset(itcm_reset),
    .io_a_req_i(itcm_io_a_req_i),
    .io_a_we_i(itcm_io_a_we_i),
    .io_a_be_i(itcm_io_a_be_i),
    .io_a_addr_i(itcm_io_a_addr_i),
    .io_a_wdata_i(itcm_io_a_wdata_i),
    .io_a_rvalid_o(itcm_io_a_rvalid_o),
    .io_a_rdata_o(itcm_io_a_rdata_o),
    .io_w_addr2_o(itcm_io_w_addr2_o),
    .io_eim_geien(itcm_io_eim_geien),
    .io_eim_eichen(itcm_io_eim_eichen),
    .io_eim_chkbit_mask0(itcm_io_eim_chkbit_mask0),
    .io_eim_chdata_mask0(itcm_io_eim_chdata_mask0),
    .io_tcm_ecc_naddr_nec_sec_naddr(itcm_io_tcm_ecc_naddr_nec_sec_naddr),
    .io_tcm_ecc_naddr_nec_sec_nec(itcm_io_tcm_ecc_naddr_nec_sec_nec),
    .io_tcm_ecc_naddr_nec_sec_sec(itcm_io_tcm_ecc_naddr_nec_sec_sec),
    .io_tcm_ecc_sdata(itcm_io_tcm_ecc_sdata),
    .io_sram_0_cen(itcm_io_sram_0_cen),
    .io_sram_0_wen(itcm_io_sram_0_wen),
    .io_sram_0_addr(itcm_io_sram_0_addr),
    .io_sram_0_wdata(itcm_io_sram_0_wdata),
    .io_sram_0_rdata(itcm_io_sram_0_rdata),
    .io_sram_1_cen(itcm_io_sram_1_cen),
    .io_sram_1_wen(itcm_io_sram_1_wen),
    .io_sram_1_addr(itcm_io_sram_1_addr),
    .io_sram_1_wdata(itcm_io_sram_1_wdata),
    .io_sram_1_rdata(itcm_io_sram_1_rdata)
  );
  ChiselRam2pNobwe dtcm ( // @[src/main/scala/coreGen/bmu/ChiselRam.scala 170:46]
    .clock(dtcm_clock),
    .reset(dtcm_reset),
    .io_a_req_i(dtcm_io_a_req_i),
    .io_a_we_i(dtcm_io_a_we_i),
    .io_a_be_i(dtcm_io_a_be_i),
    .io_a_addr_i(dtcm_io_a_addr_i),
    .io_a_wdata_i(dtcm_io_a_wdata_i),
    .io_a_rvalid_o(dtcm_io_a_rvalid_o),
    .io_a_rdata_o(dtcm_io_a_rdata_o),
    .io_w_addr2_o(dtcm_io_w_addr2_o),
    .io_eim_geien(dtcm_io_eim_geien),
    .io_eim_eichen(dtcm_io_eim_eichen),
    .io_eim_chkbit_mask0(dtcm_io_eim_chkbit_mask0),
    .io_eim_chdata_mask0(dtcm_io_eim_chdata_mask0),
    .io_tcm_ecc_naddr_nec_sec_naddr(dtcm_io_tcm_ecc_naddr_nec_sec_naddr),
    .io_tcm_ecc_naddr_nec_sec_nec(dtcm_io_tcm_ecc_naddr_nec_sec_nec),
    .io_tcm_ecc_naddr_nec_sec_sec(dtcm_io_tcm_ecc_naddr_nec_sec_sec),
    .io_tcm_ecc_sdata(dtcm_io_tcm_ecc_sdata),
    .io_sram_0_cen(dtcm_io_sram_0_cen),
    .io_sram_0_wen(dtcm_io_sram_0_wen),
    .io_sram_0_addr(dtcm_io_sram_0_addr),
    .io_sram_0_wdata(dtcm_io_sram_0_wdata),
    .io_sram_0_rdata(dtcm_io_sram_0_rdata),
    .io_sram_1_cen(dtcm_io_sram_1_cen),
    .io_sram_1_wen(dtcm_io_sram_1_wen),
    .io_sram_1_addr(dtcm_io_sram_1_addr),
    .io_sram_1_wdata(dtcm_io_sram_1_wdata),
    .io_sram_1_rdata(dtcm_io_sram_1_rdata)
  );
  dm_top dmtop ( // @[src/main/scala/coreGen/bmu/Bmu.scala 97:35]
    .clk_i(dmtop_clk_i),
    .rst_ni(dmtop_rst_ni),
    .ndmreset_o(dmtop_ndmreset_o),
    .debug_req_o(dmtop_debug_req_o),
    .slave_req_i(dmtop_slave_req_i),
    .slave_we_i(dmtop_slave_we_i),
    .slave_addr_i(dmtop_slave_addr_i),
    .slave_be_i(dmtop_slave_be_i),
    .slave_wdata_i(dmtop_slave_wdata_i),
    .slave_rvalid_o(dmtop_slave_rvalid_o),
    .slave_rdata_o(dmtop_slave_rdata_o),
    .dmi_dmi_req_valid(dmtop_dmi_dmi_req_valid),
    .dmi_dmi_req_ready(dmtop_dmi_dmi_req_ready),
    .dmi_dmi_req(dmtop_dmi_dmi_req),
    .dmi_dmi_resp_valid(dmtop_dmi_dmi_resp_valid),
    .dmi_dmi_resp_ready(dmtop_dmi_dmi_resp_ready),
    .dmi_dmi_resp(dmtop_dmi_dmi_resp),
    .dmi_dmi_rst_n(dmtop_dmi_dmi_rst_n)
  );
  ClintSimple clint ( // @[src/main/scala/coreGen/bmu/Bmu.scala 98:35]
    .clock(clint_clock),
    .reset(clint_reset),
    .io_bus_req_valid(clint_io_bus_req_valid),
    .io_bus_req_bits_addr(clint_io_bus_req_bits_addr),
    .io_bus_req_bits_we(clint_io_bus_req_bits_we),
    .io_bus_req_bits_wdata(clint_io_bus_req_bits_wdata),
    .io_bus_resp_valid(clint_io_bus_resp_valid),
    .io_bus_resp_bits_rdata(clint_io_bus_resp_bits_rdata),
    .io_testmode(clint_io_testmode),
    .io_rtc(clint_io_rtc),
    .io_timer(clint_io_timer),
    .io_software(clint_io_software)
  );
  InnerB2ahbl50mFF ibus ( // @[src/main/scala/coreGen/bmu/Bmu.scala 100:35]
    .clock(ibus_clock),
    .reset(ibus_reset),
    .io_in_req_ready(ibus_io_in_req_ready),
    .io_in_req_valid(ibus_io_in_req_valid),
    .io_in_req_bits_addr(ibus_io_in_req_bits_addr),
    .io_in_req_bits_be(ibus_io_in_req_bits_be),
    .io_in_req_bits_hport(ibus_io_in_req_bits_hport),
    .io_in_resp_valid(ibus_io_in_resp_valid),
    .io_in_resp_bits_err(ibus_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(ibus_io_in_resp_bits_rdata),
    .io_out_hready(ibus_io_out_hready),
    .io_out_htrans(ibus_io_out_htrans),
    .io_out_hsize(ibus_io_out_hsize),
    .io_out_hwrite(ibus_io_out_hwrite),
    .io_out_hprot(ibus_io_out_hprot),
    .io_out_haddr(ibus_io_out_haddr),
    .io_out_hwdata(ibus_io_out_hwdata),
    .io_out_hresp(ibus_io_out_hresp),
    .io_out_hrdata(ibus_io_out_hrdata),
    .io_exclusive_o(ibus_io_exclusive_o),
    .io_clk2en(ibus_io_clk2en)
  );
  InnerB2ahbl50mFF_1 dbus ( // @[src/main/scala/coreGen/bmu/Bmu.scala 101:35]
    .clock(dbus_clock),
    .reset(dbus_reset),
    .io_in_req_ready(dbus_io_in_req_ready),
    .io_in_req_valid(dbus_io_in_req_valid),
    .io_in_req_bits_addr(dbus_io_in_req_bits_addr),
    .io_in_req_bits_we(dbus_io_in_req_bits_we),
    .io_in_req_bits_be(dbus_io_in_req_bits_be),
    .io_in_req_bits_wdata(dbus_io_in_req_bits_wdata),
    .io_in_req_bits_hport(dbus_io_in_req_bits_hport),
    .io_in_resp_valid(dbus_io_in_resp_valid),
    .io_in_resp_bits_err(dbus_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(dbus_io_in_resp_bits_rdata),
    .io_out_hready(dbus_io_out_hready),
    .io_out_htrans(dbus_io_out_htrans),
    .io_out_hsize(dbus_io_out_hsize),
    .io_out_hwrite(dbus_io_out_hwrite),
    .io_out_hprot(dbus_io_out_hprot),
    .io_out_haddr(dbus_io_out_haddr),
    .io_out_hwdata(dbus_io_out_hwdata),
    .io_out_hresp(dbus_io_out_hresp),
    .io_out_hrdata(dbus_io_out_hrdata),
    .io_exclusive_o(dbus_io_exclusive_o),
    .io_clk2en(dbus_io_clk2en)
  );
  InnerB2ahbl50mNoMrFF system ( // @[src/main/scala/coreGen/bmu/Bmu.scala 103:35]
    .clock(system_clock),
    .reset(system_reset),
    .io_in_req_ready(system_io_in_req_ready),
    .io_in_req_valid(system_io_in_req_valid),
    .io_in_req_bits_addr(system_io_in_req_bits_addr),
    .io_in_req_bits_we(system_io_in_req_bits_we),
    .io_in_req_bits_be(system_io_in_req_bits_be),
    .io_in_req_bits_wdata(system_io_in_req_bits_wdata),
    .io_in_req_bits_hport(system_io_in_req_bits_hport),
    .io_in_resp_valid(system_io_in_resp_valid),
    .io_in_resp_bits_err(system_io_in_resp_bits_err),
    .io_in_resp_bits_rdata(system_io_in_resp_bits_rdata),
    .io_out_hready(system_io_out_hready),
    .io_out_htrans(system_io_out_htrans),
    .io_out_hsize(system_io_out_hsize),
    .io_out_hwrite(system_io_out_hwrite),
    .io_out_hprot(system_io_out_hprot),
    .io_out_haddr(system_io_out_haddr),
    .io_out_hwdata(system_io_out_hwdata),
    .io_out_hresp(system_io_out_hresp),
    .io_out_hrdata(system_io_out_hrdata),
    .io_exclusive_o(system_io_exclusive_o),
    .io_clk2en(system_io_clk2en)
  );
  InnerBuffer buffer ( // @[src/main/scala/coreGen/bmu/Bmu.scala 105:35]
    .io_core_instr_req_ready(buffer_io_core_instr_req_ready),
    .io_core_instr_req_valid(buffer_io_core_instr_req_valid),
    .io_core_instr_req_bits_addr(buffer_io_core_instr_req_bits_addr),
    .io_core_instr_resp_valid(buffer_io_core_instr_resp_valid),
    .io_core_instr_resp_bits_err(buffer_io_core_instr_resp_bits_err),
    .io_core_instr_resp_bits_rdata(buffer_io_core_instr_resp_bits_rdata),
    .io_core_data_req_ready(buffer_io_core_data_req_ready),
    .io_core_data_req_valid(buffer_io_core_data_req_valid),
    .io_core_data_req_bits_addr(buffer_io_core_data_req_bits_addr),
    .io_core_data_req_bits_we(buffer_io_core_data_req_bits_we),
    .io_core_data_req_bits_be(buffer_io_core_data_req_bits_be),
    .io_core_data_req_bits_wdata(buffer_io_core_data_req_bits_wdata),
    .io_core_data_resp_valid(buffer_io_core_data_resp_valid),
    .io_core_data_resp_bits_err(buffer_io_core_data_resp_bits_err),
    .io_core_data_resp_bits_rdata(buffer_io_core_data_resp_bits_rdata),
    .io_buffer_instr_req_ready(buffer_io_buffer_instr_req_ready),
    .io_buffer_instr_req_valid(buffer_io_buffer_instr_req_valid),
    .io_buffer_instr_req_bits_addr(buffer_io_buffer_instr_req_bits_addr),
    .io_buffer_instr_resp_valid(buffer_io_buffer_instr_resp_valid),
    .io_buffer_instr_resp_bits_err(buffer_io_buffer_instr_resp_bits_err),
    .io_buffer_instr_resp_bits_rdata(buffer_io_buffer_instr_resp_bits_rdata),
    .io_buffer_data_req_ready(buffer_io_buffer_data_req_ready),
    .io_buffer_data_req_valid(buffer_io_buffer_data_req_valid),
    .io_buffer_data_req_bits_addr(buffer_io_buffer_data_req_bits_addr),
    .io_buffer_data_req_bits_we(buffer_io_buffer_data_req_bits_we),
    .io_buffer_data_req_bits_be(buffer_io_buffer_data_req_bits_be),
    .io_buffer_data_req_bits_wdata(buffer_io_buffer_data_req_bits_wdata),
    .io_buffer_data_resp_valid(buffer_io_buffer_data_resp_valid),
    .io_buffer_data_resp_bits_err(buffer_io_buffer_data_resp_bits_err),
    .io_buffer_data_resp_bits_rdata(buffer_io_buffer_data_resp_bits_rdata)
  );
  plicchisel plic ( // @[src/main/scala/coreGen/bmu/Bmu.scala 361:39]
    .clk(plic_clk),
    .rst_n(plic_rst_n),
    .plic_req_i(plic_plic_req_i),
    .plic_addr_i(plic_plic_addr_i),
    .plic_we_i(plic_plic_we_i),
    .plic_wdata_i(plic_plic_wdata_i),
    .plic_rvalid_o(plic_plic_rvalid_o),
    .plic_rdata_o(plic_plic_rdata_o),
    .plic_irq_i(plic_plic_irq_i),
    .plic_irq_o_0(plic_plic_irq_o_0),
    .plicid_id(plic_plicid_id),
    .plicClr_clr(plic_plicClr_clr),
    .plicClr_en(plic_plicClr_en)
  );
  assign io_instr_req_ready = buffer_io_core_instr_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 107:26]
  assign io_instr_resp_valid = buffer_io_core_instr_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 107:26]
  assign io_instr_resp_bits_err = buffer_io_core_instr_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 107:26]
  assign io_instr_resp_bits_rdata = buffer_io_core_instr_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 107:26]
  assign io_data_req_ready = buffer_io_core_data_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign io_data_resp_valid = buffer_io_core_data_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign io_data_resp_bits_err = buffer_io_core_data_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign io_data_resp_bits_rdata = buffer_io_core_data_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign io_debug_dmi_req_ready = dmtop_dmi_dmi_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign io_debug_dmi_resp_valid = dmtop_dmi_dmi_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign io_debug_dmi_resp = dmtop_dmi_dmi_resp; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign io_debugreq = dmtop_debug_req_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 303:37]
  assign io_ndmreset = dmtop_ndmreset_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 302:37]
  assign io_software = clint_io_software; // @[src/main/scala/coreGen/bmu/Bmu.scala 348:37]
  assign io_timer = clint_io_timer; // @[src/main/scala/coreGen/bmu/Bmu.scala 347:37]
  assign io_itcm_0_cen = itcm_io_sram_0_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_0_wen = itcm_io_sram_0_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_0_addr = itcm_io_sram_0_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_0_wdata = itcm_io_sram_0_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_1_cen = itcm_io_sram_1_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_1_wen = itcm_io_sram_1_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_1_addr = itcm_io_sram_1_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_itcm_1_wdata = itcm_io_sram_1_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign io_dtcm_0_cen = dtcm_io_sram_0_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_0_wen = dtcm_io_sram_0_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_0_addr = dtcm_io_sram_0_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_0_wdata = dtcm_io_sram_0_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_1_cen = dtcm_io_sram_1_cen; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_1_wen = dtcm_io_sram_1_wen; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_1_addr = dtcm_io_sram_1_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_dtcm_1_wdata = dtcm_io_sram_1_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign io_plicOut_out_0 = plic_plic_irq_o_0; // @[src/main/scala/coreGen/bmu/Bmu.scala 381:41]
  assign io_plicId_id = plic_plicid_id; // @[src/main/scala/coreGen/bmu/Bmu.scala 383:41]
  assign io_ibus_htrans = ibus_io_out_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign io_ibus_hsize = ibus_io_out_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign io_ibus_hwrite = ibus_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign io_ibus_hprot = ibus_io_out_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign io_ibus_haddr = ibus_io_out_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign io_ibus_hwdata = ibus_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign io_dbus_htrans = dbus_io_out_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign io_dbus_hsize = dbus_io_out_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign io_dbus_hwrite = dbus_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign io_dbus_hprot = dbus_io_out_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign io_dbus_haddr = dbus_io_out_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign io_dbus_hwdata = dbus_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign io_system_htrans = system_io_out_htrans; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign io_system_hsize = system_io_out_hsize; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign io_system_hwrite = system_io_out_hwrite; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign io_system_hprot = system_io_out_hprot; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign io_system_haddr = system_io_out_haddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign io_system_hwdata = system_io_out_hwdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign io_tcm_ecc_naddr_nec_sec_itcm_naddr = io_tcm_ecc_naddr_nec_sec_itcm_REG_naddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 313:35]
  assign io_tcm_ecc_naddr_nec_sec_itcm_nec = io_tcm_ecc_naddr_nec_sec_itcm_REG_nec; // @[src/main/scala/coreGen/bmu/Bmu.scala 313:35]
  assign io_tcm_ecc_naddr_nec_sec_itcm_sec = io_tcm_ecc_naddr_nec_sec_itcm_REG_sec; // @[src/main/scala/coreGen/bmu/Bmu.scala 313:35]
  assign io_tcm_ecc_naddr_nec_sec_dtcm_naddr = io_tcm_ecc_naddr_nec_sec_dtcm_REG_naddr; // @[src/main/scala/coreGen/bmu/Bmu.scala 314:35]
  assign io_tcm_ecc_naddr_nec_sec_dtcm_nec = io_tcm_ecc_naddr_nec_sec_dtcm_REG_nec; // @[src/main/scala/coreGen/bmu/Bmu.scala 314:35]
  assign io_tcm_ecc_naddr_nec_sec_dtcm_sec = io_tcm_ecc_naddr_nec_sec_dtcm_REG_sec; // @[src/main/scala/coreGen/bmu/Bmu.scala 314:35]
  assign io_tcm_ecc_sdata_itcm = io_tcm_ecc_sdata_itcm_REG; // @[src/main/scala/coreGen/bmu/Bmu.scala 315:35]
  assign io_tcm_ecc_sdata_dtcm = io_tcm_ecc_sdata_dtcm_REG; // @[src/main/scala/coreGen/bmu/Bmu.scala 316:35]
  assign Sbus_clock = clock;
  assign Sbus_reset = reset;
  assign Sbus_io_in_1_req_valid = corebus_data_req & data_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 227:60]
  assign Sbus_io_in_1_req_bits_addr = data_corebussel & outside_data ? buffer_io_buffer_data_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 179:41 183:29 189:29]
  assign Sbus_io_in_1_req_bits_we = data_corebussel & outside_data & buffer_io_buffer_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 179:41 181:29 187:29]
  assign Sbus_io_in_1_req_bits_be = data_corebussel & outside_data ? buffer_io_buffer_data_req_bits_be : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 179:41 182:29 188:29]
  assign Sbus_io_in_1_req_bits_wdata = data_corebussel & outside_data ? buffer_io_buffer_data_req_bits_wdata : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 179:41 184:29 190:29]
  assign Sbus_io_in_2_req_valid = corebus_instr_req & instr_req_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 241:61]
  assign Sbus_io_in_2_req_bits_addr = instr_corebussel & outside_instr ? buffer_io_buffer_instr_req_bits_addr : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 165:44 169:29 175:29]
  assign Sbus_io_in_2_req_bits_be = instr_corebussel & outside_instr ? 4'hf : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 165:44 168:29 174:29]
  assign Sbus_io_out_0_resp_valid = itcm_io_a_rvalid_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 213:37]
  assign Sbus_io_out_0_resp_bits_rdata = itcm_io_a_rdata_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 215:37]
  assign Sbus_io_out_1_resp_valid = dtcm_io_a_rvalid_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 267:37]
  assign Sbus_io_out_1_resp_bits_rdata = dtcm_io_a_rdata_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 268:37]
  assign Sbus_io_out_2_resp_valid = dmtop_slave_rvalid_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 297:37]
  assign Sbus_io_out_2_resp_bits_rdata = dmtop_slave_rdata_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 298:37]
  assign Sbus_io_out_3_resp_valid = clint_io_bus_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 334:37]
  assign Sbus_io_out_3_resp_bits_rdata = clint_io_bus_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 334:37]
  assign Sbus_io_out_4_resp_valid = plic_plic_rvalid_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 377:41]
  assign Sbus_io_out_4_resp_bits_rdata = plic_plic_rdata_o; // @[src/main/scala/coreGen/bmu/Bmu.scala 378:41]
  assign Sbus_io_out_5_resp_valid = sbusDefaultSlave_io_resp_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 404:69]
  assign Sbus_io_out_5_resp_bits_err = sbusDefaultSlave_io_resp_bits_err; // @[src/main/scala/coreGen/bmu/Bmu.scala 404:69]
  assign Sbus_io_out_5_resp_bits_rdata = sbusDefaultSlave_io_resp_bits_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 404:69]
  assign sbusDefaultSlave_clock = clock;
  assign sbusDefaultSlave_reset = reset;
  assign sbusDefaultSlave_io_req_valid = Sbus_io_out_5_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 404:69]
  assign itcm_clock = clock;
  assign itcm_reset = reset;
  assign itcm_io_a_req_i = Sbus_io_out_0_req_valid ? Sbus_io_out_0_req_valid : _T_4; // @[src/main/scala/coreGen/bmu/Bmu.scala 193:35 194:27]
  assign itcm_io_a_we_i = Sbus_io_out_0_req_valid & Sbus_io_out_0_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 193:35 195:27]
  assign itcm_io_a_be_i = Sbus_io_out_0_req_valid ? Sbus_io_out_0_req_bits_be : _GEN_17; // @[src/main/scala/coreGen/bmu/Bmu.scala 193:35 196:27]
  assign itcm_io_a_addr_i = Sbus_io_out_0_req_valid ? Sbus_io_out_0_req_bits_addr : _GEN_18; // @[src/main/scala/coreGen/bmu/Bmu.scala 193:35 197:27]
  assign itcm_io_a_wdata_i = Sbus_io_out_0_req_valid ? Sbus_io_out_0_req_bits_wdata : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 193:35 198:27]
  assign itcm_io_eim_geien = io_itcm_eim_geien; // @[src/main/scala/coreGen/bmu/Bmu.scala 118:61]
  assign itcm_io_eim_eichen = io_itcm_eim_eichen; // @[src/main/scala/coreGen/bmu/Bmu.scala 118:61]
  assign itcm_io_eim_chkbit_mask0 = io_itcm_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 118:61]
  assign itcm_io_eim_chdata_mask0 = io_itcm_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 118:61]
  assign itcm_io_sram_0_rdata = io_itcm_0_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign itcm_io_sram_1_rdata = io_itcm_1_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 256:37]
  assign dtcm_clock = clock;
  assign dtcm_reset = reset;
  assign dtcm_io_a_req_i = Sbus_io_out_1_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 259:68]
  assign dtcm_io_a_we_i = Sbus_io_out_1_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 264:37]
  assign dtcm_io_a_be_i = Sbus_io_out_1_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 265:37]
  assign dtcm_io_a_addr_i = Sbus_io_out_1_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 263:37]
  assign dtcm_io_a_wdata_i = Sbus_io_out_1_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 266:37]
  assign dtcm_io_eim_geien = io_dtcm_eim_geien; // @[src/main/scala/coreGen/bmu/Bmu.scala 119:61]
  assign dtcm_io_eim_eichen = io_dtcm_eim_eichen; // @[src/main/scala/coreGen/bmu/Bmu.scala 119:61]
  assign dtcm_io_eim_chkbit_mask0 = io_dtcm_eim_chkbit_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 119:61]
  assign dtcm_io_eim_chdata_mask0 = io_dtcm_eim_chdata_mask0; // @[src/main/scala/coreGen/bmu/Bmu.scala 119:61]
  assign dtcm_io_sram_0_rdata = io_dtcm_0_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign dtcm_io_sram_1_rdata = io_dtcm_1_rdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 270:37]
  assign dmtop_clk_i = clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 295:37]
  assign dmtop_rst_ni = reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 296:37]
  assign dmtop_slave_req_i = dmtop_req_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 282:37]
  assign dmtop_slave_we_i = dmtop_we_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 285:37]
  assign dmtop_slave_addr_i = dmtop_addr_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 284:37]
  assign dmtop_slave_be_i = dmtop_be_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 286:37]
  assign dmtop_slave_wdata_i = dmtop_wdata_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 287:37]
  assign dmtop_dmi_dmi_req_valid = io_debug_dmi_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign dmtop_dmi_dmi_req = io_debug_dmi_req; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign dmtop_dmi_dmi_resp_ready = io_debug_dmi_resp_ready; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign dmtop_dmi_dmi_rst_n = io_debug_dmi_rst_n; // @[src/main/scala/coreGen/bmu/Bmu.scala 400:41]
  assign clint_clock = clock;
  assign clint_reset = reset;
  assign clint_io_bus_req_valid = clint_req_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 340:37]
  assign clint_io_bus_req_bits_addr = clint_addr_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 342:37]
  assign clint_io_bus_req_bits_we = clint_we_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 343:37]
  assign clint_io_bus_req_bits_wdata = clint_wdata_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 344:37]
  assign clint_io_testmode = io_testmode; // @[src/main/scala/coreGen/bmu/Bmu.scala 345:37]
  assign clint_io_rtc = io_rtc; // @[src/main/scala/coreGen/bmu/Bmu.scala 346:37]
  assign ibus_clock = clock;
  assign ibus_reset = reset;
  assign ibus_io_in_req_valid = instrout_ibussel & _T_18 & _outside_instr_T_1 & buffer_io_buffer_instr_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 462:88 463:37 469:37]
  assign ibus_io_in_req_bits_addr = instrout_ibussel & _T_18 & _outside_instr_T_1 ? buffer_io_buffer_instr_req_bits_addr
     : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 462:88 464:37 470:37]
  assign ibus_io_in_req_bits_be = instrout_ibussel & _T_18 & _outside_instr_T_1 ? 4'hf : 4'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 462:88 466:37 472:37]
  assign ibus_io_in_req_bits_hport = {io_instr_priv_mode_i,1'h0}; // @[src/main/scala/coreGen/bmu/Bmu.scala 609:48]
  assign ibus_io_out_hready = io_ibus_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign ibus_io_out_hresp = io_ibus_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign ibus_io_out_hrdata = io_ibus_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 611:23]
  assign ibus_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 458:25]
  assign dbus_clock = clock;
  assign dbus_reset = reset;
  assign dbus_io_in_req_valid = dataout_dbussel & _T_14 & _outside_data_T_1; // @[src/main/scala/coreGen/bmu/Bmu.scala 476:46]
  assign dbus_io_in_req_bits_addr = dataout_dbussel & _T_14 & _outside_data_T_1 ? buffer_io_buffer_data_req_bits_addr : 32'h0
    ; // @[src/main/scala/coreGen/bmu/Bmu.scala 476:87 478:37 484:37]
  assign dbus_io_in_req_bits_we = dataout_dbussel & _T_14 & _outside_data_T_1 & buffer_io_buffer_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 476:87 479:37 485:37]
  assign dbus_io_in_req_bits_be = dataout_dbussel & _T_14 & _outside_data_T_1 ? buffer_io_buffer_data_req_bits_be : 4'h0
    ; // @[src/main/scala/coreGen/bmu/Bmu.scala 476:87 480:37 486:37]
  assign dbus_io_in_req_bits_wdata = dataout_dbussel & _T_14 & _outside_data_T_1 ? buffer_io_buffer_data_req_bits_wdata
     : 32'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 476:87 481:37 487:37]
  assign dbus_io_in_req_bits_hport = {io_data_priv_mode_i,1'h1}; // @[src/main/scala/coreGen/bmu/Bmu.scala 616:48]
  assign dbus_io_out_hready = io_dbus_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign dbus_io_out_hresp = io_dbus_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign dbus_io_out_hrdata = io_dbus_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 618:23]
  assign dbus_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 459:25]
  assign system_clock = clock;
  assign system_reset = reset;
  assign system_io_in_req_valid = system_pre_channel_flag == 2'h1 ? _T_33 : _GEN_63; // @[src/main/scala/coreGen/bmu/Bmu.scala 490:47]
  assign system_io_in_req_bits_addr = system_pre_channel_flag == 2'h1 ? _GEN_44 : _GEN_64; // @[src/main/scala/coreGen/bmu/Bmu.scala 490:47]
  assign system_io_in_req_bits_we = system_pre_channel_flag == 2'h1 ? 1'h0 : _GEN_65; // @[src/main/scala/coreGen/bmu/Bmu.scala 490:47]
  assign system_io_in_req_bits_be = system_pre_channel_flag == 2'h1 ? _GEN_46 : _GEN_66; // @[src/main/scala/coreGen/bmu/Bmu.scala 490:47]
  assign system_io_in_req_bits_wdata = system_pre_channel_flag == 2'h1 ? 32'h0 : _GEN_67; // @[src/main/scala/coreGen/bmu/Bmu.scala 490:47]
  assign system_io_in_req_bits_hport = _T_31 & dataout_systemsel & system_io_in_req_ready ?
    _system_io_in_req_bits_hport_T : _GEN_106; // @[src/main/scala/coreGen/bmu/Bmu.scala 622:94 623:41]
  assign system_io_out_hready = io_system_hready; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign system_io_out_hresp = io_system_hresp; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign system_io_out_hrdata = io_system_hrdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 638:23]
  assign system_io_clk2en = io_clk2en; // @[src/main/scala/coreGen/bmu/Bmu.scala 460:25]
  assign buffer_io_core_instr_req_valid = io_instr_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 107:26]
  assign buffer_io_core_instr_req_bits_addr = io_instr_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 107:26]
  assign buffer_io_core_data_req_valid = io_data_req_valid; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign buffer_io_core_data_req_bits_addr = io_data_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign buffer_io_core_data_req_bits_we = io_data_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign buffer_io_core_data_req_bits_be = io_data_req_bits_be; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign buffer_io_core_data_req_bits_wdata = io_data_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 108:26]
  assign buffer_io_buffer_instr_req_ready = _T_26 ? ibus_io_in_req_ready : _GEN_76; // @[src/main/scala/coreGen/bmu/Bmu.scala 541:88 542:42]
  assign buffer_io_buffer_instr_resp_valid = ibus_exclusive_q ? ibus_io_in_resp_valid : _GEN_90; // @[src/main/scala/coreGen/bmu/Bmu.scala 571:34 572:37]
  assign buffer_io_buffer_instr_resp_bits_err = ibus_exclusive_q ? ibus_io_in_resp_bits_err : _GEN_89; // @[src/main/scala/coreGen/bmu/Bmu.scala 571:34 572:37]
  assign buffer_io_buffer_instr_resp_bits_rdata = ibus_exclusive_q ? ibus_io_in_resp_bits_rdata : _GEN_88; // @[src/main/scala/coreGen/bmu/Bmu.scala 571:34 572:37]
  assign buffer_io_buffer_data_req_ready = _T_30 ? dbus_io_in_req_ready : _GEN_80; // @[src/main/scala/coreGen/bmu/Bmu.scala 557:87 558:41]
  assign buffer_io_buffer_data_resp_valid = dbus_exclusive_q ? dbus_io_in_resp_valid : _GEN_99; // @[src/main/scala/coreGen/bmu/Bmu.scala 591:34 592:36]
  assign buffer_io_buffer_data_resp_bits_err = dbus_exclusive_q ? dbus_io_in_resp_bits_err : _GEN_98; // @[src/main/scala/coreGen/bmu/Bmu.scala 591:34 592:36]
  assign buffer_io_buffer_data_resp_bits_rdata = dbus_exclusive_q ? dbus_io_in_resp_bits_rdata : _GEN_97; // @[src/main/scala/coreGen/bmu/Bmu.scala 591:34 592:36]
  assign plic_clk = clock; // @[src/main/scala/coreGen/bmu/Bmu.scala 363:41]
  assign plic_rst_n = reset; // @[src/main/scala/coreGen/bmu/Bmu.scala 364:41]
  assign plic_plic_req_i = plic_req_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 370:41]
  assign plic_plic_addr_i = plic_addr_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 373:41]
  assign plic_plic_we_i = plic_we_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 374:41]
  assign plic_plic_wdata_i = plic_wdata_q; // @[src/main/scala/coreGen/bmu/Bmu.scala 375:41]
  assign plic_plic_irq_i = io_plicIn_in; // @[src/main/scala/coreGen/bmu/Bmu.scala 380:41]
  assign plic_plicClr_clr = io_plicClr_clr; // @[src/main/scala/coreGen/bmu/Bmu.scala 384:41]
  assign plic_plicClr_en = io_plicClr_en; // @[src/main/scala/coreGen/bmu/Bmu.scala 385:41]
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      instr_itcmselresp <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
    end else if (outside_instr) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      instr_itcmselresp <= _instr_T_16;
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 431:103]
      ibus_exclusive_q <= 1'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 432:26]
    end else begin
      ibus_exclusive_q <= instrout_ibussel & buffer_io_buffer_instr_req_ready & _outside_instr_T_1 | _GEN_25;
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 443:47]
      system_pre_channel_flag <= 2'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 444:72 445:37 446:79 447:37 src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else if (system_pre_channel_flag == 2'h0) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 449:34]
      if (dataout_systemsel & Sbus_io_stop != 2'h2 & _outside_data_T) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 450:33]
        system_pre_channel_flag <= 2'h2;
      end else if (instrout_systemsel & Sbus_io_stop != 2'h1 & _outside_instr_T) begin
        system_pre_channel_flag <= 2'h1;
      end
    end else if (~system_exclusive) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 452:33]
      system_pre_channel_flag <= 2'h0;
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 157:28]
      instr_corebusselresp <= 1'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 158:30]
    end else if (!(Sbus_io_stop == 2'h1)) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      if (outside_instr) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
        instr_corebusselresp <= _instr_T_20;
      end
    end
  end
  always @(posedge clock or negedge reset) begin
    if (~reset) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 161:28]
      data_corebusselresp <= 1'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 162:29]
    end else if (!(Sbus_io_stop == 2'h2)) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
      if (outside_data) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 127:54]
        data_corebusselresp <= data_corebussel;
      end
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 437:101]
      dbus_exclusive_q <= 1'h0; // @[src/main/scala/coreGen/bmu/Bmu.scala 438:26]
    end else begin
      dbus_exclusive_q <= dataout_dbussel & buffer_io_buffer_data_req_ready & _outside_data_T_1 | _GEN_27;
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      dmtop_req_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      dmtop_req_q <= Sbus_io_out_2_req_valid; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      dmtop_addr_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      dmtop_addr_q <= Sbus_io_out_2_req_bits_addr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      dmtop_we_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      dmtop_we_q <= Sbus_io_out_2_req_bits_we; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      dmtop_be_q <= 4'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      dmtop_be_q <= Sbus_io_out_2_req_bits_be; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      dmtop_wdata_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      dmtop_wdata_q <= Sbus_io_out_2_req_bits_wdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_naddr_nec_sec_itcm_REG_naddr <= 30'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_naddr_nec_sec_itcm_REG_naddr <= itcm_io_tcm_ecc_naddr_nec_sec_naddr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_naddr_nec_sec_itcm_REG_nec <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_naddr_nec_sec_itcm_REG_nec <= itcm_io_tcm_ecc_naddr_nec_sec_nec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_naddr_nec_sec_itcm_REG_sec <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_naddr_nec_sec_itcm_REG_sec <= itcm_io_tcm_ecc_naddr_nec_sec_sec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_naddr_nec_sec_dtcm_REG_naddr <= 30'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_naddr_nec_sec_dtcm_REG_naddr <= dtcm_io_tcm_ecc_naddr_nec_sec_naddr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_naddr_nec_sec_dtcm_REG_nec <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_naddr_nec_sec_dtcm_REG_nec <= dtcm_io_tcm_ecc_naddr_nec_sec_nec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_naddr_nec_sec_dtcm_REG_sec <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_naddr_nec_sec_dtcm_REG_sec <= dtcm_io_tcm_ecc_naddr_nec_sec_sec; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_sdata_itcm_REG <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_sdata_itcm_REG <= itcm_io_tcm_ecc_sdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      io_tcm_ecc_sdata_dtcm_REG <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      io_tcm_ecc_sdata_dtcm_REG <= dtcm_io_tcm_ecc_sdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 335:87]
      clint_req_q <= 1'h0;
    end else begin
      clint_req_q <= Sbus_io_out_3_req_valid;
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      clint_addr_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      clint_addr_q <= Sbus_io_out_3_req_bits_addr; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      clint_we_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      clint_we_q <= Sbus_io_out_3_req_bits_we; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
      clint_wdata_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end else begin
      clint_wdata_q <= Sbus_io_out_3_req_bits_wdata; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 112:52]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/bmu/Bmu.scala 366:72]
      plic_req_q <= 1'h0;
    end else begin
      plic_req_q <= Sbus_io_out_4_req_valid;
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      plic_addr_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      plic_addr_q <= Sbus_io_out_4_req_bits_addr; // @[src/main/scala/coreGen/bmu/Bmu.scala 367:41]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      plic_we_q <= 1'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      plic_we_q <= Sbus_io_out_4_req_bits_we; // @[src/main/scala/coreGen/bmu/Bmu.scala 368:41]
    end
  end
  always @(posedge clock or posedge _instr_T_19) begin
    if (_instr_T_19) begin // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
      plic_wdata_q <= 32'h0; // @[src/main/scala/coreGen/util/RegAsyncReset.scala 92:52]
    end else begin
      plic_wdata_q <= Sbus_io_out_4_req_bits_wdata; // @[src/main/scala/coreGen/bmu/Bmu.scala 369:41]
    end
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  instr_itcmselresp = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  ibus_exclusive_q = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  system_pre_channel_flag = _RAND_2[1:0];
  _RAND_3 = {1{`RANDOM}};
  instr_corebusselresp = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  data_corebusselresp = _RAND_4[0:0];
  _RAND_5 = {1{`RANDOM}};
  dbus_exclusive_q = _RAND_5[0:0];
  _RAND_6 = {1{`RANDOM}};
  dmtop_req_q = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  dmtop_addr_q = _RAND_7[31:0];
  _RAND_8 = {1{`RANDOM}};
  dmtop_we_q = _RAND_8[0:0];
  _RAND_9 = {1{`RANDOM}};
  dmtop_be_q = _RAND_9[3:0];
  _RAND_10 = {1{`RANDOM}};
  dmtop_wdata_q = _RAND_10[31:0];
  _RAND_11 = {1{`RANDOM}};
  io_tcm_ecc_naddr_nec_sec_itcm_REG_naddr = _RAND_11[29:0];
  _RAND_12 = {1{`RANDOM}};
  io_tcm_ecc_naddr_nec_sec_itcm_REG_nec = _RAND_12[0:0];
  _RAND_13 = {1{`RANDOM}};
  io_tcm_ecc_naddr_nec_sec_itcm_REG_sec = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  io_tcm_ecc_naddr_nec_sec_dtcm_REG_naddr = _RAND_14[29:0];
  _RAND_15 = {1{`RANDOM}};
  io_tcm_ecc_naddr_nec_sec_dtcm_REG_nec = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  io_tcm_ecc_naddr_nec_sec_dtcm_REG_sec = _RAND_16[0:0];
  _RAND_17 = {1{`RANDOM}};
  io_tcm_ecc_sdata_itcm_REG = _RAND_17[31:0];
  _RAND_18 = {1{`RANDOM}};
  io_tcm_ecc_sdata_dtcm_REG = _RAND_18[31:0];
  _RAND_19 = {1{`RANDOM}};
  clint_req_q = _RAND_19[0:0];
  _RAND_20 = {1{`RANDOM}};
  clint_addr_q = _RAND_20[31:0];
  _RAND_21 = {1{`RANDOM}};
  clint_we_q = _RAND_21[0:0];
  _RAND_22 = {1{`RANDOM}};
  clint_wdata_q = _RAND_22[31:0];
  _RAND_23 = {1{`RANDOM}};
  plic_req_q = _RAND_23[0:0];
  _RAND_24 = {1{`RANDOM}};
  plic_addr_q = _RAND_24[31:0];
  _RAND_25 = {1{`RANDOM}};
  plic_we_q = _RAND_25[0:0];
  _RAND_26 = {1{`RANDOM}};
  plic_wdata_q = _RAND_26[31:0];
`endif // RANDOMIZE_REG_INIT
  if (~reset) begin
    instr_itcmselresp = 1'h0;
  end
  if (_instr_T_19) begin
    ibus_exclusive_q = 1'h0;
  end
  if (_instr_T_19) begin
    system_pre_channel_flag = 2'h0;
  end
  if (~reset) begin
    instr_corebusselresp = 1'h0;
  end
  if (~reset) begin
    data_corebusselresp = 1'h0;
  end
  if (_instr_T_19) begin
    dbus_exclusive_q = 1'h0;
  end
  if (_instr_T_19) begin
    dmtop_req_q = 1'h0;
  end
  if (_instr_T_19) begin
    dmtop_addr_q = 32'h0;
  end
  if (_instr_T_19) begin
    dmtop_we_q = 1'h0;
  end
  if (_instr_T_19) begin
    dmtop_be_q = 4'h0;
  end
  if (_instr_T_19) begin
    dmtop_wdata_q = 32'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_naddr_nec_sec_itcm_REG_naddr = 30'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_naddr_nec_sec_itcm_REG_nec = 1'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_naddr_nec_sec_itcm_REG_sec = 1'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_naddr_nec_sec_dtcm_REG_naddr = 30'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_naddr_nec_sec_dtcm_REG_nec = 1'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_naddr_nec_sec_dtcm_REG_sec = 1'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_sdata_itcm_REG = 32'h0;
  end
  if (_instr_T_19) begin
    io_tcm_ecc_sdata_dtcm_REG = 32'h0;
  end
  if (_instr_T_19) begin
    clint_req_q = 1'h0;
  end
  if (_instr_T_19) begin
    clint_addr_q = 32'h0;
  end
  if (_instr_T_19) begin
    clint_we_q = 1'h0;
  end
  if (_instr_T_19) begin
    clint_wdata_q = 32'h0;
  end
  if (_instr_T_19) begin
    plic_req_q = 1'h0;
  end
  if (_instr_T_19) begin
    plic_addr_q = 32'h0;
  end
  if (_instr_T_19) begin
    plic_we_q = 1'h0;
  end
  if (_instr_T_19) begin
    plic_wdata_q = 32'h0;
  end
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
