@InProceedings{10.1007/978-3-030-10549-5_13,
author="Valat, S{\'e}bastien and Bouizi, Othman",
editor="Mencagli, Gabriele
and B. Heras, Dora
and Cardellini, Valeria
and Casalicchio, Emiliano
and Jeannot, Emmanuel
and Wolf, Felix
and Salis, Antonio
and Schifanella, Claudio
and Manumachu, Ravi Reddy
and Ricci, Laura
and Beccuti, Marco
and Antonelli, Laura
and Garcia Sanchez, Jos{\'e} Daniel
and Scott, Stephen L.",
title="NUMAPROF, A NUMA Memory Profiler",
booktitle="Euro-Par 2018: Parallel Processing Workshops",
year="2019",
publisher="Springer International Publishing",
address="Cham",
pages="159--170",
abstract="The number of cores in HPC systems and servers increased a lot for the last few years. In order to also increase the available memory bandwidth and capacity, most systems became NUMA (Non-Uniform Memory Access) meaning each processor has its own memory and can share it. Although the access to the remote memory is transparent for the developer, it comes with a lower bandwidth and a higher latency. It might heavily impact the performance of the application if it happens too often. Handling this memory locality in multi-threaded applications is a challenging task. In order to help the developer, we developed NUMAPROF, a memory profiling tool pinpointing the local and remote memory accesses onto the source code with the same approach as MALT, a memory allocation profiling tool. The paper offers a full review of the capacity of NUMAPROF on mainstream HPC workloads. In addition to the dedicated interface, the tool also provides hints about unpinned memory accesses (unpinned thread or unpinned page) which can help the developer find portion of codes not safely handling the NUMA binding. The tool also provides dedicated metrics to track access to MCDRAM of the Intel Xeon Phi codenamed Knight's Landing. To operate, the tool instruments the application by using Pin, a parallel binary instrumentation framework from Intel. NUMAPROF also has the particularity of using the OS memory mapping without relying on hardware counters or OS simulation. It permits understanding what really happened on the system without requiring dedicated hardware support.",
isbn="978-3-030-10549-5",
doi="10.1007/978-3-030-10549-5_13"
}
 
@inproceedings{Valat:2017:MMT:3141865.3141867,
 author = {Valat, S{\'e}bastien and Charif-Rubial, Andres S. and Jalby, William},
 title = {MALT: A Malloc Tracker},
 booktitle = {Proceedings of the 4th ACM SIGPLAN International Workshop on Software Engineering for Parallel Systems},
 series = {SEPS 2017},
 year = {2017},
 isbn = {978-1-4503-5517-9},
 location = {Vancouver, BC, Canada},
 pages = {1--10},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/3141865.3141867},
 doi = {10.1145/3141865.3141867},
 acmid = {3141867},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {allocation, management, memory, profiling, tool},
} 

@phdthesis{valat:tel-01253537,
  TITLE = {{Contribution to developement optimization methods for memory managment in high-performance computing}},
  AUTHOR = {Valat, S{\'e}bastien Jean},
  URL = {https://hal.archives-ouvertes.fr/tel-01253537},
  SCHOOL = {{University de Versaille Saint-Quentin en Yvelines}},
  YEAR = {2014},
  MONTH = Jul,
  KEYWORDS = {NUMA ; malloc ; memory ; allocator ; optimization ; operating system ; linux ; caches ; multi-coeurs ; parallel ; threads ; supercalculateur ; hierarchie ; HPC ; m{\'e}moire ; allocateur ; OS ; optimisation ; syst{\`e}me d'exploitation},
  TYPE = {Theses},
  PDF = {https://hal.archives-ouvertes.fr/tel-01253537/file/2014-valat-pdh-theses.pdf},
  HAL_ID = {tel-01253537},
  HAL_VERSION = {v1},
}

@inproceedings{Valat:2013:IKP:2492408.2492414,
 author = {Valat, S{\'e}bastien and P{\'e}rache, Marc and Jalby, William},
 title = {Introducing Kernel-level Page Reuse for High Performance Computing},
 booktitle = {Proceedings of the ACM SIGPLAN Workshop on Memory Systems Performance and Correctness},
 series = {MSPC '13},
 year = {2013},
 isbn = {978-1-4503-2103-7},
 location = {Seattle, Washington},
 pages = {3:1--3:9},
 articleno = {3},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/2492408.2492414},
 doi = {10.1145/2492408.2492414},
 acmid = {2492414},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Linux, NUMA, kernel, many-core, memory allocator, memory pool, page fault, parallel, process, zero page},
} 

@report{os_bench,
	author = {S. Valat, M. Pérache, W. Jalby},
	title = {Impact of the Operating System Memory Allocation on CPU Intensive Applications},
	year = {2012},
	url = {docs/valat-unpublished-paper-2012.pdf}
}

@report{vhp,
	author = {S. Valat, M. Pérache},
	title = {Optimisation de l’utilisation des caches L2/L3 et meilleure distribution des pages : prototypage d’un module noyau Linux},
	year = {2009},
	url = {docs/2009-09-rapport_VHP.pdf}
}

@report{opera,
	author = {S. Valat, A},
	title = {Reconstrution d'événements à deux vertex sur OPERA},
	year = {2007},
	url = {docs/2007-06-opera-internship-report.pdf}
}

@ARTICLE{7999252, 
author={S. Baymani and K. Alexopoulos and S. Valat}, 
journal={IEEE Transactions on Nuclear Science}, 
title={Exploring RapidIO Technology Within a DAQ System Event Building Network}, 
year={2017}, 
volume={64}, 
number={9}, 
pages={2598-2605}, 
keywords={data acquisition;DAQ system event building network;RapidIO technology;packet-switched high-performance fabric;embedded systems;deterministic operations;heterogeneous environment;offloading features;remote direct memory access;zero-copy data transfer;field-programmable gate arrays;high-speed data acquisition networks;LHCb experiment;event building cluster;RapidIO interconnect;bandwidth capabilities;Libraries;Hardware;Protocols;Data acquisition;Data analysis;Fabrics;Embedded systems;Communication systems;data acquisition-protocol independent performance evaluator (DAQPIPE);DAQ networks;data analysis;interconnected systems;RapidIO;ROOT;scalability}, 
doi={10.1109/TNS.2017.2734564}, 
ISSN={0018-9499}, 
month={Sept},}

@ARTICLE{7886309, 
author={S. Valat and B. Vőneki and N. Neufeld and J. Machen and R. Schwemmer and D. H. Cámpora Pérez}, 
journal={IEEE Transactions on Nuclear Science}, 
title={An Evaluation of 100-Gb/s LAN Networks for the LHCb DAQ Upgrade}, 
year={2017}, 
volume={64}, 
number={6}, 
pages={1480-1485}, 
keywords={data acquisition;hadrons;local area networks;protocols;LAN networks;LHCb DAQ upgrade;large hadron collider beauty experiment;LHCb experiment;high-end network;data acquisition system;Intel Omni-Path;100-G Ethernet;EDR InfiniBand;standard benchmarks;DAQ protocol independent performance evaluator;DAQPIPE;all-to-all communication pattern;supercomputers;bit rate 100 Gbit/s;Benchmark testing;Bandwidth;Hardware;Buildings;Kernel;Standards;Detectors;Benchmark;data acquisition system;detector;Ethernet;high-performance computing (HPC);Infiniband;MPI;networkds;Omni-Path}, 
doi={10.1109/TNS.2017.2687124}, 
ISSN={0018-9499}, 
month={June},}

@ARTICLE{7898441, 
author={M. Manzali and A. Falabella and F. Giacomini and U. Marconi and N. Neufeld and S. Valat and B. Voneki}, 
journal={IEEE Transactions on Nuclear Science}, 
title={Large-Scale DAQ Tests for the LHCb Upgrade}, 
year={2017}, 
volume={64}, 
number={6}, 
pages={1486-1493}, 
keywords={high energy physics instrumentation computing;readout electronics;large-scale DAQ tests;LHCb Upgrade;LHCb experiment;Large Hadron Collider;high-level trigger;EB software evaluator;Detectors;Software;Data acquisition;Protocols;Bandwidth;Clocks;Hardware;Data acquisition (DAQ);event building;high-throughput computing;infiniBand;LHCb}, 
doi={10.1109/TNS.2017.2693422}, 
ISSN={0018-9499}, 
month={June},}

@INPROCEEDINGS{7543136, 
author={D. Cesini and A. Ferraro and A. Falabella and F. Giacomini and M. Manzali and U. Marconi and N. Neufeld and S. Valat and B. Voneki},
booktitle={2016 IEEE-NPSS Real Time Conference (RT)}, 
title={High throughput data acquisition with InfiniBand on x86 low-power architectures for the LHCb upgrade}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-3}, 
keywords={data acquisition;data acquisition;LHCb upgrade;LHC-LS2;Event Builder computing;high-bandwidth data-centre switches;hardware technologies;multi gigabit DAQ;InfiniBand network;Intel Xeon D-1540;Intel Atom C2750;Bandwidth;Program processors;Computer architecture;Servers;Atomic measurements;Power demand;Data acquisition}, 
doi={10.1109/RTC.2016.7543136}, 
ISSN={}, 
month={June},}

@misc{colombo2018flitlevel,
    title={FLIT-level InfiniBand network simulations of the DAQ system of the LHCb experiment for Run-3},
    author={Tommaso Colombo and Paolo Durante and Domenico Galli and Matteo Manzali and Umberto Marconi and Niko Neufeld and Flavio Pisani and Rainer Schwemmer and Sébastien Valat},
    year={2018},
    eprint={1806.09527},
    archivePrefix={arXiv},
    primaryClass={cs.NI}
}
