
*******************************************************************************
                                    INTCTRL
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1508isptqfp100  Library DLIB-h-40-2
Created         Thu Apr 18 08:35:36 2024
Name            INTCTRL
Partno          INTCTRL
Revision        01
Date            03/30/2024
Designer        Sponaugle
Company         Ratiometric
Assembly        None
Location        None

===============================================================================
                            Expanded Product Terms
===============================================================================

CPU_D0 =>
    INT6A_REQUEST & INTL6_REQUEST_PE & !nINT_ACK_CYCLE
  # INTL1_REQUEST_PE & INT_MSK1 & !nINT_ACK_CYCLE & !vINT1A
  # INTL4_REQUEST_PE & INT_MSK8 & !nINT_ACK_CYCLE & vINT4A
  # INTL5_REQUEST_PE & INT_MSK12 & !nINT_ACK_CYCLE & !vINT5A
  # INTL2_REQUEST_PE & INT_MSK5 & USB_RXF_INT_MASK & !nINT_ACK_CYCLE & 
      !nUSB_RXF
  # INTL3_REQUEST_PE & INT_MSK5 & USB_RXF_INT_MASK & !nINT_ACK_CYCLE & 
      !nUSB_RXF
  # INTL2_REQUEST_PE & INT_MSK5 & USB_TXE_INT_MASK & !nINT_ACK_CYCLE & 
      !nUSB_TXE
  # INTL3_REQUEST_PE & INT_MSK5 & USB_TXE_INT_MASK & !nINT_ACK_CYCLE & 
      !nUSB_TXE

CPU_D0.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D1 =>
    INT2B_REQUEST_PE & INTL2_REQUEST_PE & !nINT_ACK_CYCLE
  # INT3B_REQUEST_PE & INTL3_REQUEST_PE & !nINT_ACK_CYCLE
  # INT4B_REQUEST_PE & INTL4_REQUEST_PE & !nINT_ACK_CYCLE
  # INT5B_REQUEST_PE & INTL5_REQUEST_PE & !nINT_ACK_CYCLE
  # INT6B_REQUEST_PE & INTL6_REQUEST_PE & !nINT_ACK_CYCLE
  # INT1B_REQUEST & INTL1_REQUEST_PE & !INT_MSK1 & !nINT_ACK_CYCLE
  # INT1B_REQUEST & INTL1_REQUEST_PE & !nINT_ACK_CYCLE & vINT1A

CPU_D1.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D2 =>
    INT4C_REQUEST_PE & INTL4_REQUEST_PE & !nINT_ACK_CYCLE
  # INT5C_REQUEST_PE & INTL5_REQUEST_PE & !nINT_ACK_CYCLE

CPU_D2.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D3 =>
    INT5D_REQUEST_PE & INTL5_REQUEST_PE & !nINT_ACK_CYCLE

CPU_D3.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D4 =>
    INT_ACK_LEVEL0 & !nINT_ACK_CYCLE

CPU_D4.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D5 =>
    INT_ACK_LEVEL1 & !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS & nUSB_TXE

CPU_D5.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D6 =>
    INT_ACK_LEVEL2 & !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS & nUSB_RXF

CPU_D6.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_D7 =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS & 
      nUSB_DATAACK

CPU_D7.oe  =>
    !nINT_ACK_CYCLE
  # CPU_A0 & CPU_A1 & !CPU_A2 & !CPU_A3 & CPU_RW & !nINTCTRL_CS

CPU_IPL0 =>
    !INT7A_REQUEST & !INTL1_REQUEST_PE & !INTL3_REQUEST_PE & !INTL5_REQUEST_PE

CPU_IPL1 =>
    !INT7A_REQUEST & !INTL2_REQUEST_PE & !INTL3_REQUEST_PE & !INTL6_REQUEST_PE

CPU_IPL2 =>
    !INT7A_REQUEST & !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE

INT1A_REQUEST =>
    INT_MSK1 & !vINT1A

INT1A_REQUEST_PE =>
    INT_MSK1 & !vINT1A

INT1B_REQUEST.d  =>
    INT_MSK0

INT1B_REQUEST.ar  =>
    !nSYS_RESET
  # INT1B_REQUEST & INT_ACK_LEVEL0 & !INT_ACK_LEVEL1 & !INT_ACK_LEVEL2 & 
      INT_ACK_RESET & vINT1A
  # INT1B_REQUEST & INT_ACK_LEVEL0 & !INT_ACK_LEVEL1 & !INT_ACK_LEVEL2 & 
      INT_ACK_RESET & !INT_MSK1

INT1B_REQUEST.ck  =>
    !vINT1B

INT1B_REQUEST_PE =>
    INT1B_REQUEST & vINT1A
  # INT1B_REQUEST & !INT_MSK1

INT2A_REQUEST =>
    INT_MSK3 & !vINT2A

INT2A_REQUEST_PE =>
    INT_MSK5 & USB_TXE_INT_MASK & !nUSB_TXE
  # INT_MSK5 & USB_RXF_INT_MASK & !nUSB_RXF

INT2B_REQUEST =>
    INT_MSK2 & !vINT2B

INT2B_REQUEST_PE =>
    INT_MSK2 & !INT_MSK5 & !vINT2B
  # INT_MSK2 & !USB_RXF_INT_MASK & !USB_TXE_INT_MASK & !vINT2B
  # INT_MSK2 & !USB_TXE_INT_MASK & nUSB_RXF & !vINT2B
  # INT_MSK2 & !USB_RXF_INT_MASK & nUSB_TXE & !vINT2B
  # INT_MSK2 & nUSB_RXF & nUSB_TXE & !vINT2B

INT3A_REQUEST =>
    INT_MSK5 & USB_TXE_INT_MASK & !nUSB_TXE
  # INT_MSK5 & USB_RXF_INT_MASK & !nUSB_RXF

INT3A_REQUEST_PE =>
    INT_MSK5 & USB_TXE_INT_MASK & !nUSB_TXE
  # INT_MSK5 & USB_RXF_INT_MASK & !nUSB_RXF

INT3B_REQUEST =>
    INT_MSK4 & !vINT3B

INT3B_REQUEST_PE =>
    INT_MSK4 & !INT_MSK5 & !vINT3B
  # INT_MSK4 & !USB_RXF_INT_MASK & !USB_TXE_INT_MASK & !vINT3B
  # INT_MSK4 & !USB_TXE_INT_MASK & nUSB_RXF & !vINT3B
  # INT_MSK4 & !USB_RXF_INT_MASK & nUSB_TXE & !vINT3B
  # INT_MSK4 & nUSB_RXF & nUSB_TXE & !vINT3B

INT4A_REQUEST =>
    INT_MSK8 & vINT4A

INT4A_REQUEST_PE =>
    INT_MSK8 & vINT4A

INT4B_REQUEST =>
    INT_MSK7 & vINT4B

INT4B_REQUEST_PE =>
    INT_MSK7 & !INT_MSK8 & vINT4B
  # INT_MSK7 & !vINT4A & vINT4B

INT4C_REQUEST =>
    INT_MSK6 & !vINT4C

INT4C_REQUEST_PE =>
    !INT4B_REQUEST_PE & INT_MSK6 & !INT_MSK8 & !vINT4C
  # !INT4B_REQUEST_PE & INT_MSK6 & !vINT4A & !vINT4C

INT5A_REQUEST =>
    INT_MSK12 & !vINT5A

INT5A_REQUEST_PE =>
    INT_MSK12 & !vINT5A

INT5B_REQUEST =>
    INT_MSK11 & !vINT5B

INT5B_REQUEST_PE =>
    INT_MSK11 & !INT_MSK12 & !vINT5B
  # INT_MSK11 & vINT5A & !vINT5B

INT5C_REQUEST =>
    INT_MSK10 & !vINT5B

INT5C_REQUEST_PE =>
    !INT5B_REQUEST_PE & INT_MSK10 & !INT_MSK12 & !vINT5B
  # !INT5B_REQUEST_PE & INT_MSK10 & vINT5A & !vINT5B

INT5D_REQUEST =>
    INT_MSK9 & !vINT5D

INT5D_REQUEST_PE =>
    !INT5B_REQUEST_PE & !INT5C_REQUEST_PE & INT_MSK9 & !INT_MSK12 & !vINT5D
  # !INT5B_REQUEST_PE & !INT5C_REQUEST_PE & INT_MSK9 & vINT5A & !vINT5D

INT6A_REQUEST.d  =>
    INT_MSK14

INT6A_REQUEST.ar  =>
    !nSYS_RESET
  # INT6A_REQUEST & !INT_ACK_LEVEL0 & INT_ACK_LEVEL1 & INT_ACK_LEVEL2 & 
      INT_ACK_RESET

INT6A_REQUEST.ck  =>
    !vINT6A

INT6A_REQUEST_PE =>
    INT6A_REQUEST

INT6B_REQUEST.d  =>
    INT_MSK13

INT6B_REQUEST.ar  =>
    !nSYS_RESET
  # INT6B_REQUEST_PE & !INT_ACK_LEVEL0 & INT_ACK_LEVEL1 & INT_ACK_LEVEL2 & 
      INT_ACK_RESET

INT6B_REQUEST.ck  =>
    !vINT6B

INT6B_REQUEST_PE =>
    !INT6A_REQUEST & INT6B_REQUEST

INT7A_REQUEST.d  =>
    INT_MSK15

INT7A_REQUEST.ar  =>
    !nSYS_RESET
  # INT7A_REQUEST & INT_ACK_LEVEL0 & INT_ACK_LEVEL1 & INT_ACK_LEVEL2 & 
      INT_ACK_RESET

INT7A_REQUEST.ck  =>
    !vINT7A

INT7A_REQUEST_PE =>
    INT7A_REQUEST

INTL1_REQUEST_PE =>
    INT1B_REQUEST & !INT7A_REQUEST & !INTL2_REQUEST_PE & !INTL3_REQUEST_PE & 
      !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE
  # !INT7A_REQUEST & !INTL2_REQUEST_PE & !INTL3_REQUEST_PE & !INTL4_REQUEST_PE & 
      !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & INT_MSK1 & !vINT1A

INTL2_REQUEST_PE =>
    !INT7A_REQUEST & !INTL3_REQUEST_PE & !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & 
      !INTL6_REQUEST_PE & INT_MSK3 & !vINT2A
  # !INT7A_REQUEST & !INTL3_REQUEST_PE & !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & 
      !INTL6_REQUEST_PE & INT_MSK2 & !vINT2B

INTL3_REQUEST_PE =>
    !INT7A_REQUEST & !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & 
      INT_MSK4 & !vINT3B
  # !INT7A_REQUEST & !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & 
      INT_MSK5 & USB_RXF_INT_MASK & !nUSB_RXF
  # !INT7A_REQUEST & !INTL4_REQUEST_PE & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & 
      INT_MSK5 & USB_TXE_INT_MASK & !nUSB_TXE

INTL4_REQUEST_PE =>
    !INT7A_REQUEST & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & INT_MSK8 & 
      vINT4A
  # !INT7A_REQUEST & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & INT_MSK7 & 
      vINT4B
  # !INT7A_REQUEST & !INTL5_REQUEST_PE & !INTL6_REQUEST_PE & INT_MSK6 & 
      !vINT4C

INTL5_REQUEST_PE =>
    !INT7A_REQUEST & !INTL6_REQUEST_PE & INT_MSK12 & !vINT5A
  # !INT7A_REQUEST & !INTL6_REQUEST_PE & INT_MSK10 & !vINT5B
  # !INT7A_REQUEST & !INTL6_REQUEST_PE & INT_MSK11 & !vINT5B
  # !INT7A_REQUEST & !INTL6_REQUEST_PE & INT_MSK9 & !vINT5D

INTL6_REQUEST_PE =>
    INT6A_REQUEST & !INT7A_REQUEST
  # INT6B_REQUEST & !INT7A_REQUEST

INTL7_REQUEST_PE =>
    INT7A_REQUEST

INT_ACK_LEVEL0.d  =>
    CPU_A1

INT_ACK_LEVEL0.ar  =>
    !nSYS_RESET

INT_ACK_LEVEL0.ck  =>
    !nINT_ACK_CYCLE

INT_ACK_LEVEL1.d  =>
    CPU_A2

INT_ACK_LEVEL1.ar  =>
    !nSYS_RESET

INT_ACK_LEVEL1.ck  =>
    !nINT_ACK_CYCLE

INT_ACK_LEVEL2.d  =>
    CPU_A3

INT_ACK_LEVEL2.ar  =>
    !nSYS_RESET

INT_ACK_LEVEL2.ck  =>
    !nINT_ACK_CYCLE

INT_ACK_RESET.d  =>
    INT_ACK_RESET_PRE

INT_ACK_RESET.ar  =>
    !nSYS_RESET

INT_ACK_RESET.ck  =>
    CPU_CLK

INT_ACK_RESET_PRE.d  =>
    1 

INT_ACK_RESET_PRE.ar  =>
    !nSYS_RESET
  # INT_ACK_RESET

INT_ACK_RESET_PRE.ck  =>
    nINT_ACK_CYCLE

INT_MSK0.d  =>
    CPU_D0.io 

INT_MSK0.ar  =>
    !nSYS_RESET

INT_MSK0.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK1.d  =>
    CPU_D1.io 

INT_MSK1.ar  =>
    !nSYS_RESET

INT_MSK1.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK2.d  =>
    CPU_D2.io 

INT_MSK2.ar  =>
    !nSYS_RESET

INT_MSK2.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK3.d  =>
    CPU_D3.io 

INT_MSK3.ar  =>
    !nSYS_RESET

INT_MSK3.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK4.d  =>
    CPU_D4.io 

INT_MSK4.ar  =>
    !nSYS_RESET

INT_MSK4.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK5.d  =>
    CPU_D5.io 

INT_MSK5.ar  =>
    !nSYS_RESET

INT_MSK5.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK6.d  =>
    CPU_D6.io 

INT_MSK6.ar  =>
    !nSYS_RESET

INT_MSK6.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK7.d  =>
    CPU_D7.io 

INT_MSK7.ar  =>
    !nSYS_RESET

INT_MSK7.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK8.d  =>
    CPU_D0.io 

INT_MSK8.ar  =>
    !nSYS_RESET

INT_MSK8.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK9.d  =>
    CPU_D1.io 

INT_MSK9.ar  =>
    !nSYS_RESET

INT_MSK9.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK10.d  =>
    CPU_D2.io 

INT_MSK10.ar  =>
    !nSYS_RESET

INT_MSK10.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK11.d  =>
    CPU_D3.io 

INT_MSK11.ar  =>
    !nSYS_RESET

INT_MSK11.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK12.d  =>
    CPU_D4.io 

INT_MSK12.ar  =>
    !nSYS_RESET

INT_MSK12.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK13.d  =>
    CPU_D5.io 

INT_MSK13.ar  =>
    !nSYS_RESET

INT_MSK13.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK14.d  =>
    CPU_D6.io 

INT_MSK14.ar  =>
    !nSYS_RESET

INT_MSK14.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

INT_MSK15.d  =>
    CPU_D7.io 

INT_MSK15.ar  =>
    !nSYS_RESET

INT_MSK15.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # CPU_A1
  # CPU_A2
  # CPU_A3

POWER_CONTROL_OUT =>
    1 

POWER_CONTROL_OUT.oe  =>
    POWER_CONTROL_STATE

POWER_CONTROL_STATE.d  =>
    CPU_D0.io 

POWER_CONTROL_STATE.ar  =>
    !nSYS_RESET

POWER_CONTROL_STATE.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # !CPU_A1
  # CPU_A2
  # CPU_A3

RESET_CONTROL_OUT.d  =>
    CPU_D1.io 

RESET_CONTROL_OUT.ar  =>
    !nSYS_RESET

RESET_CONTROL_OUT.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # CPU_A0
  # !CPU_A1
  # CPU_A2
  # CPU_A3

UNUSED1 =>
    CPU_A0 & CPU_A1 & CPU_A2 & CPU_A3

USB_RXF_INT_MASK.d  =>
    CPU_D6.io 

USB_RXF_INT_MASK.ar  =>
    !nSYS_RESET

USB_RXF_INT_MASK.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # !CPU_A1
  # CPU_A2
  # CPU_A3

USB_TXE_INT_MASK.d  =>
    CPU_D5.io 

USB_TXE_INT_MASK.ar  =>
    !nSYS_RESET

USB_TXE_INT_MASK.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # !CPU_A1
  # CPU_A2
  # CPU_A3

field_INT_ACK_LEVEL =>
    INT_ACK_LEVEL2 , INT_ACK_LEVEL1 , INT_ACK_LEVEL0

nUSB_CONFIG_REGISTER_READ =>
    nINTCTRL_CS
  # !CPU_RW
  # !CPU_A0
  # !CPU_A1
  # CPU_A2
  # CPU_A3

nUSB_DATAREQ.d  =>
    CPU_D7.io 

nUSB_DATAREQ.ar  =>
    !nSYS_RESET

nUSB_DATAREQ.ck  =>
    nINTCTRL_CS
  # CPU_RW
  # !CPU_A0
  # !CPU_A1
  # CPU_A2
  # CPU_A3

nUSB_RD =>
    !CPU_RW
  # nUSB_CS

nUSB_WR =>
    CPU_RW
  # nUSB_CS

vINT3A =>
    !USB_RXF_INT_MASK & !USB_TXE_INT_MASK
  # !USB_TXE_INT_MASK & nUSB_RXF
  # !USB_RXF_INT_MASK & nUSB_TXE
  # nUSB_RXF & nUSB_TXE


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    CPU_A0                      76       V        -       -       -     
    CPU_A1                      75       V        -       -       -     
    CPU_A2                      72       V        -       -       -     
    CPU_A3                      71       V        -       -       -     
    CPU_CLK                     87       V        -       -       -     
    CPU_D0                      67       V        8       0       2     
    CPU_D0              io      67       X        -       -       -     
    CPU_D0              oe      67       X        2       0       1     
    CPU_D1                      65       V        7       0       2     
    CPU_D1              io      65       X        -       -       -     
    CPU_D1              oe      65       X        2       0       1     
    CPU_D2                      64       V        2       0       2     
    CPU_D2              io      64       X        -       -       -     
    CPU_D2              oe      64       X        2       0       1     
    CPU_D3                      63       V        1       0       2     
    CPU_D3              io      63       X        -       -       -     
    CPU_D3              oe      63       X        2       0       1     
    CPU_D4                      61       V        1       0       2     
    CPU_D4              io      61       X        -       -       -     
    CPU_D4              oe      61       X        2       0       1     
    CPU_D5                      60       V        2       0       2     
    CPU_D5              io      60       X        -       -       -     
    CPU_D5              oe      60       X        2       0       1     
    CPU_D6                      58       V        2       0       2     
    CPU_D6              io      58       X        -       -       -     
    CPU_D6              oe      58       X        2       0       1     
    CPU_D7                      57       V        2       0       2     
    CPU_D7              io      57       X        -       -       -     
    CPU_D7              oe      57       X        2       0       1     
    CPU_IPL0                    54       V        1       0       2     
    CPU_IPL1                    53       V        1       0       2     
    CPU_IPL2                    52       V        1       0       2     
    CPU_RW                      70       V        -       -       -     
    INT1A_REQUEST               0        I        1       -       -     
    INT1A_REQUEST_PE            0        I        1       -       -     
    INT1B_REQUEST               0        N        -       -       -     
    INT1B_REQUEST       d       0        M        1       0       2     
    INT1B_REQUEST       ar      0        M        3       0       1     
    INT1B_REQUEST       ck      0        M        1       0       1     
    INT1B_REQUEST_PE            0        I        2       -       -     
    INT2A_REQUEST               0        I        1       -       -     
    INT2A_REQUEST_PE            0        I        2       -       -     
    INT2B_REQUEST               0        I        1       -       -     
    INT2B_REQUEST_PE            0        N        5       0       2     
    INT3A_REQUEST               0        I        2       -       -     
    INT3A_REQUEST_PE            0        I        2       -       -     
    INT3B_REQUEST               0        I        1       -       -     
    INT3B_REQUEST_PE            0        N        5       0       2     
    INT4A_REQUEST               0        I        1       -       -     
    INT4A_REQUEST_PE            0        I        1       -       -     
    INT4B_REQUEST               0        I        1       -       -     
    INT4B_REQUEST_PE            0        N        2       0       2     
    INT4C_REQUEST               0        I        1       -       -     
    INT4C_REQUEST_PE            0        N        2       0       2     
    INT5A_REQUEST               0        I        1       -       -     
    INT5A_REQUEST_PE            0        I        1       -       -     
    INT5B_REQUEST               0        I        1       -       -     
    INT5B_REQUEST_PE            0        N        2       0       2     
    INT5C_REQUEST               0        I        1       -       -     
    INT5C_REQUEST_PE            0        N        2       0       2     
    INT5D_REQUEST               0        I        1       -       -     
    INT5D_REQUEST_PE            0        N        2       0       2     
    INT6A_REQUEST               0        N        -       -       -     
    INT6A_REQUEST       d       0        M        1       0       2     
    INT6A_REQUEST       ar      0        M        2       0       1     
    INT6A_REQUEST       ck      0        M        1       0       1     
    INT6A_REQUEST_PE            0        I        1       -       -     
    INT6B_REQUEST               0        N        -       -       -     
    INT6B_REQUEST       d       0        M        1       0       2     
    INT6B_REQUEST       ar      0        M        2       0       1     
    INT6B_REQUEST       ck      0        M        1       0       1     
    INT6B_REQUEST_PE            0        N        1       0       2     
    INT7A_REQUEST               0        N        -       -       -     
    INT7A_REQUEST       d       0        M        1       0       2     
    INT7A_REQUEST       ar      0        M        2       0       1     
    INT7A_REQUEST       ck      0        M        1       0       1     
    INT7A_REQUEST_PE            0        I        1       -       -     
    INTL1_REQUEST_PE            0        N        2       0       2     
    INTL2_REQUEST_PE            0        N        2       0       2     
    INTL3_REQUEST_PE            0        N        3       0       2     
    INTL4_REQUEST_PE            0        N        3       0       2     
    INTL5_REQUEST_PE            0        N        4       0       2     
    INTL6_REQUEST_PE            0        N        2       0       2     
    INTL7_REQUEST_PE            0        I        1       -       -     
    INT_ACK_LEVEL0              0        N        -       -       -     
    INT_ACK_LEVEL0      d       0        M        1       0       2     
    INT_ACK_LEVEL0      ar      0        M        1       0       1     
    INT_ACK_LEVEL0      ck      0        M        1       0       1     
    INT_ACK_LEVEL1              0        N        -       -       -     
    INT_ACK_LEVEL1      d       0        M        1       0       2     
    INT_ACK_LEVEL1      ar      0        M        1       0       1     
    INT_ACK_LEVEL1      ck      0        M        1       0       1     
    INT_ACK_LEVEL2              0        N        -       -       -     
    INT_ACK_LEVEL2      d       0        M        1       0       2     
    INT_ACK_LEVEL2      ar      0        M        1       0       1     
    INT_ACK_LEVEL2      ck      0        M        1       0       1     
    INT_ACK_RESET               0        N        -       -       -     
    INT_ACK_RESET       d       0        M        1       0       2     
    INT_ACK_RESET       ar      0        M        1       0       1     
    INT_ACK_RESET       ck      0        M        1       0       1     
    INT_ACK_RESET_PRE           0        N        -       -       -     
    INT_ACK_RESET_PRE   d       0        M        1       0       2     
    INT_ACK_RESET_PRE   ar      0        M        2       0       1     
    INT_ACK_RESET_PRE   ck      0        M        1       0       1     
    INT_MSK0                    0        N        -       -       -     
    INT_MSK0            d       0        M        1       0       2     
    INT_MSK0            ar      0        M        1       0       1     
    INT_MSK0            ck      0        M        6       0       1     
    INT_MSK1                    0        N        -       -       -     
    INT_MSK1            d       0        M        1       0       2     
    INT_MSK1            ar      0        M        1       0       1     
    INT_MSK1            ck      0        M        6       0       1     
    INT_MSK2                    0        N        -       -       -     
    INT_MSK2            d       0        M        1       0       2     
    INT_MSK2            ar      0        M        1       0       1     
    INT_MSK2            ck      0        M        6       0       1     
    INT_MSK3                    0        N        -       -       -     
    INT_MSK3            d       0        M        1       0       2     
    INT_MSK3            ar      0        M        1       0       1     
    INT_MSK3            ck      0        M        6       0       1     
    INT_MSK4                    0        N        -       -       -     
    INT_MSK4            d       0        M        1       0       2     
    INT_MSK4            ar      0        M        1       0       1     
    INT_MSK4            ck      0        M        6       0       1     
    INT_MSK5                    0        N        -       -       -     
    INT_MSK5            d       0        M        1       0       2     
    INT_MSK5            ar      0        M        1       0       1     
    INT_MSK5            ck      0        M        6       0       1     
    INT_MSK6                    0        N        -       -       -     
    INT_MSK6            d       0        M        1       0       2     
    INT_MSK6            ar      0        M        1       0       1     
    INT_MSK6            ck      0        M        6       0       1     
    INT_MSK7                    0        N        -       -       -     
    INT_MSK7            d       0        M        1       0       2     
    INT_MSK7            ar      0        M        1       0       1     
    INT_MSK7            ck      0        M        6       0       1     
    INT_MSK8                    0        N        -       -       -     
    INT_MSK8            d       0        M        1       0       2     
    INT_MSK8            ar      0        M        1       0       1     
    INT_MSK8            ck      0        M        6       0       1     
    INT_MSK9                    0        N        -       -       -     
    INT_MSK9            d       0        M        1       0       2     
    INT_MSK9            ar      0        M        1       0       1     
    INT_MSK9            ck      0        M        6       0       1     
    INT_MSK10                   0        N        -       -       -     
    INT_MSK10           d       0        M        1       0       2     
    INT_MSK10           ar      0        M        1       0       1     
    INT_MSK10           ck      0        M        6       0       1     
    INT_MSK11                   0        N        -       -       -     
    INT_MSK11           d       0        M        1       0       2     
    INT_MSK11           ar      0        M        1       0       1     
    INT_MSK11           ck      0        M        6       0       1     
    INT_MSK12                   0        N        -       -       -     
    INT_MSK12           d       0        M        1       0       2     
    INT_MSK12           ar      0        M        1       0       1     
    INT_MSK12           ck      0        M        6       0       1     
    INT_MSK13                   0        N        -       -       -     
    INT_MSK13           d       0        M        1       0       2     
    INT_MSK13           ar      0        M        1       0       1     
    INT_MSK13           ck      0        M        6       0       1     
    INT_MSK14                   0        N        -       -       -     
    INT_MSK14           d       0        M        1       0       2     
    INT_MSK14           ar      0        M        1       0       1     
    INT_MSK14           ck      0        M        6       0       1     
    INT_MSK15                   0        N        -       -       -     
    INT_MSK15           d       0        M        1       0       2     
    INT_MSK15           ar      0        M        1       0       1     
    INT_MSK15           ck      0        M        6       0       1     
    POWER_CONTROL_OUT           45       V        1       0       2     
    POWER_CONTROL_OUT   oe      45       X        1       0       1     
    POWER_CONTROL_STATE         0        N        -       -       -     
    POWER_CONTROL_STATE d       0        M        1       0       2     
    POWER_CONTROL_STATE ar      0        M        1       0       1     
    POWER_CONTROL_STATE ck      0        M        6       0       1     
    RESET_CONTROL_OUT           46       V        -       -       -     
    RESET_CONTROL_OUT   d       46       X        1       0       2     
    RESET_CONTROL_OUT   ar      46       X        1       0       1     
    RESET_CONTROL_OUT   ck      46       X        6       0       1     
    UNUSED1                     0        V        1       0       2     
    USB_RXF_INT_MASK            0        N        -       -       -     
    USB_RXF_INT_MASK    d       0        M        1       0       2     
    USB_RXF_INT_MASK    ar      0        M        1       0       1     
    USB_RXF_INT_MASK    ck      0        M        6       0       1     
    USB_TXE_INT_MASK            0        N        -       -       -     
    USB_TXE_INT_MASK    d       0        M        1       0       2     
    USB_TXE_INT_MASK    ar      0        M        1       0       1     
    USB_TXE_INT_MASK    ck      0        M        6       0       1     
    field_INT_ACK_LEVEL         0        F        -       -       -     
    nINTCTRL_CS                 89       V        -       -       -     
    nINT_ACK_CYCLE              90       V        -       -       -     
    nSYS_RESET                  88       V        -       -       -     
    nUSB_CONFIG_REGISTER_READ        0        I        6       -       -     
    nUSB_CS                     56       V        -       -       -     
    nUSB_DATAACK                1        V        -       -       -     
    nUSB_DATAREQ                2        V        -       -       -     
    nUSB_DATAREQ        d       2        X        1       0       2     
    nUSB_DATAREQ        ar      2        X        1       0       1     
    nUSB_DATAREQ        ck      2        X        6       0       1     
    nUSB_RD                     6        V        2       0       2     
    nUSB_RXF                    99       V        -       -       -     
    nUSB_TXE                    100      V        -       -       -     
    nUSB_WR                     5        V        2       0       2     
    vINT1A                      29       V        -       -       -     
    vINT1B                      30       V        -       -       -     
    vINT2A                      25       V        -       -       -     
    vINT2B                      27       V        -       -       -     
    vINT3A                      0        I        4       -       -     
    vINT3B                      24       V        -       -       -     
    vINT4A                      19       V        -       -       -     
    vINT4B                      20       V        -       -       -     
    vINT4C                      21       V        -       -       -     
    vINT5A                      12       V        -       -       -     
    vINT5B                      13       V        -       -       -     
    vINT5C                      14       V        -       -       -     
    vINT5D                      16       V        -       -       -     
    vINT6A                      9        V        -       -       -     
    vINT6B                      10       V        -       -       -     
    vINT7A                      8        V        -       -       -     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

