# Out log file
# Created: Tue Aug 23 16:55:37 2022

Created design: hop7_L4
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v 
Adding constraint file /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4.sdc
##################################################Synthesis for design: hop7_L4##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s hop7_L4.ys -l hop7_L4_synth.logCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s hop7_L4.ys -l hop7_L4_synth.logPath: /nfs_scratch/scratch/AE/Roman/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `hop7_L4.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v'
VERIFIC-WARNING [VERI-1372] /nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:16: redeclaration of ANSI port 'ff8' is not allowed

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'hop7_L4' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:1: compiling module 'hop7_L4'
Importing module hop7_L4.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \hop7_L4

6.2. Analyzing design hierarchy..
Top module:  \hop7_L4
Removed 0 unused modules.

7. Executing synth_rs pass: v0.4.68

7.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

7.4. Executing HIERARCHY pass (managing design hierarchy).

7.4.1. Analyzing design hierarchy..
Top module:  \hop7_L4

7.4.2. Analyzing design hierarchy..
Top module:  \hop7_L4
Removed 0 unused modules.

7.5. Executing PROC pass (convert processes to netlists).

7.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.5.4. Executing PROC_INIT pass (extract init attributes).

7.5.5. Executing PROC_ARST pass (detect async resets in processes).

7.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.6. Executing DEMUXMAP pass.

7.7. Executing FLATTEN pass (flatten design).

7.8. Executing DEMUXMAP pass.

7.9. Executing TRIBUF pass.

7.10. Executing DEMINOUT pass (demote inout ports to input or output).

7.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..
Removed 0 unused cells and 12 unused wires.
<suppressed ~11 debug messages>

7.13. Executing CHECK pass (checking for obvious problems).
Checking module hop7_L4...
Found and reported 0 problems.

7.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

7.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.19. Executing OPT_SHARE pass.

7.20. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$ff8_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:88$36 ($aldff) from module hop7_L4.
Changing const-value async load to async reset on $verific$ff7_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:75$32 ($aldff) from module hop7_L4.
Changing const-value async load to async reset on $verific$ff6_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:67$30 ($aldff) from module hop7_L4.
Changing const-value async load to async reset on $verific$ff5_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:59$28 ($aldff) from module hop7_L4.
Changing const-value async load to async reset on $verific$ff4_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:51$26 ($aldff) from module hop7_L4.
Changing const-value async load to async reset on $verific$ff3_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:43$24 ($aldff) from module hop7_L4.
Changing const-value async load to async reset on $verific$ff2_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:32$22 ($aldff) from module hop7_L4.

7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.23. Executing FSM pass (extract and optimize FSM).

7.23.1. Executing FSM_DETECT pass (finding FSMs in design).

7.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

7.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.29. Executing OPT_SHARE pass.

7.30. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$ff8_reg$/nfs_scratch/scratch/AE/Roman/hop7_L4/./hop7_L4.v:88$36 ($adff) from module hop7_L4 (D = \ff7, Q = \ff8).

7.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

7.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.36. Executing OPT_SHARE pass.

7.37. Executing OPT_DFF pass (perform DFF optimizations).

7.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 2

7.40. Executing WREDUCE pass (reducing word size of cells).

7.41. Executing PEEPOPT pass (run peephole optimizers).

7.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.43. Executing DEMUXMAP pass.

7.44. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff                           6
     $adffe                          1
     $dff                            1
     $mux                            1

7.45. Executing WREDUCE pass (reducing word size of cells).

7.46. Executing RS_DSP_MACC pass.

7.47. Executing TECHMAP pass (map to technology primitives).

7.47.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.47.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.48. Executing TECHMAP pass (map to technology primitives).

7.48.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.48.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.49. Executing TECHMAP pass (map to technology primitives).

7.49.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

7.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.50. Executing RS_DSP_SIMD pass.

7.51. Executing TECHMAP pass (map to technology primitives).

7.51.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

7.51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.52. Executing RS_DSP_IO_REGS pass.

7.53. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hop7_L4:
  created 0 $alu and 0 $macc cells.

7.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

7.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.59. Executing OPT_SHARE pass.

7.60. Executing OPT_DFF pass (perform DFF optimizations).

7.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.63. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff                           6
     $adffe                          1
     $dff                            1
     $mux                            1

7.64. Executing MEMORY pass.

7.64.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.64.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.64.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.64.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.64.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.64.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.64.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.64.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.64.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.64.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.65. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff                           6
     $adffe                          1
     $dff                            1
     $mux                            1

7.66. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

7.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.68. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

7.69. Executing TECHMAP pass (map to technology primitives).

7.69.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

7.69.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

7.70. Executing PMUXTREE pass.

7.71. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1 debug messages>

7.72. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.73. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff                           6
     $adffe                          1
     $dff                            1
     $mux                            1

7.74. Executing TECHMAP pass (map to technology primitives).

7.74.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.74.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

7.74.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adff.
No more expansions possible.
<suppressed ~80 debug messages>

7.75. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFFE_PP0P_                    1
     $_DFF_PP0_                      6
     $_DFF_P_                        1
     $_MUX_                          1

7.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.81. Executing OPT_SHARE pass.

7.82. Executing OPT_DFF pass (perform DFF optimizations).

7.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.86. Executing TECHMAP pass (map to technology primitives).

7.86.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

7.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.92. Executing OPT_DFF pass (perform DFF optimizations).

7.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.95. Executing ABC pass (technology mapping using ABC).

7.95.1. Summary of detected clock domains:
  1 cells in clk=\clock0, en={ }, arst=\rst6, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst5, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst4, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst3, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst2, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst1, srst={ }
  2 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  1 cells in clk=\clock0, en=\en, arst=\rst6, srst={ }

7.95.2. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.2.1. Executing ABC.

7.95.3. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst5
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.3.1. Executing ABC.

7.95.4. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst4
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.4.1. Executing ABC.

7.95.5. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst3
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.5.1. Executing ABC.

7.95.6. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst2
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.6.1. Executing ABC.

7.95.7. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst1
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.7.1. Executing ABC.

7.95.8. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 1 outputs.

7.95.8.1. Executing ABC.

7.95.9. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \en, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.95.9.1. Executing ABC.

7.96. Executing ABC pass (technology mapping using ABC).

7.96.1. Summary of detected clock domains:
  1 cells in clk=\clock0, en={ }, arst=\rst1, srst={ }
  2 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst6, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst5, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst4, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst3, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst2, srst={ }
  1 cells in clk=\clock0, en=\en, arst=\rst6, srst={ }

7.96.2. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst1
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.2.1. Executing ABC.

7.96.3. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

7.96.3.1. Executing ABC.

7.96.4. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.4.1. Executing ABC.

7.96.5. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst5
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.5.1. Executing ABC.

7.96.6. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst4
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.6.1. Executing ABC.

7.96.7. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst3
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.7.1. Executing ABC.

7.96.8. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst2
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.8.1. Executing ABC.

7.96.9. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \en, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.96.9.1. Executing ABC.

7.97. Executing ABC pass (technology mapping using ABC).

7.97.1. Summary of detected clock domains:
  1 cells in clk=\clock0, en={ }, arst=\rst2, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst1, srst={ }
  2 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst6, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst5, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst4, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst3, srst={ }
  1 cells in clk=\clock0, en=\en, arst=\rst6, srst={ }

7.97.2. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst2
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.2.1. Executing ABC.

7.97.3. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst1
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.3.1. Executing ABC.

7.97.4. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

7.97.4.1. Executing ABC.

7.97.5. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.5.1. Executing ABC.

7.97.6. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst5
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.6.1. Executing ABC.

7.97.7. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst4
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.7.1. Executing ABC.

7.97.8. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst3
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.8.1. Executing ABC.

7.97.9. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \en, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.97.9.1. Executing ABC.

7.98. Executing ABC pass (technology mapping using ABC).

7.98.1. Summary of detected clock domains:
  1 cells in clk=\clock0, en={ }, arst=\rst3, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst2, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst1, srst={ }
  2 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst6, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst5, srst={ }
  1 cells in clk=\clock0, en={ }, arst=\rst4, srst={ }
  1 cells in clk=\clock0, en=\en, arst=\rst6, srst={ }

7.98.2. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst3
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.2.1. Executing ABC.

7.98.3. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst2
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.3.1. Executing ABC.

7.98.4. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst1
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.4.1. Executing ABC.

7.98.5. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.

7.98.5.1. Executing ABC.

7.98.6. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.6.1. Executing ABC.

7.98.7. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst5
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.7.1. Executing ABC.

7.98.8. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by \rst4
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.8.1. Executing ABC.

7.98.9. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by \en, asynchronously reset by \rst6
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

7.98.9.1. Executing ABC.

7.99. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

7.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.105. Executing OPT_SHARE pass.

7.106. Executing OPT_DFF pass (perform DFF optimizations).

7.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..
Removed 0 unused cells and 132 unused wires.
<suppressed ~1 debug messages>

7.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.109. Executing BMUXMAP pass.

7.110. Executing DEMUXMAP pass.

7.111. Executing ABC pass (technology mapping using ABC).

7.111.1. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

7.111.1.1. Executing ABC.
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.03 sec. at Pass 0]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 1]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.04 sec. at Pass 2]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.05 sec. at Pass 3]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.06 sec. at Pass 4]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.08 sec. at Pass 5]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.00 sec. at Pass 6]
DE:   #PIs =   2  #Luts =     1  Max Lvl =   1  Avg Lvl =   1.00  [   0.00 sec. at Pass 7]

7.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.117. Executing OPT_SHARE pass.

7.118. Executing OPT_DFF pass (perform DFF optimizations).

7.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.121. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

7.122. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFFE_PP0P_                    1
     $_DFF_PP0_                      6
     $_DFF_P_                        1
     $lut                            1

7.123. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

7.124. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.125. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 18
   Number of wire bits:             18
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $_DFFE_PP0P_                    1
     $_DFF_PP0_                      6
     $_DFF_P_                        1
     $lut                            1

7.126. Executing TECHMAP pass (map to technology primitives).

7.126.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.126.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

7.126.3. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~152 debug messages>

7.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
<suppressed ~1 debug messages>

7.128. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.131. Executing OPT_DFF pass (perform DFF optimizations).

7.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

7.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.136. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.138. Executing OPT_SHARE pass.

7.139. Executing OPT_DFF pass (perform DFF optimizations).

7.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

7.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.142. Executing ABC pass (technology mapping using ABC).

7.142.1. Extracting gate netlist of module `\hop7_L4' to `<abc-temp-dir>/input.blif'..
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

7.142.1.1. Executing ABC.
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.03 sec. at Pass 0]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.09 sec. at Pass 1]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.04 sec. at Pass 2]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.06 sec. at Pass 3]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.06 sec. at Pass 4]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.07 sec. at Pass 5]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.00 sec. at Pass 6]
DE:   #PIs =   7  #Luts =     7  Max Lvl =   1  Avg Lvl =   0.14  [   0.00 sec. at Pass 7]

7.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.

7.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hop7_L4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hop7_L4.
Performed a total of 0 changes.

7.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hop7_L4'.
Removed a total of 0 cells.

7.148. Executing OPT_SHARE pass.

7.149. Executing OPT_DFF pass (perform DFF optimizations).

7.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

7.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module hop7_L4.
MAX OPT ITERATION = 1

7.152. Executing HIERARCHY pass (managing design hierarchy).

7.152.1. Analyzing design hierarchy..
Top module:  \hop7_L4

7.152.2. Analyzing design hierarchy..
Top module:  \hop7_L4
Removed 0 unused modules.

7.153. Printing statistics.

=== hop7_L4 ===

   Number of wires:                 24
   Number of wire bits:             24
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $lut                            7
     dffsre                          8

7.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hop7_L4..

8. Executing BLIF backend.

9. Executing Verilog backend.
Dumping module `\hop7_L4'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: ae8e7adcd8, CPU: user 0.32s system 0.08s, MEM: 22.49 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 96% 6x abc (7 sec), 1% 14x read_verilog (0 sec), ...
Design hop7_L4 is synthesized!##################################################Packing for design: hop7_L4##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc rst1 Bank_H_1_14 
Constraint: set_pin_loc rst2 Bank_H_1_15 
Constraint: set_pin_loc rst3 Bank_H_1_16 
Constraint: set_pin_loc rst4 Bank_H_1_18 
Constraint: set_pin_loc rst5 Bank_H_1_19 
Constraint: set_pin_loc rst6 Bank_H_1_20 
Constraint: set_pin_loc en Bank_H_2_1 
Constraint: set_pin_loc ff8 Bank_VR_5_20 
Constraint: set_pin_loc start Bank_H_1_17 
Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/Roman/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4VPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: hop7_L4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.04 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.08 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       9
    .output:       1
    0-LUT  :       1
    6-LUT  :       7
    dffsre :       8
  Nets  : 25
    Avg Fanout:     2.0
    Max Fanout:    16.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 74
  Timing Graph Edges: 97
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 8 pins (10.8%), 8 blocks (30.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ff8'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'rst1'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst2'
Warning 145: set_output_delay command matched but was not applied to primary input 'rst3'
Warning 146: set_output_delay command matched but was not applied to primary input 'rst4'
Warning 147: set_output_delay command matched but was not applied to primary input 'rst5'
Warning 148: set_output_delay command matched but was not applied to primary input 'rst6'
Warning 149: set_output_delay command matched but was not applied to primary input 'en'
Warning 150: set_output_delay command matched but was not applied to primary input 'start'

Applied 3 SDC commands from 'hop7_L4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: hop7_L4_post_synth.net
Circuit placement file: hop7_L4_post_synth.place
Circuit routing file: hop7_L4_post_synth.route
Circuit SDC file: hop7_L4_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 151: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 152: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 153: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 154: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'hop7_L4_post_synth.blif'.

After removing unused inputs...
	total blocks: 26, total nets: 25, total inputs: 9, total outputs: 1
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 155: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 156: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 157: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 158: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: 'ff1' (clb) ....
Complex block 1: 'ff4' (clb) ..
Complex block 2: 'ff3' (clb) ..
Complex block 3: 'ff2' (clb) .
Complex block 4: 'ff7' (clb) ..
Complex block 5: 'ff6' (clb) ..
Complex block 6: 'ff5' (clb) ..
Complex block 7: 'ff8' (clb) .
Complex block 8: 'out:ff8' (io) .
Complex block 9: 'clock0' (io) .
Complex block 10: 'rst1' (io) .
Complex block 11: 'rst2' (io) .
Complex block 12: 'rst3' (io) .
Complex block 13: 'rst4' (io) .
Complex block 14: 'rst5' (io) .
Complex block 15: 'rst6' (io) .
Complex block 16: 'en' (io) .
Complex block 17: 'start' (io) .

Pb types usage...
  io_input     : 9
  outpad       : 1
  io           : 10
  flut5        : 15
  lut5inter    : 9
  clb          : 8
  lut5         : 8
  ble5         : 15
  fle          : 9
  lut          : 8
  ff           : 8
  inpad        : 9
  DFFSRE       : 8
  io_output    : 1


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 7
  LEs used for logic and registers    : 0
  LEs used for logic only             : 7
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 10, average # input + clock pins used: 0.1, average # output pins used: 0.9
	clb: # blocks: 8, average # input + clock pins used: 5.75, average # output pins used: 1.875
	dsp: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	bram: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 1 out of 25 nets, 24 nets not absorbed.
Warning 159: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 160: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 161: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 162: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb


Netlist conversion complete.

# Packing took 0.04 seconds (max_rss 20.5 MiB, delta_rss +1.3 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'hop7_L4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load Packing took 0.01 seconds (max_rss 20.8 MiB, delta_rss +0.2 MiB)
Warning 163: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 24
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 8.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 9
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 164: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 165: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 166: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 167: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		8	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.9 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 168: Sized nonsensical R=0 transistor to minimum width
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 69.15 seconds (max_rss 796.4 MiB, delta_rss +775.6 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 69.33 seconds (max_rss 799.4 MiB, delta_rss +778.5 MiB)


Timing analysis took 6.0577e-05 seconds (5.1199e-05 STA, 9.378e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 69.94 seconds (max_rss 799.4 MiB)
Design hop7_L4 is packed!##################################################Placement for design: hop7_L4##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf hop7_L4_openfpga.pcf --blif hop7_L4_post_synth.blif --output hop7_L4_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/Roman/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins hop7_L4_pin_loc.placePath: /nfs_scratch/scratch/AE/Roman/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4VPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins hop7_L4_pin_loc.place


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: hop7_L4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       9
    .output:       1
    0-LUT  :       1
    6-LUT  :       7
    dffsre :       8
  Nets  : 25
    Avg Fanout:     2.0
    Max Fanout:    16.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 74
  Timing Graph Edges: 97
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 8 pins (10.8%), 8 blocks (30.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ff8'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'rst1'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst2'
Warning 145: set_output_delay command matched but was not applied to primary input 'rst3'
Warning 146: set_output_delay command matched but was not applied to primary input 'rst4'
Warning 147: set_output_delay command matched but was not applied to primary input 'rst5'
Warning 148: set_output_delay command matched but was not applied to primary input 'rst6'
Warning 149: set_output_delay command matched but was not applied to primary input 'en'
Warning 150: set_output_delay command matched but was not applied to primary input 'start'

Applied 3 SDC commands from 'hop7_L4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: hop7_L4_post_synth.net
Circuit placement file: hop7_L4_post_synth.place
Circuit routing file: hop7_L4_post_synth.route
Circuit SDC file: hop7_L4_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'hop7_L4_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'hop7_L4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load Packing took 0.02 seconds (max_rss 19.7 MiB, delta_rss +0.4 MiB)
Warning 151: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 24
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 8.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 9
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 152: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 153: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 154: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 155: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		8	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.5 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
Warning 159: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 66.13 seconds (max_rss 796.0 MiB, delta_rss +775.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 66.34 seconds (max_rss 799.0 MiB, delta_rss +779.3 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 160: Sized nonsensical R=0 transistor to minimum width
Warning 161: Sized nonsensical R=0 transistor to minimum width
Warning 162: Sized nonsensical R=0 transistor to minimum width
Warning 163: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 56.94 seconds (max_rss 873.4 MiB, delta_rss +74.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 10.78 seconds (max_rss 873.7 MiB, delta_rss +0.3 MiB)
## Computing placement delta delay look-up took 68.29 seconds (max_rss 873.7 MiB, delta_rss +74.7 MiB)

Reading locations of IO pads from 'hop7_L4_pin_loc.place'.
Successfully read hop7_L4_pin_loc.place.


There are 39 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1091

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.06012 td_cost: 1.75217e-08
Initial placement estimated Critical Path Delay (CPD): 6.74011 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[    6e-11:  7.3e-10) 1 ( 5.9%) |********
[  7.3e-10:  1.4e-09) 0 ( 0.0%) |
[  1.4e-09:  2.1e-09) 0 ( 0.0%) |
[  2.1e-09:  2.7e-09) 0 ( 0.0%) |
[  2.7e-09:  3.4e-09) 2 (11.8%) |****************
[  3.4e-09:  4.1e-09) 2 (11.8%) |****************
[  4.1e-09:  4.8e-09) 6 (35.3%) |*************************************************
[  4.8e-09:  5.4e-09) 2 (11.8%) |****************
[  5.4e-09:  6.1e-09) 2 (11.8%) |****************
[  6.1e-09:  6.8e-09) 2 (11.8%) |****************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
2.0e+00   0.893       7.15 2.1344e-08   7.580      -0.78   -0.780   0.979  0.0754   79.0     1.00         47  0.500
9.8e-01   0.946       6.72 1.6518e-08   8.420      -1.62   -1.620   0.979  0.0704   79.0     1.00         94  0.500
4.9e-01   1.043       8.67 2.79e-08     6.500          0    0.000   1.000  0.0779   79.0     1.00        141  0.500
2.4e-01   0.901       6.83 1.9573e-08   7.340      -0.54   -0.540   0.894  0.0697   79.0     1.00        188  0.900
2.2e-01   0.865       6.14 1.8827e-08   6.248          0    0.000   0.830  0.0784   79.0     1.00        235  0.900
2.0e-01   0.942       6.43 1.9463e-08   6.380          0    0.000   0.957  0.0742   79.0     1.00        282  0.900
1.8e-01   1.018       6.85 2.0182e-08   6.020          0    0.000   0.872  0.0666   79.0     1.00        329  0.900
1.6e-01   1.028       6.33 1.7219e-08   7.352     -0.552   -0.552   0.894  0.0911   79.0     1.00        376  0.900
1.4e-01   1.007       6.96 1.9623e-08   6.848    -0.0481   -0.048   0.787  0.0535   79.0     1.00        423  0.950
1.4e-01   0.954       6.66 1.9231e-08   5.192          0    0.000   0.830  0.0547   79.0     1.00        470  0.900
1.2e-01   0.910       5.84 1.4512e-08   8.528      -1.73   -1.728   0.766  0.0516   79.0     1.00        517  0.950
1.2e-01   1.089       6.52 1.7879e-08   5.432          0    0.000   0.766  0.0999   79.0     1.00        564  0.950
1.1e-01   0.967       6.48 1.9325e-08   6.620          0    0.000   0.809  0.0748   79.0     1.00        611  0.900
1.0e-01   0.940       6.25 1.9198e-08   6.632          0    0.000   0.809  0.0838   79.0     1.00        658  0.900
9.0e-02   0.963       6.92 2.0205e-08   6.032          0    0.000   0.723  0.0626   79.0     1.00        705  0.950
8.6e-02   0.927       6.44 1.9701e-08   5.900          0    0.000   0.638  0.1266   79.0     1.00        752  0.950
8.1e-02   1.121       6.51 1.7153e-08   6.380          0    0.000   0.787  0.0741   79.0     1.00        799  0.950
7.7e-02   0.972       6.26 1.791e-08    5.180          0    0.000   0.745  0.0926   79.0     1.00        846  0.950
7.3e-02   0.866       6.30 1.9007e-08   6.392          0    0.000   0.809  0.0487   79.0     1.00        893  0.900
6.6e-02   0.875       6.24 1.7868e-08   6.272          0    0.000   0.638  0.1243   79.0     1.00        940  0.950
6.3e-02   1.107       5.06 1.3026e-08   6.032          0    0.000   0.468  0.1052   79.0     1.00        987  0.950
6.0e-02   1.007       5.66 1.538e-08    5.432          0    0.000   0.574  0.0948   79.0     1.00       1034  0.950
5.7e-02   1.098       5.48 1.5224e-08   6.272          0    0.000   0.596  0.0688   79.0     1.00       1081  0.950
5.4e-02   1.030       6.12 1.7331e-08   6.140          0    0.000   0.511  0.1118   79.0     1.00       1128  0.950
5.1e-02   0.822       5.57 1.698e-08    5.900          0    0.000   0.617  0.1022   79.0     1.00       1175  0.950
4.9e-02   0.908       4.71 1.3791e-08   6.620          0    0.000   0.383  0.0401   79.0     1.00       1222  0.950
4.6e-02   0.912       4.39 9.6799e-09   6.032          0    0.000   0.383  0.0614   74.5     1.40       1269  0.950
4.4e-02   0.995       4.07 5.4531e-09   7.460      -0.66   -0.660   0.277  0.0480   70.2     1.79       1316  0.950
4.2e-02   1.089       5.49 4.0724e-09   5.552          0    0.000   0.447  0.0821   58.8     2.82       1363  0.950
4.0e-02   1.085       5.64 4.9151e-09   5.300          0    0.000   0.553  0.0899   59.2     2.78       1410  0.950
3.8e-02   1.005       5.12 6.1678e-09   5.672          0    0.000   0.298  0.0428   65.9     2.18       1457  0.950
3.6e-02   0.925       4.19 3.7048e-09   5.540          0    0.000   0.277  0.0750   56.5     3.02       1504  0.950
3.4e-02   1.125       5.23 3.6146e-09   6.620          0    0.000   0.383  0.0903   47.3     3.85       1551  0.950
3.2e-02   0.961       5.60 3.9412e-09   6.620          0    0.000   0.426  0.0519   44.6     4.09       1598  0.950
3.1e-02   0.890       5.51 2.7886e-09   6.488          0    0.000   0.574  0.0713   43.9     4.15       1645  0.950
2.9e-02   0.947       5.13 2.7765e-09   5.072          0    0.000   0.234  0.0237   49.8     3.62       1692  0.950
2.8e-02   0.981       5.52 1.6481e-09   5.072          0    0.000   0.447  0.0486   39.6     4.54       1739  0.950
2.6e-02   1.002       5.21 1.9013e-09   4.832          0    0.000   0.426  0.0437   39.8     4.51       1786  0.950
2.5e-02   0.948       5.46 1.3099e-09   5.540          0    0.000   0.383  0.0268   39.3     4.57       1833  0.950
2.4e-02   0.971       5.11 1.7753e-09   4.592          0    0.000   0.383  0.0342   37.0     4.77       1880  0.950
2.3e-02   0.912       4.47 2.4914e-09   6.620          0    0.000   0.298  0.0910   34.9     4.96       1927  0.950
2.1e-02   0.939       4.43 9.1435e-10   5.912          0    0.000   0.383  0.0480   30.0     5.40       1974  0.950
2.0e-02   0.951       4.18 1.0285e-09   5.072          0    0.000   0.383  0.0237   28.2     5.55       2021  0.950
1.9e-02   0.951       4.42 9.4017e-10   4.952          0    0.000   0.468  0.0320   26.6     5.70       2068  0.950
1.8e-02   0.956       5.36 8.7351e-10   5.672          0    0.000   0.511  0.0387   27.4     5.63       2115  0.950
1.7e-02   0.875       5.15 1.3155e-09   4.712          0    0.000   0.404  0.0352   29.3     5.46       2162  0.950
1.7e-02   0.946       4.89 1.038e-09    4.820          0    0.000   0.383  0.0348   28.3     5.55       2209  0.950
1.6e-02   0.952       5.31 1.052e-09    5.540          0    0.000   0.340  0.0287   26.7     5.70       2256  0.950
1.5e-02   0.894       5.10 8.868e-10    5.552          0    0.000   0.383  0.0572   24.0     5.94       2303  0.950
1.4e-02   0.967       5.19 8.6334e-10   4.712          0    0.000   0.532  0.0219   22.6     6.06       2350  0.950
1.3e-02   0.998       5.17 6.6108e-10   5.072          0    0.000   0.383  0.0223   24.7     5.87       2397  0.950
1.3e-02   0.910       4.60 8.4834e-10   4.472          0    0.000   0.404  0.0612   23.3     6.00       2444  0.950
1.2e-02   0.926       4.70 6.2295e-10   5.540          0    0.000   0.319  0.0413   22.5     6.07       2491  0.950
1.2e-02   0.972       4.44 7.7196e-10   4.712          0    0.000   0.489  0.0240   19.8     6.32       2538  0.950
1.1e-02   0.833       4.15 1.7804e-09   6.860    -0.0601   -0.060   0.404  0.0672   20.7     6.23       2585  0.950
1.0e-02   0.940       4.45 8.5464e-10   4.592          0    0.000   0.277  0.0227   20.0     6.30       2632  0.950
9.9e-03   0.997       4.20 5.2731e-10   5.192          0    0.000   0.340  0.0185   16.7     6.59       2679  0.950
9.4e-03   1.010       4.73 6.6291e-10   4.580          0    0.000   0.447  0.0229   15.1     6.74       2726  0.950
8.9e-03   0.860       4.81 6.3575e-10   5.900          0    0.000   0.511  0.0732   15.2     6.73       2773  0.950
8.5e-03   0.949       4.29 6.347e-10    4.592          0    0.000   0.340  0.0187   16.2     6.63       2820  0.950
8.1e-03   0.838       4.10 7.4391e-10   6.032          0    0.000   0.298  0.0631   14.6     6.78       2867  0.950
7.7e-03   0.956       4.26 5.6639e-10   4.472          0    0.000   0.468  0.0201   12.5     6.96       2914  0.950
7.3e-03   0.969       4.11 5.0053e-10   5.312          0    0.000   0.468  0.0191   12.9     6.93       2961  0.950
6.9e-03   0.958       4.12 5.8259e-10   4.712          0    0.000   0.277  0.0203   13.3     6.90       3008  0.950
6.6e-03   0.963       4.10 5.1251e-10   5.540          0    0.000   0.298  0.0156   11.1     7.09       3055  0.950
6.2e-03   1.014       3.98 4.4144e-10   5.192          0    0.000   0.468  0.0096    9.5     7.24       3102  0.950
5.9e-03   1.000       4.18 4.1356e-10   4.832          0    0.000   0.340  0.0085    9.8     7.21       3149  0.950
5.6e-03   1.004       4.14 4.0514e-10   5.072          0    0.000   0.255  0.0129    8.8     7.30       3196  0.950
5.4e-03   0.953       4.01 4.452e-10    5.192          0    0.000   0.426  0.0067    7.2     7.45       3243  0.950
5.1e-03   1.030       4.13 4.0424e-10   5.072          0    0.000   0.553  0.0160    7.1     7.45       3290  0.950
4.8e-03   0.966       4.08 5.5276e-10   5.552          0    0.000   0.468  0.0337    7.9     7.38       3337  0.950
4.6e-03   1.010       3.25 6.2255e-10   5.312          0    0.000   0.255  0.0051    8.1     7.36       3384  0.950
4.4e-03   0.984       3.28 9.7753e-10   6.020          0    0.000   0.255  0.0045    6.6     7.50       3431  0.950
4.1e-03   0.996       3.26 8.7827e-10   5.912          0    0.000   0.468  0.0113    5.4     7.61       3478  0.950
3.9e-03   0.971       3.34 7.7376e-10   5.900          0    0.000   0.426  0.0189    5.5     7.59       3525  0.950
3.7e-03   0.989       3.31 5.5839e-10   5.552          0    0.000   0.234  0.0059    5.5     7.60       3572  0.950
3.6e-03   1.002       3.31 5.3896e-10   5.552          0    0.000   0.362  0.0035    4.3     7.70       3619  0.950
3.4e-03   0.997       3.33 5.4073e-10   5.552          0    0.000   0.511  0.0039    4.0     7.73       3666  0.950
3.2e-03   0.993       3.44 4.9782e-10   5.552          0    0.000   0.404  0.0057    4.3     7.71       3713  0.950
3.0e-03   1.000       3.51 4.4109e-10   5.192          0    0.000   0.298  0.0028    4.1     7.72       3760  0.950
2.9e-03   0.999       3.66 3.998e-10    5.312          0    0.000   0.532  0.0059    3.5     7.77       3807  0.950
2.7e-03   0.991       3.71 3.6016e-10   5.072          0    0.000   0.511  0.0075    3.9     7.74       3854  0.950
2.6e-03   1.005       3.67 3.1987e-10   5.072          0    0.000   0.468  0.0055    4.1     7.72       3901  0.950
2.5e-03   0.991       3.76 3.397e-10    5.072          0    0.000   0.426  0.0055    4.2     7.71       3948  0.950
2.4e-03   1.001       3.71 3.3519e-10   4.832          0    0.000   0.383  0.0028    4.2     7.71       3995  0.950
2.2e-03   0.997       3.66 3.1117e-10   4.832          0    0.000   0.362  0.0015    3.9     7.74       4042  0.950
2.1e-03   0.996       3.66 3.4832e-10   4.832          0    0.000   0.340  0.0032    3.6     7.76       4089  0.950
2.0e-03   1.001       3.62 3.0467e-10   4.832          0    0.000   0.255  0.0011    3.3     7.80       4136  0.950
1.9e-03   1.003       3.57 3.3825e-10   5.072          0    0.000   0.596  0.0049    2.7     7.85       4183  0.950
1.8e-03   0.996       3.52 3.5341e-10   5.072          0    0.000   0.383  0.0043    3.1     7.81       4230  0.950
1.7e-03   0.996       3.46 4.3228e-10   5.300          0    0.000   0.426  0.0027    2.9     7.83       4277  0.950
1.6e-03   0.997       3.42 4.2841e-10   5.312          0    0.000   0.340  0.0036    2.9     7.83       4324  0.950
1.6e-03   0.998       3.38 3.9823e-10   5.312          0    0.000   0.383  0.0019    2.6     7.86       4371  0.950
1.5e-03   0.994       3.32 4.0767e-10   5.312          0    0.000   0.319  0.0037    2.4     7.87       4418  0.950
1.4e-03   1.000       3.29 3.8992e-10   5.312          0    0.000   0.340  0.0014    2.1     7.90       4465  0.950
1.3e-03   0.999       3.28 4.1496e-10   5.312          0    0.000   0.234  0.0026    1.9     7.92       4512  0.950
1.3e-03   0.997       3.25 3.8558e-10   5.312          0    0.000   0.234  0.0022    1.5     7.95       4559  0.950
1.2e-03   0.995       3.21 3.804e-10    5.312          0    0.000   0.234  0.0028    1.2     7.98       4606  0.950
1.1e-03   1.004       3.22 3.7845e-10   5.312          0    0.000   0.319  0.0009    1.0     8.00       4653  0.950
1.1e-03   1.005       3.25 3.9093e-10   5.312          0    0.000   0.468  0.0024    1.0     8.00       4700  0.950
1.0e-03   0.997       3.23 3.9937e-10   5.312          0    0.000   0.298  0.0022    1.0     8.00       4747  0.950
9.9e-04   0.998       3.21 3.9601e-10   5.312          0    0.000   0.340  0.0021    1.0     8.00       4794  0.950
9.4e-04   1.002       3.23 3.8618e-10   5.312          0    0.000   0.277  0.0017    1.0     8.00       4841  0.950
8.9e-04   0.999       3.23 3.8624e-10   5.312          0    0.000   0.340  0.0024    1.0     8.00       4888  0.950
8.4e-04   1.000       3.19 3.8957e-10   5.312          0    0.000   0.170  0.0003    1.0     8.00       4935  0.950
8.0e-04   0.999       3.18 4.0438e-10   5.312          0    0.000   0.213  0.0011    1.0     8.00       4982  0.950
7.6e-04   1.001       3.18 4.177e-10    5.312          0    0.000   0.298  0.0013    1.0     8.00       5029  0.950
7.2e-04   0.997       3.17 4.0328e-10   5.312          0    0.000   0.085  0.0016    1.0     8.00       5076  0.800
5.8e-04   1.000       3.16 3.9467e-10   5.312          0    0.000   0.106  0.0006    1.0     8.00       5123  0.800
4.6e-04   0.999       3.16 3.8764e-10   5.312          0    0.000   0.128  0.0004    1.0     8.00       5170  0.800
3.7e-04   0.997       3.14 3.8875e-10   5.312          0    0.000   0.106  0.0012    1.0     8.00       5217  0.800
3.0e-04   1.000       3.14 3.9404e-10   5.312          0    0.000   0.085  0.0000    1.0     8.00       5264  0.800
2.4e-04   1.000       3.14 3.9538e-10   5.312          0    0.000   0.043  0.0000    1.0     8.00       5311  0.800
2.4e-04   1.000       3.14 3.9541e-10   5.312          0    0.000   0.043  0.0000    1.0     8.00       5358  0.000

BB estimate of min-dist (placement) wire length: 565

Completed placement consistency check successfully.

Swaps called: 5376

Placement estimated critical path delay: 5.31211 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[  1.5e-09:    2e-09) 1 ( 5.9%) |********
[    2e-09:  2.6e-09) 0 ( 0.0%) |
[  2.6e-09:  3.1e-09) 0 ( 0.0%) |
[  3.1e-09:  3.7e-09) 1 ( 5.9%) |********
[  3.7e-09:  4.2e-09) 1 ( 5.9%) |********
[  4.2e-09:  4.8e-09) 2 (11.8%) |****************
[  4.8e-09:  5.3e-09) 5 (29.4%) |*****************************************
[  5.3e-09:  5.9e-09) 1 ( 5.9%) |********
[  5.9e-09:  6.4e-09) 0 ( 0.0%) |
[  6.4e-09:    7e-09) 6 (35.3%) |*************************************************

Placement cost: 1, bb_cost: 3.13812, td_cost: 3.9541e-10, 

Placement resource usage:
  io  implemented as io_right : 1
  io  implemented as io_bottom: 9
  clb implemented as clb      : 8

Placement number of temperatures: 114
Placement total # of swap attempts: 5376
	Swaps accepted: 2404 (44.7 %)
	Swaps rejected: 2972 (55.3 %)
	Swaps aborted :    0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 68.35 seconds (max_rss 874.0 MiB, delta_rss +75.1 MiB)

Timing analysis took 0.00278196 seconds (0.00243084 STA, 0.000351121 slack) (116 full updates: 116 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 135.08 seconds (max_rss 874.0 MiB)
Design hop7_L4 is placed!##################################################Routing for design: hop7_L4##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/Roman/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4VPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: hop7_L4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       9
    .output:       1
    0-LUT  :       1
    6-LUT  :       7
    dffsre :       8
  Nets  : 25
    Avg Fanout:     2.0
    Max Fanout:    16.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 74
  Timing Graph Edges: 97
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 8 pins (10.8%), 8 blocks (30.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ff8'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'rst1'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst2'
Warning 145: set_output_delay command matched but was not applied to primary input 'rst3'
Warning 146: set_output_delay command matched but was not applied to primary input 'rst4'
Warning 147: set_output_delay command matched but was not applied to primary input 'rst5'
Warning 148: set_output_delay command matched but was not applied to primary input 'rst6'
Warning 149: set_output_delay command matched but was not applied to primary input 'en'
Warning 150: set_output_delay command matched but was not applied to primary input 'start'

Applied 3 SDC commands from 'hop7_L4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: hop7_L4_post_synth.net
Circuit placement file: hop7_L4_post_synth.place
Circuit routing file: hop7_L4_post_synth.route
Circuit SDC file: hop7_L4_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'hop7_L4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load Packing took 0.01 seconds (max_rss 19.7 MiB, delta_rss +0.4 MiB)
Warning 151: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 24
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 8.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 9
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 152: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 153: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 154: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 155: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		8	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.5 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
Warning 159: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 62.21 seconds (max_rss 796.0 MiB, delta_rss +775.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 62.40 seconds (max_rss 799.0 MiB, delta_rss +779.2 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 799.0 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 160: Sized nonsensical R=0 transistor to minimum width
Warning 161: Sized nonsensical R=0 transistor to minimum width
Warning 162: Sized nonsensical R=0 transistor to minimum width
Warning 163: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 58.81 seconds (max_rss 799.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    2.6     0.0    0 3367730      23      39       2 ( 0.000%)     903 ( 0.0%)    6.032      0.000      0.000    -0.1740     -0.174      N/A
   2    0.1     0.5    1   30645       1       1       0 ( 0.000%)     903 ( 0.0%)    6.032      0.000      0.000    -0.1740     -0.174      N/A
Restoring best routing
Critical path: 6.03211 ns
Successfully routed after 2 routing iterations.
Router Stats: total_nets_routed: 24 total_connections_routed: 40 total_heap_pushes: 3398375 total_heap_pops: 500939
# Routing took 62.01 seconds (max_rss 877.8 MiB, delta_rss +78.9 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 5490729
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 5.26087  Maximum # of bends: 41

Number of global nets: 1
Number of routed nets (nonglobal): 23
Wire length results (in units of 1 clb segments)...
	Total wirelength: 903, average net length: 39.2609
	Maximum net length: 278

Wire length results in terms of physical segments...
	Total wiring segments used: 258, average wire segments per net: 11.2174
	Maximum segments used by a net: 82
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)     0 ( 0.0%) |
[        0:      0.1) 10586 (100.0%) |*********************************************
Maximum routing channel utilization:      0.05 at (10,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.900      180
                         1       3   0.237      180
                         2       9   0.538      180
                         3       5   0.575      180
                         4       1   0.050      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       1   0.050      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       3   1.150      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       1   0.100      180
                        16       2   0.200      180
                        17       0   0.000      180
                        18       1   0.112      180
                        19       5   0.225      180
                        20       1   0.050      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       2   0.100      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       2   0.150      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       3   0.350      180
                        49       1   0.050      180
                        50       0   0.000      180
                        51       1   0.013      180
                        52       3   0.150      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       2   0.200      180
                        59       0   0.000      180
                        60       1   0.038      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       1   0.015      180
                         6       4   0.191      180
                         7       7   0.338      180
                         8       7   0.412      180
                         9       2   0.074      180
                        10       5   0.176      180
                        11       4   0.162      180
                        12       1   0.044      180
                        13       2   0.250      180
                        14       1   0.015      180
                        15       1   0.059      180
                        16       0   0.000      180
                        17       1   0.015      180
                        18       2   0.176      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       1   0.059      180
                        22       1   0.059      180
                        23       0   0.000      180
                        24       2   0.353      180
                        25       2   0.294      180
                        26       0   0.000      180
                        27       2   0.250      180
                        28       4   0.471      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       1   0.059      180
                        32       1   0.059      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       1   0.059      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       2   0.176      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       3   0.941      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       2   0.706      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       2   0.118      180
                        53       2   0.235      180
                        54       0   0.000      180
                        55       2   0.647      180
                        56       4   0.235      180
                        57       1   0.059      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       1   0.059      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       2   0.176      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       1   0.059      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       2   0.118      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 431152

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    8.78e-05
                                  1    0.000575

Segment usage by length: length utilization
                         ------ -----------
                              1    8.78e-05
                              4    0.000575


Hold Worst Negative Slack (hWNS): -0.174031 ns
Hold Total Negative Slack (hTNS): -0.174031 ns

Hold slack histogram:
[ -1.7e-10:  4.1e-10) 6 (35.3%) |*************************************************
[  4.1e-10:    1e-09) 0 ( 0.0%) |
[    1e-09:  1.6e-09) 5 (29.4%) |*****************************************
[  1.6e-09:  2.2e-09) 1 ( 5.9%) |********
[  2.2e-09:  2.8e-09) 1 ( 5.9%) |********
[  2.8e-09:  3.4e-09) 1 ( 5.9%) |********
[  3.4e-09:  3.9e-09) 1 ( 5.9%) |********
[  3.9e-09:  4.5e-09) 1 ( 5.9%) |********
[  4.5e-09:  5.1e-09) 0 ( 0.0%) |
[  5.1e-09:  5.7e-09) 1 ( 5.9%) |********

Final critical path: 6.03211 ns, Fmax: 165.779 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  7.7e-10:  1.4e-09) 1 ( 5.9%) |********
[  1.4e-09:    2e-09) 0 ( 0.0%) |
[    2e-09:  2.6e-09) 1 ( 5.9%) |********
[  2.6e-09:  3.2e-09) 1 ( 5.9%) |********
[  3.2e-09:  3.8e-09) 2 (11.8%) |****************
[  3.8e-09:  4.3e-09) 0 ( 0.0%) |
[  4.3e-09:  4.9e-09) 1 ( 5.9%) |********
[  4.9e-09:  5.5e-09) 5 (29.4%) |*****************************************
[  5.5e-09:  6.1e-09) 0 ( 0.0%) |
[  6.1e-09:  6.7e-09) 6 (35.3%) |*************************************************

Timing analysis took 0.000910851 seconds (0.000877928 STA, 3.2923e-05 slack) (3 full updates: 0 setup, 0 hold, 3 combined).
VPR suceeded
The entire flow of VPR took 125.58 seconds (max_rss 883.5 MiB)
Design hop7_L4 is routed!##################################################Timing Analysis for design: hop7_L4##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/Roman/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4/hop7_L4Changed path to: /nfs_scratch/scratch/AE/Roman/hop7_L4VPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml hop7_L4_post_synth.blif --sdc_file hop7_L4_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report hop7_L4_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: hop7_L4_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 10.9 MiB, delta_rss +1.8 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.8 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 18.9 MiB, delta_rss +0.3 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input :       9
    .output:       1
    0-LUT  :       1
    6-LUT  :       7
    dffsre :       8
  Nets  : 25
    Avg Fanout:     2.0
    Max Fanout:    16.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 74
  Timing Graph Edges: 97
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 18.9 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 8 pins (10.8%), 8 blocks (30.8%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ff8'
Warning 142: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 143: set_output_delay command matched but was not applied to primary input 'rst1'
Warning 144: set_output_delay command matched but was not applied to primary input 'rst2'
Warning 145: set_output_delay command matched but was not applied to primary input 'rst3'
Warning 146: set_output_delay command matched but was not applied to primary input 'rst4'
Warning 147: set_output_delay command matched but was not applied to primary input 'rst5'
Warning 148: set_output_delay command matched but was not applied to primary input 'rst6'
Warning 149: set_output_delay command matched but was not applied to primary input 'en'
Warning 150: set_output_delay command matched but was not applied to primary input 'start'

Applied 3 SDC commands from 'hop7_L4_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.3 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: hop7_L4_post_synth.net
Circuit placement file: hop7_L4_post_synth.place
Circuit routing file: hop7_L4_post_synth.route
Circuit SDC file: hop7_L4_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'hop7_L4_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.01 seconds).
# Load Packing took 0.04 seconds (max_rss 19.7 MiB, delta_rss +0.4 MiB)
Warning 151: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 24
Netlist num_blocks: 18
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 8.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 9
Netlist output pins: 1

# Create Device
## Build Device Grid
Warning 152: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 153: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 154: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 155: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		8	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.2 MiB, delta_rss +0.5 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
Warning 159: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 56.60 seconds (max_rss 796.0 MiB, delta_rss +775.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 56.79 seconds (max_rss 799.0 MiB, delta_rss +779.2 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 799.0 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.10 seconds (max_rss 838.7 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 5490729
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 5.26087  Maximum # of bends: 41

Number of global nets: 1
Number of routed nets (nonglobal): 23
Wire length results (in units of 1 clb segments)...
	Total wirelength: 903, average net length: 39.2609
	Maximum net length: 278

Wire length results in terms of physical segments...
	Total wiring segments used: 258, average wire segments per net: 11.2174
	Maximum segments used by a net: 82
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)     0 ( 0.0%) |
[        0:      0.1) 10586 (100.0%) |*********************************************
Maximum routing channel utilization:      0.05 at (10,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   0.900      180
                         1       3   0.237      180
                         2       9   0.538      180
                         3       5   0.575      180
                         4       1   0.050      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       1   0.050      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       3   1.150      180
                        13       0   0.000      180
                        14       0   0.000      180
                        15       1   0.100      180
                        16       2   0.200      180
                        17       0   0.000      180
                        18       1   0.112      180
                        19       5   0.225      180
                        20       1   0.050      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       2   0.100      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       2   0.150      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       3   0.350      180
                        49       1   0.050      180
                        50       0   0.000      180
                        51       1   0.013      180
                        52       3   0.150      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       2   0.200      180
                        59       0   0.000      180
                        60       1   0.038      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       1   0.015      180
                         6       4   0.191      180
                         7       7   0.338      180
                         8       7   0.412      180
                         9       2   0.074      180
                        10       5   0.176      180
                        11       4   0.162      180
                        12       1   0.044      180
                        13       2   0.250      180
                        14       1   0.015      180
                        15       1   0.059      180
                        16       0   0.000      180
                        17       1   0.015      180
                        18       2   0.176      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       1   0.059      180
                        22       1   0.059      180
                        23       0   0.000      180
                        24       2   0.353      180
                        25       2   0.294      180
                        26       0   0.000      180
                        27       2   0.250      180
                        28       4   0.471      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       1   0.059      180
                        32       1   0.059      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       1   0.059      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       2   0.176      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       3   0.941      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       2   0.706      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       2   0.118      180
                        53       2   0.235      180
                        54       0   0.000      180
                        55       2   0.647      180
                        56       4   0.235      180
                        57       1   0.059      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       1   0.059      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       2   0.176      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       1   0.059      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       2   0.118      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 431152

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0    8.78e-05
                                  1    0.000575

Segment usage by length: length utilization
                         ------ -----------
                              1    8.78e-05
                              4    0.000575


Hold Worst Negative Slack (hWNS): -0.174031 ns
Hold Total Negative Slack (hTNS): -0.174031 ns

Hold slack histogram:
[ -1.7e-10:  4.1e-10) 6 (35.3%) |*************************************************
[  4.1e-10:    1e-09) 0 ( 0.0%) |
[    1e-09:  1.6e-09) 5 (29.4%) |*****************************************
[  1.6e-09:  2.2e-09) 1 ( 5.9%) |********
[  2.2e-09:  2.8e-09) 1 ( 5.9%) |********
[  2.8e-09:  3.4e-09) 1 ( 5.9%) |********
[  3.4e-09:  3.9e-09) 1 ( 5.9%) |********
[  3.9e-09:  4.5e-09) 1 ( 5.9%) |********
[  4.5e-09:  5.1e-09) 0 ( 0.0%) |
[  5.1e-09:  5.7e-09) 1 ( 5.9%) |********

Final critical path: 6.03211 ns, Fmax: 165.779 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  7.7e-10:  1.4e-09) 1 ( 5.9%) |********
[  1.4e-09:    2e-09) 0 ( 0.0%) |
[    2e-09:  2.6e-09) 1 ( 5.9%) |********
[  2.6e-09:  3.2e-09) 1 ( 5.9%) |********
[  3.2e-09:  3.8e-09) 2 (11.8%) |****************
[  3.8e-09:  4.3e-09) 0 ( 0.0%) |
[  4.3e-09:  4.9e-09) 1 ( 5.9%) |********
[  4.9e-09:  5.5e-09) 5 (29.4%) |*****************************************
[  5.5e-09:  6.1e-09) 0 ( 0.0%) |
[  6.1e-09:  6.7e-09) 6 (35.3%) |*************************************************

Timing analysis took 0.00104357 seconds (0.000965544 STA, 7.8028e-05 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 57.91 seconds (max_rss 838.9 MiB)
Design hop7_L4 is timing analysed!