
<html><head><title>Design Sub-Block Modeling During Top-Level 1801 Design Model Extraction</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-09-08" />
<meta name="CreateTime" content="1694169229" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that specifies the power intent information of the designs" />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Design Sub-Block Modeling During Top-Level 1801 Design Model Extraction" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-09-08" />
<meta name="ModifiedTime" content="1694169229" />
<meta name="NextFile" content="chap1_ct_ref_libraries.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_special_std_cell.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Design Sub-Block Modeling During Top-Level 1801 Design Model Extraction" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Power Manager" />
<meta name="prod_subfeature" content="Setup" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vpmIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_special_std_cell.html" title="Special Cell and Standard Cell Modeling">Special Cell and Standard Cell ...</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_ref_libraries.html" title="Reference Libraries or Cells">Reference Libraries or Cells</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_sub_block_model" title="Design Sub-Block Modeling During Top-Level 1801 Design Model Extraction"></a><h2>
<a id="pgfId-955468"></a><a id="94010"></a>Design Sub-Block Modeling During Top-Level 1801 Design Model Extraction</h2>

<p>
<a id="pgfId-955470"></a>The modeling information of hierarchical design blocks can be provided to digital verification tools, such as Conformal Low Power (CLP) as follows: </p>
<ul><li>
<a id="pgfId-955472"></a>Liberty macro models: The contents of analog sub-blocks need to be modeled in terms of Liberty power model export to be provided to CLP. CLP identifies the modeling information and reads the power-related attributes of the boundary ports of the block for crossing analysis.<br />
<a id="pgfId-955474"></a>The Macro Liberty power model for a sub-block can be specified as a Liberty file on the <em>Library</em> tab of the Power Manager Setup form and therefore, binding it to that block.</li><li>
<a id="pgfId-955476"></a>1801 file binding: If the power intent of a hierarchical sub-block is already available as a 1801 design model, the same can be bound to that block in the <em>1801 File binding</em> section on the <em>Library</em> tab of the Power Manager Setup form. These blocks are locked for extraction of 1801 power intent by Power Manager. The tool does not traverse down the hierarchy but just one level inside its schematic to make the interface connectivity to the top-level 1801 file. A 1801 file used for importing the power intent on a digital sub- block can also be used for cell binding of that block. <br />
<a id="pgfId-955480"></a>During the top-level 1801 design model extraction, Macro Liberty Power Model, the special cell definition file and the available power intent of the sub-blocks are consumed together. The top-level design model can further be verified using CLP.<br />
<a id="pgfId-936818"></a>Cell bindings can be registered in the setup as:<pre class="webflare-pre-block webflare-courier-new" id="#id936820">
<a id="pgfId-936820"></a>cell1801Bindings ( </pre><pre class="webflare-pre-block webflare-courier-new" id="#id936821">
<a id="pgfId-936821"></a>(&quot;data_LevelShifter&quot; &quot;./data_LevelShifter.upf&quot;) </pre><pre class="webflare-pre-block webflare-courier-new" id="#id936822">
<a id="pgfId-936822"></a>)</pre><br /><div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-956595"></a>If the top design is large, the power intent extraction step might lead to memory-related issues. Therefore, for large designs, follow the bottom-up approach. In this approach, you can first extract the power intent of sub blocks separately in 1801 files and then associate the 1801 files with their respective instances in the top design. After this, when you extract power intent for the top design, the tool consumes less memory. Also, you can apply the bottom-up approach when extraction options cannot be shared between the top design and the sub blocks. For example, when the power / ground nets definitions, power / ground net voltage definitions, or power net-ground net voltage pairs definitions in the top design are different from the sub block definitions.</div></li></ul>









<h4><em>
<a id="pgfId-961184"></a>Related Topics</em></h4>

<p>
<a id="pgfId-961676"></a><a href="chap3.html#26645">Exporting Power Intent of a Design</a> </p>
<p>
<a id="pgfId-961188"></a><a href="chap1_tk_reg_libraries.html#85043">Registering Libraries</a></p>
<p>
<a id="pgfId-961192"></a><a href="chap1_ct_special_std_cell.html#74039">Special Cell and Standard Cell Modeling</a></p>
<p>
<a id="pgfId-961196"></a><a href="chap1_ct_ref_libraries.html#20837">Reference Libraries or Cells</a></p>
<p>
<a id="pgfId-961200"></a><a href="chap1_ct_MLDB_lib.html#70614">MLDB Libraries</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_special_std_cell.html" id="prev" title="Special Cell and Standard Cell Modeling">Special Cell and Standard Cell ...</a></em></b><b><em><a href="chap1_ct_ref_libraries.html" id="nex" title="Reference Libraries or Cells">Reference Libraries or Cells</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>