

================================================================
== Vivado HLS Report for 'sample_iid'
================================================================
* Date:           Sun Aug 23 21:46:15 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.811|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2101|  2101|  2101|  2101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2100|  2100|         3|          -|          -|   700|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%uniformbytes_offset_s = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %uniformbytes_offset)" [sample.c:30]   --->   Operation 5 'read' 'uniformbytes_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %uniformbytes_offset_s to i11" [sample.c:35]   --->   Operation 6 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [sample.c:34]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_3, %2 ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -324" [sample.c:34]   --->   Operation 9 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.74ns)   --->   "%i_3 = add i10 %i, 1" [sample.c:34]   --->   Operation 11 'add' 'i_3' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [sample.c:34]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %i to i11" [sample.c:35]   --->   Operation 13 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "%sum = add i11 %tmp_6, %tmp_cast" [sample.c:35]   --->   Operation 14 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sum_cast = zext i11 %sum to i64" [sample.c:35]   --->   Operation 15 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%uniformbytes_addr = getelementptr [1400 x i8]* %uniformbytes, i64 0, i64 %sum_cast" [sample.c:35]   --->   Operation 16 'getelementptr' 'uniformbytes_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%uniformbytes_load = load i8* %uniformbytes_addr, align 1" [sample.c:35]   --->   Operation 17 'load' 'uniformbytes_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 700" [sample.c:37]   --->   Operation 18 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [sample.c:37]   --->   Operation 19 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [sample.c:38]   --->   Operation 20 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 21 [1/2] (2.77ns)   --->   "%uniformbytes_load = load i8* %uniformbytes_addr, align 1" [sample.c:35]   --->   Operation 21 'load' 'uniformbytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i8 %uniformbytes_load to i4" [poly.c:5->sample.c:35]   --->   Operation 22 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %uniformbytes_load, i32 4, i32 7)" [poly.c:11->sample.c:35]   --->   Operation 23 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_308_i_cast = zext i4 %tmp_4 to i5" [poly.c:11->sample.c:35]   --->   Operation 24 'zext' 'tmp_308_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_309_i_cast = zext i4 %tmp_9 to i5" [poly.c:11->sample.c:35]   --->   Operation 25 'zext' 'tmp_309_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.49ns)   --->   "%tmp_5 = add i4 %tmp_4, %tmp_9" [poly.c:11->sample.c:35]   --->   Operation 26 'add' 'tmp_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.49ns)   --->   "%r = add i5 %tmp_309_i_cast, %tmp_308_i_cast" [poly.c:11->sample.c:35]   --->   Operation 27 'add' 'r' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r, i32 2, i32 4)" [poly.c:12->sample.c:35]   --->   Operation 28 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_310_i_cast = zext i3 %tmp_7 to i4" [poly.c:12->sample.c:35]   --->   Operation 29 'zext' 'tmp_310_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %uniformbytes_load to i2" [sample.c:35]   --->   Operation 30 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %uniformbytes_load, i32 4, i32 5)" [sample.c:35]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.20ns)   --->   "%fold1_i_cast = add i2 %tmp_2, %tmp_10" [poly.c:12->sample.c:35]   --->   Operation 32 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_311_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->sample.c:35]   --->   Operation 33 'zext' 'tmp_311_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.34ns)   --->   "%r_1 = add i4 %tmp_311_i_cast, %tmp_310_i_cast" [poly.c:12->sample.c:35]   --->   Operation 34 'add' 'r_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_1, i32 2, i32 3)" [poly.c:13->sample.c:35]   --->   Operation 35 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_312_i_cast = zext i2 %tmp_8 to i3" [poly.c:13->sample.c:35]   --->   Operation 36 'zext' 'tmp_312_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_5, i32 2, i32 3)" [poly.c:13->sample.c:35]   --->   Operation 37 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %fold1_i_cast, %tmp_3" [poly.c:13->sample.c:35]   --->   Operation 38 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_313_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->sample.c:35]   --->   Operation 39 'zext' 'tmp_313_i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.20ns)   --->   "%r_2 = add i3 %tmp_313_i_cast, %tmp_312_i_cast" [poly.c:13->sample.c:35]   --->   Operation 40 'add' 'r_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [sample.c:35]   --->   Operation 41 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_2" [poly.c:15->sample.c:35]   --->   Operation 42 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->sample.c:35]   --->   Operation 43 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%c_cast = select i1 %tmp_11, i3 -1, i3 0" [poly.c:16->sample.c:35]   --->   Operation 44 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i = and i3 %r_2, %c_cast" [poly.c:18->sample.c:35]   --->   Operation 45 'and' 'tmp_314_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_314_i_cast = zext i3 %tmp_314_i to i16" [poly.c:18->sample.c:35]   --->   Operation 46 'zext' 'tmp_314_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%not_tmp_37_i = xor i1 %tmp_11, true" [poly.c:16->sample.c:35]   --->   Operation 47 'xor' 'not_tmp_37_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_315_i_cast_cast = select i1 %not_tmp_37_i, i3 -1, i3 0" [poly.c:18->sample.c:35]   --->   Operation 48 'select' 'tmp_315_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i = and i3 %t, %tmp_315_i_cast_cast" [poly.c:18->sample.c:35]   --->   Operation 49 'and' 'tmp_316_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_317_i)   --->   "%tmp_316_i_cast = sext i3 %tmp_316_i to i16" [poly.c:18->sample.c:35]   --->   Operation 50 'sext' 'tmp_316_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_317_i = xor i16 %tmp_314_i_cast, %tmp_316_i_cast" [poly.c:18->sample.c:35]   --->   Operation 51 'xor' 'tmp_317_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%r_coeffs_addr_1 = getelementptr [701 x i16]* %r_coeffs, i64 0, i64 %tmp" [sample.c:35]   --->   Operation 52 'getelementptr' 'r_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.77ns)   --->   "store i16 %tmp_317_i, i16* %r_coeffs_addr_1, align 2" [sample.c:35]   --->   Operation 53 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 701> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [sample.c:34]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sample.c:34) [8]  (1.35 ns)

 <State 2>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sample.c:34) [8]  (0 ns)
	'add' operation ('sum', sample.c:35) [16]  (1.76 ns)
	'getelementptr' operation ('uniformbytes_addr', sample.c:35) [18]  (0 ns)
	'load' operation ('uniformbytes_load', sample.c:35) on array 'uniformbytes' [19]  (2.77 ns)

 <State 3>: 6.81ns
The critical path consists of the following:
	'load' operation ('uniformbytes_load', sample.c:35) on array 'uniformbytes' [19]  (2.77 ns)
	'add' operation ('r', poly.c:11->sample.c:35) [25]  (1.49 ns)
	'add' operation ('r', poly.c:12->sample.c:35) [32]  (1.35 ns)
	'add' operation ('r', poly.c:13->sample.c:35) [38]  (1.2 ns)

 <State 4>: 4.93ns
The critical path consists of the following:
	'add' operation ('t', poly.c:15->sample.c:35) [39]  (1.35 ns)
	'select' operation ('c_cast', poly.c:16->sample.c:35) [41]  (0 ns)
	'and' operation ('tmp_314_i', poly.c:18->sample.c:35) [42]  (0 ns)
	'xor' operation ('tmp_317_i', poly.c:18->sample.c:35) [48]  (0.813 ns)
	'store' operation (sample.c:35) of variable 'tmp_317_i', poly.c:18->sample.c:35 on array 'r_coeffs' [50]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
