# 4-taps-FFE-Equalizer
• Convert the Equalizer algorithm into block diagram.
• Design PU (Processing Units) and perform Fixed Point Analysis.
• Perform Hardware reuse using only 1 multiplier and 1 adder.
• Solving Clock Domain Crossing.
• Design Control unit with Finite State Machine.
• Prepare paper hardware design for the FFE block. 
• Pseudo code for this design.
