module T_FF(T,clk,q);
input T,clk;
output reg q;

initial q=0;

always@(posedge clk) begin
if(T==1)
    q=~q;
else    
    q=q; 
end

endmodule
