Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep 30 21:07:03 2025
| Host         : Emanuel running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   159 |
|    Minimum number of control sets                        |   159 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   546 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   159 |
| >= 0 to < 4        |    64 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     4 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             331 |          127 |
| No           | No                    | Yes                    |             109 |           37 |
| No           | Yes                   | No                     |             311 |          113 |
| Yes          | No                    | No                     |             363 |          102 |
| Yes          | No                    | Yes                    |             220 |           78 |
| Yes          | Yes                   | No                     |            1112 |          397 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                           |                                                                                 Enable Signal                                                                                 |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/status[TSR]0                                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/Use_Async_Reset.sync_reset_reg |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata1]_0                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset22_out                                     |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Functional_Reset                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/ex_bt_hit_hold                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                  |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                               |                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_100_in                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/lopt_3                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                             |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_100_in                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.register_write_cmd_reg_0                   |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_step_TClk_i_1_n_0                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_0                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Counters.mcountinhibit_reg[CY]0                                                                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_Trigger.tdata1_all[0][dmode]1                                                                            | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
| ~design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                               |                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dcsr]_0[0]                                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_100_in                                                                       | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/do_new_dbg_instr                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_i_2_n_0                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                          |                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                               |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                               |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                             |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0 |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[132]_i_1_n_0 |                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/sample_stb_reg[0]                                                                        | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mcause][0]                        | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.sel_dmi_i_1_n_0                                                                                               |                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.ir[4]_i_1_n_0                                                                                                 |                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_109_in                                                                       |                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/TX_FIFO_Reset                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/RX_FIFO_Reset                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                               | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                      |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                          | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/fifo_wr                                                                                                 |                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                             |                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                3 |              8 |         2.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tap_cnt_ok_reg[0]                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.tms_ok                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                       |                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                               |                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/jump_logic_I1/MB_MUXCY_EX_Jump2/Using_FPGA.Native_I2_2[0]                                                    | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native[0]                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/E[0]                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                3 |             15 |         5.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmistat15_out                                                                                                                  |                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/E[0]                                                                                     | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                            |               11 |             18 |         1.64 |
|  design_1_i/mdm_1/U0/Use_JTAG_BSCAN.BUFG_JTAG_TCK/Use_JTAG_BSCAN.tck_int                         |                                                                                                                                                                               |                                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/PreFetch_Buffer_I/INSTR_BUFFER_I1/SR[0]                                                  |                9 |             20 |         2.22 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |                                                                                                                                                                               |                                                                                                                                                           |               10 |             20 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG                                                     |                                                                                                                                                                               | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_JTAG_BSCAN.id_flag_reg                                                                                             |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[12].OF_Piperun_Stage/MUXCY_I/ex_cmul_op_i                                      |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                          |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mepc][0]                          | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mtvec]_0[0]                                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               12 |             30 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                          |                9 |             30 |         3.33 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data0_write_reg0                                                               |                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/health_ok_reg[0]                                                                         | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                  | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Data_Flow_Logic_I/WB_MEM_Result0                                                                  |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/out_valid_reg_0[0]                                                                       | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                 |                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[dpc]_0[0]                                                                                   | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[1]                                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[1]                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/progbuf0_reg0                                                                  |                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[tdata2]_0[0]                                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mscratch]_0[0]                                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/No_Short_Pipe_5.Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst/ex_Sel_CSR_i_reg[mtval][0]                         | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/register_read_cmd                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[mcycleh]_1[0]                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_rvalid                                                                           | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/ex_Sel_CSR_i_reg[minstret]_1[0]                                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                 |                                                                                                                                                           |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0   |                                                                                                                                                           |               12 |             38 |         3.17 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/dmcontrol_read_2                                                                                                               |                                                                                                                                                           |                7 |             40 |         5.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |               10 |             40 |         4.00 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.capture_dtm_reg_0                                                                                             |                                                                                                                                                           |               15 |             42 |         2.80 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.idcode_3                                                                                                      |                                                                                                                                                           |                7 |             46 |         6.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Use_Debug_Logic.Master_Core.Debug_Perf/if_missed_fetch_reg                                                            |                                                                                                                                                           |                6 |             46 |         7.67 |
|  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_DRCK/Using_FPGA.Native_0   |                                                                                                                                                                               |                                                                                                                                                           |               20 |             59 |         2.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/update_range_reg                                                                                             | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |               21 |             64 |         3.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/E[0]                                                                                          | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |               20 |             64 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/u_vn/acc_cnt_reg[2][0]                                                                        | design_1_i/axi_trng_0/inst/axi_trng_slave_lite_v1_0_S00_AXI_inst/trng_core_inst/SR[0]                                                                     |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                 | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               45 |            120 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Serial_Dbg_Intf.register_write_cmd_reg                                                                       |                                                                                                                                                           |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               42 |            133 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              | design_1_i/microblaze_riscv_0/U0/riscv_core_I/Base.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                | design_1_i/microblaze_riscv_0/U0/riscv_core_I/sync_reset                                                                                                  |               73 |            191 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                              |                                                                                                                                                                               |                                                                                                                                                           |               88 |            226 |         2.57 |
+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


