/* Generated by Yosys livehd+0.9+ */

module hier_tuple_nested_if2(en, \foo.a , \foo.b );
  wire [4:0] \_._tg_out_%foo_a_4 ;
  wire [4:0] \_._tg_out_%foo_a_6 ;
  wire [4:0] \_._tg_out_%foo_b_2 ;
  wire [4:0] \_._tg_out_%foo_b_4 ;
  wire ___f_0;
  wire ___g_0;
  input [1:0] en;
  output [4:0] \foo.a ;
  output [4:0] \foo.b ;
  wire lg_0;
  wire [1:0] lg_1;
  wire [3:0] lg_10;
  wire [4:0] lg_13;
  wire [4:0] lg_16;
  wire [4:0] lg_2;
  wire [4:0] lg_3;
  wire [4:0] lg_4;
  wire [2:0] lg_5;
  wire [4:0] lg_6;
  wire [4:0] lg_7;
  wire [3:0] lg_8;
  assign ___g_0 = $signed(2'h1) == $signed(en);
  assign \_._tg_out_%foo_a_4  = ___g_0 ? 5'h0b : 5'h0c;
  assign \_._tg_out_%foo_b_2  = ___g_0 ? 5'h00 : 5'h0c;
  assign \_._tg_out_%foo_a_6  = ___f_0 ? 5'h0a : \_._tg_out_%foo_a_4 ;
  assign \_._tg_out_%foo_b_4  = ___f_0 ? 5'h00 : \_._tg_out_%foo_b_2 ;
  assign ___f_0 = ! $signed({ 2'h0, en });
  assign lg_16 = 5'h00;
  assign lg_13 = 5'h00;
  assign lg_10 = { 2'h0, en };
  assign lg_8 = { 2'h0, en };
  assign lg_7 = \_._tg_out_%foo_b_2 ;
  assign lg_6 = \_._tg_out_%foo_a_4 ;
  assign lg_5 = { 1'h0, en };
  assign lg_4 = 5'h0c;
  assign lg_3 = 5'h0b;
  assign lg_2 = 5'h0a;
  assign lg_1 = 2'h1;
  assign lg_0 = 1'h0;
  assign \foo.b  = \_._tg_out_%foo_b_4 ;
  assign \foo.a  = \_._tg_out_%foo_a_6 ;
endmodule
