<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/lpc2387/include/lpc23xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_f6a522871b58891280ca387acb37e021.html">lpc2387</a></li><li class="navelem"><a class="el" href="dir_b33ddc36a961703f26a52d7182fa0825.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">lpc23xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="lpc23xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *   LPC23xx.h:  Header file for NXP LPC23xx/24xx Family Microprocessors</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *   The header file is the super set of all hardware definition of the</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   peripherals for the LPC23xx/24xx family microprocessor.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Copyright(C) 2006, NXP Semiconductor</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *   All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *   History</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   2005.10.01  ver 1.00    Prelimnary version, first Release</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *   2007.05.17  ver 1.01    several corrections</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LPC23XX_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LPC23XX_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">   27</a></span>&#160;<span class="preprocessor">#define REG32       volatile uint32_t</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Vectored Interrupt Controller (VIC) */</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aedb90f2fcd42eef8780d28659fbdf3ce">   30</a></span>&#160;<span class="preprocessor">#define VIC_BASE_ADDR   0xFFFFF000</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0b5f296231f7e211bddb891e7ee2d9d0">   31</a></span>&#160;<span class="preprocessor">#define VICIRQStatus   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aed6e6e2e1a790d696d8aed8960214271">   32</a></span>&#160;<span class="preprocessor">#define VICFIQStatus   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a203c9a566caee3fb243e45e1dee0aee5">   33</a></span>&#160;<span class="preprocessor">#define VICRawIntr     (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a87f793a1b9254ca2dec755c61184a715">   34</a></span>&#160;<span class="preprocessor">#define VICIntSelect   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x00C))</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">   35</a></span>&#160;<span class="preprocessor">#define VICIntEnable   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x010))</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1b9a57c489e3049aa04f77fbdc85b824">   36</a></span>&#160;<span class="preprocessor">#define VICIntEnClr    (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x014))</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af9c817ab549e08440ad18a4bf117a321">   37</a></span>&#160;<span class="preprocessor">#define VICSoftInt     (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x018))</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a72d8c7fd4ffe5a7330f1708e7670b22e">   38</a></span>&#160;<span class="preprocessor">#define VICSoftIntClr  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x01C))</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a90c4ee6fd15e5853fcea07b093301531">   39</a></span>&#160;<span class="preprocessor">#define VICProtection  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a685c962e0d90e61a510a2de1f2c85748">   40</a></span>&#160;<span class="preprocessor">#define VICSWPrioMask  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a85e25e831bb24ac9ce421e68abb6a6ed">   42</a></span>&#160;<span class="preprocessor">#define VICVectAddr0   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a91b399987809e91fa1a0d93dc8e2e680">   43</a></span>&#160;<span class="preprocessor">#define VICVectAddr1   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aef69ec5e987e5037ba5085f79f2c2b06">   44</a></span>&#160;<span class="preprocessor">#define VICVectAddr2   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x108))</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a84e7299ab92f39cd939911e6c0bdd237">   45</a></span>&#160;<span class="preprocessor">#define VICVectAddr3   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x10C))</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aaed00aa5190e457cecf1dba76db581e5">   46</a></span>&#160;<span class="preprocessor">#define VICVectAddr4   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x110))</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac91b56fa64c1df1ee10d3f16f9759b03">   47</a></span>&#160;<span class="preprocessor">#define VICVectAddr5   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x114))</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4eb76fd8bd712b5a509de4b6346906e0">   48</a></span>&#160;<span class="preprocessor">#define VICVectAddr6   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x118))</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a54c71fa6073afd8e01c8284049ee1b30">   49</a></span>&#160;<span class="preprocessor">#define VICVectAddr7   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x11C))</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a35dd7bc378e38d32531c13b659f2635c">   50</a></span>&#160;<span class="preprocessor">#define VICVectAddr8   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x120))</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a87a152c7325c92e2dfda4345a47df90f">   51</a></span>&#160;<span class="preprocessor">#define VICVectAddr9   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x124))</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abdb80dc27da98460a7ecd37f86bae79b">   52</a></span>&#160;<span class="preprocessor">#define VICVectAddr10  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x128))</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a248f13b37d0ff6933c5df70a7f4d97a5">   53</a></span>&#160;<span class="preprocessor">#define VICVectAddr11  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x12C))</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8320e9fafd212820fa231355ef3560d7">   54</a></span>&#160;<span class="preprocessor">#define VICVectAddr12  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x130))</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a31c626ea441d4118c78ed6493a586d2a">   55</a></span>&#160;<span class="preprocessor">#define VICVectAddr13  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x134))</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a37bc90e0836e00ed1a3e0b4c543cfc0e">   56</a></span>&#160;<span class="preprocessor">#define VICVectAddr14  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x138))</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af638016eb18c545b198b4cfa387b16d8">   57</a></span>&#160;<span class="preprocessor">#define VICVectAddr15  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x13C))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6e97ec095f58cc4d5df581755d7c3e31">   58</a></span>&#160;<span class="preprocessor">#define VICVectAddr16  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x140))</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8c5eaff0305eb6e4cfd27b827c87e99e">   59</a></span>&#160;<span class="preprocessor">#define VICVectAddr17  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x144))</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af39b3bd1a84e35f274b0d5664b080459">   60</a></span>&#160;<span class="preprocessor">#define VICVectAddr18  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x148))</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9ac18dabe66a0657ed4de95d09c57d35">   61</a></span>&#160;<span class="preprocessor">#define VICVectAddr19  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x14C))</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a557042fbfea44babfb02f1fa92551f66">   62</a></span>&#160;<span class="preprocessor">#define VICVectAddr20  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x150))</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2d3c87a6813b8eb0f73f506b8b95e96f">   63</a></span>&#160;<span class="preprocessor">#define VICVectAddr21  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x154))</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa29860ba98ed39eddebd69fbfa97fa02">   64</a></span>&#160;<span class="preprocessor">#define VICVectAddr22  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x158))</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9e01fa22d6cbf6cb0b7f9980d9c041b0">   65</a></span>&#160;<span class="preprocessor">#define VICVectAddr23  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x15C))</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a801a680006e01bb97dc4aa4e413396f6">   66</a></span>&#160;<span class="preprocessor">#define VICVectAddr24  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x160))</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1ab788269b348588e55e04015397c4dd">   67</a></span>&#160;<span class="preprocessor">#define VICVectAddr25  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x164))</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a93a9f7f63ff85a943af27d36c601e517">   68</a></span>&#160;<span class="preprocessor">#define VICVectAddr26  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x168))</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afc8880f1c35f1da42fbc52b3cb3d16a9">   69</a></span>&#160;<span class="preprocessor">#define VICVectAddr27  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x16C))</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a688d705b146ef3c8f0f962e4c6675fd0">   70</a></span>&#160;<span class="preprocessor">#define VICVectAddr28  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x170))</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af153a9c71a96b501a092a51e512f35f6">   71</a></span>&#160;<span class="preprocessor">#define VICVectAddr29  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x174))</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a89fd6004b8053d203d7876e9f6189ca8">   72</a></span>&#160;<span class="preprocessor">#define VICVectAddr30  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x178))</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a00d717151504cf263dcb2ebb52d869e5">   73</a></span>&#160;<span class="preprocessor">#define VICVectAddr31  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x17C))</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* The name convention below is from previous LPC2000 family MCUs, in LPC23xx/24xx,</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">these registers are known as &quot;VICVectPriority(x)&quot;. */</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae961eb169504c288c6dde700cb22ad9d">   77</a></span>&#160;<span class="preprocessor">#define VICVectCntl0   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af980f3940ea754ed55a5fc4c03ef0cfc">   78</a></span>&#160;<span class="preprocessor">#define VICVectCntl1   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x204))</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a68559aeb6c616c21cf0a7ca2b45e6d86">   79</a></span>&#160;<span class="preprocessor">#define VICVectCntl2   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x208))</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4648491c1ec088cce9ceea645e3d37e4">   80</a></span>&#160;<span class="preprocessor">#define VICVectCntl3   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x20C))</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad0adf6ad032d15c0037847ae75566ec0">   81</a></span>&#160;<span class="preprocessor">#define VICVectCntl4   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x210))</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9f116183d40b4a9585cca57bd9d09840">   82</a></span>&#160;<span class="preprocessor">#define VICVectCntl5   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x214))</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aece37c162ea5f92ff264ef2196a52cec">   83</a></span>&#160;<span class="preprocessor">#define VICVectCntl6   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x218))</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a40a8f847b0850756329c300ce44bbaa8">   84</a></span>&#160;<span class="preprocessor">#define VICVectCntl7   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x21C))</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a55088be1796d8867bccefa3bbc96cc19">   85</a></span>&#160;<span class="preprocessor">#define VICVectCntl8   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x220))</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a98376ab4397e2e74e3bfbba47c31fd09">   86</a></span>&#160;<span class="preprocessor">#define VICVectCntl9   (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x224))</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a44df4b336fdff59ae4f295bc868ad772">   87</a></span>&#160;<span class="preprocessor">#define VICVectCntl10  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x228))</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a67335d6c6e9f14623c5a64affaae1f23">   88</a></span>&#160;<span class="preprocessor">#define VICVectCntl11  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x22C))</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afb76fc13097f1af464cf7331d65f47d1">   89</a></span>&#160;<span class="preprocessor">#define VICVectCntl12  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x230))</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a580f2266da12ca1dde894210d889aa9c">   90</a></span>&#160;<span class="preprocessor">#define VICVectCntl13  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x234))</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a60b77dd5c21c12eac25a4499c0e24a12">   91</a></span>&#160;<span class="preprocessor">#define VICVectCntl14  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x238))</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2a928833f763b758dd09edabc7982bc5">   92</a></span>&#160;<span class="preprocessor">#define VICVectCntl15  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x23C))</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa069d0a454ae6cdb6e953c06b8e91ba6">   93</a></span>&#160;<span class="preprocessor">#define VICVectCntl16  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x240))</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a840b97a4eb92ee88c488aecdcd4869a8">   94</a></span>&#160;<span class="preprocessor">#define VICVectCntl17  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x244))</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3734ba9ce1ede5ba56b4801730ad0e91">   95</a></span>&#160;<span class="preprocessor">#define VICVectCntl18  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x248))</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af5a364627437ba4cd47b6c6abaf3f50e">   96</a></span>&#160;<span class="preprocessor">#define VICVectCntl19  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x24C))</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4117958218819728fca13af23cf643c7">   97</a></span>&#160;<span class="preprocessor">#define VICVectCntl20  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x250))</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aabac54920ca9f129e3c436971ff8e1fb">   98</a></span>&#160;<span class="preprocessor">#define VICVectCntl21  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x254))</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1dd81b39a355d22324145b375661503c">   99</a></span>&#160;<span class="preprocessor">#define VICVectCntl22  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x258))</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afdb8c66f7b6a812ba777d55d92bd2a66">  100</a></span>&#160;<span class="preprocessor">#define VICVectCntl23  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x25C))</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1f033a2b9494597a9dd94234090f62ba">  101</a></span>&#160;<span class="preprocessor">#define VICVectCntl24  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x260))</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a96c3194124e377fd2410e993ac057608">  102</a></span>&#160;<span class="preprocessor">#define VICVectCntl25  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x264))</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a97c123856c44a9f9d2ce123334961e39">  103</a></span>&#160;<span class="preprocessor">#define VICVectCntl26  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x268))</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a730f5b186a94f8f5075e79bdeabce93a">  104</a></span>&#160;<span class="preprocessor">#define VICVectCntl27  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x26C))</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a40ae9eeb6c1afae5806d8ac93a74855b">  105</a></span>&#160;<span class="preprocessor">#define VICVectCntl28  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x270))</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0518ef9cd784ebb911accae5e594c3e7">  106</a></span>&#160;<span class="preprocessor">#define VICVectCntl29  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x274))</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad14fd2d492c383a04c95ea1b22933afa">  107</a></span>&#160;<span class="preprocessor">#define VICVectCntl30  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x278))</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a595875835ba7047a99e0d1d8dff6f66d">  108</a></span>&#160;<span class="preprocessor">#define VICVectCntl31  (*(volatile unsigned long *)(VIC_BASE_ADDR + 0x27C))</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">  110</a></span>&#160;<span class="preprocessor">#define VICVectAddr    (*(volatile unsigned long *)(VIC_BASE_ADDR + 0xF00))</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Pin Connect Block */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a268889045f30d5285d20a97336e72ee6">  114</a></span>&#160;<span class="preprocessor">#define PINSEL_BASE_ADDR    0xE002C000</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aff215b5e0d11d5a47354ecfad12a8902">  115</a></span>&#160;<span class="preprocessor">#define PINSEL0        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a030997bacf62a695152879b6be44c84c">  116</a></span>&#160;<span class="preprocessor">#define PINSEL1        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac43539e28c63bbab43998e0fde66a96f">  117</a></span>&#160;<span class="preprocessor">#define PINSEL2        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4f3826d0ca626fa50121b165841ece9e">  118</a></span>&#160;<span class="preprocessor">#define PINSEL3        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4f66e285e1b0ae7dbed4910861054c9e">  119</a></span>&#160;<span class="preprocessor">#define PINSEL4        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a18b6991e5ddafcacf3d1e1bcbae85376">  120</a></span>&#160;<span class="preprocessor">#define PINSEL5        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa39cd7997821dceab9766644b7cea17d">  121</a></span>&#160;<span class="preprocessor">#define PINSEL6        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3802e1e7e5b5f02dbdbe1a45024c9c4b">  122</a></span>&#160;<span class="preprocessor">#define PINSEL7        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ace0afbbeb6f1b02f248d18495c29f8e3">  123</a></span>&#160;<span class="preprocessor">#define PINSEL8        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1b77a28a614a6cde822e2b44421d1e1d">  124</a></span>&#160;<span class="preprocessor">#define PINSEL9        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5cd1476b3d8d84a10c46adc7a8feacb0">  125</a></span>&#160;<span class="preprocessor">#define PINSEL10       (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a38059134b0adaf25bb64ab021edfd5f4">  127</a></span>&#160;<span class="preprocessor">#define PINMODE0        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a289acb166f43c92d5a506cd01ecdfbc7">  128</a></span>&#160;<span class="preprocessor">#define PINMODE1        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1e102735ca34f2a7ad80d4057ca63e8f">  129</a></span>&#160;<span class="preprocessor">#define PINMODE2        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a69d534398605c600c32cda2def1a8f3a">  130</a></span>&#160;<span class="preprocessor">#define PINMODE3        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8c91299d8c6d1fb5a20d2177ecfd710b">  131</a></span>&#160;<span class="preprocessor">#define PINMODE4        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5b545bfce7db8fd8bff1c273fd7d600e">  132</a></span>&#160;<span class="preprocessor">#define PINMODE5        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a15392f94e9172cb6001a9b54daada614">  133</a></span>&#160;<span class="preprocessor">#define PINMODE6        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad37cfb0eec829077f70eb760b3c6ccfd">  134</a></span>&#160;<span class="preprocessor">#define PINMODE7        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab7df7007a47ee536c0d1d14efff86333">  135</a></span>&#160;<span class="preprocessor">#define PINMODE8        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0a3b528e1f404977b12768942447edd0">  136</a></span>&#160;<span class="preprocessor">#define PINMODE9        (*(volatile unsigned long *)(PINSEL_BASE_ADDR + 0x64))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* General Purpose Input/Output (GPIO) */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a45d36b41a075f38c101d52a2224aede5">  139</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDR      0xE0028000</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a38dd0b36089ddc91a9a8d160a14deef0">  140</a></span>&#160;<span class="preprocessor">#define IOPIN0         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a79680f9f3b6f1f765ceb5849fe3e520d">  141</a></span>&#160;<span class="preprocessor">#define IOSET0         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a70f12b6d0574a6a3d095821f4d73de9d">  142</a></span>&#160;<span class="preprocessor">#define IODIR0         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8e6cb3bf6e92bcdbc07735e17e072cf2">  143</a></span>&#160;<span class="preprocessor">#define IOCLR0         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aee913e602697110f987df4de4d0df5f8">  144</a></span>&#160;<span class="preprocessor">#define IOPIN1         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a099509e8cdef2dd5640479b951473b0a">  145</a></span>&#160;<span class="preprocessor">#define IOSET1         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a44e84c559a5497e4711e141d5a8e937c">  146</a></span>&#160;<span class="preprocessor">#define IODIR1         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a23d17def1b57a0912085f27bbce2b330">  147</a></span>&#160;<span class="preprocessor">#define IOCLR1         (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* GPIO Interrupt Registers */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac2b14f92eab4bbacd775af479d7cfdd3">  150</a></span>&#160;<span class="preprocessor">#define IO0_INT_EN_R    (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2208381949194e24420c9d584eea88e4">  151</a></span>&#160;<span class="preprocessor">#define IO0_INT_EN_F    (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a313880e4c3cede17ff2015ab2220ad5e">  152</a></span>&#160;<span class="preprocessor">#define IO0_INT_STAT_R  (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x84))</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a08c3000f2dc23099e6ab9c6bb57376a7">  153</a></span>&#160;<span class="preprocessor">#define IO0_INT_STAT_F  (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x88))</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1fddaca6d2c33db9df5cf5843e24ff6b">  154</a></span>&#160;<span class="preprocessor">#define IO0_INT_CLR     (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x8C))</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a366c6c71bcd778d269d488f611d90ac1">  156</a></span>&#160;<span class="preprocessor">#define IO2_INT_EN_R    (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0xB0))</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6797ac769fb9313a0ca4b0e83424800a">  157</a></span>&#160;<span class="preprocessor">#define IO2_INT_EN_F    (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0xB4))</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aab00d66e6b869ddbc2d337b9f59d5fb8">  158</a></span>&#160;<span class="preprocessor">#define IO2_INT_STAT_R  (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0xA4))</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4ae5188d05b923d9d11b52b08300fd60">  159</a></span>&#160;<span class="preprocessor">#define IO2_INT_STAT_F  (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0xA8))</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abfd5d9af00cd97db6b054d78f4fe866b">  160</a></span>&#160;<span class="preprocessor">#define IO2_INT_CLR     (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0xAC))</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a200fc46de858bb2357b2fd9879bede0b">  162</a></span>&#160;<span class="preprocessor">#define IO_INT_STAT     (*(volatile unsigned long *)(GPIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a60a0e564a0f3d5f16c39e84a262650e1">  164</a></span>&#160;<span class="preprocessor">#define PARTCFG_BASE_ADDR       0x3FFF8000</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2b789c9fbacae63df8f5366cbb11bc01">  165</a></span>&#160;<span class="preprocessor">#define PARTCFG        (*(volatile unsigned long *)(PARTCFG_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Fast I/O setup */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3fbba921d157c2d51789d17deb312173">  168</a></span>&#160;<span class="preprocessor">#define FIO_BASE_ADDR       0x3FFFC000</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5ecdb9b0bd11b7dfefb4decf8337ccbd">  169</a></span>&#160;<span class="preprocessor">#define FIO0DIR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0af2c8f6a95a766b32d8709fafac6baa">  170</a></span>&#160;<span class="preprocessor">#define FIO0MASK       (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aafe04ef1d09547bd16547b800b4df5a1">  171</a></span>&#160;<span class="preprocessor">#define FIO0PIN        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeb77ecb736828882a0b80e33a7adf644">  172</a></span>&#160;<span class="preprocessor">#define FIO0SET        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a32e958c8a285f756cd11f3f340f6494c">  173</a></span>&#160;<span class="preprocessor">#define FIO0CLR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aae81a3484deff18fa81de0ac8de3ab40">  175</a></span>&#160;<span class="preprocessor">#define FIO1DIR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a13f214cea0d3f874820bd4548c46a7f0">  176</a></span>&#160;<span class="preprocessor">#define FIO1MASK       (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab97ddb2da2dd1db899d7b4750548f798">  177</a></span>&#160;<span class="preprocessor">#define FIO1PIN        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa94d97e600385d0fde769e11f302cd1c">  178</a></span>&#160;<span class="preprocessor">#define FIO1SET        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abcc77d889363cff115e5a530fa76625f">  179</a></span>&#160;<span class="preprocessor">#define FIO1CLR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a75b59afafb28de1fa7107c3db1cbfc0a">  181</a></span>&#160;<span class="preprocessor">#define FIO2DIR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad27e95ce6805c27eef26ea73ceb023bd">  182</a></span>&#160;<span class="preprocessor">#define FIO2MASK       (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3231320a27b790a99f2d28fc5d32b33c">  183</a></span>&#160;<span class="preprocessor">#define FIO2PIN        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeb2827cc8f7918902c58cdc9960e840d">  184</a></span>&#160;<span class="preprocessor">#define FIO2SET        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1195f7a120c7cb4f8fbb23b72e8ec037">  185</a></span>&#160;<span class="preprocessor">#define FIO2CLR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1083e6b4f9db146360ddd0dcd0a9dd39">  187</a></span>&#160;<span class="preprocessor">#define FIO3DIR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9f4d031bd0cbecf049e020fbd3b85944">  188</a></span>&#160;<span class="preprocessor">#define FIO3MASK       (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3656d6446be846bded1ddf3bbb1f069c">  189</a></span>&#160;<span class="preprocessor">#define FIO3PIN        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7b26871215344e5a9df44d7093240432">  190</a></span>&#160;<span class="preprocessor">#define FIO3SET        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab64a776a181a354a850222009357a294">  191</a></span>&#160;<span class="preprocessor">#define FIO3CLR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af2517ae60d5d5039a5218bcd6a4ca3d1">  193</a></span>&#160;<span class="preprocessor">#define FIO4DIR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a58bbc88f8e37e7c69525a3ed50b13647">  194</a></span>&#160;<span class="preprocessor">#define FIO4MASK       (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeaa168fd9ed723f7755daeb0ada32477">  195</a></span>&#160;<span class="preprocessor">#define FIO4PIN        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3ea2ecaf667403aca71e0fee158e7e4a">  196</a></span>&#160;<span class="preprocessor">#define FIO4SET        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x98))</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6a284339302a53d41530effeafb6663d">  197</a></span>&#160;<span class="preprocessor">#define FIO4CLR        (*(volatile unsigned long *)(FIO_BASE_ADDR + 0x9C))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* FIOs can be accessed through WORD, HALF-WORD or BYTE. */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6024dedde806219cdc13ac2448e517f7">  200</a></span>&#160;<span class="preprocessor">#define FIO0DIR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1a942184d612559007652f84d7fcc00d">  201</a></span>&#160;<span class="preprocessor">#define FIO1DIR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8371e85b27106e24eed2eec806e7572e">  202</a></span>&#160;<span class="preprocessor">#define FIO2DIR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5f205c99308d4ac53c7e8f9f704c22d9">  203</a></span>&#160;<span class="preprocessor">#define FIO3DIR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a473fa5dff65f2dce6df3dec0df12e50b">  204</a></span>&#160;<span class="preprocessor">#define FIO4DIR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0dfe53d7d7743664b3661fb5c888172a">  206</a></span>&#160;<span class="preprocessor">#define FIO0DIR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01))</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a159bb9da759f2f36aeef50fada446657">  207</a></span>&#160;<span class="preprocessor">#define FIO1DIR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x21))</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae43619d20b6cccbf77b38cb51974afe1">  208</a></span>&#160;<span class="preprocessor">#define FIO2DIR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x41))</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afa11b3434e555dbce7d5aa9df45566fc">  209</a></span>&#160;<span class="preprocessor">#define FIO3DIR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x61))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa521f372891546d25444f54a4043d7aa">  210</a></span>&#160;<span class="preprocessor">#define FIO4DIR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x81))</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5e3ec787332d7951da3cab7d423546c8">  212</a></span>&#160;<span class="preprocessor">#define FIO0DIR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x02))</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad4cbd7ccd3a8071640f1aa70e1b84a7f">  213</a></span>&#160;<span class="preprocessor">#define FIO1DIR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x22))</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8ea51f180c8cb3805e3c90044ed347d9">  214</a></span>&#160;<span class="preprocessor">#define FIO2DIR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x42))</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1a2e932c711dcc7ecb0184960fe6f347">  215</a></span>&#160;<span class="preprocessor">#define FIO3DIR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x62))</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0822392d43703e9465dca05f0ec1e15e">  216</a></span>&#160;<span class="preprocessor">#define FIO4DIR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x82))</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8c8521bfec602f183efe5b47b2ed3a15">  218</a></span>&#160;<span class="preprocessor">#define FIO0DIR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03))</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6db1499e58ca946b6eff6ce343e67db4">  219</a></span>&#160;<span class="preprocessor">#define FIO1DIR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x23))</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad7b5dc8c40c055c156ce404bc0107618">  220</a></span>&#160;<span class="preprocessor">#define FIO2DIR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x43))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6874a477197f78f8c2cc972504c0e048">  221</a></span>&#160;<span class="preprocessor">#define FIO3DIR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x63))</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7cacd6b16884af9f0d85a723d8770f40">  222</a></span>&#160;<span class="preprocessor">#define FIO4DIR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x83))</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae46f211e46ed9a330348610e6f701f5d">  224</a></span>&#160;<span class="preprocessor">#define FIO0DIRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a11c9b313fe29cafb60b35be032da8258">  225</a></span>&#160;<span class="preprocessor">#define FIO1DIRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a30dfe33bb4f437db23a506fa25c8b6a2">  226</a></span>&#160;<span class="preprocessor">#define FIO2DIRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2c0860fd431e8f93de0789cb5d8c0031">  227</a></span>&#160;<span class="preprocessor">#define FIO3DIRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab8f76a61eae7f51bec492981fd9cd538">  228</a></span>&#160;<span class="preprocessor">#define FIO4DIRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5ab399175bcc80582dee4c2ade4692b4">  230</a></span>&#160;<span class="preprocessor">#define FIO0DIRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x02))</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8fe45ace67d60ccfaa65df5efc476ab4">  231</a></span>&#160;<span class="preprocessor">#define FIO1DIRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x22))</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4ee4e0d9bb8165572c77a3378bffd977">  232</a></span>&#160;<span class="preprocessor">#define FIO2DIRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x42))</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad10fae6c925cf5be068b8673e6abbaaa">  233</a></span>&#160;<span class="preprocessor">#define FIO3DIRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x62))</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a49b2d3face4748f3d72da9ba73d787d7">  234</a></span>&#160;<span class="preprocessor">#define FIO4DIRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x82))</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad35d1ee2bef886f2842bf4e98a3f4d9c">  236</a></span>&#160;<span class="preprocessor">#define FIO0MASK0      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a494315aaa4ca12914bf9e48c178165a4">  237</a></span>&#160;<span class="preprocessor">#define FIO1MASK0      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae462d5441867fc184e7d1ef60fab6fe1">  238</a></span>&#160;<span class="preprocessor">#define FIO2MASK0      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3ee71b2112fef0e268adb0ab2ea267f2">  239</a></span>&#160;<span class="preprocessor">#define FIO3MASK0      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a142ac54bc7ffd35f5f211bfe69248342">  240</a></span>&#160;<span class="preprocessor">#define FIO4MASK0      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4ea9f0226332072fe73814da39048f77">  242</a></span>&#160;<span class="preprocessor">#define FIO0MASK1      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x11))</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a23d8ecf9a2e3242c6361700dbde85590">  243</a></span>&#160;<span class="preprocessor">#define FIO1MASK1      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x21))</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a01d4487de6b22ebb191d67ee5b0b7e58">  244</a></span>&#160;<span class="preprocessor">#define FIO2MASK1      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x51))</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab139db94fa56f733dae4803b012d1e9c">  245</a></span>&#160;<span class="preprocessor">#define FIO3MASK1      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x71))</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeaea4bf025e563b208ba6e22c2188d9a">  246</a></span>&#160;<span class="preprocessor">#define FIO4MASK1      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x91))</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a69c1024c4f3dcb64fe5f83d50f9b5497">  248</a></span>&#160;<span class="preprocessor">#define FIO0MASK2      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x12))</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4bceb523c4218fd7f93935a858a4335e">  249</a></span>&#160;<span class="preprocessor">#define FIO1MASK2      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x32))</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a631fa02329d50bf9185b874558bad783">  250</a></span>&#160;<span class="preprocessor">#define FIO2MASK2      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x52))</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a11920cb2a2e2e4234f171dcd702339a5">  251</a></span>&#160;<span class="preprocessor">#define FIO3MASK2      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x72))</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9f1f533a290a880070795d7da78e2c2b">  252</a></span>&#160;<span class="preprocessor">#define FIO4MASK2      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x92))</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a72e1bcc80ce43e9541ee5086b196881c">  254</a></span>&#160;<span class="preprocessor">#define FIO0MASK3      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x13))</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aac1512ad6a6fe8ebbec3514a3df2283c">  255</a></span>&#160;<span class="preprocessor">#define FIO1MASK3      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x33))</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0369667e6edce91f0fa7358386107d1a">  256</a></span>&#160;<span class="preprocessor">#define FIO2MASK3      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x53))</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a443186f6820d1df3087bb54379eb64de">  257</a></span>&#160;<span class="preprocessor">#define FIO3MASK3      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x73))</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a52cb51a91afbd14d9a3c493073b8e7a2">  258</a></span>&#160;<span class="preprocessor">#define FIO4MASK3      (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x93))</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2db09bd45262c4b0f82b228661fd520f">  260</a></span>&#160;<span class="preprocessor">#define FIO0MASKL      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abb6985eaf64b5c6f725139de681014fb">  261</a></span>&#160;<span class="preprocessor">#define FIO1MASKL      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9f3d1f6a875fa031efc1f4bab47330c2">  262</a></span>&#160;<span class="preprocessor">#define FIO2MASKL      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adca51b0d62b6b4fb0f91f7172babb516">  263</a></span>&#160;<span class="preprocessor">#define FIO3MASKL      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acf67278600b239c3841be08d1ce56286">  264</a></span>&#160;<span class="preprocessor">#define FIO4MASKL      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a099712b2e0a8661f3fd06310ca74313f">  266</a></span>&#160;<span class="preprocessor">#define FIO0MASKU      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x12))</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a15ed1c7f79c21c0c9db2dc71da3f8b3b">  267</a></span>&#160;<span class="preprocessor">#define FIO1MASKU      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x32))</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5078582ad6743fcbded1bf4537f937b8">  268</a></span>&#160;<span class="preprocessor">#define FIO2MASKU      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x52))</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a29b027901c8512e37e771d871834bbb6">  269</a></span>&#160;<span class="preprocessor">#define FIO3MASKU      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x72))</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abd33338c48984ab9b9292dc3ff7ecc3f">  270</a></span>&#160;<span class="preprocessor">#define FIO4MASKU      (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x92))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa3e502e416ce05215b358f63a6350458">  272</a></span>&#160;<span class="preprocessor">#define FIO0PIN0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adeaf8820052fbb192564488b179bca1d">  273</a></span>&#160;<span class="preprocessor">#define FIO1PIN0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa9dc80dbdb8986b4658c50fc2f5eb44e">  274</a></span>&#160;<span class="preprocessor">#define FIO2PIN0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af8a80d168e3d5cedcb57c0069b7a88f4">  275</a></span>&#160;<span class="preprocessor">#define FIO3PIN0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2fd9321de6912e95044c750b46d3b0f1">  276</a></span>&#160;<span class="preprocessor">#define FIO4PIN0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aec3cbb4aadad5e839c46a88e79235def">  278</a></span>&#160;<span class="preprocessor">#define FIO0PIN1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x15))</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4b0692dc48bc4d3a16033328b52e906f">  279</a></span>&#160;<span class="preprocessor">#define FIO1PIN1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x25))</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0819125e85bf212e84588420e5667771">  280</a></span>&#160;<span class="preprocessor">#define FIO2PIN1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x55))</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a08654d096e88cbe138ec2183a85bddce">  281</a></span>&#160;<span class="preprocessor">#define FIO3PIN1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x75))</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac6f041092aecda637317194e20a58012">  282</a></span>&#160;<span class="preprocessor">#define FIO4PIN1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x95))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae4a9055080bd8a0dd9fef4f84655eb1c">  284</a></span>&#160;<span class="preprocessor">#define FIO0PIN2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x16))</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab21e0d511fd82e21c2b735ad6ec4557f">  285</a></span>&#160;<span class="preprocessor">#define FIO1PIN2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x36))</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a86df478762c1956caf2a13ca6834a4f3">  286</a></span>&#160;<span class="preprocessor">#define FIO2PIN2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x56))</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1d07d582c228fd1a9a59db4ff7a802e9">  287</a></span>&#160;<span class="preprocessor">#define FIO3PIN2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x76))</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af28f4e832a2e032c5c33beede185f7d3">  288</a></span>&#160;<span class="preprocessor">#define FIO4PIN2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x96))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aac74bc09bb6be50be5a92f37bfaf368d">  290</a></span>&#160;<span class="preprocessor">#define FIO0PIN3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x17))</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2909af469021aec1dedf401fb5e897dc">  291</a></span>&#160;<span class="preprocessor">#define FIO1PIN3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x37))</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab355443de507ee270e170e1638be91a5">  292</a></span>&#160;<span class="preprocessor">#define FIO2PIN3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x57))</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a47e49a99283060d2e2d3edd8dc7e6632">  293</a></span>&#160;<span class="preprocessor">#define FIO3PIN3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x77))</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3c14758ee7e3f31e93bc2a22a5bce3a0">  294</a></span>&#160;<span class="preprocessor">#define FIO4PIN3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x97))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa1161c502a00e178f8c24181a0e103ba">  296</a></span>&#160;<span class="preprocessor">#define FIO0PINL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9372ee64b6e789f742e129da9e42612a">  297</a></span>&#160;<span class="preprocessor">#define FIO1PINL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a18cc1c96af692fd97fa400f184e9f88e">  298</a></span>&#160;<span class="preprocessor">#define FIO2PINL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a352387e998a9c63b15a0872ca6605015">  299</a></span>&#160;<span class="preprocessor">#define FIO3PINL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3b6aaa6cdfb258ee7687dbf060a068e5">  300</a></span>&#160;<span class="preprocessor">#define FIO4PINL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1a9929a7e790d5b40f0a5dc6be66ff05">  302</a></span>&#160;<span class="preprocessor">#define FIO0PINU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x16))</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a22a77fea5e7e96aeba1babd4b03bafc3">  303</a></span>&#160;<span class="preprocessor">#define FIO1PINU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x36))</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a17b04e8eb448c0cbe2640ce4be2178e2">  304</a></span>&#160;<span class="preprocessor">#define FIO2PINU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x56))</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3285eb90bb2c9c421ef5ced4ec9d0b8c">  305</a></span>&#160;<span class="preprocessor">#define FIO3PINU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x76))</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a74bd3f9fe632ef9509e61872910eef8c">  306</a></span>&#160;<span class="preprocessor">#define FIO4PINU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x96))</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abc5a21271607dc1426ccb7235f0ab03a">  308</a></span>&#160;<span class="preprocessor">#define FIO0SET0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2269431a4845fe3cb6706c7a5b8e6b0b">  309</a></span>&#160;<span class="preprocessor">#define FIO1SET0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a482b39dd84e6efeb9feda4b2cbee04ef">  310</a></span>&#160;<span class="preprocessor">#define FIO2SET0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae82aff10fb020c5d4038a538837bb254">  311</a></span>&#160;<span class="preprocessor">#define FIO3SET0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a95ff75140197f58af3d150612c5cff4f">  312</a></span>&#160;<span class="preprocessor">#define FIO4SET0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x98))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a18db7dcbbab1a6844772427d400c2b51">  314</a></span>&#160;<span class="preprocessor">#define FIO0SET1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x19))</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a456179014bc2a33838948af72631e49d">  315</a></span>&#160;<span class="preprocessor">#define FIO1SET1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x29))</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a10067222b27fd3a51cc2a25ec26766ef">  316</a></span>&#160;<span class="preprocessor">#define FIO2SET1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x59))</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af3de86493c7ff6d89f773b9f2ab212cb">  317</a></span>&#160;<span class="preprocessor">#define FIO3SET1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x79))</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad2972c8bcbd8365c08bd608622486003">  318</a></span>&#160;<span class="preprocessor">#define FIO4SET1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x99))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad55cb0e8ba1c48ebd940bc881439ac0d">  320</a></span>&#160;<span class="preprocessor">#define FIO0SET2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x1A))</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a36c1507b935d9d1f3bbd9eb467d41a5a">  321</a></span>&#160;<span class="preprocessor">#define FIO1SET2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x3A))</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a87a87b4e77d7624c626f601ff0089df6">  322</a></span>&#160;<span class="preprocessor">#define FIO2SET2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x5A))</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a10cb1e7dd2d40d8a6befeaf26e611abe">  323</a></span>&#160;<span class="preprocessor">#define FIO3SET2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x7A))</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6acfbf77608921bc4741f1090e50d7d3">  324</a></span>&#160;<span class="preprocessor">#define FIO4SET2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x9A))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a221919559cdc8c3496dfc395d9d59eb0">  326</a></span>&#160;<span class="preprocessor">#define FIO0SET3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x1B))</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae1630e2e767466cec068e8e7f3e5049e">  327</a></span>&#160;<span class="preprocessor">#define FIO1SET3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x3B))</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a14e0ffc79949128f0d199d058a426835">  328</a></span>&#160;<span class="preprocessor">#define FIO2SET3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x5B))</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2dfc3b8d33a84bb50b012a4533b97351">  329</a></span>&#160;<span class="preprocessor">#define FIO3SET3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x7B))</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab1fe21c07c16ed88b3ede7efe76e861b">  330</a></span>&#160;<span class="preprocessor">#define FIO4SET3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x9B))</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0c81f5d08ab384fa3f2e65773352788a">  332</a></span>&#160;<span class="preprocessor">#define FIO0SETL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad9952e2dc15a66ece9e7225406dde19c">  333</a></span>&#160;<span class="preprocessor">#define FIO1SETL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a840aa85de19531e7c47bc0ee5e4644de">  334</a></span>&#160;<span class="preprocessor">#define FIO2SETL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a364fdcf0bcb079b2f435990518a7ae5c">  335</a></span>&#160;<span class="preprocessor">#define FIO3SETL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a233be106289eb89c3fcf6a1518fea702">  336</a></span>&#160;<span class="preprocessor">#define FIO4SETL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x98))</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a92e5572cceb6757704b53729547db273">  338</a></span>&#160;<span class="preprocessor">#define FIO0SETU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x1A))</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4fff0fd5c35a6e1874d71088d625e9c5">  339</a></span>&#160;<span class="preprocessor">#define FIO1SETU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x3A))</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aece476bc2b739e0a58231cc29d320da6">  340</a></span>&#160;<span class="preprocessor">#define FIO2SETU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x5A))</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adaa0b534b773dc8f552cffd4be06e800">  341</a></span>&#160;<span class="preprocessor">#define FIO3SETU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x7A))</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6314e5dcf627a67811002f769bcbd5ea">  342</a></span>&#160;<span class="preprocessor">#define FIO4SETU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x9A))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8e5a3e053cf6f429163e4a686c39ef38">  344</a></span>&#160;<span class="preprocessor">#define FIO0CLR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a55e55a2be93af5b11321cabe30a381b7">  345</a></span>&#160;<span class="preprocessor">#define FIO1CLR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a83bf7bd4995713a22faccfc68a0ca6ec">  346</a></span>&#160;<span class="preprocessor">#define FIO2CLR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a354af6b5289fe44eebe7504af0299bda">  347</a></span>&#160;<span class="preprocessor">#define FIO3CLR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeff7f43c2485b9d6e0e3a8fd32757683">  348</a></span>&#160;<span class="preprocessor">#define FIO4CLR0       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x9C))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aadcb3254afec1ba262a4c248858b34a6">  350</a></span>&#160;<span class="preprocessor">#define FIO0CLR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x1D))</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afb74195a3c53c3674d394d510efb689e">  351</a></span>&#160;<span class="preprocessor">#define FIO1CLR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x2D))</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2bc6a545f5e1616207c7ea610e938998">  352</a></span>&#160;<span class="preprocessor">#define FIO2CLR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x5D))</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9ccc3b12b3c0ba26a63c6ebc75757021">  353</a></span>&#160;<span class="preprocessor">#define FIO3CLR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x7D))</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a09951ad749690934178cc9d9753bed84">  354</a></span>&#160;<span class="preprocessor">#define FIO4CLR1       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x9D))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5f7e5efeba8bde2cba999e2c01fa6ced">  356</a></span>&#160;<span class="preprocessor">#define FIO0CLR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x1E))</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2930364287237b9c9648772985332a93">  357</a></span>&#160;<span class="preprocessor">#define FIO1CLR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x3E))</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae474c25bb08ce82cd92410b6019a75f2">  358</a></span>&#160;<span class="preprocessor">#define FIO2CLR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x5E))</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1a7a4d8573cebcfb227ddc3fe1a63858">  359</a></span>&#160;<span class="preprocessor">#define FIO3CLR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x7E))</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7bb00c4a2515fd900ea50f0bf9cf3143">  360</a></span>&#160;<span class="preprocessor">#define FIO4CLR2       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x9E))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa93da6ddf56c52b2a669aaa5abd331e3">  362</a></span>&#160;<span class="preprocessor">#define FIO0CLR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x1F))</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a80790e434457c23ef3b83121b2d44cb9">  363</a></span>&#160;<span class="preprocessor">#define FIO1CLR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x3F))</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6c862f58302d1e265297b023bf1b1c61">  364</a></span>&#160;<span class="preprocessor">#define FIO2CLR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x5F))</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a28f99a4bca9ba138e3b99d81ea37bab9">  365</a></span>&#160;<span class="preprocessor">#define FIO3CLR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x7F))</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a54ed30afd4c65f4f707157ed7319f2ed">  366</a></span>&#160;<span class="preprocessor">#define FIO4CLR3       (*(volatile unsigned char *)(FIO_BASE_ADDR + 0x9F))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae6eeb467744a7b35125c07bbae950517">  368</a></span>&#160;<span class="preprocessor">#define FIO0CLRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae872d43c905b3ba9d7e69cc79b8e5b9f">  369</a></span>&#160;<span class="preprocessor">#define FIO1CLRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a792108b016dcfc87694dc668c004d408">  370</a></span>&#160;<span class="preprocessor">#define FIO2CLRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5eede7ce337f9b6d752b843fac97e103">  371</a></span>&#160;<span class="preprocessor">#define FIO3CLRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7fa8669bacf724783b23650cc2b05fea">  372</a></span>&#160;<span class="preprocessor">#define FIO4CLRL       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x9C))</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a495687da44a467aa43994a1637b800d3">  374</a></span>&#160;<span class="preprocessor">#define FIO0CLRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x1E))</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad823c094a473b08ecab428d19496b143">  375</a></span>&#160;<span class="preprocessor">#define FIO1CLRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x3E))</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a42aa185aba0147616e65fea1d4a4143a">  376</a></span>&#160;<span class="preprocessor">#define FIO2CLRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x5E))</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac5cbd019dd9f2b972ef4ba7cd2d72a76">  377</a></span>&#160;<span class="preprocessor">#define FIO3CLRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x7E))</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4b4c7048ecc54896e2633e1682f44074">  378</a></span>&#160;<span class="preprocessor">#define FIO4CLRU       (*(volatile unsigned short *)(FIO_BASE_ADDR + 0x9E))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* System Control Block(SCB) modules include Memory Accelerator Module,</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">Phase Locked Loop, VPB divider, Power Control, External Interrupt,</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">Reset, and Code Security/Debugging */</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0dc0277ed0f4115611ee82a60b5114a8">  384</a></span>&#160;<span class="preprocessor">#define SCB_BASE_ADDR   0xE01FC000</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* Memory Accelerator Module (MAM) */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5f8241693e932c71cda127e11d38184f">  387</a></span>&#160;<span class="preprocessor">#define MAMCR          (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac1227157e9ba57d2fe6d024b859bdae2">  388</a></span>&#160;<span class="preprocessor">#define MAMTIM         (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1faec0e736c4b1230adfb1722e82706f">  389</a></span>&#160;<span class="preprocessor">#define MEMMAP         (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x040))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* Phase Locked Loop (PLL) */</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a82f48e2691d53458741663e593cf7e43">  392</a></span>&#160;<span class="preprocessor">#define PLLCON         (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x080))</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a86a96d4f7bbd5859efb50d95e843a453">  393</a></span>&#160;<span class="preprocessor">#define PLLCFG         (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x084))</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae729ecec265b8f3cc14218bf2811c725">  394</a></span>&#160;<span class="preprocessor">#define PLLSTAT        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x088))</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8df6957082139d54e86014261f88a76f">  395</a></span>&#160;<span class="preprocessor">#define PLLFEED        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x08C))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* Power Control */</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abb1322d5f790b9bea8376c697a5c9ef0">  398</a></span>&#160;<span class="preprocessor">#define PCON           (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x0C0))</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aca7c245b2477a5abdec386b73bda1d15">  399</a></span>&#160;<span class="preprocessor">#define PCONP          (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x0C4))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* Clock Divider */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// #define APBDIV         (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aee8a2a7239bf63337907dc502353af1e">  403</a></span>&#160;<span class="preprocessor">#define CCLKCFG        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8c4499c94daa261f5eed0a6e056961c2">  404</a></span>&#160;<span class="preprocessor">#define USBCLKCFG      (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x108))</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a18eab6dd489f80a89116833d4414dc48">  405</a></span>&#160;<span class="preprocessor">#define CLKSRCSEL      (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x10C))</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a49def446e302ba44f9fa2af86e7e00f5">  406</a></span>&#160;<span class="preprocessor">#define PCLKSEL0       (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x1A8))</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae99d1dda9b3051054ac019a697495268">  407</a></span>&#160;<span class="preprocessor">#define PCLKSEL1       (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x1AC))</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* External Interrupts */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">  410</a></span>&#160;<span class="preprocessor">#define EXTINT         (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x140))</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a426c0653be664fad1f2f048880a434a2">  411</a></span>&#160;<span class="preprocessor">#define INTWAKE        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x144))</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">  412</a></span>&#160;<span class="preprocessor">#define EXTMODE        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x148))</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">  413</a></span>&#160;<span class="preprocessor">#define EXTPOLAR       (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x14C))</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* Reset, reset source identification */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9a1f1399ce8c6359561c1b6e75ee8282">  416</a></span>&#160;<span class="preprocessor">#define RSIR           (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x180))</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* RSID, code security protection */</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab4785286c511d7976b72eef326a03116">  419</a></span>&#160;<span class="preprocessor">#define CSPR           (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x184))</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* AHB configuration */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aaa2b8e5ff78dd0f63577ef5130ab9222">  422</a></span>&#160;<span class="preprocessor">#define AHBCFG1        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x188))</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ace5e0e389a80569dbb9d98926a8d9a32">  423</a></span>&#160;<span class="preprocessor">#define AHBCFG2        (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x18C))</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/* System Controls and Status */</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a57d06a9e6a8f5abc296f987d4552894c">  426</a></span>&#160;<span class="preprocessor">#define SCS            (*(volatile unsigned long *)(SCB_BASE_ADDR + 0x1A0))</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* MPMC(EMC) registers, note: all the external memory controller(EMC) registers</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">are for LPC24xx only. */</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a63f5372fa134595db5d01b1389bac55b">  430</a></span>&#160;<span class="preprocessor">#define STATIC_MEM0_BASE        0x80000000</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a71c2c4785e7729b4d8fa83b12ad5a7b1">  431</a></span>&#160;<span class="preprocessor">#define STATIC_MEM1_BASE        0x81000000</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a82119586a3835e8f3dc5ceb493a15cc4">  432</a></span>&#160;<span class="preprocessor">#define STATIC_MEM2_BASE        0x82000000</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad03e7126dcf4a6cdab4917da3caa80ca">  433</a></span>&#160;<span class="preprocessor">#define STATIC_MEM3_BASE        0x83000000</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a524ef6d47b50b66e7bd671019389d7ee">  435</a></span>&#160;<span class="preprocessor">#define DYNAMIC_MEM0_BASE       0xA0000000</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3b90d769762034ac42193cbaa4559fd3">  436</a></span>&#160;<span class="preprocessor">#define DYNAMIC_MEM1_BASE       0xB0000000</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2048c8e296604f00b078649aaf0317a7">  437</a></span>&#160;<span class="preprocessor">#define DYNAMIC_MEM2_BASE       0xC0000000</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab1f89d13d8fd3757f1d49650c98c8d79">  438</a></span>&#160;<span class="preprocessor">#define DYNAMIC_MEM3_BASE       0xD0000000</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* External Memory Controller (EMC) */</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab001a5ecd9b443f598529d69687500d5">  441</a></span>&#160;<span class="preprocessor">#define EMC_BASE_ADDR       0xFFE08000</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0ee4542f655dbe2d13a52dfe57f78fc1">  442</a></span>&#160;<span class="preprocessor">#define EMC_CTRL       (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4603ffb9899622ffcf7c5ac9131da819">  443</a></span>&#160;<span class="preprocessor">#define EMC_STAT       (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa7028917f44454d49d10c870e61055ec">  444</a></span>&#160;<span class="preprocessor">#define EMC_CONFIG     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* Dynamic RAM access registers */</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3f985ac1f7965950ffef598c1643a21f">  447</a></span>&#160;<span class="preprocessor">#define EMC_DYN_CTRL     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae441eb1fc82a2d0b3f2bbb097d75c640">  448</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RFSH     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad31cb7cb5f91f9777b39d9e27799bc14">  449</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RD_CFG   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x028))</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7f83bba422d4a53c21941b890db10b64">  450</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RP       (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x030))</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a78b5951e6c3beec47fe3c0912521c458">  451</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RAS      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x034))</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa3f4ef64841a6e98b0e9733c354f7a14">  452</a></span>&#160;<span class="preprocessor">#define EMC_DYN_SREX     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x038))</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af03e6f28c7e2d9d341ea956728cc6fe4">  453</a></span>&#160;<span class="preprocessor">#define EMC_DYN_APR      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x03C))</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a84e14c1b610f9bf413d37ba339879da9">  454</a></span>&#160;<span class="preprocessor">#define EMC_DYN_DAL      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x040))</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abef06c16a9efcdf4765e5b2dd40637f6">  455</a></span>&#160;<span class="preprocessor">#define EMC_DYN_WR       (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x044))</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a28e2be038bceabb034266c66ac9f57fc">  456</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RC       (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x048))</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1b7204cbc3783f01ed351591bd703cbc">  457</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RFC      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x04C))</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a65d07637723dad6c4bfa32ca80498da5">  458</a></span>&#160;<span class="preprocessor">#define EMC_DYN_XSR      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x050))</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7cd5b1acc11e51b2f8c626a68a31fef7">  459</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RRD      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x054))</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6df89e2d2d9b7bf3a9c2795c878eb876">  460</a></span>&#160;<span class="preprocessor">#define EMC_DYN_MRD      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x058))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae616731877ae05dafce9414f57a91209">  462</a></span>&#160;<span class="preprocessor">#define EMC_DYN_CFG0     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a054b22d98d309b3f6339bec6707c520a">  463</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS0  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac4e129a5d784bd6991920ab516034c07">  464</a></span>&#160;<span class="preprocessor">#define EMC_DYN_CFG1     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x140))</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae99cb0679de45433b9314134e78aa375">  465</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS1  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x144))</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af5d7d23e178da56aa9d88a5adaf181d3">  466</a></span>&#160;<span class="preprocessor">#define EMC_DYN_CFG2     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x160))</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1cb01916f73ec6e7589c7b092942957d">  467</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS2  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x164))</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a53a9b70a04c2fa6c692457c61daa80af">  468</a></span>&#160;<span class="preprocessor">#define EMC_DYN_CFG3     (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x180))</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aec9ab0fb5541e15b84ae1a1f5f5a91d1">  469</a></span>&#160;<span class="preprocessor">#define EMC_DYN_RASCAS3  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x184))</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* static RAM access registers */</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a23681fc95a3888c5f3381d9bb4a5aad5">  472</a></span>&#160;<span class="preprocessor">#define EMC_STA_CFG0      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x200))</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1ddeddff0b6a9c83b821b8baf69b3ca8">  473</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN0  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x204))</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9ed72e9e02298c132847c1bbc43afecf">  474</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN0  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x208))</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae27cb519a2ab23933ed175ab80ff1e5e">  475</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD0   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x20C))</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0c8b7999161fe96a7ae9a5e2d212a175">  476</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE0 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x210))</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac82315156c8f7474fb21827cc6269962">  477</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR0   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x214))</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a725242583d6225e1c94aa5f414de41b2">  478</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN0 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x218))</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3d5743d7619fa807bc4eaac5183ecd2d">  480</a></span>&#160;<span class="preprocessor">#define EMC_STA_CFG1      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x220))</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a63bdab97abf2c635ae9ea83751f85244">  481</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN1  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x224))</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa4807be8fc2a57229646a376afb5da6a">  482</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN1  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x228))</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae7aaab1ae42ccd7fc27c3927b863e032">  483</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD1   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x22C))</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6cd605c69b3456bd150a6be61bfaaeda">  484</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE1 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x230))</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af6c45caf882f27237aef691be08bfa68">  485</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR1   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x234))</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3b79de329b9ee7c064240b18b49f4d48">  486</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN1 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x238))</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6bbcd624a457ea27c8a1a6a0b6eafdc0">  488</a></span>&#160;<span class="preprocessor">#define EMC_STA_CFG2      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x240))</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acce5de0c5f47da6df90b89f5bf407f75">  489</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN2  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x244))</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a65c69024df60132bb8d7866be8738f23">  490</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN2  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x248))</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ada13bb6f1c3cd92ff28285c9004164f7">  491</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD2   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x24C))</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa8605aa063649e965eabb6af138c6a3b">  492</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE2 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x250))</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac71482aafbb09e23724be7d37688e83d">  493</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR2   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x254))</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a01ec470f6b7c9d62ab301f0636bae411">  494</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN2 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x258))</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa2016c196af5a059d01a7946014d264e">  496</a></span>&#160;<span class="preprocessor">#define EMC_STA_CFG3      (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x260))</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a99d571bddf2dc56afd79e74d67edf4e1">  497</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWEN3  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x264))</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a13748f71e2f32b5f4a3e411356a7a2ef">  498</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITOEN3  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x268))</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acd3d543cc6f0489f531db7331f3ae944">  499</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITRD3   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x26C))</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4af412695b082e2546e05675190bdb24">  500</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITPAGE3 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x270))</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a909cb7a6e4f2857e24dabc27cc8b7564">  501</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITWR3   (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x274))</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac6f02e788c97b6da2da4493705d0a81e">  502</a></span>&#160;<span class="preprocessor">#define EMC_STA_WAITTURN3 (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x278))</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7f024cfa3979cd3c4c0432e4c981fc59">  504</a></span>&#160;<span class="preprocessor">#define EMC_STA_EXT_WAIT  (*(volatile unsigned long *)(EMC_BASE_ADDR + 0x880))</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html">  509</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#aa38dbbd9101d5ffd03e6ecc50f1cc871">  510</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#aa38dbbd9101d5ffd03e6ecc50f1cc871">IR</a>;             </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#aa2c1a24e3d701ae4986730a6babd6af4">  511</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#aa2c1a24e3d701ae4986730a6babd6af4">TCR</a>;            </div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#a96f0bcc68fcca987a86ac7db566675d5">  512</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#a96f0bcc68fcca987a86ac7db566675d5">TC</a>;             </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#afcf72a5b944245fc54712e3bd2a472c4">  513</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#afcf72a5b944245fc54712e3bd2a472c4">PR</a>;             </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#aef8e337e5e8f4c6c178101de57e9efce">  514</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#aef8e337e5e8f4c6c178101de57e9efce">PC</a>;             </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#add49783cea2c183faec1b7f588136140">  515</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#add49783cea2c183faec1b7f588136140">MCR</a>;            </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#a9ef8c8466d9a3b293872811c4ad46016">  516</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   MR[4];          </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#aca03cc0219c8d410d6fab3e932dc2688">  517</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#aca03cc0219c8d410d6fab3e932dc2688">CCR</a>;            </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#a06e8a448d3dec1fb00a371221ef66ba6">  518</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   CR[4];          </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#a49e7b6ecd025889886c6be80de05f438">  519</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#a49e7b6ecd025889886c6be80de05f438">EMR</a>;            </div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#a392d7598a090d90fecf9088156513381">  520</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   reserved[12];   </div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structlpc23xx__timer__t.html#a46adb957a0eacb9001f71fd30d73bfff">  521</a></span>&#160;    <a class="code" href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>   <a class="code" href="structlpc23xx__timer__t.html#a46adb957a0eacb9001f71fd30d73bfff">CTCR</a>;           </div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;} <a class="code" href="structlpc23xx__timer__t.html">lpc23xx_timer_t</a>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/* Timer 0 */</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af7bc92a27446332c063a696f34146ba6">  525</a></span>&#160;<span class="preprocessor">#define TMR0_BASE_ADDR      0xE0004000</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac1044f49d37cbcbae3e519031b026996">  526</a></span>&#160;<span class="preprocessor">#define TMR0                ((lpc23xx_timer_t *)TMR0_BASE_ADDR)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae669c80390f9475369f2c4f48f7630b3">  527</a></span>&#160;<span class="preprocessor">#define T0IR           (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0f7a4e745f989cba7121a2a089400243">  528</a></span>&#160;<span class="preprocessor">#define T0TCR          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acc99e4d315de652060365cb4a634d071">  529</a></span>&#160;<span class="preprocessor">#define T0TC           (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af0820bf2601acb2528db5ca569a67baf">  530</a></span>&#160;<span class="preprocessor">#define T0PR           (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">  531</a></span>&#160;<span class="preprocessor">#define T0PC           (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a301ebbd28f97690cab064ef6ca985e01">  532</a></span>&#160;<span class="preprocessor">#define T0MCR          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">  533</a></span>&#160;<span class="preprocessor">#define T0MR0          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afcda6dd57c1f5114f0574f9a8c668636">  534</a></span>&#160;<span class="preprocessor">#define T0MR1          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af37e7fe881f158029616b5fe699dcd0b">  535</a></span>&#160;<span class="preprocessor">#define T0MR2          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a91b36df698ef061e7a6a21226a4903f4">  536</a></span>&#160;<span class="preprocessor">#define T0MR3          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5a2498c5217384197c415a4f860d7b7d">  537</a></span>&#160;<span class="preprocessor">#define T0CCR          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a30e040cd93a01687d0444ebe8528cc96">  538</a></span>&#160;<span class="preprocessor">#define T0CR0          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2b8c430359234e8f74d0ff7270a73d31">  539</a></span>&#160;<span class="preprocessor">#define T0CR1          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa76826c11cd21e377f06125859f81e24">  540</a></span>&#160;<span class="preprocessor">#define T0CR2          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeb9360d2d372c19653020c3b2bfc0cc0">  541</a></span>&#160;<span class="preprocessor">#define T0CR3          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">  542</a></span>&#160;<span class="preprocessor">#define T0EMR          (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1dfe6470ef76d008806fc8b9f7428af9">  543</a></span>&#160;<span class="preprocessor">#define T0CTCR         (*(volatile unsigned long *)(TMR0_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* Timer 1 */</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aad3dc650b516f248d2a5cd3073d4e461">  546</a></span>&#160;<span class="preprocessor">#define TMR1_BASE_ADDR      0xE0008000</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">  547</a></span>&#160;<span class="preprocessor">#define TMR1                ((lpc23xx_timer_t *)TMR1_BASE_ADDR)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adb98681e25a22c370f83fe86a093de94">  548</a></span>&#160;<span class="preprocessor">#define T1IR           (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a10ed50586274919ac0318a280d09ab30">  549</a></span>&#160;<span class="preprocessor">#define T1TCR          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a17688b0757c26205ffffdd5549d9970f">  550</a></span>&#160;<span class="preprocessor">#define T1TC           (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">  551</a></span>&#160;<span class="preprocessor">#define T1PR           (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9f3a3649d53d672c4345687f87167760">  552</a></span>&#160;<span class="preprocessor">#define T1PC           (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a205889a7afd857ad3eb141308850f3f5">  553</a></span>&#160;<span class="preprocessor">#define T1MCR          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">  554</a></span>&#160;<span class="preprocessor">#define T1MR0          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">  555</a></span>&#160;<span class="preprocessor">#define T1MR1          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">  556</a></span>&#160;<span class="preprocessor">#define T1MR2          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">  557</a></span>&#160;<span class="preprocessor">#define T1MR3          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">  558</a></span>&#160;<span class="preprocessor">#define T1CCR          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aada37f1a99a649cc0b1b7cba92119cec">  559</a></span>&#160;<span class="preprocessor">#define T1CR0          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">  560</a></span>&#160;<span class="preprocessor">#define T1CR1          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#addb430d719c637f754d70783953986a7">  561</a></span>&#160;<span class="preprocessor">#define T1CR2          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af6fcbf287e379c69b205ce6278519b17">  562</a></span>&#160;<span class="preprocessor">#define T1CR3          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae67acb233642e3c0cf37c6599af4969f">  563</a></span>&#160;<span class="preprocessor">#define T1EMR          (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af5f4dd02c0c0835d84ed174f7c83d80b">  564</a></span>&#160;<span class="preprocessor">#define T1CTCR         (*(volatile unsigned long *)(TMR1_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* Timer 2 */</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa2cce130a875918cc633a38c65720654">  567</a></span>&#160;<span class="preprocessor">#define TMR2_BASE_ADDR      0xE0070000</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab9ba0f088efcfb18f08b7d2490486b98">  568</a></span>&#160;<span class="preprocessor">#define TMR2                ((lpc23xx_timer_t *)TMR2_BASE_ADDR)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa11666ae9e802f9b9dd84518f52f7cfb">  569</a></span>&#160;<span class="preprocessor">#define T2IR           (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9eb3294a66cb96acaa94e5849576b20d">  570</a></span>&#160;<span class="preprocessor">#define T2TCR          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad2968c558b55fa74142b31d9264fc7b6">  571</a></span>&#160;<span class="preprocessor">#define T2TC           (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2ce4e3cc8aa3ef6da5e0d5066153c81f">  572</a></span>&#160;<span class="preprocessor">#define T2PR           (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab0478579f7ce128c43a93b68a4974852">  573</a></span>&#160;<span class="preprocessor">#define T2PC           (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8e86cc7926b1a34ccf96183f272ec8fc">  574</a></span>&#160;<span class="preprocessor">#define T2MCR          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae9af312f9edd6c3e609484f9f6019456">  575</a></span>&#160;<span class="preprocessor">#define T2MR0          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a94663f1f26d3d364e58e6d4908d4aa2c">  576</a></span>&#160;<span class="preprocessor">#define T2MR1          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a197b1f31bb466d13777cb3ec482420b8">  577</a></span>&#160;<span class="preprocessor">#define T2MR2          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acce9129f30e5cef222f427e5b95caeb7">  578</a></span>&#160;<span class="preprocessor">#define T2MR3          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a286928a67dcaa1d1e63bd9e75e49c7a8">  579</a></span>&#160;<span class="preprocessor">#define T2CCR          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8d54720a92350e4009551922372ccd4a">  580</a></span>&#160;<span class="preprocessor">#define T2CR0          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abf86f1bc7710b60615b29e1fb8ea09e1">  581</a></span>&#160;<span class="preprocessor">#define T2CR1          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a778d31dad9026f21c8784986d2780aa5">  582</a></span>&#160;<span class="preprocessor">#define T2CR2          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af8daeccac48fe581400d86d04a181f4f">  583</a></span>&#160;<span class="preprocessor">#define T2CR3          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9f155806d28261afb245e1ce07fcd580">  584</a></span>&#160;<span class="preprocessor">#define T2EMR          (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7d75e4234732204b090372849006e957">  585</a></span>&#160;<span class="preprocessor">#define T2CTCR         (*(volatile unsigned long *)(TMR2_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* Timer 3 */</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0e9ee4d08133b83515d22c65b068476e">  588</a></span>&#160;<span class="preprocessor">#define TMR3_BASE_ADDR      0xE0074000</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a443f07a9b884886d9b82597d02e594b7">  589</a></span>&#160;<span class="preprocessor">#define TMR3                ((lpc23xx_timer_t *)TMR3_BASE_ADDR)</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a51402235821cfc688c6288de994d041e">  590</a></span>&#160;<span class="preprocessor">#define T3IR           (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5b0db852baba1f4c6b0f0b7b0d8f1472">  591</a></span>&#160;<span class="preprocessor">#define T3TCR          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2503b3cb841e48de7d1b5aa3250d9734">  592</a></span>&#160;<span class="preprocessor">#define T3TC           (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1a5224e7e44e661c88f54c0f0748a343">  593</a></span>&#160;<span class="preprocessor">#define T3PR           (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae8ea56af6d9b5e20d9aea98dd89b36c0">  594</a></span>&#160;<span class="preprocessor">#define T3PC           (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5ec450412c081623167f56ac65b5ae22">  595</a></span>&#160;<span class="preprocessor">#define T3MCR          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7c97ed581cb06e06f90da62ecc31c041">  596</a></span>&#160;<span class="preprocessor">#define T3MR0          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a183ed578c64a75184d299d65f69946d5">  597</a></span>&#160;<span class="preprocessor">#define T3MR1          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a50e861e40701e3f61246b8d153d8032e">  598</a></span>&#160;<span class="preprocessor">#define T3MR2          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad9af1b25701a333f7be063bbaea897fe">  599</a></span>&#160;<span class="preprocessor">#define T3MR3          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab8a63499aacfc0b50be4d44f88d14176">  600</a></span>&#160;<span class="preprocessor">#define T3CCR          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa4ecae7602d7383a802c419d824f1c44">  601</a></span>&#160;<span class="preprocessor">#define T3CR0          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1f051c4cda65617798e6d9031f101aa5">  602</a></span>&#160;<span class="preprocessor">#define T3CR1          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a74f0ac5fbb3fde6e9407bade0cf27203">  603</a></span>&#160;<span class="preprocessor">#define T3CR2          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad6eaa329ae59efcbf1af8a98dc34d43e">  604</a></span>&#160;<span class="preprocessor">#define T3CR3          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a294ebf9b5083cac0bf4cbcb40fd4108e">  605</a></span>&#160;<span class="preprocessor">#define T3EMR          (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab6e5c6db01307c185d12f0624f1831f4">  606</a></span>&#160;<span class="preprocessor">#define T3CTCR         (*(volatile unsigned long *)(TMR3_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* Pulse Width Modulator (PWM) */</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7f045a579f769a95960885379c6d2403">  610</a></span>&#160;<span class="preprocessor">#define PWM0_BASE_ADDR      0xE0014000</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afb4d07cba08019d8391b62d01475d4d2">  611</a></span>&#160;<span class="preprocessor">#define PWM0IR          (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aebfa692ee2fbdc6fb80546e098d32700">  612</a></span>&#160;<span class="preprocessor">#define PWM0TCR         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a25bd2915982ec7b01799d05d0ef54572">  613</a></span>&#160;<span class="preprocessor">#define PWM0TC          (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa17b3467999643b9d8def3ecb375cb78">  614</a></span>&#160;<span class="preprocessor">#define PWM0PR          (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac706e173dca8a1b4a611ee043a2a8fa2">  615</a></span>&#160;<span class="preprocessor">#define PWM0PC          (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afad545f2443694b49657b4c6d12cd0fa">  616</a></span>&#160;<span class="preprocessor">#define PWM0MCR         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a49fa4cd7e435f042b977339102a6d6e9">  617</a></span>&#160;<span class="preprocessor">#define PWM0MR0         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a384f0d5fabd92e21c742f1a71891729a">  618</a></span>&#160;<span class="preprocessor">#define PWM0MR1         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4b22d6f480ffba217402af5a236e3d78">  619</a></span>&#160;<span class="preprocessor">#define PWM0MR2         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a12a1e0d552900aa9e7d250c4c212bde3">  620</a></span>&#160;<span class="preprocessor">#define PWM0MR3         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9b0bbb492f048b4e862c4cf9dab6326c">  621</a></span>&#160;<span class="preprocessor">#define PWM0CCR         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a15f8541c5bbede9ff26a132ade4d4c72">  622</a></span>&#160;<span class="preprocessor">#define PWM0CR0         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5cf008cbe5d4ca620968c0bdfb7ab9fd">  623</a></span>&#160;<span class="preprocessor">#define PWM0CR1         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af091cfaa51bf890b312608df5d49287a">  624</a></span>&#160;<span class="preprocessor">#define PWM0CR2         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae1aeb66783d50978640b4b590bbed597">  625</a></span>&#160;<span class="preprocessor">#define PWM0CR3         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad8cd406737c9e84fb2483fa400634c86">  626</a></span>&#160;<span class="preprocessor">#define PWM0EMR         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abbcf506211ab6ab1b2c5c1f38780ea1c">  627</a></span>&#160;<span class="preprocessor">#define PWM0MR4         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac2f16ed00cfd73ecea8bd57266fa12bf">  628</a></span>&#160;<span class="preprocessor">#define PWM0MR5         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abbdda6279c621cc44c2fe204b37b17ce">  629</a></span>&#160;<span class="preprocessor">#define PWM0MR6         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac7e239089765b3003891d7d32a3bc912">  630</a></span>&#160;<span class="preprocessor">#define PWM0PCR         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9ec80d88d0ca9f70f15a0d2ce07892ed">  631</a></span>&#160;<span class="preprocessor">#define PWM0LER         (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa6ea274745d37a9bfd50f99d82203c82">  632</a></span>&#160;<span class="preprocessor">#define PWM0CTCR        (*(volatile unsigned long *)(PWM0_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa7b965a863210c6c32c0d349d35809b7">  634</a></span>&#160;<span class="preprocessor">#define PWM1_BASE_ADDR      0xE0018000</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad4ec4390d18476c11ed41dd1c83f807e">  635</a></span>&#160;<span class="preprocessor">#define PWM1IR          (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a28c6d847018403ec9ba8df40e3c58943">  636</a></span>&#160;<span class="preprocessor">#define PWM1TCR         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad58fea8768250165672ee7da3d15f8f5">  637</a></span>&#160;<span class="preprocessor">#define PWM1TC          (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa7f831dfbad7be2667ef1129d679a404">  638</a></span>&#160;<span class="preprocessor">#define PWM1PR          (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab18496b632150bed47a02eff3130f13a">  639</a></span>&#160;<span class="preprocessor">#define PWM1PC          (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adf9cc55190adab8b9514ddf98ddb92e0">  640</a></span>&#160;<span class="preprocessor">#define PWM1MCR         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5e3c7ed6a93a33a2ff421ab506dbbafb">  641</a></span>&#160;<span class="preprocessor">#define PWM1MR0         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3dc224468163b553a2162b33750c715f">  642</a></span>&#160;<span class="preprocessor">#define PWM1MR1         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a98743d9f558a3fae8390507608c4cc9c">  643</a></span>&#160;<span class="preprocessor">#define PWM1MR2         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af8b53ed3ef205b54401b4449b143ad97">  644</a></span>&#160;<span class="preprocessor">#define PWM1MR3         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0592322a5e3106eae339150942ad0849">  645</a></span>&#160;<span class="preprocessor">#define PWM1CCR         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0adfdfeca7f74c317066718115cd9993">  646</a></span>&#160;<span class="preprocessor">#define PWM1CR0         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aaa495456c7c8bcddbdadf1755d7252a7">  647</a></span>&#160;<span class="preprocessor">#define PWM1CR1         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a72319c34fab87dd5c993dfaa11496ccf">  648</a></span>&#160;<span class="preprocessor">#define PWM1CR2         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac3c69b776f9d73862a3f9b1b2e8b958a">  649</a></span>&#160;<span class="preprocessor">#define PWM1CR3         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aed7d788a31d0125b61035e29fe222e2b">  650</a></span>&#160;<span class="preprocessor">#define PWM1EMR         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acdb17b6472b0b4b2cdc21ada7430ae24">  651</a></span>&#160;<span class="preprocessor">#define PWM1MR4         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a791a666f7373a4e3f43c3c0439c36f5c">  652</a></span>&#160;<span class="preprocessor">#define PWM1MR5         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0d2feca139bbc158a17f67d19d7b3a36">  653</a></span>&#160;<span class="preprocessor">#define PWM1MR6         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae0a51932c27868a0c09e465063ab7112">  654</a></span>&#160;<span class="preprocessor">#define PWM1PCR         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aab6c010139cf54626f69a5ad4bfd9fe7">  655</a></span>&#160;<span class="preprocessor">#define PWM1LER         (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abfb6e114090010f05da8a986ae474b44">  656</a></span>&#160;<span class="preprocessor">#define PWM1CTCR        (*(volatile unsigned long *)(PWM1_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 0 (UART0) */</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac1b34f5487c2e7f4905a1aeba9ba885b">  660</a></span>&#160;<span class="preprocessor">#define UART0_BASE_ADDR     0xE000C000</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">  661</a></span>&#160;<span class="preprocessor">#define U0RBR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa521905280aa0a96627769b804b8c51a">  662</a></span>&#160;<span class="preprocessor">#define U0THR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">  663</a></span>&#160;<span class="preprocessor">#define U0DLL          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">  664</a></span>&#160;<span class="preprocessor">#define U0DLM          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">  665</a></span>&#160;<span class="preprocessor">#define U0IER          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">  666</a></span>&#160;<span class="preprocessor">#define U0IIR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a865a057f689e5260dd49f983f2e6554d">  667</a></span>&#160;<span class="preprocessor">#define U0FCR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac04af46e5aa3dc369e089dac159536d6">  668</a></span>&#160;<span class="preprocessor">#define U0LCR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">  669</a></span>&#160;<span class="preprocessor">#define U0LSR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">  670</a></span>&#160;<span class="preprocessor">#define U0SCR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0cca0e8af5562309318d79b9363d9296">  671</a></span>&#160;<span class="preprocessor">#define U0ACR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a465b8a4df1d3de05461b6914359c2884">  672</a></span>&#160;<span class="preprocessor">#define U0ICR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8e39253af4ebfaf05755c939464c6f5c">  673</a></span>&#160;<span class="preprocessor">#define U0FDR          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aacbe1c1acc2a2dbfdee9d6979c245cdb">  674</a></span>&#160;<span class="preprocessor">#define U0TER          (*(volatile unsigned long *)(UART0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 1 (UART1) */</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a529a3a887b9327d5f47c86cd2d3d5f20">  677</a></span>&#160;<span class="preprocessor">#define UART1_BASE_ADDR     0xE0010000</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a29687c0a6ff8551214281273c15171ca">  678</a></span>&#160;<span class="preprocessor">#define U1RBR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4a778151f5bc729297e22a04beaa2871">  679</a></span>&#160;<span class="preprocessor">#define U1THR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa17272c4fef5bc599e67cbff87278bb2">  680</a></span>&#160;<span class="preprocessor">#define U1DLL          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abe4a266871f6a8000cf8596527411bc4">  681</a></span>&#160;<span class="preprocessor">#define U1DLM          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa7aca02025c2f7989b49f00235a6f975">  682</a></span>&#160;<span class="preprocessor">#define U1IER          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0a289e01382049b15e762fec3acd92a9">  683</a></span>&#160;<span class="preprocessor">#define U1IIR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">  684</a></span>&#160;<span class="preprocessor">#define U1FCR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ade2179d0137cbfe52c8195000c501b64">  685</a></span>&#160;<span class="preprocessor">#define U1LCR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acd62207fa924ac33cff783dc4795472f">  686</a></span>&#160;<span class="preprocessor">#define U1MCR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2e8279488652c2ee02996bce1707a317">  687</a></span>&#160;<span class="preprocessor">#define U1LSR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">  688</a></span>&#160;<span class="preprocessor">#define U1MSR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aab43408d276c938324f4bf6ebefc83d2">  689</a></span>&#160;<span class="preprocessor">#define U1SCR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a35dc834b87112f37f445e9b9c1a75e10">  690</a></span>&#160;<span class="preprocessor">#define U1ACR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aab141ab2a704bd49956d424b5ca25e33">  691</a></span>&#160;<span class="preprocessor">#define U1FDR          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a71598b464e2c60582b2511097528b417">  692</a></span>&#160;<span class="preprocessor">#define U1TER          (*(volatile unsigned long *)(UART1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 2 (UART2) */</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab98cfeb5bce374d602f85bc3535b81f1">  695</a></span>&#160;<span class="preprocessor">#define UART2_BASE_ADDR     0xE0078000</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3217ab15a4742277c2c5d02041b18f9e">  696</a></span>&#160;<span class="preprocessor">#define U2RBR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a70fdd49f450383eab8c9470d5c573ba7">  697</a></span>&#160;<span class="preprocessor">#define U2THR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4c12c688405bf62127516b45384c4793">  698</a></span>&#160;<span class="preprocessor">#define U2DLL          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa90f827d34f6aa819098aaa5039bde0e">  699</a></span>&#160;<span class="preprocessor">#define U2DLM          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac258c7989c6983815701f5dd47399956">  700</a></span>&#160;<span class="preprocessor">#define U2IER          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a039e475d893e2e7181236cb4ad8c5e40">  701</a></span>&#160;<span class="preprocessor">#define U2IIR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af1bcda29d2ae3000ba65e186ea156236">  702</a></span>&#160;<span class="preprocessor">#define U2FCR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aac0f1ec20a9f12ae03e59b091e50e794">  703</a></span>&#160;<span class="preprocessor">#define U2LCR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af3a0674d97031835dabc003c2980c6f2">  704</a></span>&#160;<span class="preprocessor">#define U2LSR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa97a7ff9576352323249b78eda727c91">  705</a></span>&#160;<span class="preprocessor">#define U2SCR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a51622692387ac00b8c7d31eeffbd0066">  706</a></span>&#160;<span class="preprocessor">#define U2ACR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6b5b3441ccc5212def461d49052d615b">  707</a></span>&#160;<span class="preprocessor">#define U2ICR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae8f848930120e1049c445643c54355e3">  708</a></span>&#160;<span class="preprocessor">#define U2FDR          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a954edc55c936d73884c34228e13b5ceb">  709</a></span>&#160;<span class="preprocessor">#define U2TER          (*(volatile unsigned long *)(UART2_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* Universal Asynchronous Receiver Transmitter 3 (UART3) */</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acf5180b61294d939aead776031994b32">  712</a></span>&#160;<span class="preprocessor">#define UART3_BASE_ADDR     0xE007C000</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af27de47d3595f2d410da893a867aff4b">  713</a></span>&#160;<span class="preprocessor">#define U3RBR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae158c57af4994ff05ba8d11e32e00ba2">  714</a></span>&#160;<span class="preprocessor">#define U3THR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6d74748d1c7950f26f6f4de67f6b4e4e">  715</a></span>&#160;<span class="preprocessor">#define U3DLL          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a077c9c54c152e861978afbaf2f6cee49">  716</a></span>&#160;<span class="preprocessor">#define U3DLM          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa47e28445b2880d9af074a1b760a1bda">  717</a></span>&#160;<span class="preprocessor">#define U3IER          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a711fa9ccc09097da604981ca39da9713">  718</a></span>&#160;<span class="preprocessor">#define U3IIR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a45baee27af392ba026b80b0dea3b8000">  719</a></span>&#160;<span class="preprocessor">#define U3FCR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac72d3bbaccc4015017322aa7c8679a9d">  720</a></span>&#160;<span class="preprocessor">#define U3LCR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae390f9197ac4478cdadcf348061b1025">  721</a></span>&#160;<span class="preprocessor">#define U3LSR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0a656ba5f9f0597f4e0f3e4ed4826d89">  722</a></span>&#160;<span class="preprocessor">#define U3SCR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac46bae7d649e92e19f364e1f15722dcf">  723</a></span>&#160;<span class="preprocessor">#define U3ACR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa3f6aa46c34e9a05e79ab9f31554369f">  724</a></span>&#160;<span class="preprocessor">#define U3ICR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af6ba17d223a4a63bbfd90f484ae07ca1">  725</a></span>&#160;<span class="preprocessor">#define U3FDR          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a47d631a5b4579f94d442f6d59620bd0b">  726</a></span>&#160;<span class="preprocessor">#define U3TER          (*(volatile unsigned long *)(UART3_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* I2C Interface 0 */</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af92536fd2e82cc12a5193ade75b4f23c">  729</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_ADDR      0xE001C000</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad263e73ddc458addf152dda00ddb3185">  730</a></span>&#160;<span class="preprocessor">#define I20CONSET      (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a00a995ae21d5d65b8bb630570a3be7c7">  731</a></span>&#160;<span class="preprocessor">#define I20STAT        (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1f4c7c137f5f855a4a9f539c59f839a1">  732</a></span>&#160;<span class="preprocessor">#define I20DAT         (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad5232ba68adf5387493064170c646871">  733</a></span>&#160;<span class="preprocessor">#define I20ADR         (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae20dac34511f86fb2255f6f2cdefb608">  734</a></span>&#160;<span class="preprocessor">#define I20SCLH        (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abc17e67260e18929e24416a46b0b1d04">  735</a></span>&#160;<span class="preprocessor">#define I20SCLL        (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6e0b0e63d0f7699f0ff3be29483604dd">  736</a></span>&#160;<span class="preprocessor">#define I20CONCLR      (*(volatile unsigned long *)(I2C0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* I2C Interface 1 */</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1ee2ead8ad06cf308542ac7d8d4be581">  739</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_ADDR      0xE005C000</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa77d71a046661afcd36d0fed44897b4a">  740</a></span>&#160;<span class="preprocessor">#define I21CONSET      (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af8ad3be4776b7c72e40152629c8dfb84">  741</a></span>&#160;<span class="preprocessor">#define I21STAT        (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a25ee5eeb2e9a66c4cd60ed0db2677e12">  742</a></span>&#160;<span class="preprocessor">#define I21DAT         (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a487f130a95aa32fc361b570f1698a94b">  743</a></span>&#160;<span class="preprocessor">#define I21ADR         (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a64bd322e12afaad507d8b26f63b44339">  744</a></span>&#160;<span class="preprocessor">#define I21SCLH        (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3c58f4c42bdbed43705d432f38d034c1">  745</a></span>&#160;<span class="preprocessor">#define I21SCLL        (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad9861a20f818155f560adf4df72ed80a">  746</a></span>&#160;<span class="preprocessor">#define I21CONCLR      (*(volatile unsigned long *)(I2C1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/* I2C Interface 2 */</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac2fed30a475b0e622158afa3f93c4cba">  749</a></span>&#160;<span class="preprocessor">#define I2C2_BASE_ADDR      0xE0080000</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3a20ab5b3b453a593c10833ddd46d5c3">  750</a></span>&#160;<span class="preprocessor">#define I22CONSET      (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2639ce31daaaaf9a8cacdad8d81fe475">  751</a></span>&#160;<span class="preprocessor">#define I22STAT        (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9c0f71a1a956975b0225622a127ca875">  752</a></span>&#160;<span class="preprocessor">#define I22DAT         (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a370e6d6030c804494d075bcf13e3e87b">  753</a></span>&#160;<span class="preprocessor">#define I22ADR         (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab6e02d65ea2eb5ec39c21dce641b90bc">  754</a></span>&#160;<span class="preprocessor">#define I22SCLH        (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abb9398e218ad4b3782200053f545c055">  755</a></span>&#160;<span class="preprocessor">#define I22SCLL        (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aadeac5f547736533d0459f74b18db020">  756</a></span>&#160;<span class="preprocessor">#define I22CONCLR      (*(volatile unsigned long *)(I2C2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/* SPI0 (Serial Peripheral Interface 0) */</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab01c0bf45f92131c444196eb762c49c0">  759</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_ADDR      0xE0020000</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3ddecf939b21cd44d3ac4da904babd74">  760</a></span>&#160;<span class="preprocessor">#define S0SPCR         (*(volatile unsigned long *)(SPI0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0b0d1de79372d1c997a49481b33eb142">  761</a></span>&#160;<span class="preprocessor">#define S0SPSR         (*(volatile unsigned long *)(SPI0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac1dcfdef505b8a51bfe8897d5f7cfea2">  762</a></span>&#160;<span class="preprocessor">#define S0SPDR         (*(volatile unsigned long *)(SPI0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a042490d4a2ce295d0bc8c31bd56ce4c6">  763</a></span>&#160;<span class="preprocessor">#define S0SPCCR        (*(volatile unsigned long *)(SPI0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab9db240a5132df781fd0aa8d2b7972ee">  764</a></span>&#160;<span class="preprocessor">#define S0SPINT        (*(volatile unsigned long *)(SPI0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/* SSP0 Controller */</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae32072ca2d22139ef114673961671064">  767</a></span>&#160;<span class="preprocessor">#define SSP0_BASE_ADDR      0xE0068000</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acac3fbd962af29e483293f49f5a4d489">  768</a></span>&#160;<span class="preprocessor">#define SSP0CR0        (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3808bb825f6b60e52c2a85d5d1144b17">  769</a></span>&#160;<span class="preprocessor">#define SSP0CR1        (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa2d0cfacb7d31fc5d8900fb8fd56a5d8">  770</a></span>&#160;<span class="preprocessor">#define SSP0DR         (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a99763ac6d05808a6a24e8ad528014b85">  771</a></span>&#160;<span class="preprocessor">#define SSP0SR         (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acb95c5b194a35e74e664f3fa15d9a6d0">  772</a></span>&#160;<span class="preprocessor">#define SSP0CPSR       (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a48bd57aefd7177bf7841061e7a3107d9">  773</a></span>&#160;<span class="preprocessor">#define SSP0IMSC       (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a61a7f913486366713699472524c234b8">  774</a></span>&#160;<span class="preprocessor">#define SSP0RIS        (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a90a7f06d9b3ff9752fa3c3f5e57be06e">  775</a></span>&#160;<span class="preprocessor">#define SSP0MIS        (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8054b085e34d7ee292b0444acbef589b">  776</a></span>&#160;<span class="preprocessor">#define SSP0ICR        (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0fb4b46d2318de8fe99b0b08372c0ee4">  777</a></span>&#160;<span class="preprocessor">#define SSP0DMACR      (*(volatile unsigned long *)(SSP0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">/* SSP1 Controller */</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a412646742b338f8d774f21b8c016adeb">  780</a></span>&#160;<span class="preprocessor">#define SSP1_BASE_ADDR      0xE0030000</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0dd2f12ced738e84672fe19b1c0f13d2">  781</a></span>&#160;<span class="preprocessor">#define SSP1CR0        (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a07ec57baa0581a21b7dce1c24e4222b8">  782</a></span>&#160;<span class="preprocessor">#define SSP1CR1        (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aceb33b7fc340bfd45932acf8d2da06ce">  783</a></span>&#160;<span class="preprocessor">#define SSP1DR         (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a84f1918ddb556e2d68952ff6e6047a49">  784</a></span>&#160;<span class="preprocessor">#define SSP1SR         (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aff7a3b4b2db9031d48fc1748be4d50de">  785</a></span>&#160;<span class="preprocessor">#define SSP1CPSR       (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a58edb9011bd8a76113ffd5fcf55413db">  786</a></span>&#160;<span class="preprocessor">#define SSP1IMSC       (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8a1cd6e5114cb6e81b1661ce02127124">  787</a></span>&#160;<span class="preprocessor">#define SSP1RIS        (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac0b175a58e07fe4a0e092642c783f778">  788</a></span>&#160;<span class="preprocessor">#define SSP1MIS        (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af86860e9818da75a93859cc1b2bb8ced">  789</a></span>&#160;<span class="preprocessor">#define SSP1ICR        (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adc43e1084fa48f3175dffcd8344bdfea">  790</a></span>&#160;<span class="preprocessor">#define SSP1DMACR      (*(volatile unsigned long *)(SSP1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/* Real Time Clock */</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a33283243f681a8ae4a78650b57ae2ca5">  794</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDR       0xE0024000</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a198969e920bdbe81eeb0b9994365bed2">  795</a></span>&#160;<span class="preprocessor">#define RTC_ILR         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae9a199544f3888c9789277caddc1be92">  796</a></span>&#160;<span class="preprocessor">#define RTC_CTC         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5aa0f9eb9a40d760e4123632e169b4b2">  797</a></span>&#160;<span class="preprocessor">#define RTC_CCR         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aae56933f264cafed754709883e239806">  798</a></span>&#160;<span class="preprocessor">#define RTC_CIIR        (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7c84d5e4cc9be1e3a2c40c4d1407d6d7">  799</a></span>&#160;<span class="preprocessor">#define RTC_AMR         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a89830979584d5211afebed1fffa4f26b">  800</a></span>&#160;<span class="preprocessor">#define RTC_CTIME0      (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5b5b420362d3d8573f13b5a99c378be7">  801</a></span>&#160;<span class="preprocessor">#define RTC_CTIME1      (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa5dd5f757aff1f88bc8ebd4fa1188afc">  802</a></span>&#160;<span class="preprocessor">#define RTC_CTIME2      (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2507e650d4ccc8a2bdf3001800a3e743">  803</a></span>&#160;<span class="preprocessor">#define RTC_SEC         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a34fc4e7c0e5db231217aa3174e394c72">  804</a></span>&#160;<span class="preprocessor">#define RTC_MIN         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7264eac87ffc91cbdea1239d346a0ea4">  805</a></span>&#160;<span class="preprocessor">#define RTC_HOUR        (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a13fe5c7a2fcd0e19ebfa0dec6effae15">  806</a></span>&#160;<span class="preprocessor">#define RTC_DOM         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae55d2c94800cef20cab58b193e7ddb40">  807</a></span>&#160;<span class="preprocessor">#define RTC_DOW         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3bf57b4b5c9fe44d9dbd145a7bc57def">  808</a></span>&#160;<span class="preprocessor">#define RTC_DOY         (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abda0c877ee1a02b8351c0cfe72838088">  809</a></span>&#160;<span class="preprocessor">#define RTC_MONTH       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1df5568e6774b73aa4c6e59fc40e9147">  810</a></span>&#160;<span class="preprocessor">#define RTC_YEAR        (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7028a923d0410bcb9bca6040700524f1">  811</a></span>&#160;<span class="preprocessor">#define RTC_CISS        (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae58b5bdb1c99567d1685d4676aa35427">  812</a></span>&#160;<span class="preprocessor">#define RTC_ALSEC       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x60))</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8323b667e3224ab270526bbace0c1715">  813</a></span>&#160;<span class="preprocessor">#define RTC_ALMIN       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x64))</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad7f01dadf6e47ff12ff257657c58208d">  814</a></span>&#160;<span class="preprocessor">#define RTC_ALHOUR      (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x68))</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0ad48d0ace638fa30d44618095757820">  815</a></span>&#160;<span class="preprocessor">#define RTC_ALDOM       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x6C))</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac042f6395814397b28e2682f899e0646">  816</a></span>&#160;<span class="preprocessor">#define RTC_ALDOW       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x70))</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a26830345067fee75f13598f6209991c7">  817</a></span>&#160;<span class="preprocessor">#define RTC_ALDOY       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x74))</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a881bade284f5e592494b1c61aaec7ce0">  818</a></span>&#160;<span class="preprocessor">#define RTC_ALMON       (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x78))</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a13dce75fb8b965e708f1d82b18fd787f">  819</a></span>&#160;<span class="preprocessor">#define RTC_ALYEAR      (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x7C))</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a49d9de46ffd09c6bb431d4b23eb89fa0">  820</a></span>&#160;<span class="preprocessor">#define RTC_PREINT      (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a468312de8a59df522a9d74fc9563134f">  821</a></span>&#160;<span class="preprocessor">#define RTC_PREFRAC     (*(volatile unsigned long *)(RTC_BASE_ADDR + 0x84))</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* A/D Converter 0 (AD0) */</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acea72a246c6a7e09ffdbd4442148e0d0">  825</a></span>&#160;<span class="preprocessor">#define AD0_BASE_ADDR       0xE0034000</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">  826</a></span>&#160;<span class="preprocessor">#define AD0CR          (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a614757380a519dbcbf297343f4868663">  827</a></span>&#160;<span class="preprocessor">#define AD0GDR         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">  828</a></span>&#160;<span class="preprocessor">#define AD0INTEN       (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab6342538ad695dc28352682dbb7bdd98">  829</a></span>&#160;<span class="preprocessor">#define AD0DR0         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a45a02f068ff994318718348fe595e38a">  830</a></span>&#160;<span class="preprocessor">#define AD0DR1         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a81287109d3e46b7948070914506ae1ff">  831</a></span>&#160;<span class="preprocessor">#define AD0DR2         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab3b6b3411fad87830caec8689ae890ba">  832</a></span>&#160;<span class="preprocessor">#define AD0DR3         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2c3d9599d0d11579c7d4b02463757e61">  833</a></span>&#160;<span class="preprocessor">#define AD0DR4         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">  834</a></span>&#160;<span class="preprocessor">#define AD0DR5         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">  835</a></span>&#160;<span class="preprocessor">#define AD0DR6         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afc45e343d5d496100a943d79d3a42249">  836</a></span>&#160;<span class="preprocessor">#define AD0DR7         (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a131707c7ef9f31c045d7bb9be431ae10">  837</a></span>&#160;<span class="preprocessor">#define AD0STAT        (*(volatile unsigned long *)(AD0_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/* D/A Converter */</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac105318d5f9ffb075caed0a56711f3a4">  841</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDR       0xE006C000</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">  842</a></span>&#160;<span class="preprocessor">#define DACR           (*(volatile unsigned long *)(DAC_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/* Watchdog */</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae8844752ed71e6be59c8527185465038">  846</a></span>&#160;<span class="preprocessor">#define WDG_BASE_ADDR       0xE0000000</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a37c4add55fd2c30091f3e4d796feeca8">  847</a></span>&#160;<span class="preprocessor">#define WDMOD          (*(volatile unsigned long *)(WDG_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3e307aaee495eda03358a2ee3bf88c94">  848</a></span>&#160;<span class="preprocessor">#define WDTC           (*(volatile unsigned long *)(WDG_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a02d688463660c741e72dc905582805e9">  849</a></span>&#160;<span class="preprocessor">#define WDFEED         (*(volatile unsigned long *)(WDG_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab558486d90264fa951c0cb12f09e328a">  850</a></span>&#160;<span class="preprocessor">#define WDTV           (*(volatile unsigned long *)(WDG_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3e8a3bb108e9d8c0389e4e715f097be0">  851</a></span>&#160;<span class="preprocessor">#define WDCLKSEL       (*(volatile unsigned long *)(WDG_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/* CAN CONTROLLERS AND ACCEPTANCE FILTER */</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a551b07be3174f148c975a19fafe8d1cb">  854</a></span>&#160;<span class="preprocessor">#define CAN_ACCEPT_BASE_ADDR        0xE003C000</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9bd4eb329cd2d0b75e21615122a0701a">  855</a></span>&#160;<span class="preprocessor">#define CAN_AFMR        (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a57ee3c32325903c2cfc48981d7c42149">  856</a></span>&#160;<span class="preprocessor">#define CAN_SFF_SA      (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ada43fe02cbbbdec6cd50171a5bc4d3a1">  857</a></span>&#160;<span class="preprocessor">#define CAN_SFF_GRP_SA  (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a05ce77afb49b9b8f1e8596de6607466c">  858</a></span>&#160;<span class="preprocessor">#define CAN_EFF_SA      (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa9d157f2ed54b277860001ab5375aad7">  859</a></span>&#160;<span class="preprocessor">#define CAN_EFF_GRP_SA  (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a25a760484deef63d7d5ae093304ee210">  860</a></span>&#160;<span class="preprocessor">#define CAN_EOT         (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8fa7a368ce77533d6d1371aa2d381efc">  861</a></span>&#160;<span class="preprocessor">#define CAN_LUT_ERR_ADR (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a095d08b305b7b51a9bf625c9cb78dc11">  862</a></span>&#160;<span class="preprocessor">#define CAN_LUT_ERR     (*(volatile unsigned long *)(CAN_ACCEPT_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a90d78085df864aa837ec05157b688191">  864</a></span>&#160;<span class="preprocessor">#define CAN_CENTRAL_BASE_ADDR       0xE0040000</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aabdb40de57b21a5feca2ce0efbdecb13">  865</a></span>&#160;<span class="preprocessor">#define CAN_TX_SR   (*(volatile unsigned long *)(CAN_CENTRAL_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad04297df7b39b8b19b5498a46fd156ed">  866</a></span>&#160;<span class="preprocessor">#define CAN_RX_SR   (*(volatile unsigned long *)(CAN_CENTRAL_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a716170f2e3d40418e1fe844a808db138">  867</a></span>&#160;<span class="preprocessor">#define CAN_MSR     (*(volatile unsigned long *)(CAN_CENTRAL_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3bcddabab65750a963da37f3d6b86c05">  869</a></span>&#160;<span class="preprocessor">#define CAN1_BASE_ADDR      0xE0044000</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a38f8437047c7c1e2caafc0061f965864">  870</a></span>&#160;<span class="preprocessor">#define CAN1MOD     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab95ed7a71e1cb3af07e30dcb2c7034af">  871</a></span>&#160;<span class="preprocessor">#define CAN1CMR     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a37612beb9f7fd8e42b43416a2fedcc92">  872</a></span>&#160;<span class="preprocessor">#define CAN1GSR     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9d898bf486894841622eee888988d09a">  873</a></span>&#160;<span class="preprocessor">#define CAN1ICR     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acce25ce507a7c30638d805aeda891246">  874</a></span>&#160;<span class="preprocessor">#define CAN1IER     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a72c6e6ba6feb2e823e4e70a2a3686066">  875</a></span>&#160;<span class="preprocessor">#define CAN1BTR     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab20a457fb4657c2f711ab5181230eeae">  876</a></span>&#160;<span class="preprocessor">#define CAN1EWL     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8ddbbf283c93c7efdfa3a3f18f27ba32">  877</a></span>&#160;<span class="preprocessor">#define CAN1SR      (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac300bdbceacd0b9a7213fa01160ede7c">  878</a></span>&#160;<span class="preprocessor">#define CAN1RFS     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a135719b2cee06c3a8cd2d940d5e6dd4e">  879</a></span>&#160;<span class="preprocessor">#define CAN1RID     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a985037c68b423691a79c99bd98b3c14c">  880</a></span>&#160;<span class="preprocessor">#define CAN1RDA     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5db7175ec9a3ff6197b36b6e8e8fc8e8">  881</a></span>&#160;<span class="preprocessor">#define CAN1RDB     (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3bc3b781b112b9c401048513b22f6794">  883</a></span>&#160;<span class="preprocessor">#define CAN1TFI1    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a84bce3c4d946adefddf7fd2f53039099">  884</a></span>&#160;<span class="preprocessor">#define CAN1TID1    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1c8986ef45e105cf11df5dfafda8fa99">  885</a></span>&#160;<span class="preprocessor">#define CAN1TDA1    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aea7e5217be766a28333909cfd9cd4b6d">  886</a></span>&#160;<span class="preprocessor">#define CAN1TDB1    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5f3fe1ce24cb553257b16a820cf4c0f2">  887</a></span>&#160;<span class="preprocessor">#define CAN1TFI2    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aee1aadcf3e9d1b0c31af6105fcac4c17">  888</a></span>&#160;<span class="preprocessor">#define CAN1TID2    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0e21f039f822d200e48f377bac76cf20">  889</a></span>&#160;<span class="preprocessor">#define CAN1TDA2    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8e8cc20934af3c8b0698a3b531327d76">  890</a></span>&#160;<span class="preprocessor">#define CAN1TDB2    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af6fc125bff259f47cbf2844720554c99">  891</a></span>&#160;<span class="preprocessor">#define CAN1TFI3    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abb48f486de5976e8782e3d2bb98c2f91">  892</a></span>&#160;<span class="preprocessor">#define CAN1TID3    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a33c86c155815cf9e4e96dcd9f8925a1c">  893</a></span>&#160;<span class="preprocessor">#define CAN1TDA3    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a55ecfc8031b62ed37371b4949a0f7954">  894</a></span>&#160;<span class="preprocessor">#define CAN1TDB3    (*(volatile unsigned long *)(CAN1_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6e8917334a8169aca752577ba0c27b8b">  896</a></span>&#160;<span class="preprocessor">#define CAN2_BASE_ADDR      0xE0048000</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2abc61e5c8a37e1ddca5490e1e3fb149">  897</a></span>&#160;<span class="preprocessor">#define CAN2MOD     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ade2e60da875c96b0e65087ed452283ca">  898</a></span>&#160;<span class="preprocessor">#define CAN2CMR     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aaa1e489054a831e3810988f64a482eed">  899</a></span>&#160;<span class="preprocessor">#define CAN2GSR     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a08b64239e6c900c4c312afe510d610c3">  900</a></span>&#160;<span class="preprocessor">#define CAN2ICR     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af450c07b9f55536135ace52ff0073bc2">  901</a></span>&#160;<span class="preprocessor">#define CAN2IER     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa8a52390ef63be2a18c43783ac34c859">  902</a></span>&#160;<span class="preprocessor">#define CAN2BTR     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2495fd16f537ce3541d6a247d38f860c">  903</a></span>&#160;<span class="preprocessor">#define CAN2EWL     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4bb3d70f1d74200a218d77b6a8bfaf0b">  904</a></span>&#160;<span class="preprocessor">#define CAN2SR      (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7084af7dbe11f724f40345b42faf051e">  905</a></span>&#160;<span class="preprocessor">#define CAN2RFS     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a273d274ca05365a160a9bcabe1416cbb">  906</a></span>&#160;<span class="preprocessor">#define CAN2RID     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab81a0a53731ad2b0f7ca24c57fd878db">  907</a></span>&#160;<span class="preprocessor">#define CAN2RDA     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afbd806e79a209e476ffa42e182511d67">  908</a></span>&#160;<span class="preprocessor">#define CAN2RDB     (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1be70c105bcb52b5970336b5ecbb4c70">  910</a></span>&#160;<span class="preprocessor">#define CAN2TFI1    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6ae3aac6dffe23b3fe56dfe6df392d4d">  911</a></span>&#160;<span class="preprocessor">#define CAN2TID1    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0e3a70b5f1816ef57fc327d759bef67c">  912</a></span>&#160;<span class="preprocessor">#define CAN2TDA1    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0e4ae7eb59f318a67df003bb83532d42">  913</a></span>&#160;<span class="preprocessor">#define CAN2TDB1    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#afd562ee58b6aded2fe1287a58f2e4547">  914</a></span>&#160;<span class="preprocessor">#define CAN2TFI2    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa450cd8b94c199f456f13168edea2efb">  915</a></span>&#160;<span class="preprocessor">#define CAN2TID2    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8acb428174a844a335891f3fdda9055e">  916</a></span>&#160;<span class="preprocessor">#define CAN2TDA2    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a029de0a7619a1c7571827a28ab1a2c57">  917</a></span>&#160;<span class="preprocessor">#define CAN2TDB2    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a625c98b24e14132c724c571a813d0321">  918</a></span>&#160;<span class="preprocessor">#define CAN2TFI3    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4389a61fed25c290ecb3b0b901bd2567">  919</a></span>&#160;<span class="preprocessor">#define CAN2TID3    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa635a36c2025ce0fecd1dfca15c0fc26">  920</a></span>&#160;<span class="preprocessor">#define CAN2TDA3    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad89870813a6b5e10609700abc27077d3">  921</a></span>&#160;<span class="preprocessor">#define CAN2TDB3    (*(volatile unsigned long *)(CAN2_BASE_ADDR + 0x5C))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/* MultiMedia Card Interface(MCI) Controller */</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3eaa1133c73ec24549c7109051b7d561">  925</a></span>&#160;<span class="preprocessor">#define MCI_BASE_ADDR       0xE008C000</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abb94916a0c9833cff9ba76999745b92e">  926</a></span>&#160;<span class="preprocessor">#define MCI_POWER      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2be4c26ae4c3e91a79ff0d3feec65c27">  927</a></span>&#160;<span class="preprocessor">#define MCI_CLOCK      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3601f39e62013944b96bf2a09fb9cb82">  928</a></span>&#160;<span class="preprocessor">#define MCI_ARGUMENT   (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a54ac6141113d0d51c1d6e9af3cec1217">  929</a></span>&#160;<span class="preprocessor">#define MCI_COMMAND    (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aced0f1b4d5a3065ce9bf5e6579f1ffbd">  930</a></span>&#160;<span class="preprocessor">#define MCI_RESP_CMD   (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8596dabfec8cf8c689956d282fd819ff">  931</a></span>&#160;<span class="preprocessor">#define MCI_RESP0      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a30dd54ee3b147f1c3b9fa5ddaf83eb4b">  932</a></span>&#160;<span class="preprocessor">#define MCI_RESP1      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa7958ba21370ed742290f5a961bb2de4">  933</a></span>&#160;<span class="preprocessor">#define MCI_RESP2      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a348cc29a8e8665388dbc815f0551af0c">  934</a></span>&#160;<span class="preprocessor">#define MCI_RESP3      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af98729f3594c985e678f2863c1f6479d">  935</a></span>&#160;<span class="preprocessor">#define MCI_DATA_TMR   (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a99a039689d99c83eb0b21b7194b56136">  936</a></span>&#160;<span class="preprocessor">#define MCI_DATA_LEN   (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4f78b8217df9aefd504bedba8343e54e">  937</a></span>&#160;<span class="preprocessor">#define MCI_DATA_CTRL  (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#add48d8f5510106dfa4581c52dc9165cc">  938</a></span>&#160;<span class="preprocessor">#define MCI_DATA_CNT   (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4a04c8f2f9d2c7746623911ed7b85e01">  939</a></span>&#160;<span class="preprocessor">#define MCI_STATUS     (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3d589ab9ce9b6d04204c6d9fbcb0b2c3">  940</a></span>&#160;<span class="preprocessor">#define MCI_CLEAR      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a25165d14d8d681ad4d3dc5dff1dd2f89">  941</a></span>&#160;<span class="preprocessor">#define MCI_MASK0      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a43010f455ebf6442b306915c14b356bb">  942</a></span>&#160;<span class="preprocessor">#define MCI_MASK1      (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aebd250577f90667fa300df358fc19a5d">  943</a></span>&#160;<span class="preprocessor">#define MCI_FIFO_CNT   (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a216bbb50d1e801d721b3f97512ab2b1b">  944</a></span>&#160;<span class="preprocessor">#define MCI_FIFO       (*(volatile unsigned long *)(MCI_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* I2S Interface Controller (I2S) */</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5813eeeeed993b9c42ffeeae1d919d63">  948</a></span>&#160;<span class="preprocessor">#define I2S_BASE_ADDR       0xE0088000</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae348c2a2fbb511afde54e64b8d6039a7">  949</a></span>&#160;<span class="preprocessor">#define I2S_DAO        (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa5f1f1aa1ee4b91a244322d9489375c1">  950</a></span>&#160;<span class="preprocessor">#define I2S_DAI        (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a463a445671402bd6d05f49c2fe83cf7d">  951</a></span>&#160;<span class="preprocessor">#define I2S_TX_FIFO    (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a94236bb9b29a41852be49c7d8ab4ab86">  952</a></span>&#160;<span class="preprocessor">#define I2S_RX_FIFO    (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a48c1c51f31d33865579535357079de85">  953</a></span>&#160;<span class="preprocessor">#define I2S_STATE      (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4675790a80f5baa97a96e32a61252ae2">  954</a></span>&#160;<span class="preprocessor">#define I2S_DMA1       (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a10ade59017149a53a56d2007b2e0992a">  955</a></span>&#160;<span class="preprocessor">#define I2S_DMA2       (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad976ba11a99acd1a594ea0062b058641">  956</a></span>&#160;<span class="preprocessor">#define I2S_IRQ        (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af5033b62b35f216b1dcef051c576432c">  957</a></span>&#160;<span class="preprocessor">#define I2S_TXRATE     (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a182c48a306ab18548f3f3c107c5b3a1e">  958</a></span>&#160;<span class="preprocessor">#define I2S_RXRATE     (*(volatile unsigned long *)(I2S_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/* General-purpose DMA Controller */</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a201c775905e9f952b24eab2e2d74cc30">  962</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDR       0xFFE04000</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9b2edef4fba6f1e806b16e6f5f3ec427">  963</a></span>&#160;<span class="preprocessor">#define GPDMA_INT_STAT         (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x000))</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4899f3e99ab39a92645e479e2f045458">  964</a></span>&#160;<span class="preprocessor">#define GPDMA_INT_TCSTAT       (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x004))</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a34cb032650bb6c4398cdaf6b236a34be">  965</a></span>&#160;<span class="preprocessor">#define GPDMA_INT_TCCLR        (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x008))</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a44fe71cbcdeebc2ea98c2b07f1f92243">  966</a></span>&#160;<span class="preprocessor">#define GPDMA_INT_ERR_STAT     (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x00C))</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acfa49cc225cdb3fbc5aa0811306eec91">  967</a></span>&#160;<span class="preprocessor">#define GPDMA_INT_ERR_CLR      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x010))</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae788c5c8f64e5df6e7916689489b9afa">  968</a></span>&#160;<span class="preprocessor">#define GPDMA_RAW_INT_TCSTAT   (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x014))</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a878f4640315d4a419cad8c44b3e29523">  969</a></span>&#160;<span class="preprocessor">#define GPDMA_RAW_INT_ERR_STAT (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x018))</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8c0936663c8754bfdb663d99ce851b56">  970</a></span>&#160;<span class="preprocessor">#define GPDMA_ENABLED_CHNS     (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x01C))</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a58522bd0b4dee763737015d6932924ff">  971</a></span>&#160;<span class="preprocessor">#define GPDMA_SOFT_BREQ        (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x020))</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8a1a5faefcf27ebcb1390c8cbed98643">  972</a></span>&#160;<span class="preprocessor">#define GPDMA_SOFT_SREQ        (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x024))</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3a59d43853c1c68577b202a3a0fbedbc">  973</a></span>&#160;<span class="preprocessor">#define GPDMA_SOFT_LBREQ       (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x028))</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac71dbd809178835703144c30849f12eb">  974</a></span>&#160;<span class="preprocessor">#define GPDMA_SOFT_LSREQ       (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x02C))</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a060a120f1510c33fa7de14f8d7cd3580">  975</a></span>&#160;<span class="preprocessor">#define GPDMA_CONFIG           (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x030))</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abd5fb14c1c74036e59d29c5649e97de6">  976</a></span>&#160;<span class="preprocessor">#define GPDMA_SYNC             (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x034))</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/* DMA channel 0 registers */</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4e020664fe1e52294ced053613c30600">  979</a></span>&#160;<span class="preprocessor">#define GPDMA_CH0_SRC      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x100))</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a761c9bc05da6355261472176a6c77223">  980</a></span>&#160;<span class="preprocessor">#define GPDMA_CH0_DEST     (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x104))</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6cd2f82d6d0906827fc593931d6a860c">  981</a></span>&#160;<span class="preprocessor">#define GPDMA_CH0_LLI      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x108))</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad3f65318f78197a210d40f1e8098b015">  982</a></span>&#160;<span class="preprocessor">#define GPDMA_CH0_CTRL     (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x10C))</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4c195ee7ad377ee478b4dcae144215df">  983</a></span>&#160;<span class="preprocessor">#define GPDMA_CH0_CFG      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x110))</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/* DMA channel 1 registers */</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a55a241f44798b4d7689cb8eda7cfed2b">  986</a></span>&#160;<span class="preprocessor">#define GPDMA_CH1_SRC      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x120))</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa5452d1d30d9ad6dfb0de13610542241">  987</a></span>&#160;<span class="preprocessor">#define GPDMA_CH1_DEST     (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x124))</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a62874f970b9a5ac381d2eff755ecdcca">  988</a></span>&#160;<span class="preprocessor">#define GPDMA_CH1_LLI      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x128))</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abd2d297640c59a8c16816c34d9efac3b">  989</a></span>&#160;<span class="preprocessor">#define GPDMA_CH1_CTRL     (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x12C))</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af8c841ee078009780c64007aaa94bfde">  990</a></span>&#160;<span class="preprocessor">#define GPDMA_CH1_CFG      (*(volatile unsigned long *)(DMA_BASE_ADDR + 0x130))</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/* USB Controller */</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a440a41938a33d63a7f589e141e526c1c">  994</a></span>&#160;<span class="preprocessor">#define USB_INT_BASE_ADDR   0xE01FC1C0</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac4a0aaeb144366d66f6a9f937e090f79">  995</a></span>&#160;<span class="preprocessor">#define USB_BASE_ADDR       0xFFE0C200      </span><span class="comment">/* USB Base Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3f71dda0c54b4515a69b141211ca7789">  997</a></span>&#160;<span class="preprocessor">#define USB_INT_STAT    (*(volatile unsigned long *)(USB_INT_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/* USB Device Interrupt Registers */</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0b22893868cac9fe1ebec9e277af6dda"> 1000</a></span>&#160;<span class="preprocessor">#define DEV_INT_STAT    (*(volatile unsigned long *)(USB_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5cfcbf267f741f81fded5a5db4170878"> 1001</a></span>&#160;<span class="preprocessor">#define DEV_INT_EN      (*(volatile unsigned long *)(USB_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aab3308f395f5b9027ce79ff8c0b51d33"> 1002</a></span>&#160;<span class="preprocessor">#define DEV_INT_CLR     (*(volatile unsigned long *)(USB_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab3c27fe79244d35e511570f0a95c68b6"> 1003</a></span>&#160;<span class="preprocessor">#define DEV_INT_SET     (*(volatile unsigned long *)(USB_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad9594a4fbfa0cec7b6af43f4fc3b51a9"> 1004</a></span>&#160;<span class="preprocessor">#define DEV_INT_PRIO    (*(volatile unsigned long *)(USB_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/* USB Device Endpoint Interrupt Registers */</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7ac92c467ebfcf341e70f9dc0240cb16"> 1007</a></span>&#160;<span class="preprocessor">#define EP_INT_STAT     (*(volatile unsigned long *)(USB_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3f936a37044781bd124826b4d7b1f5ac"> 1008</a></span>&#160;<span class="preprocessor">#define EP_INT_EN       (*(volatile unsigned long *)(USB_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9999d0a30843fc88933c4cd1a347f8f0"> 1009</a></span>&#160;<span class="preprocessor">#define EP_INT_CLR      (*(volatile unsigned long *)(USB_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8ea955904a86de84a896d3c1fc4a1e57"> 1010</a></span>&#160;<span class="preprocessor">#define EP_INT_SET      (*(volatile unsigned long *)(USB_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6da4bab1ee8ba5ddaf10c251dc9903bc"> 1011</a></span>&#160;<span class="preprocessor">#define EP_INT_PRIO     (*(volatile unsigned long *)(USB_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/* USB Device Endpoint Realization Registers */</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aabc58a2521289512b17610c0dc885b03"> 1014</a></span>&#160;<span class="preprocessor">#define REALIZE_EP      (*(volatile unsigned long *)(USB_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1d97408bdaeec043c109be49e070f946"> 1015</a></span>&#160;<span class="preprocessor">#define EP_INDEX        (*(volatile unsigned long *)(USB_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a23ce8dbb5cc493bb188afa039ed966d6"> 1016</a></span>&#160;<span class="preprocessor">#define MAXPACKET_SIZE  (*(volatile unsigned long *)(USB_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/* USB Device Command Reagisters */</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a26004032d7c8d515ace0a9d0b335803a"> 1019</a></span>&#160;<span class="preprocessor">#define CMD_CODE        (*(volatile unsigned long *)(USB_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a472710fa35c93cfacb7937657acfb7bd"> 1020</a></span>&#160;<span class="preprocessor">#define CMD_DATA        (*(volatile unsigned long *)(USB_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">/* USB Device Data Transfer Registers */</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a90b21c450cfc5c88ba50c5049177f0d2"> 1023</a></span>&#160;<span class="preprocessor">#define RX_DATA         (*(volatile unsigned long *)(USB_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab7aa78c51c5c51bbfd493bf42bef0de3"> 1024</a></span>&#160;<span class="preprocessor">#define TX_DATA         (*(volatile unsigned long *)(USB_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae668ee95fe0745255f5bfa0308c8b3db"> 1025</a></span>&#160;<span class="preprocessor">#define RX_PLENGTH      (*(volatile unsigned long *)(USB_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a63a2a022475066b0ae072996c5056e4b"> 1026</a></span>&#160;<span class="preprocessor">#define TX_PLENGTH      (*(volatile unsigned long *)(USB_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab7bdc25df3717d2745df3eebec6fad57"> 1027</a></span>&#160;<span class="preprocessor">#define USB_CTRL        (*(volatile unsigned long *)(USB_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/* USB Device DMA Registers */</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a863b30fbbd61bf5fee46a92cfe7c5752"> 1030</a></span>&#160;<span class="preprocessor">#define DMA_REQ_STAT        (*(volatile unsigned long *)(USB_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1831db54b9f28fc5a38f131c8194250e"> 1031</a></span>&#160;<span class="preprocessor">#define DMA_REQ_CLR         (*(volatile unsigned long *)(USB_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac0c92edce81c96089cdcad7863904d7f"> 1032</a></span>&#160;<span class="preprocessor">#define DMA_REQ_SET         (*(volatile unsigned long *)(USB_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a032486c794ec5177f8798c52cd668f06"> 1033</a></span>&#160;<span class="preprocessor">#define UDCA_HEAD           (*(volatile unsigned long *)(USB_BASE_ADDR + 0x80))</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a27824852fe89c5316589c925f4e1b5da"> 1034</a></span>&#160;<span class="preprocessor">#define EP_DMA_STAT         (*(volatile unsigned long *)(USB_BASE_ADDR + 0x84))</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aca707e6ffdc202147005652a1b544193"> 1035</a></span>&#160;<span class="preprocessor">#define EP_DMA_EN           (*(volatile unsigned long *)(USB_BASE_ADDR + 0x88))</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a973e11abfa4de0e431d8312c0a383707"> 1036</a></span>&#160;<span class="preprocessor">#define EP_DMA_DIS          (*(volatile unsigned long *)(USB_BASE_ADDR + 0x8C))</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa5cff2a6f8869e960806889e2e50e4fb"> 1037</a></span>&#160;<span class="preprocessor">#define DMA_INT_STAT        (*(volatile unsigned long *)(USB_BASE_ADDR + 0x90))</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af95b52bf77789e823ab2ff8791272ed0"> 1038</a></span>&#160;<span class="preprocessor">#define DMA_INT_EN          (*(volatile unsigned long *)(USB_BASE_ADDR + 0x94))</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a08e3e93c616fe5cf100681df8734c68a"> 1039</a></span>&#160;<span class="preprocessor">#define EOT_INT_STAT        (*(volatile unsigned long *)(USB_BASE_ADDR + 0xA0))</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8d15366d00bf92d475edc4d801a48623"> 1040</a></span>&#160;<span class="preprocessor">#define EOT_INT_CLR         (*(volatile unsigned long *)(USB_BASE_ADDR + 0xA4))</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a42491e34a60716bca0a0dd80b0a391cc"> 1041</a></span>&#160;<span class="preprocessor">#define EOT_INT_SET         (*(volatile unsigned long *)(USB_BASE_ADDR + 0xA8))</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a8e09ea95499bfbb4e25f557f46acc366"> 1042</a></span>&#160;<span class="preprocessor">#define NDD_REQ_INT_STAT    (*(volatile unsigned long *)(USB_BASE_ADDR + 0xAC))</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a35477d374d9432873059fef85a0e035d"> 1043</a></span>&#160;<span class="preprocessor">#define NDD_REQ_INT_CLR     (*(volatile unsigned long *)(USB_BASE_ADDR + 0xB0))</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a77232f1bf7672444326bee92c14ce640"> 1044</a></span>&#160;<span class="preprocessor">#define NDD_REQ_INT_SET     (*(volatile unsigned long *)(USB_BASE_ADDR + 0xB4))</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a26c05baea79134a23e2827ed7c2bebf8"> 1045</a></span>&#160;<span class="preprocessor">#define SYS_ERR_INT_STAT    (*(volatile unsigned long *)(USB_BASE_ADDR + 0xB8))</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7bd45d408caa98a8e779be37eda4f20f"> 1046</a></span>&#160;<span class="preprocessor">#define SYS_ERR_INT_CLR     (*(volatile unsigned long *)(USB_BASE_ADDR + 0xBC))</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adefd8d07b69284b49b763500856577ab"> 1047</a></span>&#160;<span class="preprocessor">#define SYS_ERR_INT_SET     (*(volatile unsigned long *)(USB_BASE_ADDR + 0xC0))</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">/* USB Host and OTG registers are for LPC24xx only */</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/* USB Host Controller */</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeb9d87450cc34e835e9f5bdf0b12f5a8"> 1051</a></span>&#160;<span class="preprocessor">#define USBHC_BASE_ADDR     0xFFE0C000</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab167a401da3b2ee5c76f0431c97cdcc3"> 1052</a></span>&#160;<span class="preprocessor">#define HC_REVISION         (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af04f8301478bc1dbecbfd34497f78b27"> 1053</a></span>&#160;<span class="preprocessor">#define HC_CONTROL          (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5e3462752efcb007a4504d55ab8e8c83"> 1054</a></span>&#160;<span class="preprocessor">#define HC_CMD_STAT         (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4c5bfbcc74247f640f7cf2103b59ee29"> 1055</a></span>&#160;<span class="preprocessor">#define HC_INT_STAT         (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af90fe716ba1d555cfa464bc87a7d069c"> 1056</a></span>&#160;<span class="preprocessor">#define HC_INT_EN           (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0ecf71d10be64448aa448d0d2f4dc9b5"> 1057</a></span>&#160;<span class="preprocessor">#define HC_INT_DIS          (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a92e57fa05f3ad6bad2d3f84c293d88b5"> 1058</a></span>&#160;<span class="preprocessor">#define HC_HCCA             (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x18))</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7054ee7f0cae76b946f2b3ba3dd884a1"> 1059</a></span>&#160;<span class="preprocessor">#define HC_PERIOD_CUR_ED    (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x1C))</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5ca6f0a8b17a6165e355858e117e9d55"> 1060</a></span>&#160;<span class="preprocessor">#define HC_CTRL_HEAD_ED     (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x20))</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ade35cb1383e75a90f3b04ec394e1f459"> 1061</a></span>&#160;<span class="preprocessor">#define HC_CTRL_CUR_ED      (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x24))</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2730eb9a656e98c7d8137e4e42ad88b2"> 1062</a></span>&#160;<span class="preprocessor">#define HC_BULK_HEAD_ED     (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x28))</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a21d84c65d6911bd30459264f0db8a923"> 1063</a></span>&#160;<span class="preprocessor">#define HC_BULK_CUR_ED      (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x2C))</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad6a0e8bb77c4fd391973c8e8a539aa64"> 1064</a></span>&#160;<span class="preprocessor">#define HC_DONE_HEAD        (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x30))</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3d0451f115b53bf24fea39dd00a96a26"> 1065</a></span>&#160;<span class="preprocessor">#define HC_FM_INTERVAL      (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x34))</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a92231e127584724b39a14ea50a259916"> 1066</a></span>&#160;<span class="preprocessor">#define HC_FM_REMAINING     (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x38))</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a26789045ef7c87e11dd52e1574326690"> 1067</a></span>&#160;<span class="preprocessor">#define HC_FM_NUMBER        (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x3C))</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5e8ec24805635d17e2cb9aaffa316b0e"> 1068</a></span>&#160;<span class="preprocessor">#define HC_PERIOD_START     (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x40))</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa3ddba5bab8ba134ef95313e86d59c9a"> 1069</a></span>&#160;<span class="preprocessor">#define HC_LS_THRHLD        (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x44))</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a418b8bc5917bf4c475a9e66597ab04e0"> 1070</a></span>&#160;<span class="preprocessor">#define HC_RH_DESCA         (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x48))</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa477ef67b4b2488aa9191e0b7f50179b"> 1071</a></span>&#160;<span class="preprocessor">#define HC_RH_DESCB         (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x4C))</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab3c04e8b3462cda7c9e52e50914fa681"> 1072</a></span>&#160;<span class="preprocessor">#define HC_RH_STAT          (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x50))</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a409581a3cb3f8fb1e1e01e9945a3fee7"> 1073</a></span>&#160;<span class="preprocessor">#define HC_RH_PORT_STAT1    (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x54))</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab48910b294559f991d796902a7c15d03"> 1074</a></span>&#160;<span class="preprocessor">#define HC_RH_PORT_STAT2    (*(volatile unsigned long *)(USBHC_BASE_ADDR + 0x58))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/* USB OTG Controller */</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a981e20c217de8ee858544795b021731c"> 1077</a></span>&#160;<span class="preprocessor">#define USBOTG_BASE_ADDR    0xFFE0C100</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3ec9cd4028d4d8d795e44a79edef9105"> 1078</a></span>&#160;<span class="preprocessor">#define OTG_INT_STAT        (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab2eed48f8e0acf217541da7ec00c19de"> 1079</a></span>&#160;<span class="preprocessor">#define OTG_INT_EN          (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5b11a04230dcb96401b2e6c3f7795e77"> 1080</a></span>&#160;<span class="preprocessor">#define OTG_INT_SET         (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a72a0017456bd99076be2727c3e5335fe"> 1081</a></span>&#160;<span class="preprocessor">#define OTG_INT_CLR         (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* On LPC23xx, the name is USBPortSel, on LPC24xx, the name is OTG_STAT_CTRL */</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6d71dd8601a823f740bb221f2402abd8"> 1083</a></span>&#160;<span class="preprocessor">#define OTG_STAT_CTRL       (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0759d44e1190ea7b1c8d1e33ba02dfbc"> 1084</a></span>&#160;<span class="preprocessor">#define OTG_TIMER           (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x14))</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac17b9a6ab01cfca6a5870ad951084b10"> 1086</a></span>&#160;<span class="preprocessor">#define USBOTG_I2C_BASE_ADDR    0xFFE0C300</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a95439ab33ec79ec76058d766adce6594"> 1087</a></span>&#160;<span class="preprocessor">#define OTG_I2C_RX          (*(volatile unsigned long *)(USBOTG_I2C_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac9c1c39fde39e56e77785ddfaf923d48"> 1088</a></span>&#160;<span class="preprocessor">#define OTG_I2C_TX          (*(volatile unsigned long *)(USBOTG_I2C_BASE_ADDR + 0x00))</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af9bc045f908e139fff92881dd05fdf72"> 1089</a></span>&#160;<span class="preprocessor">#define OTG_I2C_STS         (*(volatile unsigned long *)(USBOTG_I2C_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae93dee948c7e3158fa03ba0fde03f4d2"> 1090</a></span>&#160;<span class="preprocessor">#define OTG_I2C_CTL         (*(volatile unsigned long *)(USBOTG_I2C_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a35a710024cd93ae2c9e7f362ebcbcd9e"> 1091</a></span>&#160;<span class="preprocessor">#define OTG_I2C_CLKHI       (*(volatile unsigned long *)(USBOTG_I2C_BASE_ADDR + 0x0C))</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9ae9e9d0aedc4bef5564a61b476c2be9"> 1092</a></span>&#160;<span class="preprocessor">#define OTG_I2C_CLKLO       (*(volatile unsigned long *)(USBOTG_I2C_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/* On LPC23xx, the names are USBClkCtrl and USBClkSt; on LPC24xx, the names are</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">OTG_CLK_CTRL and OTG_CLK_STAT respectively. */</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a33a08ea9b04679bbcc1d2b77c07d8989"> 1096</a></span>&#160;<span class="preprocessor">#define USBOTG_CLK_BASE_ADDR    0xFFE0CFF0</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a61ca077f166a9fa01c8b799298f821a6"> 1097</a></span>&#160;<span class="preprocessor">#define OTG_CLK_CTRL        (*(volatile unsigned long *)(USBOTG_CLK_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aa3a9cf9a453efd9a84c048186dd7bcb3"> 1098</a></span>&#160;<span class="preprocessor">#define OTG_CLK_STAT        (*(volatile unsigned long *)(USBOTG_CLK_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">/* Note: below three register name convention is for LPC23xx USB device only, match</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">with the spec. update in USB Device Section. */</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a7c14672b06716d61acc33fe1f548c3cf"> 1102</a></span>&#160;<span class="preprocessor">#define USBPortSel          (*(volatile unsigned long *)(USBOTG_BASE_ADDR + 0x10))</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a159be961960e673420953c440cbf38dd"> 1103</a></span>&#160;<span class="preprocessor">#define USBClkCtrl          (*(volatile unsigned long *)(USBOTG_CLK_BASE_ADDR + 0x04))</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#adf86e6bd3f7691c85478f2e1f224e8e8"> 1104</a></span>&#160;<span class="preprocessor">#define USBClkSt            (*(volatile unsigned long *)(USBOTG_CLK_BASE_ADDR + 0x08))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/* Ethernet MAC (32 bit data bus) -- all registers are RW unless indicated in parentheses */</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0031d640eb298dd1c9264ad1dd78e37b"> 1107</a></span>&#160;<span class="preprocessor">#define MAC_BASE_ADDR       0xFFE00000 </span><span class="comment">/* AHB Peripheral # 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac134948eb1f75ed5754dff8f087b7a22"> 1108</a></span>&#160;<span class="preprocessor">#define MAC_MAC1            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x000)) </span><span class="comment">/* MAC config reg 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0ee126b81edcb6a7a9b028c3f53e5cd8"> 1109</a></span>&#160;<span class="preprocessor">#define MAC_MAC2            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x004)) </span><span class="comment">/* MAC config reg 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#acc26685c317f27cdee5d359a9b2918f6"> 1110</a></span>&#160;<span class="preprocessor">#define MAC_IPGT            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x008)) </span><span class="comment">/* b2b InterPacketGap reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a0ca403c47c575c7df5026ede206fab62"> 1111</a></span>&#160;<span class="preprocessor">#define MAC_IPGR            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x00C)) </span><span class="comment">/* non b2b InterPacketGap reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3b9948538ffbc2eedc6cf2fae791d684"> 1112</a></span>&#160;<span class="preprocessor">#define MAC_CLRT            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x010)) </span><span class="comment">/* CoLlision window/ReTry reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ac80b20a2c78b997770997f4682f7a1e0"> 1113</a></span>&#160;<span class="preprocessor">#define MAC_MAXF            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x014)) </span><span class="comment">/* MAXimum Frame reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ae0b795db2052057148f046377f1b954f"> 1114</a></span>&#160;<span class="preprocessor">#define MAC_SUPP            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x018)) </span><span class="comment">/* PHY SUPPort reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab229d3ef2ae755bb581c567d6e28b6ab"> 1115</a></span>&#160;<span class="preprocessor">#define MAC_TEST            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x01C)) </span><span class="comment">/* TEST reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aafab2ae92f88fc1db9797271a55ffeed"> 1116</a></span>&#160;<span class="preprocessor">#define MAC_MCFG            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x020)) </span><span class="comment">/* MII Mgmt ConFiG reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a4d7a9517d59e8a14c0541ed6fb2c0149"> 1117</a></span>&#160;<span class="preprocessor">#define MAC_MCMD            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x024)) </span><span class="comment">/* MII Mgmt CoMmanD reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ace13d839acb863126a084b80082e0f72"> 1118</a></span>&#160;<span class="preprocessor">#define MAC_MADR            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x028)) </span><span class="comment">/* MII Mgmt ADdRess reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9a456119d71c75f1ef7803b25b9d0a3c"> 1119</a></span>&#160;<span class="preprocessor">#define MAC_MWTD            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x02C)) </span><span class="comment">/* MII Mgmt WriTe Data reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aaad83a8b092ba90b535bf26af4294479"> 1120</a></span>&#160;<span class="preprocessor">#define MAC_MRDD            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x030)) </span><span class="comment">/* MII Mgmt ReaD Data reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1f43ed6ed5a8740f2f75340c75313f90"> 1121</a></span>&#160;<span class="preprocessor">#define MAC_MIND            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x034)) </span><span class="comment">/* MII Mgmt INDicators reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a36eb45727a65852e985897b250e7f635"> 1123</a></span>&#160;<span class="preprocessor">#define MAC_SA0             (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x040)) </span><span class="comment">/* Station Address 0 reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abd16768b59166ae3013139b946cfa942"> 1124</a></span>&#160;<span class="preprocessor">#define MAC_SA1             (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x044)) </span><span class="comment">/* Station Address 1 reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad433c0d7fea91fb6b4df3c391790b5de"> 1125</a></span>&#160;<span class="preprocessor">#define MAC_SA2             (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x048)) </span><span class="comment">/* Station Address 2 reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1dd1f5f6c5879b380a286ddb33e1a5d8"> 1127</a></span>&#160;<span class="preprocessor">#define MAC_COMMAND         (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x100)) </span><span class="comment">/* Command reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad85b4055a46617cdba06841ba5ee5b4b"> 1128</a></span>&#160;<span class="preprocessor">#define MAC_STATUS          (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x104)) </span><span class="comment">/* Status reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1710e13b487e9832d98a492577d5dc2d"> 1129</a></span>&#160;<span class="preprocessor">#define MAC_RXDESCRIPTOR    (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x108)) </span><span class="comment">/* Rx descriptor base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a88042adce51911fcb3a4654bd19eeff0"> 1130</a></span>&#160;<span class="preprocessor">#define MAC_RXSTATUS        (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x10C)) </span><span class="comment">/* Rx status base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aeac15724ffb42399147e0d6adb81a6b9"> 1131</a></span>&#160;<span class="preprocessor">#define MAC_RXDESCRIPTORNUM (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x110)) </span><span class="comment">/* Rx number of descriptors reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6824a71c7c59f344bc934cec82095d10"> 1132</a></span>&#160;<span class="preprocessor">#define MAC_RXPRODUCEINDEX  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x114)) </span><span class="comment">/* Rx produce index reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9511e6d210d37dd7aa4d967972c07ab6"> 1133</a></span>&#160;<span class="preprocessor">#define MAC_RXCONSUMEINDEX  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x118)) </span><span class="comment">/* Rx consume index reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ab2146d57230ee0847c7b0fca82c29d4b"> 1134</a></span>&#160;<span class="preprocessor">#define MAC_TXDESCRIPTOR    (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x11C)) </span><span class="comment">/* Tx descriptor base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2a2cab341d9bce8427b3c7cf6ea648e0"> 1135</a></span>&#160;<span class="preprocessor">#define MAC_TXSTATUS        (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x120)) </span><span class="comment">/* Tx status base address reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#ad10276bd30e8431e7034ea6ad517e55c"> 1136</a></span>&#160;<span class="preprocessor">#define MAC_TXDESCRIPTORNUM (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x124)) </span><span class="comment">/* Tx number of descriptors reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a44cfb603f50fbf1ddb2d0f9254ad2fe5"> 1137</a></span>&#160;<span class="preprocessor">#define MAC_TXPRODUCEINDEX  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x128)) </span><span class="comment">/* Tx produce index reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a97618bf0a2545f9f6ac5b43ac1ee5f04"> 1138</a></span>&#160;<span class="preprocessor">#define MAC_TXCONSUMEINDEX  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x12C)) </span><span class="comment">/* Tx consume index reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a9ced14d5dc63ca6c1903ed333a327c44"> 1140</a></span>&#160;<span class="preprocessor">#define MAC_TSV0            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x158)) </span><span class="comment">/* Tx status vector 0 reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a644ab6784b3347e1713263f0723eb826"> 1141</a></span>&#160;<span class="preprocessor">#define MAC_TSV1            (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x15C)) </span><span class="comment">/* Tx status vector 1 reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a1aea8be577f7b2bf106010d9438d2680"> 1142</a></span>&#160;<span class="preprocessor">#define MAC_RSV             (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x160)) </span><span class="comment">/* Rx status vector reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6ce222ef4e1bb570a21361206cf27db4"> 1144</a></span>&#160;<span class="preprocessor">#define MAC_FLOWCONTROLCNT  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x170)) </span><span class="comment">/* Flow control counter reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a5b713da427a1969317fc8ff752427b67"> 1145</a></span>&#160;<span class="preprocessor">#define MAC_FLOWCONTROLSTS  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x174)) </span><span class="comment">/* Flow control status reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#af63f725247aa569ecc3e6badb1d87519"> 1147</a></span>&#160;<span class="preprocessor">#define MAC_RXFILTERCTRL    (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x200)) </span><span class="comment">/* Rx filter ctrl reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a2d4e48c0ab0ddf6f5cafaea016593436"> 1148</a></span>&#160;<span class="preprocessor">#define MAC_RXFILTERWOLSTS  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x204)) </span><span class="comment">/* Rx filter WoL status reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a36dad4d0feda09627d41947e778b0c1e"> 1149</a></span>&#160;<span class="preprocessor">#define MAC_RXFILTERWOLCLR  (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x208)) </span><span class="comment">/* Rx filter WoL clear reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#abb3544f86cb278f9edeb83cebc2d49a5"> 1151</a></span>&#160;<span class="preprocessor">#define MAC_HASHFILTERL     (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x210)) </span><span class="comment">/* Hash filter LSBs reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a66929f01392793f19cad01c2b82d6cef"> 1152</a></span>&#160;<span class="preprocessor">#define MAC_HASHFILTERH     (*(volatile unsigned long *)(MAC_BASE_ADDR + 0x214)) </span><span class="comment">/* Hash filter MSBs reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a60e6a02716dc33cef5e68895e6d7be15"> 1154</a></span>&#160;<span class="preprocessor">#define MAC_INTSTATUS       (*(volatile unsigned long *)(MAC_BASE_ADDR + 0xFE0)) </span><span class="comment">/* Interrupt status reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#aff03d247522a967fa8475953e0ffb337"> 1155</a></span>&#160;<span class="preprocessor">#define MAC_INTENABLE       (*(volatile unsigned long *)(MAC_BASE_ADDR + 0xFE4)) </span><span class="comment">/* Interrupt enable reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6ebb89573a521a7ae45503fefc58d876"> 1156</a></span>&#160;<span class="preprocessor">#define MAC_INTCLEAR        (*(volatile unsigned long *)(MAC_BASE_ADDR + 0xFE8)) </span><span class="comment">/* Interrupt clear reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a162f95c6e1fea9faee21d3a0c2b51519"> 1157</a></span>&#160;<span class="preprocessor">#define MAC_INTSET          (*(volatile unsigned long *)(MAC_BASE_ADDR + 0xFEC)) </span><span class="comment">/* Interrupt set reg (WO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a3a311b6eb0e16467ab95568cb4f7fc8a"> 1159</a></span>&#160;<span class="preprocessor">#define MAC_POWERDOWN       (*(volatile unsigned long *)(MAC_BASE_ADDR + 0xFF4)) </span><span class="comment">/* Power-down reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="lpc23xx_8h.html#a6d67b520e160d20ea59bdba377ab4048"> 1160</a></span>&#160;<span class="preprocessor">#define MAC_MODULEID        (*(volatile unsigned long *)(MAC_BASE_ADDR + 0xFFC)) </span><span class="comment">/* Module ID reg (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;}</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* LPC23XX_H */</span><span class="preprocessor"></span></div><div class="ttc" id="lpc23xx_8h_html_a4f017ef6e922d8496886a2533ed0b908"><div class="ttname"><a href="lpc23xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a></div><div class="ttdeci">#define REG32</div><div class="ttdoc">Type for 32-bit registers. </div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00027">lpc23xx.h:27</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_add49783cea2c183faec1b7f588136140"><div class="ttname"><a href="structlpc23xx__timer__t.html#add49783cea2c183faec1b7f588136140">lpc23xx_timer_t::MCR</a></div><div class="ttdeci">REG32 MCR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00515">lpc23xx.h:515</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_a46adb957a0eacb9001f71fd30d73bfff"><div class="ttname"><a href="structlpc23xx__timer__t.html#a46adb957a0eacb9001f71fd30d73bfff">lpc23xx_timer_t::CTCR</a></div><div class="ttdeci">REG32 CTCR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00521">lpc23xx.h:521</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_aef8e337e5e8f4c6c178101de57e9efce"><div class="ttname"><a href="structlpc23xx__timer__t.html#aef8e337e5e8f4c6c178101de57e9efce">lpc23xx_timer_t::PC</a></div><div class="ttdeci">REG32 PC</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00514">lpc23xx.h:514</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_a96f0bcc68fcca987a86ac7db566675d5"><div class="ttname"><a href="structlpc23xx__timer__t.html#a96f0bcc68fcca987a86ac7db566675d5">lpc23xx_timer_t::TC</a></div><div class="ttdeci">REG32 TC</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00512">lpc23xx.h:512</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_aa2c1a24e3d701ae4986730a6babd6af4"><div class="ttname"><a href="structlpc23xx__timer__t.html#aa2c1a24e3d701ae4986730a6babd6af4">lpc23xx_timer_t::TCR</a></div><div class="ttdeci">REG32 TCR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00511">lpc23xx.h:511</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_a49e7b6ecd025889886c6be80de05f438"><div class="ttname"><a href="structlpc23xx__timer__t.html#a49e7b6ecd025889886c6be80de05f438">lpc23xx_timer_t::EMR</a></div><div class="ttdeci">REG32 EMR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00519">lpc23xx.h:519</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_afcf72a5b944245fc54712e3bd2a472c4"><div class="ttname"><a href="structlpc23xx__timer__t.html#afcf72a5b944245fc54712e3bd2a472c4">lpc23xx_timer_t::PR</a></div><div class="ttdeci">REG32 PR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00513">lpc23xx.h:513</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_aca03cc0219c8d410d6fab3e932dc2688"><div class="ttname"><a href="structlpc23xx__timer__t.html#aca03cc0219c8d410d6fab3e932dc2688">lpc23xx_timer_t::CCR</a></div><div class="ttdeci">REG32 CCR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00517">lpc23xx.h:517</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html_aa38dbbd9101d5ffd03e6ecc50f1cc871"><div class="ttname"><a href="structlpc23xx__timer__t.html#aa38dbbd9101d5ffd03e6ecc50f1cc871">lpc23xx_timer_t::IR</a></div><div class="ttdeci">REG32 IR</div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00510">lpc23xx.h:510</a></div></div>
<div class="ttc" id="structlpc23xx__timer__t_html"><div class="ttname"><a href="structlpc23xx__timer__t.html">lpc23xx_timer_t</a></div><div class="ttdoc">Generic timer register map. </div><div class="ttdef"><b>Definition:</b> <a href="lpc23xx_8h_source.html#l00509">lpc23xx.h:509</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:00 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
