Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\quartus_prj\qsys_prj\system_soc.qsys --synthesis=VHDL --output-directory=C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\quartus_prj\qsys_prj\system_soc\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C8
Progress: Loading qsys_prj/system_soc.qsys
Progress: Reading input file
Progress: Adding filter_lo_ip_0 [filter_lo_ip 1.0]
Progress: Parameterizing module filter_lo_ip_0
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_soc.hps_0: HPS Main PLL counter settings: n = 0  m = 47
Info: system_soc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: system_soc.hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: system_soc.pll_0: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: system_soc.pll_0: Able to implement PLL with user settings
Warning: system_soc.filter_lo_ip_0: filter_lo_ip_0.In1 must be exported, or connected to a matching conduit.
Warning: system_soc.filter_lo_ip_0: filter_lo_ip_0.Out1 must be exported, or connected to a matching conduit.
Info: system_soc: Generating system_soc "system_soc" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave filter_lo_ip_0.s_axi because the master is of type axi and the slave is of type axi4lite.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: filter_lo_ip_0: "system_soc" instantiated filter_lo_ip "filter_lo_ip_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 47
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Info: hps_0: "system_soc" instantiated altera_hps "hps_0"
Info: pll_0: "system_soc" instantiated altera_pll "pll_0"
Info: mm_interconnect_0: "system_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system_soc" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: filter_lo_ip_0_s_axi_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "filter_lo_ip_0_s_axi_agent"
Info: Reusing file C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: filter_lo_ip_0_s_axi_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "filter_lo_ip_0_s_axi_wr_burst_adapter"
Info: Reusing file C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/6_EXEMPLO_FILTRO_FIR_HDL_CODER/quartus_prj/qsys_prj/system_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/thiag/AppData/Local/Temp/alt0347_1496465958494368830.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: 2025.09.16.15:03:24 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2025.09.16.15:03:26 Warning: Ignored parameter assignment device=5CSXFC6D6F31C8
Error: border: 2025.09.16.15:03:26 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2025.09.16.15:03:30 Info: hps_sdram: ECC will be enabled in the preloader because an interface width of 24 or 40 has been chosen.
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2025.09.16.15:03:30 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2025.09.16.15:03:30 Info: hps_sdram: Generating altera_mem_if_hps_emif "hps_sdram" for QUARTUS_SYNTH
Error: border: 2025.09.16.15:03:32 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2025.09.16.15:03:32 Info: p0: Generating clock pair generator
Error: border: 2025.09.16.15:03:33 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2025.09.16.15:03:36 Info: p0:
Error: border: 2025.09.16.15:03:36 Info: p0: *****************************
Error: border: 2025.09.16.15:03:36 Info: p0:
Error: border: 2025.09.16.15:03:36 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2025.09.16.15:03:36 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2025.09.16.15:03:36 Info: p0:
Error: border: 2025.09.16.15:03:36 Info: p0: *****************************
Error: border: 2025.09.16.15:03:36 Info: p0:
Error: border: 2025.09.16.15:03:36 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2025.09.16.15:03:43 Error: seq: Error during execution of "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: 2025.09.16.15:03:43 Error: seq: Execution of command "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: 2025.09.16.15:03:43 Error: seq: child process exited abnormally
Error: border: 2025.09.16.15:03:43 Error: seq: add_fileset_file: No such file C:/Users/thiag/AppData/Local/Temp/alt0347_1496465958494368830.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: while executing
Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: border: ("foreach" body line 4)
Error: border: invoked from within
Error: border: "foreach file_pathname $return_files_sw {
Error: border: 		_dprint 1 "Preparing to add $file_pathname"
Error: border: 		set file_name [file tail $file_pathname]
Error: border: 		add_fileset_file $..."
Error: border: (procedure "generate_sw" line 18)
Error: border: invoked from within
Error: border: "generate_sw $name $fileset"
Error: border: ("if" then script line 4)
Error: border: invoked from within
Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: border: 		add_fileset_file $top_level_fi..."
Error: border: (procedure "generate_files" line 4)
Error: border: invoked from within
Error: border: "generate_files $name QUARTUS_SYNTH"
Error: border: (procedure "generate_synth" line 3)
Error: border: invoked from within
Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: border: 2025.09.16.15:03:43 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2025.09.16.15:03:43 Error: Generation stopped, 3 or more modules remaining
Error: border: 2025.09.16.15:03:43 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: system_soc: Done "system_soc" with 20 modules, 83 files
Error: qsys-generate failed with exit code 1: 66 Errors, 6 Warnings
Info: Finished: Create HDL design files for synthesis
