--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    3.893(R)|    0.707(R)|clk               |   0.000|
ram1Data<0> |    0.975(R)|    1.245(R)|clk               |   0.000|
ram1Data<1> |    0.241(R)|    1.807(R)|clk               |   0.000|
ram1Data<2> |   -1.155(R)|    2.923(R)|clk               |   0.000|
ram1Data<3> |   -1.180(R)|    2.943(R)|clk               |   0.000|
ram1Data<4> |   -1.151(R)|    2.919(R)|clk               |   0.000|
ram1Data<5> |   -1.068(R)|    2.854(R)|clk               |   0.000|
ram1Data<6> |   -1.309(R)|    3.046(R)|clk               |   0.000|
ram1Data<7> |   -1.601(R)|    3.280(R)|clk               |   0.000|
ram1Data<8> |   -1.364(R)|    3.089(R)|clk               |   0.000|
ram1Data<9> |   -1.357(R)|    3.086(R)|clk               |   0.000|
ram1Data<10>|   -1.309(R)|    3.044(R)|clk               |   0.000|
ram1Data<11>|   -1.347(R)|    3.075(R)|clk               |   0.000|
ram1Data<12>|   -1.315(R)|    3.049(R)|clk               |   0.000|
ram1Data<13>|   -1.152(R)|    2.919(R)|clk               |   0.000|
ram1Data<14>|   -0.693(R)|    2.555(R)|clk               |   0.000|
ram1Data<15>|   -0.075(R)|    2.060(R)|clk               |   0.000|
ram2Data<0> |    1.672(R)|    1.858(R)|clk               |   0.000|
ram2Data<1> |    1.591(R)|    1.954(R)|clk               |   0.000|
ram2Data<2> |    1.610(R)|    1.932(R)|clk               |   0.000|
ram2Data<3> |    1.615(R)|    1.926(R)|clk               |   0.000|
ram2Data<4> |    1.681(R)|    1.849(R)|clk               |   0.000|
ram2Data<5> |    1.642(R)|    1.894(R)|clk               |   0.000|
ram2Data<6> |    1.615(R)|    1.926(R)|clk               |   0.000|
ram2Data<7> |    1.681(R)|    1.849(R)|clk               |   0.000|
ram2Data<8> |    1.682(R)|    1.846(R)|clk               |   0.000|
ram2Data<9> |    1.659(R)|    1.874(R)|clk               |   0.000|
ram2Data<10>|    1.642(R)|    1.894(R)|clk               |   0.000|
ram2Data<11>|    1.664(R)|    1.868(R)|clk               |   0.000|
ram2Data<12>|    1.675(R)|    1.855(R)|clk               |   0.000|
ram2Data<13>|    1.659(R)|    1.874(R)|clk               |   0.000|
ram2Data<14>|    1.664(R)|    1.868(R)|clk               |   0.000|
ram2Data<15>|    1.675(R)|    1.855(R)|clk               |   0.000|
tbre        |    2.918(R)|   -0.337(R)|clk               |   0.000|
tsre        |    3.024(R)|   -0.421(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    3.377(R)|    1.353(R)|clk               |   0.000|
ram1Data<0> |    0.459(R)|    1.891(R)|clk               |   0.000|
ram1Data<1> |   -0.275(R)|    2.453(R)|clk               |   0.000|
ram1Data<2> |   -1.671(R)|    3.569(R)|clk               |   0.000|
ram1Data<3> |   -1.696(R)|    3.589(R)|clk               |   0.000|
ram1Data<4> |   -1.667(R)|    3.565(R)|clk               |   0.000|
ram1Data<5> |   -1.584(R)|    3.500(R)|clk               |   0.000|
ram1Data<6> |   -1.825(R)|    3.692(R)|clk               |   0.000|
ram1Data<7> |   -2.117(R)|    3.926(R)|clk               |   0.000|
ram1Data<8> |   -1.880(R)|    3.735(R)|clk               |   0.000|
ram1Data<9> |   -1.873(R)|    3.732(R)|clk               |   0.000|
ram1Data<10>|   -1.825(R)|    3.690(R)|clk               |   0.000|
ram1Data<11>|   -1.863(R)|    3.721(R)|clk               |   0.000|
ram1Data<12>|   -1.831(R)|    3.695(R)|clk               |   0.000|
ram1Data<13>|   -1.668(R)|    3.565(R)|clk               |   0.000|
ram1Data<14>|   -1.209(R)|    3.201(R)|clk               |   0.000|
ram1Data<15>|   -0.591(R)|    2.706(R)|clk               |   0.000|
ram2Data<0> |    1.156(R)|    2.504(R)|clk               |   0.000|
ram2Data<1> |    1.075(R)|    2.600(R)|clk               |   0.000|
ram2Data<2> |    1.094(R)|    2.578(R)|clk               |   0.000|
ram2Data<3> |    1.099(R)|    2.572(R)|clk               |   0.000|
ram2Data<4> |    1.165(R)|    2.495(R)|clk               |   0.000|
ram2Data<5> |    1.126(R)|    2.540(R)|clk               |   0.000|
ram2Data<6> |    1.099(R)|    2.572(R)|clk               |   0.000|
ram2Data<7> |    1.165(R)|    2.495(R)|clk               |   0.000|
ram2Data<8> |    1.166(R)|    2.492(R)|clk               |   0.000|
ram2Data<9> |    1.143(R)|    2.520(R)|clk               |   0.000|
ram2Data<10>|    1.126(R)|    2.540(R)|clk               |   0.000|
ram2Data<11>|    1.148(R)|    2.514(R)|clk               |   0.000|
ram2Data<12>|    1.159(R)|    2.501(R)|clk               |   0.000|
ram2Data<13>|    1.143(R)|    2.520(R)|clk               |   0.000|
ram2Data<14>|    1.148(R)|    2.514(R)|clk               |   0.000|
ram2Data<15>|    1.159(R)|    2.501(R)|clk               |   0.000|
tbre        |    2.402(R)|    0.309(R)|clk               |   0.000|
tsre        |    2.508(R)|    0.225(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clkIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Addr<0> |   10.708(R)|clk               |   0.000|
ram1Addr<1> |   10.790(R)|clk               |   0.000|
ram1Addr<2> |   10.904(R)|clk               |   0.000|
ram1Addr<3> |   11.090(R)|clk               |   0.000|
ram1Addr<4> |   10.835(R)|clk               |   0.000|
ram1Addr<5> |   10.852(R)|clk               |   0.000|
ram1Addr<6> |   10.878(R)|clk               |   0.000|
ram1Addr<7> |   10.307(R)|clk               |   0.000|
ram1Addr<8> |   10.432(R)|clk               |   0.000|
ram1Addr<9> |   10.223(R)|clk               |   0.000|
ram1Addr<10>|   10.551(R)|clk               |   0.000|
ram1Addr<11>|   10.574(R)|clk               |   0.000|
ram1Addr<12>|    9.322(R)|clk               |   0.000|
ram1Addr<13>|    9.326(R)|clk               |   0.000|
ram1Addr<14>|    9.316(R)|clk               |   0.000|
ram1Addr<15>|    9.320(R)|clk               |   0.000|
ram1Data<0> |   10.204(R)|clk               |   0.000|
ram1Data<1> |    9.939(R)|clk               |   0.000|
ram1Data<2> |   10.209(R)|clk               |   0.000|
ram1Data<3> |    9.944(R)|clk               |   0.000|
ram1Data<4> |    9.370(R)|clk               |   0.000|
ram1Data<5> |   10.156(R)|clk               |   0.000|
ram1Data<6> |   10.285(R)|clk               |   0.000|
ram1Data<7> |   10.225(R)|clk               |   0.000|
ram1Data<8> |   10.119(R)|clk               |   0.000|
ram1Data<9> |    9.894(R)|clk               |   0.000|
ram1Data<10>|   10.079(R)|clk               |   0.000|
ram1Data<11>|   10.348(R)|clk               |   0.000|
ram1Data<12>|    9.673(R)|clk               |   0.000|
ram1Data<13>|    9.668(R)|clk               |   0.000|
ram1Data<14>|    9.332(R)|clk               |   0.000|
ram1Data<15>|    9.677(R)|clk               |   0.000|
ram1En      |    8.336(R)|clk               |   0.000|
ram1Oe      |    9.905(R)|clk               |   0.000|
ram1We      |    9.918(R)|clk               |   0.000|
ram2Addr<0> |   10.530(R)|clk               |   0.000|
ram2Addr<1> |   10.259(R)|clk               |   0.000|
ram2Addr<2> |    9.909(R)|clk               |   0.000|
ram2Addr<3> |   10.356(R)|clk               |   0.000|
ram2Addr<4> |   10.012(R)|clk               |   0.000|
ram2Addr<5> |    9.980(R)|clk               |   0.000|
ram2Addr<6> |   10.615(R)|clk               |   0.000|
ram2Addr<7> |   10.897(R)|clk               |   0.000|
ram2Addr<8> |   10.939(R)|clk               |   0.000|
ram2Addr<9> |   11.233(R)|clk               |   0.000|
ram2Addr<10>|   10.944(R)|clk               |   0.000|
ram2Addr<11>|   10.992(R)|clk               |   0.000|
ram2Addr<12>|   11.122(R)|clk               |   0.000|
ram2Addr<13>|   11.540(R)|clk               |   0.000|
ram2Addr<14>|   12.056(R)|clk               |   0.000|
ram2Addr<15>|   11.529(R)|clk               |   0.000|
ram2Data<0> |   11.710(R)|clk               |   0.000|
ram2Data<1> |   13.022(R)|clk               |   0.000|
ram2Data<2> |   12.191(R)|clk               |   0.000|
ram2Data<3> |   12.190(R)|clk               |   0.000|
ram2Data<4> |   11.925(R)|clk               |   0.000|
ram2Data<5> |   11.915(R)|clk               |   0.000|
ram2Data<6> |   12.206(R)|clk               |   0.000|
ram2Data<7> |   11.894(R)|clk               |   0.000|
ram2Data<8> |   11.957(R)|clk               |   0.000|
ram2Data<9> |   12.907(R)|clk               |   0.000|
ram2Data<10>|   11.626(R)|clk               |   0.000|
ram2Data<11>|   12.192(R)|clk               |   0.000|
ram2Data<12>|   12.272(R)|clk               |   0.000|
ram2Data<13>|   13.057(R)|clk               |   0.000|
ram2Data<14>|   11.341(R)|clk               |   0.000|
ram2Data<15>|   12.214(R)|clk               |   0.000|
ram2En      |    8.322(R)|clk               |   0.000|
ram2Oe      |   11.750(R)|clk               |   0.000|
ram2We      |   14.014(R)|clk               |   0.000|
rdn         |   12.123(R)|clk               |   0.000|
wrn         |   13.615(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Addr<0> |   11.354(R)|clk               |   0.000|
ram1Addr<1> |   11.436(R)|clk               |   0.000|
ram1Addr<2> |   11.550(R)|clk               |   0.000|
ram1Addr<3> |   11.736(R)|clk               |   0.000|
ram1Addr<4> |   11.481(R)|clk               |   0.000|
ram1Addr<5> |   11.498(R)|clk               |   0.000|
ram1Addr<6> |   11.524(R)|clk               |   0.000|
ram1Addr<7> |   10.953(R)|clk               |   0.000|
ram1Addr<8> |   11.078(R)|clk               |   0.000|
ram1Addr<9> |   10.869(R)|clk               |   0.000|
ram1Addr<10>|   11.197(R)|clk               |   0.000|
ram1Addr<11>|   11.220(R)|clk               |   0.000|
ram1Addr<12>|    9.968(R)|clk               |   0.000|
ram1Addr<13>|    9.972(R)|clk               |   0.000|
ram1Addr<14>|    9.962(R)|clk               |   0.000|
ram1Addr<15>|    9.966(R)|clk               |   0.000|
ram1Data<0> |   10.850(R)|clk               |   0.000|
ram1Data<1> |   10.585(R)|clk               |   0.000|
ram1Data<2> |   10.855(R)|clk               |   0.000|
ram1Data<3> |   10.590(R)|clk               |   0.000|
ram1Data<4> |   10.016(R)|clk               |   0.000|
ram1Data<5> |   10.802(R)|clk               |   0.000|
ram1Data<6> |   10.931(R)|clk               |   0.000|
ram1Data<7> |   10.871(R)|clk               |   0.000|
ram1Data<8> |   10.765(R)|clk               |   0.000|
ram1Data<9> |   10.540(R)|clk               |   0.000|
ram1Data<10>|   10.725(R)|clk               |   0.000|
ram1Data<11>|   10.994(R)|clk               |   0.000|
ram1Data<12>|   10.319(R)|clk               |   0.000|
ram1Data<13>|   10.314(R)|clk               |   0.000|
ram1Data<14>|    9.978(R)|clk               |   0.000|
ram1Data<15>|   10.323(R)|clk               |   0.000|
ram1En      |    8.982(R)|clk               |   0.000|
ram1Oe      |   10.551(R)|clk               |   0.000|
ram1We      |   10.564(R)|clk               |   0.000|
ram2Addr<0> |   11.176(R)|clk               |   0.000|
ram2Addr<1> |   10.905(R)|clk               |   0.000|
ram2Addr<2> |   10.555(R)|clk               |   0.000|
ram2Addr<3> |   11.002(R)|clk               |   0.000|
ram2Addr<4> |   10.658(R)|clk               |   0.000|
ram2Addr<5> |   10.626(R)|clk               |   0.000|
ram2Addr<6> |   11.261(R)|clk               |   0.000|
ram2Addr<7> |   11.543(R)|clk               |   0.000|
ram2Addr<8> |   11.585(R)|clk               |   0.000|
ram2Addr<9> |   11.879(R)|clk               |   0.000|
ram2Addr<10>|   11.590(R)|clk               |   0.000|
ram2Addr<11>|   11.638(R)|clk               |   0.000|
ram2Addr<12>|   11.768(R)|clk               |   0.000|
ram2Addr<13>|   12.186(R)|clk               |   0.000|
ram2Addr<14>|   12.702(R)|clk               |   0.000|
ram2Addr<15>|   12.175(R)|clk               |   0.000|
ram2Data<0> |   12.356(R)|clk               |   0.000|
ram2Data<1> |   13.668(R)|clk               |   0.000|
ram2Data<2> |   12.837(R)|clk               |   0.000|
ram2Data<3> |   12.836(R)|clk               |   0.000|
ram2Data<4> |   12.571(R)|clk               |   0.000|
ram2Data<5> |   12.561(R)|clk               |   0.000|
ram2Data<6> |   12.852(R)|clk               |   0.000|
ram2Data<7> |   12.540(R)|clk               |   0.000|
ram2Data<8> |   12.603(R)|clk               |   0.000|
ram2Data<9> |   13.553(R)|clk               |   0.000|
ram2Data<10>|   12.272(R)|clk               |   0.000|
ram2Data<11>|   12.838(R)|clk               |   0.000|
ram2Data<12>|   12.918(R)|clk               |   0.000|
ram2Data<13>|   13.703(R)|clk               |   0.000|
ram2Data<14>|   11.987(R)|clk               |   0.000|
ram2Data<15>|   12.860(R)|clk               |   0.000|
ram2En      |    8.968(R)|clk               |   0.000|
ram2Oe      |   12.396(R)|clk               |   0.000|
ram2We      |   14.660(R)|clk               |   0.000|
rdn         |   12.769(R)|clk               |   0.000|
wrn         |   14.261(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.099|         |         |         |
rst            |    6.099|    3.777|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    6.099|         |         |         |
rst            |    6.099|    3.261|   -4.376|   -4.376|
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 24 22:39:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



