<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf527 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF527_IRQ_H_</span>
<span class="cp">#define _BF527_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#define NR_PERI_INTS		(2 * 32)</span>

<span class="cp">#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	</span><span class="cm">/* PLL Wakeup Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0_ERROR		BFIN_IRQ(1)	</span><span class="cm">/* DMA Error 0 (generic) */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAR0_BLK		BFIN_IRQ(2)	</span><span class="cm">/* DMAR0 Block Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAR1_BLK		BFIN_IRQ(3)	</span><span class="cm">/* DMAR1 Block Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAR0_OVR		BFIN_IRQ(4)	</span><span class="cm">/* DMAR0 Overflow Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMAR1_OVR		BFIN_IRQ(5)	</span><span class="cm">/* DMAR1 Overflow Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI_ERROR		BFIN_IRQ(6)	</span><span class="cm">/* PPI Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_ERROR		BFIN_IRQ(7)	</span><span class="cm">/* MAC Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_ERROR	BFIN_IRQ(8)	</span><span class="cm">/* SPORT0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_ERROR	BFIN_IRQ(9)	</span><span class="cm">/* SPORT1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_ERROR		BFIN_IRQ(12)	</span><span class="cm">/* UART0 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_ERROR		BFIN_IRQ(13)	</span><span class="cm">/* UART1 Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC			BFIN_IRQ(14)	</span><span class="cm">/* RTC */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI			BFIN_IRQ(15)	</span><span class="cm">/* DMA Channel 0 (PPI/NAND) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		BFIN_IRQ(16)	</span><span class="cm">/* DMA 3 Channel (SPORT0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		BFIN_IRQ(17)	</span><span class="cm">/* DMA 4 Channel (SPORT0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		BFIN_IRQ(18)	</span><span class="cm">/* DMA 5 Channel (SPORT1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		BFIN_IRQ(19)	</span><span class="cm">/* DMA 6 Channel (SPORT1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI			BFIN_IRQ(20)	</span><span class="cm">/* TWI */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI			BFIN_IRQ(21)	</span><span class="cm">/* DMA 7 Channel (SPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_RX		BFIN_IRQ(22)	</span><span class="cm">/* DMA8 Channel (UART0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_TX		BFIN_IRQ(23)	</span><span class="cm">/* DMA9 Channel (UART0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_RX		BFIN_IRQ(24)	</span><span class="cm">/* DMA10 Channel (UART1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_TX		BFIN_IRQ(25)	</span><span class="cm">/* DMA11 Channel (UART1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_OPTSEC		BFIN_IRQ(26)	</span><span class="cm">/* OTPSEC Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CNT			BFIN_IRQ(27)	</span><span class="cm">/* GP Counter */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_RX		BFIN_IRQ(28)	</span><span class="cm">/* DMA1 Channel (MAC RX/HDMA) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTH_INTA		BFIN_IRQ(29)	</span><span class="cm">/* Port H Interrupt A */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_TX		BFIN_IRQ(30)	</span><span class="cm">/* DMA2 Channel (MAC TX/NAND) */</span><span class="cp"></span>
<span class="cp">#define IRQ_NFC			BFIN_IRQ(30)	</span><span class="cm">/* DMA2 Channel (MAC TX/NAND) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTH_INTB		BFIN_IRQ(31)	</span><span class="cm">/* Port H Interrupt B */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(32)	</span><span class="cm">/* Timer 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(33)	</span><span class="cm">/* Timer 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(34)	</span><span class="cm">/* Timer 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER3		BFIN_IRQ(35)	</span><span class="cm">/* Timer 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER4		BFIN_IRQ(36)	</span><span class="cm">/* Timer 4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER5		BFIN_IRQ(37)	</span><span class="cm">/* Timer 5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER6		BFIN_IRQ(38)	</span><span class="cm">/* Timer 6 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER7		BFIN_IRQ(39)	</span><span class="cm">/* Timer 7 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTG_INTA		BFIN_IRQ(40)	</span><span class="cm">/* Port G Interrupt A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTG_INTB		BFIN_IRQ(41)	</span><span class="cm">/* Port G Interrupt B */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA0		BFIN_IRQ(42)	</span><span class="cm">/* MDMA Stream 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA1		BFIN_IRQ(43)	</span><span class="cm">/* MDMA Stream 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCH		BFIN_IRQ(44)	</span><span class="cm">/* Software Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTF_INTA		BFIN_IRQ(45)	</span><span class="cm">/* Port F Interrupt A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTF_INTB		BFIN_IRQ(46)	</span><span class="cm">/* Port F Interrupt B */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI_ERROR		BFIN_IRQ(47)	</span><span class="cm">/* SPI Status */</span><span class="cp"></span>
<span class="cp">#define IRQ_NFC_ERROR		BFIN_IRQ(48)	</span><span class="cm">/* NAND Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_HDMA_ERROR		BFIN_IRQ(49)	</span><span class="cm">/* HDMA Error */</span><span class="cp"></span>
<span class="cp">#define IRQ_HDMA		BFIN_IRQ(50)	</span><span class="cm">/* HDMA (TFI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_EINT		BFIN_IRQ(51)	</span><span class="cm">/* USB_EINT Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_INT0		BFIN_IRQ(52)	</span><span class="cm">/* USB_INT0 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_INT1		BFIN_IRQ(53)	</span><span class="cm">/* USB_INT1 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_INT2		BFIN_IRQ(54)	</span><span class="cm">/* USB_INT2 Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USB_DMA		BFIN_IRQ(55)	</span><span class="cm">/* USB_DMAINT Interrupt */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		BFIN_IRQ(63)	</span><span class="cm">/* 70 */</span><span class="cp"></span>

<span class="cp">#define IRQ_PF0			71</span>
<span class="cp">#define IRQ_PF1			72</span>
<span class="cp">#define IRQ_PF2			73</span>
<span class="cp">#define IRQ_PF3			74</span>
<span class="cp">#define IRQ_PF4			75</span>
<span class="cp">#define IRQ_PF5			76</span>
<span class="cp">#define IRQ_PF6			77</span>
<span class="cp">#define IRQ_PF7			78</span>
<span class="cp">#define IRQ_PF8			79</span>
<span class="cp">#define IRQ_PF9			80</span>
<span class="cp">#define IRQ_PF10		81</span>
<span class="cp">#define IRQ_PF11		82</span>
<span class="cp">#define IRQ_PF12		83</span>
<span class="cp">#define IRQ_PF13		84</span>
<span class="cp">#define IRQ_PF14		85</span>
<span class="cp">#define IRQ_PF15		86</span>

<span class="cp">#define IRQ_PG0			87</span>
<span class="cp">#define IRQ_PG1			88</span>
<span class="cp">#define IRQ_PG2			89</span>
<span class="cp">#define IRQ_PG3			90</span>
<span class="cp">#define IRQ_PG4			91</span>
<span class="cp">#define IRQ_PG5			92</span>
<span class="cp">#define IRQ_PG6			93</span>
<span class="cp">#define IRQ_PG7			94</span>
<span class="cp">#define IRQ_PG8			95</span>
<span class="cp">#define IRQ_PG9			96</span>
<span class="cp">#define IRQ_PG10		97</span>
<span class="cp">#define IRQ_PG11		98</span>
<span class="cp">#define IRQ_PG12		99</span>
<span class="cp">#define IRQ_PG13		100</span>
<span class="cp">#define IRQ_PG14		101</span>
<span class="cp">#define IRQ_PG15		102</span>

<span class="cp">#define IRQ_PH0			103</span>
<span class="cp">#define IRQ_PH1			104</span>
<span class="cp">#define IRQ_PH2			105</span>
<span class="cp">#define IRQ_PH3			106</span>
<span class="cp">#define IRQ_PH4			107</span>
<span class="cp">#define IRQ_PH5			108</span>
<span class="cp">#define IRQ_PH6			109</span>
<span class="cp">#define IRQ_PH7			110</span>
<span class="cp">#define IRQ_PH8			111</span>
<span class="cp">#define IRQ_PH9			112</span>
<span class="cp">#define IRQ_PH10		113</span>
<span class="cp">#define IRQ_PH11		114</span>
<span class="cp">#define IRQ_PH12		115</span>
<span class="cp">#define IRQ_PH13		116</span>
<span class="cp">#define IRQ_PH14		117</span>
<span class="cp">#define IRQ_PH15		118</span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PF0</span>

<span class="cp">#define IRQ_MAC_PHYINT		119	</span><span class="cm">/* PHY_INT Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_MMCINT		120	</span><span class="cm">/* MMC Counter Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_RXFSINT		121	</span><span class="cm">/* RX Frame-Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_TXFSINT		122	</span><span class="cm">/* TX Frame-Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_WAKEDET		123	</span><span class="cm">/* Wake-Up Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_RXDMAERR	124	</span><span class="cm">/* RX DMA Direction Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_TXDMAERR	125	</span><span class="cm">/* TX DMA Direction Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_STMDONE		126	</span><span class="cm">/* Station Mgt. Transfer Done Interrupt */</span><span class="cp"></span>

<span class="cp">#define NR_MACH_IRQS		(IRQ_MAC_STMDONE + 1)</span>

<span class="cm">/* IAR0 BIT FIELDS */</span>
<span class="cp">#define IRQ_PLL_WAKEUP_POS	0</span>
<span class="cp">#define IRQ_DMA0_ERROR_POS	4</span>
<span class="cp">#define IRQ_DMAR0_BLK_POS	8</span>
<span class="cp">#define IRQ_DMAR1_BLK_POS	12</span>
<span class="cp">#define IRQ_DMAR0_OVR_POS	16</span>
<span class="cp">#define IRQ_DMAR1_OVR_POS	20</span>
<span class="cp">#define IRQ_PPI_ERROR_POS	24</span>
<span class="cp">#define IRQ_MAC_ERROR_POS	28</span>

<span class="cm">/* IAR1 BIT FIELDS */</span>
<span class="cp">#define IRQ_SPORT0_ERROR_POS	0</span>
<span class="cp">#define IRQ_SPORT1_ERROR_POS	4</span>
<span class="cp">#define IRQ_UART0_ERROR_POS	16</span>
<span class="cp">#define IRQ_UART1_ERROR_POS	20</span>
<span class="cp">#define IRQ_RTC_POS		24</span>
<span class="cp">#define IRQ_PPI_POS		28</span>

<span class="cm">/* IAR2 BIT FIELDS */</span>
<span class="cp">#define IRQ_SPORT0_RX_POS	0</span>
<span class="cp">#define IRQ_SPORT0_TX_POS	4</span>
<span class="cp">#define IRQ_SPORT1_RX_POS	8</span>
<span class="cp">#define IRQ_SPORT1_TX_POS	12</span>
<span class="cp">#define IRQ_TWI_POS		16</span>
<span class="cp">#define IRQ_SPI_POS		20</span>
<span class="cp">#define IRQ_UART0_RX_POS	24</span>
<span class="cp">#define IRQ_UART0_TX_POS	28</span>

<span class="cm">/* IAR3 BIT FIELDS */</span>
<span class="cp">#define IRQ_UART1_RX_POS	0</span>
<span class="cp">#define IRQ_UART1_TX_POS	4</span>
<span class="cp">#define IRQ_OPTSEC_POS		8</span>
<span class="cp">#define IRQ_CNT_POS		12</span>
<span class="cp">#define IRQ_MAC_RX_POS		16</span>
<span class="cp">#define IRQ_PORTH_INTA_POS	20</span>
<span class="cp">#define IRQ_MAC_TX_POS		24</span>
<span class="cp">#define IRQ_PORTH_INTB_POS	28</span>

<span class="cm">/* IAR4 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER0_POS		0</span>
<span class="cp">#define IRQ_TIMER1_POS		4</span>
<span class="cp">#define IRQ_TIMER2_POS		8</span>
<span class="cp">#define IRQ_TIMER3_POS		12</span>
<span class="cp">#define IRQ_TIMER4_POS		16</span>
<span class="cp">#define IRQ_TIMER5_POS		20</span>
<span class="cp">#define IRQ_TIMER6_POS		24</span>
<span class="cp">#define IRQ_TIMER7_POS		28</span>

<span class="cm">/* IAR5 BIT FIELDS */</span>
<span class="cp">#define IRQ_PORTG_INTA_POS	0</span>
<span class="cp">#define IRQ_PORTG_INTB_POS	4</span>
<span class="cp">#define IRQ_MEM_DMA0_POS	8</span>
<span class="cp">#define IRQ_MEM_DMA1_POS	12</span>
<span class="cp">#define IRQ_WATCH_POS		16</span>
<span class="cp">#define IRQ_PORTF_INTA_POS	20</span>
<span class="cp">#define IRQ_PORTF_INTB_POS	24</span>
<span class="cp">#define IRQ_SPI_ERROR_POS	28</span>

<span class="cm">/* IAR6 BIT FIELDS */</span>
<span class="cp">#define IRQ_NFC_ERROR_POS	0</span>
<span class="cp">#define IRQ_HDMA_ERROR_POS	4</span>
<span class="cp">#define IRQ_HDMA_POS		8</span>
<span class="cp">#define IRQ_USB_EINT_POS	12</span>
<span class="cp">#define IRQ_USB_INT0_POS	16</span>
<span class="cp">#define IRQ_USB_INT1_POS	20</span>
<span class="cp">#define IRQ_USB_INT2_POS	24</span>
<span class="cp">#define IRQ_USB_DMA_POS		28</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
