{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 08:27:59 2019 " "Info: Processing started: Sat Mar 30 08:27:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiepai -c jiepai --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "../yibumo8jia1/jiepai.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "CLK" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "yibumo8jia1:inst\|inst1 " "Info: Detected ripple clock \"yibumo8jia1:inst\|inst1\" as buffer" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 544 608 200 "inst1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "yibumo8jia1:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "yibumo8jia1:inst\|inst " "Info: Detected ripple clock \"yibumo8jia1:inst\|inst\" as buffer" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "yibumo8jia1:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register yibumo8jia1:inst\|inst yibumo8jia1:inst\|inst 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"yibumo8jia1:inst\|inst\" and destination register \"yibumo8jia1:inst\|inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst 1 REG LCFF_X1_Y7_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns yibumo8jia1:inst\|inst~2 2 COMB LCCOMB_X1_Y7_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 1; COMB Node = 'yibumo8jia1:inst\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns yibumo8jia1:inst\|inst 3 REG LCFF_X1_Y7_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst~2 {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 4.453 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 4.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(0.666 ns) 4.453 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y7_N1 9 " "Info: 2: + IC(2.637 ns) + CELL(0.666 ns) = 4.453 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 40.78 % ) " "Info: Total cell delay = 1.816 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 59.22 % ) " "Info: Total interconnect delay = 2.637 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.453 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 4.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(0.666 ns) 4.453 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y7_N1 9 " "Info: 2: + IC(2.637 ns) + CELL(0.666 ns) = 4.453 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.303 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 40.78 % ) " "Info: Total cell delay = 1.816 ns ( 40.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.637 ns ( 59.22 % ) " "Info: Total interconnect delay = 2.637 ns ( 59.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 1.150ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst~2 yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst~2 {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 1.150ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} } { 0.000ns 0.000ns 2.637ns } { 0.000ns 1.150ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { yibumo8jia1:inst|inst {} } {  } {  } "" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q5 yibumo8jia1:inst\|inst2 13.373 ns register " "Info: tco from clock \"CLK\" to destination pin \"q5\" through register \"yibumo8jia1:inst\|inst2\" is 13.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.877 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CLK 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/jiepai.bdf" { { 136 16 184 152 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(0.970 ns) 4.757 ns yibumo8jia1:inst\|inst 2 REG LCFF_X1_Y7_N1 9 " "Info: 2: + IC(2.637 ns) + CELL(0.970 ns) = 4.757 ns; Loc. = LCFF_X1_Y7_N1; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.607 ns" { CLK yibumo8jia1:inst|inst } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 304 368 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.970 ns) 6.123 ns yibumo8jia1:inst\|inst1 3 REG LCFF_X1_Y7_N3 9 " "Info: 3: + IC(0.396 ns) + CELL(0.970 ns) = 6.123 ns; Loc. = LCFF_X1_Y7_N3; Fanout = 9; REG Node = 'yibumo8jia1:inst\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 544 608 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.666 ns) 7.877 ns yibumo8jia1:inst\|inst2 4 REG LCFF_X1_Y6_N1 8 " "Info: 4: + IC(1.088 ns) + CELL(0.666 ns) = 7.877 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 8; REG Node = 'yibumo8jia1:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.756 ns ( 47.68 % ) " "Info: Total cell delay = 3.756 ns ( 47.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.121 ns ( 52.32 % ) " "Info: Total interconnect delay = 4.121 ns ( 52.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { CLK yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst1 {} yibumo8jia1:inst|inst2 {} } { 0.000ns 0.000ns 2.637ns 0.396ns 1.088ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.192 ns + Longest register pin " "Info: + Longest register to pin delay is 5.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns yibumo8jia1:inst\|inst2 1 REG LCFF_X1_Y6_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 8; REG Node = 'yibumo8jia1:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "../yibumo8jia1/yibumo8jia1.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/yibumo8jia1.bdf" { { 120 784 848 200 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.206 ns) 1.013 ns 74138:inst1\|15~97 2 COMB LCCOMB_X1_Y7_N6 1 " "Info: 2: + IC(0.807 ns) + CELL(0.206 ns) = 1.013 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 1; COMB Node = '74138:inst1\|15~97'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~97 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(3.106 ns) 5.192 ns q5 3 PIN PIN_41 0 " "Info: 3: + IC(1.073 ns) + CELL(3.106 ns) = 5.192 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'q5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.179 ns" { 74138:inst1|15~97 q5 } "NODE_NAME" } } { "../yibumo8jia1/jiepai.bdf" "" { Schematic "D:/mulingyu/yibumo8jia1/jiepai.bdf" { { 200 680 856 216 "q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.312 ns ( 63.79 % ) " "Info: Total cell delay = 3.312 ns ( 63.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.880 ns ( 36.21 % ) " "Info: Total interconnect delay = 1.880 ns ( 36.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~97 q5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { yibumo8jia1:inst|inst2 {} 74138:inst1|15~97 {} q5 {} } { 0.000ns 0.807ns 1.073ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { CLK yibumo8jia1:inst|inst yibumo8jia1:inst|inst1 yibumo8jia1:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { CLK {} CLK~combout {} yibumo8jia1:inst|inst {} yibumo8jia1:inst|inst1 {} yibumo8jia1:inst|inst2 {} } { 0.000ns 0.000ns 2.637ns 0.396ns 1.088ns } { 0.000ns 1.150ns 0.970ns 0.970ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.192 ns" { yibumo8jia1:inst|inst2 74138:inst1|15~97 q5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.192 ns" { yibumo8jia1:inst|inst2 {} 74138:inst1|15~97 {} q5 {} } { 0.000ns 0.807ns 1.073ns } { 0.000ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 08:28:00 2019 " "Info: Processing ended: Sat Mar 30 08:28:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
