vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_design_1_10M_0/sim/design_1_rst_design_1_10M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \

# Do not sort compile order
nosort
