[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ICL3232ECAZ-T production of RENESAS from the text:FN4910 Rev.24.00 Page 1 of 39\nMay 30, 2019ICL3221E, ICL3222E, ICL3223E,   ICL3232E, ICL3241 E, ICL3243E\n±15kV ESD Protected, +3V to +5.5V, 1µA, 250kbps, RS-232 Transmi tters/Receivers Datasheet\n The ICL3221E , ICL3222E , ICL3223E , ICL3232E , \nICL3241E , and ICL3243E  are 3.0V to 5.5V powered \nRS-232 transmitters/receive rs that meet ElA/TIA-232 \nand V.28/V.24 specifications, even at VCC= 3.0V. \nAdditionally, they provide ±15kV ESD protection \n(IEC61000-4-2 Air Gap and Human Body Model) on \ntransmitter outputs and receiver inputs (RS-232 pins). Targeted applications are  notebook and laptop \ncomputers in which the low operational power \nconsumption and even lower standby power consumption is critical. E fficient on-chip charge \npumps, coupled with manual and automatic \npower-down functions (e xcept for the ICL3232E), \nreduce the standby supply current to a 1µA trickle. \nSmall footprint packaging a nd the use of small, low \nvalue capacitors ensure bo ard space savings. Data \nrates greater than 250kbps are ensured at worst case \nload conditions. This family  is fully compatible with \n3.3V-only systems, mixed 3.3V and 5.0V systems, and 5.0V-only systems.\nThe ICL324XE are 3-driver, 5-receiver devices that \nprovide a complete serial po rt suitable for laptop or \nnotebook computers. Both devices also include noninverting always-active receivers for “wake-up” \ncapability.\nThe ICL3221E, ICL3223E, and ICL3243E  feature an  \nautomatic power-down function that powers down the \non-chip power supply and driver circuits. Power-down \noccurs when an attached peripheral device is shut off or the RS-232 cable is r emoved, which conserves \nsystem power automatically  without changes to the \nhardware or operating system. These devices power up again when a valid RS-232 voltage is applied to \nany receiver input.\nTable 1 on page 2\n summarizes the features of the \ndevices represented by this datasheet, and \nApplication Note AN9863  summarizes the features of \neach device in the ICL32xxE 3V family.\nRelated Literature\nFor a full list of documents, visit our website:\n•ICL3221E , ICL3222E,  ICL3223E , ICL3232E , \nICL3241E , and ICL3243E  device pagesFeatures\n• ESD protection for RS -232 I/O pins to ±15kV \n(IEC61000)\n• Drop-in replacements for the MAX3221E, \nMAX3222E, MAX3223E,  MAX3232E, MAX3241E, \nMAX3243E, and SP3243E\n• The ICL3221E is a low-power, pin-compatible \nupgrade for the 5V MAX221E\n• The ICL3222E is a low-power, pin-compatible \nupgrade for the 5V MAX242E and SP312E\n• The ICL3232E is a low-power upgrade for the \nHIN232E, ICL232, and pin-compatible competitor \ndevices\n• RS-232 compatible with VCC = 2.7V\n• Meets EIA/TIA-232 and V. 28/V.24 specifications\nat 3V\n• Latch-up free• On-chip voltage converters require only four \nexternal 0.1µF capacitors at V\nCC = 3.3V\n• Manual and automatic  power-down features\n• Ensured mouse driveab ility (ICL324xE only)\n• Receiver hysteresis for improved noise immunity• Ensured minimum data rate: 250kbps• Wide power supply rang e: single +3V to +5.5V\n• Low supply current in  power-down state: 1µA\n• Pb-free (RoHS compliant)\nApplications\n• Any system requiring RS-232 communication ports\n○ Battery powered, hand-held, and portable \nequipment\n○ Laptop computers and notebooks○ Modems, printers, an d other peripherals\n○ Digital cameras○ Cellular/mobile phones\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E  \nFN4910 Rev.24.00 Page 2 of 39\nMay 30, 2019 Table 1. Summary of Features\nPart\nNumberNumber of \nTxNumber of \nRxNumber of \nMonitor \nReceivers \n(Routb)Data \nRate \n(kbps)Receiver \nEnable \nFunction?Ready \nOutput?Manual \nPower-Down?Automatic \nPower-Down \nFunction?\nICL3221E 1 1 0 250 Yes No Yes YesICL3222E 2 2 0 250 Yes No Yes NoICL3223E 2 2 0 250 Yes No Yes YesICL3232E 2 2 0 250 No No No NoICL3241E 3 5 2 250 Yes No Yes NoICL3243E 3 5 1 250 No No Yes Yes\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E  \nFN4910 Rev.24.00 Page 3 of 39\nMay 30, 2019 Contents\n1. Overview. . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4\n1.1 Typical Operating Circuits . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  4\n1.2 Ordering Information . .  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  6\n1.3 Pin Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  9\n1.4 Pin Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . .  10\n2. Specifications. . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  11\n2.1 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  11\n2.2 Thermal Information. . .  . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  11\n2.3 Recommended Operating Conditions . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n2.4 Electrical Specifications . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n3. Typical Performance Curves . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  14\n4. Application Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  15\n4.1 Charge-Pump  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  15\n4.1.1 Charge-Pump Abs Max Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . .  15\n4.2 Transmitters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . .  16\n4.3 Receivers. . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  16\n4.4 Low Power Operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . .  18\n4.5 Power-Down Functionality (Except ICL3232E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .  18\n4.5.1 Software Controlled (Manual) Power-Down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .  18\n4.5.2 INVALID Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . .  19\n4.5.3 Automatic Power -Down (ICL3221E, ICL3223E, and ICL3243E Only)  . . . . . . . . . . . . . . . . . . . . . .  20\n4.6 Receiver ENABLE Control (ICL 3221E, ICL3222E, ICL3223E, and I CL3241E Only)  . . . . . . . . . . . . .  21\n4.7 Capacitor Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . .  21\n4.8 Power Supply Decoupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . .  21\n4.9 Operation Down to 2.7V  . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  21\n4.10 Transmitter Outputs when Exiting Power-Down  . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22\n4.11 Mouse Driveability . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22\n4.12 High Data Rates  . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  22\n4.13 Interconnection with 3V and 5V Logic . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24\n4.14 Pin-Compatible Replacement s for 5V Devices . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  24\n5. ±15kV ESD Protection . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.1 Human Body Model (HBM) Testing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . .  25\n5.2 IEC61000-4-2 Testing  . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.3 Air-Gap Discharge Test Method. . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n5.4 Contact Discharge Test Method. . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  25\n6. Die Characteristics  . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26\n7. Revision History. . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27\n8. Package Outline Drawings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . .  29\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 4 of 39\nMay 30, 2019 1. Overview\n1.1 Typical Operating Circuits\nICL3221E\nICL3222E15\nVCC\nT1OUT T1INT10.1µF\n+0.1µF+0.1µF\n11 132\n43\n7V+\n V-C1+\nC1-\nC2+\nC2-+0.1µF5\n6\nR1OUTR1IN\nR18 9\n5kΩC1\nC2+C3\nC4\nEN1\nGND+3.3V+\n0.1µF\n14TTL/CMOS\nLogic LevelsRS-232\nLevels\nFORCEONFORCEOFF\n1216VCC\n10\nINVALIDTo Power\nControl Logic+C3 (Optional Connection, Note)\nNote: The negative terminal of C3 can be connected to either VC C or GND\n17\nVCC\nT1OUT\nT2OUTT1IN\nT2INT1\nT20.1µF\n+0.1µF+0.1µF\n12\n1115\n82\n43\n7V+\n V-C1+\nC1-\nC2+\nC2-+0.1µF5\n6\nR1OUT R1IN14\n5kΩ\nR2OUT R2IN910\n5kΩ13C1\nC2+C3\nC4\nEN\nSHDN1\nGND18+3.3V+\n0.1µF\n16VCCTTL/CMOS\nLogic LevelsRS-232\nLevels\nR1\nR2\n+C3 (Optional Connection, Note)\nNote: The negative terminal of C3 can be connected to either VC C or GND\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 5 of 39\nMay 30, 2019 ICL3223E\nICL3232E19\nVCC\nT1OUT\nT2OUTT1IN\nT2INT1\nT20.1µF\n+0.1µF+0.1µF\n13\n1217\n82\n43\n7V+\n V-C1+\nC1-\nC2+\nC2-+0.1µF5\n6\nR1OUT R1IN16\n5kΩ\nR2OUT R2IN9 10\n5kΩ15C1\nC2+C3\nC4\nEN1\nGND+3.3V+0.1µF\n18TTL/CMOS\nLogic LevelsRS-232\nLevels\nR1\nR2\nFORCEONFORCEOFF\n1420VCC\n11\nINVALIDTo Power\nControl Logic\n16\nVCC\nT1OUT\nT2OUTT1IN\nT2INT1\nT20.1µF\n+0.1µF+0.1µF\n11\n1014\n71\n32\n6V+\n V-C1+\nC1-\nC2+\nC2-+0.1µF4\n5\nR1OUT R1IN13\n5kΩ\nR2OUT R2IN8 9\n5kΩ12C1\nC2+C3\nC4\nGND+3.3V+\n0.1µF\n15TTL/CMOS\nLogic LevelsRS-232\nLevels\nR1\nR2\n+C3 (Optional Connection, Note)\nNote: The negative terminal of C3 can be connected to either VC C or GND\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 6 of 39\nMay 30, 2019 \n1.2 Ordering InformationICL3241E ICL3243E\nPart Number\n(Notes 2 , 3)Part\nMarkingTemp\nRange (°C)Tape and Reel \n(Units) ( Note 1 )Package (RoHS \nCompliant)Pkg. \nDwg. #\nICL3221ECAZ ICL32 21ECAZ 0 to +70 - 16 Ld SSOP M16.209ICL3221ECAZ-T ICL32 21ECAZ 0 to +70 1k 16 Ld SSOP M16.209ICL3221ECAZ-T7A ICL32 21ECAZ 0 to +70 250 16 Ld SSOP M16.209ICL3221ECVZ 3221 ECVZ 0 to +70 - 16 Ld TSSOP M16.173ICL3221ECVZ-T 3221 ECVZ 0 to +70 2.5k 16 Ld TSSOP M16.173ICL3221EIAZ ICL32 21EIAZ -40 to +85 - 16 Ld SSOP M16.209ICL3221EIAZ-T ICL32 21EIAZ -40 to +85 1k 16 Ld SSOP M16.209ICL3221EIAZ-T7A ICL32 21EIAZ -40 to +85 250 16 Ld SSOP M16.209ICL3221EIVZ 3221 EIVZ -40 to +85 - 16 Ld TSSOP M16.173ICL3221EIVZ-T 3221 EIVZ -40 to +85 2.5k 16 Ld TSSOP M16.173ICL3221EIVZ-T7A 3221 EIVZ -40 to +85 250 16 Ld TSSOP M16.173ICL3222ECAZ ICL32 22ECAZ 0 to +70 - 20 Ld SSOP M20.20926\nVCC\nT1OUT\nT2OUT\nT3OUTT1IN\nT2IN\nT3INT1\nT2\nT30.1µF\n+0.1µF+0.1µF\n14\n139\n10\n12 1128\n2427\n3V+\n V-C1+\nC1-\nC2+\nC2-+0.1µF1\n2\nR1OUTR1IN4\n5kΩ\nR2OUTR2IN5 18\n5kΩ\nR3OUTR3IN6 17\n5kΩ\nR4OUTR4IN7 16\n5kΩ\nR5OUTR5IN R58 15\n5kΩ19R2OUTBC1\nC2+C3\nC4\nEN\nSHDN23\nGND22+3.3V+\n0.1µF\n20\n25VCCTTL/CMOS\nLogicRS-232\nLevels\nRS-232\nLevelsR1OUTB21\nR1\nR2\nR3\nR4Levels26\nVCC\nT1OUT\nT2OUT\nT3OUTT1IN\nT2IN\nT3INT1\nT2\nT30.1µF\n+0.1µF+0.1µF\n14\n139\n10\n12 1128\n2427\n3V+\n V-C1+\nC1-\nC2+\nC2-+0.1µF1\n2\nR1OUT R1IN4\n5kΩ\nR2OUT R2IN5 18\n5kΩ\nR3OUT R3IN6 17\n5kΩ\nR4OUT R4IN7 16\n5kΩ\nR5OUT R5IN\nR58 15\n5kΩ19R2OUTBC1\nC2+C3\nC4\nFORCEON\nFORCEOFF23\nGND22+3.3V+\n0.1µF\n20\n25VCCTTL/CMOS\nLogicRS-232\nLevels\nRS-232\nLevelsR1\nR2\nR3\nR4\n21\nINVALIDTo Power\nControlLevels\nLogic\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 7 of 39\nMay 30, 2019 ICL3222ECAZ-T ICL32 22ECAZ 0 to +70 1k 20 Ld SSOP M20.209\nICL3222ECVZ ICL32 22ECVZ 0 to +70 - 20 Ld TSSOP M20.173ICL3222ECVZ-T ICL32 22ECVZ 0 to +70 2.5k 20 Ld TSSOP M20.173ICL3222EIAZ ICL32 22EIAZ -40 to +85 - 20 Ld SSOP M20.209ICL3222EIAZ-T ICL32 22EIAZ -40 to +85 1k 20 Ld SSOP M20.209ICL3222EIBZ 3222EIBZ -40 to +85 - 18 Ld SOIC M18.3ICL3222EIBZ-T 3222EIBZ -40 to +85 1k 18 Ld SOIC M18.3ICL3222EIVZ ICL32 22EIVZ -40 to +85 - 20 Ld TSSOP M20.173ICL3222EIVZ-T ICL32 22EIVZ -40 to +85 2.5k 20 Ld TSSOP M20.173ICL3223ECAZ ICL32 23ECAZ 0 to +70 - 20 Ld SSOP M20.209ICL3223ECAZ-T ICL32 23ECAZ 0 to +70 1k 20 Ld SSOP M20.209ICL3223ECVZ (No longer \navailable, recommended \nreplacement: ICL3223EIVZ)ICL32 23ECVZ 0 to +70 - 20 Ld TSSOP M20.173\nICL3223ECVZ-T (No longer \navailable, recommended \nreplacement: ICL3223EIVZ-T)ICL32 23ECVZ 0 to +70 2.5k 20 Ld TSSOP M20.173\nICL3223EIAZ ICL32 23EIAZ -40 to +85 - 20 Ld SSOP M20.209\nICL3223EIAZ-T ICL32 23EIAZ -40 to +85 1k 20 Ld SSOP M20.209ICL3223EIVZ ICL32 23EIVZ -40 to +85 - 20 Ld TSSOP M20.173ICL3223EIVZ-T ICL32 23EIVZ -40 to +85 2.5k 20 Ld TSSOP M20.173ICL3232ECAZ 3232 ECAZ 0 to +70 - 16 Ld SSOP M16.209ICL3232ECAZ-T 3232 ECAZ 0 to +70 1k 16 Ld SSOP M16.209ICL3232ECAZ-T7A 3232 ECAZ 0 to +70 250 16 Ld SSOP M16.209ICL3232ECBZ 3232ECBZ 0 to +70 - 16 Ld SOIC M16.3\nICL3232ECBZ-T 3232ECBZ 0 to +70 1k 16 Ld SOIC M16.3\nICL3232ECBNZ 3232ECBNZ 0 to +70 - 16 Ld SOIC M16.15ICL3232ECBNZ-T 3232ECBNZ 0 to +70 2.5k 16 Ld SOIC M16.15ICL3232ECBNZ-T7A 3232ECBNZ 0 to +70 250 16 Ld SOIC M16.15ICL3232ECV-16Z 3232E CV-16Z 0 to +70 - 16 Ld TSSOP M16.173ICL3232ECV-16Z-T 3232E CV-16Z 0 to +70 2.5k 16 Ld TSSOP M16.173ICL3232ECV-16Z-T7A 3232E CV-16Z 0 to +70 250 16 Ld TSSOP M16.173ICL3232ECV-20Z (No longer \navailable, recommended \nreplacement: ICL3232EIV-16Z)ICL3232 ECV-20Z 0 to +70 - 20 Ld TSSOP M20.173\nICL3232ECV-20Z-T (No longer \navailable, recommended \nreplacement: \nICL3232EIV-16Z-T)ICL3232 ECV-20Z 0 to +70 2.5k 20 Ld TSSOP M20.173\nICL3232EFV-16Z (No longer \navailable, recommended \nreplacement: \nICL3232EIV-16Z)3232E FV-16Z -40 to +125 - 16 Ld TSSOP M16.173\nICL3232EFV-16Z-T (No longer \navailable, recommended \nreplacement: ICL3232EIV-16Z-T)3232E FV-16Z -40 to +125 2.5k 16 Ld TSSOP M16.173\nICL3232EIAZ 3232 EIAZ -40 to +85 - 16 Ld SSOP M16.209\nICL3232EIAZ-T 3232 EIAZ -40 to +85 1k 16 Ld SSOP M16.209ICL3232EIBZ 3232EIBZ -40 to +85 - 16 Ld SOIC M16.3Part Number\n(Notes 2\n, 3)Part\nMarkingTemp\nRange (°C)Tape and Reel \n(Units) ( Note 1 )Package (RoHS \nCompliant)Pkg. \nDwg. #\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 8 of 39\nMay 30, 2019 ICL3232EIBZ-T 3232EIBZ -40 to +85 1k 16 Ld SOIC M16.3\nICL3232EIBNZ 3232EIBNZ -40 to +85 - 16 Ld SOIC M16.15ICL3232EIBNZ-T 3232EIBNZ -40 to +85 2.5k 16 Ld SOIC M16.15ICL3232EIV-16Z 3232E IV-16Z -40 to +85 - 16 Ld TSSOP M16.173ICL3232EIV-16Z-T 3232E IV-16Z -40 to +85 2.5k 16 Ld TSSOP M16.173ICL3232EIV-16Z-T7A 3232E IV-16Z -40 to +85 250 16 Ld TSSOP M16.173ICL3232EIV-20Z ICL3232 EIV-20Z -40 to +85 - 20 Ld TSSOP M20.173ICL3232EIV-20Z-T ICL3232 EIV-20Z -40 to +85 2.5k 20 Ld TSSOP M20.17 3\nICL3241ECAZ ICL3241 ECAZ 0 to +70 - 28 Ld SSOP M28.209ICL3241ECAZ-T ICL3241 ECAZ 0 to +70 1k 28 Ld SSOP M28.209ICL3241ECVZ ICL3241 ECVZ 0 to +70 - 28 Ld TSSOP M28.173ICL3241ECVZ-T ICL3241 ECVZ 0 to +70 2.5k 28 Ld TSSOP M28.173ICL3241EIAZ ICL3241 EIAZ -40 to +85 - 28 Ld SSOP M28.209ICL3241EIAZ-T ICL3241 EIAZ -40 to +85 1k 28 Ld SSOP M28.209ICL3241EIVZ ICL3241 EIVZ -40 to +85 - 28 Ld TSSOP M28.173ICL3241EIVZ-T ICL3241 EIVZ -40 to +85 2.5k 28 Ld TSSOP M28.173ICL3243ECAZ ICL32 43ECAZ 0 to +70 - 28 Ld SSOP M28.209ICL3243ECAZ-T ICL32 43ECAZ 0 to +70 1k 28 Ld SSOP M28.209ICL3243ECBZ ICL3243ECBZ 0 to +70 - 28 Ld SOIC M28.3ICL3243ECBZ-T ICL3243ECBZ 0 to +70 1k 28 Ld SOIC M28.3ICL3243ECVZ ICL3243 ECVZ 0 to +70 - 28 Ld TSSOP M28.173ICL3243ECVZ-T ICL3243 ECVZ 0 to +70 2.5k 28 Ld TSSOP M28.173ICL3243EIAZ ICL32 43EIAZ -40 to +85 - 28 Ld SSOP M28.209ICL3243EIAZ-T ICL32 43EIAZ -40 to +85 1k 28 Ld SSOP M28.209ICL3243EIVZ ICL3243 EIVZ -40 to +85 - 28 Ld TSSOP M28.173ICL3243EIVZ-T ICL3243 EIVZ -40 to +85 2.5k 28 Ld TSSOP M28.173ICL3243EIVZ-T7A ICL3243 EIVZ -40 to +85 250 28 Ld TSSOP M28.173Notes:\n1. See TB347\n for details about reel specifications.\n2. These Pb-free plastic packaged products employ special Pb-fre e material sets, molding compounds/die attach materials, and 10 0% matte \ntin plate plus anneal (e3 termi nation finish, which is RoHS com pliant and compatible with both SnPb and Pb-free soldering oper ations). \nPb-free products are MSL classified at Pb-free peak reflow temp eratures that meet or exceed the Pb-free requirements of IPC/JE DEC J \nSTD-020.\n3. For Moisture Sensitivity Level (MSL), see the ICL3221E , ICL3222E , ICL3223E , ICL3232E , ICL3241E , ICL3243E  device pages. For more \ninformation about MSL, see TB363 .Part Number\n(Notes 2 , 3)Part\nMarkingTemp\nRange (°C)Tape and Reel \n(Units) ( Note 1 )Package (RoHS \nCompliant)Pkg. \nDwg. #\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 9 of 39\nMay 30, 2019 1.3 Pin Configurations\nICL3221E\n(16 LD SSOP, TSSOP)\nTop ViewICL3222E\n(18 LD SOIC)\nTop View\nICL3222E\n(20 LD SSOP, TSSOP)\nTop ViewICL3223E\n(20 LD SSOP, TSSOP)\nTop View\nICL3232E\n(16 LD SOIC, SSOP, TSSOP-16)\nTop ViewICL3232E\n(20 LD TSSOP-20)\nTop ViewEN\nC1+\nV+\nC1-\nC2+\nC2-\nV-\nR1INFORCEOFF\nGND\nT1OUT\nFORCEONT1IN\nR1OUTVCC\nINVALID16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8EN\nC1+\nV+\nC1-\nC2+\nC2-\nV-\nT2OUT\nR2INSHDN\nGND\nT1OUT\nR1INR1OUT\nT2INVCC\nT1IN\nR2OUT18\n17\n16\n15\n14\n13\n12\n11\n101\n2\n3\n4\n5\n6\n7\n8\n9\nEN\nC1+\nV+\nC1-\nC2+\nC2-\nV-\nT2OUT\nR2INSHDN\nGND\nT1OUT\nR1INR1OUT\nT1INNCVCC\nNC\nT2IN20\n19\n18\n17\n16\n15\n14\n13\n12\n111\n2\n3\n4\n5\n6\n7\n8\n9\n10 R2OUTEN\nC1+\nV+\nC1-\nC2+\nC2-\nV-\nT2OUT\nR2INFORCEOFF\nGND\nT1OUT\nR1INR1OUT\nT1ININVALIDVCC\nFORCEON\nT2IN20\n19\n18\n17\n16\n15\n14\n13\n12\n111\n2\n3\n4\n5\n6\n7\n8\n9\n10 R2OUT\nC1+\nV+\nC1-\nC2+\nC2-\nV-\nT2OUT\nR2INVCC\nT1OUT\nR1IN\nR1OUTT1IN\nR2OUTGND\nT2IN16\n15\n14\n13\n12\n11\n10\n91\n2\n3\n4\n5\n6\n7\n8NC\nC1+\nV+\nC1-\nC2+\nC2-\nV-\nT2OUT\nR2INNC\nGND\nT1OUT\nR1INR1OUT\nT1IN\nNCVCC\nT2IN20\n19\n18\n17\n16\n15\n14\n13\n12\n111\n2\n3\n4\n5\n6\n7\n8\n9\n10NCR2OUT\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 1. O verview\nFN4910 Rev.24.00 Page 10 of 39\nMay 30, 2019 1.4 Pin DescriptionsICL3241E\n(28 ld SOIC, SSOP, TSSOP)\nTop ViewICL3243E\n(28 ld SOIC, SSOP, TSSOP)\nTop VIew\nPin Function\nVCC System power supply input (3.0V to 5.5V)\nV+ Internally generated positiv e transmitter supply (+5.5V)\nV- Internally generated negative  transmitter supply (-5.5V)\nGND Ground connection\nC1+ External capacitor (voltage doubler) is connected to this le ad\nC1- External capacitor (voltage doubler) is connected to this le ad\nC2+ External capacitor (voltage inverter) is connected to this l ead\nC2- External capacitor (voltage inverter) is connected to this l ead\nTIN TTL/CMOS compatible transmitter inputs\nTOUT ±15kV ESD protected , RS-232 level (nominally ±5.5V) transmitter outputs\nRIN ±15kV ESD protected , RS-232 compatible receiver inputs\nROUT TTL/CMOS level receiver outputs\nROUTB TTL/CMOS level, noninverti ng, always enabled receiver outp uts\nINVALID Active low output that indicates no valid RS-232 levels are present on any receiver input\nEN Active low receiver enable control; does not disable ROUTB  outputs\nSHDN Active low input to shut dow n transmitters and on-board pow er supply to place device in low-power mode\nFORCEOFF Active low to shut down transmitters and on-chip power supply, which overrides any autom atic circuitry and FORCEON (se e \nTable 5 on page 18 )\nFORCEON Active high input to overr ide automatic power-down circu itry, which keeps transmi tters active (FORCEOFF  must be high)C2+\nC2-\nV-\nR1IN\nR2IN\nR3IN\nR4IN\nR5IN\nT1OUT\nT3OUT\nT3INT2INT1INC1+\nVCC\nGND\nC1-EN\nR1OUTB\nR1OUT\nR2OUTR3OUT\nR4OUT\nR5OUTV+\nSHDN\nR2OUTB28\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n151\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14T2OUTC2+\nC2-\nV-\nR1IN\nR2IN\nR3IN\nR4IN\nR5IN\nT1OUT\nT3OUT\nT3INT2INT1INC1+\nVCC\nGND\nC1-\nFORCEON\nINVALID\nR1OUT\nR2OUTR3OUT\nR4OUT\nR5OUTV+\nFORCEOFF\nR2OUTB28\n27\n26\n25\n24\n23\n22\n21\n20\n19\n18\n17\n16\n151\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14T2OUT\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 2. S pecifications\nFN4910 Rev.24.00 Page 11 of 39\nMay 30, 2019 2. Specifications\n2.1 Absolute Maximum Ratings\n2.2 Thermal InformationParameter Minimum Maximum Unit\nVCC to GND  -0.3 6 V\nV+ to GND  -0.3 7 VV- to GND  +0.3 -7 VV+ to V-  14 VInput VoltagesT\nIN, FORCEOFF , FORCEON, EN , SHDN  -0.3 6 V\nRIN   ± 2 8 V\nOutput VoltagesT\nOUT   ±13.2 V\nROUT, INVALID  -0.3 VCC + 0.3 V\nShort-Circuit DurationT\nOUT  Continuous\nESD Rating  See “Electrical Specifications ” on page 12\nThermal Resistance (Typical) Note 4 θJA (°C/W)\n16 Ld Wide SOIC Package 100\n16 Ld Narrow SOIC Package 115\n18 Ld SOIC Package 75\n28 Ld SOIC Package 75\n16 Ld SSOP Package 135\n20 Ld SSOP Package 122\n16 Ld TSSOP Package 145\n20 Ld TSSOP Package 140\n28 Ld SSOP and TSSOP Packages 100CAUTION: Do not operate at or near the maximum ratings listed f or extended periods of time. Exposur e to such conditions can ad versely \nimpact product reliability and result in failures not covered b y warranty.\nNote: \n4. θ\nJA is measured with the component mounted on a low-effective ther mal conductivity test board in free air. See TB379  for details.\nParameter Minimum Maximum Unit\nMaximum Junction Temperature (Plastic Package) +150 °CMaximum Storage Temperature Range -65 +150 °CPb-Free Reflow Profile see TB493\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 2. S pecifications\nFN4910 Rev.24.00 Page 12 of 39\nMay 30, 2019 2.3 Recommended Ope rating Conditions\n2.4 Electrical SpecificationsParameter Minimum Maximum Unit\nTemperature Range\nICL32xxECX  0° +70 °CICL32xxEFX -40° +125 °CICL32xxEIX -40 +85 °C\nSupply Voltage (V\nCC) 3 . 3 5 V\nRx Input Voltage  -15 +15 V\nTest conditions: VCC = 3.0V to 5.5V, C1 - C4 = 0.1µF; unless otherwise specified. Typicals are at TA = +25°C. Boldface limits apply across the \noperating temperature range.\nParameter Test ConditionsTemp\n(°C)Min\n(Note 6 ) TypMax\n(Note 6 ) Unit\nDC CharacteristicsSupply Current, Automatic \nPower-DownAll R\nIN Open, FORCEON = GND, FORCEOFF  = VCC\n(ICL3221E, ICL3223E, ICL3243E Only)25 - 1.0 10 µA\nSupply Current, Power-Down FORCEOFF  = SHDN  = GND (Except ICL3232E) 25 - 1.0 10 µA\nSupply Current,\nAutomatic Power-Down \nDisabledAll Outputs Unloaded, \nFORCEON = \nFORCEOFF  = SHDN  = \nVCCVCC = 3.0V, ICL3241, \nICL324325 - 0.3 1.0 mA\nVCC = 3.0V, ICL3223 25 - 0.7 3.0 mA\nVCC = 3.15V, ICL3221, \nICL3222, ICL3223, \nICL323225 - 0.3 1.0 mA\nLogic and Transmitter Inputs, Receiver Outputs\nInput Logic Threshold Low TIN, FORCEON, FORCEOFF , EN, SHDN Full - - 0.8 V\nInput Logic Threshold High TIN, FORCEON, \nFORCEOFF , EN, SHDNVCC = 3.3V Full 2.0 - - V\nVCC = 5.0V Full 2.4 - - V\nInput Leakage Current TIN, FORCEON, \nFORCEOFF , EN, SHDNAll but ICL3232EF Full - ±0.01 ±1.0 µA\nICL3232EF Full - ±0.01 ±10 µA\nOutput Leakage Current\n(Except ICL3232E)FORCEOFF  = GND or EN  = VCC Full - ±0.05 ±10 µA\nOutput Voltage Low IOUT = 1.6mA Full - - 0.4 V\nOutput Voltage High IOUT = -1.0mA All but ICL3232EF Full VCC - 0.6 VCC - 0.1 - V\nICL3232EF Full VCC - 0.9 VCC - 0.1 - V\nAutomatic Powerdown (ICL3221E, ICL3223E, ICL3243E only, FORCEON = GND, FORCEOFF  = VCC)\nReceiver Input Thresholds to \nEnable TransmittersICL32xxE Powers Up (see Figure 6 on page 14 )F u l l -2.7 - 2.7 V\nReceiver Input Thresholds to \nDisable TransmittersICL32xxE Powers Down (see Figure 6 on page 14 )F u l l -0.3 - 0.3 V\nINVALID  Output Voltage Low IOUT = 1.6mA Full - - 0.4 V\nINVALID  Output Voltage High IOUT = -1.0mA Full VCC - 0.6 - - V\nReceiver Threshold to \nTransmitters Enabled Delay (t\nWU)25 - 100 - µs\nReceiver Positive or Negative \nThreshold to INVALID  High \nDelay (tINVH)25 - 1 - µs\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 2. S pecifications\nFN4910 Rev.24.00 Page 13 of 39\nMay 30, 2019 Receiver Positive or Negative \nThreshold to INVALID  Low \nDelay (tINVL)25 - 30 - µs\nReceiver Inputs\nInput Voltage Range 25 -25 - 25 VInput Threshold Low V\nCC = 3.3V 25 0.6 1.2 - V\nVCC = 5.0V 25 0.8 1.5 - V\nInput Threshold High VCC = 3.3V 25 - 1.5 2.4 V\nVCC = 5.0V 25 - 1.8 2.4 V\nInput Hysteresis 25 - 0.5 - V\nInput Resistance 25 3 5 7 kΩ\nTransmitter OutputsOutput Voltage Swing All Transmitter Outputs Loaded with 3kΩ to Ground Full ±5.0 ±5.4 - V\nOutput Resistance V\nCC = V+ = V- = 0V, Transmitter Output = ±2V Full 300 10M - Ω\nOutput Short-Circuit Current Full - ±35 ±60 mA\nOutput Leakage Current VOUT = ±12V, VCC = 0V or 3V to 5.5V,\nAutomatic Power-Down or\nFORCEOFF  = SHDN  = GNDFull - - ±25 µA\nMouse Driveability (ICL324XE Only)\nTransmitter Output Voltage \n(see Figure 15 on page 22 )T1IN = T2IN = GND, T3IN = VCC, T3OUT Loaded with \n3kΩ to GND, T1OUT and T2OUT Loaded with 2.5mA \nEachFull ±5 -- V\nTiming Characteristics\nMaximum Data Rate RL = 3kΩ , CL = 1000pF, One Transmitter Switching Full 250 500 - kbps\nReceiver Propagation Delay Receiver Input to \nReceiver Output, \nCL= 150pFtPHL 25 - 0.15 - µs\ntPLH 25 - 0.15 - µs\nReceiver Output Enable Time Norm al Operation (Except ICL3232E) 25 - 200 - ns\nReceiver Output Disable Time No rmal Operation (Except ICL3232E) 2 5 - 200 - ns\nTransmitter Skew tPHL to tPLH (Note 5 ) 25 - 100 - ns\nReceiver Skew tPHL to tPLH 25 - 50 - ns\nTransition Region Slew Rate VCC = 3.3V, \nRL = 3kΩ  to 7kΩ ,\nMeasured from 3V to \n-3V or -3V to 3VCL = 150pF to 2500pF 25 4 - 30 V/µs\nCL = 150pF to 1000pF 25 6 - 30 V/µs\nESD Performance\nRS-232 Pins (TOUT, RIN) Human Body Model 25 - ±15 - kV\nIEC61000-4-2 Contact Discharge 25 - ±8 - kVIEC61000-4-2 Air Gap Discharge 25 - ±15 - kV\nAll Other Pins Human Body Model 25 - ±2 - kVNotes:\n5. Transmitter skew is measured at the transmitter zero crossing  points.\n6. Parameters with Min and/or Max limits are 100% tested at +25° C, unless otherwise specified.  Temperature limits established b y \ncharacterization and are not production tested.Test conditions: V\nCC = 3.0V to 5.5V, C1 - C4 = 0.1µF; unless otherwise specified. Typicals are at TA = +25°C. Boldface limits apply across the \noperating temperature range. (Continued)\nParameter Test ConditionsTemp\n(°C)Min\n(Note 6 ) TypMax\n(Note 6 ) Unit\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 3. T ypical Performance Curves\nFN4910 Rev.24.00 Page 14 of 39\nMay 30, 2019 3. Typical Performance Curves\nVCC = 3.3V, TA = +25°C.\nFigure 1. Transmitter Output Voltage vs Load \nCapacitanceFigure 2. Slew Rate vs Load Capacitance\nFigure 3. Supply Current vs Load Capacitance When \nTransmitting DataFigure 4. Supply Current vs Load Capacitance When \nTransmitting Data\nFigure 5. Supply Current vs Load Capacitance When \nTransmitting DataFigure 6. Supply Current vs Supply Voltage-6-4-20246\n1000 2000 3000 4000 5000 0\nLoad Capacitance (pF)Transmitter Output Voltage (V)1 Transmitter at 250kbpsVOUT+\nVOUT -1 or 2 Transmitters at 30kbps\nLoad Capacitance (pF)Slew Rate (V/µs)\n0 1000 2000 3000 4000 5000510152025\n+Slew-Slew\n05101520253045\n3540\n0 1000 2000 3000 4000 5000\nLoad Capacitance (pF)Supply Current (mA)20kbps250kbps\n120kbpsICL3221E\n05101520253045\n3540\n0 1000 2000 3000 4000 5000\nLoad Capacitance (pF)Supply Current (mA)20kbps250kbps\n120kbpsICL3222E, ICL3223E, ICL3232E\n101520253045\n3540\n0 1000 2000 3000 4000 5000\nLoad Capacitance (pF)Supply Current (mA)20kbps250kbps\n120kbpsICL324XE\nSupply Current (mA)\n2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.000.51.01.52.0\nSupply Voltage (V)2.53.03.5\nNo Load\nAll Outputs Static\nICL3221E, ICL3222E, ICL3223E, ICL3232E\nICL324XE\nICL324XE\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 15 of 39\nMay 30, 2019 4. Application Information\nThe ICL32xxE interface ICs operat e from a single +3V to +5.5V s upply, ensure a 250kbp s minimum data rate, \nrequire only four small external 0.1µF capacitors, feature low power consumption, and meet all ElA RS-232C and \nV.28 specifications.\n4.1 Charge-Pump\nThe ICL32xxE family uses regulat ed on-chip dual charge-pumps as  voltage doublers, and voltage inverters to \ngenerate ±5.5V transmitter supplies from a VCC supply as low as 3.0V. The char ge-pumps allow the devices to \nmaintain RS-232 compliant output levels over the ±10% tolerance  range of 3.3V powered systems. The efficient \non-chip power supplies require only four small external 0.1µF c apacitors for the voltage doubler and inverter \nfunctions at VCC = 3.3V. See “Capacitor Selection ” on page 21  and Table 6 on page 21  for capacitor \nrecommendations for other operating conditions. The charge-pump s operate discontinuously (they turn off as \nsoon as the V+ and V- supplies are pumped up to the nominal val ues) and provide significant power savings.\n4.1.1 Charge-Pump Abs Max Ratings\nThese 3V to 5V RS-232 transceiver s have been fully  characterize d for 3.0V to 3.6V operation, and at critical \npoints for 4.5V to 5.5 V operation. Furthermore, load conditions  were favorable using st atic logic states only.\nThe specified maximum values for V+ and V- are +7V and -7V, res pectively. These limits apply for VCC values set \nto 3.0V and 3.6V (see Table 2 ). For VCC values set to 4.5V and 5.5V, t he maximum values for V+ and \nV- can approach +9V and -7V, respectively ( Table 3 ). The breakdown characteri stics for V+ and V- were \nmeasured with ±13V.\nTable 2. V+ and V- Values for VCC = 3.0V to 3.6V\nC1 (μF) C2, C3, C4 (μF) LoadT1IN\n(Logic State)V+ (V) V- (V)\n VCC = 3.0V  VCC = 3.6V  VCC = 3.0V  VCC = 3.6V\n0.1 0.1 Open H 5.80 6.56 -5.60 -5.88\nL 5.80 6.56 -5.60 -5.88\n2.4kbps 5.80 6.56 -5.60 -5.88\n3kΩ // 1000pF H 5.88 6.60 -5.56 -5.92\nL 5.76 6.36 -5.56 -5.76\n2.4kbps 6.00 6.64 -5.64 -5.96\n0.047 0.33 Open H 5.68 6.00 -5.60 -5.60\nL 5.68 6.00 -5.60 -5.60\n2.4kbps 5.68 6.00 -5.60 -5.60\n3kΩ // 1000pF H 5.76 6.08 -5.64 -5.64\nL 5.68 6.04 -5.60 -5.60\n2.4kbps 5.84 6.16 -5.64 -5.72\n1 1 Open H 5.88 6.24 -5.60 -5.60\nL 5.88 6.28 -5.60 -5.64\n2.4kbps 5.80 6.20 -5.60 -5.60\n3kΩ // 1000pF H 5.88 6.44 -5.64 -5.72\nL 5.88 6.04 -5.64 -5.64\n2.4kbps 5.92 6.40 -5.64 -5.64\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 16 of 39\nMay 30, 2019 The resulting new maximum voltag es at V+ and V- are listed in Table 4 . \n4.2 Transmitters\nThe transmitters are proprietary, low dropout, inverting driver s that translate TTL/CMOS inputs to EIA/TIA-232 \noutput levels. The transmitters are coupled with the on-chip ±5 .5V supplies and deliver t rue RS-232 levels across \na wide range of single supply system voltages.\nExcept for the ICL3232E, all tran smitter outputs disable and as sume a high impedance state when the device \nenters the power-down mode (see Table 5 on page 18 ). The outputs can be driven to ±12V when disabled.\nAll devices operate at a 250kbps data rate for full load condit ions (3kΩ and 1000pF), VCC ≥ 3.0V, with one \ntransmitter operating at full spee d. Under more typical conditi ons of VCC ≥ 3.3V, RL = 3kΩ, and CL = 250pF, one \ntransmitter easily o perates at 900kbps.\nThe transmitter inputs float if left unconnected and can increa se ICC. Connect unused inputs  to GND for the best \nperformance.\n4.3 Receivers\nAll the ICL32xxE devices except for the ICL3232E contain standa rd inverting receivers that three-state from the \nEN or FORCEOFF control lines. The two ICL324XE devices include noninverting (monitor) receivers (denoted by \nthe ROUTB label) that are always active, regardless of the stat e of any control lines. A ll the receivers convert \nRS-232 signals to CMOS output l evels and accept inputs up to ±2 5V while presenting th e required 3 kΩ to 7kΩ \ninput impedance (see Figure 7 ) even if the power is off (VCC= 0V). The receivers’ Schmitt trigger input stage uses \nhysteresis to increase noise immu nity and decrease errors due t o slow input signal transitions.Table 3. V+ and V- Values for VCC = 4.5V to 5.5V\nC1 (μF) C2, C3, C4 (μF) LoadT1IN\n(Logic State)V+ (V) V- (V)\n VCC = 4.5V  VCC = 5.5V  VCC = 4.5V  VCC = 5.5V\n0.1 0.1 Open H 7.44 8.48 -6.16 -6.40\nL 7.44 8.48 -6.16 -6.44\n2.4kbps 7.44 8.48 -6.17 -6.44\n3kΩ // 1000pF H 7.76 8.88 -6.36 -6.72\nL 7.08 8.00 -5.76 -5.76\n2.4kbps 7.76 8.84 -6.40 -6.64\n0.047 0.33 Open H 6.44 6.88 -5.80 -5.88\nL 6.48 6.88 -5.84 -5.88\n2.4kbps 6.44 6.88 -5.80 -5.88\n3kΩ // 1000pF H 6.64 7.28 -5.92 -6.04\nL 6.24 6.60 -5.52 -5.52\n2.4kbps 6.72 7.16 -5.92 -5.96\n1 1 Open H 6.84 7.60 -5.76 -5.76\nL 6.88 7.60 -5.76 -5.76\n2.4kbps 6.92 7.56 -5.72 -5.76\n3kΩ // 1000pF H 7.28 8.16 -5.80 -5.92\nL 6.44 6.84 -5.64 -6.84\n2.4kbps 7.08 7.76 -5.80 -5.80\nTable 4. New Measured Withstanding Voltages\nV+, V- to Ground ±13V\nV+ to V- 20V\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 17 of 39\nMay 30, 2019 The ICL3221E, ICL3222E, ICL3223E, and ICL3241E inverting receiv ers disable only when EN  is driven high. The \nICL3243E receiver disables during forced (manual) power-down, b ut not during automatic power-down (see \nTable 5 on page 18 ).\nThe ICL3241E and ICL3243E monito r receivers remain active even during manual power-down and forced \nreceiver disable, which makes t hem extremely useful for Ring In dicator monitoring. Standard receivers driving \npowered down peripherals must be disabled to prevent current fl ow through the periphera l’s protection diodes \n(see Figures 8  and 9). When disabled, the receivers cannot be used for wake up func tions, but the corresponding \nmonitor receiver can be dedica ted to this task, as shown in Figure 9 .RXOUT\nGND ≤ VROUT  ≤ VCC 5kΩRXIN\n-25V ≤ VRIN ≤ +25V\nGNDVCC\nFigure 7. Inverting Receiver Connections\nFigure 8. Power Drain Through Powered Down Peripheral OldVCC\nPowered\nGNDSHDN  = GNDVCC\nRx\nTxVCC\nCurrent\nVOUT = VCCFlow\nRS-232 ChipDown\nUART\nFigure 9. Disabled Receivers Prevent Power DrainICL324XETransition\nRX\nTXR2OUTB\nR2OUT\nT1IN\nFORCEOFF  = GNDVCCVCC\nTo\nR2IN\nT1OUTVOUT = HI-Z\nPowered\nor SHDN  = GND, EN  = VCCDetector\nDown\nUARTWake-up\nLogic\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 18 of 39\nMay 30, 2019 4.4 Low Power Operation\nThese 3V devices require a nominal supply current of 0.3mA, eve n at VCC= 5.5V, during normal operation (not in \npower-down mode). This current is considerably less than the 5m A to 11mA current required by comparable 5V \nRS-232 devices and allows you to  reduce system power simply by switching to this family.\n4.5 Power-Down Functionality (Except ICL3232E)\nThe already low current requirem ent drops significantly when th e device enters power-down mode. In \npower-down, the supply current drops to 1µA because the on-chip  charge pump turns off (V+ collapses to VCC \nand V- collapses to GND), and the tra nsmitter outputs three-state. Inverting receiver outputs may disable in \npower-down; see Table 5  for details. This micro-power mode makes these devices ideal f or battery powered and \nportable applications.\n4.5.1 Software Controlled (Manual) Power-Down\nMost devices in the ICL32xxE fam ily provide pins that allow you  to force the IC into the low power standby state. \nOn the ICL3222E and ICL3241E, the power-down control is a simpl e shutdown (SHDN ) pin. Driving this pin high \nenables normal operation, and driving it low forces the IC into  its power-down state. Connect SHDN  to VCC if the \npower-down function is not nee ded. Note that all the receiver o utputs remain enabled during shutdown (see \nTable 5 ). For the lowest power consumption during power-down, the rece ivers should also be disabled by driving \nthe EN  input high (see “Receiver ENABLE Control (ICL3 221E, ICL3222E, ICL3223E, and ICL3 241E Only) ” on \npage 21  and Figures 8  and 9).\nThe ICL3221E, ICL3223E, and ICL3243E use a two pin approach in which the FORCEON and FORCEOFF  \ninputs determine the IC’s mode. For always enabled operation, F ORCEON and FORCEOFF  are both strapped \nhigh. Under logic or software control, only the FORCEOFF  input needs to be driven to switch between active and \npower-down modes. The FORCEON sta te is not critical because FOR CEOFF  overrides FORCEON. However, if \nstrictly manual control over pow er-down is needed, you must str ap FORCEON high to d isable the automatic \npower-down circuitry. The ICL3243 E inverting (standard) receive r outputs also disable when the device is in \nmanual power-down, which eliminat es the possible current path t hrough a shutdown peripheral’s input protection \ndiode (see Figures 8  and 9).\nTable 5. Power-Down and En able Logic Truth Table\nRS-232\nSignal\nPresent at\nReceiver\nInput?FORCEOFF\nor SHDN\nInputFORCEON\nInputEN\nInputTransmitter\nOutputsReceiver\nOutputsROUTB\nOutputs\n(Note 7 )INVALID\nOutputMode of \nOperation\nICL3222E, ICL3241E\nN/A L N/A L High-Z Active Active N/A Manual Power-DownN/A L N/A H High-Z High-Z Active N/A Manual Power-Down \nwith Receiver Disabled\nN/A H N/A L Active Active Acti ve N/A Normal Operation\nN/A H N/A H Active High-Z Active N/A Normal Operation with\nReceiver Disabled\nICL3221E, ICL3223E\nNo H H L Active Active N/A L Normal Operation\n(Auto Power-Down \nDisabled)No H H H Active High-Z N/A L\nYes H L L Active Active N/A H Normal Operation\n(Auto Power-Down Enabled)Yes H L H Active High-Z N/A H\nNo H L L High-Z Active N/A L Power-Down Due to \nAuto Power-Down \nLogicNo H L H High-Z High-Z N/A L\nYes L X L High-Z Active N/A H Manual Power-Down\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 19 of 39\nMay 30, 2019 4.5.2 INVALID  Output\nThe INVALID  output always indicates whether  a valid RS-232 signal is prese nt at any of the rec eiver inputs (see \nTable 5 ) and provides an easy way to det ermine when the interface bloc k should power down. If an interface \ncable is disconnected and all the receiver inputs are floating (but pulled to GND by the in ternal receiver pull down \nresistors), the INVALID  logic detects the invalid level s and drives the output low. Th e power management logic \nthen uses this indicat or to power down the interface block. Rec onnecting the cable resto res valid levels at the \nreceiver inputs, INVALID  switches high, and the power management logic wakes up the int erface block. INVALID  \ncan also indicate the DTR or RING INDICATOR signal as long as t he other receiver inputs are floating or driven to \nGND (as in the case of a powered down driver). Connecting FORCE OFF and FORCEON toge ther disables the \nautomatic power-down feature and enables them to function as a manual SHUTDOWN  input (see Figure 10 ).\nWith any of the control  schemes, the time r equired to exit powe r-down and resume transmission is 100µs. A \nmouse or other application may need more time to wake up from s hutdown. If automatic power-down is used, the \nRS-232 device reenters power-down  if valid receiver levels are not reestablished within 30µs of the ICL32xxE Yes L X H High-Z High-Z N/A H Manual Power-Down \nwith Receiver Disabled\nNo L X L High-Z Active N/A L Manual Power-DownNo L X H High-Z High-Z N/A L Manual Power-Down \nwith Receiver Disabled\nICL3243E\nNo H H N/A Active Active Active L Normal Operation\n(Auto Power-Down \nDisabled)\nYes H L N/A Active Active Ac tive H Normal Operation\n(Auto Power-Down \nEnabled)\nNo H L N/A High-Z Active Active L Power-Down Due to \nAuto Power-Down Logic\nYes L X N/A High-Z High-Z Active H Manual Power-Down\nNo L X N/A High-Z High-Z Active L Manual Power-Down\nNote: \n7. Applies only to the ICL3241E and ICL3243E.Table 5. Power-Down and En able Logic Truth Table  (Continued)\nRS-232\nSignal\nPresent at\nReceiver\nInput?FORCEOFF\nor SHDN\nInputFORCEON\nInputEN\nInputTransmitter\nOutputsReceiver\nOutputsROUTB\nOutputs\n(Note 7 )INVALID\nOutputMode of \nOperation\nFigure 10. Connections For Manual Power-Down When no Valid Receiv er Signals are PresentFORCEOFF\nINVALID\nCPUI/OFORCEON\nICL3221E,\nUARTICL3243EICL3223E,Power\nManagement\nLogic\n \nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 20 of 39\nMay 30, 2019 powering up. Figure 11  shows a circuit that prevents t he ICL32xxE from initiating aut omatic power-down for \n100ms after powering up. The delay gives the slow-to-wake perip heral circuit time to re establish valid RS-232 \noutput levels.\n4.5.3 Automatic Power-Down (I CL3221E, ICL3223E, and ICL3243E Only)\nEven greater power savi ngs are available by using the ICL3221E,  ICL3223E, or ICL3243E’s automatic \npower-down function. When no valid RS-232 voltages are sensed o n any receiver input for 30µs (see Figure 12 ), \nthe charge-pump and transmitters power down and reduce the supp ly current to 1µA. Invalid receiver levels occur \nwhenever the driving peripheral’s  outputs are shut off (powered  down) or when the RS-232 interface cable is \ndisconnected. The ICL32xxE powers back up whenever it detects a  valid RS-232 voltage l evel on any receiver \ninput. The automatic power-down  feature provides additional sys tem power savings without changes to the \nexisting operating system.\nAutomatic power-down operates wh en the FORCEON input is low and  the FORCEOFF  input is high. Tying \nFORCEON high disables automatic power-down, but manual power-do wn is always available with the overriding \nFORCEOFF  input. Table 5 on page 18  summarizes the automatic power-down functionality.\nDevices with the automatic powe r-down feature include an INVALI D output signal that swit ches low to indicate \nthat invalid levels have persisted on all of the receiver input s for more than 30µs (see Figure 13 ). INVALID  \nswitches high 1µs after detecting a valid RS-232 level on a rec eiver input. INVALID  operates in all modes (forced \nor automatic power-dow n, or forced on), so it is also useful fo r systems employing manual  power-down circuitry. \nWhen automatic power-d own is used, INVALID  = 0 indicates that the ICL32 xxE is in power-down mode.\nThe time to recover from automatic power-down mode is typically  100µs.Figure 12. Definition of Valid RS-232 Receiver LevelsFigure 11. Circuit to Prevent Auto Power-Down For 100ms After For ced Power-UpICL3221E, ICL3223E, ICL3243EFORCEOFF FORCEONPower Master Power-Down Line\n1MΩ0.1µFManagement\nUnit\n0.3V\n-0.3V\n-2.7V2.7V\nInvalid Level - Power-down occurs after 30µsValid RS-232 Level - ICL32xxE is Active\nValid RS-232 Level - ICL32xxE is ActiveIndeterminate - Power-down may or\nIndeterminate - Power-down may ormay not occur\nmay not occur\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 21 of 39\nMay 30, 2019 4.6 Receiver ENABLE Cont rol (ICL3221E, ICL322 2E, ICL3223E, and I CL3241E Only)\nThe ICL3221E, ICL3222E, ICL3223E , and ICL3241E also feature an EN input to control the receiver outputs. \nDriving EN  high disables all the inverting (standard) receiver outputs an d places them in a hi gh impedance state. \nThe high impedance state is usef ul for eliminatin g supply curre nt, due to a rec eiver output for ward biasing the \nprotection diode when driving  the input of a powered down (VCC = GND) peripheral (see Figure 8 on page 17 ). \nThe enable input has no effect on transmitter or monitor (ROUTB ) outputs.\n4.7 Capacitor Selection\nThe charge-pumps require 0.1µF ca pacitors for 3.3V operation. Fo r other supply voltages, see Table 6  for \ncapacitor values. Do not use val ues smaller than those listed i n Table 6 . Increasing the capa citor values (by a \nfactor of 2) reduces ripple on the transmitter outputs and slig htly reduces power consumption. C2, C3, and C4 can \nbe increased without increasing C1’s value; however, do not increase C1 without also increasing C2, C3, and C4 to \nmaintain the proper ratios (C1 to the other capacitors).\nWhen using minimum required capacitor values, make sure that ca pacitor values do not degrade excessively with \ntemperature. If in doubt, use capacitors with a larger nominal value. The capacitor’s Equivalent Series Resistance \n(ESR) usually rises at low temperatures and  it influences the a mount of ripple on V+ and V-.\n4.8 Power Supply Decoupling\nIn most circumstances, a 0.1µF b ypass capacitor is adequate. In  applications that are par ticularly sensitive to \npower supply noise, decouple VCC to ground with a capacitor of the same value as the charge-pum p capacitor C1. \nConnect the bypass capacitor a s close as possible to the IC.\n4.9 Operation Down to 2.7V\nThe ICL32xxE transmitter outputs meet RS-562 levels (±3.7V) at full data rate, with VCC as low as 2.7V. RS-562 \nlevels typically ensure interope rability with RS-232 devices.Table 6. Required Capacitor ValueS\nVCC (V) C1 (µF) C2, C3, C4 (µF)\n3.0 to 3.6 0.1 0.14.5 to 5.5 0.047 0.333.0 to 5.5 0.1 0.47Receiver\nInputs\nTransmitter\nOutputs\nINVALID\nOutput\nV+\nVCC\n0\nV-VCC\n0tINVL tINVHInvalid\nRegion}\nFigure 13.  Automatic Power-Down and INVALID  Timing DiagramsAUTOPWDN PWR UP\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 22 of 39\nMay 30, 2019 4.10 Transmitter Outputs when Exiting Power-Down\nFigure 14  shows the response of two transm itter outputs when exiting pow er-down mode. As they activate, the \ntwo transmitter outputs properly go to opposite RS-232 levels, w ith no glitching, ringing, or undesirable transients. \nEach transmitter is  loaded with 3kΩ  in parallel with 2500pF. Note t hat the transmitters enable only  when the \nmagnitude of the supplies exceeds approximately 3V.\n4.11 Mouse Driveability\nThe ICL3241E and ICL3243E are specifically designed to power a serial mouse while operating from low voltage \nsupplies. Figure 15  shows the transmitter output voltages under increasing load cu rrent. The on-chip switching \nregulator ensures the tran smitters supply at least ±5V during worst case conditio ns (15mA for paralleled V+ \ntransmitters, 7.3mA for a single V- transmitter). The Automatic  Power-Down feature does  not work with a mouse, \nso FORCEOFF  and FORCEON should be connected to VCC.\n4.12 High Data Rates\nThe ICL32xxE devices m aintain the RS-232 ±5V minimum transmitter output vol tages even at high data rates.  \nFigure 16  shows a transmitter loop back test circuit and Figure 17  shows the loopback test result at 120kbps. For \nthis test, all transmitters were simultaneously driving RS-232 loads in parallel with 1000pF at 120kbps. Figure 18  \nshows the loopback results for a single transmitter driving 100 0pF and an RS-232 load at 250kbps. The static \ntransmitters were also load ed with an RS-232 receiver.Time (20µs/Div)T1\nT22V/Div5V/Div\nVCC = +3.3VFORCEOFF\nFigure 14. TRansmitter Outputs When Exiting Power-DownC1 - C4 = 0.1µF\nFigure 15. Transmitter Output Voltage vs Load Current (Per Transm itter, \nDouble Current Axis for Total VOUT+  Current)Transmitter Output Voltage (V)\nLoad Current pPer Transmitter (mA)02468 1 0-6-4-20246\n-5-3-1135\n13579VOUT+\nVOUT -VCCVOUT+\nVOUT -T1\nT2\nT3VCC = 3.0V\nICL3241E, ICL3243E\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 23 of 39\nMay 30, 2019 Figure 16. Transmitter Loopback Test Circuit\nFigure 17. Loopback Test at 120kbps\nFigure 18. Loopback Test at 250kbpsICL32xxE\nVCCFORCEOFFC1\nC2C4C3\n+++\n+\n1000pFV+\nV-\n5KTIN\nROUTC1+\nC1-\nC2+\nC2-\nRINTOUT+VCC\n0.1µF\nVCC\nEN\nSHDN  or \n \nT1IN\nT1OUT\nR1OUT\n5µs/DivVCC = +3.3V5V/Div\nC1 - C4 = 0.1µF\nT1IN\nT1OUT\nR1OUT\n2µs/Div5V/Div\nVCC = +3.3V\nC1 - C4 = 0.1µF\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 4. A pplication Information\nFN4910 Rev.24.00 Page 24 of 39\nMay 30, 2019 4.13 Interconnection with 3V and 5V Logic\nThe ICL32Exx devices directly interface with 5V CMOS and TTL lo gic families. The AC, HC, and CD4000 outputs \ncan drive ICL32Exx inputs with th e ICL32Exx at 3.3V and the log ic supply at 5V, but I CL32Exx outputs do not \nreach the minimum VIH for these logic families. See Table 7 .\n4.14 Pin-Compatible Rep lacements for 5V Devices\nThe ICL3221E, ICL3222E, and ICL3232E are pin-compatible with ex isting 5V RS-232 transceivers. See \n“Features ” on page 1  for more information.\nThe pin compatibility c oupled with the low ICC and wide operating supply range make the ICL32xxE potential \nlower power, higher performance drop-in replacements for existi ng 5V applications. The ICL32xxE works in most \n5V applications as long as the ±5V RS-232 output swings are acc eptable and transmitter input pull-up resistors \nare not required.\nWhen replacing a device in an existing 5V application, you can terminate C3 to VCC as shown in the “Typical \nOperating Circuits ” on page 4 . If possible, terminate C3 to GND for slightly better performance. Table 7. Logic Family Compatibility with Various Supply Voltages\nSystem Power Supply \nVoltage (V)VCC Supply \nVoltage (V) Compatibility\n3.3 3.3 Compatible with all CMOS families\n5 5 Compatible with all TTL and CMOS logic families5 3.3 Compatible with ACT and HCT CMOS, and with TTL. ICL32XX \noutputs are incompatible with AC, HC, and CD4000 CMOS inputs\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 5. ± 15kV ESD Protection\nFN4910 Rev.24.00 Page 25 of 39\nMay 30, 2019 5. ±15kV ESD Protection\nAll pins on the ICL32Exx devices  include ESD protection structu res, but the ICL32xxE family incorporates \nadvanced structures that allow  the RS-232 pins (transmitter out puts and receiver inputs) to survive ESD events \nup to ±15kV. The RS-232 pins are particularly vulnerable to ESD  damage because they typically connect to an \nexposed port on the ex terior of the finished product. Touching the port pins or connectin g a cable, can cause an \nESD event that might destroy unpro tected ICs. The ESD structure s protect the device whether or not it is powered \nup, protect without allowing any latch-up mechanism to activate , and do not interfere with RS-232 signals as large \nas ±25V.\n5.1 Human Body Model (HBM) Testing\nThis test method emulates the ESD  event delivered  to an IC duri ng human handling. The tester delivers the \ncharge through a 1.5kΩ current limiting resistor and makes the test less severe than th e IEC61000 test, which \nuses a 330Ω limiting resistor. Th e HBM method determines an IC’s  ability to withstand  the ESD transients \ntypically present during handling and manufacturing. Due to the  random nature of these ev ents, each pin is tested \nwith respect to all other pins. T he RS-232 pins on “E” family d evices can withstand HB M ESD events to ±15kV.\n5.2 IEC61000-4-2 Testing\nThe IEC61000 test method applies to finished equipment rather t han to an individual IC. Therefore, the pins most \nlikely to suffer an ESD event are those that are exposed to the  outside world (the RS-232  pins in this case), and \nthe IC is tested in its typical application configuration (powe r applied) rather than testing each pin-to-pin \ncombination. The lower current limiting resistor coupled with t he larger charge storage capacitor yields a test that \nis much more severe than the HBM  test. The extra ESD protection  built into this device’s RS-232 pins allows the \ndesign of equipment meeting lev el 4 criteria without the need f or additional board le vel protection on the \nRS-232 port.\n5.3 Air-Gap Discharge Test Method\nFor the air-gap discharge test m ethod, a charged probe tip move s toward the IC pin until  the voltage arcs to it. \nThe current waveform d elivered to the IC pin depends on factors  such as approach s peed, humidity, and \ntemperature, so it is difficult to obtain repeatable results. T he “E” device RS-232 pins withstand ±15kV air-gap \ndischarges.\n5.4 Contact Discharge Test Method\nDuring the contact discharge test , the probe contacts the teste d pin before the probe tip is energized and \neliminates the variables associated with the air-gap discharge.  The test is more repeatable and predictable, but \nequipment limits prevent testing devices at voltages higher tha n ±8kV. All “E” family devices survive ±8kV contact \ndischarges on the RS-232 pins.\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 6. D ie Characteristics\nFN4910 Rev.24.00 Page 26 of 39\nMay 30, 2019 6. Die Characteristics\nTable 8. Die and Assembly  Related Information\nSubstrate and QFN Thermal Pad Potential (Powered Up) GND\nTransistor Count\nICL3221E 286ICL3222E 338ICL3223E 357ICL3232E 296ICL324xE 464\nProcess Si Gate CMOS\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 7. R evision History\nFN4910 Rev.24.00 Page 27 of 39\nMay 30, 2019 7. Revision History\nRev. Date Description\nFN4910.24 5/30/19 Applied new formatting.\nUpdated the Ordering Information table:\nRemoved:\nICL3222ECPICL3241ECBZ\nICL3241ECBZ-T\nICL3241EIBZICL3241EIBZ-T\nAdded:\nICL3221ECVZICL3221ECVZ-T\nICL3232ECV-16Z-T7A\nICL3232EIV-16Z-T7A\nAdded Charge-Pump Abs Max Rat ings section on pages 14 and 15.\nRemoved package outline drawing E18.3.\nUpdated disclaimer.\nFN4910.23 9/24/18 -Updated on-chip voltage converter V\nCC conditions from 2.7V to 3.3V on page 1\n-Added product information page link s to Related Literature sec tion on page 1\n-Updated Ordering Information table on page 8:\n-Added Tape and Reel (Units) column-Removed the following retired parts:\n-ICL3221ECA, ICL3221ECA-T\n-ICL3221ECAZA, ICL3221ECAZA-T-ICL3221ECV, ICL3221ECV-T\n-ICL3221EIA, ICL3221EIA-T\n-ICL3221ECA, ICL3221ECA-T-ICL3222ECV, ICL3222ECV-T\n-ICL3222EIAZ, ICL3222EIAZ-T\n-ICL3222EIB, ICL3222EIB-T-ICL3223ECA, ICL3223ECA-T\n-ICL3223ECV, ICL3223ECV-T\n-ICL3223EIAZ, ICL3223EIAZ-T-Added retirement notifications  and replacement recommendations  for the following parts:\n-ICL3232ECV-20Z\n-ICL3232ECV-20Z-T-ICL3232EFV-16Z-ICL3232EFV-16Z\n-Updated R\nIN from ±25V to ±28V in the Absolute Maximum Ratings on page 12\n-Updated Package Outline Drawing M16.15 from Rev. 1 to Rev. 2 o n page 25\n-Updated graphics to new standard layout and removed the dimens ions table\n-Removed About Intersil section\n-Added Renesas disclaimer\nFN4910.22 12/9/15 -Updated Ordering Information table starting on  page 8\n-Updated “Products” section to “About Intersil”\n-POD E18.3 updated from rev 2 to rev 3. Changes since rev 2:\n1) Removed the dimension chart and replaced with new standard f ormat values for each dimension letter. \n2) Updated D dimension (in side view; length of package) from 0 .845(min) : 0.880(max) to 0.880(33.27)(min) : \n0.920(34.65)(max) \n3) Change JEDEC reference from M S-001-BC issue D to MS-001-AC i ssue D\n-POD M16.173 updated from rev 1 to rev 2. Changes since rev 1: Converted to new POD format by moving \ndimensions from table onto drawing and adding land pattern. No dimension changes.\n-POD M20.173 updated from rev 1 to rev 2. Changes since rev 1: Converted to new POD format by moving \ndimensions from table onto drawing and adding land pattern. No dimension changes.\n-POD M28.173 udpated from rev 0 to rev 1. Changes since rev 1: Converted to new POD format by moving \ndimensions from table onto drawing and adding land pattern. No dimension changes.\n-POD M28.3 updated from rev 0 to rev 1. Changes since rev 1: Ad ded land pattern\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 7. R evision History\nFN4910 Rev.24.00 Page 28 of 39\nMay 30, 2019 FN4910.21 2/22/10 Revision histor y begins with this revision.\n-Converted to new Intersil template.\n-Added new temp grade (F = extended industrial) to ICL3232. Upd ated ordering info table, Operating \nConditions, and added 125°C specs fo r input lkg currents, and r cvr output high voltage. \n-Pages 8-10: Removed all withdraw n devices from Ordering Inform ation table.\n-Pages 12-14: Added "Boldface limits apply over the operating t emperature range." to common conditions of \nElectrical Specs table. Replaced Note 6 "Parts are 100% tested at +25°C. Full temp limits are guaranteed by \nbench and tester characterization." with "Parameters with MIN a nd/or MAX limits are 100% tested at +25°C, \nunless otherwise specified. Tem perature limits established by c haracterization and are not production tested."Rev. Date Description\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 29 of 39\nMay 30, 2019 8. Package Outline Drawings\nM16.15 (JEDEC MS-012-AC ISSUE C)\n16 Lead Narrow Body Small  Outline Plastic Package \nRev 2, 11/17For the most recent package outline drawing, see M16.15 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 30 of 39\nMay 30, 2019 M16.173\n16 Lead Thin Shrink Small Outline Package (TSSOP)Rev 2, 5/10\n0.09-0.20SEE DETAIL "X"\nDETAIL "X"\nTYPICAL RECOMMENDED LAND PATTERNTOP VIEW\nSIDE VIEWEND VIEW\nDimension does not include mold flash, protrusions or gate burr s.\nMold flash, protrusions or gate burrs shall not exceed 0.15 per  side.\nDimension does not include inter lead flash or protrusion. Inter lead \nflash or protrusion shall not exceed 0.25 per side.\nDimensions are measured at datum plane H.\nDimensioning and tolerancing per ASME Y14.5M-1994.Dimension does not include dambar protrusion. Allowable protrus ion  \nshall be 0.08mm total in excess of dimension at maximum materia l \ncondition. Minimum space between protrusion and adjacent lead is 0.07mm. \nDimension in ( ) are for reference only.\nConforms to JEDEC MO-153.6.3.\n5.4.2.1.NOTES:\n7.(0.65 TYP)(5.65)\n(0.35 TYP)0.90 +0.15/-0.10\n0.60 ±0.15 0.15 MAX0.05 MINPLANEGAUGE\n0°-8°0.251.00 REF\n(1.45)16\n2\n13\n8\nB1 3\n9A\nPIN #1\nI.D. MARK5.00 ±0.10\n6.40\n4.40 ±0.10\n0.65\n1.20 MAX\n SEATING\nPLANE\n0.25 +0.05/-0.065CH0.20 C B A\n0.10 C-0.05\n0.10 C B A MFor the most recent package outline drawing, see M16.173 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 31 of 39\nMay 30, 2019 Notes:\n1. Symbols are defined in the “MO Series Symbol List” in Section  2.2 of \nPublication Number 95.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include  mold flash, protrusions or gat e burrs. \nMold flash, protrusion and gate burrs shall not exceed 0.20mm ( 0.0078 \ninch) per side.\n4. Dimension “E” does not include interlead flash or protrusions . Interlead \nflash and protrusions shall not exceed 0.20mm (0.0078 inch) per  side.\n5. The chamfer on the body is optional. If it is not present, a visual index \nfeature must be located within the crosshatched area.\n6. “L” is the length of terminal  for soldering to a substrate.\n7. “N” is the number of terminal positions.8. Terminal numbers are shown for reference only.9. Dimension “B” does not include dambar protrusion. Allowable d ambar \nprotrusion shall be 0.13mm (0.005 inch) total in excess of “B” \ndimension at maximum  material condition.\n10. Controlling dimension: MILLIME TER. Converted inch dimensions are \nnot necessarily exact.INDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-L\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)CH 0.25(0.010) B M M\nα0.25\n0.010GAUGE\nPLANE\nA2M16.209 (JEDEC MO-150-AC ISSUE B)\n16 Lead Shrink Small Outline Plastic Package (SSOP)\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA - 0.078 - 2.00 -\nA1 0.002 - 0.05 - -\nA2 0.065 0.072 1.65 1.85 -\nB 0.009 0.014 0.22 0.38 9\nC 0.004 0.009 0.09 0.25 -\nD 0.233 0.255 5.90 6.50 3\nE 0.197 0.220 5.00 5.60 4\ne 0.026 BSC 0.65 BSC -\nH 0.292 0.322 7.40 8.20 -\nL 0.022 0.037 0.55 0.95 6\nN1 6 1 6 7\nα 0° 8° 0° 8° -\nRev. 3 6/05For the most recent package outline drawing, see M16.209 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 32 of 39\nMay 30, 2019 Notes:\n1. Symbols are defined in the “MO Series Symbol List” in Section  2.2 of \nPublication Number 95.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include  mold flash, protrusions or gat e burrs. \nMold flash, protrusion and gate burrs shall not exceed 0.15mm ( 0.006 \ninch) per side.\n4. Dimension “E” does not include interlead flash or protrusions . Interlead \nflash and protrusions shall not exceed 0.25mm (0.010 inch) per side.\n5. The chamfer on the body is optional. If it is not present, a visual index \nfeature must be located within the crosshatched area.\n6. “L” is the length of terminal  for soldering to a substrate.\n7. “N” is the number of terminal positions.8. Terminal numbers are shown for reference only.9. The lead width “B”, as measured 0.36mm (0.014 inch) or greate r above \nthe seating plane, shall not exceed a maximum value of 0.61mm ( 0.024 \ninch)\n10. Controlling dimension: MILLIME TER. Converted inch dimensions are \nnot necessarily exact.INDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-L\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)h x 45°\nCH 0.25(0.010) B M M\nαM16.3 (JEDEC MS-013-AA ISSUE C)\n16 Lead Wide Body Small Outline Plastic Package (SOIC)\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA 0.0926 0.1043 2.35 2.65 -\nA1 0.0040 0.0118 0.10 0.30 -\nB 0.013 0.0200 0.33 0.51 9\nC 0.0091 0.0125 0.23 0.32 -\nD 0.3977 0.4133 10.10 10.50 3\nE 0.2914 0.2992 7.40 7.60 4\ne 0.050 BSC 1.27 BSC -\nH 0.394 0.419 10.00 10.65 -\nh 0.010 0.029 0.25 0.75 5L 0.016 0.050 0.40 1.27 6\nN1 6 1 6 7\nα 0° 8° 0° 8° -\nRev. 1 6/05For the most recent package outline drawing, see M16.3 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 33 of 39\nMay 30, 2019 Notes:\n1. Symbols are defined in the “MO Series Symbol List” in Section  2.2 of \nPublication Number 95.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include mold flash, protrusions or gat e burrs. \nMold flash, protrusion and gate burrs shall not exceed 0.15mm ( 0.006 \ninch) per side.\n4. Dimension “E” does not include interlead flash or protrusions . Interlead \nflash and protrusions shall not exceed 0.25mm (0.010 inch) per side.\n5. The chamfer on the body is optional. If it is not present, a visual index \nfeature must be located within the crosshatched area.\n6. “L” is the length of terminal  for soldering to a substrate.\n7. “N” is the number of terminal positions.8. Terminal numbers are shown for reference only.9. The lead width “B”, as measured 0.36mm (0.014 inch) or greate r above \nthe seating plane, shall not exceed a maximum value of 0.61mm \n(0.024 inch)\n10. Controlling dimension: MILLIMET ER. Converted inch dimensions are \nnot necessarily exact.INDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-L\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)h x 45°\nCH 0.25(0.010) B M M\nαM18.3 (JEDEC MS-013-AB ISSUE C)\n18 Lead Wide Body Small Outline Plastic Package (SOIC)\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA 0.0926 0.1043 2.35 2.65 -\nA1 0.0040 0.0118 0.10 0.30 -\nB 0.013 0.0200 0.33 0.51 9\nC 0.0091 0.0125 0.23 0.32 -\nD 0.4469 0.4625 11.35 11.75 3\nE 0.2914 0.2992 7.40 7.60 4\ne 0.050 BSC 1.27 BSC -\nH 0.394 0.419 10.00 10.65 -\nh 0.010 0.029 0.25 0.75 5L 0.016 0.050 0.40 1.27 6\nN1 8 1 8 7\nα 0° 8° 0° 8° -\nRev. 1 6/05For the most recent package outline drawing, see M18.3 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 34 of 39\nMay 30, 2019 M20.173\n20 Lead Thin Shrink Small Outline Package (TSSOP)Rev 2, 5/10\nDETAIL "X"\nTYPICAL RECOMMENDED LAND PATTERNTOP VIEW\nSIDE VIEWEND VIEW\nDimension does not include mold flash, protrusions or gate burr s.\nMold flash, protrusions or gate burrs shall not exceed 0.15 per  side.\nDimension does not include inter lead flash or protrusion. Inter lead \nflash or protrusion shall not exceed 0.25 per side.\nDimensions are measured at datum plane H.\nDimensioning and tolerancing per ASME Y14.5M-1994.Dimension does not include dambar protrusion. Allowable protrus ion  \nshall be 0.08mm total in excess of dimension at maximum materia l \ncondition. Minimum space between protrusion and adjacent lead is 0.07mm. \nDimension in ( ) are for reference only.\nConforms to JEDEC MO-153.6.3.\n5.4.2.1.NOTES:\n7.0.09-0.20SEE DETAIL "X"\n(0.65 TYP)(5.65)\n(0.35 TYP)0.90 +0.15/-0.10\n0.60 ±0.15 0.15 MAX0.05 MINPLANEGAUGE\n0°-8°0.251.00 REF\n(1.45)20\n0.20 C B A2\n13\n9\nB1 3\n10A\nPIN #1\nI.D. MARK6.50 ±0.10\n6.40\n4.40 ±0.10\n0.65\n0.10 C SEATING\nPLANE\n0.25 +0.05/-0.06 5CH -0.05\n1.20 MAX\n0.10 C B A MFor the most recent package outline drawing, see M20.173 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 35 of 39\nMay 30, 2019 Notes:\n1. Symbols are defined in the “MO Series Symbol List” in Section  \n2.2 of Publication Number 95.\n2. Dimensioning and tole rancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include mold flash, protrusions or gat e \nburrs. Mold flash, protrusion and gate burrs shall not exceed \n0.20mm (0.0078 inch) per side.\n4. Dimension “E” does not include interlead flash or protrusions . \nInterlead flash and protrusions shall not exceed 0.20mm (0.0078  \ninch) per side.\n5. The chamfer on the body is optional. If it is not present, a visual \nindex feature must be located within the crosshatched area.\n6. “L” is the length of terminal for soldering to a substrate.7. “N” is the number of te rminal positions.\n8. Terminal numbers are shown for reference only.9. Dimension “B” does not incl ude dambar protrusion. Allowable \ndambar protrusion shall be 0.13mm (0.005 inch) total in excess \nof “B” dimension at maxim um material condition.\n10. Controlling dimension: MILLIMETER. Converted inch \ndimensions are not necessarily exact.αINDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)CH 0.25(0.010) B M M\nL\n0.25\n0.010GAUGE\nPLANE\nA2M20.209  (JEDEC MO-150-AE ISSUE B)\n20 Lead Shrink Small Outline Plastic Package (SSOP)\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA 0.068 0.078 1.73 1.99\nA1 0.002 0.008’ 0.05 0.21\nA2 0.066 0.070’ 1.68 1.78\nB 0.010’ 0.015 0.25 0.38 9\nC 0.004 0.008 0.09 0.20’\nD 0.278 0.289 7.07 7.33 3\nE 0.205 0.212 5.20’ 5.38 4\ne 0.026 BSC 0.65 BSC\nH 0.301 0.311 7.65 7.90’\nL 0.025 0.037 0.63 0.95 6\nN2 0 2 0 7\nα 0 deg. 8 deg. 0 deg. 8 deg.\nRev. 3 11/02For the most recent package outline drawing, see M20.209 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 36 of 39\nMay 30, 2019 M28.173\n28 Lead Thin Shrink Small Outline Package (TSSOP)Rev 1, 5/10\nDETAIL "X"\nTYPICAL RECOMMENDED LAND PATTERNTOP VIEW\nSIDE VIEWEND VIEW\nDimension does not include mold flash, protrusions or gate burr s.\nMold flash, protrusions or gate burrs shall not exceed 0.15 per  side.\nDimension does not include inter lead flash or protrusion. Inter lead \nflash or protrusion shall not exceed 0.25 per side.\nDimensions are measured at datum plane H.\nDimensioning and tolerancing per ASME Y14.5M-1994.Dimension does not include dambar protrusion. Allowable protrus ion  \nshall be 0.08mm total in excess of dimension at maximum materia l \ncondition. Minimum space between protrusion and adjacent lead is 0.07mm. \nDimension in ( ) are for reference only.\nConforms to JEDEC MO-153.6.3.\n5.4.2.1.NOTES:\n7.5SEATING PLANECH3 2\n128\nB141 3\n15A\nPLANEGAUGE\n0.05 MIN\n0.15 MAX0°-8°\n0.60 ±0.150.901.00 REF\n0.25SEE DETAIL "X"\n0.25\n(0.65 TYP)(5.65)\n(0.35 TYP)(1.45)6.40\n4.40 ±  0.10\n0.65\n1.20 MAXPIN #1\nI.D. MARK9.70± 0.10\n-0.060.15+0.05\n-0.10+0.15\n-0.06+0.050.20 C B A\n0.10 C-0.05\n0.10 C B A MFor the most recent package outline drawing, see M28.173 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 37 of 39\nMay 30, 2019 Notes:\n1. Symbols are defined in the “MO Series Symbol List” in Section  2.2 \nof Publication Number 95.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include mold flash, protrusions or gat e \nburrs. Mold flash, protrusion and gate burrs shall not exceed \n0.20mm (0.0078 inch) per side.\n4. Dimension “E” does not include interlead flash or protrusions . \nInterlead flash and protrusions shall not exceed 0.20mm (0.0078  \ninch) per side.\n5. The chamfer on the body is optional. If it is not present, a visual \nindex feature must be located within the crosshatched area.\n6. “L” is the length of terminal  for soldering to a substrate.\n7. “N” is the number of terminal positions.8. Terminal numbers are shown for reference only.9. Dimension “B” does not incl ude dambar protrusion. Allowable \ndambar protrusion shall be 0.13mm (0.005 inch) total in excess of \n“B” dimension at maximum material condition.\n10. Controlling dimension: MILLIMETER. Converted inch dimensions \nare not necessarily exact.INDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-L\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)CH 0.25(0.010) B M M\nα0.25\n0.010GAUGE\nPLANE\nA2M28.209 (JEDEC MO-150-AH ISSUE B)\n28 Lead Shrink Small Out line Plastic Package (SSOP)\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA - 0.078 - 2.00 -\nA1 0.002 - 0.05 - -\nA2 0.065 0.072 1.65 1.85 -\nB 0.009 0.014 0.22 0.38 9\nC 0.004 0.009 0.09 0.25 -\nD 0.390 0.413 9.90 10.50 3\nE 0.197 0.220 5.00 5.60 4\ne 0.026 BSC 0.65 BSC -\nH 0.292 0.322 7.40 8.20 -\nL 0.022 0.037 0.55 0.95 6\nN2 8 2 8 7\nα 0° 8° 0° 8° -\nRev. 2 6/05For the most recent package outline drawing, see M28.209 .\nICL3221E, ICL3222E, ICL3223E ,  ICL3232E, ICL3241E, ICL3243E 8. P ackage Outline Drawings\nFN4910 Rev.24.00 Page 38 of 39\nMay 30, 2019 aINDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-L\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)h x 45o\nCH 0.25(0.010) B M M\n(1.50mm)\n(9.38mm)\n(1.27mm TYP) (0.51mm TYP)TYPICAL RECOMMENDED LAND PATTERNM28.3 (JEDEC MS-013-AE ISSUE C )\n28 Lead Wide Body Small Outline Plastic Package (SOIC)\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA 0.0926 0.1043 2.35 2.65 -\nA1 0.0040 0.0118 0.10 0.30 -\nB 0.013 0.0200 0.33 0.51 9\nC 0.0091 0.0125 0.23 0.32 -\nD 0.6969 0.7125 17.70 18.10 3\nE 0.2914 0.2992 7.40 7.60 4\ne 0.05 BSC 1.27 BSC -\nH 0.394 0.419 10.00 10.65 -\nh 0.01 0.029 0.25 0.75 5\nL 0.016 0.050 0.40 1.27 6\nN2 8 2 8 7\nα 0o8o0o8o-\nRev. 1, 1/13\nNotes:\n1. Symbols are defined in the “MO Series Symbol List” in Section  2.2 of \nPublication Number 95.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include mold flash, protrusions or gat e burrs. \nMold flash, protrusion and gate burrs shall not exceed 0.15mm ( 0.006 \ninch) per side.\n4. Dimension “E” does not include  interlead flash or protrusions . Interlead \nflash and protrusions shall not exceed 0.25mm (0.010 inch) per side.\n5. The chamfer on the body is optional. If it is not present, a visual index \nfeature must be located within the crosshatched area.\n6. “L” is the length of terminal  for soldering to a substrate.\n7. “N” is the number of terminal positions.8. Terminal numbers are shown for reference only.9. The lead width “B”, as measured 0.36mm (0.014 inch) or greate r above \nthe seating plane, shall not exc eed a maximum value of 0.61mm \n(0.024 inch)\n10. Controlling dimension: MILLIME TER. Converted inch dimensions are \nnot necessarily exact.For the most recent package outline drawing, see M28.3 .\n\x8b\x03\x15\x13\x14\x1c\x035HQHVDV\x03(OHFWURQLFV\x03&RUSRUDWLRQ\x11\x03$OO\x03ULJKWV\x03UHVHUYHG\x111RWLFH\n\x14\x11 \'HVFULSWLRQV\x03RI\x03FLUFXLWV\x0f\x03VRIWZDUH\x03DQG\x03RWKHU\x03UHODWHG\x03LQIRUPDW LRQ\x03LQ\x03WKLV\x03GRFXPHQW\x03DUH\x03SURYLGHG\x03RQO\\\x03WR\x03LOOXVWUDWH\x03WKH\x03RSHUDW LRQ\x03RI\x03VHPLFRQGXFWRU\x03SURGXFWV\x03\nDQG\x03DSSOLFDWLRQ\x03H[DPSOHV\x11\x03<RX\x03DUH\x03IXOO\\\x03UHVSRQVLEOH\x03IRU\x03WKH\x03LQF RUSRUDWLRQ\x03RU\x03DQ\\\x03RWKHU\x03XVH\x03RI\x03WKH\x03FLUFXLWV\x0f\x03VRIWZDUH\x0f\x03DQG\x03LQIR UPDWLRQ\x03LQ\x03WKH\x03GHVLJQ\x03RI\x03\\RXU\x03\nSURGXFW\x03RU\x03V\\VWHP\x11\x035HQHVDV\x03(OHFWURQLFV\x03GLVFODLPV\x03DQ\\\x03DQG\x03DOO\x03OL DELOLW\\\x03IRU\x03DQ\\\x03ORVVHV\x03DQG\x03GDPDJHV\x03LQFXUUHG\x03E\\\x03\\RX\x03RU\x03WKLUG\x03SDU WLHV\x03DULVLQJ\x03IURP\x03WKH\x03XVH\x03RI\x03\nWKHVH\x03FLUFXLWV\x0f\x03VRIWZDUH\x0f\x03RU\x03LQIRUPDWLRQ\x11\n\x15\x11 5HQHVDV\x03(OHFWURQLFV\x03KHUHE\\\x03H[SUHVVO\\\x03GLVFODLPV\x03DQ\\\x03ZDUUDQWLHV \x03DJDLQVW\x03DQG\x03OLDELOLW\\\x03IRU\x03LQIU LQJHPHQW\x03RU\x03DQ\\\x03RWKHU\x03FODLPV\x03LQY ROYLQJ\x03SDWHQWV\x0f\x03FRS\\ULJKWV\x0f\x03RU\x03\nRWKHU\x03LQWHOOHFWXDO\x03SURSHUW\\\x03ULJKWV\x03RI\x03WKLUG\x03SDUWLHV\x0f\x03E\\\x03RU\x03DULV LQJ\x03IURP\x03WKH\x03XVH\x03RI\x035HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x03RU\x03WHFKQLFDO\x03L QIRUPDWLRQ\x03GHVFULEHG\x03LQ\x03WKLV\x03\nGRFXPHQW\x0f\x03LQFOXGLQJ\x03EXW\x03QRW\x03OLPLWHG\x03WR\x0f\x03WKH\x03SURGXFW\x03GDWD\x0f\x03GUDZL QJV\x0f\x03FKDUWV\x0f\x03SURJUDPV\x0f\x03DOJRULWKPV\x0f\x03DQG\x03DSSOLFDWLRQ\x03H[DPSOHV\x11\x03\n\x16\x11 1R\x03OLFHQVH\x0f\x03H[SUHVV\x0f\x03LPSOLHG\x03RU\x03RWKHUZLVH\x0f\x03LV\x03JUDQWHG\x03KHUHE\\\x03 XQGHU\x03DQ\\\x03SDWHQWV\x0f\x03FRS\\ULJKWV\x03RU\x03RWKHU\x03LQWHOOHFWXDO\x03SURSHUW\\\x03UL JKWV\x03RI\x035HQHVDV\x03(OHFWURQLFV\x03RU\x03\nRWKHUV\x11\n\x17\x11 <RX\x03VKDOO\x03QRW\x03DOWHU\x0f\x03PRGLI\\\x0f\x03FRS\\\x0f\x03RU\x03UHYHUVH\x03HQJLQHHU\x03DQ\\\x035H QHVDV\x03(OHFWURQLFV\x03SURGXFW\x0f\x03ZKHWKHU\x03LQ\x03ZKROH\x03RU\x03LQ\x03SDUW\x11\x035HQHVDV \x03(OHFWURQLFV\x03GLVFODLPV\x03DQ\\\x03\nDQG\x03DOO\x03OLDELOLW\\\x03IRU\x03DQ\\\x03ORVVHV\x03RU\x03GDPDJHV\x03LQFXUUHG\x03E\\\x03\\RX\x03RU\x03 WKLUG\x03SDUWLHV\x03DULVLQJ\x03IURP\x03VXFK\x03DOWHUDWLRQ\x0f\x03PRGLILFDWLRQ\x0f\x03FRS\\L QJ\x03RU\x03UHYHUVH\x03HQJLQHHULQJ\x11\n\x18\x11 5HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x03DUH\x03FODVVLILHG\x03DFFRUGLQJ\x03WR\x03WKH\x03 IROORZLQJ\x03WZR\x03TXDOLW\\\x03JUDGHV\x1d\x03\x056WDQGDUG\x05\x03DQG\x03\x05+LJK\x034XDOLW\\\x05\x11\x037K H\x03LQWHQGHG\x03DSSOLFDWLRQV\x03IRU\x03\nHDFK\x035HQHVDV\x03(OHFWURQLFV\x03SURGXFW\x03GHSHQGV\x03RQ\x03WKH\x03SURGXFW\nV\x03TXDOL W\\\x03JUDGH\x0f\x03DV\x03LQGLFDWHG\x03EHORZ\x11\n\x056WDQGDUG\x05\x1d &RPSXWHUV\x1e\x03RIILFH\x03HTXLSPHQW\x1e\x03FRPPXQLFDWLRQV\x03HTXLSPHQ W\x1e\x03WHVW\x03DQG\x03PHDVXUHPHQW\x03HTXLSPHQW\x1e\x03DXGLR\x03DQG\x03YLVXDO\x03HTXLSPHQW\x1e\x03 KRPH\x03\nHOHFWURQLF\x03DSSOLDQFHV\x1e\x03PDFKLQH\x03WRROV\x1e\x03SHUVRQDO\x03HOHFWURQLF\x03HTXLS PHQW\x1e\x03LQGXVWULDO\x03URERWV\x1e\x03HWF\x11\n\x05+LJK\x034XDOLW\\\x05\x1d 7UDQVSRUWDWLRQ\x03HTXLSPHQW\x03\x0bDXWRPRELOHV\x0f\x03WUDLQV\x0f\x03V KLSV\x0f\x03HWF\x11\x0c\x1e\x03WUDIILF\x03FRQWURO\x03\x0bWUDIILF\x03OLJKWV\x0c\x1e\x03ODUJH\x10VFDOH\x03FRPP XQLFDWLRQ\x03HTXLSPHQW\x1e\x03NH\\\x03\nILQDQFLDO\x03WHUPLQDO\x03V\\VWHPV\x1e\x03VDIHW\\\x03FRQWURO\x03HTXLSPHQW\x1e\x03HWF\x11\n8QOHVV\x03H[SUHVVO\\\x03GHVLJQDWHG\x03DV\x03D\x03KLJK\x03UHOLDELOLW\\\x03SURGXFW\x03RU\x03D\x03 SURGXFW\x03IRU\x03KDUVK\x03HQYLURQPHQWV\x03LQ\x03D\x035HQHVDV\x03(OHFWURQLFV\x03GDWD\x03VK HHW\x03RU\x03RWKHU\x035HQHVDV\x03\n(OHFWURQLFV\x03GRFXPHQW\x0f\x035HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x03DUH\x03QRW\x03LQWH QGHG\x03RU\x03DXWKRUL]HG\x03IRU\x03XVH\x03LQ\x03SURGXFWV\x03RU\x03V\\VWHPV\x03WKDW\x03PD\\\x03SRVH \x03D\x03GLUHFW\x03WKUHDW\x03WR\x03\nKXPDQ\x03OLIH\x03RU\x03ERGLO\\\x03LQMXU\\\x03\x0bDUWLILFLDO\x03OLIH\x03VXSSRUW\x03GHYLFHV\x03RU \x03V\\VWHPV\x1e\x03VXUJLFDO\x03LPSODQWDWLRQV\x1e\x03HWF\x11\x0c\x0f\x03RU\x03PD\\\x03FDXVH\x03VHULRXV\x03S URSHUW\\\x03GDPDJH\x03\x0bVSDFH\x03V\\VWHP\x1e\x03\nXQGHUVHD\x03UHSHDWHUV\x1e\x03QXFOHDU\x03SRZHU\x03FRQWURO\x03V\\VWHPV\x1e\x03DLUFUDIW\x03FRQ WURO\x03V\\VWHPV\x1e\x03NH\\\x03SODQW\x03V\\VWHPV\x1e\x03PLOLWDU\\\x03HTXLSPHQW\x1e\x03HWF\x11\x0c\x11\x035HQ HVDV\x03(OHFWURQLFV\x03GLVFODLPV\x03\nDQ\\\x03DQG\x03DOO\x03OLDELOLW\\\x03IRU\x03DQ\\\x03GDPDJHV\x03RU\x03ORVVHV\x03LQFXUUHG\x03E\\\x03\\RX \x03RU\x03DQ\\\x03WKLUG\x03SDUWLHV\x03DULVLQJ\x03IURP\x03WKH\x03XVH\x03RI\x03DQ\\\x035HQHVDV\x03(OHFW URQLFV\x03SURGXFW\x03WKDW\x03LV\x03\nLQFRQVLVWHQW\x03ZLWK\x03DQ\\\x035HQHVDV\x03(OHFWURQLFV\x03GDWD\x03VKHHW\x0f\x03XVHU\nV\x03PD QXDO\x03RU\x03RWKHU\x035HQHVDV\x03(OHFWURQLFV\x03GRFXPHQW\x11\n\x19\x11 :KHQ\x03XVLQJ\x035HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x0f\x03UHIHU\x03WR\x03WKH\x03ODWHVW\x03 SURGXFW\x03LQIRUPDWLRQ\x03\x0bGDWD\x03VKHHWV\x0f\x03XVHU\nV\x03PDQXDOV\x0f\x03DSSOLFDWLRQ\x03Q RWHV\x0f\x03\x05*HQHUDO\x031RWHV\x03IRU\x03\n+DQGOLQJ\x03DQG\x038VLQJ\x036HPLFRQGXFWRU\x03\'HYLFHV\x05\x03LQ\x03WKH\x03UHOLDELOLW\\\x03KD QGERRN\x0f\x03HWF\x11\x0c\x0f\x03DQG\x03HQVXUH\x03WKDW\x03XVDJH\x03FRQGLWLRQV\x03DUH\x03ZLWKLQ\x03WKH\x03 UDQJHV\x03VSHFLILHG\x03E\\\x03\n5HQHVDV\x03(OHFWURQLFV\x03ZLWK\x03UHVSHFW\x03WR\x03PD[LPXP\x03UDWLQJV\x0f\x03RSHUDWLQJ\x03 SRZHU\x03VXSSO\\\x03YROWDJH\x03UDQJH\x0f\x03KHDW\x03GLVVLSDWLRQ\x03FKDUDFWHULVWLFV\x0f\x03L QVWDOODWLRQ\x0f\x03HWF\x11\x035HQHVDV\x03\n(OHFWURQLFV\x03GLVFODLPV\x03DQ\\\x03DQG\x03DOO\x03OLDELOLW\\\x03IRU\x03DQ\\\x03PDOIXQFWLRQ V\x0f\x03IDLOXUH\x03RU\x03DFFLGHQW\x03DULVLQJ\x03RXW\x03RI\x03WKH\x03XVH\x03RI\x035HQHVDV\x03(OHFWU RQLFV\x03SURGXFWV\x03RXWVLGH\x03RI\x03VXFK\x03\nVSHFLILHG\x03UDQJHV\x11\n\x1a\x11 $OWKRXJK\x035HQHVDV\x03(OHFWURQLFV\x03HQGHDYRUV\x03WR\x03LPSURYH\x03WKH\x03TXDOLW\\ \x03DQG\x03UHOLDELOLW\\\x03RI\x035 HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x0f\x03VHPLFRQGXFWRU \x03SURGXFWV\x03KDYH\x03VSHFLILF\x03\nFKDUDFWHULVWLFV\x0f\x03VXFK\x03DV\x03WKH\x03RFFXUUHQFH\x03RI\x03IDLOXUH\x03DW\x03D\x03FHUWDLQ \x03UDWH\x03DQG\x03PDOIXQFWLRQV\x03XQGHU\x03FHUWDLQ\x03XVH\x03FRQGLWLRQV\x11\x038QOHVV\x03GHV LJQDWHG\x03DV\x03D\x03KLJK\x03UHOLDELOLW\\\x03\nSURGXFW\x03RU\x03D\x03SURGXFW\x03IRU\x03KDUVK\x03HQYLURQPHQWV\x03LQ\x03D\x035HQHVDV\x03(OHFWU RQLFV\x03GDWD\x03VKHHW\x03RU\x03RWKHU\x035HQHVDV\x03(OHFWURQLFV\x03GRFXPHQW\x0f\x035HQHVDV \x03(OHFWURQLFV\x03SURGXFWV\x03\nDUH\x03QRW\x03VXEMHFW\x03WR\x03UDGLDWLRQ\x03UHVLVWDQFH\x03GHVLJQ\x11\x03<RX\x03DUH\x03UHVSRQV LEOH\x03IRU\x03LPSOHPHQWLQJ\x03VDIHW\\\x03PHDVXUHV\x03WR\x03JXDUG\x03DJDLQVW\x03WKH\x03SRVV LELOLW\\\x03RI\x03ERGLO\\\x03LQMXU\\\x0f\x03\nLQMXU\\\x03RU\x03GDPDJH\x03FDXVHG\x03E\\\x03ILUH\x0f\x03DQG\x12RU\x03GDQJHU\x03WR\x03WKH\x03SXEOLF\x03LQ \x03WKH\x03HYHQW\x03RI\x03D\x03IDLOXUH\x03RU\x03PDOIXQFWLRQ\x03RI\x035HQHVDV\x03(OHFWURQLFV\x03S URGXFWV\x0f\x03VXFK\x03DV\x03VDIHW\\\x03\nGHVLJQ\x03IRU\x03KDUGZDUH\x03DQG\x03VRIWZDUH\x0f\x03LQFOXGLQJ\x03EXW\x03QRW\x03OLPLWHG\x03WR\x03 UHGXQGDQF\\\x0f\x03ILUH\x03FRQWURO\x03DQG\x03PDOIXQFWLRQ\x03SUHYHQWLRQ\x0f\x03DSSURSULDW H\x03WUHDWPHQW\x03IRU\x03DJLQJ\x03\nGHJUDGDWLRQ\x03RU\x03DQ\\\x03RWKHU\x03DSSURSULDWH\x03PHDVXUHV\x11\x03%HFDXVH\x03WKH\x03HYDO XDWLRQ\x03RI\x03PLFURFRPSXWHU\x03VRIWZDUH\x03DORQH\x03LV\x03YHU\\\x03GLIILFXOW\x03DQG\x03LP SUDFWLFDO\x0f\x03\\RX\x03DUH\x03\nUHVSRQVLEOH\x03IRU\x03HYDOXDWLQJ\x03WKH\x03VDIHW\\\x03RI\x03WKH\x03ILQDO\x03SURGXFWV\x03RU\x03 V\\VWHPV\x03PDQXIDFW XUHG\x03E\\\x03\\RX\x11\n\x1b\x11 3OHDVH\x03FRQWDFW\x03D\x035HQHVDV\x03(OHFWURQLFV\x03VDOHV\x03RIILFH\x03IRU\x03GHWDLOV \x03DV\x03WR\x03HQYLURQPHQWDO\x03PDWWHUV\x03VXFK\x03DV\x03WKH\x03HQYLURQPHQWDO\x03FRPSDWLE LOLW\\\x03RI\x03HDFK\x035HQHVDV\x03\n(OHFWURQLFV\x03SURGXFW\x11\x03<RX\x03DUH\x03UHVSRQVLEOH\x03IRU\x03FDUHIXOO\\\x03DQG\x03VXII LFLHQWO\\\x03LQYHVWLJDWLQJ\x03DSSOLFDEOH\x03ODZV\x03DQG\x03UHJXODWLRQV\x03WKDW\x03UHJ XODWH\x03WKH\x03LQFOXVLRQ\x03RU\x03XVH\x03RI\x03\nFRQWUROOHG\x03VXEVWDQFHV\x0f\x03LQFOXGLQJ\x03ZLWKRXW\x03OLPLWDWLRQ\x0f\x03WKH\x03(8\x035R+ 6\x03\'LUHFWLYH\x0f\x03DQG\x03XVLQJ\x035HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x03LQ\x03FRPSOLDQ FH\x03ZLWK\x03DOO\x03WKHVH\x03\nDSSOLFDEOH\x03ODZV\x03DQG\x03UHJXODWLRQV\x11\x035HQHVDV\x03(OHFWURQLFV\x03GLVFODLPV\x03 DQ\\\x03DQG\x03DOO\x03OLDELOLW\\\x03IRU\x03GDPDJHV\x03RU\x03ORVVHV\x03RFFXUULQJ\x03DV\x03D\x03UHVX OW\x03RI\x03\\RXU\x03QRQFRPSOLDQFH\x03\nZLWK\x03DSSOLFDEOH\x03ODZV\x03DQG\x03UHJXODWLRQV\x11\n\x1c\x11 5HQHVDV\x03(OHFWURQLFV\x03SURGXFWV\x03DQG\x03WHFKQRORJLHV\x03VKDOO\x03QRW\x03EH\x03XV HG\x03IRU\x03RU\x03LQFRUSRUDWHG\x03LQWR\x03DQ\\\x03SURGXFWV\x03RU\x03V\\VWHPV\x03ZKRVH\x03PDQXI DFWXUH\x0f\x03XVH\x0f\x03RU\x03VDOH\x03LV\x03\nSURKLELWHG\x03XQGHU\x03DQ\\\x03DSSOLFDEOH\x03GRPHVWLF\x03RU\x03IRUHLJQ\x03ODZV\x03RU\x03UHJ XODWLRQV\x11\x03<RX\x03VKDOO\x03FRPSO\\\x03ZLWK\x03DQ\\\x03DSSOLFDEOH\x03H[SRUW\x03FRQWURO\x03O DZV\x03DQG\x03UHJXODWLRQV\x03\nSURPXOJDWHG\x03DQG\x03DGPLQLVWHUHG\x03E\\\x03WKH\x03JRYHUQPHQWV\x03RI\x03DQ\\\x03FRXQWULH V\x03DVVHUWLQJ\x03MXULVGLFWLRQ\x03RYHU\x03WKH\x03SDUWLHV\x03RU\x03WUDQVDFWLRQV\x11\n\x14\x13\x11 ,W\x03LV\x03WKH\x03UHVSRQVLELOLW\\\x03RI\x03WKH\x03EX\\HU\x03RU\x03GLVWULEXWRU\x03RI\x035HQH VDV\x03(OHFWURQLFV\x03SURGXFWV\x0f\x03RU\x03DQ\\\x03RWKHU\x03SDUW\\\x03ZKR\x03GLVWULEXWHV\x0f\x03G LVSRVHV\x03RI\x0f\x03RU\x03RWKHUZLVH\x03VHOOV\x03RU\x03\nWUDQVIHUV\x03WKH\x03SURGXFW\x03WR\x03D\x03WKLUG\x03SDUW\\\x0f\x03WR\x03QRWLI\\\x03VXFK\x03WKLUG\x03SD UW\\\x03LQ\x03DGYDQFH\x03RI\x03WKH\x03FRQWHQWV\x03DQG\x03FRQGLWLRQV\x03VHW\x03IRUWK\x03LQ\x03WKLV \x03GRFXPHQW\x11\n\x14\x14\x11 7KLV\x03GRFXPHQW\x03VKDOO\x03QRW\x03EH\x03UHSULQWHG\x0f\x03UHSURGXFHG\x03RU\x03GXSOLFDW HG\x03LQ\x03DQ\\\x03IRUP\x0f\x03LQ\x03ZKROH\x03RU\x03LQ\x03SDUW\x0f\x03ZLWKRXW\x03SULRU\x03ZULWWHQ\x03FRQV HQW\x03RI\x035HQHVDV\x03(OHFWURQLFV\x11\n\x14\x15\x11 3OHDVH\x03FRQWDFW\x03D\x035HQHVDV\x03(OHFWURQLFV\x03VDOHV\x03RIILFH\x03LI\x03\\RX\x03KDY H\x03DQ\\\x03TXHVWLRQV\x03UHJDUGLQJ\x03WKH\x03LQIRUPDWLRQ\x03FRQWDLQHG\x03LQ\x03WKLV\x03GRF XPHQW\x03RU\x035HQHVDV\x03\n(OHFWURQLFV\x03SURGXFWV\x11\n\x0b1RWH\x14\x0c \x055HQHVDV\x03(OHFWURQLFV\x05\x03DV\x03XVHG\x03LQ\x03WKLV\x03GRFXPHQW\x03PHDQV\x035HQ HVDV\x03(OHFWURQLFV\x03&RUSRUDWLRQ\x03DQG\x03DOVR\x03LQFOXGHV\x03LWV\x03GLUHFWO\\\x03RU\x03 LQGLUHFWO\\\x03FRQWUROOHG\x03\nVXEVLGLDULHV\x11\n\x0b1RWH\x15\x0c \x055HQHVDV\x03(OHFWURQLFV\x03SURGXFW\x0bV\x0c\x05\x03PHDQV\x03DQ\\\x03SURGXFW\x03GHYHO RSHG\x03RU\x03PDQXIDFWXUHG\x03E\\\x03RU\x03IRU\x035HQHVDV\x03(OHFWURQLFV\x11\n\x0b5HY\x11\x17\x11\x13\x10\x14\x03\x031RYHPEHU\x03\x15\x13\x14\x1a\x0c\n&RUSRUDWH\x03+HDGTXDUWHUV &RQWDFW\x03,QIRUPDWLRQ\n72<268\x03)25(6,$\x0f\x03\x16\x10\x15\x10\x15\x17\x037R\\RVX\x0f\n.RWR\x10NX\x0f\x037RN\\R\x03\x14\x16\x18\x10\x13\x13\x19\x14\x0f\x03-DSDQ\nZZZ\x11UHQHVDV\x11FRP)RU\x03IXUWKHU\x03LQIRUPDWLRQ\x03RQ\x03D\x03SURGXFW\x0f\x03WHFKQRORJ\\\x0f\x03WKH\x03PRVW\x03XS\x10W R\x10GDWH\x03\nYHUVLRQ\x03RI\x03D\x03GRFXPHQW\x0f\x03RU\x03\\RXU\x03QHDUHVW\x03VDOHV\x03RIILFH\x0f\x03SOHDVH\x03YLV LW\x1d\nZZZ\x11UHQHVDV\x11FRP\x12FRQWDFW\x12\n7UDGHPDUNV\n5HQHVDV\x03DQG\x03WKH\x035HQHVDV\x03ORJR\x03DUH\x03WUDGHPDUNV\x03RI\x035HQHVDV\x03(OHFWURQ LFV\x03\n&RUSRUDWLRQ\x11\x03$OO\x03WUDGHPDUNV\x03DQG\x03UHJLVWHUHG\x03WUDGHPDUNV\x03DUH\x03WKH\x03S URSHUW\\\x03\nRI\x03WKHLU\x03UHVSHFWLYH\x03RZQHUV\x11Corporate Headquarters\nTOYOSU FORESIA, 3-2-24 Toyosu,\nKoto-ku, Tokyo 135-0061, Japan\nwww.renesas.comContact Information\nFor further information on a product, technology, the most up-t o-date \nversion of a document, or your nearest sales office, please vis it:\nwww.renesas.com/contact/\nTrademarks\nRenesas and the Renesas logo are trademarks of Renesas Electron ics \nCorporation. All trademarks and registered trademarks are the p roperty  \nof their respective owners.\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Renesas Electronics:   \n\xa0 ICL3221ECAZ\xa0 ICL3221ECAZ-T\xa0 ICL3221ECVZ\xa0 ICL3221ECVZ-T\xa0 ICL3221EIAZ\xa0 ICL3221EIAZ-T\xa0 ICL3223ECAZ\xa0\nICL3223ECAZ-T\xa0 ICL3232ECBNZ\xa0 ICL3232ECBNZ-T\xa0 ICL3232ECV-16Z\xa0 ICL3232ECV-16Z-T\xa0 ICL3232EIBNZ\xa0\nICL3232EIBNZ-T\xa0 ICL3232EIV-16Z\xa0 ICL3232EIV-16Z-T\xa0 ICL3243ECAZ\xa0 ICL3243ECAZ-T\xa0 ICL3243ECVZ\xa0\nICL3243ECVZ-T\xa0 ICL3243EIAZ\xa0 ICL3243EIAZ-T\xa0 ICL3243EIVZ\xa0 ICL3243EIVZ-T\xa0 ICL3221EIVZ\xa0 ICL3221EIVZ-T\xa0\nICL3222ECAZ\xa0 ICL3222ECAZ-T\xa0 ICL3222ECVZ\xa0 ICL3222ECVZ-T\xa0 ICL3222EIAZ\xa0 ICL3222EIAZ-T\xa0 ICL3222EIBZ\xa0\nICL3222EIBZ-T\xa0 ICL3222EIVZ\xa0 ICL3222EIVZ-T\xa0 ICL3223ECVZ\xa0 ICL3223ECVZ-T\xa0 ICL3223EIAZ\xa0 ICL3223EIAZ-T\xa0\nICL3223EIVZ\xa0 ICL3223EIVZ-T\xa0 ICL3232ECAZ\xa0 ICL3232ECAZ-T\xa0 ICL3232ECBZ\xa0 ICL3232ECBZ-T\xa0 ICL3232ECV-16Z-\nT7A\xa0 ICL3232ECV-20Z\xa0 ICL3232ECV-20ZT\xa0 ICL3232EFV-16Z\xa0 ICL3232EFV-16Z-T\xa0 ICL3232EIAZ\xa0 ICL3232EIAZ-T\xa0\nICL3232EIBZ\xa0 ICL3232EIBZ-T\xa0 ICL3232EIV-16Z-T7A\xa0 ICL3232EIV-20Z\xa0 ICL3232EIV-20ZT\xa0 ICL3241ECAZ\xa0\nICL3241ECAZ-T\xa0 ICL3241ECVZ\xa0 ICL3241ECVZ-T\xa0 ICL3241EIAZ\xa0 ICL3241EIAZ-T\xa0 ICL3241EIVZ\xa0 ICL3241EIVZ-T\xa0\nICL3243ECBZ\xa0 ICL3243ECBZ-T\xa0 ICL3243EIVZ-T7A\n'}]
!==============================================================================!
### Component Summary: ICL3232ECAZ-T

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): +3V to +5.5V
  - RS-232 Output Levels: ±5V (nominal)
- **Current Ratings**: 
  - Supply Current in Active Mode: 0.3 mA (typical at VCC = 5.5V)
  - Supply Current in Power-Down Mode: 1 µA
- **Power Consumption**: 
  - Low operational power consumption, ideal for battery-powered applications.
- **Operating Temperature Range**: 
  - 0°C to +70°C
- **Package Type**: 
  - 16 Lead SSOP (Shrink Small Outline Package)
- **Special Features**: 
  - ±15kV ESD protection on RS-232 pins (IEC61000-4-2 Air Gap and Human Body Model).
  - Compatible with 3.3V and 5.0V systems.
  - No automatic power-down feature.
- **Moisture Sensitive Level (MSL)**: 
  - MSL classification according to JEDEC J-STD-020E.

#### Description:
The **ICL3232ECAZ-T** is a low-power RS-232 transceiver designed for communication in portable and battery-operated devices. It operates within a supply voltage range of +3V to +5.5V and is capable of transmitting and receiving data at rates up to 250 kbps. The device features integrated charge pumps that generate the necessary RS-232 voltage levels from a lower supply voltage, making it suitable for modern low-voltage applications.

#### Typical Applications:
- **Notebook and Laptop Computers**: Ideal for providing RS-232 communication ports in portable computing devices.
- **Modems and Printers**: Used in various peripheral devices that require serial communication.
- **Digital Cameras and Cellular Phones**: Facilitates data transfer between devices.
- **Battery-Powered Equipment**: Its low power consumption and standby current make it suitable for handheld devices.

The ICL3232ECAZ-T is particularly advantageous in applications where space and power efficiency are critical, providing robust performance while ensuring compliance with RS-232 standards.