<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="S-Box.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="whole_box.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="whole_box.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="whole_box.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="whole_box.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="whole_box.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="whole_box.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="whole_box.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="whole_box.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="whole_box_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1518188206" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518188206" xil_pn:in_ck="-8327813494739462710" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="affine_transformation.vhd"/>
      <outfile xil_pn:name="gf24_square.vhd"/>
      <outfile xil_pn:name="inv_gf24.vhd"/>
      <outfile xil_pn:name="inv_iso_mapping.vhd"/>
      <outfile xil_pn:name="iso_mapping.vhd"/>
      <outfile xil_pn:name="mult_gf22.vhd"/>
      <outfile xil_pn:name="mult_gf24.vhd"/>
      <outfile xil_pn:name="mult_inv.vhd"/>
      <outfile xil_pn:name="mult_phi.vhd"/>
      <outfile xil_pn:name="whole_box.vhd"/>
      <outfile xil_pn:name="whole_box_tb.vhd"/>
      <outfile xil_pn:name="x_lambda.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518188206" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4434870115928851094" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518188206" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1902104842233773292" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518188206" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6433128524400355754" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518188206" xil_pn:in_ck="-8327813494739462710" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="affine_transformation.vhd"/>
      <outfile xil_pn:name="gf24_square.vhd"/>
      <outfile xil_pn:name="inv_gf24.vhd"/>
      <outfile xil_pn:name="inv_iso_mapping.vhd"/>
      <outfile xil_pn:name="iso_mapping.vhd"/>
      <outfile xil_pn:name="mult_gf22.vhd"/>
      <outfile xil_pn:name="mult_gf24.vhd"/>
      <outfile xil_pn:name="mult_inv.vhd"/>
      <outfile xil_pn:name="mult_phi.vhd"/>
      <outfile xil_pn:name="whole_box.vhd"/>
      <outfile xil_pn:name="whole_box_tb.vhd"/>
      <outfile xil_pn:name="x_lambda.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1518188210" xil_pn:in_ck="-8327813494739462710" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1459423336703152140" xil_pn:start_ts="1518188206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1518188211" xil_pn:in_ck="7130759491340027311" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5406838117933684601" xil_pn:start_ts="1518188210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1518187583" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7663153373519352808" xil_pn:start_ts="1518187583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518187583" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6433128524400355754" xil_pn:start_ts="1518187583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518187583" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1518187583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518187583" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6530521351827488342" xil_pn:start_ts="1518187583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518187583" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1518187583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518187583" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2745391207993635296" xil_pn:start_ts="1518187583">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518187689" xil_pn:in_ck="4638988658048852350" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5977710883048914543" xil_pn:start_ts="1518187680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="whole_box.lso"/>
      <outfile xil_pn:name="whole_box.ngc"/>
      <outfile xil_pn:name="whole_box.ngr"/>
      <outfile xil_pn:name="whole_box.prj"/>
      <outfile xil_pn:name="whole_box.stx"/>
      <outfile xil_pn:name="whole_box.syr"/>
      <outfile xil_pn:name="whole_box.xst"/>
      <outfile xil_pn:name="whole_box_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
