\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-N\-T\-T Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT}\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
}


Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} N\-T\-T Stores the Number Theoretic Transform parameters.  




{\ttfamily \#include $<$fpga.\-h$>$}

Inheritance diagram for intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-N\-T\-T\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{structintel_1_1hexl_1_1fpga_1_1Object__NTT}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a0e477200da8200247454023763e37cf4}{Object\-\_\-\-N\-T\-T} (uint64\-\_\-t $\ast$coeff\-\_\-poly, const uint64\-\_\-t $\ast$root\-\_\-of\-\_\-unity\-\_\-powers, const uint64\-\_\-t $\ast$precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, uint64\-\_\-t coeff\-\_\-modulus, uint64\-\_\-t n)
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a456d2d8f4eac2f2f5360ce83b4bed98d}{coeff\-\_\-poly\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a02ad1422d0256bfe1cee773d45faca5f}{root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT_ac7d181c6f3d75a62f42e3115541450a2}{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a534bfc6c711a0dd767d511087a86666d}{coeff\-\_\-modulus\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a680eca9bf78e81f26426cf0dc9b52f5e}{n\-\_\-}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} N\-T\-T Stores the Number Theoretic Transform parameters. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em coeff\-\_\-poly} & polynomial coefficients \\
\hline
\mbox{\tt out}  & {\em coeff\-\_\-poly} & polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em root\-\_\-of\-\_\-unity\-\_\-powers} & twiddle factors \\
\hline
\mbox{\tt in}  & {\em precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & inverse twiddle factors \\
\hline
\mbox{\tt in}  & {\em coeff\-\_\-modulus} & polynomial coefficients modulus \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size in powers of two \\
\hline
\end{DoxyParams}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a0e477200da8200247454023763e37cf4}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}!Object\-\_\-\-N\-T\-T@{Object\-\_\-\-N\-T\-T}}
\index{Object\-\_\-\-N\-T\-T@{Object\-\_\-\-N\-T\-T}!intel::hexl::fpga::Object_NTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
\subsubsection[{Object\-\_\-\-N\-T\-T}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T\-::\-Object\-\_\-\-N\-T\-T (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{coeff\-\_\-poly, }
\item[{const uint64\-\_\-t $\ast$}]{root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{const uint64\-\_\-t $\ast$}]{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{uint64\-\_\-t}]{coeff\-\_\-modulus, }
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [explicit]}}}\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a0e477200da8200247454023763e37cf4}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a534bfc6c711a0dd767d511087a86666d}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}!coeff\-\_\-modulus\-\_\-@{coeff\-\_\-modulus\-\_\-}}
\index{coeff\-\_\-modulus\-\_\-@{coeff\-\_\-modulus\-\_\-}!intel::hexl::fpga::Object_NTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
\subsubsection[{coeff\-\_\-modulus\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T\-::coeff\-\_\-modulus\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a534bfc6c711a0dd767d511087a86666d}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a456d2d8f4eac2f2f5360ce83b4bed98d}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}!coeff\-\_\-poly\-\_\-@{coeff\-\_\-poly\-\_\-}}
\index{coeff\-\_\-poly\-\_\-@{coeff\-\_\-poly\-\_\-}!intel::hexl::fpga::Object_NTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
\subsubsection[{coeff\-\_\-poly\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T\-::coeff\-\_\-poly\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a456d2d8f4eac2f2f5360ce83b4bed98d}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a680eca9bf78e81f26426cf0dc9b52f5e}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}!n\-\_\-@{n\-\_\-}}
\index{n\-\_\-@{n\-\_\-}!intel::hexl::fpga::Object_NTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
\subsubsection[{n\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T\-::n\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a680eca9bf78e81f26426cf0dc9b52f5e}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT_ac7d181c6f3d75a62f42e3115541450a2}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}!precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}
\index{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}!intel::hexl::fpga::Object_NTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
\subsubsection[{precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T\-::precon\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT_ac7d181c6f3d75a62f42e3115541450a2}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a02ad1422d0256bfe1cee773d45faca5f}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}!root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}
\index{root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}!intel::hexl::fpga::Object_NTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T}}
\subsubsection[{root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-N\-T\-T\-::root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__NTT_a02ad1422d0256bfe1cee773d45faca5f}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
