$comment Generated by Amaranth $end
$date 2025-08-05 15:21:46.584873 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 # bus__addr $end
$var wire 2 $ bus__addr$3 $end
$var wire 8 % bus__r_data $end
$var wire 8 & bus__r_data$5 $end
$var wire 1 ' bus__r_stb $end
$var wire 1 ( bus__r_stb$7 $end
$var wire 8 ) bus__w_data $end
$var wire 8 * bus__w_data$9 $end
$var wire 1 + bus__w_stb $end
$var wire 1 , bus__w_stb$11 $end
$var wire 1 - pins__0__i $end
$var wire 4 . pins__gpio__i $end
$var wire 4 / pins__gpio__o $end
$var wire 1 0 pins__0__o $end
$var wire 4 1 pins__gpio__oe $end
$var wire 1 2 pins__0__oe $end
$var wire 1 3 pins__1__i $end
$var wire 1 4 pins__1__o $end
$var wire 1 5 pins__1__oe $end
$var wire 1 6 pins__2__i $end
$var wire 1 7 pins__2__o $end
$var wire 1 8 pins__2__oe $end
$var wire 1 9 pins__3__i $end
$var wire 1 : pins__3__o $end
$var wire 1 ; pins__3__oe $end
$scope module _gpio $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 # bus__addr$1 $end
$var wire 8 & bus__r_data $end
$var wire 1 ' bus__r_stb$5 $end
$var wire 8 ) bus__w_data$7 $end
$var wire 1 + bus__w_stb$9 $end
$var wire 1 - pins__0__i $end
$var wire 1 0 pins__0__o $end
$var wire 1 2 pins__0__oe $end
$var wire 1 3 pins__1__i $end
$var wire 1 4 pins__1__o $end
$var wire 1 5 pins__1__oe $end
$var wire 1 6 pins__2__i $end
$var wire 1 7 pins__2__o $end
$var wire 1 8 pins__2__oe $end
$var wire 1 9 pins__3__i $end
$var wire 1 : pins__3__o $end
$var wire 1 ; pins__3__oe $end
$var wire 2 < bus__addr $end
$var wire 8 = bus__r_data$3 $end
$var wire 1 > bus__r_stb $end
$var wire 8 ? bus__w_data $end
$var wire 1 @ bus__w_stb $end
$var wire 1 A r_data $end
$var wire 1 B w_stb $end
$var wire 1 C w_data $end
$var wire 1 D set $end
$var wire 1 E w_stb$15 $end
$var wire 1 F w_data$16 $end
$var wire 1 G clr $end
$var string 1 H data $end
$var wire 1 I data$20 $end
$var wire 4 J alt_mode $end
$var wire 1 K r_data$23 $end
$var wire 1 L w_stb$25 $end
$var wire 1 M w_data$26 $end
$var wire 1 N set$27 $end
$var wire 1 O w_stb$28 $end
$var wire 1 P w_data$29 $end
$var wire 1 Q clr$30 $end
$var string 1 R data$31 $end
$var wire 1 S data$33 $end
$var wire 1 T r_data$35 $end
$var wire 1 U w_stb$37 $end
$var wire 1 V w_data$38 $end
$var wire 1 W set$39 $end
$var wire 1 X w_stb$40 $end
$var wire 1 Y w_data$41 $end
$var wire 1 Z clr$42 $end
$var string 1 [ data$43 $end
$var wire 1 \ data$45 $end
$var wire 1 ] r_data$47 $end
$var wire 1 ^ w_stb$49 $end
$var wire 1 _ w_data$50 $end
$var wire 1 ` set$51 $end
$var wire 1 a w_stb$52 $end
$var wire 1 b w_data$53 $end
$var wire 1 c clr$54 $end
$var string 1 d data$55 $end
$var wire 1 e data$57 $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 < bus__addr$1 $end
$var wire 8 = bus__r_data $end
$var wire 1 > bus__r_stb$5 $end
$var wire 8 ? bus__w_data$7 $end
$var wire 1 @ bus__w_stb$9 $end
$var wire 1 A r_data $end
$var wire 1 B w_stb $end
$var wire 1 C w_data $end
$var wire 1 D set $end
$var wire 1 E w_stb$47 $end
$var wire 1 F w_data$46 $end
$var wire 1 G clr $end
$var string 1 H data $end
$var wire 1 I data$32 $end
$var wire 1 K r_data$23 $end
$var wire 1 L w_stb$49 $end
$var wire 1 M w_data$48 $end
$var wire 1 N set$33 $end
$var wire 1 O w_stb$51 $end
$var wire 1 P w_data$50 $end
$var wire 1 Q clr$34 $end
$var string 1 R data$17 $end
$var wire 1 S data$35 $end
$var wire 1 T r_data$24 $end
$var wire 1 U w_stb$53 $end
$var wire 1 V w_data$52 $end
$var wire 1 W set$36 $end
$var wire 1 X w_stb$55 $end
$var wire 1 Y w_data$54 $end
$var wire 1 Z clr$37 $end
$var string 1 [ data$18 $end
$var wire 1 \ data$38 $end
$var wire 1 ] r_data$25 $end
$var wire 1 ^ w_stb$57 $end
$var wire 1 _ w_data$56 $end
$var wire 1 ` set$39 $end
$var wire 1 a w_stb$59 $end
$var wire 1 b w_data$58 $end
$var wire 1 c clr$40 $end
$var string 1 d data$19 $end
$var wire 1 e data$41 $end
$var wire 2 f bus__addr $end
$var wire 8 g bus__r_data$3 $end
$var wire 1 h bus__r_stb $end
$var wire 8 i bus__w_data $end
$var wire 1 j bus__w_stb $end
$var wire 8 k element__r_data $end
$var wire 1 l element__r_stb $end
$var wire 8 m element__w_data $end
$var wire 1 n element__w_stb $end
$var wire 4 o element__r_data$20 $end
$var wire 1 p element__r_stb$21 $end
$var wire 4 q element__r_data$26 $end
$var wire 1 r element__r_stb$27 $end
$var wire 4 s element__w_data$28 $end
$var wire 1 t element__w_stb$29 $end
$var wire 8 u element__w_data$42 $end
$var wire 1 v element__w_stb$43 $end
$scope module Input $end
$var wire 1 A r_data $end
$var wire 1 K r_data$11 $end
$var wire 1 T r_data$12 $end
$var wire 1 ] r_data$13 $end
$var wire 4 o element__r_data $end
$var wire 1 p element__r_stb $end
$var wire 1 2! port__r_data $end
$var wire 1 3! port__r_stb $end
$var wire 1 4! port__r_data$4 $end
$var wire 1 5! port__r_stb$5 $end
$var wire 1 6! port__r_data$6 $end
$var wire 1 7! port__r_stb$7 $end
$var wire 1 8! port__r_data$8 $end
$var wire 1 9! port__r_stb$9 $end
$scope module pin__0 $end
$var wire 1 A r_data $end
$var wire 1 2! port__r_data $end
$var wire 1 3! port__r_stb $end
$var wire 1 :! r_stb $end
$upscope $end
$scope module pin__1 $end
$var wire 1 K r_data $end
$var wire 1 4! port__r_data $end
$var wire 1 5! port__r_stb $end
$var wire 1 ;! r_stb $end
$upscope $end
$scope module pin__2 $end
$var wire 1 T r_data $end
$var wire 1 6! port__r_data $end
$var wire 1 7! port__r_stb $end
$var wire 1 <! r_stb $end
$upscope $end
$scope module pin__3 $end
$var wire 1 ] r_data $end
$var wire 1 8! port__r_data $end
$var wire 1 9! port__r_stb $end
$var wire 1 =! r_stb $end
$upscope $end
$upscope $end
$scope module Mode $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 H data $end
$var string 1 R data$23 $end
$var string 1 [ data$24 $end
$var string 1 d data$25 $end
$var wire 8 k element__r_data $end
$var wire 1 l element__r_stb $end
$var wire 8 m element__w_data $end
$var wire 1 n element__w_stb $end
$var wire 2 | port__r_data $end
$var wire 1 } port__r_stb $end
$var wire 2 ~ port__w_data $end
$var wire 1 !! port__w_stb $end
$var wire 2 "! port__r_data$8 $end
$var wire 1 #! port__r_stb$9 $end
$var wire 2 $! port__w_data$10 $end
$var wire 1 %! port__w_stb$11 $end
$var wire 2 &! port__r_data$12 $end
$var wire 1 '! port__r_stb$13 $end
$var wire 2 (! port__w_data$14 $end
$var wire 1 )! port__w_stb$15 $end
$var wire 2 *! port__r_data$16 $end
$var wire 1 +! port__r_stb$17 $end
$var wire 2 ,! port__w_data$18 $end
$var wire 1 -! port__w_stb$19 $end
$scope module pin__0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 H data $end
$var wire 2 | port__r_data $end
$var wire 2 ~ port__w_data $end
$var wire 1 !! port__w_stb $end
$var string 1 .! _storage $end
$upscope $end
$scope module pin__1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 R data $end
$var wire 2 "! port__r_data $end
$var wire 2 $! port__w_data $end
$var wire 1 %! port__w_stb $end
$var string 1 /! _storage $end
$upscope $end
$scope module pin__2 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 [ data $end
$var wire 2 &! port__r_data $end
$var wire 2 (! port__w_data $end
$var wire 1 )! port__w_stb $end
$var string 1 0! _storage $end
$upscope $end
$scope module pin__3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var string 1 d data $end
$var wire 2 *! port__r_data $end
$var wire 2 ,! port__w_data $end
$var wire 1 -! port__w_stb $end
$var string 1 1! _storage $end
$upscope $end
$upscope $end
$scope module Output $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 D set $end
$var wire 1 G clr $end
$var wire 1 I data $end
$var wire 1 N set$25 $end
$var wire 1 Q clr$26 $end
$var wire 1 S data$27 $end
$var wire 1 W set$28 $end
$var wire 1 Z clr$29 $end
$var wire 1 \ data$30 $end
$var wire 1 ` set$31 $end
$var wire 1 c clr$32 $end
$var wire 1 e data$33 $end
$var wire 4 q element__r_data $end
$var wire 1 r element__r_stb $end
$var wire 4 s element__w_data $end
$var wire 1 t element__w_stb $end
$var wire 1 >! port__r_data $end
$var wire 1 ?! port__r_stb $end
$var wire 1 @! port__w_data $end
$var wire 1 A! port__w_stb $end
$var wire 1 B! port__r_data$8 $end
$var wire 1 C! port__r_stb$9 $end
$var wire 1 D! port__w_data$10 $end
$var wire 1 E! port__w_stb$11 $end
$var wire 1 F! port__r_data$12 $end
$var wire 1 G! port__r_stb$13 $end
$var wire 1 H! port__w_data$14 $end
$var wire 1 I! port__w_stb$15 $end
$var wire 1 J! port__r_data$16 $end
$var wire 1 K! port__r_stb$17 $end
$var wire 1 L! port__w_data$18 $end
$var wire 1 M! port__w_stb$19 $end
$scope module pin__0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 D set $end
$var wire 1 G clr $end
$var wire 1 I data $end
$var wire 1 >! port__r_data $end
$var wire 1 @! port__w_data $end
$var wire 1 A! port__w_stb $end
$var wire 1 N! _storage $end
$upscope $end
$scope module pin__1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 N set $end
$var wire 1 Q clr $end
$var wire 1 S data $end
$var wire 1 B! port__r_data $end
$var wire 1 D! port__w_data $end
$var wire 1 E! port__w_stb $end
$var wire 1 O! _storage $end
$upscope $end
$scope module pin__2 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 W set $end
$var wire 1 Z clr $end
$var wire 1 \ data $end
$var wire 1 F! port__r_data $end
$var wire 1 H! port__w_data $end
$var wire 1 I! port__w_stb $end
$var wire 1 P! _storage $end
$upscope $end
$scope module pin__3 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ` set $end
$var wire 1 c clr $end
$var wire 1 e data $end
$var wire 1 J! port__r_data $end
$var wire 1 L! port__w_data $end
$var wire 1 M! port__w_stb $end
$var wire 1 Q! _storage $end
$upscope $end
$upscope $end
$scope module SetClr $end
$var wire 1 B w_stb $end
$var wire 1 C w_data $end
$var wire 1 E w_stb$21 $end
$var wire 1 F w_data$20 $end
$var wire 1 L w_stb$23 $end
$var wire 1 M w_data$22 $end
$var wire 1 O w_stb$25 $end
$var wire 1 P w_data$24 $end
$var wire 1 U w_stb$27 $end
$var wire 1 V w_data$26 $end
$var wire 1 X w_stb$29 $end
$var wire 1 Y w_data$28 $end
$var wire 1 ^ w_stb$31 $end
$var wire 1 _ w_data$30 $end
$var wire 1 a w_stb$33 $end
$var wire 1 b w_data$32 $end
$var wire 8 u element__w_data $end
$var wire 1 v element__w_stb $end
$var wire 1 R! port__w_data $end
$var wire 1 S! port__w_stb $end
$var wire 1 T! port__w_data$4 $end
$var wire 1 U! port__w_stb$5 $end
$var wire 1 V! port__w_data$6 $end
$var wire 1 W! port__w_stb$7 $end
$var wire 1 X! port__w_data$8 $end
$var wire 1 Y! port__w_stb$9 $end
$var wire 1 Z! port__w_data$10 $end
$var wire 1 [! port__w_stb$11 $end
$var wire 1 \! port__w_data$12 $end
$var wire 1 ]! port__w_stb$13 $end
$var wire 1 ^! port__w_data$14 $end
$var wire 1 _! port__w_stb$15 $end
$var wire 1 `! port__w_data$16 $end
$var wire 1 a! port__w_stb$17 $end
$scope module pin__0__clr $end
$var wire 1 E w_stb $end
$var wire 1 F w_data $end
$var wire 1 T! port__w_data $end
$var wire 1 U! port__w_stb $end
$upscope $end
$scope module pin__0__set $end
$var wire 1 B w_stb $end
$var wire 1 C w_data $end
$var wire 1 R! port__w_data $end
$var wire 1 S! port__w_stb $end
$upscope $end
$scope module pin__1__clr $end
$var wire 1 O w_stb $end
$var wire 1 P w_data $end
$var wire 1 X! port__w_data $end
$var wire 1 Y! port__w_stb $end
$upscope $end
$scope module pin__1__set $end
$var wire 1 L w_stb $end
$var wire 1 M w_data $end
$var wire 1 V! port__w_data $end
$var wire 1 W! port__w_stb $end
$upscope $end
$scope module pin__2__clr $end
$var wire 1 X w_stb $end
$var wire 1 Y w_data $end
$var wire 1 \! port__w_data $end
$var wire 1 ]! port__w_stb $end
$upscope $end
$scope module pin__2__set $end
$var wire 1 U w_stb $end
$var wire 1 V w_data $end
$var wire 1 Z! port__w_data $end
$var wire 1 [! port__w_stb $end
$upscope $end
$scope module pin__3__clr $end
$var wire 1 a w_stb $end
$var wire 1 b w_data $end
$var wire 1 `! port__w_data $end
$var wire 1 a! port__w_stb $end
$upscope $end
$scope module pin__3__set $end
$var wire 1 ^ w_stb $end
$var wire 1 _ w_data $end
$var wire 1 ^! port__w_data $end
$var wire 1 _! port__w_stb $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 2 f bus__addr $end
$var wire 8 g bus__r_data $end
$var wire 1 h bus__r_stb $end
$var wire 8 i bus__w_data $end
$var wire 1 j bus__w_stb $end
$var wire 8 k element__r_data $end
$var wire 1 l element__r_stb $end
$var wire 8 m element__w_data $end
$var wire 1 n element__w_stb $end
$var wire 4 o element__r_data$10 $end
$var wire 1 p element__r_stb$9 $end
$var wire 4 q element__r_data$12 $end
$var wire 1 r element__r_stb$11 $end
$var wire 4 s element__w_data$22 $end
$var wire 1 t element__w_stb$14 $end
$var wire 8 u element__w_data$23 $end
$var wire 1 v element__w_stb$15 $end
$var wire 1 w r_shadow__0__r_en $end
$var wire 1 x r_shadow__0__w_en $end
$var wire 8 y r_shadow__0__data $end
$var wire 1 z w_shadow__0__w_en $end
$var wire 8 { w_shadow__0__data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b1 #
b1 $
b0 %
b0 &
1'
1(
b0 )
b0 *
0+
0,
0-
b0 .
b0 /
00
b0 1
02
03
04
05
06
07
08
09
0:
0;
b1 <
b0 =
1>
b0 ?
0@
0A
0B
0C
0D
0E
0F
0G
sINPUT_ONLY H
0I
b0 J
0K
0L
0M
0N
0O
0P
0Q
sINPUT_ONLY R
0S
0T
0U
0V
0W
0X
0Y
0Z
sINPUT_ONLY [
0\
0]
0^
0_
0`
0a
0b
0c
sINPUT_ONLY d
0e
b1 f
b0 g
1h
b0 i
0j
b0 k
0l
b0 m
0n
b0 o
1p
b0 q
0r
b0 s
0t
b0 u
0v
0w
1x
b0 y
0z
b0 {
b0 |
0}
b0 ~
0!!
b0 "!
0#!
b0 $!
0%!
b0 &!
0'!
b0 (!
0)!
b0 *!
0+!
b0 ,!
0-!
sINPUT_ONLY .!
sINPUT_ONLY /!
sINPUT_ONLY 0!
sINPUT_ONLY 1!
02!
13!
04!
15!
06!
17!
08!
19!
1:!
1;!
1<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
$end
#500000000
1!
1w
0(
0'
0>
0h
0p
03!
07!
05!
0x
09!
0<!
0;!
0:!
0=!
b10 .
13
1K
14!
b10 o
b1010 .
19
1]
18!
b1010 o
1(
1'
1>
1h
1p
13!
17!
15!
1x
19!
1<!
1;!
1:!
1=!
#1000000000
0!
#1500000000
1!
b1010 y
b1010 g
b1010 =
b1010 &
b1010 %
0(
0'
0>
0h
0p
03!
07!
05!
0x
09!
0<!
0;!
0:!
0=!
b1000 .
03
0K
04!
b1000 o
b0 .
09
0]
08!
b0 o
1(
1'
1>
1h
1p
13!
17!
15!
1x
19!
1<!
1;!
1:!
1=!
#2000000000
0!
#2500000000
1!
b0 y
b0 g
b0 =
b0 &
b0 %
0(
0'
0>
0h
0p
03!
07!
05!
0x
09!
0<!
0;!
0:!
0=!
#3000000000
