// Seed: 1124506018
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2
);
  assign id_0 = 1;
  logic id_3;
  logic id_4;
  type_10(
      1, 1'b0, 1
  );
  logic id_5;
  assign id_4 = 1;
endmodule
