Begin System Initialization
Create Virtual Memory
Write CPU 1's Instructions to Memory
Check Instructions after writing to memory
Instruction #0: lui x5, 0
Instruction #1: lui x6, 0
Instruction #2: lui x7, 0
Instruction #3: lw x28, 512(x5)
Instruction #4: lw x29, 1536(x6)
Instruction #5: lw x30, 2560(x7)
Instruction #6: addi x2, x0, 0
Instruction #7: addi x5, x0, 0
Instruction #8: addi x6, x0, 0
Instruction #9: slli x7, x6, 2
Instruction #10: add x8, x28, x7
Instruction #11: flw f0, 0(x8)
Instruction #12: add x8, x7, x29
Instruction #13: flw f0, 0(x8)
Instruction #14: fadd.s f1, f0, f2
Instruction #15: add x8, x7, x30
Instruction #16: fsw f8, 0(x2)
Instruction #17: addi x5, x5, 1
Instruction #18: addi x6, x6, 4
Instruction #19: addi x12, x0, 256
Instruction #20: blt x5, x12, 24
Instruction #21: addi x13, x0, 0
Write CPU 2's Instructions to Memory
Check Instructions after writing to memory
Instruction #64: addi x0, x0, 0
Instruction #65: addi x0, x0, 0
Instruction #66: addi x0, x0, 0
Instruction #67: addi x0, x0, 0
Fill ranges 0x400-0xBFF with random values
========================Create MemBus=======================
=========================Create CPU=========================
======================Simulation Begin======================

=====================Simulation Loop #1=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000001010110111
Assembly Instruction: lui x5, 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 10
PC at start of cycle: 0x0
PC at end of cycle: 0x4
Fetch Stage: lui x5, 0
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #2=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000001100110111
Assembly Instruction: lui x6, 0
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 20
PC at start of cycle: 0x4
PC at end of cycle: 0x8
Fetch Stage: lui x6, 0
Decode Stage: lui x5, 0
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #3=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000001110110111
Assembly Instruction: lui x7, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 30
PC at start of cycle: 0x8
PC at end of cycle: 0xc
Fetch Stage: lui x7, 0
Decode Stage: lui x6, 0
Execute Stage: lui x5, 0
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #4=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00100000000000101010111000000011
Assembly Instruction: lw x28, 512(x5)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 40
PC at start of cycle: 0xc
PC at end of cycle: 0x10
Fetch Stage: lw x28, 512(x5)
Decode Stage: lui x7, 0
Execute Stage: lui x6, 0
Memory Stage: lui x5, 0
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #5=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b01100000000000110010111010000011
Assembly Instruction: lw x29, 1536(x6)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 50
PC at start of cycle: 0x10
PC at end of cycle: 0x14
Fetch Stage: lw x29, 1536(x6)
Decode Stage: lw x28, 512(x5)
Execute Stage: lui x7, 0
Memory Stage: lui x6, 0
Write Back Stage: lui x5, 0
****************************************

=====================Simulation Loop #6=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b10100000000000111010111100000011
Assembly Instruction: lw x30, 2560(x7)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 512
Data in rs1: 0
Data in rs2: 512
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 512
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 60
PC at start of cycle: 0x14
PC at end of cycle: 0x18
Fetch Stage: lw x30, 2560(x7)
Decode Stage: lw x29, 1536(x6)
Execute Stage: lw x28, 512(x5)
Memory Stage: lui x7, 0
Write Back Stage: lui x6, 0
****************************************

=====================Simulation Loop #7=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000000100010011
Assembly Instruction: addi x2, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 1536
Data in rs1: 0
Data in rs2: 1536
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 1536
//////////////Memory Stage//////////////
Int Memory Read Operation
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
CPU 1 reads from address 512: 0
*************CPU:1 Current Event**************
****************************************
Clock ticks: 70
PC at start of cycle: 0x18
PC at end of cycle: 0x1c
Fetch Stage: addi x2, x0, 0
Decode Stage: lw x30, 2560(x7)
Execute Stage: lw x29, 1536(x6)
Memory Stage: lw x28, 512(x5)
Write Back Stage: lui x7, 0
****************************************

=====================Simulation Loop #8=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000000100010011
Assembly Instruction: addi x2, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 1536
Data in rs1: 0
Data in rs2: 1536
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 1536
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 80
PC at start of cycle: 0x1c
PC at end of cycle: 0x1c
Fetch Stage: addi x2, x0, 0
Decode Stage: lw x30, 2560(x7)
Execute Stage: lw x29, 1536(x6)
Memory Stage: lw x28, 512(x5)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #9=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000001010010011
Assembly Instruction: addi x5, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 2560
Data in rs1: 0
Data in rs2: 2560
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 2560
//////////////Memory Stage//////////////
Int Memory Read Operation
/////////////WriteBack Stage////////////
Int Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
CPU 1 reads from address 1536: 1006881938
*************CPU:1 Current Event**************
****************************************
Clock ticks: 90
PC at start of cycle: 0x1c
PC at end of cycle: 0x20
Fetch Stage: addi x5, x0, 0
Decode Stage: addi x2, x0, 0
Execute Stage: lw x30, 2560(x7)
Memory Stage: lw x29, 1536(x6)
Write Back Stage: lw x28, 512(x5)
****************************************

=====================Simulation Loop #10=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000001010010011
Assembly Instruction: addi x5, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 2560
Data in rs1: 0
Data in rs2: 2560
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 2560
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 100
PC at start of cycle: 0x20
PC at end of cycle: 0x20
Fetch Stage: addi x5, x0, 0
Decode Stage: addi x2, x0, 0
Execute Stage: lw x30, 2560(x7)
Memory Stage: lw x29, 1536(x6)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #11=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000000000000001100010011
Assembly Instruction: addi x6, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
Int Memory Read Operation
/////////////WriteBack Stage////////////
Int Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
CPU 1 reads from address 2560: 1192372078
*************CPU:1 Current Event**************
****************************************
Clock ticks: 110
PC at start of cycle: 0x20
PC at end of cycle: 0x24
Fetch Stage: addi x6, x0, 0
Decode Stage: addi x5, x0, 0
Execute Stage: addi x2, x0, 0
Memory Stage: lw x30, 2560(x7)
Write Back Stage: lw x29, 1536(x6)
****************************************

=====================Simulation Loop #12=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Instruction: 0b00000000000000000000001100010011
Assembly Instruction: addi x6, x0, 0
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 120
PC at start of cycle: 0x24
PC at end of cycle: 0x24
Fetch Stage: addi x6, x0, 0
Decode Stage: addi x5, x0, 0
Execute Stage: addi x2, x0, 0
Memory Stage: lw x30, 2560(x7)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #13=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000110001001110010011
Assembly Instruction: slli x7, x6, 2
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 130
PC at start of cycle: 0x24
PC at end of cycle: 0x28
Fetch Stage: slli x7, x6, 2
Decode Stage: addi x6, x0, 0
Execute Stage: addi x5, x0, 0
Memory Stage: addi x2, x0, 0
Write Back Stage: lw x30, 2560(x7)
****************************************

=====================Simulation Loop #14=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000011111100000010000110011
Assembly Instruction: add x8, x28, x7
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 140
PC at start of cycle: 0x28
PC at end of cycle: 0x2c
Fetch Stage: add x8, x28, x7
Decode Stage: slli x7, x6, 2
Execute Stage: addi x6, x0, 0
Memory Stage: addi x5, x0, 0
Write Back Stage: addi x2, x0, 0
****************************************

=====================Simulation Loop #15=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000000011111100000010000110011
Assembly Instruction: add x8, x28, x7
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 150
PC at start of cycle: 0x2c
PC at end of cycle: 0x2c
Fetch Stage: add x8, x28, x7
Decode Stage: slli x7, x6, 2
Execute Stage: No_Op
Memory Stage: addi x6, x0, 0
Write Back Stage: addi x5, x0, 0
****************************************

=====================Simulation Loop #16=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000000011111100000010000110011
Assembly Instruction: add x8, x28, x7
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 160
PC at start of cycle: 0x2c
PC at end of cycle: 0x2c
Fetch Stage: add x8, x28, x7
Decode Stage: slli x7, x6, 2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x6, x0, 0
****************************************

=====================Simulation Loop #17=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000001000010000000000111
Assembly Instruction: flw f0, 0(x8)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 5
ALU Result: 0
Data in rs1: 0
Data in rs2: 2
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 170
PC at start of cycle: 0x2c
PC at end of cycle: 0x30
Fetch Stage: flw f0, 0(x8)
Decode Stage: add x8, x28, x7
Execute Stage: slli x7, x6, 2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #18=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000000000001000010000000000111
Assembly Instruction: flw f0, 0(x8)
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 180
PC at start of cycle: 0x30
PC at end of cycle: 0x30
Fetch Stage: flw f0, 0(x8)
Decode Stage: add x8, x28, x7
Execute Stage: No_Op
Memory Stage: slli x7, x6, 2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #19=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000000000001000010000000000111
Assembly Instruction: flw f0, 0(x8)
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 190
PC at start of cycle: 0x30
PC at end of cycle: 0x30
Fetch Stage: flw f0, 0(x8)
Decode Stage: add x8, x28, x7
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: slli x7, x6, 2
****************************************

=====================Simulation Loop #20=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000001110100111000010000110011
Assembly Instruction: add x8, x7, x29
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 200
PC at start of cycle: 0x30
PC at end of cycle: 0x34
Fetch Stage: add x8, x7, x29
Decode Stage: flw f0, 0(x8)
Execute Stage: add x8, x28, x7
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #21=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000001110100111000010000110011
Assembly Instruction: add x8, x7, x29
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 210
PC at start of cycle: 0x34
PC at end of cycle: 0x34
Fetch Stage: add x8, x7, x29
Decode Stage: flw f0, 0(x8)
Execute Stage: No_Op
Memory Stage: add x8, x28, x7
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #22=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000001110100111000010000110011
Assembly Instruction: add x8, x7, x29
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 220
PC at start of cycle: 0x34
PC at end of cycle: 0x34
Fetch Stage: add x8, x7, x29
Decode Stage: flw f0, 0(x8)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: add x8, x28, x7
****************************************

=====================Simulation Loop #23=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000000001000010000000000111
Assembly Instruction: flw f0, 0(x8)
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 230
PC at start of cycle: 0x34
PC at end of cycle: 0x38
Fetch Stage: flw f0, 0(x8)
Decode Stage: add x8, x7, x29
Execute Stage: flw f0, 0(x8)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #24=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000000001000000000000011010011
Assembly Instruction: fadd.s f1, f0, f2
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 0
ALU Result: 1006881938
Data in rs1: 0
Data in rs2: 1006881938
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 1006881938
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 160
CPU 1 reads from address 0: 695
*************CPU:1 Current Event**************
****************************************
Clock ticks: 240
PC at start of cycle: 0x38
PC at end of cycle: 0x3c
Fetch Stage: fadd.s f1, f0, f2
Decode Stage: flw f0, 0(x8)
Execute Stage: add x8, x7, x29
Memory Stage: flw f0, 0(x8)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #25=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Instruction: 0b00000000001000000000000011010011
Assembly Instruction: fadd.s f1, f0, f2
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU op: 0
ALU Result: 1006881938
Data in rs1: 0
Data in rs2: 1006881938
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 1006881938
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 250
PC at start of cycle: 0x3c
PC at end of cycle: 0x3c
Fetch Stage: fadd.s f1, f0, f2
Decode Stage: flw f0, 0(x8)
Execute Stage: add x8, x7, x29
Memory Stage: flw f0, 0(x8)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #26=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000000001000000000000011010011
Assembly Instruction: fadd.s f1, f0, f2
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 260
PC at start of cycle: 0x3c
PC at end of cycle: 0x3c
Fetch Stage: fadd.s f1, f0, f2
Decode Stage: flw f0, 0(x8)
Execute Stage: No_Op
Memory Stage: add x8, x7, x29
Write Back Stage: flw f0, 0(x8)
****************************************

=====================Simulation Loop #27=====================
Start Cycle for CPU:1
Data Hazard detected in: Write Back
//////////////Fetch Stage///////////////
Instruction: 0b00000000001000000000000011010011
Assembly Instruction: fadd.s f1, f0, f2
//////////////Decode Stage//////////////
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 270
PC at start of cycle: 0x3c
PC at end of cycle: 0x3c
Fetch Stage: fadd.s f1, f0, f2
Decode Stage: flw f0, 0(x8)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: add x8, x7, x29
****************************************

=====================Simulation Loop #28=====================
Start Cycle for CPU:1
//////////////Fetch Stage///////////////
Next Instruction: PC += 4
Instruction: 0b00000001111000111000010000110011
Assembly Instruction: add x8, x7, x30
//////////////Decode Stage//////////////
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 1006881938
Data in rs1: 1006881938
Data in rs2: 0
Data in rs1_fp: 0
Data in rs2_fp: 695
ALU result: 1006881938
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************CPU:1 Current Event**************
****************************************
Clock ticks: 280
PC at start of cycle: 0x3c
PC at end of cycle: 0x40
Fetch Stage: add x8, x7, x30
Decode Stage: fadd.s f1, f0, f2
Execute Stage: flw f0, 0(x8)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #29=====================
Start Cycle for CPU:1
Data Hazard detected in: Memory
//////////////Fetch Stage///////////////
Instruction: 0b00000001111000111000010000110011
Assembly Instruction: add x8, x7, x30
//////////////Decode Stage//////////////
//////////////Memory Stage//////////////
FP Memory Read Operation
///////Cpu Cycle Debug Statements///////
X1 value: 160
CPU 1 reads from address 0: 695
