// Seed: 1008680862
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  task id_3(integer id_4, input id_5 = id_4++, input reg id_6);
    begin
      if (id_5)
        for (id_3#(.id_4(1)) = id_5 == 1; id_6 == 1'b0; id_3 = id_5 >= 1) begin
          id_6 <= id_4;
        end
      else assign id_1 = id_6;
    end
  endtask
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_2;
  assign id_1 = id_1;
  module_0(
      id_1, id_2
  );
endmodule
