{"vcs1":{"timestamp_begin":1741873334.490927846, "rt":6.59, "ut":6.28, "st":0.24}}
{"vcselab":{"timestamp_begin":1741873341.160911826, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741873341.509989812, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741873334.176153354}
{"VCS_COMP_START_TIME": 1741873334.176153354}
{"VCS_COMP_END_TIME": 1741873341.872279908}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 381560}}
{"vcselab": {"peak_mem": 174728}}
