

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_1_Pipeline_lz4_divide'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  6.101 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_divide  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lit_count_flag = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:55]   --->   Operation 6 'alloca' 'lit_count_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lit_count = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 7 'alloca' 'lit_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmpEncodedValue = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61]   --->   Operation 8 'alloca' 'tmpEncodedValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45]   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_size_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_size_4" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45]   --->   Operation 15 'read' 'input_size_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %tmp, i32 %tmpEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61]   --->   Operation 17 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 18 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %lit_count_flag" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:55]   --->   Operation 19 'store' 'store_ln55' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 0, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 20 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.cond" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 21 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_10 = load i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 22 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%lit_count_2 = load i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:81]   --->   Operation 23 'load' 'lit_count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%nextEncodedValue = load i32 %tmpEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:63]   --->   Operation 24 'load' 'nextEncodedValue' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%icmp_ln59 = icmp_ult  i32 %i_10, i32 %input_size_4_read" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 25 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.end.exitStub, void %for.body" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 26 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:60]   --->   Operation 27 'specpipeline' 'specpipeline_ln60' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 28 'specloopname' 'specloopname_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln62 = icmp_ult  i32 %i_10, i32 %sub_read" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 29 'icmp' 'icmp_ln62' <Predicate = (icmp_ln59)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %if.end4, void %if.then3" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 30 'br' 'br_ln62' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:3.54ns O:3.54ns )   --->   "%boosterStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 31 'read' 'boosterStream_read' <Predicate = (icmp_ln59 & icmp_ln62)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln61 = store i32 %boosterStream_read, i32 %tmpEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61]   --->   Operation 32 'store' 'store_ln61' <Predicate = (icmp_ln59 & icmp_ln62)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln62 = br void %if.end4" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:62]   --->   Operation 33 'br' 'br_ln62' <Predicate = (icmp_ln59 & icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %nextEncodedValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:63]   --->   Operation 34 'trunc' 'tCh' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %nextEncodedValue, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:64]   --->   Operation 35 'partselect' 'tLen' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %nextEncodedValue, i32 16" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:65]   --->   Operation 36 'partselect' 'tOffset' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %lit_count_2, i32 12, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 37 'partselect' 'tmp_47' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.19ns)   --->   "%icmp_ln68 = icmp_eq  i20 %tmp_47, i20 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 38 'icmp' 'icmp_ln68' <Predicate = (icmp_ln59)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln83 = icmp_ne  i8 %tLen, i8 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 39 'icmp' 'icmp_ln83' <Predicate = (icmp_ln59)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %if.end4.if.end30_crit_edge, void %if.else" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 40 'br' 'br_ln68' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 1, i32 %lit_count_flag" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:55]   --->   Operation 41 'store' 'store_ln55' <Predicate = (icmp_ln59 & !icmp_ln68)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln68 = br void %if.end30" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:68]   --->   Operation 42 'br' 'br_ln68' <Predicate = (icmp_ln59 & !icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln83, void %if.else28, void %if.then14" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:70]   --->   Operation 43 'br' 'br_ln70' <Predicate = (icmp_ln59 & icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%lit_count_3 = add i32 %lit_count_2, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:81]   --->   Operation 44 'add' 'lit_count_3' <Predicate = (icmp_ln59 & icmp_ln68 & !icmp_ln83)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 %lit_count_3, i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 45 'store' 'store_ln54' <Predicate = (icmp_ln59 & icmp_ln68 & !icmp_ln83)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln54 = store i32 0, i32 %lit_count" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:54]   --->   Operation 46 'store' 'store_ln54' <Predicate = (icmp_ln59 & icmp_ln68 & icmp_ln83)> <Delay = 1.58>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%select_ln83 = select i1 %icmp_ln83, i8 %tLen, i8 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 47 'select' 'select_ln83' <Predicate = (icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node i_11)   --->   "%zext_ln83 = zext i8 %select_ln83" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 48 'zext' 'zext_ln83' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.55ns) (out node of the LUT)   --->   "%i_11 = add i32 %zext_ln83, i32 %i_10" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83]   --->   Operation 49 'add' 'i_11' <Predicate = (icmp_ln59)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %i_11, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 50 'store' 'store_ln59' <Predicate = (icmp_ln59)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.cond" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59]   --->   Operation 51 'br' 'br_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lit_count_flag_load = load i32 %lit_count_flag"   --->   Operation 59 'load' 'lit_count_flag_load' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_out, i32 %lit_count_2" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:81]   --->   Operation 60 'write' 'write_ln81' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lit_count_flag_out, i32 %lit_count_flag_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.64>
ST_3 : Operation 52 [1/1] ( I:3.50ns O:3.50ns )   --->   "%write_ln80 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lit_outStream, i8 %tCh" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:80]   --->   Operation 52 'write' 'write_ln80' <Predicate = (icmp_ln68 & !icmp_ln83)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4096> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end30"   --->   Operation 53 'br' 'br_ln0' <Predicate = (icmp_ln68 & !icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.91ns)   --->   "%match_len = add i8 %tLen, i8 252" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:71]   --->   Operation 54 'add' 'match_len' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:74]   --->   Operation 55 'zext' 'zext_ln74' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i16, i32 %lit_count_2, i16 %tOffset, i16 %zext_ln74" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:75]   --->   Operation 56 'bitconcatenate' 'tmpValue' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] ( I:3.72ns O:3.72ns )   --->   "%write_ln76 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:76]   --->   Operation 57 'write' 'write_ln76' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 3.72> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln79 = br void %if.end30" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:79]   --->   Operation 58 'br' 'br_ln79' <Predicate = (icmp_ln68 & icmp_ln83)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tmpEncodedValue', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln61', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61) of variable 'tmp', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:45 on local variable 'tmpEncodedValue', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61 [21]  (1.588 ns)

 <State 2>: 6.101ns
The critical path consists of the following:
	'load' operation 32 bit ('nextEncodedValue', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:63) on local variable 'tmpEncodedValue', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:61 [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln83', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83) [47]  (1.915 ns)
	'select' operation 8 bit ('select_ln83', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83) [67]  (0.000 ns)
	'add' operation 32 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83) [69]  (2.552 ns)
	'store' operation 0 bit ('store_ln59', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59) of variable 'i', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:83 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:59 [70]  (1.588 ns)
	blocking operation 0.046 ns on control path)

 <State 3>: 5.641ns
The critical path consists of the following:
	'add' operation 8 bit ('match_len', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:71) [60]  (1.915 ns)
	fifo write operation ('write_ln76', /root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:76) on port 'lenOffset_Stream' (/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:76) [63]  (3.726 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
