
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a784  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800a91c  0800a91c  0001a91c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a98c  0800a98c  000202f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a98c  0800a98c  0001a98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a994  0800a994  000202f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a994  0800a994  0001a994  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a998  0800a998  0001a998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f4  20000000  0800a99c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e24  200002f8  0800ac90  000202f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000111c  0800ac90  0002111c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001774e  00000000  00000000  00020324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c9c  00000000  00000000  00037a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  0003a710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  0003b9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018a37  00000000  00000000  0003cb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001873c  00000000  00000000  000555a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094f7a  00000000  00000000  0006dce3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00102c5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005204  00000000  00000000  00102cb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002f8 	.word	0x200002f8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800a904 	.word	0x0800a904

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002fc 	.word	0x200002fc
 80001d4:	0800a904 	.word	0x0800a904

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b974 	b.w	8000e50 <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9d08      	ldr	r5, [sp, #32]
 8000b86:	4604      	mov	r4, r0
 8000b88:	468e      	mov	lr, r1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d14d      	bne.n	8000c2a <__udivmoddi4+0xaa>
 8000b8e:	428a      	cmp	r2, r1
 8000b90:	4694      	mov	ip, r2
 8000b92:	d969      	bls.n	8000c68 <__udivmoddi4+0xe8>
 8000b94:	fab2 f282 	clz	r2, r2
 8000b98:	b152      	cbz	r2, 8000bb0 <__udivmoddi4+0x30>
 8000b9a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b9e:	f1c2 0120 	rsb	r1, r2, #32
 8000ba2:	fa20 f101 	lsr.w	r1, r0, r1
 8000ba6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000baa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bae:	4094      	lsls	r4, r2
 8000bb0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb4:	0c21      	lsrs	r1, r4, #16
 8000bb6:	fbbe f6f8 	udiv	r6, lr, r8
 8000bba:	fa1f f78c 	uxth.w	r7, ip
 8000bbe:	fb08 e316 	mls	r3, r8, r6, lr
 8000bc2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bc6:	fb06 f107 	mul.w	r1, r6, r7
 8000bca:	4299      	cmp	r1, r3
 8000bcc:	d90a      	bls.n	8000be4 <__udivmoddi4+0x64>
 8000bce:	eb1c 0303 	adds.w	r3, ip, r3
 8000bd2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bd6:	f080 811f 	bcs.w	8000e18 <__udivmoddi4+0x298>
 8000bda:	4299      	cmp	r1, r3
 8000bdc:	f240 811c 	bls.w	8000e18 <__udivmoddi4+0x298>
 8000be0:	3e02      	subs	r6, #2
 8000be2:	4463      	add	r3, ip
 8000be4:	1a5b      	subs	r3, r3, r1
 8000be6:	b2a4      	uxth	r4, r4
 8000be8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bec:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf4:	fb00 f707 	mul.w	r7, r0, r7
 8000bf8:	42a7      	cmp	r7, r4
 8000bfa:	d90a      	bls.n	8000c12 <__udivmoddi4+0x92>
 8000bfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c04:	f080 810a 	bcs.w	8000e1c <__udivmoddi4+0x29c>
 8000c08:	42a7      	cmp	r7, r4
 8000c0a:	f240 8107 	bls.w	8000e1c <__udivmoddi4+0x29c>
 8000c0e:	4464      	add	r4, ip
 8000c10:	3802      	subs	r0, #2
 8000c12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c16:	1be4      	subs	r4, r4, r7
 8000c18:	2600      	movs	r6, #0
 8000c1a:	b11d      	cbz	r5, 8000c24 <__udivmoddi4+0xa4>
 8000c1c:	40d4      	lsrs	r4, r2
 8000c1e:	2300      	movs	r3, #0
 8000c20:	e9c5 4300 	strd	r4, r3, [r5]
 8000c24:	4631      	mov	r1, r6
 8000c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d909      	bls.n	8000c42 <__udivmoddi4+0xc2>
 8000c2e:	2d00      	cmp	r5, #0
 8000c30:	f000 80ef 	beq.w	8000e12 <__udivmoddi4+0x292>
 8000c34:	2600      	movs	r6, #0
 8000c36:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3a:	4630      	mov	r0, r6
 8000c3c:	4631      	mov	r1, r6
 8000c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c42:	fab3 f683 	clz	r6, r3
 8000c46:	2e00      	cmp	r6, #0
 8000c48:	d14a      	bne.n	8000ce0 <__udivmoddi4+0x160>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xd4>
 8000c4e:	4282      	cmp	r2, r0
 8000c50:	f200 80f9 	bhi.w	8000e46 <__udivmoddi4+0x2c6>
 8000c54:	1a84      	subs	r4, r0, r2
 8000c56:	eb61 0303 	sbc.w	r3, r1, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	469e      	mov	lr, r3
 8000c5e:	2d00      	cmp	r5, #0
 8000c60:	d0e0      	beq.n	8000c24 <__udivmoddi4+0xa4>
 8000c62:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c66:	e7dd      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000c68:	b902      	cbnz	r2, 8000c6c <__udivmoddi4+0xec>
 8000c6a:	deff      	udf	#255	; 0xff
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	2a00      	cmp	r2, #0
 8000c72:	f040 8092 	bne.w	8000d9a <__udivmoddi4+0x21a>
 8000c76:	eba1 010c 	sub.w	r1, r1, ip
 8000c7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7e:	fa1f fe8c 	uxth.w	lr, ip
 8000c82:	2601      	movs	r6, #1
 8000c84:	0c20      	lsrs	r0, r4, #16
 8000c86:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c8a:	fb07 1113 	mls	r1, r7, r3, r1
 8000c8e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c92:	fb0e f003 	mul.w	r0, lr, r3
 8000c96:	4288      	cmp	r0, r1
 8000c98:	d908      	bls.n	8000cac <__udivmoddi4+0x12c>
 8000c9a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ca2:	d202      	bcs.n	8000caa <__udivmoddi4+0x12a>
 8000ca4:	4288      	cmp	r0, r1
 8000ca6:	f200 80cb 	bhi.w	8000e40 <__udivmoddi4+0x2c0>
 8000caa:	4643      	mov	r3, r8
 8000cac:	1a09      	subs	r1, r1, r0
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb4:	fb07 1110 	mls	r1, r7, r0, r1
 8000cb8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	d908      	bls.n	8000cd6 <__udivmoddi4+0x156>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ccc:	d202      	bcs.n	8000cd4 <__udivmoddi4+0x154>
 8000cce:	45a6      	cmp	lr, r4
 8000cd0:	f200 80bb 	bhi.w	8000e4a <__udivmoddi4+0x2ca>
 8000cd4:	4608      	mov	r0, r1
 8000cd6:	eba4 040e 	sub.w	r4, r4, lr
 8000cda:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cde:	e79c      	b.n	8000c1a <__udivmoddi4+0x9a>
 8000ce0:	f1c6 0720 	rsb	r7, r6, #32
 8000ce4:	40b3      	lsls	r3, r6
 8000ce6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cee:	fa20 f407 	lsr.w	r4, r0, r7
 8000cf2:	fa01 f306 	lsl.w	r3, r1, r6
 8000cf6:	431c      	orrs	r4, r3
 8000cf8:	40f9      	lsrs	r1, r7
 8000cfa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cfe:	fa00 f306 	lsl.w	r3, r0, r6
 8000d02:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d06:	0c20      	lsrs	r0, r4, #16
 8000d08:	fa1f fe8c 	uxth.w	lr, ip
 8000d0c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d14:	fb08 f00e 	mul.w	r0, r8, lr
 8000d18:	4288      	cmp	r0, r1
 8000d1a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d1e:	d90b      	bls.n	8000d38 <__udivmoddi4+0x1b8>
 8000d20:	eb1c 0101 	adds.w	r1, ip, r1
 8000d24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d28:	f080 8088 	bcs.w	8000e3c <__udivmoddi4+0x2bc>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f240 8085 	bls.w	8000e3c <__udivmoddi4+0x2bc>
 8000d32:	f1a8 0802 	sub.w	r8, r8, #2
 8000d36:	4461      	add	r1, ip
 8000d38:	1a09      	subs	r1, r1, r0
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d40:	fb09 1110 	mls	r1, r9, r0, r1
 8000d44:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d4c:	458e      	cmp	lr, r1
 8000d4e:	d908      	bls.n	8000d62 <__udivmoddi4+0x1e2>
 8000d50:	eb1c 0101 	adds.w	r1, ip, r1
 8000d54:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d58:	d26c      	bcs.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5a:	458e      	cmp	lr, r1
 8000d5c:	d96a      	bls.n	8000e34 <__udivmoddi4+0x2b4>
 8000d5e:	3802      	subs	r0, #2
 8000d60:	4461      	add	r1, ip
 8000d62:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d66:	fba0 9402 	umull	r9, r4, r0, r2
 8000d6a:	eba1 010e 	sub.w	r1, r1, lr
 8000d6e:	42a1      	cmp	r1, r4
 8000d70:	46c8      	mov	r8, r9
 8000d72:	46a6      	mov	lr, r4
 8000d74:	d356      	bcc.n	8000e24 <__udivmoddi4+0x2a4>
 8000d76:	d053      	beq.n	8000e20 <__udivmoddi4+0x2a0>
 8000d78:	b15d      	cbz	r5, 8000d92 <__udivmoddi4+0x212>
 8000d7a:	ebb3 0208 	subs.w	r2, r3, r8
 8000d7e:	eb61 010e 	sbc.w	r1, r1, lr
 8000d82:	fa01 f707 	lsl.w	r7, r1, r7
 8000d86:	fa22 f306 	lsr.w	r3, r2, r6
 8000d8a:	40f1      	lsrs	r1, r6
 8000d8c:	431f      	orrs	r7, r3
 8000d8e:	e9c5 7100 	strd	r7, r1, [r5]
 8000d92:	2600      	movs	r6, #0
 8000d94:	4631      	mov	r1, r6
 8000d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9a:	f1c2 0320 	rsb	r3, r2, #32
 8000d9e:	40d8      	lsrs	r0, r3
 8000da0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da4:	fa21 f303 	lsr.w	r3, r1, r3
 8000da8:	4091      	lsls	r1, r2
 8000daa:	4301      	orrs	r1, r0
 8000dac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fbb3 f0f7 	udiv	r0, r3, r7
 8000db8:	fb07 3610 	mls	r6, r7, r0, r3
 8000dbc:	0c0b      	lsrs	r3, r1, #16
 8000dbe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dc2:	fb00 f60e 	mul.w	r6, r0, lr
 8000dc6:	429e      	cmp	r6, r3
 8000dc8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x260>
 8000dce:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dd6:	d22f      	bcs.n	8000e38 <__udivmoddi4+0x2b8>
 8000dd8:	429e      	cmp	r6, r3
 8000dda:	d92d      	bls.n	8000e38 <__udivmoddi4+0x2b8>
 8000ddc:	3802      	subs	r0, #2
 8000dde:	4463      	add	r3, ip
 8000de0:	1b9b      	subs	r3, r3, r6
 8000de2:	b289      	uxth	r1, r1
 8000de4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000de8:	fb07 3316 	mls	r3, r7, r6, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb06 f30e 	mul.w	r3, r6, lr
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x28a>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e00:	d216      	bcs.n	8000e30 <__udivmoddi4+0x2b0>
 8000e02:	428b      	cmp	r3, r1
 8000e04:	d914      	bls.n	8000e30 <__udivmoddi4+0x2b0>
 8000e06:	3e02      	subs	r6, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	1ac9      	subs	r1, r1, r3
 8000e0c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e10:	e738      	b.n	8000c84 <__udivmoddi4+0x104>
 8000e12:	462e      	mov	r6, r5
 8000e14:	4628      	mov	r0, r5
 8000e16:	e705      	b.n	8000c24 <__udivmoddi4+0xa4>
 8000e18:	4606      	mov	r6, r0
 8000e1a:	e6e3      	b.n	8000be4 <__udivmoddi4+0x64>
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	e6f8      	b.n	8000c12 <__udivmoddi4+0x92>
 8000e20:	454b      	cmp	r3, r9
 8000e22:	d2a9      	bcs.n	8000d78 <__udivmoddi4+0x1f8>
 8000e24:	ebb9 0802 	subs.w	r8, r9, r2
 8000e28:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e2c:	3801      	subs	r0, #1
 8000e2e:	e7a3      	b.n	8000d78 <__udivmoddi4+0x1f8>
 8000e30:	4646      	mov	r6, r8
 8000e32:	e7ea      	b.n	8000e0a <__udivmoddi4+0x28a>
 8000e34:	4620      	mov	r0, r4
 8000e36:	e794      	b.n	8000d62 <__udivmoddi4+0x1e2>
 8000e38:	4640      	mov	r0, r8
 8000e3a:	e7d1      	b.n	8000de0 <__udivmoddi4+0x260>
 8000e3c:	46d0      	mov	r8, sl
 8000e3e:	e77b      	b.n	8000d38 <__udivmoddi4+0x1b8>
 8000e40:	3b02      	subs	r3, #2
 8000e42:	4461      	add	r1, ip
 8000e44:	e732      	b.n	8000cac <__udivmoddi4+0x12c>
 8000e46:	4630      	mov	r0, r6
 8000e48:	e709      	b.n	8000c5e <__udivmoddi4+0xde>
 8000e4a:	4464      	add	r4, ip
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	e742      	b.n	8000cd6 <__udivmoddi4+0x156>

08000e50 <__aeabi_idiv0>:
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop

08000e54 <read_pos>:
	SENSOR_CHECK,
} State ;

extern int homing;

void read_pos() {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2);
 8000e58:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <read_pos+0x3c>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e5e:	461a      	mov	r2, r3
 8000e60:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <read_pos+0x40>)
 8000e62:	601a      	str	r2, [r3, #0]
	PosY = QEIReadRaw * (120.0 / 8192.0);
 8000e64:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <read_pos+0x40>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f7ff fb07 	bl	800047c <__aeabi_i2d>
 8000e6e:	f04f 0200 	mov.w	r2, #0
 8000e72:	4b09      	ldr	r3, [pc, #36]	; (8000e98 <read_pos+0x44>)
 8000e74:	f7ff fb6c 	bl	8000550 <__aeabi_dmul>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	460b      	mov	r3, r1
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	4619      	mov	r1, r3
 8000e80:	f7ff fe16 	bl	8000ab0 <__aeabi_d2f>
 8000e84:	4603      	mov	r3, r0
 8000e86:	4a05      	ldr	r2, [pc, #20]	; (8000e9c <read_pos+0x48>)
 8000e88:	6013      	str	r3, [r2, #0]
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20000500 	.word	0x20000500
 8000e94:	20000fcc 	.word	0x20000fcc
 8000e98:	3f8e0000 	.word	0x3f8e0000
 8000e9c:	20000fd0 	.word	0x20000fd0

08000ea0 <motor>:

void motor(uint32_t speed, int DIR) {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
	if (DIR == -1) {
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000eb0:	d10a      	bne.n	8000ec8 <motor+0x28>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, SET); //1
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eb8:	480c      	ldr	r0, [pc, #48]	; (8000eec <motor+0x4c>)
 8000eba:	f004 fcbd 	bl	8005838 <HAL_GPIO_WritePin>

		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <motor+0x50>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	635a      	str	r2, [r3, #52]	; 0x34

	} else if (DIR == 1) {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET); //0
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
	}
}
 8000ec6:	e00c      	b.n	8000ee2 <motor+0x42>
	} else if (DIR == 1) {
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	d109      	bne.n	8000ee2 <motor+0x42>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, RESET); //0
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ed4:	4805      	ldr	r0, [pc, #20]	; (8000eec <motor+0x4c>)
 8000ed6:	f004 fcaf 	bl	8005838 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <motor+0x50>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	687a      	ldr	r2, [r7, #4]
 8000ee0:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000ee2:	bf00      	nop
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40020000 	.word	0x40020000
 8000ef0:	2000044c 	.word	0x2000044c

08000ef4 <Init_Homing>:

void Init_Homing() {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
	static uint16_t state_homing = 0;
	switch (state_homing) {
 8000ef8:	4b31      	ldr	r3, [pc, #196]	; (8000fc0 <Init_Homing+0xcc>)
 8000efa:	881b      	ldrh	r3, [r3, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d002      	beq.n	8000f06 <Init_Homing+0x12>
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d01b      	beq.n	8000f3c <Init_Homing+0x48>
		} else {
			motor(Max_Counter_PWM * 0.18, 1);
		}
		break;
	}
}
 8000f04:	e059      	b.n	8000fba <Init_Homing+0xc6>
		if (HAL_GPIO_ReadPin(Photoelectric_sensor_3_GPIO_Port,
 8000f06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f0a:	482e      	ldr	r0, [pc, #184]	; (8000fc4 <Init_Homing+0xd0>)
 8000f0c:	f004 fc7c 	bl	8005808 <HAL_GPIO_ReadPin>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d10b      	bne.n	8000f2e <Init_Homing+0x3a>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f16:	4b2c      	ldr	r3, [pc, #176]	; (8000fc8 <Init_Homing+0xd4>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	625a      	str	r2, [r3, #36]	; 0x24
			motor(0, 1);
 8000f1e:	2101      	movs	r1, #1
 8000f20:	2000      	movs	r0, #0
 8000f22:	f7ff ffbd 	bl	8000ea0 <motor>
			state_homing = 1;
 8000f26:	4b26      	ldr	r3, [pc, #152]	; (8000fc0 <Init_Homing+0xcc>)
 8000f28:	2201      	movs	r2, #1
 8000f2a:	801a      	strh	r2, [r3, #0]
		break;
 8000f2c:	e045      	b.n	8000fba <Init_Homing+0xc6>
			motor(Max_Counter_PWM * 0.25, -1);
 8000f2e:	f04f 31ff 	mov.w	r1, #4294967295
 8000f32:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000f36:	f7ff ffb3 	bl	8000ea0 <motor>
		break;
 8000f3a:	e03e      	b.n	8000fba <Init_Homing+0xc6>
		if (HAL_GPIO_ReadPin(Photoelectric_sensor_1_GPIO_Port,
 8000f3c:	2140      	movs	r1, #64	; 0x40
 8000f3e:	4823      	ldr	r0, [pc, #140]	; (8000fcc <Init_Homing+0xd8>)
 8000f40:	f004 fc62 	bl	8005808 <HAL_GPIO_ReadPin>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d131      	bne.n	8000fae <Init_Homing+0xba>
			motor(0, 1);
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f7ff ffa7 	bl	8000ea0 <motor>
			HAL_Delay(400);
 8000f52:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000f56:	f003 fd8f 	bl	8004a78 <HAL_Delay>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f5a:	4b1b      	ldr	r3, [pc, #108]	; (8000fc8 <Init_Homing+0xd4>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	625a      	str	r2, [r3, #36]	; 0x24
			QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2);
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <Init_Homing+0xd4>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <Init_Homing+0xdc>)
 8000f6c:	601a      	str	r2, [r3, #0]
			PosY = QEIReadRaw * (120.0 / 8192.0);
 8000f6e:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <Init_Homing+0xdc>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fa82 	bl	800047c <__aeabi_i2d>
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <Init_Homing+0xe0>)
 8000f7e:	f7ff fae7 	bl	8000550 <__aeabi_dmul>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f7ff fd91 	bl	8000ab0 <__aeabi_d2f>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	4a11      	ldr	r2, [pc, #68]	; (8000fd8 <Init_Homing+0xe4>)
 8000f92:	6013      	str	r3, [r2, #0]
			y_axis_Moving_Status = 0;
 8000f94:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <Init_Homing+0xe8>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	841a      	strh	r2, [r3, #32]
			state_homing = 0;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <Init_Homing+0xcc>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	801a      	strh	r2, [r3, #0]
			EndEffector_Event(6);
 8000fa0:	2006      	movs	r0, #6
 8000fa2:	f000 fbe7 	bl	8001774 <EndEffector_Event>
			State = IDLE;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <Init_Homing+0xec>)
 8000fa8:	2202      	movs	r2, #2
 8000faa:	701a      	strb	r2, [r3, #0]
		break;
 8000fac:	e004      	b.n	8000fb8 <Init_Homing+0xc4>
			motor(Max_Counter_PWM * 0.18, 1);
 8000fae:	2101      	movs	r1, #1
 8000fb0:	f642 6014 	movw	r0, #11796	; 0x2e14
 8000fb4:	f7ff ff74 	bl	8000ea0 <motor>
		break;
 8000fb8:	bf00      	nop
}
 8000fba:	bf00      	nop
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	20000314 	.word	0x20000314
 8000fc4:	40020400 	.word	0x40020400
 8000fc8:	20000500 	.word	0x20000500
 8000fcc:	40020800 	.word	0x40020800
 8000fd0:	20000fcc 	.word	0x20000fcc
 8000fd4:	3f8e0000 	.word	0x3f8e0000
 8000fd8:	20000fd0 	.word	0x20000fd0
 8000fdc:	20000e28 	.word	0x20000e28
 8000fe0:	20000270 	.word	0x20000270

08000fe4 <Joy_Homing>:

void Joy_Homing() {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	static uint16_t state_homing = 0;
	switch (state_homing) {
 8000fe8:	4b2c      	ldr	r3, [pc, #176]	; (800109c <Joy_Homing+0xb8>)
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d002      	beq.n	8000ff6 <Joy_Homing+0x12>
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d017      	beq.n	8001024 <Joy_Homing+0x40>
		} else {
			motor(Max_Counter_PWM * 0.18, 1);
		}
		break;
	}
}
 8000ff4:	e04f      	b.n	8001096 <Joy_Homing+0xb2>
		if (HAL_GPIO_ReadPin(Photoelectric_sensor_3_GPIO_Port,
 8000ff6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ffa:	4829      	ldr	r0, [pc, #164]	; (80010a0 <Joy_Homing+0xbc>)
 8000ffc:	f004 fc04 	bl	8005808 <HAL_GPIO_ReadPin>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d107      	bne.n	8001016 <Joy_Homing+0x32>
			motor(0, 1);
 8001006:	2101      	movs	r1, #1
 8001008:	2000      	movs	r0, #0
 800100a:	f7ff ff49 	bl	8000ea0 <motor>
			state_homing = 1;
 800100e:	4b23      	ldr	r3, [pc, #140]	; (800109c <Joy_Homing+0xb8>)
 8001010:	2201      	movs	r2, #1
 8001012:	801a      	strh	r2, [r3, #0]
		break;
 8001014:	e03f      	b.n	8001096 <Joy_Homing+0xb2>
			motor(Max_Counter_PWM * 0.25, -1);
 8001016:	f04f 31ff 	mov.w	r1, #4294967295
 800101a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800101e:	f7ff ff3f 	bl	8000ea0 <motor>
		break;
 8001022:	e038      	b.n	8001096 <Joy_Homing+0xb2>
		if (HAL_GPIO_ReadPin(Photoelectric_sensor_1_GPIO_Port,
 8001024:	2140      	movs	r1, #64	; 0x40
 8001026:	481f      	ldr	r0, [pc, #124]	; (80010a4 <Joy_Homing+0xc0>)
 8001028:	f004 fbee 	bl	8005808 <HAL_GPIO_ReadPin>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d12b      	bne.n	800108a <Joy_Homing+0xa6>
			motor(0, 1);
 8001032:	2101      	movs	r1, #1
 8001034:	2000      	movs	r0, #0
 8001036:	f7ff ff33 	bl	8000ea0 <motor>
			HAL_Delay(400);
 800103a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800103e:	f003 fd1b 	bl	8004a78 <HAL_Delay>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001042:	4b19      	ldr	r3, [pc, #100]	; (80010a8 <Joy_Homing+0xc4>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	2200      	movs	r2, #0
 8001048:	625a      	str	r2, [r3, #36]	; 0x24
			QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2);
 800104a:	4b17      	ldr	r3, [pc, #92]	; (80010a8 <Joy_Homing+0xc4>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001050:	461a      	mov	r2, r3
 8001052:	4b16      	ldr	r3, [pc, #88]	; (80010ac <Joy_Homing+0xc8>)
 8001054:	601a      	str	r2, [r3, #0]
			PosY = QEIReadRaw * (120.0 / 8192.0);
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <Joy_Homing+0xc8>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fa0e 	bl	800047c <__aeabi_i2d>
 8001060:	f04f 0200 	mov.w	r2, #0
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <Joy_Homing+0xcc>)
 8001066:	f7ff fa73 	bl	8000550 <__aeabi_dmul>
 800106a:	4602      	mov	r2, r0
 800106c:	460b      	mov	r3, r1
 800106e:	4610      	mov	r0, r2
 8001070:	4619      	mov	r1, r3
 8001072:	f7ff fd1d 	bl	8000ab0 <__aeabi_d2f>
 8001076:	4603      	mov	r3, r0
 8001078:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <Joy_Homing+0xd0>)
 800107a:	6013      	str	r3, [r2, #0]
			homing = 0;
 800107c:	4b0e      	ldr	r3, [pc, #56]	; (80010b8 <Joy_Homing+0xd4>)
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
			state_homing = 0;
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <Joy_Homing+0xb8>)
 8001084:	2200      	movs	r2, #0
 8001086:	801a      	strh	r2, [r3, #0]
		break;
 8001088:	e004      	b.n	8001094 <Joy_Homing+0xb0>
			motor(Max_Counter_PWM * 0.18, 1);
 800108a:	2101      	movs	r1, #1
 800108c:	f642 6014 	movw	r0, #11796	; 0x2e14
 8001090:	f7ff ff06 	bl	8000ea0 <motor>
		break;
 8001094:	bf00      	nop
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000316 	.word	0x20000316
 80010a0:	40020400 	.word	0x40020400
 80010a4:	40020800 	.word	0x40020800
 80010a8:	20000500 	.word	0x20000500
 80010ac:	20000fcc 	.word	0x20000fcc
 80010b0:	3f8e0000 	.word	0x3f8e0000
 80010b4:	20000fd0 	.word	0x20000fd0
 80010b8:	20000398 	.word	0x20000398

080010bc <modbus_1t5_Timeout>:
void ModbusErrorReply(uint8_t);
void Modbus_frame_response();

// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <modbus_1t5_Timeout+0x1c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2201      	movs	r2, #1
 80010ca:	751a      	strb	r2, [r3, #20]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	20000318 	.word	0x20000318

080010dc <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 80010e4:	4b04      	ldr	r3, [pc, #16]	; (80010f8 <modbus_3t5_Timeout+0x1c>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2201      	movs	r2, #1
 80010ea:	755a      	strb	r2, [r3, #21]
}
 80010ec:	bf00      	nop
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	20000318 	.word	0x20000318

080010fc <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8001106:	4b15      	ldr	r3, [pc, #84]	; (800115c <modbus_UART_Recived+0x60>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <modbus_UART_Recived+0x60>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8001116:	1c59      	adds	r1, r3, #1
 8001118:	b289      	uxth	r1, r1
 800111a:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 800111e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001122:	d210      	bcs.n	8001146 <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001124:	4b0d      	ldr	r3, [pc, #52]	; (800115c <modbus_UART_Recived+0x60>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68d8      	ldr	r0, [r3, #12]
 800112a:	4b0c      	ldr	r3, [pc, #48]	; (800115c <modbus_UART_Recived+0x60>)
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	4b0b      	ldr	r3, [pc, #44]	; (800115c <modbus_UART_Recived+0x60>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001136:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800113a:	4413      	add	r3, r2
 800113c:	3302      	adds	r3, #2
 800113e:	2201      	movs	r2, #1
 8001140:	4619      	mov	r1, r3
 8001142:	f008 f929 	bl	8009398 <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001146:	4b05      	ldr	r3, [pc, #20]	; (800115c <modbus_UART_Recived+0x60>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	2200      	movs	r2, #0
 8001150:	625a      	str	r2, [r3, #36]	; 0x24

}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000318 	.word	0x20000318

08001160 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800116a:	4a24      	ldr	r2, [pc, #144]	; (80011fc <Modbus_init+0x9c>)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001170:	4b22      	ldr	r3, [pc, #136]	; (80011fc <Modbus_init+0x9c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8001178:	4b20      	ldr	r3, [pc, #128]	; (80011fc <Modbus_init+0x9c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	4a20      	ldr	r2, [pc, #128]	; (8001200 <Modbus_init+0xa0>)
 8001180:	2114      	movs	r1, #20
 8001182:	4618      	mov	r0, r3
 8001184:	f007 faba 	bl	80086fc <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001188:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <Modbus_init+0x9c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	691b      	ldr	r3, [r3, #16]
 800118e:	4a1d      	ldr	r2, [pc, #116]	; (8001204 <Modbus_init+0xa4>)
 8001190:	210e      	movs	r1, #14
 8001192:	4618      	mov	r0, r3
 8001194:	f007 fab2 	bl	80086fc <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8001198:	4b18      	ldr	r3, [pc, #96]	; (80011fc <Modbus_init+0x9c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	4a1a      	ldr	r2, [pc, #104]	; (8001208 <Modbus_init+0xa8>)
 80011a0:	2103      	movs	r1, #3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f008 f850 	bl	8009248 <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80011a8:	4b14      	ldr	r3, [pc, #80]	; (80011fc <Modbus_init+0x9c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	68d8      	ldr	r0, [r3, #12]
 80011ae:	4b13      	ldr	r3, [pc, #76]	; (80011fc <Modbus_init+0x9c>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	4b12      	ldr	r3, [pc, #72]	; (80011fc <Modbus_init+0x9c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011ba:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80011be:	4413      	add	r3, r2
 80011c0:	3302      	adds	r3, #2
 80011c2:	2201      	movs	r2, #1
 80011c4:	4619      	mov	r1, r3
 80011c6:	f008 f8e7 	bl	8009398 <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80011ca:	4b0c      	ldr	r3, [pc, #48]	; (80011fc <Modbus_init+0x9c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d10c      	bne.n	80011f4 <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 80011da:	4b08      	ldr	r3, [pc, #32]	; (80011fc <Modbus_init+0x9c>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	691b      	ldr	r3, [r3, #16]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f006 fb35 	bl	8007850 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 80011e6:	4b05      	ldr	r3, [pc, #20]	; (80011fc <Modbus_init+0x9c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	691b      	ldr	r3, [r3, #16]
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f006 fd74 	bl	8007cdc <HAL_TIM_OnePulse_Start_IT>
    	}

}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000318 	.word	0x20000318
 8001200:	080010bd 	.word	0x080010bd
 8001204:	080010dd 	.word	0x080010dd
 8001208:	080010fd 	.word	0x080010fd

0800120c <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 800120c:	b480      	push	{r7}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001218:	23ff      	movs	r3, #255	; 0xff
 800121a:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 800121c:	23ff      	movs	r3, #255	; 0xff
 800121e:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001220:	e013      	b.n	800124a <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	1c5a      	adds	r2, r3, #1
 8001226:	607a      	str	r2, [r7, #4]
 8001228:	781a      	ldrb	r2, [r3, #0]
 800122a:	7bbb      	ldrb	r3, [r7, #14]
 800122c:	4053      	eors	r3, r2
 800122e:	b2db      	uxtb	r3, r3
 8001230:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001232:	4a0f      	ldr	r2, [pc, #60]	; (8001270 <CRC16+0x64>)
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4413      	add	r3, r2
 8001238:	781a      	ldrb	r2, [r3, #0]
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	4053      	eors	r3, r2
 800123e:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001240:	4a0c      	ldr	r2, [pc, #48]	; (8001274 <CRC16+0x68>)
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	4413      	add	r3, r2
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800124a:	883b      	ldrh	r3, [r7, #0]
 800124c:	1e5a      	subs	r2, r3, #1
 800124e:	803a      	strh	r2, [r7, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d1e6      	bne.n	8001222 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	021b      	lsls	r3, r3, #8
 8001258:	b21a      	sxth	r2, r3
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	b21b      	sxth	r3, r3
 800125e:	4313      	orrs	r3, r2
 8001260:	b21b      	sxth	r3, r3
 8001262:	b29b      	uxth	r3, r3
}
 8001264:	4618      	mov	r0, r3
 8001266:	3714      	adds	r7, #20
 8001268:	46bd      	mov	sp, r7
 800126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126e:	4770      	bx	lr
 8001270:	20000100 	.word	0x20000100
 8001274:	20000000 	.word	0x20000000

08001278 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0

	switch(hModbus->Mstatus)
 800127e:	4b81      	ldr	r3, [pc, #516]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	7e1b      	ldrb	r3, [r3, #24]
 8001284:	3b01      	subs	r3, #1
 8001286:	2b03      	cmp	r3, #3
 8001288:	d80a      	bhi.n	80012a0 <Modbus_Protocal_Worker+0x28>
 800128a:	a201      	add	r2, pc, #4	; (adr r2, 8001290 <Modbus_Protocal_Worker+0x18>)
 800128c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001290:	080012ab 	.word	0x080012ab
 8001294:	0800144b 	.word	0x0800144b
 8001298:	08001337 	.word	0x08001337
 800129c:	0800135d 	.word	0x0800135d
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80012a0:	4b78      	ldr	r3, [pc, #480]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	2201      	movs	r2, #1
 80012a6:	761a      	strb	r2, [r3, #24]
		break;
 80012a8:	e0e8      	b.n	800147c <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80012aa:	4b76      	ldr	r3, [pc, #472]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d002      	beq.n	80012bc <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 80012b6:	f000 f9dd 	bl	8001674 <Modbus_Emission>
 80012ba:	e01c      	b.n	80012f6 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80012bc:	4b71      	ldr	r3, [pc, #452]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	7d9b      	ldrb	r3, [r3, #22]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d017      	beq.n	80012f6 <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80012c6:	4b6f      	ldr	r3, [pc, #444]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2200      	movs	r2, #0
 80012cc:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80012ce:	4b6d      	ldr	r3, [pc, #436]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2200      	movs	r2, #0
 80012d4:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80012d6:	4b6b      	ldr	r3, [pc, #428]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	691b      	ldr	r3, [r3, #16]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b68      	ldr	r3, [pc, #416]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80012ee:	4b65      	ldr	r3, [pc, #404]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2203      	movs	r2, #3
 80012f4:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80012f6:	4b63      	ldr	r3, [pc, #396]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b20      	cmp	r3, #32
 8001304:	f040 80b3 	bne.w	800146e <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 8001308:	4b5e      	ldr	r3, [pc, #376]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2200      	movs	r2, #0
 800130e:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001312:	4b5c      	ldr	r3, [pc, #368]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68d8      	ldr	r0, [r3, #12]
 8001318:	4b5a      	ldr	r3, [pc, #360]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b59      	ldr	r3, [pc, #356]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001324:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001328:	4413      	add	r3, r2
 800132a:	3302      	adds	r3, #2
 800132c:	2201      	movs	r2, #1
 800132e:	4619      	mov	r1, r3
 8001330:	f008 f832 	bl	8009398 <HAL_UART_Receive_IT>

		}
		break;
 8001334:	e09b      	b.n	800146e <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 8001336:	4b53      	ldr	r3, [pc, #332]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	7d1b      	ldrb	r3, [r3, #20]
 800133c:	2b00      	cmp	r3, #0
 800133e:	f000 8098 	beq.w	8001472 <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 8001342:	4b50      	ldr	r3, [pc, #320]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2200      	movs	r2, #0
 8001348:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 800134a:	4b4e      	ldr	r3, [pc, #312]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	22fe      	movs	r2, #254	; 0xfe
 8001350:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001352:	4b4c      	ldr	r3, [pc, #304]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2204      	movs	r2, #4
 8001358:	761a      	strb	r2, [r3, #24]
		}
		break;
 800135a:	e08a      	b.n	8001472 <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 800135c:	4b49      	ldr	r3, [pc, #292]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	7d9b      	ldrb	r3, [r3, #22]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d009      	beq.n	800137a <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 8001366:	4b47      	ldr	r3, [pc, #284]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d103      	bne.n	800137a <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001372:	4b44      	ldr	r3, [pc, #272]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	22ff      	movs	r2, #255	; 0xff
 8001378:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800137a:	4b42      	ldr	r3, [pc, #264]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001382:	f113 0f02 	cmn.w	r3, #2
 8001386:	d150      	bne.n	800142a <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001388:	4b3e      	ldr	r3, [pc, #248]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2200      	movs	r2, #0
 800138e:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001390:	4b3c      	ldr	r3, [pc, #240]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001398:	4b3a      	ldr	r3, [pc, #232]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80013a0:	3b02      	subs	r3, #2
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f7ff ff31 	bl	800120c <CRC16>
 80013aa:	4603      	mov	r3, r0
 80013ac:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80013ae:	793a      	ldrb	r2, [r7, #4]
 80013b0:	4b34      	ldr	r3, [pc, #208]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013b2:	6819      	ldr	r1, [r3, #0]
 80013b4:	4b33      	ldr	r3, [pc, #204]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80013bc:	3b02      	subs	r3, #2
 80013be:	440b      	add	r3, r1
 80013c0:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80013c4:	429a      	cmp	r2, r3
 80013c6:	d10c      	bne.n	80013e2 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80013c8:	797a      	ldrb	r2, [r7, #5]
 80013ca:	4b2e      	ldr	r3, [pc, #184]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013cc:	6819      	ldr	r1, [r3, #0]
 80013ce:	4b2d      	ldr	r3, [pc, #180]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80013d6:	3b01      	subs	r3, #1
 80013d8:	440b      	add	r3, r1
 80013da:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d004      	beq.n	80013ec <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80013e2:	4b28      	ldr	r3, [pc, #160]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	22ff      	movs	r2, #255	; 0xff
 80013e8:	75da      	strb	r2, [r3, #23]
				break;
 80013ea:	e047      	b.n	800147c <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80013ec:	4b25      	ldr	r3, [pc, #148]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80013f4:	4b23      	ldr	r3, [pc, #140]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	429a      	cmp	r2, r3
 80013fc:	d113      	bne.n	8001426 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80013fe:	4b21      	ldr	r3, [pc, #132]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 800140e:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001410:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001418:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800141a:	461a      	mov	r2, r3
 800141c:	f009 f97e 	bl	800a71c <memcpy>

			//execute command
			Modbus_frame_response();
 8001420:	f000 f910 	bl	8001644 <Modbus_frame_response>
 8001424:	e001      	b.n	800142a <Modbus_Protocal_Worker+0x1b2>
				break;
 8001426:	bf00      	nop
					}
		break;


	}
}
 8001428:	e028      	b.n	800147c <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 800142a:	4b16      	ldr	r3, [pc, #88]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	7d5b      	ldrb	r3, [r3, #21]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d020      	beq.n	8001476 <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 8001434:	4b13      	ldr	r3, [pc, #76]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2201      	movs	r2, #1
 800143a:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	4618      	mov	r0, r3
 8001444:	f008 f856 	bl	80094f4 <HAL_UART_AbortReceive>
		break;
 8001448:	e015      	b.n	8001476 <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001454:	b2db      	uxtb	r3, r3
 8001456:	2b20      	cmp	r3, #32
 8001458:	d10f      	bne.n	800147a <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 800145a:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 8001464:	4b07      	ldr	r3, [pc, #28]	; (8001484 <Modbus_Protocal_Worker+0x20c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2201      	movs	r2, #1
 800146a:	761a      	strb	r2, [r3, #24]
		break;
 800146c:	e005      	b.n	800147a <Modbus_Protocal_Worker+0x202>
		break;
 800146e:	bf00      	nop
 8001470:	e004      	b.n	800147c <Modbus_Protocal_Worker+0x204>
		break;
 8001472:	bf00      	nop
 8001474:	e002      	b.n	800147c <Modbus_Protocal_Worker+0x204>
		break;
 8001476:	bf00      	nop
 8001478:	e000      	b.n	800147c <Modbus_Protocal_Worker+0x204>
		break;
 800147a:	bf00      	nop
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	20000318 	.word	0x20000318

08001488 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <modbusWrite1Register+0x80>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	7e9b      	ldrb	r3, [r3, #26]
 8001494:	b29b      	uxth	r3, r3
 8001496:	021b      	lsls	r3, r3, #8
 8001498:	b29a      	uxth	r2, r3
 800149a:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <modbusWrite1Register+0x80>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	7edb      	ldrb	r3, [r3, #27]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	4413      	add	r3, r2
 80014a4:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80014a6:	88fa      	ldrh	r2, [r7, #6]
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <modbusWrite1Register+0x80>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d903      	bls.n	80014ba <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80014b2:	2002      	movs	r0, #2
 80014b4:	f000 f8a4 	bl	8001600 <ModbusErrorReply>
			 return;
 80014b8:	e023      	b.n	8001502 <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <modbusWrite1Register+0x80>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4b12      	ldr	r3, [pc, #72]	; (8001508 <modbusWrite1Register+0x80>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6859      	ldr	r1, [r3, #4]
 80014c4:	88fb      	ldrh	r3, [r7, #6]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	440b      	add	r3, r1
 80014ca:	7f12      	ldrb	r2, [r2, #28]
 80014cc:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <modbusWrite1Register+0x80>)
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <modbusWrite1Register+0x80>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6859      	ldr	r1, [r3, #4]
 80014d8:	88fb      	ldrh	r3, [r7, #6]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	440b      	add	r3, r1
 80014de:	7f52      	ldrb	r2, [r2, #29]
 80014e0:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <modbusWrite1Register+0x80>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80014ea:	4b07      	ldr	r3, [pc, #28]	; (8001508 <modbusWrite1Register+0x80>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80014f0:	2208      	movs	r2, #8
 80014f2:	4619      	mov	r1, r3
 80014f4:	f009 f912 	bl	800a71c <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80014f8:	4b03      	ldr	r3, [pc, #12]	; (8001508 <modbusWrite1Register+0x80>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2205      	movs	r2, #5
 80014fe:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000318 	.word	0x20000318

0800150c <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001512:	4b3a      	ldr	r3, [pc, #232]	; (80015fc <modbusRead1Register+0xf0>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	7f1b      	ldrb	r3, [r3, #28]
 8001518:	b29b      	uxth	r3, r3
 800151a:	021b      	lsls	r3, r3, #8
 800151c:	b29a      	uxth	r2, r3
 800151e:	4b37      	ldr	r3, [pc, #220]	; (80015fc <modbusRead1Register+0xf0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	7f5b      	ldrb	r3, [r3, #29]
 8001524:	b29b      	uxth	r3, r3
 8001526:	4413      	add	r3, r2
 8001528:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800152a:	4b34      	ldr	r3, [pc, #208]	; (80015fc <modbusRead1Register+0xf0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	7e9b      	ldrb	r3, [r3, #26]
 8001530:	b29b      	uxth	r3, r3
 8001532:	021b      	lsls	r3, r3, #8
 8001534:	b29a      	uxth	r2, r3
 8001536:	4b31      	ldr	r3, [pc, #196]	; (80015fc <modbusRead1Register+0xf0>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	7edb      	ldrb	r3, [r3, #27]
 800153c:	b29b      	uxth	r3, r3
 800153e:	4413      	add	r3, r2
 8001540:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 8001542:	88fb      	ldrh	r3, [r7, #6]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d002      	beq.n	800154e <modbusRead1Register+0x42>
 8001548:	88fb      	ldrh	r3, [r7, #6]
 800154a:	2b7d      	cmp	r3, #125	; 0x7d
 800154c:	d903      	bls.n	8001556 <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800154e:	2003      	movs	r0, #3
 8001550:	f000 f856 	bl	8001600 <ModbusErrorReply>
		 return;
 8001554:	e04e      	b.n	80015f4 <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001556:	88ba      	ldrh	r2, [r7, #4]
 8001558:	4b28      	ldr	r3, [pc, #160]	; (80015fc <modbusRead1Register+0xf0>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	429a      	cmp	r2, r3
 8001560:	d808      	bhi.n	8001574 <modbusRead1Register+0x68>
 8001562:	88ba      	ldrh	r2, [r7, #4]
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	4413      	add	r3, r2
 8001568:	461a      	mov	r2, r3
 800156a:	4b24      	ldr	r3, [pc, #144]	; (80015fc <modbusRead1Register+0xf0>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	429a      	cmp	r2, r3
 8001572:	d903      	bls.n	800157c <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001574:	2002      	movs	r0, #2
 8001576:	f000 f843 	bl	8001600 <ModbusErrorReply>
		 return;
 800157a:	e03b      	b.n	80015f4 <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 800157c:	4b1f      	ldr	r3, [pc, #124]	; (80015fc <modbusRead1Register+0xf0>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	2203      	movs	r2, #3
 8001582:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4b1c      	ldr	r3, [pc, #112]	; (80015fc <modbusRead1Register+0xf0>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	0052      	lsls	r2, r2, #1
 8001590:	b2d2      	uxtb	r2, r2
 8001592:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 8001596:	2400      	movs	r4, #0
 8001598:	e020      	b.n	80015dc <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 800159a:	4b18      	ldr	r3, [pc, #96]	; (80015fc <modbusRead1Register+0xf0>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	88bb      	ldrh	r3, [r7, #4]
 80015a2:	4423      	add	r3, r4
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	18d1      	adds	r1, r2, r3
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <modbusRead1Register+0xf0>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	1c63      	adds	r3, r4, #1
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	7849      	ldrb	r1, [r1, #1]
 80015b2:	4413      	add	r3, r2
 80015b4:	460a      	mov	r2, r1
 80015b6:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <modbusRead1Register+0xf0>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	88bb      	ldrh	r3, [r7, #4]
 80015c2:	4423      	add	r3, r4
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	18d1      	adds	r1, r2, r3
 80015c8:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <modbusRead1Register+0xf0>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	0063      	lsls	r3, r4, #1
 80015ce:	3303      	adds	r3, #3
 80015d0:	7809      	ldrb	r1, [r1, #0]
 80015d2:	4413      	add	r3, r2
 80015d4:	460a      	mov	r2, r1
 80015d6:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80015da:	3401      	adds	r4, #1
 80015dc:	88fb      	ldrh	r3, [r7, #6]
 80015de:	429c      	cmp	r4, r3
 80015e0:	dbdb      	blt.n	800159a <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80015e2:	88fb      	ldrh	r3, [r7, #6]
 80015e4:	3301      	adds	r3, #1
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	4b04      	ldr	r3, [pc, #16]	; (80015fc <modbusRead1Register+0xf0>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	0052      	lsls	r2, r2, #1
 80015ee:	b2d2      	uxtb	r2, r2
 80015f0:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80015f4:	370c      	adds	r7, #12
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd90      	pop	{r4, r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000318 	.word	0x20000318

08001600 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 800160a:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <ModbusErrorReply+0x40>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	7e5a      	ldrb	r2, [r3, #25]
 8001610:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <ModbusErrorReply+0x40>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001618:	b2d2      	uxtb	r2, r2
 800161a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 800161e:	4b08      	ldr	r3, [pc, #32]	; (8001640 <ModbusErrorReply+0x40>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	79fa      	ldrb	r2, [r7, #7]
 8001624:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001628:	4b05      	ldr	r3, [pc, #20]	; (8001640 <ModbusErrorReply+0x40>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2202      	movs	r2, #2
 800162e:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	20000318 	.word	0x20000318

08001644 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <Modbus_frame_response+0x2c>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	7e5b      	ldrb	r3, [r3, #25]
 800164e:	2b03      	cmp	r3, #3
 8001650:	d004      	beq.n	800165c <Modbus_frame_response+0x18>
 8001652:	2b06      	cmp	r3, #6
 8001654:	d105      	bne.n	8001662 <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001656:	f7ff ff17 	bl	8001488 <modbusWrite1Register>
		break;
 800165a:	e006      	b.n	800166a <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 800165c:	f7ff ff56 	bl	800150c <modbusRead1Register>
		break;
 8001660:	e003      	b.n	800166a <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 8001662:	2001      	movs	r0, #1
 8001664:	f7ff ffcc 	bl	8001600 <ModbusErrorReply>
		break;
 8001668:	bf00      	nop

	}
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000318 	.word	0x20000318

08001674 <Modbus_Emission>:

void Modbus_Emission()
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800167a:	4b3d      	ldr	r3, [pc, #244]	; (8001770 <Modbus_Emission+0xfc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b20      	cmp	r3, #32
 8001688:	d15e      	bne.n	8001748 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 800168a:	4b39      	ldr	r3, [pc, #228]	; (8001770 <Modbus_Emission+0xfc>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	4b38      	ldr	r3, [pc, #224]	; (8001770 <Modbus_Emission+0xfc>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	7812      	ldrb	r2, [r2, #0]
 8001694:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001698:	4b35      	ldr	r3, [pc, #212]	; (8001770 <Modbus_Emission+0xfc>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 80016a0:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 80016a2:	4b33      	ldr	r3, [pc, #204]	; (8001770 <Modbus_Emission+0xfc>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 80016aa:	4b31      	ldr	r3, [pc, #196]	; (8001770 <Modbus_Emission+0xfc>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 80016b2:	461a      	mov	r2, r3
 80016b4:	f009 f832 	bl	800a71c <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80016b8:	4b2d      	ldr	r3, [pc, #180]	; (8001770 <Modbus_Emission+0xfc>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80016c0:	b29a      	uxth	r2, r3
 80016c2:	4b2b      	ldr	r3, [pc, #172]	; (8001770 <Modbus_Emission+0xfc>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	3203      	adds	r2, #3
 80016c8:	b292      	uxth	r2, r2
 80016ca:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80016ce:	4b28      	ldr	r3, [pc, #160]	; (8001770 <Modbus_Emission+0xfc>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80016d6:	4b26      	ldr	r3, [pc, #152]	; (8001770 <Modbus_Emission+0xfc>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80016de:	3b02      	subs	r3, #2
 80016e0:	4619      	mov	r1, r3
 80016e2:	4610      	mov	r0, r2
 80016e4:	f7ff fd92 	bl	800120c <CRC16>
 80016e8:	4603      	mov	r3, r0
 80016ea:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80016ec:	4b20      	ldr	r3, [pc, #128]	; (8001770 <Modbus_Emission+0xfc>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b1f      	ldr	r3, [pc, #124]	; (8001770 <Modbus_Emission+0xfc>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80016f8:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80016fa:	7939      	ldrb	r1, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	460a      	mov	r2, r1
 8001700:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001704:	4b1a      	ldr	r3, [pc, #104]	; (8001770 <Modbus_Emission+0xfc>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4b19      	ldr	r3, [pc, #100]	; (8001770 <Modbus_Emission+0xfc>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001710:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001712:	7979      	ldrb	r1, [r7, #5]
 8001714:	4413      	add	r3, r2
 8001716:	460a      	mov	r2, r1
 8001718:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <Modbus_Emission+0xfc>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b20      	cmp	r3, #32
 800172a:	d10d      	bne.n	8001748 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 800172c:	4b10      	ldr	r3, [pc, #64]	; (8001770 <Modbus_Emission+0xfc>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <Modbus_Emission+0xfc>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 800173a:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <Modbus_Emission+0xfc>)
 800173c:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 800173e:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001742:	461a      	mov	r2, r3
 8001744:	f007 fe58 	bl	80093f8 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001748:	4b09      	ldr	r3, [pc, #36]	; (8001770 <Modbus_Emission+0xfc>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2200      	movs	r2, #0
 800174e:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001750:	4b07      	ldr	r3, [pc, #28]	; (8001770 <Modbus_Emission+0xfc>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2200      	movs	r2, #0
 8001756:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001758:	4b05      	ldr	r3, [pc, #20]	; (8001770 <Modbus_Emission+0xfc>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2200      	movs	r2, #0
 800175e:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001760:	4b03      	ldr	r3, [pc, #12]	; (8001770 <Modbus_Emission+0xfc>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2202      	movs	r2, #2
 8001766:	761a      	strb	r2, [r3, #24]
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000318 	.word	0x20000318

08001774 <EndEffector_Event>:
	Read,
} EndEffector_State;

int Count_Time = 0;

void EndEffector_Event(char EndEffector_State) {
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af02      	add	r7, sp, #8
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
	if (hi2c2.State == HAL_I2C_STATE_READY) {
 800177e:	4b7d      	ldr	r3, [pc, #500]	; (8001974 <EndEffector_Event+0x200>)
 8001780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b20      	cmp	r3, #32
 8001788:	f040 80e8 	bne.w	800195c <EndEffector_Event+0x1e8>
		switch (EndEffector_State) {
 800178c:	79fb      	ldrb	r3, [r7, #7]
 800178e:	2b0c      	cmp	r3, #12
 8001790:	f200 80eb 	bhi.w	800196a <EndEffector_Event+0x1f6>
 8001794:	a201      	add	r2, pc, #4	; (adr r2, 800179c <EndEffector_Event+0x28>)
 8001796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800179a:	bf00      	nop
 800179c:	08001961 	.word	0x08001961
 80017a0:	080017d1 	.word	0x080017d1
 80017a4:	080017e7 	.word	0x080017e7
 80017a8:	080017fd 	.word	0x080017fd
 80017ac:	08001813 	.word	0x08001813
 80017b0:	08001829 	.word	0x08001829
 80017b4:	0800183f 	.word	0x0800183f
 80017b8:	08001855 	.word	0x08001855
 80017bc:	0800186b 	.word	0x0800186b
 80017c0:	08001881 	.word	0x08001881
 80017c4:	080018db 	.word	0x080018db
 80017c8:	080018f1 	.word	0x080018f1
 80017cc:	0800194b 	.word	0x0800194b
		case Init:

			break;

		case Test_Start:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Test_Start_data,
 80017d0:	2364      	movs	r3, #100	; 0x64
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2302      	movs	r3, #2
 80017d6:	4a68      	ldr	r2, [pc, #416]	; (8001978 <EndEffector_Event+0x204>)
 80017d8:	212a      	movs	r1, #42	; 0x2a
 80017da:	4866      	ldr	r0, [pc, #408]	; (8001974 <EndEffector_Event+0x200>)
 80017dc:	f004 f9a2 	bl	8005b24 <HAL_I2C_Master_Transmit>
					2, 100);
			EndEffector_State = Init;
 80017e0:	2300      	movs	r3, #0
 80017e2:	71fb      	strb	r3, [r7, #7]
			break;
 80017e4:	e0c1      	b.n	800196a <EndEffector_Event+0x1f6>

		case Test_Stop:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Test_Stop_data, 2,
 80017e6:	2364      	movs	r3, #100	; 0x64
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2302      	movs	r3, #2
 80017ec:	4a63      	ldr	r2, [pc, #396]	; (800197c <EndEffector_Event+0x208>)
 80017ee:	212a      	movs	r1, #42	; 0x2a
 80017f0:	4860      	ldr	r0, [pc, #384]	; (8001974 <EndEffector_Event+0x200>)
 80017f2:	f004 f997 	bl	8005b24 <HAL_I2C_Master_Transmit>
					100);
			EndEffector_State = Init;
 80017f6:	2300      	movs	r3, #0
 80017f8:	71fb      	strb	r3, [r7, #7]
			break;
 80017fa:	e0b6      	b.n	800196a <EndEffector_Event+0x1f6>

		case Reset:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Reset_data, 4,
 80017fc:	2364      	movs	r3, #100	; 0x64
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	2304      	movs	r3, #4
 8001802:	4a5f      	ldr	r2, [pc, #380]	; (8001980 <EndEffector_Event+0x20c>)
 8001804:	212a      	movs	r1, #42	; 0x2a
 8001806:	485b      	ldr	r0, [pc, #364]	; (8001974 <EndEffector_Event+0x200>)
 8001808:	f004 f98c 	bl	8005b24 <HAL_I2C_Master_Transmit>
					100);
			EndEffector_State = Init;
 800180c:	2300      	movs	r3, #0
 800180e:	71fb      	strb	r3, [r7, #7]
			break;
 8001810:	e0ab      	b.n	800196a <EndEffector_Event+0x1f6>
		case In_Emergency:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, In_Emergency_data,
 8001812:	2364      	movs	r3, #100	; 0x64
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	2301      	movs	r3, #1
 8001818:	4a5a      	ldr	r2, [pc, #360]	; (8001984 <EndEffector_Event+0x210>)
 800181a:	212a      	movs	r1, #42	; 0x2a
 800181c:	4855      	ldr	r0, [pc, #340]	; (8001974 <EndEffector_Event+0x200>)
 800181e:	f004 f981 	bl	8005b24 <HAL_I2C_Master_Transmit>
					1, 100);
			EndEffector_State = Init;
 8001822:	2300      	movs	r3, #0
 8001824:	71fb      	strb	r3, [r7, #7]
			break;
 8001826:	e0a0      	b.n	800196a <EndEffector_Event+0x1f6>
		case Out_Emergency:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1,
 8001828:	2364      	movs	r3, #100	; 0x64
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	2304      	movs	r3, #4
 800182e:	4a56      	ldr	r2, [pc, #344]	; (8001988 <EndEffector_Event+0x214>)
 8001830:	212a      	movs	r1, #42	; 0x2a
 8001832:	4850      	ldr	r0, [pc, #320]	; (8001974 <EndEffector_Event+0x200>)
 8001834:	f004 f976 	bl	8005b24 <HAL_I2C_Master_Transmit>
					Out_Emergency_data, 4, 100);
			EndEffector_State = Init;
 8001838:	2300      	movs	r3, #0
 800183a:	71fb      	strb	r3, [r7, #7]
			break;
 800183c:	e095      	b.n	800196a <EndEffector_Event+0x1f6>
		case Run_Mode:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Run_Mode_data, 2,
 800183e:	2364      	movs	r3, #100	; 0x64
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	2302      	movs	r3, #2
 8001844:	4a51      	ldr	r2, [pc, #324]	; (800198c <EndEffector_Event+0x218>)
 8001846:	212a      	movs	r1, #42	; 0x2a
 8001848:	484a      	ldr	r0, [pc, #296]	; (8001974 <EndEffector_Event+0x200>)
 800184a:	f004 f96b 	bl	8005b24 <HAL_I2C_Master_Transmit>
					100);
			EndEffector_State = Init;
 800184e:	2300      	movs	r3, #0
 8001850:	71fb      	strb	r3, [r7, #7]
			break;
 8001852:	e08a      	b.n	800196a <EndEffector_Event+0x1f6>
		case Close_Run_Mode:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1,
 8001854:	2364      	movs	r3, #100	; 0x64
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2302      	movs	r3, #2
 800185a:	4a4d      	ldr	r2, [pc, #308]	; (8001990 <EndEffector_Event+0x21c>)
 800185c:	212a      	movs	r1, #42	; 0x2a
 800185e:	4845      	ldr	r0, [pc, #276]	; (8001974 <EndEffector_Event+0x200>)
 8001860:	f004 f960 	bl	8005b24 <HAL_I2C_Master_Transmit>
					Close_Run_Mode_data, 2, 100);
			EndEffector_State = Init;
 8001864:	2300      	movs	r3, #0
 8001866:	71fb      	strb	r3, [r7, #7]
			break;
 8001868:	e07f      	b.n	800196a <EndEffector_Event+0x1f6>

		case Pick:
			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Pick_data, 2,
 800186a:	2364      	movs	r3, #100	; 0x64
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	2302      	movs	r3, #2
 8001870:	4a48      	ldr	r2, [pc, #288]	; (8001994 <EndEffector_Event+0x220>)
 8001872:	212a      	movs	r1, #42	; 0x2a
 8001874:	483f      	ldr	r0, [pc, #252]	; (8001974 <EndEffector_Event+0x200>)
 8001876:	f004 f955 	bl	8005b24 <HAL_I2C_Master_Transmit>
					100);
			EndEffector_State = Pick_Check;
 800187a:	2309      	movs	r3, #9
 800187c:	71fb      	strb	r3, [r7, #7]
			break;
 800187e:	e074      	b.n	800196a <EndEffector_Event+0x1f6>

		case Pick_Check:
			if (Count_Time == 0) {
 8001880:	4b45      	ldr	r3, [pc, #276]	; (8001998 <EndEffector_Event+0x224>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d108      	bne.n	800189a <EndEffector_Event+0x126>
				timestamp_End = HAL_GetTick() + 200;
 8001888:	f003 f8ea 	bl	8004a60 <HAL_GetTick>
 800188c:	4603      	mov	r3, r0
 800188e:	33c8      	adds	r3, #200	; 0xc8
 8001890:	4a42      	ldr	r2, [pc, #264]	; (800199c <EndEffector_Event+0x228>)
 8001892:	6013      	str	r3, [r2, #0]
				Count_Time = 1;
 8001894:	4b40      	ldr	r3, [pc, #256]	; (8001998 <EndEffector_Event+0x224>)
 8001896:	2201      	movs	r2, #1
 8001898:	601a      	str	r2, [r3, #0]
			}
			if (Count_Time == 1) {
 800189a:	4b3f      	ldr	r3, [pc, #252]	; (8001998 <EndEffector_Event+0x224>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d160      	bne.n	8001964 <EndEffector_Event+0x1f0>
				if (Read_data[0] == 0b0111) {
 80018a2:	4b3f      	ldr	r3, [pc, #252]	; (80019a0 <EndEffector_Event+0x22c>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b07      	cmp	r3, #7
 80018a8:	d104      	bne.n	80018b4 <EndEffector_Event+0x140>
//					Read_data[0] = 0;
					EndEffector_State = Init;
 80018aa:	2300      	movs	r3, #0
 80018ac:	71fb      	strb	r3, [r7, #7]
					Count_Time = 0;
 80018ae:	4b3a      	ldr	r3, [pc, #232]	; (8001998 <EndEffector_Event+0x224>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]

				}
				if (HAL_GetTick() >= timestamp_End) {
 80018b4:	f003 f8d4 	bl	8004a60 <HAL_GetTick>
 80018b8:	4602      	mov	r2, r0
 80018ba:	4b38      	ldr	r3, [pc, #224]	; (800199c <EndEffector_Event+0x228>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d350      	bcc.n	8001964 <EndEffector_Event+0x1f0>
					HAL_I2C_Master_Receive(&hi2c2, End_Address << 1, Read_data,
 80018c2:	2364      	movs	r3, #100	; 0x64
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2301      	movs	r3, #1
 80018c8:	4a35      	ldr	r2, [pc, #212]	; (80019a0 <EndEffector_Event+0x22c>)
 80018ca:	212a      	movs	r1, #42	; 0x2a
 80018cc:	4829      	ldr	r0, [pc, #164]	; (8001974 <EndEffector_Event+0x200>)
 80018ce:	f004 fa27 	bl	8005d20 <HAL_I2C_Master_Receive>
							1, 100);
					Count_Time = 0;
 80018d2:	4b31      	ldr	r3, [pc, #196]	; (8001998 <EndEffector_Event+0x224>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
				}
			}
			break;
 80018d8:	e044      	b.n	8001964 <EndEffector_Event+0x1f0>
		case Place:

			HAL_I2C_Master_Transmit(&hi2c2, End_Address << 1, Place_data, 2,
 80018da:	2364      	movs	r3, #100	; 0x64
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	2302      	movs	r3, #2
 80018e0:	4a30      	ldr	r2, [pc, #192]	; (80019a4 <EndEffector_Event+0x230>)
 80018e2:	212a      	movs	r1, #42	; 0x2a
 80018e4:	4823      	ldr	r0, [pc, #140]	; (8001974 <EndEffector_Event+0x200>)
 80018e6:	f004 f91d 	bl	8005b24 <HAL_I2C_Master_Transmit>
					100);
			EndEffector_State = Place_Check;
 80018ea:	230b      	movs	r3, #11
 80018ec:	71fb      	strb	r3, [r7, #7]
			break;
 80018ee:	e03c      	b.n	800196a <EndEffector_Event+0x1f6>

		case Place_Check:
			if (Count_Time == 0) {
 80018f0:	4b29      	ldr	r3, [pc, #164]	; (8001998 <EndEffector_Event+0x224>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d108      	bne.n	800190a <EndEffector_Event+0x196>
				timestamp_End = HAL_GetTick() + 200;
 80018f8:	f003 f8b2 	bl	8004a60 <HAL_GetTick>
 80018fc:	4603      	mov	r3, r0
 80018fe:	33c8      	adds	r3, #200	; 0xc8
 8001900:	4a26      	ldr	r2, [pc, #152]	; (800199c <EndEffector_Event+0x228>)
 8001902:	6013      	str	r3, [r2, #0]
				Count_Time = 1;
 8001904:	4b24      	ldr	r3, [pc, #144]	; (8001998 <EndEffector_Event+0x224>)
 8001906:	2201      	movs	r2, #1
 8001908:	601a      	str	r2, [r3, #0]
			}
			if (Count_Time == 1) {
 800190a:	4b23      	ldr	r3, [pc, #140]	; (8001998 <EndEffector_Event+0x224>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d12a      	bne.n	8001968 <EndEffector_Event+0x1f4>
				if (Read_data[0] == 0b0100) {
 8001912:	4b23      	ldr	r3, [pc, #140]	; (80019a0 <EndEffector_Event+0x22c>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	2b04      	cmp	r3, #4
 8001918:	d104      	bne.n	8001924 <EndEffector_Event+0x1b0>
//					Read_data[0] = 0;
					EndEffector_State = Init;
 800191a:	2300      	movs	r3, #0
 800191c:	71fb      	strb	r3, [r7, #7]
					Count_Time = 0;
 800191e:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <EndEffector_Event+0x224>)
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]

				}
				if (HAL_GetTick() >= timestamp_End) {
 8001924:	f003 f89c 	bl	8004a60 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	4b1c      	ldr	r3, [pc, #112]	; (800199c <EndEffector_Event+0x228>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	429a      	cmp	r2, r3
 8001930:	d31a      	bcc.n	8001968 <EndEffector_Event+0x1f4>
					HAL_I2C_Master_Receive(&hi2c2, End_Address << 1, Read_data,
 8001932:	2364      	movs	r3, #100	; 0x64
 8001934:	9300      	str	r3, [sp, #0]
 8001936:	2301      	movs	r3, #1
 8001938:	4a19      	ldr	r2, [pc, #100]	; (80019a0 <EndEffector_Event+0x22c>)
 800193a:	212a      	movs	r1, #42	; 0x2a
 800193c:	480d      	ldr	r0, [pc, #52]	; (8001974 <EndEffector_Event+0x200>)
 800193e:	f004 f9ef 	bl	8005d20 <HAL_I2C_Master_Receive>
							1, 100);
					Count_Time = 0;
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <EndEffector_Event+0x224>)
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
				}
			}
			break;
 8001948:	e00e      	b.n	8001968 <EndEffector_Event+0x1f4>
		case Read:
			HAL_I2C_Master_Receive(&hi2c2, End_Address << 1, Read_data, 1, 100);
 800194a:	2364      	movs	r3, #100	; 0x64
 800194c:	9300      	str	r3, [sp, #0]
 800194e:	2301      	movs	r3, #1
 8001950:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <EndEffector_Event+0x22c>)
 8001952:	212a      	movs	r1, #42	; 0x2a
 8001954:	4807      	ldr	r0, [pc, #28]	; (8001974 <EndEffector_Event+0x200>)
 8001956:	f004 f9e3 	bl	8005d20 <HAL_I2C_Master_Receive>
			break;
 800195a:	e006      	b.n	800196a <EndEffector_Event+0x1f6>
		}

	}
 800195c:	bf00      	nop
 800195e:	e004      	b.n	800196a <EndEffector_Event+0x1f6>
			break;
 8001960:	bf00      	nop
 8001962:	e002      	b.n	800196a <EndEffector_Event+0x1f6>
			break;
 8001964:	bf00      	nop
 8001966:	e000      	b.n	800196a <EndEffector_Event+0x1f6>
			break;
 8001968:	bf00      	nop
}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200003a0 	.word	0x200003a0
 8001978:	20000200 	.word	0x20000200
 800197c:	20000204 	.word	0x20000204
 8001980:	20000208 	.word	0x20000208
 8001984:	2000020c 	.word	0x2000020c
 8001988:	20000210 	.word	0x20000210
 800198c:	20000214 	.word	0x20000214
 8001990:	20000218 	.word	0x20000218
 8001994:	2000021c 	.word	0x2000021c
 8001998:	20000324 	.word	0x20000324
 800199c:	20000320 	.word	0x20000320
 80019a0:	2000031c 	.word	0x2000031c
 80019a4:	20000220 	.word	0x20000220

080019a8 <JoyStickControl>:

int homing = 0;

uint32_t time_joy_offset = 0;

void JoyStickControl() {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af02      	add	r7, sp, #8

	read_pos();
 80019ae:	f7ff fa51 	bl	8000e54 <read_pos>
	HAL_GPIO_WritePin(JoyStick_SS_PIN_GPIO_Port, JoyStick_SS_PIN_Pin, 0);
 80019b2:	2200      	movs	r2, #0
 80019b4:	2104      	movs	r1, #4
 80019b6:	48ac      	ldr	r0, [pc, #688]	; (8001c68 <JoyStickControl+0x2c0>)
 80019b8:	f003 ff3e 	bl	8005838 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi3, TX, RX, 10, 30);
 80019bc:	231e      	movs	r3, #30
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	230a      	movs	r3, #10
 80019c2:	4aaa      	ldr	r2, [pc, #680]	; (8001c6c <JoyStickControl+0x2c4>)
 80019c4:	49aa      	ldr	r1, [pc, #680]	; (8001c70 <JoyStickControl+0x2c8>)
 80019c6:	48ab      	ldr	r0, [pc, #684]	; (8001c74 <JoyStickControl+0x2cc>)
 80019c8:	f005 fc1f 	bl	800720a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(JoyStick_SS_PIN_GPIO_Port, JoyStick_SS_PIN_Pin, 1);
 80019cc:	2201      	movs	r2, #1
 80019ce:	2104      	movs	r1, #4
 80019d0:	48a5      	ldr	r0, [pc, #660]	; (8001c68 <JoyStickControl+0x2c0>)
 80019d2:	f003 ff31 	bl	8005838 <HAL_GPIO_WritePin>
	// O 0xdf   0x7f

//	static uint32_t timestamp_joy = 0;

	if (RX[4] == 0xfe && RX_last == 0xff) { //Select Speed Button
 80019d6:	4ba5      	ldr	r3, [pc, #660]	; (8001c6c <JoyStickControl+0x2c4>)
 80019d8:	791b      	ldrb	r3, [r3, #4]
 80019da:	2bfe      	cmp	r3, #254	; 0xfe
 80019dc:	d114      	bne.n	8001a08 <JoyStickControl+0x60>
 80019de:	4ba6      	ldr	r3, [pc, #664]	; (8001c78 <JoyStickControl+0x2d0>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2bff      	cmp	r3, #255	; 0xff
 80019e4:	d110      	bne.n	8001a08 <JoyStickControl+0x60>
		if (state_motor == 1) {
 80019e6:	4ba5      	ldr	r3, [pc, #660]	; (8001c7c <JoyStickControl+0x2d4>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d103      	bne.n	80019f6 <JoyStickControl+0x4e>
			state_motor = 0;
 80019ee:	4ba3      	ldr	r3, [pc, #652]	; (8001c7c <JoyStickControl+0x2d4>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
		if (state_motor == 1) {
 80019f4:	e0ea      	b.n	8001bcc <JoyStickControl+0x224>
		} else if (state_motor == 0) {
 80019f6:	4ba1      	ldr	r3, [pc, #644]	; (8001c7c <JoyStickControl+0x2d4>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	f040 80e6 	bne.w	8001bcc <JoyStickControl+0x224>
			state_motor = 1;
 8001a00:	4b9e      	ldr	r3, [pc, #632]	; (8001c7c <JoyStickControl+0x2d4>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	701a      	strb	r2, [r3, #0]
		if (state_motor == 1) {
 8001a06:	e0e1      	b.n	8001bcc <JoyStickControl+0x224>
		}
	} else if (RX[4] == 0xbf && button_last == 0xFF
 8001a08:	4b98      	ldr	r3, [pc, #608]	; (8001c6c <JoyStickControl+0x2c4>)
 8001a0a:	791b      	ldrb	r3, [r3, #4]
 8001a0c:	2bbf      	cmp	r3, #191	; 0xbf
 8001a0e:	d16c      	bne.n	8001aea <JoyStickControl+0x142>
 8001a10:	4b9b      	ldr	r3, [pc, #620]	; (8001c80 <JoyStickControl+0x2d8>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2bff      	cmp	r3, #255	; 0xff
 8001a16:	d168      	bne.n	8001aea <JoyStickControl+0x142>
			&& HAL_GetTick() - time_joy_offset >= 1000) { //X Button
 8001a18:	f003 f822 	bl	8004a60 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	4b99      	ldr	r3, [pc, #612]	; (8001c84 <JoyStickControl+0x2dc>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a28:	d35f      	bcc.n	8001aea <JoyStickControl+0x142>
		time_joy_offset = HAL_GetTick();
 8001a2a:	f003 f819 	bl	8004a60 <HAL_GetTick>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	4a94      	ldr	r2, [pc, #592]	; (8001c84 <JoyStickControl+0x2dc>)
 8001a32:	6013      	str	r3, [r2, #0]
		y_c[count] = PosY;
 8001a34:	4b94      	ldr	r3, [pc, #592]	; (8001c88 <JoyStickControl+0x2e0>)
 8001a36:	f993 3000 	ldrsb.w	r3, [r3]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	4b93      	ldr	r3, [pc, #588]	; (8001c8c <JoyStickControl+0x2e4>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4993      	ldr	r1, [pc, #588]	; (8001c90 <JoyStickControl+0x2e8>)
 8001a42:	0083      	lsls	r3, r0, #2
 8001a44:	440b      	add	r3, r1
 8001a46:	601a      	str	r2, [r3, #0]

		if (x_axis_Actual_Position>= 0 && x_axis_Actual_Position <= 3500) {
 8001a48:	4b92      	ldr	r3, [pc, #584]	; (8001c94 <JoyStickControl+0x2ec>)
 8001a4a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001a4e:	f640 52ac 	movw	r2, #3500	; 0xdac
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d813      	bhi.n	8001a7e <JoyStickControl+0xd6>
			x_c[count] = (float)x_axis_Actual_Position/10.0;
 8001a56:	4b8f      	ldr	r3, [pc, #572]	; (8001c94 <JoyStickControl+0x2ec>)
 8001a58:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001a5c:	ee07 3a90 	vmov	s15, r3
 8001a60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a64:	4b88      	ldr	r3, [pc, #544]	; (8001c88 <JoyStickControl+0x2e0>)
 8001a66:	f993 3000 	ldrsb.w	r3, [r3]
 8001a6a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001a6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a72:	4a89      	ldr	r2, [pc, #548]	; (8001c98 <JoyStickControl+0x2f0>)
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4413      	add	r3, r2
 8001a78:	edc3 7a00 	vstr	s15, [r3]
 8001a7c:	e023      	b.n	8001ac6 <JoyStickControl+0x11e>
		} else if(x_axis_Actual_Position >= 65535-3500 && x_axis_Actual_Position <= 65535) {
 8001a7e:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <JoyStickControl+0x2ec>)
 8001a80:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001a84:	f24f 2252 	movw	r2, #62034	; 0xf252
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d91c      	bls.n	8001ac6 <JoyStickControl+0x11e>
			x_c[count] = -((float)(65536%x_axis_Actual_Position))/10.0;
 8001a8c:	4b81      	ldr	r3, [pc, #516]	; (8001c94 <JoyStickControl+0x2ec>)
 8001a8e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001a92:	461a      	mov	r2, r3
 8001a94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a98:	fb93 f1f2 	sdiv	r1, r3, r2
 8001a9c:	fb01 f202 	mul.w	r2, r1, r2
 8001aa0:	1a9b      	subs	r3, r3, r2
 8001aa2:	ee07 3a90 	vmov	s15, r3
 8001aa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aaa:	eeb1 7a67 	vneg.f32	s14, s15
 8001aae:	4b76      	ldr	r3, [pc, #472]	; (8001c88 <JoyStickControl+0x2e0>)
 8001ab0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ab4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001ab8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001abc:	4a76      	ldr	r2, [pc, #472]	; (8001c98 <JoyStickControl+0x2f0>)
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	edc3 7a00 	vstr	s15, [r3]
		}

		count += 1;
 8001ac6:	4b70      	ldr	r3, [pc, #448]	; (8001c88 <JoyStickControl+0x2e0>)
 8001ac8:	f993 3000 	ldrsb.w	r3, [r3]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	3301      	adds	r3, #1
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	b25a      	sxtb	r2, r3
 8001ad4:	4b6c      	ldr	r3, [pc, #432]	; (8001c88 <JoyStickControl+0x2e0>)
 8001ad6:	701a      	strb	r2, [r3, #0]
		if (count >= 2) {
 8001ad8:	4b6b      	ldr	r3, [pc, #428]	; (8001c88 <JoyStickControl+0x2e0>)
 8001ada:	f993 3000 	ldrsb.w	r3, [r3]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	dd75      	ble.n	8001bce <JoyStickControl+0x226>
			count = 2;
 8001ae2:	4b69      	ldr	r3, [pc, #420]	; (8001c88 <JoyStickControl+0x2e0>)
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	701a      	strb	r2, [r3, #0]
		if (count >= 2) {
 8001ae8:	e071      	b.n	8001bce <JoyStickControl+0x226>
//		count -= 1;
//		if (count <= 0) {
//			count = 0;
//		}
//	}
	else if (RX[4] == 0xdf && button_last == 0xFF
 8001aea:	4b60      	ldr	r3, [pc, #384]	; (8001c6c <JoyStickControl+0x2c4>)
 8001aec:	791b      	ldrb	r3, [r3, #4]
 8001aee:	2bdf      	cmp	r3, #223	; 0xdf
 8001af0:	d16d      	bne.n	8001bce <JoyStickControl+0x226>
 8001af2:	4b63      	ldr	r3, [pc, #396]	; (8001c80 <JoyStickControl+0x2d8>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	2bff      	cmp	r3, #255	; 0xff
 8001af8:	d169      	bne.n	8001bce <JoyStickControl+0x226>
			&& HAL_GetTick() - time_joy_offset >= 1000 && count >= 2) { // Delete Button
 8001afa:	f002 ffb1 	bl	8004a60 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	4b60      	ldr	r3, [pc, #384]	; (8001c84 <JoyStickControl+0x2dc>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b0a:	d360      	bcc.n	8001bce <JoyStickControl+0x226>
 8001b0c:	4b5e      	ldr	r3, [pc, #376]	; (8001c88 <JoyStickControl+0x2e0>)
 8001b0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	dd5b      	ble.n	8001bce <JoyStickControl+0x226>
		Calculate_Position(x_c[0], x_c[1], x_c[2], y_c[0], y_c[1], y_c[2]);
 8001b16:	4b60      	ldr	r3, [pc, #384]	; (8001c98 <JoyStickControl+0x2f0>)
 8001b18:	edd3 7a00 	vldr	s15, [r3]
 8001b1c:	4b5e      	ldr	r3, [pc, #376]	; (8001c98 <JoyStickControl+0x2f0>)
 8001b1e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001b22:	4b5d      	ldr	r3, [pc, #372]	; (8001c98 <JoyStickControl+0x2f0>)
 8001b24:	edd3 6a02 	vldr	s13, [r3, #8]
 8001b28:	4b59      	ldr	r3, [pc, #356]	; (8001c90 <JoyStickControl+0x2e8>)
 8001b2a:	ed93 6a00 	vldr	s12, [r3]
 8001b2e:	4b58      	ldr	r3, [pc, #352]	; (8001c90 <JoyStickControl+0x2e8>)
 8001b30:	edd3 5a01 	vldr	s11, [r3, #4]
 8001b34:	4b56      	ldr	r3, [pc, #344]	; (8001c90 <JoyStickControl+0x2e8>)
 8001b36:	ed93 5a02 	vldr	s10, [r3, #8]
 8001b3a:	eef0 2a45 	vmov.f32	s5, s10
 8001b3e:	eeb0 2a65 	vmov.f32	s4, s11
 8001b42:	eef0 1a46 	vmov.f32	s3, s12
 8001b46:	eeb0 1a66 	vmov.f32	s2, s13
 8001b4a:	eef0 0a47 	vmov.f32	s1, s14
 8001b4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b52:	f000 f91d 	bl	8001d90 <Calculate_Position>

		if (TRAY_STATUS == PICK) {
 8001b56:	4b51      	ldr	r3, [pc, #324]	; (8001c9c <JoyStickControl+0x2f4>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d10d      	bne.n	8001b7a <JoyStickControl+0x1d2>
//			Calculate_Position(104, 114.5, 63.7, 221.5, 281.9, 281.7);
			memcpy(Pick_Point_X, x_final_joy, sizeof(x_final_joy) + 1);
 8001b5e:	2225      	movs	r2, #37	; 0x25
 8001b60:	494f      	ldr	r1, [pc, #316]	; (8001ca0 <JoyStickControl+0x2f8>)
 8001b62:	4850      	ldr	r0, [pc, #320]	; (8001ca4 <JoyStickControl+0x2fc>)
 8001b64:	f008 fdda 	bl	800a71c <memcpy>
			memcpy(Pick_Point_Y, y_final_joy, sizeof(y_final_joy) + 1);
 8001b68:	2225      	movs	r2, #37	; 0x25
 8001b6a:	494f      	ldr	r1, [pc, #316]	; (8001ca8 <JoyStickControl+0x300>)
 8001b6c:	484f      	ldr	r0, [pc, #316]	; (8001cac <JoyStickControl+0x304>)
 8001b6e:	f008 fdd5 	bl	800a71c <memcpy>

			count = 0;
 8001b72:	4b45      	ldr	r3, [pc, #276]	; (8001c88 <JoyStickControl+0x2e0>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	701a      	strb	r2, [r3, #0]
 8001b78:	e010      	b.n	8001b9c <JoyStickControl+0x1f4>
		} else if (TRAY_STATUS == PLACE) {
 8001b7a:	4b48      	ldr	r3, [pc, #288]	; (8001c9c <JoyStickControl+0x2f4>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d10c      	bne.n	8001b9c <JoyStickControl+0x1f4>
//			Calculate_Position(70.4, 128.2, 130.3, -267.1, -269.1, -218.4);
			memcpy(Place_Point_X, x_final_joy, sizeof(x_final_joy) + 1);
 8001b82:	2225      	movs	r2, #37	; 0x25
 8001b84:	4946      	ldr	r1, [pc, #280]	; (8001ca0 <JoyStickControl+0x2f8>)
 8001b86:	484a      	ldr	r0, [pc, #296]	; (8001cb0 <JoyStickControl+0x308>)
 8001b88:	f008 fdc8 	bl	800a71c <memcpy>
			memcpy(Place_Point_Y, y_final_joy, sizeof(y_final_joy) + 1);
 8001b8c:	2225      	movs	r2, #37	; 0x25
 8001b8e:	4946      	ldr	r1, [pc, #280]	; (8001ca8 <JoyStickControl+0x300>)
 8001b90:	4848      	ldr	r0, [pc, #288]	; (8001cb4 <JoyStickControl+0x30c>)
 8001b92:	f008 fdc3 	bl	800a71c <memcpy>
			count = 0;
 8001b96:	4b3c      	ldr	r3, [pc, #240]	; (8001c88 <JoyStickControl+0x2e0>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
//
//			Place_Tray_Origin_x= -500;
//			Place_Tray_Origin_y= -2000;
//			Place_Tray_Origin_Orientation= 9000;;

		memset(x_c, 0, sizeof(x_c));
 8001b9c:	220c      	movs	r2, #12
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	483d      	ldr	r0, [pc, #244]	; (8001c98 <JoyStickControl+0x2f0>)
 8001ba2:	f008 fdc9 	bl	800a738 <memset>
		memset(y_c, 0, sizeof(y_c));
 8001ba6:	220c      	movs	r2, #12
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4839      	ldr	r0, [pc, #228]	; (8001c90 <JoyStickControl+0x2e8>)
 8001bac:	f008 fdc4 	bl	800a738 <memset>

		y_axis_Moving_Status= 0;
 8001bb0:	4b38      	ldr	r3, [pc, #224]	; (8001c94 <JoyStickControl+0x2ec>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	841a      	strh	r2, [r3, #32]
		State = IDLE;
 8001bb6:	4b40      	ldr	r3, [pc, #256]	; (8001cb8 <JoyStickControl+0x310>)
 8001bb8:	2202      	movs	r2, #2
 8001bba:	701a      	strb	r2, [r3, #0]
		count = 0;
 8001bbc:	4b32      	ldr	r3, [pc, #200]	; (8001c88 <JoyStickControl+0x2e0>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]

		motor(0, 0);
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f7ff f96b 	bl	8000ea0 <motor>
 8001bca:	e000      	b.n	8001bce <JoyStickControl+0x226>
		if (state_motor == 1) {
 8001bcc:	bf00      	nop
//	else if (RX[4] == 0xEF && button_last == 0xFF) {
//		homing = 1;
//	}

//motor speed Select
	switch (state_motor) {
 8001bce:	4b2b      	ldr	r3, [pc, #172]	; (8001c7c <JoyStickControl+0x2d4>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d002      	beq.n	8001bdc <JoyStickControl+0x234>
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d072      	beq.n	8001cc0 <JoyStickControl+0x318>
 8001bda:	e0b8      	b.n	8001d4e <JoyStickControl+0x3a6>
	case 0:
		if (RX[3] == 0xfe) { //Not be push
 8001bdc:	4b23      	ldr	r3, [pc, #140]	; (8001c6c <JoyStickControl+0x2c4>)
 8001bde:	78db      	ldrb	r3, [r3, #3]
 8001be0:	2bfe      	cmp	r3, #254	; 0xfe
 8001be2:	d108      	bne.n	8001bf6 <JoyStickControl+0x24e>
			motor(0, 1);
 8001be4:	2101      	movs	r1, #1
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff f95a 	bl	8000ea0 <motor>
			x_axis_Moving_Status= 0;
 8001bec:	4b29      	ldr	r3, [pc, #164]	; (8001c94 <JoyStickControl+0x2ec>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		else if (RX[3] == 0xde) { //right
			x_axis_Moving_Status = 4;
			motor(0, 1);
		}

		break;
 8001bf4:	e0aa      	b.n	8001d4c <JoyStickControl+0x3a4>
		else if (RX[3] == 0xee) { //UP
 8001bf6:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <JoyStickControl+0x2c4>)
 8001bf8:	78db      	ldrb	r3, [r3, #3]
 8001bfa:	2bee      	cmp	r3, #238	; 0xee
 8001bfc:	d10a      	bne.n	8001c14 <JoyStickControl+0x26c>
			x_axis_Moving_Status= 0;
 8001bfe:	4b25      	ldr	r3, [pc, #148]	; (8001c94 <JoyStickControl+0x2ec>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(fast, 1);
 8001c06:	4b2d      	ldr	r3, [pc, #180]	; (8001cbc <JoyStickControl+0x314>)
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff f947 	bl	8000ea0 <motor>
		break;
 8001c12:	e09b      	b.n	8001d4c <JoyStickControl+0x3a4>
		else if (RX[3] == 0xbe) { //Down
 8001c14:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <JoyStickControl+0x2c4>)
 8001c16:	78db      	ldrb	r3, [r3, #3]
 8001c18:	2bbe      	cmp	r3, #190	; 0xbe
 8001c1a:	d10b      	bne.n	8001c34 <JoyStickControl+0x28c>
			x_axis_Moving_Status= 0;
 8001c1c:	4b1d      	ldr	r3, [pc, #116]	; (8001c94 <JoyStickControl+0x2ec>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(fast, -1);
 8001c24:	4b25      	ldr	r3, [pc, #148]	; (8001cbc <JoyStickControl+0x314>)
 8001c26:	881b      	ldrh	r3, [r3, #0]
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff f937 	bl	8000ea0 <motor>
		break;
 8001c32:	e08b      	b.n	8001d4c <JoyStickControl+0x3a4>
		else if (RX[3] == 0x7e) { //left
 8001c34:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <JoyStickControl+0x2c4>)
 8001c36:	78db      	ldrb	r3, [r3, #3]
 8001c38:	2b7e      	cmp	r3, #126	; 0x7e
 8001c3a:	d108      	bne.n	8001c4e <JoyStickControl+0x2a6>
			x_axis_Moving_Status = 8;
 8001c3c:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <JoyStickControl+0x2ec>)
 8001c3e:	2208      	movs	r2, #8
 8001c40:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(0, 1);
 8001c44:	2101      	movs	r1, #1
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff f92a 	bl	8000ea0 <motor>
		break;
 8001c4c:	e07e      	b.n	8001d4c <JoyStickControl+0x3a4>
		else if (RX[3] == 0xde) { //right
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <JoyStickControl+0x2c4>)
 8001c50:	78db      	ldrb	r3, [r3, #3]
 8001c52:	2bde      	cmp	r3, #222	; 0xde
 8001c54:	d17a      	bne.n	8001d4c <JoyStickControl+0x3a4>
			x_axis_Moving_Status = 4;
 8001c56:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <JoyStickControl+0x2ec>)
 8001c58:	2204      	movs	r2, #4
 8001c5a:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(0, 1);
 8001c5e:	2101      	movs	r1, #1
 8001c60:	2000      	movs	r0, #0
 8001c62:	f7ff f91d 	bl	8000ea0 <motor>
		break;
 8001c66:	e071      	b.n	8001d4c <JoyStickControl+0x3a4>
 8001c68:	40020c00 	.word	0x40020c00
 8001c6c:	20000328 	.word	0x20000328
 8001c70:	20000224 	.word	0x20000224
 8001c74:	200003f4 	.word	0x200003f4
 8001c78:	20000333 	.word	0x20000333
 8001c7c:	20000332 	.word	0x20000332
 8001c80:	20000334 	.word	0x20000334
 8001c84:	2000039c 	.word	0x2000039c
 8001c88:	20000335 	.word	0x20000335
 8001c8c:	20000fd0 	.word	0x20000fd0
 8001c90:	20000338 	.word	0x20000338
 8001c94:	20000e28 	.word	0x20000e28
 8001c98:	20000344 	.word	0x20000344
 8001c9c:	2000106a 	.word	0x2000106a
 8001ca0:	20000350 	.word	0x20000350
 8001ca4:	20000ff8 	.word	0x20000ff8
 8001ca8:	20000374 	.word	0x20000374
 8001cac:	20000fd4 	.word	0x20000fd4
 8001cb0:	20001040 	.word	0x20001040
 8001cb4:	2000101c 	.word	0x2000101c
 8001cb8:	20000270 	.word	0x20000270
 8001cbc:	2000022e 	.word	0x2000022e

		case 1:
		if (RX[3] == 0xfe) { //Not be push
 8001cc0:	4b2d      	ldr	r3, [pc, #180]	; (8001d78 <JoyStickControl+0x3d0>)
 8001cc2:	78db      	ldrb	r3, [r3, #3]
 8001cc4:	2bfe      	cmp	r3, #254	; 0xfe
 8001cc6:	d108      	bne.n	8001cda <JoyStickControl+0x332>
			motor(0, 1);
 8001cc8:	2101      	movs	r1, #1
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f7ff f8e8 	bl	8000ea0 <motor>
			x_axis_Moving_Status= 0;
 8001cd0:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <JoyStickControl+0x3d4>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 8001cd8:	e039      	b.n	8001d4e <JoyStickControl+0x3a6>
		}
		else if (RX[3] == 0xee) { //UP
 8001cda:	4b27      	ldr	r3, [pc, #156]	; (8001d78 <JoyStickControl+0x3d0>)
 8001cdc:	78db      	ldrb	r3, [r3, #3]
 8001cde:	2bee      	cmp	r3, #238	; 0xee
 8001ce0:	d10a      	bne.n	8001cf8 <JoyStickControl+0x350>
			x_axis_Moving_Status= 0;
 8001ce2:	4b26      	ldr	r3, [pc, #152]	; (8001d7c <JoyStickControl+0x3d4>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(slow, 1);
 8001cea:	4b25      	ldr	r3, [pc, #148]	; (8001d80 <JoyStickControl+0x3d8>)
 8001cec:	881b      	ldrh	r3, [r3, #0]
 8001cee:	2101      	movs	r1, #1
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff f8d5 	bl	8000ea0 <motor>
 8001cf6:	e02a      	b.n	8001d4e <JoyStickControl+0x3a6>
		}
		else if (RX[3] == 0xbe) { //Down
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	; (8001d78 <JoyStickControl+0x3d0>)
 8001cfa:	78db      	ldrb	r3, [r3, #3]
 8001cfc:	2bbe      	cmp	r3, #190	; 0xbe
 8001cfe:	d10b      	bne.n	8001d18 <JoyStickControl+0x370>
			x_axis_Moving_Status= 0;
 8001d00:	4b1e      	ldr	r3, [pc, #120]	; (8001d7c <JoyStickControl+0x3d4>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(slow, -1);
 8001d08:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <JoyStickControl+0x3d8>)
 8001d0a:	881b      	ldrh	r3, [r3, #0]
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff f8c5 	bl	8000ea0 <motor>
 8001d16:	e01a      	b.n	8001d4e <JoyStickControl+0x3a6>
		}
		else if (RX[3] == 0x7e) { //left
 8001d18:	4b17      	ldr	r3, [pc, #92]	; (8001d78 <JoyStickControl+0x3d0>)
 8001d1a:	78db      	ldrb	r3, [r3, #3]
 8001d1c:	2b7e      	cmp	r3, #126	; 0x7e
 8001d1e:	d108      	bne.n	8001d32 <JoyStickControl+0x38a>
			x_axis_Moving_Status = 8;
 8001d20:	4b16      	ldr	r3, [pc, #88]	; (8001d7c <JoyStickControl+0x3d4>)
 8001d22:	2208      	movs	r2, #8
 8001d24:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(0, 1);
 8001d28:	2101      	movs	r1, #1
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7ff f8b8 	bl	8000ea0 <motor>
 8001d30:	e00d      	b.n	8001d4e <JoyStickControl+0x3a6>
		}
		else if (RX[3] == 0xde) { //right
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <JoyStickControl+0x3d0>)
 8001d34:	78db      	ldrb	r3, [r3, #3]
 8001d36:	2bde      	cmp	r3, #222	; 0xde
 8001d38:	d109      	bne.n	8001d4e <JoyStickControl+0x3a6>
			x_axis_Moving_Status = 4;
 8001d3a:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <JoyStickControl+0x3d4>)
 8001d3c:	2204      	movs	r2, #4
 8001d3e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			motor(0, 1);
 8001d42:	2101      	movs	r1, #1
 8001d44:	2000      	movs	r0, #0
 8001d46:	f7ff f8ab 	bl	8000ea0 <motor>
 8001d4a:	e000      	b.n	8001d4e <JoyStickControl+0x3a6>
		break;
 8001d4c:	bf00      	nop
		}

	}

	switch (homing) {
 8001d4e:	4b0d      	ldr	r3, [pc, #52]	; (8001d84 <JoyStickControl+0x3dc>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d004      	beq.n	8001d60 <JoyStickControl+0x3b8>
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d103      	bne.n	8001d62 <JoyStickControl+0x3ba>
	case 0:
		break;
	case 1:
		Joy_Homing();
 8001d5a:	f7ff f943 	bl	8000fe4 <Joy_Homing>
		break;
 8001d5e:	e000      	b.n	8001d62 <JoyStickControl+0x3ba>
		break;
 8001d60:	bf00      	nop
	}

	RX_last = RX[4];
 8001d62:	4b05      	ldr	r3, [pc, #20]	; (8001d78 <JoyStickControl+0x3d0>)
 8001d64:	791a      	ldrb	r2, [r3, #4]
 8001d66:	4b08      	ldr	r3, [pc, #32]	; (8001d88 <JoyStickControl+0x3e0>)
 8001d68:	701a      	strb	r2, [r3, #0]
	button_last = RX[4];
 8001d6a:	4b03      	ldr	r3, [pc, #12]	; (8001d78 <JoyStickControl+0x3d0>)
 8001d6c:	791a      	ldrb	r2, [r3, #4]
 8001d6e:	4b07      	ldr	r3, [pc, #28]	; (8001d8c <JoyStickControl+0x3e4>)
 8001d70:	701a      	strb	r2, [r3, #0]
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000328 	.word	0x20000328
 8001d7c:	20000e28 	.word	0x20000e28
 8001d80:	20000230 	.word	0x20000230
 8001d84:	20000398 	.word	0x20000398
 8001d88:	20000333 	.word	0x20000333
 8001d8c:	20000334 	.word	0x20000334

08001d90 <Calculate_Position>:

void Calculate_Position(float x_c1, float x_c2, float x_c3, float y_c1,
		float y_c2, float y_c3) {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d9a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d9e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001da2:	edc7 1a02 	vstr	s3, [r7, #8]
 8001da6:	ed87 2a01 	vstr	s4, [r7, #4]
 8001daa:	edc7 2a00 	vstr	s5, [r7]

//Parameter use in Equation
//Trigonometry
	a1 = x_c2 - x_c1;
 8001dae:	ed97 7a04 	vldr	s14, [r7, #16]
 8001db2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001db6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dba:	4be1      	ldr	r3, [pc, #900]	; (8002140 <Calculate_Position+0x3b0>)
 8001dbc:	edc3 7a00 	vstr	s15, [r3]
	b = y_c2 - y_c1;
 8001dc0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001dc4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dcc:	4bdd      	ldr	r3, [pc, #884]	; (8002144 <Calculate_Position+0x3b4>)
 8001dce:	edc3 7a00 	vstr	s15, [r3]
	c = sqrt((a1 * a1) + (b * b));
 8001dd2:	4bdb      	ldr	r3, [pc, #876]	; (8002140 <Calculate_Position+0x3b0>)
 8001dd4:	ed93 7a00 	vldr	s14, [r3]
 8001dd8:	4bd9      	ldr	r3, [pc, #868]	; (8002140 <Calculate_Position+0x3b0>)
 8001dda:	edd3 7a00 	vldr	s15, [r3]
 8001dde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001de2:	4bd8      	ldr	r3, [pc, #864]	; (8002144 <Calculate_Position+0x3b4>)
 8001de4:	edd3 6a00 	vldr	s13, [r3]
 8001de8:	4bd6      	ldr	r3, [pc, #856]	; (8002144 <Calculate_Position+0x3b4>)
 8001dea:	edd3 7a00 	vldr	s15, [r3]
 8001dee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001df2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df6:	ee17 0a90 	vmov	r0, s15
 8001dfa:	f7fe fb51 	bl	80004a0 <__aeabi_f2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	ec43 2b10 	vmov	d0, r2, r3
 8001e06:	f008 fc9f 	bl	800a748 <sqrt>
 8001e0a:	ec53 2b10 	vmov	r2, r3, d0
 8001e0e:	4610      	mov	r0, r2
 8001e10:	4619      	mov	r1, r3
 8001e12:	f7fe fe4d 	bl	8000ab0 <__aeabi_d2f>
 8001e16:	4603      	mov	r3, r0
 8001e18:	4acb      	ldr	r2, [pc, #812]	; (8002148 <Calculate_Position+0x3b8>)
 8001e1a:	6013      	str	r3, [r2, #0]

//float cos_zeta1= a1/ c;
	cos_zeta = a1 / c;
 8001e1c:	4bc8      	ldr	r3, [pc, #800]	; (8002140 <Calculate_Position+0x3b0>)
 8001e1e:	edd3 6a00 	vldr	s13, [r3]
 8001e22:	4bc9      	ldr	r3, [pc, #804]	; (8002148 <Calculate_Position+0x3b8>)
 8001e24:	ed93 7a00 	vldr	s14, [r3]
 8001e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e2c:	4bc7      	ldr	r3, [pc, #796]	; (800214c <Calculate_Position+0x3bc>)
 8001e2e:	edc3 7a00 	vstr	s15, [r3]
	sin_zeta = b / c;
 8001e32:	4bc4      	ldr	r3, [pc, #784]	; (8002144 <Calculate_Position+0x3b4>)
 8001e34:	edd3 6a00 	vldr	s13, [r3]
 8001e38:	4bc3      	ldr	r3, [pc, #780]	; (8002148 <Calculate_Position+0x3b8>)
 8001e3a:	ed93 7a00 	vldr	s14, [r3]
 8001e3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e42:	4bc3      	ldr	r3, [pc, #780]	; (8002150 <Calculate_Position+0x3c0>)
 8001e44:	edc3 7a00 	vstr	s15, [r3]
//	float tan_zeta1= b / a;

	x_final_joy[0] = (((10 * cos_zeta) - (40 * sin_zeta)) + x_c1) * 10;
 8001e48:	4bc0      	ldr	r3, [pc, #768]	; (800214c <Calculate_Position+0x3bc>)
 8001e4a:	edd3 7a00 	vldr	s15, [r3]
 8001e4e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e56:	4bbe      	ldr	r3, [pc, #760]	; (8002150 <Calculate_Position+0x3c0>)
 8001e58:	edd3 7a00 	vldr	s15, [r3]
 8001e5c:	eddf 6abd 	vldr	s13, [pc, #756]	; 8002154 <Calculate_Position+0x3c4>
 8001e60:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e64:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e68:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e70:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001e74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e78:	4bb7      	ldr	r3, [pc, #732]	; (8002158 <Calculate_Position+0x3c8>)
 8001e7a:	edc3 7a00 	vstr	s15, [r3]
	x_final_joy[1] = (((30 * cos_zeta) - (40 * sin_zeta)) + x_c1) * 10;
 8001e7e:	4bb3      	ldr	r3, [pc, #716]	; (800214c <Calculate_Position+0x3bc>)
 8001e80:	edd3 7a00 	vldr	s15, [r3]
 8001e84:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001e88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001e8c:	4bb0      	ldr	r3, [pc, #704]	; (8002150 <Calculate_Position+0x3c0>)
 8001e8e:	edd3 7a00 	vldr	s15, [r3]
 8001e92:	eddf 6ab0 	vldr	s13, [pc, #704]	; 8002154 <Calculate_Position+0x3c4>
 8001e96:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001eaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eae:	4baa      	ldr	r3, [pc, #680]	; (8002158 <Calculate_Position+0x3c8>)
 8001eb0:	edc3 7a01 	vstr	s15, [r3, #4]
	x_final_joy[2] = (((50 * cos_zeta) - (40 * sin_zeta)) + x_c1) * 10;
 8001eb4:	4ba5      	ldr	r3, [pc, #660]	; (800214c <Calculate_Position+0x3bc>)
 8001eb6:	edd3 7a00 	vldr	s15, [r3]
 8001eba:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 800215c <Calculate_Position+0x3cc>
 8001ebe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ec2:	4ba3      	ldr	r3, [pc, #652]	; (8002150 <Calculate_Position+0x3c0>)
 8001ec4:	edd3 7a00 	vldr	s15, [r3]
 8001ec8:	eddf 6aa2 	vldr	s13, [pc, #648]	; 8002154 <Calculate_Position+0x3c4>
 8001ecc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ed0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ed4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001edc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ee0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ee4:	4b9c      	ldr	r3, [pc, #624]	; (8002158 <Calculate_Position+0x3c8>)
 8001ee6:	edc3 7a02 	vstr	s15, [r3, #8]
	x_final_joy[3] = (((10 * cos_zeta) - (25 * sin_zeta)) + x_c1) * 10;
 8001eea:	4b98      	ldr	r3, [pc, #608]	; (800214c <Calculate_Position+0x3bc>)
 8001eec:	edd3 7a00 	vldr	s15, [r3]
 8001ef0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ef4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ef8:	4b95      	ldr	r3, [pc, #596]	; (8002150 <Calculate_Position+0x3c0>)
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8001f02:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f12:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001f16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f1a:	4b8f      	ldr	r3, [pc, #572]	; (8002158 <Calculate_Position+0x3c8>)
 8001f1c:	edc3 7a03 	vstr	s15, [r3, #12]
	x_final_joy[4] = (((30 * cos_zeta) - (25 * sin_zeta)) + x_c1) * 10;
 8001f20:	4b8a      	ldr	r3, [pc, #552]	; (800214c <Calculate_Position+0x3bc>)
 8001f22:	edd3 7a00 	vldr	s15, [r3]
 8001f26:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001f2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f2e:	4b88      	ldr	r3, [pc, #544]	; (8002150 <Calculate_Position+0x3c0>)
 8001f30:	edd3 7a00 	vldr	s15, [r3]
 8001f34:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8001f38:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f40:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f48:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001f4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f50:	4b81      	ldr	r3, [pc, #516]	; (8002158 <Calculate_Position+0x3c8>)
 8001f52:	edc3 7a04 	vstr	s15, [r3, #16]
	x_final_joy[5] = (((50 * cos_zeta) - (25 * sin_zeta)) + x_c1) * 10;
 8001f56:	4b7d      	ldr	r3, [pc, #500]	; (800214c <Calculate_Position+0x3bc>)
 8001f58:	edd3 7a00 	vldr	s15, [r3]
 8001f5c:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800215c <Calculate_Position+0x3cc>
 8001f60:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f64:	4b7a      	ldr	r3, [pc, #488]	; (8002150 <Calculate_Position+0x3c0>)
 8001f66:	edd3 7a00 	vldr	s15, [r3]
 8001f6a:	eef3 6a09 	vmov.f32	s13, #57	; 0x41c80000  25.0
 8001f6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001f72:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f76:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001f82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f86:	4b74      	ldr	r3, [pc, #464]	; (8002158 <Calculate_Position+0x3c8>)
 8001f88:	edc3 7a05 	vstr	s15, [r3, #20]
	x_final_joy[6] = (((10 * cos_zeta) - (10 * sin_zeta)) + x_c1) * 10;
 8001f8c:	4b6f      	ldr	r3, [pc, #444]	; (800214c <Calculate_Position+0x3bc>)
 8001f8e:	edd3 7a00 	vldr	s15, [r3]
 8001f92:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001f96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f9a:	4b6d      	ldr	r3, [pc, #436]	; (8002150 <Calculate_Position+0x3c0>)
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001fa4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001fa8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fb4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001fb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fbc:	4b66      	ldr	r3, [pc, #408]	; (8002158 <Calculate_Position+0x3c8>)
 8001fbe:	edc3 7a06 	vstr	s15, [r3, #24]
	x_final_joy[7] = (((30 * cos_zeta) - (10 * sin_zeta)) + x_c1) * 10;
 8001fc2:	4b62      	ldr	r3, [pc, #392]	; (800214c <Calculate_Position+0x3bc>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001fcc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd0:	4b5f      	ldr	r3, [pc, #380]	; (8002150 <Calculate_Position+0x3c0>)
 8001fd2:	edd3 7a00 	vldr	s15, [r3]
 8001fd6:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001fda:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001fde:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fe2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fea:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001fee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ff2:	4b59      	ldr	r3, [pc, #356]	; (8002158 <Calculate_Position+0x3c8>)
 8001ff4:	edc3 7a07 	vstr	s15, [r3, #28]
	x_final_joy[8] = (((50 * cos_zeta) - (10 * sin_zeta)) + x_c1) * 10;
 8001ff8:	4b54      	ldr	r3, [pc, #336]	; (800214c <Calculate_Position+0x3bc>)
 8001ffa:	edd3 7a00 	vldr	s15, [r3]
 8001ffe:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800215c <Calculate_Position+0x3cc>
 8002002:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002006:	4b52      	ldr	r3, [pc, #328]	; (8002150 <Calculate_Position+0x3c0>)
 8002008:	edd3 7a00 	vldr	s15, [r3]
 800200c:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002010:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002014:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002018:	edd7 7a05 	vldr	s15, [r7, #20]
 800201c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002020:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002024:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002028:	4b4b      	ldr	r3, [pc, #300]	; (8002158 <Calculate_Position+0x3c8>)
 800202a:	edc3 7a08 	vstr	s15, [r3, #32]

	y_final_joy[0] = ((40 * cos_zeta) + (10 * sin_zeta)) + y_c1;
 800202e:	4b47      	ldr	r3, [pc, #284]	; (800214c <Calculate_Position+0x3bc>)
 8002030:	edd3 7a00 	vldr	s15, [r3]
 8002034:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002154 <Calculate_Position+0x3c4>
 8002038:	ee27 7a87 	vmul.f32	s14, s15, s14
 800203c:	4b44      	ldr	r3, [pc, #272]	; (8002150 <Calculate_Position+0x3c0>)
 800203e:	edd3 7a00 	vldr	s15, [r3]
 8002042:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002046:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800204a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800204e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002052:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002056:	4b42      	ldr	r3, [pc, #264]	; (8002160 <Calculate_Position+0x3d0>)
 8002058:	edc3 7a00 	vstr	s15, [r3]
	y_final_joy[1] = ((40 * cos_zeta) + (30 * sin_zeta)) + y_c1;
 800205c:	4b3b      	ldr	r3, [pc, #236]	; (800214c <Calculate_Position+0x3bc>)
 800205e:	edd3 7a00 	vldr	s15, [r3]
 8002062:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002154 <Calculate_Position+0x3c4>
 8002066:	ee27 7a87 	vmul.f32	s14, s15, s14
 800206a:	4b39      	ldr	r3, [pc, #228]	; (8002150 <Calculate_Position+0x3c0>)
 800206c:	edd3 7a00 	vldr	s15, [r3]
 8002070:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8002074:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002078:	ee37 7a27 	vadd.f32	s14, s14, s15
 800207c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002080:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002084:	4b36      	ldr	r3, [pc, #216]	; (8002160 <Calculate_Position+0x3d0>)
 8002086:	edc3 7a01 	vstr	s15, [r3, #4]
	y_final_joy[2] = ((40 * cos_zeta) + (50 * sin_zeta)) + y_c1;
 800208a:	4b30      	ldr	r3, [pc, #192]	; (800214c <Calculate_Position+0x3bc>)
 800208c:	edd3 7a00 	vldr	s15, [r3]
 8002090:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002154 <Calculate_Position+0x3c4>
 8002094:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002098:	4b2d      	ldr	r3, [pc, #180]	; (8002150 <Calculate_Position+0x3c0>)
 800209a:	edd3 7a00 	vldr	s15, [r3]
 800209e:	eddf 6a2f 	vldr	s13, [pc, #188]	; 800215c <Calculate_Position+0x3cc>
 80020a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80020ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020b2:	4b2b      	ldr	r3, [pc, #172]	; (8002160 <Calculate_Position+0x3d0>)
 80020b4:	edc3 7a02 	vstr	s15, [r3, #8]
	y_final_joy[3] = ((25 * cos_zeta) + (10 * sin_zeta)) + y_c1;
 80020b8:	4b24      	ldr	r3, [pc, #144]	; (800214c <Calculate_Position+0x3bc>)
 80020ba:	edd3 7a00 	vldr	s15, [r3]
 80020be:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80020c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020c6:	4b22      	ldr	r3, [pc, #136]	; (8002150 <Calculate_Position+0x3c0>)
 80020c8:	edd3 7a00 	vldr	s15, [r3]
 80020cc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80020d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80020dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020e0:	4b1f      	ldr	r3, [pc, #124]	; (8002160 <Calculate_Position+0x3d0>)
 80020e2:	edc3 7a03 	vstr	s15, [r3, #12]
	y_final_joy[4] = ((25 * cos_zeta) + (30 * sin_zeta)) + y_c1;
 80020e6:	4b19      	ldr	r3, [pc, #100]	; (800214c <Calculate_Position+0x3bc>)
 80020e8:	edd3 7a00 	vldr	s15, [r3]
 80020ec:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80020f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020f4:	4b16      	ldr	r3, [pc, #88]	; (8002150 <Calculate_Position+0x3c0>)
 80020f6:	edd3 7a00 	vldr	s15, [r3]
 80020fa:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80020fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002102:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002106:	edd7 7a02 	vldr	s15, [r7, #8]
 800210a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800210e:	4b14      	ldr	r3, [pc, #80]	; (8002160 <Calculate_Position+0x3d0>)
 8002110:	edc3 7a04 	vstr	s15, [r3, #16]
	y_final_joy[5] = ((25 * cos_zeta) + (50 * sin_zeta)) + y_c1;
 8002114:	4b0d      	ldr	r3, [pc, #52]	; (800214c <Calculate_Position+0x3bc>)
 8002116:	edd3 7a00 	vldr	s15, [r3]
 800211a:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800211e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002122:	4b0b      	ldr	r3, [pc, #44]	; (8002150 <Calculate_Position+0x3c0>)
 8002124:	edd3 7a00 	vldr	s15, [r3]
 8002128:	eddf 6a0c 	vldr	s13, [pc, #48]	; 800215c <Calculate_Position+0x3cc>
 800212c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002130:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002134:	edd7 7a02 	vldr	s15, [r7, #8]
 8002138:	ee77 7a27 	vadd.f32	s15, s14, s15
 800213c:	e012      	b.n	8002164 <Calculate_Position+0x3d4>
 800213e:	bf00      	nop
 8002140:	2000106c 	.word	0x2000106c
 8002144:	20001070 	.word	0x20001070
 8002148:	20001074 	.word	0x20001074
 800214c:	20001078 	.word	0x20001078
 8002150:	2000107c 	.word	0x2000107c
 8002154:	42200000 	.word	0x42200000
 8002158:	20000350 	.word	0x20000350
 800215c:	42480000 	.word	0x42480000
 8002160:	20000374 	.word	0x20000374
 8002164:	4b25      	ldr	r3, [pc, #148]	; (80021fc <Calculate_Position+0x46c>)
 8002166:	edc3 7a05 	vstr	s15, [r3, #20]
	y_final_joy[6] = ((10 * cos_zeta) + (10 * sin_zeta)) + y_c1;
 800216a:	4b25      	ldr	r3, [pc, #148]	; (8002200 <Calculate_Position+0x470>)
 800216c:	edd3 7a00 	vldr	s15, [r3]
 8002170:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002174:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002178:	4b22      	ldr	r3, [pc, #136]	; (8002204 <Calculate_Position+0x474>)
 800217a:	edd3 7a00 	vldr	s15, [r3]
 800217e:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002182:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002186:	ee37 7a27 	vadd.f32	s14, s14, s15
 800218a:	edd7 7a02 	vldr	s15, [r7, #8]
 800218e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002192:	4b1a      	ldr	r3, [pc, #104]	; (80021fc <Calculate_Position+0x46c>)
 8002194:	edc3 7a06 	vstr	s15, [r3, #24]
	y_final_joy[7] = ((10 * cos_zeta) + (30 * sin_zeta)) + y_c1;
 8002198:	4b19      	ldr	r3, [pc, #100]	; (8002200 <Calculate_Position+0x470>)
 800219a:	edd3 7a00 	vldr	s15, [r3]
 800219e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80021a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021a6:	4b17      	ldr	r3, [pc, #92]	; (8002204 <Calculate_Position+0x474>)
 80021a8:	edd3 7a00 	vldr	s15, [r3]
 80021ac:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 80021b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80021bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c0:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <Calculate_Position+0x46c>)
 80021c2:	edc3 7a07 	vstr	s15, [r3, #28]
	y_final_joy[8] = ((10 * cos_zeta) + (50 * sin_zeta)) + y_c1;
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <Calculate_Position+0x470>)
 80021c8:	edd3 7a00 	vldr	s15, [r3]
 80021cc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80021d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021d4:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <Calculate_Position+0x474>)
 80021d6:	edd3 7a00 	vldr	s15, [r3]
 80021da:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8002208 <Calculate_Position+0x478>
 80021de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80021ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ee:	4b03      	ldr	r3, [pc, #12]	; (80021fc <Calculate_Position+0x46c>)
 80021f0:	edc3 7a08 	vstr	s15, [r3, #32]

}
 80021f4:	bf00      	nop
 80021f6:	3718      	adds	r7, #24
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	20000374 	.word	0x20000374
 8002200:	20001078 	.word	0x20001078
 8002204:	2000107c 	.word	0x2000107c
 8002208:	42480000 	.word	0x42480000

0800220c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002210:	f3bf 8f4f 	dsb	sy
}
 8002214:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <__NVIC_SystemReset+0x24>)
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800221e:	4904      	ldr	r1, [pc, #16]	; (8002230 <__NVIC_SystemReset+0x24>)
 8002220:	4b04      	ldr	r3, [pc, #16]	; (8002234 <__NVIC_SystemReset+0x28>)
 8002222:	4313      	orrs	r3, r2
 8002224:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002226:	f3bf 8f4f 	dsb	sy
}
 800222a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800222c:	bf00      	nop
 800222e:	e7fd      	b.n	800222c <__NVIC_SystemReset+0x20>
 8002230:	e000ed00 	.word	0xe000ed00
 8002234:	05fa0004 	.word	0x05fa0004

08002238 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002238:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800223c:	b0a0      	sub	sp, #128	; 0x80
 800223e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002240:	f002 fba8 	bl	8004994 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002244:	f000 fdbc 	bl	8002dc0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002248:	f001 f8e2 	bl	8003410 <MX_GPIO_Init>
	MX_DMA_Init();
 800224c:	f001 f8c0 	bl	80033d0 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8002250:	f001 f866 	bl	8003320 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8002254:	f000 ff20 	bl	8003098 <MX_TIM2_Init>
	MX_TIM1_Init();
 8002258:	f000 fe7e 	bl	8002f58 <MX_TIM1_Init>
	MX_TIM3_Init();
 800225c:	f000 ff70 	bl	8003140 <MX_TIM3_Init>
	MX_USART6_UART_Init();
 8002260:	f001 f88a 	bl	8003378 <MX_USART6_UART_Init>
	MX_TIM5_Init();
 8002264:	f000 ffba 	bl	80031dc <MX_TIM5_Init>
	MX_SPI3_Init();
 8002268:	f000 fe40 	bl	8002eec <MX_SPI3_Init>
	MX_TIM11_Init();
 800226c:	f001 f804 	bl	8003278 <MX_TIM11_Init>
	MX_I2C2_Init();
 8002270:	f000 fe0e 	bl	8002e90 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */
//	EndEffector_Event(Reset);
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8002274:	2104      	movs	r1, #4
 8002276:	48ae      	ldr	r0, [pc, #696]	; (8002530 <main+0x2f8>)
 8002278:	f005 fe4a 	bl	8007f10 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start_IT(&htim3);
 800227c:	48ad      	ldr	r0, [pc, #692]	; (8002534 <main+0x2fc>)
 800227e:	f005 fae7 	bl	8007850 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 8002282:	48ad      	ldr	r0, [pc, #692]	; (8002538 <main+0x300>)
 8002284:	f005 fa8a 	bl	800779c <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002288:	2100      	movs	r1, #0
 800228a:	48ab      	ldr	r0, [pc, #684]	; (8002538 <main+0x300>)
 800228c:	f005 fc0e 	bl	8007aac <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim5);
 8002290:	48aa      	ldr	r0, [pc, #680]	; (800253c <main+0x304>)
 8002292:	f005 fadd 	bl	8007850 <HAL_TIM_Base_Start_IT>

	t_Acce = traject_us / 1000000.00;
 8002296:	4baa      	ldr	r3, [pc, #680]	; (8002540 <main+0x308>)
 8002298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229c:	4610      	mov	r0, r2
 800229e:	4619      	mov	r1, r3
 80022a0:	f7fe f920 	bl	80004e4 <__aeabi_ul2d>
 80022a4:	a3a0      	add	r3, pc, #640	; (adr r3, 8002528 <main+0x2f0>)
 80022a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022aa:	f7fe fa7b 	bl	80007a4 <__aeabi_ddiv>
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	4ba3      	ldr	r3, [pc, #652]	; (8002544 <main+0x30c>)
 80022b8:	e9c3 0100 	strd	r0, r1, [r3]
	t_DeAcce = traject_us / 1000000.00;
 80022bc:	4ba0      	ldr	r3, [pc, #640]	; (8002540 <main+0x308>)
 80022be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c2:	4610      	mov	r0, r2
 80022c4:	4619      	mov	r1, r3
 80022c6:	f7fe f90d 	bl	80004e4 <__aeabi_ul2d>
 80022ca:	a397      	add	r3, pc, #604	; (adr r3, 8002528 <main+0x2f0>)
 80022cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d0:	f7fe fa68 	bl	80007a4 <__aeabi_ddiv>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4610      	mov	r0, r2
 80022da:	4619      	mov	r1, r3
 80022dc:	4b9a      	ldr	r3, [pc, #616]	; (8002548 <main+0x310>)
 80022de:	e9c3 0100 	strd	r0, r1, [r3]
	t_Cons = traject_us / 1000000.00;
 80022e2:	4b97      	ldr	r3, [pc, #604]	; (8002540 <main+0x308>)
 80022e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe f8fa 	bl	80004e4 <__aeabi_ul2d>
 80022f0:	a38d      	add	r3, pc, #564	; (adr r3, 8002528 <main+0x2f0>)
 80022f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f6:	f7fe fa55 	bl	80007a4 <__aeabi_ddiv>
 80022fa:	4602      	mov	r2, r0
 80022fc:	460b      	mov	r3, r1
 80022fe:	4610      	mov	r0, r2
 8002300:	4619      	mov	r1, r3
 8002302:	4b92      	ldr	r3, [pc, #584]	; (800254c <main+0x314>)
 8002304:	e9c3 0100 	strd	r0, r1, [r3]
	t_count = traject_us / 1000000.00;
 8002308:	4b8d      	ldr	r3, [pc, #564]	; (8002540 <main+0x308>)
 800230a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800230e:	4610      	mov	r0, r2
 8002310:	4619      	mov	r1, r3
 8002312:	f7fe f8e7 	bl	80004e4 <__aeabi_ul2d>
 8002316:	a384      	add	r3, pc, #528	; (adr r3, 8002528 <main+0x2f0>)
 8002318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231c:	f7fe fa42 	bl	80007a4 <__aeabi_ddiv>
 8002320:	4602      	mov	r2, r0
 8002322:	460b      	mov	r3, r1
 8002324:	4610      	mov	r0, r2
 8002326:	4619      	mov	r1, r3
 8002328:	4b89      	ldr	r3, [pc, #548]	; (8002550 <main+0x318>)
 800232a:	e9c3 0100 	strd	r0, r1, [r3]
	t_diff = traject_us / 1000000.00;
 800232e:	4b84      	ldr	r3, [pc, #528]	; (8002540 <main+0x308>)
 8002330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002334:	4610      	mov	r0, r2
 8002336:	4619      	mov	r1, r3
 8002338:	f7fe f8d4 	bl	80004e4 <__aeabi_ul2d>
 800233c:	a37a      	add	r3, pc, #488	; (adr r3, 8002528 <main+0x2f0>)
 800233e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002342:	f7fe fa2f 	bl	80007a4 <__aeabi_ddiv>
 8002346:	4602      	mov	r2, r0
 8002348:	460b      	mov	r3, r1
 800234a:	4610      	mov	r0, r2
 800234c:	4619      	mov	r1, r3
 800234e:	4b81      	ldr	r3, [pc, #516]	; (8002554 <main+0x31c>)
 8002350:	e9c3 0100 	strd	r0, r1, [r3]

	hmodbus.huart = &huart2;
 8002354:	4a80      	ldr	r2, [pc, #512]	; (8002558 <main+0x320>)
 8002356:	4b81      	ldr	r3, [pc, #516]	; (800255c <main+0x324>)
 8002358:	60d3      	str	r3, [r2, #12]
	hmodbus.htim = &htim11;
 800235a:	4a7f      	ldr	r2, [pc, #508]	; (8002558 <main+0x320>)
 800235c:	4b80      	ldr	r3, [pc, #512]	; (8002560 <main+0x328>)
 800235e:	6113      	str	r3, [r2, #16]
	hmodbus.slaveAddress = 0x15;
 8002360:	4a7d      	ldr	r2, [pc, #500]	; (8002558 <main+0x320>)
 8002362:	2315      	movs	r3, #21
 8002364:	7013      	strb	r3, [r2, #0]
	hmodbus.RegisterSize = 200;
 8002366:	4a7c      	ldr	r2, [pc, #496]	; (8002558 <main+0x320>)
 8002368:	23c8      	movs	r3, #200	; 0xc8
 800236a:	6093      	str	r3, [r2, #8]
	Modbus_init(&hmodbus, registerFrame);
 800236c:	497d      	ldr	r1, [pc, #500]	; (8002564 <main+0x32c>)
 800236e:	487a      	ldr	r0, [pc, #488]	; (8002558 <main+0x320>)
 8002370:	f7fe fef6 	bl	8001160 <Modbus_init>

	struct BaseSystemBit BaseSystemStatusData = { .SetPickTray = 1,
 8002374:	4b7c      	ldr	r3, [pc, #496]	; (8002568 <main+0x330>)
 8002376:	f107 0564 	add.w	r5, r7, #100	; 0x64
 800237a:	461c      	mov	r4, r3
 800237c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800237e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002380:	6823      	ldr	r3, [r4, #0]
 8002382:	602b      	str	r3, [r5, #0]
			.SetPlaceTray = 2, .Home = 4, .RunTrayMode = 8, .RunPointMode = 16 };

	struct EndEffectorStatusBit EndEffectorStatusData = { .LaserOff = 0,
 8002384:	4b79      	ldr	r3, [pc, #484]	; (800256c <main+0x334>)
 8002386:	f107 0550 	add.w	r5, r7, #80	; 0x50
 800238a:	461c      	mov	r4, r3
 800238c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800238e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002390:	6823      	ldr	r3, [r4, #0]
 8002392:	602b      	str	r3, [r5, #0]
			.LaserOn = 1, .GripperPower = 2, .GripperPicking = 6,
			.GripperPlacing = 10 };

	struct yaxisMovingStatusBit yaxisMovingStatusData =
 8002394:	4b76      	ldr	r3, [pc, #472]	; (8002570 <main+0x338>)
 8002396:	f107 0538 	add.w	r5, r7, #56	; 0x38
 800239a:	461c      	mov	r4, r3
 800239c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800239e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80023a4:	e885 0003 	stmia.w	r5, {r0, r1}
			{ .JogPick = 1, .JogPlease = 2, .Home = 4, .GoPick = 8, .GoPlace =
					16, .Gopoint = 32 };

	struct xaxisMovingStatusBit xaxisMovingStatusData = { .Home = 1, .Run = 2,
 80023a8:	4b72      	ldr	r3, [pc, #456]	; (8002574 <main+0x33c>)
 80023aa:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80023ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			.JogLeft = 4, .JogRight = 8 };

	x_axis_Actual_Position= 0;
 80023b4:	4a6b      	ldr	r2, [pc, #428]	; (8002564 <main+0x32c>)
 80023b6:	2300      	movs	r3, #0
 80023b8:	f8a2 3088 	strh.w	r3, [r2, #136]	; 0x88
	x_axis_Target_Speed= 2500;
 80023bc:	4a69      	ldr	r2, [pc, #420]	; (8002564 <main+0x32c>)
 80023be:	f640 13c4 	movw	r3, #2500	; 0x9c4
 80023c2:	f8a2 3084 	strh.w	r3, [r2, #132]	; 0x84
	x_axis_Target_Acceleration_Time= 2;
 80023c6:	4a67      	ldr	r2, [pc, #412]	; (8002564 <main+0x32c>)
 80023c8:	2302      	movs	r3, #2
 80023ca:	f8a2 3086 	strh.w	r3, [r2, #134]	; 0x86

		static uint64_t timestamp_traject = 0;
		static uint64_t timestamp_heartbeat = 0;
		static uint64_t timestamp_Endeffecter = 0;
//		static uint64_t timestamp_wait = 0;
		int64_t GetTicku = micros();
 80023ce:	f001 f8ef 	bl	80035b0 <micros>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78

		Modbus_Protocal_Worker();
 80023da:	f7fe ff4d 	bl	8001278 <Modbus_Protocal_Worker>

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		if (HAL_GetTick() >= timestamp_heartbeat) {
 80023de:	f002 fb3f 	bl	8004a60 <HAL_GetTick>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2200      	movs	r2, #0
 80023e6:	4698      	mov	r8, r3
 80023e8:	4691      	mov	r9, r2
 80023ea:	4b63      	ldr	r3, [pc, #396]	; (8002578 <main+0x340>)
 80023ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f0:	4590      	cmp	r8, r2
 80023f2:	eb79 0303 	sbcs.w	r3, r9, r3
 80023f6:	d323      	bcc.n	8002440 <main+0x208>
			timestamp_heartbeat = HAL_GetTick() + 200;
 80023f8:	f002 fb32 	bl	8004a60 <HAL_GetTick>
 80023fc:	4603      	mov	r3, r0
 80023fe:	33c8      	adds	r3, #200	; 0xc8
 8002400:	2200      	movs	r2, #0
 8002402:	623b      	str	r3, [r7, #32]
 8002404:	627a      	str	r2, [r7, #36]	; 0x24
 8002406:	4b5c      	ldr	r3, [pc, #368]	; (8002578 <main+0x340>)
 8002408:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800240c:	e9c3 1200 	strd	r1, r2, [r3]

			Heartbeat_Protocol= 22881;
 8002410:	4a54      	ldr	r2, [pc, #336]	; (8002564 <main+0x32c>)
 8002412:	f645 1361 	movw	r3, #22881	; 0x5961
 8002416:	8013      	strh	r3, [r2, #0]

			y_axis_Actual_Position= (int32_t)(PosY* 10);
 8002418:	4b58      	ldr	r3, [pc, #352]	; (800257c <main+0x344>)
 800241a:	edd3 7a00 	vldr	s15, [r3]
 800241e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002426:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800242a:	ee17 3a90 	vmov	r3, s15
 800242e:	b29b      	uxth	r3, r3
 8002430:	4a4c      	ldr	r2, [pc, #304]	; (8002564 <main+0x32c>)
 8002432:	8453      	strh	r3, [r2, #34]	; 0x22
			y_axis_Actual_Speed= 0;
 8002434:	4a4b      	ldr	r2, [pc, #300]	; (8002564 <main+0x32c>)
 8002436:	2300      	movs	r3, #0
 8002438:	8493      	strh	r3, [r2, #36]	; 0x24
			y_axis_Actual_Acceleration= 0;
 800243a:	4a4a      	ldr	r2, [pc, #296]	; (8002564 <main+0x32c>)
 800243c:	2300      	movs	r3, #0
 800243e:	84d3      	strh	r3, [r2, #38]	; 0x26
//		case 6:
//			EndEffector_Event(Test_Stop);
//			state_laser_test = 0;
//		}

		switch (State) {
 8002440:	4b4f      	ldr	r3, [pc, #316]	; (8002580 <main+0x348>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b08      	cmp	r3, #8
 8002446:	f200 8484 	bhi.w	8002d52 <main+0xb1a>
 800244a:	a201      	add	r2, pc, #4	; (adr r2, 8002450 <main+0x218>)
 800244c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002450:	08002475 	.word	0x08002475
 8002454:	0800247f 	.word	0x0800247f
 8002458:	08002499 	.word	0x08002499
 800245c:	0800272d 	.word	0x0800272d
 8002460:	08002733 	.word	0x08002733
 8002464:	0800288d 	.word	0x0800288d
 8002468:	08002739 	.word	0x08002739
 800246c:	08002c59 	.word	0x08002c59
 8002470:	08002c61 	.word	0x08002c61

		case INIT:
			State = INIT_HOMING;
 8002474:	4a42      	ldr	r2, [pc, #264]	; (8002580 <main+0x348>)
 8002476:	2301      	movs	r3, #1
 8002478:	7013      	strb	r3, [r2, #0]
			break;
 800247a:	f000 bc6a 	b.w	8002d52 <main+0xb1a>

		case INIT_HOMING:
			y_axis_Moving_Status= yaxisMovingStatusData.Home;
 800247e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002480:	b29b      	uxth	r3, r3
 8002482:	4a38      	ldr	r2, [pc, #224]	; (8002564 <main+0x32c>)
 8002484:	8413      	strh	r3, [r2, #32]
			x_axis_Moving_Status = xaxisMovingStatusData.Home;
 8002486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002488:	b29b      	uxth	r3, r3
 800248a:	4a36      	ldr	r2, [pc, #216]	; (8002564 <main+0x32c>)
 800248c:	f8a2 3080 	strh.w	r3, [r2, #128]	; 0x80
			Init_Homing();
 8002490:	f7fe fd30 	bl	8000ef4 <Init_Homing>

			break;
 8002494:	f000 bc5d 	b.w	8002d52 <main+0xb1a>

			case IDLE: //HOME

			if (HAL_GetTick() >= timestamp_Endeffecter) {
 8002498:	f002 fae2 	bl	8004a60 <HAL_GetTick>
 800249c:	4603      	mov	r3, r0
 800249e:	2200      	movs	r2, #0
 80024a0:	469a      	mov	sl, r3
 80024a2:	4693      	mov	fp, r2
 80024a4:	4b37      	ldr	r3, [pc, #220]	; (8002584 <main+0x34c>)
 80024a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024aa:	4592      	cmp	sl, r2
 80024ac:	eb7b 0303 	sbcs.w	r3, fp, r3
 80024b0:	d329      	bcc.n	8002506 <main+0x2ce>
				timestamp_Endeffecter = HAL_GetTick() + 1000;
 80024b2:	f002 fad5 	bl	8004a60 <HAL_GetTick>
 80024b6:	4603      	mov	r3, r0
 80024b8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80024bc:	2200      	movs	r2, #0
 80024be:	61bb      	str	r3, [r7, #24]
 80024c0:	61fa      	str	r2, [r7, #28]
 80024c2:	4b30      	ldr	r3, [pc, #192]	; (8002584 <main+0x34c>)
 80024c4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80024c8:	e9c3 1200 	strd	r1, r2, [r3]
				if (End_Effector_Status == EndEffectorStatusData.LaserOn) {
 80024cc:	4b25      	ldr	r3, [pc, #148]	; (8002564 <main+0x32c>)
 80024ce:	889b      	ldrh	r3, [r3, #4]
 80024d0:	461a      	mov	r2, r3
 80024d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d103      	bne.n	80024e0 <main+0x2a8>
					EndEffector_Event(Test_Start);
 80024d8:	2001      	movs	r0, #1
 80024da:	f7ff f94b 	bl	8001774 <EndEffector_Event>
 80024de:	e012      	b.n	8002506 <main+0x2ce>
				} else if(End_Effector_Status == EndEffectorStatusData.LaserOff) {
 80024e0:	4b20      	ldr	r3, [pc, #128]	; (8002564 <main+0x32c>)
 80024e2:	889b      	ldrh	r3, [r3, #4]
 80024e4:	461a      	mov	r2, r3
 80024e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d103      	bne.n	80024f4 <main+0x2bc>
					EndEffector_Event(Test_Stop);
 80024ec:	2002      	movs	r0, #2
 80024ee:	f7ff f941 	bl	8001774 <EndEffector_Event>
 80024f2:	e008      	b.n	8002506 <main+0x2ce>
				} else if (End_Effector_Status == EndEffectorStatusData.GripperPower) {
 80024f4:	4b1b      	ldr	r3, [pc, #108]	; (8002564 <main+0x32c>)
 80024f6:	889b      	ldrh	r3, [r3, #4]
 80024f8:	461a      	mov	r2, r3
 80024fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d102      	bne.n	8002506 <main+0x2ce>
					EndEffector_Event(Run_Mode);
 8002500:	2006      	movs	r0, #6
 8002502:	f7ff f937 	bl	8001774 <EndEffector_Event>
				}
			}

			if (End_Effector_Status == EndEffectorStatusData.GripperPicking) {
 8002506:	4b17      	ldr	r3, [pc, #92]	; (8002564 <main+0x32c>)
 8002508:	889b      	ldrh	r3, [r3, #4]
 800250a:	461a      	mov	r2, r3
 800250c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800250e:	429a      	cmp	r2, r3
 8002510:	d13a      	bne.n	8002588 <main+0x350>
//				EndEffector_Event(Run_Mode);
//				HAL_Delay(300);
				EndEffector_Event(Pick);
 8002512:	2008      	movs	r0, #8
 8002514:	f7ff f92e 	bl	8001774 <EndEffector_Event>
				End_Effector_Status = EndEffectorStatusData.GripperPower;
 8002518:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800251a:	b29b      	uxth	r3, r3
 800251c:	4a11      	ldr	r2, [pc, #68]	; (8002564 <main+0x32c>)
 800251e:	8093      	strh	r3, [r2, #4]
 8002520:	e03f      	b.n	80025a2 <main+0x36a>
 8002522:	bf00      	nop
 8002524:	f3af 8000 	nop.w
 8002528:	00000000 	.word	0x00000000
 800252c:	412e8480 	.word	0x412e8480
 8002530:	20000500 	.word	0x20000500
 8002534:	200005b4 	.word	0x200005b4
 8002538:	2000044c 	.word	0x2000044c
 800253c:	20000668 	.word	0x20000668
 8002540:	20000238 	.word	0x20000238
 8002544:	20000248 	.word	0x20000248
 8002548:	20000250 	.word	0x20000250
 800254c:	20000258 	.word	0x20000258
 8002550:	20000260 	.word	0x20000260
 8002554:	20000268 	.word	0x20000268
 8002558:	20000950 	.word	0x20000950
 800255c:	200007d0 	.word	0x200007d0
 8002560:	2000071c 	.word	0x2000071c
 8002564:	20000e28 	.word	0x20000e28
 8002568:	0800a91c 	.word	0x0800a91c
 800256c:	0800a930 	.word	0x0800a930
 8002570:	0800a944 	.word	0x0800a944
 8002574:	0800a95c 	.word	0x0800a95c
 8002578:	20001080 	.word	0x20001080
 800257c:	20000fd0 	.word	0x20000fd0
 8002580:	20000270 	.word	0x20000270
 8002584:	20001088 	.word	0x20001088
			} else if (End_Effector_Status == EndEffectorStatusData.GripperPlacing) {
 8002588:	4baf      	ldr	r3, [pc, #700]	; (8002848 <main+0x610>)
 800258a:	889b      	ldrh	r3, [r3, #4]
 800258c:	461a      	mov	r2, r3
 800258e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002590:	429a      	cmp	r2, r3
 8002592:	d106      	bne.n	80025a2 <main+0x36a>
//				EndEffector_Event(Run_Mode);
//				HAL_Delay(300);
				EndEffector_Event(Place);
 8002594:	200a      	movs	r0, #10
 8002596:	f7ff f8ed 	bl	8001774 <EndEffector_Event>
				End_Effector_Status = EndEffectorStatusData.GripperPower;
 800259a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800259c:	b29b      	uxth	r3, r3
 800259e:	4aaa      	ldr	r2, [pc, #680]	; (8002848 <main+0x610>)
 80025a0:	8093      	strh	r3, [r2, #4]
			}

			if(Base_System_Status == BaseSystemStatusData.SetPickTray) {
 80025a2:	4ba9      	ldr	r3, [pc, #676]	; (8002848 <main+0x610>)
 80025a4:	885b      	ldrh	r3, [r3, #2]
 80025a6:	461a      	mov	r2, r3
 80025a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d114      	bne.n	80025d8 <main+0x3a0>
				End_Effector_Status = EndEffectorStatusData.LaserOn;
 80025ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	4aa5      	ldr	r2, [pc, #660]	; (8002848 <main+0x610>)
 80025b4:	8093      	strh	r3, [r2, #4]
				EndEffector_Event(Test_Start);
 80025b6:	2001      	movs	r0, #1
 80025b8:	f7ff f8dc 	bl	8001774 <EndEffector_Event>
				Base_System_Status = 0;
 80025bc:	4aa2      	ldr	r2, [pc, #648]	; (8002848 <main+0x610>)
 80025be:	2300      	movs	r3, #0
 80025c0:	8053      	strh	r3, [r2, #2]
				y_axis_Moving_Status = yaxisMovingStatusData.JogPick;
 80025c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	4aa0      	ldr	r2, [pc, #640]	; (8002848 <main+0x610>)
 80025c8:	8413      	strh	r3, [r2, #32]
				TRAY_STATUS = PICK;
 80025ca:	4aa0      	ldr	r2, [pc, #640]	; (800284c <main+0x614>)
 80025cc:	2300      	movs	r3, #0
 80025ce:	7013      	strb	r3, [r2, #0]
				State = SETPICKTRAY;
 80025d0:	4a9f      	ldr	r2, [pc, #636]	; (8002850 <main+0x618>)
 80025d2:	2303      	movs	r3, #3
 80025d4:	7013      	strb	r3, [r2, #0]
 80025d6:	e019      	b.n	800260c <main+0x3d4>
			} else if(Base_System_Status == BaseSystemStatusData.SetPlaceTray) {
 80025d8:	4b9b      	ldr	r3, [pc, #620]	; (8002848 <main+0x610>)
 80025da:	885b      	ldrh	r3, [r3, #2]
 80025dc:	461a      	mov	r2, r3
 80025de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d113      	bne.n	800260c <main+0x3d4>
				End_Effector_Status = EndEffectorStatusData.LaserOn;
 80025e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	4a97      	ldr	r2, [pc, #604]	; (8002848 <main+0x610>)
 80025ea:	8093      	strh	r3, [r2, #4]
				EndEffector_Event(Test_Start);
 80025ec:	2001      	movs	r0, #1
 80025ee:	f7ff f8c1 	bl	8001774 <EndEffector_Event>
				Base_System_Status = 0;
 80025f2:	4a95      	ldr	r2, [pc, #596]	; (8002848 <main+0x610>)
 80025f4:	2300      	movs	r3, #0
 80025f6:	8053      	strh	r3, [r2, #2]
				y_axis_Moving_Status = yaxisMovingStatusData.JogPlease;
 80025f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	4a92      	ldr	r2, [pc, #584]	; (8002848 <main+0x610>)
 80025fe:	8413      	strh	r3, [r2, #32]
				TRAY_STATUS = PLACE;
 8002600:	4a92      	ldr	r2, [pc, #584]	; (800284c <main+0x614>)
 8002602:	2301      	movs	r3, #1
 8002604:	7013      	strb	r3, [r2, #0]
				State = SETPLACETRAY;
 8002606:	4a92      	ldr	r2, [pc, #584]	; (8002850 <main+0x618>)
 8002608:	2304      	movs	r3, #4
 800260a:	7013      	strb	r3, [r2, #0]
			}

			if(Base_System_Status == BaseSystemStatusData.RunPointMode) {
 800260c:	4b8e      	ldr	r3, [pc, #568]	; (8002848 <main+0x610>)
 800260e:	885b      	ldrh	r3, [r3, #2]
 8002610:	461a      	mov	r2, r3
 8002612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002614:	429a      	cmp	r2, r3
 8002616:	d166      	bne.n	80026e6 <main+0x4ae>
				Base_System_Status = 0;
 8002618:	4a8b      	ldr	r2, [pc, #556]	; (8002848 <main+0x610>)
 800261a:	2300      	movs	r3, #0
 800261c:	8053      	strh	r3, [r2, #2]
//				EndEffector_Event(Run_Mode);
				x_axis_Target_Position = Goal_Point_x;
 800261e:	4b8a      	ldr	r3, [pc, #552]	; (8002848 <main+0x610>)
 8002620:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8002624:	4a88      	ldr	r2, [pc, #544]	; (8002848 <main+0x610>)
 8002626:	f8a2 3082 	strh.w	r3, [r2, #130]	; 0x82
				x_axis_Moving_Status = xaxisMovingStatusData.Run;
 800262a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800262c:	b29b      	uxth	r3, r3
 800262e:	4a86      	ldr	r2, [pc, #536]	; (8002848 <main+0x610>)
 8002630:	f8a2 3080 	strh.w	r3, [r2, #128]	; 0x80

				pos_i = PosY;
 8002634:	4b87      	ldr	r3, [pc, #540]	; (8002854 <main+0x61c>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	4b87      	ldr	r3, [pc, #540]	; (8002858 <main+0x620>)
 800263a:	601a      	str	r2, [r3, #0]

				if(Goal_Point_y >= 0 && Goal_Point_y <= 3500) {
 800263c:	4b82      	ldr	r3, [pc, #520]	; (8002848 <main+0x610>)
 800263e:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 8002642:	f640 53ac 	movw	r3, #3500	; 0xdac
 8002646:	429a      	cmp	r2, r3
 8002648:	d80e      	bhi.n	8002668 <main+0x430>
					pos_f = (float)Goal_Point_y/10;
 800264a:	4b7f      	ldr	r3, [pc, #508]	; (8002848 <main+0x610>)
 800264c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8002650:	ee07 3a90 	vmov	s15, r3
 8002654:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002658:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800265c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002660:	4b7e      	ldr	r3, [pc, #504]	; (800285c <main+0x624>)
 8002662:	edc3 7a00 	vstr	s15, [r3]
 8002666:	e01e      	b.n	80026a6 <main+0x46e>
				} else if(Goal_Point_y >= 65535-3500 && Goal_Point_y <= 65535) {
 8002668:	4b77      	ldr	r3, [pc, #476]	; (8002848 <main+0x610>)
 800266a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 800266e:	f24f 2352 	movw	r3, #62034	; 0xf252
 8002672:	429a      	cmp	r2, r3
 8002674:	d917      	bls.n	80026a6 <main+0x46e>
					pos_f = -(float)(65536%Goal_Point_y)/10;
 8002676:	4b74      	ldr	r3, [pc, #464]	; (8002848 <main+0x610>)
 8002678:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800267c:	4619      	mov	r1, r3
 800267e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002682:	fb92 f3f1 	sdiv	r3, r2, r1
 8002686:	fb01 f303 	mul.w	r3, r1, r3
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	ee07 3a90 	vmov	s15, r3
 8002690:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002694:	eeb1 7a67 	vneg.f32	s14, s15
 8002698:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800269c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026a0:	4b6e      	ldr	r3, [pc, #440]	; (800285c <main+0x624>)
 80026a2:	edc3 7a00 	vstr	s15, [r3]
				}

				Trajectory_Gen(pos_i, pos_f, Max_Velocity, Max_Acceleration);
 80026a6:	4b6c      	ldr	r3, [pc, #432]	; (8002858 <main+0x620>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd fef8 	bl	80004a0 <__aeabi_f2d>
 80026b0:	4604      	mov	r4, r0
 80026b2:	460d      	mov	r5, r1
 80026b4:	4b69      	ldr	r3, [pc, #420]	; (800285c <main+0x624>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd fef1 	bl	80004a0 <__aeabi_f2d>
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	ed9f 3b59 	vldr	d3, [pc, #356]	; 8002828 <main+0x5f0>
 80026c6:	ed9f 2b5a 	vldr	d2, [pc, #360]	; 8002830 <main+0x5f8>
 80026ca:	ec43 2b11 	vmov	d1, r2, r3
 80026ce:	ec45 4b10 	vmov	d0, r4, r5
 80026d2:	f001 f945 	bl	8003960 <Trajectory_Gen>

				y_axis_Moving_Status = yaxisMovingStatusData.Gopoint;
 80026d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026d8:	b29b      	uxth	r3, r3
 80026da:	4a5b      	ldr	r2, [pc, #364]	; (8002848 <main+0x610>)
 80026dc:	8413      	strh	r3, [r2, #32]
				State = RUNPOINTMODE;
 80026de:	4a5c      	ldr	r2, [pc, #368]	; (8002850 <main+0x618>)
 80026e0:	2306      	movs	r3, #6
 80026e2:	7013      	strb	r3, [r2, #0]
 80026e4:	e014      	b.n	8002710 <main+0x4d8>

			} else if(Base_System_Status == BaseSystemStatusData.RunTrayMode) {
 80026e6:	4b58      	ldr	r3, [pc, #352]	; (8002848 <main+0x610>)
 80026e8:	885b      	ldrh	r3, [r3, #2]
 80026ea:	461a      	mov	r2, r3
 80026ec:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d10e      	bne.n	8002710 <main+0x4d8>
				Base_System_Status = 0;
 80026f2:	4a55      	ldr	r2, [pc, #340]	; (8002848 <main+0x610>)
 80026f4:	2300      	movs	r3, #0
 80026f6:	8053      	strh	r3, [r2, #2]
				position_index = 0;
 80026f8:	4a59      	ldr	r2, [pc, #356]	; (8002860 <main+0x628>)
 80026fa:	2300      	movs	r3, #0
 80026fc:	6013      	str	r3, [r2, #0]

				State = RUNTRAYMODE;
 80026fe:	4a54      	ldr	r2, [pc, #336]	; (8002850 <main+0x618>)
 8002700:	2305      	movs	r3, #5
 8002702:	7013      	strb	r3, [r2, #0]
				State_Control = TRAJECTGEN;
 8002704:	4a57      	ldr	r2, [pc, #348]	; (8002864 <main+0x62c>)
 8002706:	2300      	movs	r3, #0
 8002708:	7013      	strb	r3, [r2, #0]
				State_RUNTRAYMODE = GOPICK;
 800270a:	4a57      	ldr	r2, [pc, #348]	; (8002868 <main+0x630>)
 800270c:	2300      	movs	r3, #0
 800270e:	7013      	strb	r3, [r2, #0]
			}

			if(Base_System_Status == BaseSystemStatusData.Home) {
 8002710:	4b4d      	ldr	r3, [pc, #308]	; (8002848 <main+0x610>)
 8002712:	885b      	ldrh	r3, [r3, #2]
 8002714:	461a      	mov	r2, r3
 8002716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002718:	429a      	cmp	r2, r3
 800271a:	f040 8317 	bne.w	8002d4c <main+0xb14>
				Base_System_Status = 0;
 800271e:	4a4a      	ldr	r2, [pc, #296]	; (8002848 <main+0x610>)
 8002720:	2300      	movs	r3, #0
 8002722:	8053      	strh	r3, [r2, #2]
				State = INIT_HOMING;
 8002724:	4a4a      	ldr	r2, [pc, #296]	; (8002850 <main+0x618>)
 8002726:	2301      	movs	r3, #1
 8002728:	7013      	strb	r3, [r2, #0]
			}
			break;
 800272a:	e30f      	b.n	8002d4c <main+0xb14>

			case SETPICKTRAY:
			JoyStickControl();
 800272c:	f7ff f93c 	bl	80019a8 <JoyStickControl>
			break;
 8002730:	e30f      	b.n	8002d52 <main+0xb1a>

			case SETPLACETRAY:
			JoyStickControl();
 8002732:	f7ff f939 	bl	80019a8 <JoyStickControl>
			break;
 8002736:	e30c      	b.n	8002d52 <main+0xb1a>

			case RUNPOINTMODE:
			if (GetTicku >= timestamp_traject) {
 8002738:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800273c:	4b4b      	ldr	r3, [pc, #300]	; (800286c <main+0x634>)
 800273e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002742:	4290      	cmp	r0, r2
 8002744:	eb71 0303 	sbcs.w	r3, r1, r3
 8002748:	d31f      	bcc.n	800278a <main+0x552>
				timestamp_traject = GetTicku + traject_us;
 800274a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800274e:	4b48      	ldr	r3, [pc, #288]	; (8002870 <main+0x638>)
 8002750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002754:	1884      	adds	r4, r0, r2
 8002756:	613c      	str	r4, [r7, #16]
 8002758:	eb41 0303 	adc.w	r3, r1, r3
 800275c:	617b      	str	r3, [r7, #20]
 800275e:	4b43      	ldr	r3, [pc, #268]	; (800286c <main+0x634>)
 8002760:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002764:	e9c3 1200 	strd	r1, r2, [r3]
				Trajectory_Eva();
 8002768:	f001 fa4e 	bl	8003c08 <Trajectory_Eva>
				read_pos();
 800276c:	f7fe fb72 	bl	8000e54 <read_pos>
				PID(x);
 8002770:	4b40      	ldr	r3, [pc, #256]	; (8002874 <main+0x63c>)
 8002772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f7fe f999 	bl	8000ab0 <__aeabi_d2f>
 800277e:	4603      	mov	r3, r0
 8002780:	ee00 3a10 	vmov	s0, r3
 8002784:	f000 ff50 	bl	8003628 <PID>
				pos_i = PosY;
				y_axis_Moving_Status = 0;

				State = IDLE;
			}
			break;
 8002788:	e2e3      	b.n	8002d52 <main+0xb1a>
			} else if (pos_f - PosY <= Boundary && pos_f - PosY >= -Boundary ) {
 800278a:	4b34      	ldr	r3, [pc, #208]	; (800285c <main+0x624>)
 800278c:	ed93 7a00 	vldr	s14, [r3]
 8002790:	4b30      	ldr	r3, [pc, #192]	; (8002854 <main+0x61c>)
 8002792:	edd3 7a00 	vldr	s15, [r3]
 8002796:	ee77 7a67 	vsub.f32	s15, s14, s15
 800279a:	ee17 0a90 	vmov	r0, s15
 800279e:	f7fd fe7f 	bl	80004a0 <__aeabi_f2d>
 80027a2:	a325      	add	r3, pc, #148	; (adr r3, 8002838 <main+0x600>)
 80027a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a8:	f7fe f94e 	bl	8000a48 <__aeabi_dcmple>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d100      	bne.n	80027b4 <main+0x57c>
			break;
 80027b2:	e2ce      	b.n	8002d52 <main+0xb1a>
			} else if (pos_f - PosY <= Boundary && pos_f - PosY >= -Boundary ) {
 80027b4:	4b29      	ldr	r3, [pc, #164]	; (800285c <main+0x624>)
 80027b6:	ed93 7a00 	vldr	s14, [r3]
 80027ba:	4b26      	ldr	r3, [pc, #152]	; (8002854 <main+0x61c>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c4:	ee17 0a90 	vmov	r0, s15
 80027c8:	f7fd fe6a 	bl	80004a0 <__aeabi_f2d>
 80027cc:	a31c      	add	r3, pc, #112	; (adr r3, 8002840 <main+0x608>)
 80027ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d2:	f7fe f943 	bl	8000a5c <__aeabi_dcmpge>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d100      	bne.n	80027de <main+0x5a6>
			break;
 80027dc:	e2b9      	b.n	8002d52 <main+0xb1a>
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80027de:	4b26      	ldr	r3, [pc, #152]	; (8002878 <main+0x640>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2300      	movs	r3, #0
 80027e4:	6353      	str	r3, [r2, #52]	; 0x34
				Intregral = 0;
 80027e6:	4a25      	ldr	r2, [pc, #148]	; (800287c <main+0x644>)
 80027e8:	f04f 0300 	mov.w	r3, #0
 80027ec:	6013      	str	r3, [r2, #0]
				Dutyfeedback = 0;
 80027ee:	4a24      	ldr	r2, [pc, #144]	; (8002880 <main+0x648>)
 80027f0:	f04f 0300 	mov.w	r3, #0
 80027f4:	6013      	str	r3, [r2, #0]
				v = 0;
 80027f6:	4923      	ldr	r1, [pc, #140]	; (8002884 <main+0x64c>)
 80027f8:	f04f 0200 	mov.w	r2, #0
 80027fc:	f04f 0300 	mov.w	r3, #0
 8002800:	e9c1 2300 	strd	r2, r3, [r1]
				a = 0;
 8002804:	4920      	ldr	r1, [pc, #128]	; (8002888 <main+0x650>)
 8002806:	f04f 0200 	mov.w	r2, #0
 800280a:	f04f 0300 	mov.w	r3, #0
 800280e:	e9c1 2300 	strd	r2, r3, [r1]
				pos_i = PosY;
 8002812:	4b10      	ldr	r3, [pc, #64]	; (8002854 <main+0x61c>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	4b10      	ldr	r3, [pc, #64]	; (8002858 <main+0x620>)
 8002818:	601a      	str	r2, [r3, #0]
				y_axis_Moving_Status = 0;
 800281a:	4a0b      	ldr	r2, [pc, #44]	; (8002848 <main+0x610>)
 800281c:	2300      	movs	r3, #0
 800281e:	8413      	strh	r3, [r2, #32]
				State = IDLE;
 8002820:	4a0b      	ldr	r2, [pc, #44]	; (8002850 <main+0x618>)
 8002822:	2302      	movs	r3, #2
 8002824:	7013      	strb	r3, [r2, #0]
			break;
 8002826:	e294      	b.n	8002d52 <main+0xb1a>
 8002828:	00000000 	.word	0x00000000
 800282c:	40b04100 	.word	0x40b04100
 8002830:	00000000 	.word	0x00000000
 8002834:	408d8800 	.word	0x408d8800
 8002838:	9999999a 	.word	0x9999999a
 800283c:	3fc99999 	.word	0x3fc99999
 8002840:	9999999a 	.word	0x9999999a
 8002844:	bfc99999 	.word	0xbfc99999
 8002848:	20000e28 	.word	0x20000e28
 800284c:	2000106a 	.word	0x2000106a
 8002850:	20000270 	.word	0x20000270
 8002854:	20000fd0 	.word	0x20000fd0
 8002858:	20000918 	.word	0x20000918
 800285c:	2000091c 	.word	0x2000091c
 8002860:	20001064 	.word	0x20001064
 8002864:	20001069 	.word	0x20001069
 8002868:	20001068 	.word	0x20001068
 800286c:	20001090 	.word	0x20001090
 8002870:	20000238 	.word	0x20000238
 8002874:	20000928 	.word	0x20000928
 8002878:	2000044c 	.word	0x2000044c
 800287c:	20000944 	.word	0x20000944
 8002880:	20000940 	.word	0x20000940
 8002884:	20000930 	.word	0x20000930
 8002888:	20000938 	.word	0x20000938

			case RUNTRAYMODE:
			switch (State_RUNTRAYMODE) {
 800288c:	4bac      	ldr	r3, [pc, #688]	; (8002b40 <main+0x908>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <main+0x664>
 8002894:	2b01      	cmp	r3, #1
 8002896:	f000 80d5 	beq.w	8002a44 <main+0x80c>
					break;
				}
				break;
			}

			break;
 800289a:	e25a      	b.n	8002d52 <main+0xb1a>
				y_axis_Moving_Status = yaxisMovingStatusData.GoPick;
 800289c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800289e:	b29b      	uxth	r3, r3
 80028a0:	4aa8      	ldr	r2, [pc, #672]	; (8002b44 <main+0x90c>)
 80028a2:	8413      	strh	r3, [r2, #32]
				switch (State_Control) {
 80028a4:	4ba8      	ldr	r3, [pc, #672]	; (8002b48 <main+0x910>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <main+0x67a>
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d043      	beq.n	8002938 <main+0x700>
				break;
 80028b0:	e1d1      	b.n	8002c56 <main+0xa1e>
					pos_i = PosY;
 80028b2:	4ba6      	ldr	r3, [pc, #664]	; (8002b4c <main+0x914>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4ba6      	ldr	r3, [pc, #664]	; (8002b50 <main+0x918>)
 80028b8:	601a      	str	r2, [r3, #0]
					pos_f = Pick_Point_Y[position_index];
 80028ba:	4ba6      	ldr	r3, [pc, #664]	; (8002b54 <main+0x91c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4aa6      	ldr	r2, [pc, #664]	; (8002b58 <main+0x920>)
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	4413      	add	r3, r2
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	4ba5      	ldr	r3, [pc, #660]	; (8002b5c <main+0x924>)
 80028c8:	601a      	str	r2, [r3, #0]
					Trajectory_Gen(pos_i, pos_f, Max_Velocity, Max_Acceleration);
 80028ca:	4ba1      	ldr	r3, [pc, #644]	; (8002b50 <main+0x918>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fd fde6 	bl	80004a0 <__aeabi_f2d>
 80028d4:	4604      	mov	r4, r0
 80028d6:	460d      	mov	r5, r1
 80028d8:	4ba0      	ldr	r3, [pc, #640]	; (8002b5c <main+0x924>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4618      	mov	r0, r3
 80028de:	f7fd fddf 	bl	80004a0 <__aeabi_f2d>
 80028e2:	4602      	mov	r2, r0
 80028e4:	460b      	mov	r3, r1
 80028e6:	ed9f 3b8e 	vldr	d3, [pc, #568]	; 8002b20 <main+0x8e8>
 80028ea:	ed9f 2b8f 	vldr	d2, [pc, #572]	; 8002b28 <main+0x8f0>
 80028ee:	ec43 2b11 	vmov	d1, r2, r3
 80028f2:	ec45 4b10 	vmov	d0, r4, r5
 80028f6:	f001 f833 	bl	8003960 <Trajectory_Gen>
					if(x_axis_Moving_Status == 0) {
 80028fa:	4b92      	ldr	r3, [pc, #584]	; (8002b44 <main+0x90c>)
 80028fc:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8002900:	2b00      	cmp	r3, #0
 8002902:	f040 809d 	bne.w	8002a40 <main+0x808>
						x_axis_Target_Position= (int16_t)Pick_Point_X[position_index];
 8002906:	4b93      	ldr	r3, [pc, #588]	; (8002b54 <main+0x91c>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a95      	ldr	r2, [pc, #596]	; (8002b60 <main+0x928>)
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002918:	ee17 3a90 	vmov	r3, s15
 800291c:	b21b      	sxth	r3, r3
 800291e:	b29b      	uxth	r3, r3
 8002920:	4a88      	ldr	r2, [pc, #544]	; (8002b44 <main+0x90c>)
 8002922:	f8a2 3082 	strh.w	r3, [r2, #130]	; 0x82
						x_axis_Moving_Status = xaxisMovingStatusData.Run;
 8002926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002928:	b29b      	uxth	r3, r3
 800292a:	4a86      	ldr	r2, [pc, #536]	; (8002b44 <main+0x90c>)
 800292c:	f8a2 3080 	strh.w	r3, [r2, #128]	; 0x80
						State_Control = TRAJECTEVA_PID;
 8002930:	4a85      	ldr	r2, [pc, #532]	; (8002b48 <main+0x910>)
 8002932:	2301      	movs	r3, #1
 8002934:	7013      	strb	r3, [r2, #0]
					break;
 8002936:	e083      	b.n	8002a40 <main+0x808>
					if (GetTicku >= timestamp_traject) {
 8002938:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800293c:	4b89      	ldr	r3, [pc, #548]	; (8002b64 <main+0x92c>)
 800293e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002942:	4290      	cmp	r0, r2
 8002944:	eb71 0303 	sbcs.w	r3, r1, r3
 8002948:	d31f      	bcc.n	800298a <main+0x752>
						timestamp_traject = GetTicku + traject_us;
 800294a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800294e:	4b86      	ldr	r3, [pc, #536]	; (8002b68 <main+0x930>)
 8002950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002954:	1884      	adds	r4, r0, r2
 8002956:	60bc      	str	r4, [r7, #8]
 8002958:	eb41 0303 	adc.w	r3, r1, r3
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	4b81      	ldr	r3, [pc, #516]	; (8002b64 <main+0x92c>)
 8002960:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002964:	e9c3 1200 	strd	r1, r2, [r3]
						Trajectory_Eva();
 8002968:	f001 f94e 	bl	8003c08 <Trajectory_Eva>
						read_pos();
 800296c:	f7fe fa72 	bl	8000e54 <read_pos>
						PID(x);
 8002970:	4b7e      	ldr	r3, [pc, #504]	; (8002b6c <main+0x934>)
 8002972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002976:	4610      	mov	r0, r2
 8002978:	4619      	mov	r1, r3
 800297a:	f7fe f899 	bl	8000ab0 <__aeabi_d2f>
 800297e:	4603      	mov	r3, r0
 8002980:	ee00 3a10 	vmov	s0, r3
 8002984:	f000 fe50 	bl	8003628 <PID>
					break;
 8002988:	e05b      	b.n	8002a42 <main+0x80a>
					} else if (pos_f - PosY <= Boundary && pos_f - PosY >= -Boundary) {
 800298a:	4b74      	ldr	r3, [pc, #464]	; (8002b5c <main+0x924>)
 800298c:	ed93 7a00 	vldr	s14, [r3]
 8002990:	4b6e      	ldr	r3, [pc, #440]	; (8002b4c <main+0x914>)
 8002992:	edd3 7a00 	vldr	s15, [r3]
 8002996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800299a:	ee17 0a90 	vmov	r0, s15
 800299e:	f7fd fd7f 	bl	80004a0 <__aeabi_f2d>
 80029a2:	a363      	add	r3, pc, #396	; (adr r3, 8002b30 <main+0x8f8>)
 80029a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029a8:	f7fe f84e 	bl	8000a48 <__aeabi_dcmple>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d100      	bne.n	80029b4 <main+0x77c>
					break;
 80029b2:	e046      	b.n	8002a42 <main+0x80a>
					} else if (pos_f - PosY <= Boundary && pos_f - PosY >= -Boundary) {
 80029b4:	4b69      	ldr	r3, [pc, #420]	; (8002b5c <main+0x924>)
 80029b6:	ed93 7a00 	vldr	s14, [r3]
 80029ba:	4b64      	ldr	r3, [pc, #400]	; (8002b4c <main+0x914>)
 80029bc:	edd3 7a00 	vldr	s15, [r3]
 80029c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029c4:	ee17 0a90 	vmov	r0, s15
 80029c8:	f7fd fd6a 	bl	80004a0 <__aeabi_f2d>
 80029cc:	a35a      	add	r3, pc, #360	; (adr r3, 8002b38 <main+0x900>)
 80029ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d2:	f7fe f843 	bl	8000a5c <__aeabi_dcmpge>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d100      	bne.n	80029de <main+0x7a6>
					break;
 80029dc:	e031      	b.n	8002a42 <main+0x80a>
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80029de:	4b64      	ldr	r3, [pc, #400]	; (8002b70 <main+0x938>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	2300      	movs	r3, #0
 80029e4:	6353      	str	r3, [r2, #52]	; 0x34
						Intregral = 0;
 80029e6:	4a63      	ldr	r2, [pc, #396]	; (8002b74 <main+0x93c>)
 80029e8:	f04f 0300 	mov.w	r3, #0
 80029ec:	6013      	str	r3, [r2, #0]
						Dutyfeedback = 0;
 80029ee:	4a62      	ldr	r2, [pc, #392]	; (8002b78 <main+0x940>)
 80029f0:	f04f 0300 	mov.w	r3, #0
 80029f4:	6013      	str	r3, [r2, #0]
						v = 0;
 80029f6:	4961      	ldr	r1, [pc, #388]	; (8002b7c <main+0x944>)
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	f04f 0300 	mov.w	r3, #0
 8002a00:	e9c1 2300 	strd	r2, r3, [r1]
						a = 0;
 8002a04:	495e      	ldr	r1, [pc, #376]	; (8002b80 <main+0x948>)
 8002a06:	f04f 0200 	mov.w	r2, #0
 8002a0a:	f04f 0300 	mov.w	r3, #0
 8002a0e:	e9c1 2300 	strd	r2, r3, [r1]
						HAL_Delay(2200);
 8002a12:	f640 0098 	movw	r0, #2200	; 0x898
 8002a16:	f002 f82f 	bl	8004a78 <HAL_Delay>
						pos_i = PosY;
 8002a1a:	4b4c      	ldr	r3, [pc, #304]	; (8002b4c <main+0x914>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	4b4c      	ldr	r3, [pc, #304]	; (8002b50 <main+0x918>)
 8002a20:	601a      	str	r2, [r3, #0]
						pos_f = Place_Point_Y[position_index];
 8002a22:	4b4c      	ldr	r3, [pc, #304]	; (8002b54 <main+0x91c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a57      	ldr	r2, [pc, #348]	; (8002b84 <main+0x94c>)
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	4b4b      	ldr	r3, [pc, #300]	; (8002b5c <main+0x924>)
 8002a30:	601a      	str	r2, [r3, #0]
						State_Control = TRAJECTGEN;
 8002a32:	4a45      	ldr	r2, [pc, #276]	; (8002b48 <main+0x910>)
 8002a34:	2300      	movs	r3, #0
 8002a36:	7013      	strb	r3, [r2, #0]
						State_RUNTRAYMODE = GOPLACE;
 8002a38:	4a41      	ldr	r2, [pc, #260]	; (8002b40 <main+0x908>)
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	7013      	strb	r3, [r2, #0]
					break;
 8002a3e:	e000      	b.n	8002a42 <main+0x80a>
					break;
 8002a40:	bf00      	nop
				break;
 8002a42:	e108      	b.n	8002c56 <main+0xa1e>
				y_axis_Moving_Status = yaxisMovingStatusData.GoPlace;
 8002a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	4a3e      	ldr	r2, [pc, #248]	; (8002b44 <main+0x90c>)
 8002a4a:	8413      	strh	r3, [r2, #32]
				switch (State_Control) {
 8002a4c:	4b3e      	ldr	r3, [pc, #248]	; (8002b48 <main+0x910>)
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <main+0x822>
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d037      	beq.n	8002ac8 <main+0x890>
				break;
 8002a58:	e0fc      	b.n	8002c54 <main+0xa1c>
					Trajectory_Gen(pos_i, pos_f, Max_Velocity, Max_Acceleration);
 8002a5a:	4b3d      	ldr	r3, [pc, #244]	; (8002b50 <main+0x918>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fd fd1e 	bl	80004a0 <__aeabi_f2d>
 8002a64:	4604      	mov	r4, r0
 8002a66:	460d      	mov	r5, r1
 8002a68:	4b3c      	ldr	r3, [pc, #240]	; (8002b5c <main+0x924>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fd fd17 	bl	80004a0 <__aeabi_f2d>
 8002a72:	4602      	mov	r2, r0
 8002a74:	460b      	mov	r3, r1
 8002a76:	ed9f 3b2a 	vldr	d3, [pc, #168]	; 8002b20 <main+0x8e8>
 8002a7a:	ed9f 2b2b 	vldr	d2, [pc, #172]	; 8002b28 <main+0x8f0>
 8002a7e:	ec43 2b11 	vmov	d1, r2, r3
 8002a82:	ec45 4b10 	vmov	d0, r4, r5
 8002a86:	f000 ff6b 	bl	8003960 <Trajectory_Gen>
					if(x_axis_Moving_Status == 0) {
 8002a8a:	4b2e      	ldr	r3, [pc, #184]	; (8002b44 <main+0x90c>)
 8002a8c:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f040 80de 	bne.w	8002c52 <main+0xa1a>
						x_axis_Target_Position= (int16_t)Place_Point_X[position_index];
 8002a96:	4b2f      	ldr	r3, [pc, #188]	; (8002b54 <main+0x91c>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a3b      	ldr	r2, [pc, #236]	; (8002b88 <main+0x950>)
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4413      	add	r3, r2
 8002aa0:	edd3 7a00 	vldr	s15, [r3]
 8002aa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aa8:	ee17 3a90 	vmov	r3, s15
 8002aac:	b21b      	sxth	r3, r3
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	4a24      	ldr	r2, [pc, #144]	; (8002b44 <main+0x90c>)
 8002ab2:	f8a2 3082 	strh.w	r3, [r2, #130]	; 0x82
						x_axis_Moving_Status = xaxisMovingStatusData.Run;
 8002ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	4a22      	ldr	r2, [pc, #136]	; (8002b44 <main+0x90c>)
 8002abc:	f8a2 3080 	strh.w	r3, [r2, #128]	; 0x80
						State_Control = TRAJECTEVA_PID;
 8002ac0:	4a21      	ldr	r2, [pc, #132]	; (8002b48 <main+0x910>)
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	7013      	strb	r3, [r2, #0]
					break;
 8002ac6:	e0c4      	b.n	8002c52 <main+0xa1a>
					if (GetTicku >= timestamp_traject) {
 8002ac8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002acc:	4b25      	ldr	r3, [pc, #148]	; (8002b64 <main+0x92c>)
 8002ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad2:	4290      	cmp	r0, r2
 8002ad4:	eb71 0303 	sbcs.w	r3, r1, r3
 8002ad8:	d358      	bcc.n	8002b8c <main+0x954>
						timestamp_traject = GetTicku + traject_us;
 8002ada:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8002ade:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <main+0x930>)
 8002ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae4:	1884      	adds	r4, r0, r2
 8002ae6:	603c      	str	r4, [r7, #0]
 8002ae8:	eb41 0303 	adc.w	r3, r1, r3
 8002aec:	607b      	str	r3, [r7, #4]
 8002aee:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <main+0x92c>)
 8002af0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002af4:	e9c3 1200 	strd	r1, r2, [r3]
						Trajectory_Eva();
 8002af8:	f001 f886 	bl	8003c08 <Trajectory_Eva>
						read_pos();
 8002afc:	f7fe f9aa 	bl	8000e54 <read_pos>
						PID(x);
 8002b00:	4b1a      	ldr	r3, [pc, #104]	; (8002b6c <main+0x934>)
 8002b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b06:	4610      	mov	r0, r2
 8002b08:	4619      	mov	r1, r3
 8002b0a:	f7fd ffd1 	bl	8000ab0 <__aeabi_d2f>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	ee00 3a10 	vmov	s0, r3
 8002b14:	f000 fd88 	bl	8003628 <PID>
					break;
 8002b18:	e09c      	b.n	8002c54 <main+0xa1c>
 8002b1a:	bf00      	nop
 8002b1c:	f3af 8000 	nop.w
 8002b20:	00000000 	.word	0x00000000
 8002b24:	40b04100 	.word	0x40b04100
 8002b28:	00000000 	.word	0x00000000
 8002b2c:	408d8800 	.word	0x408d8800
 8002b30:	9999999a 	.word	0x9999999a
 8002b34:	3fc99999 	.word	0x3fc99999
 8002b38:	9999999a 	.word	0x9999999a
 8002b3c:	bfc99999 	.word	0xbfc99999
 8002b40:	20001068 	.word	0x20001068
 8002b44:	20000e28 	.word	0x20000e28
 8002b48:	20001069 	.word	0x20001069
 8002b4c:	20000fd0 	.word	0x20000fd0
 8002b50:	20000918 	.word	0x20000918
 8002b54:	20001064 	.word	0x20001064
 8002b58:	20000fd4 	.word	0x20000fd4
 8002b5c:	2000091c 	.word	0x2000091c
 8002b60:	20000ff8 	.word	0x20000ff8
 8002b64:	20001090 	.word	0x20001090
 8002b68:	20000238 	.word	0x20000238
 8002b6c:	20000928 	.word	0x20000928
 8002b70:	2000044c 	.word	0x2000044c
 8002b74:	20000944 	.word	0x20000944
 8002b78:	20000940 	.word	0x20000940
 8002b7c:	20000930 	.word	0x20000930
 8002b80:	20000938 	.word	0x20000938
 8002b84:	2000101c 	.word	0x2000101c
 8002b88:	20001040 	.word	0x20001040
					} else if (pos_f - PosY <= Boundary && pos_f - PosY >= -Boundary) {
 8002b8c:	4b78      	ldr	r3, [pc, #480]	; (8002d70 <main+0xb38>)
 8002b8e:	ed93 7a00 	vldr	s14, [r3]
 8002b92:	4b78      	ldr	r3, [pc, #480]	; (8002d74 <main+0xb3c>)
 8002b94:	edd3 7a00 	vldr	s15, [r3]
 8002b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b9c:	ee17 0a90 	vmov	r0, s15
 8002ba0:	f7fd fc7e 	bl	80004a0 <__aeabi_f2d>
 8002ba4:	a36e      	add	r3, pc, #440	; (adr r3, 8002d60 <main+0xb28>)
 8002ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002baa:	f7fd ff4d 	bl	8000a48 <__aeabi_dcmple>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d100      	bne.n	8002bb6 <main+0x97e>
					break;
 8002bb4:	e04e      	b.n	8002c54 <main+0xa1c>
					} else if (pos_f - PosY <= Boundary && pos_f - PosY >= -Boundary) {
 8002bb6:	4b6e      	ldr	r3, [pc, #440]	; (8002d70 <main+0xb38>)
 8002bb8:	ed93 7a00 	vldr	s14, [r3]
 8002bbc:	4b6d      	ldr	r3, [pc, #436]	; (8002d74 <main+0xb3c>)
 8002bbe:	edd3 7a00 	vldr	s15, [r3]
 8002bc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bc6:	ee17 0a90 	vmov	r0, s15
 8002bca:	f7fd fc69 	bl	80004a0 <__aeabi_f2d>
 8002bce:	a366      	add	r3, pc, #408	; (adr r3, 8002d68 <main+0xb30>)
 8002bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd4:	f7fd ff42 	bl	8000a5c <__aeabi_dcmpge>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d100      	bne.n	8002be0 <main+0x9a8>
					break;
 8002bde:	e039      	b.n	8002c54 <main+0xa1c>
						__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002be0:	4b65      	ldr	r3, [pc, #404]	; (8002d78 <main+0xb40>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	2300      	movs	r3, #0
 8002be6:	6353      	str	r3, [r2, #52]	; 0x34
						Intregral = 0;
 8002be8:	4a64      	ldr	r2, [pc, #400]	; (8002d7c <main+0xb44>)
 8002bea:	f04f 0300 	mov.w	r3, #0
 8002bee:	6013      	str	r3, [r2, #0]
						Dutyfeedback = 0;
 8002bf0:	4a63      	ldr	r2, [pc, #396]	; (8002d80 <main+0xb48>)
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	6013      	str	r3, [r2, #0]
						v = 0;
 8002bf8:	4962      	ldr	r1, [pc, #392]	; (8002d84 <main+0xb4c>)
 8002bfa:	f04f 0200 	mov.w	r2, #0
 8002bfe:	f04f 0300 	mov.w	r3, #0
 8002c02:	e9c1 2300 	strd	r2, r3, [r1]
						a = 0;
 8002c06:	4960      	ldr	r1, [pc, #384]	; (8002d88 <main+0xb50>)
 8002c08:	f04f 0200 	mov.w	r2, #0
 8002c0c:	f04f 0300 	mov.w	r3, #0
 8002c10:	e9c1 2300 	strd	r2, r3, [r1]
						HAL_Delay(2200);
 8002c14:	f640 0098 	movw	r0, #2200	; 0x898
 8002c18:	f001 ff2e 	bl	8004a78 <HAL_Delay>
						pos_i = PosY;
 8002c1c:	4b55      	ldr	r3, [pc, #340]	; (8002d74 <main+0xb3c>)
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	4b5a      	ldr	r3, [pc, #360]	; (8002d8c <main+0xb54>)
 8002c22:	601a      	str	r2, [r3, #0]
						if(position_index < 8) {
 8002c24:	4b5a      	ldr	r3, [pc, #360]	; (8002d90 <main+0xb58>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b07      	cmp	r3, #7
 8002c2a:	dc0b      	bgt.n	8002c44 <main+0xa0c>
							position_index++;
 8002c2c:	4b58      	ldr	r3, [pc, #352]	; (8002d90 <main+0xb58>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	1c5a      	adds	r2, r3, #1
 8002c32:	4b57      	ldr	r3, [pc, #348]	; (8002d90 <main+0xb58>)
 8002c34:	601a      	str	r2, [r3, #0]
							State_Control = TRAJECTGEN;
 8002c36:	4a57      	ldr	r2, [pc, #348]	; (8002d94 <main+0xb5c>)
 8002c38:	2300      	movs	r3, #0
 8002c3a:	7013      	strb	r3, [r2, #0]
							State_RUNTRAYMODE = GOPICK;
 8002c3c:	4a56      	ldr	r2, [pc, #344]	; (8002d98 <main+0xb60>)
 8002c3e:	2300      	movs	r3, #0
 8002c40:	7013      	strb	r3, [r2, #0]
					break;
 8002c42:	e007      	b.n	8002c54 <main+0xa1c>
							y_axis_Moving_Status = 0;
 8002c44:	4a55      	ldr	r2, [pc, #340]	; (8002d9c <main+0xb64>)
 8002c46:	2300      	movs	r3, #0
 8002c48:	8413      	strh	r3, [r2, #32]
							State = IDLE;
 8002c4a:	4a55      	ldr	r2, [pc, #340]	; (8002da0 <main+0xb68>)
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	7013      	strb	r3, [r2, #0]
					break;
 8002c50:	e000      	b.n	8002c54 <main+0xa1c>
					break;
 8002c52:	bf00      	nop
				break;
 8002c54:	bf00      	nop
			break;
 8002c56:	e07c      	b.n	8002d52 <main+0xb1a>

			case EMERGENCY_LIMIT:
			state_IT = 1;
 8002c58:	4a52      	ldr	r2, [pc, #328]	; (8002da4 <main+0xb6c>)
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	7013      	strb	r3, [r2, #0]
			break;
 8002c5e:	e078      	b.n	8002d52 <main+0xb1a>

			case SENSOR_CHECK:
			read_pos();
 8002c60:	f7fe f8f8 	bl	8000e54 <read_pos>
			GPIO_test.photo1 = HAL_GPIO_ReadPin(Photoelectric_sensor_1_GPIO_Port,Photoelectric_sensor_1_Pin);
 8002c64:	2140      	movs	r1, #64	; 0x40
 8002c66:	4850      	ldr	r0, [pc, #320]	; (8002da8 <main+0xb70>)
 8002c68:	f002 fdce 	bl	8005808 <HAL_GPIO_ReadPin>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	461a      	mov	r2, r3
 8002c70:	4b4e      	ldr	r3, [pc, #312]	; (8002dac <main+0xb74>)
 8002c72:	601a      	str	r2, [r3, #0]
			GPIO_test.photo2 = HAL_GPIO_ReadPin(Photoelectric_sensor_2_GPIO_Port,Photoelectric_sensor_2_Pin);
 8002c74:	2104      	movs	r1, #4
 8002c76:	484e      	ldr	r0, [pc, #312]	; (8002db0 <main+0xb78>)
 8002c78:	f002 fdc6 	bl	8005808 <HAL_GPIO_ReadPin>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	461a      	mov	r2, r3
 8002c80:	4b4a      	ldr	r3, [pc, #296]	; (8002dac <main+0xb74>)
 8002c82:	605a      	str	r2, [r3, #4]
			GPIO_test.photo3 = HAL_GPIO_ReadPin(Photoelectric_sensor_3_GPIO_Port,Photoelectric_sensor_3_Pin);
 8002c84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002c88:	4849      	ldr	r0, [pc, #292]	; (8002db0 <main+0xb78>)
 8002c8a:	f002 fdbd 	bl	8005808 <HAL_GPIO_ReadPin>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b46      	ldr	r3, [pc, #280]	; (8002dac <main+0xb74>)
 8002c94:	609a      	str	r2, [r3, #8]
			GPIO_test.emer = HAL_GPIO_ReadPin(Emergency_GPIO_Port,Emergency_Pin);
 8002c96:	2108      	movs	r1, #8
 8002c98:	4843      	ldr	r0, [pc, #268]	; (8002da8 <main+0xb70>)
 8002c9a:	f002 fdb5 	bl	8005808 <HAL_GPIO_ReadPin>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	4b42      	ldr	r3, [pc, #264]	; (8002dac <main+0xb74>)
 8002ca4:	60da      	str	r2, [r3, #12]

			if (GPIO_test.ramp == 1) {
 8002ca6:	4b41      	ldr	r3, [pc, #260]	; (8002dac <main+0xb74>)
 8002ca8:	691b      	ldr	r3, [r3, #16]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d10f      	bne.n	8002cce <main+0xa96>
				HAL_GPIO_WritePin(Switch_Relay_1_GPIO_Port, Switch_Relay_1_Pin,
 8002cae:	2201      	movs	r2, #1
 8002cb0:	2140      	movs	r1, #64	; 0x40
 8002cb2:	4840      	ldr	r0, [pc, #256]	; (8002db4 <main+0xb7c>)
 8002cb4:	f002 fdc0 	bl	8005838 <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(Switch_Relay_2_GPIO_Port, Switch_Relay_2_Pin,
 8002cb8:	2200      	movs	r2, #0
 8002cba:	2180      	movs	r1, #128	; 0x80
 8002cbc:	483d      	ldr	r0, [pc, #244]	; (8002db4 <main+0xb7c>)
 8002cbe:	f002 fdbb 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
				HAL_GPIO_WritePin(Switch_Relay_3_GPIO_Port, Switch_Relay_3_Pin,
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	2120      	movs	r1, #32
 8002cc6:	483b      	ldr	r0, [pc, #236]	; (8002db4 <main+0xb7c>)
 8002cc8:	f002 fdb6 	bl	8005838 <HAL_GPIO_WritePin>
 8002ccc:	e036      	b.n	8002d3c <main+0xb04>
						RESET);
			} else if (GPIO_test.ramp == 2) {
 8002cce:	4b37      	ldr	r3, [pc, #220]	; (8002dac <main+0xb74>)
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d10f      	bne.n	8002cf6 <main+0xabe>
				HAL_GPIO_WritePin(Switch_Relay_1_GPIO_Port, Switch_Relay_1_Pin,
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2140      	movs	r1, #64	; 0x40
 8002cda:	4836      	ldr	r0, [pc, #216]	; (8002db4 <main+0xb7c>)
 8002cdc:	f002 fdac 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
				HAL_GPIO_WritePin(Switch_Relay_2_GPIO_Port, Switch_Relay_2_Pin,
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	2180      	movs	r1, #128	; 0x80
 8002ce4:	4833      	ldr	r0, [pc, #204]	; (8002db4 <main+0xb7c>)
 8002ce6:	f002 fda7 	bl	8005838 <HAL_GPIO_WritePin>
						SET);
				HAL_GPIO_WritePin(Switch_Relay_3_GPIO_Port, Switch_Relay_3_Pin,
 8002cea:	2200      	movs	r2, #0
 8002cec:	2120      	movs	r1, #32
 8002cee:	4831      	ldr	r0, [pc, #196]	; (8002db4 <main+0xb7c>)
 8002cf0:	f002 fda2 	bl	8005838 <HAL_GPIO_WritePin>
 8002cf4:	e022      	b.n	8002d3c <main+0xb04>
						RESET);
			} else if (GPIO_test.ramp == 3) {
 8002cf6:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <main+0xb74>)
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	2b03      	cmp	r3, #3
 8002cfc:	d10f      	bne.n	8002d1e <main+0xae6>
				HAL_GPIO_WritePin(Switch_Relay_1_GPIO_Port, Switch_Relay_1_Pin,
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2140      	movs	r1, #64	; 0x40
 8002d02:	482c      	ldr	r0, [pc, #176]	; (8002db4 <main+0xb7c>)
 8002d04:	f002 fd98 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
				HAL_GPIO_WritePin(Switch_Relay_2_GPIO_Port, Switch_Relay_2_Pin,
 8002d08:	2200      	movs	r2, #0
 8002d0a:	2180      	movs	r1, #128	; 0x80
 8002d0c:	4829      	ldr	r0, [pc, #164]	; (8002db4 <main+0xb7c>)
 8002d0e:	f002 fd93 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
				HAL_GPIO_WritePin(Switch_Relay_3_GPIO_Port, Switch_Relay_3_Pin,
 8002d12:	2201      	movs	r2, #1
 8002d14:	2120      	movs	r1, #32
 8002d16:	4827      	ldr	r0, [pc, #156]	; (8002db4 <main+0xb7c>)
 8002d18:	f002 fd8e 	bl	8005838 <HAL_GPIO_WritePin>
 8002d1c:	e00e      	b.n	8002d3c <main+0xb04>
						SET);
			} else {
				HAL_GPIO_WritePin(Switch_Relay_1_GPIO_Port, Switch_Relay_1_Pin,
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2140      	movs	r1, #64	; 0x40
 8002d22:	4824      	ldr	r0, [pc, #144]	; (8002db4 <main+0xb7c>)
 8002d24:	f002 fd88 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
				HAL_GPIO_WritePin(Switch_Relay_2_GPIO_Port, Switch_Relay_2_Pin,
 8002d28:	2200      	movs	r2, #0
 8002d2a:	2180      	movs	r1, #128	; 0x80
 8002d2c:	4821      	ldr	r0, [pc, #132]	; (8002db4 <main+0xb7c>)
 8002d2e:	f002 fd83 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
				HAL_GPIO_WritePin(Switch_Relay_3_GPIO_Port, Switch_Relay_3_Pin,
 8002d32:	2200      	movs	r2, #0
 8002d34:	2120      	movs	r1, #32
 8002d36:	481f      	ldr	r0, [pc, #124]	; (8002db4 <main+0xb7c>)
 8002d38:	f002 fd7e 	bl	8005838 <HAL_GPIO_WritePin>
						RESET);
			}
			if(go_next == 1 ) {
 8002d3c:	4b1e      	ldr	r3, [pc, #120]	; (8002db8 <main+0xb80>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d105      	bne.n	8002d50 <main+0xb18>
				State = INIT;
 8002d44:	4a16      	ldr	r2, [pc, #88]	; (8002da0 <main+0xb68>)
 8002d46:	2300      	movs	r3, #0
 8002d48:	7013      	strb	r3, [r2, #0]
			}

			break;
 8002d4a:	e001      	b.n	8002d50 <main+0xb18>
			break;
 8002d4c:	bf00      	nop
 8002d4e:	e000      	b.n	8002d52 <main+0xb1a>
			break;
 8002d50:	bf00      	nop
		}

		if (Re == 1) {
 8002d52:	4b1a      	ldr	r3, [pc, #104]	; (8002dbc <main+0xb84>)
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	f47f ab39 	bne.w	80023ce <main+0x196>
			NVIC_SystemReset();
 8002d5c:	f7ff fa56 	bl	800220c <__NVIC_SystemReset>
 8002d60:	9999999a 	.word	0x9999999a
 8002d64:	3fc99999 	.word	0x3fc99999
 8002d68:	9999999a 	.word	0x9999999a
 8002d6c:	bfc99999 	.word	0xbfc99999
 8002d70:	2000091c 	.word	0x2000091c
 8002d74:	20000fd0 	.word	0x20000fd0
 8002d78:	2000044c 	.word	0x2000044c
 8002d7c:	20000944 	.word	0x20000944
 8002d80:	20000940 	.word	0x20000940
 8002d84:	20000930 	.word	0x20000930
 8002d88:	20000938 	.word	0x20000938
 8002d8c:	20000918 	.word	0x20000918
 8002d90:	20001064 	.word	0x20001064
 8002d94:	20001069 	.word	0x20001069
 8002d98:	20001068 	.word	0x20001068
 8002d9c:	20000e28 	.word	0x20000e28
 8002da0:	20000270 	.word	0x20000270
 8002da4:	20000920 	.word	0x20000920
 8002da8:	40020800 	.word	0x40020800
 8002dac:	20000fb8 	.word	0x20000fb8
 8002db0:	40020400 	.word	0x40020400
 8002db4:	40020000 	.word	0x40020000
 8002db8:	20000921 	.word	0x20000921
 8002dbc:	20000922 	.word	0x20000922

08002dc0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b094      	sub	sp, #80	; 0x50
 8002dc4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002dc6:	f107 0320 	add.w	r3, r7, #32
 8002dca:	2230      	movs	r2, #48	; 0x30
 8002dcc:	2100      	movs	r1, #0
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f007 fcb2 	bl	800a738 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002dd4:	f107 030c 	add.w	r3, r7, #12
 8002dd8:	2200      	movs	r2, #0
 8002dda:	601a      	str	r2, [r3, #0]
 8002ddc:	605a      	str	r2, [r3, #4]
 8002dde:	609a      	str	r2, [r3, #8]
 8002de0:	60da      	str	r2, [r3, #12]
 8002de2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002de4:	2300      	movs	r3, #0
 8002de6:	60bb      	str	r3, [r7, #8]
 8002de8:	4b27      	ldr	r3, [pc, #156]	; (8002e88 <SystemClock_Config+0xc8>)
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	4a26      	ldr	r2, [pc, #152]	; (8002e88 <SystemClock_Config+0xc8>)
 8002dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002df2:	6413      	str	r3, [r2, #64]	; 0x40
 8002df4:	4b24      	ldr	r3, [pc, #144]	; (8002e88 <SystemClock_Config+0xc8>)
 8002df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfc:	60bb      	str	r3, [r7, #8]
 8002dfe:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e00:	2300      	movs	r3, #0
 8002e02:	607b      	str	r3, [r7, #4]
 8002e04:	4b21      	ldr	r3, [pc, #132]	; (8002e8c <SystemClock_Config+0xcc>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a20      	ldr	r2, [pc, #128]	; (8002e8c <SystemClock_Config+0xcc>)
 8002e0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	4b1e      	ldr	r3, [pc, #120]	; (8002e8c <SystemClock_Config+0xcc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e18:	607b      	str	r3, [r7, #4]
 8002e1a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002e20:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002e24:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e26:	2302      	movs	r3, #2
 8002e28:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002e30:	2304      	movs	r3, #4
 8002e32:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 8002e34:	2364      	movs	r3, #100	; 0x64
 8002e36:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e38:	2302      	movs	r3, #2
 8002e3a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e3c:	2304      	movs	r3, #4
 8002e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002e40:	f107 0320 	add.w	r3, r7, #32
 8002e44:	4618      	mov	r0, r3
 8002e46:	f003 fcbf 	bl	80067c8 <HAL_RCC_OscConfig>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <SystemClock_Config+0x94>
		Error_Handler();
 8002e50:	f000 fbe2 	bl	8003618 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002e54:	230f      	movs	r3, #15
 8002e56:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e58:	2302      	movs	r3, #2
 8002e5a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e64:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 8002e6a:	f107 030c 	add.w	r3, r7, #12
 8002e6e:	2103      	movs	r1, #3
 8002e70:	4618      	mov	r0, r3
 8002e72:	f003 ff21 	bl	8006cb8 <HAL_RCC_ClockConfig>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <SystemClock_Config+0xc0>
		Error_Handler();
 8002e7c:	f000 fbcc 	bl	8003618 <Error_Handler>
	}
}
 8002e80:	bf00      	nop
 8002e82:	3750      	adds	r7, #80	; 0x50
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40023800 	.word	0x40023800
 8002e8c:	40007000 	.word	0x40007000

08002e90 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8002e94:	4b12      	ldr	r3, [pc, #72]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002e96:	4a13      	ldr	r2, [pc, #76]	; (8002ee4 <MX_I2C2_Init+0x54>)
 8002e98:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 8002e9a:	4b11      	ldr	r3, [pc, #68]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002e9c:	4a12      	ldr	r2, [pc, #72]	; (8002ee8 <MX_I2C2_Init+0x58>)
 8002e9e:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ea0:	4b0f      	ldr	r3, [pc, #60]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002eae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002eb2:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002eb4:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 8002eba:	4b09      	ldr	r3, [pc, #36]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ec0:	4b07      	ldr	r3, [pc, #28]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ec6:	4b06      	ldr	r3, [pc, #24]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8002ecc:	4804      	ldr	r0, [pc, #16]	; (8002ee0 <MX_I2C2_Init+0x50>)
 8002ece:	f002 fce5 	bl	800589c <HAL_I2C_Init>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d001      	beq.n	8002edc <MX_I2C2_Init+0x4c>
		Error_Handler();
 8002ed8:	f000 fb9e 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	200003a0 	.word	0x200003a0
 8002ee4:	40005800 	.word	0x40005800
 8002ee8:	000186a0 	.word	0x000186a0

08002eec <MX_SPI3_Init>:
/**
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void) {
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI3_Init 1 */

	/* USER CODE END SPI3_Init 1 */
	/* SPI3 parameter configuration*/
	hspi3.Instance = SPI3;
 8002ef0:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002ef2:	4a18      	ldr	r2, [pc, #96]	; (8002f54 <MX_SPI3_Init+0x68>)
 8002ef4:	601a      	str	r2, [r3, #0]
	hspi3.Init.Mode = SPI_MODE_MASTER;
 8002ef6:	4b16      	ldr	r3, [pc, #88]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002ef8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002efc:	605a      	str	r2, [r3, #4]
	hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002efe:	4b14      	ldr	r3, [pc, #80]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
	hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f04:	4b12      	ldr	r3, [pc, #72]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
	hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002f0a:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f0c:	2202      	movs	r2, #2
 8002f0e:	611a      	str	r2, [r3, #16]
	hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002f10:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f12:	2201      	movs	r2, #1
 8002f14:	615a      	str	r2, [r3, #20]
	hspi3.Init.NSS = SPI_NSS_SOFT;
 8002f16:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f1c:	619a      	str	r2, [r3, #24]
	hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002f1e:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f20:	2238      	movs	r2, #56	; 0x38
 8002f22:	61da      	str	r2, [r3, #28]
	hspi3.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8002f24:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f26:	2280      	movs	r2, #128	; 0x80
 8002f28:	621a      	str	r2, [r3, #32]
	hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f2a:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f30:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	629a      	str	r2, [r3, #40]	; 0x28
	hspi3.Init.CRCPolynomial = 10;
 8002f36:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f38:	220a      	movs	r2, #10
 8002f3a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi3) != HAL_OK) {
 8002f3c:	4804      	ldr	r0, [pc, #16]	; (8002f50 <MX_SPI3_Init+0x64>)
 8002f3e:	f004 f8db 	bl	80070f8 <HAL_SPI_Init>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <MX_SPI3_Init+0x60>
		Error_Handler();
 8002f48:	f000 fb66 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN SPI3_Init 2 */

	/* USER CODE END SPI3_Init 2 */

}
 8002f4c:	bf00      	nop
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	200003f4 	.word	0x200003f4
 8002f54:	40003c00 	.word	0x40003c00

08002f58 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b096      	sub	sp, #88	; 0x58
 8002f5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002f5e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	605a      	str	r2, [r3, #4]
 8002f68:	609a      	str	r2, [r3, #8]
 8002f6a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002f6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	60da      	str	r2, [r3, #12]
 8002f84:	611a      	str	r2, [r3, #16]
 8002f86:	615a      	str	r2, [r3, #20]
 8002f88:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8002f8a:	1d3b      	adds	r3, r7, #4
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	2100      	movs	r1, #0
 8002f90:	4618      	mov	r0, r3
 8002f92:	f007 fbd1 	bl	800a738 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002f96:	4b3e      	ldr	r3, [pc, #248]	; (8003090 <MX_TIM1_Init+0x138>)
 8002f98:	4a3e      	ldr	r2, [pc, #248]	; (8003094 <MX_TIM1_Init+0x13c>)
 8002f9a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8002f9c:	4b3c      	ldr	r3, [pc, #240]	; (8003090 <MX_TIM1_Init+0x138>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa2:	4b3b      	ldr	r3, [pc, #236]	; (8003090 <MX_TIM1_Init+0x138>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8002fa8:	4b39      	ldr	r3, [pc, #228]	; (8003090 <MX_TIM1_Init+0x138>)
 8002faa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002fae:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fb0:	4b37      	ldr	r3, [pc, #220]	; (8003090 <MX_TIM1_Init+0x138>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002fb6:	4b36      	ldr	r3, [pc, #216]	; (8003090 <MX_TIM1_Init+0x138>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fbc:	4b34      	ldr	r3, [pc, #208]	; (8003090 <MX_TIM1_Init+0x138>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8002fc2:	4833      	ldr	r0, [pc, #204]	; (8003090 <MX_TIM1_Init+0x138>)
 8002fc4:	f004 fb8e 	bl	80076e4 <HAL_TIM_Base_Init>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <MX_TIM1_Init+0x7a>
		Error_Handler();
 8002fce:	f000 fb23 	bl	8003618 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fd6:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8002fd8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002fdc:	4619      	mov	r1, r3
 8002fde:	482c      	ldr	r0, [pc, #176]	; (8003090 <MX_TIM1_Init+0x138>)
 8002fe0:	f005 fa6a 	bl	80084b8 <HAL_TIM_ConfigClockSource>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <MX_TIM1_Init+0x96>
		Error_Handler();
 8002fea:	f000 fb15 	bl	8003618 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8002fee:	4828      	ldr	r0, [pc, #160]	; (8003090 <MX_TIM1_Init+0x138>)
 8002ff0:	f004 fcf6 	bl	80079e0 <HAL_TIM_PWM_Init>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_TIM1_Init+0xa6>
		Error_Handler();
 8002ffa:	f000 fb0d 	bl	8003618 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ffe:	2300      	movs	r3, #0
 8003000:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003002:	2300      	movs	r3, #0
 8003004:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8003006:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800300a:	4619      	mov	r1, r3
 800300c:	4820      	ldr	r0, [pc, #128]	; (8003090 <MX_TIM1_Init+0x138>)
 800300e:	f005 ffe3 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8003018:	f000 fafe 	bl	8003618 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800301c:	2360      	movs	r3, #96	; 0x60
 800301e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8003020:	2300      	movs	r3, #0
 8003022:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003024:	2300      	movs	r3, #0
 8003026:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003028:	2300      	movs	r3, #0
 800302a:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800302c:	2300      	movs	r3, #0
 800302e:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003030:	2300      	movs	r3, #0
 8003032:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003034:	2300      	movs	r3, #0
 8003036:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 8003038:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800303c:	2200      	movs	r2, #0
 800303e:	4619      	mov	r1, r3
 8003040:	4813      	ldr	r0, [pc, #76]	; (8003090 <MX_TIM1_Init+0x138>)
 8003042:	f005 f977 	bl	8008334 <HAL_TIM_PWM_ConfigChannel>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 800304c:	f000 fae4 	bl	8003618 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003050:	2300      	movs	r3, #0
 8003052:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003054:	2300      	movs	r3, #0
 8003056:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003058:	2300      	movs	r3, #0
 800305a:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800305c:	2300      	movs	r3, #0
 800305e:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003064:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003068:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800306a:	2300      	movs	r3, #0
 800306c:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 800306e:	1d3b      	adds	r3, r7, #4
 8003070:	4619      	mov	r1, r3
 8003072:	4807      	ldr	r0, [pc, #28]	; (8003090 <MX_TIM1_Init+0x138>)
 8003074:	f006 f81e 	bl	80090b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d001      	beq.n	8003082 <MX_TIM1_Init+0x12a>
			!= HAL_OK) {
		Error_Handler();
 800307e:	f000 facb 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8003082:	4803      	ldr	r0, [pc, #12]	; (8003090 <MX_TIM1_Init+0x138>)
 8003084:	f001 fad8 	bl	8004638 <HAL_TIM_MspPostInit>

}
 8003088:	bf00      	nop
 800308a:	3758      	adds	r7, #88	; 0x58
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	2000044c 	.word	0x2000044c
 8003094:	40010000 	.word	0x40010000

08003098 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003098:	b580      	push	{r7, lr}
 800309a:	b08c      	sub	sp, #48	; 0x30
 800309c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 800309e:	f107 030c 	add.w	r3, r7, #12
 80030a2:	2224      	movs	r2, #36	; 0x24
 80030a4:	2100      	movs	r1, #0
 80030a6:	4618      	mov	r0, r3
 80030a8:	f007 fb46 	bl	800a738 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80030ac:	1d3b      	adds	r3, r7, #4
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80030b4:	4b21      	ldr	r3, [pc, #132]	; (800313c <MX_TIM2_Init+0xa4>)
 80030b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030ba:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80030bc:	4b1f      	ldr	r3, [pc, #124]	; (800313c <MX_TIM2_Init+0xa4>)
 80030be:	2200      	movs	r2, #0
 80030c0:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030c2:	4b1e      	ldr	r3, [pc, #120]	; (800313c <MX_TIM2_Init+0xa4>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 80030c8:	4b1c      	ldr	r3, [pc, #112]	; (800313c <MX_TIM2_Init+0xa4>)
 80030ca:	f04f 32ff 	mov.w	r2, #4294967295
 80030ce:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030d0:	4b1a      	ldr	r3, [pc, #104]	; (800313c <MX_TIM2_Init+0xa4>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030d6:	4b19      	ldr	r3, [pc, #100]	; (800313c <MX_TIM2_Init+0xa4>)
 80030d8:	2200      	movs	r2, #0
 80030da:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80030dc:	2303      	movs	r3, #3
 80030de:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80030e0:	2300      	movs	r3, #0
 80030e2:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030e4:	2301      	movs	r3, #1
 80030e6:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80030e8:	2300      	movs	r3, #0
 80030ea:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 15;
 80030ec:	230f      	movs	r3, #15
 80030ee:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80030f0:	2300      	movs	r3, #0
 80030f2:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80030f4:	2301      	movs	r3, #1
 80030f6:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80030f8:	2300      	movs	r3, #0
 80030fa:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 15;
 80030fc:	230f      	movs	r3, #15
 80030fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8003100:	f107 030c 	add.w	r3, r7, #12
 8003104:	4619      	mov	r1, r3
 8003106:	480d      	ldr	r0, [pc, #52]	; (800313c <MX_TIM2_Init+0xa4>)
 8003108:	f004 fe4e 	bl	8007da8 <HAL_TIM_Encoder_Init>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <MX_TIM2_Init+0x7e>
		Error_Handler();
 8003112:	f000 fa81 	bl	8003618 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003116:	2300      	movs	r3, #0
 8003118:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800311a:	2300      	movs	r3, #0
 800311c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800311e:	1d3b      	adds	r3, r7, #4
 8003120:	4619      	mov	r1, r3
 8003122:	4806      	ldr	r0, [pc, #24]	; (800313c <MX_TIM2_Init+0xa4>)
 8003124:	f005 ff58 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <MX_TIM2_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 800312e:	f000 fa73 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8003132:	bf00      	nop
 8003134:	3730      	adds	r7, #48	; 0x30
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	20000500 	.word	0x20000500

08003140 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8003146:	f107 0308 	add.w	r3, r7, #8
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	605a      	str	r2, [r3, #4]
 8003150:	609a      	str	r2, [r3, #8]
 8003152:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8003154:	463b      	mov	r3, r7
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800315c:	4b1d      	ldr	r3, [pc, #116]	; (80031d4 <MX_TIM3_Init+0x94>)
 800315e:	4a1e      	ldr	r2, [pc, #120]	; (80031d8 <MX_TIM3_Init+0x98>)
 8003160:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 99;
 8003162:	4b1c      	ldr	r3, [pc, #112]	; (80031d4 <MX_TIM3_Init+0x94>)
 8003164:	2263      	movs	r2, #99	; 0x63
 8003166:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003168:	4b1a      	ldr	r3, [pc, #104]	; (80031d4 <MX_TIM3_Init+0x94>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 9999;
 800316e:	4b19      	ldr	r3, [pc, #100]	; (80031d4 <MX_TIM3_Init+0x94>)
 8003170:	f242 720f 	movw	r2, #9999	; 0x270f
 8003174:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003176:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <MX_TIM3_Init+0x94>)
 8003178:	2200      	movs	r2, #0
 800317a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800317c:	4b15      	ldr	r3, [pc, #84]	; (80031d4 <MX_TIM3_Init+0x94>)
 800317e:	2200      	movs	r2, #0
 8003180:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8003182:	4814      	ldr	r0, [pc, #80]	; (80031d4 <MX_TIM3_Init+0x94>)
 8003184:	f004 faae 	bl	80076e4 <HAL_TIM_Base_Init>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <MX_TIM3_Init+0x52>
		Error_Handler();
 800318e:	f000 fa43 	bl	8003618 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003192:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003196:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8003198:	f107 0308 	add.w	r3, r7, #8
 800319c:	4619      	mov	r1, r3
 800319e:	480d      	ldr	r0, [pc, #52]	; (80031d4 <MX_TIM3_Init+0x94>)
 80031a0:	f005 f98a 	bl	80084b8 <HAL_TIM_ConfigClockSource>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <MX_TIM3_Init+0x6e>
		Error_Handler();
 80031aa:	f000 fa35 	bl	8003618 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ae:	2300      	movs	r3, #0
 80031b0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031b2:	2300      	movs	r3, #0
 80031b4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80031b6:	463b      	mov	r3, r7
 80031b8:	4619      	mov	r1, r3
 80031ba:	4806      	ldr	r0, [pc, #24]	; (80031d4 <MX_TIM3_Init+0x94>)
 80031bc:	f005 ff0c 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d001      	beq.n	80031ca <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80031c6:	f000 fa27 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80031ca:	bf00      	nop
 80031cc:	3718      	adds	r7, #24
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	200005b4 	.word	0x200005b4
 80031d8:	40000400 	.word	0x40000400

080031dc <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80031e2:	f107 0308 	add.w	r3, r7, #8
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	609a      	str	r2, [r3, #8]
 80031ee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80031f0:	463b      	mov	r3, r7
 80031f2:	2200      	movs	r2, #0
 80031f4:	601a      	str	r2, [r3, #0]
 80031f6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80031f8:	4b1d      	ldr	r3, [pc, #116]	; (8003270 <MX_TIM5_Init+0x94>)
 80031fa:	4a1e      	ldr	r2, [pc, #120]	; (8003274 <MX_TIM5_Init+0x98>)
 80031fc:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 99;
 80031fe:	4b1c      	ldr	r3, [pc, #112]	; (8003270 <MX_TIM5_Init+0x94>)
 8003200:	2263      	movs	r2, #99	; 0x63
 8003202:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003204:	4b1a      	ldr	r3, [pc, #104]	; (8003270 <MX_TIM5_Init+0x94>)
 8003206:	2200      	movs	r2, #0
 8003208:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 800320a:	4b19      	ldr	r3, [pc, #100]	; (8003270 <MX_TIM5_Init+0x94>)
 800320c:	f04f 32ff 	mov.w	r2, #4294967295
 8003210:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003212:	4b17      	ldr	r3, [pc, #92]	; (8003270 <MX_TIM5_Init+0x94>)
 8003214:	2200      	movs	r2, #0
 8003216:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003218:	4b15      	ldr	r3, [pc, #84]	; (8003270 <MX_TIM5_Init+0x94>)
 800321a:	2200      	movs	r2, #0
 800321c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK) {
 800321e:	4814      	ldr	r0, [pc, #80]	; (8003270 <MX_TIM5_Init+0x94>)
 8003220:	f004 fa60 	bl	80076e4 <HAL_TIM_Base_Init>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <MX_TIM5_Init+0x52>
		Error_Handler();
 800322a:	f000 f9f5 	bl	8003618 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800322e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003232:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK) {
 8003234:	f107 0308 	add.w	r3, r7, #8
 8003238:	4619      	mov	r1, r3
 800323a:	480d      	ldr	r0, [pc, #52]	; (8003270 <MX_TIM5_Init+0x94>)
 800323c:	f005 f93c 	bl	80084b8 <HAL_TIM_ConfigClockSource>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_TIM5_Init+0x6e>
		Error_Handler();
 8003246:	f000 f9e7 	bl	8003618 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800324a:	2300      	movs	r3, #0
 800324c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800324e:	2300      	movs	r3, #0
 8003250:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8003252:	463b      	mov	r3, r7
 8003254:	4619      	mov	r1, r3
 8003256:	4806      	ldr	r0, [pc, #24]	; (8003270 <MX_TIM5_Init+0x94>)
 8003258:	f005 febe 	bl	8008fd8 <HAL_TIMEx_MasterConfigSynchronization>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <MX_TIM5_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8003262:	f000 f9d9 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8003266:	bf00      	nop
 8003268:	3718      	adds	r7, #24
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	20000668 	.word	0x20000668
 8003274:	40000c00 	.word	0x40000c00

08003278 <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 8003278:	b580      	push	{r7, lr}
 800327a:	b088      	sub	sp, #32
 800327c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800327e:	1d3b      	adds	r3, r7, #4
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
 8003286:	609a      	str	r2, [r3, #8]
 8003288:	60da      	str	r2, [r3, #12]
 800328a:	611a      	str	r2, [r3, #16]
 800328c:	615a      	str	r2, [r3, #20]
 800328e:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8003290:	4b21      	ldr	r3, [pc, #132]	; (8003318 <MX_TIM11_Init+0xa0>)
 8003292:	4a22      	ldr	r2, [pc, #136]	; (800331c <MX_TIM11_Init+0xa4>)
 8003294:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 99;
 8003296:	4b20      	ldr	r3, [pc, #128]	; (8003318 <MX_TIM11_Init+0xa0>)
 8003298:	2263      	movs	r2, #99	; 0x63
 800329a:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800329c:	4b1e      	ldr	r3, [pc, #120]	; (8003318 <MX_TIM11_Init+0xa0>)
 800329e:	2200      	movs	r2, #0
 80032a0:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 2005;
 80032a2:	4b1d      	ldr	r3, [pc, #116]	; (8003318 <MX_TIM11_Init+0xa0>)
 80032a4:	f240 72d5 	movw	r2, #2005	; 0x7d5
 80032a8:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032aa:	4b1b      	ldr	r3, [pc, #108]	; (8003318 <MX_TIM11_Init+0xa0>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032b0:	4b19      	ldr	r3, [pc, #100]	; (8003318 <MX_TIM11_Init+0xa0>)
 80032b2:	2200      	movs	r2, #0
 80032b4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 80032b6:	4818      	ldr	r0, [pc, #96]	; (8003318 <MX_TIM11_Init+0xa0>)
 80032b8:	f004 fa14 	bl	80076e4 <HAL_TIM_Base_Init>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <MX_TIM11_Init+0x4e>
		Error_Handler();
 80032c2:	f000 f9a9 	bl	8003618 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 80032c6:	4814      	ldr	r0, [pc, #80]	; (8003318 <MX_TIM11_Init+0xa0>)
 80032c8:	f004 fb24 	bl	8007914 <HAL_TIM_OC_Init>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_TIM11_Init+0x5e>
		Error_Handler();
 80032d2:	f000 f9a1 	bl	8003618 <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK) {
 80032d6:	2108      	movs	r1, #8
 80032d8:	480f      	ldr	r0, [pc, #60]	; (8003318 <MX_TIM11_Init+0xa0>)
 80032da:	f004 fc97 	bl	8007c0c <HAL_TIM_OnePulse_Init>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM11_Init+0x70>
		Error_Handler();
 80032e4:	f000 f998 	bl	8003618 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80032e8:	2310      	movs	r3, #16
 80032ea:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1433;
 80032ec:	f240 5399 	movw	r3, #1433	; 0x599
 80032f0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032f2:	2300      	movs	r3, #0
 80032f4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 80032fa:	1d3b      	adds	r3, r7, #4
 80032fc:	2200      	movs	r2, #0
 80032fe:	4619      	mov	r1, r3
 8003300:	4805      	ldr	r0, [pc, #20]	; (8003318 <MX_TIM11_Init+0xa0>)
 8003302:	f004 ffbb 	bl	800827c <HAL_TIM_OC_ConfigChannel>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <MX_TIM11_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 800330c:	f000 f984 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8003310:	bf00      	nop
 8003312:	3720      	adds	r7, #32
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	2000071c 	.word	0x2000071c
 800331c:	40014800 	.word	0x40014800

08003320 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <MX_USART2_UART_Init+0x50>)
 8003326:	4a13      	ldr	r2, [pc, #76]	; (8003374 <MX_USART2_UART_Init+0x54>)
 8003328:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 19200;
 800332a:	4b11      	ldr	r3, [pc, #68]	; (8003370 <MX_USART2_UART_Init+0x50>)
 800332c:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8003330:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8003332:	4b0f      	ldr	r3, [pc, #60]	; (8003370 <MX_USART2_UART_Init+0x50>)
 8003334:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003338:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800333a:	4b0d      	ldr	r3, [pc, #52]	; (8003370 <MX_USART2_UART_Init+0x50>)
 800333c:	2200      	movs	r2, #0
 800333e:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_EVEN;
 8003340:	4b0b      	ldr	r3, [pc, #44]	; (8003370 <MX_USART2_UART_Init+0x50>)
 8003342:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003346:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8003348:	4b09      	ldr	r3, [pc, #36]	; (8003370 <MX_USART2_UART_Init+0x50>)
 800334a:	220c      	movs	r2, #12
 800334c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800334e:	4b08      	ldr	r3, [pc, #32]	; (8003370 <MX_USART2_UART_Init+0x50>)
 8003350:	2200      	movs	r2, #0
 8003352:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003354:	4b06      	ldr	r3, [pc, #24]	; (8003370 <MX_USART2_UART_Init+0x50>)
 8003356:	2200      	movs	r2, #0
 8003358:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800335a:	4805      	ldr	r0, [pc, #20]	; (8003370 <MX_USART2_UART_Init+0x50>)
 800335c:	f005 ff1a 	bl	8009194 <HAL_UART_Init>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <MX_USART2_UART_Init+0x4a>
		Error_Handler();
 8003366:	f000 f957 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800336a:	bf00      	nop
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	200007d0 	.word	0x200007d0
 8003374:	40004400 	.word	0x40004400

08003378 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 800337c:	4b12      	ldr	r3, [pc, #72]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 800337e:	4a13      	ldr	r2, [pc, #76]	; (80033cc <MX_USART6_UART_Init+0x54>)
 8003380:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8003382:	4b11      	ldr	r3, [pc, #68]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 8003384:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003388:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_9B;
 800338a:	4b0f      	ldr	r3, [pc, #60]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 800338c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003390:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8003392:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 8003394:	2200      	movs	r2, #0
 8003396:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_EVEN;
 8003398:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 800339a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800339e:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 80033a2:	220c      	movs	r2, #12
 80033a4:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033a6:	4b08      	ldr	r3, [pc, #32]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80033ac:	4b06      	ldr	r3, [pc, #24]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 80033b2:	4805      	ldr	r0, [pc, #20]	; (80033c8 <MX_USART6_UART_Init+0x50>)
 80033b4:	f005 feee 	bl	8009194 <HAL_UART_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_USART6_UART_Init+0x4a>
		Error_Handler();
 80033be:	f000 f92b 	bl	8003618 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000844 	.word	0x20000844
 80033cc:	40011400 	.word	0x40011400

080033d0 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	607b      	str	r3, [r7, #4]
 80033da:	4b0c      	ldr	r3, [pc, #48]	; (800340c <MX_DMA_Init+0x3c>)
 80033dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033de:	4a0b      	ldr	r2, [pc, #44]	; (800340c <MX_DMA_Init+0x3c>)
 80033e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80033e4:	6313      	str	r3, [r2, #48]	; 0x30
 80033e6:	4b09      	ldr	r3, [pc, #36]	; (800340c <MX_DMA_Init+0x3c>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033ee:	607b      	str	r3, [r7, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80033f2:	2200      	movs	r2, #0
 80033f4:	2100      	movs	r1, #0
 80033f6:	2011      	movs	r0, #17
 80033f8:	f001 fc3d 	bl	8004c76 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80033fc:	2011      	movs	r0, #17
 80033fe:	f001 fc56 	bl	8004cae <HAL_NVIC_EnableIRQ>

}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800

08003410 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003410:	b580      	push	{r7, lr}
 8003412:	b08a      	sub	sp, #40	; 0x28
 8003414:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003416:	f107 0314 	add.w	r3, r7, #20
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003426:	2300      	movs	r3, #0
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	4b56      	ldr	r3, [pc, #344]	; (8003584 <MX_GPIO_Init+0x174>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342e:	4a55      	ldr	r2, [pc, #340]	; (8003584 <MX_GPIO_Init+0x174>)
 8003430:	f043 0304 	orr.w	r3, r3, #4
 8003434:	6313      	str	r3, [r2, #48]	; 0x30
 8003436:	4b53      	ldr	r3, [pc, #332]	; (8003584 <MX_GPIO_Init+0x174>)
 8003438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800343a:	f003 0304 	and.w	r3, r3, #4
 800343e:	613b      	str	r3, [r7, #16]
 8003440:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8003442:	2300      	movs	r3, #0
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	4b4f      	ldr	r3, [pc, #316]	; (8003584 <MX_GPIO_Init+0x174>)
 8003448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344a:	4a4e      	ldr	r2, [pc, #312]	; (8003584 <MX_GPIO_Init+0x174>)
 800344c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003450:	6313      	str	r3, [r2, #48]	; 0x30
 8003452:	4b4c      	ldr	r3, [pc, #304]	; (8003584 <MX_GPIO_Init+0x174>)
 8003454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800345e:	2300      	movs	r3, #0
 8003460:	60bb      	str	r3, [r7, #8]
 8003462:	4b48      	ldr	r3, [pc, #288]	; (8003584 <MX_GPIO_Init+0x174>)
 8003464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003466:	4a47      	ldr	r2, [pc, #284]	; (8003584 <MX_GPIO_Init+0x174>)
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	6313      	str	r3, [r2, #48]	; 0x30
 800346e:	4b45      	ldr	r3, [pc, #276]	; (8003584 <MX_GPIO_Init+0x174>)
 8003470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	607b      	str	r3, [r7, #4]
 800347e:	4b41      	ldr	r3, [pc, #260]	; (8003584 <MX_GPIO_Init+0x174>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	4a40      	ldr	r2, [pc, #256]	; (8003584 <MX_GPIO_Init+0x174>)
 8003484:	f043 0302 	orr.w	r3, r3, #2
 8003488:	6313      	str	r3, [r2, #48]	; 0x30
 800348a:	4b3e      	ldr	r3, [pc, #248]	; (8003584 <MX_GPIO_Init+0x174>)
 800348c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	607b      	str	r3, [r7, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8003496:	2300      	movs	r3, #0
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	4b3a      	ldr	r3, [pc, #232]	; (8003584 <MX_GPIO_Init+0x174>)
 800349c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800349e:	4a39      	ldr	r2, [pc, #228]	; (8003584 <MX_GPIO_Init+0x174>)
 80034a0:	f043 0308 	orr.w	r3, r3, #8
 80034a4:	6313      	str	r3, [r2, #48]	; 0x30
 80034a6:	4b37      	ldr	r3, [pc, #220]	; (8003584 <MX_GPIO_Init+0x174>)
 80034a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	603b      	str	r3, [r7, #0]
 80034b0:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 80034b2:	2200      	movs	r2, #0
 80034b4:	f44f 619c 	mov.w	r1, #1248	; 0x4e0
 80034b8:	4833      	ldr	r0, [pc, #204]	; (8003588 <MX_GPIO_Init+0x178>)
 80034ba:	f002 f9bd 	bl	8005838 <HAL_GPIO_WritePin>
			Switch_Relay_3_Pin | Switch_Relay_1_Pin | Switch_Relay_2_Pin
					| DIR_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(JoyStick_SS_PIN_GPIO_Port, JoyStick_SS_PIN_Pin,
 80034be:	2200      	movs	r2, #0
 80034c0:	2104      	movs	r1, #4
 80034c2:	4832      	ldr	r0, [pc, #200]	; (800358c <MX_GPIO_Init+0x17c>)
 80034c4:	f002 f9b8 	bl	8005838 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : B1_Pin Emergency_Pin Photoelectric_sensor_1_Pin */
	GPIO_InitStruct.Pin = B1_Pin | Emergency_Pin | Photoelectric_sensor_1_Pin;
 80034c8:	f242 0348 	movw	r3, #8264	; 0x2048
 80034cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80034ce:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80034d2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034d8:	f107 0314 	add.w	r3, r7, #20
 80034dc:	4619      	mov	r1, r3
 80034de:	482c      	ldr	r0, [pc, #176]	; (8003590 <MX_GPIO_Init+0x180>)
 80034e0:	f002 f80e 	bl	8005500 <HAL_GPIO_Init>

	/*Configure GPIO pins : Switch_Relay_3_Pin Switch_Relay_1_Pin Switch_Relay_2_Pin DIR_Pin */
	GPIO_InitStruct.Pin = Switch_Relay_3_Pin | Switch_Relay_1_Pin
 80034e4:	f44f 639c 	mov.w	r3, #1248	; 0x4e0
 80034e8:	617b      	str	r3, [r7, #20]
			| Switch_Relay_2_Pin | DIR_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034ea:	2301      	movs	r3, #1
 80034ec:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ee:	2300      	movs	r3, #0
 80034f0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f2:	2300      	movs	r3, #0
 80034f4:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f6:	f107 0314 	add.w	r3, r7, #20
 80034fa:	4619      	mov	r1, r3
 80034fc:	4822      	ldr	r0, [pc, #136]	; (8003588 <MX_GPIO_Init+0x178>)
 80034fe:	f001 ffff 	bl	8005500 <HAL_GPIO_Init>

	/*Configure GPIO pins : Photoelectric_sensor_2_Pin Photoelectric_sensor_3_Pin */
	GPIO_InitStruct.Pin = Photoelectric_sensor_2_Pin
 8003502:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003506:	617b      	str	r3, [r7, #20]
			| Photoelectric_sensor_3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003508:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800350c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800350e:	2300      	movs	r3, #0
 8003510:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003512:	f107 0314 	add.w	r3, r7, #20
 8003516:	4619      	mov	r1, r3
 8003518:	481e      	ldr	r0, [pc, #120]	; (8003594 <MX_GPIO_Init+0x184>)
 800351a:	f001 fff1 	bl	8005500 <HAL_GPIO_Init>

	/*Configure GPIO pin : JoyStick_SS_PIN_Pin */
	GPIO_InitStruct.Pin = JoyStick_SS_PIN_Pin;
 800351e:	2304      	movs	r3, #4
 8003520:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003522:	2301      	movs	r3, #1
 8003524:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800352a:	2300      	movs	r3, #0
 800352c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(JoyStick_SS_PIN_GPIO_Port, &GPIO_InitStruct);
 800352e:	f107 0314 	add.w	r3, r7, #20
 8003532:	4619      	mov	r1, r3
 8003534:	4815      	ldr	r0, [pc, #84]	; (800358c <MX_GPIO_Init+0x17c>)
 8003536:	f001 ffe3 	bl	8005500 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800353a:	2200      	movs	r2, #0
 800353c:	2100      	movs	r1, #0
 800353e:	2008      	movs	r0, #8
 8003540:	f001 fb99 	bl	8004c76 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003544:	2008      	movs	r0, #8
 8003546:	f001 fbb2 	bl	8004cae <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800354a:	2200      	movs	r2, #0
 800354c:	2100      	movs	r1, #0
 800354e:	2009      	movs	r0, #9
 8003550:	f001 fb91 	bl	8004c76 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003554:	2009      	movs	r0, #9
 8003556:	f001 fbaa 	bl	8004cae <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800355a:	2200      	movs	r2, #0
 800355c:	2100      	movs	r1, #0
 800355e:	2017      	movs	r0, #23
 8003560:	f001 fb89 	bl	8004c76 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003564:	2017      	movs	r0, #23
 8003566:	f001 fba2 	bl	8004cae <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800356a:	2200      	movs	r2, #0
 800356c:	2100      	movs	r1, #0
 800356e:	2028      	movs	r0, #40	; 0x28
 8003570:	f001 fb81 	bl	8004c76 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003574:	2028      	movs	r0, #40	; 0x28
 8003576:	f001 fb9a 	bl	8004cae <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800357a:	bf00      	nop
 800357c:	3728      	adds	r7, #40	; 0x28
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800
 8003588:	40020000 	.word	0x40020000
 800358c:	40020c00 	.word	0x40020c00
 8003590:	40020800 	.word	0x40020800
 8003594:	40020400 	.word	0x40020400

08003598 <HAL_GPIO_EXTI_Callback>:
		motor(0, 1);
		break;
	}
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	80fb      	strh	r3, [r7, #6]
//		Dutyfeedback = 0;
//		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
//		state_IT = 1;
//		State = EMERGENCY_LIMIT;
//	}
}
 80035a2:	bf00      	nop
 80035a4:	370c      	adds	r7, #12
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
	...

080035b0 <micros>:

uint64_t micros() {
 80035b0:	b4b0      	push	{r4, r5, r7}
 80035b2:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5) + _micros;
 80035b4:	4b09      	ldr	r3, [pc, #36]	; (80035dc <micros+0x2c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	2200      	movs	r2, #0
 80035bc:	4618      	mov	r0, r3
 80035be:	4611      	mov	r1, r2
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <micros+0x30>)
 80035c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c6:	1884      	adds	r4, r0, r2
 80035c8:	eb41 0503 	adc.w	r5, r1, r3
 80035cc:	4622      	mov	r2, r4
 80035ce:	462b      	mov	r3, r5
}
 80035d0:	4610      	mov	r0, r2
 80035d2:	4619      	mov	r1, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bcb0      	pop	{r4, r5, r7}
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	20000668 	.word	0x20000668
 80035e0:	20000948 	.word	0x20000948

080035e4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80035e4:	b4b0      	push	{r4, r5, r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
	if (htim == &htim5) {
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a08      	ldr	r2, [pc, #32]	; (8003610 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d108      	bne.n	8003606 <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 80035f4:	4b07      	ldr	r3, [pc, #28]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80035f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fa:	1e54      	subs	r4, r2, #1
 80035fc:	f143 0500 	adc.w	r5, r3, #0
 8003600:	4b04      	ldr	r3, [pc, #16]	; (8003614 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8003602:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8003606:	bf00      	nop
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	bcb0      	pop	{r4, r5, r7}
 800360e:	4770      	bx	lr
 8003610:	20000668 	.word	0x20000668
 8003614:	20000948 	.word	0x20000948

08003618 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800361c:	b672      	cpsid	i
}
 800361e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003620:	e7fe      	b.n	8003620 <Error_Handler+0x8>
 8003622:	0000      	movs	r0, r0
 8003624:	0000      	movs	r0, r0
	...

08003628 <PID>:
	RUNPOINTMODE,
	EMERGENCY_LIMIT,
	SENSOR_CHECK,
} State ;

void PID(float setposition) {
 8003628:	b5b0      	push	{r4, r5, r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	ed87 0a01 	vstr	s0, [r7, #4]

	current_pos = PosY;
 8003632:	4bb5      	ldr	r3, [pc, #724]	; (8003908 <PID+0x2e0>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4ab5      	ldr	r2, [pc, #724]	; (800390c <PID+0x2e4>)
 8003638:	6013      	str	r3, [r2, #0]
	current_velocity = (current_pos - previous_pos) / (pid_us / 1000000.0);
 800363a:	4bb4      	ldr	r3, [pc, #720]	; (800390c <PID+0x2e4>)
 800363c:	ed93 7a00 	vldr	s14, [r3]
 8003640:	4bb3      	ldr	r3, [pc, #716]	; (8003910 <PID+0x2e8>)
 8003642:	edd3 7a00 	vldr	s15, [r3]
 8003646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800364a:	ee17 0a90 	vmov	r0, s15
 800364e:	f7fc ff27 	bl	80004a0 <__aeabi_f2d>
 8003652:	4604      	mov	r4, r0
 8003654:	460d      	mov	r5, r1
 8003656:	4baf      	ldr	r3, [pc, #700]	; (8003914 <PID+0x2ec>)
 8003658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	f7fc ff40 	bl	80004e4 <__aeabi_ul2d>
 8003664:	a3a2      	add	r3, pc, #648	; (adr r3, 80038f0 <PID+0x2c8>)
 8003666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366a:	f7fd f89b 	bl	80007a4 <__aeabi_ddiv>
 800366e:	4602      	mov	r2, r0
 8003670:	460b      	mov	r3, r1
 8003672:	4620      	mov	r0, r4
 8003674:	4629      	mov	r1, r5
 8003676:	f7fd f895 	bl	80007a4 <__aeabi_ddiv>
 800367a:	4602      	mov	r2, r0
 800367c:	460b      	mov	r3, r1
 800367e:	4610      	mov	r0, r2
 8003680:	4619      	mov	r1, r3
 8003682:	f7fd fa15 	bl	8000ab0 <__aeabi_d2f>
 8003686:	4603      	mov	r3, r0
 8003688:	4aa3      	ldr	r2, [pc, #652]	; (8003918 <PID+0x2f0>)
 800368a:	6013      	str	r3, [r2, #0]
	previous_pos = current_pos;
 800368c:	4b9f      	ldr	r3, [pc, #636]	; (800390c <PID+0x2e4>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a9f      	ldr	r2, [pc, #636]	; (8003910 <PID+0x2e8>)
 8003692:	6013      	str	r3, [r2, #0]

	if (pos_f < -350) {
 8003694:	4ba1      	ldr	r3, [pc, #644]	; (800391c <PID+0x2f4>)
 8003696:	edd3 7a00 	vldr	s15, [r3]
 800369a:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8003920 <PID+0x2f8>
 800369e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a6:	d503      	bpl.n	80036b0 <PID+0x88>
		pos_f = -350;
 80036a8:	4b9c      	ldr	r3, [pc, #624]	; (800391c <PID+0x2f4>)
 80036aa:	4a9e      	ldr	r2, [pc, #632]	; (8003924 <PID+0x2fc>)
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	e00c      	b.n	80036ca <PID+0xa2>
	} else if (pos_f > 350) {
 80036b0:	4b9a      	ldr	r3, [pc, #616]	; (800391c <PID+0x2f4>)
 80036b2:	edd3 7a00 	vldr	s15, [r3]
 80036b6:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8003928 <PID+0x300>
 80036ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036c2:	dd02      	ble.n	80036ca <PID+0xa2>
		pos_f = 350;
 80036c4:	4b95      	ldr	r3, [pc, #596]	; (800391c <PID+0x2f4>)
 80036c6:	4a99      	ldr	r2, [pc, #612]	; (800392c <PID+0x304>)
 80036c8:	601a      	str	r2, [r3, #0]
	}

	Error = setposition - PosY;
 80036ca:	4b8f      	ldr	r3, [pc, #572]	; (8003908 <PID+0x2e0>)
 80036cc:	edd3 7a00 	vldr	s15, [r3]
 80036d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80036d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036d8:	4b95      	ldr	r3, [pc, #596]	; (8003930 <PID+0x308>)
 80036da:	edc3 7a00 	vstr	s15, [r3]

	if (!((Dutyfeedback >= Max_Counter_PWM)
 80036de:	4b95      	ldr	r3, [pc, #596]	; (8003934 <PID+0x30c>)
 80036e0:	edd3 7a00 	vldr	s15, [r3]
 80036e4:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8003938 <PID+0x310>
 80036e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f0:	bfac      	ite	ge
 80036f2:	2301      	movge	r3, #1
 80036f4:	2300      	movlt	r3, #0
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	f083 0301 	eor.w	r3, r3, #1
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d13f      	bne.n	8003782 <PID+0x15a>
			&& ((Error >= 0 && Intregral >= 0) || (Error < 0 && Intregral < 0)))) {
 8003702:	4b8b      	ldr	r3, [pc, #556]	; (8003930 <PID+0x308>)
 8003704:	edd3 7a00 	vldr	s15, [r3]
 8003708:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800370c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003710:	bfac      	ite	ge
 8003712:	2301      	movge	r3, #1
 8003714:	2300      	movlt	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f083 0301 	eor.w	r3, r3, #1
 800371c:	b2db      	uxtb	r3, r3
	if (!((Dutyfeedback >= Max_Counter_PWM)
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10f      	bne.n	8003742 <PID+0x11a>
			&& ((Error >= 0 && Intregral >= 0) || (Error < 0 && Intregral < 0)))) {
 8003722:	4b86      	ldr	r3, [pc, #536]	; (800393c <PID+0x314>)
 8003724:	edd3 7a00 	vldr	s15, [r3]
 8003728:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800372c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003730:	bfac      	ite	ge
 8003732:	2301      	movge	r3, #1
 8003734:	2300      	movlt	r3, #0
 8003736:	b2db      	uxtb	r3, r3
 8003738:	f083 0301 	eor.w	r3, r3, #1
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	d02a      	beq.n	8003798 <PID+0x170>
 8003742:	4b7b      	ldr	r3, [pc, #492]	; (8003930 <PID+0x308>)
 8003744:	edd3 7a00 	vldr	s15, [r3]
 8003748:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800374c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003750:	bf4c      	ite	mi
 8003752:	2301      	movmi	r3, #1
 8003754:	2300      	movpl	r3, #0
 8003756:	b2db      	uxtb	r3, r3
 8003758:	f083 0301 	eor.w	r3, r3, #1
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10f      	bne.n	8003782 <PID+0x15a>
 8003762:	4b76      	ldr	r3, [pc, #472]	; (800393c <PID+0x314>)
 8003764:	edd3 7a00 	vldr	s15, [r3]
 8003768:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800376c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003770:	bf4c      	ite	mi
 8003772:	2301      	movmi	r3, #1
 8003774:	2300      	movpl	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	f083 0301 	eor.w	r3, r3, #1
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00a      	beq.n	8003798 <PID+0x170>
		Intregral = Intregral + Error;
 8003782:	4b6e      	ldr	r3, [pc, #440]	; (800393c <PID+0x314>)
 8003784:	ed93 7a00 	vldr	s14, [r3]
 8003788:	4b69      	ldr	r3, [pc, #420]	; (8003930 <PID+0x308>)
 800378a:	edd3 7a00 	vldr	s15, [r3]
 800378e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003792:	4b6a      	ldr	r3, [pc, #424]	; (800393c <PID+0x314>)
 8003794:	edc3 7a00 	vstr	s15, [r3]
	}

	Dutyfeedback = (Kp * Error) + (Kd * ((Error - Last_Error) / deltaT))
 8003798:	4b69      	ldr	r3, [pc, #420]	; (8003940 <PID+0x318>)
 800379a:	ed93 7a00 	vldr	s14, [r3]
 800379e:	4b64      	ldr	r3, [pc, #400]	; (8003930 <PID+0x308>)
 80037a0:	edd3 7a00 	vldr	s15, [r3]
 80037a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80037a8:	4b61      	ldr	r3, [pc, #388]	; (8003930 <PID+0x308>)
 80037aa:	edd3 6a00 	vldr	s13, [r3]
 80037ae:	4b65      	ldr	r3, [pc, #404]	; (8003944 <PID+0x31c>)
 80037b0:	edd3 7a00 	vldr	s15, [r3]
 80037b4:	ee36 6ae7 	vsub.f32	s12, s13, s15
 80037b8:	4b63      	ldr	r3, [pc, #396]	; (8003948 <PID+0x320>)
 80037ba:	edd3 7a00 	vldr	s15, [r3]
 80037be:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80037c2:	4b62      	ldr	r3, [pc, #392]	; (800394c <PID+0x324>)
 80037c4:	edd3 7a00 	vldr	s15, [r3]
 80037c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037cc:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ (Intregral * Ki);
 80037d0:	4b5a      	ldr	r3, [pc, #360]	; (800393c <PID+0x314>)
 80037d2:	edd3 6a00 	vldr	s13, [r3]
 80037d6:	4b5e      	ldr	r3, [pc, #376]	; (8003950 <PID+0x328>)
 80037d8:	edd3 7a00 	vldr	s15, [r3]
 80037dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80037e0:	ee77 7a27 	vadd.f32	s15, s14, s15
	Dutyfeedback = (Kp * Error) + (Kd * ((Error - Last_Error) / deltaT))
 80037e4:	4b53      	ldr	r3, [pc, #332]	; (8003934 <PID+0x30c>)
 80037e6:	edc3 7a00 	vstr	s15, [r3]

	if (Dutyfeedback >= Max_Counter_PWM * 0.7) {
 80037ea:	4b52      	ldr	r3, [pc, #328]	; (8003934 <PID+0x30c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f7fc fe56 	bl	80004a0 <__aeabi_f2d>
 80037f4:	a340      	add	r3, pc, #256	; (adr r3, 80038f8 <PID+0x2d0>)
 80037f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037fa:	f7fd f92f 	bl	8000a5c <__aeabi_dcmpge>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <PID+0x1e4>
		Dutyfeedback = Max_Counter_PWM * 0.7;
 8003804:	4b4b      	ldr	r3, [pc, #300]	; (8003934 <PID+0x30c>)
 8003806:	4a53      	ldr	r2, [pc, #332]	; (8003954 <PID+0x32c>)
 8003808:	601a      	str	r2, [r3, #0]
 800380a:	e00f      	b.n	800382c <PID+0x204>
	} else if (Dutyfeedback <= Max_Counter_PWM * -0.7) {
 800380c:	4b49      	ldr	r3, [pc, #292]	; (8003934 <PID+0x30c>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4618      	mov	r0, r3
 8003812:	f7fc fe45 	bl	80004a0 <__aeabi_f2d>
 8003816:	a33a      	add	r3, pc, #232	; (adr r3, 8003900 <PID+0x2d8>)
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f7fd f914 	bl	8000a48 <__aeabi_dcmple>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <PID+0x204>
		Dutyfeedback = Max_Counter_PWM * -0.7;
 8003826:	4b43      	ldr	r3, [pc, #268]	; (8003934 <PID+0x30c>)
 8003828:	4a4b      	ldr	r2, [pc, #300]	; (8003958 <PID+0x330>)
 800382a:	601a      	str	r2, [r3, #0]
	}

	if (Dutyfeedback < 0) {
 800382c:	4b41      	ldr	r3, [pc, #260]	; (8003934 <PID+0x30c>)
 800382e:	edd3 7a00 	vldr	s15, [r3]
 8003832:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383a:	d503      	bpl.n	8003844 <PID+0x21c>
		dir = -1;
 800383c:	4b47      	ldr	r3, [pc, #284]	; (800395c <PID+0x334>)
 800383e:	22ff      	movs	r2, #255	; 0xff
 8003840:	701a      	strb	r2, [r3, #0]
 8003842:	e00a      	b.n	800385a <PID+0x232>
	} else if (Dutyfeedback > 0) {
 8003844:	4b3b      	ldr	r3, [pc, #236]	; (8003934 <PID+0x30c>)
 8003846:	edd3 7a00 	vldr	s15, [r3]
 800384a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800384e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003852:	dd02      	ble.n	800385a <PID+0x232>
		dir = 1;
 8003854:	4b41      	ldr	r3, [pc, #260]	; (800395c <PID+0x334>)
 8003856:	2201      	movs	r2, #1
 8003858:	701a      	strb	r2, [r3, #0]
	}

	if (Error > 1.0) {
 800385a:	4b35      	ldr	r3, [pc, #212]	; (8003930 <PID+0x308>)
 800385c:	edd3 7a00 	vldr	s15, [r3]
 8003860:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386c:	dd0b      	ble.n	8003886 <PID+0x25e>
		Dutyfeedback += 1 * Kp; //230
 800386e:	4b31      	ldr	r3, [pc, #196]	; (8003934 <PID+0x30c>)
 8003870:	ed93 7a00 	vldr	s14, [r3]
 8003874:	4b32      	ldr	r3, [pc, #200]	; (8003940 <PID+0x318>)
 8003876:	edd3 7a00 	vldr	s15, [r3]
 800387a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800387e:	4b2d      	ldr	r3, [pc, #180]	; (8003934 <PID+0x30c>)
 8003880:	edc3 7a00 	vstr	s15, [r3]
 8003884:	e014      	b.n	80038b0 <PID+0x288>
	} else if (Error < -1.0) {
 8003886:	4b2a      	ldr	r3, [pc, #168]	; (8003930 <PID+0x308>)
 8003888:	edd3 7a00 	vldr	s15, [r3]
 800388c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003890:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003898:	d50a      	bpl.n	80038b0 <PID+0x288>
		Dutyfeedback -= 1 * Kp;
 800389a:	4b26      	ldr	r3, [pc, #152]	; (8003934 <PID+0x30c>)
 800389c:	ed93 7a00 	vldr	s14, [r3]
 80038a0:	4b27      	ldr	r3, [pc, #156]	; (8003940 <PID+0x318>)
 80038a2:	edd3 7a00 	vldr	s15, [r3]
 80038a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038aa:	4b22      	ldr	r3, [pc, #136]	; (8003934 <PID+0x30c>)
 80038ac:	edc3 7a00 	vstr	s15, [r3]
	}

	Dutyfeedback = fabs(Dutyfeedback);
 80038b0:	4b20      	ldr	r3, [pc, #128]	; (8003934 <PID+0x30c>)
 80038b2:	edd3 7a00 	vldr	s15, [r3]
 80038b6:	eef0 7ae7 	vabs.f32	s15, s15
 80038ba:	4b1e      	ldr	r3, [pc, #120]	; (8003934 <PID+0x30c>)
 80038bc:	edc3 7a00 	vstr	s15, [r3]

	motor(Dutyfeedback, dir);
 80038c0:	4b1c      	ldr	r3, [pc, #112]	; (8003934 <PID+0x30c>)
 80038c2:	edd3 7a00 	vldr	s15, [r3]
 80038c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038ca:	4b24      	ldr	r3, [pc, #144]	; (800395c <PID+0x334>)
 80038cc:	f993 3000 	ldrsb.w	r3, [r3]
 80038d0:	4619      	mov	r1, r3
 80038d2:	ee17 0a90 	vmov	r0, s15
 80038d6:	f7fd fae3 	bl	8000ea0 <motor>
	Last_Error = Error;
 80038da:	4b15      	ldr	r3, [pc, #84]	; (8003930 <PID+0x308>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a19      	ldr	r2, [pc, #100]	; (8003944 <PID+0x31c>)
 80038e0:	6013      	str	r3, [r2, #0]
//			State = INIT_HOMING;
//		}

//	}

}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bdb0      	pop	{r4, r5, r7, pc}
 80038ea:	bf00      	nop
 80038ec:	f3af 8000 	nop.w
 80038f0:	00000000 	.word	0x00000000
 80038f4:	412e8480 	.word	0x412e8480
 80038f8:	66666666 	.word	0x66666666
 80038fc:	40e66666 	.word	0x40e66666
 8003900:	66666666 	.word	0x66666666
 8003904:	c0e66666 	.word	0xc0e66666
 8003908:	20000fd0 	.word	0x20000fd0
 800390c:	2000109c 	.word	0x2000109c
 8003910:	200010a0 	.word	0x200010a0
 8003914:	20000240 	.word	0x20000240
 8003918:	200010a4 	.word	0x200010a4
 800391c:	2000091c 	.word	0x2000091c
 8003920:	c3af0000 	.word	0xc3af0000
 8003924:	c3af0000 	.word	0xc3af0000
 8003928:	43af0000 	.word	0x43af0000
 800392c:	43af0000 	.word	0x43af0000
 8003930:	200010a8 	.word	0x200010a8
 8003934:	20000940 	.word	0x20000940
 8003938:	47800000 	.word	0x47800000
 800393c:	20000944 	.word	0x20000944
 8003940:	20000274 	.word	0x20000274
 8003944:	200010ac 	.word	0x200010ac
 8003948:	20000280 	.word	0x20000280
 800394c:	2000027c 	.word	0x2000027c
 8003950:	20000278 	.word	0x20000278
 8003954:	47333333 	.word	0x47333333
 8003958:	c7333333 	.word	0xc7333333
 800395c:	20001098 	.word	0x20001098

08003960 <Trajectory_Gen>:

void Trajectory_Gen(double x_init, double x_fi, double v_fi, double Accel) {
 8003960:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003964:	b088      	sub	sp, #32
 8003966:	af00      	add	r7, sp, #0
 8003968:	ed87 0b06 	vstr	d0, [r7, #24]
 800396c:	ed87 1b04 	vstr	d1, [r7, #16]
 8003970:	ed87 2b02 	vstr	d2, [r7, #8]
 8003974:	ed87 3b00 	vstr	d3, [r7]
	x_initial = x_init;
 8003978:	4993      	ldr	r1, [pc, #588]	; (8003bc8 <Trajectory_Gen+0x268>)
 800397a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800397e:	e9c1 2300 	strd	r2, r3, [r1]
	x_final = x_fi;
 8003982:	4992      	ldr	r1, [pc, #584]	; (8003bcc <Trajectory_Gen+0x26c>)
 8003984:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003988:	e9c1 2300 	strd	r2, r3, [r1]
	v_final = v_fi;
 800398c:	4990      	ldr	r1, [pc, #576]	; (8003bd0 <Trajectory_Gen+0x270>)
 800398e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003992:	e9c1 2300 	strd	r2, r3, [r1]
	Acceleration = Accel;
 8003996:	498f      	ldr	r1, [pc, #572]	; (8003bd4 <Trajectory_Gen+0x274>)
 8003998:	e9d7 2300 	ldrd	r2, r3, [r7]
 800399c:	e9c1 2300 	strd	r2, r3, [r1]
	t_Acce = traject_us / 1000000;
 80039a0:	4b8d      	ldr	r3, [pc, #564]	; (8003bd8 <Trajectory_Gen+0x278>)
 80039a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039a6:	4a8d      	ldr	r2, [pc, #564]	; (8003bdc <Trajectory_Gen+0x27c>)
 80039a8:	f04f 0300 	mov.w	r3, #0
 80039ac:	f7fd f8d0 	bl	8000b50 <__aeabi_uldivmod>
 80039b0:	4602      	mov	r2, r0
 80039b2:	460b      	mov	r3, r1
 80039b4:	4610      	mov	r0, r2
 80039b6:	4619      	mov	r1, r3
 80039b8:	f7fc fd94 	bl	80004e4 <__aeabi_ul2d>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	4987      	ldr	r1, [pc, #540]	; (8003be0 <Trajectory_Gen+0x280>)
 80039c2:	e9c1 2300 	strd	r2, r3, [r1]
	t_DeAcce = traject_us / 1000000;
 80039c6:	4b84      	ldr	r3, [pc, #528]	; (8003bd8 <Trajectory_Gen+0x278>)
 80039c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039cc:	4a83      	ldr	r2, [pc, #524]	; (8003bdc <Trajectory_Gen+0x27c>)
 80039ce:	f04f 0300 	mov.w	r3, #0
 80039d2:	f7fd f8bd 	bl	8000b50 <__aeabi_uldivmod>
 80039d6:	4602      	mov	r2, r0
 80039d8:	460b      	mov	r3, r1
 80039da:	4610      	mov	r0, r2
 80039dc:	4619      	mov	r1, r3
 80039de:	f7fc fd81 	bl	80004e4 <__aeabi_ul2d>
 80039e2:	4602      	mov	r2, r0
 80039e4:	460b      	mov	r3, r1
 80039e6:	497f      	ldr	r1, [pc, #508]	; (8003be4 <Trajectory_Gen+0x284>)
 80039e8:	e9c1 2300 	strd	r2, r3, [r1]
	t_Cons = traject_us / 1000000;
 80039ec:	4b7a      	ldr	r3, [pc, #488]	; (8003bd8 <Trajectory_Gen+0x278>)
 80039ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80039f2:	4a7a      	ldr	r2, [pc, #488]	; (8003bdc <Trajectory_Gen+0x27c>)
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	f7fd f8aa 	bl	8000b50 <__aeabi_uldivmod>
 80039fc:	4602      	mov	r2, r0
 80039fe:	460b      	mov	r3, r1
 8003a00:	4610      	mov	r0, r2
 8003a02:	4619      	mov	r1, r3
 8003a04:	f7fc fd6e 	bl	80004e4 <__aeabi_ul2d>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4976      	ldr	r1, [pc, #472]	; (8003be8 <Trajectory_Gen+0x288>)
 8003a0e:	e9c1 2300 	strd	r2, r3, [r1]
	t_count = traject_us / 1000000;
 8003a12:	4b71      	ldr	r3, [pc, #452]	; (8003bd8 <Trajectory_Gen+0x278>)
 8003a14:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a18:	4a70      	ldr	r2, [pc, #448]	; (8003bdc <Trajectory_Gen+0x27c>)
 8003a1a:	f04f 0300 	mov.w	r3, #0
 8003a1e:	f7fd f897 	bl	8000b50 <__aeabi_uldivmod>
 8003a22:	4602      	mov	r2, r0
 8003a24:	460b      	mov	r3, r1
 8003a26:	4610      	mov	r0, r2
 8003a28:	4619      	mov	r1, r3
 8003a2a:	f7fc fd5b 	bl	80004e4 <__aeabi_ul2d>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	460b      	mov	r3, r1
 8003a32:	496e      	ldr	r1, [pc, #440]	; (8003bec <Trajectory_Gen+0x28c>)
 8003a34:	e9c1 2300 	strd	r2, r3, [r1]

	deltaX = fabs(x_final - x_initial);
 8003a38:	4b64      	ldr	r3, [pc, #400]	; (8003bcc <Trajectory_Gen+0x26c>)
 8003a3a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a3e:	4b62      	ldr	r3, [pc, #392]	; (8003bc8 <Trajectory_Gen+0x268>)
 8003a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a44:	f7fc fbcc 	bl	80001e0 <__aeabi_dsub>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4614      	mov	r4, r2
 8003a4e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8003a52:	4b67      	ldr	r3, [pc, #412]	; (8003bf0 <Trajectory_Gen+0x290>)
 8003a54:	e9c3 4500 	strd	r4, r5, [r3]
	if (x_final - x_initial > 0) {
 8003a58:	4b5c      	ldr	r3, [pc, #368]	; (8003bcc <Trajectory_Gen+0x26c>)
 8003a5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a5e:	4b5a      	ldr	r3, [pc, #360]	; (8003bc8 <Trajectory_Gen+0x268>)
 8003a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a64:	f7fc fbbc 	bl	80001e0 <__aeabi_dsub>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4610      	mov	r0, r2
 8003a6e:	4619      	mov	r1, r3
 8003a70:	f04f 0200 	mov.w	r2, #0
 8003a74:	f04f 0300 	mov.w	r3, #0
 8003a78:	f7fc fffa 	bl	8000a70 <__aeabi_dcmpgt>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <Trajectory_Gen+0x12a>
		direct = 1;
 8003a82:	4b5c      	ldr	r3, [pc, #368]	; (8003bf4 <Trajectory_Gen+0x294>)
 8003a84:	2201      	movs	r2, #1
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	e018      	b.n	8003abc <Trajectory_Gen+0x15c>
	} else if (x_final - x_initial < 0) {
 8003a8a:	4b50      	ldr	r3, [pc, #320]	; (8003bcc <Trajectory_Gen+0x26c>)
 8003a8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003a90:	4b4d      	ldr	r3, [pc, #308]	; (8003bc8 <Trajectory_Gen+0x268>)
 8003a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a96:	f7fc fba3 	bl	80001e0 <__aeabi_dsub>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	4610      	mov	r0, r2
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	f04f 0200 	mov.w	r2, #0
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	f7fc ffc3 	bl	8000a34 <__aeabi_dcmplt>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d003      	beq.n	8003abc <Trajectory_Gen+0x15c>
		direct = -1;
 8003ab4:	4b4f      	ldr	r3, [pc, #316]	; (8003bf4 <Trajectory_Gen+0x294>)
 8003ab6:	f04f 32ff 	mov.w	r2, #4294967295
 8003aba:	601a      	str	r2, [r3, #0]
	}

	t_acceleration = v_final / Acceleration;
 8003abc:	4b44      	ldr	r3, [pc, #272]	; (8003bd0 <Trajectory_Gen+0x270>)
 8003abe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ac2:	4b44      	ldr	r3, [pc, #272]	; (8003bd4 <Trajectory_Gen+0x274>)
 8003ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ac8:	f7fc fe6c 	bl	80007a4 <__aeabi_ddiv>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4949      	ldr	r1, [pc, #292]	; (8003bf8 <Trajectory_Gen+0x298>)
 8003ad2:	e9c1 2300 	strd	r2, r3, [r1]

	t_triangle = sqrt(deltaX / Acceleration);
 8003ad6:	4b46      	ldr	r3, [pc, #280]	; (8003bf0 <Trajectory_Gen+0x290>)
 8003ad8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003adc:	4b3d      	ldr	r3, [pc, #244]	; (8003bd4 <Trajectory_Gen+0x274>)
 8003ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae2:	f7fc fe5f 	bl	80007a4 <__aeabi_ddiv>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	460b      	mov	r3, r1
 8003aea:	ec43 2b17 	vmov	d7, r2, r3
 8003aee:	eeb0 0a47 	vmov.f32	s0, s14
 8003af2:	eef0 0a67 	vmov.f32	s1, s15
 8003af6:	f006 fe27 	bl	800a748 <sqrt>
 8003afa:	eeb0 7a40 	vmov.f32	s14, s0
 8003afe:	eef0 7a60 	vmov.f32	s15, s1
 8003b02:	4b3e      	ldr	r3, [pc, #248]	; (8003bfc <Trajectory_Gen+0x29c>)
 8003b04:	ed83 7b00 	vstr	d7, [r3]

	if (t_triangle < t_acceleration) {
 8003b08:	4b3c      	ldr	r3, [pc, #240]	; (8003bfc <Trajectory_Gen+0x29c>)
 8003b0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b0e:	4b3a      	ldr	r3, [pc, #232]	; (8003bf8 <Trajectory_Gen+0x298>)
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f7fc ff8e 	bl	8000a34 <__aeabi_dcmplt>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d00f      	beq.n	8003b3e <Trajectory_Gen+0x1de>
		t_final = 2 * (t_triangle);
 8003b1e:	4b37      	ldr	r3, [pc, #220]	; (8003bfc <Trajectory_Gen+0x29c>)
 8003b20:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b24:	4602      	mov	r2, r0
 8003b26:	460b      	mov	r3, r1
 8003b28:	f7fc fb5c 	bl	80001e4 <__adddf3>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	460b      	mov	r3, r1
 8003b30:	4933      	ldr	r1, [pc, #204]	; (8003c00 <Trajectory_Gen+0x2a0>)
 8003b32:	e9c1 2300 	strd	r2, r3, [r1]
		trajectory_type = 1;
 8003b36:	4b33      	ldr	r3, [pc, #204]	; (8003c04 <Trajectory_Gen+0x2a4>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
	} else if (t_triangle >= t_acceleration) {
		t_final = (2 * t_acceleration)
				+ (((deltaX) - (t_acceleration * v_final)) / v_final);
		trajectory_type = 2;
	}
}
 8003b3c:	e03e      	b.n	8003bbc <Trajectory_Gen+0x25c>
	} else if (t_triangle >= t_acceleration) {
 8003b3e:	4b2f      	ldr	r3, [pc, #188]	; (8003bfc <Trajectory_Gen+0x29c>)
 8003b40:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b44:	4b2c      	ldr	r3, [pc, #176]	; (8003bf8 <Trajectory_Gen+0x298>)
 8003b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4a:	f7fc ff87 	bl	8000a5c <__aeabi_dcmpge>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d100      	bne.n	8003b56 <Trajectory_Gen+0x1f6>
}
 8003b54:	e032      	b.n	8003bbc <Trajectory_Gen+0x25c>
		t_final = (2 * t_acceleration)
 8003b56:	4b28      	ldr	r3, [pc, #160]	; (8003bf8 <Trajectory_Gen+0x298>)
 8003b58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	f7fc fb40 	bl	80001e4 <__adddf3>
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	4690      	mov	r8, r2
 8003b6a:	4699      	mov	r9, r3
				+ (((deltaX) - (t_acceleration * v_final)) / v_final);
 8003b6c:	4b20      	ldr	r3, [pc, #128]	; (8003bf0 <Trajectory_Gen+0x290>)
 8003b6e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003b72:	4b21      	ldr	r3, [pc, #132]	; (8003bf8 <Trajectory_Gen+0x298>)
 8003b74:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b78:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <Trajectory_Gen+0x270>)
 8003b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7e:	f7fc fce7 	bl	8000550 <__aeabi_dmul>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4620      	mov	r0, r4
 8003b88:	4629      	mov	r1, r5
 8003b8a:	f7fc fb29 	bl	80001e0 <__aeabi_dsub>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	460b      	mov	r3, r1
 8003b92:	4610      	mov	r0, r2
 8003b94:	4619      	mov	r1, r3
 8003b96:	4b0e      	ldr	r3, [pc, #56]	; (8003bd0 <Trajectory_Gen+0x270>)
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	f7fc fe02 	bl	80007a4 <__aeabi_ddiv>
 8003ba0:	4602      	mov	r2, r0
 8003ba2:	460b      	mov	r3, r1
 8003ba4:	4640      	mov	r0, r8
 8003ba6:	4649      	mov	r1, r9
 8003ba8:	f7fc fb1c 	bl	80001e4 <__adddf3>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
		t_final = (2 * t_acceleration)
 8003bb0:	4913      	ldr	r1, [pc, #76]	; (8003c00 <Trajectory_Gen+0x2a0>)
 8003bb2:	e9c1 2300 	strd	r2, r3, [r1]
		trajectory_type = 2;
 8003bb6:	4b13      	ldr	r3, [pc, #76]	; (8003c04 <Trajectory_Gen+0x2a4>)
 8003bb8:	2202      	movs	r2, #2
 8003bba:	601a      	str	r2, [r3, #0]
}
 8003bbc:	bf00      	nop
 8003bbe:	3720      	adds	r7, #32
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003bc6:	bf00      	nop
 8003bc8:	200010b8 	.word	0x200010b8
 8003bcc:	200010c0 	.word	0x200010c0
 8003bd0:	200010c8 	.word	0x200010c8
 8003bd4:	200010d0 	.word	0x200010d0
 8003bd8:	20000238 	.word	0x20000238
 8003bdc:	000f4240 	.word	0x000f4240
 8003be0:	20000248 	.word	0x20000248
 8003be4:	20000250 	.word	0x20000250
 8003be8:	20000258 	.word	0x20000258
 8003bec:	20000260 	.word	0x20000260
 8003bf0:	200010d8 	.word	0x200010d8
 8003bf4:	200010b4 	.word	0x200010b4
 8003bf8:	20001100 	.word	0x20001100
 8003bfc:	20001110 	.word	0x20001110
 8003c00:	20001108 	.word	0x20001108
 8003c04:	200010b0 	.word	0x200010b0

08003c08 <Trajectory_Eva>:

void Trajectory_Eva() {
 8003c08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003c0c:	af00      	add	r7, sp, #0
	switch (trajectory_type) {
 8003c0e:	4ba3      	ldr	r3, [pc, #652]	; (8003e9c <Trajectory_Eva+0x294>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	f000 8173 	beq.w	8003efe <Trajectory_Eva+0x2f6>
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	f300 835e 	bgt.w	80042da <Trajectory_Eva+0x6d2>
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 835a 	beq.w	80042d8 <Trajectory_Eva+0x6d0>
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d000      	beq.n	8003c2a <Trajectory_Eva+0x22>
			trajectory_type = 0;
		}
		break;
	}

}
 8003c28:	e357      	b.n	80042da <Trajectory_Eva+0x6d2>
		if (t_count <= t_triangle) {
 8003c2a:	4b9d      	ldr	r3, [pc, #628]	; (8003ea0 <Trajectory_Eva+0x298>)
 8003c2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c30:	4b9c      	ldr	r3, [pc, #624]	; (8003ea4 <Trajectory_Eva+0x29c>)
 8003c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c36:	f7fc ff07 	bl	8000a48 <__aeabi_dcmple>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 8085 	beq.w	8003d4c <Trajectory_Eva+0x144>
					+ (1.0 / 2.0 * direct * Acceleration * (t_Acce * t_Acce));
 8003c42:	4b99      	ldr	r3, [pc, #612]	; (8003ea8 <Trajectory_Eva+0x2a0>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fc fc18 	bl	800047c <__aeabi_i2d>
 8003c4c:	f04f 0200 	mov.w	r2, #0
 8003c50:	4b96      	ldr	r3, [pc, #600]	; (8003eac <Trajectory_Eva+0x2a4>)
 8003c52:	f7fc fc7d 	bl	8000550 <__aeabi_dmul>
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4b94      	ldr	r3, [pc, #592]	; (8003eb0 <Trajectory_Eva+0x2a8>)
 8003c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c64:	f7fc fc74 	bl	8000550 <__aeabi_dmul>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4614      	mov	r4, r2
 8003c6e:	461d      	mov	r5, r3
 8003c70:	4b90      	ldr	r3, [pc, #576]	; (8003eb4 <Trajectory_Eva+0x2ac>)
 8003c72:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c76:	4b8f      	ldr	r3, [pc, #572]	; (8003eb4 <Trajectory_Eva+0x2ac>)
 8003c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c7c:	f7fc fc68 	bl	8000550 <__aeabi_dmul>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4620      	mov	r0, r4
 8003c86:	4629      	mov	r1, r5
 8003c88:	f7fc fc62 	bl	8000550 <__aeabi_dmul>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4610      	mov	r0, r2
 8003c92:	4619      	mov	r1, r3
 8003c94:	4b88      	ldr	r3, [pc, #544]	; (8003eb8 <Trajectory_Eva+0x2b0>)
 8003c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c9a:	f7fc faa3 	bl	80001e4 <__adddf3>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	460b      	mov	r3, r1
			x = x_initial
 8003ca2:	4986      	ldr	r1, [pc, #536]	; (8003ebc <Trajectory_Eva+0x2b4>)
 8003ca4:	e9c1 2300 	strd	r2, r3, [r1]
			v = Acceleration * t_Acce * direct;
 8003ca8:	4b81      	ldr	r3, [pc, #516]	; (8003eb0 <Trajectory_Eva+0x2a8>)
 8003caa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cae:	4b81      	ldr	r3, [pc, #516]	; (8003eb4 <Trajectory_Eva+0x2ac>)
 8003cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb4:	f7fc fc4c 	bl	8000550 <__aeabi_dmul>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	4614      	mov	r4, r2
 8003cbe:	461d      	mov	r5, r3
 8003cc0:	4b79      	ldr	r3, [pc, #484]	; (8003ea8 <Trajectory_Eva+0x2a0>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7fc fbd9 	bl	800047c <__aeabi_i2d>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4620      	mov	r0, r4
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	f7fc fc3d 	bl	8000550 <__aeabi_dmul>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4979      	ldr	r1, [pc, #484]	; (8003ec0 <Trajectory_Eva+0x2b8>)
 8003cdc:	e9c1 2300 	strd	r2, r3, [r1]
			a = Acceleration * direct;
 8003ce0:	4b71      	ldr	r3, [pc, #452]	; (8003ea8 <Trajectory_Eva+0x2a0>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7fc fbc9 	bl	800047c <__aeabi_i2d>
 8003cea:	4b71      	ldr	r3, [pc, #452]	; (8003eb0 <Trajectory_Eva+0x2a8>)
 8003cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf0:	f7fc fc2e 	bl	8000550 <__aeabi_dmul>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4972      	ldr	r1, [pc, #456]	; (8003ec4 <Trajectory_Eva+0x2bc>)
 8003cfa:	e9c1 2300 	strd	r2, r3, [r1]
			x_final1 = x;
 8003cfe:	4b6f      	ldr	r3, [pc, #444]	; (8003ebc <Trajectory_Eva+0x2b4>)
 8003d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d04:	4970      	ldr	r1, [pc, #448]	; (8003ec8 <Trajectory_Eva+0x2c0>)
 8003d06:	e9c1 2300 	strd	r2, r3, [r1]
			v_final1 = v;
 8003d0a:	4b6d      	ldr	r3, [pc, #436]	; (8003ec0 <Trajectory_Eva+0x2b8>)
 8003d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d10:	496e      	ldr	r1, [pc, #440]	; (8003ecc <Trajectory_Eva+0x2c4>)
 8003d12:	e9c1 2300 	strd	r2, r3, [r1]
			t_Acce = t_Acce + t_diff;
 8003d16:	4b67      	ldr	r3, [pc, #412]	; (8003eb4 <Trajectory_Eva+0x2ac>)
 8003d18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d1c:	4b6c      	ldr	r3, [pc, #432]	; (8003ed0 <Trajectory_Eva+0x2c8>)
 8003d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d22:	f7fc fa5f 	bl	80001e4 <__adddf3>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	4962      	ldr	r1, [pc, #392]	; (8003eb4 <Trajectory_Eva+0x2ac>)
 8003d2c:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 8003d30:	4b5b      	ldr	r3, [pc, #364]	; (8003ea0 <Trajectory_Eva+0x298>)
 8003d32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d36:	4b66      	ldr	r3, [pc, #408]	; (8003ed0 <Trajectory_Eva+0x2c8>)
 8003d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3c:	f7fc fa52 	bl	80001e4 <__adddf3>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4956      	ldr	r1, [pc, #344]	; (8003ea0 <Trajectory_Eva+0x298>)
 8003d46:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8003d4a:	e2c6      	b.n	80042da <Trajectory_Eva+0x6d2>
		} else if (t_count <= t_final) {
 8003d4c:	4b54      	ldr	r3, [pc, #336]	; (8003ea0 <Trajectory_Eva+0x298>)
 8003d4e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d52:	4b60      	ldr	r3, [pc, #384]	; (8003ed4 <Trajectory_Eva+0x2cc>)
 8003d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d58:	f7fc fe76 	bl	8000a48 <__aeabi_dcmple>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 80bc 	beq.w	8003edc <Trajectory_Eva+0x2d4>
			x = x_final1 + (v_final1 * t_DeAcce)
 8003d64:	4b59      	ldr	r3, [pc, #356]	; (8003ecc <Trajectory_Eva+0x2c4>)
 8003d66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d6a:	4b5b      	ldr	r3, [pc, #364]	; (8003ed8 <Trajectory_Eva+0x2d0>)
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f7fc fbee 	bl	8000550 <__aeabi_dmul>
 8003d74:	4602      	mov	r2, r0
 8003d76:	460b      	mov	r3, r1
 8003d78:	4610      	mov	r0, r2
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	4b52      	ldr	r3, [pc, #328]	; (8003ec8 <Trajectory_Eva+0x2c0>)
 8003d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d82:	f7fc fa2f 	bl	80001e4 <__adddf3>
 8003d86:	4602      	mov	r2, r0
 8003d88:	460b      	mov	r3, r1
 8003d8a:	4614      	mov	r4, r2
 8003d8c:	461d      	mov	r5, r3
					- (1.0 / 2.0 * direct * Acceleration * t_DeAcce * t_DeAcce);
 8003d8e:	4b46      	ldr	r3, [pc, #280]	; (8003ea8 <Trajectory_Eva+0x2a0>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fc fb72 	bl	800047c <__aeabi_i2d>
 8003d98:	f04f 0200 	mov.w	r2, #0
 8003d9c:	4b43      	ldr	r3, [pc, #268]	; (8003eac <Trajectory_Eva+0x2a4>)
 8003d9e:	f7fc fbd7 	bl	8000550 <__aeabi_dmul>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4610      	mov	r0, r2
 8003da8:	4619      	mov	r1, r3
 8003daa:	4b41      	ldr	r3, [pc, #260]	; (8003eb0 <Trajectory_Eva+0x2a8>)
 8003dac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003db0:	f7fc fbce 	bl	8000550 <__aeabi_dmul>
 8003db4:	4602      	mov	r2, r0
 8003db6:	460b      	mov	r3, r1
 8003db8:	4610      	mov	r0, r2
 8003dba:	4619      	mov	r1, r3
 8003dbc:	4b46      	ldr	r3, [pc, #280]	; (8003ed8 <Trajectory_Eva+0x2d0>)
 8003dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc2:	f7fc fbc5 	bl	8000550 <__aeabi_dmul>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4610      	mov	r0, r2
 8003dcc:	4619      	mov	r1, r3
 8003dce:	4b42      	ldr	r3, [pc, #264]	; (8003ed8 <Trajectory_Eva+0x2d0>)
 8003dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd4:	f7fc fbbc 	bl	8000550 <__aeabi_dmul>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	460b      	mov	r3, r1
 8003ddc:	4620      	mov	r0, r4
 8003dde:	4629      	mov	r1, r5
 8003de0:	f7fc f9fe 	bl	80001e0 <__aeabi_dsub>
 8003de4:	4602      	mov	r2, r0
 8003de6:	460b      	mov	r3, r1
			x = x_final1 + (v_final1 * t_DeAcce)
 8003de8:	4934      	ldr	r1, [pc, #208]	; (8003ebc <Trajectory_Eva+0x2b4>)
 8003dea:	e9c1 2300 	strd	r2, r3, [r1]
			v = v_final1 - (Acceleration * t_DeAcce * direct);
 8003dee:	4b37      	ldr	r3, [pc, #220]	; (8003ecc <Trajectory_Eva+0x2c4>)
 8003df0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003df4:	4b2e      	ldr	r3, [pc, #184]	; (8003eb0 <Trajectory_Eva+0x2a8>)
 8003df6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003dfa:	4b37      	ldr	r3, [pc, #220]	; (8003ed8 <Trajectory_Eva+0x2d0>)
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	f7fc fba6 	bl	8000550 <__aeabi_dmul>
 8003e04:	4602      	mov	r2, r0
 8003e06:	460b      	mov	r3, r1
 8003e08:	4692      	mov	sl, r2
 8003e0a:	469b      	mov	fp, r3
 8003e0c:	4b26      	ldr	r3, [pc, #152]	; (8003ea8 <Trajectory_Eva+0x2a0>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f7fc fb33 	bl	800047c <__aeabi_i2d>
 8003e16:	4602      	mov	r2, r0
 8003e18:	460b      	mov	r3, r1
 8003e1a:	4650      	mov	r0, sl
 8003e1c:	4659      	mov	r1, fp
 8003e1e:	f7fc fb97 	bl	8000550 <__aeabi_dmul>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	4620      	mov	r0, r4
 8003e28:	4629      	mov	r1, r5
 8003e2a:	f7fc f9d9 	bl	80001e0 <__aeabi_dsub>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	460b      	mov	r3, r1
 8003e32:	4923      	ldr	r1, [pc, #140]	; (8003ec0 <Trajectory_Eva+0x2b8>)
 8003e34:	e9c1 2300 	strd	r2, r3, [r1]
			a = -Acceleration * direct;
 8003e38:	4b1d      	ldr	r3, [pc, #116]	; (8003eb0 <Trajectory_Eva+0x2a8>)
 8003e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3e:	4690      	mov	r8, r2
 8003e40:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8003e44:	4b18      	ldr	r3, [pc, #96]	; (8003ea8 <Trajectory_Eva+0x2a0>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fc fb17 	bl	800047c <__aeabi_i2d>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	460b      	mov	r3, r1
 8003e52:	4640      	mov	r0, r8
 8003e54:	4649      	mov	r1, r9
 8003e56:	f7fc fb7b 	bl	8000550 <__aeabi_dmul>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4919      	ldr	r1, [pc, #100]	; (8003ec4 <Trajectory_Eva+0x2bc>)
 8003e60:	e9c1 2300 	strd	r2, r3, [r1]
			t_DeAcce = t_DeAcce + t_diff;
 8003e64:	4b1c      	ldr	r3, [pc, #112]	; (8003ed8 <Trajectory_Eva+0x2d0>)
 8003e66:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e6a:	4b19      	ldr	r3, [pc, #100]	; (8003ed0 <Trajectory_Eva+0x2c8>)
 8003e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e70:	f7fc f9b8 	bl	80001e4 <__adddf3>
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	4917      	ldr	r1, [pc, #92]	; (8003ed8 <Trajectory_Eva+0x2d0>)
 8003e7a:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 8003e7e:	4b08      	ldr	r3, [pc, #32]	; (8003ea0 <Trajectory_Eva+0x298>)
 8003e80:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e84:	4b12      	ldr	r3, [pc, #72]	; (8003ed0 <Trajectory_Eva+0x2c8>)
 8003e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8a:	f7fc f9ab 	bl	80001e4 <__adddf3>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	460b      	mov	r3, r1
 8003e92:	4903      	ldr	r1, [pc, #12]	; (8003ea0 <Trajectory_Eva+0x298>)
 8003e94:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8003e98:	e21f      	b.n	80042da <Trajectory_Eva+0x6d2>
 8003e9a:	bf00      	nop
 8003e9c:	200010b0 	.word	0x200010b0
 8003ea0:	20000260 	.word	0x20000260
 8003ea4:	20001110 	.word	0x20001110
 8003ea8:	200010b4 	.word	0x200010b4
 8003eac:	3fe00000 	.word	0x3fe00000
 8003eb0:	200010d0 	.word	0x200010d0
 8003eb4:	20000248 	.word	0x20000248
 8003eb8:	200010b8 	.word	0x200010b8
 8003ebc:	20000928 	.word	0x20000928
 8003ec0:	20000930 	.word	0x20000930
 8003ec4:	20000938 	.word	0x20000938
 8003ec8:	200010e0 	.word	0x200010e0
 8003ecc:	200010f0 	.word	0x200010f0
 8003ed0:	20000268 	.word	0x20000268
 8003ed4:	20001108 	.word	0x20001108
 8003ed8:	20000250 	.word	0x20000250
			x = x_final;
 8003edc:	4b8e      	ldr	r3, [pc, #568]	; (8004118 <Trajectory_Eva+0x510>)
 8003ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee2:	498e      	ldr	r1, [pc, #568]	; (800411c <Trajectory_Eva+0x514>)
 8003ee4:	e9c1 2300 	strd	r2, r3, [r1]
			v = 0;
 8003ee8:	498d      	ldr	r1, [pc, #564]	; (8004120 <Trajectory_Eva+0x518>)
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	f04f 0300 	mov.w	r3, #0
 8003ef2:	e9c1 2300 	strd	r2, r3, [r1]
			trajectory_type = 0;
 8003ef6:	4b8b      	ldr	r3, [pc, #556]	; (8004124 <Trajectory_Eva+0x51c>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	601a      	str	r2, [r3, #0]
		break;
 8003efc:	e1ed      	b.n	80042da <Trajectory_Eva+0x6d2>
		if (t_count <= t_acceleration) {
 8003efe:	4b8a      	ldr	r3, [pc, #552]	; (8004128 <Trajectory_Eva+0x520>)
 8003f00:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f04:	4b89      	ldr	r3, [pc, #548]	; (800412c <Trajectory_Eva+0x524>)
 8003f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0a:	f7fc fd9d 	bl	8000a48 <__aeabi_dcmple>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 8089 	beq.w	8004028 <Trajectory_Eva+0x420>
			x = x_initial + 1.0 / 2.0 * Acceleration * direct * t_Acce * t_Acce;
 8003f16:	4b86      	ldr	r3, [pc, #536]	; (8004130 <Trajectory_Eva+0x528>)
 8003f18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f1c:	f04f 0200 	mov.w	r2, #0
 8003f20:	4b84      	ldr	r3, [pc, #528]	; (8004134 <Trajectory_Eva+0x52c>)
 8003f22:	f7fc fb15 	bl	8000550 <__aeabi_dmul>
 8003f26:	4602      	mov	r2, r0
 8003f28:	460b      	mov	r3, r1
 8003f2a:	4614      	mov	r4, r2
 8003f2c:	461d      	mov	r5, r3
 8003f2e:	4b82      	ldr	r3, [pc, #520]	; (8004138 <Trajectory_Eva+0x530>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fc faa2 	bl	800047c <__aeabi_i2d>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	4629      	mov	r1, r5
 8003f40:	f7fc fb06 	bl	8000550 <__aeabi_dmul>
 8003f44:	4602      	mov	r2, r0
 8003f46:	460b      	mov	r3, r1
 8003f48:	4610      	mov	r0, r2
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	4b7b      	ldr	r3, [pc, #492]	; (800413c <Trajectory_Eva+0x534>)
 8003f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f52:	f7fc fafd 	bl	8000550 <__aeabi_dmul>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4b77      	ldr	r3, [pc, #476]	; (800413c <Trajectory_Eva+0x534>)
 8003f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f64:	f7fc faf4 	bl	8000550 <__aeabi_dmul>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	460b      	mov	r3, r1
 8003f6c:	4610      	mov	r0, r2
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4b73      	ldr	r3, [pc, #460]	; (8004140 <Trajectory_Eva+0x538>)
 8003f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f76:	f7fc f935 	bl	80001e4 <__adddf3>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	460b      	mov	r3, r1
 8003f7e:	4967      	ldr	r1, [pc, #412]	; (800411c <Trajectory_Eva+0x514>)
 8003f80:	e9c1 2300 	strd	r2, r3, [r1]
			v = Acceleration * t_Acce * direct;
 8003f84:	4b6a      	ldr	r3, [pc, #424]	; (8004130 <Trajectory_Eva+0x528>)
 8003f86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003f8a:	4b6c      	ldr	r3, [pc, #432]	; (800413c <Trajectory_Eva+0x534>)
 8003f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f90:	f7fc fade 	bl	8000550 <__aeabi_dmul>
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	4614      	mov	r4, r2
 8003f9a:	461d      	mov	r5, r3
 8003f9c:	4b66      	ldr	r3, [pc, #408]	; (8004138 <Trajectory_Eva+0x530>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fc fa6b 	bl	800047c <__aeabi_i2d>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4620      	mov	r0, r4
 8003fac:	4629      	mov	r1, r5
 8003fae:	f7fc facf 	bl	8000550 <__aeabi_dmul>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	495a      	ldr	r1, [pc, #360]	; (8004120 <Trajectory_Eva+0x518>)
 8003fb8:	e9c1 2300 	strd	r2, r3, [r1]
			a = Acceleration * direct;
 8003fbc:	4b5e      	ldr	r3, [pc, #376]	; (8004138 <Trajectory_Eva+0x530>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7fc fa5b 	bl	800047c <__aeabi_i2d>
 8003fc6:	4b5a      	ldr	r3, [pc, #360]	; (8004130 <Trajectory_Eva+0x528>)
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	f7fc fac0 	bl	8000550 <__aeabi_dmul>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	495b      	ldr	r1, [pc, #364]	; (8004144 <Trajectory_Eva+0x53c>)
 8003fd6:	e9c1 2300 	strd	r2, r3, [r1]
			x_final1 = x;
 8003fda:	4b50      	ldr	r3, [pc, #320]	; (800411c <Trajectory_Eva+0x514>)
 8003fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe0:	4959      	ldr	r1, [pc, #356]	; (8004148 <Trajectory_Eva+0x540>)
 8003fe2:	e9c1 2300 	strd	r2, r3, [r1]
			v_final1 = v;
 8003fe6:	4b4e      	ldr	r3, [pc, #312]	; (8004120 <Trajectory_Eva+0x518>)
 8003fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fec:	4957      	ldr	r1, [pc, #348]	; (800414c <Trajectory_Eva+0x544>)
 8003fee:	e9c1 2300 	strd	r2, r3, [r1]
			t_Acce = t_Acce + t_diff;
 8003ff2:	4b52      	ldr	r3, [pc, #328]	; (800413c <Trajectory_Eva+0x534>)
 8003ff4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ff8:	4b55      	ldr	r3, [pc, #340]	; (8004150 <Trajectory_Eva+0x548>)
 8003ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ffe:	f7fc f8f1 	bl	80001e4 <__adddf3>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	494d      	ldr	r1, [pc, #308]	; (800413c <Trajectory_Eva+0x534>)
 8004008:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 800400c:	4b46      	ldr	r3, [pc, #280]	; (8004128 <Trajectory_Eva+0x520>)
 800400e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004012:	4b4f      	ldr	r3, [pc, #316]	; (8004150 <Trajectory_Eva+0x548>)
 8004014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004018:	f7fc f8e4 	bl	80001e4 <__adddf3>
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4941      	ldr	r1, [pc, #260]	; (8004128 <Trajectory_Eva+0x520>)
 8004022:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8004026:	e158      	b.n	80042da <Trajectory_Eva+0x6d2>
		} else if (t_count <= t_final - t_acceleration) {
 8004028:	4b4a      	ldr	r3, [pc, #296]	; (8004154 <Trajectory_Eva+0x54c>)
 800402a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800402e:	4b3f      	ldr	r3, [pc, #252]	; (800412c <Trajectory_Eva+0x524>)
 8004030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004034:	f7fc f8d4 	bl	80001e0 <__aeabi_dsub>
 8004038:	4602      	mov	r2, r0
 800403a:	460b      	mov	r3, r1
 800403c:	4610      	mov	r0, r2
 800403e:	4619      	mov	r1, r3
 8004040:	4b39      	ldr	r3, [pc, #228]	; (8004128 <Trajectory_Eva+0x520>)
 8004042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004046:	f7fc fd09 	bl	8000a5c <__aeabi_dcmpge>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 808b 	beq.w	8004168 <Trajectory_Eva+0x560>
			x = (v_final * t_Cons * direct) + x_final1;
 8004052:	4b41      	ldr	r3, [pc, #260]	; (8004158 <Trajectory_Eva+0x550>)
 8004054:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004058:	4b40      	ldr	r3, [pc, #256]	; (800415c <Trajectory_Eva+0x554>)
 800405a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800405e:	f7fc fa77 	bl	8000550 <__aeabi_dmul>
 8004062:	4602      	mov	r2, r0
 8004064:	460b      	mov	r3, r1
 8004066:	4614      	mov	r4, r2
 8004068:	461d      	mov	r5, r3
 800406a:	4b33      	ldr	r3, [pc, #204]	; (8004138 <Trajectory_Eva+0x530>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4618      	mov	r0, r3
 8004070:	f7fc fa04 	bl	800047c <__aeabi_i2d>
 8004074:	4602      	mov	r2, r0
 8004076:	460b      	mov	r3, r1
 8004078:	4620      	mov	r0, r4
 800407a:	4629      	mov	r1, r5
 800407c:	f7fc fa68 	bl	8000550 <__aeabi_dmul>
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4610      	mov	r0, r2
 8004086:	4619      	mov	r1, r3
 8004088:	4b2f      	ldr	r3, [pc, #188]	; (8004148 <Trajectory_Eva+0x540>)
 800408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408e:	f7fc f8a9 	bl	80001e4 <__adddf3>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	4921      	ldr	r1, [pc, #132]	; (800411c <Trajectory_Eva+0x514>)
 8004098:	e9c1 2300 	strd	r2, r3, [r1]
			v = v_final * direct;
 800409c:	4b26      	ldr	r3, [pc, #152]	; (8004138 <Trajectory_Eva+0x530>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7fc f9eb 	bl	800047c <__aeabi_i2d>
 80040a6:	4b2c      	ldr	r3, [pc, #176]	; (8004158 <Trajectory_Eva+0x550>)
 80040a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ac:	f7fc fa50 	bl	8000550 <__aeabi_dmul>
 80040b0:	4602      	mov	r2, r0
 80040b2:	460b      	mov	r3, r1
 80040b4:	491a      	ldr	r1, [pc, #104]	; (8004120 <Trajectory_Eva+0x518>)
 80040b6:	e9c1 2300 	strd	r2, r3, [r1]
			a = 0;
 80040ba:	4922      	ldr	r1, [pc, #136]	; (8004144 <Trajectory_Eva+0x53c>)
 80040bc:	f04f 0200 	mov.w	r2, #0
 80040c0:	f04f 0300 	mov.w	r3, #0
 80040c4:	e9c1 2300 	strd	r2, r3, [r1]
			x_final2 = x;
 80040c8:	4b14      	ldr	r3, [pc, #80]	; (800411c <Trajectory_Eva+0x514>)
 80040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ce:	4924      	ldr	r1, [pc, #144]	; (8004160 <Trajectory_Eva+0x558>)
 80040d0:	e9c1 2300 	strd	r2, r3, [r1]
			v_final2 = v;
 80040d4:	4b12      	ldr	r3, [pc, #72]	; (8004120 <Trajectory_Eva+0x518>)
 80040d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040da:	4922      	ldr	r1, [pc, #136]	; (8004164 <Trajectory_Eva+0x55c>)
 80040dc:	e9c1 2300 	strd	r2, r3, [r1]
			t_Cons = t_Cons + t_diff;
 80040e0:	4b1e      	ldr	r3, [pc, #120]	; (800415c <Trajectory_Eva+0x554>)
 80040e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80040e6:	4b1a      	ldr	r3, [pc, #104]	; (8004150 <Trajectory_Eva+0x548>)
 80040e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ec:	f7fc f87a 	bl	80001e4 <__adddf3>
 80040f0:	4602      	mov	r2, r0
 80040f2:	460b      	mov	r3, r1
 80040f4:	4919      	ldr	r1, [pc, #100]	; (800415c <Trajectory_Eva+0x554>)
 80040f6:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 80040fa:	4b0b      	ldr	r3, [pc, #44]	; (8004128 <Trajectory_Eva+0x520>)
 80040fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004100:	4b13      	ldr	r3, [pc, #76]	; (8004150 <Trajectory_Eva+0x548>)
 8004102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004106:	f7fc f86d 	bl	80001e4 <__adddf3>
 800410a:	4602      	mov	r2, r0
 800410c:	460b      	mov	r3, r1
 800410e:	4906      	ldr	r1, [pc, #24]	; (8004128 <Trajectory_Eva+0x520>)
 8004110:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8004114:	e0e1      	b.n	80042da <Trajectory_Eva+0x6d2>
 8004116:	bf00      	nop
 8004118:	200010c0 	.word	0x200010c0
 800411c:	20000928 	.word	0x20000928
 8004120:	20000930 	.word	0x20000930
 8004124:	200010b0 	.word	0x200010b0
 8004128:	20000260 	.word	0x20000260
 800412c:	20001100 	.word	0x20001100
 8004130:	200010d0 	.word	0x200010d0
 8004134:	3fe00000 	.word	0x3fe00000
 8004138:	200010b4 	.word	0x200010b4
 800413c:	20000248 	.word	0x20000248
 8004140:	200010b8 	.word	0x200010b8
 8004144:	20000938 	.word	0x20000938
 8004148:	200010e0 	.word	0x200010e0
 800414c:	200010f0 	.word	0x200010f0
 8004150:	20000268 	.word	0x20000268
 8004154:	20001108 	.word	0x20001108
 8004158:	200010c8 	.word	0x200010c8
 800415c:	20000258 	.word	0x20000258
 8004160:	200010e8 	.word	0x200010e8
 8004164:	200010f8 	.word	0x200010f8
		} else if (t_count <= t_final) {
 8004168:	4b5d      	ldr	r3, [pc, #372]	; (80042e0 <Trajectory_Eva+0x6d8>)
 800416a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800416e:	4b5d      	ldr	r3, [pc, #372]	; (80042e4 <Trajectory_Eva+0x6dc>)
 8004170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004174:	f7fc fc68 	bl	8000a48 <__aeabi_dcmple>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 809b 	beq.w	80042b6 <Trajectory_Eva+0x6ae>
					x_final2 + (v_final2 * (t_DeAcce))
 8004180:	4b59      	ldr	r3, [pc, #356]	; (80042e8 <Trajectory_Eva+0x6e0>)
 8004182:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004186:	4b59      	ldr	r3, [pc, #356]	; (80042ec <Trajectory_Eva+0x6e4>)
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f7fc f9e0 	bl	8000550 <__aeabi_dmul>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	4610      	mov	r0, r2
 8004196:	4619      	mov	r1, r3
 8004198:	4b55      	ldr	r3, [pc, #340]	; (80042f0 <Trajectory_Eva+0x6e8>)
 800419a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800419e:	f7fc f821 	bl	80001e4 <__adddf3>
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	4690      	mov	r8, r2
 80041a8:	4699      	mov	r9, r3
							- (1.0 / 2.0 * direct * Acceleration
 80041aa:	4b52      	ldr	r3, [pc, #328]	; (80042f4 <Trajectory_Eva+0x6ec>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7fc f964 	bl	800047c <__aeabi_i2d>
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	4b4f      	ldr	r3, [pc, #316]	; (80042f8 <Trajectory_Eva+0x6f0>)
 80041ba:	f7fc f9c9 	bl	8000550 <__aeabi_dmul>
 80041be:	4602      	mov	r2, r0
 80041c0:	460b      	mov	r3, r1
 80041c2:	4610      	mov	r0, r2
 80041c4:	4619      	mov	r1, r3
 80041c6:	4b4d      	ldr	r3, [pc, #308]	; (80042fc <Trajectory_Eva+0x6f4>)
 80041c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041cc:	f7fc f9c0 	bl	8000550 <__aeabi_dmul>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4692      	mov	sl, r2
 80041d6:	469b      	mov	fp, r3
									* (t_DeAcce * t_DeAcce));
 80041d8:	4b44      	ldr	r3, [pc, #272]	; (80042ec <Trajectory_Eva+0x6e4>)
 80041da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80041de:	4b43      	ldr	r3, [pc, #268]	; (80042ec <Trajectory_Eva+0x6e4>)
 80041e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e4:	f7fc f9b4 	bl	8000550 <__aeabi_dmul>
 80041e8:	4602      	mov	r2, r0
 80041ea:	460b      	mov	r3, r1
 80041ec:	4650      	mov	r0, sl
 80041ee:	4659      	mov	r1, fp
 80041f0:	f7fc f9ae 	bl	8000550 <__aeabi_dmul>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
							- (1.0 / 2.0 * direct * Acceleration
 80041f8:	4640      	mov	r0, r8
 80041fa:	4649      	mov	r1, r9
 80041fc:	f7fb fff0 	bl	80001e0 <__aeabi_dsub>
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
			x =
 8004204:	493e      	ldr	r1, [pc, #248]	; (8004300 <Trajectory_Eva+0x6f8>)
 8004206:	e9c1 2300 	strd	r2, r3, [r1]
			v = v_final2 - (Acceleration * t_DeAcce * direct);
 800420a:	4b37      	ldr	r3, [pc, #220]	; (80042e8 <Trajectory_Eva+0x6e0>)
 800420c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004210:	4b3a      	ldr	r3, [pc, #232]	; (80042fc <Trajectory_Eva+0x6f4>)
 8004212:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004216:	4b35      	ldr	r3, [pc, #212]	; (80042ec <Trajectory_Eva+0x6e4>)
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	f7fc f998 	bl	8000550 <__aeabi_dmul>
 8004220:	4602      	mov	r2, r0
 8004222:	460b      	mov	r3, r1
 8004224:	4692      	mov	sl, r2
 8004226:	469b      	mov	fp, r3
 8004228:	4b32      	ldr	r3, [pc, #200]	; (80042f4 <Trajectory_Eva+0x6ec>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f7fc f925 	bl	800047c <__aeabi_i2d>
 8004232:	4602      	mov	r2, r0
 8004234:	460b      	mov	r3, r1
 8004236:	4650      	mov	r0, sl
 8004238:	4659      	mov	r1, fp
 800423a:	f7fc f989 	bl	8000550 <__aeabi_dmul>
 800423e:	4602      	mov	r2, r0
 8004240:	460b      	mov	r3, r1
 8004242:	4640      	mov	r0, r8
 8004244:	4649      	mov	r1, r9
 8004246:	f7fb ffcb 	bl	80001e0 <__aeabi_dsub>
 800424a:	4602      	mov	r2, r0
 800424c:	460b      	mov	r3, r1
 800424e:	492d      	ldr	r1, [pc, #180]	; (8004304 <Trajectory_Eva+0x6fc>)
 8004250:	e9c1 2300 	strd	r2, r3, [r1]
			a = -Acceleration * direct;
 8004254:	4b29      	ldr	r3, [pc, #164]	; (80042fc <Trajectory_Eva+0x6f4>)
 8004256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425a:	4614      	mov	r4, r2
 800425c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8004260:	4b24      	ldr	r3, [pc, #144]	; (80042f4 <Trajectory_Eva+0x6ec>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f7fc f909 	bl	800047c <__aeabi_i2d>
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	4620      	mov	r0, r4
 8004270:	4629      	mov	r1, r5
 8004272:	f7fc f96d 	bl	8000550 <__aeabi_dmul>
 8004276:	4602      	mov	r2, r0
 8004278:	460b      	mov	r3, r1
 800427a:	4923      	ldr	r1, [pc, #140]	; (8004308 <Trajectory_Eva+0x700>)
 800427c:	e9c1 2300 	strd	r2, r3, [r1]
			t_DeAcce = t_DeAcce + t_diff;
 8004280:	4b1a      	ldr	r3, [pc, #104]	; (80042ec <Trajectory_Eva+0x6e4>)
 8004282:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004286:	4b21      	ldr	r3, [pc, #132]	; (800430c <Trajectory_Eva+0x704>)
 8004288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428c:	f7fb ffaa 	bl	80001e4 <__adddf3>
 8004290:	4602      	mov	r2, r0
 8004292:	460b      	mov	r3, r1
 8004294:	4915      	ldr	r1, [pc, #84]	; (80042ec <Trajectory_Eva+0x6e4>)
 8004296:	e9c1 2300 	strd	r2, r3, [r1]
			t_count = t_count + t_diff;
 800429a:	4b11      	ldr	r3, [pc, #68]	; (80042e0 <Trajectory_Eva+0x6d8>)
 800429c:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042a0:	4b1a      	ldr	r3, [pc, #104]	; (800430c <Trajectory_Eva+0x704>)
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	f7fb ff9d 	bl	80001e4 <__adddf3>
 80042aa:	4602      	mov	r2, r0
 80042ac:	460b      	mov	r3, r1
 80042ae:	490c      	ldr	r1, [pc, #48]	; (80042e0 <Trajectory_Eva+0x6d8>)
 80042b0:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 80042b4:	e011      	b.n	80042da <Trajectory_Eva+0x6d2>
			x = x_final;
 80042b6:	4b16      	ldr	r3, [pc, #88]	; (8004310 <Trajectory_Eva+0x708>)
 80042b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042bc:	4910      	ldr	r1, [pc, #64]	; (8004300 <Trajectory_Eva+0x6f8>)
 80042be:	e9c1 2300 	strd	r2, r3, [r1]
			v = 0;
 80042c2:	4910      	ldr	r1, [pc, #64]	; (8004304 <Trajectory_Eva+0x6fc>)
 80042c4:	f04f 0200 	mov.w	r2, #0
 80042c8:	f04f 0300 	mov.w	r3, #0
 80042cc:	e9c1 2300 	strd	r2, r3, [r1]
			trajectory_type = 0;
 80042d0:	4b10      	ldr	r3, [pc, #64]	; (8004314 <Trajectory_Eva+0x70c>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	601a      	str	r2, [r3, #0]
		break;
 80042d6:	e000      	b.n	80042da <Trajectory_Eva+0x6d2>
		break;
 80042d8:	bf00      	nop
}
 80042da:	bf00      	nop
 80042dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042e0:	20000260 	.word	0x20000260
 80042e4:	20001108 	.word	0x20001108
 80042e8:	200010f8 	.word	0x200010f8
 80042ec:	20000250 	.word	0x20000250
 80042f0:	200010e8 	.word	0x200010e8
 80042f4:	200010b4 	.word	0x200010b4
 80042f8:	3fe00000 	.word	0x3fe00000
 80042fc:	200010d0 	.word	0x200010d0
 8004300:	20000928 	.word	0x20000928
 8004304:	20000930 	.word	0x20000930
 8004308:	20000938 	.word	0x20000938
 800430c:	20000268 	.word	0x20000268
 8004310:	200010c0 	.word	0x200010c0
 8004314:	200010b0 	.word	0x200010b0

08004318 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800431e:	2300      	movs	r3, #0
 8004320:	607b      	str	r3, [r7, #4]
 8004322:	4b10      	ldr	r3, [pc, #64]	; (8004364 <HAL_MspInit+0x4c>)
 8004324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004326:	4a0f      	ldr	r2, [pc, #60]	; (8004364 <HAL_MspInit+0x4c>)
 8004328:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800432c:	6453      	str	r3, [r2, #68]	; 0x44
 800432e:	4b0d      	ldr	r3, [pc, #52]	; (8004364 <HAL_MspInit+0x4c>)
 8004330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004332:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004336:	607b      	str	r3, [r7, #4]
 8004338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800433a:	2300      	movs	r3, #0
 800433c:	603b      	str	r3, [r7, #0]
 800433e:	4b09      	ldr	r3, [pc, #36]	; (8004364 <HAL_MspInit+0x4c>)
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	4a08      	ldr	r2, [pc, #32]	; (8004364 <HAL_MspInit+0x4c>)
 8004344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004348:	6413      	str	r3, [r2, #64]	; 0x40
 800434a:	4b06      	ldr	r3, [pc, #24]	; (8004364 <HAL_MspInit+0x4c>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004352:	603b      	str	r3, [r7, #0]
 8004354:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004356:	2007      	movs	r0, #7
 8004358:	f000 fc82 	bl	8004c60 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800435c:	bf00      	nop
 800435e:	3708      	adds	r7, #8
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40023800 	.word	0x40023800

08004368 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08a      	sub	sp, #40	; 0x28
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004370:	f107 0314 	add.w	r3, r7, #20
 8004374:	2200      	movs	r2, #0
 8004376:	601a      	str	r2, [r3, #0]
 8004378:	605a      	str	r2, [r3, #4]
 800437a:	609a      	str	r2, [r3, #8]
 800437c:	60da      	str	r2, [r3, #12]
 800437e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a21      	ldr	r2, [pc, #132]	; (800440c <HAL_I2C_MspInit+0xa4>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d13c      	bne.n	8004404 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800438a:	2300      	movs	r3, #0
 800438c:	613b      	str	r3, [r7, #16]
 800438e:	4b20      	ldr	r3, [pc, #128]	; (8004410 <HAL_I2C_MspInit+0xa8>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004392:	4a1f      	ldr	r2, [pc, #124]	; (8004410 <HAL_I2C_MspInit+0xa8>)
 8004394:	f043 0302 	orr.w	r3, r3, #2
 8004398:	6313      	str	r3, [r2, #48]	; 0x30
 800439a:	4b1d      	ldr	r3, [pc, #116]	; (8004410 <HAL_I2C_MspInit+0xa8>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439e:	f003 0302 	and.w	r3, r3, #2
 80043a2:	613b      	str	r3, [r7, #16]
 80043a4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80043a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043ac:	2312      	movs	r3, #18
 80043ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043b0:	2301      	movs	r3, #1
 80043b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043b4:	2303      	movs	r3, #3
 80043b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80043b8:	2304      	movs	r3, #4
 80043ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043bc:	f107 0314 	add.w	r3, r7, #20
 80043c0:	4619      	mov	r1, r3
 80043c2:	4814      	ldr	r0, [pc, #80]	; (8004414 <HAL_I2C_MspInit+0xac>)
 80043c4:	f001 f89c 	bl	8005500 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80043c8:	2308      	movs	r3, #8
 80043ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043cc:	2312      	movs	r3, #18
 80043ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043d0:	2301      	movs	r3, #1
 80043d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043d4:	2303      	movs	r3, #3
 80043d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80043d8:	2309      	movs	r3, #9
 80043da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043dc:	f107 0314 	add.w	r3, r7, #20
 80043e0:	4619      	mov	r1, r3
 80043e2:	480c      	ldr	r0, [pc, #48]	; (8004414 <HAL_I2C_MspInit+0xac>)
 80043e4:	f001 f88c 	bl	8005500 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80043e8:	2300      	movs	r3, #0
 80043ea:	60fb      	str	r3, [r7, #12]
 80043ec:	4b08      	ldr	r3, [pc, #32]	; (8004410 <HAL_I2C_MspInit+0xa8>)
 80043ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f0:	4a07      	ldr	r2, [pc, #28]	; (8004410 <HAL_I2C_MspInit+0xa8>)
 80043f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80043f6:	6413      	str	r3, [r2, #64]	; 0x40
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <HAL_I2C_MspInit+0xa8>)
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004404:	bf00      	nop
 8004406:	3728      	adds	r7, #40	; 0x28
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	40005800 	.word	0x40005800
 8004410:	40023800 	.word	0x40023800
 8004414:	40020400 	.word	0x40020400

08004418 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b08a      	sub	sp, #40	; 0x28
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004420:	f107 0314 	add.w	r3, r7, #20
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	60da      	str	r2, [r3, #12]
 800442e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a19      	ldr	r2, [pc, #100]	; (800449c <HAL_SPI_MspInit+0x84>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d12c      	bne.n	8004494 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800443a:	2300      	movs	r3, #0
 800443c:	613b      	str	r3, [r7, #16]
 800443e:	4b18      	ldr	r3, [pc, #96]	; (80044a0 <HAL_SPI_MspInit+0x88>)
 8004440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004442:	4a17      	ldr	r2, [pc, #92]	; (80044a0 <HAL_SPI_MspInit+0x88>)
 8004444:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004448:	6413      	str	r3, [r2, #64]	; 0x40
 800444a:	4b15      	ldr	r3, [pc, #84]	; (80044a0 <HAL_SPI_MspInit+0x88>)
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004452:	613b      	str	r3, [r7, #16]
 8004454:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004456:	2300      	movs	r3, #0
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	4b11      	ldr	r3, [pc, #68]	; (80044a0 <HAL_SPI_MspInit+0x88>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445e:	4a10      	ldr	r2, [pc, #64]	; (80044a0 <HAL_SPI_MspInit+0x88>)
 8004460:	f043 0304 	orr.w	r3, r3, #4
 8004464:	6313      	str	r3, [r2, #48]	; 0x30
 8004466:	4b0e      	ldr	r3, [pc, #56]	; (80044a0 <HAL_SPI_MspInit+0x88>)
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004472:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8004476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004478:	2302      	movs	r3, #2
 800447a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447c:	2300      	movs	r3, #0
 800447e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004480:	2303      	movs	r3, #3
 8004482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004484:	2306      	movs	r3, #6
 8004486:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004488:	f107 0314 	add.w	r3, r7, #20
 800448c:	4619      	mov	r1, r3
 800448e:	4805      	ldr	r0, [pc, #20]	; (80044a4 <HAL_SPI_MspInit+0x8c>)
 8004490:	f001 f836 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8004494:	bf00      	nop
 8004496:	3728      	adds	r7, #40	; 0x28
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	40003c00 	.word	0x40003c00
 80044a0:	40023800 	.word	0x40023800
 80044a4:	40020800 	.word	0x40020800

080044a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a38      	ldr	r2, [pc, #224]	; (8004598 <HAL_TIM_Base_MspInit+0xf0>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d116      	bne.n	80044e8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044ba:	2300      	movs	r3, #0
 80044bc:	617b      	str	r3, [r7, #20]
 80044be:	4b37      	ldr	r3, [pc, #220]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 80044c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c2:	4a36      	ldr	r2, [pc, #216]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 80044c4:	f043 0301 	orr.w	r3, r3, #1
 80044c8:	6453      	str	r3, [r2, #68]	; 0x44
 80044ca:	4b34      	ldr	r3, [pc, #208]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 80044cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	617b      	str	r3, [r7, #20]
 80044d4:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80044d6:	2200      	movs	r2, #0
 80044d8:	2100      	movs	r1, #0
 80044da:	201a      	movs	r0, #26
 80044dc:	f000 fbcb 	bl	8004c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80044e0:	201a      	movs	r0, #26
 80044e2:	f000 fbe4 	bl	8004cae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80044e6:	e052      	b.n	800458e <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a2c      	ldr	r2, [pc, #176]	; (80045a0 <HAL_TIM_Base_MspInit+0xf8>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d116      	bne.n	8004520 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044f2:	2300      	movs	r3, #0
 80044f4:	613b      	str	r3, [r7, #16]
 80044f6:	4b29      	ldr	r3, [pc, #164]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 80044f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fa:	4a28      	ldr	r2, [pc, #160]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 80044fc:	f043 0302 	orr.w	r3, r3, #2
 8004500:	6413      	str	r3, [r2, #64]	; 0x40
 8004502:	4b26      	ldr	r3, [pc, #152]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	613b      	str	r3, [r7, #16]
 800450c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800450e:	2200      	movs	r2, #0
 8004510:	2100      	movs	r1, #0
 8004512:	201d      	movs	r0, #29
 8004514:	f000 fbaf 	bl	8004c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004518:	201d      	movs	r0, #29
 800451a:	f000 fbc8 	bl	8004cae <HAL_NVIC_EnableIRQ>
}
 800451e:	e036      	b.n	800458e <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a1f      	ldr	r2, [pc, #124]	; (80045a4 <HAL_TIM_Base_MspInit+0xfc>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d116      	bne.n	8004558 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	4b1b      	ldr	r3, [pc, #108]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	4a1a      	ldr	r2, [pc, #104]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 8004534:	f043 0308 	orr.w	r3, r3, #8
 8004538:	6413      	str	r3, [r2, #64]	; 0x40
 800453a:	4b18      	ldr	r3, [pc, #96]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453e:	f003 0308 	and.w	r3, r3, #8
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004546:	2200      	movs	r2, #0
 8004548:	2100      	movs	r1, #0
 800454a:	2032      	movs	r0, #50	; 0x32
 800454c:	f000 fb93 	bl	8004c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004550:	2032      	movs	r0, #50	; 0x32
 8004552:	f000 fbac 	bl	8004cae <HAL_NVIC_EnableIRQ>
}
 8004556:	e01a      	b.n	800458e <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM11)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a12      	ldr	r2, [pc, #72]	; (80045a8 <HAL_TIM_Base_MspInit+0x100>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d115      	bne.n	800458e <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8004562:	2300      	movs	r3, #0
 8004564:	60bb      	str	r3, [r7, #8]
 8004566:	4b0d      	ldr	r3, [pc, #52]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 8004568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456a:	4a0c      	ldr	r2, [pc, #48]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004570:	6453      	str	r3, [r2, #68]	; 0x44
 8004572:	4b0a      	ldr	r3, [pc, #40]	; (800459c <HAL_TIM_Base_MspInit+0xf4>)
 8004574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004576:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800457e:	2200      	movs	r2, #0
 8004580:	2100      	movs	r1, #0
 8004582:	201a      	movs	r0, #26
 8004584:	f000 fb77 	bl	8004c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004588:	201a      	movs	r0, #26
 800458a:	f000 fb90 	bl	8004cae <HAL_NVIC_EnableIRQ>
}
 800458e:	bf00      	nop
 8004590:	3718      	adds	r7, #24
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	40010000 	.word	0x40010000
 800459c:	40023800 	.word	0x40023800
 80045a0:	40000400 	.word	0x40000400
 80045a4:	40000c00 	.word	0x40000c00
 80045a8:	40014800 	.word	0x40014800

080045ac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b08a      	sub	sp, #40	; 0x28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045b4:	f107 0314 	add.w	r3, r7, #20
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]
 80045bc:	605a      	str	r2, [r3, #4]
 80045be:	609a      	str	r2, [r3, #8]
 80045c0:	60da      	str	r2, [r3, #12]
 80045c2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045cc:	d12b      	bne.n	8004626 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045ce:	2300      	movs	r3, #0
 80045d0:	613b      	str	r3, [r7, #16]
 80045d2:	4b17      	ldr	r3, [pc, #92]	; (8004630 <HAL_TIM_Encoder_MspInit+0x84>)
 80045d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d6:	4a16      	ldr	r2, [pc, #88]	; (8004630 <HAL_TIM_Encoder_MspInit+0x84>)
 80045d8:	f043 0301 	orr.w	r3, r3, #1
 80045dc:	6413      	str	r3, [r2, #64]	; 0x40
 80045de:	4b14      	ldr	r3, [pc, #80]	; (8004630 <HAL_TIM_Encoder_MspInit+0x84>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	613b      	str	r3, [r7, #16]
 80045e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045ea:	2300      	movs	r3, #0
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	4b10      	ldr	r3, [pc, #64]	; (8004630 <HAL_TIM_Encoder_MspInit+0x84>)
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	4a0f      	ldr	r2, [pc, #60]	; (8004630 <HAL_TIM_Encoder_MspInit+0x84>)
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	6313      	str	r3, [r2, #48]	; 0x30
 80045fa:	4b0d      	ldr	r3, [pc, #52]	; (8004630 <HAL_TIM_Encoder_MspInit+0x84>)
 80045fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004606:	2303      	movs	r3, #3
 8004608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800460a:	2302      	movs	r3, #2
 800460c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460e:	2300      	movs	r3, #0
 8004610:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004612:	2300      	movs	r3, #0
 8004614:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004616:	2301      	movs	r3, #1
 8004618:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800461a:	f107 0314 	add.w	r3, r7, #20
 800461e:	4619      	mov	r1, r3
 8004620:	4804      	ldr	r0, [pc, #16]	; (8004634 <HAL_TIM_Encoder_MspInit+0x88>)
 8004622:	f000 ff6d 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004626:	bf00      	nop
 8004628:	3728      	adds	r7, #40	; 0x28
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40023800 	.word	0x40023800
 8004634:	40020000 	.word	0x40020000

08004638 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004640:	f107 030c 	add.w	r3, r7, #12
 8004644:	2200      	movs	r2, #0
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	605a      	str	r2, [r3, #4]
 800464a:	609a      	str	r2, [r3, #8]
 800464c:	60da      	str	r2, [r3, #12]
 800464e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a12      	ldr	r2, [pc, #72]	; (80046a0 <HAL_TIM_MspPostInit+0x68>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d11e      	bne.n	8004698 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800465a:	2300      	movs	r3, #0
 800465c:	60bb      	str	r3, [r7, #8]
 800465e:	4b11      	ldr	r3, [pc, #68]	; (80046a4 <HAL_TIM_MspPostInit+0x6c>)
 8004660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004662:	4a10      	ldr	r2, [pc, #64]	; (80046a4 <HAL_TIM_MspPostInit+0x6c>)
 8004664:	f043 0301 	orr.w	r3, r3, #1
 8004668:	6313      	str	r3, [r2, #48]	; 0x30
 800466a:	4b0e      	ldr	r3, [pc, #56]	; (80046a4 <HAL_TIM_MspPostInit+0x6c>)
 800466c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	60bb      	str	r3, [r7, #8]
 8004674:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004676:	f44f 7380 	mov.w	r3, #256	; 0x100
 800467a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800467c:	2302      	movs	r3, #2
 800467e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004684:	2300      	movs	r3, #0
 8004686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004688:	2301      	movs	r3, #1
 800468a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800468c:	f107 030c 	add.w	r3, r7, #12
 8004690:	4619      	mov	r1, r3
 8004692:	4805      	ldr	r0, [pc, #20]	; (80046a8 <HAL_TIM_MspPostInit+0x70>)
 8004694:	f000 ff34 	bl	8005500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004698:	bf00      	nop
 800469a:	3720      	adds	r7, #32
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	40010000 	.word	0x40010000
 80046a4:	40023800 	.word	0x40023800
 80046a8:	40020000 	.word	0x40020000

080046ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b08c      	sub	sp, #48	; 0x30
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046b4:	f107 031c 	add.w	r3, r7, #28
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	605a      	str	r2, [r3, #4]
 80046be:	609a      	str	r2, [r3, #8]
 80046c0:	60da      	str	r2, [r3, #12]
 80046c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a4d      	ldr	r2, [pc, #308]	; (8004800 <HAL_UART_MspInit+0x154>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d162      	bne.n	8004794 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80046ce:	2300      	movs	r3, #0
 80046d0:	61bb      	str	r3, [r7, #24]
 80046d2:	4b4c      	ldr	r3, [pc, #304]	; (8004804 <HAL_UART_MspInit+0x158>)
 80046d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d6:	4a4b      	ldr	r2, [pc, #300]	; (8004804 <HAL_UART_MspInit+0x158>)
 80046d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046dc:	6413      	str	r3, [r2, #64]	; 0x40
 80046de:	4b49      	ldr	r3, [pc, #292]	; (8004804 <HAL_UART_MspInit+0x158>)
 80046e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e6:	61bb      	str	r3, [r7, #24]
 80046e8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	617b      	str	r3, [r7, #20]
 80046ee:	4b45      	ldr	r3, [pc, #276]	; (8004804 <HAL_UART_MspInit+0x158>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	4a44      	ldr	r2, [pc, #272]	; (8004804 <HAL_UART_MspInit+0x158>)
 80046f4:	f043 0301 	orr.w	r3, r3, #1
 80046f8:	6313      	str	r3, [r2, #48]	; 0x30
 80046fa:	4b42      	ldr	r3, [pc, #264]	; (8004804 <HAL_UART_MspInit+0x158>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004706:	230c      	movs	r3, #12
 8004708:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470a:	2302      	movs	r3, #2
 800470c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470e:	2300      	movs	r3, #0
 8004710:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004712:	2303      	movs	r3, #3
 8004714:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004716:	2307      	movs	r3, #7
 8004718:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800471a:	f107 031c 	add.w	r3, r7, #28
 800471e:	4619      	mov	r1, r3
 8004720:	4839      	ldr	r0, [pc, #228]	; (8004808 <HAL_UART_MspInit+0x15c>)
 8004722:	f000 feed 	bl	8005500 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004726:	4b39      	ldr	r3, [pc, #228]	; (800480c <HAL_UART_MspInit+0x160>)
 8004728:	4a39      	ldr	r2, [pc, #228]	; (8004810 <HAL_UART_MspInit+0x164>)
 800472a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800472c:	4b37      	ldr	r3, [pc, #220]	; (800480c <HAL_UART_MspInit+0x160>)
 800472e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004732:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004734:	4b35      	ldr	r3, [pc, #212]	; (800480c <HAL_UART_MspInit+0x160>)
 8004736:	2240      	movs	r2, #64	; 0x40
 8004738:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800473a:	4b34      	ldr	r3, [pc, #208]	; (800480c <HAL_UART_MspInit+0x160>)
 800473c:	2200      	movs	r2, #0
 800473e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004740:	4b32      	ldr	r3, [pc, #200]	; (800480c <HAL_UART_MspInit+0x160>)
 8004742:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004746:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004748:	4b30      	ldr	r3, [pc, #192]	; (800480c <HAL_UART_MspInit+0x160>)
 800474a:	2200      	movs	r2, #0
 800474c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800474e:	4b2f      	ldr	r3, [pc, #188]	; (800480c <HAL_UART_MspInit+0x160>)
 8004750:	2200      	movs	r2, #0
 8004752:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004754:	4b2d      	ldr	r3, [pc, #180]	; (800480c <HAL_UART_MspInit+0x160>)
 8004756:	2200      	movs	r2, #0
 8004758:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800475a:	4b2c      	ldr	r3, [pc, #176]	; (800480c <HAL_UART_MspInit+0x160>)
 800475c:	2200      	movs	r2, #0
 800475e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004760:	4b2a      	ldr	r3, [pc, #168]	; (800480c <HAL_UART_MspInit+0x160>)
 8004762:	2200      	movs	r2, #0
 8004764:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004766:	4829      	ldr	r0, [pc, #164]	; (800480c <HAL_UART_MspInit+0x160>)
 8004768:	f000 fabc 	bl	8004ce4 <HAL_DMA_Init>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004772:	f7fe ff51 	bl	8003618 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a24      	ldr	r2, [pc, #144]	; (800480c <HAL_UART_MspInit+0x160>)
 800477a:	635a      	str	r2, [r3, #52]	; 0x34
 800477c:	4a23      	ldr	r2, [pc, #140]	; (800480c <HAL_UART_MspInit+0x160>)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004782:	2200      	movs	r2, #0
 8004784:	2100      	movs	r1, #0
 8004786:	2026      	movs	r0, #38	; 0x26
 8004788:	f000 fa75 	bl	8004c76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800478c:	2026      	movs	r0, #38	; 0x26
 800478e:	f000 fa8e 	bl	8004cae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004792:	e031      	b.n	80047f8 <HAL_UART_MspInit+0x14c>
  else if(huart->Instance==USART6)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a1e      	ldr	r2, [pc, #120]	; (8004814 <HAL_UART_MspInit+0x168>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d12c      	bne.n	80047f8 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART6_CLK_ENABLE();
 800479e:	2300      	movs	r3, #0
 80047a0:	613b      	str	r3, [r7, #16]
 80047a2:	4b18      	ldr	r3, [pc, #96]	; (8004804 <HAL_UART_MspInit+0x158>)
 80047a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047a6:	4a17      	ldr	r2, [pc, #92]	; (8004804 <HAL_UART_MspInit+0x158>)
 80047a8:	f043 0320 	orr.w	r3, r3, #32
 80047ac:	6453      	str	r3, [r2, #68]	; 0x44
 80047ae:	4b15      	ldr	r3, [pc, #84]	; (8004804 <HAL_UART_MspInit+0x158>)
 80047b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b2:	f003 0320 	and.w	r3, r3, #32
 80047b6:	613b      	str	r3, [r7, #16]
 80047b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047ba:	2300      	movs	r3, #0
 80047bc:	60fb      	str	r3, [r7, #12]
 80047be:	4b11      	ldr	r3, [pc, #68]	; (8004804 <HAL_UART_MspInit+0x158>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c2:	4a10      	ldr	r2, [pc, #64]	; (8004804 <HAL_UART_MspInit+0x158>)
 80047c4:	f043 0301 	orr.w	r3, r3, #1
 80047c8:	6313      	str	r3, [r2, #48]	; 0x30
 80047ca:	4b0e      	ldr	r3, [pc, #56]	; (8004804 <HAL_UART_MspInit+0x158>)
 80047cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	60fb      	str	r3, [r7, #12]
 80047d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80047d6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80047da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047dc:	2302      	movs	r3, #2
 80047de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047e0:	2300      	movs	r3, #0
 80047e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047e4:	2303      	movs	r3, #3
 80047e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80047e8:	2308      	movs	r3, #8
 80047ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ec:	f107 031c 	add.w	r3, r7, #28
 80047f0:	4619      	mov	r1, r3
 80047f2:	4805      	ldr	r0, [pc, #20]	; (8004808 <HAL_UART_MspInit+0x15c>)
 80047f4:	f000 fe84 	bl	8005500 <HAL_GPIO_Init>
}
 80047f8:	bf00      	nop
 80047fa:	3730      	adds	r7, #48	; 0x30
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40004400 	.word	0x40004400
 8004804:	40023800 	.word	0x40023800
 8004808:	40020000 	.word	0x40020000
 800480c:	200008b8 	.word	0x200008b8
 8004810:	400260a0 	.word	0x400260a0
 8004814:	40011400 	.word	0x40011400

08004818 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800481c:	e7fe      	b.n	800481c <NMI_Handler+0x4>

0800481e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800481e:	b480      	push	{r7}
 8004820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004822:	e7fe      	b.n	8004822 <HardFault_Handler+0x4>

08004824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004828:	e7fe      	b.n	8004828 <MemManage_Handler+0x4>

0800482a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800482a:	b480      	push	{r7}
 800482c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800482e:	e7fe      	b.n	800482e <BusFault_Handler+0x4>

08004830 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004834:	e7fe      	b.n	8004834 <UsageFault_Handler+0x4>

08004836 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004836:	b480      	push	{r7}
 8004838:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800483a:	bf00      	nop
 800483c:	46bd      	mov	sp, r7
 800483e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004842:	4770      	bx	lr

08004844 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004844:	b480      	push	{r7}
 8004846:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004848:	bf00      	nop
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004852:	b480      	push	{r7}
 8004854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004856:	bf00      	nop
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004864:	f000 f8e8 	bl	8004a38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004868:	bf00      	nop
 800486a:	bd80      	pop	{r7, pc}

0800486c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Photoelectric_sensor_2_Pin);
 8004870:	2004      	movs	r0, #4
 8004872:	f000 fffb 	bl	800586c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004876:	bf00      	nop
 8004878:	bd80      	pop	{r7, pc}

0800487a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Emergency_Pin);
 800487e:	2008      	movs	r0, #8
 8004880:	f000 fff4 	bl	800586c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004884:	bf00      	nop
 8004886:	bd80      	pop	{r7, pc}

08004888 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800488c:	4802      	ldr	r0, [pc, #8]	; (8004898 <DMA1_Stream6_IRQHandler+0x10>)
 800488e:	f000 fbc1 	bl	8005014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004892:	bf00      	nop
 8004894:	bd80      	pop	{r7, pc}
 8004896:	bf00      	nop
 8004898:	200008b8 	.word	0x200008b8

0800489c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Photoelectric_sensor_1_Pin);
 80048a0:	2040      	movs	r0, #64	; 0x40
 80048a2:	f000 ffe3 	bl	800586c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Photoelectric_sensor_3_Pin);
 80048a6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048aa:	f000 ffdf 	bl	800586c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80048ae:	bf00      	nop
 80048b0:	bd80      	pop	{r7, pc}
	...

080048b4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80048b8:	4803      	ldr	r0, [pc, #12]	; (80048c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80048ba:	f003 fbb7 	bl	800802c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80048be:	4803      	ldr	r0, [pc, #12]	; (80048cc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80048c0:	f003 fbb4 	bl	800802c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80048c4:	bf00      	nop
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	2000044c 	.word	0x2000044c
 80048cc:	2000071c 	.word	0x2000071c

080048d0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80048d4:	4802      	ldr	r0, [pc, #8]	; (80048e0 <TIM3_IRQHandler+0x10>)
 80048d6:	f003 fba9 	bl	800802c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80048da:	bf00      	nop
 80048dc:	bd80      	pop	{r7, pc}
 80048de:	bf00      	nop
 80048e0:	200005b4 	.word	0x200005b4

080048e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80048e8:	4802      	ldr	r0, [pc, #8]	; (80048f4 <USART2_IRQHandler+0x10>)
 80048ea:	f004 fea7 	bl	800963c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80048ee:	bf00      	nop
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	200007d0 	.word	0x200007d0

080048f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80048fc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004900:	f000 ffb4 	bl	800586c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004904:	bf00      	nop
 8004906:	bd80      	pop	{r7, pc}

08004908 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800490c:	4802      	ldr	r0, [pc, #8]	; (8004918 <TIM5_IRQHandler+0x10>)
 800490e:	f003 fb8d 	bl	800802c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004912:	bf00      	nop
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	20000668 	.word	0x20000668

0800491c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800491c:	b480      	push	{r7}
 800491e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004920:	4b06      	ldr	r3, [pc, #24]	; (800493c <SystemInit+0x20>)
 8004922:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004926:	4a05      	ldr	r2, [pc, #20]	; (800493c <SystemInit+0x20>)
 8004928:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800492c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004930:	bf00      	nop
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	e000ed00 	.word	0xe000ed00

08004940 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:    ldr   sp, =_estack    		 /* set stack pointer */
 8004940:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004978 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004944:	480d      	ldr	r0, [pc, #52]	; (800497c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004946:	490e      	ldr	r1, [pc, #56]	; (8004980 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004948:	4a0e      	ldr	r2, [pc, #56]	; (8004984 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800494a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800494c:	e002      	b.n	8004954 <LoopCopyDataInit>

0800494e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800494e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004952:	3304      	adds	r3, #4

08004954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004958:	d3f9      	bcc.n	800494e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800495a:	4a0b      	ldr	r2, [pc, #44]	; (8004988 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800495c:	4c0b      	ldr	r4, [pc, #44]	; (800498c <LoopFillZerobss+0x26>)
  movs r3, #0
 800495e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004960:	e001      	b.n	8004966 <LoopFillZerobss>

08004962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004964:	3204      	adds	r2, #4

08004966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004968:	d3fb      	bcc.n	8004962 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800496a:	f7ff ffd7 	bl	800491c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800496e:	f005 feb1 	bl	800a6d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004972:	f7fd fc61 	bl	8002238 <main>
  bx  lr    
 8004976:	4770      	bx	lr
Reset_Handler:    ldr   sp, =_estack    		 /* set stack pointer */
 8004978:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800497c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004980:	200002f4 	.word	0x200002f4
  ldr r2, =_sidata
 8004984:	0800a99c 	.word	0x0800a99c
  ldr r2, =_sbss
 8004988:	200002f8 	.word	0x200002f8
  ldr r4, =_ebss
 800498c:	2000111c 	.word	0x2000111c

08004990 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004990:	e7fe      	b.n	8004990 <ADC_IRQHandler>
	...

08004994 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004998:	4b0e      	ldr	r3, [pc, #56]	; (80049d4 <HAL_Init+0x40>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a0d      	ldr	r2, [pc, #52]	; (80049d4 <HAL_Init+0x40>)
 800499e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049a4:	4b0b      	ldr	r3, [pc, #44]	; (80049d4 <HAL_Init+0x40>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a0a      	ldr	r2, [pc, #40]	; (80049d4 <HAL_Init+0x40>)
 80049aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049b0:	4b08      	ldr	r3, [pc, #32]	; (80049d4 <HAL_Init+0x40>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a07      	ldr	r2, [pc, #28]	; (80049d4 <HAL_Init+0x40>)
 80049b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049bc:	2003      	movs	r0, #3
 80049be:	f000 f94f 	bl	8004c60 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049c2:	2000      	movs	r0, #0
 80049c4:	f000 f808 	bl	80049d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049c8:	f7ff fca6 	bl	8004318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40023c00 	.word	0x40023c00

080049d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049e0:	4b12      	ldr	r3, [pc, #72]	; (8004a2c <HAL_InitTick+0x54>)
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	4b12      	ldr	r3, [pc, #72]	; (8004a30 <HAL_InitTick+0x58>)
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	4619      	mov	r1, r3
 80049ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80049f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 f967 	bl	8004cca <HAL_SYSTICK_Config>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e00e      	b.n	8004a24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2b0f      	cmp	r3, #15
 8004a0a:	d80a      	bhi.n	8004a22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	6879      	ldr	r1, [r7, #4]
 8004a10:	f04f 30ff 	mov.w	r0, #4294967295
 8004a14:	f000 f92f 	bl	8004c76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a18:	4a06      	ldr	r2, [pc, #24]	; (8004a34 <HAL_InitTick+0x5c>)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
 8004a20:	e000      	b.n	8004a24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3708      	adds	r7, #8
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	20000284 	.word	0x20000284
 8004a30:	2000028c 	.word	0x2000028c
 8004a34:	20000288 	.word	0x20000288

08004a38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a3c:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <HAL_IncTick+0x20>)
 8004a3e:	781b      	ldrb	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	4b06      	ldr	r3, [pc, #24]	; (8004a5c <HAL_IncTick+0x24>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4413      	add	r3, r2
 8004a48:	4a04      	ldr	r2, [pc, #16]	; (8004a5c <HAL_IncTick+0x24>)
 8004a4a:	6013      	str	r3, [r2, #0]
}
 8004a4c:	bf00      	nop
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	2000028c 	.word	0x2000028c
 8004a5c:	20001118 	.word	0x20001118

08004a60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a60:	b480      	push	{r7}
 8004a62:	af00      	add	r7, sp, #0
  return uwTick;
 8004a64:	4b03      	ldr	r3, [pc, #12]	; (8004a74 <HAL_GetTick+0x14>)
 8004a66:	681b      	ldr	r3, [r3, #0]
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	20001118 	.word	0x20001118

08004a78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a80:	f7ff ffee 	bl	8004a60 <HAL_GetTick>
 8004a84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a90:	d005      	beq.n	8004a9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a92:	4b0a      	ldr	r3, [pc, #40]	; (8004abc <HAL_Delay+0x44>)
 8004a94:	781b      	ldrb	r3, [r3, #0]
 8004a96:	461a      	mov	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a9e:	bf00      	nop
 8004aa0:	f7ff ffde 	bl	8004a60 <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d8f7      	bhi.n	8004aa0 <HAL_Delay+0x28>
  {
  }
}
 8004ab0:	bf00      	nop
 8004ab2:	bf00      	nop
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	2000028c 	.word	0x2000028c

08004ac0 <__NVIC_SetPriorityGrouping>:
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ad0:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <__NVIC_SetPriorityGrouping+0x44>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004adc:	4013      	ands	r3, r2
 8004ade:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ae8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004af2:	4a04      	ldr	r2, [pc, #16]	; (8004b04 <__NVIC_SetPriorityGrouping+0x44>)
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	60d3      	str	r3, [r2, #12]
}
 8004af8:	bf00      	nop
 8004afa:	3714      	adds	r7, #20
 8004afc:	46bd      	mov	sp, r7
 8004afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b02:	4770      	bx	lr
 8004b04:	e000ed00 	.word	0xe000ed00

08004b08 <__NVIC_GetPriorityGrouping>:
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b0c:	4b04      	ldr	r3, [pc, #16]	; (8004b20 <__NVIC_GetPriorityGrouping+0x18>)
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	0a1b      	lsrs	r3, r3, #8
 8004b12:	f003 0307 	and.w	r3, r3, #7
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr
 8004b20:	e000ed00 	.word	0xe000ed00

08004b24 <__NVIC_EnableIRQ>:
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	db0b      	blt.n	8004b4e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b36:	79fb      	ldrb	r3, [r7, #7]
 8004b38:	f003 021f 	and.w	r2, r3, #31
 8004b3c:	4907      	ldr	r1, [pc, #28]	; (8004b5c <__NVIC_EnableIRQ+0x38>)
 8004b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b42:	095b      	lsrs	r3, r3, #5
 8004b44:	2001      	movs	r0, #1
 8004b46:	fa00 f202 	lsl.w	r2, r0, r2
 8004b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	e000e100 	.word	0xe000e100

08004b60 <__NVIC_SetPriority>:
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	4603      	mov	r3, r0
 8004b68:	6039      	str	r1, [r7, #0]
 8004b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	db0a      	blt.n	8004b8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	490c      	ldr	r1, [pc, #48]	; (8004bac <__NVIC_SetPriority+0x4c>)
 8004b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b7e:	0112      	lsls	r2, r2, #4
 8004b80:	b2d2      	uxtb	r2, r2
 8004b82:	440b      	add	r3, r1
 8004b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004b88:	e00a      	b.n	8004ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	4908      	ldr	r1, [pc, #32]	; (8004bb0 <__NVIC_SetPriority+0x50>)
 8004b90:	79fb      	ldrb	r3, [r7, #7]
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	3b04      	subs	r3, #4
 8004b98:	0112      	lsls	r2, r2, #4
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	440b      	add	r3, r1
 8004b9e:	761a      	strb	r2, [r3, #24]
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	e000e100 	.word	0xe000e100
 8004bb0:	e000ed00 	.word	0xe000ed00

08004bb4 <NVIC_EncodePriority>:
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b089      	sub	sp, #36	; 0x24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f003 0307 	and.w	r3, r3, #7
 8004bc6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	f1c3 0307 	rsb	r3, r3, #7
 8004bce:	2b04      	cmp	r3, #4
 8004bd0:	bf28      	it	cs
 8004bd2:	2304      	movcs	r3, #4
 8004bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	3304      	adds	r3, #4
 8004bda:	2b06      	cmp	r3, #6
 8004bdc:	d902      	bls.n	8004be4 <NVIC_EncodePriority+0x30>
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	3b03      	subs	r3, #3
 8004be2:	e000      	b.n	8004be6 <NVIC_EncodePriority+0x32>
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004be8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf2:	43da      	mvns	r2, r3
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	401a      	ands	r2, r3
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	fa01 f303 	lsl.w	r3, r1, r3
 8004c06:	43d9      	mvns	r1, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c0c:	4313      	orrs	r3, r2
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3724      	adds	r7, #36	; 0x24
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
	...

08004c1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	3b01      	subs	r3, #1
 8004c28:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c2c:	d301      	bcc.n	8004c32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e00f      	b.n	8004c52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c32:	4a0a      	ldr	r2, [pc, #40]	; (8004c5c <SysTick_Config+0x40>)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c3a:	210f      	movs	r1, #15
 8004c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c40:	f7ff ff8e 	bl	8004b60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c44:	4b05      	ldr	r3, [pc, #20]	; (8004c5c <SysTick_Config+0x40>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c4a:	4b04      	ldr	r3, [pc, #16]	; (8004c5c <SysTick_Config+0x40>)
 8004c4c:	2207      	movs	r2, #7
 8004c4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3708      	adds	r7, #8
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	e000e010 	.word	0xe000e010

08004c60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b082      	sub	sp, #8
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7ff ff29 	bl	8004ac0 <__NVIC_SetPriorityGrouping>
}
 8004c6e:	bf00      	nop
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b086      	sub	sp, #24
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	60b9      	str	r1, [r7, #8]
 8004c80:	607a      	str	r2, [r7, #4]
 8004c82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c84:	2300      	movs	r3, #0
 8004c86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c88:	f7ff ff3e 	bl	8004b08 <__NVIC_GetPriorityGrouping>
 8004c8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	68b9      	ldr	r1, [r7, #8]
 8004c92:	6978      	ldr	r0, [r7, #20]
 8004c94:	f7ff ff8e 	bl	8004bb4 <NVIC_EncodePriority>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c9e:	4611      	mov	r1, r2
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	f7ff ff5d 	bl	8004b60 <__NVIC_SetPriority>
}
 8004ca6:	bf00      	nop
 8004ca8:	3718      	adds	r7, #24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}

08004cae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cae:	b580      	push	{r7, lr}
 8004cb0:	b082      	sub	sp, #8
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	4603      	mov	r3, r0
 8004cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7ff ff31 	bl	8004b24 <__NVIC_EnableIRQ>
}
 8004cc2:	bf00      	nop
 8004cc4:	3708      	adds	r7, #8
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}

08004cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b082      	sub	sp, #8
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7ff ffa2 	bl	8004c1c <SysTick_Config>
 8004cd8:	4603      	mov	r3, r0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3708      	adds	r7, #8
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
	...

08004ce4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b086      	sub	sp, #24
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004cec:	2300      	movs	r3, #0
 8004cee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004cf0:	f7ff feb6 	bl	8004a60 <HAL_GetTick>
 8004cf4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e099      	b.n	8004e34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d20:	e00f      	b.n	8004d42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d22:	f7ff fe9d 	bl	8004a60 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b05      	cmp	r3, #5
 8004d2e:	d908      	bls.n	8004d42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2220      	movs	r2, #32
 8004d34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2203      	movs	r2, #3
 8004d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e078      	b.n	8004e34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e8      	bne.n	8004d22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	4b38      	ldr	r3, [pc, #224]	; (8004e3c <HAL_DMA_Init+0x158>)
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685a      	ldr	r2, [r3, #4]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	2b04      	cmp	r3, #4
 8004d9a:	d107      	bne.n	8004dac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da4:	4313      	orrs	r3, r2
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	697a      	ldr	r2, [r7, #20]
 8004db2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	f023 0307 	bic.w	r3, r3, #7
 8004dc2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd2:	2b04      	cmp	r3, #4
 8004dd4:	d117      	bne.n	8004e06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d00e      	beq.n	8004e06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 fb0d 	bl	8005408 <DMA_CheckFifoParam>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d008      	beq.n	8004e06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2240      	movs	r2, #64	; 0x40
 8004df8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004e02:	2301      	movs	r3, #1
 8004e04:	e016      	b.n	8004e34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fac4 	bl	800539c <DMA_CalcBaseAndBitshift>
 8004e14:	4603      	mov	r3, r0
 8004e16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e1c:	223f      	movs	r2, #63	; 0x3f
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3718      	adds	r7, #24
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	f010803f 	.word	0xf010803f

08004e40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b086      	sub	sp, #24
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d101      	bne.n	8004e66 <HAL_DMA_Start_IT+0x26>
 8004e62:	2302      	movs	r3, #2
 8004e64:	e040      	b.n	8004ee8 <HAL_DMA_Start_IT+0xa8>
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d12f      	bne.n	8004eda <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2202      	movs	r2, #2
 8004e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	68b9      	ldr	r1, [r7, #8]
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 fa56 	bl	8005340 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e98:	223f      	movs	r2, #63	; 0x3f
 8004e9a:	409a      	lsls	r2, r3
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 0216 	orr.w	r2, r2, #22
 8004eae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d007      	beq.n	8004ec8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0208 	orr.w	r2, r2, #8
 8004ec6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f042 0201 	orr.w	r2, r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]
 8004ed8:	e005      	b.n	8004ee6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004efc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004efe:	f7ff fdaf 	bl	8004a60 <HAL_GetTick>
 8004f02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f0a:	b2db      	uxtb	r3, r3
 8004f0c:	2b02      	cmp	r3, #2
 8004f0e:	d008      	beq.n	8004f22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2280      	movs	r2, #128	; 0x80
 8004f14:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e052      	b.n	8004fc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0216 	bic.w	r2, r2, #22
 8004f30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695a      	ldr	r2, [r3, #20]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d103      	bne.n	8004f52 <HAL_DMA_Abort+0x62>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d007      	beq.n	8004f62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 0208 	bic.w	r2, r2, #8
 8004f60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 0201 	bic.w	r2, r2, #1
 8004f70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f72:	e013      	b.n	8004f9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f74:	f7ff fd74 	bl	8004a60 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	2b05      	cmp	r3, #5
 8004f80:	d90c      	bls.n	8004f9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2220      	movs	r2, #32
 8004f86:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2203      	movs	r2, #3
 8004f8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e015      	b.n	8004fc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1e4      	bne.n	8004f74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fae:	223f      	movs	r2, #63	; 0x3f
 8004fb0:	409a      	lsls	r2, r3
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	2b02      	cmp	r3, #2
 8004fe2:	d004      	beq.n	8004fee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2280      	movs	r2, #128	; 0x80
 8004fe8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e00c      	b.n	8005008 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2205      	movs	r2, #5
 8004ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 0201 	bic.w	r2, r2, #1
 8005004:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800501c:	2300      	movs	r3, #0
 800501e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005020:	4b8e      	ldr	r3, [pc, #568]	; (800525c <HAL_DMA_IRQHandler+0x248>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a8e      	ldr	r2, [pc, #568]	; (8005260 <HAL_DMA_IRQHandler+0x24c>)
 8005026:	fba2 2303 	umull	r2, r3, r2, r3
 800502a:	0a9b      	lsrs	r3, r3, #10
 800502c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005032:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800503e:	2208      	movs	r2, #8
 8005040:	409a      	lsls	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4013      	ands	r3, r2
 8005046:	2b00      	cmp	r3, #0
 8005048:	d01a      	beq.n	8005080 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d013      	beq.n	8005080 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f022 0204 	bic.w	r2, r2, #4
 8005066:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800506c:	2208      	movs	r2, #8
 800506e:	409a      	lsls	r2, r3
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005078:	f043 0201 	orr.w	r2, r3, #1
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005084:	2201      	movs	r2, #1
 8005086:	409a      	lsls	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	4013      	ands	r3, r2
 800508c:	2b00      	cmp	r3, #0
 800508e:	d012      	beq.n	80050b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00b      	beq.n	80050b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050a2:	2201      	movs	r2, #1
 80050a4:	409a      	lsls	r2, r3
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050ae:	f043 0202 	orr.w	r2, r3, #2
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ba:	2204      	movs	r2, #4
 80050bc:	409a      	lsls	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	4013      	ands	r3, r2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d012      	beq.n	80050ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d00b      	beq.n	80050ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d8:	2204      	movs	r2, #4
 80050da:	409a      	lsls	r2, r3
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050e4:	f043 0204 	orr.w	r2, r3, #4
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f0:	2210      	movs	r2, #16
 80050f2:	409a      	lsls	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	4013      	ands	r3, r2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d043      	beq.n	8005184 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0308 	and.w	r3, r3, #8
 8005106:	2b00      	cmp	r3, #0
 8005108:	d03c      	beq.n	8005184 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510e:	2210      	movs	r2, #16
 8005110:	409a      	lsls	r2, r3
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d018      	beq.n	8005156 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d108      	bne.n	8005144 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005136:	2b00      	cmp	r3, #0
 8005138:	d024      	beq.n	8005184 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	4798      	blx	r3
 8005142:	e01f      	b.n	8005184 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01b      	beq.n	8005184 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	4798      	blx	r3
 8005154:	e016      	b.n	8005184 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005160:	2b00      	cmp	r3, #0
 8005162:	d107      	bne.n	8005174 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0208 	bic.w	r2, r2, #8
 8005172:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005178:	2b00      	cmp	r3, #0
 800517a:	d003      	beq.n	8005184 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005188:	2220      	movs	r2, #32
 800518a:	409a      	lsls	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4013      	ands	r3, r2
 8005190:	2b00      	cmp	r3, #0
 8005192:	f000 808f 	beq.w	80052b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f003 0310 	and.w	r3, r3, #16
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 8087 	beq.w	80052b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051aa:	2220      	movs	r2, #32
 80051ac:	409a      	lsls	r2, r3
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051b8:	b2db      	uxtb	r3, r3
 80051ba:	2b05      	cmp	r3, #5
 80051bc:	d136      	bne.n	800522c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 0216 	bic.w	r2, r2, #22
 80051cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	695a      	ldr	r2, [r3, #20]
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80051dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d103      	bne.n	80051ee <HAL_DMA_IRQHandler+0x1da>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d007      	beq.n	80051fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 0208 	bic.w	r2, r2, #8
 80051fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005202:	223f      	movs	r2, #63	; 0x3f
 8005204:	409a      	lsls	r2, r3
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800521e:	2b00      	cmp	r3, #0
 8005220:	d07e      	beq.n	8005320 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	4798      	blx	r3
        }
        return;
 800522a:	e079      	b.n	8005320 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d01d      	beq.n	8005276 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10d      	bne.n	8005264 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800524c:	2b00      	cmp	r3, #0
 800524e:	d031      	beq.n	80052b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	4798      	blx	r3
 8005258:	e02c      	b.n	80052b4 <HAL_DMA_IRQHandler+0x2a0>
 800525a:	bf00      	nop
 800525c:	20000284 	.word	0x20000284
 8005260:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005268:	2b00      	cmp	r3, #0
 800526a:	d023      	beq.n	80052b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	4798      	blx	r3
 8005274:	e01e      	b.n	80052b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005280:	2b00      	cmp	r3, #0
 8005282:	d10f      	bne.n	80052a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f022 0210 	bic.w	r2, r2, #16
 8005292:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d032      	beq.n	8005322 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d022      	beq.n	800530e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2205      	movs	r2, #5
 80052cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f022 0201 	bic.w	r2, r2, #1
 80052de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	3301      	adds	r3, #1
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d307      	bcc.n	80052fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d1f2      	bne.n	80052e0 <HAL_DMA_IRQHandler+0x2cc>
 80052fa:	e000      	b.n	80052fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80052fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005312:	2b00      	cmp	r3, #0
 8005314:	d005      	beq.n	8005322 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	4798      	blx	r3
 800531e:	e000      	b.n	8005322 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005320:	bf00      	nop
    }
  }
}
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005334:	4618      	mov	r0, r3
 8005336:	370c      	adds	r7, #12
 8005338:	46bd      	mov	sp, r7
 800533a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533e:	4770      	bx	lr

08005340 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
 800534c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800535c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	2b40      	cmp	r3, #64	; 0x40
 800536c:	d108      	bne.n	8005380 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68ba      	ldr	r2, [r7, #8]
 800537c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800537e:	e007      	b.n	8005390 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	60da      	str	r2, [r3, #12]
}
 8005390:	bf00      	nop
 8005392:	3714      	adds	r7, #20
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	b2db      	uxtb	r3, r3
 80053aa:	3b10      	subs	r3, #16
 80053ac:	4a14      	ldr	r2, [pc, #80]	; (8005400 <DMA_CalcBaseAndBitshift+0x64>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	091b      	lsrs	r3, r3, #4
 80053b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80053b6:	4a13      	ldr	r2, [pc, #76]	; (8005404 <DMA_CalcBaseAndBitshift+0x68>)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	4413      	add	r3, r2
 80053bc:	781b      	ldrb	r3, [r3, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2b03      	cmp	r3, #3
 80053c8:	d909      	bls.n	80053de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053d2:	f023 0303 	bic.w	r3, r3, #3
 80053d6:	1d1a      	adds	r2, r3, #4
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	659a      	str	r2, [r3, #88]	; 0x58
 80053dc:	e007      	b.n	80053ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80053e6:	f023 0303 	bic.w	r3, r3, #3
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	aaaaaaab 	.word	0xaaaaaaab
 8005404:	0800a984 	.word	0x0800a984

08005408 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005410:	2300      	movs	r3, #0
 8005412:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005418:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d11f      	bne.n	8005462 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2b03      	cmp	r3, #3
 8005426:	d856      	bhi.n	80054d6 <DMA_CheckFifoParam+0xce>
 8005428:	a201      	add	r2, pc, #4	; (adr r2, 8005430 <DMA_CheckFifoParam+0x28>)
 800542a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800542e:	bf00      	nop
 8005430:	08005441 	.word	0x08005441
 8005434:	08005453 	.word	0x08005453
 8005438:	08005441 	.word	0x08005441
 800543c:	080054d7 	.word	0x080054d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005444:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005448:	2b00      	cmp	r3, #0
 800544a:	d046      	beq.n	80054da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005450:	e043      	b.n	80054da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005456:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800545a:	d140      	bne.n	80054de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005460:	e03d      	b.n	80054de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800546a:	d121      	bne.n	80054b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	2b03      	cmp	r3, #3
 8005470:	d837      	bhi.n	80054e2 <DMA_CheckFifoParam+0xda>
 8005472:	a201      	add	r2, pc, #4	; (adr r2, 8005478 <DMA_CheckFifoParam+0x70>)
 8005474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005478:	08005489 	.word	0x08005489
 800547c:	0800548f 	.word	0x0800548f
 8005480:	08005489 	.word	0x08005489
 8005484:	080054a1 	.word	0x080054a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	73fb      	strb	r3, [r7, #15]
      break;
 800548c:	e030      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005492:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d025      	beq.n	80054e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800549e:	e022      	b.n	80054e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054a4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80054a8:	d11f      	bne.n	80054ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80054ae:	e01c      	b.n	80054ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d903      	bls.n	80054be <DMA_CheckFifoParam+0xb6>
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	2b03      	cmp	r3, #3
 80054ba:	d003      	beq.n	80054c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80054bc:	e018      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	73fb      	strb	r3, [r7, #15]
      break;
 80054c2:	e015      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d00e      	beq.n	80054ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	73fb      	strb	r3, [r7, #15]
      break;
 80054d4:	e00b      	b.n	80054ee <DMA_CheckFifoParam+0xe6>
      break;
 80054d6:	bf00      	nop
 80054d8:	e00a      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054da:	bf00      	nop
 80054dc:	e008      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054de:	bf00      	nop
 80054e0:	e006      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054e2:	bf00      	nop
 80054e4:	e004      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054e6:	bf00      	nop
 80054e8:	e002      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80054ea:	bf00      	nop
 80054ec:	e000      	b.n	80054f0 <DMA_CheckFifoParam+0xe8>
      break;
 80054ee:	bf00      	nop
    }
  } 
  
  return status; 
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop

08005500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005500:	b480      	push	{r7}
 8005502:	b089      	sub	sp, #36	; 0x24
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
 8005508:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800550a:	2300      	movs	r3, #0
 800550c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800550e:	2300      	movs	r3, #0
 8005510:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005512:	2300      	movs	r3, #0
 8005514:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005516:	2300      	movs	r3, #0
 8005518:	61fb      	str	r3, [r7, #28]
 800551a:	e159      	b.n	80057d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800551c:	2201      	movs	r2, #1
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	fa02 f303 	lsl.w	r3, r2, r3
 8005524:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4013      	ands	r3, r2
 800552e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	429a      	cmp	r2, r3
 8005536:	f040 8148 	bne.w	80057ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	2b01      	cmp	r3, #1
 8005544:	d005      	beq.n	8005552 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800554e:	2b02      	cmp	r3, #2
 8005550:	d130      	bne.n	80055b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	2203      	movs	r2, #3
 800555e:	fa02 f303 	lsl.w	r3, r2, r3
 8005562:	43db      	mvns	r3, r3
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	4013      	ands	r3, r2
 8005568:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	005b      	lsls	r3, r3, #1
 8005572:	fa02 f303 	lsl.w	r3, r2, r3
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	4313      	orrs	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	69ba      	ldr	r2, [r7, #24]
 8005580:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005588:	2201      	movs	r2, #1
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	43db      	mvns	r3, r3
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4013      	ands	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	091b      	lsrs	r3, r3, #4
 800559e:	f003 0201 	and.w	r2, r3, #1
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	f003 0303 	and.w	r3, r3, #3
 80055bc:	2b03      	cmp	r3, #3
 80055be:	d017      	beq.n	80055f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	005b      	lsls	r3, r3, #1
 80055ca:	2203      	movs	r2, #3
 80055cc:	fa02 f303 	lsl.w	r3, r2, r3
 80055d0:	43db      	mvns	r3, r3
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	4013      	ands	r3, r2
 80055d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	689a      	ldr	r2, [r3, #8]
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f003 0303 	and.w	r3, r3, #3
 80055f8:	2b02      	cmp	r3, #2
 80055fa:	d123      	bne.n	8005644 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	08da      	lsrs	r2, r3, #3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	3208      	adds	r2, #8
 8005604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005608:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	f003 0307 	and.w	r3, r3, #7
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	220f      	movs	r2, #15
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	43db      	mvns	r3, r3
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	4013      	ands	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	691a      	ldr	r2, [r3, #16]
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	009b      	lsls	r3, r3, #2
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	4313      	orrs	r3, r2
 8005634:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	08da      	lsrs	r2, r3, #3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	3208      	adds	r2, #8
 800563e:	69b9      	ldr	r1, [r7, #24]
 8005640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800564a:	69fb      	ldr	r3, [r7, #28]
 800564c:	005b      	lsls	r3, r3, #1
 800564e:	2203      	movs	r2, #3
 8005650:	fa02 f303 	lsl.w	r3, r2, r3
 8005654:	43db      	mvns	r3, r3
 8005656:	69ba      	ldr	r2, [r7, #24]
 8005658:	4013      	ands	r3, r2
 800565a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f003 0203 	and.w	r2, r3, #3
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4313      	orrs	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 80a2 	beq.w	80057ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]
 800568a:	4b57      	ldr	r3, [pc, #348]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 800568c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800568e:	4a56      	ldr	r2, [pc, #344]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 8005690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005694:	6453      	str	r3, [r2, #68]	; 0x44
 8005696:	4b54      	ldr	r3, [pc, #336]	; (80057e8 <HAL_GPIO_Init+0x2e8>)
 8005698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800569a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800569e:	60fb      	str	r3, [r7, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056a2:	4a52      	ldr	r2, [pc, #328]	; (80057ec <HAL_GPIO_Init+0x2ec>)
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	089b      	lsrs	r3, r3, #2
 80056a8:	3302      	adds	r3, #2
 80056aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f003 0303 	and.w	r3, r3, #3
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	220f      	movs	r2, #15
 80056ba:	fa02 f303 	lsl.w	r3, r2, r3
 80056be:	43db      	mvns	r3, r3
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	4013      	ands	r3, r2
 80056c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a49      	ldr	r2, [pc, #292]	; (80057f0 <HAL_GPIO_Init+0x2f0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d019      	beq.n	8005702 <HAL_GPIO_Init+0x202>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a48      	ldr	r2, [pc, #288]	; (80057f4 <HAL_GPIO_Init+0x2f4>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d013      	beq.n	80056fe <HAL_GPIO_Init+0x1fe>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a47      	ldr	r2, [pc, #284]	; (80057f8 <HAL_GPIO_Init+0x2f8>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d00d      	beq.n	80056fa <HAL_GPIO_Init+0x1fa>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a46      	ldr	r2, [pc, #280]	; (80057fc <HAL_GPIO_Init+0x2fc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d007      	beq.n	80056f6 <HAL_GPIO_Init+0x1f6>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a45      	ldr	r2, [pc, #276]	; (8005800 <HAL_GPIO_Init+0x300>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d101      	bne.n	80056f2 <HAL_GPIO_Init+0x1f2>
 80056ee:	2304      	movs	r3, #4
 80056f0:	e008      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056f2:	2307      	movs	r3, #7
 80056f4:	e006      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056f6:	2303      	movs	r3, #3
 80056f8:	e004      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056fa:	2302      	movs	r3, #2
 80056fc:	e002      	b.n	8005704 <HAL_GPIO_Init+0x204>
 80056fe:	2301      	movs	r3, #1
 8005700:	e000      	b.n	8005704 <HAL_GPIO_Init+0x204>
 8005702:	2300      	movs	r3, #0
 8005704:	69fa      	ldr	r2, [r7, #28]
 8005706:	f002 0203 	and.w	r2, r2, #3
 800570a:	0092      	lsls	r2, r2, #2
 800570c:	4093      	lsls	r3, r2
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	4313      	orrs	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005714:	4935      	ldr	r1, [pc, #212]	; (80057ec <HAL_GPIO_Init+0x2ec>)
 8005716:	69fb      	ldr	r3, [r7, #28]
 8005718:	089b      	lsrs	r3, r3, #2
 800571a:	3302      	adds	r3, #2
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005722:	4b38      	ldr	r3, [pc, #224]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	43db      	mvns	r3, r3
 800572c:	69ba      	ldr	r2, [r7, #24]
 800572e:	4013      	ands	r3, r2
 8005730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d003      	beq.n	8005746 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800573e:	69ba      	ldr	r2, [r7, #24]
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	4313      	orrs	r3, r2
 8005744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005746:	4a2f      	ldr	r2, [pc, #188]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800574c:	4b2d      	ldr	r3, [pc, #180]	; (8005804 <HAL_GPIO_Init+0x304>)
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	43db      	mvns	r3, r3
 8005756:	69ba      	ldr	r2, [r7, #24]
 8005758:	4013      	ands	r3, r2
 800575a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d003      	beq.n	8005770 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	4313      	orrs	r3, r2
 800576e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005770:	4a24      	ldr	r2, [pc, #144]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005772:	69bb      	ldr	r3, [r7, #24]
 8005774:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005776:	4b23      	ldr	r3, [pc, #140]	; (8005804 <HAL_GPIO_Init+0x304>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	43db      	mvns	r3, r3
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	4013      	ands	r3, r2
 8005784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005792:	69ba      	ldr	r2, [r7, #24]
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	4313      	orrs	r3, r2
 8005798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800579a:	4a1a      	ldr	r2, [pc, #104]	; (8005804 <HAL_GPIO_Init+0x304>)
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80057a0:	4b18      	ldr	r3, [pc, #96]	; (8005804 <HAL_GPIO_Init+0x304>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	43db      	mvns	r3, r3
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	4013      	ands	r3, r2
 80057ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80057c4:	4a0f      	ldr	r2, [pc, #60]	; (8005804 <HAL_GPIO_Init+0x304>)
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	3301      	adds	r3, #1
 80057ce:	61fb      	str	r3, [r7, #28]
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	2b0f      	cmp	r3, #15
 80057d4:	f67f aea2 	bls.w	800551c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	3724      	adds	r7, #36	; 0x24
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40023800 	.word	0x40023800
 80057ec:	40013800 	.word	0x40013800
 80057f0:	40020000 	.word	0x40020000
 80057f4:	40020400 	.word	0x40020400
 80057f8:	40020800 	.word	0x40020800
 80057fc:	40020c00 	.word	0x40020c00
 8005800:	40021000 	.word	0x40021000
 8005804:	40013c00 	.word	0x40013c00

08005808 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	460b      	mov	r3, r1
 8005812:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691a      	ldr	r2, [r3, #16]
 8005818:	887b      	ldrh	r3, [r7, #2]
 800581a:	4013      	ands	r3, r2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d002      	beq.n	8005826 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005820:	2301      	movs	r3, #1
 8005822:	73fb      	strb	r3, [r7, #15]
 8005824:	e001      	b.n	800582a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005826:	2300      	movs	r3, #0
 8005828:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800582a:	7bfb      	ldrb	r3, [r7, #15]
}
 800582c:	4618      	mov	r0, r3
 800582e:	3714      	adds	r7, #20
 8005830:	46bd      	mov	sp, r7
 8005832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005836:	4770      	bx	lr

08005838 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005838:	b480      	push	{r7}
 800583a:	b083      	sub	sp, #12
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	460b      	mov	r3, r1
 8005842:	807b      	strh	r3, [r7, #2]
 8005844:	4613      	mov	r3, r2
 8005846:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005848:	787b      	ldrb	r3, [r7, #1]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d003      	beq.n	8005856 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800584e:	887a      	ldrh	r2, [r7, #2]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005854:	e003      	b.n	800585e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005856:	887b      	ldrh	r3, [r7, #2]
 8005858:	041a      	lsls	r2, r3, #16
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	619a      	str	r2, [r3, #24]
}
 800585e:	bf00      	nop
 8005860:	370c      	adds	r7, #12
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
	...

0800586c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
 8005872:	4603      	mov	r3, r0
 8005874:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005876:	4b08      	ldr	r3, [pc, #32]	; (8005898 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005878:	695a      	ldr	r2, [r3, #20]
 800587a:	88fb      	ldrh	r3, [r7, #6]
 800587c:	4013      	ands	r3, r2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d006      	beq.n	8005890 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005882:	4a05      	ldr	r2, [pc, #20]	; (8005898 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005884:	88fb      	ldrh	r3, [r7, #6]
 8005886:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005888:	88fb      	ldrh	r3, [r7, #6]
 800588a:	4618      	mov	r0, r3
 800588c:	f7fd fe84 	bl	8003598 <HAL_GPIO_EXTI_Callback>
  }
}
 8005890:	bf00      	nop
 8005892:	3708      	adds	r7, #8
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}
 8005898:	40013c00 	.word	0x40013c00

0800589c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d101      	bne.n	80058ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e12b      	b.n	8005b06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d106      	bne.n	80058c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7fe fd50 	bl	8004368 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2224      	movs	r2, #36	; 0x24
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f022 0201 	bic.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005900:	f001 fbd2 	bl	80070a8 <HAL_RCC_GetPCLK1Freq>
 8005904:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	4a81      	ldr	r2, [pc, #516]	; (8005b10 <HAL_I2C_Init+0x274>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d807      	bhi.n	8005920 <HAL_I2C_Init+0x84>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	4a80      	ldr	r2, [pc, #512]	; (8005b14 <HAL_I2C_Init+0x278>)
 8005914:	4293      	cmp	r3, r2
 8005916:	bf94      	ite	ls
 8005918:	2301      	movls	r3, #1
 800591a:	2300      	movhi	r3, #0
 800591c:	b2db      	uxtb	r3, r3
 800591e:	e006      	b.n	800592e <HAL_I2C_Init+0x92>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	4a7d      	ldr	r2, [pc, #500]	; (8005b18 <HAL_I2C_Init+0x27c>)
 8005924:	4293      	cmp	r3, r2
 8005926:	bf94      	ite	ls
 8005928:	2301      	movls	r3, #1
 800592a:	2300      	movhi	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e0e7      	b.n	8005b06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	4a78      	ldr	r2, [pc, #480]	; (8005b1c <HAL_I2C_Init+0x280>)
 800593a:	fba2 2303 	umull	r2, r3, r2, r3
 800593e:	0c9b      	lsrs	r3, r3, #18
 8005940:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	430a      	orrs	r2, r1
 8005954:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	4a6a      	ldr	r2, [pc, #424]	; (8005b10 <HAL_I2C_Init+0x274>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d802      	bhi.n	8005970 <HAL_I2C_Init+0xd4>
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	3301      	adds	r3, #1
 800596e:	e009      	b.n	8005984 <HAL_I2C_Init+0xe8>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005976:	fb02 f303 	mul.w	r3, r2, r3
 800597a:	4a69      	ldr	r2, [pc, #420]	; (8005b20 <HAL_I2C_Init+0x284>)
 800597c:	fba2 2303 	umull	r2, r3, r2, r3
 8005980:	099b      	lsrs	r3, r3, #6
 8005982:	3301      	adds	r3, #1
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	6812      	ldr	r2, [r2, #0]
 8005988:	430b      	orrs	r3, r1
 800598a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005996:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	495c      	ldr	r1, [pc, #368]	; (8005b10 <HAL_I2C_Init+0x274>)
 80059a0:	428b      	cmp	r3, r1
 80059a2:	d819      	bhi.n	80059d8 <HAL_I2C_Init+0x13c>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	1e59      	subs	r1, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80059b2:	1c59      	adds	r1, r3, #1
 80059b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80059b8:	400b      	ands	r3, r1
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00a      	beq.n	80059d4 <HAL_I2C_Init+0x138>
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	1e59      	subs	r1, r3, #1
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	005b      	lsls	r3, r3, #1
 80059c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80059cc:	3301      	adds	r3, #1
 80059ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059d2:	e051      	b.n	8005a78 <HAL_I2C_Init+0x1dc>
 80059d4:	2304      	movs	r3, #4
 80059d6:	e04f      	b.n	8005a78 <HAL_I2C_Init+0x1dc>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d111      	bne.n	8005a04 <HAL_I2C_Init+0x168>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	1e58      	subs	r0, r3, #1
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6859      	ldr	r1, [r3, #4]
 80059e8:	460b      	mov	r3, r1
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	440b      	add	r3, r1
 80059ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80059f2:	3301      	adds	r3, #1
 80059f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	bf0c      	ite	eq
 80059fc:	2301      	moveq	r3, #1
 80059fe:	2300      	movne	r3, #0
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	e012      	b.n	8005a2a <HAL_I2C_Init+0x18e>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	1e58      	subs	r0, r3, #1
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6859      	ldr	r1, [r3, #4]
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	0099      	lsls	r1, r3, #2
 8005a14:	440b      	add	r3, r1
 8005a16:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	bf0c      	ite	eq
 8005a24:	2301      	moveq	r3, #1
 8005a26:	2300      	movne	r3, #0
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_I2C_Init+0x196>
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e022      	b.n	8005a78 <HAL_I2C_Init+0x1dc>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d10e      	bne.n	8005a58 <HAL_I2C_Init+0x1bc>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	1e58      	subs	r0, r3, #1
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6859      	ldr	r1, [r3, #4]
 8005a42:	460b      	mov	r3, r1
 8005a44:	005b      	lsls	r3, r3, #1
 8005a46:	440b      	add	r3, r1
 8005a48:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a56:	e00f      	b.n	8005a78 <HAL_I2C_Init+0x1dc>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	1e58      	subs	r0, r3, #1
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6859      	ldr	r1, [r3, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	440b      	add	r3, r1
 8005a66:	0099      	lsls	r1, r3, #2
 8005a68:	440b      	add	r3, r1
 8005a6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a6e:	3301      	adds	r3, #1
 8005a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a78:	6879      	ldr	r1, [r7, #4]
 8005a7a:	6809      	ldr	r1, [r1, #0]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	69da      	ldr	r2, [r3, #28]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	431a      	orrs	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	430a      	orrs	r2, r1
 8005a9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005aa6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	6911      	ldr	r1, [r2, #16]
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	68d2      	ldr	r2, [r2, #12]
 8005ab2:	4311      	orrs	r1, r2
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	6812      	ldr	r2, [r2, #0]
 8005ab8:	430b      	orrs	r3, r1
 8005aba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	695a      	ldr	r2, [r3, #20]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	431a      	orrs	r2, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f042 0201 	orr.w	r2, r2, #1
 8005ae6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3710      	adds	r7, #16
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	000186a0 	.word	0x000186a0
 8005b14:	001e847f 	.word	0x001e847f
 8005b18:	003d08ff 	.word	0x003d08ff
 8005b1c:	431bde83 	.word	0x431bde83
 8005b20:	10624dd3 	.word	0x10624dd3

08005b24 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af02      	add	r7, sp, #8
 8005b2a:	60f8      	str	r0, [r7, #12]
 8005b2c:	607a      	str	r2, [r7, #4]
 8005b2e:	461a      	mov	r2, r3
 8005b30:	460b      	mov	r3, r1
 8005b32:	817b      	strh	r3, [r7, #10]
 8005b34:	4613      	mov	r3, r2
 8005b36:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b38:	f7fe ff92 	bl	8004a60 <HAL_GetTick>
 8005b3c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b20      	cmp	r3, #32
 8005b48:	f040 80e0 	bne.w	8005d0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	9300      	str	r3, [sp, #0]
 8005b50:	2319      	movs	r3, #25
 8005b52:	2201      	movs	r2, #1
 8005b54:	4970      	ldr	r1, [pc, #448]	; (8005d18 <HAL_I2C_Master_Transmit+0x1f4>)
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	f000 fc58 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d001      	beq.n	8005b66 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005b62:	2302      	movs	r3, #2
 8005b64:	e0d3      	b.n	8005d0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d101      	bne.n	8005b74 <HAL_I2C_Master_Transmit+0x50>
 8005b70:	2302      	movs	r3, #2
 8005b72:	e0cc      	b.n	8005d0e <HAL_I2C_Master_Transmit+0x1ea>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f003 0301 	and.w	r3, r3, #1
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d007      	beq.n	8005b9a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f042 0201 	orr.w	r2, r2, #1
 8005b98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ba8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2221      	movs	r2, #33	; 0x21
 8005bae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2210      	movs	r2, #16
 8005bb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	893a      	ldrh	r2, [r7, #8]
 8005bca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bd0:	b29a      	uxth	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	4a50      	ldr	r2, [pc, #320]	; (8005d1c <HAL_I2C_Master_Transmit+0x1f8>)
 8005bda:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005bdc:	8979      	ldrh	r1, [r7, #10]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	6a3a      	ldr	r2, [r7, #32]
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f000 fac2 	bl	800616c <I2C_MasterRequestWrite>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d001      	beq.n	8005bf2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e08d      	b.n	8005d0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	613b      	str	r3, [r7, #16]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	699b      	ldr	r3, [r3, #24]
 8005c04:	613b      	str	r3, [r7, #16]
 8005c06:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005c08:	e066      	b.n	8005cd8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	6a39      	ldr	r1, [r7, #32]
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	f000 fcd2 	bl	80065b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00d      	beq.n	8005c36 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1e:	2b04      	cmp	r3, #4
 8005c20:	d107      	bne.n	8005c32 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e06b      	b.n	8005d0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3a:	781a      	ldrb	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c46:	1c5a      	adds	r2, r3, #1
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	3b01      	subs	r3, #1
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b29a      	uxth	r2, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	f003 0304 	and.w	r3, r3, #4
 8005c70:	2b04      	cmp	r3, #4
 8005c72:	d11b      	bne.n	8005cac <HAL_I2C_Master_Transmit+0x188>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d017      	beq.n	8005cac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c80:	781a      	ldrb	r2, [r3, #0]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8c:	1c5a      	adds	r2, r3, #1
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	3b01      	subs	r3, #1
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	b29a      	uxth	r2, r3
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	6a39      	ldr	r1, [r7, #32]
 8005cb0:	68f8      	ldr	r0, [r7, #12]
 8005cb2:	f000 fcc2 	bl	800663a <I2C_WaitOnBTFFlagUntilTimeout>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d00d      	beq.n	8005cd8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc0:	2b04      	cmp	r3, #4
 8005cc2:	d107      	bne.n	8005cd4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cd2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	e01a      	b.n	8005d0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d194      	bne.n	8005c0a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2200      	movs	r2, #0
 8005d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	e000      	b.n	8005d0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005d0c:	2302      	movs	r3, #2
  }
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3718      	adds	r7, #24
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	00100002 	.word	0x00100002
 8005d1c:	ffff0000 	.word	0xffff0000

08005d20 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b08c      	sub	sp, #48	; 0x30
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	607a      	str	r2, [r7, #4]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	817b      	strh	r3, [r7, #10]
 8005d30:	4613      	mov	r3, r2
 8005d32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d34:	f7fe fe94 	bl	8004a60 <HAL_GetTick>
 8005d38:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	f040 820b 	bne.w	800615e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	2319      	movs	r3, #25
 8005d4e:	2201      	movs	r2, #1
 8005d50:	497c      	ldr	r1, [pc, #496]	; (8005f44 <HAL_I2C_Master_Receive+0x224>)
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 fb5a 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d001      	beq.n	8005d62 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e1fe      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d101      	bne.n	8005d70 <HAL_I2C_Master_Receive+0x50>
 8005d6c:	2302      	movs	r3, #2
 8005d6e:	e1f7      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d007      	beq.n	8005d96 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f042 0201 	orr.w	r2, r2, #1
 8005d94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005da4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2222      	movs	r2, #34	; 0x22
 8005daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2210      	movs	r2, #16
 8005db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	893a      	ldrh	r2, [r7, #8]
 8005dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	4a5c      	ldr	r2, [pc, #368]	; (8005f48 <HAL_I2C_Master_Receive+0x228>)
 8005dd6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005dd8:	8979      	ldrh	r1, [r7, #10]
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ddc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dde:	68f8      	ldr	r0, [r7, #12]
 8005de0:	f000 fa46 	bl	8006270 <I2C_MasterRequestRead>
 8005de4:	4603      	mov	r3, r0
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d001      	beq.n	8005dee <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e1b8      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d113      	bne.n	8005e1e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005df6:	2300      	movs	r3, #0
 8005df8:	623b      	str	r3, [r7, #32]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	623b      	str	r3, [r7, #32]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	623b      	str	r3, [r7, #32]
 8005e0a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e1a:	601a      	str	r2, [r3, #0]
 8005e1c:	e18c      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d11b      	bne.n	8005e5e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e36:	2300      	movs	r3, #0
 8005e38:	61fb      	str	r3, [r7, #28]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	695b      	ldr	r3, [r3, #20]
 8005e40:	61fb      	str	r3, [r7, #28]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	61fb      	str	r3, [r7, #28]
 8005e4a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e5a:	601a      	str	r2, [r3, #0]
 8005e5c:	e16c      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d11b      	bne.n	8005e9e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e74:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e86:	2300      	movs	r3, #0
 8005e88:	61bb      	str	r3, [r7, #24]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	61bb      	str	r3, [r7, #24]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	e14c      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005eac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eae:	2300      	movs	r3, #0
 8005eb0:	617b      	str	r3, [r7, #20]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	695b      	ldr	r3, [r3, #20]
 8005eb8:	617b      	str	r3, [r7, #20]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	617b      	str	r3, [r7, #20]
 8005ec2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005ec4:	e138      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eca:	2b03      	cmp	r3, #3
 8005ecc:	f200 80f1 	bhi.w	80060b2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	d123      	bne.n	8005f20 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ed8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 fbed 	bl	80066bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d001      	beq.n	8005eec <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e139      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691a      	ldr	r2, [r3, #16]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef6:	b2d2      	uxtb	r2, r2
 8005ef8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	1c5a      	adds	r2, r3, #1
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f08:	3b01      	subs	r3, #1
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f1e:	e10b      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f24:	2b02      	cmp	r3, #2
 8005f26:	d14e      	bne.n	8005fc6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4906      	ldr	r1, [pc, #24]	; (8005f4c <HAL_I2C_Master_Receive+0x22c>)
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 fa6a 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d008      	beq.n	8005f50 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e10e      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
 8005f42:	bf00      	nop
 8005f44:	00100002 	.word	0x00100002
 8005f48:	ffff0000 	.word	0xffff0000
 8005f4c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6a:	b2d2      	uxtb	r2, r2
 8005f6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	1c5a      	adds	r2, r3, #1
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	b29a      	uxth	r2, r3
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	691a      	ldr	r2, [r3, #16]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9c:	b2d2      	uxtb	r2, r2
 8005f9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa4:	1c5a      	adds	r2, r3, #1
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005fc4:	e0b8      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fcc:	2200      	movs	r2, #0
 8005fce:	4966      	ldr	r1, [pc, #408]	; (8006168 <HAL_I2C_Master_Receive+0x448>)
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f000 fa1b 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e0bf      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	691a      	ldr	r2, [r3, #16]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ffa:	b2d2      	uxtb	r2, r2
 8005ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006018:	b29b      	uxth	r3, r3
 800601a:	3b01      	subs	r3, #1
 800601c:	b29a      	uxth	r2, r3
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006028:	2200      	movs	r2, #0
 800602a:	494f      	ldr	r1, [pc, #316]	; (8006168 <HAL_I2C_Master_Receive+0x448>)
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f000 f9ed 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d001      	beq.n	800603c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e091      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800604a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	691a      	ldr	r2, [r3, #16]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006056:	b2d2      	uxtb	r2, r2
 8006058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	1c5a      	adds	r2, r3, #1
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006068:	3b01      	subs	r3, #1
 800606a:	b29a      	uxth	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006074:	b29b      	uxth	r3, r3
 8006076:	3b01      	subs	r3, #1
 8006078:	b29a      	uxth	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	691a      	ldr	r2, [r3, #16]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	b2d2      	uxtb	r2, r2
 800608a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800609a:	3b01      	subs	r3, #1
 800609c:	b29a      	uxth	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3b01      	subs	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060b0:	e042      	b.n	8006138 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80060b6:	68f8      	ldr	r0, [r7, #12]
 80060b8:	f000 fb00 	bl	80066bc <I2C_WaitOnRXNEFlagUntilTimeout>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e04c      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	691a      	ldr	r2, [r3, #16]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d0:	b2d2      	uxtb	r2, r2
 80060d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d8:	1c5a      	adds	r2, r3, #1
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060e2:	3b01      	subs	r3, #1
 80060e4:	b29a      	uxth	r2, r3
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	3b01      	subs	r3, #1
 80060f2:	b29a      	uxth	r2, r3
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	f003 0304 	and.w	r3, r3, #4
 8006102:	2b04      	cmp	r3, #4
 8006104:	d118      	bne.n	8006138 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	691a      	ldr	r2, [r3, #16]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006110:	b2d2      	uxtb	r2, r2
 8006112:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006118:	1c5a      	adds	r2, r3, #1
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800612e:	b29b      	uxth	r3, r3
 8006130:	3b01      	subs	r3, #1
 8006132:	b29a      	uxth	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800613c:	2b00      	cmp	r3, #0
 800613e:	f47f aec2 	bne.w	8005ec6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2220      	movs	r2, #32
 8006146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800615a:	2300      	movs	r3, #0
 800615c:	e000      	b.n	8006160 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800615e:	2302      	movs	r3, #2
  }
}
 8006160:	4618      	mov	r0, r3
 8006162:	3728      	adds	r7, #40	; 0x28
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	00010004 	.word	0x00010004

0800616c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b088      	sub	sp, #32
 8006170:	af02      	add	r7, sp, #8
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	607a      	str	r2, [r7, #4]
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	460b      	mov	r3, r1
 800617a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006180:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	2b08      	cmp	r3, #8
 8006186:	d006      	beq.n	8006196 <I2C_MasterRequestWrite+0x2a>
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	2b01      	cmp	r3, #1
 800618c:	d003      	beq.n	8006196 <I2C_MasterRequestWrite+0x2a>
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006194:	d108      	bne.n	80061a8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061a4:	601a      	str	r2, [r3, #0]
 80061a6:	e00b      	b.n	80061c0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ac:	2b12      	cmp	r3, #18
 80061ae:	d107      	bne.n	80061c0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f000 f91d 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 80061d2:	4603      	mov	r3, r0
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d00d      	beq.n	80061f4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061e6:	d103      	bne.n	80061f0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80061f0:	2303      	movs	r3, #3
 80061f2:	e035      	b.n	8006260 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061fc:	d108      	bne.n	8006210 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061fe:	897b      	ldrh	r3, [r7, #10]
 8006200:	b2db      	uxtb	r3, r3
 8006202:	461a      	mov	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800620c:	611a      	str	r2, [r3, #16]
 800620e:	e01b      	b.n	8006248 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006210:	897b      	ldrh	r3, [r7, #10]
 8006212:	11db      	asrs	r3, r3, #7
 8006214:	b2db      	uxtb	r3, r3
 8006216:	f003 0306 	and.w	r3, r3, #6
 800621a:	b2db      	uxtb	r3, r3
 800621c:	f063 030f 	orn	r3, r3, #15
 8006220:	b2da      	uxtb	r2, r3
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	490e      	ldr	r1, [pc, #56]	; (8006268 <I2C_MasterRequestWrite+0xfc>)
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 f943 	bl	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e010      	b.n	8006260 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800623e:	897b      	ldrh	r3, [r7, #10]
 8006240:	b2da      	uxtb	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	4907      	ldr	r1, [pc, #28]	; (800626c <I2C_MasterRequestWrite+0x100>)
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 f933 	bl	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d001      	beq.n	800625e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	e000      	b.n	8006260 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3718      	adds	r7, #24
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}
 8006268:	00010008 	.word	0x00010008
 800626c:	00010002 	.word	0x00010002

08006270 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b088      	sub	sp, #32
 8006274:	af02      	add	r7, sp, #8
 8006276:	60f8      	str	r0, [r7, #12]
 8006278:	607a      	str	r2, [r7, #4]
 800627a:	603b      	str	r3, [r7, #0]
 800627c:	460b      	mov	r3, r1
 800627e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006284:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006294:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	2b08      	cmp	r3, #8
 800629a:	d006      	beq.n	80062aa <I2C_MasterRequestRead+0x3a>
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	2b01      	cmp	r3, #1
 80062a0:	d003      	beq.n	80062aa <I2C_MasterRequestRead+0x3a>
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80062a8:	d108      	bne.n	80062bc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062b8:	601a      	str	r2, [r3, #0]
 80062ba:	e00b      	b.n	80062d4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c0:	2b11      	cmp	r3, #17
 80062c2:	d107      	bne.n	80062d4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	9300      	str	r3, [sp, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062e0:	68f8      	ldr	r0, [r7, #12]
 80062e2:	f000 f893 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 80062e6:	4603      	mov	r3, r0
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00d      	beq.n	8006308 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062fa:	d103      	bne.n	8006304 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006302:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e079      	b.n	80063fc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006310:	d108      	bne.n	8006324 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006312:	897b      	ldrh	r3, [r7, #10]
 8006314:	b2db      	uxtb	r3, r3
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	b2da      	uxtb	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	611a      	str	r2, [r3, #16]
 8006322:	e05f      	b.n	80063e4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006324:	897b      	ldrh	r3, [r7, #10]
 8006326:	11db      	asrs	r3, r3, #7
 8006328:	b2db      	uxtb	r3, r3
 800632a:	f003 0306 	and.w	r3, r3, #6
 800632e:	b2db      	uxtb	r3, r3
 8006330:	f063 030f 	orn	r3, r3, #15
 8006334:	b2da      	uxtb	r2, r3
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	4930      	ldr	r1, [pc, #192]	; (8006404 <I2C_MasterRequestRead+0x194>)
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f000 f8b9 	bl	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e054      	b.n	80063fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006352:	897b      	ldrh	r3, [r7, #10]
 8006354:	b2da      	uxtb	r2, r3
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	4929      	ldr	r1, [pc, #164]	; (8006408 <I2C_MasterRequestRead+0x198>)
 8006362:	68f8      	ldr	r0, [r7, #12]
 8006364:	f000 f8a9 	bl	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d001      	beq.n	8006372 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800636e:	2301      	movs	r3, #1
 8006370:	e044      	b.n	80063fc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006372:	2300      	movs	r3, #0
 8006374:	613b      	str	r3, [r7, #16]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	695b      	ldr	r3, [r3, #20]
 800637c:	613b      	str	r3, [r7, #16]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	613b      	str	r3, [r7, #16]
 8006386:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006396:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	9300      	str	r3, [sp, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063a4:	68f8      	ldr	r0, [r7, #12]
 80063a6:	f000 f831 	bl	800640c <I2C_WaitOnFlagUntilTimeout>
 80063aa:	4603      	mov	r3, r0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00d      	beq.n	80063cc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063be:	d103      	bne.n	80063c8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063c6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80063c8:	2303      	movs	r3, #3
 80063ca:	e017      	b.n	80063fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80063cc:	897b      	ldrh	r3, [r7, #10]
 80063ce:	11db      	asrs	r3, r3, #7
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	f003 0306 	and.w	r3, r3, #6
 80063d6:	b2db      	uxtb	r3, r3
 80063d8:	f063 030e 	orn	r3, r3, #14
 80063dc:	b2da      	uxtb	r2, r3
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	4907      	ldr	r1, [pc, #28]	; (8006408 <I2C_MasterRequestRead+0x198>)
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 f865 	bl	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e000      	b.n	80063fc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80063fa:	2300      	movs	r3, #0
}
 80063fc:	4618      	mov	r0, r3
 80063fe:	3718      	adds	r7, #24
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	00010008 	.word	0x00010008
 8006408:	00010002 	.word	0x00010002

0800640c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	603b      	str	r3, [r7, #0]
 8006418:	4613      	mov	r3, r2
 800641a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800641c:	e025      	b.n	800646a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006424:	d021      	beq.n	800646a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006426:	f7fe fb1b 	bl	8004a60 <HAL_GetTick>
 800642a:	4602      	mov	r2, r0
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	429a      	cmp	r2, r3
 8006434:	d302      	bcc.n	800643c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d116      	bne.n	800646a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2220      	movs	r2, #32
 8006446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006456:	f043 0220 	orr.w	r2, r3, #32
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e023      	b.n	80064b2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	0c1b      	lsrs	r3, r3, #16
 800646e:	b2db      	uxtb	r3, r3
 8006470:	2b01      	cmp	r3, #1
 8006472:	d10d      	bne.n	8006490 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	43da      	mvns	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	4013      	ands	r3, r2
 8006480:	b29b      	uxth	r3, r3
 8006482:	2b00      	cmp	r3, #0
 8006484:	bf0c      	ite	eq
 8006486:	2301      	moveq	r3, #1
 8006488:	2300      	movne	r3, #0
 800648a:	b2db      	uxtb	r3, r3
 800648c:	461a      	mov	r2, r3
 800648e:	e00c      	b.n	80064aa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	43da      	mvns	r2, r3
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4013      	ands	r3, r2
 800649c:	b29b      	uxth	r3, r3
 800649e:	2b00      	cmp	r3, #0
 80064a0:	bf0c      	ite	eq
 80064a2:	2301      	moveq	r3, #1
 80064a4:	2300      	movne	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	461a      	mov	r2, r3
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d0b6      	beq.n	800641e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	60f8      	str	r0, [r7, #12]
 80064c2:	60b9      	str	r1, [r7, #8]
 80064c4:	607a      	str	r2, [r7, #4]
 80064c6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064c8:	e051      	b.n	800656e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064d8:	d123      	bne.n	8006522 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064f2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2220      	movs	r2, #32
 80064fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650e:	f043 0204 	orr.w	r2, r3, #4
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e046      	b.n	80065b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006528:	d021      	beq.n	800656e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800652a:	f7fe fa99 	bl	8004a60 <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	429a      	cmp	r2, r3
 8006538:	d302      	bcc.n	8006540 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d116      	bne.n	800656e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2220      	movs	r2, #32
 800654a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	f043 0220 	orr.w	r2, r3, #32
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e020      	b.n	80065b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	0c1b      	lsrs	r3, r3, #16
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b01      	cmp	r3, #1
 8006576:	d10c      	bne.n	8006592 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	43da      	mvns	r2, r3
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	4013      	ands	r3, r2
 8006584:	b29b      	uxth	r3, r3
 8006586:	2b00      	cmp	r3, #0
 8006588:	bf14      	ite	ne
 800658a:	2301      	movne	r3, #1
 800658c:	2300      	moveq	r3, #0
 800658e:	b2db      	uxtb	r3, r3
 8006590:	e00b      	b.n	80065aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	699b      	ldr	r3, [r3, #24]
 8006598:	43da      	mvns	r2, r3
 800659a:	68bb      	ldr	r3, [r7, #8]
 800659c:	4013      	ands	r3, r2
 800659e:	b29b      	uxth	r3, r3
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	bf14      	ite	ne
 80065a4:	2301      	movne	r3, #1
 80065a6:	2300      	moveq	r3, #0
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d18d      	bne.n	80064ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80065ae:	2300      	movs	r3, #0
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065c4:	e02d      	b.n	8006622 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	f000 f8ce 	bl	8006768 <I2C_IsAcknowledgeFailed>
 80065cc:	4603      	mov	r3, r0
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d001      	beq.n	80065d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e02d      	b.n	8006632 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065dc:	d021      	beq.n	8006622 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065de:	f7fe fa3f 	bl	8004a60 <HAL_GetTick>
 80065e2:	4602      	mov	r2, r0
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	68ba      	ldr	r2, [r7, #8]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d302      	bcc.n	80065f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d116      	bne.n	8006622 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2200      	movs	r2, #0
 80065f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	f043 0220 	orr.w	r2, r3, #32
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e007      	b.n	8006632 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	695b      	ldr	r3, [r3, #20]
 8006628:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662c:	2b80      	cmp	r3, #128	; 0x80
 800662e:	d1ca      	bne.n	80065c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}

0800663a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800663a:	b580      	push	{r7, lr}
 800663c:	b084      	sub	sp, #16
 800663e:	af00      	add	r7, sp, #0
 8006640:	60f8      	str	r0, [r7, #12]
 8006642:	60b9      	str	r1, [r7, #8]
 8006644:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006646:	e02d      	b.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 f88d 	bl	8006768 <I2C_IsAcknowledgeFailed>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d001      	beq.n	8006658 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e02d      	b.n	80066b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665e:	d021      	beq.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006660:	f7fe f9fe 	bl	8004a60 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	68ba      	ldr	r2, [r7, #8]
 800666c:	429a      	cmp	r2, r3
 800666e:	d302      	bcc.n	8006676 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d116      	bne.n	80066a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2200      	movs	r2, #0
 800667a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2220      	movs	r2, #32
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	f043 0220 	orr.w	r2, r3, #32
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e007      	b.n	80066b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	f003 0304 	and.w	r3, r3, #4
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d1ca      	bne.n	8006648 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3710      	adds	r7, #16
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066c8:	e042      	b.n	8006750 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	f003 0310 	and.w	r3, r3, #16
 80066d4:	2b10      	cmp	r3, #16
 80066d6:	d119      	bne.n	800670c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f06f 0210 	mvn.w	r2, #16
 80066e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e029      	b.n	8006760 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800670c:	f7fe f9a8 	bl	8004a60 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	429a      	cmp	r2, r3
 800671a:	d302      	bcc.n	8006722 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d116      	bne.n	8006750 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2220      	movs	r2, #32
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673c:	f043 0220 	orr.w	r2, r3, #32
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e007      	b.n	8006760 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800675a:	2b40      	cmp	r3, #64	; 0x40
 800675c:	d1b5      	bne.n	80066ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800677a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800677e:	d11b      	bne.n	80067b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006788:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2220      	movs	r2, #32
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067a4:	f043 0204 	orr.w	r2, r3, #4
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e000      	b.n	80067ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	370c      	adds	r7, #12
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
	...

080067c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b086      	sub	sp, #24
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d101      	bne.n	80067da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e267      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f003 0301 	and.w	r3, r3, #1
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d075      	beq.n	80068d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067e6:	4b88      	ldr	r3, [pc, #544]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f003 030c 	and.w	r3, r3, #12
 80067ee:	2b04      	cmp	r3, #4
 80067f0:	d00c      	beq.n	800680c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067f2:	4b85      	ldr	r3, [pc, #532]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80067fa:	2b08      	cmp	r3, #8
 80067fc:	d112      	bne.n	8006824 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80067fe:	4b82      	ldr	r3, [pc, #520]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006800:	685b      	ldr	r3, [r3, #4]
 8006802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006806:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800680a:	d10b      	bne.n	8006824 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800680c:	4b7e      	ldr	r3, [pc, #504]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006814:	2b00      	cmp	r3, #0
 8006816:	d05b      	beq.n	80068d0 <HAL_RCC_OscConfig+0x108>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d157      	bne.n	80068d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e242      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800682c:	d106      	bne.n	800683c <HAL_RCC_OscConfig+0x74>
 800682e:	4b76      	ldr	r3, [pc, #472]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a75      	ldr	r2, [pc, #468]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	e01d      	b.n	8006878 <HAL_RCC_OscConfig+0xb0>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006844:	d10c      	bne.n	8006860 <HAL_RCC_OscConfig+0x98>
 8006846:	4b70      	ldr	r3, [pc, #448]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a6f      	ldr	r2, [pc, #444]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800684c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	4b6d      	ldr	r3, [pc, #436]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a6c      	ldr	r2, [pc, #432]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	e00b      	b.n	8006878 <HAL_RCC_OscConfig+0xb0>
 8006860:	4b69      	ldr	r3, [pc, #420]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a68      	ldr	r2, [pc, #416]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800686a:	6013      	str	r3, [r2, #0]
 800686c:	4b66      	ldr	r3, [pc, #408]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a65      	ldr	r2, [pc, #404]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d013      	beq.n	80068a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006880:	f7fe f8ee 	bl	8004a60 <HAL_GetTick>
 8006884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006886:	e008      	b.n	800689a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006888:	f7fe f8ea 	bl	8004a60 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b64      	cmp	r3, #100	; 0x64
 8006894:	d901      	bls.n	800689a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e207      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800689a:	4b5b      	ldr	r3, [pc, #364]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d0f0      	beq.n	8006888 <HAL_RCC_OscConfig+0xc0>
 80068a6:	e014      	b.n	80068d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068a8:	f7fe f8da 	bl	8004a60 <HAL_GetTick>
 80068ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ae:	e008      	b.n	80068c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068b0:	f7fe f8d6 	bl	8004a60 <HAL_GetTick>
 80068b4:	4602      	mov	r2, r0
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	2b64      	cmp	r3, #100	; 0x64
 80068bc:	d901      	bls.n	80068c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e1f3      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068c2:	4b51      	ldr	r3, [pc, #324]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1f0      	bne.n	80068b0 <HAL_RCC_OscConfig+0xe8>
 80068ce:	e000      	b.n	80068d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d063      	beq.n	80069a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068de:	4b4a      	ldr	r3, [pc, #296]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 030c 	and.w	r3, r3, #12
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d00b      	beq.n	8006902 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068ea:	4b47      	ldr	r3, [pc, #284]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80068f2:	2b08      	cmp	r3, #8
 80068f4:	d11c      	bne.n	8006930 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80068f6:	4b44      	ldr	r3, [pc, #272]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d116      	bne.n	8006930 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006902:	4b41      	ldr	r3, [pc, #260]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d005      	beq.n	800691a <HAL_RCC_OscConfig+0x152>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	2b01      	cmp	r3, #1
 8006914:	d001      	beq.n	800691a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e1c7      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800691a:	4b3b      	ldr	r3, [pc, #236]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	00db      	lsls	r3, r3, #3
 8006928:	4937      	ldr	r1, [pc, #220]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800692a:	4313      	orrs	r3, r2
 800692c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800692e:	e03a      	b.n	80069a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d020      	beq.n	800697a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006938:	4b34      	ldr	r3, [pc, #208]	; (8006a0c <HAL_RCC_OscConfig+0x244>)
 800693a:	2201      	movs	r2, #1
 800693c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800693e:	f7fe f88f 	bl	8004a60 <HAL_GetTick>
 8006942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006944:	e008      	b.n	8006958 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006946:	f7fe f88b 	bl	8004a60 <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	2b02      	cmp	r3, #2
 8006952:	d901      	bls.n	8006958 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006954:	2303      	movs	r3, #3
 8006956:	e1a8      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006958:	4b2b      	ldr	r3, [pc, #172]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0302 	and.w	r3, r3, #2
 8006960:	2b00      	cmp	r3, #0
 8006962:	d0f0      	beq.n	8006946 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006964:	4b28      	ldr	r3, [pc, #160]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	00db      	lsls	r3, r3, #3
 8006972:	4925      	ldr	r1, [pc, #148]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 8006974:	4313      	orrs	r3, r2
 8006976:	600b      	str	r3, [r1, #0]
 8006978:	e015      	b.n	80069a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800697a:	4b24      	ldr	r3, [pc, #144]	; (8006a0c <HAL_RCC_OscConfig+0x244>)
 800697c:	2200      	movs	r2, #0
 800697e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006980:	f7fe f86e 	bl	8004a60 <HAL_GetTick>
 8006984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006986:	e008      	b.n	800699a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006988:	f7fe f86a 	bl	8004a60 <HAL_GetTick>
 800698c:	4602      	mov	r2, r0
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	1ad3      	subs	r3, r2, r3
 8006992:	2b02      	cmp	r3, #2
 8006994:	d901      	bls.n	800699a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e187      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800699a:	4b1b      	ldr	r3, [pc, #108]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1f0      	bne.n	8006988 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f003 0308 	and.w	r3, r3, #8
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d036      	beq.n	8006a20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	695b      	ldr	r3, [r3, #20]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d016      	beq.n	80069e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069ba:	4b15      	ldr	r3, [pc, #84]	; (8006a10 <HAL_RCC_OscConfig+0x248>)
 80069bc:	2201      	movs	r2, #1
 80069be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069c0:	f7fe f84e 	bl	8004a60 <HAL_GetTick>
 80069c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069c6:	e008      	b.n	80069da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069c8:	f7fe f84a 	bl	8004a60 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d901      	bls.n	80069da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e167      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069da:	4b0b      	ldr	r3, [pc, #44]	; (8006a08 <HAL_RCC_OscConfig+0x240>)
 80069dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069de:	f003 0302 	and.w	r3, r3, #2
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d0f0      	beq.n	80069c8 <HAL_RCC_OscConfig+0x200>
 80069e6:	e01b      	b.n	8006a20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80069e8:	4b09      	ldr	r3, [pc, #36]	; (8006a10 <HAL_RCC_OscConfig+0x248>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069ee:	f7fe f837 	bl	8004a60 <HAL_GetTick>
 80069f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069f4:	e00e      	b.n	8006a14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069f6:	f7fe f833 	bl	8004a60 <HAL_GetTick>
 80069fa:	4602      	mov	r2, r0
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	1ad3      	subs	r3, r2, r3
 8006a00:	2b02      	cmp	r3, #2
 8006a02:	d907      	bls.n	8006a14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e150      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	42470000 	.word	0x42470000
 8006a10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a14:	4b88      	ldr	r3, [pc, #544]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a18:	f003 0302 	and.w	r3, r3, #2
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1ea      	bne.n	80069f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0304 	and.w	r3, r3, #4
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	f000 8097 	beq.w	8006b5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a32:	4b81      	ldr	r3, [pc, #516]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10f      	bne.n	8006a5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60bb      	str	r3, [r7, #8]
 8006a42:	4b7d      	ldr	r3, [pc, #500]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a46:	4a7c      	ldr	r2, [pc, #496]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8006a4e:	4b7a      	ldr	r3, [pc, #488]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a56:	60bb      	str	r3, [r7, #8]
 8006a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a5e:	4b77      	ldr	r3, [pc, #476]	; (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d118      	bne.n	8006a9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a6a:	4b74      	ldr	r3, [pc, #464]	; (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a73      	ldr	r2, [pc, #460]	; (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a76:	f7fd fff3 	bl	8004a60 <HAL_GetTick>
 8006a7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a7c:	e008      	b.n	8006a90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a7e:	f7fd ffef 	bl	8004a60 <HAL_GetTick>
 8006a82:	4602      	mov	r2, r0
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d901      	bls.n	8006a90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e10c      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a90:	4b6a      	ldr	r3, [pc, #424]	; (8006c3c <HAL_RCC_OscConfig+0x474>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d0f0      	beq.n	8006a7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d106      	bne.n	8006ab2 <HAL_RCC_OscConfig+0x2ea>
 8006aa4:	4b64      	ldr	r3, [pc, #400]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aa8:	4a63      	ldr	r2, [pc, #396]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006aaa:	f043 0301 	orr.w	r3, r3, #1
 8006aae:	6713      	str	r3, [r2, #112]	; 0x70
 8006ab0:	e01c      	b.n	8006aec <HAL_RCC_OscConfig+0x324>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	2b05      	cmp	r3, #5
 8006ab8:	d10c      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x30c>
 8006aba:	4b5f      	ldr	r3, [pc, #380]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006abe:	4a5e      	ldr	r2, [pc, #376]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ac0:	f043 0304 	orr.w	r3, r3, #4
 8006ac4:	6713      	str	r3, [r2, #112]	; 0x70
 8006ac6:	4b5c      	ldr	r3, [pc, #368]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006aca:	4a5b      	ldr	r2, [pc, #364]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006acc:	f043 0301 	orr.w	r3, r3, #1
 8006ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8006ad2:	e00b      	b.n	8006aec <HAL_RCC_OscConfig+0x324>
 8006ad4:	4b58      	ldr	r3, [pc, #352]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ad8:	4a57      	ldr	r2, [pc, #348]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ada:	f023 0301 	bic.w	r3, r3, #1
 8006ade:	6713      	str	r3, [r2, #112]	; 0x70
 8006ae0:	4b55      	ldr	r3, [pc, #340]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ae4:	4a54      	ldr	r2, [pc, #336]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006ae6:	f023 0304 	bic.w	r3, r3, #4
 8006aea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d015      	beq.n	8006b20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af4:	f7fd ffb4 	bl	8004a60 <HAL_GetTick>
 8006af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006afa:	e00a      	b.n	8006b12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006afc:	f7fd ffb0 	bl	8004a60 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d901      	bls.n	8006b12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006b0e:	2303      	movs	r3, #3
 8006b10:	e0cb      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b12:	4b49      	ldr	r3, [pc, #292]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0ee      	beq.n	8006afc <HAL_RCC_OscConfig+0x334>
 8006b1e:	e014      	b.n	8006b4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b20:	f7fd ff9e 	bl	8004a60 <HAL_GetTick>
 8006b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b26:	e00a      	b.n	8006b3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006b28:	f7fd ff9a 	bl	8004a60 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e0b5      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b3e:	4b3e      	ldr	r3, [pc, #248]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b42:	f003 0302 	and.w	r3, r3, #2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d1ee      	bne.n	8006b28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b4a:	7dfb      	ldrb	r3, [r7, #23]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d105      	bne.n	8006b5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b50:	4b39      	ldr	r3, [pc, #228]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b54:	4a38      	ldr	r2, [pc, #224]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	f000 80a1 	beq.w	8006ca8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b66:	4b34      	ldr	r3, [pc, #208]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f003 030c 	and.w	r3, r3, #12
 8006b6e:	2b08      	cmp	r3, #8
 8006b70:	d05c      	beq.n	8006c2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	2b02      	cmp	r3, #2
 8006b78:	d141      	bne.n	8006bfe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b7a:	4b31      	ldr	r3, [pc, #196]	; (8006c40 <HAL_RCC_OscConfig+0x478>)
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b80:	f7fd ff6e 	bl	8004a60 <HAL_GetTick>
 8006b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b86:	e008      	b.n	8006b9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b88:	f7fd ff6a 	bl	8004a60 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d901      	bls.n	8006b9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b96:	2303      	movs	r3, #3
 8006b98:	e087      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b9a:	4b27      	ldr	r3, [pc, #156]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1f0      	bne.n	8006b88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	69da      	ldr	r2, [r3, #28]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	431a      	orrs	r2, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb4:	019b      	lsls	r3, r3, #6
 8006bb6:	431a      	orrs	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bbc:	085b      	lsrs	r3, r3, #1
 8006bbe:	3b01      	subs	r3, #1
 8006bc0:	041b      	lsls	r3, r3, #16
 8006bc2:	431a      	orrs	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc8:	061b      	lsls	r3, r3, #24
 8006bca:	491b      	ldr	r1, [pc, #108]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006bd0:	4b1b      	ldr	r3, [pc, #108]	; (8006c40 <HAL_RCC_OscConfig+0x478>)
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bd6:	f7fd ff43 	bl	8004a60 <HAL_GetTick>
 8006bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bdc:	e008      	b.n	8006bf0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006bde:	f7fd ff3f 	bl	8004a60 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	d901      	bls.n	8006bf0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e05c      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf0:	4b11      	ldr	r3, [pc, #68]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d0f0      	beq.n	8006bde <HAL_RCC_OscConfig+0x416>
 8006bfc:	e054      	b.n	8006ca8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bfe:	4b10      	ldr	r3, [pc, #64]	; (8006c40 <HAL_RCC_OscConfig+0x478>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c04:	f7fd ff2c 	bl	8004a60 <HAL_GetTick>
 8006c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c0a:	e008      	b.n	8006c1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c0c:	f7fd ff28 	bl	8004a60 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	2b02      	cmp	r3, #2
 8006c18:	d901      	bls.n	8006c1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e045      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c1e:	4b06      	ldr	r3, [pc, #24]	; (8006c38 <HAL_RCC_OscConfig+0x470>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d1f0      	bne.n	8006c0c <HAL_RCC_OscConfig+0x444>
 8006c2a:	e03d      	b.n	8006ca8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	699b      	ldr	r3, [r3, #24]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d107      	bne.n	8006c44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e038      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
 8006c38:	40023800 	.word	0x40023800
 8006c3c:	40007000 	.word	0x40007000
 8006c40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006c44:	4b1b      	ldr	r3, [pc, #108]	; (8006cb4 <HAL_RCC_OscConfig+0x4ec>)
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d028      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d121      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d11a      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006c74:	4013      	ands	r3, r2
 8006c76:	687a      	ldr	r2, [r7, #4]
 8006c78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006c7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d111      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c8a:	085b      	lsrs	r3, r3, #1
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d107      	bne.n	8006ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d001      	beq.n	8006ca8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	e000      	b.n	8006caa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3718      	adds	r7, #24
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	40023800 	.word	0x40023800

08006cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d101      	bne.n	8006ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e0cc      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ccc:	4b68      	ldr	r3, [pc, #416]	; (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0307 	and.w	r3, r3, #7
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d90c      	bls.n	8006cf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cda:	4b65      	ldr	r3, [pc, #404]	; (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	b2d2      	uxtb	r2, r2
 8006ce0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ce2:	4b63      	ldr	r3, [pc, #396]	; (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0307 	and.w	r3, r3, #7
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d001      	beq.n	8006cf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e0b8      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0302 	and.w	r3, r3, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d020      	beq.n	8006d42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d005      	beq.n	8006d18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d0c:	4b59      	ldr	r3, [pc, #356]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	4a58      	ldr	r2, [pc, #352]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006d16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0308 	and.w	r3, r3, #8
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d005      	beq.n	8006d30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d24:	4b53      	ldr	r3, [pc, #332]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	4a52      	ldr	r2, [pc, #328]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006d2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d30:	4b50      	ldr	r3, [pc, #320]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	494d      	ldr	r1, [pc, #308]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d044      	beq.n	8006dd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d107      	bne.n	8006d66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d56:	4b47      	ldr	r3, [pc, #284]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d119      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e07f      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	2b02      	cmp	r3, #2
 8006d6c:	d003      	beq.n	8006d76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006d72:	2b03      	cmp	r3, #3
 8006d74:	d107      	bne.n	8006d86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d76:	4b3f      	ldr	r3, [pc, #252]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d109      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e06f      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d86:	4b3b      	ldr	r3, [pc, #236]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d101      	bne.n	8006d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d92:	2301      	movs	r3, #1
 8006d94:	e067      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d96:	4b37      	ldr	r3, [pc, #220]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	f023 0203 	bic.w	r2, r3, #3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	4934      	ldr	r1, [pc, #208]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006da8:	f7fd fe5a 	bl	8004a60 <HAL_GetTick>
 8006dac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dae:	e00a      	b.n	8006dc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006db0:	f7fd fe56 	bl	8004a60 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d901      	bls.n	8006dc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dc2:	2303      	movs	r3, #3
 8006dc4:	e04f      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dc6:	4b2b      	ldr	r3, [pc, #172]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	f003 020c 	and.w	r2, r3, #12
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	685b      	ldr	r3, [r3, #4]
 8006dd2:	009b      	lsls	r3, r3, #2
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d1eb      	bne.n	8006db0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006dd8:	4b25      	ldr	r3, [pc, #148]	; (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 0307 	and.w	r3, r3, #7
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d20c      	bcs.n	8006e00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006de6:	4b22      	ldr	r3, [pc, #136]	; (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006de8:	683a      	ldr	r2, [r7, #0]
 8006dea:	b2d2      	uxtb	r2, r2
 8006dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dee:	4b20      	ldr	r3, [pc, #128]	; (8006e70 <HAL_RCC_ClockConfig+0x1b8>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 0307 	and.w	r3, r3, #7
 8006df6:	683a      	ldr	r2, [r7, #0]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d001      	beq.n	8006e00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e032      	b.n	8006e66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0304 	and.w	r3, r3, #4
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d008      	beq.n	8006e1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e0c:	4b19      	ldr	r3, [pc, #100]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	4916      	ldr	r1, [pc, #88]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0308 	and.w	r3, r3, #8
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d009      	beq.n	8006e3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006e2a:	4b12      	ldr	r3, [pc, #72]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	00db      	lsls	r3, r3, #3
 8006e38:	490e      	ldr	r1, [pc, #56]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e3a:	4313      	orrs	r3, r2
 8006e3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006e3e:	f000 f821 	bl	8006e84 <HAL_RCC_GetSysClockFreq>
 8006e42:	4602      	mov	r2, r0
 8006e44:	4b0b      	ldr	r3, [pc, #44]	; (8006e74 <HAL_RCC_ClockConfig+0x1bc>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	091b      	lsrs	r3, r3, #4
 8006e4a:	f003 030f 	and.w	r3, r3, #15
 8006e4e:	490a      	ldr	r1, [pc, #40]	; (8006e78 <HAL_RCC_ClockConfig+0x1c0>)
 8006e50:	5ccb      	ldrb	r3, [r1, r3]
 8006e52:	fa22 f303 	lsr.w	r3, r2, r3
 8006e56:	4a09      	ldr	r2, [pc, #36]	; (8006e7c <HAL_RCC_ClockConfig+0x1c4>)
 8006e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006e5a:	4b09      	ldr	r3, [pc, #36]	; (8006e80 <HAL_RCC_ClockConfig+0x1c8>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f7fd fdba 	bl	80049d8 <HAL_InitTick>

  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3710      	adds	r7, #16
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	40023c00 	.word	0x40023c00
 8006e74:	40023800 	.word	0x40023800
 8006e78:	0800a96c 	.word	0x0800a96c
 8006e7c:	20000284 	.word	0x20000284
 8006e80:	20000288 	.word	0x20000288

08006e84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e88:	b094      	sub	sp, #80	; 0x50
 8006e8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	647b      	str	r3, [r7, #68]	; 0x44
 8006e90:	2300      	movs	r3, #0
 8006e92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e94:	2300      	movs	r3, #0
 8006e96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e9c:	4b79      	ldr	r3, [pc, #484]	; (8007084 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 030c 	and.w	r3, r3, #12
 8006ea4:	2b08      	cmp	r3, #8
 8006ea6:	d00d      	beq.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x40>
 8006ea8:	2b08      	cmp	r3, #8
 8006eaa:	f200 80e1 	bhi.w	8007070 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d002      	beq.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x34>
 8006eb2:	2b04      	cmp	r3, #4
 8006eb4:	d003      	beq.n	8006ebe <HAL_RCC_GetSysClockFreq+0x3a>
 8006eb6:	e0db      	b.n	8007070 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006eb8:	4b73      	ldr	r3, [pc, #460]	; (8007088 <HAL_RCC_GetSysClockFreq+0x204>)
 8006eba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006ebc:	e0db      	b.n	8007076 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ebe:	4b73      	ldr	r3, [pc, #460]	; (800708c <HAL_RCC_GetSysClockFreq+0x208>)
 8006ec0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006ec2:	e0d8      	b.n	8007076 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ec4:	4b6f      	ldr	r3, [pc, #444]	; (8007084 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ecc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ece:	4b6d      	ldr	r3, [pc, #436]	; (8007084 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d063      	beq.n	8006fa2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eda:	4b6a      	ldr	r3, [pc, #424]	; (8007084 <HAL_RCC_GetSysClockFreq+0x200>)
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	099b      	lsrs	r3, r3, #6
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ee4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eec:	633b      	str	r3, [r7, #48]	; 0x30
 8006eee:	2300      	movs	r3, #0
 8006ef0:	637b      	str	r3, [r7, #52]	; 0x34
 8006ef2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006ef6:	4622      	mov	r2, r4
 8006ef8:	462b      	mov	r3, r5
 8006efa:	f04f 0000 	mov.w	r0, #0
 8006efe:	f04f 0100 	mov.w	r1, #0
 8006f02:	0159      	lsls	r1, r3, #5
 8006f04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f08:	0150      	lsls	r0, r2, #5
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	4621      	mov	r1, r4
 8006f10:	1a51      	subs	r1, r2, r1
 8006f12:	6139      	str	r1, [r7, #16]
 8006f14:	4629      	mov	r1, r5
 8006f16:	eb63 0301 	sbc.w	r3, r3, r1
 8006f1a:	617b      	str	r3, [r7, #20]
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	f04f 0300 	mov.w	r3, #0
 8006f24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f28:	4659      	mov	r1, fp
 8006f2a:	018b      	lsls	r3, r1, #6
 8006f2c:	4651      	mov	r1, sl
 8006f2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f32:	4651      	mov	r1, sl
 8006f34:	018a      	lsls	r2, r1, #6
 8006f36:	4651      	mov	r1, sl
 8006f38:	ebb2 0801 	subs.w	r8, r2, r1
 8006f3c:	4659      	mov	r1, fp
 8006f3e:	eb63 0901 	sbc.w	r9, r3, r1
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f56:	4690      	mov	r8, r2
 8006f58:	4699      	mov	r9, r3
 8006f5a:	4623      	mov	r3, r4
 8006f5c:	eb18 0303 	adds.w	r3, r8, r3
 8006f60:	60bb      	str	r3, [r7, #8]
 8006f62:	462b      	mov	r3, r5
 8006f64:	eb49 0303 	adc.w	r3, r9, r3
 8006f68:	60fb      	str	r3, [r7, #12]
 8006f6a:	f04f 0200 	mov.w	r2, #0
 8006f6e:	f04f 0300 	mov.w	r3, #0
 8006f72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006f76:	4629      	mov	r1, r5
 8006f78:	024b      	lsls	r3, r1, #9
 8006f7a:	4621      	mov	r1, r4
 8006f7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006f80:	4621      	mov	r1, r4
 8006f82:	024a      	lsls	r2, r1, #9
 8006f84:	4610      	mov	r0, r2
 8006f86:	4619      	mov	r1, r3
 8006f88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f94:	f7f9 fddc 	bl	8000b50 <__aeabi_uldivmod>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	4613      	mov	r3, r2
 8006f9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fa0:	e058      	b.n	8007054 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fa2:	4b38      	ldr	r3, [pc, #224]	; (8007084 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	099b      	lsrs	r3, r3, #6
 8006fa8:	2200      	movs	r2, #0
 8006faa:	4618      	mov	r0, r3
 8006fac:	4611      	mov	r1, r2
 8006fae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fb2:	623b      	str	r3, [r7, #32]
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	627b      	str	r3, [r7, #36]	; 0x24
 8006fb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	464b      	mov	r3, r9
 8006fc0:	f04f 0000 	mov.w	r0, #0
 8006fc4:	f04f 0100 	mov.w	r1, #0
 8006fc8:	0159      	lsls	r1, r3, #5
 8006fca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006fce:	0150      	lsls	r0, r2, #5
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	460b      	mov	r3, r1
 8006fd4:	4641      	mov	r1, r8
 8006fd6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006fda:	4649      	mov	r1, r9
 8006fdc:	eb63 0b01 	sbc.w	fp, r3, r1
 8006fe0:	f04f 0200 	mov.w	r2, #0
 8006fe4:	f04f 0300 	mov.w	r3, #0
 8006fe8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006fec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ff0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ff4:	ebb2 040a 	subs.w	r4, r2, sl
 8006ff8:	eb63 050b 	sbc.w	r5, r3, fp
 8006ffc:	f04f 0200 	mov.w	r2, #0
 8007000:	f04f 0300 	mov.w	r3, #0
 8007004:	00eb      	lsls	r3, r5, #3
 8007006:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800700a:	00e2      	lsls	r2, r4, #3
 800700c:	4614      	mov	r4, r2
 800700e:	461d      	mov	r5, r3
 8007010:	4643      	mov	r3, r8
 8007012:	18e3      	adds	r3, r4, r3
 8007014:	603b      	str	r3, [r7, #0]
 8007016:	464b      	mov	r3, r9
 8007018:	eb45 0303 	adc.w	r3, r5, r3
 800701c:	607b      	str	r3, [r7, #4]
 800701e:	f04f 0200 	mov.w	r2, #0
 8007022:	f04f 0300 	mov.w	r3, #0
 8007026:	e9d7 4500 	ldrd	r4, r5, [r7]
 800702a:	4629      	mov	r1, r5
 800702c:	028b      	lsls	r3, r1, #10
 800702e:	4621      	mov	r1, r4
 8007030:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007034:	4621      	mov	r1, r4
 8007036:	028a      	lsls	r2, r1, #10
 8007038:	4610      	mov	r0, r2
 800703a:	4619      	mov	r1, r3
 800703c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800703e:	2200      	movs	r2, #0
 8007040:	61bb      	str	r3, [r7, #24]
 8007042:	61fa      	str	r2, [r7, #28]
 8007044:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007048:	f7f9 fd82 	bl	8000b50 <__aeabi_uldivmod>
 800704c:	4602      	mov	r2, r0
 800704e:	460b      	mov	r3, r1
 8007050:	4613      	mov	r3, r2
 8007052:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007054:	4b0b      	ldr	r3, [pc, #44]	; (8007084 <HAL_RCC_GetSysClockFreq+0x200>)
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	0c1b      	lsrs	r3, r3, #16
 800705a:	f003 0303 	and.w	r3, r3, #3
 800705e:	3301      	adds	r3, #1
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007064:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007066:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007068:	fbb2 f3f3 	udiv	r3, r2, r3
 800706c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800706e:	e002      	b.n	8007076 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007070:	4b05      	ldr	r3, [pc, #20]	; (8007088 <HAL_RCC_GetSysClockFreq+0x204>)
 8007072:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007074:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007076:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007078:	4618      	mov	r0, r3
 800707a:	3750      	adds	r7, #80	; 0x50
 800707c:	46bd      	mov	sp, r7
 800707e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007082:	bf00      	nop
 8007084:	40023800 	.word	0x40023800
 8007088:	00f42400 	.word	0x00f42400
 800708c:	007a1200 	.word	0x007a1200

08007090 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007090:	b480      	push	{r7}
 8007092:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007094:	4b03      	ldr	r3, [pc, #12]	; (80070a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007096:	681b      	ldr	r3, [r3, #0]
}
 8007098:	4618      	mov	r0, r3
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop
 80070a4:	20000284 	.word	0x20000284

080070a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80070ac:	f7ff fff0 	bl	8007090 <HAL_RCC_GetHCLKFreq>
 80070b0:	4602      	mov	r2, r0
 80070b2:	4b05      	ldr	r3, [pc, #20]	; (80070c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	0a9b      	lsrs	r3, r3, #10
 80070b8:	f003 0307 	and.w	r3, r3, #7
 80070bc:	4903      	ldr	r1, [pc, #12]	; (80070cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80070be:	5ccb      	ldrb	r3, [r1, r3]
 80070c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	40023800 	.word	0x40023800
 80070cc:	0800a97c 	.word	0x0800a97c

080070d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80070d4:	f7ff ffdc 	bl	8007090 <HAL_RCC_GetHCLKFreq>
 80070d8:	4602      	mov	r2, r0
 80070da:	4b05      	ldr	r3, [pc, #20]	; (80070f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	0b5b      	lsrs	r3, r3, #13
 80070e0:	f003 0307 	and.w	r3, r3, #7
 80070e4:	4903      	ldr	r1, [pc, #12]	; (80070f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070e6:	5ccb      	ldrb	r3, [r1, r3]
 80070e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	40023800 	.word	0x40023800
 80070f4:	0800a97c 	.word	0x0800a97c

080070f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b082      	sub	sp, #8
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e07b      	b.n	8007202 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710e:	2b00      	cmp	r3, #0
 8007110:	d108      	bne.n	8007124 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	685b      	ldr	r3, [r3, #4]
 8007116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800711a:	d009      	beq.n	8007130 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	61da      	str	r2, [r3, #28]
 8007122:	e005      	b.n	8007130 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2200      	movs	r2, #0
 800712e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2200      	movs	r2, #0
 8007134:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d106      	bne.n	8007150 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f7fd f964 	bl	8004418 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2202      	movs	r2, #2
 8007154:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007166:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007178:	431a      	orrs	r2, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007182:	431a      	orrs	r2, r3
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	691b      	ldr	r3, [r3, #16]
 8007188:	f003 0302 	and.w	r3, r3, #2
 800718c:	431a      	orrs	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	695b      	ldr	r3, [r3, #20]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	431a      	orrs	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	699b      	ldr	r3, [r3, #24]
 800719c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071a0:	431a      	orrs	r2, r3
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	69db      	ldr	r3, [r3, #28]
 80071a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80071aa:	431a      	orrs	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a1b      	ldr	r3, [r3, #32]
 80071b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071b4:	ea42 0103 	orr.w	r1, r2, r3
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	430a      	orrs	r2, r1
 80071c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	699b      	ldr	r3, [r3, #24]
 80071cc:	0c1b      	lsrs	r3, r3, #16
 80071ce:	f003 0104 	and.w	r1, r3, #4
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d6:	f003 0210 	and.w	r2, r3, #16
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	430a      	orrs	r2, r1
 80071e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69da      	ldr	r2, [r3, #28]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2200      	movs	r2, #0
 80071f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3708      	adds	r7, #8
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b08c      	sub	sp, #48	; 0x30
 800720e:	af00      	add	r7, sp, #0
 8007210:	60f8      	str	r0, [r7, #12]
 8007212:	60b9      	str	r1, [r7, #8]
 8007214:	607a      	str	r2, [r7, #4]
 8007216:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007218:	2301      	movs	r3, #1
 800721a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800721c:	2300      	movs	r3, #0
 800721e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007228:	2b01      	cmp	r3, #1
 800722a:	d101      	bne.n	8007230 <HAL_SPI_TransmitReceive+0x26>
 800722c:	2302      	movs	r3, #2
 800722e:	e18a      	b.n	8007546 <HAL_SPI_TransmitReceive+0x33c>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007238:	f7fd fc12 	bl	8004a60 <HAL_GetTick>
 800723c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007244:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800724e:	887b      	ldrh	r3, [r7, #2]
 8007250:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007252:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007256:	2b01      	cmp	r3, #1
 8007258:	d00f      	beq.n	800727a <HAL_SPI_TransmitReceive+0x70>
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007260:	d107      	bne.n	8007272 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d103      	bne.n	8007272 <HAL_SPI_TransmitReceive+0x68>
 800726a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800726e:	2b04      	cmp	r3, #4
 8007270:	d003      	beq.n	800727a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007272:	2302      	movs	r3, #2
 8007274:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007278:	e15b      	b.n	8007532 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d005      	beq.n	800728c <HAL_SPI_TransmitReceive+0x82>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d002      	beq.n	800728c <HAL_SPI_TransmitReceive+0x82>
 8007286:	887b      	ldrh	r3, [r7, #2]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d103      	bne.n	8007294 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800728c:	2301      	movs	r3, #1
 800728e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007292:	e14e      	b.n	8007532 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800729a:	b2db      	uxtb	r3, r3
 800729c:	2b04      	cmp	r3, #4
 800729e:	d003      	beq.n	80072a8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2205      	movs	r2, #5
 80072a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2200      	movs	r2, #0
 80072ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	887a      	ldrh	r2, [r7, #2]
 80072b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	887a      	ldrh	r2, [r7, #2]
 80072be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	887a      	ldrh	r2, [r7, #2]
 80072ca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	887a      	ldrh	r2, [r7, #2]
 80072d0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072e8:	2b40      	cmp	r3, #64	; 0x40
 80072ea:	d007      	beq.n	80072fc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007304:	d178      	bne.n	80073f8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d002      	beq.n	8007314 <HAL_SPI_TransmitReceive+0x10a>
 800730e:	8b7b      	ldrh	r3, [r7, #26]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d166      	bne.n	80073e2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007318:	881a      	ldrh	r2, [r3, #0]
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007324:	1c9a      	adds	r2, r3, #2
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800732e:	b29b      	uxth	r3, r3
 8007330:	3b01      	subs	r3, #1
 8007332:	b29a      	uxth	r2, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007338:	e053      	b.n	80073e2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	f003 0302 	and.w	r3, r3, #2
 8007344:	2b02      	cmp	r3, #2
 8007346:	d11b      	bne.n	8007380 <HAL_SPI_TransmitReceive+0x176>
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800734c:	b29b      	uxth	r3, r3
 800734e:	2b00      	cmp	r3, #0
 8007350:	d016      	beq.n	8007380 <HAL_SPI_TransmitReceive+0x176>
 8007352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007354:	2b01      	cmp	r3, #1
 8007356:	d113      	bne.n	8007380 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735c:	881a      	ldrh	r2, [r3, #0]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007368:	1c9a      	adds	r2, r3, #2
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007372:	b29b      	uxth	r3, r3
 8007374:	3b01      	subs	r3, #1
 8007376:	b29a      	uxth	r2, r3
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	689b      	ldr	r3, [r3, #8]
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	2b01      	cmp	r3, #1
 800738c:	d119      	bne.n	80073c2 <HAL_SPI_TransmitReceive+0x1b8>
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007392:	b29b      	uxth	r3, r3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d014      	beq.n	80073c2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68da      	ldr	r2, [r3, #12]
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a2:	b292      	uxth	r2, r2
 80073a4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073aa:	1c9a      	adds	r2, r3, #2
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	3b01      	subs	r3, #1
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80073be:	2301      	movs	r3, #1
 80073c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80073c2:	f7fd fb4d 	bl	8004a60 <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d807      	bhi.n	80073e2 <HAL_SPI_TransmitReceive+0x1d8>
 80073d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d8:	d003      	beq.n	80073e2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80073e0:	e0a7      	b.n	8007532 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1a6      	bne.n	800733a <HAL_SPI_TransmitReceive+0x130>
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1a1      	bne.n	800733a <HAL_SPI_TransmitReceive+0x130>
 80073f6:	e07c      	b.n	80074f2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d002      	beq.n	8007406 <HAL_SPI_TransmitReceive+0x1fc>
 8007400:	8b7b      	ldrh	r3, [r7, #26]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d16b      	bne.n	80074de <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	330c      	adds	r3, #12
 8007410:	7812      	ldrb	r2, [r2, #0]
 8007412:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007418:	1c5a      	adds	r2, r3, #1
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007422:	b29b      	uxth	r3, r3
 8007424:	3b01      	subs	r3, #1
 8007426:	b29a      	uxth	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800742c:	e057      	b.n	80074de <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	f003 0302 	and.w	r3, r3, #2
 8007438:	2b02      	cmp	r3, #2
 800743a:	d11c      	bne.n	8007476 <HAL_SPI_TransmitReceive+0x26c>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007440:	b29b      	uxth	r3, r3
 8007442:	2b00      	cmp	r3, #0
 8007444:	d017      	beq.n	8007476 <HAL_SPI_TransmitReceive+0x26c>
 8007446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007448:	2b01      	cmp	r3, #1
 800744a:	d114      	bne.n	8007476 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	330c      	adds	r3, #12
 8007456:	7812      	ldrb	r2, [r2, #0]
 8007458:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800745e:	1c5a      	adds	r2, r3, #1
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007468:	b29b      	uxth	r3, r3
 800746a:	3b01      	subs	r3, #1
 800746c:	b29a      	uxth	r2, r3
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007472:	2300      	movs	r3, #0
 8007474:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	f003 0301 	and.w	r3, r3, #1
 8007480:	2b01      	cmp	r3, #1
 8007482:	d119      	bne.n	80074b8 <HAL_SPI_TransmitReceive+0x2ae>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007488:	b29b      	uxth	r3, r3
 800748a:	2b00      	cmp	r3, #0
 800748c:	d014      	beq.n	80074b8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	68da      	ldr	r2, [r3, #12]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007498:	b2d2      	uxtb	r2, r2
 800749a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a0:	1c5a      	adds	r2, r3, #1
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074aa:	b29b      	uxth	r3, r3
 80074ac:	3b01      	subs	r3, #1
 80074ae:	b29a      	uxth	r2, r3
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074b4:	2301      	movs	r3, #1
 80074b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80074b8:	f7fd fad2 	bl	8004a60 <HAL_GetTick>
 80074bc:	4602      	mov	r2, r0
 80074be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c0:	1ad3      	subs	r3, r2, r3
 80074c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d803      	bhi.n	80074d0 <HAL_SPI_TransmitReceive+0x2c6>
 80074c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ce:	d102      	bne.n	80074d6 <HAL_SPI_TransmitReceive+0x2cc>
 80074d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d103      	bne.n	80074de <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80074dc:	e029      	b.n	8007532 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1a2      	bne.n	800742e <HAL_SPI_TransmitReceive+0x224>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d19d      	bne.n	800742e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80074f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f000 f8b2 	bl	8007660 <SPI_EndRxTxTransaction>
 80074fc:	4603      	mov	r3, r0
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d006      	beq.n	8007510 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	2220      	movs	r2, #32
 800750c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800750e:	e010      	b.n	8007532 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d10b      	bne.n	8007530 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007518:	2300      	movs	r3, #0
 800751a:	617b      	str	r3, [r7, #20]
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	617b      	str	r3, [r7, #20]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	689b      	ldr	r3, [r3, #8]
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	e000      	b.n	8007532 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007530:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2201      	movs	r2, #1
 8007536:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007542:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007546:	4618      	mov	r0, r3
 8007548:	3730      	adds	r7, #48	; 0x30
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
	...

08007550 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b088      	sub	sp, #32
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	603b      	str	r3, [r7, #0]
 800755c:	4613      	mov	r3, r2
 800755e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007560:	f7fd fa7e 	bl	8004a60 <HAL_GetTick>
 8007564:	4602      	mov	r2, r0
 8007566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007568:	1a9b      	subs	r3, r3, r2
 800756a:	683a      	ldr	r2, [r7, #0]
 800756c:	4413      	add	r3, r2
 800756e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007570:	f7fd fa76 	bl	8004a60 <HAL_GetTick>
 8007574:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007576:	4b39      	ldr	r3, [pc, #228]	; (800765c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	015b      	lsls	r3, r3, #5
 800757c:	0d1b      	lsrs	r3, r3, #20
 800757e:	69fa      	ldr	r2, [r7, #28]
 8007580:	fb02 f303 	mul.w	r3, r2, r3
 8007584:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007586:	e054      	b.n	8007632 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800758e:	d050      	beq.n	8007632 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007590:	f7fd fa66 	bl	8004a60 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	69bb      	ldr	r3, [r7, #24]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	69fa      	ldr	r2, [r7, #28]
 800759c:	429a      	cmp	r2, r3
 800759e:	d902      	bls.n	80075a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d13d      	bne.n	8007622 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80075b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075be:	d111      	bne.n	80075e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075c8:	d004      	beq.n	80075d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075d2:	d107      	bne.n	80075e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80075e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075ec:	d10f      	bne.n	800760e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681a      	ldr	r2, [r3, #0]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075fc:	601a      	str	r2, [r3, #0]
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800760c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2201      	movs	r2, #1
 8007612:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800761e:	2303      	movs	r3, #3
 8007620:	e017      	b.n	8007652 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d101      	bne.n	800762c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007628:	2300      	movs	r3, #0
 800762a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	3b01      	subs	r3, #1
 8007630:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	689a      	ldr	r2, [r3, #8]
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	4013      	ands	r3, r2
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	429a      	cmp	r2, r3
 8007640:	bf0c      	ite	eq
 8007642:	2301      	moveq	r3, #1
 8007644:	2300      	movne	r3, #0
 8007646:	b2db      	uxtb	r3, r3
 8007648:	461a      	mov	r2, r3
 800764a:	79fb      	ldrb	r3, [r7, #7]
 800764c:	429a      	cmp	r2, r3
 800764e:	d19b      	bne.n	8007588 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007650:	2300      	movs	r3, #0
}
 8007652:	4618      	mov	r0, r3
 8007654:	3720      	adds	r7, #32
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	20000284 	.word	0x20000284

08007660 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b088      	sub	sp, #32
 8007664:	af02      	add	r7, sp, #8
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800766c:	4b1b      	ldr	r3, [pc, #108]	; (80076dc <SPI_EndRxTxTransaction+0x7c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a1b      	ldr	r2, [pc, #108]	; (80076e0 <SPI_EndRxTxTransaction+0x80>)
 8007672:	fba2 2303 	umull	r2, r3, r2, r3
 8007676:	0d5b      	lsrs	r3, r3, #21
 8007678:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800767c:	fb02 f303 	mul.w	r3, r2, r3
 8007680:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800768a:	d112      	bne.n	80076b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2200      	movs	r2, #0
 8007694:	2180      	movs	r1, #128	; 0x80
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f7ff ff5a 	bl	8007550 <SPI_WaitFlagStateUntilTimeout>
 800769c:	4603      	mov	r3, r0
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d016      	beq.n	80076d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076a6:	f043 0220 	orr.w	r2, r3, #32
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80076ae:	2303      	movs	r3, #3
 80076b0:	e00f      	b.n	80076d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00a      	beq.n	80076ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	3b01      	subs	r3, #1
 80076bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076c8:	2b80      	cmp	r3, #128	; 0x80
 80076ca:	d0f2      	beq.n	80076b2 <SPI_EndRxTxTransaction+0x52>
 80076cc:	e000      	b.n	80076d0 <SPI_EndRxTxTransaction+0x70>
        break;
 80076ce:	bf00      	nop
  }

  return HAL_OK;
 80076d0:	2300      	movs	r3, #0
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3718      	adds	r7, #24
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}
 80076da:	bf00      	nop
 80076dc:	20000284 	.word	0x20000284
 80076e0:	165e9f81 	.word	0x165e9f81

080076e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	e04c      	b.n	8007790 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076fc:	b2db      	uxtb	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d111      	bne.n	8007726 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f001 fc0c 	bl	8008f28 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007714:	2b00      	cmp	r3, #0
 8007716:	d102      	bne.n	800771e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a1f      	ldr	r2, [pc, #124]	; (8007798 <HAL_TIM_Base_Init+0xb4>)
 800771c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2202      	movs	r2, #2
 800772a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	3304      	adds	r3, #4
 8007736:	4619      	mov	r1, r3
 8007738:	4610      	mov	r0, r2
 800773a:	f001 f929 	bl	8008990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2201      	movs	r2, #1
 800774a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2201      	movs	r2, #1
 8007752:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2201      	movs	r2, #1
 800775a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2201      	movs	r2, #1
 8007762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2201      	movs	r2, #1
 800776a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2201      	movs	r2, #1
 8007772:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2201      	movs	r2, #1
 800778a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800778e:	2300      	movs	r3, #0
}
 8007790:	4618      	mov	r0, r3
 8007792:	3708      	adds	r7, #8
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	080044a9 	.word	0x080044a9

0800779c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800779c:	b480      	push	{r7}
 800779e:	b085      	sub	sp, #20
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d001      	beq.n	80077b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e03c      	b.n	800782e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a1e      	ldr	r2, [pc, #120]	; (800783c <HAL_TIM_Base_Start+0xa0>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d018      	beq.n	80077f8 <HAL_TIM_Base_Start+0x5c>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ce:	d013      	beq.n	80077f8 <HAL_TIM_Base_Start+0x5c>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4a1a      	ldr	r2, [pc, #104]	; (8007840 <HAL_TIM_Base_Start+0xa4>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d00e      	beq.n	80077f8 <HAL_TIM_Base_Start+0x5c>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a19      	ldr	r2, [pc, #100]	; (8007844 <HAL_TIM_Base_Start+0xa8>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d009      	beq.n	80077f8 <HAL_TIM_Base_Start+0x5c>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4a17      	ldr	r2, [pc, #92]	; (8007848 <HAL_TIM_Base_Start+0xac>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d004      	beq.n	80077f8 <HAL_TIM_Base_Start+0x5c>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	4a16      	ldr	r2, [pc, #88]	; (800784c <HAL_TIM_Base_Start+0xb0>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d111      	bne.n	800781c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	f003 0307 	and.w	r3, r3, #7
 8007802:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2b06      	cmp	r3, #6
 8007808:	d010      	beq.n	800782c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f042 0201 	orr.w	r2, r2, #1
 8007818:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800781a:	e007      	b.n	800782c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f042 0201 	orr.w	r2, r2, #1
 800782a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800782c:	2300      	movs	r3, #0
}
 800782e:	4618      	mov	r0, r3
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40010000 	.word	0x40010000
 8007840:	40000400 	.word	0x40000400
 8007844:	40000800 	.word	0x40000800
 8007848:	40000c00 	.word	0x40000c00
 800784c:	40014000 	.word	0x40014000

08007850 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800785e:	b2db      	uxtb	r3, r3
 8007860:	2b01      	cmp	r3, #1
 8007862:	d001      	beq.n	8007868 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e044      	b.n	80078f2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68da      	ldr	r2, [r3, #12]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f042 0201 	orr.w	r2, r2, #1
 800787e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a1e      	ldr	r2, [pc, #120]	; (8007900 <HAL_TIM_Base_Start_IT+0xb0>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d018      	beq.n	80078bc <HAL_TIM_Base_Start_IT+0x6c>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007892:	d013      	beq.n	80078bc <HAL_TIM_Base_Start_IT+0x6c>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a1a      	ldr	r2, [pc, #104]	; (8007904 <HAL_TIM_Base_Start_IT+0xb4>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d00e      	beq.n	80078bc <HAL_TIM_Base_Start_IT+0x6c>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a19      	ldr	r2, [pc, #100]	; (8007908 <HAL_TIM_Base_Start_IT+0xb8>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d009      	beq.n	80078bc <HAL_TIM_Base_Start_IT+0x6c>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a17      	ldr	r2, [pc, #92]	; (800790c <HAL_TIM_Base_Start_IT+0xbc>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d004      	beq.n	80078bc <HAL_TIM_Base_Start_IT+0x6c>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a16      	ldr	r2, [pc, #88]	; (8007910 <HAL_TIM_Base_Start_IT+0xc0>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d111      	bne.n	80078e0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	f003 0307 	and.w	r3, r3, #7
 80078c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2b06      	cmp	r3, #6
 80078cc:	d010      	beq.n	80078f0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f042 0201 	orr.w	r2, r2, #1
 80078dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078de:	e007      	b.n	80078f0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f042 0201 	orr.w	r2, r2, #1
 80078ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078f0:	2300      	movs	r3, #0
}
 80078f2:	4618      	mov	r0, r3
 80078f4:	3714      	adds	r7, #20
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	40010000 	.word	0x40010000
 8007904:	40000400 	.word	0x40000400
 8007908:	40000800 	.word	0x40000800
 800790c:	40000c00 	.word	0x40000c00
 8007910:	40014000 	.word	0x40014000

08007914 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e04c      	b.n	80079c0 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d111      	bne.n	8007956 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2200      	movs	r2, #0
 8007936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f001 faf4 	bl	8008f28 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007944:	2b00      	cmp	r3, #0
 8007946:	d102      	bne.n	800794e <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	4a1f      	ldr	r2, [pc, #124]	; (80079c8 <HAL_TIM_OC_Init+0xb4>)
 800794c:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007952:	6878      	ldr	r0, [r7, #4]
 8007954:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2202      	movs	r2, #2
 800795a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681a      	ldr	r2, [r3, #0]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	3304      	adds	r3, #4
 8007966:	4619      	mov	r1, r3
 8007968:	4610      	mov	r0, r2
 800796a:	f001 f811 	bl	8008990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2201      	movs	r2, #1
 800797a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2201      	movs	r2, #1
 8007982:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2201      	movs	r2, #1
 800798a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2201      	movs	r2, #1
 80079a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2201      	movs	r2, #1
 80079aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2201      	movs	r2, #1
 80079b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079be:	2300      	movs	r3, #0
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	080079cd 	.word	0x080079cd

080079cc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80079d4:	bf00      	nop
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d101      	bne.n	80079f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	e04c      	b.n	8007a8c <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d111      	bne.n	8007a22 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007a06:	6878      	ldr	r0, [r7, #4]
 8007a08:	f001 fa8e 	bl	8008f28 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d102      	bne.n	8007a1a <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a1f      	ldr	r2, [pc, #124]	; (8007a94 <HAL_TIM_PWM_Init+0xb4>)
 8007a18:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2202      	movs	r2, #2
 8007a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681a      	ldr	r2, [r3, #0]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	3304      	adds	r3, #4
 8007a32:	4619      	mov	r1, r3
 8007a34:	4610      	mov	r0, r2
 8007a36:	f000 ffab 	bl	8008990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2201      	movs	r2, #1
 8007a3e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2201      	movs	r2, #1
 8007a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2201      	movs	r2, #1
 8007a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3708      	adds	r7, #8
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}
 8007a94:	08007a99 	.word	0x08007a99

08007a98 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007aa0:	bf00      	nop
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b084      	sub	sp, #16
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d109      	bne.n	8007ad0 <HAL_TIM_PWM_Start+0x24>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ac2:	b2db      	uxtb	r3, r3
 8007ac4:	2b01      	cmp	r3, #1
 8007ac6:	bf14      	ite	ne
 8007ac8:	2301      	movne	r3, #1
 8007aca:	2300      	moveq	r3, #0
 8007acc:	b2db      	uxtb	r3, r3
 8007ace:	e022      	b.n	8007b16 <HAL_TIM_PWM_Start+0x6a>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	2b04      	cmp	r3, #4
 8007ad4:	d109      	bne.n	8007aea <HAL_TIM_PWM_Start+0x3e>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b01      	cmp	r3, #1
 8007ae0:	bf14      	ite	ne
 8007ae2:	2301      	movne	r3, #1
 8007ae4:	2300      	moveq	r3, #0
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	e015      	b.n	8007b16 <HAL_TIM_PWM_Start+0x6a>
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	2b08      	cmp	r3, #8
 8007aee:	d109      	bne.n	8007b04 <HAL_TIM_PWM_Start+0x58>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	bf14      	ite	ne
 8007afc:	2301      	movne	r3, #1
 8007afe:	2300      	moveq	r3, #0
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	e008      	b.n	8007b16 <HAL_TIM_PWM_Start+0x6a>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	2b01      	cmp	r3, #1
 8007b0e:	bf14      	ite	ne
 8007b10:	2301      	movne	r3, #1
 8007b12:	2300      	moveq	r3, #0
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d001      	beq.n	8007b1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e068      	b.n	8007bf0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d104      	bne.n	8007b2e <HAL_TIM_PWM_Start+0x82>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2202      	movs	r2, #2
 8007b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b2c:	e013      	b.n	8007b56 <HAL_TIM_PWM_Start+0xaa>
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	2b04      	cmp	r3, #4
 8007b32:	d104      	bne.n	8007b3e <HAL_TIM_PWM_Start+0x92>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2202      	movs	r2, #2
 8007b38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b3c:	e00b      	b.n	8007b56 <HAL_TIM_PWM_Start+0xaa>
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b08      	cmp	r3, #8
 8007b42:	d104      	bne.n	8007b4e <HAL_TIM_PWM_Start+0xa2>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b4c:	e003      	b.n	8007b56 <HAL_TIM_PWM_Start+0xaa>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2202      	movs	r2, #2
 8007b52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	6839      	ldr	r1, [r7, #0]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f001 f9bc 	bl	8008edc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a23      	ldr	r2, [pc, #140]	; (8007bf8 <HAL_TIM_PWM_Start+0x14c>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d107      	bne.n	8007b7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007b7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	4a1d      	ldr	r2, [pc, #116]	; (8007bf8 <HAL_TIM_PWM_Start+0x14c>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d018      	beq.n	8007bba <HAL_TIM_PWM_Start+0x10e>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b90:	d013      	beq.n	8007bba <HAL_TIM_PWM_Start+0x10e>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a19      	ldr	r2, [pc, #100]	; (8007bfc <HAL_TIM_PWM_Start+0x150>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d00e      	beq.n	8007bba <HAL_TIM_PWM_Start+0x10e>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a17      	ldr	r2, [pc, #92]	; (8007c00 <HAL_TIM_PWM_Start+0x154>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d009      	beq.n	8007bba <HAL_TIM_PWM_Start+0x10e>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4a16      	ldr	r2, [pc, #88]	; (8007c04 <HAL_TIM_PWM_Start+0x158>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d004      	beq.n	8007bba <HAL_TIM_PWM_Start+0x10e>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a14      	ldr	r2, [pc, #80]	; (8007c08 <HAL_TIM_PWM_Start+0x15c>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d111      	bne.n	8007bde <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	689b      	ldr	r3, [r3, #8]
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2b06      	cmp	r3, #6
 8007bca:	d010      	beq.n	8007bee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f042 0201 	orr.w	r2, r2, #1
 8007bda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bdc:	e007      	b.n	8007bee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f042 0201 	orr.w	r2, r2, #1
 8007bec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bee:	2300      	movs	r3, #0
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3710      	adds	r7, #16
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	40010000 	.word	0x40010000
 8007bfc:	40000400 	.word	0x40000400
 8007c00:	40000800 	.word	0x40000800
 8007c04:	40000c00 	.word	0x40000c00
 8007c08:	40014000 	.word	0x40014000

08007c0c <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b082      	sub	sp, #8
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	6078      	str	r0, [r7, #4]
 8007c14:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d101      	bne.n	8007c20 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	e04c      	b.n	8007cba <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d111      	bne.n	8007c50 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f001 f977 	bl	8008f28 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d102      	bne.n	8007c48 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a1f      	ldr	r2, [pc, #124]	; (8007cc4 <HAL_TIM_OnePulse_Init+0xb8>)
 8007c46:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2202      	movs	r2, #2
 8007c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4619      	mov	r1, r3
 8007c62:	4610      	mov	r0, r2
 8007c64:	f000 fe94 	bl	8008990 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f022 0208 	bic.w	r2, r2, #8
 8007c76:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	6819      	ldr	r1, [r3, #0]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	683a      	ldr	r2, [r7, #0]
 8007c84:	430a      	orrs	r2, r1
 8007c86:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	08007cc9 	.word	0x08007cc9

08007cc8 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007cd0:	bf00      	nop
 8007cd2:	370c      	adds	r7, #12
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cec:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007cf4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007cfc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007d04:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d06:	7bfb      	ldrb	r3, [r7, #15]
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d108      	bne.n	8007d1e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d0c:	7bbb      	ldrb	r3, [r7, #14]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d105      	bne.n	8007d1e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d12:	7b7b      	ldrb	r3, [r7, #13]
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d102      	bne.n	8007d1e <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d18:	7b3b      	ldrb	r3, [r7, #12]
 8007d1a:	2b01      	cmp	r3, #1
 8007d1c:	d001      	beq.n	8007d22 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e03b      	b.n	8007d9a <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2202      	movs	r2, #2
 8007d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2202      	movs	r2, #2
 8007d2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2202      	movs	r2, #2
 8007d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2202      	movs	r2, #2
 8007d3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	68da      	ldr	r2, [r3, #12]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f042 0202 	orr.w	r2, r2, #2
 8007d50:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68da      	ldr	r2, [r3, #12]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f042 0204 	orr.w	r2, r2, #4
 8007d60:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2201      	movs	r2, #1
 8007d68:	2100      	movs	r1, #0
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f001 f8b6 	bl	8008edc <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2201      	movs	r2, #1
 8007d76:	2104      	movs	r1, #4
 8007d78:	4618      	mov	r0, r3
 8007d7a:	f001 f8af 	bl	8008edc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a08      	ldr	r2, [pc, #32]	; (8007da4 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d107      	bne.n	8007d98 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007d96:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
 8007da2:	bf00      	nop
 8007da4:	40010000 	.word	0x40010000

08007da8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e0a2      	b.n	8007f02 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d111      	bne.n	8007dec <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f001 f8a9 	bl	8008f28 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d102      	bne.n	8007de4 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a4a      	ldr	r2, [pc, #296]	; (8007f0c <HAL_TIM_Encoder_Init+0x164>)
 8007de2:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2202      	movs	r2, #2
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	6812      	ldr	r2, [r2, #0]
 8007dfe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e02:	f023 0307 	bic.w	r3, r3, #7
 8007e06:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	3304      	adds	r3, #4
 8007e10:	4619      	mov	r1, r3
 8007e12:	4610      	mov	r0, r2
 8007e14:	f000 fdbc 	bl	8008990 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	699b      	ldr	r3, [r3, #24]
 8007e26:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	6a1b      	ldr	r3, [r3, #32]
 8007e2e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007e3a:	693b      	ldr	r3, [r7, #16]
 8007e3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e40:	f023 0303 	bic.w	r3, r3, #3
 8007e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	689a      	ldr	r2, [r3, #8]
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	699b      	ldr	r3, [r3, #24]
 8007e4e:	021b      	lsls	r3, r3, #8
 8007e50:	4313      	orrs	r3, r2
 8007e52:	693a      	ldr	r2, [r7, #16]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007e58:	693b      	ldr	r3, [r7, #16]
 8007e5a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007e5e:	f023 030c 	bic.w	r3, r3, #12
 8007e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	68da      	ldr	r2, [r3, #12]
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	69db      	ldr	r3, [r3, #28]
 8007e78:	021b      	lsls	r3, r3, #8
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	693a      	ldr	r2, [r7, #16]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	011a      	lsls	r2, r3, #4
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	6a1b      	ldr	r3, [r3, #32]
 8007e8c:	031b      	lsls	r3, r3, #12
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007e9c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007ea4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685a      	ldr	r2, [r3, #4]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	695b      	ldr	r3, [r3, #20]
 8007eae:	011b      	lsls	r3, r3, #4
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	697a      	ldr	r2, [r7, #20]
 8007ebe:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	693a      	ldr	r2, [r7, #16]
 8007ec6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3718      	adds	r7, #24
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	080045ad 	.word	0x080045ad

08007f10 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
 8007f18:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f20:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007f28:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007f30:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007f38:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d110      	bne.n	8007f62 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f40:	7bfb      	ldrb	r3, [r7, #15]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	d102      	bne.n	8007f4c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f46:	7b7b      	ldrb	r3, [r7, #13]
 8007f48:	2b01      	cmp	r3, #1
 8007f4a:	d001      	beq.n	8007f50 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e069      	b.n	8008024 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2202      	movs	r2, #2
 8007f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2202      	movs	r2, #2
 8007f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f60:	e031      	b.n	8007fc6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	2b04      	cmp	r3, #4
 8007f66:	d110      	bne.n	8007f8a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f68:	7bbb      	ldrb	r3, [r7, #14]
 8007f6a:	2b01      	cmp	r3, #1
 8007f6c:	d102      	bne.n	8007f74 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f6e:	7b3b      	ldrb	r3, [r7, #12]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d001      	beq.n	8007f78 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e055      	b.n	8008024 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2202      	movs	r2, #2
 8007f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2202      	movs	r2, #2
 8007f84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f88:	e01d      	b.n	8007fc6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d108      	bne.n	8007fa2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f90:	7bbb      	ldrb	r3, [r7, #14]
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d105      	bne.n	8007fa2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007f96:	7b7b      	ldrb	r3, [r7, #13]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d102      	bne.n	8007fa2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007f9c:	7b3b      	ldrb	r3, [r7, #12]
 8007f9e:	2b01      	cmp	r3, #1
 8007fa0:	d001      	beq.n	8007fa6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e03e      	b.n	8008024 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2202      	movs	r2, #2
 8007faa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2202      	movs	r2, #2
 8007fba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d003      	beq.n	8007fd4 <HAL_TIM_Encoder_Start+0xc4>
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	2b04      	cmp	r3, #4
 8007fd0:	d008      	beq.n	8007fe4 <HAL_TIM_Encoder_Start+0xd4>
 8007fd2:	e00f      	b.n	8007ff4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	2201      	movs	r2, #1
 8007fda:	2100      	movs	r1, #0
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f000 ff7d 	bl	8008edc <TIM_CCxChannelCmd>
      break;
 8007fe2:	e016      	b.n	8008012 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	2104      	movs	r1, #4
 8007fec:	4618      	mov	r0, r3
 8007fee:	f000 ff75 	bl	8008edc <TIM_CCxChannelCmd>
      break;
 8007ff2:	e00e      	b.n	8008012 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f000 ff6d 	bl	8008edc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	2201      	movs	r2, #1
 8008008:	2104      	movs	r1, #4
 800800a:	4618      	mov	r0, r3
 800800c:	f000 ff66 	bl	8008edc <TIM_CCxChannelCmd>
      break;
 8008010:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f042 0201 	orr.w	r2, r2, #1
 8008020:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008022:	2300      	movs	r3, #0
}
 8008024:	4618      	mov	r0, r3
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b082      	sub	sp, #8
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	691b      	ldr	r3, [r3, #16]
 800803a:	f003 0302 	and.w	r3, r3, #2
 800803e:	2b02      	cmp	r3, #2
 8008040:	d128      	bne.n	8008094 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	f003 0302 	and.w	r3, r3, #2
 800804c:	2b02      	cmp	r3, #2
 800804e:	d121      	bne.n	8008094 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f06f 0202 	mvn.w	r2, #2
 8008058:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2201      	movs	r2, #1
 800805e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	699b      	ldr	r3, [r3, #24]
 8008066:	f003 0303 	and.w	r3, r3, #3
 800806a:	2b00      	cmp	r3, #0
 800806c:	d005      	beq.n	800807a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	4798      	blx	r3
 8008078:	e009      	b.n	800808e <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800808a:	6878      	ldr	r0, [r7, #4]
 800808c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	f003 0304 	and.w	r3, r3, #4
 800809e:	2b04      	cmp	r3, #4
 80080a0:	d128      	bne.n	80080f4 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	68db      	ldr	r3, [r3, #12]
 80080a8:	f003 0304 	and.w	r3, r3, #4
 80080ac:	2b04      	cmp	r3, #4
 80080ae:	d121      	bne.n	80080f4 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f06f 0204 	mvn.w	r2, #4
 80080b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2202      	movs	r2, #2
 80080be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	699b      	ldr	r3, [r3, #24]
 80080c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d005      	beq.n	80080da <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	4798      	blx	r3
 80080d8:	e009      	b.n	80080ee <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2200      	movs	r2, #0
 80080f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	691b      	ldr	r3, [r3, #16]
 80080fa:	f003 0308 	and.w	r3, r3, #8
 80080fe:	2b08      	cmp	r3, #8
 8008100:	d128      	bne.n	8008154 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	f003 0308 	and.w	r3, r3, #8
 800810c:	2b08      	cmp	r3, #8
 800810e:	d121      	bne.n	8008154 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f06f 0208 	mvn.w	r2, #8
 8008118:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2204      	movs	r2, #4
 800811e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	69db      	ldr	r3, [r3, #28]
 8008126:	f003 0303 	and.w	r3, r3, #3
 800812a:	2b00      	cmp	r3, #0
 800812c:	d005      	beq.n	800813a <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008134:	6878      	ldr	r0, [r7, #4]
 8008136:	4798      	blx	r3
 8008138:	e009      	b.n	800814e <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	f003 0310 	and.w	r3, r3, #16
 800815e:	2b10      	cmp	r3, #16
 8008160:	d128      	bne.n	80081b4 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68db      	ldr	r3, [r3, #12]
 8008168:	f003 0310 	and.w	r3, r3, #16
 800816c:	2b10      	cmp	r3, #16
 800816e:	d121      	bne.n	80081b4 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	f06f 0210 	mvn.w	r2, #16
 8008178:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2208      	movs	r2, #8
 800817e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	69db      	ldr	r3, [r3, #28]
 8008186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800818a:	2b00      	cmp	r3, #0
 800818c:	d005      	beq.n	800819a <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	4798      	blx	r3
 8008198:	e009      	b.n	80081ae <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	f003 0301 	and.w	r3, r3, #1
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d110      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	f003 0301 	and.w	r3, r3, #1
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d109      	bne.n	80081e4 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f06f 0201 	mvn.w	r2, #1
 80081d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081ee:	2b80      	cmp	r3, #128	; 0x80
 80081f0:	d110      	bne.n	8008214 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081fc:	2b80      	cmp	r3, #128	; 0x80
 80081fe:	d109      	bne.n	8008214 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800821e:	2b40      	cmp	r3, #64	; 0x40
 8008220:	d110      	bne.n	8008244 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800822c:	2b40      	cmp	r3, #64	; 0x40
 800822e:	d109      	bne.n	8008244 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	f003 0320 	and.w	r3, r3, #32
 800824e:	2b20      	cmp	r3, #32
 8008250:	d110      	bne.n	8008274 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	f003 0320 	and.w	r3, r3, #32
 800825c:	2b20      	cmp	r3, #32
 800825e:	d109      	bne.n	8008274 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f06f 0220 	mvn.w	r2, #32
 8008268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008274:	bf00      	nop
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af00      	add	r7, sp, #0
 8008282:	60f8      	str	r0, [r7, #12]
 8008284:	60b9      	str	r1, [r7, #8]
 8008286:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008288:	2300      	movs	r3, #0
 800828a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008292:	2b01      	cmp	r3, #1
 8008294:	d101      	bne.n	800829a <HAL_TIM_OC_ConfigChannel+0x1e>
 8008296:	2302      	movs	r3, #2
 8008298:	e048      	b.n	800832c <HAL_TIM_OC_ConfigChannel+0xb0>
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	2201      	movs	r2, #1
 800829e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2b0c      	cmp	r3, #12
 80082a6:	d839      	bhi.n	800831c <HAL_TIM_OC_ConfigChannel+0xa0>
 80082a8:	a201      	add	r2, pc, #4	; (adr r2, 80082b0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80082aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ae:	bf00      	nop
 80082b0:	080082e5 	.word	0x080082e5
 80082b4:	0800831d 	.word	0x0800831d
 80082b8:	0800831d 	.word	0x0800831d
 80082bc:	0800831d 	.word	0x0800831d
 80082c0:	080082f3 	.word	0x080082f3
 80082c4:	0800831d 	.word	0x0800831d
 80082c8:	0800831d 	.word	0x0800831d
 80082cc:	0800831d 	.word	0x0800831d
 80082d0:	08008301 	.word	0x08008301
 80082d4:	0800831d 	.word	0x0800831d
 80082d8:	0800831d 	.word	0x0800831d
 80082dc:	0800831d 	.word	0x0800831d
 80082e0:	0800830f 	.word	0x0800830f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68b9      	ldr	r1, [r7, #8]
 80082ea:	4618      	mov	r0, r3
 80082ec:	f000 fbd0 	bl	8008a90 <TIM_OC1_SetConfig>
      break;
 80082f0:	e017      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68b9      	ldr	r1, [r7, #8]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 fc2f 	bl	8008b5c <TIM_OC2_SetConfig>
      break;
 80082fe:	e010      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68b9      	ldr	r1, [r7, #8]
 8008306:	4618      	mov	r0, r3
 8008308:	f000 fc94 	bl	8008c34 <TIM_OC3_SetConfig>
      break;
 800830c:	e009      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68b9      	ldr	r1, [r7, #8]
 8008314:	4618      	mov	r0, r3
 8008316:	f000 fcf7 	bl	8008d08 <TIM_OC4_SetConfig>
      break;
 800831a:	e002      	b.n	8008322 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	75fb      	strb	r3, [r7, #23]
      break;
 8008320:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800832a:	7dfb      	ldrb	r3, [r7, #23]
}
 800832c:	4618      	mov	r0, r3
 800832e:	3718      	adds	r7, #24
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b086      	sub	sp, #24
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008340:	2300      	movs	r3, #0
 8008342:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800834a:	2b01      	cmp	r3, #1
 800834c:	d101      	bne.n	8008352 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800834e:	2302      	movs	r3, #2
 8008350:	e0ae      	b.n	80084b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2201      	movs	r2, #1
 8008356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2b0c      	cmp	r3, #12
 800835e:	f200 809f 	bhi.w	80084a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008362:	a201      	add	r2, pc, #4	; (adr r2, 8008368 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008368:	0800839d 	.word	0x0800839d
 800836c:	080084a1 	.word	0x080084a1
 8008370:	080084a1 	.word	0x080084a1
 8008374:	080084a1 	.word	0x080084a1
 8008378:	080083dd 	.word	0x080083dd
 800837c:	080084a1 	.word	0x080084a1
 8008380:	080084a1 	.word	0x080084a1
 8008384:	080084a1 	.word	0x080084a1
 8008388:	0800841f 	.word	0x0800841f
 800838c:	080084a1 	.word	0x080084a1
 8008390:	080084a1 	.word	0x080084a1
 8008394:	080084a1 	.word	0x080084a1
 8008398:	0800845f 	.word	0x0800845f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68b9      	ldr	r1, [r7, #8]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f000 fb74 	bl	8008a90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	699a      	ldr	r2, [r3, #24]
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f042 0208 	orr.w	r2, r2, #8
 80083b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	699a      	ldr	r2, [r3, #24]
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f022 0204 	bic.w	r2, r2, #4
 80083c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6999      	ldr	r1, [r3, #24]
 80083ce:	68bb      	ldr	r3, [r7, #8]
 80083d0:	691a      	ldr	r2, [r3, #16]
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	430a      	orrs	r2, r1
 80083d8:	619a      	str	r2, [r3, #24]
      break;
 80083da:	e064      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	68b9      	ldr	r1, [r7, #8]
 80083e2:	4618      	mov	r0, r3
 80083e4:	f000 fbba 	bl	8008b5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	699a      	ldr	r2, [r3, #24]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	699a      	ldr	r2, [r3, #24]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6999      	ldr	r1, [r3, #24]
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	021a      	lsls	r2, r3, #8
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	430a      	orrs	r2, r1
 800841a:	619a      	str	r2, [r3, #24]
      break;
 800841c:	e043      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	68b9      	ldr	r1, [r7, #8]
 8008424:	4618      	mov	r0, r3
 8008426:	f000 fc05 	bl	8008c34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69da      	ldr	r2, [r3, #28]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f042 0208 	orr.w	r2, r2, #8
 8008438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	69da      	ldr	r2, [r3, #28]
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f022 0204 	bic.w	r2, r2, #4
 8008448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	69d9      	ldr	r1, [r3, #28]
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	691a      	ldr	r2, [r3, #16]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	430a      	orrs	r2, r1
 800845a:	61da      	str	r2, [r3, #28]
      break;
 800845c:	e023      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68b9      	ldr	r1, [r7, #8]
 8008464:	4618      	mov	r0, r3
 8008466:	f000 fc4f 	bl	8008d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	69da      	ldr	r2, [r3, #28]
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	69da      	ldr	r2, [r3, #28]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	69d9      	ldr	r1, [r3, #28]
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	021a      	lsls	r2, r3, #8
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	430a      	orrs	r2, r1
 800849c:	61da      	str	r2, [r3, #28]
      break;
 800849e:	e002      	b.n	80084a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	75fb      	strb	r3, [r7, #23]
      break;
 80084a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80084ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3718      	adds	r7, #24
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084c2:	2300      	movs	r3, #0
 80084c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d101      	bne.n	80084d4 <HAL_TIM_ConfigClockSource+0x1c>
 80084d0:	2302      	movs	r3, #2
 80084d2:	e0b4      	b.n	800863e <HAL_TIM_ConfigClockSource+0x186>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2202      	movs	r2, #2
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80084f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80084fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68ba      	ldr	r2, [r7, #8]
 8008502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800850c:	d03e      	beq.n	800858c <HAL_TIM_ConfigClockSource+0xd4>
 800850e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008512:	f200 8087 	bhi.w	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 8008516:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800851a:	f000 8086 	beq.w	800862a <HAL_TIM_ConfigClockSource+0x172>
 800851e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008522:	d87f      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 8008524:	2b70      	cmp	r3, #112	; 0x70
 8008526:	d01a      	beq.n	800855e <HAL_TIM_ConfigClockSource+0xa6>
 8008528:	2b70      	cmp	r3, #112	; 0x70
 800852a:	d87b      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 800852c:	2b60      	cmp	r3, #96	; 0x60
 800852e:	d050      	beq.n	80085d2 <HAL_TIM_ConfigClockSource+0x11a>
 8008530:	2b60      	cmp	r3, #96	; 0x60
 8008532:	d877      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 8008534:	2b50      	cmp	r3, #80	; 0x50
 8008536:	d03c      	beq.n	80085b2 <HAL_TIM_ConfigClockSource+0xfa>
 8008538:	2b50      	cmp	r3, #80	; 0x50
 800853a:	d873      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 800853c:	2b40      	cmp	r3, #64	; 0x40
 800853e:	d058      	beq.n	80085f2 <HAL_TIM_ConfigClockSource+0x13a>
 8008540:	2b40      	cmp	r3, #64	; 0x40
 8008542:	d86f      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 8008544:	2b30      	cmp	r3, #48	; 0x30
 8008546:	d064      	beq.n	8008612 <HAL_TIM_ConfigClockSource+0x15a>
 8008548:	2b30      	cmp	r3, #48	; 0x30
 800854a:	d86b      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 800854c:	2b20      	cmp	r3, #32
 800854e:	d060      	beq.n	8008612 <HAL_TIM_ConfigClockSource+0x15a>
 8008550:	2b20      	cmp	r3, #32
 8008552:	d867      	bhi.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
 8008554:	2b00      	cmp	r3, #0
 8008556:	d05c      	beq.n	8008612 <HAL_TIM_ConfigClockSource+0x15a>
 8008558:	2b10      	cmp	r3, #16
 800855a:	d05a      	beq.n	8008612 <HAL_TIM_ConfigClockSource+0x15a>
 800855c:	e062      	b.n	8008624 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6818      	ldr	r0, [r3, #0]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	6899      	ldr	r1, [r3, #8]
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	68db      	ldr	r3, [r3, #12]
 800856e:	f000 fc95 	bl	8008e9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800857a:	68bb      	ldr	r3, [r7, #8]
 800857c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008580:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	68ba      	ldr	r2, [r7, #8]
 8008588:	609a      	str	r2, [r3, #8]
      break;
 800858a:	e04f      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6818      	ldr	r0, [r3, #0]
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	6899      	ldr	r1, [r3, #8]
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	f000 fc7e 	bl	8008e9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689a      	ldr	r2, [r3, #8]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80085ae:	609a      	str	r2, [r3, #8]
      break;
 80085b0:	e03c      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6818      	ldr	r0, [r3, #0]
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	6859      	ldr	r1, [r3, #4]
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	68db      	ldr	r3, [r3, #12]
 80085be:	461a      	mov	r2, r3
 80085c0:	f000 fbf2 	bl	8008da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2150      	movs	r1, #80	; 0x50
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 fc4b 	bl	8008e66 <TIM_ITRx_SetConfig>
      break;
 80085d0:	e02c      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6818      	ldr	r0, [r3, #0]
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	6859      	ldr	r1, [r3, #4]
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	68db      	ldr	r3, [r3, #12]
 80085de:	461a      	mov	r2, r3
 80085e0:	f000 fc11 	bl	8008e06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	2160      	movs	r1, #96	; 0x60
 80085ea:	4618      	mov	r0, r3
 80085ec:	f000 fc3b 	bl	8008e66 <TIM_ITRx_SetConfig>
      break;
 80085f0:	e01c      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6818      	ldr	r0, [r3, #0]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	6859      	ldr	r1, [r3, #4]
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	461a      	mov	r2, r3
 8008600:	f000 fbd2 	bl	8008da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	2140      	movs	r1, #64	; 0x40
 800860a:	4618      	mov	r0, r3
 800860c:	f000 fc2b 	bl	8008e66 <TIM_ITRx_SetConfig>
      break;
 8008610:	e00c      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681a      	ldr	r2, [r3, #0]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4619      	mov	r1, r3
 800861c:	4610      	mov	r0, r2
 800861e:	f000 fc22 	bl	8008e66 <TIM_ITRx_SetConfig>
      break;
 8008622:	e003      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	73fb      	strb	r3, [r7, #15]
      break;
 8008628:	e000      	b.n	800862c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800862a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800863c:	7bfb      	ldrb	r3, [r7, #15]
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}

08008646 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008646:	b480      	push	{r7}
 8008648:	b083      	sub	sp, #12
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800864e:	bf00      	nop
 8008650:	370c      	adds	r7, #12
 8008652:	46bd      	mov	sp, r7
 8008654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008658:	4770      	bx	lr

0800865a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800865a:	b480      	push	{r7}
 800865c:	b083      	sub	sp, #12
 800865e:	af00      	add	r7, sp, #0
 8008660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008662:	bf00      	nop
 8008664:	370c      	adds	r7, #12
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr

0800866e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800866e:	b480      	push	{r7}
 8008670:	b083      	sub	sp, #12
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008676:	bf00      	nop
 8008678:	370c      	adds	r7, #12
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr

08008682 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008682:	b480      	push	{r7}
 8008684:	b083      	sub	sp, #12
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800868a:	bf00      	nop
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr

08008696 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008696:	b480      	push	{r7}
 8008698:	b083      	sub	sp, #12
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800869e:	bf00      	nop
 80086a0:	370c      	adds	r7, #12
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr

080086aa <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80086aa:	b480      	push	{r7}
 80086ac:	b083      	sub	sp, #12
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80086b2:	bf00      	nop
 80086b4:	370c      	adds	r7, #12
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086be:	b480      	push	{r7}
 80086c0:	b083      	sub	sp, #12
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086c6:	bf00      	nop
 80086c8:	370c      	adds	r7, #12
 80086ca:	46bd      	mov	sp, r7
 80086cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d0:	4770      	bx	lr

080086d2 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80086d2:	b480      	push	{r7}
 80086d4:	b083      	sub	sp, #12
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 80086da:	bf00      	nop
 80086dc:	370c      	adds	r7, #12
 80086de:	46bd      	mov	sp, r7
 80086e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e4:	4770      	bx	lr

080086e6 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80086e6:	b480      	push	{r7}
 80086e8:	b083      	sub	sp, #12
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80086ee:	bf00      	nop
 80086f0:	370c      	adds	r7, #12
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr
	...

080086fc <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b087      	sub	sp, #28
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	460b      	mov	r3, r1
 8008706:	607a      	str	r2, [r7, #4]
 8008708:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800870a:	2300      	movs	r3, #0
 800870c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d101      	bne.n	8008718 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	e135      	b.n	8008984 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800871e:	2b01      	cmp	r3, #1
 8008720:	d101      	bne.n	8008726 <HAL_TIM_RegisterCallback+0x2a>
 8008722:	2302      	movs	r3, #2
 8008724:	e12e      	b.n	8008984 <HAL_TIM_RegisterCallback+0x288>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b01      	cmp	r3, #1
 8008738:	f040 80ba 	bne.w	80088b0 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 800873c:	7afb      	ldrb	r3, [r7, #11]
 800873e:	2b1a      	cmp	r3, #26
 8008740:	f200 80b3 	bhi.w	80088aa <HAL_TIM_RegisterCallback+0x1ae>
 8008744:	a201      	add	r2, pc, #4	; (adr r2, 800874c <HAL_TIM_RegisterCallback+0x50>)
 8008746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874a:	bf00      	nop
 800874c:	080087b9 	.word	0x080087b9
 8008750:	080087c1 	.word	0x080087c1
 8008754:	080087c9 	.word	0x080087c9
 8008758:	080087d1 	.word	0x080087d1
 800875c:	080087d9 	.word	0x080087d9
 8008760:	080087e1 	.word	0x080087e1
 8008764:	080087e9 	.word	0x080087e9
 8008768:	080087f1 	.word	0x080087f1
 800876c:	080087f9 	.word	0x080087f9
 8008770:	08008801 	.word	0x08008801
 8008774:	08008809 	.word	0x08008809
 8008778:	08008811 	.word	0x08008811
 800877c:	08008819 	.word	0x08008819
 8008780:	08008821 	.word	0x08008821
 8008784:	08008829 	.word	0x08008829
 8008788:	08008833 	.word	0x08008833
 800878c:	0800883d 	.word	0x0800883d
 8008790:	08008847 	.word	0x08008847
 8008794:	08008851 	.word	0x08008851
 8008798:	0800885b 	.word	0x0800885b
 800879c:	08008865 	.word	0x08008865
 80087a0:	0800886f 	.word	0x0800886f
 80087a4:	08008879 	.word	0x08008879
 80087a8:	08008883 	.word	0x08008883
 80087ac:	0800888d 	.word	0x0800888d
 80087b0:	08008897 	.word	0x08008897
 80087b4:	080088a1 	.word	0x080088a1
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	687a      	ldr	r2, [r7, #4]
 80087bc:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80087be:	e0dc      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80087c6:	e0d8      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	687a      	ldr	r2, [r7, #4]
 80087cc:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80087ce:	e0d4      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	687a      	ldr	r2, [r7, #4]
 80087d4:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80087d6:	e0d0      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 80087de:	e0cc      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80087e6:	e0c8      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80087ee:	e0c4      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	687a      	ldr	r2, [r7, #4]
 80087f4:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80087f6:	e0c0      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	687a      	ldr	r2, [r7, #4]
 80087fc:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 80087fe:	e0bc      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8008806:	e0b8      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800880e:	e0b4      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	687a      	ldr	r2, [r7, #4]
 8008814:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8008816:	e0b0      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800881e:	e0ac      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8008826:	e0a8      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	687a      	ldr	r2, [r7, #4]
 800882c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8008830:	e0a3      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	687a      	ldr	r2, [r7, #4]
 8008836:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800883a:	e09e      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	687a      	ldr	r2, [r7, #4]
 8008840:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 8008844:	e099      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	687a      	ldr	r2, [r7, #4]
 800884a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800884e:	e094      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8008858:	e08f      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 8008862:	e08a      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800886c:	e085      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 8008876:	e080      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 8008880:	e07b      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800888a:	e076      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8008894:	e071      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	687a      	ldr	r2, [r7, #4]
 800889a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800889e:	e06c      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 80088a8:	e067      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80088aa:	2301      	movs	r3, #1
 80088ac:	75fb      	strb	r3, [r7, #23]
        break;
 80088ae:	e064      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d15c      	bne.n	8008976 <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 80088bc:	7afb      	ldrb	r3, [r7, #11]
 80088be:	2b0d      	cmp	r3, #13
 80088c0:	d856      	bhi.n	8008970 <HAL_TIM_RegisterCallback+0x274>
 80088c2:	a201      	add	r2, pc, #4	; (adr r2, 80088c8 <HAL_TIM_RegisterCallback+0x1cc>)
 80088c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c8:	08008901 	.word	0x08008901
 80088cc:	08008909 	.word	0x08008909
 80088d0:	08008911 	.word	0x08008911
 80088d4:	08008919 	.word	0x08008919
 80088d8:	08008921 	.word	0x08008921
 80088dc:	08008929 	.word	0x08008929
 80088e0:	08008931 	.word	0x08008931
 80088e4:	08008939 	.word	0x08008939
 80088e8:	08008941 	.word	0x08008941
 80088ec:	08008949 	.word	0x08008949
 80088f0:	08008951 	.word	0x08008951
 80088f4:	08008959 	.word	0x08008959
 80088f8:	08008961 	.word	0x08008961
 80088fc:	08008969 	.word	0x08008969
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8008906:	e038      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800890e:	e034      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8008916:	e030      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800891e:	e02c      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8008926:	e028      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	687a      	ldr	r2, [r7, #4]
 800892c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800892e:	e024      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8008936:	e020      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800893e:	e01c      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8008946:	e018      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	687a      	ldr	r2, [r7, #4]
 800894c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800894e:	e014      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	687a      	ldr	r2, [r7, #4]
 8008954:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008956:	e010      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800895e:	e00c      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8008966:	e008      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800896e:	e004      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008970:	2301      	movs	r3, #1
 8008972:	75fb      	strb	r3, [r7, #23]
        break;
 8008974:	e001      	b.n	800897a <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008982:	7dfb      	ldrb	r3, [r7, #23]
}
 8008984:	4618      	mov	r0, r3
 8008986:	371c      	adds	r7, #28
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008990:	b480      	push	{r7}
 8008992:	b085      	sub	sp, #20
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	4a34      	ldr	r2, [pc, #208]	; (8008a74 <TIM_Base_SetConfig+0xe4>)
 80089a4:	4293      	cmp	r3, r2
 80089a6:	d00f      	beq.n	80089c8 <TIM_Base_SetConfig+0x38>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089ae:	d00b      	beq.n	80089c8 <TIM_Base_SetConfig+0x38>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	4a31      	ldr	r2, [pc, #196]	; (8008a78 <TIM_Base_SetConfig+0xe8>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d007      	beq.n	80089c8 <TIM_Base_SetConfig+0x38>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	4a30      	ldr	r2, [pc, #192]	; (8008a7c <TIM_Base_SetConfig+0xec>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d003      	beq.n	80089c8 <TIM_Base_SetConfig+0x38>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a2f      	ldr	r2, [pc, #188]	; (8008a80 <TIM_Base_SetConfig+0xf0>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d108      	bne.n	80089da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	68fa      	ldr	r2, [r7, #12]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a25      	ldr	r2, [pc, #148]	; (8008a74 <TIM_Base_SetConfig+0xe4>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d01b      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089e8:	d017      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a22      	ldr	r2, [pc, #136]	; (8008a78 <TIM_Base_SetConfig+0xe8>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d013      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a21      	ldr	r2, [pc, #132]	; (8008a7c <TIM_Base_SetConfig+0xec>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d00f      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a20      	ldr	r2, [pc, #128]	; (8008a80 <TIM_Base_SetConfig+0xf0>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d00b      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a1f      	ldr	r2, [pc, #124]	; (8008a84 <TIM_Base_SetConfig+0xf4>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d007      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a1e      	ldr	r2, [pc, #120]	; (8008a88 <TIM_Base_SetConfig+0xf8>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d003      	beq.n	8008a1a <TIM_Base_SetConfig+0x8a>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	4a1d      	ldr	r2, [pc, #116]	; (8008a8c <TIM_Base_SetConfig+0xfc>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d108      	bne.n	8008a2c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a32:	683b      	ldr	r3, [r7, #0]
 8008a34:	695b      	ldr	r3, [r3, #20]
 8008a36:	4313      	orrs	r3, r2
 8008a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	68fa      	ldr	r2, [r7, #12]
 8008a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a08      	ldr	r2, [pc, #32]	; (8008a74 <TIM_Base_SetConfig+0xe4>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d103      	bne.n	8008a60 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	691a      	ldr	r2, [r3, #16]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	615a      	str	r2, [r3, #20]
}
 8008a66:	bf00      	nop
 8008a68:	3714      	adds	r7, #20
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a70:	4770      	bx	lr
 8008a72:	bf00      	nop
 8008a74:	40010000 	.word	0x40010000
 8008a78:	40000400 	.word	0x40000400
 8008a7c:	40000800 	.word	0x40000800
 8008a80:	40000c00 	.word	0x40000c00
 8008a84:	40014000 	.word	0x40014000
 8008a88:	40014400 	.word	0x40014400
 8008a8c:	40014800 	.word	0x40014800

08008a90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b087      	sub	sp, #28
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a1b      	ldr	r3, [r3, #32]
 8008a9e:	f023 0201 	bic.w	r2, r3, #1
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6a1b      	ldr	r3, [r3, #32]
 8008aaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	699b      	ldr	r3, [r3, #24]
 8008ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f023 0303 	bic.w	r3, r3, #3
 8008ac6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	68fa      	ldr	r2, [r7, #12]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	f023 0302 	bic.w	r3, r3, #2
 8008ad8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	697a      	ldr	r2, [r7, #20]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	4a1c      	ldr	r2, [pc, #112]	; (8008b58 <TIM_OC1_SetConfig+0xc8>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d10c      	bne.n	8008b06 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	f023 0308 	bic.w	r3, r3, #8
 8008af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	68db      	ldr	r3, [r3, #12]
 8008af8:	697a      	ldr	r2, [r7, #20]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008afe:	697b      	ldr	r3, [r7, #20]
 8008b00:	f023 0304 	bic.w	r3, r3, #4
 8008b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4a13      	ldr	r2, [pc, #76]	; (8008b58 <TIM_OC1_SetConfig+0xc8>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d111      	bne.n	8008b32 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	4313      	orrs	r3, r2
 8008b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	699b      	ldr	r3, [r3, #24]
 8008b2c:	693a      	ldr	r2, [r7, #16]
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	693a      	ldr	r2, [r7, #16]
 8008b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	68fa      	ldr	r2, [r7, #12]
 8008b3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	685a      	ldr	r2, [r3, #4]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	697a      	ldr	r2, [r7, #20]
 8008b4a:	621a      	str	r2, [r3, #32]
}
 8008b4c:	bf00      	nop
 8008b4e:	371c      	adds	r7, #28
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr
 8008b58:	40010000 	.word	0x40010000

08008b5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b087      	sub	sp, #28
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a1b      	ldr	r3, [r3, #32]
 8008b6a:	f023 0210 	bic.w	r2, r3, #16
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	699b      	ldr	r3, [r3, #24]
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	021b      	lsls	r3, r3, #8
 8008b9a:	68fa      	ldr	r2, [r7, #12]
 8008b9c:	4313      	orrs	r3, r2
 8008b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	f023 0320 	bic.w	r3, r3, #32
 8008ba6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	4a1e      	ldr	r2, [pc, #120]	; (8008c30 <TIM_OC2_SetConfig+0xd4>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d10d      	bne.n	8008bd8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bbc:	697b      	ldr	r3, [r7, #20]
 8008bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	011b      	lsls	r3, r3, #4
 8008bca:	697a      	ldr	r2, [r7, #20]
 8008bcc:	4313      	orrs	r3, r2
 8008bce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bd0:	697b      	ldr	r3, [r7, #20]
 8008bd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bd6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a15      	ldr	r2, [pc, #84]	; (8008c30 <TIM_OC2_SetConfig+0xd4>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d113      	bne.n	8008c08 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008be6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008bee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	695b      	ldr	r3, [r3, #20]
 8008bf4:	009b      	lsls	r3, r3, #2
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	699b      	ldr	r3, [r3, #24]
 8008c00:	009b      	lsls	r3, r3, #2
 8008c02:	693a      	ldr	r2, [r7, #16]
 8008c04:	4313      	orrs	r3, r2
 8008c06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	693a      	ldr	r2, [r7, #16]
 8008c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	685a      	ldr	r2, [r3, #4]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	697a      	ldr	r2, [r7, #20]
 8008c20:	621a      	str	r2, [r3, #32]
}
 8008c22:	bf00      	nop
 8008c24:	371c      	adds	r7, #28
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	40010000 	.word	0x40010000

08008c34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b087      	sub	sp, #28
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a1b      	ldr	r3, [r3, #32]
 8008c4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	69db      	ldr	r3, [r3, #28]
 8008c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	f023 0303 	bic.w	r3, r3, #3
 8008c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	68fa      	ldr	r2, [r7, #12]
 8008c72:	4313      	orrs	r3, r2
 8008c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	021b      	lsls	r3, r3, #8
 8008c84:	697a      	ldr	r2, [r7, #20]
 8008c86:	4313      	orrs	r3, r2
 8008c88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	4a1d      	ldr	r2, [pc, #116]	; (8008d04 <TIM_OC3_SetConfig+0xd0>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d10d      	bne.n	8008cae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	68db      	ldr	r3, [r3, #12]
 8008c9e:	021b      	lsls	r3, r3, #8
 8008ca0:	697a      	ldr	r2, [r7, #20]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	4a14      	ldr	r2, [pc, #80]	; (8008d04 <TIM_OC3_SetConfig+0xd0>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d113      	bne.n	8008cde <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	011b      	lsls	r3, r3, #4
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	4313      	orrs	r3, r2
 8008cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	699b      	ldr	r3, [r3, #24]
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	693a      	ldr	r2, [r7, #16]
 8008ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	68fa      	ldr	r2, [r7, #12]
 8008ce8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	685a      	ldr	r2, [r3, #4]
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	697a      	ldr	r2, [r7, #20]
 8008cf6:	621a      	str	r2, [r3, #32]
}
 8008cf8:	bf00      	nop
 8008cfa:	371c      	adds	r7, #28
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d02:	4770      	bx	lr
 8008d04:	40010000 	.word	0x40010000

08008d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b087      	sub	sp, #28
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	6a1b      	ldr	r3, [r3, #32]
 8008d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6a1b      	ldr	r3, [r3, #32]
 8008d22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	69db      	ldr	r3, [r3, #28]
 8008d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	021b      	lsls	r3, r3, #8
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	4313      	orrs	r3, r2
 8008d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008d52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	031b      	lsls	r3, r3, #12
 8008d5a:	693a      	ldr	r2, [r7, #16]
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a10      	ldr	r2, [pc, #64]	; (8008da4 <TIM_OC4_SetConfig+0x9c>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d109      	bne.n	8008d7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	695b      	ldr	r3, [r3, #20]
 8008d74:	019b      	lsls	r3, r3, #6
 8008d76:	697a      	ldr	r2, [r7, #20]
 8008d78:	4313      	orrs	r3, r2
 8008d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	697a      	ldr	r2, [r7, #20]
 8008d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	68fa      	ldr	r2, [r7, #12]
 8008d86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	685a      	ldr	r2, [r3, #4]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	693a      	ldr	r2, [r7, #16]
 8008d94:	621a      	str	r2, [r3, #32]
}
 8008d96:	bf00      	nop
 8008d98:	371c      	adds	r7, #28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	40010000 	.word	0x40010000

08008da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	6a1b      	ldr	r3, [r3, #32]
 8008db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	f023 0201 	bic.w	r2, r3, #1
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008dcc:	693b      	ldr	r3, [r7, #16]
 8008dce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	011b      	lsls	r3, r3, #4
 8008dd8:	693a      	ldr	r2, [r7, #16]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	f023 030a 	bic.w	r3, r3, #10
 8008de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008de6:	697a      	ldr	r2, [r7, #20]
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	621a      	str	r2, [r3, #32]
}
 8008dfa:	bf00      	nop
 8008dfc:	371c      	adds	r7, #28
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr

08008e06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e06:	b480      	push	{r7}
 8008e08:	b087      	sub	sp, #28
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	60f8      	str	r0, [r7, #12]
 8008e0e:	60b9      	str	r1, [r7, #8]
 8008e10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6a1b      	ldr	r3, [r3, #32]
 8008e16:	f023 0210 	bic.w	r2, r3, #16
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	6a1b      	ldr	r3, [r3, #32]
 8008e28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	031b      	lsls	r3, r3, #12
 8008e36:	697a      	ldr	r2, [r7, #20]
 8008e38:	4313      	orrs	r3, r2
 8008e3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	011b      	lsls	r3, r3, #4
 8008e48:	693a      	ldr	r2, [r7, #16]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	697a      	ldr	r2, [r7, #20]
 8008e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	693a      	ldr	r2, [r7, #16]
 8008e58:	621a      	str	r2, [r3, #32]
}
 8008e5a:	bf00      	nop
 8008e5c:	371c      	adds	r7, #28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr

08008e66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e66:	b480      	push	{r7}
 8008e68:	b085      	sub	sp, #20
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
 8008e6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	689b      	ldr	r3, [r3, #8]
 8008e74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e7e:	683a      	ldr	r2, [r7, #0]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	f043 0307 	orr.w	r3, r3, #7
 8008e88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	609a      	str	r2, [r3, #8]
}
 8008e90:	bf00      	nop
 8008e92:	3714      	adds	r7, #20
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b087      	sub	sp, #28
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008eb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	021a      	lsls	r2, r3, #8
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	431a      	orrs	r2, r3
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	697a      	ldr	r2, [r7, #20]
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	697a      	ldr	r2, [r7, #20]
 8008ece:	609a      	str	r2, [r3, #8]
}
 8008ed0:	bf00      	nop
 8008ed2:	371c      	adds	r7, #28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eda:	4770      	bx	lr

08008edc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b087      	sub	sp, #28
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ee8:	68bb      	ldr	r3, [r7, #8]
 8008eea:	f003 031f 	and.w	r3, r3, #31
 8008eee:	2201      	movs	r2, #1
 8008ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6a1a      	ldr	r2, [r3, #32]
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	43db      	mvns	r3, r3
 8008efe:	401a      	ands	r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	6a1a      	ldr	r2, [r3, #32]
 8008f08:	68bb      	ldr	r3, [r7, #8]
 8008f0a:	f003 031f 	and.w	r3, r3, #31
 8008f0e:	6879      	ldr	r1, [r7, #4]
 8008f10:	fa01 f303 	lsl.w	r3, r1, r3
 8008f14:	431a      	orrs	r2, r3
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	621a      	str	r2, [r3, #32]
}
 8008f1a:	bf00      	nop
 8008f1c:	371c      	adds	r7, #28
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
	...

08008f28 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	4a1c      	ldr	r2, [pc, #112]	; (8008fa4 <TIM_ResetCallback+0x7c>)
 8008f34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	4a1b      	ldr	r2, [pc, #108]	; (8008fa8 <TIM_ResetCallback+0x80>)
 8008f3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	4a1a      	ldr	r2, [pc, #104]	; (8008fac <TIM_ResetCallback+0x84>)
 8008f44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4a19      	ldr	r2, [pc, #100]	; (8008fb0 <TIM_ResetCallback+0x88>)
 8008f4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	4a18      	ldr	r2, [pc, #96]	; (8008fb4 <TIM_ResetCallback+0x8c>)
 8008f54:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	4a17      	ldr	r2, [pc, #92]	; (8008fb8 <TIM_ResetCallback+0x90>)
 8008f5c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	4a16      	ldr	r2, [pc, #88]	; (8008fbc <TIM_ResetCallback+0x94>)
 8008f64:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	4a15      	ldr	r2, [pc, #84]	; (8008fc0 <TIM_ResetCallback+0x98>)
 8008f6c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	4a14      	ldr	r2, [pc, #80]	; (8008fc4 <TIM_ResetCallback+0x9c>)
 8008f74:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	4a13      	ldr	r2, [pc, #76]	; (8008fc8 <TIM_ResetCallback+0xa0>)
 8008f7c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a12      	ldr	r2, [pc, #72]	; (8008fcc <TIM_ResetCallback+0xa4>)
 8008f84:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a11      	ldr	r2, [pc, #68]	; (8008fd0 <TIM_ResetCallback+0xa8>)
 8008f8c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	4a10      	ldr	r2, [pc, #64]	; (8008fd4 <TIM_ResetCallback+0xac>)
 8008f94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8008f98:	bf00      	nop
 8008f9a:	370c      	adds	r7, #12
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr
 8008fa4:	080035e5 	.word	0x080035e5
 8008fa8:	08008647 	.word	0x08008647
 8008fac:	080086bf 	.word	0x080086bf
 8008fb0:	080086d3 	.word	0x080086d3
 8008fb4:	0800866f 	.word	0x0800866f
 8008fb8:	08008683 	.word	0x08008683
 8008fbc:	0800865b 	.word	0x0800865b
 8008fc0:	08008697 	.word	0x08008697
 8008fc4:	080086ab 	.word	0x080086ab
 8008fc8:	080086e7 	.word	0x080086e7
 8008fcc:	08009159 	.word	0x08009159
 8008fd0:	0800916d 	.word	0x0800916d
 8008fd4:	08009181 	.word	0x08009181

08008fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d101      	bne.n	8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fec:	2302      	movs	r3, #2
 8008fee:	e050      	b.n	8009092 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009016:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	4313      	orrs	r3, r2
 8009020:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a1c      	ldr	r2, [pc, #112]	; (80090a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d018      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800903c:	d013      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a18      	ldr	r2, [pc, #96]	; (80090a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d00e      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a16      	ldr	r2, [pc, #88]	; (80090a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d009      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a15      	ldr	r2, [pc, #84]	; (80090ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d004      	beq.n	8009066 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a13      	ldr	r2, [pc, #76]	; (80090b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d10c      	bne.n	8009080 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009066:	68bb      	ldr	r3, [r7, #8]
 8009068:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800906c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	685b      	ldr	r3, [r3, #4]
 8009072:	68ba      	ldr	r2, [r7, #8]
 8009074:	4313      	orrs	r3, r2
 8009076:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	2201      	movs	r2, #1
 8009084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	3714      	adds	r7, #20
 8009096:	46bd      	mov	sp, r7
 8009098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909c:	4770      	bx	lr
 800909e:	bf00      	nop
 80090a0:	40010000 	.word	0x40010000
 80090a4:	40000400 	.word	0x40000400
 80090a8:	40000800 	.word	0x40000800
 80090ac:	40000c00 	.word	0x40000c00
 80090b0:	40014000 	.word	0x40014000

080090b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b085      	sub	sp, #20
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80090be:	2300      	movs	r3, #0
 80090c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090c8:	2b01      	cmp	r3, #1
 80090ca:	d101      	bne.n	80090d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80090cc:	2302      	movs	r3, #2
 80090ce:	e03d      	b.n	800914c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	68db      	ldr	r3, [r3, #12]
 80090e2:	4313      	orrs	r3, r2
 80090e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	685b      	ldr	r3, [r3, #4]
 80090fe:	4313      	orrs	r3, r2
 8009100:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	4313      	orrs	r3, r2
 800910e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	4313      	orrs	r3, r2
 800911c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	695b      	ldr	r3, [r3, #20]
 8009128:	4313      	orrs	r3, r2
 800912a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	69db      	ldr	r3, [r3, #28]
 8009136:	4313      	orrs	r3, r2
 8009138:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	68fa      	ldr	r2, [r7, #12]
 8009140:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800914a:	2300      	movs	r3, #0
}
 800914c:	4618      	mov	r0, r3
 800914e:	3714      	adds	r7, #20
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009158:	b480      	push	{r7}
 800915a:	b083      	sub	sp, #12
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009160:	bf00      	nop
 8009162:	370c      	adds	r7, #12
 8009164:	46bd      	mov	sp, r7
 8009166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916a:	4770      	bx	lr

0800916c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8009174:	bf00      	nop
 8009176:	370c      	adds	r7, #12
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr

08009180 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009180:	b480      	push	{r7}
 8009182:	b083      	sub	sp, #12
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009188:	bf00      	nop
 800918a:	370c      	adds	r7, #12
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b082      	sub	sp, #8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d101      	bne.n	80091a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e04a      	b.n	800923c <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091ac:	b2db      	uxtb	r3, r3
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d111      	bne.n	80091d6 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 fd2c 	bl	8009c18 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d102      	bne.n	80091ce <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	4a1e      	ldr	r2, [pc, #120]	; (8009244 <HAL_UART_Init+0xb0>)
 80091cc:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80091d2:	6878      	ldr	r0, [r7, #4]
 80091d4:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2224      	movs	r2, #36	; 0x24
 80091da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	68da      	ldr	r2, [r3, #12]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80091ec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 fff6 	bl	800a1e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	691a      	ldr	r2, [r3, #16]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009202:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	695a      	ldr	r2, [r3, #20]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009212:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	68da      	ldr	r2, [r3, #12]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009222:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2220      	movs	r2, #32
 800922e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2220      	movs	r2, #32
 8009236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	080046ad 	.word	0x080046ad

08009248 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8009248:	b480      	push	{r7}
 800924a:	b087      	sub	sp, #28
 800924c:	af00      	add	r7, sp, #0
 800924e:	60f8      	str	r0, [r7, #12]
 8009250:	460b      	mov	r3, r1
 8009252:	607a      	str	r2, [r7, #4]
 8009254:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8009256:	2300      	movs	r3, #0
 8009258:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d107      	bne.n	8009270 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009264:	f043 0220 	orr.w	r2, r3, #32
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800926c:	2301      	movs	r3, #1
 800926e:	e08c      	b.n	800938a <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009276:	2b01      	cmp	r3, #1
 8009278:	d101      	bne.n	800927e <HAL_UART_RegisterCallback+0x36>
 800927a:	2302      	movs	r3, #2
 800927c:	e085      	b.n	800938a <HAL_UART_RegisterCallback+0x142>
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2201      	movs	r2, #1
 8009282:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b20      	cmp	r3, #32
 8009290:	d151      	bne.n	8009336 <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8009292:	7afb      	ldrb	r3, [r7, #11]
 8009294:	2b0c      	cmp	r3, #12
 8009296:	d845      	bhi.n	8009324 <HAL_UART_RegisterCallback+0xdc>
 8009298:	a201      	add	r2, pc, #4	; (adr r2, 80092a0 <HAL_UART_RegisterCallback+0x58>)
 800929a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800929e:	bf00      	nop
 80092a0:	080092d5 	.word	0x080092d5
 80092a4:	080092dd 	.word	0x080092dd
 80092a8:	080092e5 	.word	0x080092e5
 80092ac:	080092ed 	.word	0x080092ed
 80092b0:	080092f5 	.word	0x080092f5
 80092b4:	080092fd 	.word	0x080092fd
 80092b8:	08009305 	.word	0x08009305
 80092bc:	0800930d 	.word	0x0800930d
 80092c0:	08009325 	.word	0x08009325
 80092c4:	08009325 	.word	0x08009325
 80092c8:	08009325 	.word	0x08009325
 80092cc:	08009315 	.word	0x08009315
 80092d0:	0800931d 	.word	0x0800931d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 80092da:	e051      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80092e2:	e04d      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80092ea:	e049      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	687a      	ldr	r2, [r7, #4]
 80092f0:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80092f2:	e045      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80092fa:	e041      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8009302:	e03d      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800930a:	e039      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8009312:	e035      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800931a:	e031      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	687a      	ldr	r2, [r7, #4]
 8009320:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8009322:	e02d      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009328:	f043 0220 	orr.w	r2, r3, #32
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	75fb      	strb	r3, [r7, #23]
        break;
 8009334:	e024      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800933c:	b2db      	uxtb	r3, r3
 800933e:	2b00      	cmp	r3, #0
 8009340:	d116      	bne.n	8009370 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8009342:	7afb      	ldrb	r3, [r7, #11]
 8009344:	2b0b      	cmp	r3, #11
 8009346:	d002      	beq.n	800934e <HAL_UART_RegisterCallback+0x106>
 8009348:	2b0c      	cmp	r3, #12
 800934a:	d004      	beq.n	8009356 <HAL_UART_RegisterCallback+0x10e>
 800934c:	e007      	b.n	800935e <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8009354:	e014      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800935c:	e010      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009362:	f043 0220 	orr.w	r2, r3, #32
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800936a:	2301      	movs	r3, #1
 800936c:	75fb      	strb	r3, [r7, #23]
        break;
 800936e:	e007      	b.n	8009380 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009374:	f043 0220 	orr.w	r2, r3, #32
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2200      	movs	r2, #0
 8009384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009388:	7dfb      	ldrb	r3, [r7, #23]
}
 800938a:	4618      	mov	r0, r3
 800938c:	371c      	adds	r7, #28
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr
 8009396:	bf00      	nop

08009398 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	4613      	mov	r3, r2
 80093a4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80093ac:	b2db      	uxtb	r3, r3
 80093ae:	2b20      	cmp	r3, #32
 80093b0:	d11d      	bne.n	80093ee <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d002      	beq.n	80093be <HAL_UART_Receive_IT+0x26>
 80093b8:	88fb      	ldrh	r3, [r7, #6]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d101      	bne.n	80093c2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80093be:	2301      	movs	r3, #1
 80093c0:	e016      	b.n	80093f0 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d101      	bne.n	80093d0 <HAL_UART_Receive_IT+0x38>
 80093cc:	2302      	movs	r3, #2
 80093ce:	e00f      	b.n	80093f0 <HAL_UART_Receive_IT+0x58>
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2200      	movs	r2, #0
 80093dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80093de:	88fb      	ldrh	r3, [r7, #6]
 80093e0:	461a      	mov	r2, r3
 80093e2:	68b9      	ldr	r1, [r7, #8]
 80093e4:	68f8      	ldr	r0, [r7, #12]
 80093e6:	f000 fcf7 	bl	8009dd8 <UART_Start_Receive_IT>
 80093ea:	4603      	mov	r3, r0
 80093ec:	e000      	b.n	80093f0 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80093ee:	2302      	movs	r3, #2
  }
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b08c      	sub	sp, #48	; 0x30
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	4613      	mov	r3, r2
 8009404:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800940c:	b2db      	uxtb	r3, r3
 800940e:	2b20      	cmp	r3, #32
 8009410:	d165      	bne.n	80094de <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d002      	beq.n	800941e <HAL_UART_Transmit_DMA+0x26>
 8009418:	88fb      	ldrh	r3, [r7, #6]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d101      	bne.n	8009422 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800941e:	2301      	movs	r3, #1
 8009420:	e05e      	b.n	80094e0 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009428:	2b01      	cmp	r3, #1
 800942a:	d101      	bne.n	8009430 <HAL_UART_Transmit_DMA+0x38>
 800942c:	2302      	movs	r3, #2
 800942e:	e057      	b.n	80094e0 <HAL_UART_Transmit_DMA+0xe8>
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2201      	movs	r2, #1
 8009434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009438:	68ba      	ldr	r2, [r7, #8]
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	88fa      	ldrh	r2, [r7, #6]
 8009442:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	88fa      	ldrh	r2, [r7, #6]
 8009448:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2200      	movs	r2, #0
 800944e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2221      	movs	r2, #33	; 0x21
 8009454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800945c:	4a22      	ldr	r2, [pc, #136]	; (80094e8 <HAL_UART_Transmit_DMA+0xf0>)
 800945e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009464:	4a21      	ldr	r2, [pc, #132]	; (80094ec <HAL_UART_Transmit_DMA+0xf4>)
 8009466:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800946c:	4a20      	ldr	r2, [pc, #128]	; (80094f0 <HAL_UART_Transmit_DMA+0xf8>)
 800946e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009474:	2200      	movs	r2, #0
 8009476:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8009478:	f107 0308 	add.w	r3, r7, #8
 800947c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009482:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009484:	6819      	ldr	r1, [r3, #0]
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	3304      	adds	r3, #4
 800948c:	461a      	mov	r2, r3
 800948e:	88fb      	ldrh	r3, [r7, #6]
 8009490:	f7fb fcd6 	bl	8004e40 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800949c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	3314      	adds	r3, #20
 80094ac:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ae:	69bb      	ldr	r3, [r7, #24]
 80094b0:	e853 3f00 	ldrex	r3, [r3]
 80094b4:	617b      	str	r3, [r7, #20]
   return(result);
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	3314      	adds	r3, #20
 80094c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094c6:	627a      	str	r2, [r7, #36]	; 0x24
 80094c8:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ca:	6a39      	ldr	r1, [r7, #32]
 80094cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094ce:	e841 2300 	strex	r3, r2, [r1]
 80094d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d1e5      	bne.n	80094a6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80094da:	2300      	movs	r3, #0
 80094dc:	e000      	b.n	80094e0 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80094de:	2302      	movs	r3, #2
  }
}
 80094e0:	4618      	mov	r0, r3
 80094e2:	3730      	adds	r7, #48	; 0x30
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}
 80094e8:	08009c89 	.word	0x08009c89
 80094ec:	08009d25 	.word	0x08009d25
 80094f0:	08009d43 	.word	0x08009d43

080094f4 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b09a      	sub	sp, #104	; 0x68
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	330c      	adds	r3, #12
 8009502:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009504:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009506:	e853 3f00 	ldrex	r3, [r3]
 800950a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800950c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800950e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009512:	667b      	str	r3, [r7, #100]	; 0x64
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	330c      	adds	r3, #12
 800951a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800951c:	657a      	str	r2, [r7, #84]	; 0x54
 800951e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009520:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009522:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009524:	e841 2300 	strex	r3, r2, [r1]
 8009528:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800952a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e5      	bne.n	80094fc <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	3314      	adds	r3, #20
 8009536:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800953a:	e853 3f00 	ldrex	r3, [r3]
 800953e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009542:	f023 0301 	bic.w	r3, r3, #1
 8009546:	663b      	str	r3, [r7, #96]	; 0x60
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	3314      	adds	r3, #20
 800954e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009550:	643a      	str	r2, [r7, #64]	; 0x40
 8009552:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009554:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009556:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009558:	e841 2300 	strex	r3, r2, [r1]
 800955c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800955e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009560:	2b00      	cmp	r3, #0
 8009562:	d1e5      	bne.n	8009530 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009568:	2b01      	cmp	r3, #1
 800956a:	d119      	bne.n	80095a0 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	330c      	adds	r3, #12
 8009572:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	e853 3f00 	ldrex	r3, [r3]
 800957a:	61fb      	str	r3, [r7, #28]
   return(result);
 800957c:	69fb      	ldr	r3, [r7, #28]
 800957e:	f023 0310 	bic.w	r3, r3, #16
 8009582:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	330c      	adds	r3, #12
 800958a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800958c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800958e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009590:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009592:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009594:	e841 2300 	strex	r3, r2, [r1]
 8009598:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800959a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800959c:	2b00      	cmp	r3, #0
 800959e:	d1e5      	bne.n	800956c <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	695b      	ldr	r3, [r3, #20]
 80095a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095aa:	2b40      	cmp	r3, #64	; 0x40
 80095ac:	d136      	bne.n	800961c <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	3314      	adds	r3, #20
 80095b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	e853 3f00 	ldrex	r3, [r3]
 80095bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	3314      	adds	r3, #20
 80095cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80095ce:	61ba      	str	r2, [r7, #24]
 80095d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d2:	6979      	ldr	r1, [r7, #20]
 80095d4:	69ba      	ldr	r2, [r7, #24]
 80095d6:	e841 2300 	strex	r3, r2, [r1]
 80095da:	613b      	str	r3, [r7, #16]
   return(result);
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d1e5      	bne.n	80095ae <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d018      	beq.n	800961c <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ee:	2200      	movs	r2, #0
 80095f0:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7fb fc7a 	bl	8004ef0 <HAL_DMA_Abort>
 80095fc:	4603      	mov	r3, r0
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00c      	beq.n	800961c <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009606:	4618      	mov	r0, r3
 8009608:	f7fb fe8e 	bl	8005328 <HAL_DMA_GetError>
 800960c:	4603      	mov	r3, r0
 800960e:	2b20      	cmp	r3, #32
 8009610:	d104      	bne.n	800961c <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2210      	movs	r2, #16
 8009616:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 8009618:	2303      	movs	r3, #3
 800961a:	e00a      	b.n	8009632 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2220      	movs	r2, #32
 8009626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8009630:	2300      	movs	r3, #0
}
 8009632:	4618      	mov	r0, r3
 8009634:	3768      	adds	r7, #104	; 0x68
 8009636:	46bd      	mov	sp, r7
 8009638:	bd80      	pop	{r7, pc}
	...

0800963c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b0ba      	sub	sp, #232	; 0xe8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	68db      	ldr	r3, [r3, #12]
 8009654:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	695b      	ldr	r3, [r3, #20]
 800965e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009662:	2300      	movs	r3, #0
 8009664:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009668:	2300      	movs	r3, #0
 800966a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800966e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009672:	f003 030f 	and.w	r3, r3, #15
 8009676:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800967a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800967e:	2b00      	cmp	r3, #0
 8009680:	d10f      	bne.n	80096a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009686:	f003 0320 	and.w	r3, r3, #32
 800968a:	2b00      	cmp	r3, #0
 800968c:	d009      	beq.n	80096a2 <HAL_UART_IRQHandler+0x66>
 800968e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009692:	f003 0320 	and.w	r3, r3, #32
 8009696:	2b00      	cmp	r3, #0
 8009698:	d003      	beq.n	80096a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 fce3 	bl	800a066 <UART_Receive_IT>
      return;
 80096a0:	e25b      	b.n	8009b5a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80096a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	f000 80e1 	beq.w	800986e <HAL_UART_IRQHandler+0x232>
 80096ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096b0:	f003 0301 	and.w	r3, r3, #1
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d106      	bne.n	80096c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80096b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	f000 80d4 	beq.w	800986e <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80096c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096ca:	f003 0301 	and.w	r3, r3, #1
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00b      	beq.n	80096ea <HAL_UART_IRQHandler+0xae>
 80096d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d005      	beq.n	80096ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096e2:	f043 0201 	orr.w	r2, r3, #1
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80096ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096ee:	f003 0304 	and.w	r3, r3, #4
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00b      	beq.n	800970e <HAL_UART_IRQHandler+0xd2>
 80096f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096fa:	f003 0301 	and.w	r3, r3, #1
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d005      	beq.n	800970e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009706:	f043 0202 	orr.w	r2, r3, #2
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800970e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009712:	f003 0302 	and.w	r3, r3, #2
 8009716:	2b00      	cmp	r3, #0
 8009718:	d00b      	beq.n	8009732 <HAL_UART_IRQHandler+0xf6>
 800971a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800971e:	f003 0301 	and.w	r3, r3, #1
 8009722:	2b00      	cmp	r3, #0
 8009724:	d005      	beq.n	8009732 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800972a:	f043 0204 	orr.w	r2, r3, #4
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009736:	f003 0308 	and.w	r3, r3, #8
 800973a:	2b00      	cmp	r3, #0
 800973c:	d011      	beq.n	8009762 <HAL_UART_IRQHandler+0x126>
 800973e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009742:	f003 0320 	and.w	r3, r3, #32
 8009746:	2b00      	cmp	r3, #0
 8009748:	d105      	bne.n	8009756 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800974a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800974e:	f003 0301 	and.w	r3, r3, #1
 8009752:	2b00      	cmp	r3, #0
 8009754:	d005      	beq.n	8009762 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800975a:	f043 0208 	orr.w	r2, r3, #8
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009766:	2b00      	cmp	r3, #0
 8009768:	f000 81f2 	beq.w	8009b50 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800976c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009770:	f003 0320 	and.w	r3, r3, #32
 8009774:	2b00      	cmp	r3, #0
 8009776:	d008      	beq.n	800978a <HAL_UART_IRQHandler+0x14e>
 8009778:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800977c:	f003 0320 	and.w	r3, r3, #32
 8009780:	2b00      	cmp	r3, #0
 8009782:	d002      	beq.n	800978a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 fc6e 	bl	800a066 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	695b      	ldr	r3, [r3, #20]
 8009790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009794:	2b40      	cmp	r3, #64	; 0x40
 8009796:	bf0c      	ite	eq
 8009798:	2301      	moveq	r3, #1
 800979a:	2300      	movne	r3, #0
 800979c:	b2db      	uxtb	r3, r3
 800979e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097a6:	f003 0308 	and.w	r3, r3, #8
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d103      	bne.n	80097b6 <HAL_UART_IRQHandler+0x17a>
 80097ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d051      	beq.n	800985a <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f000 fb74 	bl	8009ea4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	695b      	ldr	r3, [r3, #20]
 80097c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097c6:	2b40      	cmp	r3, #64	; 0x40
 80097c8:	d142      	bne.n	8009850 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3314      	adds	r3, #20
 80097d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80097e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80097e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3314      	adds	r3, #20
 80097f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80097f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80097fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009802:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009806:	e841 2300 	strex	r3, r2, [r1]
 800980a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800980e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1d9      	bne.n	80097ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800981a:	2b00      	cmp	r3, #0
 800981c:	d013      	beq.n	8009846 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009822:	4a7f      	ldr	r2, [pc, #508]	; (8009a20 <HAL_UART_IRQHandler+0x3e4>)
 8009824:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800982a:	4618      	mov	r0, r3
 800982c:	f7fb fbd0 	bl	8004fd0 <HAL_DMA_Abort_IT>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d019      	beq.n	800986a <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800983a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009840:	4610      	mov	r0, r2
 8009842:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009844:	e011      	b.n	800986a <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800984e:	e00c      	b.n	800986a <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009858:	e007      	b.n	800986a <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2200      	movs	r2, #0
 8009866:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009868:	e172      	b.n	8009b50 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800986a:	bf00      	nop
    return;
 800986c:	e170      	b.n	8009b50 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009872:	2b01      	cmp	r3, #1
 8009874:	f040 814c 	bne.w	8009b10 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800987c:	f003 0310 	and.w	r3, r3, #16
 8009880:	2b00      	cmp	r3, #0
 8009882:	f000 8145 	beq.w	8009b10 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009886:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800988a:	f003 0310 	and.w	r3, r3, #16
 800988e:	2b00      	cmp	r3, #0
 8009890:	f000 813e 	beq.w	8009b10 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009894:	2300      	movs	r3, #0
 8009896:	60bb      	str	r3, [r7, #8]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	60bb      	str	r3, [r7, #8]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	685b      	ldr	r3, [r3, #4]
 80098a6:	60bb      	str	r3, [r7, #8]
 80098a8:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	695b      	ldr	r3, [r3, #20]
 80098b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098b4:	2b40      	cmp	r3, #64	; 0x40
 80098b6:	f040 80b5 	bne.w	8009a24 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	685b      	ldr	r3, [r3, #4]
 80098c2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80098c6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	f000 8142 	beq.w	8009b54 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80098d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098d8:	429a      	cmp	r2, r3
 80098da:	f080 813b 	bcs.w	8009b54 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098e4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098ea:	69db      	ldr	r3, [r3, #28]
 80098ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80098f0:	f000 8088 	beq.w	8009a04 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	330c      	adds	r3, #12
 80098fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009902:	e853 3f00 	ldrex	r3, [r3]
 8009906:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800990a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800990e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009912:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	330c      	adds	r3, #12
 800991c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009920:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009924:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009928:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800992c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009930:	e841 2300 	strex	r3, r2, [r1]
 8009934:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009938:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800993c:	2b00      	cmp	r3, #0
 800993e:	d1d9      	bne.n	80098f4 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	3314      	adds	r3, #20
 8009946:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009948:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800994a:	e853 3f00 	ldrex	r3, [r3]
 800994e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009950:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009952:	f023 0301 	bic.w	r3, r3, #1
 8009956:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	3314      	adds	r3, #20
 8009960:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009964:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009968:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800996a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800996c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009970:	e841 2300 	strex	r3, r2, [r1]
 8009974:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009976:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1e1      	bne.n	8009940 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	3314      	adds	r3, #20
 8009982:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009984:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009986:	e853 3f00 	ldrex	r3, [r3]
 800998a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800998c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800998e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009992:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	3314      	adds	r3, #20
 800999c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80099a0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80099a2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80099a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80099a8:	e841 2300 	strex	r3, r2, [r1]
 80099ac:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80099ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d1e3      	bne.n	800997c <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2220      	movs	r2, #32
 80099b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	330c      	adds	r3, #12
 80099c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099cc:	e853 3f00 	ldrex	r3, [r3]
 80099d0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80099d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099d4:	f023 0310 	bic.w	r3, r3, #16
 80099d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	330c      	adds	r3, #12
 80099e2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80099e6:	65ba      	str	r2, [r7, #88]	; 0x58
 80099e8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80099ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80099ee:	e841 2300 	strex	r3, r2, [r1]
 80099f2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80099f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1e3      	bne.n	80099c2 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7fb fa76 	bl	8004ef0 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8009a10:	b292      	uxth	r2, r2
 8009a12:	1a8a      	subs	r2, r1, r2
 8009a14:	b292      	uxth	r2, r2
 8009a16:	4611      	mov	r1, r2
 8009a18:	6878      	ldr	r0, [r7, #4]
 8009a1a:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a1c:	e09a      	b.n	8009b54 <HAL_UART_IRQHandler+0x518>
 8009a1e:	bf00      	nop
 8009a20:	08009f6b 	.word	0x08009f6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	1ad3      	subs	r3, r2, r3
 8009a30:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	f000 808c 	beq.w	8009b58 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009a40:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	f000 8087 	beq.w	8009b58 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	330c      	adds	r3, #12
 8009a50:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a54:	e853 3f00 	ldrex	r3, [r3]
 8009a58:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a5c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a60:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	330c      	adds	r3, #12
 8009a6a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009a6e:	647a      	str	r2, [r7, #68]	; 0x44
 8009a70:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a76:	e841 2300 	strex	r3, r2, [r1]
 8009a7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1e3      	bne.n	8009a4a <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	3314      	adds	r3, #20
 8009a88:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a8c:	e853 3f00 	ldrex	r3, [r3]
 8009a90:	623b      	str	r3, [r7, #32]
   return(result);
 8009a92:	6a3b      	ldr	r3, [r7, #32]
 8009a94:	f023 0301 	bic.w	r3, r3, #1
 8009a98:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	3314      	adds	r3, #20
 8009aa2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009aa6:	633a      	str	r2, [r7, #48]	; 0x30
 8009aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aaa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009aac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aae:	e841 2300 	strex	r3, r2, [r1]
 8009ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d1e3      	bne.n	8009a82 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	330c      	adds	r3, #12
 8009ace:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	e853 3f00 	ldrex	r3, [r3]
 8009ad6:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	f023 0310 	bic.w	r3, r3, #16
 8009ade:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	330c      	adds	r3, #12
 8009ae8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009aec:	61fa      	str	r2, [r7, #28]
 8009aee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009af0:	69b9      	ldr	r1, [r7, #24]
 8009af2:	69fa      	ldr	r2, [r7, #28]
 8009af4:	e841 2300 	strex	r3, r2, [r1]
 8009af8:	617b      	str	r3, [r7, #20]
   return(result);
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1e3      	bne.n	8009ac8 <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009b04:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 8009b08:	4611      	mov	r1, r2
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009b0e:	e023      	b.n	8009b58 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d009      	beq.n	8009b30 <HAL_UART_IRQHandler+0x4f4>
 8009b1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d003      	beq.n	8009b30 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f000 fa33 	bl	8009f94 <UART_Transmit_IT>
    return;
 8009b2e:	e014      	b.n	8009b5a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00e      	beq.n	8009b5a <HAL_UART_IRQHandler+0x51e>
 8009b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d008      	beq.n	8009b5a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 fa73 	bl	800a034 <UART_EndTransmit_IT>
    return;
 8009b4e:	e004      	b.n	8009b5a <HAL_UART_IRQHandler+0x51e>
    return;
 8009b50:	bf00      	nop
 8009b52:	e002      	b.n	8009b5a <HAL_UART_IRQHandler+0x51e>
      return;
 8009b54:	bf00      	nop
 8009b56:	e000      	b.n	8009b5a <HAL_UART_IRQHandler+0x51e>
      return;
 8009b58:	bf00      	nop
  }
}
 8009b5a:	37e8      	adds	r7, #232	; 0xe8
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009b74:	b480      	push	{r7}
 8009b76:	b083      	sub	sp, #12
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009b7c:	bf00      	nop
 8009b7e:	370c      	adds	r7, #12
 8009b80:	46bd      	mov	sp, r7
 8009b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b86:	4770      	bx	lr

08009b88 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b083      	sub	sp, #12
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009b90:	bf00      	nop
 8009b92:	370c      	adds	r7, #12
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b083      	sub	sp, #12
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009ba4:	bf00      	nop
 8009ba6:	370c      	adds	r7, #12
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr

08009bb0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009bb0:	b480      	push	{r7}
 8009bb2:	b083      	sub	sp, #12
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009bb8:	bf00      	nop
 8009bba:	370c      	adds	r7, #12
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b083      	sub	sp, #12
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009bcc:	bf00      	nop
 8009bce:	370c      	adds	r7, #12
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd6:	4770      	bx	lr

08009bd8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b083      	sub	sp, #12
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009be0:	bf00      	nop
 8009be2:	370c      	adds	r7, #12
 8009be4:	46bd      	mov	sp, r7
 8009be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bea:	4770      	bx	lr

08009bec <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b083      	sub	sp, #12
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009bf4:	bf00      	nop
 8009bf6:	370c      	adds	r7, #12
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr

08009c00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c00:	b480      	push	{r7}
 8009c02:	b083      	sub	sp, #12
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	460b      	mov	r3, r1
 8009c0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c0c:	bf00      	nop
 8009c0e:	370c      	adds	r7, #12
 8009c10:	46bd      	mov	sp, r7
 8009c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c16:	4770      	bx	lr

08009c18 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b083      	sub	sp, #12
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	4a10      	ldr	r2, [pc, #64]	; (8009c64 <UART_InitCallbacksToDefault+0x4c>)
 8009c24:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	4a0f      	ldr	r2, [pc, #60]	; (8009c68 <UART_InitCallbacksToDefault+0x50>)
 8009c2a:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	4a0f      	ldr	r2, [pc, #60]	; (8009c6c <UART_InitCallbacksToDefault+0x54>)
 8009c30:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	4a0e      	ldr	r2, [pc, #56]	; (8009c70 <UART_InitCallbacksToDefault+0x58>)
 8009c36:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a0e      	ldr	r2, [pc, #56]	; (8009c74 <UART_InitCallbacksToDefault+0x5c>)
 8009c3c:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	4a0d      	ldr	r2, [pc, #52]	; (8009c78 <UART_InitCallbacksToDefault+0x60>)
 8009c42:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	4a0d      	ldr	r2, [pc, #52]	; (8009c7c <UART_InitCallbacksToDefault+0x64>)
 8009c48:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a0c      	ldr	r2, [pc, #48]	; (8009c80 <UART_InitCallbacksToDefault+0x68>)
 8009c4e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	4a0c      	ldr	r2, [pc, #48]	; (8009c84 <UART_InitCallbacksToDefault+0x6c>)
 8009c54:	669a      	str	r2, [r3, #104]	; 0x68

}
 8009c56:	bf00      	nop
 8009c58:	370c      	adds	r7, #12
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop
 8009c64:	08009b75 	.word	0x08009b75
 8009c68:	08009b61 	.word	0x08009b61
 8009c6c:	08009b9d 	.word	0x08009b9d
 8009c70:	08009b89 	.word	0x08009b89
 8009c74:	08009bb1 	.word	0x08009bb1
 8009c78:	08009bc5 	.word	0x08009bc5
 8009c7c:	08009bd9 	.word	0x08009bd9
 8009c80:	08009bed 	.word	0x08009bed
 8009c84:	08009c01 	.word	0x08009c01

08009c88 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b090      	sub	sp, #64	; 0x40
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c94:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d137      	bne.n	8009d14 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009ca4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009caa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	3314      	adds	r3, #20
 8009cb0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cb4:	e853 3f00 	ldrex	r3, [r3]
 8009cb8:	623b      	str	r3, [r7, #32]
   return(result);
 8009cba:	6a3b      	ldr	r3, [r7, #32]
 8009cbc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cc0:	63bb      	str	r3, [r7, #56]	; 0x38
 8009cc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	3314      	adds	r3, #20
 8009cc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009cca:	633a      	str	r2, [r7, #48]	; 0x30
 8009ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009cd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cd2:	e841 2300 	strex	r3, r2, [r1]
 8009cd6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d1e5      	bne.n	8009caa <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	330c      	adds	r3, #12
 8009ce4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce6:	693b      	ldr	r3, [r7, #16]
 8009ce8:	e853 3f00 	ldrex	r3, [r3]
 8009cec:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cf4:	637b      	str	r3, [r7, #52]	; 0x34
 8009cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	330c      	adds	r3, #12
 8009cfc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cfe:	61fa      	str	r2, [r7, #28]
 8009d00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d02:	69b9      	ldr	r1, [r7, #24]
 8009d04:	69fa      	ldr	r2, [r7, #28]
 8009d06:	e841 2300 	strex	r3, r2, [r1]
 8009d0a:	617b      	str	r3, [r7, #20]
   return(result);
 8009d0c:	697b      	ldr	r3, [r7, #20]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d1e5      	bne.n	8009cde <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009d12:	e003      	b.n	8009d1c <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8009d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009d18:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009d1a:	4798      	blx	r3
}
 8009d1c:	bf00      	nop
 8009d1e:	3740      	adds	r7, #64	; 0x40
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bd80      	pop	{r7, pc}

08009d24 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d30:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009d36:	68f8      	ldr	r0, [r7, #12]
 8009d38:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d3a:	bf00      	nop
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}

08009d42 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009d42:	b580      	push	{r7, lr}
 8009d44:	b084      	sub	sp, #16
 8009d46:	af00      	add	r7, sp, #0
 8009d48:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d52:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009d54:	68bb      	ldr	r3, [r7, #8]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	695b      	ldr	r3, [r3, #20]
 8009d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d5e:	2b80      	cmp	r3, #128	; 0x80
 8009d60:	bf0c      	ite	eq
 8009d62:	2301      	moveq	r3, #1
 8009d64:	2300      	movne	r3, #0
 8009d66:	b2db      	uxtb	r3, r3
 8009d68:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009d6a:	68bb      	ldr	r3, [r7, #8]
 8009d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d70:	b2db      	uxtb	r3, r3
 8009d72:	2b21      	cmp	r3, #33	; 0x21
 8009d74:	d108      	bne.n	8009d88 <UART_DMAError+0x46>
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d005      	beq.n	8009d88 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009d7c:	68bb      	ldr	r3, [r7, #8]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009d82:	68b8      	ldr	r0, [r7, #8]
 8009d84:	f000 f866 	bl	8009e54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	695b      	ldr	r3, [r3, #20]
 8009d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d92:	2b40      	cmp	r3, #64	; 0x40
 8009d94:	bf0c      	ite	eq
 8009d96:	2301      	moveq	r3, #1
 8009d98:	2300      	movne	r3, #0
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	2b22      	cmp	r3, #34	; 0x22
 8009da8:	d108      	bne.n	8009dbc <UART_DMAError+0x7a>
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d005      	beq.n	8009dbc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	2200      	movs	r2, #0
 8009db4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009db6:	68b8      	ldr	r0, [r7, #8]
 8009db8:	f000 f874 	bl	8009ea4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dc0:	f043 0210 	orr.w	r2, r3, #16
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dcc:	68b8      	ldr	r0, [r7, #8]
 8009dce:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dd0:	bf00      	nop
 8009dd2:	3710      	adds	r7, #16
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}

08009dd8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	4613      	mov	r3, r2
 8009de4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	68ba      	ldr	r2, [r7, #8]
 8009dea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	88fa      	ldrh	r2, [r7, #6]
 8009df0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	88fa      	ldrh	r2, [r7, #6]
 8009df6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	2222      	movs	r2, #34	; 0x22
 8009e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	691b      	ldr	r3, [r3, #16]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d007      	beq.n	8009e26 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	68da      	ldr	r2, [r3, #12]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e24:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	695a      	ldr	r2, [r3, #20]
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f042 0201 	orr.w	r2, r2, #1
 8009e34:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	68da      	ldr	r2, [r3, #12]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f042 0220 	orr.w	r2, r2, #32
 8009e44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e46:	2300      	movs	r3, #0
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3714      	adds	r7, #20
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e54:	b480      	push	{r7}
 8009e56:	b089      	sub	sp, #36	; 0x24
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	330c      	adds	r3, #12
 8009e62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	e853 3f00 	ldrex	r3, [r3]
 8009e6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009e72:	61fb      	str	r3, [r7, #28]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	330c      	adds	r3, #12
 8009e7a:	69fa      	ldr	r2, [r7, #28]
 8009e7c:	61ba      	str	r2, [r7, #24]
 8009e7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e80:	6979      	ldr	r1, [r7, #20]
 8009e82:	69ba      	ldr	r2, [r7, #24]
 8009e84:	e841 2300 	strex	r3, r2, [r1]
 8009e88:	613b      	str	r3, [r7, #16]
   return(result);
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d1e5      	bne.n	8009e5c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2220      	movs	r2, #32
 8009e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009e98:	bf00      	nop
 8009e9a:	3724      	adds	r7, #36	; 0x24
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b095      	sub	sp, #84	; 0x54
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	330c      	adds	r3, #12
 8009eb2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009eb6:	e853 3f00 	ldrex	r3, [r3]
 8009eba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ebe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ec2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	330c      	adds	r3, #12
 8009eca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009ecc:	643a      	str	r2, [r7, #64]	; 0x40
 8009ece:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009ed2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009ed4:	e841 2300 	strex	r3, r2, [r1]
 8009ed8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d1e5      	bne.n	8009eac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	3314      	adds	r3, #20
 8009ee6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ee8:	6a3b      	ldr	r3, [r7, #32]
 8009eea:	e853 3f00 	ldrex	r3, [r3]
 8009eee:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ef0:	69fb      	ldr	r3, [r7, #28]
 8009ef2:	f023 0301 	bic.w	r3, r3, #1
 8009ef6:	64bb      	str	r3, [r7, #72]	; 0x48
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	3314      	adds	r3, #20
 8009efe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009f00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009f02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009f06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f08:	e841 2300 	strex	r3, r2, [r1]
 8009f0c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1e5      	bne.n	8009ee0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d119      	bne.n	8009f50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	330c      	adds	r3, #12
 8009f22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	e853 3f00 	ldrex	r3, [r3]
 8009f2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f2c:	68bb      	ldr	r3, [r7, #8]
 8009f2e:	f023 0310 	bic.w	r3, r3, #16
 8009f32:	647b      	str	r3, [r7, #68]	; 0x44
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	330c      	adds	r3, #12
 8009f3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f3c:	61ba      	str	r2, [r7, #24]
 8009f3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f40:	6979      	ldr	r1, [r7, #20]
 8009f42:	69ba      	ldr	r2, [r7, #24]
 8009f44:	e841 2300 	strex	r3, r2, [r1]
 8009f48:	613b      	str	r3, [r7, #16]
   return(result);
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d1e5      	bne.n	8009f1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2220      	movs	r2, #32
 8009f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009f5e:	bf00      	nop
 8009f60:	3754      	adds	r7, #84	; 0x54
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f6a:	b580      	push	{r7, lr}
 8009f6c:	b084      	sub	sp, #16
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	2200      	movs	r2, #0
 8009f82:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f8c:	bf00      	nop
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	2b21      	cmp	r3, #33	; 0x21
 8009fa6:	d13e      	bne.n	800a026 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fb0:	d114      	bne.n	8009fdc <UART_Transmit_IT+0x48>
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	691b      	ldr	r3, [r3, #16]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d110      	bne.n	8009fdc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6a1b      	ldr	r3, [r3, #32]
 8009fbe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	881b      	ldrh	r3, [r3, #0]
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	6a1b      	ldr	r3, [r3, #32]
 8009fd4:	1c9a      	adds	r2, r3, #2
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	621a      	str	r2, [r3, #32]
 8009fda:	e008      	b.n	8009fee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6a1b      	ldr	r3, [r3, #32]
 8009fe0:	1c59      	adds	r1, r3, #1
 8009fe2:	687a      	ldr	r2, [r7, #4]
 8009fe4:	6211      	str	r1, [r2, #32]
 8009fe6:	781a      	ldrb	r2, [r3, #0]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	3b01      	subs	r3, #1
 8009ff6:	b29b      	uxth	r3, r3
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	4619      	mov	r1, r3
 8009ffc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d10f      	bne.n	800a022 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	68da      	ldr	r2, [r3, #12]
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a010:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	68da      	ldr	r2, [r3, #12]
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a020:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a022:	2300      	movs	r3, #0
 800a024:	e000      	b.n	800a028 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a026:	2302      	movs	r3, #2
  }
}
 800a028:	4618      	mov	r0, r3
 800a02a:	3714      	adds	r7, #20
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b082      	sub	sp, #8
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68da      	ldr	r2, [r3, #12]
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a04a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2220      	movs	r2, #32
 800a050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a05c:	2300      	movs	r3, #0
}
 800a05e:	4618      	mov	r0, r3
 800a060:	3708      	adds	r7, #8
 800a062:	46bd      	mov	sp, r7
 800a064:	bd80      	pop	{r7, pc}

0800a066 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a066:	b580      	push	{r7, lr}
 800a068:	b08c      	sub	sp, #48	; 0x30
 800a06a:	af00      	add	r7, sp, #0
 800a06c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a074:	b2db      	uxtb	r3, r3
 800a076:	2b22      	cmp	r3, #34	; 0x22
 800a078:	f040 80ad 	bne.w	800a1d6 <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	689b      	ldr	r3, [r3, #8]
 800a080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a084:	d117      	bne.n	800a0b6 <UART_Receive_IT+0x50>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	691b      	ldr	r3, [r3, #16]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d113      	bne.n	800a0b6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a08e:	2300      	movs	r3, #0
 800a090:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a096:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	b29b      	uxth	r3, r3
 800a0a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0a4:	b29a      	uxth	r2, r3
 800a0a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ae:	1c9a      	adds	r2, r3, #2
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	629a      	str	r2, [r3, #40]	; 0x28
 800a0b4:	e026      	b.n	800a104 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a0bc:	2300      	movs	r3, #0
 800a0be:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	689b      	ldr	r3, [r3, #8]
 800a0c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0c8:	d007      	beq.n	800a0da <UART_Receive_IT+0x74>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	689b      	ldr	r3, [r3, #8]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d10a      	bne.n	800a0e8 <UART_Receive_IT+0x82>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	691b      	ldr	r3, [r3, #16]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d106      	bne.n	800a0e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	685b      	ldr	r3, [r3, #4]
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0e4:	701a      	strb	r2, [r3, #0]
 800a0e6:	e008      	b.n	800a0fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	b2db      	uxtb	r3, r3
 800a0f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0f4:	b2da      	uxtb	r2, r3
 800a0f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0fe:	1c5a      	adds	r2, r3, #1
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a108:	b29b      	uxth	r3, r3
 800a10a:	3b01      	subs	r3, #1
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	687a      	ldr	r2, [r7, #4]
 800a110:	4619      	mov	r1, r3
 800a112:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a114:	2b00      	cmp	r3, #0
 800a116:	d15c      	bne.n	800a1d2 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	68da      	ldr	r2, [r3, #12]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f022 0220 	bic.w	r2, r2, #32
 800a126:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	68da      	ldr	r2, [r3, #12]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a136:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	695a      	ldr	r2, [r3, #20]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f022 0201 	bic.w	r2, r2, #1
 800a146:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2220      	movs	r2, #32
 800a14c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a154:	2b01      	cmp	r3, #1
 800a156:	d136      	bne.n	800a1c6 <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	330c      	adds	r3, #12
 800a164:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	e853 3f00 	ldrex	r3, [r3]
 800a16c:	613b      	str	r3, [r7, #16]
   return(result);
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	f023 0310 	bic.w	r3, r3, #16
 800a174:	627b      	str	r3, [r7, #36]	; 0x24
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	330c      	adds	r3, #12
 800a17c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a17e:	623a      	str	r2, [r7, #32]
 800a180:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a182:	69f9      	ldr	r1, [r7, #28]
 800a184:	6a3a      	ldr	r2, [r7, #32]
 800a186:	e841 2300 	strex	r3, r2, [r1]
 800a18a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a18c:	69bb      	ldr	r3, [r7, #24]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1e5      	bne.n	800a15e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	f003 0310 	and.w	r3, r3, #16
 800a19c:	2b10      	cmp	r3, #16
 800a19e:	d10a      	bne.n	800a1b6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	60fb      	str	r3, [r7, #12]
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	60fb      	str	r3, [r7, #12]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	685b      	ldr	r3, [r3, #4]
 800a1b2:	60fb      	str	r3, [r7, #12]
 800a1b4:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800a1be:	4611      	mov	r1, r2
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	4798      	blx	r3
 800a1c4:	e003      	b.n	800a1ce <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	e002      	b.n	800a1d8 <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	e000      	b.n	800a1d8 <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800a1d6:	2302      	movs	r3, #2
  }
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3730      	adds	r7, #48	; 0x30
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bd80      	pop	{r7, pc}

0800a1e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a1e4:	b0c0      	sub	sp, #256	; 0x100
 800a1e6:	af00      	add	r7, sp, #0
 800a1e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	691b      	ldr	r3, [r3, #16]
 800a1f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a1f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1fc:	68d9      	ldr	r1, [r3, #12]
 800a1fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a202:	681a      	ldr	r2, [r3, #0]
 800a204:	ea40 0301 	orr.w	r3, r0, r1
 800a208:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a20a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a20e:	689a      	ldr	r2, [r3, #8]
 800a210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a214:	691b      	ldr	r3, [r3, #16]
 800a216:	431a      	orrs	r2, r3
 800a218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a21c:	695b      	ldr	r3, [r3, #20]
 800a21e:	431a      	orrs	r2, r3
 800a220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a224:	69db      	ldr	r3, [r3, #28]
 800a226:	4313      	orrs	r3, r2
 800a228:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a22c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	68db      	ldr	r3, [r3, #12]
 800a234:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a238:	f021 010c 	bic.w	r1, r1, #12
 800a23c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a246:	430b      	orrs	r3, r1
 800a248:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a24a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	695b      	ldr	r3, [r3, #20]
 800a252:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a25a:	6999      	ldr	r1, [r3, #24]
 800a25c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a260:	681a      	ldr	r2, [r3, #0]
 800a262:	ea40 0301 	orr.w	r3, r0, r1
 800a266:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a26c:	681a      	ldr	r2, [r3, #0]
 800a26e:	4b8f      	ldr	r3, [pc, #572]	; (800a4ac <UART_SetConfig+0x2cc>)
 800a270:	429a      	cmp	r2, r3
 800a272:	d005      	beq.n	800a280 <UART_SetConfig+0xa0>
 800a274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a278:	681a      	ldr	r2, [r3, #0]
 800a27a:	4b8d      	ldr	r3, [pc, #564]	; (800a4b0 <UART_SetConfig+0x2d0>)
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d104      	bne.n	800a28a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a280:	f7fc ff26 	bl	80070d0 <HAL_RCC_GetPCLK2Freq>
 800a284:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a288:	e003      	b.n	800a292 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a28a:	f7fc ff0d 	bl	80070a8 <HAL_RCC_GetPCLK1Freq>
 800a28e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a296:	69db      	ldr	r3, [r3, #28]
 800a298:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a29c:	f040 810c 	bne.w	800a4b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a2a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a2aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a2ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a2b2:	4622      	mov	r2, r4
 800a2b4:	462b      	mov	r3, r5
 800a2b6:	1891      	adds	r1, r2, r2
 800a2b8:	65b9      	str	r1, [r7, #88]	; 0x58
 800a2ba:	415b      	adcs	r3, r3
 800a2bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a2be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a2c2:	4621      	mov	r1, r4
 800a2c4:	eb12 0801 	adds.w	r8, r2, r1
 800a2c8:	4629      	mov	r1, r5
 800a2ca:	eb43 0901 	adc.w	r9, r3, r1
 800a2ce:	f04f 0200 	mov.w	r2, #0
 800a2d2:	f04f 0300 	mov.w	r3, #0
 800a2d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a2da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a2de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a2e2:	4690      	mov	r8, r2
 800a2e4:	4699      	mov	r9, r3
 800a2e6:	4623      	mov	r3, r4
 800a2e8:	eb18 0303 	adds.w	r3, r8, r3
 800a2ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a2f0:	462b      	mov	r3, r5
 800a2f2:	eb49 0303 	adc.w	r3, r9, r3
 800a2f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a2fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2fe:	685b      	ldr	r3, [r3, #4]
 800a300:	2200      	movs	r2, #0
 800a302:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a306:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a30a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a30e:	460b      	mov	r3, r1
 800a310:	18db      	adds	r3, r3, r3
 800a312:	653b      	str	r3, [r7, #80]	; 0x50
 800a314:	4613      	mov	r3, r2
 800a316:	eb42 0303 	adc.w	r3, r2, r3
 800a31a:	657b      	str	r3, [r7, #84]	; 0x54
 800a31c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a320:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a324:	f7f6 fc14 	bl	8000b50 <__aeabi_uldivmod>
 800a328:	4602      	mov	r2, r0
 800a32a:	460b      	mov	r3, r1
 800a32c:	4b61      	ldr	r3, [pc, #388]	; (800a4b4 <UART_SetConfig+0x2d4>)
 800a32e:	fba3 2302 	umull	r2, r3, r3, r2
 800a332:	095b      	lsrs	r3, r3, #5
 800a334:	011c      	lsls	r4, r3, #4
 800a336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a33a:	2200      	movs	r2, #0
 800a33c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a340:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a344:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a348:	4642      	mov	r2, r8
 800a34a:	464b      	mov	r3, r9
 800a34c:	1891      	adds	r1, r2, r2
 800a34e:	64b9      	str	r1, [r7, #72]	; 0x48
 800a350:	415b      	adcs	r3, r3
 800a352:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a354:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a358:	4641      	mov	r1, r8
 800a35a:	eb12 0a01 	adds.w	sl, r2, r1
 800a35e:	4649      	mov	r1, r9
 800a360:	eb43 0b01 	adc.w	fp, r3, r1
 800a364:	f04f 0200 	mov.w	r2, #0
 800a368:	f04f 0300 	mov.w	r3, #0
 800a36c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a370:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a374:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a378:	4692      	mov	sl, r2
 800a37a:	469b      	mov	fp, r3
 800a37c:	4643      	mov	r3, r8
 800a37e:	eb1a 0303 	adds.w	r3, sl, r3
 800a382:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a386:	464b      	mov	r3, r9
 800a388:	eb4b 0303 	adc.w	r3, fp, r3
 800a38c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a394:	685b      	ldr	r3, [r3, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a39c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a3a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	18db      	adds	r3, r3, r3
 800a3a8:	643b      	str	r3, [r7, #64]	; 0x40
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	eb42 0303 	adc.w	r3, r2, r3
 800a3b0:	647b      	str	r3, [r7, #68]	; 0x44
 800a3b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a3b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a3ba:	f7f6 fbc9 	bl	8000b50 <__aeabi_uldivmod>
 800a3be:	4602      	mov	r2, r0
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	4611      	mov	r1, r2
 800a3c4:	4b3b      	ldr	r3, [pc, #236]	; (800a4b4 <UART_SetConfig+0x2d4>)
 800a3c6:	fba3 2301 	umull	r2, r3, r3, r1
 800a3ca:	095b      	lsrs	r3, r3, #5
 800a3cc:	2264      	movs	r2, #100	; 0x64
 800a3ce:	fb02 f303 	mul.w	r3, r2, r3
 800a3d2:	1acb      	subs	r3, r1, r3
 800a3d4:	00db      	lsls	r3, r3, #3
 800a3d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a3da:	4b36      	ldr	r3, [pc, #216]	; (800a4b4 <UART_SetConfig+0x2d4>)
 800a3dc:	fba3 2302 	umull	r2, r3, r3, r2
 800a3e0:	095b      	lsrs	r3, r3, #5
 800a3e2:	005b      	lsls	r3, r3, #1
 800a3e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3e8:	441c      	add	r4, r3
 800a3ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a3f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a3f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a3fc:	4642      	mov	r2, r8
 800a3fe:	464b      	mov	r3, r9
 800a400:	1891      	adds	r1, r2, r2
 800a402:	63b9      	str	r1, [r7, #56]	; 0x38
 800a404:	415b      	adcs	r3, r3
 800a406:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a40c:	4641      	mov	r1, r8
 800a40e:	1851      	adds	r1, r2, r1
 800a410:	6339      	str	r1, [r7, #48]	; 0x30
 800a412:	4649      	mov	r1, r9
 800a414:	414b      	adcs	r3, r1
 800a416:	637b      	str	r3, [r7, #52]	; 0x34
 800a418:	f04f 0200 	mov.w	r2, #0
 800a41c:	f04f 0300 	mov.w	r3, #0
 800a420:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a424:	4659      	mov	r1, fp
 800a426:	00cb      	lsls	r3, r1, #3
 800a428:	4651      	mov	r1, sl
 800a42a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a42e:	4651      	mov	r1, sl
 800a430:	00ca      	lsls	r2, r1, #3
 800a432:	4610      	mov	r0, r2
 800a434:	4619      	mov	r1, r3
 800a436:	4603      	mov	r3, r0
 800a438:	4642      	mov	r2, r8
 800a43a:	189b      	adds	r3, r3, r2
 800a43c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a440:	464b      	mov	r3, r9
 800a442:	460a      	mov	r2, r1
 800a444:	eb42 0303 	adc.w	r3, r2, r3
 800a448:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a44c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	2200      	movs	r2, #0
 800a454:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a458:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a45c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a460:	460b      	mov	r3, r1
 800a462:	18db      	adds	r3, r3, r3
 800a464:	62bb      	str	r3, [r7, #40]	; 0x28
 800a466:	4613      	mov	r3, r2
 800a468:	eb42 0303 	adc.w	r3, r2, r3
 800a46c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a46e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a472:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a476:	f7f6 fb6b 	bl	8000b50 <__aeabi_uldivmod>
 800a47a:	4602      	mov	r2, r0
 800a47c:	460b      	mov	r3, r1
 800a47e:	4b0d      	ldr	r3, [pc, #52]	; (800a4b4 <UART_SetConfig+0x2d4>)
 800a480:	fba3 1302 	umull	r1, r3, r3, r2
 800a484:	095b      	lsrs	r3, r3, #5
 800a486:	2164      	movs	r1, #100	; 0x64
 800a488:	fb01 f303 	mul.w	r3, r1, r3
 800a48c:	1ad3      	subs	r3, r2, r3
 800a48e:	00db      	lsls	r3, r3, #3
 800a490:	3332      	adds	r3, #50	; 0x32
 800a492:	4a08      	ldr	r2, [pc, #32]	; (800a4b4 <UART_SetConfig+0x2d4>)
 800a494:	fba2 2303 	umull	r2, r3, r2, r3
 800a498:	095b      	lsrs	r3, r3, #5
 800a49a:	f003 0207 	and.w	r2, r3, #7
 800a49e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4422      	add	r2, r4
 800a4a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a4a8:	e105      	b.n	800a6b6 <UART_SetConfig+0x4d6>
 800a4aa:	bf00      	nop
 800a4ac:	40011000 	.word	0x40011000
 800a4b0:	40011400 	.word	0x40011400
 800a4b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a4b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a4bc:	2200      	movs	r2, #0
 800a4be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a4c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a4c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a4ca:	4642      	mov	r2, r8
 800a4cc:	464b      	mov	r3, r9
 800a4ce:	1891      	adds	r1, r2, r2
 800a4d0:	6239      	str	r1, [r7, #32]
 800a4d2:	415b      	adcs	r3, r3
 800a4d4:	627b      	str	r3, [r7, #36]	; 0x24
 800a4d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a4da:	4641      	mov	r1, r8
 800a4dc:	1854      	adds	r4, r2, r1
 800a4de:	4649      	mov	r1, r9
 800a4e0:	eb43 0501 	adc.w	r5, r3, r1
 800a4e4:	f04f 0200 	mov.w	r2, #0
 800a4e8:	f04f 0300 	mov.w	r3, #0
 800a4ec:	00eb      	lsls	r3, r5, #3
 800a4ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a4f2:	00e2      	lsls	r2, r4, #3
 800a4f4:	4614      	mov	r4, r2
 800a4f6:	461d      	mov	r5, r3
 800a4f8:	4643      	mov	r3, r8
 800a4fa:	18e3      	adds	r3, r4, r3
 800a4fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a500:	464b      	mov	r3, r9
 800a502:	eb45 0303 	adc.w	r3, r5, r3
 800a506:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a50a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a516:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a51a:	f04f 0200 	mov.w	r2, #0
 800a51e:	f04f 0300 	mov.w	r3, #0
 800a522:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a526:	4629      	mov	r1, r5
 800a528:	008b      	lsls	r3, r1, #2
 800a52a:	4621      	mov	r1, r4
 800a52c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a530:	4621      	mov	r1, r4
 800a532:	008a      	lsls	r2, r1, #2
 800a534:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a538:	f7f6 fb0a 	bl	8000b50 <__aeabi_uldivmod>
 800a53c:	4602      	mov	r2, r0
 800a53e:	460b      	mov	r3, r1
 800a540:	4b60      	ldr	r3, [pc, #384]	; (800a6c4 <UART_SetConfig+0x4e4>)
 800a542:	fba3 2302 	umull	r2, r3, r3, r2
 800a546:	095b      	lsrs	r3, r3, #5
 800a548:	011c      	lsls	r4, r3, #4
 800a54a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a54e:	2200      	movs	r2, #0
 800a550:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a554:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a558:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a55c:	4642      	mov	r2, r8
 800a55e:	464b      	mov	r3, r9
 800a560:	1891      	adds	r1, r2, r2
 800a562:	61b9      	str	r1, [r7, #24]
 800a564:	415b      	adcs	r3, r3
 800a566:	61fb      	str	r3, [r7, #28]
 800a568:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a56c:	4641      	mov	r1, r8
 800a56e:	1851      	adds	r1, r2, r1
 800a570:	6139      	str	r1, [r7, #16]
 800a572:	4649      	mov	r1, r9
 800a574:	414b      	adcs	r3, r1
 800a576:	617b      	str	r3, [r7, #20]
 800a578:	f04f 0200 	mov.w	r2, #0
 800a57c:	f04f 0300 	mov.w	r3, #0
 800a580:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a584:	4659      	mov	r1, fp
 800a586:	00cb      	lsls	r3, r1, #3
 800a588:	4651      	mov	r1, sl
 800a58a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a58e:	4651      	mov	r1, sl
 800a590:	00ca      	lsls	r2, r1, #3
 800a592:	4610      	mov	r0, r2
 800a594:	4619      	mov	r1, r3
 800a596:	4603      	mov	r3, r0
 800a598:	4642      	mov	r2, r8
 800a59a:	189b      	adds	r3, r3, r2
 800a59c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a5a0:	464b      	mov	r3, r9
 800a5a2:	460a      	mov	r2, r1
 800a5a4:	eb42 0303 	adc.w	r3, r2, r3
 800a5a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a5ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	67bb      	str	r3, [r7, #120]	; 0x78
 800a5b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a5b8:	f04f 0200 	mov.w	r2, #0
 800a5bc:	f04f 0300 	mov.w	r3, #0
 800a5c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a5c4:	4649      	mov	r1, r9
 800a5c6:	008b      	lsls	r3, r1, #2
 800a5c8:	4641      	mov	r1, r8
 800a5ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a5ce:	4641      	mov	r1, r8
 800a5d0:	008a      	lsls	r2, r1, #2
 800a5d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a5d6:	f7f6 fabb 	bl	8000b50 <__aeabi_uldivmod>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	4b39      	ldr	r3, [pc, #228]	; (800a6c4 <UART_SetConfig+0x4e4>)
 800a5e0:	fba3 1302 	umull	r1, r3, r3, r2
 800a5e4:	095b      	lsrs	r3, r3, #5
 800a5e6:	2164      	movs	r1, #100	; 0x64
 800a5e8:	fb01 f303 	mul.w	r3, r1, r3
 800a5ec:	1ad3      	subs	r3, r2, r3
 800a5ee:	011b      	lsls	r3, r3, #4
 800a5f0:	3332      	adds	r3, #50	; 0x32
 800a5f2:	4a34      	ldr	r2, [pc, #208]	; (800a6c4 <UART_SetConfig+0x4e4>)
 800a5f4:	fba2 2303 	umull	r2, r3, r2, r3
 800a5f8:	095b      	lsrs	r3, r3, #5
 800a5fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5fe:	441c      	add	r4, r3
 800a600:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a604:	2200      	movs	r2, #0
 800a606:	673b      	str	r3, [r7, #112]	; 0x70
 800a608:	677a      	str	r2, [r7, #116]	; 0x74
 800a60a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a60e:	4642      	mov	r2, r8
 800a610:	464b      	mov	r3, r9
 800a612:	1891      	adds	r1, r2, r2
 800a614:	60b9      	str	r1, [r7, #8]
 800a616:	415b      	adcs	r3, r3
 800a618:	60fb      	str	r3, [r7, #12]
 800a61a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a61e:	4641      	mov	r1, r8
 800a620:	1851      	adds	r1, r2, r1
 800a622:	6039      	str	r1, [r7, #0]
 800a624:	4649      	mov	r1, r9
 800a626:	414b      	adcs	r3, r1
 800a628:	607b      	str	r3, [r7, #4]
 800a62a:	f04f 0200 	mov.w	r2, #0
 800a62e:	f04f 0300 	mov.w	r3, #0
 800a632:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a636:	4659      	mov	r1, fp
 800a638:	00cb      	lsls	r3, r1, #3
 800a63a:	4651      	mov	r1, sl
 800a63c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a640:	4651      	mov	r1, sl
 800a642:	00ca      	lsls	r2, r1, #3
 800a644:	4610      	mov	r0, r2
 800a646:	4619      	mov	r1, r3
 800a648:	4603      	mov	r3, r0
 800a64a:	4642      	mov	r2, r8
 800a64c:	189b      	adds	r3, r3, r2
 800a64e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a650:	464b      	mov	r3, r9
 800a652:	460a      	mov	r2, r1
 800a654:	eb42 0303 	adc.w	r3, r2, r3
 800a658:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a65a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	2200      	movs	r2, #0
 800a662:	663b      	str	r3, [r7, #96]	; 0x60
 800a664:	667a      	str	r2, [r7, #100]	; 0x64
 800a666:	f04f 0200 	mov.w	r2, #0
 800a66a:	f04f 0300 	mov.w	r3, #0
 800a66e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a672:	4649      	mov	r1, r9
 800a674:	008b      	lsls	r3, r1, #2
 800a676:	4641      	mov	r1, r8
 800a678:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a67c:	4641      	mov	r1, r8
 800a67e:	008a      	lsls	r2, r1, #2
 800a680:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a684:	f7f6 fa64 	bl	8000b50 <__aeabi_uldivmod>
 800a688:	4602      	mov	r2, r0
 800a68a:	460b      	mov	r3, r1
 800a68c:	4b0d      	ldr	r3, [pc, #52]	; (800a6c4 <UART_SetConfig+0x4e4>)
 800a68e:	fba3 1302 	umull	r1, r3, r3, r2
 800a692:	095b      	lsrs	r3, r3, #5
 800a694:	2164      	movs	r1, #100	; 0x64
 800a696:	fb01 f303 	mul.w	r3, r1, r3
 800a69a:	1ad3      	subs	r3, r2, r3
 800a69c:	011b      	lsls	r3, r3, #4
 800a69e:	3332      	adds	r3, #50	; 0x32
 800a6a0:	4a08      	ldr	r2, [pc, #32]	; (800a6c4 <UART_SetConfig+0x4e4>)
 800a6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6a6:	095b      	lsrs	r3, r3, #5
 800a6a8:	f003 020f 	and.w	r2, r3, #15
 800a6ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	4422      	add	r2, r4
 800a6b4:	609a      	str	r2, [r3, #8]
}
 800a6b6:	bf00      	nop
 800a6b8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6c2:	bf00      	nop
 800a6c4:	51eb851f 	.word	0x51eb851f

0800a6c8 <__errno>:
 800a6c8:	4b01      	ldr	r3, [pc, #4]	; (800a6d0 <__errno+0x8>)
 800a6ca:	6818      	ldr	r0, [r3, #0]
 800a6cc:	4770      	bx	lr
 800a6ce:	bf00      	nop
 800a6d0:	20000290 	.word	0x20000290

0800a6d4 <__libc_init_array>:
 800a6d4:	b570      	push	{r4, r5, r6, lr}
 800a6d6:	4d0d      	ldr	r5, [pc, #52]	; (800a70c <__libc_init_array+0x38>)
 800a6d8:	4c0d      	ldr	r4, [pc, #52]	; (800a710 <__libc_init_array+0x3c>)
 800a6da:	1b64      	subs	r4, r4, r5
 800a6dc:	10a4      	asrs	r4, r4, #2
 800a6de:	2600      	movs	r6, #0
 800a6e0:	42a6      	cmp	r6, r4
 800a6e2:	d109      	bne.n	800a6f8 <__libc_init_array+0x24>
 800a6e4:	4d0b      	ldr	r5, [pc, #44]	; (800a714 <__libc_init_array+0x40>)
 800a6e6:	4c0c      	ldr	r4, [pc, #48]	; (800a718 <__libc_init_array+0x44>)
 800a6e8:	f000 f90c 	bl	800a904 <_init>
 800a6ec:	1b64      	subs	r4, r4, r5
 800a6ee:	10a4      	asrs	r4, r4, #2
 800a6f0:	2600      	movs	r6, #0
 800a6f2:	42a6      	cmp	r6, r4
 800a6f4:	d105      	bne.n	800a702 <__libc_init_array+0x2e>
 800a6f6:	bd70      	pop	{r4, r5, r6, pc}
 800a6f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a6fc:	4798      	blx	r3
 800a6fe:	3601      	adds	r6, #1
 800a700:	e7ee      	b.n	800a6e0 <__libc_init_array+0xc>
 800a702:	f855 3b04 	ldr.w	r3, [r5], #4
 800a706:	4798      	blx	r3
 800a708:	3601      	adds	r6, #1
 800a70a:	e7f2      	b.n	800a6f2 <__libc_init_array+0x1e>
 800a70c:	0800a994 	.word	0x0800a994
 800a710:	0800a994 	.word	0x0800a994
 800a714:	0800a994 	.word	0x0800a994
 800a718:	0800a998 	.word	0x0800a998

0800a71c <memcpy>:
 800a71c:	440a      	add	r2, r1
 800a71e:	4291      	cmp	r1, r2
 800a720:	f100 33ff 	add.w	r3, r0, #4294967295
 800a724:	d100      	bne.n	800a728 <memcpy+0xc>
 800a726:	4770      	bx	lr
 800a728:	b510      	push	{r4, lr}
 800a72a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a72e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a732:	4291      	cmp	r1, r2
 800a734:	d1f9      	bne.n	800a72a <memcpy+0xe>
 800a736:	bd10      	pop	{r4, pc}

0800a738 <memset>:
 800a738:	4402      	add	r2, r0
 800a73a:	4603      	mov	r3, r0
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d100      	bne.n	800a742 <memset+0xa>
 800a740:	4770      	bx	lr
 800a742:	f803 1b01 	strb.w	r1, [r3], #1
 800a746:	e7f9      	b.n	800a73c <memset+0x4>

0800a748 <sqrt>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	ed2d 8b02 	vpush	{d8}
 800a74e:	ec55 4b10 	vmov	r4, r5, d0
 800a752:	f000 f825 	bl	800a7a0 <__ieee754_sqrt>
 800a756:	4622      	mov	r2, r4
 800a758:	462b      	mov	r3, r5
 800a75a:	4620      	mov	r0, r4
 800a75c:	4629      	mov	r1, r5
 800a75e:	eeb0 8a40 	vmov.f32	s16, s0
 800a762:	eef0 8a60 	vmov.f32	s17, s1
 800a766:	f7f6 f98d 	bl	8000a84 <__aeabi_dcmpun>
 800a76a:	b990      	cbnz	r0, 800a792 <sqrt+0x4a>
 800a76c:	2200      	movs	r2, #0
 800a76e:	2300      	movs	r3, #0
 800a770:	4620      	mov	r0, r4
 800a772:	4629      	mov	r1, r5
 800a774:	f7f6 f95e 	bl	8000a34 <__aeabi_dcmplt>
 800a778:	b158      	cbz	r0, 800a792 <sqrt+0x4a>
 800a77a:	f7ff ffa5 	bl	800a6c8 <__errno>
 800a77e:	2321      	movs	r3, #33	; 0x21
 800a780:	6003      	str	r3, [r0, #0]
 800a782:	2200      	movs	r2, #0
 800a784:	2300      	movs	r3, #0
 800a786:	4610      	mov	r0, r2
 800a788:	4619      	mov	r1, r3
 800a78a:	f7f6 f80b 	bl	80007a4 <__aeabi_ddiv>
 800a78e:	ec41 0b18 	vmov	d8, r0, r1
 800a792:	eeb0 0a48 	vmov.f32	s0, s16
 800a796:	eef0 0a68 	vmov.f32	s1, s17
 800a79a:	ecbd 8b02 	vpop	{d8}
 800a79e:	bd38      	pop	{r3, r4, r5, pc}

0800a7a0 <__ieee754_sqrt>:
 800a7a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a4:	ec55 4b10 	vmov	r4, r5, d0
 800a7a8:	4e55      	ldr	r6, [pc, #340]	; (800a900 <__ieee754_sqrt+0x160>)
 800a7aa:	43ae      	bics	r6, r5
 800a7ac:	ee10 0a10 	vmov	r0, s0
 800a7b0:	ee10 3a10 	vmov	r3, s0
 800a7b4:	462a      	mov	r2, r5
 800a7b6:	4629      	mov	r1, r5
 800a7b8:	d110      	bne.n	800a7dc <__ieee754_sqrt+0x3c>
 800a7ba:	ee10 2a10 	vmov	r2, s0
 800a7be:	462b      	mov	r3, r5
 800a7c0:	f7f5 fec6 	bl	8000550 <__aeabi_dmul>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	4629      	mov	r1, r5
 800a7cc:	f7f5 fd0a 	bl	80001e4 <__adddf3>
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	460d      	mov	r5, r1
 800a7d4:	ec45 4b10 	vmov	d0, r4, r5
 800a7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7dc:	2d00      	cmp	r5, #0
 800a7de:	dc10      	bgt.n	800a802 <__ieee754_sqrt+0x62>
 800a7e0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a7e4:	4330      	orrs	r0, r6
 800a7e6:	d0f5      	beq.n	800a7d4 <__ieee754_sqrt+0x34>
 800a7e8:	b15d      	cbz	r5, 800a802 <__ieee754_sqrt+0x62>
 800a7ea:	ee10 2a10 	vmov	r2, s0
 800a7ee:	462b      	mov	r3, r5
 800a7f0:	ee10 0a10 	vmov	r0, s0
 800a7f4:	f7f5 fcf4 	bl	80001e0 <__aeabi_dsub>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	460b      	mov	r3, r1
 800a7fc:	f7f5 ffd2 	bl	80007a4 <__aeabi_ddiv>
 800a800:	e7e6      	b.n	800a7d0 <__ieee754_sqrt+0x30>
 800a802:	1512      	asrs	r2, r2, #20
 800a804:	d074      	beq.n	800a8f0 <__ieee754_sqrt+0x150>
 800a806:	07d4      	lsls	r4, r2, #31
 800a808:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a80c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800a810:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a814:	bf5e      	ittt	pl
 800a816:	0fda      	lsrpl	r2, r3, #31
 800a818:	005b      	lslpl	r3, r3, #1
 800a81a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800a81e:	2400      	movs	r4, #0
 800a820:	0fda      	lsrs	r2, r3, #31
 800a822:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a826:	107f      	asrs	r7, r7, #1
 800a828:	005b      	lsls	r3, r3, #1
 800a82a:	2516      	movs	r5, #22
 800a82c:	4620      	mov	r0, r4
 800a82e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800a832:	1886      	adds	r6, r0, r2
 800a834:	428e      	cmp	r6, r1
 800a836:	bfde      	ittt	le
 800a838:	1b89      	suble	r1, r1, r6
 800a83a:	18b0      	addle	r0, r6, r2
 800a83c:	18a4      	addle	r4, r4, r2
 800a83e:	0049      	lsls	r1, r1, #1
 800a840:	3d01      	subs	r5, #1
 800a842:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800a846:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800a84a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a84e:	d1f0      	bne.n	800a832 <__ieee754_sqrt+0x92>
 800a850:	462a      	mov	r2, r5
 800a852:	f04f 0e20 	mov.w	lr, #32
 800a856:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a85a:	4281      	cmp	r1, r0
 800a85c:	eb06 0c05 	add.w	ip, r6, r5
 800a860:	dc02      	bgt.n	800a868 <__ieee754_sqrt+0xc8>
 800a862:	d113      	bne.n	800a88c <__ieee754_sqrt+0xec>
 800a864:	459c      	cmp	ip, r3
 800a866:	d811      	bhi.n	800a88c <__ieee754_sqrt+0xec>
 800a868:	f1bc 0f00 	cmp.w	ip, #0
 800a86c:	eb0c 0506 	add.w	r5, ip, r6
 800a870:	da43      	bge.n	800a8fa <__ieee754_sqrt+0x15a>
 800a872:	2d00      	cmp	r5, #0
 800a874:	db41      	blt.n	800a8fa <__ieee754_sqrt+0x15a>
 800a876:	f100 0801 	add.w	r8, r0, #1
 800a87a:	1a09      	subs	r1, r1, r0
 800a87c:	459c      	cmp	ip, r3
 800a87e:	bf88      	it	hi
 800a880:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800a884:	eba3 030c 	sub.w	r3, r3, ip
 800a888:	4432      	add	r2, r6
 800a88a:	4640      	mov	r0, r8
 800a88c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800a890:	f1be 0e01 	subs.w	lr, lr, #1
 800a894:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800a898:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a89c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a8a0:	d1db      	bne.n	800a85a <__ieee754_sqrt+0xba>
 800a8a2:	430b      	orrs	r3, r1
 800a8a4:	d006      	beq.n	800a8b4 <__ieee754_sqrt+0x114>
 800a8a6:	1c50      	adds	r0, r2, #1
 800a8a8:	bf13      	iteet	ne
 800a8aa:	3201      	addne	r2, #1
 800a8ac:	3401      	addeq	r4, #1
 800a8ae:	4672      	moveq	r2, lr
 800a8b0:	f022 0201 	bicne.w	r2, r2, #1
 800a8b4:	1063      	asrs	r3, r4, #1
 800a8b6:	0852      	lsrs	r2, r2, #1
 800a8b8:	07e1      	lsls	r1, r4, #31
 800a8ba:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a8be:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a8c2:	bf48      	it	mi
 800a8c4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a8c8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800a8cc:	4614      	mov	r4, r2
 800a8ce:	e781      	b.n	800a7d4 <__ieee754_sqrt+0x34>
 800a8d0:	0ad9      	lsrs	r1, r3, #11
 800a8d2:	3815      	subs	r0, #21
 800a8d4:	055b      	lsls	r3, r3, #21
 800a8d6:	2900      	cmp	r1, #0
 800a8d8:	d0fa      	beq.n	800a8d0 <__ieee754_sqrt+0x130>
 800a8da:	02cd      	lsls	r5, r1, #11
 800a8dc:	d50a      	bpl.n	800a8f4 <__ieee754_sqrt+0x154>
 800a8de:	f1c2 0420 	rsb	r4, r2, #32
 800a8e2:	fa23 f404 	lsr.w	r4, r3, r4
 800a8e6:	1e55      	subs	r5, r2, #1
 800a8e8:	4093      	lsls	r3, r2
 800a8ea:	4321      	orrs	r1, r4
 800a8ec:	1b42      	subs	r2, r0, r5
 800a8ee:	e78a      	b.n	800a806 <__ieee754_sqrt+0x66>
 800a8f0:	4610      	mov	r0, r2
 800a8f2:	e7f0      	b.n	800a8d6 <__ieee754_sqrt+0x136>
 800a8f4:	0049      	lsls	r1, r1, #1
 800a8f6:	3201      	adds	r2, #1
 800a8f8:	e7ef      	b.n	800a8da <__ieee754_sqrt+0x13a>
 800a8fa:	4680      	mov	r8, r0
 800a8fc:	e7bd      	b.n	800a87a <__ieee754_sqrt+0xda>
 800a8fe:	bf00      	nop
 800a900:	7ff00000 	.word	0x7ff00000

0800a904 <_init>:
 800a904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a906:	bf00      	nop
 800a908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90a:	bc08      	pop	{r3}
 800a90c:	469e      	mov	lr, r3
 800a90e:	4770      	bx	lr

0800a910 <_fini>:
 800a910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a912:	bf00      	nop
 800a914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a916:	bc08      	pop	{r3}
 800a918:	469e      	mov	lr, r3
 800a91a:	4770      	bx	lr
