GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v'
Analyzing included file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
Back to file '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
WARN  (EX3788) : Block identifier is required on this block("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
WARN  (EX2830) : Data object '**' is already declared("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
Previous declaration of '**' is from here("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
WARN  (EX3671) : Second declaration of '**' is ignored("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v'
Analyzing included file 'defile.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v":2)
Compiling module 'FFT_Top'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\interface.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
WARN  (EX3073) : Port '**' remains unconnected for this instance("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
WARN  (EX3670) : Actual bit length ** differs from formal bit length *** for port '**'("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
NOTE  (EX0101) : Current top module is "FFT_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "~memory.FFT_Top" instantiated to "imMem" is swept in optimizing("C:\Gowin\Gowin_V1.9.9.02_x64\IDE\ipcore\FFT\data\fft.v":2144)
[95%] Generate netlist file "C:\GitHub\TangNano-9K-example\fft_on_tang_9k\fft_on_tang_nano_9k\src\fft\temp\FFT\fft.vg" completed
Generate template file "C:\GitHub\TangNano-9K-example\fft_on_tang_9k\fft_on_tang_nano_9k\src\fft\temp\FFT\fft_tmp.v" completed
[100%] Generate report file "C:\GitHub\TangNano-9K-example\fft_on_tang_9k\fft_on_tang_nano_9k\src\fft\temp\FFT\fft_syn.rpt.html" completed
GowinSynthesis finish
