0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sim_1/new/testbench.v,1570005252,verilog,,,,testbench,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sources_1/new/Adder_4bit.v,1570001252,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sources_1/new/Full_adder.v,,Adder_4bit,,,,,,,,
C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sources_1/new/Full_adder.v,1570004886,verilog,,C:/Users/Sanaullah/Desktop/Xilinx Project/4-bit_ripple_carry_adder/4-bit_ripple_carry_adder.srcs/sim_1/new/testbench.v,,Full_adder,,,,,,,,
