
/home/vinay/marss/project/top.h,296
#define _TOP_H_TOP_H2,15
class Top : public sc_moduleTop13,159
	typedef Top SC_CURRENT_USER_MODULE;SC_CURRENT_USER_MODULE15,190
	Core* core;core17,228
	Memory<i_ports, d_ports> mem;mem18,241
	void work() {work20,273
	sc_in<bool>				clk;clk24,320
	sc_in<bool>				reset;reset25,341

/home/vinay/marss/project/delaybucket.h,430
#define _DELAY_BUCKET_DELAY_BUCKET2,22
class delaybucket {delaybucket10,151
	typedef std::pair<sc_core::sc_time, T> val_t;val_t11,171
	struct Comp {Comp12,218
		bool operator()(const val_t& l, const val_t& r) {operator ()13,233
	std::priority_queue<val_t, std::vector<val_t>, Comp> pq;pq17,323
	void add(const T& v, sc_core::sc_time delay) {add19,389
	typedef boost::optional<T> oT;oT23,536
	oT get() {get24,568

/home/vinay/marss/project/lruset.h,445
#define _LRUSET_H_LRUSET_H2,18
class lruset {lruset10,197
	int capacity;capacity11,212
	typedef boost::bimap<boost::bimaps::set_of<K>, boost::bimaps::list_of<V> > S;S12,227
	S s;s13,306
	lruset(const int capacity): capacity(capacity) { }lruset15,320
	typedef boost::optional<V&> oV;oV16,372
	oV get(const K& k, bool promote = true) {get17,405
	typedef const std::pair<K,V> E;E25,641
	E put(const K& k, const V& v) {put26,674

/home/vinay/marss/project/memory.cc,609
uint64_t entry;entry11,165
uint64_t load_elf(char* mem, const char* filename) {load_elf13,182
void Memory<i_ports,d_ports>::mem_init(const char* filename) {mem_init45,1214
sc_inst Memory<i_ports,d_ports>::mem_i_read(const sc_addr& addr) {mem_i_read60,1573
sc_data Memory<i_ports,d_ports>::mem_d_read(const sc_addr& addr) {mem_d_read70,2096
sc_data Memory<i_ports,d_ports>::mem_d_write(const sc_addr& addr, const sc_data& data) {mem_d_write80,2619
void Memory<i_ports,d_ports>::work() {work90,3130
Memory<i_ports,d_ports>::Memory(const sc_module_name &name, const char* filename)Memory169,5171

/home/vinay/marss/project/top.cc,67
Top::Top(const sc_module_name &name, const char* memfile)Top4,43

/home/vinay/marss/project/main.cc,51
int sc_main(int argc, char *argv[]) {sc_main7,86

/home/vinay/marss/project/core.h,894
#define _CORE_H_CORE_H2,16
class Core : public sc_moduleCore9,102
	typedef Core SC_CURRENT_USER_MODULE;SC_CURRENT_USER_MODULE11,134
	sc_addr RIP, RSP;RIP14,184
	sc_addr RIP, RSP;RSP14,184
	sc_in<bool>        clk;clk22,308
	sc_in<bool>        reset;reset23,333
	sc_signal<mem_op>  i_op[i_ports];i_op25,361
	sc_signal<int>     i_tagin[i_ports];i_tagin26,396
	sc_signal<sc_addr> i_addr[i_ports];i_addr27,434
	sc_in<bool>        i_ready[i_ports];i_ready28,471
	sc_in<int>         i_tagout[i_ports];i_tagout29,509
	sc_in<sc_inst>     i_data[i_ports];i_data30,548
	sc_signal<mem_op>  d_op[d_ports];d_op31,585
	sc_signal<int>     d_tagin[d_ports];d_tagin32,620
	sc_signal<sc_addr> d_addr[d_ports];d_addr33,658
	sc_in<bool>        d_ready[d_ports];d_ready34,695
	sc_in<int>         d_tagout[d_ports];d_tagout35,733
	sc_inout<sc_data>  d_data[d_ports];d_data36,772

/home/vinay/marss/project/core.cc,152
void Core::do_reset() {do_reset8,83
int Core::syscall(uint64_t rsp, uint64_t rip) {syscall16,185
Core::Core(const sc_module_name &name)Core20,301

/home/vinay/marss/project/syscall.h,1196
#define _SYSCALL_H_SYSCALL_H2,19
static __inline long __syscall0(long n)__syscall06,115
static __inline long __syscall1(long n, long a1)__syscall113,274
static __inline long __syscall2(long n, long a1, long a2)__syscall220,451
static __inline long __syscall3(long n, long a1, long a2, long a3)__syscall328,654
static __inline long __syscall4(long n, long a1, long a2, long a3, long a4)__syscall436,875
static __inline long __syscall5(long n, long a1, long a2, long a3, long a4, long a5)__syscall545,1154
static __inline long __syscall6(long n, long a1, long a2, long a3, long a4, long a5, long a6)__syscall655,1490
#define __syscall1(__syscall166,1882
#define __syscall2(__syscall267,1930
#define __syscall3(__syscall368,1990
#define __syscall4(__syscall469,2062
#define __syscall5(__syscall570,2146
#define __syscall6(__syscall671,2242
#define __syscall7(__syscall772,2350
#define __SYSCALL_NARGS_X(__SYSCALL_NARGS_X74,2470
#define __SYSCALL_NARGS(__SYSCALL_NARGS75,2521
#define __SYSCALL_CONCAT_X(__SYSCALL_CONCAT_X76,2597
#define __SYSCALL_CONCAT(__SYSCALL_CONCAT77,2634
#define __SYSCALL_DISP(__SYSCALL_DISP78,2688
#define __syscall(__syscall80,2781

/home/vinay/marss/project/core_cse502.h,216
#define _CORE_CSE502_H_CORE_CSE502_H2,23
class CoreCSE502 : public Core {CoreCSE5026,66
	typedef Core SC_CURRENT_USER_MODULE;SC_CURRENT_USER_MODULE7,99
	CoreCSE502(const sc_module_name& name)CoreCSE50213,195

/home/vinay/marss/project/memory.h,1327
#define _MEMORY_H_MEMORY_H2,18
class Memory : public sc_moduleMemory17,248
	typedef Memory SC_CURRENT_USER_MODULE;SC_CURRENT_USER_MODULE19,282
	enum dirty { CLEAN, DIRTY };dirty21,323
	enum dirty { CLEAN, DIRTY };CLEAN21,323
	enum dirty { CLEAN, DIRTY };DIRTY21,323
	typedef lruset<sc_addr,dirty> Cache;Cache22,353
	Cache L1i, L1d, L2;L1i23,391
	Cache L1i, L1d, L2;L1d23,391
	Cache L1i, L1d, L2;L223,391
	char* mem;mem25,413
	typedef delaybucket<pair<int, sc_addr> > cache_delaybucket;cache_delaybucket31,612
	cache_delaybucket i_resp, d_resp;i_resp32,673
	cache_delaybucket i_resp, d_resp;d_resp32,673
	sc_in<bool>				 clk;clk37,732
	sc_in<bool>				 reset;reset38,754
	sc_in<mem_op>      i_op[i_ports];i_op40,779
	sc_in<int>         i_tagin[i_ports];i_tagin41,814
	sc_in<sc_addr>     i_addr[i_ports];i_addr42,852
	sc_signal<bool>    i_ready[i_ports];i_ready43,889
	sc_signal<int>     i_tagout[i_ports];i_tagout44,927
	sc_signal<sc_inst> i_data[i_ports];i_data45,966
	sc_in<mem_op>      d_op[d_ports];d_op46,1003
	sc_in<int>         d_tagin[d_ports];d_tagin47,1038
	sc_in<sc_addr>     d_addr[d_ports];d_addr48,1076
	sc_signal<bool>    d_ready[d_ports];d_ready49,1113
	sc_signal<int>     d_tagout[d_ports];d_tagout50,1151
	sc_signal<sc_data> d_data[d_ports];d_data51,1190

/home/vinay/marss/project/const.h,528
#define _CONST_H_CONST_H2,17
static const int i_ports = 1;i_ports7,77
static const int d_ports = 1;d_ports8,107
const long mem_size = 64*1024*1024;mem_size10,138
const long long mem_base = 0x4000000000;mem_base11,174
static const int addr_width = 64;addr_width16,333
typedef sc_dt::sc_uint<addr_width> sc_addr;sc_addr20,392
typedef sc_dt::sc_bv<16*8> sc_inst;sc_inst21,436
typedef sc_dt::sc_uint< 8*8> sc_data;sc_data22,472
enum mem_op {mem_op24,511
	NONENONE25,525
,	READREAD26,531
,	WRITEWRITE27,538

/home/vinay/marss/project/core_cse502.cc,82
void CoreCSE502::do_reset() {do_reset6,68
void CoreCSE502::work() {work10,120
