Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed Apr 22 15:10:01 2015
| Host         : maclab-3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb
| Design       : System_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.456     -196.240                    173                 3240        0.044        0.000                      0                 3240        4.020        0.000                       0                  1359  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
System_i/clk_wiz_0/U0/clk_in1  {0.000 5.000}      10.000          100.000         
  CLKFBOUT                     {0.000 5.000}      10.000          100.000         
  CLKOUT0                      {0.000 5.000}      10.000          100.000         
clk_fpga_0                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/clk_wiz_0/U0/clk_in1                                                                                                                                                    8.751        0.000                       0                     3  
  CLKFBOUT                                                                                                                                                                       7.845        0.000                       0                     3  
  CLKOUT0                           -2.456     -196.240                    173                 2524        0.044        0.000                      0                 2524        4.020        0.000                       0                  1354  
clk_fpga_0                                                                                                                                                                       7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                  2.685        0.000                      0                  716        0.581        0.000                      0                  716  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/clk_wiz_0/U0/clk_in1
  To Clock:  System_i/clk_wiz_0/U0/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/clk_wiz_0/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/clk_in1 }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y1    System_i/clk_wiz_0/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :          173  Failing Endpoints,  Worst Slack       -2.456ns,  Total Violation     -196.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/write_reg_duty_motor4_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0 rise@10.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        12.355ns  (logic 8.043ns (65.097%)  route 4.312ns (34.903%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        1.637     1.640    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X34Y76                                                      r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/write_reg_duty_motor4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDCE (Prop_fdce_C_Q)         0.518     2.158 f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/write_reg_duty_motor4_reg[5]/Q
                         net (fo=3, routed)           0.301     2.459    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/duty_motor4[5]
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.124     2.583 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/cast_02__5_i_3/O
                         net (fo=2, routed)           0.397     2.980    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/p_0_out[5]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_B[5]_PCOUT[47])
                                                      3.851     6.831 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/u_Chart/cast_02__5/PCOUT[47]
                         net (fo=1, routed)           0.002     6.833    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/n_106_u_Chart/cast_02__5
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518     8.351 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/u_Chart/cast_02__6/P[20]
                         net (fo=1, routed)           1.160     9.511    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/cast_02_2[37]
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.124     9.635 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_123/O
                         net (fo=9, routed)           0.190     9.825    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_123
    SLICE_X37Y77         LUT3 (Prop_lut3_I2_O)        0.124     9.949 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_243/O
                         net (fo=16, routed)          0.607    10.557    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_243
    SLICE_X36Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.681 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_242/O
                         net (fo=1, routed)           0.000    10.681    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_242
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.194 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.194    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_184
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.311 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_118/CO[3]
                         net (fo=1, routed)           0.000    11.311    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_118
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.428 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_53/CO[3]
                         net (fo=1, routed)           0.000    11.428    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_53
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.545 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.305    11.849    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/I26[0]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.424    12.273 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_addr_decoder_inst/PWM_motor4_1_INST_0_i_12/O
                         net (fo=5, routed)           0.335    12.608    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/I47
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.124    12.732 f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_5/O
                         net (fo=2, routed)           0.448    13.180    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_5
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124    13.304 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_motor4_1_INST_0_i_1/O
                         net (fo=2, routed)           0.567    13.871    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_motor4_1_INST_0_i_1
    SLICE_X43Y77         LUT5 (Prop_lut5_I0_O)        0.124    13.995 r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_reg_i_1__2/O
                         net (fo=1, routed)           0.000    13.995    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/n_0_PWM_reg_i_1__2
    SLICE_X43Y77         FDCE                                         r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        1.468    11.471    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/IPCORE_CLK
    SLICE_X43Y77                                                      r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_reg_reg/C
                         clock pessimism              0.114    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X43Y77         FDCE (Setup_fdce_C_D)        0.029    11.540    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_PWM_Motor4/u_Chart/PWM_reg_reg
  -------------------------------------------------------------------
                         required time                         11.540    
                         arrival time                         -13.995    
  -------------------------------------------------------------------
                         slack                                 -2.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        0.661     0.663    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100                                                     r  System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     0.923    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y100        SRL16E                                       r  System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        0.932     0.934    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100                                                     r  System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.238     0.696    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.879    System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     10.000  7.845    BUFGCTRL_X0Y0    System_i/clk_wiz_0/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980     5.000   4.020    SLICE_X26Y97     System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980     5.000   4.020    SLICE_X38Y98     System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y16  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack        2.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Counter3/Delay_out1_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0 rise@10.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 0.580ns (8.613%)  route 6.154ns (91.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 11.543 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        1.655     1.658    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X33Y93                                                      r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.456     2.114 f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=6, routed)           1.018     3.132    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/soft_reset
    SLICE_X41Y93         LUT2 (Prop_lut2_I1_O)        0.124     3.256 f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/Wrap_To_Zero_out1_last_value[15]_i_3__1/O
                         net (fo=109, routed)         5.136     8.392    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Counter3/I59[0]
    SLICE_X56Y93         FDCE                                         f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Counter3/Delay_out1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        1.540    11.543    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Counter3/IPCORE_CLK
    SLICE_X56Y93                                                      r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Counter3/Delay_out1_reg[0]/C
                         clock pessimism              0.014    11.557    
                         clock uncertainty           -0.074    11.482    
    SLICE_X56Y93         FDCE (Recov_fdce_C_CLR)     -0.405    11.077    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_adxl_dut/u_Counter3/Delay_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.077    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.875%)  route 0.631ns (75.125%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.149    -0.553 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        0.557     0.559    System_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y90                                                      r  System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y90         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  System_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           0.277     1.000    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.045 f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=59, routed)          0.354     1.399    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/reset
    SLICE_X40Y100        FDCE                                         f  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    System_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  System_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    System_i/clk_wiz_0/U0/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  System_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=1353, routed)        0.913     0.915    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y100                                                     r  System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.818    System_i/BasicQuadrotorControl_hdl_dut_ipcore_0/U0/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_inst/u_BasicQuadrotorControl_hdl_dut_ipcore_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.581    





