tb.v
tb_trace_generator.v
../hdl/CW305_designstart_top.v
../hdl/trace_top.v
../hdl/cw305_usb_reg_fe.v
../hdl/reg_trace.v
../hdl/trace_trigger.v
../../phywhisperer/hardware/fpga/hdl/reg_main.v
../../phywhisperer/hardware/fpga/hdl/fifo.v
../../phywhisperer/hardware/fpga/hdl/cdc_pulse.v
../../phywhisperer/hardware/fpga/vivado/pw_fpga.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v
-y/mnt/c/Xilinx/Vivado/2018.3/ids_lite/ISE/verilog/src/unisims/
