# general.qsf
# Copyright (C) 2021 CESNET z. s. p. o.
# Author(s): Jakub Cabal <cabal@cesnet.cz>
#
# SPDX-License-Identifier: BSD-3-Clause

# ==============================================================================
# Pin Locations
# ==============================================================================

set_location_assignment PIN_KU56 -to cpu_1v2_resetn
set_location_assignment PIN_U51 -to clk_sys_bak_50m_p
#set_location_assignment PIN_W52  -to clk_sys_bak_50m_n
set_location_assignment PIN_AN61 -to clk_sys_100m_p
#set_location_assignment PIN_AK62 -to clk_sys_100m_n

set_location_assignment PIN_KJ51 -to fpga_led[0]
set_location_assignment PIN_KF50 -to fpga_led[1]
set_location_assignment PIN_KU50 -to fpga_led[2]
set_location_assignment PIN_KR51 -to fpga_led[3]

set_location_assignment PIN_KF54 -to fpga_i2c_en
set_location_assignment PIN_LH56 -to fpga_i2c1_scl
set_location_assignment PIN_KU52 -to fpga_i2c1_sda
set_location_assignment PIN_KR59 -to fpga_i2c2_en
set_location_assignment PIN_KF60 -to fpga_i2c2_scl
set_location_assignment PIN_KJ57 -to fpga_i2c2_sda

set_location_assignment PIN_KJ55 -to qsfpdd1_fpga_led[2]
set_location_assignment PIN_KR55 -to qsfpdd1_fpga_led[1]
set_location_assignment PIN_KU54 -to qsfpdd1_fpga_led[0]
set_location_assignment PIN_KJ53 -to qsfpdd0_fpga_led[2]
set_location_assignment PIN_KF52 -to qsfpdd0_fpga_led[1]
set_location_assignment PIN_KR53 -to qsfpdd0_fpga_led[0]

set_location_assignment PIN_KU60 -to qsfpdd_1v2_port_en
set_location_assignment PIN_KJ59 -to qsfpdd_1v2_port_int_n

# ==============================================================================
# Pin IO Standards & Input Termination
# ==============================================================================

set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to clk_sys_100m_p
set_instance_assignment -name IO_STANDARD "TRUE DIFFERENTIAL SIGNALING" -to clk_sys_bak_50m_p
set_instance_assignment -name IO_STANDARD "1.2 V" -to cpu_1v2_resetn
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_i2c_en
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_i2c1_scl
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_i2c1_sda
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_i2c2_en
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_i2c2_scl
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_i2c2_sda
set_instance_assignment -name IO_STANDARD "1.2 V" -to fpga_led

set_instance_assignment -name IO_STANDARD "1.2 V" -to qsfpdd0_fpga_led
set_instance_assignment -name IO_STANDARD "1.2 V" -to qsfpdd1_fpga_led

set_instance_assignment -name IO_STANDARD "1.2 V" -to qsfpdd_1v2_port_en
set_instance_assignment -name IO_STANDARD "1.2 V" -to qsfpdd_1v2_port_int_n

# ==============================================================================
# Others assignments
# ==============================================================================

#set_global_assignment -name OPTIMIZATION_MODE "HIGH PERFORMANCE EFFORT"

set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name DEVICE AGIB027R29A1E2VR0
set_global_assignment -name FAMILY Agilex

set_global_assignment -name USE_CONF_DONE SDM_IO16
set_global_assignment -name VID_OPERATION_MODE "PMBUS MASTER"
set_global_assignment -name USE_PWRMGT_SCL SDM_IO0
set_global_assignment -name USE_PWRMGT_SDA SDM_IO12
set_global_assignment -name PWRMGT_BUS_SPEED_MODE "100 KHZ"
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE ED8401
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS 47
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS 00
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS 00
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT "LINEAR FORMAT"
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N "-13"
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT VOLTS
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE OFF
set_global_assignment -name AUTO_RESTART_CONFIGURATION OFF
set_global_assignment -name GENERATE_COMPRESSED_SOF ON
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "AVST X8"
set_global_assignment -name ACTIVE_SERIAL_CLOCK AS_FREQ_115MHZ_IOSC
set_global_assignment -name DEVICE_INITIALIZATION_CLOCK OSC_CLK_1_125MHZ
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1

# PRESERVE_UNUSED_XCVR_CHANNEL WARNING!!!
# =======================================
# Do not use global PRESERVE_UNUSED_XCVR_CHANNEL qsf assignment if you need to
# preserve the unused tiles and have tied the power rails to ground for some of
# the tiles. This can result in a configuration error.

# PRESERVE F-Tile 12A (ETH)
# see qsfp_virtual.qsf
# PRESERVE R-Tile 15C (CXL)
# see cxl_virtual.qsf
