Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jul 22 17:27:29 2018
| Host         : DESKTOP-8DK5V4L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   443 |
| Unused register locations in slices containing registers |   808 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |           12 |
|      3 |            6 |
|      4 |           30 |
|      5 |           11 |
|      6 |            9 |
|      7 |            4 |
|      8 |          169 |
|      9 |            7 |
|     10 |           12 |
|     11 |            6 |
|     12 |            6 |
|     13 |            7 |
|     14 |            6 |
|     15 |            2 |
|    16+ |          153 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1225 |          372 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |             770 |          298 |
| Yes          | No                    | No                     |            1060 |          307 |
| Yes          | No                    | Yes                    |              60 |           15 |
| Yes          | Yes                   | No                     |            3779 |         1134 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                                                                             Enable Signal                                                                                                                                                                                            |                                                                                                                          Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_controller_0/inst/Inst_i2c_sender/sioc_i_1_n_0                                                                                                                                                                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                    |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                                   | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                1 |              2 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                2 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/t_line                                                                                                                                                                                                                                                                                                                               | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/line[4]_i_1_n_0                                                                                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                                              |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                            | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                           | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_byte_cntr_reg[8]                                                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                        | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/last_col_1                                                                                                                                                                                                                                                                                                                           | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/col[6]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                              |                2 |              4 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/rst_ov7670_pclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                       |                2 |              4 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/rst_vga_clk25/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                     | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                           | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                                                                                                                                   | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                         | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                                                                                                                  | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                            | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                         |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][1]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                               | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                        |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                         | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                           |                1 |              5 |
|  system_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                4 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                                                                                                                                                           | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                  |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                                                     | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                                 | system_i/vdma_mm2s/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                          |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                             | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                   |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                          |                1 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/rst_vga_clk25/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                             | system_i/rst_vga_clk25/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                2 |              6 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/rst_ov7670_pclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                           | system_i/rst_ov7670_pclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                 |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                          |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                                 | system_i/vdma_mm2s/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                          |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                               | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                                  |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_byte_cntr_reg[8]                                                                                                                                              | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                          |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/s_fsync_d2_reg                                                                                                                                                                                                                 |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                                                     | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                                                                                        | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                 |                2 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                       | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                                       | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/s_fsync_d1_reg                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                6 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                7 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                                                                                              | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/p_1_in[24]                                                                                                                                                                                                                                                                                                                       | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/p_1_in[8]                                                                                                                                                                                                                                                                                                                        | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/p_1_in[20]                                                                                                                                                                                                                                                                                                                       | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/p_1_in[1]                                                                                                                                                                                                                                                                                                                        | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                                           | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                                            | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                           | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                           | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                          | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                                                                                                                                                           | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                  | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7][0]                                                                                                                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][0]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[7]_0[0]                                                                                                                                  | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[7][0] |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                   | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0[0]                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                              |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                    |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/clk_wiz_0/inst/clk_out2             | system_i/ov7670_controller_0/inst/Inst_ov7670_registers/divider_reg[7][0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                3 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                2 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                             | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                            | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6][0]                                                                                            |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                4 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0[0]                                                                                          |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                       | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/first_mi_word_reg                                                                                                                                                                                                                                             | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                 |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                5 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                  | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                          |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                  | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                               |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                  |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                               |                4 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/stream_to_vga_0/inst/vc[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                          | system_i/stream_to_vga_0/inst/vc[9]_i_1_n_0                                                                                                                                                                                                                       |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                           | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                          |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                       | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                          | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                               |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/stream_to_vga_0/inst/hc[9]_i_1_n_0                                                                                                                                                                                                                       |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                  |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                7 |             10 |
|  system_i/clk_wiz_0/inst/clk_out2             | system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr0                                                                                                                                                                                                                                                                                                                                           | system_i/ov7670_controller_0/inst/Inst_i2c_sender/data_sr[30]_i_1_n_0                                                                                                                                                                                             |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                          |                5 |             11 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/p_0_in                                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/pixel_next[10]_i_1_n_0                                                                                                                                                                                   |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                   |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                   |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                3 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/vga_r_out[3]_i_1_n_0                                                                                                                                                                          |               10 |             12 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                          |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][2]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                6 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                2 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                       | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                           | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                4 |             13 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0[0] | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                               |                6 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.NO_DWIDTH_VERT_COUNTER.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                     | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                               |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                               | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/E[0]                                                                                                                                                                                                                                                                                                             | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                         |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                7 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                   | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                     |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][3]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                             | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                     |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                   | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                     |                4 |             16 |
|  system_i/clk_wiz_0/inst/clk_out2             | system_i/ov7670_controller_0/inst/Inst_i2c_sender/E[0]                                                                                                                                                                                                                                                                                                                                               | system_i/debounce_0/inst/o                                                                                                                                                                                                                                        |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                4 |             16 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][4]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                             | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                2 |             16 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/p_2_out[14]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                8 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                   |                3 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                8 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                              |                4 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/t_line                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                   |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                              |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                                                                                                                       | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                            |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                  | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                              | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0][0]                                                                                                                                         | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                5 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                           | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                            |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0][0]                                                                                                                                         | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0][0]                                                                                                                                         | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |                6 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                             | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/bram_addr[18]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |               10 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                         |                4 |             19 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_capture_inst/p_0_in                                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                        |                5 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                                                                                                                                                 | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                  |                5 |             20 |
|  system_i/clk_wiz_0/inst/clk_out1             | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[9][0]                                                                                                                                                                                                                                                                 | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                                                                                  |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                              | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                5 |             20 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_dest_state_reg[1]_0[0]                                                                                                                     |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/FSM_sequential_src_state_reg[1]_0[0]                                                                                                                      |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/E[0]                                                                                                                                                                                                              | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                            |                7 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][0]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                7 |             21 |
|  system_i/clk_wiz_0/inst/clk_out2             | system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr0                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                   |                4 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                  | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                    |                9 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                             | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                        | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                                | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                         | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                6 |             23 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                             | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                              |                7 |             23 |
|  system_i/clk_wiz_0/inst/clk_out2             |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/debounce_0/inst/clear                                                                                                                                                                                                                                    |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                       |                                                                                                                                                                                                                                                                   |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/last_col_1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                   |                6 |             25 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                           | system_i/fifo_s2mm/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                8 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                           | system_i/fifo_mm2s/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                                                                                    |                5 |             30 |
|  system_i/clk_wiz_0/inst/clk_out2             | system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr0                                                                                                                                                                                                                                                                                                                                           | system_i/ov7670_controller_0/inst/Inst_i2c_sender/busy_sr[31]_i_1_n_0                                                                                                                                                                                             |                6 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0][5]                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                            | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                7 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                             | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr_dup_reg[0]        |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                             | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                               | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/balls_overlay_0/inst/balls_overlay_track_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                                                                                                                     | system_i/balls_overlay_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                 |               20 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                 |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                                                      | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                               |               19 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                         | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |                8 |             32 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                                                 | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                          |               12 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                     | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                 |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[3][0]                                                                                                                                                                                                                        | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                         |                9 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                                     |               15 |             33 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/ov7670_decode_stream_0/inst/ov7670_stream_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                        |               10 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                9 |             34 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                   |                6 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                   |                7 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |               15 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                   |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                             | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                         |                6 |             35 |
|  ov7670_pclk_IBUF_BUFG                        | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |                7 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                6 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                |                9 |             36 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                           |               18 |             40 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |               18 |             41 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |                6 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                9 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |                9 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                8 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                               |               12 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                        | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                   |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                        | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                          |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   |               12 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                  | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                     | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg[0]                                                                                                                                                            |                8 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                   |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                   |                7 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                                 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                                          |                9 |             50 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                          |               21 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_mm2s/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to[0]                                                                                                                                                          |               21 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |               13 |             61 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                   |               25 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                   |               20 |             64 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                        | system_i/vdma_mm2s_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                         |               19 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                                                                                                                                                        |                                                                                                                                                                                                                                                                   |               51 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_APROT_Q_reg[0]_0                                                                                                                                                                                                                                                                  | system_i/vdma_s2mm_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                 |               12 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |               30 |             66 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                        | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |               22 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                  | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |               17 |             67 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                  |               33 |             76 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                 | system_i/vdma_s2mm/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                   |               19 |             77 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_mm2s/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                     | system_i/vdma_mm2s/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1][0]                                                                                                                                                                   |               21 |             77 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/vdma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                   |               22 |             88 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/coordsX_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                   |               18 |             96 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                   | system_i/color_detector_0/inst/color_detector_v1_0_S00_AXI_inst/points[31]_i_1_n_0                                                                                                                                                                                |               25 |             96 |
|  system_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               27 |            107 |
|  ov7670_pclk_IBUF_BUFG                        |                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |               35 |            134 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                   |              315 |            990 |
+-----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


