	component DE0Qsys is
		port (
			clk_50m_clk        : in    std_logic                     := 'X';             -- clk
			reset_reset_n      : in    std_logic                     := 'X';             -- reset_n
			dram_clk_clk       : out   std_logic;                                        -- clk
			areset_export      : in    std_logic                     := 'X';             -- export
			locked_export      : out   std_logic;                                        -- export
			phasedone_export   : out   std_logic;                                        -- export
			sdram_wires_addr   : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_wires_ba     : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wires_cas_n  : out   std_logic;                                        -- cas_n
			sdram_wires_cke    : out   std_logic;                                        -- cke
			sdram_wires_cs_n   : out   std_logic;                                        -- cs_n
			sdram_wires_dq     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wires_dqm    : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wires_ras_n  : out   std_logic;                                        -- ras_n
			sdram_wires_we_n   : out   std_logic;                                        -- we_n
			led_export         : out   std_logic_vector(9 downto 0);                     -- export
			button_export      : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			sw_export          : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			hex_0_export       : out   std_logic_vector(7 downto 0);                     -- export
			motora_duty_export : out   std_logic_vector(7 downto 0);                     -- export
			motorb_duty_export : out   std_logic_vector(7 downto 0);                     -- export
			motora_dir_export  : out   std_logic_vector(1 downto 0);                     -- export
			motorb_dir_export  : out   std_logic_vector(1 downto 0);                     -- export
			hex_1_export       : out   std_logic_vector(7 downto 0);                     -- export
			sensor_export      : in    std_logic_vector(2 downto 0)  := (others => 'X')  -- export
		);
	end component DE0Qsys;

