// Seed: 874271528
module module_0 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input tri id_8,
    output tri id_9,
    input supply0 id_10,
    input uwire id_11
);
  assign id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    input wor id_2,
    output supply1 id_3
);
  assign id_1 = id_2;
  wire id_5;
  wor  id_6 = 1;
  module_0(
      id_3, id_1, id_2, id_1, id_0, id_2, id_2, id_0, id_2, id_1, id_0, id_0
  );
  wire id_7, id_8, id_9;
endmodule
