// Seed: 1709417836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  always @(posedge id_2 + id_2 - 1'b0 != (1)) begin : LABEL_0
    id_5 += id_6 * -1;
  end
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  localparam id_9 = 1 - 1'h0 == {1, -1};
  wire id_10;
  logic [(  1 'h0 ) : -1] id_11;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_10,
      id_9,
      id_9,
      id_10
  );
  wire id_12;
  assign id_1[1] = -1;
  final $clog2(79);
  ;
  logic id_13;
  assign id_13 = id_2;
endmodule
