<?xml version="1.0"?>
<HdlUtils>
  <Simulation>
    <sim_dialog>
      <sdf_files/>
    </sim_dialog>
  </Simulation>
  <Verilog>
    <verilog_gen_dialog/>
  </Verilog>
  <Vhdl>
    <vhdl_gen_dialog>
      <netlist_file value="MIB_FPGA_Module.vhd"/>
      <log_file value="VHDLNetlister.log"/>
      <netlist_block_down value="MIB_FPGA_Module"/>
    </vhdl_gen_dialog>
  </Vhdl>
  <Model>
    <hdl_module_dialog/>
  </Model>
  <share_netlisters>
    <share_netlisters_dialog/>
  </share_netlisters>
  <QuickConnectionView>
    <quick_connection_view_dialog>
      <output_file_name value="MIB_FPGA_Module.qcv"/>
      <top_block value="MIB_FPGA_Module"/>
    </quick_connection_view_dialog>
  </QuickConnectionView>
  <KeyinNetlister>
    <keyin_netlister_dialog>
      <top_block value="MIB_FPGA_Module"/>
      <output_file_name value="MIB_FPGA_Module.kyn"/>
    </keyin_netlister_dialog>
  </KeyinNetlister>
  <RinfNetlister>
    <rinf_netlister_dialog/>
  </RinfNetlister>
  <Project>
    <Compilation/>
    <Simulation/>
    <Breakpoints/>
    <Watch/>
    <Waveforms/>
  </Project>
  <AllegroNetlister>
    <allegro_netlister_dialog/>
  </AllegroNetlister>
  <EdifNetlister>
    <edif_netlister_dialog>
      <output_file_name value="MIB_FPGA_Module.edn"/>
      <scope_value value="MIB_FPGA_Module"/>
    </edif_netlister_dialog>
  </EdifNetlister>
  <CCZExporter>
    <ccz_exporter_dialog/>
  </CCZExporter>
  <PartsLister>
    <partslister_dialog>
      <output_file_name value="MIB_Module.txt"/>
      <scope_value value="MIB_Module"/>
    </partslister_dialog>
  </PartsLister>
  <EdifNetlister>
    <edif_schematic_dialog/>
  </EdifNetlister>
  <SCTNetlister>
    <sct_netlister_dialog>
      <output_file_name value="MIB_FPGA_Module.txt"/>
      <scope_value value="MIB_FPGA_Module"/>
    </sct_netlister_dialog>
  </SCTNetlister>
</HdlUtils>
