

================================================================
== Vivado HLS Report for 'RosenbrockSimulator'
================================================================
* Date:           Tue Dec 18 12:45:54 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHlsRosenbrock
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     17.25|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|   96|    1|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |                                                  |                                        |  Latency  |  Interval | Pipeline|
        |                     Instance                     |                 Module                 | min | max | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+
        |grp_RosenbrockSimulator_simulateRosenbrock_fu_88  |RosenbrockSimulator_simulateRosenbrock  |   46|   95|   46|   95|   none  |
        +--------------------------------------------------+----------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |       30|    592|  39955|  22918|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|     33|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       30|    592|  39988|  22918|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       25|    740|    113|    130|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+-------+-------+-------+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------------------------------+----------------------------------------+---------+-------+-------+-------+
    |grp_RosenbrockSimulator_simulateRosenbrock_fu_88  |RosenbrockSimulator_simulateRosenbrock  |       30|    592|  39955|  22918|
    +--------------------------------------------------+----------------------------------------+---------+-------+-------+-------+
    |Total                                             |                                        |       30|    592|  39955|  22918|
    +--------------------------------------------------+----------------------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |fitness         |  32|   0|   32|          0|
    |simulationDone  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  33|   0|   33|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------+--------------+
|clk              |  in |    1| ap_ctrl_hs | RosenbrockSimulator::RosenbrockSimulator | return value |
|reset            |  in |    1| ap_ctrl_hs | RosenbrockSimulator::RosenbrockSimulator | return value |
|startSimulation  |  in |    1|   ap_none  |              startSimulation             |    pointer   |
|simulationDone   | out |    1|   ap_vld   |              simulationDone              |    pointer   |
|a                |  in |   32|   ap_none  |                     a                    |    pointer   |
|b                |  in |   32|   ap_none  |                     b                    |    pointer   |
|chromosome_in    |  in |   64|   ap_none  |               chromosome_in              |    pointer   |
|fitness          | out |   32|   ap_vld   |                  fitness                 |    pointer   |
+-----------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (RosenbrockSimulator_s)
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (22)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4043

ST_1: StgValue_4 (23)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4047

ST_1: StgValue_5 (24)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startSimulation), !map !4051

ST_1: StgValue_6 (25)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %simulationDone), !map !4055

ST_1: StgValue_7 (26)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a), !map !4059

ST_1: StgValue_8 (27)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %b), !map !4063

ST_1: StgValue_9 (28)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %chromosome_in), !map !4067

ST_1: StgValue_10 (29)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fitness), !map !4071

ST_1: StgValue_11 (30)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:20
:8  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @p_str, [20 x i8]* @p_str) nounwind

ST_1: RosenbrockSimulator_s (31)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:21
:9  %RosenbrockSimulator_s = load i1* @RosenbrockSimulator_ssdm_thread_M_simulateRosenbrock, align 1

ST_1: StgValue_13 (32)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:21
:10  br i1 %RosenbrockSimulator_s, label %1, label %2

ST_1: StgValue_14 (34)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:21
:0  call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str12) nounwind

ST_1: StgValue_15 (35)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:22
:1  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str12, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind

ST_1: StgValue_16 (36)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:23
:2  call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str12, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind

ST_1: StgValue_17 (37)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:24
:3  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_18 (38)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:25
:4  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_19 (39)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:26
:5  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startSimulation) nounwind

ST_1: StgValue_20 (40)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:27
:6  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %simulationDone) nounwind

ST_1: StgValue_21 (41)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:28
:7  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [2 x i8]* @p_str7, i32 0, i32 0, i32* %a) nounwind

ST_1: StgValue_22 (42)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:29
:8  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [2 x i8]* @p_str8, i32 0, i32 0, i32* %b) nounwind

ST_1: StgValue_23 (43)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:30
:9  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str9, [14 x i8]* @p_str10, i32 0, i32 0, i64* %chromosome_in) nounwind

ST_1: StgValue_24 (44)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:31
:10  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [8 x i8]* @p_str11, i32 0, i32 0, i32* %fitness) nounwind

ST_1: StgValue_25 (45)  [1/1] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:22
:11  ret void

ST_1: StgValue_26 (47)  [2/2] 0.00ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:21
:0  call void @"RosenbrockSimulator::simulateRosenbrock"(i1* %clk, i1* %reset, i1* %startSimulation, i1* %simulationDone, i32* %a, i32* %b, i64* %chromosome_in, i32* %fitness)


 <State 2>: 9.01ns
ST_2: StgValue_27 (47)  [1/2] 9.01ns  loc: ../RosenbrockSimulator/RosenbrockSimulator.h:21
:0  call void @"RosenbrockSimulator::simulateRosenbrock"(i1* %clk, i1* %reset, i1* %startSimulation, i1* %simulationDone, i32* %a, i32* %b, i64* %chromosome_in, i32* %fitness)

ST_2: StgValue_28 (48)  [1/1] 0.00ns
:1  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clk]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startSimulation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ simulationDone]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ chromosome_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fitness]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ RosenbrockSimulator_ssdm_thread_M_simulateRosenbrock]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ hls_pow_reduce_an_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_pow_reduce_an_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3            (specbitsmap    ) [ 000]
StgValue_4            (specbitsmap    ) [ 000]
StgValue_5            (specbitsmap    ) [ 000]
StgValue_6            (specbitsmap    ) [ 000]
StgValue_7            (specbitsmap    ) [ 000]
StgValue_8            (specbitsmap    ) [ 000]
StgValue_9            (specbitsmap    ) [ 000]
StgValue_10           (specbitsmap    ) [ 000]
StgValue_11           (spectopmodule  ) [ 000]
RosenbrockSimulator_s (load           ) [ 010]
StgValue_13           (br             ) [ 000]
StgValue_14           (specprocessdecl) [ 000]
StgValue_15           (specsensitive  ) [ 000]
StgValue_16           (specsensitive  ) [ 000]
StgValue_17           (specport       ) [ 000]
StgValue_18           (specport       ) [ 000]
StgValue_19           (specport       ) [ 000]
StgValue_20           (specport       ) [ 000]
StgValue_21           (specport       ) [ 000]
StgValue_22           (specport       ) [ 000]
StgValue_23           (specport       ) [ 000]
StgValue_24           (specport       ) [ 000]
StgValue_25           (ret            ) [ 000]
StgValue_27           (call           ) [ 000]
StgValue_28           (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="startSimulation">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startSimulation"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="simulationDone">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="simulationDone"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="chromosome_in">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chromosome_in"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fitness">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fitness"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="RosenbrockSimulator_ssdm_thread_M_simulateRosenbrock">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RosenbrockSimulator_ssdm_thread_M_simulateRosenbrock"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hls_pow_reduce_an_20">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="hls_pow_reduce_an_19">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="hls_pow_reduce_an_16">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="hls_pow_reduce_an_17">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="hls_pow_reduce_an_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="hls_pow_reduce_an_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="hls_pow_reduce_an_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="hls_pow_reduce_an_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hls_pow_reduce_an_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="hls_pow_reduce_an_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="hls_pow_reduce_an">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="hls_pow_reduce_an_21">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_pow_reduce_an_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RosenbrockSimulator::simulateRosenbrock"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="grp_RosenbrockSimulator_simulateRosenbrock_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="1" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="0" index="5" bw="32" slack="0"/>
<pin id="95" dir="0" index="6" bw="32" slack="0"/>
<pin id="96" dir="0" index="7" bw="64" slack="0"/>
<pin id="97" dir="0" index="8" bw="32" slack="0"/>
<pin id="98" dir="0" index="9" bw="6" slack="0"/>
<pin id="99" dir="0" index="10" bw="109" slack="0"/>
<pin id="100" dir="0" index="11" bw="105" slack="0"/>
<pin id="101" dir="0" index="12" bw="102" slack="0"/>
<pin id="102" dir="0" index="13" bw="97" slack="0"/>
<pin id="103" dir="0" index="14" bw="92" slack="0"/>
<pin id="104" dir="0" index="15" bw="87" slack="0"/>
<pin id="105" dir="0" index="16" bw="82" slack="0"/>
<pin id="106" dir="0" index="17" bw="77" slack="0"/>
<pin id="107" dir="0" index="18" bw="58" slack="0"/>
<pin id="108" dir="0" index="19" bw="26" slack="0"/>
<pin id="109" dir="0" index="20" bw="42" slack="0"/>
<pin id="110" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="RosenbrockSimulator_s_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="RosenbrockSimulator_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="86" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="88" pin=8"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="88" pin=9"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="88" pin=10"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="88" pin=11"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="88" pin=12"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="88" pin=13"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="88" pin=14"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="88" pin=15"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="88" pin=16"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="88" pin=17"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="88" pin=18"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="88" pin=19"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="88" pin=20"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: simulationDone | {1 2 }
	Port: fitness | {1 2 }
 - Input state : 
	Port: RosenbrockSimulator::RosenbrockSimulator : startSimulation | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : a | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : b | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : chromosome_in | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : RosenbrockSimulator_ssdm_thread_M_simulateRosenbrock | {1 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_20 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_19 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_16 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_17 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_9 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_12 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_13 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_14 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_15 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_18 | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an | {1 2 }
	Port: RosenbrockSimulator::RosenbrockSimulator : hls_pow_reduce_an_21 | {1 2 }
  - Chain level:
	State 1
		StgValue_13 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_RosenbrockSimulator_simulateRosenbrock_fu_88 |   592   |  43.791 |  40528  |  22136  |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |   592   |  43.791 |  40528  |  22136  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|  hls_pow_reduce_an |    1   |    0   |    0   |
|hls_pow_reduce_an_12|    3   |    0   |    0   |
|hls_pow_reduce_an_13|    3   |    0   |    0   |
|hls_pow_reduce_an_14|    3   |    0   |    0   |
|hls_pow_reduce_an_15|    3   |    0   |    0   |
|hls_pow_reduce_an_16|    3   |    0   |    0   |
|hls_pow_reduce_an_17|    3   |    0   |    0   |
|hls_pow_reduce_an_18|    2   |    0   |    0   |
|hls_pow_reduce_an_19|    4   |    0   |    0   |
|hls_pow_reduce_an_20|    0   |    6   |    6   |
|hls_pow_reduce_an_21|    2   |    0   |    0   |
| hls_pow_reduce_an_9|    3   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   30   |    6   |    6   |
+--------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   592  |   43   |  40528 |  22136 |
|   Memory  |   30   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |   592  |   43   |  40534 |  22142 |
+-----------+--------+--------+--------+--------+--------+
