

================================================================
== Vitis HLS Report for 'ban_interface_Pipeline_VITIS_LOOP_335_1'
================================================================
* Date:           Tue Feb  8 15:34:44 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_1  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2223|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|      77|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      77|    2277|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln335_fu_138_p2     |         +|   0|  0|    9|           2|           1|
    |add_ln336_1_fu_158_p2   |         +|   0|  0|   14|           7|           6|
    |add_ln336_2_fu_176_p2   |         +|   0|  0|   15|           8|           1|
    |add_ln336_fu_152_p2     |         +|   0|  0|   14|           7|           6|
    |sub_ln336_fu_218_p2     |         -|   0|  0|  135|         128|         128|
    |and_ln336_10_fu_357_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln336_1_fu_240_p2   |       and|   0|  0|  128|         128|         128|
    |and_ln336_8_fu_320_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln336_9_fu_341_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln336_fu_224_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln341_1_fu_381_p2   |       and|   0|  0|    2|           1|           1|
    |and_ln341_fu_346_p2     |       and|   0|  0|    2|           1|           1|
    |icmp_ln335_fu_132_p2    |      icmp|   0|  0|    8|           2|           2|
    |icmp_ln336_4_fu_284_p2  |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln336_5_fu_290_p2  |      icmp|   0|  0|   16|          23|           1|
    |icmp_ln336_6_fu_302_p2  |      icmp|   0|  0|   11|           8|           2|
    |icmp_ln336_7_fu_308_p2  |      icmp|   0|  0|   16|          23|           1|
    |lshr_ln336_1_fu_246_p2  |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln336_fu_230_p2    |      lshr|   0|  0|  423|         128|         128|
    |or_ln336_1_fu_314_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln336_2_fu_363_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln336_3_fu_369_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln336_4_fu_387_p2    |        or|   0|  0|    2|           1|           1|
    |or_ln336_fu_296_p2      |        or|   0|  0|    2|           1|           1|
    |solved_8_fu_393_p2      |        or|   0|  0|    2|           1|           1|
    |select_ln336_fu_200_p3  |    select|   0|  0|  107|           1|           1|
    |shl_ln336_1_fu_208_p2   |       shl|   0|  0|  314|           1|          97|
    |shl_ln336_fu_186_p2     |       shl|   0|  0|  423|           1|         128|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |sel_tmp17_fu_351_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln336_fu_375_p2     |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 2223|         745|         905|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_6_fu_68                |   9|          2|    2|          4|
    |res_3_reg_103            |   9|          2|    1|          2|
    |solved_reg_91            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln336_8_reg_420                |   1|   0|    1|          0|
    |and_ln336_8_reg_420_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i_6_fu_68                          |   2|   0|    2|          0|
    |icmp_ln335_reg_406                 |   1|   0|    1|          0|
    |icmp_ln335_reg_406_pp0_iter1_reg   |   1|   0|    1|          0|
    |res_3_reg_103                      |   1|   0|    1|          0|
    |solved_reg_91                      |   1|   0|    1|          0|
    |trunc_ln336_10_reg_415             |  32|   0|   32|          0|
    |trunc_ln336_reg_410                |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  77|   0|   77|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_7441_p_din0    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_7441_p_din1    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_7441_p_opcode  |  out|    5|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_7441_p_dout0   |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_7441_p_ce      |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_2063_p_din0    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_2063_p_din1    |  out|   32|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_2063_p_opcode  |  out|    5|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_2063_p_dout0   |   in|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|grp_fu_2063_p_ce      |  out|    1|  ap_ctrl_hs|  ban_interface_Pipeline_VITIS_LOOP_335_1|  return value|
|b_op1_load            |   in|  128|     ap_none|                               b_op1_load|        scalar|
|b_op2_load            |   in|  128|     ap_none|                               b_op2_load|        scalar|
|res_3_out             |  out|    1|      ap_vld|                                res_3_out|       pointer|
|res_3_out_ap_vld      |  out|    1|      ap_vld|                                res_3_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 6 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_op2_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op2_load"   --->   Operation 7 'read' 'b_op2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load"   --->   Operation 8 'read' 'b_op1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader18"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i2 %i_6" [../src/ban.cpp:335]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln335 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:335]   --->   Operation 12 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln335 = add i2 %i, i2 1" [../src/ban.cpp:335]   --->   Operation 13 'add' 'add_ln335' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %.split4_ifconv, void %_ZNK3BanltERKS_.exit.loopexit.exitStub" [../src/ban.cpp:335]   --->   Operation 14 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i, i5 0" [../src/ban.cpp:336]   --->   Operation 15 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln336 = add i7 %shl_ln2, i7 32" [../src/ban.cpp:336]   --->   Operation 16 'add' 'add_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%add_ln336_1 = add i7 %shl_ln2, i7 63" [../src/ban.cpp:336]   --->   Operation 17 'add' 'add_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i7 %add_ln336" [../src/ban.cpp:336]   --->   Operation 18 'zext' 'zext_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%zext_ln336_1 = zext i7 %add_ln336" [../src/ban.cpp:336]   --->   Operation 19 'zext' 'zext_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln336_3 = zext i7 %add_ln336_1" [../src/ban.cpp:336]   --->   Operation 20 'zext' 'zext_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln336_2 = add i8 %zext_ln336_3, i8 1" [../src/ban.cpp:336]   --->   Operation 21 'add' 'add_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%zext_ln336_5 = zext i8 %add_ln336_2" [../src/ban.cpp:336]   --->   Operation 22 'zext' 'zext_ln336_5' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%shl_ln336 = shl i128 1, i128 %zext_ln336_5" [../src/ban.cpp:336]   --->   Operation 23 'shl' 'shl_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln336_2, i32 7" [../src/ban.cpp:336]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%select_ln336 = select i1 %tmp, i128 0, i128 %shl_ln336" [../src/ban.cpp:336]   --->   Operation 25 'select' 'select_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%shl_ln336_1 = shl i97 1, i97 %zext_ln336_1" [../src/ban.cpp:336]   --->   Operation 26 'shl' 'shl_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%zext_ln336_7 = zext i97 %shl_ln336_1" [../src/ban.cpp:336]   --->   Operation 27 'zext' 'zext_ln336_7' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln336 = sub i128 %select_ln336, i128 %zext_ln336_7" [../src/ban.cpp:336]   --->   Operation 28 'sub' 'sub_ln336' <Predicate = (!icmp_ln335)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln336)   --->   "%and_ln336 = and i128 %b_op1_load_read, i128 %sub_ln336" [../src/ban.cpp:336]   --->   Operation 29 'and' 'and_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln336 = lshr i128 %and_ln336, i128 %zext_ln336" [../src/ban.cpp:336]   --->   Operation 30 'lshr' 'lshr_ln336' <Predicate = (!icmp_ln335)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i128 %lshr_ln336" [../src/ban.cpp:336]   --->   Operation 31 'trunc' 'trunc_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln336_1)   --->   "%and_ln336_1 = and i128 %b_op2_load_read, i128 %sub_ln336" [../src/ban.cpp:336]   --->   Operation 32 'and' 'and_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln336_1 = lshr i128 %and_ln336_1, i128 %zext_ln336" [../src/ban.cpp:336]   --->   Operation 33 'lshr' 'lshr_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln336_10 = trunc i128 %lshr_ln336_1" [../src/ban.cpp:336]   --->   Operation 34 'trunc' 'trunc_ln336_10' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln336, i32 23, i32 30" [../src/ban.cpp:336]   --->   Operation 35 'partselect' 'tmp_s' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln336_11 = trunc i128 %lshr_ln336" [../src/ban.cpp:336]   --->   Operation 36 'trunc' 'trunc_ln336_11' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln336_1, i32 23, i32 30" [../src/ban.cpp:336]   --->   Operation 37 'partselect' 'tmp_122' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln336_12 = trunc i128 %lshr_ln336_1" [../src/ban.cpp:336]   --->   Operation 38 'trunc' 'trunc_ln336_12' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln336_4 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:336]   --->   Operation 39 'icmp' 'icmp_ln336_4' <Predicate = (!icmp_ln335)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.05ns)   --->   "%icmp_ln336_5 = icmp_eq  i23 %trunc_ln336_11, i23 0" [../src/ban.cpp:336]   --->   Operation 40 'icmp' 'icmp_ln336_5' <Predicate = (!icmp_ln335)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln336_8)   --->   "%or_ln336 = or i1 %icmp_ln336_5, i1 %icmp_ln336_4" [../src/ban.cpp:336]   --->   Operation 41 'or' 'or_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln336_6 = icmp_ne  i8 %tmp_122, i8 255" [../src/ban.cpp:336]   --->   Operation 42 'icmp' 'icmp_ln336_6' <Predicate = (!icmp_ln335)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln336_7 = icmp_eq  i23 %trunc_ln336_12, i23 0" [../src/ban.cpp:336]   --->   Operation 43 'icmp' 'icmp_ln336_7' <Predicate = (!icmp_ln335)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln336_8)   --->   "%or_ln336_1 = or i1 %icmp_ln336_7, i1 %icmp_ln336_6" [../src/ban.cpp:336]   --->   Operation 44 'or' 'or_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln336_8 = and i1 %or_ln336, i1 %or_ln336_1" [../src/ban.cpp:336]   --->   Operation 45 'and' 'and_ln336_8' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln335 = store i2 %add_ln335, i2 %i_6" [../src/ban.cpp:335]   --->   Operation 46 'store' 'store_ln335' <Predicate = (!icmp_ln335)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%solved = phi i1 %solved_8, void %.split4_ifconv, i1 0, void %newFuncRoot"   --->   Operation 47 'phi' 'solved' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%res_3 = phi i1 %or_ln336_2, void %.split4_ifconv, i1 0, void %newFuncRoot" [../src/ban.cpp:336]   --->   Operation 48 'phi' 'res_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln336 = bitcast i32 %trunc_ln336" [../src/ban.cpp:336]   --->   Operation 51 'bitcast' 'bitcast_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln336_1 = bitcast i32 %trunc_ln336_10" [../src/ban.cpp:336]   --->   Operation 52 'bitcast' 'bitcast_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.78ns)   --->   "%tmp_123 = fcmp_olt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:336]   --->   Operation 53 'fcmp' 'tmp_123' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (2.78ns)   --->   "%tmp_124 = fcmp_ogt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:341]   --->   Operation 54 'fcmp' 'tmp_124' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln336 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_3_out, i1 %res_3" [../src/ban.cpp:336]   --->   Operation 69 'write' 'write_ln336' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/ban.cpp:334]   --->   Operation 55 'specloopname' 'specloopname_ln334' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.78ns)   --->   "%tmp_123 = fcmp_olt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:336]   --->   Operation 56 'fcmp' 'tmp_123' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns)   --->   "%and_ln336_9 = and i1 %and_ln336_8, i1 %tmp_123" [../src/ban.cpp:336]   --->   Operation 57 'and' 'and_ln336_9' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_124 = fcmp_ogt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:341]   --->   Operation 58 'fcmp' 'tmp_124' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node solved_8)   --->   "%and_ln341 = and i1 %and_ln336_8, i1 %tmp_124" [../src/ban.cpp:341]   --->   Operation 59 'and' 'and_ln341' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln336_10)   --->   "%sel_tmp17 = xor i1 %solved, i1 1" [../src/ban.cpp:336]   --->   Operation 60 'xor' 'sel_tmp17' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln336_10 = and i1 %and_ln336_9, i1 %sel_tmp17" [../src/ban.cpp:336]   --->   Operation 61 'and' 'and_ln336_10' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.28ns)   --->   "%or_ln336_2 = or i1 %and_ln336_10, i1 %res_3" [../src/ban.cpp:336]   --->   Operation 62 'or' 'or_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node solved_8)   --->   "%or_ln336_3 = or i1 %solved, i1 %and_ln336_9" [../src/ban.cpp:336]   --->   Operation 63 'or' 'or_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node solved_8)   --->   "%xor_ln336 = xor i1 %or_ln336_3, i1 1" [../src/ban.cpp:336]   --->   Operation 64 'xor' 'xor_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node solved_8)   --->   "%and_ln341_1 = and i1 %and_ln341, i1 %xor_ln336" [../src/ban.cpp:341]   --->   Operation 65 'and' 'and_ln341_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node solved_8)   --->   "%or_ln336_4 = or i1 %and_ln336_10, i1 %and_ln341_1" [../src/ban.cpp:336]   --->   Operation 66 'or' 'or_ln336_4' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%solved_8 = or i1 %solved, i1 %or_ln336_4" [../src/ban.cpp:336]   --->   Operation 67 'or' 'solved_8' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader18"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln335)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_op1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_op2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                (alloca           ) [ 0100]
b_op2_load_read    (read             ) [ 0000]
b_op1_load_read    (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0111]
i                  (load             ) [ 0000]
icmp_ln335         (icmp             ) [ 0111]
add_ln335          (add              ) [ 0000]
br_ln335           (br               ) [ 0000]
shl_ln2            (bitconcatenate   ) [ 0000]
add_ln336          (add              ) [ 0000]
add_ln336_1        (add              ) [ 0000]
zext_ln336         (zext             ) [ 0000]
zext_ln336_1       (zext             ) [ 0000]
zext_ln336_3       (zext             ) [ 0000]
add_ln336_2        (add              ) [ 0000]
zext_ln336_5       (zext             ) [ 0000]
shl_ln336          (shl              ) [ 0000]
tmp                (bitselect        ) [ 0000]
select_ln336       (select           ) [ 0000]
shl_ln336_1        (shl              ) [ 0000]
zext_ln336_7       (zext             ) [ 0000]
sub_ln336          (sub              ) [ 0000]
and_ln336          (and              ) [ 0000]
lshr_ln336         (lshr             ) [ 0000]
trunc_ln336        (trunc            ) [ 0110]
and_ln336_1        (and              ) [ 0000]
lshr_ln336_1       (lshr             ) [ 0000]
trunc_ln336_10     (trunc            ) [ 0110]
tmp_s              (partselect       ) [ 0000]
trunc_ln336_11     (trunc            ) [ 0000]
tmp_122            (partselect       ) [ 0000]
trunc_ln336_12     (trunc            ) [ 0000]
icmp_ln336_4       (icmp             ) [ 0000]
icmp_ln336_5       (icmp             ) [ 0000]
or_ln336           (or               ) [ 0000]
icmp_ln336_6       (icmp             ) [ 0000]
icmp_ln336_7       (icmp             ) [ 0000]
or_ln336_1         (or               ) [ 0000]
and_ln336_8        (and              ) [ 0111]
store_ln335        (store            ) [ 0000]
solved             (phi              ) [ 0111]
res_3              (phi              ) [ 0111]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
bitcast_ln336      (bitcast          ) [ 0101]
bitcast_ln336_1    (bitcast          ) [ 0101]
specloopname_ln334 (specloopname     ) [ 0000]
tmp_123            (fcmp             ) [ 0000]
and_ln336_9        (and              ) [ 0000]
tmp_124            (fcmp             ) [ 0000]
and_ln341          (and              ) [ 0000]
sel_tmp17          (xor              ) [ 0000]
and_ln336_10       (and              ) [ 0000]
or_ln336_2         (or               ) [ 0111]
or_ln336_3         (or               ) [ 0000]
xor_ln336          (xor              ) [ 0000]
and_ln341_1        (and              ) [ 0000]
or_ln336_4         (or               ) [ 0000]
solved_8           (or               ) [ 0111]
br_ln0             (br               ) [ 0111]
write_ln336        (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_op1_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_op1_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_op2_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_op2_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_3_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_6_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_op2_load_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="128" slack="0"/>
<pin id="74" dir="0" index="1" bw="128" slack="0"/>
<pin id="75" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_op2_load_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_op1_load_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_op1_load_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln336_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln336/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="solved_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="solved_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="1" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="solved/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="res_3_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_3 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="res_3_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_123/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_124/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln335_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln335/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln335_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="shl_ln2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln336_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="7" slack="0"/>
<pin id="155" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln336/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln336_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln336_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln336_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln336_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln336_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln336_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln336_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln336_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336_5/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln336_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln336/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="select_ln336_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="128" slack="0"/>
<pin id="203" dir="0" index="2" bw="128" slack="0"/>
<pin id="204" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln336/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln336_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln336_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln336_7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="97" slack="0"/>
<pin id="216" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln336_7/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub_ln336_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="128" slack="0"/>
<pin id="220" dir="0" index="1" bw="97" slack="0"/>
<pin id="221" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln336/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln336_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="128" slack="0"/>
<pin id="226" dir="0" index="1" bw="128" slack="0"/>
<pin id="227" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln336/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lshr_ln336_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="128" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln336/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln336_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="128" slack="0"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="and_ln336_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln336_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="lshr_ln336_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln336_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln336_10_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336_10/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="128" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="6" slack="0"/>
<pin id="261" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="trunc_ln336_11_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="128" slack="0"/>
<pin id="268" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336_11/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_122_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="128" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_122/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln336_12_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="128" slack="0"/>
<pin id="282" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln336_12/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln336_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336_4/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln336_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="23" slack="0"/>
<pin id="292" dir="0" index="1" bw="23" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336_5/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln336_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln336/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln336_6_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336_6/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln336_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="23" slack="0"/>
<pin id="310" dir="0" index="1" bw="23" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336_7/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln336_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln336_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="and_ln336_8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln336_8/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln335_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="2" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln335/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="bitcast_ln336_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln336/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bitcast_ln336_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln336_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln336_9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="2"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln336_9/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln341_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="2"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln341/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sel_tmp17_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp17/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="and_ln336_10_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln336_10/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln336_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="1"/>
<pin id="366" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln336_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln336_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln336_3/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="xor_ln336_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln336/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln341_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln341_1/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="or_ln336_4_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln336_4/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="solved_8_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="solved_8/3 "/>
</bind>
</comp>

<comp id="399" class="1005" name="i_6_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln335_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln335 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln336_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln336 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln336_10_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln336_10 "/>
</bind>
</comp>

<comp id="420" class="1005" name="and_ln336_8_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="2"/>
<pin id="422" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln336_8 "/>
</bind>
</comp>

<comp id="426" class="1005" name="bitcast_ln336_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln336 "/>
</bind>
</comp>

<comp id="432" class="1005" name="bitcast_ln336_1_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln336_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="or_ln336_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln336_2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="solved_8_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="solved_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="66" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="46" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="107" pin="4"/><net_sink comp="84" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="129" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="152" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="152" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="158" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="176" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="186" pin="2"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="168" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="200" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="78" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="164" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="72" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="218" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="164" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="230" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="269"><net_src comp="230" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="246" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="246" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="256" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="266" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="284" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="270" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="280" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="302" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="296" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="138" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="345"><net_src comp="116" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="120" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="91" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="64" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="341" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="103" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="91" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="341" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="346" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="357" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="91" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="68" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="409"><net_src comp="132" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="236" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="418"><net_src comp="252" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="423"><net_src comp="320" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="429"><net_src comp="331" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="435"><net_src comp="336" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="441"><net_src comp="363" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="446"><net_src comp="393" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_3_out | {2 }
 - Input state : 
	Port: ban_interface_Pipeline_VITIS_LOOP_335_1 : b_op1_load | {1 }
	Port: ban_interface_Pipeline_VITIS_LOOP_335_1 : b_op2_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln335 : 2
		add_ln335 : 2
		br_ln335 : 3
		shl_ln2 : 2
		add_ln336 : 3
		add_ln336_1 : 3
		zext_ln336 : 4
		zext_ln336_1 : 4
		zext_ln336_3 : 4
		add_ln336_2 : 5
		zext_ln336_5 : 6
		shl_ln336 : 7
		tmp : 6
		select_ln336 : 8
		shl_ln336_1 : 5
		zext_ln336_7 : 6
		sub_ln336 : 9
		and_ln336 : 10
		lshr_ln336 : 10
		trunc_ln336 : 11
		and_ln336_1 : 10
		lshr_ln336_1 : 10
		trunc_ln336_10 : 11
		tmp_s : 11
		trunc_ln336_11 : 11
		tmp_122 : 11
		trunc_ln336_12 : 11
		icmp_ln336_4 : 12
		icmp_ln336_5 : 12
		or_ln336 : 13
		icmp_ln336_6 : 12
		icmp_ln336_7 : 12
		or_ln336_1 : 13
		and_ln336_8 : 13
		store_ln335 : 3
	State 2
		tmp_123 : 1
		tmp_124 : 1
		write_ln336 : 1
	State 3
		and_ln336_9 : 1
		and_ln341 : 1
		and_ln336_10 : 1
		or_ln336_2 : 1
		or_ln336_3 : 1
		xor_ln336 : 1
		and_ln341_1 : 1
		or_ln336_4 : 1
		solved_8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   lshr   |      lshr_ln336_fu_230     |    0    |   423   |
|          |     lshr_ln336_1_fu_246    |    0    |   423   |
|----------|----------------------------|---------|---------|
|          |      and_ln336_fu_224      |    0    |   128   |
|          |     and_ln336_1_fu_240     |    0    |   128   |
|          |     and_ln336_8_fu_320     |    0    |    2    |
|    and   |     and_ln336_9_fu_341     |    0    |    2    |
|          |      and_ln341_fu_346      |    0    |    2    |
|          |     and_ln336_10_fu_357    |    0    |    2    |
|          |     and_ln341_1_fu_381     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln336_fu_218      |    0    |   135   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln336_fu_200    |    0    |   107   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln335_fu_132     |    0    |    8    |
|          |     icmp_ln336_4_fu_284    |    0    |    11   |
|   icmp   |     icmp_ln336_5_fu_290    |    0    |    16   |
|          |     icmp_ln336_6_fu_302    |    0    |    11   |
|          |     icmp_ln336_7_fu_308    |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |      add_ln335_fu_138      |    0    |    9    |
|    add   |      add_ln336_fu_152      |    0    |    14   |
|          |     add_ln336_1_fu_158     |    0    |    14   |
|          |     add_ln336_2_fu_176     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln336_fu_186      |    0    |    16   |
|          |     shl_ln336_1_fu_208     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |       or_ln336_fu_296      |    0    |    2    |
|          |      or_ln336_1_fu_314     |    0    |    2    |
|    or    |      or_ln336_2_fu_363     |    0    |    2    |
|          |      or_ln336_3_fu_369     |    0    |    2    |
|          |      or_ln336_4_fu_387     |    0    |    2    |
|          |       solved_8_fu_393      |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |      sel_tmp17_fu_351      |    0    |    2    |
|          |      xor_ln336_fu_375      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | b_op2_load_read_read_fu_72 |    0    |    0    |
|          | b_op1_load_read_read_fu_78 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln336_write_fu_84  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   fcmp   |         grp_fu_116         |    0    |    0    |
|          |         grp_fu_120         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       shl_ln2_fu_144       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln336_fu_164     |    0    |    0    |
|          |     zext_ln336_1_fu_168    |    0    |    0    |
|   zext   |     zext_ln336_3_fu_172    |    0    |    0    |
|          |     zext_ln336_5_fu_182    |    0    |    0    |
|          |     zext_ln336_7_fu_214    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_192         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     trunc_ln336_fu_236     |    0    |    0    |
|   trunc  |    trunc_ln336_10_fu_252   |    0    |    0    |
|          |    trunc_ln336_11_fu_266   |    0    |    0    |
|          |    trunc_ln336_12_fu_280   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_256        |    0    |    0    |
|          |       tmp_122_fu_270       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1513  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  and_ln336_8_reg_420  |    1   |
|bitcast_ln336_1_reg_432|   32   |
| bitcast_ln336_reg_426 |   32   |
|      i_6_reg_399      |    2   |
|   icmp_ln335_reg_406  |    1   |
|   or_ln336_2_reg_438  |    1   |
|     res_3_reg_103     |    1   |
|    solved_8_reg_443   |    1   |
|     solved_reg_91     |    1   |
| trunc_ln336_10_reg_415|   32   |
|  trunc_ln336_reg_410  |   32   |
+-----------------------+--------+
|         Total         |   136  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| solved_reg_91 |  p0  |   2  |   1  |    2   ||    9    |
| res_3_reg_103 |  p0  |   2  |   1  |    2   ||    9    |
|   grp_fu_116  |  p0  |   2  |  32  |   64   ||    9    |
|   grp_fu_116  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_fu_120  |  p0  |   2  |  32  |   64   ||    9    |
|   grp_fu_120  |  p1  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   260  ||  2.562  ||    54   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1513  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   54   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   136  |  1567  |
+-----------+--------+--------+--------+
