{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552317159117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552317159118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 12:12:38 2019 " "Processing started: Mon Mar 11 12:12:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552317159118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317159118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317159118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552317159389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552317159389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170214 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-arch " "Found design unit 1: Or16-arch" {  } { { "../src/rtl/Or16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../src/rtl/Or16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-arch " "Found design unit 1: Or8Way-arch" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../src/rtl/Or8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-arch " "Found design unit 1: Not16-arch" {  } { { "../src/rtl/Not16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../src/rtl/Not16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-arch " "Found design unit 1: Nor8Way-arch" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170217 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../src/rtl/Nor8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../src/rtl/Nand.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170217 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../src/rtl/Nand.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-arch " "Found design unit 1: Mux16-arch" {  } { { "../src/rtl/Mux16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../src/rtl/Mux16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-arch " "Found design unit 1: Mux8Way16-arch" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../src/rtl/Mux8Way16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-arch " "Found design unit 1: Mux8Way-arch" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../src/rtl/Mux8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-arch " "Found design unit 1: Mux4Way16-arch" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../src/rtl/Mux4Way16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-arch " "Found design unit 1: Mux4Way-arch" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../src/rtl/Mux4Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170220 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../src/rtl/Mux2Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-arch " "Found design unit 1: DMux8Way-arch" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170221 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../src/rtl/DMux8Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170222 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../src/rtl/DMux4Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-rtl " "Found design unit 1: DMux2Way-rtl" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170222 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../src/rtl/DMux2Way.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170222 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/BarrelShifter16.vhd " "Can't analyze file -- file ../src/rtl/BarrelShifter16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552317170223 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/rtl/BarrelShifter8.vhd " "Can't analyze file -- file ../src/rtl/BarrelShifter8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552317170223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-arch " "Found design unit 1: And16-arch" {  } { { "../src/rtl/And16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170224 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../src/rtl/And16.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552317170224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(51) " "VHDL error at TopLevel.vhd(51): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(51) " "VHDL Type Conversion error at TopLevel.vhd(51): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 51 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(50) " "VHDL error at TopLevel.vhd(50): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(50) " "VHDL Type Conversion error at TopLevel.vhd(50): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 50 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(49) " "VHDL error at TopLevel.vhd(49): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 49 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(49) " "VHDL Type Conversion error at TopLevel.vhd(49): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 49 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170224 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(48) " "VHDL error at TopLevel.vhd(48): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 48 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(48) " "VHDL Type Conversion error at TopLevel.vhd(48): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 48 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(47) " "VHDL error at TopLevel.vhd(47): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 47 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(47) " "VHDL Type Conversion error at TopLevel.vhd(47): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 47 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(46) " "VHDL error at TopLevel.vhd(46): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 46 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(46) " "VHDL Type Conversion error at TopLevel.vhd(46): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 46 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(45) " "VHDL error at TopLevel.vhd(45): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 45 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(45) " "VHDL Type Conversion error at TopLevel.vhd(45): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 45 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(44) " "VHDL error at TopLevel.vhd(44): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 44 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(44) " "VHDL Type Conversion error at TopLevel.vhd(44): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 44 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(43) " "VHDL error at TopLevel.vhd(43): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 43 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED TopLevel.vhd(43) " "VHDL Type Conversion error at TopLevel.vhd(43): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 43 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "SW TopLevel.vhd(42) " "VHDL error at TopLevel.vhd(42): object \"SW\" is used but not declared" {  } { { "../src/TopLevel.vhd" "" { Text "/home/borg/Desktop/Elementos_de_Cistemas/Z01.1-Cistemas/Projetos/C-LogicaCombinacional/src/TopLevel.vhd" 42 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1552317170225 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552317170314 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 11 12:12:50 2019 " "Processing ended: Mon Mar 11 12:12:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552317170314 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552317170314 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552317170314 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170314 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552317170413 ""}
