
motorcontrol_stm32g474re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c3c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001520  08011e20  08011e20  00021e20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013340  08013340  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  08013340  08013340  00023340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013348  08013348  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013348  08013348  00023348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801334c  0801334c  0002334c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  08013350  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009390  20000208  08013554  00030208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009598  08013554  00039598  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .debug_info   000308a8  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052f4  00000000  00000000  00060adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001da8  00000000  00000000  00065dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ba8  00000000  00000000  00067b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002da09  00000000  00000000  00069720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024268  00000000  00000000  00097129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011b162  00000000  00000000  000bb391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001d64f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009484  00000000  00000000  001d6548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000208 	.word	0x20000208
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011e04 	.word	0x08011e04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000020c 	.word	0x2000020c
 800021c:	08011e04 	.word	0x08011e04

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a4 	b.w	8001038 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8083 	bne.w	8000e8a <__udivmoddi4+0x116>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d947      	bls.n	8000e1a <__udivmoddi4+0xa6>
 8000d8a:	fab2 f282 	clz	r2, r2
 8000d8e:	b142      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d90:	f1c2 0020 	rsb	r0, r2, #32
 8000d94:	fa24 f000 	lsr.w	r0, r4, r0
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	4097      	lsls	r7, r2
 8000d9c:	ea40 0c01 	orr.w	ip, r0, r1
 8000da0:	4094      	lsls	r4, r2
 8000da2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000da6:	0c23      	lsrs	r3, r4, #16
 8000da8:	fbbc f6f8 	udiv	r6, ip, r8
 8000dac:	fa1f fe87 	uxth.w	lr, r7
 8000db0:	fb08 c116 	mls	r1, r8, r6, ip
 8000db4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000db8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dbc:	4299      	cmp	r1, r3
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x60>
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dc6:	f080 8119 	bcs.w	8000ffc <__udivmoddi4+0x288>
 8000dca:	4299      	cmp	r1, r3
 8000dcc:	f240 8116 	bls.w	8000ffc <__udivmoddi4+0x288>
 8000dd0:	3e02      	subs	r6, #2
 8000dd2:	443b      	add	r3, r7
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ddc:	fb08 3310 	mls	r3, r8, r0, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d909      	bls.n	8000e00 <__udivmoddi4+0x8c>
 8000dec:	193c      	adds	r4, r7, r4
 8000dee:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df2:	f080 8105 	bcs.w	8001000 <__udivmoddi4+0x28c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f240 8102 	bls.w	8001000 <__udivmoddi4+0x28c>
 8000dfc:	3802      	subs	r0, #2
 8000dfe:	443c      	add	r4, r7
 8000e00:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e04:	eba4 040e 	sub.w	r4, r4, lr
 8000e08:	2600      	movs	r6, #0
 8000e0a:	b11d      	cbz	r5, 8000e14 <__udivmoddi4+0xa0>
 8000e0c:	40d4      	lsrs	r4, r2
 8000e0e:	2300      	movs	r3, #0
 8000e10:	e9c5 4300 	strd	r4, r3, [r5]
 8000e14:	4631      	mov	r1, r6
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xaa>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f282 	clz	r2, r2
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d150      	bne.n	8000ec8 <__udivmoddi4+0x154>
 8000e26:	1bcb      	subs	r3, r1, r7
 8000e28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e2c:	fa1f f887 	uxth.w	r8, r7
 8000e30:	2601      	movs	r6, #1
 8000e32:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e36:	0c21      	lsrs	r1, r4, #16
 8000e38:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb08 f30c 	mul.w	r3, r8, ip
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0xe4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0xe2>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	f200 80e9 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e56:	4684      	mov	ip, r0
 8000e58:	1ac9      	subs	r1, r1, r3
 8000e5a:	b2a3      	uxth	r3, r4
 8000e5c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e60:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e64:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e68:	fb08 f800 	mul.w	r8, r8, r0
 8000e6c:	45a0      	cmp	r8, r4
 8000e6e:	d907      	bls.n	8000e80 <__udivmoddi4+0x10c>
 8000e70:	193c      	adds	r4, r7, r4
 8000e72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x10a>
 8000e78:	45a0      	cmp	r8, r4
 8000e7a:	f200 80d9 	bhi.w	8001030 <__udivmoddi4+0x2bc>
 8000e7e:	4618      	mov	r0, r3
 8000e80:	eba4 0408 	sub.w	r4, r4, r8
 8000e84:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e88:	e7bf      	b.n	8000e0a <__udivmoddi4+0x96>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d909      	bls.n	8000ea2 <__udivmoddi4+0x12e>
 8000e8e:	2d00      	cmp	r5, #0
 8000e90:	f000 80b1 	beq.w	8000ff6 <__udivmoddi4+0x282>
 8000e94:	2600      	movs	r6, #0
 8000e96:	e9c5 0100 	strd	r0, r1, [r5]
 8000e9a:	4630      	mov	r0, r6
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	fab3 f683 	clz	r6, r3
 8000ea6:	2e00      	cmp	r6, #0
 8000ea8:	d14a      	bne.n	8000f40 <__udivmoddi4+0x1cc>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d302      	bcc.n	8000eb4 <__udivmoddi4+0x140>
 8000eae:	4282      	cmp	r2, r0
 8000eb0:	f200 80b8 	bhi.w	8001024 <__udivmoddi4+0x2b0>
 8000eb4:	1a84      	subs	r4, r0, r2
 8000eb6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eba:	2001      	movs	r0, #1
 8000ebc:	468c      	mov	ip, r1
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d0a8      	beq.n	8000e14 <__udivmoddi4+0xa0>
 8000ec2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ec6:	e7a5      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ed0:	4097      	lsls	r7, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eda:	40d9      	lsrs	r1, r3
 8000edc:	4330      	orrs	r0, r6
 8000ede:	0c03      	lsrs	r3, r0, #16
 8000ee0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ee4:	fa1f f887 	uxth.w	r8, r7
 8000ee8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ef0:	fb06 f108 	mul.w	r1, r6, r8
 8000ef4:	4299      	cmp	r1, r3
 8000ef6:	fa04 f402 	lsl.w	r4, r4, r2
 8000efa:	d909      	bls.n	8000f10 <__udivmoddi4+0x19c>
 8000efc:	18fb      	adds	r3, r7, r3
 8000efe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f02:	f080 808d 	bcs.w	8001020 <__udivmoddi4+0x2ac>
 8000f06:	4299      	cmp	r1, r3
 8000f08:	f240 808a 	bls.w	8001020 <__udivmoddi4+0x2ac>
 8000f0c:	3e02      	subs	r6, #2
 8000f0e:	443b      	add	r3, r7
 8000f10:	1a5b      	subs	r3, r3, r1
 8000f12:	b281      	uxth	r1, r0
 8000f14:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f18:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f20:	fb00 f308 	mul.w	r3, r0, r8
 8000f24:	428b      	cmp	r3, r1
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x1c4>
 8000f28:	1879      	adds	r1, r7, r1
 8000f2a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2e:	d273      	bcs.n	8001018 <__udivmoddi4+0x2a4>
 8000f30:	428b      	cmp	r3, r1
 8000f32:	d971      	bls.n	8001018 <__udivmoddi4+0x2a4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	4439      	add	r1, r7
 8000f38:	1acb      	subs	r3, r1, r3
 8000f3a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f3e:	e778      	b.n	8000e32 <__udivmoddi4+0xbe>
 8000f40:	f1c6 0c20 	rsb	ip, r6, #32
 8000f44:	fa03 f406 	lsl.w	r4, r3, r6
 8000f48:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f4c:	431c      	orrs	r4, r3
 8000f4e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f52:	fa01 f306 	lsl.w	r3, r1, r6
 8000f56:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f5a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f5e:	431f      	orrs	r7, r3
 8000f60:	0c3b      	lsrs	r3, r7, #16
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fa1f f884 	uxth.w	r8, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f72:	fb09 fa08 	mul.w	sl, r9, r8
 8000f76:	458a      	cmp	sl, r1
 8000f78:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x220>
 8000f82:	1861      	adds	r1, r4, r1
 8000f84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f88:	d248      	bcs.n	800101c <__udivmoddi4+0x2a8>
 8000f8a:	458a      	cmp	sl, r1
 8000f8c:	d946      	bls.n	800101c <__udivmoddi4+0x2a8>
 8000f8e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f92:	4421      	add	r1, r4
 8000f94:	eba1 010a 	sub.w	r1, r1, sl
 8000f98:	b2bf      	uxth	r7, r7
 8000f9a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f9e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000fa2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000fa6:	fb00 f808 	mul.w	r8, r0, r8
 8000faa:	45b8      	cmp	r8, r7
 8000fac:	d907      	bls.n	8000fbe <__udivmoddi4+0x24a>
 8000fae:	19e7      	adds	r7, r4, r7
 8000fb0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fb4:	d22e      	bcs.n	8001014 <__udivmoddi4+0x2a0>
 8000fb6:	45b8      	cmp	r8, r7
 8000fb8:	d92c      	bls.n	8001014 <__udivmoddi4+0x2a0>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4427      	add	r7, r4
 8000fbe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fc2:	eba7 0708 	sub.w	r7, r7, r8
 8000fc6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fca:	454f      	cmp	r7, r9
 8000fcc:	46c6      	mov	lr, r8
 8000fce:	4649      	mov	r1, r9
 8000fd0:	d31a      	bcc.n	8001008 <__udivmoddi4+0x294>
 8000fd2:	d017      	beq.n	8001004 <__udivmoddi4+0x290>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x27a>
 8000fd6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fda:	eb67 0701 	sbc.w	r7, r7, r1
 8000fde:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fe2:	40f2      	lsrs	r2, r6
 8000fe4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fe8:	40f7      	lsrs	r7, r6
 8000fea:	e9c5 2700 	strd	r2, r7, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e70b      	b.n	8000e14 <__udivmoddi4+0xa0>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e9      	b.n	8000dd4 <__udivmoddi4+0x60>
 8001000:	4618      	mov	r0, r3
 8001002:	e6fd      	b.n	8000e00 <__udivmoddi4+0x8c>
 8001004:	4543      	cmp	r3, r8
 8001006:	d2e5      	bcs.n	8000fd4 <__udivmoddi4+0x260>
 8001008:	ebb8 0e02 	subs.w	lr, r8, r2
 800100c:	eb69 0104 	sbc.w	r1, r9, r4
 8001010:	3801      	subs	r0, #1
 8001012:	e7df      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001014:	4608      	mov	r0, r1
 8001016:	e7d2      	b.n	8000fbe <__udivmoddi4+0x24a>
 8001018:	4660      	mov	r0, ip
 800101a:	e78d      	b.n	8000f38 <__udivmoddi4+0x1c4>
 800101c:	4681      	mov	r9, r0
 800101e:	e7b9      	b.n	8000f94 <__udivmoddi4+0x220>
 8001020:	4666      	mov	r6, ip
 8001022:	e775      	b.n	8000f10 <__udivmoddi4+0x19c>
 8001024:	4630      	mov	r0, r6
 8001026:	e74a      	b.n	8000ebe <__udivmoddi4+0x14a>
 8001028:	f1ac 0c02 	sub.w	ip, ip, #2
 800102c:	4439      	add	r1, r7
 800102e:	e713      	b.n	8000e58 <__udivmoddi4+0xe4>
 8001030:	3802      	subs	r0, #2
 8001032:	443c      	add	r4, r7
 8001034:	e724      	b.n	8000e80 <__udivmoddi4+0x10c>
 8001036:	bf00      	nop

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b08c      	sub	sp, #48	; 0x30
 8001040:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2220      	movs	r2, #32
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f00c fab1 	bl	800d5bc <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800105a:	4b32      	ldr	r3, [pc, #200]	; (8001124 <MX_ADC1_Init+0xe8>)
 800105c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001060:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001064:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001068:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106a:	4b2e      	ldr	r3, [pc, #184]	; (8001124 <MX_ADC1_Init+0xe8>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001070:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001076:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800107c:	4b29      	ldr	r3, [pc, #164]	; (8001124 <MX_ADC1_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001082:	4b28      	ldr	r3, [pc, #160]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001084:	2204      	movs	r2, #4
 8001086:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001088:	4b26      	ldr	r3, [pc, #152]	; (8001124 <MX_ADC1_Init+0xe8>)
 800108a:	2200      	movs	r2, #0
 800108c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800108e:	4b25      	ldr	r3, [pc, #148]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001090:	2200      	movs	r2, #0
 8001092:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001094:	4b23      	ldr	r3, [pc, #140]	; (8001124 <MX_ADC1_Init+0xe8>)
 8001096:	2201      	movs	r2, #1
 8001098:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800109a:	4b22      	ldr	r3, [pc, #136]	; (8001124 <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010a2:	4b20      	ldr	r3, [pc, #128]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a8:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010b6:	4b1b      	ldr	r3, [pc, #108]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010bc:	4b19      	ldr	r3, [pc, #100]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010c4:	4817      	ldr	r0, [pc, #92]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010c6:	f004 ff15 	bl	8005ef4 <HAL_ADC_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010d0:	f003 fba8 	bl	8004824 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010d4:	2300      	movs	r3, #0
 80010d6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	4811      	ldr	r0, [pc, #68]	; (8001124 <MX_ADC1_Init+0xe8>)
 80010e0:	f005 ff8a 	bl	8006ff8 <HAL_ADCEx_MultiModeConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010ea:	f003 fb9b 	bl	8004824 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	; (8001128 <MX_ADC1_Init+0xec>)
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010f2:	2306      	movs	r3, #6
 80010f4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010fa:	237f      	movs	r3, #127	; 0x7f
 80010fc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fe:	2304      	movs	r3, #4
 8001100:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	4619      	mov	r1, r3
 800110a:	4806      	ldr	r0, [pc, #24]	; (8001124 <MX_ADC1_Init+0xe8>)
 800110c:	f005 faac 	bl	8006668 <HAL_ADC_ConfigChannel>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001116:	f003 fb85 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	3730      	adds	r7, #48	; 0x30
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200002a0 	.word	0x200002a0
 8001128:	19200040 	.word	0x19200040

0800112c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b088      	sub	sp, #32
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	463b      	mov	r3, r7
 8001134:	2220      	movs	r2, #32
 8001136:	2100      	movs	r1, #0
 8001138:	4618      	mov	r0, r3
 800113a:	f00c fa3f 	bl	800d5bc <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800113e:	4b2b      	ldr	r3, [pc, #172]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001140:	4a2b      	ldr	r2, [pc, #172]	; (80011f0 <MX_ADC2_Init+0xc4>)
 8001142:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001144:	4b29      	ldr	r3, [pc, #164]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001146:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800114a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800114c:	4b27      	ldr	r3, [pc, #156]	; (80011ec <MX_ADC2_Init+0xc0>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001152:	4b26      	ldr	r3, [pc, #152]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001154:	2200      	movs	r2, #0
 8001156:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001158:	4b24      	ldr	r3, [pc, #144]	; (80011ec <MX_ADC2_Init+0xc0>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800115e:	4b23      	ldr	r3, [pc, #140]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b21      	ldr	r3, [pc, #132]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001166:	2204      	movs	r2, #4
 8001168:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b20      	ldr	r3, [pc, #128]	; (80011ec <MX_ADC2_Init+0xc0>)
 800116c:	2200      	movs	r2, #0
 800116e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001170:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001172:	2200      	movs	r2, #0
 8001174:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001176:	4b1d      	ldr	r3, [pc, #116]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001178:	2201      	movs	r2, #1
 800117a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800117c:	4b1b      	ldr	r3, [pc, #108]	; (80011ec <MX_ADC2_Init+0xc0>)
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001184:	4b19      	ldr	r3, [pc, #100]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001186:	2200      	movs	r2, #0
 8001188:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800118a:	4b18      	ldr	r3, [pc, #96]	; (80011ec <MX_ADC2_Init+0xc0>)
 800118c:	2200      	movs	r2, #0
 800118e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001190:	4b16      	ldr	r3, [pc, #88]	; (80011ec <MX_ADC2_Init+0xc0>)
 8001192:	2200      	movs	r2, #0
 8001194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <MX_ADC2_Init+0xc0>)
 800119a:	2200      	movs	r2, #0
 800119c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800119e:	4b13      	ldr	r3, [pc, #76]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011a6:	4811      	ldr	r0, [pc, #68]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011a8:	f004 fea4 	bl	8005ef4 <HAL_ADC_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80011b2:	f003 fb37 	bl	8004824 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80011b6:	4b0f      	ldr	r3, [pc, #60]	; (80011f4 <MX_ADC2_Init+0xc8>)
 80011b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011ba:	2306      	movs	r3, #6
 80011bc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011be:	2300      	movs	r3, #0
 80011c0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011c2:	237f      	movs	r3, #127	; 0x7f
 80011c4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011c6:	2304      	movs	r3, #4
 80011c8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011ce:	463b      	mov	r3, r7
 80011d0:	4619      	mov	r1, r3
 80011d2:	4806      	ldr	r0, [pc, #24]	; (80011ec <MX_ADC2_Init+0xc0>)
 80011d4:	f005 fa48 	bl	8006668 <HAL_ADC_ConfigChannel>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80011de:	f003 fb21 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80011e2:	bf00      	nop
 80011e4:	3720      	adds	r7, #32
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000234 	.word	0x20000234
 80011f0:	50000100 	.word	0x50000100
 80011f4:	1d500080 	.word	0x1d500080

080011f8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b08c      	sub	sp, #48	; 0x30
 80011fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80011fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800120a:	1d3b      	adds	r3, r7, #4
 800120c:	2220      	movs	r2, #32
 800120e:	2100      	movs	r1, #0
 8001210:	4618      	mov	r0, r3
 8001212:	f00c f9d3 	bl	800d5bc <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8001216:	4b31      	ldr	r3, [pc, #196]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001218:	4a31      	ldr	r2, [pc, #196]	; (80012e0 <MX_ADC3_Init+0xe8>)
 800121a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800121c:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <MX_ADC3_Init+0xe4>)
 800121e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001222:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001224:	4b2d      	ldr	r3, [pc, #180]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800122a:	4b2c      	ldr	r3, [pc, #176]	; (80012dc <MX_ADC3_Init+0xe4>)
 800122c:	2200      	movs	r2, #0
 800122e:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001230:	4b2a      	ldr	r3, [pc, #168]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001236:	4b29      	ldr	r3, [pc, #164]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800123c:	4b27      	ldr	r3, [pc, #156]	; (80012dc <MX_ADC3_Init+0xe4>)
 800123e:	2204      	movs	r2, #4
 8001240:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001244:	2200      	movs	r2, #0
 8001246:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001248:	4b24      	ldr	r3, [pc, #144]	; (80012dc <MX_ADC3_Init+0xe4>)
 800124a:	2200      	movs	r2, #0
 800124c:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001250:	2201      	movs	r2, #1
 8001252:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <MX_ADC3_Init+0xe4>)
 800125e:	2200      	movs	r2, #0
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001262:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001264:	2200      	movs	r2, #0
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001268:	4b1c      	ldr	r3, [pc, #112]	; (80012dc <MX_ADC3_Init+0xe4>)
 800126a:	2200      	movs	r2, #0
 800126c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001270:	4b1a      	ldr	r3, [pc, #104]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001272:	2200      	movs	r2, #0
 8001274:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001278:	2200      	movs	r2, #0
 800127a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800127e:	4817      	ldr	r0, [pc, #92]	; (80012dc <MX_ADC3_Init+0xe4>)
 8001280:	f004 fe38 	bl	8005ef4 <HAL_ADC_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 800128a:	f003 facb 	bl	8004824 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001296:	4619      	mov	r1, r3
 8001298:	4810      	ldr	r0, [pc, #64]	; (80012dc <MX_ADC3_Init+0xe4>)
 800129a:	f005 fead 	bl	8006ff8 <HAL_ADCEx_MultiModeConfigChannel>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80012a4:	f003 fabe 	bl	8004824 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012a8:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_ADC3_Init+0xec>)
 80012aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80012ac:	2306      	movs	r3, #6
 80012ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80012b4:	237f      	movs	r3, #127	; 0x7f
 80012b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012b8:	2304      	movs	r3, #4
 80012ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	4619      	mov	r1, r3
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_ADC3_Init+0xe4>)
 80012c6:	f005 f9cf 	bl	8006668 <HAL_ADC_ConfigChannel>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 80012d0:	f003 faa8 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012d4:	bf00      	nop
 80012d6:	3730      	adds	r7, #48	; 0x30
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	2000030c 	.word	0x2000030c
 80012e0:	50000400 	.word	0x50000400
 80012e4:	32601000 	.word	0x32601000

080012e8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08e      	sub	sp, #56	; 0x38
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001308:	d12d      	bne.n	8001366 <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800130a:	4b47      	ldr	r3, [pc, #284]	; (8001428 <HAL_ADC_MspInit+0x140>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	3301      	adds	r3, #1
 8001310:	4a45      	ldr	r2, [pc, #276]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001312:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001314:	4b44      	ldr	r3, [pc, #272]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d10b      	bne.n	8001334 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800131c:	4b43      	ldr	r3, [pc, #268]	; (800142c <HAL_ADC_MspInit+0x144>)
 800131e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001320:	4a42      	ldr	r2, [pc, #264]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001322:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001326:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001328:	4b40      	ldr	r3, [pc, #256]	; (800142c <HAL_ADC_MspInit+0x144>)
 800132a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800132c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001330:	623b      	str	r3, [r7, #32]
 8001332:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	4b3d      	ldr	r3, [pc, #244]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001338:	4a3c      	ldr	r2, [pc, #240]	; (800142c <HAL_ADC_MspInit+0x144>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001340:	4b3a      	ldr	r3, [pc, #232]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	61fb      	str	r3, [r7, #28]
 800134a:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800134c:	2301      	movs	r3, #1
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001350:	2303      	movs	r3, #3
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	2300      	movs	r3, #0
 8001356:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800135c:	4619      	mov	r1, r3
 800135e:	4834      	ldr	r0, [pc, #208]	; (8001430 <HAL_ADC_MspInit+0x148>)
 8001360:	f007 f9f0 	bl	8008744 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8001364:	e05b      	b.n	800141e <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a32      	ldr	r2, [pc, #200]	; (8001434 <HAL_ADC_MspInit+0x14c>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d12d      	bne.n	80013cc <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001370:	4b2d      	ldr	r3, [pc, #180]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	4a2c      	ldr	r2, [pc, #176]	; (8001428 <HAL_ADC_MspInit+0x140>)
 8001378:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800137a:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <HAL_ADC_MspInit+0x140>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d10b      	bne.n	800139a <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001382:	4b2a      	ldr	r3, [pc, #168]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001386:	4a29      	ldr	r2, [pc, #164]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001388:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800138c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800138e:	4b27      	ldr	r3, [pc, #156]	; (800142c <HAL_ADC_MspInit+0x144>)
 8001390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001392:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001396:	61bb      	str	r3, [r7, #24]
 8001398:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800139a:	4b24      	ldr	r3, [pc, #144]	; (800142c <HAL_ADC_MspInit+0x144>)
 800139c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139e:	4a23      	ldr	r2, [pc, #140]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013a0:	f043 0304 	orr.w	r3, r3, #4
 80013a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a6:	4b21      	ldr	r3, [pc, #132]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013aa:	f003 0304 	and.w	r3, r3, #4
 80013ae:	617b      	str	r3, [r7, #20]
 80013b0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013b2:	2302      	movs	r3, #2
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b6:	2303      	movs	r3, #3
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c2:	4619      	mov	r1, r3
 80013c4:	481a      	ldr	r0, [pc, #104]	; (8001430 <HAL_ADC_MspInit+0x148>)
 80013c6:	f007 f9bd 	bl	8008744 <HAL_GPIO_Init>
}
 80013ca:	e028      	b.n	800141e <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC3)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4a19      	ldr	r2, [pc, #100]	; (8001438 <HAL_ADC_MspInit+0x150>)
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d123      	bne.n	800141e <HAL_ADC_MspInit+0x136>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	4a14      	ldr	r2, [pc, #80]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013e2:	4b12      	ldr	r3, [pc, #72]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013ea:	613b      	str	r3, [r7, #16]
 80013ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	4a0e      	ldr	r2, [pc, #56]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013f4:	f043 0302 	orr.w	r3, r3, #2
 80013f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013fa:	4b0c      	ldr	r3, [pc, #48]	; (800142c <HAL_ADC_MspInit+0x144>)
 80013fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	60fb      	str	r3, [r7, #12]
 8001404:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001406:	2301      	movs	r3, #1
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800140a:	2303      	movs	r3, #3
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001412:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001416:	4619      	mov	r1, r3
 8001418:	4808      	ldr	r0, [pc, #32]	; (800143c <HAL_ADC_MspInit+0x154>)
 800141a:	f007 f993 	bl	8008744 <HAL_GPIO_Init>
}
 800141e:	bf00      	nop
 8001420:	3738      	adds	r7, #56	; 0x38
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20000224 	.word	0x20000224
 800142c:	40021000 	.word	0x40021000
 8001430:	48000800 	.word	0x48000800
 8001434:	50000100 	.word	0x50000100
 8001438:	50000400 	.word	0x50000400
 800143c:	48000400 	.word	0x48000400

08001440 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001440:	b5b0      	push	{r4, r5, r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af02      	add	r7, sp, #8
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 800144e:	4b76      	ldr	r3, [pc, #472]	; (8001628 <order_phases+0x1e8>)
 8001450:	2200      	movs	r2, #0
 8001452:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7c1b      	ldrb	r3, [r3, #16]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d108      	bne.n	800146e <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 800145c:	4873      	ldr	r0, [pc, #460]	; (800162c <order_phases+0x1ec>)
 800145e:	f00c fda5 	bl	800dfac <puts>
		cal->started = 1;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	2201      	movs	r2, #1
 8001466:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	683a      	ldr	r2, [r7, #0]
 800146c:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	68db      	ldr	r3, [r3, #12]
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	ee07 3a90 	vmov	s15, r3
 800147a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147e:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001630 <order_phases+0x1f0>
 8001482:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001492:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d528      	bpl.n	80014f2 <order_phases+0xb2>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	f04f 0200 	mov.w	r2, #0
 80014a6:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689a      	ldr	r2, [r3, #8]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80014b2:	3388      	adds	r3, #136	; 0x88
 80014b4:	601a      	str	r2, [r3, #0]
        cal->cal_position.elec_velocity = 0;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80014bc:	3390      	adds	r3, #144	; 0x90
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 80014c4:	4b5b      	ldr	r3, [pc, #364]	; (8001634 <order_phases+0x1f4>)
 80014c6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80014de:	332c      	adds	r3, #44	; 0x2c
 80014e0:	4619      	mov	r1, r3
 80014e2:	68b8      	ldr	r0, [r7, #8]
 80014e4:	f001 fc7c 	bl	8002de0 <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	619a      	str	r2, [r3, #24]
    	return;
 80014f0:	e096      	b.n	8001620 <order_phases+0x1e0>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80014f8:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8001638 <order_phases+0x1f8>
 80014fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001504:	d51d      	bpl.n	8001542 <order_phases+0x102>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	edd3 7a05 	vldr	s15, [r3, #20]
 800150c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001510:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001514:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001518:	ee67 7a87 	vmul.f32	s15, s15, s14
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689a      	ldr	r2, [r3, #8]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800152c:	3388      	adds	r3, #136	; 0x88
 800152e:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001536:	332c      	adds	r3, #44	; 0x2c
 8001538:	4619      	mov	r1, r3
 800153a:	68b8      	ldr	r0, [r7, #8]
 800153c:	f001 fc50 	bl	8002de0 <commutate>
    	return;
 8001540:	e06e      	b.n	8001620 <order_phases+0x1e0>
    }

	reset_foc(controller);
 8001542:	68b8      	ldr	r0, [r7, #8]
 8001544:	f001 fb62 	bl	8002c0c <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	edd3 7a06 	vldr	s15, [r3, #24]
 8001554:	ed97 7a05 	vldr	s14, [r7, #20]
 8001558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800155c:	eef0 7ae7 	vabs.f32	s15, s15
 8001560:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800163c <order_phases+0x1fc>
 8001564:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001568:	ee16 0a90 	vmov	r0, s13
 800156c:	f7ff f814 	bl	8000598 <__aeabi_f2d>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	ec43 2b10 	vmov	d0, r2, r3
 8001578:	f010 f900 	bl	801177c <round>
 800157c:	ec53 2b10 	vmov	r2, r3, d0
 8001580:	4610      	mov	r0, r2
 8001582:	4619      	mov	r1, r3
 8001584:	f7ff fb38 	bl	8000bf8 <__aeabi_d2uiz>
 8001588:	4603      	mov	r3, r0
 800158a:	b2da      	uxtb	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	edd3 7a06 	vldr	s15, [r3, #24]
 8001596:	ed97 7a05 	vldr	s14, [r7, #20]
 800159a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800159e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a2:	dd07      	ble.n	80015b4 <order_phases+0x174>
		cal->phase_order = 0;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 80015ac:	4824      	ldr	r0, [pc, #144]	; (8001640 <order_phases+0x200>)
 80015ae:	f00c fcfd 	bl	800dfac <puts>
 80015b2:	e006      	b.n	80015c2 <order_phases+0x182>
	}
	else{
		cal->phase_order = 1;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80015bc:	4821      	ldr	r0, [pc, #132]	; (8001644 <order_phases+0x204>)
 80015be:	f00c fcf5 	bl	800dfac <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	4619      	mov	r1, r3
 80015c8:	481f      	ldr	r0, [pc, #124]	; (8001648 <order_phases+0x208>)
 80015ca:	f00c fc69 	bl	800dea0 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7fe ffe0 	bl	8000598 <__aeabi_f2d>
 80015d8:	4604      	mov	r4, r0
 80015da:	460d      	mov	r5, r1
 80015dc:	6978      	ldr	r0, [r7, #20]
 80015de:	f7fe ffdb 	bl	8000598 <__aeabi_f2d>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	e9cd 2300 	strd	r2, r3, [sp]
 80015ea:	4622      	mov	r2, r4
 80015ec:	462b      	mov	r3, r5
 80015ee:	4817      	ldr	r0, [pc, #92]	; (800164c <order_phases+0x20c>)
 80015f0:	f00c fc56 	bl	800dea0 <iprintf>
    PHASE_ORDER = cal->phase_order;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b0a      	ldr	r3, [pc, #40]	; (8001628 <order_phases+0x1e8>)
 80015fe:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	ee07 3a90 	vmov	s15, r3
 8001608:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800160c:	4b09      	ldr	r3, [pc, #36]	; (8001634 <order_phases+0x1f4>)
 800160e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001620:	3718      	adds	r7, #24
 8001622:	46bd      	mov	sp, r7
 8001624:	bdb0      	pop	{r4, r5, r7, pc}
 8001626:	bf00      	nop
 8001628:	20008f34 	.word	0x20008f34
 800162c:	08011e20 	.word	0x08011e20
 8001630:	37d1b717 	.word	0x37d1b717
 8001634:	20000684 	.word	0x20000684
 8001638:	3fd06cbe 	.word	0x3fd06cbe
 800163c:	40c90fdb 	.word	0x40c90fdb
 8001640:	08011e44 	.word	0x08011e44
 8001644:	08011e5c 	.word	0x08011e5c
 8001648:	08011e74 	.word	0x08011e74
 800164c:	08011e88 	.word	0x08011e88

08001650 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b094      	sub	sp, #80	; 0x50
 8001654:	af02      	add	r7, sp, #8
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
 800165c:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	7c1b      	ldrb	r3, [r3, #16]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10f      	bne.n	8001686 <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 8001666:	489e      	ldr	r0, [pc, #632]	; (80018e0 <calibrate_encoder+0x290>)
 8001668:	f00c fca0 	bl	800dfac <puts>
			cal->started = 1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800167e:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	ee07 3a90 	vmov	s15, r3
 8001692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001696:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80018e4 <calibrate_encoder+0x294>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80016aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80016ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b6:	d525      	bpl.n	8001704 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80016ca:	3388      	adds	r3, #136	; 0x88
 80016cc:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 80016ce:	4b86      	ldr	r3, [pc, #536]	; (80018e8 <calibrate_encoder+0x298>)
 80016d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        controller->i_q_des = 0.0f;
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        commutate(controller, &cal->cal_position);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80016e8:	332c      	adds	r3, #44	; 0x2c
 80016ea:	4619      	mov	r1, r3
 80016ec:	68b8      	ldr	r0, [r7, #8]
 80016ee:	f001 fb77 	bl	8002de0 <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	695a      	ldr	r2, [r3, #20]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001702:	e259      	b.n	8001bb8 <calibrate_encoder+0x568>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	ed93 7a05 	vldr	s14, [r3, #20]
 800170a:	4b77      	ldr	r3, [pc, #476]	; (80018e8 <calibrate_encoder+0x298>)
 800170c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001710:	eddf 6a76 	vldr	s13, [pc, #472]	; 80018ec <calibrate_encoder+0x29c>
 8001714:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001718:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800171c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001720:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001724:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001728:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	f140 808f 	bpl.w	8001852 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a02 	vldr	s15, [r3, #8]
 800173a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 80018f0 <calibrate_encoder+0x2a0>
 800173e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689a      	ldr	r2, [r3, #8]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001752:	3388      	adds	r3, #136	; 0x88
 8001754:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800175c:	332c      	adds	r3, #44	; 0x2c
 800175e:	4619      	mov	r1, r3
 8001760:	68b8      	ldr	r0, [r7, #8]
 8001762:	f001 fb3d 	bl	8002de0 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	ed93 7a05 	vldr	s14, [r3, #20]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001772:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800177a:	dc00      	bgt.n	800177e <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 800177c:	e21c      	b.n	8001bb8 <calibrate_encoder+0x568>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	edd3 7a02 	vldr	s15, [r3, #8]
 8001784:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001904 <calibrate_encoder+0x2b4>
 8001788:	ee67 6a87 	vmul.f32	s13, s15, s14
 800178c:	4b56      	ldr	r3, [pc, #344]	; (80018e8 <calibrate_encoder+0x298>)
 800178e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001792:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80018ec <calibrate_encoder+0x29c>
 8001796:	ee27 7a87 	vmul.f32	s14, s15, s14
 800179a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800179e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017a2:	ee17 3a90 	vmov	r3, s15
 80017a6:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	13db      	asrs	r3, r3, #15
 80017b6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017be:	4618      	mov	r0, r3
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	441a      	add	r2, r3
 80017c4:	6879      	ldr	r1, [r7, #4]
 80017c6:	f100 030a 	add.w	r3, r0, #10
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017d4:	461d      	mov	r5, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	330a      	adds	r3, #10
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	685c      	ldr	r4, [r3, #4]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fed5 	bl	8000598 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	e9cd 2300 	strd	r2, r3, [sp]
 80017f6:	4623      	mov	r3, r4
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4629      	mov	r1, r5
 80017fc:	483d      	ldr	r0, [pc, #244]	; (80018f4 <calibrate_encoder+0x2a4>)
 80017fe:	f00c fb4f 	bl	800dea0 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001808:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80018f8 <calibrate_encoder+0x2a8>
 800180c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001822:	4b31      	ldr	r3, [pc, #196]	; (80018e8 <calibrate_encoder+0x298>)
 8001824:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001828:	eddf 6a34 	vldr	s13, [pc, #208]	; 80018fc <calibrate_encoder+0x2ac>
 800182c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001830:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001834:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001838:	eeb4 7a67 	vcmp.f32	s14, s15
 800183c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001840:	f000 81b7 	beq.w	8001bb2 <calibrate_encoder+0x562>
			cal->sample_count++;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001848:	3301      	adds	r3, #1
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001850:	e1b2      	b.n	8001bb8 <calibrate_encoder+0x568>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	ed93 7a05 	vldr	s14, [r3, #20]
 8001858:	4b23      	ldr	r3, [pc, #140]	; (80018e8 <calibrate_encoder+0x298>)
 800185a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800185e:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001900 <calibrate_encoder+0x2b0>
 8001862:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001866:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800186a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800186e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001872:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001876:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	f140 80a9 	bpl.w	80019d4 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	edd3 7a02 	vldr	s15, [r3, #8]
 8001888:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80018f0 <calibrate_encoder+0x2a0>
 800188c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 8001896:	4b14      	ldr	r3, [pc, #80]	; (80018e8 <calibrate_encoder+0x298>)
 8001898:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		controller->i_q_des = 0.0f;
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
		cal->cal_position.elec_angle = cal->theta_ref;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689a      	ldr	r2, [r3, #8]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80018b4:	3388      	adds	r3, #136	; 0x88
 80018b6:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80018be:	332c      	adds	r3, #44	; 0x2c
 80018c0:	4619      	mov	r1, r3
 80018c2:	68b8      	ldr	r0, [r7, #8]
 80018c4:	f001 fa8c 	bl	8002de0 <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	ed93 7a05 	vldr	s14, [r3, #20]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018dc:	dc14      	bgt.n	8001908 <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 80018de:	e16a      	b.n	8001bb6 <calibrate_encoder+0x566>
 80018e0:	08011ea4 	.word	0x08011ea4
 80018e4:	37d1b717 	.word	0x37d1b717
 80018e8:	20000684 	.word	0x20000684
 80018ec:	40c90fdb 	.word	0x40c90fdb
 80018f0:	3983126e 	.word	0x3983126e
 80018f4:	08011ecc 	.word	0x08011ecc
 80018f8:	3ba0d97c 	.word	0x3ba0d97c
 80018fc:	43000000 	.word	0x43000000
 8001900:	41490fdb 	.word	0x41490fdb
 8001904:	47800000 	.word	0x47800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800190c:	2b00      	cmp	r3, #0
 800190e:	f000 8152 	beq.w	8001bb6 <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	edd3 7a02 	vldr	s15, [r3, #8]
 8001918:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001904 <calibrate_encoder+0x2b4>
 800191c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001920:	4ba7      	ldr	r3, [pc, #668]	; (8001bc0 <calibrate_encoder+0x570>)
 8001922:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001926:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001bc4 <calibrate_encoder+0x574>
 800192a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800192e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001932:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001936:	ee17 3a90 	vmov	r3, s15
 800193a:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001940:	6a3b      	ldr	r3, [r7, #32]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	13db      	asrs	r3, r3, #15
 800194a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	4413      	add	r3, r2
 8001952:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001958:	687a      	ldr	r2, [r7, #4]
 800195a:	330a      	adds	r3, #10
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	4413      	add	r3, r2
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800196a:	4610      	mov	r0, r2
 800196c:	0fda      	lsrs	r2, r3, #31
 800196e:	4413      	add	r3, r2
 8001970:	105b      	asrs	r3, r3, #1
 8001972:	4619      	mov	r1, r3
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	f100 030a 	add.w	r3, r0, #10
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001984:	461d      	mov	r5, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	330a      	adds	r3, #10
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	685c      	ldr	r4, [r3, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdfd 	bl	8000598 <__aeabi_f2d>
 800199e:	4602      	mov	r2, r0
 80019a0:	460b      	mov	r3, r1
 80019a2:	e9cd 2300 	strd	r2, r3, [sp]
 80019a6:	4623      	mov	r3, r4
 80019a8:	6a3a      	ldr	r2, [r7, #32]
 80019aa:	4629      	mov	r1, r5
 80019ac:	4886      	ldr	r0, [pc, #536]	; (8001bc8 <calibrate_encoder+0x578>)
 80019ae:	f00c fa77 	bl	800dea0 <iprintf>
			cal->sample_count--;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80019b6:	3b01      	subs	r3, #1
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019c4:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001bcc <calibrate_encoder+0x57c>
 80019c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 80019d2:	e0f0      	b.n	8001bb6 <calibrate_encoder+0x566>
    }

    reset_foc(controller);
 80019d4:	68b8      	ldr	r0, [r7, #8]
 80019d6:	f001 f919 	bl	8002c0c <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019de:	2300      	movs	r3, #0
 80019e0:	643b      	str	r3, [r7, #64]	; 0x40
 80019e2:	e00b      	b.n	80019fc <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019e8:	330a      	adds	r3, #10
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80019f2:	4413      	add	r3, r2
 80019f4:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 80019f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019f8:	3301      	adds	r3, #1
 80019fa:	643b      	str	r3, [r7, #64]	; 0x40
 80019fc:	4b70      	ldr	r3, [pc, #448]	; (8001bc0 <calibrate_encoder+0x570>)
 80019fe:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a06:	ee17 3a90 	vmov	r3, s15
 8001a0a:	01db      	lsls	r3, r3, #7
 8001a0c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	dbe8      	blt.n	80019e4 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001a12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a14:	ee07 3a90 	vmov	s15, r3
 8001a18:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001a1c:	4b68      	ldr	r3, [pc, #416]	; (8001bc0 <calibrate_encoder+0x570>)
 8001a1e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a22:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001bd0 <calibrate_encoder+0x580>
 8001a26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a32:	ee17 2a90 	vmov	r2, s15
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 8001a3a:	2380      	movs	r3, #128	; 0x80
 8001a3c:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a42:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da01      	bge.n	8001a4e <calibrate_encoder+0x3fe>
 8001a4a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001a4e:	125b      	asrs	r3, r3, #9
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001a52:	2300      	movs	r3, #0
 8001a54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a56:	e0a0      	b.n	8001b9a <calibrate_encoder+0x54a>
			int moving_avg = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a5e:	0fda      	lsrs	r2, r3, #31
 8001a60:	4413      	add	r3, r2
 8001a62:	105b      	asrs	r3, r3, #1
 8001a64:	425b      	negs	r3, r3
 8001a66:	637b      	str	r3, [r7, #52]	; 0x34
 8001a68:	e068      	b.n	8001b3c <calibrate_encoder+0x4ec>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 8001a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a6c:	ee07 3a90 	vmov	s15, r3
 8001a70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a74:	4b52      	ldr	r3, [pc, #328]	; (8001bc0 <calibrate_encoder+0x570>)
 8001a76:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7e:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001bd0 <calibrate_encoder+0x580>
 8001a82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a86:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001bd0 <calibrate_encoder+0x580>
 8001a8a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a90:	ee07 3a90 	vmov	s15, r3
 8001a94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a9c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001aa0:	ee17 3a90 	vmov	r3, s15
 8001aa4:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 8001aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	da13      	bge.n	8001ad4 <calibrate_encoder+0x484>
 8001aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aae:	ee07 3a90 	vmov	s15, r3
 8001ab2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ab6:	4b42      	ldr	r3, [pc, #264]	; (8001bc0 <calibrate_encoder+0x570>)
 8001ab8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001abc:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001bd0 <calibrate_encoder+0x580>
 8001ac0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001acc:	ee17 3a90 	vmov	r3, s15
 8001ad0:	633b      	str	r3, [r7, #48]	; 0x30
 8001ad2:	e027      	b.n	8001b24 <calibrate_encoder+0x4d4>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ad6:	ee07 3a90 	vmov	s15, r3
 8001ada:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ade:	4b38      	ldr	r3, [pc, #224]	; (8001bc0 <calibrate_encoder+0x570>)
 8001ae0:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001ae4:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001bd0 <calibrate_encoder+0x580>
 8001ae8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001aec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001af0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001af4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001af8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001afc:	dd12      	ble.n	8001b24 <calibrate_encoder+0x4d4>
 8001afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b00:	ee07 3a90 	vmov	s15, r3
 8001b04:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b08:	4b2d      	ldr	r3, [pc, #180]	; (8001bc0 <calibrate_encoder+0x570>)
 8001b0a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001b0e:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001bd0 <calibrate_encoder+0x580>
 8001b12:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b1e:	ee17 3a90 	vmov	r3, s15
 8001b22:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b28:	330a      	adds	r3, #10
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b32:	4413      	add	r3, r2
 8001b34:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b38:	3301      	adds	r3, #1
 8001b3a:	637b      	str	r3, [r7, #52]	; 0x34
 8001b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3e:	0fda      	lsrs	r2, r3, #31
 8001b40:	4413      	add	r3, r2
 8001b42:	105b      	asrs	r3, r3, #1
 8001b44:	461a      	mov	r2, r3
 8001b46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	db8e      	blt.n	8001a6a <calibrate_encoder+0x41a>
			}
			moving_avg = moving_avg/window;
 8001b4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b50:	fb92 f3f3 	sdiv	r3, r2, r3
 8001b54:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b5a:	4413      	add	r3, r2
 8001b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b60:	2b7f      	cmp	r3, #127	; 0x7f
 8001b62:	dd02      	ble.n	8001b6a <calibrate_encoder+0x51a>
 8001b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b66:	3b80      	subs	r3, #128	; 0x80
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b70:	1ad2      	subs	r2, r2, r3
 8001b72:	6879      	ldr	r1, [r7, #4]
 8001b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b76:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001b7a:	330a      	adds	r3, #10
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	440b      	add	r3, r1
 8001b80:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001b8e:	4811      	ldr	r0, [pc, #68]	; (8001bd4 <calibrate_encoder+0x584>)
 8001b90:	f00c f986 	bl	800dea0 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b96:	3301      	adds	r3, #1
 8001b98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b9c:	2b7f      	cmp	r3, #127	; 0x7f
 8001b9e:	f77f af5b 	ble.w	8001a58 <calibrate_encoder+0x408>

		}

	cal->started = 0;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2201      	movs	r2, #1
 8001bac:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001bb0:	e002      	b.n	8001bb8 <calibrate_encoder+0x568>
				return;
 8001bb2:	bf00      	nop
 8001bb4:	e000      	b.n	8001bb8 <calibrate_encoder+0x568>
		return;
 8001bb6:	bf00      	nop
}
 8001bb8:	3748      	adds	r7, #72	; 0x48
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000684 	.word	0x20000684
 8001bc4:	40c90fdb 	.word	0x40c90fdb
 8001bc8:	08011ecc 	.word	0x08011ecc
 8001bcc:	3ba0d97c 	.word	0x3ba0d97c
 8001bd0:	43000000 	.word	0x43000000
 8001bd4:	08011edc 	.word	0x08011edc

08001bd8 <drv_spi_write>:
#include <drv8353.h>
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af02      	add	r7, sp, #8
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	887a      	ldrh	r2, [r7, #2]
 8001be8:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_RESET ); 	// CS low
 8001bea:	2200      	movs	r2, #0
 8001bec:	2110      	movs	r1, #16
 8001bee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bf2:	f006 ff29 	bl	8008a48 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001bf6:	6879      	ldr	r1, [r7, #4]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	1c9a      	adds	r2, r3, #2
 8001bfc:	2364      	movs	r3, #100	; 0x64
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	2301      	movs	r3, #1
 8001c02:	480b      	ldr	r0, [pc, #44]	; (8001c30 <drv_spi_write+0x58>)
 8001c04:	f008 f817 	bl	8009c36 <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001c08:	bf00      	nop
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <drv_spi_write+0x58>)
 8001c0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d0f9      	beq.n	8001c0a <drv_spi_write+0x32>
	HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8001c16:	2201      	movs	r2, #1
 8001c18:	2110      	movs	r1, #16
 8001c1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c1e:	f006 ff13 	bl	8008a48 <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	885b      	ldrh	r3, [r3, #2]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3708      	adds	r7, #8
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20009444 	.word	0x20009444

08001c34 <drv_read_register>:

uint16_t drv_read_FSR2(DRVStruct drv){
	return drv_spi_write(&drv, (1<<15)|FSR2);
}

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	f107 0308 	add.w	r3, r7, #8
 8001c3e:	e883 0003 	stmia.w	r3, {r0, r1}
 8001c42:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	02db      	lsls	r3, r3, #11
 8001c48:	b21b      	sxth	r3, r3
 8001c4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001c4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001c52:	b21b      	sxth	r3, r3
 8001c54:	b29a      	uxth	r2, r3
 8001c56:	f107 0308 	add.w	r3, r7, #8
 8001c5a:	4611      	mov	r1, r2
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff ffbb 	bl	8001bd8 <drv_spi_write>
 8001c62:	4603      	mov	r3, r0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b085      	sub	sp, #20
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	f107 0408 	add.w	r4, r7, #8
 8001c76:	e884 0003 	stmia.w	r4, {r0, r1}
 8001c7a:	607a      	str	r2, [r7, #4]
 8001c7c:	603b      	str	r3, [r7, #0]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, (reg<<11)|val);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	02db      	lsls	r3, r3, #11
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b21b      	sxth	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	f107 0308 	add.w	r3, r7, #8
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff9f 	bl	8001bd8 <drv_spi_write>
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd90      	pop	{r4, r7, pc}

08001ca2 <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 8001ca2:	b590      	push	{r4, r7, lr}
 8001ca4:	b087      	sub	sp, #28
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	f107 0408 	add.w	r4, r7, #8
 8001cac:	e884 0003 	stmia.w	r4, {r0, r1}
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	025b      	lsls	r3, r3, #9
 8001cb8:	b21b      	sxth	r3, r3
 8001cba:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cbe:	b21a      	sxth	r2, r3
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	021b      	lsls	r3, r3, #8
 8001cc4:	b21b      	sxth	r3, r3
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	b21a      	sxth	r2, r3
 8001cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ccc:	01db      	lsls	r3, r3, #7
 8001cce:	b21b      	sxth	r3, r3
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	b21a      	sxth	r2, r3
 8001cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd6:	015b      	lsls	r3, r3, #5
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	b21a      	sxth	r2, r3
 8001cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ce0:	011b      	lsls	r3, r3, #4
 8001ce2:	b21b      	sxth	r3, r3
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	b21a      	sxth	r2, r3
 8001ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	b21b      	sxth	r3, r3
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	b21a      	sxth	r2, r3
 8001cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	b21a      	sxth	r2, r3
 8001cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	b21b      	sxth	r3, r3
 8001d02:	4313      	orrs	r3, r2
 8001d04:	b21a      	sxth	r2, r3
 8001d06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d08:	b21b      	sxth	r3, r3
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	b21b      	sxth	r3, r3
 8001d0e:	82fb      	strh	r3, [r7, #22]
	uint16_t mask = 0x07FF;
 8001d10:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001d14:	82bb      	strh	r3, [r7, #20]
	//printf("spi w %d, data being %d \n\r", val, (val&mask));
	uint16_t retval = drv_spi_write(&drv, val);
 8001d16:	8afa      	ldrh	r2, [r7, #22]
 8001d18:	f107 0308 	add.w	r3, r7, #8
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff ff5a 	bl	8001bd8 <drv_spi_write>
 8001d24:	4603      	mov	r3, r0
 8001d26:	827b      	strh	r3, [r7, #18]
	//printf("loop retval = %d\n\r", (retval&mask));
}
 8001d28:	bf00      	nop
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd90      	pop	{r4, r7, pc}

08001d30 <drv_write_OCPCR>:
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 8001d30:	b590      	push	{r4, r7, lr}
 8001d32:	b087      	sub	sp, #28
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	f107 0408 	add.w	r4, r7, #8
 8001d3a:	e884 0003 	stmia.w	r4, {r0, r1}
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	029b      	lsls	r3, r3, #10
 8001d46:	b21b      	sxth	r3, r3
 8001d48:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001d4c:	b21a      	sxth	r2, r3
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	021b      	lsls	r3, r3, #8
 8001d52:	b21b      	sxth	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b21a      	sxth	r2, r3
 8001d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5a:	019b      	lsls	r3, r3, #6
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	b21a      	sxth	r2, r3
 8001d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d64:	011b      	lsls	r3, r3, #4
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	82fb      	strh	r3, [r7, #22]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
 8001d76:	8afa      	ldrh	r2, [r7, #22]
 8001d78:	f107 0308 	add.w	r3, r7, #8
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff ff2a 	bl	8001bd8 <drv_spi_write>
}
 8001d84:	bf00      	nop
 8001d86:	371c      	adds	r7, #28
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd90      	pop	{r4, r7, pc}

08001d8c <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	f107 0408 	add.w	r4, r7, #8
 8001d96:	e884 0003 	stmia.w	r4, {r0, r1}
 8001d9a:	607a      	str	r2, [r7, #4]
 8001d9c:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	029b      	lsls	r3, r3, #10
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001da8:	b21a      	sxth	r2, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	025b      	lsls	r3, r3, #9
 8001dae:	b21b      	sxth	r3, r3
 8001db0:	4313      	orrs	r3, r2
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db6:	021b      	lsls	r3, r3, #8
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b21a      	sxth	r2, r3
 8001dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc0:	019b      	lsls	r3, r3, #6
 8001dc2:	b21b      	sxth	r3, r3
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	b21a      	sxth	r2, r3
 8001dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dca:	015b      	lsls	r3, r3, #5
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dd4:	011b      	lsls	r3, r3, #4
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21a      	sxth	r2, r3
 8001ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dde:	00db      	lsls	r3, r3, #3
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	4313      	orrs	r3, r2
 8001de4:	b21a      	sxth	r2, r3
 8001de6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	4313      	orrs	r3, r2
 8001dee:	b21a      	sxth	r2, r3
 8001df0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001df2:	b21b      	sxth	r3, r3
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b21b      	sxth	r3, r3
 8001df8:	82fb      	strh	r3, [r7, #22]
	//printf("spi w %d \n", val);
	drv_spi_write(&drv, val);
 8001dfa:	8afa      	ldrh	r2, [r7, #22]
 8001dfc:	f107 0308 	add.w	r3, r7, #8
 8001e00:	4611      	mov	r1, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fee8 	bl	8001bd8 <drv_spi_write>
}
 8001e08:	bf00      	nop
 8001e0a:	371c      	adds	r7, #28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd90      	pop	{r4, r7, pc}

08001e10 <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	463b      	mov	r3, r7
 8001e18:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	463b      	mov	r3, r7
 8001e20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e24:	f7ff ff06 	bl	8001c34 <drv_read_register>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	f023 0304 	bic.w	r3, r3, #4
 8001e2e:	81fb      	strh	r3, [r7, #14]
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8001e30:	89fb      	ldrh	r3, [r7, #14]
 8001e32:	2202      	movs	r2, #2
 8001e34:	4639      	mov	r1, r7
 8001e36:	c903      	ldmia	r1, {r0, r1}
 8001e38:	f7ff ff18 	bl	8001c6c <drv_write_register>
}
 8001e3c:	bf00      	nop
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	463b      	mov	r3, r7
 8001e4c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 8001e50:	2202      	movs	r2, #2
 8001e52:	463b      	mov	r3, r7
 8001e54:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e58:	f7ff feec 	bl	8001c34 <drv_read_register>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	f043 0304 	orr.w	r3, r3, #4
 8001e62:	81fb      	strh	r3, [r7, #14]
	//printf("spi w %d \n", val);
	drv_write_register(drv, DCR, val);
 8001e64:	89fb      	ldrh	r3, [r7, #14]
 8001e66:	2202      	movs	r2, #2
 8001e68:	4639      	mov	r1, r7
 8001e6a:	c903      	ldmia	r1, {r0, r1}
 8001e6c:	f7ff fefe 	bl	8001c6c <drv_write_register>
}
 8001e70:	bf00      	nop
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8001e7c:	4b1e      	ldr	r3, [pc, #120]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001e7e:	4a1f      	ldr	r2, [pc, #124]	; (8001efc <MX_FDCAN2_Init+0x84>)
 8001e80:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001e82:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8001e88:	4b1b      	ldr	r3, [pc, #108]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001e8e:	4b1a      	ldr	r3, [pc, #104]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001e94:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001e9a:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8001ea0:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8001ea6:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 12;
 8001eac:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001eae:	220c      	movs	r2, #12
 8001eb0:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 3;
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001eb4:	2203      	movs	r2, #3
 8001eb6:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001eb8:	4b0f      	ldr	r3, [pc, #60]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001eba:	2201      	movs	r2, #1
 8001ebc:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 12;
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ec6:	220c      	movs	r2, #12
 8001ec8:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 3;
 8001eca:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ecc:	2203      	movs	r2, #3
 8001ece:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8001ed0:	4b09      	ldr	r3, [pc, #36]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 1;
 8001ed6:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ed8:	2201      	movs	r2, #1
 8001eda:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001edc:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <MX_FDCAN2_Init+0x80>)
 8001ee4:	f005 fb60 	bl	80075a8 <HAL_FDCAN_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_FDCAN2_Init+0x7a>
  {
    Error_Handler();
 8001eee:	f002 fc99 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000378 	.word	0x20000378
 8001efc:	40006800 	.word	0x40006800

08001f00 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b08a      	sub	sp, #40	; 0x28
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	605a      	str	r2, [r3, #4]
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	60da      	str	r2, [r3, #12]
 8001f16:	611a      	str	r2, [r3, #16]
  if(fdcanHandle->Instance==FDCAN2)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a1b      	ldr	r2, [pc, #108]	; (8001f8c <HAL_FDCAN_MspInit+0x8c>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d12f      	bne.n	8001f82 <HAL_FDCAN_MspInit+0x82>
  {
  /* USER CODE BEGIN FDCAN2_MspInit 0 */

  /* USER CODE END FDCAN2_MspInit 0 */
    /* FDCAN2 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001f22:	4b1b      	ldr	r3, [pc, #108]	; (8001f90 <HAL_FDCAN_MspInit+0x90>)
 8001f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f26:	4a1a      	ldr	r2, [pc, #104]	; (8001f90 <HAL_FDCAN_MspInit+0x90>)
 8001f28:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f2c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f2e:	4b18      	ldr	r3, [pc, #96]	; (8001f90 <HAL_FDCAN_MspInit+0x90>)
 8001f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	4b15      	ldr	r3, [pc, #84]	; (8001f90 <HAL_FDCAN_MspInit+0x90>)
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3e:	4a14      	ldr	r2, [pc, #80]	; (8001f90 <HAL_FDCAN_MspInit+0x90>)
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f46:	4b12      	ldr	r3, [pc, #72]	; (8001f90 <HAL_FDCAN_MspInit+0x90>)
 8001f48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN2 GPIO Configuration
    PB5     ------> FDCAN2_RX
    PB6     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001f52:	2360      	movs	r3, #96	; 0x60
 8001f54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f56:	2302      	movs	r3, #2
 8001f58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001f62:	2309      	movs	r3, #9
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4809      	ldr	r0, [pc, #36]	; (8001f94 <HAL_FDCAN_MspInit+0x94>)
 8001f6e:	f006 fbe9 	bl	8008744 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	2056      	movs	r0, #86	; 0x56
 8001f78:	f005 fa21 	bl	80073be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001f7c:	2056      	movs	r0, #86	; 0x56
 8001f7e:	f005 fa38 	bl	80073f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8001f82:	bf00      	nop
 8001f84:	3728      	adds	r7, #40	; 0x28
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40006800 	.word	0x40006800
 8001f90:	40021000 	.word	0x40021000
 8001f94:	48000400 	.word	0x48000400

08001f98 <can_rx_init>:
  /* USER CODE END FDCAN2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void can_rx_init(CANRxMessage *msg){
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	6078      	str	r0, [r7, #4]
	msg->filter.FilterID1 = CAN_ID;//<<5;
 8001fa0:	4b13      	ldr	r3, [pc, #76]	; (8001ff0 <can_rx_init+0x58>)
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterID2 = 0x7FF;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001fb0:	649a      	str	r2, [r3, #72]	; 0x48
	msg->filter.FilterIndex = 0;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterType = FDCAN_FILTER_MASK;//FDCAN_FILTER_RANGE;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	63da      	str	r2, [r3, #60]	; 0x3c
	msg->filter.IdType = FDCAN_STANDARD_ID;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	641a      	str	r2, [r3, #64]	; 0x40
	//msg->filter.FilterConfig = FDCAN_FILTER_DISABLE;


	HAL_FDCAN_ConfigFilter(&CAN_H, &msg->filter);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3334      	adds	r3, #52	; 0x34
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4808      	ldr	r0, [pc, #32]	; (8001ff4 <can_rx_init+0x5c>)
 8001fd2:	f005 fc43 	bl	800785c <HAL_FDCAN_ConfigFilter>

	//HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE);
	HAL_FDCAN_ConfigGlobalFilter(&CAN_H, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT);
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	9300      	str	r3, [sp, #0]
 8001fda:	2302      	movs	r3, #2
 8001fdc:	2202      	movs	r2, #2
 8001fde:	2102      	movs	r1, #2
 8001fe0:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <can_rx_init+0x5c>)
 8001fe2:	f005 fc95 	bl	8007910 <HAL_FDCAN_ConfigGlobalFilter>
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
	msg->filter.FilterActivation=ENABLE;
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
	*/
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	20008f34 	.word	0x20008f34
 8001ff4:	20000378 	.word	0x20000378

08001ff8 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
	msg->tx_header.BitRateSwitch = FDCAN_BRS_OFF;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	61da      	str	r2, [r3, #28]
	msg->tx_header.DataLength = FDCAN_DLC_BYTES_6;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 800200c:	615a      	str	r2, [r3, #20]
	msg->tx_header.ErrorStateIndicator = FDCAN_ESI_ACTIVE; //???
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
	msg->tx_header.FDFormat = FDCAN_CLASSIC_CAN;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	621a      	str	r2, [r3, #32]
	msg->tx_header.IdType = FDCAN_STANDARD_ID;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	60da      	str	r2, [r3, #12]
	msg->tx_header.Identifier = CAN_MASTER; // ?
 8002020:	4b0a      	ldr	r3, [pc, #40]	; (800204c <can_tx_init+0x54>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	461a      	mov	r2, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	609a      	str	r2, [r3, #8]
	msg->tx_header.MessageMarker = 0; //???
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	629a      	str	r2, [r3, #40]	; 0x28
	msg->tx_header.TxEventFifoControl = FDCAN_STORE_TX_EVENTS; //???
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002036:	625a      	str	r2, [r3, #36]	; 0x24
	msg->tx_header.TxFrameType = FDCAN_DATA_FRAME;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	611a      	str	r2, [r3, #16]
	msg->tx_header.DLC = 6; 			// message size of 8 byte - DataLength
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard - TxFrameType
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request? - ???
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID - ??? Probably Identifier
	*/
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20008f34 	.word	0x20008f34

08002050 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8002050:	b084      	sub	sp, #16
 8002052:	b590      	push	{r4, r7, lr}
 8002054:	b087      	sub	sp, #28
 8002056:	af00      	add	r7, sp, #0
 8002058:	f107 0428 	add.w	r4, r7, #40	; 0x28
 800205c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8002060:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 800206a:	4313      	orrs	r3, r2
 800206c:	617b      	str	r3, [r7, #20]
        int v_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 800206e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002072:	011b      	lsls	r3, r3, #4
 8002074:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002078:	0912      	lsrs	r2, r2, #4
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	4313      	orrs	r3, r2
 800207e:	613b      	str	r3, [r7, #16]
        int kp_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8002080:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002084:	021b      	lsls	r3, r3, #8
 8002086:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800208a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800208e:	4313      	orrs	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8002092:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002096:	011b      	lsls	r3, r3, #4
 8002098:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800209c:	0912      	lsrs	r2, r2, #4
 800209e:	b2d2      	uxtb	r2, r2
 80020a0:	4313      	orrs	r3, r2
 80020a2:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 80020a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80020ae:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80020b2:	4313      	orrs	r3, r2
 80020b4:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 80020b6:	4b3e      	ldr	r3, [pc, #248]	; (80021b0 <unpack_cmd+0x160>)
 80020b8:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80020bc:	4b3c      	ldr	r3, [pc, #240]	; (80021b0 <unpack_cmd+0x160>)
 80020be:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80020c2:	2110      	movs	r1, #16
 80020c4:	eef0 0a47 	vmov.f32	s1, s14
 80020c8:	eeb0 0a67 	vmov.f32	s0, s15
 80020cc:	6978      	ldr	r0, [r7, #20]
 80020ce:	f002 fc99 	bl	8004a04 <uint_to_float>
 80020d2:	eef0 7a40 	vmov.f32	s15, s0
 80020d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020d8:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(v_int, V_MIN, V_MAX, 12);
 80020dc:	4b34      	ldr	r3, [pc, #208]	; (80021b0 <unpack_cmd+0x160>)
 80020de:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80020e2:	4b33      	ldr	r3, [pc, #204]	; (80021b0 <unpack_cmd+0x160>)
 80020e4:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80020e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020ea:	1d1c      	adds	r4, r3, #4
 80020ec:	210c      	movs	r1, #12
 80020ee:	eef0 0a47 	vmov.f32	s1, s14
 80020f2:	eeb0 0a67 	vmov.f32	s0, s15
 80020f6:	6938      	ldr	r0, [r7, #16]
 80020f8:	f002 fc84 	bl	8004a04 <uint_to_float>
 80020fc:	eef0 7a40 	vmov.f32	s15, s0
 8002100:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8002104:	4b2a      	ldr	r3, [pc, #168]	; (80021b0 <unpack_cmd+0x160>)
 8002106:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800210a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800210c:	f103 0408 	add.w	r4, r3, #8
 8002110:	210c      	movs	r1, #12
 8002112:	eef0 0a67 	vmov.f32	s1, s15
 8002116:	ed9f 0a27 	vldr	s0, [pc, #156]	; 80021b4 <unpack_cmd+0x164>
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f002 fc72 	bl	8004a04 <uint_to_float>
 8002120:	eef0 7a40 	vmov.f32	s15, s0
 8002124:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8002128:	4b21      	ldr	r3, [pc, #132]	; (80021b0 <unpack_cmd+0x160>)
 800212a:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800212e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002130:	f103 040c 	add.w	r4, r3, #12
 8002134:	210c      	movs	r1, #12
 8002136:	eef0 0a67 	vmov.f32	s1, s15
 800213a:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80021b4 <unpack_cmd+0x164>
 800213e:	68b8      	ldr	r0, [r7, #8]
 8002140:	f002 fc60 	bl	8004a04 <uint_to_float>
 8002144:	eef0 7a40 	vmov.f32	s15, s0
 8002148:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 800214c:	4b18      	ldr	r3, [pc, #96]	; (80021b0 <unpack_cmd+0x160>)
 800214e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002152:	eeb1 7a67 	vneg.f32	s14, s15
 8002156:	4b16      	ldr	r3, [pc, #88]	; (80021b0 <unpack_cmd+0x160>)
 8002158:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800215c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002160:	4b13      	ldr	r3, [pc, #76]	; (80021b0 <unpack_cmd+0x160>)
 8002162:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002166:	ee67 6a27 	vmul.f32	s13, s14, s15
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <unpack_cmd+0x160>)
 800216c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002170:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <unpack_cmd+0x160>)
 8002172:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8002176:	ee27 7a27 	vmul.f32	s14, s14, s15
 800217a:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <unpack_cmd+0x160>)
 800217c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002184:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002186:	f103 0410 	add.w	r4, r3, #16
 800218a:	210c      	movs	r1, #12
 800218c:	eef0 0a67 	vmov.f32	s1, s15
 8002190:	eeb0 0a66 	vmov.f32	s0, s13
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f002 fc35 	bl	8004a04 <uint_to_float>
 800219a:	eef0 7a40 	vmov.f32	s15, s0
 800219e:	edc4 7a00 	vstr	s15, [r4]

    }
 80021a2:	bf00      	nop
 80021a4:	371c      	adds	r7, #28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80021ac:	b004      	add	sp, #16
 80021ae:	4770      	bx	lr
 80021b0:	20000684 	.word	0x20000684
 80021b4:	00000000 	.word	0x00000000

080021b8 <load_from_flash>:


/**
  * @brief  Loads floats and ints from flash memory into global arrays
  */
void load_from_flash(){
 80021b8:	b480      	push	{r7}
 80021ba:	b093      	sub	sp, #76	; 0x4c
 80021bc:	af00      	add	r7, sp, #0
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 80021be:	2300      	movs	r3, #0
 80021c0:	647b      	str	r3, [r7, #68]	; 0x44
 80021c2:	e02f      	b.n	8002224 <load_from_flash+0x6c>
    	uint32_t address = FLOATS_ADDR + i*4;
 80021c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021c6:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80021ca:	f503 33fb 	add.w	r3, r3, #128512	; 0x1f600
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	627b      	str	r3, [r7, #36]	; 0x24
    	uint64_t doubleWord = *((uint64_t*)(address));
 80021d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	e9c7 2306 	strd	r2, r3, [r7, #24]

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	60fb      	str	r3, [r7, #12]
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;
 80021e0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	f04f 0300 	mov.w	r3, #0
 80021ec:	000a      	movs	r2, r1
 80021ee:	2300      	movs	r3, #0
 80021f0:	4613      	mov	r3, r2
 80021f2:	60bb      	str	r3, [r7, #8]

    	float float1 = *((float*)(&word1));
 80021f4:	f107 030c 	add.w	r3, r7, #12
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	617b      	str	r3, [r7, #20]
    	float float2 = *((float*)(&word2));
 80021fc:	f107 0308 	add.w	r3, r7, #8
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	613b      	str	r3, [r7, #16]

    	__float_reg[i] =   float1;
 8002204:	4a2f      	ldr	r2, [pc, #188]	; (80022c4 <load_from_flash+0x10c>)
 8002206:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	4413      	add	r3, r2
 800220c:	697a      	ldr	r2, [r7, #20]
 800220e:	601a      	str	r2, [r3, #0]
    	__float_reg[i+1] = float2;
 8002210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002212:	3301      	adds	r3, #1
 8002214:	4a2b      	ldr	r2, [pc, #172]	; (80022c4 <load_from_flash+0x10c>)
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	601a      	str	r2, [r3, #0]
    for(int i = 0;i<FLOATSCOUNT;i=i+2){
 800221e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002220:	3302      	adds	r3, #2
 8002222:	647b      	str	r3, [r7, #68]	; 0x44
 8002224:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002226:	2b3f      	cmp	r3, #63	; 0x3f
 8002228:	ddcc      	ble.n	80021c4 <load_from_flash+0xc>

    }
    for(int i = 0;i<INTSCOUNT;i=i+2){
 800222a:	2300      	movs	r3, #0
 800222c:	643b      	str	r3, [r7, #64]	; 0x40
 800222e:	e03e      	b.n	80022ae <load_from_flash+0xf6>
    	uint32_t address = INTS_ADDR + i*4;
 8002230:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	461a      	mov	r2, r3
 8002236:	4b24      	ldr	r3, [pc, #144]	; (80022c8 <load_from_flash+0x110>)
 8002238:	4413      	add	r3, r2
 800223a:	63fb      	str	r3, [r7, #60]	; 0x3c

    	uint64_t doubleWord = *((uint64_t*)(address));
 800223c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800223e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002242:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    	uint32_t word1 = doubleWord&0x00000000ffffffff;
 8002246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002248:	607b      	str	r3, [r7, #4]
    	uint32_t word2 = (doubleWord&0xffffffff00000000) >> 32;
 800224a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	f04f 0300 	mov.w	r3, #0
 8002256:	000a      	movs	r2, r1
 8002258:	2300      	movs	r3, #0
 800225a:	4613      	mov	r3, r2
 800225c:	603b      	str	r3, [r7, #0]

		float int1 = *((int*)(&word1));
 800225e:	1d3b      	adds	r3, r7, #4
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	ee07 3a90 	vmov	s15, r3
 8002266:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800226a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		float int2 = *((int*)(&word2));
 800226e:	463b      	mov	r3, r7
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	ee07 3a90 	vmov	s15, r3
 8002276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800227a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		__int_reg[i] =   int1;
 800227e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002282:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002286:	ee17 1a90 	vmov	r1, s15
 800228a:	4a10      	ldr	r2, [pc, #64]	; (80022cc <load_from_flash+0x114>)
 800228c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800228e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		__int_reg[i+1] = int2;
 8002292:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002294:	3301      	adds	r3, #1
 8002296:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800229a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800229e:	ee17 1a90 	vmov	r1, s15
 80022a2:	4a0a      	ldr	r2, [pc, #40]	; (80022cc <load_from_flash+0x114>)
 80022a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0;i<INTSCOUNT;i=i+2){
 80022a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022aa:	3302      	adds	r3, #2
 80022ac:	643b      	str	r3, [r7, #64]	; 0x40
 80022ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022b0:	2bff      	cmp	r3, #255	; 0xff
 80022b2:	ddbd      	ble.n	8002230 <load_from_flash+0x78>
    }
}
 80022b4:	bf00      	nop
 80022b6:	bf00      	nop
 80022b8:	374c      	adds	r7, #76	; 0x4c
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	20000684 	.word	0x20000684
 80022c8:	0807d900 	.word	0x0807d900
 80022cc:	20008f34 	.word	0x20008f34

080022d0 <erase_reserved_flash>:

/**
  * @brief  Erase used page of flash memory to prepare for reprogramming
  * @retval uint32_t PageError. 0xFFFFFFFF means no problem
  */
int erase_reserved_flash(){
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b086      	sub	sp, #24
 80022d4:	af00      	add	r7, sp, #0
    FLASH_EraseInitTypeDef eraseStruct;
    eraseStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80022d6:	2300      	movs	r3, #0
 80022d8:	60bb      	str	r3, [r7, #8]
    eraseStruct.Banks = FLASH_BANK_2;
 80022da:	2302      	movs	r3, #2
 80022dc:	60fb      	str	r3, [r7, #12]
    eraseStruct.Page = RESERVED_PAGE;
 80022de:	237b      	movs	r3, #123	; 0x7b
 80022e0:	613b      	str	r3, [r7, #16]
    eraseStruct.NbPages = 5;
 80022e2:	2305      	movs	r3, #5
 80022e4:	617b      	str	r3, [r7, #20]
    uint32_t error;
    HAL_FLASHEx_Erase(&eraseStruct, &error);
 80022e6:	1d3a      	adds	r2, r7, #4
 80022e8:	f107 0308 	add.w	r3, r7, #8
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f006 f8c6 	bl	8008480 <HAL_FLASHEx_Erase>
    printf("Leaving erase flash.");
 80022f4:	4803      	ldr	r0, [pc, #12]	; (8002304 <erase_reserved_flash+0x34>)
 80022f6:	f00b fdd3 	bl	800dea0 <iprintf>
    return error;
 80022fa:	687b      	ldr	r3, [r7, #4]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3718      	adds	r7, #24
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	08011ee8 	.word	0x08011ee8

08002308 <save_to_flash>:
  * @brief  Saves floats and ints from global arrays into flash memory.
  * This should be done sparingly as it causes wear of flash memory and shortens it's lifespan.
  * Should it become necessary to perform this often, consider implementing some form of wear leveling.
  * @retval Zero when OK, nonzero when an error was encountered
  */
int save_to_flash(){
 8002308:	b580      	push	{r7, lr}
 800230a:	b088      	sub	sp, #32
 800230c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef status = HAL_FLASH_Unlock();
 800230e:	f005 ff89 	bl	8008224 <HAL_FLASH_Unlock>
 8002312:	4603      	mov	r3, r0
 8002314:	75fb      	strb	r3, [r7, #23]
	if(status!=HAL_OK) return 1;
 8002316:	7dfb      	ldrb	r3, [r7, #23]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <save_to_flash+0x18>
 800231c:	2301      	movs	r3, #1
 800231e:	e075      	b.n	800240c <save_to_flash+0x104>

	status = HAL_FLASH_OB_Unlock();
 8002320:	f005 ffbc 	bl	800829c <HAL_FLASH_OB_Unlock>
 8002324:	4603      	mov	r3, r0
 8002326:	75fb      	strb	r3, [r7, #23]
	if(status!=HAL_OK) return 2;
 8002328:	7dfb      	ldrb	r3, [r7, #23]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d001      	beq.n	8002332 <save_to_flash+0x2a>
 800232e:	2302      	movs	r3, #2
 8002330:	e06c      	b.n	800240c <save_to_flash+0x104>

    unsigned int eraseError = erase_reserved_flash();
 8002332:	f7ff ffcd 	bl	80022d0 <erase_reserved_flash>
 8002336:	4603      	mov	r3, r0
 8002338:	613b      	str	r3, [r7, #16]
    if(eraseError!=0xFFFFFFFF) return 3;
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002340:	d001      	beq.n	8002346 <save_to_flash+0x3e>
 8002342:	2303      	movs	r3, #3
 8002344:	e062      	b.n	800240c <save_to_flash+0x104>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_SR_ERRORS);
 8002346:	4b33      	ldr	r3, [pc, #204]	; (8002414 <save_to_flash+0x10c>)
 8002348:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 800234c:	611a      	str	r2, [r3, #16]

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800234e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002352:	f005 ffe5 	bl	8008320 <FLASH_WaitForLastOperation>
 8002356:	4603      	mov	r3, r0
 8002358:	75fb      	strb	r3, [r7, #23]
    if(status!=HAL_OK) return 5;
 800235a:	7dfb      	ldrb	r3, [r7, #23]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <save_to_flash+0x5c>
 8002360:	2305      	movs	r3, #5
 8002362:	e053      	b.n	800240c <save_to_flash+0x104>

    for(int i=0;i<FLOATSCOUNT;i=i+2){
 8002364:	2300      	movs	r3, #0
 8002366:	61fb      	str	r3, [r7, #28]
 8002368:	e020      	b.n	80023ac <save_to_flash+0xa4>
        uint64_t doubleWord = *((uint64_t*) (__float_reg + i)); //read two floats from array as one uint64
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4a2a      	ldr	r2, [pc, #168]	; (8002418 <save_to_flash+0x110>)
 8002370:	4413      	add	r3, r2
 8002372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002376:	e9c7 2300 	strd	r2, r3, [r7]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLOATS_ADDR + i*sizeof(float), doubleWord);
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8002380:	f503 33fb 	add.w	r3, r3, #128512	; 0x1f600
 8002384:	0099      	lsls	r1, r3, #2
 8002386:	e9d7 2300 	ldrd	r2, r3, [r7]
 800238a:	2000      	movs	r0, #0
 800238c:	f005 fef4 	bl	8008178 <HAL_FLASH_Program>
 8002390:	4603      	mov	r3, r0
 8002392:	75fb      	strb	r3, [r7, #23]
        if(status!=HAL_OK) {printf("SaveToFlash fail writing float #%d", i);return 6;}
 8002394:	7dfb      	ldrb	r3, [r7, #23]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <save_to_flash+0x9e>
 800239a:	69f9      	ldr	r1, [r7, #28]
 800239c:	481f      	ldr	r0, [pc, #124]	; (800241c <save_to_flash+0x114>)
 800239e:	f00b fd7f 	bl	800dea0 <iprintf>
 80023a2:	2306      	movs	r3, #6
 80023a4:	e032      	b.n	800240c <save_to_flash+0x104>
    for(int i=0;i<FLOATSCOUNT;i=i+2){
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	3302      	adds	r3, #2
 80023aa:	61fb      	str	r3, [r7, #28]
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	2b3f      	cmp	r3, #63	; 0x3f
 80023b0:	dddb      	ble.n	800236a <save_to_flash+0x62>
    }

    for(int i=0;i<INTSCOUNT;i=i+2){
 80023b2:	2300      	movs	r3, #0
 80023b4:	61bb      	str	r3, [r7, #24]
 80023b6:	e01e      	b.n	80023f6 <save_to_flash+0xee>
        uint64_t doubleWord = *((uint64_t*) (__int_reg + i));
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	4a18      	ldr	r2, [pc, #96]	; (8002420 <save_to_flash+0x118>)
 80023be:	4413      	add	r3, r2
 80023c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c4:	e9c7 2302 	strd	r2, r3, [r7, #8]
        status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, INTS_ADDR + i*sizeof(int), doubleWord);
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4b16      	ldr	r3, [pc, #88]	; (8002424 <save_to_flash+0x11c>)
 80023cc:	4413      	add	r3, r2
 80023ce:	0099      	lsls	r1, r3, #2
 80023d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023d4:	2000      	movs	r0, #0
 80023d6:	f005 fecf 	bl	8008178 <HAL_FLASH_Program>
 80023da:	4603      	mov	r3, r0
 80023dc:	75fb      	strb	r3, [r7, #23]
        if(status!=HAL_OK) {printf("SaveToFlash fail writing int #%d", i);return 7;}
 80023de:	7dfb      	ldrb	r3, [r7, #23]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d005      	beq.n	80023f0 <save_to_flash+0xe8>
 80023e4:	69b9      	ldr	r1, [r7, #24]
 80023e6:	4810      	ldr	r0, [pc, #64]	; (8002428 <save_to_flash+0x120>)
 80023e8:	f00b fd5a 	bl	800dea0 <iprintf>
 80023ec:	2307      	movs	r3, #7
 80023ee:	e00d      	b.n	800240c <save_to_flash+0x104>
    for(int i=0;i<INTSCOUNT;i=i+2){
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	3302      	adds	r3, #2
 80023f4:	61bb      	str	r3, [r7, #24]
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	2bff      	cmp	r3, #255	; 0xff
 80023fa:	dddd      	ble.n	80023b8 <save_to_flash+0xb0>
    }
    HAL_FLASH_Lock();
 80023fc:	f005 ff34 	bl	8008268 <HAL_FLASH_Lock>
    HAL_FLASH_OB_Lock();
 8002400:	f005 ff72 	bl	80082e8 <HAL_FLASH_OB_Lock>
    printf("SaveToFlash All Ok\n");
 8002404:	4809      	ldr	r0, [pc, #36]	; (800242c <save_to_flash+0x124>)
 8002406:	f00b fdd1 	bl	800dfac <puts>
    return 0;
 800240a:	2300      	movs	r3, #0
}
 800240c:	4618      	mov	r0, r3
 800240e:	3720      	adds	r7, #32
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40022000 	.word	0x40022000
 8002418:	20000684 	.word	0x20000684
 800241c:	08011f00 	.word	0x08011f00
 8002420:	20008f34 	.word	0x20008f34
 8002424:	0201f640 	.word	0x0201f640
 8002428:	08011f24 	.word	0x08011f24
 800242c:	08011f48 	.word	0x08011f48

08002430 <set_dtc>:
#include "user_config.h"

#include <stdio.h>


void set_dtc(ControllerStruct *controller){
 8002430:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002434:	b08a      	sub	sp, #40	; 0x28
 8002436:	af04      	add	r7, sp, #16
 8002438:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800243e:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002444:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800244a:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8002452:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002456:	ee77 7a67 	vsub.f32	s15, s14, s15
 800245a:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002464:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002468:	ee77 7a67 	vsub.f32	s15, s14, s15
 800246c:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002476:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800247a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800247e:	edc7 7a03 	vstr	s15, [r7, #12]
	}

	printf("foc setDtcs: %f %f %f \n\r", dtc_u, dtc_v, dtc_w);
 8002482:	6978      	ldr	r0, [r7, #20]
 8002484:	f7fe f888 	bl	8000598 <__aeabi_f2d>
 8002488:	4680      	mov	r8, r0
 800248a:	4689      	mov	r9, r1
 800248c:	6938      	ldr	r0, [r7, #16]
 800248e:	f7fe f883 	bl	8000598 <__aeabi_f2d>
 8002492:	4604      	mov	r4, r0
 8002494:	460d      	mov	r5, r1
 8002496:	68f8      	ldr	r0, [r7, #12]
 8002498:	f7fe f87e 	bl	8000598 <__aeabi_f2d>
 800249c:	4602      	mov	r2, r0
 800249e:	460b      	mov	r3, r1
 80024a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80024a4:	e9cd 4500 	strd	r4, r5, [sp]
 80024a8:	4642      	mov	r2, r8
 80024aa:	464b      	mov	r3, r9
 80024ac:	483c      	ldr	r0, [pc, #240]	; (80025a0 <set_dtc+0x170>)
 80024ae:	f00b fcf7 	bl	800dea0 <iprintf>


	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80024b2:	4b3c      	ldr	r3, [pc, #240]	; (80025a4 <set_dtc+0x174>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d136      	bne.n	8002528 <set_dtc+0xf8>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80024ba:	4b3b      	ldr	r3, [pc, #236]	; (80025a8 <set_dtc+0x178>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c0:	ee07 3a90 	vmov	s15, r3
 80024c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80024cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d0:	4b35      	ldr	r3, [pc, #212]	; (80025a8 <set_dtc+0x178>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024d8:	ee17 2a90 	vmov	r2, s15
 80024dc:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80024de:	4b32      	ldr	r3, [pc, #200]	; (80025a8 <set_dtc+0x178>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e4:	ee07 3a90 	vmov	s15, r3
 80024e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80024f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f4:	4b2c      	ldr	r3, [pc, #176]	; (80025a8 <set_dtc+0x178>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024fc:	ee17 2a90 	vmov	r2, s15
 8002500:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002502:	4b29      	ldr	r3, [pc, #164]	; (80025a8 <set_dtc+0x178>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002508:	ee07 3a90 	vmov	s15, r3
 800250c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002510:	edd7 7a03 	vldr	s15, [r7, #12]
 8002514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002518:	4b23      	ldr	r3, [pc, #140]	; (80025a8 <set_dtc+0x178>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002520:	ee17 2a90 	vmov	r2, s15
 8002524:	635a      	str	r2, [r3, #52]	; 0x34
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002526:	e035      	b.n	8002594 <set_dtc+0x164>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002528:	4b1f      	ldr	r3, [pc, #124]	; (80025a8 <set_dtc+0x178>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002536:	edd7 7a05 	vldr	s15, [r7, #20]
 800253a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253e:	4b1a      	ldr	r3, [pc, #104]	; (80025a8 <set_dtc+0x178>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002546:	ee17 2a90 	vmov	r2, s15
 800254a:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_v);
 800254c:	4b16      	ldr	r3, [pc, #88]	; (80025a8 <set_dtc+0x178>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002552:	ee07 3a90 	vmov	s15, r3
 8002556:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800255a:	edd7 7a04 	vldr	s15, [r7, #16]
 800255e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002562:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <set_dtc+0x178>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800256a:	ee17 2a90 	vmov	r2, s15
 800256e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002570:	4b0d      	ldr	r3, [pc, #52]	; (80025a8 <set_dtc+0x178>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002576:	ee07 3a90 	vmov	s15, r3
 800257a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800257e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <set_dtc+0x178>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800258e:	ee17 2a90 	vmov	r2, s15
 8002592:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002594:	bf00      	nop
 8002596:	3718      	adds	r7, #24
 8002598:	46bd      	mov	sp, r7
 800259a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800259e:	bf00      	nop
 80025a0:	08011f5c 	.word	0x08011f5c
 80025a4:	20008f34 	.word	0x20008f34
 80025a8:	200094a8 	.word	0x200094a8

080025ac <analog_sample>:

void analog_sample (ControllerStruct *controller){
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80025b4:	4b37      	ldr	r3, [pc, #220]	; (8002694 <analog_sample+0xe8>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d10e      	bne.n	80025da <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80025bc:	4836      	ldr	r0, [pc, #216]	; (8002698 <analog_sample+0xec>)
 80025be:	f004 f845 	bl	800664c <HAL_ADC_GetValue>
 80025c2:	4603      	mov	r3, r0
 80025c4:	461a      	mov	r2, r3
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80025ca:	4834      	ldr	r0, [pc, #208]	; (800269c <analog_sample+0xf0>)
 80025cc:	f004 f83e 	bl	800664c <HAL_ADC_GetValue>
 80025d0:	4603      	mov	r3, r0
 80025d2:	461a      	mov	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	e00d      	b.n	80025f6 <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80025da:	4830      	ldr	r0, [pc, #192]	; (800269c <analog_sample+0xf0>)
 80025dc:	f004 f836 	bl	800664c <HAL_ADC_GetValue>
 80025e0:	4603      	mov	r3, r0
 80025e2:	461a      	mov	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80025e8:	482b      	ldr	r0, [pc, #172]	; (8002698 <analog_sample+0xec>)
 80025ea:	f004 f82f 	bl	800664c <HAL_ADC_GetValue>
 80025ee:	4603      	mov	r3, r0
 80025f0:	461a      	mov	r2, r3
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 80025f6:	4828      	ldr	r0, [pc, #160]	; (8002698 <analog_sample+0xec>)
 80025f8:	f003 fe3e 	bl	8006278 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 80025fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002600:	4825      	ldr	r0, [pc, #148]	; (8002698 <analog_sample+0xec>)
 8002602:	f003 ff1d 	bl	8006440 <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8002606:	4826      	ldr	r0, [pc, #152]	; (80026a0 <analog_sample+0xf4>)
 8002608:	f004 f820 	bl	800664c <HAL_ADC_GetValue>
 800260c:	4603      	mov	r3, r0
 800260e:	461a      	mov	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	ee07 3a90 	vmov	s15, r3
 800261c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002620:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80026a4 <analog_sample+0xf8>
 8002624:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = I_SCALE*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	ee07 3a90 	vmov	s15, r3
 800263e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002642:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80026a8 <analog_sample+0xfc>
 8002646:	ee67 7a87 	vmul.f32	s15, s15, s14
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = I_SCALE*(float)(controller->adc_b_raw - controller->adc_b_offset);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	ee07 3a90 	vmov	s15, r3
 8002660:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002664:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80026a8 <analog_sample+0xfc>
 8002668:	ee67 7a87 	vmul.f32	s15, s15, s14
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	edd3 7a05 	vldr	s15, [r3, #20]
 8002678:	eeb1 7a67 	vneg.f32	s14, s15
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002682:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	edc3 7a07 	vstr	s15, [r3, #28]

}
 800268c:	bf00      	nop
 800268e:	3708      	adds	r7, #8
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20008f34 	.word	0x20008f34
 8002698:	200002a0 	.word	0x200002a0
 800269c:	20000234 	.word	0x20000234
 80026a0:	2000030c 	.word	0x2000030c
 80026a4:	3c533333 	.word	0x3c533333
 80026a8:	3ca50000 	.word	0x3ca50000

080026ac <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b088      	sub	sp, #32
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	ed87 0a05 	vstr	s0, [r7, #20]
 80026b6:	edc7 0a04 	vstr	s1, [r7, #16]
 80026ba:	ed87 1a03 	vstr	s2, [r7, #12]
 80026be:	60b8      	str	r0, [r7, #8]
 80026c0:	6079      	str	r1, [r7, #4]
 80026c2:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80026c4:	ed97 0a05 	vldr	s0, [r7, #20]
 80026c8:	f002 fa08 	bl	8004adc <cos_lut>
 80026cc:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80026d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80026d4:	f002 f9c8 	bl	8004a68 <sin_lut>
 80026d8:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80026dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80026e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80026e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026e8:	edd7 6a06 	vldr	s13, [r7, #24]
 80026ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80026f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 80026fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8002702:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80027ac <abc+0x100>
 8002706:	ee27 7a87 	vmul.f32	s14, s15, s14
 800270a:	edd7 7a07 	vldr	s15, [r7, #28]
 800270e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002712:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002716:	ee37 7a67 	vsub.f32	s14, s14, s15
 800271a:	edd7 7a04 	vldr	s15, [r7, #16]
 800271e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002722:	edd7 7a07 	vldr	s15, [r7, #28]
 8002726:	eddf 6a22 	vldr	s13, [pc, #136]	; 80027b0 <abc+0x104>
 800272a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800272e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002732:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002736:	ee67 7a86 	vmul.f32	s15, s15, s12
 800273a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800273e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002742:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002746:	ee77 7a67 	vsub.f32	s15, s14, s15
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 8002750:	edd7 7a06 	vldr	s15, [r7, #24]
 8002754:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80027b0 <abc+0x104>
 8002758:	ee27 7a87 	vmul.f32	s14, s15, s14
 800275c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002760:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002764:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002768:	ee37 7a67 	vsub.f32	s14, s14, s15
 800276c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002770:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002774:	edd7 7a07 	vldr	s15, [r7, #28]
 8002778:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80027ac <abc+0x100>
 800277c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002780:	edd7 7a06 	vldr	s15, [r7, #24]
 8002784:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002788:	ee67 7a86 	vmul.f32	s15, s15, s12
 800278c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002790:	edd7 7a03 	vldr	s15, [r7, #12]
 8002794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002798:	ee77 7a67 	vsub.f32	s15, s14, s15
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	edc3 7a00 	vstr	s15, [r3]
    }
 80027a2:	bf00      	nop
 80027a4:	3720      	adds	r7, #32
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	3f5db3d7 	.word	0x3f5db3d7
 80027b0:	bf5db3d7 	.word	0xbf5db3d7

080027b4 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	ed87 0a05 	vstr	s0, [r7, #20]
 80027be:	edc7 0a04 	vstr	s1, [r7, #16]
 80027c2:	ed87 1a03 	vstr	s2, [r7, #12]
 80027c6:	edc7 1a02 	vstr	s3, [r7, #8]
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 80027ce:	ed97 0a05 	vldr	s0, [r7, #20]
 80027d2:	f002 f983 	bl	8004adc <cos_lut>
 80027d6:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80027da:	ed97 0a05 	vldr	s0, [r7, #20]
 80027de:	f002 f943 	bl	8004a68 <sin_lut>
 80027e2:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80027e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80027ea:	edd7 7a04 	vldr	s15, [r7, #16]
 80027ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80027f6:	eddf 6a34 	vldr	s13, [pc, #208]	; 80028c8 <dq0+0x114>
 80027fa:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80027fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8002802:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002806:	ee67 7a86 	vmul.f32	s15, s15, s12
 800280a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800280e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800281a:	edd7 7a06 	vldr	s15, [r7, #24]
 800281e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80028cc <dq0+0x118>
 8002822:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002826:	edd7 7a07 	vldr	s15, [r7, #28]
 800282a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800282e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002832:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002836:	edd7 7a02 	vldr	s15, [r7, #8]
 800283a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800283e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002842:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80028d0 <dq0+0x11c>
 8002846:	ee67 7a87 	vmul.f32	s15, s15, s14
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 8002850:	edd7 7a06 	vldr	s15, [r7, #24]
 8002854:	eeb1 7a67 	vneg.f32	s14, s15
 8002858:	edd7 7a04 	vldr	s15, [r7, #16]
 800285c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002860:	edd7 7a07 	vldr	s15, [r7, #28]
 8002864:	eddf 6a19 	vldr	s13, [pc, #100]	; 80028cc <dq0+0x118>
 8002868:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800286c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002870:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002874:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002878:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800287c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002880:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002884:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002888:	edd7 7a07 	vldr	s15, [r7, #28]
 800288c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80028c8 <dq0+0x114>
 8002890:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002894:	edd7 7a06 	vldr	s15, [r7, #24]
 8002898:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800289c:	ee67 7a86 	vmul.f32	s15, s15, s12
 80028a0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80028a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80028a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80028d0 <dq0+0x11c>
 80028b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	edc3 7a00 	vstr	s15, [r3]

    }
 80028be:	bf00      	nop
 80028c0:	3720      	adds	r7, #32
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	3f5db3d7 	.word	0x3f5db3d7
 80028cc:	bf5db3d7 	.word	0xbf5db3d7
 80028d0:	3f2aaaab 	.word	0x3f2aaaab

080028d4 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80028d4:	b580      	push	{r7, lr}
 80028d6:	ed2d 8b02 	vpush	{d8}
 80028da:	b08a      	sub	sp, #40	; 0x28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	ed87 0a07 	vstr	s0, [r7, #28]
 80028e2:	edc7 0a06 	vstr	s1, [r7, #24]
 80028e6:	ed87 1a05 	vstr	s2, [r7, #20]
 80028ea:	edc7 1a04 	vstr	s3, [r7, #16]
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 80028f4:	ed97 1a04 	vldr	s2, [r7, #16]
 80028f8:	edd7 0a05 	vldr	s1, [r7, #20]
 80028fc:	ed97 0a06 	vldr	s0, [r7, #24]
 8002900:	f002 f803 	bl	800490a <fminf3>
 8002904:	eeb0 8a40 	vmov.f32	s16, s0
 8002908:	ed97 1a04 	vldr	s2, [r7, #16]
 800290c:	edd7 0a05 	vldr	s1, [r7, #20]
 8002910:	ed97 0a06 	vldr	s0, [r7, #24]
 8002914:	f001 ffc5 	bl	80048a2 <fmaxf3>
 8002918:	eef0 7a40 	vmov.f32	s15, s0
 800291c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002920:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002928:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 800292c:	4b41      	ldr	r3, [pc, #260]	; (8002a34 <svm+0x160>)
 800292e:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002930:	ed97 7a06 	vldr	s14, [r7, #24]
 8002934:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002938:	ee77 7a67 	vsub.f32	s15, s14, s15
 800293c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002944:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002a38 <svm+0x164>
 8002948:	ee67 6a87 	vmul.f32	s13, s15, s14
 800294c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002950:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002954:	edd7 7a08 	vldr	s15, [r7, #32]
 8002958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800295c:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002a3c <svm+0x168>
 8002960:	eeb0 0a67 	vmov.f32	s0, s15
 8002964:	f001 ff65 	bl	8004832 <fast_fmaxf>
 8002968:	eef0 7a40 	vmov.f32	s15, s0
 800296c:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002a40 <svm+0x16c>
 8002970:	eeb0 0a67 	vmov.f32	s0, s15
 8002974:	f001 ff79 	bl	800486a <fast_fminf>
 8002978:	eef0 7a40 	vmov.f32	s15, s0
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002982:	ed97 7a05 	vldr	s14, [r7, #20]
 8002986:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800298a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800298e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002992:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002996:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002a38 <svm+0x164>
 800299a:	ee67 6a87 	vmul.f32	s13, s15, s14
 800299e:	edd7 7a07 	vldr	s15, [r7, #28]
 80029a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80029aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ae:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002a3c <svm+0x168>
 80029b2:	eeb0 0a67 	vmov.f32	s0, s15
 80029b6:	f001 ff3c 	bl	8004832 <fast_fmaxf>
 80029ba:	eef0 7a40 	vmov.f32	s15, s0
 80029be:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002a40 <svm+0x16c>
 80029c2:	eeb0 0a67 	vmov.f32	s0, s15
 80029c6:	f001 ff50 	bl	800486a <fast_fminf>
 80029ca:	eef0 7a40 	vmov.f32	s15, s0
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 80029d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80029d8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80029dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029e0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80029e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029e8:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002a38 <svm+0x164>
 80029ec:	ee67 6a87 	vmul.f32	s13, s15, s14
 80029f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80029f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80029fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a00:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002a3c <svm+0x168>
 8002a04:	eeb0 0a67 	vmov.f32	s0, s15
 8002a08:	f001 ff13 	bl	8004832 <fast_fmaxf>
 8002a0c:	eef0 7a40 	vmov.f32	s15, s0
 8002a10:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002a40 <svm+0x16c>
 8002a14:	eeb0 0a67 	vmov.f32	s0, s15
 8002a18:	f001 ff27 	bl	800486a <fast_fminf>
 8002a1c:	eef0 7a40 	vmov.f32	s15, s0
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	edc3 7a00 	vstr	s15, [r3]

    }
 8002a26:	bf00      	nop
 8002a28:	3728      	adds	r7, #40	; 0x28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	ecbd 8b02 	vpop	{d8}
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	3ef0a3d7 	.word	0x3ef0a3d7
 8002a38:	3f933333 	.word	0x3f933333
 8002a3c:	00000000 	.word	0x00000000
 8002a40:	3f70a3d7 	.word	0x3f70a3d7

08002a44 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002a50:	2300      	movs	r3, #0
 8002a52:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002a54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a58:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	659a      	str	r2, [r3, #88]	; 0x58
    controller->dtc_v = 0.f;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_w = 0.f;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	661a      	str	r2, [r3, #96]	; 0x60
    set_dtc(controller);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f7ff fcdc 	bl	8002430 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	e00f      	b.n	8002a9e <zero_current+0x5a>
    	analog_sample(controller);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f7ff fd94 	bl	80025ac <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	693a      	ldr	r2, [r7, #16]
 8002a94:	4413      	add	r3, r2
 8002a96:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3301      	adds	r3, #1
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	dbeb      	blt.n	8002a7e <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	fb92 f2f3 	sdiv	r2, r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    controller->adc_b_offset = adc_b_offset/n;
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	fb92 f2f3 	sdiv	r2, r2, r3
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    }
 8002ac2:	bf00      	nop
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a42      	ldr	r2, [pc, #264]	; (8002be0 <init_controller_params+0x114>)
 8002ad8:	679a      	str	r2, [r3, #120]	; 0x78
    controller->ki_q = KI_Q;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a40      	ldr	r2, [pc, #256]	; (8002be0 <init_controller_params+0x114>)
 8002ade:	67da      	str	r2, [r3, #124]	; 0x7c
    controller->k_d = K_SCALE*I_BW;
 8002ae0:	4b40      	ldr	r3, [pc, #256]	; (8002be4 <init_controller_params+0x118>)
 8002ae2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ae6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002be8 <init_controller_params+0x11c>
 8002aea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
    controller->k_q = K_SCALE*I_BW;
 8002af4:	4b3b      	ldr	r3, [pc, #236]	; (8002be4 <init_controller_params+0x118>)
 8002af6:	edd3 7a02 	vldr	s15, [r3, #8]
 8002afa:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002be8 <init_controller_params+0x11c>
 8002afe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002b08:	4b36      	ldr	r3, [pc, #216]	; (8002be4 <init_controller_params+0x118>)
 8002b0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b0e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002bec <init_controller_params+0x120>
 8002b12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b16:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002bf0 <init_controller_params+0x124>
 8002b1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b26:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002b2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002b32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    controller->ki_fw = .1f*controller->ki_d;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002b42:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8002bf4 <init_controller_params+0x128>
 8002b46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
    controller->phase_order = PHASE_ORDER;
 8002b50:	4b29      	ldr	r3, [pc, #164]	; (8002bf8 <init_controller_params+0x12c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	e036      	b.n	8002bce <init_controller_params+0x102>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	ee07 3a90 	vmov	s15, r3
 8002b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b6a:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002bfc <init_controller_params+0x130>
 8002b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b72:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002c00 <init_controller_params+0x134>
 8002b76:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002b7a:	ee16 0a90 	vmov	r0, s13
 8002b7e:	f7fd fd0b 	bl	8000598 <__aeabi_f2d>
 8002b82:	4602      	mov	r2, r0
 8002b84:	460b      	mov	r3, r1
 8002b86:	ec43 2b10 	vmov	d0, r2, r3
 8002b8a:	f00e fe91 	bl	80118b0 <exp>
 8002b8e:	ec51 0b10 	vmov	r0, r1, d0
 8002b92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b96:	4b1b      	ldr	r3, [pc, #108]	; (8002c04 <init_controller_params+0x138>)
 8002b98:	f7fd fd56 	bl	8000648 <__aeabi_dmul>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	f04f 0200 	mov.w	r2, #0
 8002ba8:	4b17      	ldr	r3, [pc, #92]	; (8002c08 <init_controller_params+0x13c>)
 8002baa:	f7fd fb97 	bl	80002dc <__adddf3>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	f7fe f83f 	bl	8000c38 <__aeabi_d2f>
 8002bba:	4601      	mov	r1, r0
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	333c      	adds	r3, #60	; 0x3c
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	60fb      	str	r3, [r7, #12]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2b7f      	cmp	r3, #127	; 0x7f
 8002bd2:	ddc5      	ble.n	8002b60 <init_controller_params+0x94>
    }

    }
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3710      	adds	r7, #16
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	3d3851ec 	.word	0x3d3851ec
 8002be4:	20000684 	.word	0x20000684
 8002be8:	38d1b717 	.word	0x38d1b717
 8002bec:	37d1b717 	.word	0x37d1b717
 8002bf0:	40c90fdb 	.word	0x40c90fdb
 8002bf4:	3dcccccd 	.word	0x3dcccccd
 8002bf8:	20008f34 	.word	0x20008f34
 8002bfc:	bc000000 	.word	0xbc000000
 8002c00:	3d03126f 	.word	0x3d03126f
 8002c04:	3ff33333 	.word	0x3ff33333
 8002c08:	3ff00000 	.word	0x3ff00000

08002c0c <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002c14:	4b36      	ldr	r3, [pc, #216]	; (8002cf0 <reset_foc+0xe4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c1a:	ee07 3a90 	vmov	s15, r3
 8002c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c22:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c2a:	4b31      	ldr	r3, [pc, #196]	; (8002cf0 <reset_foc+0xe4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c32:	ee17 2a90 	vmov	r2, s15
 8002c36:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002c38:	4b2d      	ldr	r3, [pc, #180]	; (8002cf0 <reset_foc+0xe4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c46:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c4e:	4b28      	ldr	r3, [pc, #160]	; (8002cf0 <reset_foc+0xe4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c56:	ee17 2a90 	vmov	r2, s15
 8002c5a:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002c5c:	4b24      	ldr	r3, [pc, #144]	; (8002cf0 <reset_foc+0xe4>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c62:	ee07 3a90 	vmov	s15, r3
 8002c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c72:	4b1f      	ldr	r3, [pc, #124]	; (8002cf0 <reset_foc+0xe4>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002c7a:	ee17 2a90 	vmov	r2, s15
 8002c7e:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f04f 0200 	mov.w	r2, #0
 8002c86:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    controller->i_q_des = 0;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f04f 0200 	mov.w	r2, #0
 8002c90:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    controller->i_d = 0;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f04f 0200 	mov.w	r2, #0
 8002ca2:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	f04f 0200 	mov.w	r2, #0
 8002caa:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f04f 0200 	mov.w	r2, #0
 8002cb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    controller->d_int = 0;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f04f 0200 	mov.w	r2, #0
 8002cbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    controller->v_q = 0;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	655a      	str	r2, [r3, #84]	; 0x54
    controller->v_d = 0;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	651a      	str	r2, [r3, #80]	; 0x50
    controller->fw_int = 0;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    controller->otw_flag = 0;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    }
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	200094a8 	.word	0x200094a8

08002cf4 <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += .005f*(controller->v_max - controller->v_ref);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	ed93 7a39 	vldr	s14, [r3, #228]	; 0xe4
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002d0e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002d12:	eddf 6a30 	vldr	s13, [pc, #192]	; 8002dd4 <field_weaken+0xe0>
 8002d16:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8002d2a:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8002dd8 <field_weaken+0xe4>
 8002d2e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d32:	f001 fd9a 	bl	800486a <fast_fminf>
 8002d36:	eeb0 7a40 	vmov.f32	s14, s0
 8002d3a:	4b28      	ldr	r3, [pc, #160]	; (8002ddc <field_weaken+0xe8>)
 8002d3c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d40:	eef1 7a67 	vneg.f32	s15, s15
 8002d44:	eef0 0a67 	vmov.f32	s1, s15
 8002d48:	eeb0 0a47 	vmov.f32	s0, s14
 8002d4c:	f001 fd71 	bl	8004832 <fast_fmaxf>
 8002d50:	eef0 7a40 	vmov.f32	s15, s0
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	edc3 7a39 	vstr	s15, [r3, #228]	; 0xe4
       controller->i_d_des = controller->fw_int;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	ed93 7a3b 	vldr	s14, [r3, #236]	; 0xec
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8002d72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	edd3 6a28 	vldr	s13, [r3, #160]	; 0xa0
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 8002d82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8002d8e:	f00e fe09 	bl	80119a4 <sqrtf>
 8002d92:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8002d9c:	edd7 0a03 	vldr	s1, [r7, #12]
 8002da0:	eeb0 0a67 	vmov.f32	s0, s15
 8002da4:	f001 fd61 	bl	800486a <fast_fminf>
 8002da8:	eeb0 7a40 	vmov.f32	s14, s0
 8002dac:	edd7 7a03 	vldr	s15, [r7, #12]
 8002db0:	eef1 7a67 	vneg.f32	s15, s15
 8002db4:	eef0 0a67 	vmov.f32	s1, s15
 8002db8:	eeb0 0a47 	vmov.f32	s0, s14
 8002dbc:	f001 fd39 	bl	8004832 <fast_fmaxf>
 8002dc0:	eef0 7a40 	vmov.f32	s15, s0
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4


}
 8002dca:	bf00      	nop
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	3ba3d70a 	.word	0x3ba3d70a
 8002dd8:	00000000 	.word	0x00000000
 8002ddc:	20000684 	.word	0x20000684

08002de0 <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b088      	sub	sp, #32
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity*GR;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8002e00:	4bd7      	ldr	r3, [pc, #860]	; (8003160 <commutate+0x380>)
 8002e02:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	edd3 6a03 	vldr	s13, [r3, #12]
 8002e16:	4bd2      	ldr	r3, [pc, #840]	; (8003160 <commutate+0x380>)
 8002e18:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002e1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	edd3 6a06 	vldr	s13, [r3, #24]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	ed93 6a07 	vldr	s12, [r3, #28]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3340      	adds	r3, #64	; 0x40
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4610      	mov	r0, r2
 8002e4c:	eef0 1a46 	vmov.f32	s3, s12
 8002e50:	eeb0 1a66 	vmov.f32	s2, s13
 8002e54:	eef0 0a47 	vmov.f32	s1, s14
 8002e58:	eeb0 0a67 	vmov.f32	s0, s15
 8002e5c:	f7ff fcaa 	bl	80027b4 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8002e66:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8003164 <commutate+0x384>
 8002e6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002e74:	eddf 6abc 	vldr	s13, [pc, #752]	; 8003168 <commutate+0x388>
 8002e78:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002e8c:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8003164 <commutate+0x384>
 8002e90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002e9a:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8003168 <commutate+0x388>
 8002e9e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002eb2:	ed9f 7aae 	vldr	s14, [pc, #696]	; 800316c <commutate+0x38c>
 8002eb6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ec0:	eddf 6aab 	vldr	s13, [pc, #684]	; 8003170 <commutate+0x390>
 8002ec4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002ed8:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8003174 <commutate+0x394>
 8002edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee0:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8003178 <commutate+0x398>
 8002ee4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ee8:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800317c <commutate+0x39c>
 8002eec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 8002ef6:	4b9a      	ldr	r3, [pc, #616]	; (8003160 <commutate+0x380>)
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	f103 01a4 	add.w	r1, r3, #164	; 0xa4
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	edd3 7a3b 	vldr	s15, [r3, #236]	; 0xec
 8002f12:	eeb0 0a67 	vmov.f32	s0, s15
 8002f16:	4610      	mov	r0, r2
 8002f18:	f001 fd2b 	bl	8004972 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	ed93 7a28 	vldr	s14, [r3, #160]	; 0xa0
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f2c:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	ed93 7a29 	vldr	s14, [r3, #164]	; 0xa4
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002f3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f40:	edc7 7a06 	vstr	s15, [r7, #24]


       // Calculate decoupling feed-forward voltages //
       float v_d_ff = 0.0f;//-controller->dtheta_elec*L_Q*controller->i_q;
 8002f44:	f04f 0300 	mov.w	r3, #0
 8002f48:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//controller->dtheta_elec*L_D*controller->i_d;
 8002f4a:	f04f 0300 	mov.w	r3, #0
 8002f4e:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8002f56:	edd7 7a07 	vldr	s15, [r7, #28]
 8002f5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002f64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f68:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002f82:	eef0 0a47 	vmov.f32	s1, s14
 8002f86:	eeb0 0a67 	vmov.f32	s0, s15
 8002f8a:	f001 fc6e 	bl	800486a <fast_fminf>
 8002f8e:	eeb0 7a40 	vmov.f32	s14, s0
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002f98:	eef1 7a67 	vneg.f32	s15, s15
 8002f9c:	eef0 0a67 	vmov.f32	s1, s15
 8002fa0:	eeb0 0a47 	vmov.f32	s0, s14
 8002fa4:	f001 fc45 	bl	8004832 <fast_fmaxf>
 8002fa8:	eef0 7a40 	vmov.f32	s15, s0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	ed93 7a22 	vldr	s14, [r3, #136]	; 0x88
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002fc4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fc8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002fcc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8002fe6:	eef0 0a47 	vmov.f32	s1, s14
 8002fea:	eeb0 0a67 	vmov.f32	s0, s15
 8002fee:	f001 fc3c 	bl	800486a <fast_fminf>
 8002ff2:	eeb0 7a40 	vmov.f32	s14, s0
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8002ffc:	eef1 7a67 	vneg.f32	s15, s15
 8003000:	eef0 0a67 	vmov.f32	s1, s15
 8003004:	eeb0 0a47 	vmov.f32	s0, s14
 8003008:	f001 fc13 	bl	8004832 <fast_fmaxf>
 800300c:	eef0 7a40 	vmov.f32	s15, s0
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
       float vq_max = sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 8003022:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003032:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003036:	ee77 7a67 	vsub.f32	s15, s14, s15
 800303a:	eeb0 0a67 	vmov.f32	s0, s15
 800303e:	f00e fcb1 	bl	80119a4 <sqrtf>
 8003042:	ed87 0a03 	vstr	s0, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800304c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003050:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800305a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800305e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	edd3 6a1d 	vldr	s13, [r3, #116]	; 0x74
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 800307e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003082:	edd7 7a06 	vldr	s15, [r7, #24]
 8003086:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800308a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 80030a0:	eef0 0a47 	vmov.f32	s1, s14
 80030a4:	eeb0 0a67 	vmov.f32	s0, s15
 80030a8:	f001 fbdf 	bl	800486a <fast_fminf>
 80030ac:	eeb0 7a40 	vmov.f32	s14, s0
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80030b6:	eef1 7a67 	vneg.f32	s15, s15
 80030ba:	eef0 0a67 	vmov.f32	s1, s15
 80030be:	eeb0 0a47 	vmov.f32	s0, s14
 80030c2:	f001 fbb6 	bl	8004832 <fast_fmaxf>
 80030c6:	eef0 7a40 	vmov.f32	s15, s0
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80030dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80030ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030f4:	eeb0 0a67 	vmov.f32	s0, s15
 80030f8:	f00e fc54 	bl	80119a4 <sqrtf>
 80030fc:	eef0 7a40 	vmov.f32	s15, s0
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800310c:	edd7 0a03 	vldr	s1, [r7, #12]
 8003110:	eeb0 0a67 	vmov.f32	s0, s15
 8003114:	f001 fba9 	bl	800486a <fast_fminf>
 8003118:	eeb0 7a40 	vmov.f32	s14, s0
 800311c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003120:	eef1 7a67 	vneg.f32	s15, s15
 8003124:	eef0 0a67 	vmov.f32	s1, s15
 8003128:	eeb0 0a47 	vmov.f32	s0, s14
 800312c:	f001 fb81 	bl	8004832 <fast_fmaxf>
 8003130:	eef0 7a40 	vmov.f32	s15, s0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f103 0250 	add.w	r2, r3, #80	; 0x50
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 800314c:	eeb0 0a67 	vmov.f32	s0, s15
 8003150:	4610      	mov	r0, r2
 8003152:	f001 fc0e 	bl	8004972 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	e011      	b.n	8003184 <commutate+0x3a4>
 8003160:	20000684 	.word	0x20000684
 8003164:	3f7d70a4 	.word	0x3f7d70a4
 8003168:	3c23d70a 	.word	0x3c23d70a
 800316c:	3f666666 	.word	0x3f666666
 8003170:	3dcccccd 	.word	0x3dcccccd
 8003174:	3f933333 	.word	0x3f933333
 8003178:	3f70a3d7 	.word	0x3f70a3d7
 800317c:	3f13cd3a 	.word	0x3f13cd3a
 8003180:	381d4951 	.word	0x381d4951
 8003184:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8003188:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8003180 <commutate+0x3a0>
 800318c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f103 0064 	add.w	r0, r3, #100	; 0x64
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f103 0168 	add.w	r1, r3, #104	; 0x68
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	336c      	adds	r3, #108	; 0x6c
 80031b0:	461a      	mov	r2, r3
 80031b2:	eeb0 1a66 	vmov.f32	s2, s13
 80031b6:	eef0 0a47 	vmov.f32	s1, s14
 80031ba:	eeb0 0a67 	vmov.f32	s0, s15
 80031be:	f7ff fa75 	bl	80026ac <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f103 0058 	add.w	r0, r3, #88	; 0x58
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	3360      	adds	r3, #96	; 0x60
 80031ea:	461a      	mov	r2, r3
 80031ec:	eef0 1a46 	vmov.f32	s3, s12
 80031f0:	eeb0 1a66 	vmov.f32	s2, s13
 80031f4:	eef0 0a47 	vmov.f32	s1, s14
 80031f8:	eeb0 0a67 	vmov.f32	s0, s15
 80031fc:	f7ff fb6a 	bl	80028d4 <svm>

       set_dtc(controller);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f7ff f915 	bl	8002430 <set_dtc>

    }
 8003206:	bf00      	nop
 8003208:	3720      	adds	r7, #32
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop

08003210 <torque_control>:


void torque_control(ControllerStruct *controller){
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]

    float torque_des = controller->kp*(controller->p_des - controller->theta_mech) + controller->t_ff + controller->kd*(controller->v_des - controller->dtheta_mech);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	ed93 7a34 	vldr	s14, [r3, #208]	; 0xd0
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	edd3 6a32 	vldr	s13, [r3, #200]	; 0xc8
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800322a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800322e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003238:	ee37 7a27 	vadd.f32	s14, s14, s15
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	edd3 6a35 	vldr	s13, [r3, #212]	; 0xd4
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	ed93 6a33 	vldr	s12, [r3, #204]	; 0xcc
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800324e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003252:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003256:	ee77 7a27 	vadd.f32	s15, s14, s15
 800325a:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_des/(KT*GR);
 800325e:	4b0d      	ldr	r3, [pc, #52]	; (8003294 <torque_control+0x84>)
 8003260:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8003264:	4b0b      	ldr	r3, [pc, #44]	; (8003294 <torque_control+0x84>)
 8003266:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800326a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800326e:	edd7 6a03 	vldr	s13, [r7, #12]
 8003272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	edc3 7a29 	vstr	s15, [r3, #164]	; 0xa4
    controller->i_d_des = 0.0f;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f04f 0200 	mov.w	r2, #0
 8003282:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    }
 8003286:	bf00      	nop
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop
 8003294:	20000684 	.word	0x20000684

08003298 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
	printf("ZERO COMMANDS!!");
 80032a0:	4812      	ldr	r0, [pc, #72]	; (80032ec <zero_commands+0x54>)
 80032a2:	f00a fdfd 	bl	800dea0 <iprintf>
	controller->t_ff = 0;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->kp = 0;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f04f 0200 	mov.w	r2, #0
 80032b6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	controller->kd = 0;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f04f 0200 	mov.w	r2, #0
 80032c0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	controller->p_des = 0;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f04f 0200 	mov.w	r2, #0
 80032ca:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	controller->v_des = 0;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f04f 0200 	mov.w	r2, #0
 80032d4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	controller->i_q_des = 0;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f04f 0200 	mov.w	r2, #0
 80032de:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	08011f78 	.word	0x08011f78

080032f0 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "flash_access.h"

 void run_fsm(FSMStruct * fsmstate){
 80032f0:	b590      	push	{r4, r7, lr}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	785a      	ldrb	r2, [r3, #1]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d00d      	beq.n	8003320 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 f92b 	bl	8003560 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	78db      	ldrb	r3, [r3, #3]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d006      	beq.n	8003320 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	785a      	ldrb	r2, [r3, #1]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f000 f8ba 	bl	8003494 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	2b06      	cmp	r3, #6
 8003326:	f200 80a3 	bhi.w	8003470 <run_fsm+0x180>
 800332a:	a201      	add	r2, pc, #4	; (adr r2, 8003330 <run_fsm+0x40>)
 800332c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003330:	0800346f 	.word	0x0800346f
 8003334:	0800334d 	.word	0x0800334d
 8003338:	08003423 	.word	0x08003423
 800333c:	08003471 	.word	0x08003471
 8003340:	0800346f 	.word	0x0800346f
 8003344:	08003465 	.word	0x08003465
 8003348:	0800346f 	.word	0x0800346f
		 case MENU_MODE:
			 break;

		 case CALIBRATION_MODE:
			 if(!comm_encoder_cal.done_ordering){
 800334c:	4b4a      	ldr	r3, [pc, #296]	; (8003478 <run_fsm+0x188>)
 800334e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003352:	2b00      	cmp	r3, #0
 8003354:	d108      	bne.n	8003368 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003356:	4b49      	ldr	r3, [pc, #292]	; (800347c <run_fsm+0x18c>)
 8003358:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800335c:	4a46      	ldr	r2, [pc, #280]	; (8003478 <run_fsm+0x188>)
 800335e:	4947      	ldr	r1, [pc, #284]	; (800347c <run_fsm+0x18c>)
 8003360:	4847      	ldr	r0, [pc, #284]	; (8003480 <run_fsm+0x190>)
 8003362:	f7fe f86d 	bl	8001440 <order_phases>
				 save_to_flash();
				 load_from_flash();
				 update_fsm(fsmstate, 27);
			 }

			 break;
 8003366:	e083      	b.n	8003470 <run_fsm+0x180>
			 else if(!comm_encoder_cal.done_cal){
 8003368:	4b43      	ldr	r3, [pc, #268]	; (8003478 <run_fsm+0x188>)
 800336a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800336e:	2b00      	cmp	r3, #0
 8003370:	d108      	bne.n	8003384 <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003372:	4b42      	ldr	r3, [pc, #264]	; (800347c <run_fsm+0x18c>)
 8003374:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003378:	4a3f      	ldr	r2, [pc, #252]	; (8003478 <run_fsm+0x188>)
 800337a:	4940      	ldr	r1, [pc, #256]	; (800347c <run_fsm+0x18c>)
 800337c:	4840      	ldr	r0, [pc, #256]	; (8003480 <run_fsm+0x190>)
 800337e:	f7fe f967 	bl	8001650 <calibrate_encoder>
			 break;
 8003382:	e075      	b.n	8003470 <run_fsm+0x180>
				 E_ZERO = comm_encoder_cal.ezero;
 8003384:	4b3c      	ldr	r3, [pc, #240]	; (8003478 <run_fsm+0x188>)
 8003386:	69db      	ldr	r3, [r3, #28]
 8003388:	4a3e      	ldr	r2, [pc, #248]	; (8003484 <run_fsm+0x194>)
 800338a:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 800338c:	4b3d      	ldr	r3, [pc, #244]	; (8003484 <run_fsm+0x194>)
 800338e:	695c      	ldr	r4, [r3, #20]
 8003390:	4b3b      	ldr	r3, [pc, #236]	; (8003480 <run_fsm+0x190>)
 8003392:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003396:	4b3b      	ldr	r3, [pc, #236]	; (8003484 <run_fsm+0x194>)
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	425b      	negs	r3, r3
 800339c:	ee07 3a90 	vmov	s15, r3
 80033a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a8:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003488 <run_fsm+0x198>
 80033ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80033b0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80033b4:	eeb0 0a47 	vmov.f32	s0, s14
 80033b8:	f00e fac8 	bl	801194c <fmodf>
 80033bc:	eef0 7a40 	vmov.f32	s15, s0
 80033c0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800348c <run_fsm+0x19c>
 80033c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033c8:	ee17 0a90 	vmov	r0, s15
 80033cc:	f7fd f8e4 	bl	8000598 <__aeabi_f2d>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4621      	mov	r1, r4
 80033d6:	482e      	ldr	r0, [pc, #184]	; (8003490 <run_fsm+0x1a0>)
 80033d8:	f00a fd62 	bl	800dea0 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 80033dc:	4a28      	ldr	r2, [pc, #160]	; (8003480 <run_fsm+0x190>)
 80033de:	4b26      	ldr	r3, [pc, #152]	; (8003478 <run_fsm+0x188>)
 80033e0:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80033e4:	332c      	adds	r3, #44	; 0x2c
 80033e6:	f102 008c 	add.w	r0, r2, #140	; 0x8c
 80033ea:	4619      	mov	r1, r3
 80033ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033f0:	461a      	mov	r2, r3
 80033f2:	f00a f8d5 	bl	800d5a0 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 80033f6:	4a23      	ldr	r2, [pc, #140]	; (8003484 <run_fsm+0x194>)
 80033f8:	4b1f      	ldr	r3, [pc, #124]	; (8003478 <run_fsm+0x188>)
 80033fa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80033fe:	332c      	adds	r3, #44	; 0x2c
 8003400:	f102 0018 	add.w	r0, r2, #24
 8003404:	4619      	mov	r1, r3
 8003406:	f44f 7300 	mov.w	r3, #512	; 0x200
 800340a:	461a      	mov	r2, r3
 800340c:	f00a f8c8 	bl	800d5a0 <memcpy>
				 save_to_flash();
 8003410:	f7fe ff7a 	bl	8002308 <save_to_flash>
				 load_from_flash();
 8003414:	f7fe fed0 	bl	80021b8 <load_from_flash>
				 update_fsm(fsmstate, 27);
 8003418:	211b      	movs	r1, #27
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 f912 	bl	8003644 <update_fsm>
			 break;
 8003420:	e026      	b.n	8003470 <run_fsm+0x180>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 8003422:	4b18      	ldr	r3, [pc, #96]	; (8003484 <run_fsm+0x194>)
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	2b00      	cmp	r3, #0
 8003428:	dd0a      	ble.n	8003440 <run_fsm+0x150>
 800342a:	4b14      	ldr	r3, [pc, #80]	; (800347c <run_fsm+0x18c>)
 800342c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8003430:	4b14      	ldr	r3, [pc, #80]	; (8003484 <run_fsm+0x194>)
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	429a      	cmp	r2, r3
 8003436:	dd03      	ble.n	8003440 <run_fsm+0x150>
				 zero_commands(&controller);
 8003438:	4810      	ldr	r0, [pc, #64]	; (800347c <run_fsm+0x18c>)
 800343a:	f7ff ff2d 	bl	8003298 <zero_commands>
 800343e:	e009      	b.n	8003454 <run_fsm+0x164>
			 }
			 /* Otherwise, commutate */
			 else{
				 torque_control(&controller);
 8003440:	480e      	ldr	r0, [pc, #56]	; (800347c <run_fsm+0x18c>)
 8003442:	f7ff fee5 	bl	8003210 <torque_control>
				 field_weaken(&controller);
 8003446:	480d      	ldr	r0, [pc, #52]	; (800347c <run_fsm+0x18c>)
 8003448:	f7ff fc54 	bl	8002cf4 <field_weaken>
				 commutate(&controller, &comm_encoder);
 800344c:	490c      	ldr	r1, [pc, #48]	; (8003480 <run_fsm+0x190>)
 800344e:	480b      	ldr	r0, [pc, #44]	; (800347c <run_fsm+0x18c>)
 8003450:	f7ff fcc6 	bl	8002de0 <commutate>
			 }
			 controller.timeout ++;
 8003454:	4b09      	ldr	r3, [pc, #36]	; (800347c <run_fsm+0x18c>)
 8003456:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800345a:	3301      	adds	r3, #1
 800345c:	4a07      	ldr	r2, [pc, #28]	; (800347c <run_fsm+0x18c>)
 800345e:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
			 break;
 8003462:	e005      	b.n	8003470 <run_fsm+0x180>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 8003464:	2164      	movs	r1, #100	; 0x64
 8003466:	4806      	ldr	r0, [pc, #24]	; (8003480 <run_fsm+0x190>)
 8003468:	f001 fcfa 	bl	8004e60 <ps_print>
			 break;
 800346c:	e000      	b.n	8003470 <run_fsm+0x180>
			 break;
 800346e:	bf00      	nop

		 case INIT_TEMP_MODE:
			 break;
	 }

 }
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	bd90      	pop	{r4, r7, pc}
 8003478:	20000a78 	.word	0x20000a78
 800347c:	20000784 	.word	0x20000784
 8003480:	200003e0 	.word	0x200003e0
 8003484:	20008f34 	.word	0x20008f34
 8003488:	47800000 	.word	0x47800000
 800348c:	40c90fdb 	.word	0x40c90fdb
 8003490:	08011f88 	.word	0x08011f88

08003494 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 8003494:	b580      	push	{r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	2b05      	cmp	r3, #5
 80034a2:	d84d      	bhi.n	8003540 <fsm_enter_state+0xac>
 80034a4:	a201      	add	r2, pc, #4	; (adr r2, 80034ac <fsm_enter_state+0x18>)
 80034a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034aa:	bf00      	nop
 80034ac:	080034c5 	.word	0x080034c5
 80034b0:	080034fb 	.word	0x080034fb
 80034b4:	080034d1 	.word	0x080034d1
 80034b8:	08003541 	.word	0x08003541
 80034bc:	080034cb 	.word	0x080034cb
 80034c0:	0800353f 	.word	0x0800353f
				case MENU_MODE:
				//printf("Entering Main Menu\r\n");
				enter_menu_state();
 80034c4:	f000 f980 	bl	80037c8 <enter_menu_state>
				break;
 80034c8:	e03a      	b.n	8003540 <fsm_enter_state+0xac>
			case SETUP_MODE:
				//printf("Entering Setup\r\n");
				enter_setup_state();
 80034ca:	f000 f9a9 	bl	8003820 <enter_setup_state>

				break;
 80034ce:	e037      	b.n	8003540 <fsm_enter_state+0xac>
				//printf("Entering Encoder Mode\r\n");
				break;
			case MOTOR_MODE:

				//printf("Entering Motor Mode\r\n");
				HAL_GPIO_WritePin(LED1, GPIO_PIN_SET );
 80034d0:	2201      	movs	r2, #1
 80034d2:	2104      	movs	r1, #4
 80034d4:	481c      	ldr	r0, [pc, #112]	; (8003548 <fsm_enter_state+0xb4>)
 80034d6:	f005 fab7 	bl	8008a48 <HAL_GPIO_WritePin>
				reset_foc(&controller);
 80034da:	481c      	ldr	r0, [pc, #112]	; (800354c <fsm_enter_state+0xb8>)
 80034dc:	f7ff fb96 	bl	8002c0c <reset_foc>
				drv_enable_gd(drv);
 80034e0:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <fsm_enter_state+0xbc>)
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	2100      	movs	r1, #0
 80034e6:	4611      	mov	r1, r2
 80034e8:	889a      	ldrh	r2, [r3, #4]
 80034ea:	2300      	movs	r3, #0
 80034ec:	f362 030f 	bfi	r3, r2, #0, #16
 80034f0:	4608      	mov	r0, r1
 80034f2:	4619      	mov	r1, r3
 80034f4:	f7fe fc8c 	bl	8001e10 <drv_enable_gd>
				break;
 80034f8:	e022      	b.n	8003540 <fsm_enter_state+0xac>
			case CALIBRATION_MODE:
				//printf("Entering Calibration Mode\r\n");
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 80034fa:	4b16      	ldr	r3, [pc, #88]	; (8003554 <fsm_enter_state+0xc0>)
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 8003502:	4b14      	ldr	r3, [pc, #80]	; (8003554 <fsm_enter_state+0xc0>)
 8003504:	2200      	movs	r2, #0
 8003506:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 800350a:	4b12      	ldr	r3, [pc, #72]	; (8003554 <fsm_enter_state+0xc0>)
 800350c:	2200      	movs	r2, #0
 800350e:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 8003510:	4b11      	ldr	r3, [pc, #68]	; (8003558 <fsm_enter_state+0xc4>)
 8003512:	2200      	movs	r2, #0
 8003514:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 8003518:	f44f 7200 	mov.w	r2, #512	; 0x200
 800351c:	2100      	movs	r1, #0
 800351e:	480f      	ldr	r0, [pc, #60]	; (800355c <fsm_enter_state+0xc8>)
 8003520:	f00a f84c 	bl	800d5bc <memset>
				drv_enable_gd(drv);
 8003524:	4b0a      	ldr	r3, [pc, #40]	; (8003550 <fsm_enter_state+0xbc>)
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	2100      	movs	r1, #0
 800352a:	4611      	mov	r1, r2
 800352c:	889a      	ldrh	r2, [r3, #4]
 800352e:	2300      	movs	r3, #0
 8003530:	f362 030f 	bfi	r3, r2, #0, #16
 8003534:	4608      	mov	r0, r1
 8003536:	4619      	mov	r1, r3
 8003538:	f7fe fc6a 	bl	8001e10 <drv_enable_gd>
				break;
 800353c:	e000      	b.n	8003540 <fsm_enter_state+0xac>
				break;
 800353e:	bf00      	nop

		}
 }
 8003540:	bf00      	nop
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	48000800 	.word	0x48000800
 800354c:	20000784 	.word	0x20000784
 8003550:	20009360 	.word	0x20009360
 8003554:	20000a78 	.word	0x20000a78
 8003558:	200003e0 	.word	0x200003e0
 800355c:	2000046c 	.word	0x2000046c

08003560 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	2b05      	cmp	r3, #5
 800356e:	d85e      	bhi.n	800362e <fsm_exit_state+0xce>
 8003570:	a201      	add	r2, pc, #4	; (adr r2, 8003578 <fsm_exit_state+0x18>)
 8003572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003576:	bf00      	nop
 8003578:	08003591 	.word	0x08003591
 800357c:	0800360f 	.word	0x0800360f
 8003580:	080035a9 	.word	0x080035a9
 8003584:	0800362f 	.word	0x0800362f
 8003588:	08003599 	.word	0x08003599
 800358c:	080035a1 	.word	0x080035a1
			case MENU_MODE:
				//printf("Leaving Main Menu\r\n");
				fsmstate->ready = 1;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2201      	movs	r2, #1
 8003594:	70da      	strb	r2, [r3, #3]
				break;
 8003596:	e04a      	b.n	800362e <fsm_exit_state+0xce>
			case SETUP_MODE:
				//printf("Leaving Setup Menu\r\n");
				fsmstate->ready = 1;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	70da      	strb	r2, [r3, #3]
				break;
 800359e:	e046      	b.n	800362e <fsm_exit_state+0xce>
			case ENCODER_MODE:
				//printf("Leaving Encoder Mode\r\n");
				fsmstate->ready = 1;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	70da      	strb	r2, [r3, #3]
				break;
 80035a6:	e042      	b.n	800362e <fsm_exit_state+0xce>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
 80035a8:	4b23      	ldr	r3, [pc, #140]	; (8003638 <fsm_exit_state+0xd8>)
 80035aa:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80035ae:	eef0 7ae7 	vabs.f32	s15, s15
 80035b2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80035b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035be:	d522      	bpl.n	8003606 <fsm_exit_state+0xa6>
 80035c0:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <fsm_exit_state+0xd8>)
 80035c2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80035c6:	eef0 7ae7 	vabs.f32	s15, s15
 80035ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80035ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d6:	d516      	bpl.n	8003606 <fsm_exit_state+0xa6>
					fsmstate->ready = 1;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	70da      	strb	r2, [r3, #3]
					drv_disable_gd(drv);
 80035de:	4b17      	ldr	r3, [pc, #92]	; (800363c <fsm_exit_state+0xdc>)
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	2100      	movs	r1, #0
 80035e4:	4611      	mov	r1, r2
 80035e6:	889a      	ldrh	r2, [r3, #4]
 80035e8:	2300      	movs	r3, #0
 80035ea:	f362 030f 	bfi	r3, r2, #0, #16
 80035ee:	4608      	mov	r0, r1
 80035f0:	4619      	mov	r1, r3
 80035f2:	f7fe fc27 	bl	8001e44 <drv_disable_gd>
					reset_foc(&controller);
 80035f6:	4810      	ldr	r0, [pc, #64]	; (8003638 <fsm_exit_state+0xd8>)
 80035f8:	f7ff fb08 	bl	8002c0c <reset_foc>
					//printf("Leaving Motor Mode\r\n");
					HAL_GPIO_WritePin(LED1, GPIO_PIN_RESET );
 80035fc:	2200      	movs	r2, #0
 80035fe:	2104      	movs	r1, #4
 8003600:	480f      	ldr	r0, [pc, #60]	; (8003640 <fsm_exit_state+0xe0>)
 8003602:	f005 fa21 	bl	8008a48 <HAL_GPIO_WritePin>
				}
				zero_commands(&controller);		// Set commands to zero
 8003606:	480c      	ldr	r0, [pc, #48]	; (8003638 <fsm_exit_state+0xd8>)
 8003608:	f7ff fe46 	bl	8003298 <zero_commands>
				break;
 800360c:	e00f      	b.n	800362e <fsm_exit_state+0xce>
			case CALIBRATION_MODE:
				//printf("Exiting Calibration Mode\r\n");
				drv_disable_gd(drv);
 800360e:	4b0b      	ldr	r3, [pc, #44]	; (800363c <fsm_exit_state+0xdc>)
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	2100      	movs	r1, #0
 8003614:	4611      	mov	r1, r2
 8003616:	889a      	ldrh	r2, [r3, #4]
 8003618:	2300      	movs	r3, #0
 800361a:	f362 030f 	bfi	r3, r2, #0, #16
 800361e:	4608      	mov	r0, r1
 8003620:	4619      	mov	r1, r3
 8003622:	f7fe fc0f 	bl	8001e44 <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	70da      	strb	r2, [r3, #3]
				break;
 800362c:	bf00      	nop
		}

 }
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	20000784 	.word	0x20000784
 800363c:	20009360 	.word	0x20009360
 8003640:	48000800 	.word	0x48000800

08003644 <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	460b      	mov	r3, r1
 800364e:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit do rest mode
 8003650:	78fb      	ldrb	r3, [r7, #3]
 8003652:	2b1b      	cmp	r3, #27
 8003654:	d106      	bne.n	8003664 <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	70da      	strb	r2, [r3, #3]
		return;
 8003662:	e0a4      	b.n	80037ae <update_fsm+0x16a>
	}
	switch(fsmstate->state){
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b05      	cmp	r3, #5
 800366a:	f200 80a0 	bhi.w	80037ae <update_fsm+0x16a>
 800366e:	a201      	add	r2, pc, #4	; (adr r2, 8003674 <update_fsm+0x30>)
 8003670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003674:	0800368d 	.word	0x0800368d
 8003678:	080037af 	.word	0x080037af
 800367c:	080037af 	.word	0x080037af
 8003680:	080037af 	.word	0x080037af
 8003684:	08003773 	.word	0x08003773
 8003688:	080037af 	.word	0x080037af
		case MENU_MODE:
			switch (fsm_input){
 800368c:	78fb      	ldrb	r3, [r7, #3]
 800368e:	3b63      	subs	r3, #99	; 0x63
 8003690:	2b17      	cmp	r3, #23
 8003692:	f200 808b 	bhi.w	80037ac <update_fsm+0x168>
 8003696:	a201      	add	r2, pc, #4	; (adr r2, 800369c <update_fsm+0x58>)
 8003698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800369c:	080036fd 	.word	0x080036fd
 80036a0:	080037ad 	.word	0x080037ad
 80036a4:	08003719 	.word	0x08003719
 80036a8:	080037ad 	.word	0x080037ad
 80036ac:	080037ad 	.word	0x080037ad
 80036b0:	080037ad 	.word	0x080037ad
 80036b4:	080037ad 	.word	0x080037ad
 80036b8:	080037ad 	.word	0x080037ad
 80036bc:	080037ad 	.word	0x080037ad
 80036c0:	080037ad 	.word	0x080037ad
 80036c4:	0800370b 	.word	0x0800370b
 80036c8:	080037ad 	.word	0x080037ad
 80036cc:	080037ad 	.word	0x080037ad
 80036d0:	080037ad 	.word	0x080037ad
 80036d4:	080037ad 	.word	0x080037ad
 80036d8:	080037ad 	.word	0x080037ad
 80036dc:	08003727 	.word	0x08003727
 80036e0:	080037ad 	.word	0x080037ad
 80036e4:	080037ad 	.word	0x080037ad
 80036e8:	080037ad 	.word	0x080037ad
 80036ec:	080037ad 	.word	0x080037ad
 80036f0:	080037ad 	.word	0x080037ad
 80036f4:	080037ad 	.word	0x080037ad
 80036f8:	08003735 	.word	0x08003735
				case CAL_CMD:
					fsmstate->next_state = CALIBRATION_MODE;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	70da      	strb	r2, [r3, #3]
					break;
 8003708:	e032      	b.n	8003770 <update_fsm+0x12c>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2202      	movs	r2, #2
 800370e:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	70da      	strb	r2, [r3, #3]
					break;
 8003716:	e02b      	b.n	8003770 <update_fsm+0x12c>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2205      	movs	r2, #5
 800371c:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	70da      	strb	r2, [r3, #3]
					break;
 8003724:	e024      	b.n	8003770 <update_fsm+0x12c>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2204      	movs	r2, #4
 800372a:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	70da      	strb	r2, [r3, #3]
					break;
 8003732:	e01d      	b.n	8003770 <update_fsm+0x12c>
				case ZERO_CMD:
					printf("Zero pos command entry\n\r");
 8003734:	481f      	ldr	r0, [pc, #124]	; (80037b4 <update_fsm+0x170>)
 8003736:	f00a fbb3 	bl	800dea0 <iprintf>
					comm_encoder.m_zero = 0;
 800373a:	4b1f      	ldr	r3, [pc, #124]	; (80037b8 <update_fsm+0x174>)
 800373c:	2200      	movs	r2, #0
 800373e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					ps_sample(&comm_encoder, DT);
 8003742:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80037bc <update_fsm+0x178>
 8003746:	481c      	ldr	r0, [pc, #112]	; (80037b8 <update_fsm+0x174>)
 8003748:	f001 fa18 	bl	8004b7c <ps_sample>
					HAL_Delay(20);
 800374c:	2014      	movs	r0, #20
 800374e:	f002 f983 	bl	8005a58 <HAL_Delay>
					M_ZERO = comm_encoder.count;
 8003752:	4b19      	ldr	r3, [pc, #100]	; (80037b8 <update_fsm+0x174>)
 8003754:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003756:	4a1a      	ldr	r2, [pc, #104]	; (80037c0 <update_fsm+0x17c>)
 8003758:	6113      	str	r3, [r2, #16]
					//if (!prefs.ready()) prefs.open();
					//    prefs.flush();                                                  // Write new prefs to flash
					//    prefs.close();
					//    prefs.load();
					//spi.SetMechOffset(M_OFFSET);
					save_to_flash();
 800375a:	f7fe fdd5 	bl	8002308 <save_to_flash>
					load_from_flash();
 800375e:	f7fe fd2b 	bl	80021b8 <load_from_flash>
					printf("\n\r  Saved new zero position:  %.4f\n\r\n\r", M_ZERO);
 8003762:	4b17      	ldr	r3, [pc, #92]	; (80037c0 <update_fsm+0x17c>)
 8003764:	691b      	ldr	r3, [r3, #16]
 8003766:	4619      	mov	r1, r3
 8003768:	4816      	ldr	r0, [pc, #88]	; (80037c4 <update_fsm+0x180>)
 800376a:	f00a fb99 	bl	800dea0 <iprintf>
					break;
 800376e:	bf00      	nop
				}
			break;
 8003770:	e01c      	b.n	80037ac <update_fsm+0x168>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003772:	78fb      	ldrb	r3, [r7, #3]
 8003774:	2b0d      	cmp	r3, #13
 8003776:	d103      	bne.n	8003780 <update_fsm+0x13c>
				process_user_input(fsmstate);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f9c5 	bl	8003b08 <process_user_input>
				break;
 800377e:	e016      	b.n	80037ae <update_fsm+0x16a>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	7b1b      	ldrb	r3, [r3, #12]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d103      	bne.n	8003790 <update_fsm+0x14c>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	78fa      	ldrb	r2, [r7, #3]
 800378c:	735a      	strb	r2, [r3, #13]
 800378e:	e006      	b.n	800379e <update_fsm+0x15a>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	7b1b      	ldrb	r3, [r3, #12]
 8003794:	3b01      	subs	r3, #1
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	4413      	add	r3, r2
 800379a:	78fa      	ldrb	r2, [r7, #3]
 800379c:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	7b1b      	ldrb	r3, [r3, #12]
 80037a2:	3301      	adds	r3, #1
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 80037aa:	e000      	b.n	80037ae <update_fsm+0x16a>
			break;
 80037ac:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	08011f9c 	.word	0x08011f9c
 80037b8:	200003e0 	.word	0x200003e0
 80037bc:	37d1b717 	.word	0x37d1b717
 80037c0:	20008f34 	.word	0x20008f34
 80037c4:	08011fb8 	.word	0x08011fb8

080037c8 <enter_menu_state>:


 void enter_menu_state(void){
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 80037cc:	480c      	ldr	r0, [pc, #48]	; (8003800 <enter_menu_state+0x38>)
 80037ce:	f00a fb67 	bl	800dea0 <iprintf>
	    printf(" Commands:\n\r");
 80037d2:	480c      	ldr	r0, [pc, #48]	; (8003804 <enter_menu_state+0x3c>)
 80037d4:	f00a fb64 	bl	800dea0 <iprintf>
	    printf(" m - Motor Mode\n\r");
 80037d8:	480b      	ldr	r0, [pc, #44]	; (8003808 <enter_menu_state+0x40>)
 80037da:	f00a fb61 	bl	800dea0 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 80037de:	480b      	ldr	r0, [pc, #44]	; (800380c <enter_menu_state+0x44>)
 80037e0:	f00a fb5e 	bl	800dea0 <iprintf>
	    printf(" s - Setup\n\r");
 80037e4:	480a      	ldr	r0, [pc, #40]	; (8003810 <enter_menu_state+0x48>)
 80037e6:	f00a fb5b 	bl	800dea0 <iprintf>
	    printf(" e - Display Encoder\n\r");
 80037ea:	480a      	ldr	r0, [pc, #40]	; (8003814 <enter_menu_state+0x4c>)
 80037ec:	f00a fb58 	bl	800dea0 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 80037f0:	4809      	ldr	r0, [pc, #36]	; (8003818 <enter_menu_state+0x50>)
 80037f2:	f00a fb55 	bl	800dea0 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 80037f6:	4809      	ldr	r0, [pc, #36]	; (800381c <enter_menu_state+0x54>)
 80037f8:	f00a fb52 	bl	800dea0 <iprintf>

	    //gpio.led->write(0);
 }
 80037fc:	bf00      	nop
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	08011fe0 	.word	0x08011fe0
 8003804:	08011fe8 	.word	0x08011fe8
 8003808:	08011ff8 	.word	0x08011ff8
 800380c:	0801200c 	.word	0x0801200c
 8003810:	08012028 	.word	0x08012028
 8003814:	08012038 	.word	0x08012038
 8003818:	08012050 	.word	0x08012050
 800381c:	0801206c 	.word	0x0801206c

08003820 <enter_setup_state>:

 void enter_setup_state(void){
 8003820:	b580      	push	{r7, lr}
 8003822:	b084      	sub	sp, #16
 8003824:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003826:	487d      	ldr	r0, [pc, #500]	; (8003a1c <enter_setup_state+0x1fc>)
 8003828:	f00a fb3a 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 800382c:	4b7c      	ldr	r3, [pc, #496]	; (8003a20 <enter_setup_state+0x200>)
 800382e:	9301      	str	r3, [sp, #4]
 8003830:	4b7c      	ldr	r3, [pc, #496]	; (8003a24 <enter_setup_state+0x204>)
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	4b7c      	ldr	r3, [pc, #496]	; (8003a28 <enter_setup_state+0x208>)
 8003836:	4a7d      	ldr	r2, [pc, #500]	; (8003a2c <enter_setup_state+0x20c>)
 8003838:	497d      	ldr	r1, [pc, #500]	; (8003a30 <enter_setup_state+0x210>)
 800383a:	487e      	ldr	r0, [pc, #504]	; (8003a34 <enter_setup_state+0x214>)
 800383c:	f00a fb30 	bl	800dea0 <iprintf>
	    printf("\r\n Motor:\r\n");
 8003840:	487d      	ldr	r0, [pc, #500]	; (8003a38 <enter_setup_state+0x218>)
 8003842:	f00a fbb3 	bl	800dfac <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio", "0", "-", GR);
 8003846:	4b7d      	ldr	r3, [pc, #500]	; (8003a3c <enter_setup_state+0x21c>)
 8003848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384a:	4618      	mov	r0, r3
 800384c:	f7fc fea4 	bl	8000598 <__aeabi_f2d>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003858:	4b79      	ldr	r3, [pc, #484]	; (8003a40 <enter_setup_state+0x220>)
 800385a:	9300      	str	r3, [sp, #0]
 800385c:	4b79      	ldr	r3, [pc, #484]	; (8003a44 <enter_setup_state+0x224>)
 800385e:	4a7a      	ldr	r2, [pc, #488]	; (8003a48 <enter_setup_state+0x228>)
 8003860:	497a      	ldr	r1, [pc, #488]	; (8003a4c <enter_setup_state+0x22c>)
 8003862:	487b      	ldr	r0, [pc, #492]	; (8003a50 <enter_setup_state+0x230>)
 8003864:	f00a fb1c 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "k", "Torque Constant (N-m/A)", "0", "-", KT);
 8003868:	4b74      	ldr	r3, [pc, #464]	; (8003a3c <enter_setup_state+0x21c>)
 800386a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386c:	4618      	mov	r0, r3
 800386e:	f7fc fe93 	bl	8000598 <__aeabi_f2d>
 8003872:	4602      	mov	r2, r0
 8003874:	460b      	mov	r3, r1
 8003876:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800387a:	4b71      	ldr	r3, [pc, #452]	; (8003a40 <enter_setup_state+0x220>)
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	4b71      	ldr	r3, [pc, #452]	; (8003a44 <enter_setup_state+0x224>)
 8003880:	4a74      	ldr	r2, [pc, #464]	; (8003a54 <enter_setup_state+0x234>)
 8003882:	4975      	ldr	r1, [pc, #468]	; (8003a58 <enter_setup_state+0x238>)
 8003884:	4875      	ldr	r0, [pc, #468]	; (8003a5c <enter_setup_state+0x23c>)
 8003886:	f00a fb0b 	bl	800dea0 <iprintf>
	    printf("\r\n Control:\r\n");
 800388a:	4875      	ldr	r0, [pc, #468]	; (8003a60 <enter_setup_state+0x240>)
 800388c:	f00a fb8e 	bl	800dfac <puts>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "b", "Current Bandwidth (Hz)", "100", "2000", I_BW);
 8003890:	4b6a      	ldr	r3, [pc, #424]	; (8003a3c <enter_setup_state+0x21c>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4618      	mov	r0, r3
 8003896:	f7fc fe7f 	bl	8000598 <__aeabi_f2d>
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038a2:	4b70      	ldr	r3, [pc, #448]	; (8003a64 <enter_setup_state+0x244>)
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	4b70      	ldr	r3, [pc, #448]	; (8003a68 <enter_setup_state+0x248>)
 80038a8:	4a70      	ldr	r2, [pc, #448]	; (8003a6c <enter_setup_state+0x24c>)
 80038aa:	4971      	ldr	r1, [pc, #452]	; (8003a70 <enter_setup_state+0x250>)
 80038ac:	4871      	ldr	r0, [pc, #452]	; (8003a74 <enter_setup_state+0x254>)
 80038ae:	f00a faf7 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "l", "Current Limit (A)", "0.0", "40.0", I_MAX);
 80038b2:	4b62      	ldr	r3, [pc, #392]	; (8003a3c <enter_setup_state+0x21c>)
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fc fe6e 	bl	8000598 <__aeabi_f2d>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038c4:	4b6c      	ldr	r3, [pc, #432]	; (8003a78 <enter_setup_state+0x258>)
 80038c6:	9300      	str	r3, [sp, #0]
 80038c8:	4b6c      	ldr	r3, [pc, #432]	; (8003a7c <enter_setup_state+0x25c>)
 80038ca:	4a6d      	ldr	r2, [pc, #436]	; (8003a80 <enter_setup_state+0x260>)
 80038cc:	496d      	ldr	r1, [pc, #436]	; (8003a84 <enter_setup_state+0x264>)
 80038ce:	4869      	ldr	r0, [pc, #420]	; (8003a74 <enter_setup_state+0x254>)
 80038d0:	f00a fae6 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "p", "Max Position Setpoint (rad)", "-", "-", P_MAX);
 80038d4:	4b59      	ldr	r3, [pc, #356]	; (8003a3c <enter_setup_state+0x21c>)
 80038d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fc fe5d 	bl	8000598 <__aeabi_f2d>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038e6:	4b56      	ldr	r3, [pc, #344]	; (8003a40 <enter_setup_state+0x220>)
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	4b55      	ldr	r3, [pc, #340]	; (8003a40 <enter_setup_state+0x220>)
 80038ec:	4a66      	ldr	r2, [pc, #408]	; (8003a88 <enter_setup_state+0x268>)
 80038ee:	4967      	ldr	r1, [pc, #412]	; (8003a8c <enter_setup_state+0x26c>)
 80038f0:	4860      	ldr	r0, [pc, #384]	; (8003a74 <enter_setup_state+0x254>)
 80038f2:	f00a fad5 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "v", "Max Velocity Setpoint (rad)/s", "-", "-", V_MAX);
 80038f6:	4b51      	ldr	r3, [pc, #324]	; (8003a3c <enter_setup_state+0x21c>)
 80038f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fc fe4c 	bl	8000598 <__aeabi_f2d>
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003908:	4b4d      	ldr	r3, [pc, #308]	; (8003a40 <enter_setup_state+0x220>)
 800390a:	9300      	str	r3, [sp, #0]
 800390c:	4b4c      	ldr	r3, [pc, #304]	; (8003a40 <enter_setup_state+0x220>)
 800390e:	4a60      	ldr	r2, [pc, #384]	; (8003a90 <enter_setup_state+0x270>)
 8003910:	4960      	ldr	r1, [pc, #384]	; (8003a94 <enter_setup_state+0x274>)
 8003912:	4858      	ldr	r0, [pc, #352]	; (8003a74 <enter_setup_state+0x254>)
 8003914:	f00a fac4 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "x", "Max Position Gain (N-m/rad)", "0.0", "1000.0", KP_MAX);
 8003918:	4b48      	ldr	r3, [pc, #288]	; (8003a3c <enter_setup_state+0x21c>)
 800391a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800391c:	4618      	mov	r0, r3
 800391e:	f7fc fe3b 	bl	8000598 <__aeabi_f2d>
 8003922:	4602      	mov	r2, r0
 8003924:	460b      	mov	r3, r1
 8003926:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800392a:	4b5b      	ldr	r3, [pc, #364]	; (8003a98 <enter_setup_state+0x278>)
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	4b53      	ldr	r3, [pc, #332]	; (8003a7c <enter_setup_state+0x25c>)
 8003930:	4a5a      	ldr	r2, [pc, #360]	; (8003a9c <enter_setup_state+0x27c>)
 8003932:	495b      	ldr	r1, [pc, #364]	; (8003aa0 <enter_setup_state+0x280>)
 8003934:	484f      	ldr	r0, [pc, #316]	; (8003a74 <enter_setup_state+0x254>)
 8003936:	f00a fab3 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "d", "Max Velocity Gain (N-m/rad/s)", "0.0", "5.0", KD_MAX);
 800393a:	4b40      	ldr	r3, [pc, #256]	; (8003a3c <enter_setup_state+0x21c>)
 800393c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800393e:	4618      	mov	r0, r3
 8003940:	f7fc fe2a 	bl	8000598 <__aeabi_f2d>
 8003944:	4602      	mov	r2, r0
 8003946:	460b      	mov	r3, r1
 8003948:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800394c:	4b55      	ldr	r3, [pc, #340]	; (8003aa4 <enter_setup_state+0x284>)
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	4b4a      	ldr	r3, [pc, #296]	; (8003a7c <enter_setup_state+0x25c>)
 8003952:	4a55      	ldr	r2, [pc, #340]	; (8003aa8 <enter_setup_state+0x288>)
 8003954:	4955      	ldr	r1, [pc, #340]	; (8003aac <enter_setup_state+0x28c>)
 8003956:	4847      	ldr	r0, [pc, #284]	; (8003a74 <enter_setup_state+0x254>)
 8003958:	f00a faa2 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "f", "FW Current Limit (A)", "0.0", "33.0", I_FW_MAX);
 800395c:	4b37      	ldr	r3, [pc, #220]	; (8003a3c <enter_setup_state+0x21c>)
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	4618      	mov	r0, r3
 8003962:	f7fc fe19 	bl	8000598 <__aeabi_f2d>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800396e:	4b50      	ldr	r3, [pc, #320]	; (8003ab0 <enter_setup_state+0x290>)
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	4b42      	ldr	r3, [pc, #264]	; (8003a7c <enter_setup_state+0x25c>)
 8003974:	4a4f      	ldr	r2, [pc, #316]	; (8003ab4 <enter_setup_state+0x294>)
 8003976:	4950      	ldr	r1, [pc, #320]	; (8003ab8 <enter_setup_state+0x298>)
 8003978:	483e      	ldr	r0, [pc, #248]	; (8003a74 <enter_setup_state+0x254>)
 800397a:	f00a fa91 	bl	800dea0 <iprintf>
	    //printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)", "0", "150", TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "c", "Continuous Current (A)", "0.0", "40.0", I_MAX_CONT);
 800397e:	4b2f      	ldr	r3, [pc, #188]	; (8003a3c <enter_setup_state+0x21c>)
 8003980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003982:	4618      	mov	r0, r3
 8003984:	f7fc fe08 	bl	8000598 <__aeabi_f2d>
 8003988:	4602      	mov	r2, r0
 800398a:	460b      	mov	r3, r1
 800398c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003990:	4b39      	ldr	r3, [pc, #228]	; (8003a78 <enter_setup_state+0x258>)
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	4b39      	ldr	r3, [pc, #228]	; (8003a7c <enter_setup_state+0x25c>)
 8003996:	4a49      	ldr	r2, [pc, #292]	; (8003abc <enter_setup_state+0x29c>)
 8003998:	4949      	ldr	r1, [pc, #292]	; (8003ac0 <enter_setup_state+0x2a0>)
 800399a:	4836      	ldr	r0, [pc, #216]	; (8003a74 <enter_setup_state+0x254>)
 800399c:	f00a fa80 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "a", "Calibration Current (A)", "0.0", "20.0", I_CAL);
 80039a0:	4b26      	ldr	r3, [pc, #152]	; (8003a3c <enter_setup_state+0x21c>)
 80039a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fc fdf7 	bl	8000598 <__aeabi_f2d>
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80039b2:	4b44      	ldr	r3, [pc, #272]	; (8003ac4 <enter_setup_state+0x2a4>)
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	4b31      	ldr	r3, [pc, #196]	; (8003a7c <enter_setup_state+0x25c>)
 80039b8:	4a43      	ldr	r2, [pc, #268]	; (8003ac8 <enter_setup_state+0x2a8>)
 80039ba:	4944      	ldr	r1, [pc, #272]	; (8003acc <enter_setup_state+0x2ac>)
 80039bc:	482d      	ldr	r0, [pc, #180]	; (8003a74 <enter_setup_state+0x254>)
 80039be:	f00a fa6f 	bl	800dea0 <iprintf>
	    printf("\r\n CAN:\r\n");
 80039c2:	4843      	ldr	r0, [pc, #268]	; (8003ad0 <enter_setup_state+0x2b0>)
 80039c4:	f00a faf2 	bl	800dfac <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "i", "CAN ID", "0", "127", CAN_ID);
 80039c8:	4b42      	ldr	r3, [pc, #264]	; (8003ad4 <enter_setup_state+0x2b4>)
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	9301      	str	r3, [sp, #4]
 80039ce:	4b42      	ldr	r3, [pc, #264]	; (8003ad8 <enter_setup_state+0x2b8>)
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	4b1c      	ldr	r3, [pc, #112]	; (8003a44 <enter_setup_state+0x224>)
 80039d4:	4a41      	ldr	r2, [pc, #260]	; (8003adc <enter_setup_state+0x2bc>)
 80039d6:	4942      	ldr	r1, [pc, #264]	; (8003ae0 <enter_setup_state+0x2c0>)
 80039d8:	4842      	ldr	r0, [pc, #264]	; (8003ae4 <enter_setup_state+0x2c4>)
 80039da:	f00a fa61 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN Master ID", "0", "127", CAN_MASTER);
 80039de:	4b3d      	ldr	r3, [pc, #244]	; (8003ad4 <enter_setup_state+0x2b4>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	4b3c      	ldr	r3, [pc, #240]	; (8003ad8 <enter_setup_state+0x2b8>)
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	4b16      	ldr	r3, [pc, #88]	; (8003a44 <enter_setup_state+0x224>)
 80039ea:	4a3f      	ldr	r2, [pc, #252]	; (8003ae8 <enter_setup_state+0x2c8>)
 80039ec:	493f      	ldr	r1, [pc, #252]	; (8003aec <enter_setup_state+0x2cc>)
 80039ee:	483d      	ldr	r0, [pc, #244]	; (8003ae4 <enter_setup_state+0x2c4>)
 80039f0:	f00a fa56 	bl	800dea0 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r", "t", "CAN Timeout (cycles)(0 = none)", "0", "100000", CAN_TIMEOUT);
 80039f4:	4b37      	ldr	r3, [pc, #220]	; (8003ad4 <enter_setup_state+0x2b4>)
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	4b3d      	ldr	r3, [pc, #244]	; (8003af0 <enter_setup_state+0x2d0>)
 80039fc:	9300      	str	r3, [sp, #0]
 80039fe:	4b11      	ldr	r3, [pc, #68]	; (8003a44 <enter_setup_state+0x224>)
 8003a00:	4a3c      	ldr	r2, [pc, #240]	; (8003af4 <enter_setup_state+0x2d4>)
 8003a02:	493d      	ldr	r1, [pc, #244]	; (8003af8 <enter_setup_state+0x2d8>)
 8003a04:	483d      	ldr	r0, [pc, #244]	; (8003afc <enter_setup_state+0x2dc>)
 8003a06:	f00a fa4b 	bl	800dea0 <iprintf>
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8003a0a:	483d      	ldr	r0, [pc, #244]	; (8003b00 <enter_setup_state+0x2e0>)
 8003a0c:	f00a fa48 	bl	800dea0 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8003a10:	483c      	ldr	r0, [pc, #240]	; (8003b04 <enter_setup_state+0x2e4>)
 8003a12:	f00a fa45 	bl	800dea0 <iprintf>
 }
 8003a16:	bf00      	nop
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	08012084 	.word	0x08012084
 8003a20:	080120d8 	.word	0x080120d8
 8003a24:	080120e8 	.word	0x080120e8
 8003a28:	080120a0 	.word	0x080120a0
 8003a2c:	080120a4 	.word	0x080120a4
 8003a30:	080120b0 	.word	0x080120b0
 8003a34:	080120b8 	.word	0x080120b8
 8003a38:	080120ec 	.word	0x080120ec
 8003a3c:	20000684 	.word	0x20000684
 8003a40:	0801212c 	.word	0x0801212c
 8003a44:	080120f8 	.word	0x080120f8
 8003a48:	080120fc 	.word	0x080120fc
 8003a4c:	08012108 	.word	0x08012108
 8003a50:	0801210c 	.word	0x0801210c
 8003a54:	08012130 	.word	0x08012130
 8003a58:	08012148 	.word	0x08012148
 8003a5c:	0801214c 	.word	0x0801214c
 8003a60:	0801216c 	.word	0x0801216c
 8003a64:	080121bc 	.word	0x080121bc
 8003a68:	0801217c 	.word	0x0801217c
 8003a6c:	08012180 	.word	0x08012180
 8003a70:	08012198 	.word	0x08012198
 8003a74:	0801219c 	.word	0x0801219c
 8003a78:	080121e0 	.word	0x080121e0
 8003a7c:	080121c4 	.word	0x080121c4
 8003a80:	080121c8 	.word	0x080121c8
 8003a84:	080121dc 	.word	0x080121dc
 8003a88:	080121e8 	.word	0x080121e8
 8003a8c:	08012204 	.word	0x08012204
 8003a90:	08012208 	.word	0x08012208
 8003a94:	08012228 	.word	0x08012228
 8003a98:	0801224c 	.word	0x0801224c
 8003a9c:	0801222c 	.word	0x0801222c
 8003aa0:	08012248 	.word	0x08012248
 8003aa4:	08012278 	.word	0x08012278
 8003aa8:	08012254 	.word	0x08012254
 8003aac:	08012274 	.word	0x08012274
 8003ab0:	08012298 	.word	0x08012298
 8003ab4:	0801227c 	.word	0x0801227c
 8003ab8:	08012294 	.word	0x08012294
 8003abc:	080122a0 	.word	0x080122a0
 8003ac0:	080122b8 	.word	0x080122b8
 8003ac4:	080122d8 	.word	0x080122d8
 8003ac8:	080122bc 	.word	0x080122bc
 8003acc:	080122d4 	.word	0x080122d4
 8003ad0:	080122e0 	.word	0x080122e0
 8003ad4:	20008f34 	.word	0x20008f34
 8003ad8:	08012318 	.word	0x08012318
 8003adc:	080122ec 	.word	0x080122ec
 8003ae0:	080122f4 	.word	0x080122f4
 8003ae4:	080122f8 	.word	0x080122f8
 8003ae8:	0801231c 	.word	0x0801231c
 8003aec:	0801232c 	.word	0x0801232c
 8003af0:	08012370 	.word	0x08012370
 8003af4:	08012330 	.word	0x08012330
 8003af8:	08012350 	.word	0x08012350
 8003afc:	08012354 	.word	0x08012354
 8003b00:	08012378 	.word	0x08012378
 8003b04:	080123c4 	.word	0x080123c4

08003b08 <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	7b5b      	ldrb	r3, [r3, #13]
 8003b14:	3b61      	subs	r3, #97	; 0x61
 8003b16:	2b17      	cmp	r3, #23
 8003b18:	f200 8266 	bhi.w	8003fe8 <process_user_input+0x4e0>
 8003b1c:	a201      	add	r2, pc, #4	; (adr r2, 8003b24 <process_user_input+0x1c>)
 8003b1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b22:	bf00      	nop
 8003b24:	08003d83 	.word	0x08003d83
 8003b28:	08003b85 	.word	0x08003b85
 8003b2c:	08003d2f 	.word	0x08003d2f
 8003b30:	08003efd 	.word	0x08003efd
 8003b34:	08003fe9 	.word	0x08003fe9
 8003b38:	08003c69 	.word	0x08003c69
 8003b3c:	08003dd7 	.word	0x08003dd7
 8003b40:	08003cdb 	.word	0x08003cdb
 8003b44:	08003bd9 	.word	0x08003bd9
 8003b48:	08003fe9 	.word	0x08003fe9
 8003b4c:	08003e1b 	.word	0x08003e1b
 8003b50:	08003c15 	.word	0x08003c15
 8003b54:	08003bf7 	.word	0x08003bf7
 8003b58:	08003fe9 	.word	0x08003fe9
 8003b5c:	08003fe9 	.word	0x08003fe9
 8003b60:	08003f41 	.word	0x08003f41
 8003b64:	08003fe9 	.word	0x08003fe9
 8003b68:	08003fe9 	.word	0x08003fe9
 8003b6c:	08003fe9 	.word	0x08003fe9
 8003b70:	08003cbd 	.word	0x08003cbd
 8003b74:	08003fe9 	.word	0x08003fe9
 8003b78:	08003f95 	.word	0x08003f95
 8003b7c:	08003fe9 	.word	0x08003fe9
 8003b80:	08003e5f 	.word	0x08003e5f
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3304      	adds	r3, #4
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f009 fcd7 	bl	800d53c <atof>
 8003b8e:	ec53 2b10 	vmov	r2, r3, d0
 8003b92:	4610      	mov	r0, r2
 8003b94:	4619      	mov	r1, r3
 8003b96:	f7fd f84f 	bl	8000c38 <__aeabi_d2f>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	eddf 0ac1 	vldr	s1, [pc, #772]	; 8003ea4 <process_user_input+0x39c>
 8003ba0:	ee00 3a10 	vmov	s0, r3
 8003ba4:	f00d fe4b 	bl	801183e <fminf>
 8003ba8:	eef0 7a40 	vmov.f32	s15, s0
 8003bac:	eddf 0abe 	vldr	s1, [pc, #760]	; 8003ea8 <process_user_input+0x3a0>
 8003bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8003bb4:	f00d fe28 	bl	8011808 <fmaxf>
 8003bb8:	eef0 7a40 	vmov.f32	s15, s0
 8003bbc:	4bbb      	ldr	r3, [pc, #748]	; (8003eac <process_user_input+0x3a4>)
 8003bbe:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8003bc2:	4bba      	ldr	r3, [pc, #744]	; (8003eac <process_user_input+0x3a4>)
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7fc fce6 	bl	8000598 <__aeabi_f2d>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	460b      	mov	r3, r1
 8003bd0:	48b7      	ldr	r0, [pc, #732]	; (8003eb0 <process_user_input+0x3a8>)
 8003bd2:	f00a f965 	bl	800dea0 <iprintf>
			 break;
 8003bd6:	e20e      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'i':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3304      	adds	r3, #4
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f009 fcb0 	bl	800d542 <atoi>
 8003be2:	4603      	mov	r3, r0
 8003be4:	4ab3      	ldr	r2, [pc, #716]	; (8003eb4 <process_user_input+0x3ac>)
 8003be6:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 8003be8:	4bb2      	ldr	r3, [pc, #712]	; (8003eb4 <process_user_input+0x3ac>)
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	4619      	mov	r1, r3
 8003bee:	48b2      	ldr	r0, [pc, #712]	; (8003eb8 <process_user_input+0x3b0>)
 8003bf0:	f00a f956 	bl	800dea0 <iprintf>
			 break;
 8003bf4:	e1ff      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f009 fca1 	bl	800d542 <atoi>
 8003c00:	4603      	mov	r3, r0
 8003c02:	4aac      	ldr	r2, [pc, #688]	; (8003eb4 <process_user_input+0x3ac>)
 8003c04:	6093      	str	r3, [r2, #8]
			 printf("CAN_MASTER set to %d\r\n", CAN_MASTER);
 8003c06:	4bab      	ldr	r3, [pc, #684]	; (8003eb4 <process_user_input+0x3ac>)
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	48ab      	ldr	r0, [pc, #684]	; (8003ebc <process_user_input+0x3b4>)
 8003c0e:	f00a f947 	bl	800dea0 <iprintf>
			 break;
 8003c12:	e1f0      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3304      	adds	r3, #4
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f009 fc8f 	bl	800d53c <atof>
 8003c1e:	ec53 2b10 	vmov	r2, r3, d0
 8003c22:	4610      	mov	r0, r2
 8003c24:	4619      	mov	r1, r3
 8003c26:	f7fd f807 	bl	8000c38 <__aeabi_d2f>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	eddf 0aa4 	vldr	s1, [pc, #656]	; 8003ec0 <process_user_input+0x3b8>
 8003c30:	ee00 3a10 	vmov	s0, r3
 8003c34:	f00d fe03 	bl	801183e <fminf>
 8003c38:	eef0 7a40 	vmov.f32	s15, s0
 8003c3c:	eddf 0aae 	vldr	s1, [pc, #696]	; 8003ef8 <process_user_input+0x3f0>
 8003c40:	eeb0 0a67 	vmov.f32	s0, s15
 8003c44:	f00d fde0 	bl	8011808 <fmaxf>
 8003c48:	eef0 7a40 	vmov.f32	s15, s0
 8003c4c:	4b97      	ldr	r3, [pc, #604]	; (8003eac <process_user_input+0x3a4>)
 8003c4e:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 8003c52:	4b96      	ldr	r3, [pc, #600]	; (8003eac <process_user_input+0x3a4>)
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fc fc9e 	bl	8000598 <__aeabi_f2d>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4898      	ldr	r0, [pc, #608]	; (8003ec4 <process_user_input+0x3bc>)
 8003c62:	f00a f91d 	bl	800dea0 <iprintf>
			 break;
 8003c66:	e1c6      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f009 fc65 	bl	800d53c <atof>
 8003c72:	ec53 2b10 	vmov	r2, r3, d0
 8003c76:	4610      	mov	r0, r2
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f7fc ffdd 	bl	8000c38 <__aeabi_d2f>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	eddf 0a91 	vldr	s1, [pc, #580]	; 8003ec8 <process_user_input+0x3c0>
 8003c84:	ee00 3a10 	vmov	s0, r3
 8003c88:	f00d fdd9 	bl	801183e <fminf>
 8003c8c:	eef0 7a40 	vmov.f32	s15, s0
 8003c90:	eddf 0a99 	vldr	s1, [pc, #612]	; 8003ef8 <process_user_input+0x3f0>
 8003c94:	eeb0 0a67 	vmov.f32	s0, s15
 8003c98:	f00d fdb6 	bl	8011808 <fmaxf>
 8003c9c:	eef0 7a40 	vmov.f32	s15, s0
 8003ca0:	4b82      	ldr	r3, [pc, #520]	; (8003eac <process_user_input+0x3a4>)
 8003ca2:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 8003ca6:	4b81      	ldr	r3, [pc, #516]	; (8003eac <process_user_input+0x3a4>)
 8003ca8:	699b      	ldr	r3, [r3, #24]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fc fc74 	bl	8000598 <__aeabi_f2d>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4885      	ldr	r0, [pc, #532]	; (8003ecc <process_user_input+0x3c4>)
 8003cb6:	f00a f8f3 	bl	800dea0 <iprintf>
			 break;
 8003cba:	e19c      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 't':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	3304      	adds	r3, #4
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f009 fc3e 	bl	800d542 <atoi>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	4a7a      	ldr	r2, [pc, #488]	; (8003eb4 <process_user_input+0x3ac>)
 8003cca:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 8003ccc:	4b79      	ldr	r3, [pc, #484]	; (8003eb4 <process_user_input+0x3ac>)
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	487f      	ldr	r0, [pc, #508]	; (8003ed0 <process_user_input+0x3c8>)
 8003cd4:	f00a f8e4 	bl	800dea0 <iprintf>
			 break;
 8003cd8:	e18d      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'h':
			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f009 fc2c 	bl	800d53c <atof>
 8003ce4:	ec53 2b10 	vmov	r2, r3, d0
 8003ce8:	4610      	mov	r0, r2
 8003cea:	4619      	mov	r1, r3
 8003cec:	f7fc ffa4 	bl	8000c38 <__aeabi_d2f>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	eddf 0a78 	vldr	s1, [pc, #480]	; 8003ed4 <process_user_input+0x3cc>
 8003cf6:	ee00 3a10 	vmov	s0, r3
 8003cfa:	f00d fda0 	bl	801183e <fminf>
 8003cfe:	eef0 7a40 	vmov.f32	s15, s0
 8003d02:	eddf 0a7d 	vldr	s1, [pc, #500]	; 8003ef8 <process_user_input+0x3f0>
 8003d06:	eeb0 0a67 	vmov.f32	s0, s15
 8003d0a:	f00d fd7d 	bl	8011808 <fmaxf>
 8003d0e:	eef0 7a40 	vmov.f32	s15, s0
 8003d12:	4b66      	ldr	r3, [pc, #408]	; (8003eac <process_user_input+0x3a4>)
 8003d14:	edc3 7a08 	vstr	s15, [r3, #32]
			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
 8003d18:	4b64      	ldr	r3, [pc, #400]	; (8003eac <process_user_input+0x3a4>)
 8003d1a:	6a1b      	ldr	r3, [r3, #32]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fc fc3b 	bl	8000598 <__aeabi_f2d>
 8003d22:	4602      	mov	r2, r0
 8003d24:	460b      	mov	r3, r1
 8003d26:	486c      	ldr	r0, [pc, #432]	; (8003ed8 <process_user_input+0x3d0>)
 8003d28:	f00a f8ba 	bl	800dea0 <iprintf>
			 break;
 8003d2c:	e163      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	3304      	adds	r3, #4
 8003d32:	4618      	mov	r0, r3
 8003d34:	f009 fc02 	bl	800d53c <atof>
 8003d38:	ec53 2b10 	vmov	r2, r3, d0
 8003d3c:	4610      	mov	r0, r2
 8003d3e:	4619      	mov	r1, r3
 8003d40:	f7fc ff7a 	bl	8000c38 <__aeabi_d2f>
 8003d44:	4603      	mov	r3, r0
 8003d46:	eddf 0a5e 	vldr	s1, [pc, #376]	; 8003ec0 <process_user_input+0x3b8>
 8003d4a:	ee00 3a10 	vmov	s0, r3
 8003d4e:	f00d fd76 	bl	801183e <fminf>
 8003d52:	eef0 7a40 	vmov.f32	s15, s0
 8003d56:	eddf 0a68 	vldr	s1, [pc, #416]	; 8003ef8 <process_user_input+0x3f0>
 8003d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003d5e:	f00d fd53 	bl	8011808 <fmaxf>
 8003d62:	eef0 7a40 	vmov.f32	s15, s0
 8003d66:	4b51      	ldr	r3, [pc, #324]	; (8003eac <process_user_input+0x3a4>)
 8003d68:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 8003d6c:	4b4f      	ldr	r3, [pc, #316]	; (8003eac <process_user_input+0x3a4>)
 8003d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fc fc11 	bl	8000598 <__aeabi_f2d>
 8003d76:	4602      	mov	r2, r0
 8003d78:	460b      	mov	r3, r1
 8003d7a:	4858      	ldr	r0, [pc, #352]	; (8003edc <process_user_input+0x3d4>)
 8003d7c:	f00a f890 	bl	800dea0 <iprintf>
			 break;
 8003d80:	e139      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3304      	adds	r3, #4
 8003d86:	4618      	mov	r0, r3
 8003d88:	f009 fbd8 	bl	800d53c <atof>
 8003d8c:	ec53 2b10 	vmov	r2, r3, d0
 8003d90:	4610      	mov	r0, r2
 8003d92:	4619      	mov	r1, r3
 8003d94:	f7fc ff50 	bl	8000c38 <__aeabi_d2f>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8003d9e:	ee00 3a10 	vmov	s0, r3
 8003da2:	f00d fd4c 	bl	801183e <fminf>
 8003da6:	eef0 7a40 	vmov.f32	s15, s0
 8003daa:	eddf 0a53 	vldr	s1, [pc, #332]	; 8003ef8 <process_user_input+0x3f0>
 8003dae:	eeb0 0a67 	vmov.f32	s0, s15
 8003db2:	f00d fd29 	bl	8011808 <fmaxf>
 8003db6:	eef0 7a40 	vmov.f32	s15, s0
 8003dba:	4b3c      	ldr	r3, [pc, #240]	; (8003eac <process_user_input+0x3a4>)
 8003dbc:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 8003dc0:	4b3a      	ldr	r3, [pc, #232]	; (8003eac <process_user_input+0x3a4>)
 8003dc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7fc fbe7 	bl	8000598 <__aeabi_f2d>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	4844      	ldr	r0, [pc, #272]	; (8003ee0 <process_user_input+0x3d8>)
 8003dd0:	f00a f866 	bl	800dea0 <iprintf>
			 break;
 8003dd4:	e10f      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f009 fbae 	bl	800d53c <atof>
 8003de0:	ec53 2b10 	vmov	r2, r3, d0
 8003de4:	4610      	mov	r0, r2
 8003de6:	4619      	mov	r1, r3
 8003de8:	f7fc ff26 	bl	8000c38 <__aeabi_d2f>
 8003dec:	4603      	mov	r3, r0
 8003dee:	eddf 0a3d 	vldr	s1, [pc, #244]	; 8003ee4 <process_user_input+0x3dc>
 8003df2:	ee00 3a10 	vmov	s0, r3
 8003df6:	f00d fd07 	bl	8011808 <fmaxf>
 8003dfa:	eef0 7a40 	vmov.f32	s15, s0
 8003dfe:	4b2b      	ldr	r3, [pc, #172]	; (8003eac <process_user_input+0x3a4>)
 8003e00:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 8003e04:	4b29      	ldr	r3, [pc, #164]	; (8003eac <process_user_input+0x3a4>)
 8003e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e08:	4618      	mov	r0, r3
 8003e0a:	f7fc fbc5 	bl	8000598 <__aeabi_f2d>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	460b      	mov	r3, r1
 8003e12:	4835      	ldr	r0, [pc, #212]	; (8003ee8 <process_user_input+0x3e0>)
 8003e14:	f00a f844 	bl	800dea0 <iprintf>
			 break;
 8003e18:	e0ed      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'k':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3304      	adds	r3, #4
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f009 fb8c 	bl	800d53c <atof>
 8003e24:	ec53 2b10 	vmov	r2, r3, d0
 8003e28:	4610      	mov	r0, r2
 8003e2a:	4619      	mov	r1, r3
 8003e2c:	f7fc ff04 	bl	8000c38 <__aeabi_d2f>
 8003e30:	4603      	mov	r3, r0
 8003e32:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8003eec <process_user_input+0x3e4>
 8003e36:	ee00 3a10 	vmov	s0, r3
 8003e3a:	f00d fce5 	bl	8011808 <fmaxf>
 8003e3e:	eef0 7a40 	vmov.f32	s15, s0
 8003e42:	4b1a      	ldr	r3, [pc, #104]	; (8003eac <process_user_input+0x3a4>)
 8003e44:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8003e48:	4b18      	ldr	r3, [pc, #96]	; (8003eac <process_user_input+0x3a4>)
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fc fba3 	bl	8000598 <__aeabi_f2d>
 8003e52:	4602      	mov	r2, r0
 8003e54:	460b      	mov	r3, r1
 8003e56:	4826      	ldr	r0, [pc, #152]	; (8003ef0 <process_user_input+0x3e8>)
 8003e58:	f00a f822 	bl	800dea0 <iprintf>
			 break;
 8003e5c:	e0cb      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'x':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	3304      	adds	r3, #4
 8003e62:	4618      	mov	r0, r3
 8003e64:	f009 fb6a 	bl	800d53c <atof>
 8003e68:	ec53 2b10 	vmov	r2, r3, d0
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	4619      	mov	r1, r3
 8003e70:	f7fc fee2 	bl	8000c38 <__aeabi_d2f>
 8003e74:	4603      	mov	r3, r0
 8003e76:	eddf 0a20 	vldr	s1, [pc, #128]	; 8003ef8 <process_user_input+0x3f0>
 8003e7a:	ee00 3a10 	vmov	s0, r3
 8003e7e:	f00d fcc3 	bl	8011808 <fmaxf>
 8003e82:	eef0 7a40 	vmov.f32	s15, s0
 8003e86:	4b09      	ldr	r3, [pc, #36]	; (8003eac <process_user_input+0x3a4>)
 8003e88:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 8003e8c:	4b07      	ldr	r3, [pc, #28]	; (8003eac <process_user_input+0x3a4>)
 8003e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7fc fb81 	bl	8000598 <__aeabi_f2d>
 8003e96:	4602      	mov	r2, r0
 8003e98:	460b      	mov	r3, r1
 8003e9a:	4816      	ldr	r0, [pc, #88]	; (8003ef4 <process_user_input+0x3ec>)
 8003e9c:	f00a f800 	bl	800dea0 <iprintf>
			 break;
 8003ea0:	e0a9      	b.n	8003ff6 <process_user_input+0x4ee>
 8003ea2:	bf00      	nop
 8003ea4:	44fa0000 	.word	0x44fa0000
 8003ea8:	42c80000 	.word	0x42c80000
 8003eac:	20000684 	.word	0x20000684
 8003eb0:	080123f0 	.word	0x080123f0
 8003eb4:	20008f34 	.word	0x20008f34
 8003eb8:	08012404 	.word	0x08012404
 8003ebc:	08012418 	.word	0x08012418
 8003ec0:	42200000 	.word	0x42200000
 8003ec4:	08012430 	.word	0x08012430
 8003ec8:	42040000 	.word	0x42040000
 8003ecc:	08012444 	.word	0x08012444
 8003ed0:	0801245c 	.word	0x0801245c
 8003ed4:	43160000 	.word	0x43160000
 8003ed8:	08012474 	.word	0x08012474
 8003edc:	0801248c 	.word	0x0801248c
 8003ee0:	080124a4 	.word	0x080124a4
 8003ee4:	3a83126f 	.word	0x3a83126f
 8003ee8:	080124b8 	.word	0x080124b8
 8003eec:	38d1b717 	.word	0x38d1b717
 8003ef0:	080124c8 	.word	0x080124c8
 8003ef4:	080124d8 	.word	0x080124d8
 8003ef8:	00000000 	.word	0x00000000
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	4618      	mov	r0, r3
 8003f02:	f009 fb1b 	bl	800d53c <atof>
 8003f06:	ec53 2b10 	vmov	r2, r3, d0
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	4619      	mov	r1, r3
 8003f0e:	f7fc fe93 	bl	8000c38 <__aeabi_d2f>
 8003f12:	4603      	mov	r3, r0
 8003f14:	ed5f 0a08 	vldr	s1, [pc, #-32]	; 8003ef8 <process_user_input+0x3f0>
 8003f18:	ee00 3a10 	vmov	s0, r3
 8003f1c:	f00d fc74 	bl	8011808 <fmaxf>
 8003f20:	eef0 7a40 	vmov.f32	s15, s0
 8003f24:	4b3f      	ldr	r3, [pc, #252]	; (8004024 <process_user_input+0x51c>)
 8003f26:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8003f2a:	4b3e      	ldr	r3, [pc, #248]	; (8004024 <process_user_input+0x51c>)
 8003f2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fc fb32 	bl	8000598 <__aeabi_f2d>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	483b      	ldr	r0, [pc, #236]	; (8004028 <process_user_input+0x520>)
 8003f3a:	f009 ffb1 	bl	800dea0 <iprintf>
			 break;
 8003f3e:	e05a      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3304      	adds	r3, #4
 8003f44:	4618      	mov	r0, r3
 8003f46:	f009 faf9 	bl	800d53c <atof>
 8003f4a:	ec53 2b10 	vmov	r2, r3, d0
 8003f4e:	4610      	mov	r0, r2
 8003f50:	4619      	mov	r1, r3
 8003f52:	f7fc fe71 	bl	8000c38 <__aeabi_d2f>
 8003f56:	4603      	mov	r3, r0
 8003f58:	eddf 0a34 	vldr	s1, [pc, #208]	; 800402c <process_user_input+0x524>
 8003f5c:	ee00 3a10 	vmov	s0, r3
 8003f60:	f00d fc52 	bl	8011808 <fmaxf>
 8003f64:	eef0 7a40 	vmov.f32	s15, s0
 8003f68:	4b2e      	ldr	r3, [pc, #184]	; (8004024 <process_user_input+0x51c>)
 8003f6a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = -P_MAX;
 8003f6e:	4b2d      	ldr	r3, [pc, #180]	; (8004024 <process_user_input+0x51c>)
 8003f70:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003f74:	eef1 7a67 	vneg.f32	s15, s15
 8003f78:	4b2a      	ldr	r3, [pc, #168]	; (8004024 <process_user_input+0x51c>)
 8003f7a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 8003f7e:	4b29      	ldr	r3, [pc, #164]	; (8004024 <process_user_input+0x51c>)
 8003f80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fc fb08 	bl	8000598 <__aeabi_f2d>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4828      	ldr	r0, [pc, #160]	; (8004030 <process_user_input+0x528>)
 8003f8e:	f009 ff87 	bl	800dea0 <iprintf>
			 break;
 8003f92:	e030      	b.n	8003ff6 <process_user_input+0x4ee>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3304      	adds	r3, #4
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f009 facf 	bl	800d53c <atof>
 8003f9e:	ec53 2b10 	vmov	r2, r3, d0
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	f7fc fe47 	bl	8000c38 <__aeabi_d2f>
 8003faa:	4603      	mov	r3, r0
 8003fac:	eddf 0a1f 	vldr	s1, [pc, #124]	; 800402c <process_user_input+0x524>
 8003fb0:	ee00 3a10 	vmov	s0, r3
 8003fb4:	f00d fc28 	bl	8011808 <fmaxf>
 8003fb8:	eef0 7a40 	vmov.f32	s15, s0
 8003fbc:	4b19      	ldr	r3, [pc, #100]	; (8004024 <process_user_input+0x51c>)
 8003fbe:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 8003fc2:	4b18      	ldr	r3, [pc, #96]	; (8004024 <process_user_input+0x51c>)
 8003fc4:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8003fc8:	eef1 7a67 	vneg.f32	s15, s15
 8003fcc:	4b15      	ldr	r3, [pc, #84]	; (8004024 <process_user_input+0x51c>)
 8003fce:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 8003fd2:	4b14      	ldr	r3, [pc, #80]	; (8004024 <process_user_input+0x51c>)
 8003fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fc fade 	bl	8000598 <__aeabi_f2d>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4814      	ldr	r0, [pc, #80]	; (8004034 <process_user_input+0x52c>)
 8003fe2:	f009 ff5d 	bl	800dea0 <iprintf>
			 break;
 8003fe6:	e006      	b.n	8003ff6 <process_user_input+0x4ee>
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	3304      	adds	r3, #4
 8003fec:	4619      	mov	r1, r3
 8003fee:	4812      	ldr	r0, [pc, #72]	; (8004038 <process_user_input+0x530>)
 8003ff0:	f009 ff56 	bl	800dea0 <iprintf>
			 break;
 8003ff4:	bf00      	nop
	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
	 preference_writer_flush(&prefs);
	 preference_writer_close(&prefs);
	 preference_writer_load(prefs);
	 */
	 save_to_flash();
 8003ff6:	f7fe f987 	bl	8002308 <save_to_flash>
	 load_from_flash();
 8003ffa:	f7fe f8dd 	bl	80021b8 <load_from_flash>
	 enter_setup_state();
 8003ffe:	f7ff fc0f 	bl	8003820 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	3304      	adds	r3, #4
 8004012:	2208      	movs	r2, #8
 8004014:	2100      	movs	r1, #0
 8004016:	4618      	mov	r0, r3
 8004018:	f009 fad0 	bl	800d5bc <memset>
 }
 800401c:	bf00      	nop
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000684 	.word	0x20000684
 8004028:	080124ec 	.word	0x080124ec
 800402c:	00000000 	.word	0x00000000
 8004030:	08012500 	.word	0x08012500
 8004034:	08012514 	.word	0x08012514
 8004038:	08012528 	.word	0x08012528

0800403c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b08a      	sub	sp, #40	; 0x28
 8004040:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004042:	f107 0314 	add.w	r3, r7, #20
 8004046:	2200      	movs	r2, #0
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	605a      	str	r2, [r3, #4]
 800404c:	609a      	str	r2, [r3, #8]
 800404e:	60da      	str	r2, [r3, #12]
 8004050:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004052:	4b39      	ldr	r3, [pc, #228]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004056:	4a38      	ldr	r2, [pc, #224]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004058:	f043 0320 	orr.w	r3, r3, #32
 800405c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800405e:	4b36      	ldr	r3, [pc, #216]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004062:	f003 0320 	and.w	r3, r3, #32
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800406a:	4b33      	ldr	r3, [pc, #204]	; (8004138 <MX_GPIO_Init+0xfc>)
 800406c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800406e:	4a32      	ldr	r2, [pc, #200]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004070:	f043 0304 	orr.w	r3, r3, #4
 8004074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004076:	4b30      	ldr	r3, [pc, #192]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	60fb      	str	r3, [r7, #12]
 8004080:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004082:	4b2d      	ldr	r3, [pc, #180]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004086:	4a2c      	ldr	r2, [pc, #176]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004088:	f043 0301 	orr.w	r3, r3, #1
 800408c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800408e:	4b2a      	ldr	r3, [pc, #168]	; (8004138 <MX_GPIO_Init+0xfc>)
 8004090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	60bb      	str	r3, [r7, #8]
 8004098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800409a:	4b27      	ldr	r3, [pc, #156]	; (8004138 <MX_GPIO_Init+0xfc>)
 800409c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409e:	4a26      	ldr	r2, [pc, #152]	; (8004138 <MX_GPIO_Init+0xfc>)
 80040a0:	f043 0302 	orr.w	r3, r3, #2
 80040a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80040a6:	4b24      	ldr	r3, [pc, #144]	; (8004138 <MX_GPIO_Init+0xfc>)
 80040a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	607b      	str	r3, [r7, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80040b2:	2200      	movs	r2, #0
 80040b4:	210c      	movs	r1, #12
 80040b6:	4821      	ldr	r0, [pc, #132]	; (800413c <MX_GPIO_Init+0x100>)
 80040b8:	f004 fcc6 	bl	8008a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 80040bc:	2200      	movs	r2, #0
 80040be:	f648 0110 	movw	r1, #34832	; 0x8810
 80040c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040c6:	f004 fcbf 	bl	8008a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 80040ca:	2200      	movs	r2, #0
 80040cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80040d0:	481b      	ldr	r0, [pc, #108]	; (8004140 <MX_GPIO_Init+0x104>)
 80040d2:	f004 fcb9 	bl	8008a48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80040d6:	230c      	movs	r3, #12
 80040d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040da:	2301      	movs	r3, #1
 80040dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040de:	2300      	movs	r3, #0
 80040e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040e2:	2300      	movs	r3, #0
 80040e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040e6:	f107 0314 	add.w	r3, r7, #20
 80040ea:	4619      	mov	r1, r3
 80040ec:	4813      	ldr	r0, [pc, #76]	; (800413c <MX_GPIO_Init+0x100>)
 80040ee:	f004 fb29 	bl	8008744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 80040f2:	f648 0310 	movw	r3, #34832	; 0x8810
 80040f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80040f8:	2301      	movs	r3, #1
 80040fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004100:	2300      	movs	r3, #0
 8004102:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004104:	f107 0314 	add.w	r3, r7, #20
 8004108:	4619      	mov	r1, r3
 800410a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800410e:	f004 fb19 	bl	8008744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004112:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004116:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004118:	2301      	movs	r3, #1
 800411a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800411c:	2300      	movs	r3, #0
 800411e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004120:	2300      	movs	r3, #0
 8004122:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004124:	f107 0314 	add.w	r3, r7, #20
 8004128:	4619      	mov	r1, r3
 800412a:	4805      	ldr	r0, [pc, #20]	; (8004140 <MX_GPIO_Init+0x104>)
 800412c:	f004 fb0a 	bl	8008744 <HAL_GPIO_Init>

}
 8004130:	bf00      	nop
 8004132:	3728      	adds	r7, #40	; 0x28
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	40021000 	.word	0x40021000
 800413c:	48000800 	.word	0x48000800
 8004140:	48000400 	.word	0x48000400

08004144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	4603      	mov	r3, r0
 800414c:	6039      	str	r1, [r7, #0]
 800414e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004150:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004154:	2b00      	cmp	r3, #0
 8004156:	db0a      	blt.n	800416e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	b2da      	uxtb	r2, r3
 800415c:	490c      	ldr	r1, [pc, #48]	; (8004190 <__NVIC_SetPriority+0x4c>)
 800415e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004162:	0112      	lsls	r2, r2, #4
 8004164:	b2d2      	uxtb	r2, r2
 8004166:	440b      	add	r3, r1
 8004168:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800416c:	e00a      	b.n	8004184 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	b2da      	uxtb	r2, r3
 8004172:	4908      	ldr	r1, [pc, #32]	; (8004194 <__NVIC_SetPriority+0x50>)
 8004174:	79fb      	ldrb	r3, [r7, #7]
 8004176:	f003 030f 	and.w	r3, r3, #15
 800417a:	3b04      	subs	r3, #4
 800417c:	0112      	lsls	r2, r2, #4
 800417e:	b2d2      	uxtb	r2, r2
 8004180:	440b      	add	r3, r1
 8004182:	761a      	strb	r2, [r3, #24]
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	e000e100 	.word	0xe000e100
 8004194:	e000ed00 	.word	0xe000ed00

08004198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b08a      	sub	sp, #40	; 0x28
 800419c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800419e:	f001 fbea 	bl	8005976 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041a2:	f000 fadd 	bl	8004760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80041a6:	f7ff ff49 	bl	800403c <MX_GPIO_Init>
  MX_ADC1_Init();
 80041aa:	f7fc ff47 	bl	800103c <MX_ADC1_Init>
  MX_FDCAN2_Init();
 80041ae:	f7fd fe63 	bl	8001e78 <MX_FDCAN2_Init>
  MX_SPI1_Init();
 80041b2:	f000 fe9b 	bl	8004eec <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80041b6:	f001 fafb 	bl	80057b0 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80041ba:	f000 fed5 	bl	8004f68 <MX_SPI3_Init>
  MX_TIM1_Init();
 80041be:	f001 f9d1 	bl	8005564 <MX_TIM1_Init>
  MX_ADC2_Init();
 80041c2:	f7fc ffb3 	bl	800112c <MX_ADC2_Init>
  MX_ADC3_Init();
 80041c6:	f7fd f817 	bl	80011f8 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */


  /* Load settings from flash */
    load_from_flash();
 80041ca:	f7fd fff5 	bl	80021b8 <load_from_flash>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1){E_ZERO = 0;}
 80041ce:	4bba      	ldr	r3, [pc, #744]	; (80044b8 <main+0x320>)
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d6:	d102      	bne.n	80041de <main+0x46>
 80041d8:	4bb7      	ldr	r3, [pc, #732]	; (80044b8 <main+0x320>)
 80041da:	2200      	movs	r2, #0
 80041dc:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1){M_ZERO = 0;}
 80041de:	4bb6      	ldr	r3, [pc, #728]	; (80044b8 <main+0x320>)
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e6:	d102      	bne.n	80041ee <main+0x56>
 80041e8:	4bb3      	ldr	r3, [pc, #716]	; (80044b8 <main+0x320>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	611a      	str	r2, [r3, #16]
  if(isnan(I_BW) || I_BW==-1){I_BW = 1000;}
 80041ee:	4bb3      	ldr	r3, [pc, #716]	; (80044bc <main+0x324>)
 80041f0:	edd3 7a02 	vldr	s15, [r3, #8]
 80041f4:	eef4 7a67 	vcmp.f32	s15, s15
 80041f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041fc:	d609      	bvs.n	8004212 <main+0x7a>
 80041fe:	4baf      	ldr	r3, [pc, #700]	; (80044bc <main+0x324>)
 8004200:	edd3 7a02 	vldr	s15, [r3, #8]
 8004204:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004208:	eef4 7a47 	vcmp.f32	s15, s14
 800420c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004210:	d102      	bne.n	8004218 <main+0x80>
 8004212:	4baa      	ldr	r3, [pc, #680]	; (80044bc <main+0x324>)
 8004214:	4aaa      	ldr	r2, [pc, #680]	; (80044c0 <main+0x328>)
 8004216:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1){I_MAX=40;}
 8004218:	4ba8      	ldr	r3, [pc, #672]	; (80044bc <main+0x324>)
 800421a:	edd3 7a03 	vldr	s15, [r3, #12]
 800421e:	eef4 7a67 	vcmp.f32	s15, s15
 8004222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004226:	d609      	bvs.n	800423c <main+0xa4>
 8004228:	4ba4      	ldr	r3, [pc, #656]	; (80044bc <main+0x324>)
 800422a:	edd3 7a03 	vldr	s15, [r3, #12]
 800422e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004232:	eef4 7a47 	vcmp.f32	s15, s14
 8004236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800423a:	d102      	bne.n	8004242 <main+0xaa>
 800423c:	4b9f      	ldr	r3, [pc, #636]	; (80044bc <main+0x324>)
 800423e:	4aa1      	ldr	r2, [pc, #644]	; (80044c4 <main+0x32c>)
 8004240:	60da      	str	r2, [r3, #12]
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1){I_FW_MAX=0;}
 8004242:	4b9e      	ldr	r3, [pc, #632]	; (80044bc <main+0x324>)
 8004244:	edd3 7a06 	vldr	s15, [r3, #24]
 8004248:	eef4 7a67 	vcmp.f32	s15, s15
 800424c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004250:	d609      	bvs.n	8004266 <main+0xce>
 8004252:	4b9a      	ldr	r3, [pc, #616]	; (80044bc <main+0x324>)
 8004254:	edd3 7a06 	vldr	s15, [r3, #24]
 8004258:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800425c:	eef4 7a47 	vcmp.f32	s15, s14
 8004260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004264:	d103      	bne.n	800426e <main+0xd6>
 8004266:	4b95      	ldr	r3, [pc, #596]	; (80044bc <main+0x324>)
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	619a      	str	r2, [r3, #24]
  if(CAN_ID==-1){CAN_ID = 1;}
 800426e:	4b92      	ldr	r3, [pc, #584]	; (80044b8 <main+0x320>)
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004276:	d102      	bne.n	800427e <main+0xe6>
 8004278:	4b8f      	ldr	r3, [pc, #572]	; (80044b8 <main+0x320>)
 800427a:	2201      	movs	r2, #1
 800427c:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1){CAN_MASTER = 0;}
 800427e:	4b8e      	ldr	r3, [pc, #568]	; (80044b8 <main+0x320>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004286:	d102      	bne.n	800428e <main+0xf6>
 8004288:	4b8b      	ldr	r3, [pc, #556]	; (80044b8 <main+0x320>)
 800428a:	2200      	movs	r2, #0
 800428c:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1){CAN_TIMEOUT = 1000;}
 800428e:	4b8a      	ldr	r3, [pc, #552]	; (80044b8 <main+0x320>)
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d103      	bne.n	80042a0 <main+0x108>
 8004298:	4b87      	ldr	r3, [pc, #540]	; (80044b8 <main+0x320>)
 800429a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800429e:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1){R_NOMINAL = 0.0f;}
 80042a0:	4b86      	ldr	r3, [pc, #536]	; (80044bc <main+0x324>)
 80042a2:	edd3 7a07 	vldr	s15, [r3, #28]
 80042a6:	eef4 7a67 	vcmp.f32	s15, s15
 80042aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ae:	d609      	bvs.n	80042c4 <main+0x12c>
 80042b0:	4b82      	ldr	r3, [pc, #520]	; (80044bc <main+0x324>)
 80042b2:	edd3 7a07 	vldr	s15, [r3, #28]
 80042b6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042ba:	eef4 7a47 	vcmp.f32	s15, s14
 80042be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c2:	d103      	bne.n	80042cc <main+0x134>
 80042c4:	4b7d      	ldr	r3, [pc, #500]	; (80044bc <main+0x324>)
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1){TEMP_MAX = 125.0f;}
 80042cc:	4b7b      	ldr	r3, [pc, #492]	; (80044bc <main+0x324>)
 80042ce:	edd3 7a08 	vldr	s15, [r3, #32]
 80042d2:	eef4 7a67 	vcmp.f32	s15, s15
 80042d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042da:	d609      	bvs.n	80042f0 <main+0x158>
 80042dc:	4b77      	ldr	r3, [pc, #476]	; (80044bc <main+0x324>)
 80042de:	edd3 7a08 	vldr	s15, [r3, #32]
 80042e2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80042e6:	eef4 7a47 	vcmp.f32	s15, s14
 80042ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042ee:	d102      	bne.n	80042f6 <main+0x15e>
 80042f0:	4b72      	ldr	r3, [pc, #456]	; (80044bc <main+0x324>)
 80042f2:	4a75      	ldr	r2, [pc, #468]	; (80044c8 <main+0x330>)
 80042f4:	621a      	str	r2, [r3, #32]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1){I_MAX_CONT = 14.0f;}
 80042f6:	4b71      	ldr	r3, [pc, #452]	; (80044bc <main+0x324>)
 80042f8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80042fc:	eef4 7a67 	vcmp.f32	s15, s15
 8004300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004304:	d609      	bvs.n	800431a <main+0x182>
 8004306:	4b6d      	ldr	r3, [pc, #436]	; (80044bc <main+0x324>)
 8004308:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800430c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004310:	eef4 7a47 	vcmp.f32	s15, s14
 8004314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004318:	d102      	bne.n	8004320 <main+0x188>
 800431a:	4b68      	ldr	r3, [pc, #416]	; (80044bc <main+0x324>)
 800431c:	4a6b      	ldr	r2, [pc, #428]	; (80044cc <main+0x334>)
 800431e:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL)||I_CAL==-1){I_CAL = 5.0f;}
 8004320:	4b66      	ldr	r3, [pc, #408]	; (80044bc <main+0x324>)
 8004322:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004326:	eef4 7a67 	vcmp.f32	s15, s15
 800432a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432e:	d609      	bvs.n	8004344 <main+0x1ac>
 8004330:	4b62      	ldr	r3, [pc, #392]	; (80044bc <main+0x324>)
 8004332:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004336:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800433a:	eef4 7a47 	vcmp.f32	s15, s14
 800433e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004342:	d102      	bne.n	800434a <main+0x1b2>
 8004344:	4b5d      	ldr	r3, [pc, #372]	; (80044bc <main+0x324>)
 8004346:	4a62      	ldr	r2, [pc, #392]	; (80044d0 <main+0x338>)
 8004348:	649a      	str	r2, [r3, #72]	; 0x48
  if(isnan(PPAIRS) || PPAIRS==-1){PPAIRS = 21.0f;}
 800434a:	4b5c      	ldr	r3, [pc, #368]	; (80044bc <main+0x324>)
 800434c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004350:	eef4 7a67 	vcmp.f32	s15, s15
 8004354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004358:	d609      	bvs.n	800436e <main+0x1d6>
 800435a:	4b58      	ldr	r3, [pc, #352]	; (80044bc <main+0x324>)
 800435c:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004360:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004364:	eef4 7a47 	vcmp.f32	s15, s14
 8004368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436c:	d102      	bne.n	8004374 <main+0x1dc>
 800436e:	4b53      	ldr	r3, [pc, #332]	; (80044bc <main+0x324>)
 8004370:	4a58      	ldr	r2, [pc, #352]	; (80044d4 <main+0x33c>)
 8004372:	629a      	str	r2, [r3, #40]	; 0x28
  if(isnan(GR) || GR==-1){GR = 1.0f;}
 8004374:	4b51      	ldr	r3, [pc, #324]	; (80044bc <main+0x324>)
 8004376:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800437a:	eef4 7a67 	vcmp.f32	s15, s15
 800437e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004382:	d609      	bvs.n	8004398 <main+0x200>
 8004384:	4b4d      	ldr	r3, [pc, #308]	; (80044bc <main+0x324>)
 8004386:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800438a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800438e:	eef4 7a47 	vcmp.f32	s15, s14
 8004392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004396:	d103      	bne.n	80043a0 <main+0x208>
 8004398:	4b48      	ldr	r3, [pc, #288]	; (80044bc <main+0x324>)
 800439a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800439e:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1){KT = 1.0f;}
 80043a0:	4b46      	ldr	r3, [pc, #280]	; (80044bc <main+0x324>)
 80043a2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80043a6:	eef4 7a67 	vcmp.f32	s15, s15
 80043aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ae:	d609      	bvs.n	80043c4 <main+0x22c>
 80043b0:	4b42      	ldr	r3, [pc, #264]	; (80044bc <main+0x324>)
 80043b2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 80043b6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80043ba:	eef4 7a47 	vcmp.f32	s15, s14
 80043be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c2:	d103      	bne.n	80043cc <main+0x234>
 80043c4:	4b3d      	ldr	r3, [pc, #244]	; (80044bc <main+0x324>)
 80043c6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80043ca:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(KP_MAX) || KP_MAX==-1){KP_MAX = 500.0f;}
 80043cc:	4b3b      	ldr	r3, [pc, #236]	; (80044bc <main+0x324>)
 80043ce:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80043d2:	eef4 7a67 	vcmp.f32	s15, s15
 80043d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043da:	d609      	bvs.n	80043f0 <main+0x258>
 80043dc:	4b37      	ldr	r3, [pc, #220]	; (80044bc <main+0x324>)
 80043de:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80043e2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80043e6:	eef4 7a47 	vcmp.f32	s15, s14
 80043ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ee:	d102      	bne.n	80043f6 <main+0x25e>
 80043f0:	4b32      	ldr	r3, [pc, #200]	; (80044bc <main+0x324>)
 80043f2:	4a39      	ldr	r2, [pc, #228]	; (80044d8 <main+0x340>)
 80043f4:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KD_MAX) || KD_MAX==-1){KD_MAX = 5.0f;}
 80043f6:	4b31      	ldr	r3, [pc, #196]	; (80044bc <main+0x324>)
 80043f8:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80043fc:	eef4 7a67 	vcmp.f32	s15, s15
 8004400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004404:	d609      	bvs.n	800441a <main+0x282>
 8004406:	4b2d      	ldr	r3, [pc, #180]	; (80044bc <main+0x324>)
 8004408:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800440c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004410:	eef4 7a47 	vcmp.f32	s15, s14
 8004414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004418:	d102      	bne.n	8004420 <main+0x288>
 800441a:	4b28      	ldr	r3, [pc, #160]	; (80044bc <main+0x324>)
 800441c:	4a2c      	ldr	r2, [pc, #176]	; (80044d0 <main+0x338>)
 800441e:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(P_MAX)){P_MAX = 12.5f;}
 8004420:	4b26      	ldr	r3, [pc, #152]	; (80044bc <main+0x324>)
 8004422:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004426:	eef4 7a67 	vcmp.f32	s15, s15
 800442a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800442e:	d702      	bvc.n	8004436 <main+0x29e>
 8004430:	4b22      	ldr	r3, [pc, #136]	; (80044bc <main+0x324>)
 8004432:	4a2a      	ldr	r2, [pc, #168]	; (80044dc <main+0x344>)
 8004434:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN)){P_MIN = -12.5f;}
 8004436:	4b21      	ldr	r3, [pc, #132]	; (80044bc <main+0x324>)
 8004438:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800443c:	eef4 7a67 	vcmp.f32	s15, s15
 8004440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004444:	d702      	bvc.n	800444c <main+0x2b4>
 8004446:	4b1d      	ldr	r3, [pc, #116]	; (80044bc <main+0x324>)
 8004448:	4a25      	ldr	r2, [pc, #148]	; (80044e0 <main+0x348>)
 800444a:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX)){V_MAX = 65.0f;}
 800444c:	4b1b      	ldr	r3, [pc, #108]	; (80044bc <main+0x324>)
 800444e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004452:	eef4 7a67 	vcmp.f32	s15, s15
 8004456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800445a:	d702      	bvc.n	8004462 <main+0x2ca>
 800445c:	4b17      	ldr	r3, [pc, #92]	; (80044bc <main+0x324>)
 800445e:	4a21      	ldr	r2, [pc, #132]	; (80044e4 <main+0x34c>)
 8004460:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN)){V_MIN = -65.0f;}
 8004462:	4b16      	ldr	r3, [pc, #88]	; (80044bc <main+0x324>)
 8004464:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004468:	eef4 7a67 	vcmp.f32	s15, s15
 800446c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004470:	d702      	bvc.n	8004478 <main+0x2e0>
 8004472:	4b12      	ldr	r3, [pc, #72]	; (80044bc <main+0x324>)
 8004474:	4a1c      	ldr	r2, [pc, #112]	; (80044e8 <main+0x350>)
 8004476:	655a      	str	r2, [r3, #84]	; 0x54

  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
 8004478:	a30d      	add	r3, pc, #52	; (adr r3, 80044b0 <main+0x318>)
 800447a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447e:	481b      	ldr	r0, [pc, #108]	; (80044ec <main+0x354>)
 8004480:	f009 fd0e 	bl	800dea0 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 8004484:	481a      	ldr	r0, [pc, #104]	; (80044f0 <main+0x358>)
 8004486:	f7fe fb21 	bl	8002acc <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 800448a:	f44f 7224 	mov.w	r2, #656	; 0x290
 800448e:	2100      	movs	r1, #0
 8004490:	4818      	ldr	r0, [pc, #96]	; (80044f4 <main+0x35c>)
 8004492:	f009 f893 	bl	800d5bc <memset>

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8004496:	4b08      	ldr	r3, [pc, #32]	; (80044b8 <main+0x320>)
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	4a17      	ldr	r2, [pc, #92]	; (80044f8 <main+0x360>)
 800449c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  comm_encoder.e_zero = E_ZERO;
 80044a0:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <main+0x320>)
 80044a2:	695b      	ldr	r3, [r3, #20]
 80044a4:	4a14      	ldr	r2, [pc, #80]	; (80044f8 <main+0x360>)
 80044a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80044aa:	e027      	b.n	80044fc <main+0x364>
 80044ac:	f3af 8000 	nop.w
 80044b0:	c0000000 	.word	0xc0000000
 80044b4:	4000cccc 	.word	0x4000cccc
 80044b8:	20008f34 	.word	0x20008f34
 80044bc:	20000684 	.word	0x20000684
 80044c0:	447a0000 	.word	0x447a0000
 80044c4:	42200000 	.word	0x42200000
 80044c8:	42fa0000 	.word	0x42fa0000
 80044cc:	41600000 	.word	0x41600000
 80044d0:	40a00000 	.word	0x40a00000
 80044d4:	41a80000 	.word	0x41a80000
 80044d8:	43fa0000 	.word	0x43fa0000
 80044dc:	41480000 	.word	0x41480000
 80044e0:	c1480000 	.word	0xc1480000
 80044e4:	42820000 	.word	0x42820000
 80044e8:	c2820000 	.word	0xc2820000
 80044ec:	08012550 	.word	0x08012550
 80044f0:	20000784 	.word	0x20000784
 80044f4:	20008ca4 	.word	0x20008ca4
 80044f8:	200003e0 	.word	0x200003e0
  comm_encoder.ppairs = PPAIRS;
 80044fc:	4b87      	ldr	r3, [pc, #540]	; (800471c <main+0x584>)
 80044fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004500:	4a87      	ldr	r2, [pc, #540]	; (8004720 <main+0x588>)
 8004502:	6693      	str	r3, [r2, #104]	; 0x68
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 8004504:	2164      	movs	r1, #100	; 0x64
 8004506:	4886      	ldr	r0, [pc, #536]	; (8004720 <main+0x588>)
 8004508:	f000 fb00 	bl	8004b0c <ps_warmup>

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 800450c:	4b84      	ldr	r3, [pc, #528]	; (8004720 <main+0x588>)
 800450e:	4a85      	ldr	r2, [pc, #532]	; (8004724 <main+0x58c>)
 8004510:	338c      	adds	r3, #140	; 0x8c
 8004512:	f102 0118 	add.w	r1, r2, #24
 8004516:	f44f 7200 	mov.w	r2, #512	; 0x200
 800451a:	4618      	mov	r0, r3
 800451c:	f009 f840 	bl	800d5a0 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 8004520:	4881      	ldr	r0, [pc, #516]	; (8004728 <main+0x590>)
 8004522:	f001 fea9 	bl	8006278 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8004526:	4881      	ldr	r0, [pc, #516]	; (800472c <main+0x594>)
 8004528:	f001 fea6 	bl	8006278 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 800452c:	4880      	ldr	r0, [pc, #512]	; (8004730 <main+0x598>)
 800452e:	f001 fea3 	bl	8006278 <HAL_ADC_Start>

  /* DRV8323 setup */
  HAL_GPIO_WritePin(DRV_CS, GPIO_PIN_SET ); 	// CS high
 8004532:	2201      	movs	r2, #1
 8004534:	2110      	movs	r1, #16
 8004536:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800453a:	f004 fa85 	bl	8008a48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_SET );
 800453e:	2201      	movs	r2, #1
 8004540:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004544:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004548:	f004 fa7e 	bl	8008a48 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800454c:	2001      	movs	r0, #1
 800454e:	f001 fa83 	bl	8005a58 <HAL_Delay>
  //drv_calibrate(drv);



  HAL_Delay(1);
 8004552:	2001      	movs	r0, #1
 8004554:	f001 fa80 	bl	8005a58 <HAL_Delay>
  drv_write_DCR(drv, 0x0, DIS_GDF_EN, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 8004558:	4b76      	ldr	r3, [pc, #472]	; (8004734 <main+0x59c>)
 800455a:	2201      	movs	r2, #1
 800455c:	9206      	str	r2, [sp, #24]
 800455e:	2200      	movs	r2, #0
 8004560:	9205      	str	r2, [sp, #20]
 8004562:	2200      	movs	r2, #0
 8004564:	9204      	str	r2, [sp, #16]
 8004566:	2200      	movs	r2, #0
 8004568:	9203      	str	r2, [sp, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	9202      	str	r2, [sp, #8]
 800456e:	2201      	movs	r2, #1
 8004570:	9201      	str	r2, [sp, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	9200      	str	r2, [sp, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	2000      	movs	r0, #0
 800457a:	4610      	mov	r0, r2
 800457c:	889b      	ldrh	r3, [r3, #4]
 800457e:	2100      	movs	r1, #0
 8004580:	f363 010f 	bfi	r1, r3, #0, #16
 8004584:	2300      	movs	r3, #0
 8004586:	2200      	movs	r2, #0
 8004588:	f7fd fb8b 	bl	8001ca2 <drv_write_DCR>


  // REMOVE
  HAL_GPIO_WritePin(ENABLE_PIN, GPIO_PIN_RESET );
 800458c:	2200      	movs	r2, #0
 800458e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004592:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004596:	f004 fa57 	bl	8008a48 <HAL_GPIO_WritePin>


  uint16_t val = 9;
 800459a:	2309      	movs	r3, #9
 800459c:	80fb      	strh	r3, [r7, #6]
  uint16_t mask = 0x07FF;
 800459e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80045a2:	80bb      	strh	r3, [r7, #4]
	  HAL_Delay(1);
	  //val++;
  }
  */

  HAL_Delay(1);
 80045a4:	2001      	movs	r0, #1
 80045a6:	f001 fa57 	bl	8005a58 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x1, 0x1, 0x1, SEN_LVL_1_0);
 80045aa:	4b62      	ldr	r3, [pc, #392]	; (8004734 <main+0x59c>)
 80045ac:	2203      	movs	r2, #3
 80045ae:	9206      	str	r2, [sp, #24]
 80045b0:	2201      	movs	r2, #1
 80045b2:	9205      	str	r2, [sp, #20]
 80045b4:	2201      	movs	r2, #1
 80045b6:	9204      	str	r2, [sp, #16]
 80045b8:	2201      	movs	r2, #1
 80045ba:	9203      	str	r2, [sp, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	9202      	str	r2, [sp, #8]
 80045c0:	2203      	movs	r2, #3
 80045c2:	9201      	str	r2, [sp, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	9200      	str	r2, [sp, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	2000      	movs	r0, #0
 80045cc:	4610      	mov	r0, r2
 80045ce:	889b      	ldrh	r3, [r3, #4]
 80045d0:	2100      	movs	r1, #0
 80045d2:	f363 010f 	bfi	r1, r3, #0, #16
 80045d6:	2301      	movs	r3, #1
 80045d8:	2200      	movs	r2, #0
 80045da:	f7fd fbd7 	bl	8001d8c <drv_write_CSACR>
  HAL_Delay(1);
 80045de:	2001      	movs	r0, #1
 80045e0:	f001 fa3a 	bl	8005a58 <HAL_Delay>
  zero_current(&controller);
 80045e4:	4854      	ldr	r0, [pc, #336]	; (8004738 <main+0x5a0>)
 80045e6:	f7fe fa2d 	bl	8002a44 <zero_current>
  HAL_Delay(1);
 80045ea:	2001      	movs	r0, #1
 80045ec:	f001 fa34 	bl	8005a58 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x1, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 80045f0:	4b50      	ldr	r3, [pc, #320]	; (8004734 <main+0x59c>)
 80045f2:	2203      	movs	r2, #3
 80045f4:	9206      	str	r2, [sp, #24]
 80045f6:	2200      	movs	r2, #0
 80045f8:	9205      	str	r2, [sp, #20]
 80045fa:	2200      	movs	r2, #0
 80045fc:	9204      	str	r2, [sp, #16]
 80045fe:	2200      	movs	r2, #0
 8004600:	9203      	str	r2, [sp, #12]
 8004602:	2201      	movs	r2, #1
 8004604:	9202      	str	r2, [sp, #8]
 8004606:	2203      	movs	r2, #3
 8004608:	9201      	str	r2, [sp, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	9200      	str	r2, [sp, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	2000      	movs	r0, #0
 8004612:	4610      	mov	r0, r2
 8004614:	889b      	ldrh	r3, [r3, #4]
 8004616:	2100      	movs	r1, #0
 8004618:	f363 010f 	bfi	r1, r3, #0, #16
 800461c:	2301      	movs	r3, #1
 800461e:	2200      	movs	r2, #0
 8004620:	f7fd fbb4 	bl	8001d8c <drv_write_CSACR>
  HAL_Delay(1);
 8004624:	2001      	movs	r0, #1
 8004626:	f001 fa17 	bl	8005a58 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_50US, DEADTIME_50NS, OCP_DEG_8US, OCP_DEG_8US, VDS_LVL_1_50);
 800462a:	4b42      	ldr	r3, [pc, #264]	; (8004734 <main+0x59c>)
 800462c:	220e      	movs	r2, #14
 800462e:	9202      	str	r2, [sp, #8]
 8004630:	2203      	movs	r2, #3
 8004632:	9201      	str	r2, [sp, #4]
 8004634:	2203      	movs	r2, #3
 8004636:	9200      	str	r2, [sp, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	2000      	movs	r0, #0
 800463c:	4610      	mov	r0, r2
 800463e:	889b      	ldrh	r3, [r3, #4]
 8004640:	2100      	movs	r1, #0
 8004642:	f363 010f 	bfi	r1, r3, #0, #16
 8004646:	2300      	movs	r3, #0
 8004648:	2201      	movs	r2, #1
 800464a:	f7fd fb71 	bl	8001d30 <drv_write_OCPCR>
  HAL_Delay(1);
 800464e:	2001      	movs	r0, #1
 8004650:	f001 fa02 	bl	8005a58 <HAL_Delay>
  drv_disable_gd(drv);
 8004654:	4b37      	ldr	r3, [pc, #220]	; (8004734 <main+0x59c>)
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	2100      	movs	r1, #0
 800465a:	4611      	mov	r1, r2
 800465c:	889a      	ldrh	r2, [r3, #4]
 800465e:	2300      	movs	r3, #0
 8004660:	f362 030f 	bfi	r3, r2, #0, #16
 8004664:	4608      	mov	r0, r1
 8004666:	4619      	mov	r1, r3
 8004668:	f7fd fbec 	bl	8001e44 <drv_disable_gd>
  HAL_Delay(1);
 800466c:	2001      	movs	r0, #1
 800466e:	f001 f9f3 	bl	8005a58 <HAL_Delay>
  //drv_enable_gd(drv);   */
  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);
 8004672:	4b31      	ldr	r3, [pc, #196]	; (8004738 <main+0x5a0>)
 8004674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004678:	4a2f      	ldr	r2, [pc, #188]	; (8004738 <main+0x5a0>)
 800467a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 800467e:	4619      	mov	r1, r3
 8004680:	482e      	ldr	r0, [pc, #184]	; (800473c <main+0x5a4>)
 8004682:	f009 fc0d 	bl	800dea0 <iprintf>


  HAL_GPIO_WritePin(LED1, 1 );
 8004686:	2201      	movs	r2, #1
 8004688:	2104      	movs	r1, #4
 800468a:	482d      	ldr	r0, [pc, #180]	; (8004740 <main+0x5a8>)
 800468c:	f004 f9dc 	bl	8008a48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 1 );
 8004690:	2201      	movs	r2, #1
 8004692:	2108      	movs	r1, #8
 8004694:	482a      	ldr	r0, [pc, #168]	; (8004740 <main+0x5a8>)
 8004696:	f004 f9d7 	bl	8008a48 <HAL_GPIO_WritePin>

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800469a:	2100      	movs	r1, #0
 800469c:	4829      	ldr	r0, [pc, #164]	; (8004744 <main+0x5ac>)
 800469e:	f005 ff6f 	bl	800a580 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80046a2:	2104      	movs	r1, #4
 80046a4:	4827      	ldr	r0, [pc, #156]	; (8004744 <main+0x5ac>)
 80046a6:	f005 ff6b 	bl	800a580 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80046aa:	2108      	movs	r1, #8
 80046ac:	4825      	ldr	r0, [pc, #148]	; (8004744 <main+0x5ac>)
 80046ae:	f005 ff67 	bl	800a580 <HAL_TIM_PWM_Start>
  can_tx_init(&can_tx);
  HAL_CAN_Start(&CAN_H); start CAN
  __HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING);  Start can interrupt
	*/

  can_rx_init(&can_rx);
 80046b2:	4825      	ldr	r0, [pc, #148]	; (8004748 <main+0x5b0>)
 80046b4:	f7fd fc70 	bl	8001f98 <can_rx_init>
  can_tx_init(&can_tx);
 80046b8:	4824      	ldr	r0, [pc, #144]	; (800474c <main+0x5b4>)
 80046ba:	f7fd fc9d 	bl	8001ff8 <can_tx_init>


  HAL_FDCAN_Start(&CAN_H);
 80046be:	4824      	ldr	r0, [pc, #144]	; (8004750 <main+0x5b8>)
 80046c0:	f003 f957 	bl	8007972 <HAL_FDCAN_Start>
  HAL_FDCAN_ActivateNotification(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80046c4:	2200      	movs	r2, #0
 80046c6:	2101      	movs	r1, #1
 80046c8:	4821      	ldr	r0, [pc, #132]	; (8004750 <main+0x5b8>)
 80046ca:	f003 fa55 	bl	8007b78 <HAL_FDCAN_ActivateNotification>
  //__HAL_FDCAN_ENABLE_IT(&CAN_H, FDCAN_IT_RX_FIFO0_NEW_MESSAGE); DOES NOT WORK!



  /* Set Interrupt Priorities */
  NVIC_SetPriority(PWM_ISR, 1); // commutation > communication
 80046ce:	2101      	movs	r1, #1
 80046d0:	2019      	movs	r0, #25
 80046d2:	f7ff fd37 	bl	8004144 <__NVIC_SetPriority>
  NVIC_SetPriority(CAN_ISR, 3);
 80046d6:	2103      	movs	r1, #3
 80046d8:	2056      	movs	r0, #86	; 0x56
 80046da:	f7ff fd33 	bl	8004144 <__NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 80046de:	4b1d      	ldr	r3, [pc, #116]	; (8004754 <main+0x5bc>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 80046e4:	4b1b      	ldr	r3, [pc, #108]	; (8004754 <main+0x5bc>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 80046ea:	4b1a      	ldr	r3, [pc, #104]	; (8004754 <main+0x5bc>)
 80046ec:	2201      	movs	r2, #1
 80046ee:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 80046f0:	2201      	movs	r2, #1
 80046f2:	4919      	ldr	r1, [pc, #100]	; (8004758 <main+0x5c0>)
 80046f4:	4819      	ldr	r0, [pc, #100]	; (800475c <main+0x5c4>)
 80046f6:	f007 fb31 	bl	800bd5c <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 80046fa:	4812      	ldr	r0, [pc, #72]	; (8004744 <main+0x5ac>)
 80046fc:	f005 fe66 	bl	800a3cc <HAL_TIM_Base_Start_IT>


  HAL_GPIO_WritePin(LED1, 0 );
 8004700:	2200      	movs	r2, #0
 8004702:	2104      	movs	r1, #4
 8004704:	480e      	ldr	r0, [pc, #56]	; (8004740 <main+0x5a8>)
 8004706:	f004 f99f 	bl	8008a48 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2, 0 );
 800470a:	2200      	movs	r2, #0
 800470c:	2108      	movs	r1, #8
 800470e:	480c      	ldr	r0, [pc, #48]	; (8004740 <main+0x5a8>)
 8004710:	f004 f99a 	bl	8008a48 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(150);
 8004714:	2096      	movs	r0, #150	; 0x96
 8004716:	f001 f99f 	bl	8005a58 <HAL_Delay>
 800471a:	e7fb      	b.n	8004714 <main+0x57c>
 800471c:	20000684 	.word	0x20000684
 8004720:	200003e0 	.word	0x200003e0
 8004724:	20008f34 	.word	0x20008f34
 8004728:	200002a0 	.word	0x200002a0
 800472c:	20000234 	.word	0x20000234
 8004730:	2000030c 	.word	0x2000030c
 8004734:	20009360 	.word	0x20009360
 8004738:	20000784 	.word	0x20000784
 800473c:	08012574 	.word	0x08012574
 8004740:	48000800 	.word	0x48000800
 8004744:	200094a8 	.word	0x200094a8
 8004748:	20009368 	.word	0x20009368
 800474c:	20009334 	.word	0x20009334
 8004750:	20000378 	.word	0x20000378
 8004754:	20000674 	.word	0x20000674
 8004758:	20000670 	.word	0x20000670
 800475c:	200094f4 	.word	0x200094f4

08004760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b0a8      	sub	sp, #160	; 0xa0
 8004764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004766:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800476a:	2238      	movs	r2, #56	; 0x38
 800476c:	2100      	movs	r1, #0
 800476e:	4618      	mov	r0, r3
 8004770:	f008 ff24 	bl	800d5bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004774:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	605a      	str	r2, [r3, #4]
 800477e:	609a      	str	r2, [r3, #8]
 8004780:	60da      	str	r2, [r3, #12]
 8004782:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004784:	463b      	mov	r3, r7
 8004786:	2254      	movs	r2, #84	; 0x54
 8004788:	2100      	movs	r1, #0
 800478a:	4618      	mov	r0, r3
 800478c:	f008 ff16 	bl	800d5bc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004790:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004794:	f004 f970 	bl	8008a78 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004798:	2302      	movs	r3, #2
 800479a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800479c:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047a0:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80047a2:	2340      	movs	r3, #64	; 0x40
 80047a4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80047a6:	2300      	movs	r3, #0
 80047a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80047ac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80047b0:	4618      	mov	r0, r3
 80047b2:	f004 fa15 	bl	8008be0 <HAL_RCC_OscConfig>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80047bc:	f000 f832 	bl	8004824 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80047c0:	230f      	movs	r3, #15
 80047c2:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80047c4:	2301      	movs	r3, #1
 80047c6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80047c8:	2300      	movs	r3, #0
 80047ca:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80047cc:	2300      	movs	r3, #0
 80047ce:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80047d0:	2300      	movs	r3, #0
 80047d2:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80047d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80047d8:	2100      	movs	r1, #0
 80047da:	4618      	mov	r0, r3
 80047dc:	f004 fd18 	bl	8009210 <HAL_RCC_ClockConfig>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80047e6:	f000 f81d 	bl	8004824 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80047ea:	4b0d      	ldr	r3, [pc, #52]	; (8004820 <SystemClock_Config+0xc0>)
 80047ec:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC345|RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80047ee:	2300      	movs	r3, #0
 80047f0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80047f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80047f6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80047f8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80047fc:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80047fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8004802:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004804:	463b      	mov	r3, r7
 8004806:	4618      	mov	r0, r3
 8004808:	f004 ff1e 	bl	8009648 <HAL_RCCEx_PeriphCLKConfig>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8004812:	f000 f807 	bl	8004824 <Error_Handler>
  }
}
 8004816:	bf00      	nop
 8004818:	37a0      	adds	r7, #160	; 0xa0
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	00019002 	.word	0x00019002

08004824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004824:	b480      	push	{r7}
 8004826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004828:	bf00      	nop
 800482a:	46bd      	mov	sp, r7
 800482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004830:	4770      	bx	lr

08004832 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	ed87 0a01 	vstr	s0, [r7, #4]
 800483c:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 8004840:	ed97 7a01 	vldr	s14, [r7, #4]
 8004844:	edd7 7a00 	vldr	s15, [r7]
 8004848:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800484c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004850:	dd01      	ble.n	8004856 <fast_fmaxf+0x24>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	e000      	b.n	8004858 <fast_fmaxf+0x26>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	ee07 3a90 	vmov	s15, r3
    }
 800485c:	eeb0 0a67 	vmov.f32	s0, s15
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <fast_fminf>:

float fast_fminf(float x, float y){
 800486a:	b480      	push	{r7}
 800486c:	b083      	sub	sp, #12
 800486e:	af00      	add	r7, sp, #0
 8004870:	ed87 0a01 	vstr	s0, [r7, #4]
 8004874:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 8004878:	ed97 7a01 	vldr	s14, [r7, #4]
 800487c:	edd7 7a00 	vldr	s15, [r7]
 8004880:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004888:	d501      	bpl.n	800488e <fast_fminf+0x24>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	e000      	b.n	8004890 <fast_fminf+0x26>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	ee07 3a90 	vmov	s15, r3
    }
 8004894:	eeb0 0a67 	vmov.f32	s0, s15
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 80048a2:	b480      	push	{r7}
 80048a4:	b085      	sub	sp, #20
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	ed87 0a03 	vstr	s0, [r7, #12]
 80048ac:	edc7 0a02 	vstr	s1, [r7, #8]
 80048b0:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 80048b4:	ed97 7a03 	vldr	s14, [r7, #12]
 80048b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80048bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c4:	dd0c      	ble.n	80048e0 <fmaxf3+0x3e>
 80048c6:	ed97 7a03 	vldr	s14, [r7, #12]
 80048ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80048ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048d6:	dd01      	ble.n	80048dc <fmaxf3+0x3a>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	e00d      	b.n	80048f8 <fmaxf3+0x56>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	e00b      	b.n	80048f8 <fmaxf3+0x56>
 80048e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80048e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80048e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80048ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f0:	dd01      	ble.n	80048f6 <fmaxf3+0x54>
 80048f2:	68bb      	ldr	r3, [r7, #8]
 80048f4:	e000      	b.n	80048f8 <fmaxf3+0x56>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	ee07 3a90 	vmov	s15, r3
    }
 80048fc:	eeb0 0a67 	vmov.f32	s0, s15
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <fminf3>:

float fminf3(float x, float y, float z){
 800490a:	b480      	push	{r7}
 800490c:	b085      	sub	sp, #20
 800490e:	af00      	add	r7, sp, #0
 8004910:	ed87 0a03 	vstr	s0, [r7, #12]
 8004914:	edc7 0a02 	vstr	s1, [r7, #8]
 8004918:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 800491c:	ed97 7a03 	vldr	s14, [r7, #12]
 8004920:	edd7 7a02 	vldr	s15, [r7, #8]
 8004924:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800492c:	d50c      	bpl.n	8004948 <fminf3+0x3e>
 800492e:	ed97 7a03 	vldr	s14, [r7, #12]
 8004932:	edd7 7a01 	vldr	s15, [r7, #4]
 8004936:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800493a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493e:	d501      	bpl.n	8004944 <fminf3+0x3a>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	e00d      	b.n	8004960 <fminf3+0x56>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	e00b      	b.n	8004960 <fminf3+0x56>
 8004948:	ed97 7a02 	vldr	s14, [r7, #8]
 800494c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004950:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004958:	d501      	bpl.n	800495e <fminf3+0x54>
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	e000      	b.n	8004960 <fminf3+0x56>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	ee07 3a90 	vmov	s15, r3
    }
 8004964:	eeb0 0a67 	vmov.f32	s0, s15
 8004968:	3714      	adds	r7, #20
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 8004972:	b580      	push	{r7, lr}
 8004974:	b086      	sub	sp, #24
 8004976:	af00      	add	r7, sp, #0
 8004978:	60f8      	str	r0, [r7, #12]
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	ed93 7a00 	vldr	s14, [r3]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	edd3 7a00 	vldr	s15, [r3]
 800498c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	edd3 6a00 	vldr	s13, [r3]
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	edd3 7a00 	vldr	s15, [r3]
 800499c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049a4:	eeb0 0a67 	vmov.f32	s0, s15
 80049a8:	f00c fffc 	bl	80119a4 <sqrtf>
 80049ac:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 80049b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80049b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80049b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c0:	dc00      	bgt.n	80049c4 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 80049c2:	e01b      	b.n	80049fc <limit_norm+0x8a>
        *x = *x * limit/norm;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	ed93 7a00 	vldr	s14, [r3]
 80049ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80049ce:	ee67 6a27 	vmul.f32	s13, s14, s15
 80049d2:	ed97 7a05 	vldr	s14, [r7, #20]
 80049d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	ed93 7a00 	vldr	s14, [r3]
 80049e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80049ea:	ee67 6a27 	vmul.f32	s13, s14, s15
 80049ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80049f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	edc3 7a00 	vstr	s15, [r3]
    }
 80049fc:	bf00      	nop
 80049fe:	3718      	adds	r7, #24
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <uint_to_float>:
    float offset = x_min;
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
    }
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 8004a04:	b480      	push	{r7}
 8004a06:	b087      	sub	sp, #28
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a10:	edc7 0a01 	vstr	s1, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 8004a16:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a1a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a22:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	ee07 3a90 	vmov	s15, r3
 8004a30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a34:	edd7 7a05 	vldr	s15, [r7, #20]
 8004a38:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	fa02 f303 	lsl.w	r3, r2, r3
 8004a44:	3b01      	subs	r3, #1
 8004a46:	ee07 3a90 	vmov	s15, r3
 8004a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a52:	edd7 7a04 	vldr	s15, [r7, #16]
 8004a56:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8004a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a5e:	371c      	adds	r7, #28
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <sin_lut>:

float sin_lut(float theta){
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 8004a72:	eddf 0a17 	vldr	s1, [pc, #92]	; 8004ad0 <sin_lut+0x68>
 8004a76:	ed97 0a01 	vldr	s0, [r7, #4]
 8004a7a:	f00c ff67 	bl	801194c <fmodf>
 8004a7e:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 8004a82:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a8e:	d506      	bpl.n	8004a9e <sin_lut+0x36>
 8004a90:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a94:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004ad0 <sin_lut+0x68>
 8004a98:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a9c:	e001      	b.n	8004aa2 <sin_lut+0x3a>
 8004a9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004aa2:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 8004aa6:	edd7 7a01 	vldr	s15, [r7, #4]
 8004aaa:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8004ad4 <sin_lut+0x6c>
 8004aae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ab2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ab6:	ee17 3a90 	vmov	r3, s15
 8004aba:	4a07      	ldr	r2, [pc, #28]	; (8004ad8 <sin_lut+0x70>)
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	ee07 3a90 	vmov	s15, r3
}
 8004ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40c90fdb 	.word	0x40c90fdb
 8004ad4:	42a2f983 	.word	0x42a2f983
 8004ad8:	08012608 	.word	0x08012608

08004adc <cos_lut>:

float cos_lut(float theta){
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b082      	sub	sp, #8
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 8004ae6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004b08 <cos_lut+0x2c>
 8004aea:	edd7 7a01 	vldr	s15, [r7, #4]
 8004aee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004af2:	eeb0 0a67 	vmov.f32	s0, s15
 8004af6:	f7ff ffb7 	bl	8004a68 <sin_lut>
 8004afa:	eef0 7a40 	vmov.f32	s15, s0
}
 8004afe:	eeb0 0a67 	vmov.f32	s0, s15
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	3fc90fdb 	.word	0x3fc90fdb

08004b0c <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af02      	add	r7, sp, #8
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 8004b16:	2300      	movs	r3, #0
 8004b18:	60fb      	str	r3, [r7, #12]
 8004b1a:	e023      	b.n	8004b64 <ps_warmup+0x58>
		encoder->spi_tx_word = 0x0000;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8004b22:	2200      	movs	r2, #0
 8004b24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b2c:	f003 ff8c 	bl	8008a48 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	1c9a      	adds	r2, r3, #2
 8004b36:	2364      	movs	r3, #100	; 0x64
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	480e      	ldr	r0, [pc, #56]	; (8004b78 <ps_warmup+0x6c>)
 8004b3e:	f005 f87a 	bl	8009c36 <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8004b42:	bf00      	nop
 8004b44:	4b0c      	ldr	r3, [pc, #48]	; (8004b78 <ps_warmup+0x6c>)
 8004b46:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d0f9      	beq.n	8004b44 <ps_warmup+0x38>
		HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8004b50:	2201      	movs	r2, #1
 8004b52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b5a:	f003 ff75 	bl	8008a48 <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	3301      	adds	r3, #1
 8004b62:	60fb      	str	r3, [r7, #12]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	dbd7      	blt.n	8004b1c <ps_warmup+0x10>
	}
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	3710      	adds	r7, #16
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	200093e0 	.word	0x200093e0

08004b7c <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b08a      	sub	sp, #40	; 0x28
 8004b80:	af02      	add	r7, sp, #8
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	609a      	str	r2, [r3, #8]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 8004b90:	2313      	movs	r3, #19
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	e011      	b.n	8004bba <ps_sample+0x3e>
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	3302      	adds	r3, #2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	4413      	add	r3, r2
 8004ba2:	3304      	adds	r3, #4
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	3302      	adds	r3, #2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	440b      	add	r3, r1
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	61fb      	str	r3, [r7, #28]
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	dcea      	bgt.n	8004b96 <ps_sample+0x1a>
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_RESET ); 	// CS low
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bd0:	f003 ff3a 	bl	8008a48 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 2, 100);
 8004bd4:	6879      	ldr	r1, [r7, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	1c9a      	adds	r2, r3, #2
 8004bda:	2364      	movs	r3, #100	; 0x64
 8004bdc:	9300      	str	r3, [sp, #0]
 8004bde:	2302      	movs	r3, #2
 8004be0:	4899      	ldr	r0, [pc, #612]	; (8004e48 <ps_sample+0x2cc>)
 8004be2:	f005 f828 	bl	8009c36 <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8004be6:	bf00      	nop
 8004be8:	4b97      	ldr	r3, [pc, #604]	; (8004e48 <ps_sample+0x2cc>)
 8004bea:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d0f9      	beq.n	8004be8 <ps_sample+0x6c>
	HAL_GPIO_WritePin(ENC_CS, GPIO_PIN_SET ); 	// CS high
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004bfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bfe:	f003 ff23 	bl	8008a48 <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	885b      	ldrh	r3, [r3, #2]
 8004c06:	461a      	mov	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	675a      	str	r2, [r3, #116]	; 0x74


	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c10:	125b      	asrs	r3, r3, #9
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	3322      	adds	r3, #34	; 0x22
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4413      	add	r3, r2
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	61bb      	str	r3, [r7, #24]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c22:	125b      	asrs	r3, r3, #9
 8004c24:	3301      	adds	r3, #1
 8004c26:	425a      	negs	r2, r3
 8004c28:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c2c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004c30:	bf58      	it	pl
 8004c32:	4253      	negpl	r3, r2
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	3322      	adds	r3, #34	; 0x22
 8004c38:	009b      	lsls	r3, r3, #2
 8004c3a:	4413      	add	r3, r2
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	617b      	str	r3, [r7, #20]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	69bb      	ldr	r3, [r7, #24]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004c4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c4e:	fb02 f303 	mul.w	r3, r2, r3
 8004c52:	125b      	asrs	r3, r3, #9
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	4413      	add	r3, r2
 8004c58:	613b      	str	r3, [r7, #16]
	encoder->count = encoder->raw + off_interp;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	441a      	add	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004c6a:	4b78      	ldr	r3, [pc, #480]	; (8004e4c <ps_sample+0x2d0>)
 8004c6c:	691b      	ldr	r3, [r3, #16]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	ee07 3a90 	vmov	s15, r3
 8004c74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c78:	eddf 6a75 	vldr	s13, [pc, #468]	; 8004e50 <ps_sample+0x2d4>
 8004c7c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c90:	ee17 3a90 	vmov	r3, s15
 8004c94:	60fb      	str	r3, [r7, #12]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	ed93 7a01 	vldr	s14, [r3, #4]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ca6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004caa:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8004e54 <ps_sample+0x2d8>
 8004cae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cbe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc6:	d507      	bpl.n	8004cd8 <ps_sample+0x15c>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cce:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8004e54 <ps_sample+0x2d8>
 8004cd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cd6:	e002      	b.n	8004cde <ps_sample+0x162>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	edd3 7a01 	vldr	s15, [r3, #4]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004cee:	4b57      	ldr	r3, [pc, #348]	; (8004e4c <ps_sample+0x2d0>)
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	ee07 3a90 	vmov	s15, r3
 8004cf8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d00:	eddf 6a53 	vldr	s13, [pc, #332]	; 8004e50 <ps_sample+0x2d4>
 8004d04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d18:	ee17 3a90 	vmov	r3, s15
 8004d1c:	60fb      	str	r3, [r7, #12]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	ee07 3a90 	vmov	s15, r3
 8004d2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d32:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8004e54 <ps_sample+0x2d8>
 8004d36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004d46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d4e:	d507      	bpl.n	8004d60 <ps_sample+0x1e4>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004d56:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8004e54 <ps_sample+0x2d8>
 8004d5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004d5e:	e002      	b.n	8004d66 <ps_sample+0x1ea>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d7c:	edc7 7a02 	vstr	s15, [r7, #8]
	if(angle_diff > PI_F){encoder->turns--;}
 8004d80:	edd7 7a02 	vldr	s15, [r7, #8]
 8004d84:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8004e58 <ps_sample+0x2dc>
 8004d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d90:	dd07      	ble.n	8004da2 <ps_sample+0x226>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d98:	1e5a      	subs	r2, r3, #1
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8004da0:	e00f      	b.n	8004dc2 <ps_sample+0x246>
	else if(angle_diff < -PI_F){encoder->turns++;}
 8004da2:	edd7 7a02 	vldr	s15, [r7, #8]
 8004da6:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8004e5c <ps_sample+0x2e0>
 8004daa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004dae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004db2:	d506      	bpl.n	8004dc2 <ps_sample+0x246>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004dba:	1c5a      	adds	r2, r3, #1
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d107      	bne.n	8004ddc <ps_sample+0x260>
		encoder->turns = 0;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
	}



	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	ed93 7a01 	vldr	s14, [r3, #4]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004de8:	ee07 3a90 	vmov	s15, r3
 8004dec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004df0:	eddf 6a18 	vldr	s13, [pc, #96]	; 8004e54 <ps_sample+0x2d8>
 8004df4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004df8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	edc3 7a03 	vstr	s15, [r3, #12]
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	ed93 7a03 	vldr	s14, [r3, #12]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004e0e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8004e12:	edd7 7a00 	vldr	s15, [r7]
 8004e16:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8004e1a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004e1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004e34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 8004e3e:	bf00      	nop
 8004e40:	3720      	adds	r7, #32
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bd80      	pop	{r7, pc}
 8004e46:	bf00      	nop
 8004e48:	200093e0 	.word	0x200093e0
 8004e4c:	20008f34 	.word	0x20008f34
 8004e50:	47800000 	.word	0x47800000
 8004e54:	40c90fdb 	.word	0x40c90fdb
 8004e58:	40490fdb 	.word	0x40490fdb
 8004e5c:	c0490fdb 	.word	0xc0490fdb

08004e60 <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e6e:	4619      	mov	r1, r3
 8004e70:	4818      	ldr	r0, [pc, #96]	; (8004ed4 <ps_print+0x74>)
 8004e72:	f009 f815 	bl	800dea0 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	4816      	ldr	r0, [pc, #88]	; (8004ed8 <ps_print+0x78>)
 8004e7e:	f009 f80f 	bl	800dea0 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	4618      	mov	r0, r3
 8004e88:	f7fb fb86 	bl	8000598 <__aeabi_f2d>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4812      	ldr	r0, [pc, #72]	; (8004edc <ps_print+0x7c>)
 8004e92:	f009 f805 	bl	800dea0 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fb fb7c 	bl	8000598 <__aeabi_f2d>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	480e      	ldr	r0, [pc, #56]	; (8004ee0 <ps_print+0x80>)
 8004ea6:	f008 fffb 	bl	800dea0 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7fb fb72 	bl	8000598 <__aeabi_f2d>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	460b      	mov	r3, r1
 8004eb8:	480a      	ldr	r0, [pc, #40]	; (8004ee4 <ps_print+0x84>)
 8004eba:	f008 fff1 	bl	800dea0 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4808      	ldr	r0, [pc, #32]	; (8004ee8 <ps_print+0x88>)
 8004ec8:	f008 ffea 	bl	800dea0 <iprintf>
	//HAL_Delay(dt_ms);
}
 8004ecc:	bf00      	nop
 8004ece:	3708      	adds	r7, #8
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	0801259c 	.word	0x0801259c
 8004ed8:	080125a4 	.word	0x080125a4
 8004edc:	080125bc 	.word	0x080125bc
 8004ee0:	080125d0 	.word	0x080125d0
 8004ee4:	080125e4 	.word	0x080125e4
 8004ee8:	080125f8 	.word	0x080125f8

08004eec <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004ef0:	4b1b      	ldr	r3, [pc, #108]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004ef2:	4a1c      	ldr	r2, [pc, #112]	; (8004f64 <MX_SPI1_Init+0x78>)
 8004ef4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004ef6:	4b1a      	ldr	r3, [pc, #104]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004ef8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004efc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004efe:	4b18      	ldr	r3, [pc, #96]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8004f04:	4b16      	ldr	r3, [pc, #88]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f06:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8004f0a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f0c:	4b14      	ldr	r3, [pc, #80]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004f12:	4b13      	ldr	r3, [pc, #76]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f14:	2201      	movs	r2, #1
 8004f16:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004f18:	4b11      	ldr	r3, [pc, #68]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f1e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004f20:	4b0f      	ldr	r3, [pc, #60]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f22:	2220      	movs	r2, #32
 8004f24:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004f26:	4b0e      	ldr	r3, [pc, #56]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f28:	2200      	movs	r2, #0
 8004f2a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004f2c:	4b0c      	ldr	r3, [pc, #48]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f2e:	2200      	movs	r2, #0
 8004f30:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f32:	4b0b      	ldr	r3, [pc, #44]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004f38:	4b09      	ldr	r3, [pc, #36]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f3a:	2207      	movs	r2, #7
 8004f3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004f3e:	4b08      	ldr	r3, [pc, #32]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004f44:	4b06      	ldr	r3, [pc, #24]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004f4a:	4805      	ldr	r0, [pc, #20]	; (8004f60 <MX_SPI1_Init+0x74>)
 8004f4c:	f004 fdc8 	bl	8009ae0 <HAL_SPI_Init>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004f56:	f7ff fc65 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004f5a:	bf00      	nop
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	20009444 	.word	0x20009444
 8004f64:	40013000 	.word	0x40013000

08004f68 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8004f6c:	4b1b      	ldr	r3, [pc, #108]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f6e:	4a1c      	ldr	r2, [pc, #112]	; (8004fe0 <MX_SPI3_Init+0x78>)
 8004f70:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004f72:	4b1a      	ldr	r3, [pc, #104]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004f78:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8004f7a:	4b18      	ldr	r3, [pc, #96]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004f80:	4b16      	ldr	r3, [pc, #88]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f82:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8004f86:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004f88:	4b14      	ldr	r3, [pc, #80]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004f8e:	4b13      	ldr	r3, [pc, #76]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004f94:	4b11      	ldr	r3, [pc, #68]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f9a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f9c:	4b0f      	ldr	r3, [pc, #60]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004fa2:	4b0e      	ldr	r3, [pc, #56]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004fa8:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004faa:	2200      	movs	r2, #0
 8004fac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fae:	4b0b      	ldr	r3, [pc, #44]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8004fb4:	4b09      	ldr	r3, [pc, #36]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004fb6:	2207      	movs	r2, #7
 8004fb8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004fba:	4b08      	ldr	r3, [pc, #32]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004fc0:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004fc2:	2208      	movs	r2, #8
 8004fc4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004fc6:	4805      	ldr	r0, [pc, #20]	; (8004fdc <MX_SPI3_Init+0x74>)
 8004fc8:	f004 fd8a 	bl	8009ae0 <HAL_SPI_Init>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d001      	beq.n	8004fd6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8004fd2:	f7ff fc27 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004fd6:	bf00      	nop
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	200093e0 	.word	0x200093e0
 8004fe0:	40003c00 	.word	0x40003c00

08004fe4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b08c      	sub	sp, #48	; 0x30
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fec:	f107 031c 	add.w	r3, r7, #28
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	601a      	str	r2, [r3, #0]
 8004ff4:	605a      	str	r2, [r3, #4]
 8004ff6:	609a      	str	r2, [r3, #8]
 8004ff8:	60da      	str	r2, [r3, #12]
 8004ffa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a2f      	ldr	r2, [pc, #188]	; (80050c0 <HAL_SPI_MspInit+0xdc>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d129      	bne.n	800505a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005006:	4b2f      	ldr	r3, [pc, #188]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800500a:	4a2e      	ldr	r2, [pc, #184]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 800500c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005010:	6613      	str	r3, [r2, #96]	; 0x60
 8005012:	4b2c      	ldr	r3, [pc, #176]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005016:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800501a:	61bb      	str	r3, [r7, #24]
 800501c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800501e:	4b29      	ldr	r3, [pc, #164]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005022:	4a28      	ldr	r2, [pc, #160]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005024:	f043 0301 	orr.w	r3, r3, #1
 8005028:	64d3      	str	r3, [r2, #76]	; 0x4c
 800502a:	4b26      	ldr	r3, [pc, #152]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 800502c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005036:	23e0      	movs	r3, #224	; 0xe0
 8005038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800503a:	2302      	movs	r3, #2
 800503c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800503e:	2300      	movs	r3, #0
 8005040:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005042:	2300      	movs	r3, #0
 8005044:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005046:	2305      	movs	r3, #5
 8005048:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800504a:	f107 031c 	add.w	r3, r7, #28
 800504e:	4619      	mov	r1, r3
 8005050:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005054:	f003 fb76 	bl	8008744 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005058:	e02d      	b.n	80050b6 <HAL_SPI_MspInit+0xd2>
  else if(spiHandle->Instance==SPI3)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a1a      	ldr	r2, [pc, #104]	; (80050c8 <HAL_SPI_MspInit+0xe4>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d128      	bne.n	80050b6 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005064:	4b17      	ldr	r3, [pc, #92]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005068:	4a16      	ldr	r2, [pc, #88]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 800506a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800506e:	6593      	str	r3, [r2, #88]	; 0x58
 8005070:	4b14      	ldr	r3, [pc, #80]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005074:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005078:	613b      	str	r3, [r7, #16]
 800507a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800507c:	4b11      	ldr	r3, [pc, #68]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 800507e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005080:	4a10      	ldr	r2, [pc, #64]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 8005082:	f043 0304 	orr.w	r3, r3, #4
 8005086:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005088:	4b0e      	ldr	r3, [pc, #56]	; (80050c4 <HAL_SPI_MspInit+0xe0>)
 800508a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800508c:	f003 0304 	and.w	r3, r3, #4
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005094:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800509a:	2302      	movs	r3, #2
 800509c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800509e:	2300      	movs	r3, #0
 80050a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050a2:	2300      	movs	r3, #0
 80050a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80050a6:	2306      	movs	r3, #6
 80050a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80050aa:	f107 031c 	add.w	r3, r7, #28
 80050ae:	4619      	mov	r1, r3
 80050b0:	4806      	ldr	r0, [pc, #24]	; (80050cc <HAL_SPI_MspInit+0xe8>)
 80050b2:	f003 fb47 	bl	8008744 <HAL_GPIO_Init>
}
 80050b6:	bf00      	nop
 80050b8:	3730      	adds	r7, #48	; 0x30
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40013000 	.word	0x40013000
 80050c4:	40021000 	.word	0x40021000
 80050c8:	40003c00 	.word	0x40003c00
 80050cc:	48000800 	.word	0x48000800

080050d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050d6:	4b0f      	ldr	r3, [pc, #60]	; (8005114 <HAL_MspInit+0x44>)
 80050d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050da:	4a0e      	ldr	r2, [pc, #56]	; (8005114 <HAL_MspInit+0x44>)
 80050dc:	f043 0301 	orr.w	r3, r3, #1
 80050e0:	6613      	str	r3, [r2, #96]	; 0x60
 80050e2:	4b0c      	ldr	r3, [pc, #48]	; (8005114 <HAL_MspInit+0x44>)
 80050e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	607b      	str	r3, [r7, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80050ee:	4b09      	ldr	r3, [pc, #36]	; (8005114 <HAL_MspInit+0x44>)
 80050f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050f2:	4a08      	ldr	r2, [pc, #32]	; (8005114 <HAL_MspInit+0x44>)
 80050f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050f8:	6593      	str	r3, [r2, #88]	; 0x58
 80050fa:	4b06      	ldr	r3, [pc, #24]	; (8005114 <HAL_MspInit+0x44>)
 80050fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005106:	f003 fd5b 	bl	8008bc0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800510a:	bf00      	nop
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	40021000 	.word	0x40021000

08005118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005118:	b480      	push	{r7}
 800511a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800511c:	e7fe      	b.n	800511c <NMI_Handler+0x4>

0800511e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800511e:	b480      	push	{r7}
 8005120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005122:	e7fe      	b.n	8005122 <HardFault_Handler+0x4>

08005124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005124:	b480      	push	{r7}
 8005126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005128:	e7fe      	b.n	8005128 <MemManage_Handler+0x4>

0800512a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800512a:	b480      	push	{r7}
 800512c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800512e:	e7fe      	b.n	800512e <BusFault_Handler+0x4>

08005130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005134:	e7fe      	b.n	8005134 <UsageFault_Handler+0x4>

08005136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005136:	b480      	push	{r7}
 8005138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800513a:	bf00      	nop
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005144:	b480      	push	{r7}
 8005146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005148:	bf00      	nop
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005152:	b480      	push	{r7}
 8005154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005156:	bf00      	nop
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005164:	f000 fc5a 	bl	8005a1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005168:	bf00      	nop
 800516a:	bd80      	pop	{r7, pc}

0800516c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  analog_sample(&controller);
 8005170:	480b      	ldr	r0, [pc, #44]	; (80051a0 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8005172:	f7fd fa1b 	bl	80025ac <analog_sample>

  /* Sample position sensor */
  ps_sample(&comm_encoder, DT);
 8005176:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 80051a4 <TIM1_UP_TIM16_IRQHandler+0x38>
 800517a:	480b      	ldr	r0, [pc, #44]	; (80051a8 <TIM1_UP_TIM16_IRQHandler+0x3c>)
 800517c:	f7ff fcfe 	bl	8004b7c <ps_sample>

  /* Run Finite State Machine */
  run_fsm(&state);
 8005180:	480a      	ldr	r0, [pc, #40]	; (80051ac <TIM1_UP_TIM16_IRQHandler+0x40>)
 8005182:	f7fe f8b5 	bl	80032f0 <run_fsm>

  /* increment loop count */
  controller.loop_count++;
 8005186:	4b06      	ldr	r3, [pc, #24]	; (80051a0 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8005188:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800518c:	3301      	adds	r3, #1
 800518e:	4a04      	ldr	r2, [pc, #16]	; (80051a0 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8005190:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  //HAL_GPIO_WritePin(LED, GPIO_PIN_RESET );
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005194:	4806      	ldr	r0, [pc, #24]	; (80051b0 <TIM1_UP_TIM16_IRQHandler+0x44>)
 8005196:	f005 fb05 	bl	800a7a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800519a:	bf00      	nop
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	20000784 	.word	0x20000784
 80051a4:	37d1b717 	.word	0x37d1b717
 80051a8:	200003e0 	.word	0x200003e0
 80051ac:	20000674 	.word	0x20000674
 80051b0:	200094a8 	.word	0x200094a8

080051b4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80051ba:	4807      	ldr	r0, [pc, #28]	; (80051d8 <USART2_IRQHandler+0x24>)
 80051bc:	f006 fe14 	bl	800bde8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  char c = Serial2RxBuffer[0];
 80051c0:	4b06      	ldr	r3, [pc, #24]	; (80051dc <USART2_IRQHandler+0x28>)
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	71fb      	strb	r3, [r7, #7]
  update_fsm(&state, c);
 80051c6:	79fb      	ldrb	r3, [r7, #7]
 80051c8:	4619      	mov	r1, r3
 80051ca:	4805      	ldr	r0, [pc, #20]	; (80051e0 <USART2_IRQHandler+0x2c>)
 80051cc:	f7fe fa3a 	bl	8003644 <update_fsm>
  /* USER CODE END USART2_IRQn 1 */
}
 80051d0:	bf00      	nop
 80051d2:	3708      	adds	r7, #8
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	200094f4 	.word	0x200094f4
 80051dc:	20000670 	.word	0x20000670
 80051e0:	20000674 	.word	0x20000674

080051e4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 80051e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051e6:	b091      	sub	sp, #68	; 0x44
 80051e8:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80051ea:	486b      	ldr	r0, [pc, #428]	; (8005398 <FDCAN2_IT0_IRQHandler+0x1b4>)
 80051ec:	f002 fdaa 	bl	8007d44 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */
  HAL_FDCAN_GetRxMessage(&CAN_H, FDCAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 80051f0:	4b6a      	ldr	r3, [pc, #424]	; (800539c <FDCAN2_IT0_IRQHandler+0x1b8>)
 80051f2:	4a6b      	ldr	r2, [pc, #428]	; (80053a0 <FDCAN2_IT0_IRQHandler+0x1bc>)
 80051f4:	2140      	movs	r1, #64	; 0x40
 80051f6:	4868      	ldr	r0, [pc, #416]	; (8005398 <FDCAN2_IT0_IRQHandler+0x1b4>)
 80051f8:	f002 fbe4 	bl	80079c4 <HAL_FDCAN_GetRxMessage>
  //HAL_FDCAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response - from Ben's fw
  //TODO send again
  //HAL_FDCAN_AddMessageToTxFifoQ(&CAN_H, &can_tx.tx_header, can_tx.data); //replacement for above line

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 80051fc:	4b69      	ldr	r3, [pc, #420]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80051fe:	785a      	ldrb	r2, [r3, #1]
 8005200:	4b68      	ldr	r3, [pc, #416]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005202:	789b      	ldrb	r3, [r3, #2]
 8005204:	4013      	ands	r3, r2
 8005206:	b2da      	uxtb	r2, r3
 8005208:	4b66      	ldr	r3, [pc, #408]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800520a:	78db      	ldrb	r3, [r3, #3]
 800520c:	4013      	ands	r3, r2
 800520e:	b2da      	uxtb	r2, r3
 8005210:	4b64      	ldr	r3, [pc, #400]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005212:	791b      	ldrb	r3, [r3, #4]
 8005214:	4013      	ands	r3, r2
 8005216:	b2da      	uxtb	r2, r3
 8005218:	4b62      	ldr	r3, [pc, #392]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800521a:	795b      	ldrb	r3, [r3, #5]
 800521c:	4013      	ands	r3, r2
 800521e:	b2da      	uxtb	r2, r3
 8005220:	4b60      	ldr	r3, [pc, #384]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005222:	799b      	ldrb	r3, [r3, #6]
 8005224:	4013      	ands	r3, r2
 8005226:	b2da      	uxtb	r2, r3
 8005228:	4b5e      	ldr	r3, [pc, #376]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800522a:	79db      	ldrb	r3, [r3, #7]
 800522c:	4013      	ands	r3, r2
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2bff      	cmp	r3, #255	; 0xff
 8005232:	bf0c      	ite	eq
 8005234:	2301      	moveq	r3, #1
 8005236:	2300      	movne	r3, #0
 8005238:	b2da      	uxtb	r2, r3
 800523a:	4b5a      	ldr	r3, [pc, #360]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800523c:	7a1b      	ldrb	r3, [r3, #8]
 800523e:	2bfc      	cmp	r3, #252	; 0xfc
 8005240:	bf0c      	ite	eq
 8005242:	2301      	moveq	r3, #1
 8005244:	2300      	movne	r3, #0
 8005246:	b2db      	uxtb	r3, r3
 8005248:	4013      	ands	r3, r2
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b00      	cmp	r3, #0
 800524e:	d004      	beq.n	800525a <FDCAN2_IT0_IRQHandler+0x76>
	  update_fsm(&state, MOTOR_CMD);
 8005250:	216d      	movs	r1, #109	; 0x6d
 8005252:	4855      	ldr	r0, [pc, #340]	; (80053a8 <FDCAN2_IT0_IRQHandler+0x1c4>)
 8005254:	f7fe f9f6 	bl	8003644 <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
  	  controller.timeout = 0;					// Reset timeout counter
      }

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8005258:	e099      	b.n	800538e <FDCAN2_IT0_IRQHandler+0x1aa>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 800525a:	4b52      	ldr	r3, [pc, #328]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800525c:	785a      	ldrb	r2, [r3, #1]
 800525e:	4b51      	ldr	r3, [pc, #324]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005260:	789b      	ldrb	r3, [r3, #2]
 8005262:	4013      	ands	r3, r2
 8005264:	b2da      	uxtb	r2, r3
 8005266:	4b4f      	ldr	r3, [pc, #316]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005268:	78db      	ldrb	r3, [r3, #3]
 800526a:	4013      	ands	r3, r2
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2bff      	cmp	r3, #255	; 0xff
 8005270:	bf0c      	ite	eq
 8005272:	2301      	moveq	r3, #1
 8005274:	2300      	movne	r3, #0
 8005276:	b2db      	uxtb	r3, r3
 8005278:	461a      	mov	r2, r3
 800527a:	4b4a      	ldr	r3, [pc, #296]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800527c:	791b      	ldrb	r3, [r3, #4]
 800527e:	2bff      	cmp	r3, #255	; 0xff
 8005280:	bf0c      	ite	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	2300      	movne	r3, #0
 8005286:	b2db      	uxtb	r3, r3
 8005288:	4619      	mov	r1, r3
 800528a:	4b46      	ldr	r3, [pc, #280]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800528c:	795b      	ldrb	r3, [r3, #5]
 800528e:	2bff      	cmp	r3, #255	; 0xff
 8005290:	bf0c      	ite	eq
 8005292:	2301      	moveq	r3, #1
 8005294:	2300      	movne	r3, #0
 8005296:	b2db      	uxtb	r3, r3
 8005298:	fb03 f301 	mul.w	r3, r3, r1
 800529c:	4013      	ands	r3, r2
 800529e:	4a41      	ldr	r2, [pc, #260]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052a0:	7992      	ldrb	r2, [r2, #6]
 80052a2:	2aff      	cmp	r2, #255	; 0xff
 80052a4:	bf0c      	ite	eq
 80052a6:	2201      	moveq	r2, #1
 80052a8:	2200      	movne	r2, #0
 80052aa:	b2d2      	uxtb	r2, r2
 80052ac:	4013      	ands	r3, r2
 80052ae:	4a3d      	ldr	r2, [pc, #244]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052b0:	79d2      	ldrb	r2, [r2, #7]
 80052b2:	2aff      	cmp	r2, #255	; 0xff
 80052b4:	bf0c      	ite	eq
 80052b6:	2201      	moveq	r2, #1
 80052b8:	2200      	movne	r2, #0
 80052ba:	b2d2      	uxtb	r2, r2
 80052bc:	4013      	ands	r3, r2
 80052be:	4a39      	ldr	r2, [pc, #228]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052c0:	7a12      	ldrb	r2, [r2, #8]
 80052c2:	2afd      	cmp	r2, #253	; 0xfd
 80052c4:	bf0c      	ite	eq
 80052c6:	2201      	moveq	r2, #1
 80052c8:	2200      	movne	r2, #0
 80052ca:	b2d2      	uxtb	r2, r2
 80052cc:	4013      	ands	r3, r2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d004      	beq.n	80052dc <FDCAN2_IT0_IRQHandler+0xf8>
	  update_fsm(&state, MENU_CMD);
 80052d2:	211b      	movs	r1, #27
 80052d4:	4834      	ldr	r0, [pc, #208]	; (80053a8 <FDCAN2_IT0_IRQHandler+0x1c4>)
 80052d6:	f7fe f9b5 	bl	8003644 <update_fsm>
}
 80052da:	e058      	b.n	800538e <FDCAN2_IT0_IRQHandler+0x1aa>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80052dc:	4b31      	ldr	r3, [pc, #196]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052de:	785a      	ldrb	r2, [r3, #1]
 80052e0:	4b30      	ldr	r3, [pc, #192]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052e2:	789b      	ldrb	r3, [r3, #2]
 80052e4:	4013      	ands	r3, r2
 80052e6:	b2da      	uxtb	r2, r3
 80052e8:	4b2e      	ldr	r3, [pc, #184]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052ea:	78db      	ldrb	r3, [r3, #3]
 80052ec:	4013      	ands	r3, r2
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2bff      	cmp	r3, #255	; 0xff
 80052f2:	bf0c      	ite	eq
 80052f4:	2301      	moveq	r3, #1
 80052f6:	2300      	movne	r3, #0
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	461a      	mov	r2, r3
 80052fc:	4b29      	ldr	r3, [pc, #164]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 80052fe:	791b      	ldrb	r3, [r3, #4]
 8005300:	2bff      	cmp	r3, #255	; 0xff
 8005302:	bf0c      	ite	eq
 8005304:	2301      	moveq	r3, #1
 8005306:	2300      	movne	r3, #0
 8005308:	b2db      	uxtb	r3, r3
 800530a:	4619      	mov	r1, r3
 800530c:	4b25      	ldr	r3, [pc, #148]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 800530e:	795b      	ldrb	r3, [r3, #5]
 8005310:	2bff      	cmp	r3, #255	; 0xff
 8005312:	bf0c      	ite	eq
 8005314:	2301      	moveq	r3, #1
 8005316:	2300      	movne	r3, #0
 8005318:	b2db      	uxtb	r3, r3
 800531a:	fb03 f301 	mul.w	r3, r3, r1
 800531e:	4013      	ands	r3, r2
 8005320:	4a20      	ldr	r2, [pc, #128]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005322:	7992      	ldrb	r2, [r2, #6]
 8005324:	2aff      	cmp	r2, #255	; 0xff
 8005326:	bf0c      	ite	eq
 8005328:	2201      	moveq	r2, #1
 800532a:	2200      	movne	r2, #0
 800532c:	b2d2      	uxtb	r2, r2
 800532e:	4013      	ands	r3, r2
 8005330:	4a1c      	ldr	r2, [pc, #112]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005332:	79d2      	ldrb	r2, [r2, #7]
 8005334:	2aff      	cmp	r2, #255	; 0xff
 8005336:	bf0c      	ite	eq
 8005338:	2201      	moveq	r2, #1
 800533a:	2200      	movne	r2, #0
 800533c:	b2d2      	uxtb	r2, r2
 800533e:	4013      	ands	r3, r2
 8005340:	4a18      	ldr	r2, [pc, #96]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005342:	7a12      	ldrb	r2, [r2, #8]
 8005344:	2afe      	cmp	r2, #254	; 0xfe
 8005346:	bf0c      	ite	eq
 8005348:	2201      	moveq	r2, #1
 800534a:	2200      	movne	r2, #0
 800534c:	b2d2      	uxtb	r2, r2
 800534e:	4013      	ands	r3, r2
 8005350:	2b00      	cmp	r3, #0
 8005352:	d004      	beq.n	800535e <FDCAN2_IT0_IRQHandler+0x17a>
	  update_fsm(&state, ZERO_CMD);
 8005354:	217a      	movs	r1, #122	; 0x7a
 8005356:	4814      	ldr	r0, [pc, #80]	; (80053a8 <FDCAN2_IT0_IRQHandler+0x1c4>)
 8005358:	f7fe f974 	bl	8003644 <update_fsm>
}
 800535c:	e017      	b.n	800538e <FDCAN2_IT0_IRQHandler+0x1aa>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 800535e:	4e11      	ldr	r6, [pc, #68]	; (80053a4 <FDCAN2_IT0_IRQHandler+0x1c0>)
 8005360:	4b12      	ldr	r3, [pc, #72]	; (80053ac <FDCAN2_IT0_IRQHandler+0x1c8>)
 8005362:	930f      	str	r3, [sp, #60]	; 0x3c
 8005364:	466d      	mov	r5, sp
 8005366:	f106 0410 	add.w	r4, r6, #16
 800536a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800536c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800536e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005370:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005372:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005374:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005376:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800537a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800537e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8005382:	f7fc fe65 	bl	8002050 <unpack_cmd>
  	  controller.timeout = 0;					// Reset timeout counter
 8005386:	4b0a      	ldr	r3, [pc, #40]	; (80053b0 <FDCAN2_IT0_IRQHandler+0x1cc>)
 8005388:	2200      	movs	r2, #0
 800538a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 800538e:	bf00      	nop
 8005390:	3704      	adds	r7, #4
 8005392:	46bd      	mov	sp, r7
 8005394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005396:	bf00      	nop
 8005398:	20000378 	.word	0x20000378
 800539c:	20009369 	.word	0x20009369
 80053a0:	20009374 	.word	0x20009374
 80053a4:	20009368 	.word	0x20009368
 80053a8:	20000674 	.word	0x20000674
 80053ac:	2000084c 	.word	0x2000084c
 80053b0:	20000784 	.word	0x20000784

080053b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
	return 1;
 80053b8:	2301      	movs	r3, #1
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <_kill>:

int _kill(int pid, int sig)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b082      	sub	sp, #8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80053ce:	f008 f8bd 	bl	800d54c <__errno>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2216      	movs	r2, #22
 80053d6:	601a      	str	r2, [r3, #0]
	return -1;
 80053d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <_exit>:

void _exit (int status)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80053ec:	f04f 31ff 	mov.w	r1, #4294967295
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f7ff ffe7 	bl	80053c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80053f6:	e7fe      	b.n	80053f6 <_exit+0x12>

080053f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b086      	sub	sp, #24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005404:	2300      	movs	r3, #0
 8005406:	617b      	str	r3, [r7, #20]
 8005408:	e00a      	b.n	8005420 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800540a:	f3af 8000 	nop.w
 800540e:	4601      	mov	r1, r0
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	1c5a      	adds	r2, r3, #1
 8005414:	60ba      	str	r2, [r7, #8]
 8005416:	b2ca      	uxtb	r2, r1
 8005418:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	3301      	adds	r3, #1
 800541e:	617b      	str	r3, [r7, #20]
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	429a      	cmp	r2, r3
 8005426:	dbf0      	blt.n	800540a <_read+0x12>
	}

return len;
 8005428:	687b      	ldr	r3, [r7, #4]
}
 800542a:	4618      	mov	r0, r3
 800542c:	3718      	adds	r7, #24
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}

08005432 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005432:	b580      	push	{r7, lr}
 8005434:	b086      	sub	sp, #24
 8005436:	af00      	add	r7, sp, #0
 8005438:	60f8      	str	r0, [r7, #12]
 800543a:	60b9      	str	r1, [r7, #8]
 800543c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800543e:	2300      	movs	r3, #0
 8005440:	617b      	str	r3, [r7, #20]
 8005442:	e009      	b.n	8005458 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	1c5a      	adds	r2, r3, #1
 8005448:	60ba      	str	r2, [r7, #8]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	4618      	mov	r0, r3
 800544e:	f000 fa45 	bl	80058dc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	3301      	adds	r3, #1
 8005456:	617b      	str	r3, [r7, #20]
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	dbf1      	blt.n	8005444 <_write+0x12>
	}
	return len;
 8005460:	687b      	ldr	r3, [r7, #4]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <_close>:

int _close(int file)
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
	return -1;
 8005472:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005476:	4618      	mov	r0, r3
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005482:	b480      	push	{r7}
 8005484:	b083      	sub	sp, #12
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
 800548a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005492:	605a      	str	r2, [r3, #4]
	return 0;
 8005494:	2300      	movs	r3, #0
}
 8005496:	4618      	mov	r0, r3
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <_isatty>:

int _isatty(int file)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
	return 1;
 80054aa:	2301      	movs	r3, #1
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b085      	sub	sp, #20
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
	return 0;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3714      	adds	r7, #20
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
	...

080054d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80054dc:	4a14      	ldr	r2, [pc, #80]	; (8005530 <_sbrk+0x5c>)
 80054de:	4b15      	ldr	r3, [pc, #84]	; (8005534 <_sbrk+0x60>)
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80054e8:	4b13      	ldr	r3, [pc, #76]	; (8005538 <_sbrk+0x64>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d102      	bne.n	80054f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80054f0:	4b11      	ldr	r3, [pc, #68]	; (8005538 <_sbrk+0x64>)
 80054f2:	4a12      	ldr	r2, [pc, #72]	; (800553c <_sbrk+0x68>)
 80054f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80054f6:	4b10      	ldr	r3, [pc, #64]	; (8005538 <_sbrk+0x64>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4413      	add	r3, r2
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	429a      	cmp	r2, r3
 8005502:	d207      	bcs.n	8005514 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005504:	f008 f822 	bl	800d54c <__errno>
 8005508:	4603      	mov	r3, r0
 800550a:	220c      	movs	r2, #12
 800550c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800550e:	f04f 33ff 	mov.w	r3, #4294967295
 8005512:	e009      	b.n	8005528 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005514:	4b08      	ldr	r3, [pc, #32]	; (8005538 <_sbrk+0x64>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800551a:	4b07      	ldr	r3, [pc, #28]	; (8005538 <_sbrk+0x64>)
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4413      	add	r3, r2
 8005522:	4a05      	ldr	r2, [pc, #20]	; (8005538 <_sbrk+0x64>)
 8005524:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005526:	68fb      	ldr	r3, [r7, #12]
}
 8005528:	4618      	mov	r0, r3
 800552a:	3718      	adds	r7, #24
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	20020000 	.word	0x20020000
 8005534:	00000400 	.word	0x00000400
 8005538:	20000228 	.word	0x20000228
 800553c:	20009598 	.word	0x20009598

08005540 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005544:	4b06      	ldr	r3, [pc, #24]	; (8005560 <SystemInit+0x20>)
 8005546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800554a:	4a05      	ldr	r2, [pc, #20]	; (8005560 <SystemInit+0x20>)
 800554c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005550:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005554:	bf00      	nop
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	e000ed00 	.word	0xe000ed00

08005564 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b09c      	sub	sp, #112	; 0x70
 8005568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800556a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800556e:	2200      	movs	r2, #0
 8005570:	601a      	str	r2, [r3, #0]
 8005572:	605a      	str	r2, [r3, #4]
 8005574:	609a      	str	r2, [r3, #8]
 8005576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005578:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800557c:	2200      	movs	r2, #0
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	605a      	str	r2, [r3, #4]
 8005582:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005584:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]
 800558c:	605a      	str	r2, [r3, #4]
 800558e:	609a      	str	r2, [r3, #8]
 8005590:	60da      	str	r2, [r3, #12]
 8005592:	611a      	str	r2, [r3, #16]
 8005594:	615a      	str	r2, [r3, #20]
 8005596:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005598:	1d3b      	adds	r3, r7, #4
 800559a:	2234      	movs	r2, #52	; 0x34
 800559c:	2100      	movs	r1, #0
 800559e:	4618      	mov	r0, r3
 80055a0:	f008 f80c 	bl	800d5bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80055a4:	4b51      	ldr	r3, [pc, #324]	; (80056ec <MX_TIM1_Init+0x188>)
 80055a6:	4a52      	ldr	r2, [pc, #328]	; (80056f0 <MX_TIM1_Init+0x18c>)
 80055a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80055aa:	4b50      	ldr	r3, [pc, #320]	; (80056ec <MX_TIM1_Init+0x188>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055b0:	4b4e      	ldr	r3, [pc, #312]	; (80056ec <MX_TIM1_Init+0x188>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2250;
 80055b6:	4b4d      	ldr	r3, [pc, #308]	; (80056ec <MX_TIM1_Init+0x188>)
 80055b8:	f640 02ca 	movw	r2, #2250	; 0x8ca
 80055bc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055be:	4b4b      	ldr	r3, [pc, #300]	; (80056ec <MX_TIM1_Init+0x188>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 80055c4:	4b49      	ldr	r3, [pc, #292]	; (80056ec <MX_TIM1_Init+0x188>)
 80055c6:	2201      	movs	r2, #1
 80055c8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80055ca:	4b48      	ldr	r3, [pc, #288]	; (80056ec <MX_TIM1_Init+0x188>)
 80055cc:	2280      	movs	r2, #128	; 0x80
 80055ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80055d0:	4846      	ldr	r0, [pc, #280]	; (80056ec <MX_TIM1_Init+0x188>)
 80055d2:	f004 fea3 	bl	800a31c <HAL_TIM_Base_Init>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d001      	beq.n	80055e0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80055dc:	f7ff f922 	bl	8004824 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80055e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055e4:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80055e6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80055ea:	4619      	mov	r1, r3
 80055ec:	483f      	ldr	r0, [pc, #252]	; (80056ec <MX_TIM1_Init+0x188>)
 80055ee:	f005 fb69 	bl	800acc4 <HAL_TIM_ConfigClockSource>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80055f8:	f7ff f914 	bl	8004824 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80055fc:	483b      	ldr	r0, [pc, #236]	; (80056ec <MX_TIM1_Init+0x188>)
 80055fe:	f004 ff5d 	bl	800a4bc <HAL_TIM_PWM_Init>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8005608:	f7ff f90c 	bl	8004824 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800560c:	2300      	movs	r3, #0
 800560e:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005610:	2300      	movs	r3, #0
 8005612:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005614:	2300      	movs	r3, #0
 8005616:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005618:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800561c:	4619      	mov	r1, r3
 800561e:	4833      	ldr	r0, [pc, #204]	; (80056ec <MX_TIM1_Init+0x188>)
 8005620:	f006 f928 	bl	800b874 <HAL_TIMEx_MasterConfigSynchronization>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800562a:	f7ff f8fb 	bl	8004824 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800562e:	2360      	movs	r3, #96	; 0x60
 8005630:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8005632:	2300      	movs	r3, #0
 8005634:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8005636:	2302      	movs	r3, #2
 8005638:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800563a:	2300      	movs	r3, #0
 800563c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800563e:	2304      	movs	r3, #4
 8005640:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005642:	2300      	movs	r3, #0
 8005644:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005646:	2300      	movs	r3, #0
 8005648:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800564a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800564e:	2200      	movs	r2, #0
 8005650:	4619      	mov	r1, r3
 8005652:	4826      	ldr	r0, [pc, #152]	; (80056ec <MX_TIM1_Init+0x188>)
 8005654:	f005 fa26 	bl	800aaa4 <HAL_TIM_PWM_ConfigChannel>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800565e:	f7ff f8e1 	bl	8004824 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005662:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005666:	2204      	movs	r2, #4
 8005668:	4619      	mov	r1, r3
 800566a:	4820      	ldr	r0, [pc, #128]	; (80056ec <MX_TIM1_Init+0x188>)
 800566c:	f005 fa1a 	bl	800aaa4 <HAL_TIM_PWM_ConfigChannel>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8005676:	f7ff f8d5 	bl	8004824 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800567a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800567e:	2208      	movs	r2, #8
 8005680:	4619      	mov	r1, r3
 8005682:	481a      	ldr	r0, [pc, #104]	; (80056ec <MX_TIM1_Init+0x188>)
 8005684:	f005 fa0e 	bl	800aaa4 <HAL_TIM_PWM_ConfigChannel>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 800568e:	f7ff f8c9 	bl	8004824 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005692:	2300      	movs	r3, #0
 8005694:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005696:	2300      	movs	r3, #0
 8005698:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800569a:	2300      	movs	r3, #0
 800569c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800569e:	2300      	movs	r3, #0
 80056a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80056a2:	2300      	movs	r3, #0
 80056a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80056a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80056aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80056b0:	2300      	movs	r3, #0
 80056b2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80056b4:	2300      	movs	r3, #0
 80056b6:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80056b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056bc:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80056be:	2300      	movs	r3, #0
 80056c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80056c2:	2300      	movs	r3, #0
 80056c4:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80056c6:	2300      	movs	r3, #0
 80056c8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80056ca:	1d3b      	adds	r3, r7, #4
 80056cc:	4619      	mov	r1, r3
 80056ce:	4807      	ldr	r0, [pc, #28]	; (80056ec <MX_TIM1_Init+0x188>)
 80056d0:	f006 f966 	bl	800b9a0 <HAL_TIMEx_ConfigBreakDeadTime>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d001      	beq.n	80056de <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80056da:	f7ff f8a3 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80056de:	4803      	ldr	r0, [pc, #12]	; (80056ec <MX_TIM1_Init+0x188>)
 80056e0:	f000 f82e 	bl	8005740 <HAL_TIM_MspPostInit>

}
 80056e4:	bf00      	nop
 80056e6:	3770      	adds	r7, #112	; 0x70
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	200094a8 	.word	0x200094a8
 80056f0:	40012c00 	.word	0x40012c00

080056f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a0d      	ldr	r2, [pc, #52]	; (8005738 <HAL_TIM_Base_MspInit+0x44>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d113      	bne.n	800572e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005706:	4b0d      	ldr	r3, [pc, #52]	; (800573c <HAL_TIM_Base_MspInit+0x48>)
 8005708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800570a:	4a0c      	ldr	r2, [pc, #48]	; (800573c <HAL_TIM_Base_MspInit+0x48>)
 800570c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005710:	6613      	str	r3, [r2, #96]	; 0x60
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <HAL_TIM_Base_MspInit+0x48>)
 8005714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005716:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800571e:	2200      	movs	r2, #0
 8005720:	2100      	movs	r1, #0
 8005722:	2019      	movs	r0, #25
 8005724:	f001 fe4b 	bl	80073be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8005728:	2019      	movs	r0, #25
 800572a:	f001 fe62 	bl	80073f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800572e:	bf00      	nop
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	40012c00 	.word	0x40012c00
 800573c:	40021000 	.word	0x40021000

08005740 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b088      	sub	sp, #32
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005748:	f107 030c 	add.w	r3, r7, #12
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	605a      	str	r2, [r3, #4]
 8005752:	609a      	str	r2, [r3, #8]
 8005754:	60da      	str	r2, [r3, #12]
 8005756:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a12      	ldr	r2, [pc, #72]	; (80057a8 <HAL_TIM_MspPostInit+0x68>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d11d      	bne.n	800579e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005762:	4b12      	ldr	r3, [pc, #72]	; (80057ac <HAL_TIM_MspPostInit+0x6c>)
 8005764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005766:	4a11      	ldr	r2, [pc, #68]	; (80057ac <HAL_TIM_MspPostInit+0x6c>)
 8005768:	f043 0301 	orr.w	r3, r3, #1
 800576c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800576e:	4b0f      	ldr	r3, [pc, #60]	; (80057ac <HAL_TIM_MspPostInit+0x6c>)
 8005770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	60bb      	str	r3, [r7, #8]
 8005778:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800577a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800577e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005780:	2302      	movs	r3, #2
 8005782:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005784:	2300      	movs	r3, #0
 8005786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005788:	2300      	movs	r3, #0
 800578a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800578c:	2306      	movs	r3, #6
 800578e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005790:	f107 030c 	add.w	r3, r7, #12
 8005794:	4619      	mov	r1, r3
 8005796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800579a:	f002 ffd3 	bl	8008744 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800579e:	bf00      	nop
 80057a0:	3720      	adds	r7, #32
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	40012c00 	.word	0x40012c00
 80057ac:	40021000 	.word	0x40021000

080057b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80057b4:	4b22      	ldr	r3, [pc, #136]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057b6:	4a23      	ldr	r2, [pc, #140]	; (8005844 <MX_USART2_UART_Init+0x94>)
 80057b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80057ba:	4b21      	ldr	r3, [pc, #132]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80057c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80057c2:	4b1f      	ldr	r3, [pc, #124]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057c4:	2200      	movs	r2, #0
 80057c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80057c8:	4b1d      	ldr	r3, [pc, #116]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057ca:	2200      	movs	r2, #0
 80057cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80057ce:	4b1c      	ldr	r3, [pc, #112]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057d0:	2200      	movs	r2, #0
 80057d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80057d4:	4b1a      	ldr	r3, [pc, #104]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057d6:	220c      	movs	r2, #12
 80057d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80057da:	4b19      	ldr	r3, [pc, #100]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057dc:	2200      	movs	r2, #0
 80057de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80057e0:	4b17      	ldr	r3, [pc, #92]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80057e6:	4b16      	ldr	r3, [pc, #88]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80057ec:	4b14      	ldr	r3, [pc, #80]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057ee:	2200      	movs	r2, #0
 80057f0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80057f2:	4b13      	ldr	r3, [pc, #76]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057f4:	2200      	movs	r2, #0
 80057f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80057f8:	4811      	ldr	r0, [pc, #68]	; (8005840 <MX_USART2_UART_Init+0x90>)
 80057fa:	f006 f9c9 	bl	800bb90 <HAL_UART_Init>
 80057fe:	4603      	mov	r3, r0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d001      	beq.n	8005808 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8005804:	f7ff f80e 	bl	8004824 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005808:	2100      	movs	r1, #0
 800580a:	480d      	ldr	r0, [pc, #52]	; (8005840 <MX_USART2_UART_Init+0x90>)
 800580c:	f007 fdcb 	bl	800d3a6 <HAL_UARTEx_SetTxFifoThreshold>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8005816:	f7ff f805 	bl	8004824 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800581a:	2100      	movs	r1, #0
 800581c:	4808      	ldr	r0, [pc, #32]	; (8005840 <MX_USART2_UART_Init+0x90>)
 800581e:	f007 fe00 	bl	800d422 <HAL_UARTEx_SetRxFifoThreshold>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8005828:	f7fe fffc 	bl	8004824 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800582c:	4804      	ldr	r0, [pc, #16]	; (8005840 <MX_USART2_UART_Init+0x90>)
 800582e:	f007 fd81 	bl	800d334 <HAL_UARTEx_DisableFifoMode>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8005838:	f7fe fff4 	bl	8004824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800583c:	bf00      	nop
 800583e:	bd80      	pop	{r7, pc}
 8005840:	200094f4 	.word	0x200094f4
 8005844:	40004400 	.word	0x40004400

08005848 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08a      	sub	sp, #40	; 0x28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005850:	f107 0314 	add.w	r3, r7, #20
 8005854:	2200      	movs	r2, #0
 8005856:	601a      	str	r2, [r3, #0]
 8005858:	605a      	str	r2, [r3, #4]
 800585a:	609a      	str	r2, [r3, #8]
 800585c:	60da      	str	r2, [r3, #12]
 800585e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a1b      	ldr	r2, [pc, #108]	; (80058d4 <HAL_UART_MspInit+0x8c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d130      	bne.n	80058cc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800586a:	4b1b      	ldr	r3, [pc, #108]	; (80058d8 <HAL_UART_MspInit+0x90>)
 800586c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800586e:	4a1a      	ldr	r2, [pc, #104]	; (80058d8 <HAL_UART_MspInit+0x90>)
 8005870:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005874:	6593      	str	r3, [r2, #88]	; 0x58
 8005876:	4b18      	ldr	r3, [pc, #96]	; (80058d8 <HAL_UART_MspInit+0x90>)
 8005878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800587e:	613b      	str	r3, [r7, #16]
 8005880:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005882:	4b15      	ldr	r3, [pc, #84]	; (80058d8 <HAL_UART_MspInit+0x90>)
 8005884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005886:	4a14      	ldr	r2, [pc, #80]	; (80058d8 <HAL_UART_MspInit+0x90>)
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800588e:	4b12      	ldr	r3, [pc, #72]	; (80058d8 <HAL_UART_MspInit+0x90>)
 8005890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005892:	f003 0301 	and.w	r3, r3, #1
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800589a:	230c      	movs	r3, #12
 800589c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800589e:	2302      	movs	r3, #2
 80058a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058a2:	2300      	movs	r3, #0
 80058a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a6:	2300      	movs	r3, #0
 80058a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80058aa:	2307      	movs	r3, #7
 80058ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80058ae:	f107 0314 	add.w	r3, r7, #20
 80058b2:	4619      	mov	r1, r3
 80058b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058b8:	f002 ff44 	bl	8008744 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80058bc:	2200      	movs	r2, #0
 80058be:	2100      	movs	r1, #0
 80058c0:	2026      	movs	r0, #38	; 0x26
 80058c2:	f001 fd7c 	bl	80073be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80058c6:	2026      	movs	r0, #38	; 0x26
 80058c8:	f001 fd93 	bl	80073f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80058cc:	bf00      	nop
 80058ce:	3728      	adds	r7, #40	; 0x28
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	40004400 	.word	0x40004400
 80058d8:	40021000 	.word	0x40021000

080058dc <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 80058e4:	1d39      	adds	r1, r7, #4
 80058e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80058ea:	2201      	movs	r2, #1
 80058ec:	4803      	ldr	r0, [pc, #12]	; (80058fc <__io_putchar+0x20>)
 80058ee:	f006 f99f 	bl	800bc30 <HAL_UART_Transmit>
return 0;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3708      	adds	r7, #8
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}
 80058fc:	200094f4 	.word	0x200094f4

08005900 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005908:	2201      	movs	r2, #1
 800590a:	4904      	ldr	r1, [pc, #16]	; (800591c <HAL_UART_RxCpltCallback+0x1c>)
 800590c:	4804      	ldr	r0, [pc, #16]	; (8005920 <HAL_UART_RxCpltCallback+0x20>)
 800590e:	f006 fa25 	bl	800bd5c <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005912:	bf00      	nop
 8005914:	3708      	adds	r7, #8
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	20000670 	.word	0x20000670
 8005920:	200094f4 	.word	0x200094f4

08005924 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005924:	480d      	ldr	r0, [pc, #52]	; (800595c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005926:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005928:	480d      	ldr	r0, [pc, #52]	; (8005960 <LoopForever+0x6>)
  ldr r1, =_edata
 800592a:	490e      	ldr	r1, [pc, #56]	; (8005964 <LoopForever+0xa>)
  ldr r2, =_sidata
 800592c:	4a0e      	ldr	r2, [pc, #56]	; (8005968 <LoopForever+0xe>)
  movs r3, #0
 800592e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005930:	e002      	b.n	8005938 <LoopCopyDataInit>

08005932 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005932:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005934:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005936:	3304      	adds	r3, #4

08005938 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005938:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800593a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800593c:	d3f9      	bcc.n	8005932 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800593e:	4a0b      	ldr	r2, [pc, #44]	; (800596c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005940:	4c0b      	ldr	r4, [pc, #44]	; (8005970 <LoopForever+0x16>)
  movs r3, #0
 8005942:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005944:	e001      	b.n	800594a <LoopFillZerobss>

08005946 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005946:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005948:	3204      	adds	r2, #4

0800594a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800594a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800594c:	d3fb      	bcc.n	8005946 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800594e:	f7ff fdf7 	bl	8005540 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005952:	f007 fe01 	bl	800d558 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005956:	f7fe fc1f 	bl	8004198 <main>

0800595a <LoopForever>:

LoopForever:
    b LoopForever
 800595a:	e7fe      	b.n	800595a <LoopForever>
  ldr   r0, =_estack
 800595c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005960:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005964:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8005968:	08013350 	.word	0x08013350
  ldr r2, =_sbss
 800596c:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8005970:	20009598 	.word	0x20009598

08005974 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005974:	e7fe      	b.n	8005974 <ADC1_2_IRQHandler>

08005976 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005976:	b580      	push	{r7, lr}
 8005978:	b082      	sub	sp, #8
 800597a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800597c:	2300      	movs	r3, #0
 800597e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005980:	2003      	movs	r0, #3
 8005982:	f001 fd11 	bl	80073a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005986:	2000      	movs	r0, #0
 8005988:	f000 f80e 	bl	80059a8 <HAL_InitTick>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d002      	beq.n	8005998 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	71fb      	strb	r3, [r7, #7]
 8005996:	e001      	b.n	800599c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005998:	f7ff fb9a 	bl	80050d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800599c:	79fb      	ldrb	r3, [r7, #7]

}
 800599e:	4618      	mov	r0, r3
 80059a0:	3708      	adds	r7, #8
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
	...

080059a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80059b0:	2300      	movs	r3, #0
 80059b2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80059b4:	4b16      	ldr	r3, [pc, #88]	; (8005a10 <HAL_InitTick+0x68>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d022      	beq.n	8005a02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80059bc:	4b15      	ldr	r3, [pc, #84]	; (8005a14 <HAL_InitTick+0x6c>)
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	4b13      	ldr	r3, [pc, #76]	; (8005a10 <HAL_InitTick+0x68>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80059c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80059cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d0:	4618      	mov	r0, r3
 80059d2:	f001 fd1c 	bl	800740e <HAL_SYSTICK_Config>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d10f      	bne.n	80059fc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2b0f      	cmp	r3, #15
 80059e0:	d809      	bhi.n	80059f6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059e2:	2200      	movs	r2, #0
 80059e4:	6879      	ldr	r1, [r7, #4]
 80059e6:	f04f 30ff 	mov.w	r0, #4294967295
 80059ea:	f001 fce8 	bl	80073be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80059ee:	4a0a      	ldr	r2, [pc, #40]	; (8005a18 <HAL_InitTick+0x70>)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6013      	str	r3, [r2, #0]
 80059f4:	e007      	b.n	8005a06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	73fb      	strb	r3, [r7, #15]
 80059fa:	e004      	b.n	8005a06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	73fb      	strb	r3, [r7, #15]
 8005a00:	e001      	b.n	8005a06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005a06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	20000008 	.word	0x20000008
 8005a14:	20000000 	.word	0x20000000
 8005a18:	20000004 	.word	0x20000004

08005a1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a20:	4b05      	ldr	r3, [pc, #20]	; (8005a38 <HAL_IncTick+0x1c>)
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	4b05      	ldr	r3, [pc, #20]	; (8005a3c <HAL_IncTick+0x20>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4413      	add	r3, r2
 8005a2a:	4a03      	ldr	r2, [pc, #12]	; (8005a38 <HAL_IncTick+0x1c>)
 8005a2c:	6013      	str	r3, [r2, #0]
}
 8005a2e:	bf00      	nop
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr
 8005a38:	20009584 	.word	0x20009584
 8005a3c:	20000008 	.word	0x20000008

08005a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  return uwTick;
 8005a44:	4b03      	ldr	r3, [pc, #12]	; (8005a54 <HAL_GetTick+0x14>)
 8005a46:	681b      	ldr	r3, [r3, #0]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	20009584 	.word	0x20009584

08005a58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a60:	f7ff ffee 	bl	8005a40 <HAL_GetTick>
 8005a64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a70:	d004      	beq.n	8005a7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a72:	4b09      	ldr	r3, [pc, #36]	; (8005a98 <HAL_Delay+0x40>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	4413      	add	r3, r2
 8005a7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005a7c:	bf00      	nop
 8005a7e:	f7ff ffdf 	bl	8005a40 <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d8f7      	bhi.n	8005a7e <HAL_Delay+0x26>
  {
  }
}
 8005a8e:	bf00      	nop
 8005a90:	bf00      	nop
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	20000008 	.word	0x20000008

08005a9c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	431a      	orrs	r2, r3
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	609a      	str	r2, [r3, #8]
}
 8005ab6:	bf00      	nop
 8005ab8:	370c      	adds	r7, #12
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	b083      	sub	sp, #12
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
 8005aca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	609a      	str	r2, [r3, #8]
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b087      	sub	sp, #28
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
 8005b10:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	3360      	adds	r3, #96	; 0x60
 8005b16:	461a      	mov	r2, r3
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	4413      	add	r3, r2
 8005b1e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	4b08      	ldr	r3, [pc, #32]	; (8005b48 <LL_ADC_SetOffset+0x44>)
 8005b26:	4013      	ands	r3, r2
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005b2e:	683a      	ldr	r2, [r7, #0]
 8005b30:	430a      	orrs	r2, r1
 8005b32:	4313      	orrs	r3, r2
 8005b34:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005b3c:	bf00      	nop
 8005b3e:	371c      	adds	r7, #28
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	03fff000 	.word	0x03fff000

08005b4c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b085      	sub	sp, #20
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	3360      	adds	r3, #96	; 0x60
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4413      	add	r3, r2
 8005b62:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	3360      	adds	r3, #96	; 0x60
 8005b88:	461a      	mov	r2, r3
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	4413      	add	r3, r2
 8005b90:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	431a      	orrs	r2, r3
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005ba2:	bf00      	nop
 8005ba4:	371c      	adds	r7, #28
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr

08005bae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b087      	sub	sp, #28
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	3360      	adds	r3, #96	; 0x60
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	431a      	orrs	r2, r3
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005bd8:	bf00      	nop
 8005bda:	371c      	adds	r7, #28
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b087      	sub	sp, #28
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	60b9      	str	r1, [r7, #8]
 8005bee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	3360      	adds	r3, #96	; 0x60
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	009b      	lsls	r3, r3, #2
 8005bfa:	4413      	add	r3, r2
 8005bfc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005c0e:	bf00      	nop
 8005c10:	371c      	adds	r7, #28
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr

08005c1a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
 8005c22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	431a      	orrs	r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	615a      	str	r2, [r3, #20]
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	370c      	adds	r7, #12
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b087      	sub	sp, #28
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	60f8      	str	r0, [r7, #12]
 8005c6e:	60b9      	str	r1, [r7, #8]
 8005c70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	3330      	adds	r3, #48	; 0x30
 8005c76:	461a      	mov	r2, r3
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	0a1b      	lsrs	r3, r3, #8
 8005c7c:	009b      	lsls	r3, r3, #2
 8005c7e:	f003 030c 	and.w	r3, r3, #12
 8005c82:	4413      	add	r3, r2
 8005c84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	f003 031f 	and.w	r3, r3, #31
 8005c90:	211f      	movs	r1, #31
 8005c92:	fa01 f303 	lsl.w	r3, r1, r3
 8005c96:	43db      	mvns	r3, r3
 8005c98:	401a      	ands	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	0e9b      	lsrs	r3, r3, #26
 8005c9e:	f003 011f 	and.w	r1, r3, #31
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	f003 031f 	and.w	r3, r3, #31
 8005ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8005cac:	431a      	orrs	r2, r3
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005cb2:	bf00      	nop
 8005cb4:	371c      	adds	r7, #28
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005cbe:	b480      	push	{r7}
 8005cc0:	b087      	sub	sp, #28
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	60f8      	str	r0, [r7, #12]
 8005cc6:	60b9      	str	r1, [r7, #8]
 8005cc8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	3314      	adds	r3, #20
 8005cce:	461a      	mov	r2, r3
 8005cd0:	68bb      	ldr	r3, [r7, #8]
 8005cd2:	0e5b      	lsrs	r3, r3, #25
 8005cd4:	009b      	lsls	r3, r3, #2
 8005cd6:	f003 0304 	and.w	r3, r3, #4
 8005cda:	4413      	add	r3, r2
 8005cdc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005cde:	697b      	ldr	r3, [r7, #20]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	0d1b      	lsrs	r3, r3, #20
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	2107      	movs	r1, #7
 8005cec:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	401a      	ands	r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	0d1b      	lsrs	r3, r3, #20
 8005cf8:	f003 031f 	and.w	r3, r3, #31
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8005d02:	431a      	orrs	r2, r3
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005d08:	bf00      	nop
 8005d0a:	371c      	adds	r7, #28
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d2c:	43db      	mvns	r3, r3
 8005d2e:	401a      	ands	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f003 0318 	and.w	r3, r3, #24
 8005d36:	4908      	ldr	r1, [pc, #32]	; (8005d58 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005d38:	40d9      	lsrs	r1, r3
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	400b      	ands	r3, r1
 8005d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d42:	431a      	orrs	r2, r3
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005d4a:	bf00      	nop
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	0007ffff 	.word	0x0007ffff

08005d5c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f003 031f 	and.w	r3, r3, #31
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b083      	sub	sp, #12
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005da4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	6093      	str	r3, [r2, #8]
}
 8005dac:	bf00      	nop
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dcc:	d101      	bne.n	8005dd2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e000      	b.n	8005dd4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005dd2:	2300      	movs	r3, #0
}
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dde:	4770      	bx	lr

08005de0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005df0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005df4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e18:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e1c:	d101      	bne.n	8005e22 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e000      	b.n	8005e24 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005e44:	f043 0201 	orr.w	r2, r3, #1
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689b      	ldr	r3, [r3, #8]
 8005e64:	f003 0301 	and.w	r3, r3, #1
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d101      	bne.n	8005e70 <LL_ADC_IsEnabled+0x18>
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	e000      	b.n	8005e72 <LL_ADC_IsEnabled+0x1a>
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	370c      	adds	r7, #12
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr

08005e7e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005e7e:	b480      	push	{r7}
 8005e80:	b083      	sub	sp, #12
 8005e82:	af00      	add	r7, sp, #0
 8005e84:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e8e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005e92:	f043 0204 	orr.w	r2, r3, #4
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005e9a:	bf00      	nop
 8005e9c:	370c      	adds	r7, #12
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr

08005ea6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b083      	sub	sp, #12
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f003 0304 	and.w	r3, r3, #4
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d101      	bne.n	8005ebe <LL_ADC_REG_IsConversionOngoing+0x18>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	e000      	b.n	8005ec0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d101      	bne.n	8005ee4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	e000      	b.n	8005ee6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	370c      	adds	r7, #12
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
	...

08005ef4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005ef4:	b590      	push	{r4, r7, lr}
 8005ef6:	b089      	sub	sp, #36	; 0x24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005efc:	2300      	movs	r3, #0
 8005efe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005f00:	2300      	movs	r3, #0
 8005f02:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e1af      	b.n	800626e <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d109      	bne.n	8005f30 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f7fb f9e3 	bl	80012e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4618      	mov	r0, r3
 8005f36:	f7ff ff3f 	bl	8005db8 <LL_ADC_IsDeepPowerDownEnabled>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d004      	beq.n	8005f4a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7ff ff25 	bl	8005d94 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7ff ff5a 	bl	8005e08 <LL_ADC_IsInternalRegulatorEnabled>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d115      	bne.n	8005f86 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff ff3e 	bl	8005de0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005f64:	4b9f      	ldr	r3, [pc, #636]	; (80061e4 <HAL_ADC_Init+0x2f0>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	099b      	lsrs	r3, r3, #6
 8005f6a:	4a9f      	ldr	r2, [pc, #636]	; (80061e8 <HAL_ADC_Init+0x2f4>)
 8005f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f70:	099b      	lsrs	r3, r3, #6
 8005f72:	3301      	adds	r3, #1
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005f78:	e002      	b.n	8005f80 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1f9      	bne.n	8005f7a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff ff3c 	bl	8005e08 <LL_ADC_IsInternalRegulatorEnabled>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10d      	bne.n	8005fb2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f9a:	f043 0210 	orr.w	r2, r3, #16
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fa6:	f043 0201 	orr.w	r2, r3, #1
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7ff ff75 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 8005fbc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc2:	f003 0310 	and.w	r3, r3, #16
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f040 8148 	bne.w	800625c <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f040 8144 	bne.w	800625c <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fd8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005fdc:	f043 0202 	orr.w	r2, r3, #2
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7ff ff35 	bl	8005e58 <LL_ADC_IsEnabled>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d141      	bne.n	8006078 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005ffc:	d004      	beq.n	8006008 <HAL_ADC_Init+0x114>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a7a      	ldr	r2, [pc, #488]	; (80061ec <HAL_ADC_Init+0x2f8>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d10f      	bne.n	8006028 <HAL_ADC_Init+0x134>
 8006008:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800600c:	f7ff ff24 	bl	8005e58 <LL_ADC_IsEnabled>
 8006010:	4604      	mov	r4, r0
 8006012:	4876      	ldr	r0, [pc, #472]	; (80061ec <HAL_ADC_Init+0x2f8>)
 8006014:	f7ff ff20 	bl	8005e58 <LL_ADC_IsEnabled>
 8006018:	4603      	mov	r3, r0
 800601a:	4323      	orrs	r3, r4
 800601c:	2b00      	cmp	r3, #0
 800601e:	bf0c      	ite	eq
 8006020:	2301      	moveq	r3, #1
 8006022:	2300      	movne	r3, #0
 8006024:	b2db      	uxtb	r3, r3
 8006026:	e012      	b.n	800604e <HAL_ADC_Init+0x15a>
 8006028:	4871      	ldr	r0, [pc, #452]	; (80061f0 <HAL_ADC_Init+0x2fc>)
 800602a:	f7ff ff15 	bl	8005e58 <LL_ADC_IsEnabled>
 800602e:	4604      	mov	r4, r0
 8006030:	4870      	ldr	r0, [pc, #448]	; (80061f4 <HAL_ADC_Init+0x300>)
 8006032:	f7ff ff11 	bl	8005e58 <LL_ADC_IsEnabled>
 8006036:	4603      	mov	r3, r0
 8006038:	431c      	orrs	r4, r3
 800603a:	486f      	ldr	r0, [pc, #444]	; (80061f8 <HAL_ADC_Init+0x304>)
 800603c:	f7ff ff0c 	bl	8005e58 <LL_ADC_IsEnabled>
 8006040:	4603      	mov	r3, r0
 8006042:	4323      	orrs	r3, r4
 8006044:	2b00      	cmp	r3, #0
 8006046:	bf0c      	ite	eq
 8006048:	2301      	moveq	r3, #1
 800604a:	2300      	movne	r3, #0
 800604c:	b2db      	uxtb	r3, r3
 800604e:	2b00      	cmp	r3, #0
 8006050:	d012      	beq.n	8006078 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800605a:	d004      	beq.n	8006066 <HAL_ADC_Init+0x172>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a62      	ldr	r2, [pc, #392]	; (80061ec <HAL_ADC_Init+0x2f8>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d101      	bne.n	800606a <HAL_ADC_Init+0x176>
 8006066:	4a65      	ldr	r2, [pc, #404]	; (80061fc <HAL_ADC_Init+0x308>)
 8006068:	e000      	b.n	800606c <HAL_ADC_Init+0x178>
 800606a:	4a65      	ldr	r2, [pc, #404]	; (8006200 <HAL_ADC_Init+0x30c>)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	4619      	mov	r1, r3
 8006072:	4610      	mov	r0, r2
 8006074:	f7ff fd12 	bl	8005a9c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	7f5b      	ldrb	r3, [r3, #29]
 800607c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006082:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8006088:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800608e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006096:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8006098:	4313      	orrs	r3, r2
 800609a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d106      	bne.n	80060b4 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060aa:	3b01      	subs	r3, #1
 80060ac:	045b      	lsls	r3, r3, #17
 80060ae:	69ba      	ldr	r2, [r7, #24]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d009      	beq.n	80060d0 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68da      	ldr	r2, [r3, #12]
 80060d6:	4b4b      	ldr	r3, [pc, #300]	; (8006204 <HAL_ADC_Init+0x310>)
 80060d8:	4013      	ands	r3, r2
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	6812      	ldr	r2, [r2, #0]
 80060de:	69b9      	ldr	r1, [r7, #24]
 80060e0:	430b      	orrs	r3, r1
 80060e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	691b      	ldr	r3, [r3, #16]
 80060ea:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	430a      	orrs	r2, r1
 80060f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4618      	mov	r0, r3
 8006100:	f7ff fed1 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 8006104:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4618      	mov	r0, r3
 800610c:	f7ff fede 	bl	8005ecc <LL_ADC_INJ_IsConversionOngoing>
 8006110:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d17f      	bne.n	8006218 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d17c      	bne.n	8006218 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8006122:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800612a:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800612c:	4313      	orrs	r3, r2
 800612e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800613a:	f023 0302 	bic.w	r3, r3, #2
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	6812      	ldr	r2, [r2, #0]
 8006142:	69b9      	ldr	r1, [r7, #24]
 8006144:	430b      	orrs	r3, r1
 8006146:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d017      	beq.n	8006180 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	691a      	ldr	r2, [r3, #16]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800615e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006168:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800616c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	6911      	ldr	r1, [r2, #16]
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6812      	ldr	r2, [r2, #0]
 8006178:	430b      	orrs	r3, r1
 800617a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800617e:	e013      	b.n	80061a8 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691a      	ldr	r2, [r3, #16]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800618e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	6812      	ldr	r2, [r2, #0]
 800619c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80061a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80061a4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061ae:	2b01      	cmp	r3, #1
 80061b0:	d12a      	bne.n	8006208 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80061bc:	f023 0304 	bic.w	r3, r3, #4
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80061c8:	4311      	orrs	r1, r2
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80061ce:	4311      	orrs	r1, r2
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80061d4:	430a      	orrs	r2, r1
 80061d6:	431a      	orrs	r2, r3
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f042 0201 	orr.w	r2, r2, #1
 80061e0:	611a      	str	r2, [r3, #16]
 80061e2:	e019      	b.n	8006218 <HAL_ADC_Init+0x324>
 80061e4:	20000000 	.word	0x20000000
 80061e8:	053e2d63 	.word	0x053e2d63
 80061ec:	50000100 	.word	0x50000100
 80061f0:	50000400 	.word	0x50000400
 80061f4:	50000500 	.word	0x50000500
 80061f8:	50000600 	.word	0x50000600
 80061fc:	50000300 	.word	0x50000300
 8006200:	50000700 	.word	0x50000700
 8006204:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	691a      	ldr	r2, [r3, #16]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0201 	bic.w	r2, r2, #1
 8006216:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d10c      	bne.n	800623a <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006226:	f023 010f 	bic.w	r1, r3, #15
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	1e5a      	subs	r2, r3, #1
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	631a      	str	r2, [r3, #48]	; 0x30
 8006238:	e007      	b.n	800624a <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 020f 	bic.w	r2, r2, #15
 8006248:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624e:	f023 0303 	bic.w	r3, r3, #3
 8006252:	f043 0201 	orr.w	r2, r3, #1
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	65da      	str	r2, [r3, #92]	; 0x5c
 800625a:	e007      	b.n	800626c <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006260:	f043 0210 	orr.w	r2, r3, #16
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800626c:	7ffb      	ldrb	r3, [r7, #31]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3724      	adds	r7, #36	; 0x24
 8006272:	46bd      	mov	sp, r7
 8006274:	bd90      	pop	{r4, r7, pc}
 8006276:	bf00      	nop

08006278 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b086      	sub	sp, #24
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006288:	d004      	beq.n	8006294 <HAL_ADC_Start+0x1c>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a67      	ldr	r2, [pc, #412]	; (800642c <HAL_ADC_Start+0x1b4>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d101      	bne.n	8006298 <HAL_ADC_Start+0x20>
 8006294:	4b66      	ldr	r3, [pc, #408]	; (8006430 <HAL_ADC_Start+0x1b8>)
 8006296:	e000      	b.n	800629a <HAL_ADC_Start+0x22>
 8006298:	4b66      	ldr	r3, [pc, #408]	; (8006434 <HAL_ADC_Start+0x1bc>)
 800629a:	4618      	mov	r0, r3
 800629c:	f7ff fd5e 	bl	8005d5c <LL_ADC_GetMultimode>
 80062a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7ff fdfd 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f040 80b4 	bne.w	800641c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	d101      	bne.n	80062c2 <HAL_ADC_Start+0x4a>
 80062be:	2302      	movs	r3, #2
 80062c0:	e0af      	b.n	8006422 <HAL_ADC_Start+0x1aa>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 fe0c 	bl	8006ee8 <ADC_Enable>
 80062d0:	4603      	mov	r3, r0
 80062d2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80062d4:	7dfb      	ldrb	r3, [r7, #23]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f040 809b 	bne.w	8006412 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80062e4:	f023 0301 	bic.w	r3, r3, #1
 80062e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a4d      	ldr	r2, [pc, #308]	; (800642c <HAL_ADC_Start+0x1b4>)
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d009      	beq.n	800630e <HAL_ADC_Start+0x96>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a4e      	ldr	r2, [pc, #312]	; (8006438 <HAL_ADC_Start+0x1c0>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d002      	beq.n	800630a <HAL_ADC_Start+0x92>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	e003      	b.n	8006312 <HAL_ADC_Start+0x9a>
 800630a:	4b4c      	ldr	r3, [pc, #304]	; (800643c <HAL_ADC_Start+0x1c4>)
 800630c:	e001      	b.n	8006312 <HAL_ADC_Start+0x9a>
 800630e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	4293      	cmp	r3, r2
 8006318:	d002      	beq.n	8006320 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d105      	bne.n	800632c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006324:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006334:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006338:	d106      	bne.n	8006348 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800633e:	f023 0206 	bic.w	r2, r3, #6
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	661a      	str	r2, [r3, #96]	; 0x60
 8006346:	e002      	b.n	800634e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	221c      	movs	r2, #28
 8006354:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a32      	ldr	r2, [pc, #200]	; (800642c <HAL_ADC_Start+0x1b4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d009      	beq.n	800637c <HAL_ADC_Start+0x104>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a32      	ldr	r2, [pc, #200]	; (8006438 <HAL_ADC_Start+0x1c0>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d002      	beq.n	8006378 <HAL_ADC_Start+0x100>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	e003      	b.n	8006380 <HAL_ADC_Start+0x108>
 8006378:	4b30      	ldr	r3, [pc, #192]	; (800643c <HAL_ADC_Start+0x1c4>)
 800637a:	e001      	b.n	8006380 <HAL_ADC_Start+0x108>
 800637c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006380:	687a      	ldr	r2, [r7, #4]
 8006382:	6812      	ldr	r2, [r2, #0]
 8006384:	4293      	cmp	r3, r2
 8006386:	d008      	beq.n	800639a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d005      	beq.n	800639a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	2b05      	cmp	r3, #5
 8006392:	d002      	beq.n	800639a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	2b09      	cmp	r3, #9
 8006398:	d114      	bne.n	80063c4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d007      	beq.n	80063b8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80063b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4618      	mov	r0, r3
 80063be:	f7ff fd5e 	bl	8005e7e <LL_ADC_REG_StartConversion>
 80063c2:	e02d      	b.n	8006420 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a15      	ldr	r2, [pc, #84]	; (800642c <HAL_ADC_Start+0x1b4>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d009      	beq.n	80063ee <HAL_ADC_Start+0x176>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a16      	ldr	r2, [pc, #88]	; (8006438 <HAL_ADC_Start+0x1c0>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d002      	beq.n	80063ea <HAL_ADC_Start+0x172>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	e003      	b.n	80063f2 <HAL_ADC_Start+0x17a>
 80063ea:	4b14      	ldr	r3, [pc, #80]	; (800643c <HAL_ADC_Start+0x1c4>)
 80063ec:	e001      	b.n	80063f2 <HAL_ADC_Start+0x17a>
 80063ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80063f2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00f      	beq.n	8006420 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006404:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006408:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	65da      	str	r2, [r3, #92]	; 0x5c
 8006410:	e006      	b.n	8006420 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800641a:	e001      	b.n	8006420 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800641c:	2302      	movs	r3, #2
 800641e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006420:	7dfb      	ldrb	r3, [r7, #23]
}
 8006422:	4618      	mov	r0, r3
 8006424:	3718      	adds	r7, #24
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	50000100 	.word	0x50000100
 8006430:	50000300 	.word	0x50000300
 8006434:	50000700 	.word	0x50000700
 8006438:	50000500 	.word	0x50000500
 800643c:	50000400 	.word	0x50000400

08006440 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b088      	sub	sp, #32
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
 8006448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006452:	d004      	beq.n	800645e <HAL_ADC_PollForConversion+0x1e>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a77      	ldr	r2, [pc, #476]	; (8006638 <HAL_ADC_PollForConversion+0x1f8>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d101      	bne.n	8006462 <HAL_ADC_PollForConversion+0x22>
 800645e:	4b77      	ldr	r3, [pc, #476]	; (800663c <HAL_ADC_PollForConversion+0x1fc>)
 8006460:	e000      	b.n	8006464 <HAL_ADC_PollForConversion+0x24>
 8006462:	4b77      	ldr	r3, [pc, #476]	; (8006640 <HAL_ADC_PollForConversion+0x200>)
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff fc79 	bl	8005d5c <LL_ADC_GetMultimode>
 800646a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	699b      	ldr	r3, [r3, #24]
 8006470:	2b08      	cmp	r3, #8
 8006472:	d102      	bne.n	800647a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006474:	2308      	movs	r3, #8
 8006476:	61fb      	str	r3, [r7, #28]
 8006478:	e037      	b.n	80064ea <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d005      	beq.n	800648c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	2b05      	cmp	r3, #5
 8006484:	d002      	beq.n	800648c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b09      	cmp	r3, #9
 800648a:	d111      	bne.n	80064b0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f003 0301 	and.w	r3, r3, #1
 8006496:	2b00      	cmp	r3, #0
 8006498:	d007      	beq.n	80064aa <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800649e:	f043 0220 	orr.w	r2, r3, #32
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e0c1      	b.n	800662e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80064aa:	2304      	movs	r3, #4
 80064ac:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80064ae:	e01c      	b.n	80064ea <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80064b8:	d004      	beq.n	80064c4 <HAL_ADC_PollForConversion+0x84>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a5e      	ldr	r2, [pc, #376]	; (8006638 <HAL_ADC_PollForConversion+0x1f8>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d101      	bne.n	80064c8 <HAL_ADC_PollForConversion+0x88>
 80064c4:	4b5d      	ldr	r3, [pc, #372]	; (800663c <HAL_ADC_PollForConversion+0x1fc>)
 80064c6:	e000      	b.n	80064ca <HAL_ADC_PollForConversion+0x8a>
 80064c8:	4b5d      	ldr	r3, [pc, #372]	; (8006640 <HAL_ADC_PollForConversion+0x200>)
 80064ca:	4618      	mov	r0, r3
 80064cc:	f7ff fc54 	bl	8005d78 <LL_ADC_GetMultiDMATransfer>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d007      	beq.n	80064e6 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064da:	f043 0220 	orr.w	r2, r3, #32
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e0a3      	b.n	800662e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80064e6:	2304      	movs	r3, #4
 80064e8:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80064ea:	f7ff faa9 	bl	8005a40 <HAL_GetTick>
 80064ee:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80064f0:	e021      	b.n	8006536 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f8:	d01d      	beq.n	8006536 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80064fa:	f7ff faa1 	bl	8005a40 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	429a      	cmp	r2, r3
 8006508:	d302      	bcc.n	8006510 <HAL_ADC_PollForConversion+0xd0>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d112      	bne.n	8006536 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	681a      	ldr	r2, [r3, #0]
 8006516:	69fb      	ldr	r3, [r7, #28]
 8006518:	4013      	ands	r3, r2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10b      	bne.n	8006536 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006522:	f043 0204 	orr.w	r2, r3, #4
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e07b      	b.n	800662e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	4013      	ands	r3, r2
 8006540:	2b00      	cmp	r3, #0
 8006542:	d0d6      	beq.n	80064f2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006548:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff fb73 	bl	8005c40 <LL_ADC_REG_IsTriggerSourceSWStart>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d01c      	beq.n	800659a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	7f5b      	ldrb	r3, [r3, #29]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d118      	bne.n	800659a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0308 	and.w	r3, r3, #8
 8006572:	2b08      	cmp	r3, #8
 8006574:	d111      	bne.n	800659a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800657a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d105      	bne.n	800659a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a26      	ldr	r2, [pc, #152]	; (8006638 <HAL_ADC_PollForConversion+0x1f8>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d009      	beq.n	80065b8 <HAL_ADC_PollForConversion+0x178>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a26      	ldr	r2, [pc, #152]	; (8006644 <HAL_ADC_PollForConversion+0x204>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d002      	beq.n	80065b4 <HAL_ADC_PollForConversion+0x174>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	e003      	b.n	80065bc <HAL_ADC_PollForConversion+0x17c>
 80065b4:	4b24      	ldr	r3, [pc, #144]	; (8006648 <HAL_ADC_PollForConversion+0x208>)
 80065b6:	e001      	b.n	80065bc <HAL_ADC_PollForConversion+0x17c>
 80065b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	6812      	ldr	r2, [r2, #0]
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d008      	beq.n	80065d6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d005      	beq.n	80065d6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	2b05      	cmp	r3, #5
 80065ce:	d002      	beq.n	80065d6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2b09      	cmp	r3, #9
 80065d4:	d104      	bne.n	80065e0 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	61bb      	str	r3, [r7, #24]
 80065de:	e014      	b.n	800660a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	4a14      	ldr	r2, [pc, #80]	; (8006638 <HAL_ADC_PollForConversion+0x1f8>)
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d009      	beq.n	80065fe <HAL_ADC_PollForConversion+0x1be>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4a15      	ldr	r2, [pc, #84]	; (8006644 <HAL_ADC_PollForConversion+0x204>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d002      	beq.n	80065fa <HAL_ADC_PollForConversion+0x1ba>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	e003      	b.n	8006602 <HAL_ADC_PollForConversion+0x1c2>
 80065fa:	4b13      	ldr	r3, [pc, #76]	; (8006648 <HAL_ADC_PollForConversion+0x208>)
 80065fc:	e001      	b.n	8006602 <HAL_ADC_PollForConversion+0x1c2>
 80065fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8006602:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	2b08      	cmp	r3, #8
 800660e:	d104      	bne.n	800661a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2208      	movs	r2, #8
 8006616:	601a      	str	r2, [r3, #0]
 8006618:	e008      	b.n	800662c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006620:	2b00      	cmp	r3, #0
 8006622:	d103      	bne.n	800662c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	220c      	movs	r2, #12
 800662a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3720      	adds	r7, #32
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	50000100 	.word	0x50000100
 800663c:	50000300 	.word	0x50000300
 8006640:	50000700 	.word	0x50000700
 8006644:	50000500 	.word	0x50000500
 8006648:	50000400 	.word	0x50000400

0800664c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800664c:	b480      	push	{r7}
 800664e:	b083      	sub	sp, #12
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800665a:	4618      	mov	r0, r3
 800665c:	370c      	adds	r7, #12
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b0b6      	sub	sp, #216	; 0xd8
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006672:	2300      	movs	r3, #0
 8006674:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8006678:	2300      	movs	r3, #0
 800667a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006682:	2b01      	cmp	r3, #1
 8006684:	d102      	bne.n	800668c <HAL_ADC_ConfigChannel+0x24>
 8006686:	2302      	movs	r3, #2
 8006688:	f000 bc13 	b.w	8006eb2 <HAL_ADC_ConfigChannel+0x84a>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4618      	mov	r0, r3
 800669a:	f7ff fc04 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f040 83f3 	bne.w	8006e8c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6818      	ldr	r0, [r3, #0]
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	6859      	ldr	r1, [r3, #4]
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	461a      	mov	r2, r3
 80066b4:	f7ff fad7 	bl	8005c66 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4618      	mov	r0, r3
 80066be:	f7ff fbf2 	bl	8005ea6 <LL_ADC_REG_IsConversionOngoing>
 80066c2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f7ff fbfe 	bl	8005ecc <LL_ADC_INJ_IsConversionOngoing>
 80066d0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80066d4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	f040 81d9 	bne.w	8006a90 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80066de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	f040 81d4 	bne.w	8006a90 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80066f0:	d10f      	bne.n	8006712 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6818      	ldr	r0, [r3, #0]
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2200      	movs	r2, #0
 80066fc:	4619      	mov	r1, r3
 80066fe:	f7ff fade 	bl	8005cbe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff fa85 	bl	8005c1a <LL_ADC_SetSamplingTimeCommonConfig>
 8006710:	e00e      	b.n	8006730 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6818      	ldr	r0, [r3, #0]
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	6819      	ldr	r1, [r3, #0]
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	461a      	mov	r2, r3
 8006720:	f7ff facd 	bl	8005cbe <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	2100      	movs	r1, #0
 800672a:	4618      	mov	r0, r3
 800672c:	f7ff fa75 	bl	8005c1a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	695a      	ldr	r2, [r3, #20]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	08db      	lsrs	r3, r3, #3
 800673c:	f003 0303 	and.w	r3, r3, #3
 8006740:	005b      	lsls	r3, r3, #1
 8006742:	fa02 f303 	lsl.w	r3, r2, r3
 8006746:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	2b04      	cmp	r3, #4
 8006750:	d022      	beq.n	8006798 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6818      	ldr	r0, [r3, #0]
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6919      	ldr	r1, [r3, #16]
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006762:	f7ff f9cf 	bl	8005b04 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6818      	ldr	r0, [r3, #0]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	6919      	ldr	r1, [r3, #16]
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	461a      	mov	r2, r3
 8006774:	f7ff fa1b 	bl	8005bae <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6818      	ldr	r0, [r3, #0]
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	6919      	ldr	r1, [r3, #16]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	7f1b      	ldrb	r3, [r3, #28]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d102      	bne.n	800678e <HAL_ADC_ConfigChannel+0x126>
 8006788:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800678c:	e000      	b.n	8006790 <HAL_ADC_ConfigChannel+0x128>
 800678e:	2300      	movs	r3, #0
 8006790:	461a      	mov	r2, r3
 8006792:	f7ff fa27 	bl	8005be4 <LL_ADC_SetOffsetSaturation>
 8006796:	e17b      	b.n	8006a90 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2100      	movs	r1, #0
 800679e:	4618      	mov	r0, r3
 80067a0:	f7ff f9d4 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 80067a4:	4603      	mov	r3, r0
 80067a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10a      	bne.n	80067c4 <HAL_ADC_ConfigChannel+0x15c>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2100      	movs	r1, #0
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff f9c9 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 80067ba:	4603      	mov	r3, r0
 80067bc:	0e9b      	lsrs	r3, r3, #26
 80067be:	f003 021f 	and.w	r2, r3, #31
 80067c2:	e01e      	b.n	8006802 <HAL_ADC_ConfigChannel+0x19a>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	2100      	movs	r1, #0
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff f9be 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 80067d0:	4603      	mov	r3, r0
 80067d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80067da:	fa93 f3a3 	rbit	r3, r3
 80067de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80067e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80067e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80067ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80067f2:	2320      	movs	r3, #32
 80067f4:	e004      	b.n	8006800 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80067f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067fa:	fab3 f383 	clz	r3, r3
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800680a:	2b00      	cmp	r3, #0
 800680c:	d105      	bne.n	800681a <HAL_ADC_ConfigChannel+0x1b2>
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	0e9b      	lsrs	r3, r3, #26
 8006814:	f003 031f 	and.w	r3, r3, #31
 8006818:	e018      	b.n	800684c <HAL_ADC_ConfigChannel+0x1e4>
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006822:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006826:	fa93 f3a3 	rbit	r3, r3
 800682a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800682e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006832:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8006836:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800683a:	2b00      	cmp	r3, #0
 800683c:	d101      	bne.n	8006842 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800683e:	2320      	movs	r3, #32
 8006840:	e004      	b.n	800684c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8006842:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8006846:	fab3 f383 	clz	r3, r3
 800684a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800684c:	429a      	cmp	r2, r3
 800684e:	d106      	bne.n	800685e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2200      	movs	r2, #0
 8006856:	2100      	movs	r1, #0
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff f98d 	bl	8005b78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2101      	movs	r1, #1
 8006864:	4618      	mov	r0, r3
 8006866:	f7ff f971 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 800686a:	4603      	mov	r3, r0
 800686c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10a      	bne.n	800688a <HAL_ADC_ConfigChannel+0x222>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2101      	movs	r1, #1
 800687a:	4618      	mov	r0, r3
 800687c:	f7ff f966 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 8006880:	4603      	mov	r3, r0
 8006882:	0e9b      	lsrs	r3, r3, #26
 8006884:	f003 021f 	and.w	r2, r3, #31
 8006888:	e01e      	b.n	80068c8 <HAL_ADC_ConfigChannel+0x260>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2101      	movs	r1, #1
 8006890:	4618      	mov	r0, r3
 8006892:	f7ff f95b 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 8006896:	4603      	mov	r3, r0
 8006898:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800689c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80068a0:	fa93 f3a3 	rbit	r3, r3
 80068a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80068a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80068ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80068b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d101      	bne.n	80068bc <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80068b8:	2320      	movs	r3, #32
 80068ba:	e004      	b.n	80068c6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80068bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80068c0:	fab3 f383 	clz	r3, r3
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d105      	bne.n	80068e0 <HAL_ADC_ConfigChannel+0x278>
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	0e9b      	lsrs	r3, r3, #26
 80068da:	f003 031f 	and.w	r3, r3, #31
 80068de:	e018      	b.n	8006912 <HAL_ADC_ConfigChannel+0x2aa>
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80068ec:	fa93 f3a3 	rbit	r3, r3
 80068f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80068f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80068f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80068fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006900:	2b00      	cmp	r3, #0
 8006902:	d101      	bne.n	8006908 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8006904:	2320      	movs	r3, #32
 8006906:	e004      	b.n	8006912 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8006908:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800690c:	fab3 f383 	clz	r3, r3
 8006910:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006912:	429a      	cmp	r2, r3
 8006914:	d106      	bne.n	8006924 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2200      	movs	r2, #0
 800691c:	2101      	movs	r1, #1
 800691e:	4618      	mov	r0, r3
 8006920:	f7ff f92a 	bl	8005b78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2102      	movs	r1, #2
 800692a:	4618      	mov	r0, r3
 800692c:	f7ff f90e 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 8006930:	4603      	mov	r3, r0
 8006932:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10a      	bne.n	8006950 <HAL_ADC_ConfigChannel+0x2e8>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2102      	movs	r1, #2
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff f903 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 8006946:	4603      	mov	r3, r0
 8006948:	0e9b      	lsrs	r3, r3, #26
 800694a:	f003 021f 	and.w	r2, r3, #31
 800694e:	e01e      	b.n	800698e <HAL_ADC_ConfigChannel+0x326>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2102      	movs	r1, #2
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff f8f8 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 800695c:	4603      	mov	r3, r0
 800695e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006962:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006966:	fa93 f3a3 	rbit	r3, r3
 800696a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800696e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006972:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8006976:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800697e:	2320      	movs	r3, #32
 8006980:	e004      	b.n	800698c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8006982:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006986:	fab3 f383 	clz	r3, r3
 800698a:	b2db      	uxtb	r3, r3
 800698c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006996:	2b00      	cmp	r3, #0
 8006998:	d105      	bne.n	80069a6 <HAL_ADC_ConfigChannel+0x33e>
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	0e9b      	lsrs	r3, r3, #26
 80069a0:	f003 031f 	and.w	r3, r3, #31
 80069a4:	e016      	b.n	80069d4 <HAL_ADC_ConfigChannel+0x36c>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80069b2:	fa93 f3a3 	rbit	r3, r3
 80069b6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80069b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80069ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80069be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d101      	bne.n	80069ca <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80069c6:	2320      	movs	r3, #32
 80069c8:	e004      	b.n	80069d4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80069ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069ce:	fab3 f383 	clz	r3, r3
 80069d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d106      	bne.n	80069e6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2200      	movs	r2, #0
 80069de:	2102      	movs	r1, #2
 80069e0:	4618      	mov	r0, r3
 80069e2:	f7ff f8c9 	bl	8005b78 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2103      	movs	r1, #3
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7ff f8ad 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 80069f2:	4603      	mov	r3, r0
 80069f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d10a      	bne.n	8006a12 <HAL_ADC_ConfigChannel+0x3aa>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2103      	movs	r1, #3
 8006a02:	4618      	mov	r0, r3
 8006a04:	f7ff f8a2 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	0e9b      	lsrs	r3, r3, #26
 8006a0c:	f003 021f 	and.w	r2, r3, #31
 8006a10:	e017      	b.n	8006a42 <HAL_ADC_ConfigChannel+0x3da>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2103      	movs	r1, #3
 8006a18:	4618      	mov	r0, r3
 8006a1a:	f7ff f897 	bl	8005b4c <LL_ADC_GetOffsetChannel>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006a24:	fa93 f3a3 	rbit	r3, r3
 8006a28:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8006a2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006a2c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8006a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d101      	bne.n	8006a38 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006a34:	2320      	movs	r3, #32
 8006a36:	e003      	b.n	8006a40 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8006a38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006a3a:	fab3 f383 	clz	r3, r3
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d105      	bne.n	8006a5a <HAL_ADC_ConfigChannel+0x3f2>
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	0e9b      	lsrs	r3, r3, #26
 8006a54:	f003 031f 	and.w	r3, r3, #31
 8006a58:	e011      	b.n	8006a7e <HAL_ADC_ConfigChannel+0x416>
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a62:	fa93 f3a3 	rbit	r3, r3
 8006a66:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8006a68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006a6a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8006a6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d101      	bne.n	8006a76 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8006a72:	2320      	movs	r3, #32
 8006a74:	e003      	b.n	8006a7e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8006a76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a78:	fab3 f383 	clz	r3, r3
 8006a7c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d106      	bne.n	8006a90 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2200      	movs	r2, #0
 8006a88:	2103      	movs	r1, #3
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7ff f874 	bl	8005b78 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7ff f9df 	bl	8005e58 <LL_ADC_IsEnabled>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	f040 813d 	bne.w	8006d1c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6818      	ldr	r0, [r3, #0]
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	6819      	ldr	r1, [r3, #0]
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f7ff f930 	bl	8005d14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	4aa2      	ldr	r2, [pc, #648]	; (8006d44 <HAL_ADC_ConfigChannel+0x6dc>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	f040 812e 	bne.w	8006d1c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d10b      	bne.n	8006ae8 <HAL_ADC_ConfigChannel+0x480>
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	0e9b      	lsrs	r3, r3, #26
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	f003 031f 	and.w	r3, r3, #31
 8006adc:	2b09      	cmp	r3, #9
 8006ade:	bf94      	ite	ls
 8006ae0:	2301      	movls	r3, #1
 8006ae2:	2300      	movhi	r3, #0
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	e019      	b.n	8006b1c <HAL_ADC_ConfigChannel+0x4b4>
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006aee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006af0:	fa93 f3a3 	rbit	r3, r3
 8006af4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8006af6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006af8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8006afa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d101      	bne.n	8006b04 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006b00:	2320      	movs	r3, #32
 8006b02:	e003      	b.n	8006b0c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006b04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b06:	fab3 f383 	clz	r3, r3
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	f003 031f 	and.w	r3, r3, #31
 8006b12:	2b09      	cmp	r3, #9
 8006b14:	bf94      	ite	ls
 8006b16:	2301      	movls	r3, #1
 8006b18:	2300      	movhi	r3, #0
 8006b1a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d079      	beq.n	8006c14 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d107      	bne.n	8006b3c <HAL_ADC_ConfigChannel+0x4d4>
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	0e9b      	lsrs	r3, r3, #26
 8006b32:	3301      	adds	r3, #1
 8006b34:	069b      	lsls	r3, r3, #26
 8006b36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b3a:	e015      	b.n	8006b68 <HAL_ADC_ConfigChannel+0x500>
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b44:	fa93 f3a3 	rbit	r3, r3
 8006b48:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006b4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b4c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8006b4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d101      	bne.n	8006b58 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8006b54:	2320      	movs	r3, #32
 8006b56:	e003      	b.n	8006b60 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006b58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b5a:	fab3 f383 	clz	r3, r3
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	3301      	adds	r3, #1
 8006b62:	069b      	lsls	r3, r3, #26
 8006b64:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d109      	bne.n	8006b88 <HAL_ADC_ConfigChannel+0x520>
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	0e9b      	lsrs	r3, r3, #26
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	f003 031f 	and.w	r3, r3, #31
 8006b80:	2101      	movs	r1, #1
 8006b82:	fa01 f303 	lsl.w	r3, r1, r3
 8006b86:	e017      	b.n	8006bb8 <HAL_ADC_ConfigChannel+0x550>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b90:	fa93 f3a3 	rbit	r3, r3
 8006b94:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8006b96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006b98:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8006b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d101      	bne.n	8006ba4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8006ba0:	2320      	movs	r3, #32
 8006ba2:	e003      	b.n	8006bac <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8006ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ba6:	fab3 f383 	clz	r3, r3
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	3301      	adds	r3, #1
 8006bae:	f003 031f 	and.w	r3, r3, #31
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006bb8:	ea42 0103 	orr.w	r1, r2, r3
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10a      	bne.n	8006bde <HAL_ADC_ConfigChannel+0x576>
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	0e9b      	lsrs	r3, r3, #26
 8006bce:	3301      	adds	r3, #1
 8006bd0:	f003 021f 	and.w	r2, r3, #31
 8006bd4:	4613      	mov	r3, r2
 8006bd6:	005b      	lsls	r3, r3, #1
 8006bd8:	4413      	add	r3, r2
 8006bda:	051b      	lsls	r3, r3, #20
 8006bdc:	e018      	b.n	8006c10 <HAL_ADC_ConfigChannel+0x5a8>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006be6:	fa93 f3a3 	rbit	r3, r3
 8006bea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006bf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d101      	bne.n	8006bfa <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8006bf6:	2320      	movs	r3, #32
 8006bf8:	e003      	b.n	8006c02 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8006bfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006bfc:	fab3 f383 	clz	r3, r3
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	3301      	adds	r3, #1
 8006c04:	f003 021f 	and.w	r2, r3, #31
 8006c08:	4613      	mov	r3, r2
 8006c0a:	005b      	lsls	r3, r3, #1
 8006c0c:	4413      	add	r3, r2
 8006c0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006c10:	430b      	orrs	r3, r1
 8006c12:	e07e      	b.n	8006d12 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d107      	bne.n	8006c30 <HAL_ADC_ConfigChannel+0x5c8>
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	0e9b      	lsrs	r3, r3, #26
 8006c26:	3301      	adds	r3, #1
 8006c28:	069b      	lsls	r3, r3, #26
 8006c2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c2e:	e015      	b.n	8006c5c <HAL_ADC_ConfigChannel+0x5f4>
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c38:	fa93 f3a3 	rbit	r3, r3
 8006c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8006c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c40:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8006c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d101      	bne.n	8006c4c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006c48:	2320      	movs	r3, #32
 8006c4a:	e003      	b.n	8006c54 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006c4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4e:	fab3 f383 	clz	r3, r3
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	3301      	adds	r3, #1
 8006c56:	069b      	lsls	r3, r3, #26
 8006c58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d109      	bne.n	8006c7c <HAL_ADC_ConfigChannel+0x614>
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	0e9b      	lsrs	r3, r3, #26
 8006c6e:	3301      	adds	r3, #1
 8006c70:	f003 031f 	and.w	r3, r3, #31
 8006c74:	2101      	movs	r1, #1
 8006c76:	fa01 f303 	lsl.w	r3, r1, r3
 8006c7a:	e017      	b.n	8006cac <HAL_ADC_ConfigChannel+0x644>
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c82:	6a3b      	ldr	r3, [r7, #32]
 8006c84:	fa93 f3a3 	rbit	r3, r3
 8006c88:	61fb      	str	r3, [r7, #28]
  return result;
 8006c8a:	69fb      	ldr	r3, [r7, #28]
 8006c8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d101      	bne.n	8006c98 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8006c94:	2320      	movs	r3, #32
 8006c96:	e003      	b.n	8006ca0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8006c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9a:	fab3 f383 	clz	r3, r3
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	f003 031f 	and.w	r3, r3, #31
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8006cac:	ea42 0103 	orr.w	r1, r2, r3
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d10d      	bne.n	8006cd8 <HAL_ADC_ConfigChannel+0x670>
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	0e9b      	lsrs	r3, r3, #26
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	f003 021f 	and.w	r2, r3, #31
 8006cc8:	4613      	mov	r3, r2
 8006cca:	005b      	lsls	r3, r3, #1
 8006ccc:	4413      	add	r3, r2
 8006cce:	3b1e      	subs	r3, #30
 8006cd0:	051b      	lsls	r3, r3, #20
 8006cd2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006cd6:	e01b      	b.n	8006d10 <HAL_ADC_ConfigChannel+0x6a8>
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	fa93 f3a3 	rbit	r3, r3
 8006ce4:	613b      	str	r3, [r7, #16]
  return result;
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d101      	bne.n	8006cf4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006cf0:	2320      	movs	r3, #32
 8006cf2:	e003      	b.n	8006cfc <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	fab3 f383 	clz	r3, r3
 8006cfa:	b2db      	uxtb	r3, r3
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	f003 021f 	and.w	r2, r3, #31
 8006d02:	4613      	mov	r3, r2
 8006d04:	005b      	lsls	r3, r3, #1
 8006d06:	4413      	add	r3, r2
 8006d08:	3b1e      	subs	r3, #30
 8006d0a:	051b      	lsls	r3, r3, #20
 8006d0c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006d10:	430b      	orrs	r3, r1
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	6892      	ldr	r2, [r2, #8]
 8006d16:	4619      	mov	r1, r3
 8006d18:	f7fe ffd1 	bl	8005cbe <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	681a      	ldr	r2, [r3, #0]
 8006d20:	4b09      	ldr	r3, [pc, #36]	; (8006d48 <HAL_ADC_ConfigChannel+0x6e0>)
 8006d22:	4013      	ands	r3, r2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f000 80be 	beq.w	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d32:	d004      	beq.n	8006d3e <HAL_ADC_ConfigChannel+0x6d6>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a04      	ldr	r2, [pc, #16]	; (8006d4c <HAL_ADC_ConfigChannel+0x6e4>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d10a      	bne.n	8006d54 <HAL_ADC_ConfigChannel+0x6ec>
 8006d3e:	4b04      	ldr	r3, [pc, #16]	; (8006d50 <HAL_ADC_ConfigChannel+0x6e8>)
 8006d40:	e009      	b.n	8006d56 <HAL_ADC_ConfigChannel+0x6ee>
 8006d42:	bf00      	nop
 8006d44:	407f0000 	.word	0x407f0000
 8006d48:	80080000 	.word	0x80080000
 8006d4c:	50000100 	.word	0x50000100
 8006d50:	50000300 	.word	0x50000300
 8006d54:	4b59      	ldr	r3, [pc, #356]	; (8006ebc <HAL_ADC_ConfigChannel+0x854>)
 8006d56:	4618      	mov	r0, r3
 8006d58:	f7fe fec6 	bl	8005ae8 <LL_ADC_GetCommonPathInternalCh>
 8006d5c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a56      	ldr	r2, [pc, #344]	; (8006ec0 <HAL_ADC_ConfigChannel+0x858>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d004      	beq.n	8006d74 <HAL_ADC_ConfigChannel+0x70c>
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4a55      	ldr	r2, [pc, #340]	; (8006ec4 <HAL_ADC_ConfigChannel+0x85c>)
 8006d70:	4293      	cmp	r3, r2
 8006d72:	d13a      	bne.n	8006dea <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006d74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006d78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d134      	bne.n	8006dea <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d88:	d005      	beq.n	8006d96 <HAL_ADC_ConfigChannel+0x72e>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a4e      	ldr	r2, [pc, #312]	; (8006ec8 <HAL_ADC_ConfigChannel+0x860>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	f040 8085 	bne.w	8006ea0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006d9e:	d004      	beq.n	8006daa <HAL_ADC_ConfigChannel+0x742>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a49      	ldr	r2, [pc, #292]	; (8006ecc <HAL_ADC_ConfigChannel+0x864>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d101      	bne.n	8006dae <HAL_ADC_ConfigChannel+0x746>
 8006daa:	4a49      	ldr	r2, [pc, #292]	; (8006ed0 <HAL_ADC_ConfigChannel+0x868>)
 8006dac:	e000      	b.n	8006db0 <HAL_ADC_ConfigChannel+0x748>
 8006dae:	4a43      	ldr	r2, [pc, #268]	; (8006ebc <HAL_ADC_ConfigChannel+0x854>)
 8006db0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006db4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006db8:	4619      	mov	r1, r3
 8006dba:	4610      	mov	r0, r2
 8006dbc:	f7fe fe81 	bl	8005ac2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006dc0:	4b44      	ldr	r3, [pc, #272]	; (8006ed4 <HAL_ADC_ConfigChannel+0x86c>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	099b      	lsrs	r3, r3, #6
 8006dc6:	4a44      	ldr	r2, [pc, #272]	; (8006ed8 <HAL_ADC_ConfigChannel+0x870>)
 8006dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dcc:	099b      	lsrs	r3, r3, #6
 8006dce:	1c5a      	adds	r2, r3, #1
 8006dd0:	4613      	mov	r3, r2
 8006dd2:	005b      	lsls	r3, r3, #1
 8006dd4:	4413      	add	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006dda:	e002      	b.n	8006de2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d1f9      	bne.n	8006ddc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006de8:	e05a      	b.n	8006ea0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a3b      	ldr	r2, [pc, #236]	; (8006edc <HAL_ADC_ConfigChannel+0x874>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d125      	bne.n	8006e40 <HAL_ADC_ConfigChannel+0x7d8>
 8006df4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006df8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d11f      	bne.n	8006e40 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a31      	ldr	r2, [pc, #196]	; (8006ecc <HAL_ADC_ConfigChannel+0x864>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d104      	bne.n	8006e14 <HAL_ADC_ConfigChannel+0x7ac>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a34      	ldr	r2, [pc, #208]	; (8006ee0 <HAL_ADC_ConfigChannel+0x878>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d047      	beq.n	8006ea4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e1c:	d004      	beq.n	8006e28 <HAL_ADC_ConfigChannel+0x7c0>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a2a      	ldr	r2, [pc, #168]	; (8006ecc <HAL_ADC_ConfigChannel+0x864>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d101      	bne.n	8006e2c <HAL_ADC_ConfigChannel+0x7c4>
 8006e28:	4a29      	ldr	r2, [pc, #164]	; (8006ed0 <HAL_ADC_ConfigChannel+0x868>)
 8006e2a:	e000      	b.n	8006e2e <HAL_ADC_ConfigChannel+0x7c6>
 8006e2c:	4a23      	ldr	r2, [pc, #140]	; (8006ebc <HAL_ADC_ConfigChannel+0x854>)
 8006e2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e36:	4619      	mov	r1, r3
 8006e38:	4610      	mov	r0, r2
 8006e3a:	f7fe fe42 	bl	8005ac2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006e3e:	e031      	b.n	8006ea4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a27      	ldr	r2, [pc, #156]	; (8006ee4 <HAL_ADC_ConfigChannel+0x87c>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d12d      	bne.n	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006e4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d127      	bne.n	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a1c      	ldr	r2, [pc, #112]	; (8006ecc <HAL_ADC_ConfigChannel+0x864>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d022      	beq.n	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006e68:	d004      	beq.n	8006e74 <HAL_ADC_ConfigChannel+0x80c>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a17      	ldr	r2, [pc, #92]	; (8006ecc <HAL_ADC_ConfigChannel+0x864>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d101      	bne.n	8006e78 <HAL_ADC_ConfigChannel+0x810>
 8006e74:	4a16      	ldr	r2, [pc, #88]	; (8006ed0 <HAL_ADC_ConfigChannel+0x868>)
 8006e76:	e000      	b.n	8006e7a <HAL_ADC_ConfigChannel+0x812>
 8006e78:	4a10      	ldr	r2, [pc, #64]	; (8006ebc <HAL_ADC_ConfigChannel+0x854>)
 8006e7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006e7e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006e82:	4619      	mov	r1, r3
 8006e84:	4610      	mov	r0, r2
 8006e86:	f7fe fe1c 	bl	8005ac2 <LL_ADC_SetCommonPathInternalCh>
 8006e8a:	e00c      	b.n	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e90:	f043 0220 	orr.w	r2, r3, #32
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8006e9e:	e002      	b.n	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006ea0:	bf00      	nop
 8006ea2:	e000      	b.n	8006ea6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ea4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8006eae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	37d8      	adds	r7, #216	; 0xd8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	50000700 	.word	0x50000700
 8006ec0:	c3210000 	.word	0xc3210000
 8006ec4:	90c00010 	.word	0x90c00010
 8006ec8:	50000600 	.word	0x50000600
 8006ecc:	50000100 	.word	0x50000100
 8006ed0:	50000300 	.word	0x50000300
 8006ed4:	20000000 	.word	0x20000000
 8006ed8:	053e2d63 	.word	0x053e2d63
 8006edc:	c7520000 	.word	0xc7520000
 8006ee0:	50000500 	.word	0x50000500
 8006ee4:	cb840000 	.word	0xcb840000

08006ee8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fe ffaf 	bl	8005e58 <LL_ADC_IsEnabled>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d14d      	bne.n	8006f9c <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	689a      	ldr	r2, [r3, #8]
 8006f06:	4b28      	ldr	r3, [pc, #160]	; (8006fa8 <ADC_Enable+0xc0>)
 8006f08:	4013      	ands	r3, r2
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00d      	beq.n	8006f2a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f12:	f043 0210 	orr.w	r2, r3, #16
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f1e:	f043 0201 	orr.w	r2, r3, #1
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e039      	b.n	8006f9e <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f7fe ff7e 	bl	8005e30 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006f34:	f7fe fd84 	bl	8005a40 <HAL_GetTick>
 8006f38:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f3a:	e028      	b.n	8006f8e <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4618      	mov	r0, r3
 8006f42:	f7fe ff89 	bl	8005e58 <LL_ADC_IsEnabled>
 8006f46:	4603      	mov	r3, r0
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d104      	bne.n	8006f56 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fe ff6d 	bl	8005e30 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006f56:	f7fe fd73 	bl	8005a40 <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d914      	bls.n	8006f8e <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d00d      	beq.n	8006f8e <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f76:	f043 0210 	orr.w	r2, r3, #16
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f82:	f043 0201 	orr.w	r2, r3, #1
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	e007      	b.n	8006f9e <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 0301 	and.w	r3, r3, #1
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d1cf      	bne.n	8006f3c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3710      	adds	r7, #16
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	8000003f 	.word	0x8000003f

08006fac <LL_ADC_IsEnabled>:
{
 8006fac:	b480      	push	{r7}
 8006fae:	b083      	sub	sp, #12
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d101      	bne.n	8006fc4 <LL_ADC_IsEnabled+0x18>
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e000      	b.n	8006fc6 <LL_ADC_IsEnabled+0x1a>
 8006fc4:	2300      	movs	r3, #0
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	370c      	adds	r7, #12
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr

08006fd2 <LL_ADC_REG_IsConversionOngoing>:
{
 8006fd2:	b480      	push	{r7}
 8006fd4:	b083      	sub	sp, #12
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	f003 0304 	and.w	r3, r3, #4
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d101      	bne.n	8006fea <LL_ADC_REG_IsConversionOngoing+0x18>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e000      	b.n	8006fec <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	370c      	adds	r7, #12
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006ff8:	b590      	push	{r4, r7, lr}
 8006ffa:	b0a1      	sub	sp, #132	; 0x84
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
 8007000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800700e:	2b01      	cmp	r3, #1
 8007010:	d101      	bne.n	8007016 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007012:	2302      	movs	r3, #2
 8007014:	e0e7      	b.n	80071e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800701e:	2300      	movs	r3, #0
 8007020:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8007022:	2300      	movs	r3, #0
 8007024:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800702e:	d102      	bne.n	8007036 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007030:	4b6f      	ldr	r3, [pc, #444]	; (80071f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007032:	60bb      	str	r3, [r7, #8]
 8007034:	e009      	b.n	800704a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a6e      	ldr	r2, [pc, #440]	; (80071f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d102      	bne.n	8007046 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8007040:	4b6d      	ldr	r3, [pc, #436]	; (80071f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007042:	60bb      	str	r3, [r7, #8]
 8007044:	e001      	b.n	800704a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8007046:	2300      	movs	r3, #0
 8007048:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10b      	bne.n	8007068 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007054:	f043 0220 	orr.w	r2, r3, #32
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e0be      	b.n	80071e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	4618      	mov	r0, r3
 800706c:	f7ff ffb1 	bl	8006fd2 <LL_ADC_REG_IsConversionOngoing>
 8007070:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4618      	mov	r0, r3
 8007078:	f7ff ffab 	bl	8006fd2 <LL_ADC_REG_IsConversionOngoing>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	f040 80a0 	bne.w	80071c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007084:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007086:	2b00      	cmp	r3, #0
 8007088:	f040 809c 	bne.w	80071c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007094:	d004      	beq.n	80070a0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a55      	ldr	r2, [pc, #340]	; (80071f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d101      	bne.n	80070a4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80070a0:	4b56      	ldr	r3, [pc, #344]	; (80071fc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80070a2:	e000      	b.n	80070a6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80070a4:	4b56      	ldr	r3, [pc, #344]	; (8007200 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80070a6:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d04b      	beq.n	8007148 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80070b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	6859      	ldr	r1, [r3, #4]
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80070c2:	035b      	lsls	r3, r3, #13
 80070c4:	430b      	orrs	r3, r1
 80070c6:	431a      	orrs	r2, r3
 80070c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80070ca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80070d4:	d004      	beq.n	80070e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a45      	ldr	r2, [pc, #276]	; (80071f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d10f      	bne.n	8007100 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80070e0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80070e4:	f7ff ff62 	bl	8006fac <LL_ADC_IsEnabled>
 80070e8:	4604      	mov	r4, r0
 80070ea:	4841      	ldr	r0, [pc, #260]	; (80071f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80070ec:	f7ff ff5e 	bl	8006fac <LL_ADC_IsEnabled>
 80070f0:	4603      	mov	r3, r0
 80070f2:	4323      	orrs	r3, r4
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	bf0c      	ite	eq
 80070f8:	2301      	moveq	r3, #1
 80070fa:	2300      	movne	r3, #0
 80070fc:	b2db      	uxtb	r3, r3
 80070fe:	e012      	b.n	8007126 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8007100:	483c      	ldr	r0, [pc, #240]	; (80071f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8007102:	f7ff ff53 	bl	8006fac <LL_ADC_IsEnabled>
 8007106:	4604      	mov	r4, r0
 8007108:	483b      	ldr	r0, [pc, #236]	; (80071f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800710a:	f7ff ff4f 	bl	8006fac <LL_ADC_IsEnabled>
 800710e:	4603      	mov	r3, r0
 8007110:	431c      	orrs	r4, r3
 8007112:	483c      	ldr	r0, [pc, #240]	; (8007204 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8007114:	f7ff ff4a 	bl	8006fac <LL_ADC_IsEnabled>
 8007118:	4603      	mov	r3, r0
 800711a:	4323      	orrs	r3, r4
 800711c:	2b00      	cmp	r3, #0
 800711e:	bf0c      	ite	eq
 8007120:	2301      	moveq	r3, #1
 8007122:	2300      	movne	r3, #0
 8007124:	b2db      	uxtb	r3, r3
 8007126:	2b00      	cmp	r3, #0
 8007128:	d056      	beq.n	80071d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800712a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8007132:	f023 030f 	bic.w	r3, r3, #15
 8007136:	683a      	ldr	r2, [r7, #0]
 8007138:	6811      	ldr	r1, [r2, #0]
 800713a:	683a      	ldr	r2, [r7, #0]
 800713c:	6892      	ldr	r2, [r2, #8]
 800713e:	430a      	orrs	r2, r1
 8007140:	431a      	orrs	r2, r3
 8007142:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007144:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007146:	e047      	b.n	80071d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8007148:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007152:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800715c:	d004      	beq.n	8007168 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a23      	ldr	r2, [pc, #140]	; (80071f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d10f      	bne.n	8007188 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8007168:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800716c:	f7ff ff1e 	bl	8006fac <LL_ADC_IsEnabled>
 8007170:	4604      	mov	r4, r0
 8007172:	481f      	ldr	r0, [pc, #124]	; (80071f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8007174:	f7ff ff1a 	bl	8006fac <LL_ADC_IsEnabled>
 8007178:	4603      	mov	r3, r0
 800717a:	4323      	orrs	r3, r4
 800717c:	2b00      	cmp	r3, #0
 800717e:	bf0c      	ite	eq
 8007180:	2301      	moveq	r3, #1
 8007182:	2300      	movne	r3, #0
 8007184:	b2db      	uxtb	r3, r3
 8007186:	e012      	b.n	80071ae <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8007188:	481a      	ldr	r0, [pc, #104]	; (80071f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800718a:	f7ff ff0f 	bl	8006fac <LL_ADC_IsEnabled>
 800718e:	4604      	mov	r4, r0
 8007190:	4819      	ldr	r0, [pc, #100]	; (80071f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8007192:	f7ff ff0b 	bl	8006fac <LL_ADC_IsEnabled>
 8007196:	4603      	mov	r3, r0
 8007198:	431c      	orrs	r4, r3
 800719a:	481a      	ldr	r0, [pc, #104]	; (8007204 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800719c:	f7ff ff06 	bl	8006fac <LL_ADC_IsEnabled>
 80071a0:	4603      	mov	r3, r0
 80071a2:	4323      	orrs	r3, r4
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	bf0c      	ite	eq
 80071a8:	2301      	moveq	r3, #1
 80071aa:	2300      	movne	r3, #0
 80071ac:	b2db      	uxtb	r3, r3
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d012      	beq.n	80071d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80071b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80071ba:	f023 030f 	bic.w	r3, r3, #15
 80071be:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80071c0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071c2:	e009      	b.n	80071d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071c8:	f043 0220 	orr.w	r2, r3, #32
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80071d6:	e000      	b.n	80071da <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80071e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3784      	adds	r7, #132	; 0x84
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd90      	pop	{r4, r7, pc}
 80071ee:	bf00      	nop
 80071f0:	50000100 	.word	0x50000100
 80071f4:	50000400 	.word	0x50000400
 80071f8:	50000500 	.word	0x50000500
 80071fc:	50000300 	.word	0x50000300
 8007200:	50000700 	.word	0x50000700
 8007204:	50000600 	.word	0x50000600

08007208 <__NVIC_SetPriorityGrouping>:
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f003 0307 	and.w	r3, r3, #7
 8007216:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007218:	4b0c      	ldr	r3, [pc, #48]	; (800724c <__NVIC_SetPriorityGrouping+0x44>)
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800721e:	68ba      	ldr	r2, [r7, #8]
 8007220:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007224:	4013      	ands	r3, r2
 8007226:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007230:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800723a:	4a04      	ldr	r2, [pc, #16]	; (800724c <__NVIC_SetPriorityGrouping+0x44>)
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	60d3      	str	r3, [r2, #12]
}
 8007240:	bf00      	nop
 8007242:	3714      	adds	r7, #20
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	e000ed00 	.word	0xe000ed00

08007250 <__NVIC_GetPriorityGrouping>:
{
 8007250:	b480      	push	{r7}
 8007252:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007254:	4b04      	ldr	r3, [pc, #16]	; (8007268 <__NVIC_GetPriorityGrouping+0x18>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	0a1b      	lsrs	r3, r3, #8
 800725a:	f003 0307 	and.w	r3, r3, #7
}
 800725e:	4618      	mov	r0, r3
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr
 8007268:	e000ed00 	.word	0xe000ed00

0800726c <__NVIC_EnableIRQ>:
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	4603      	mov	r3, r0
 8007274:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800727a:	2b00      	cmp	r3, #0
 800727c:	db0b      	blt.n	8007296 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800727e:	79fb      	ldrb	r3, [r7, #7]
 8007280:	f003 021f 	and.w	r2, r3, #31
 8007284:	4907      	ldr	r1, [pc, #28]	; (80072a4 <__NVIC_EnableIRQ+0x38>)
 8007286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800728a:	095b      	lsrs	r3, r3, #5
 800728c:	2001      	movs	r0, #1
 800728e:	fa00 f202 	lsl.w	r2, r0, r2
 8007292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007296:	bf00      	nop
 8007298:	370c      	adds	r7, #12
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	e000e100 	.word	0xe000e100

080072a8 <__NVIC_SetPriority>:
{
 80072a8:	b480      	push	{r7}
 80072aa:	b083      	sub	sp, #12
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	4603      	mov	r3, r0
 80072b0:	6039      	str	r1, [r7, #0]
 80072b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80072b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	db0a      	blt.n	80072d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	b2da      	uxtb	r2, r3
 80072c0:	490c      	ldr	r1, [pc, #48]	; (80072f4 <__NVIC_SetPriority+0x4c>)
 80072c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072c6:	0112      	lsls	r2, r2, #4
 80072c8:	b2d2      	uxtb	r2, r2
 80072ca:	440b      	add	r3, r1
 80072cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80072d0:	e00a      	b.n	80072e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	b2da      	uxtb	r2, r3
 80072d6:	4908      	ldr	r1, [pc, #32]	; (80072f8 <__NVIC_SetPriority+0x50>)
 80072d8:	79fb      	ldrb	r3, [r7, #7]
 80072da:	f003 030f 	and.w	r3, r3, #15
 80072de:	3b04      	subs	r3, #4
 80072e0:	0112      	lsls	r2, r2, #4
 80072e2:	b2d2      	uxtb	r2, r2
 80072e4:	440b      	add	r3, r1
 80072e6:	761a      	strb	r2, [r3, #24]
}
 80072e8:	bf00      	nop
 80072ea:	370c      	adds	r7, #12
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr
 80072f4:	e000e100 	.word	0xe000e100
 80072f8:	e000ed00 	.word	0xe000ed00

080072fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b089      	sub	sp, #36	; 0x24
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f003 0307 	and.w	r3, r3, #7
 800730e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007310:	69fb      	ldr	r3, [r7, #28]
 8007312:	f1c3 0307 	rsb	r3, r3, #7
 8007316:	2b04      	cmp	r3, #4
 8007318:	bf28      	it	cs
 800731a:	2304      	movcs	r3, #4
 800731c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800731e:	69fb      	ldr	r3, [r7, #28]
 8007320:	3304      	adds	r3, #4
 8007322:	2b06      	cmp	r3, #6
 8007324:	d902      	bls.n	800732c <NVIC_EncodePriority+0x30>
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	3b03      	subs	r3, #3
 800732a:	e000      	b.n	800732e <NVIC_EncodePriority+0x32>
 800732c:	2300      	movs	r3, #0
 800732e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007330:	f04f 32ff 	mov.w	r2, #4294967295
 8007334:	69bb      	ldr	r3, [r7, #24]
 8007336:	fa02 f303 	lsl.w	r3, r2, r3
 800733a:	43da      	mvns	r2, r3
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	401a      	ands	r2, r3
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007344:	f04f 31ff 	mov.w	r1, #4294967295
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	fa01 f303 	lsl.w	r3, r1, r3
 800734e:	43d9      	mvns	r1, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007354:	4313      	orrs	r3, r2
         );
}
 8007356:	4618      	mov	r0, r3
 8007358:	3724      	adds	r7, #36	; 0x24
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
	...

08007364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	3b01      	subs	r3, #1
 8007370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007374:	d301      	bcc.n	800737a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007376:	2301      	movs	r3, #1
 8007378:	e00f      	b.n	800739a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800737a:	4a0a      	ldr	r2, [pc, #40]	; (80073a4 <SysTick_Config+0x40>)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	3b01      	subs	r3, #1
 8007380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007382:	210f      	movs	r1, #15
 8007384:	f04f 30ff 	mov.w	r0, #4294967295
 8007388:	f7ff ff8e 	bl	80072a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800738c:	4b05      	ldr	r3, [pc, #20]	; (80073a4 <SysTick_Config+0x40>)
 800738e:	2200      	movs	r2, #0
 8007390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007392:	4b04      	ldr	r3, [pc, #16]	; (80073a4 <SysTick_Config+0x40>)
 8007394:	2207      	movs	r2, #7
 8007396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007398:	2300      	movs	r3, #0
}
 800739a:	4618      	mov	r0, r3
 800739c:	3708      	adds	r7, #8
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	e000e010 	.word	0xe000e010

080073a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f7ff ff29 	bl	8007208 <__NVIC_SetPriorityGrouping>
}
 80073b6:	bf00      	nop
 80073b8:	3708      	adds	r7, #8
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}

080073be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80073be:	b580      	push	{r7, lr}
 80073c0:	b086      	sub	sp, #24
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	4603      	mov	r3, r0
 80073c6:	60b9      	str	r1, [r7, #8]
 80073c8:	607a      	str	r2, [r7, #4]
 80073ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80073cc:	f7ff ff40 	bl	8007250 <__NVIC_GetPriorityGrouping>
 80073d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80073d2:	687a      	ldr	r2, [r7, #4]
 80073d4:	68b9      	ldr	r1, [r7, #8]
 80073d6:	6978      	ldr	r0, [r7, #20]
 80073d8:	f7ff ff90 	bl	80072fc <NVIC_EncodePriority>
 80073dc:	4602      	mov	r2, r0
 80073de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073e2:	4611      	mov	r1, r2
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff ff5f 	bl	80072a8 <__NVIC_SetPriority>
}
 80073ea:	bf00      	nop
 80073ec:	3718      	adds	r7, #24
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80073f2:	b580      	push	{r7, lr}
 80073f4:	b082      	sub	sp, #8
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	4603      	mov	r3, r0
 80073fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80073fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007400:	4618      	mov	r0, r3
 8007402:	f7ff ff33 	bl	800726c <__NVIC_EnableIRQ>
}
 8007406:	bf00      	nop
 8007408:	3708      	adds	r7, #8
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}

0800740e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800740e:	b580      	push	{r7, lr}
 8007410:	b082      	sub	sp, #8
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f7ff ffa4 	bl	8007364 <SysTick_Config>
 800741c:	4603      	mov	r3, r0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3708      	adds	r7, #8
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007426:	b480      	push	{r7}
 8007428:	b085      	sub	sp, #20
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007438:	b2db      	uxtb	r3, r3
 800743a:	2b02      	cmp	r3, #2
 800743c:	d005      	beq.n	800744a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2204      	movs	r2, #4
 8007442:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	73fb      	strb	r3, [r7, #15]
 8007448:	e037      	b.n	80074ba <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f022 020e 	bic.w	r2, r2, #14
 8007458:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007464:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007468:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f022 0201 	bic.w	r2, r2, #1
 8007478:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800747e:	f003 021f 	and.w	r2, r3, #31
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007486:	2101      	movs	r1, #1
 8007488:	fa01 f202 	lsl.w	r2, r1, r2
 800748c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007496:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00c      	beq.n	80074ba <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80074ae:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80074b8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3714      	adds	r7, #20
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b084      	sub	sp, #16
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	d00d      	beq.n	800750c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2204      	movs	r2, #4
 80074f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	73fb      	strb	r3, [r7, #15]
 800750a:	e047      	b.n	800759c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f022 020e 	bic.w	r2, r2, #14
 800751a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f022 0201 	bic.w	r2, r2, #1
 800752a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007530:	681a      	ldr	r2, [r3, #0]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007536:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800753a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007540:	f003 021f 	and.w	r2, r3, #31
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007548:	2101      	movs	r1, #1
 800754a:	fa01 f202 	lsl.w	r2, r1, r2
 800754e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007558:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00c      	beq.n	800757c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800756c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007570:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800757a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	4798      	blx	r3
    }
  }
  return status;
 800759c:	7bfb      	ldrb	r3, [r7, #15]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}
	...

080075a8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d101      	bne.n	80075ba <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e147      	b.n	800784a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d106      	bne.n	80075d4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7fa fc96 	bl	8001f00 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	699a      	ldr	r2, [r3, #24]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f022 0210 	bic.w	r2, r2, #16
 80075e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80075e4:	f7fe fa2c 	bl	8005a40 <HAL_GetTick>
 80075e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80075ea:	e012      	b.n	8007612 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80075ec:	f7fe fa28 	bl	8005a40 <HAL_GetTick>
 80075f0:	4602      	mov	r2, r0
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	1ad3      	subs	r3, r2, r3
 80075f6:	2b0a      	cmp	r3, #10
 80075f8:	d90b      	bls.n	8007612 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80075fe:	f043 0201 	orr.w	r2, r3, #1
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2203      	movs	r2, #3
 800760a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e11b      	b.n	800784a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	699b      	ldr	r3, [r3, #24]
 8007618:	f003 0308 	and.w	r3, r3, #8
 800761c:	2b08      	cmp	r3, #8
 800761e:	d0e5      	beq.n	80075ec <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f042 0201 	orr.w	r2, r2, #1
 800762e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007630:	f7fe fa06 	bl	8005a40 <HAL_GetTick>
 8007634:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8007636:	e012      	b.n	800765e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007638:	f7fe fa02 	bl	8005a40 <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	2b0a      	cmp	r3, #10
 8007644:	d90b      	bls.n	800765e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800764a:	f043 0201 	orr.w	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2203      	movs	r2, #3
 8007656:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800765a:	2301      	movs	r3, #1
 800765c:	e0f5      	b.n	800784a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	f003 0301 	and.w	r3, r3, #1
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0e5      	beq.n	8007638 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	699a      	ldr	r2, [r3, #24]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f042 0202 	orr.w	r2, r2, #2
 800767a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a74      	ldr	r2, [pc, #464]	; (8007854 <HAL_FDCAN_Init+0x2ac>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d103      	bne.n	800768e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8007686:	4a74      	ldr	r2, [pc, #464]	; (8007858 <HAL_FDCAN_Init+0x2b0>)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	7c1b      	ldrb	r3, [r3, #16]
 8007692:	2b01      	cmp	r3, #1
 8007694:	d108      	bne.n	80076a8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	699a      	ldr	r2, [r3, #24]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076a4:	619a      	str	r2, [r3, #24]
 80076a6:	e007      	b.n	80076b8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699a      	ldr	r2, [r3, #24]
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	7c5b      	ldrb	r3, [r3, #17]
 80076bc:	2b01      	cmp	r3, #1
 80076be:	d108      	bne.n	80076d2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	699a      	ldr	r2, [r3, #24]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076ce:	619a      	str	r2, [r3, #24]
 80076d0:	e007      	b.n	80076e2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	699a      	ldr	r2, [r3, #24]
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80076e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	7c9b      	ldrb	r3, [r3, #18]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d108      	bne.n	80076fc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	699a      	ldr	r2, [r3, #24]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80076f8:	619a      	str	r2, [r3, #24]
 80076fa:	e007      	b.n	800770c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	699a      	ldr	r2, [r3, #24]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800770a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	689a      	ldr	r2, [r3, #8]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	430a      	orrs	r2, r1
 8007720:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	699a      	ldr	r2, [r3, #24]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007730:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	691a      	ldr	r2, [r3, #16]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 0210 	bic.w	r2, r2, #16
 8007740:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68db      	ldr	r3, [r3, #12]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d108      	bne.n	800775c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	699a      	ldr	r2, [r3, #24]
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f042 0204 	orr.w	r2, r2, #4
 8007758:	619a      	str	r2, [r3, #24]
 800775a:	e02c      	b.n	80077b6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d028      	beq.n	80077b6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	68db      	ldr	r3, [r3, #12]
 8007768:	2b02      	cmp	r3, #2
 800776a:	d01c      	beq.n	80077a6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	699a      	ldr	r2, [r3, #24]
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800777a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	691a      	ldr	r2, [r3, #16]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f042 0210 	orr.w	r2, r2, #16
 800778a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	2b03      	cmp	r3, #3
 8007792:	d110      	bne.n	80077b6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	699a      	ldr	r2, [r3, #24]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f042 0220 	orr.w	r2, r2, #32
 80077a2:	619a      	str	r2, [r3, #24]
 80077a4:	e007      	b.n	80077b6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	699a      	ldr	r2, [r3, #24]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f042 0220 	orr.w	r2, r2, #32
 80077b4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	3b01      	subs	r3, #1
 80077bc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	69db      	ldr	r3, [r3, #28]
 80077c2:	3b01      	subs	r3, #1
 80077c4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80077c6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a1b      	ldr	r3, [r3, #32]
 80077cc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80077ce:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	3b01      	subs	r3, #1
 80077d8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80077de:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80077e0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077ea:	d115      	bne.n	8007818 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077f0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f6:	3b01      	subs	r3, #1
 80077f8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80077fa:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007800:	3b01      	subs	r3, #1
 8007802:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007804:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780c:	3b01      	subs	r3, #1
 800780e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007814:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007816:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	430a      	orrs	r2, r1
 800782a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 fc36 	bl	80080a0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2200      	movs	r2, #0
 800783e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	40006400 	.word	0x40006400
 8007858:	40006500 	.word	0x40006500

0800785c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800786c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800786e:	7dfb      	ldrb	r3, [r7, #23]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d002      	beq.n	800787a <HAL_FDCAN_ConfigFilter+0x1e>
 8007874:	7dfb      	ldrb	r3, [r7, #23]
 8007876:	2b02      	cmp	r3, #2
 8007878:	d13d      	bne.n	80078f6 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d119      	bne.n	80078b6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800788e:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8007896:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800789c:	4313      	orrs	r3, r2
 800789e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	685b      	ldr	r3, [r3, #4]
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4413      	add	r3, r2
 80078ac:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	693a      	ldr	r2, [r7, #16]
 80078b2:	601a      	str	r2, [r3, #0]
 80078b4:	e01d      	b.n	80078f2 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	075a      	lsls	r2, r3, #29
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	079a      	lsls	r2, r3, #30
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	00db      	lsls	r3, r3, #3
 80078dc:	4413      	add	r3, r2
 80078de:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	693a      	ldr	r2, [r7, #16]
 80078e4:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	3304      	adds	r3, #4
 80078ea:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	e006      	b.n	8007904 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078fa:	f043 0202 	orr.w	r2, r3, #2
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007902:	2301      	movs	r3, #1
  }
}
 8007904:	4618      	mov	r0, r3
 8007906:	371c      	adds	r7, #28
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	60f8      	str	r0, [r7, #12]
 8007918:	60b9      	str	r1, [r7, #8]
 800791a:	607a      	str	r2, [r7, #4]
 800791c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b01      	cmp	r3, #1
 8007928:	d116      	bne.n	8007958 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007932:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	011a      	lsls	r2, r3, #4
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	009b      	lsls	r3, r3, #2
 800793e:	431a      	orrs	r2, r3
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	005b      	lsls	r3, r3, #1
 8007944:	431a      	orrs	r2, r3
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	431a      	orrs	r2, r3
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8007954:	2300      	movs	r3, #0
 8007956:	e006      	b.n	8007966 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800795c:	f043 0204 	orr.w	r2, r3, #4
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
  }
}
 8007966:	4618      	mov	r0, r3
 8007968:	3714      	adds	r7, #20
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr

08007972 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007972:	b480      	push	{r7}
 8007974:	b083      	sub	sp, #12
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007980:	b2db      	uxtb	r3, r3
 8007982:	2b01      	cmp	r3, #1
 8007984:	d110      	bne.n	80079a8 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2202      	movs	r2, #2
 800798a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	699a      	ldr	r2, [r3, #24]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f022 0201 	bic.w	r2, r2, #1
 800799c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 80079a4:	2300      	movs	r3, #0
 80079a6:	e006      	b.n	80079b6 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079ac:	f043 0204 	orr.w	r2, r3, #4
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
  }
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
	...

080079c4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b08b      	sub	sp, #44	; 0x2c
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	60f8      	str	r0, [r7, #12]
 80079cc:	60b9      	str	r1, [r7, #8]
 80079ce:	607a      	str	r2, [r7, #4]
 80079d0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80079d8:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80079da:	7efb      	ldrb	r3, [r7, #27]
 80079dc:	2b02      	cmp	r3, #2
 80079de:	f040 80bc 	bne.w	8007b5a <HAL_FDCAN_GetRxMessage+0x196>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	2b40      	cmp	r3, #64	; 0x40
 80079e6:	d121      	bne.n	8007a2c <HAL_FDCAN_GetRxMessage+0x68>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079f0:	f003 030f 	and.w	r3, r3, #15
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d107      	bne.n	8007a08 <HAL_FDCAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e0af      	b.n	8007b68 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a10:	0a1b      	lsrs	r3, r3, #8
 8007a12:	f003 0303 	and.w	r3, r3, #3
 8007a16:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8007a1c:	69fa      	ldr	r2, [r7, #28]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	00db      	lsls	r3, r3, #3
 8007a22:	4413      	add	r3, r2
 8007a24:	00db      	lsls	r3, r3, #3
 8007a26:	440b      	add	r3, r1
 8007a28:	627b      	str	r3, [r7, #36]	; 0x24
 8007a2a:	e020      	b.n	8007a6e <HAL_FDCAN_GetRxMessage+0xaa>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007a34:	f003 030f 	and.w	r3, r3, #15
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d107      	bne.n	8007a4c <HAL_FDCAN_GetRxMessage+0x88>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a40:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	e08d      	b.n	8007b68 <HAL_FDCAN_GetRxMessage+0x1a4>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007a54:	0a1b      	lsrs	r3, r3, #8
 8007a56:	f003 0303 	and.w	r3, r3, #3
 8007a5a:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8007a60:	69fa      	ldr	r2, [r7, #28]
 8007a62:	4613      	mov	r3, r2
 8007a64:	00db      	lsls	r3, r3, #3
 8007a66:	4413      	add	r3, r2
 8007a68:	00db      	lsls	r3, r3, #3
 8007a6a:	440b      	add	r3, r1
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d107      	bne.n	8007a92 <HAL_FDCAN_GetRxMessage+0xce>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8007a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	0c9b      	lsrs	r3, r3, #18
 8007a88:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	e005      	b.n	8007a9e <HAL_FDCAN_GetRxMessage+0xda>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8007a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ab8:	3304      	adds	r3, #4
 8007aba:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8007abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	b29a      	uxth	r2, r3
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8007ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8007ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8007aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	0e1b      	lsrs	r3, r3, #24
 8007af0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	0fda      	lsrs	r2, r3, #31
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8007b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b04:	3304      	adds	r3, #4
 8007b06:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8007b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	623b      	str	r3, [r7, #32]
 8007b10:	e00a      	b.n	8007b28 <HAL_FDCAN_GetRxMessage+0x164>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	6a3b      	ldr	r3, [r7, #32]
 8007b16:	441a      	add	r2, r3
 8007b18:	6839      	ldr	r1, [r7, #0]
 8007b1a:	6a3b      	ldr	r3, [r7, #32]
 8007b1c:	440b      	add	r3, r1
 8007b1e:	7812      	ldrb	r2, [r2, #0]
 8007b20:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	3301      	adds	r3, #1
 8007b26:	623b      	str	r3, [r7, #32]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	68db      	ldr	r3, [r3, #12]
 8007b2c:	0c1b      	lsrs	r3, r3, #16
 8007b2e:	4a11      	ldr	r2, [pc, #68]	; (8007b74 <HAL_FDCAN_GetRxMessage+0x1b0>)
 8007b30:	5cd3      	ldrb	r3, [r2, r3]
 8007b32:	461a      	mov	r2, r3
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d3eb      	bcc.n	8007b12 <HAL_FDCAN_GetRxMessage+0x14e>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	2b40      	cmp	r3, #64	; 0x40
 8007b3e:	d105      	bne.n	8007b4c <HAL_FDCAN_GetRxMessage+0x188>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	69fa      	ldr	r2, [r7, #28]
 8007b46:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 8007b4a:	e004      	b.n	8007b56 <HAL_FDCAN_GetRxMessage+0x192>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	69fa      	ldr	r2, [r7, #28]
 8007b52:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8007b56:	2300      	movs	r3, #0
 8007b58:	e006      	b.n	8007b68 <HAL_FDCAN_GetRxMessage+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b5e:	f043 0208 	orr.w	r2, r3, #8
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007b66:	2301      	movs	r3, #1
  }
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	372c      	adds	r7, #44	; 0x2c
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr
 8007b74:	08012e20 	.word	0x08012e20

08007b78 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007b8a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007b8c:	7dfb      	ldrb	r3, [r7, #23]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d003      	beq.n	8007b9a <HAL_FDCAN_ActivateNotification+0x22>
 8007b92:	7dfb      	ldrb	r3, [r7, #23]
 8007b94:	2b02      	cmp	r3, #2
 8007b96:	f040 80c8 	bne.w	8007d2a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ba0:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	f003 0307 	and.w	r3, r3, #7
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d004      	beq.n	8007bb6 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d03b      	beq.n	8007c2e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d004      	beq.n	8007bca <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	f003 0302 	and.w	r3, r3, #2
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d031      	beq.n	8007c2e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d004      	beq.n	8007bde <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	f003 0304 	and.w	r3, r3, #4
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d027      	beq.n	8007c2e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d004      	beq.n	8007bf2 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	f003 0308 	and.w	r3, r3, #8
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d01d      	beq.n	8007c2e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d004      	beq.n	8007c06 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	f003 0310 	and.w	r3, r3, #16
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d013      	beq.n	8007c2e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d004      	beq.n	8007c1a <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f003 0320 	and.w	r3, r3, #32
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d009      	beq.n	8007c2e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8007c1a:	68bb      	ldr	r3, [r7, #8]
 8007c1c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00c      	beq.n	8007c3e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d107      	bne.n	8007c3e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f042 0201 	orr.w	r2, r2, #1
 8007c3c:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d004      	beq.n	8007c52 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	f003 0301 	and.w	r3, r3, #1
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d13b      	bne.n	8007cca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d004      	beq.n	8007c66 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007c5c:	693b      	ldr	r3, [r7, #16]
 8007c5e:	f003 0302 	and.w	r3, r3, #2
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d131      	bne.n	8007cca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d004      	beq.n	8007c7a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	f003 0304 	and.w	r3, r3, #4
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d127      	bne.n	8007cca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d004      	beq.n	8007c8e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	f003 0308 	and.w	r3, r3, #8
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d11d      	bne.n	8007cca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d004      	beq.n	8007ca2 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	f003 0310 	and.w	r3, r3, #16
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d113      	bne.n	8007cca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d004      	beq.n	8007cb6 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f003 0320 	and.w	r3, r3, #32
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d109      	bne.n	8007cca <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00c      	beq.n	8007cda <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d007      	beq.n	8007cda <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f042 0202 	orr.w	r2, r2, #2
 8007cd8:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d009      	beq.n	8007cf8 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	687a      	ldr	r2, [r7, #4]
 8007cf2:	430a      	orrs	r2, r1
 8007cf4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d009      	beq.n	8007d16 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	430a      	orrs	r2, r1
 8007d12:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 8007d26:	2300      	movs	r3, #0
 8007d28:	e006      	b.n	8007d38 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007d2e:	f043 0202 	orr.w	r2, r3, #2
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
  }
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	371c      	adds	r7, #28
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b08a      	sub	sp, #40	; 0x28
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d52:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8007d56:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d60:	4013      	ands	r3, r2
 8007d62:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d6a:	f003 0307 	and.w	r3, r3, #7
 8007d6e:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d76:	6a3a      	ldr	r2, [r7, #32]
 8007d78:	4013      	ands	r3, r2
 8007d7a:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007d86:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8e:	69fa      	ldr	r2, [r7, #28]
 8007d90:	4013      	ands	r3, r2
 8007d92:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d9a:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8007d9e:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da6:	69ba      	ldr	r2, [r7, #24]
 8007da8:	4013      	ands	r3, r2
 8007daa:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007db2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8007db6:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d00d      	beq.n	8007dee <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d006      	beq.n	8007dee <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2240      	movs	r2, #64	; 0x40
 8007de6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f939 	bl	8008060 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d01b      	beq.n	8007e34 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d014      	beq.n	8007e34 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8007e12:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8007e1c:	693a      	ldr	r2, [r7, #16]
 8007e1e:	4013      	ands	r3, r2
 8007e20:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e2a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8007e2c:	6939      	ldr	r1, [r7, #16]
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 f8f7 	bl	8008022 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8007e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d007      	beq.n	8007e4a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e40:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8007e42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f8b6 	bl	8007fb6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8007e4a:	6a3b      	ldr	r3, [r7, #32]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d007      	beq.n	8007e60 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	6a3a      	ldr	r2, [r7, #32]
 8007e56:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007e58:	6a39      	ldr	r1, [r7, #32]
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f000 f8b6 	bl	8007fcc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d007      	beq.n	8007e76 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	69fa      	ldr	r2, [r7, #28]
 8007e6c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8007e6e:	69f9      	ldr	r1, [r7, #28]
 8007e70:	6878      	ldr	r0, [r7, #4]
 8007e72:	f000 f8b6 	bl	8007fe2 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00e      	beq.n	8007ea2 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d007      	beq.n	8007ea2 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007e9a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f000 f8ab 	bl	8007ff8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ea8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d01a      	beq.n	8007ee6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d013      	beq.n	8007ee6 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8007ec6:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8007ed0:	68fa      	ldr	r2, [r7, #12]
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2280      	movs	r2, #128	; 0x80
 8007edc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8007ede:	68f9      	ldr	r1, [r7, #12]
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f000 f893 	bl	800800c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007eec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d00e      	beq.n	8007f12 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007efa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d007      	beq.n	8007f12 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007f0a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 f893 	bl	8008038 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00e      	beq.n	8007f3e <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d007      	beq.n	8007f3e <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8007f36:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 f887 	bl	800804c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d011      	beq.n	8007f70 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00a      	beq.n	8007f70 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007f62:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f68:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d007      	beq.n	8007f86 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	697a      	ldr	r2, [r7, #20]
 8007f7c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007f7e:	6979      	ldr	r1, [r7, #20]
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 f881 	bl	8008088 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d009      	beq.n	8007fa0 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69ba      	ldr	r2, [r7, #24]
 8007f92:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	431a      	orrs	r2, r3
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d002      	beq.n	8007fae <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f000 f863 	bl	8008074 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007fae:	bf00      	nop
 8007fb0:	3728      	adds	r7, #40	; 0x28
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8007fb6:	b480      	push	{r7}
 8007fb8:	b083      	sub	sp, #12
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	6078      	str	r0, [r7, #4]
 8007fbe:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr

08007fcc <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8007fd6:	bf00      	nop
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b083      	sub	sp, #12
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
 8007fea:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8007fec:	bf00      	nop
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8008000:	bf00      	nop
 8008002:	370c      	adds	r7, #12
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8008016:	bf00      	nop
 8008018:	370c      	adds	r7, #12
 800801a:	46bd      	mov	sp, r7
 800801c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008020:	4770      	bx	lr

08008022 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008022:	b480      	push	{r7}
 8008024:	b083      	sub	sp, #12
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
 800802a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800802c:	bf00      	nop
 800802e:	370c      	adds	r7, #12
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8008040:	bf00      	nop
 8008042:	370c      	adds	r7, #12
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8008092:	bf00      	nop
 8008094:	370c      	adds	r7, #12
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr
	...

080080a0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80080a8:	4b30      	ldr	r3, [pc, #192]	; (800816c <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80080aa:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a2f      	ldr	r2, [pc, #188]	; (8008170 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d103      	bne.n	80080be <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80080bc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a2c      	ldr	r2, [pc, #176]	; (8008174 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d103      	bne.n	80080d0 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 80080ce:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68ba      	ldr	r2, [r7, #8]
 80080d4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080de:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080e6:	041a      	lsls	r2, r3, #16
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	430a      	orrs	r2, r1
 80080ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008104:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800810c:	061a      	lsls	r2, r3, #24
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	f503 721e 	add.w	r2, r3, #632	; 0x278
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	60fb      	str	r3, [r7, #12]
 8008144:	e005      	b.n	8008152 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	3304      	adds	r3, #4
 8008150:	60fb      	str	r3, [r7, #12]
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8008158:	68fa      	ldr	r2, [r7, #12]
 800815a:	429a      	cmp	r2, r3
 800815c:	d3f3      	bcc.n	8008146 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800815e:	bf00      	nop
 8008160:	bf00      	nop
 8008162:	3714      	adds	r7, #20
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	4000a400 	.word	0x4000a400
 8008170:	40006800 	.word	0x40006800
 8008174:	40006c00 	.word	0x40006c00

08008178 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b086      	sub	sp, #24
 800817c:	af00      	add	r7, sp, #0
 800817e:	60f8      	str	r0, [r7, #12]
 8008180:	60b9      	str	r1, [r7, #8]
 8008182:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8008186:	2300      	movs	r3, #0
 8008188:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800818a:	4b24      	ldr	r3, [pc, #144]	; (800821c <HAL_FLASH_Program+0xa4>)
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	2b01      	cmp	r3, #1
 8008190:	d101      	bne.n	8008196 <HAL_FLASH_Program+0x1e>
 8008192:	2302      	movs	r3, #2
 8008194:	e03e      	b.n	8008214 <HAL_FLASH_Program+0x9c>
 8008196:	4b21      	ldr	r3, [pc, #132]	; (800821c <HAL_FLASH_Program+0xa4>)
 8008198:	2201      	movs	r2, #1
 800819a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800819c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80081a0:	f000 f8be 	bl	8008320 <FLASH_WaitForLastOperation>
 80081a4:	4603      	mov	r3, r0
 80081a6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80081a8:	7dfb      	ldrb	r3, [r7, #23]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d12e      	bne.n	800820c <HAL_FLASH_Program+0x94>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80081ae:	4b1b      	ldr	r3, [pc, #108]	; (800821c <HAL_FLASH_Program+0xa4>)
 80081b0:	2200      	movs	r2, #0
 80081b2:	605a      	str	r2, [r3, #4]

    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d107      	bne.n	80081ca <HAL_FLASH_Program+0x52>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80081ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80081be:	68b8      	ldr	r0, [r7, #8]
 80081c0:	f000 f902 	bl	80083c8 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80081c4:	2301      	movs	r3, #1
 80081c6:	613b      	str	r3, [r7, #16]
 80081c8:	e010      	b.n	80081ec <HAL_FLASH_Program+0x74>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	d002      	beq.n	80081d6 <HAL_FLASH_Program+0x5e>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d10a      	bne.n	80081ec <HAL_FLASH_Program+0x74>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80081d6:	683b      	ldr	r3, [r7, #0]
 80081d8:	4619      	mov	r1, r3
 80081da:	68b8      	ldr	r0, [r7, #8]
 80081dc:	f000 f91a 	bl	8008414 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	2b02      	cmp	r3, #2
 80081e4:	d102      	bne.n	80081ec <HAL_FLASH_Program+0x74>
      {
        prog_bit = FLASH_CR_FSTPG;
 80081e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80081ea:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80081ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80081f0:	f000 f896 	bl	8008320 <FLASH_WaitForLastOperation>
 80081f4:	4603      	mov	r3, r0
 80081f6:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d006      	beq.n	800820c <HAL_FLASH_Program+0x94>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80081fe:	4b08      	ldr	r3, [pc, #32]	; (8008220 <HAL_FLASH_Program+0xa8>)
 8008200:	695a      	ldr	r2, [r3, #20]
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	43db      	mvns	r3, r3
 8008206:	4906      	ldr	r1, [pc, #24]	; (8008220 <HAL_FLASH_Program+0xa8>)
 8008208:	4013      	ands	r3, r2
 800820a:	614b      	str	r3, [r1, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800820c:	4b03      	ldr	r3, [pc, #12]	; (800821c <HAL_FLASH_Program+0xa4>)
 800820e:	2200      	movs	r2, #0
 8008210:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8008212:	7dfb      	ldrb	r3, [r7, #23]
}
 8008214:	4618      	mov	r0, r3
 8008216:	3718      	adds	r7, #24
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}
 800821c:	2000000c 	.word	0x2000000c
 8008220:	40022000 	.word	0x40022000

08008224 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8008224:	b480      	push	{r7}
 8008226:	b083      	sub	sp, #12
 8008228:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800822a:	2300      	movs	r3, #0
 800822c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800822e:	4b0b      	ldr	r3, [pc, #44]	; (800825c <HAL_FLASH_Unlock+0x38>)
 8008230:	695b      	ldr	r3, [r3, #20]
 8008232:	2b00      	cmp	r3, #0
 8008234:	da0b      	bge.n	800824e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8008236:	4b09      	ldr	r3, [pc, #36]	; (800825c <HAL_FLASH_Unlock+0x38>)
 8008238:	4a09      	ldr	r2, [pc, #36]	; (8008260 <HAL_FLASH_Unlock+0x3c>)
 800823a:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800823c:	4b07      	ldr	r3, [pc, #28]	; (800825c <HAL_FLASH_Unlock+0x38>)
 800823e:	4a09      	ldr	r2, [pc, #36]	; (8008264 <HAL_FLASH_Unlock+0x40>)
 8008240:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8008242:	4b06      	ldr	r3, [pc, #24]	; (800825c <HAL_FLASH_Unlock+0x38>)
 8008244:	695b      	ldr	r3, [r3, #20]
 8008246:	2b00      	cmp	r3, #0
 8008248:	da01      	bge.n	800824e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800824e:	79fb      	ldrb	r3, [r7, #7]
}
 8008250:	4618      	mov	r0, r3
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr
 800825c:	40022000 	.word	0x40022000
 8008260:	45670123 	.word	0x45670123
 8008264:	cdef89ab 	.word	0xcdef89ab

08008268 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 800826e:	2301      	movs	r3, #1
 8008270:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8008272:	4b09      	ldr	r3, [pc, #36]	; (8008298 <HAL_FLASH_Lock+0x30>)
 8008274:	695b      	ldr	r3, [r3, #20]
 8008276:	4a08      	ldr	r2, [pc, #32]	; (8008298 <HAL_FLASH_Lock+0x30>)
 8008278:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800827c:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800827e:	4b06      	ldr	r3, [pc, #24]	; (8008298 <HAL_FLASH_Lock+0x30>)
 8008280:	695b      	ldr	r3, [r3, #20]
 8008282:	2b00      	cmp	r3, #0
 8008284:	da01      	bge.n	800828a <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 8008286:	2300      	movs	r3, #0
 8008288:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800828a:	79fb      	ldrb	r3, [r7, #7]
}
 800828c:	4618      	mov	r0, r3
 800828e:	370c      	adds	r7, #12
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	40022000 	.word	0x40022000

0800829c <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80082a2:	2300      	movs	r3, #0
 80082a4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80082a6:	4b0d      	ldr	r3, [pc, #52]	; (80082dc <HAL_FLASH_OB_Unlock+0x40>)
 80082a8:	695b      	ldr	r3, [r3, #20]
 80082aa:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00d      	beq.n	80082ce <HAL_FLASH_OB_Unlock+0x32>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 80082b2:	4b0a      	ldr	r3, [pc, #40]	; (80082dc <HAL_FLASH_OB_Unlock+0x40>)
 80082b4:	4a0a      	ldr	r2, [pc, #40]	; (80082e0 <HAL_FLASH_OB_Unlock+0x44>)
 80082b6:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 80082b8:	4b08      	ldr	r3, [pc, #32]	; (80082dc <HAL_FLASH_OB_Unlock+0x40>)
 80082ba:	4a0a      	ldr	r2, [pc, #40]	; (80082e4 <HAL_FLASH_OB_Unlock+0x48>)
 80082bc:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80082be:	4b07      	ldr	r3, [pc, #28]	; (80082dc <HAL_FLASH_OB_Unlock+0x40>)
 80082c0:	695b      	ldr	r3, [r3, #20]
 80082c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d001      	beq.n	80082ce <HAL_FLASH_OB_Unlock+0x32>
    {
      status = HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80082ce:	79fb      	ldrb	r3, [r7, #7]
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	40022000 	.word	0x40022000
 80082e0:	08192a3b 	.word	0x08192a3b
 80082e4:	4c5d6e7f 	.word	0x4c5d6e7f

080082e8 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 80082ee:	2301      	movs	r3, #1
 80082f0:	71fb      	strb	r3, [r7, #7]

  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);
 80082f2:	4b0a      	ldr	r3, [pc, #40]	; (800831c <HAL_FLASH_OB_Lock+0x34>)
 80082f4:	695b      	ldr	r3, [r3, #20]
 80082f6:	4a09      	ldr	r2, [pc, #36]	; (800831c <HAL_FLASH_OB_Lock+0x34>)
 80082f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80082fc:	6153      	str	r3, [r2, #20]

  /* Verify option bytes are locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)
 80082fe:	4b07      	ldr	r3, [pc, #28]	; (800831c <HAL_FLASH_OB_Lock+0x34>)
 8008300:	695b      	ldr	r3, [r3, #20]
 8008302:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d001      	beq.n	800830e <HAL_FLASH_OB_Lock+0x26>
  {
    status = HAL_OK;
 800830a:	2300      	movs	r3, #0
 800830c:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800830e:	79fb      	ldrb	r3, [r7, #7]
}
 8008310:	4618      	mov	r0, r3
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	40022000 	.word	0x40022000

08008320 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b084      	sub	sp, #16
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8008328:	f7fd fb8a 	bl	8005a40 <HAL_GetTick>
 800832c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800832e:	e009      	b.n	8008344 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 8008330:	f7fd fb86 	bl	8005a40 <HAL_GetTick>
 8008334:	4602      	mov	r2, r0
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	1ad3      	subs	r3, r2, r3
 800833a:	687a      	ldr	r2, [r7, #4]
 800833c:	429a      	cmp	r2, r3
 800833e:	d201      	bcs.n	8008344 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8008340:	2303      	movs	r3, #3
 8008342:	e038      	b.n	80083b6 <FLASH_WaitForLastOperation+0x96>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8008344:	4b1e      	ldr	r3, [pc, #120]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800834c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008350:	d0ee      	beq.n	8008330 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8008352:	4b1b      	ldr	r3, [pc, #108]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 8008354:	691a      	ldr	r2, [r3, #16]
 8008356:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800835a:	4013      	ands	r3, r2
 800835c:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 800835e:	68bb      	ldr	r3, [r7, #8]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d01e      	beq.n	80083a2 <FLASH_WaitForLastOperation+0x82>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 8008364:	4b17      	ldr	r3, [pc, #92]	; (80083c4 <FLASH_WaitForLastOperation+0xa4>)
 8008366:	685a      	ldr	r2, [r3, #4]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	4313      	orrs	r3, r2
 800836c:	4a15      	ldr	r2, [pc, #84]	; (80083c4 <FLASH_WaitForLastOperation+0xa4>)
 800836e:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008376:	2b00      	cmp	r3, #0
 8008378:	d007      	beq.n	800838a <FLASH_WaitForLastOperation+0x6a>
 800837a:	4b11      	ldr	r3, [pc, #68]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 800837c:	699a      	ldr	r2, [r3, #24]
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008384:	490e      	ldr	r1, [pc, #56]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 8008386:	4313      	orrs	r3, r2
 8008388:	618b      	str	r3, [r1, #24]
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008390:	2b00      	cmp	r3, #0
 8008392:	d004      	beq.n	800839e <FLASH_WaitForLastOperation+0x7e>
 8008394:	4a0a      	ldr	r2, [pc, #40]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 8008396:	68bb      	ldr	r3, [r7, #8]
 8008398:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800839c:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 800839e:	2301      	movs	r3, #1
 80083a0:	e009      	b.n	80083b6 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80083a2:	4b07      	ldr	r3, [pc, #28]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d102      	bne.n	80083b4 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80083ae:	4b04      	ldr	r3, [pc, #16]	; (80083c0 <FLASH_WaitForLastOperation+0xa0>)
 80083b0:	2201      	movs	r2, #1
 80083b2:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	40022000 	.word	0x40022000
 80083c4:	2000000c 	.word	0x2000000c

080083c8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80083d4:	4b0e      	ldr	r3, [pc, #56]	; (8008410 <FLASH_Program_DoubleWord+0x48>)
 80083d6:	695b      	ldr	r3, [r3, #20]
 80083d8:	4a0d      	ldr	r2, [pc, #52]	; (8008410 <FLASH_Program_DoubleWord+0x48>)
 80083da:	f043 0301 	orr.w	r3, r3, #1
 80083de:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	683a      	ldr	r2, [r7, #0]
 80083e4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80083e6:	f3bf 8f6f 	isb	sy
}
 80083ea:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80083ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80083f0:	f04f 0200 	mov.w	r2, #0
 80083f4:	f04f 0300 	mov.w	r3, #0
 80083f8:	000a      	movs	r2, r1
 80083fa:	2300      	movs	r3, #0
 80083fc:	68f9      	ldr	r1, [r7, #12]
 80083fe:	3104      	adds	r1, #4
 8008400:	4613      	mov	r3, r2
 8008402:	600b      	str	r3, [r1, #0]
}
 8008404:	bf00      	nop
 8008406:	3714      	adds	r7, #20
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr
 8008410:	40022000 	.word	0x40022000

08008414 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8008414:	b480      	push	{r7}
 8008416:	b089      	sub	sp, #36	; 0x24
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800841e:	2340      	movs	r3, #64	; 0x40
 8008420:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 800842a:	4b14      	ldr	r3, [pc, #80]	; (800847c <FLASH_Program_Fast+0x68>)
 800842c:	695b      	ldr	r3, [r3, #20]
 800842e:	4a13      	ldr	r2, [pc, #76]	; (800847c <FLASH_Program_Fast+0x68>)
 8008430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008434:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008436:	f3ef 8310 	mrs	r3, PRIMASK
 800843a:	60fb      	str	r3, [r7, #12]
  return(result);
 800843c:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800843e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8008440:	b672      	cpsid	i
}
 8008442:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	681a      	ldr	r2, [r3, #0]
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	3304      	adds	r3, #4
 8008450:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	3304      	adds	r3, #4
 8008456:	617b      	str	r3, [r7, #20]
    row_index--;
 8008458:	7ffb      	ldrb	r3, [r7, #31]
 800845a:	3b01      	subs	r3, #1
 800845c:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800845e:	7ffb      	ldrb	r3, [r7, #31]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d1ef      	bne.n	8008444 <FLASH_Program_Fast+0x30>
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	f383 8810 	msr	PRIMASK, r3
}
 800846e:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8008470:	bf00      	nop
 8008472:	3724      	adds	r7, #36	; 0x24
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr
 800847c:	40022000 	.word	0x40022000

08008480 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b084      	sub	sp, #16
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
 8008488:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800848a:	4b4c      	ldr	r3, [pc, #304]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	2b01      	cmp	r3, #1
 8008490:	d101      	bne.n	8008496 <HAL_FLASHEx_Erase+0x16>
 8008492:	2302      	movs	r3, #2
 8008494:	e08d      	b.n	80085b2 <HAL_FLASHEx_Erase+0x132>
 8008496:	4b49      	ldr	r3, [pc, #292]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 8008498:	2201      	movs	r2, #1
 800849a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800849c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80084a0:	f7ff ff3e 	bl	8008320 <FLASH_WaitForLastOperation>
 80084a4:	4603      	mov	r3, r0
 80084a6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80084a8:	7bfb      	ldrb	r3, [r7, #15]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d17d      	bne.n	80085aa <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80084ae:	4b43      	ldr	r3, [pc, #268]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 80084b0:	2200      	movs	r2, #0
 80084b2:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80084b4:	4b42      	ldr	r3, [pc, #264]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d019      	beq.n	80084f4 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80084c0:	4b3f      	ldr	r3, [pc, #252]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a3e      	ldr	r2, [pc, #248]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80084ca:	6013      	str	r3, [r2, #0]

      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80084cc:	4b3c      	ldr	r3, [pc, #240]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d009      	beq.n	80084ec <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80084d8:	4b39      	ldr	r3, [pc, #228]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a38      	ldr	r2, [pc, #224]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80084e2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80084e4:	4b35      	ldr	r3, [pc, #212]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 80084e6:	2203      	movs	r2, #3
 80084e8:	771a      	strb	r2, [r3, #28]
 80084ea:	e016      	b.n	800851a <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80084ec:	4b33      	ldr	r3, [pc, #204]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 80084ee:	2201      	movs	r2, #1
 80084f0:	771a      	strb	r2, [r3, #28]
 80084f2:	e012      	b.n	800851a <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80084f4:	4b32      	ldr	r3, [pc, #200]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d009      	beq.n	8008514 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8008500:	4b2f      	ldr	r3, [pc, #188]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a2e      	ldr	r2, [pc, #184]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 8008506:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800850a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800850c:	4b2b      	ldr	r3, [pc, #172]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 800850e:	2202      	movs	r2, #2
 8008510:	771a      	strb	r2, [r3, #28]
 8008512:	e002      	b.n	800851a <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008514:	4b29      	ldr	r3, [pc, #164]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 8008516:	2200      	movs	r2, #0
 8008518:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	2b01      	cmp	r3, #1
 8008520:	d113      	bne.n	800854a <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	4618      	mov	r0, r3
 8008528:	f000 f84c 	bl	80085c4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800852c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008530:	f7ff fef6 	bl	8008320 <FLASH_WaitForLastOperation>
 8008534:	4603      	mov	r3, r0
 8008536:	73fb      	strb	r3, [r7, #15]

#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8008538:	4b21      	ldr	r3, [pc, #132]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 800853a:	695b      	ldr	r3, [r3, #20]
 800853c:	4a20      	ldr	r2, [pc, #128]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 800853e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008542:	f023 0304 	bic.w	r3, r3, #4
 8008546:	6153      	str	r3, [r2, #20]
 8008548:	e02d      	b.n	80085a6 <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	f04f 32ff 	mov.w	r2, #4294967295
 8008550:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	60bb      	str	r3, [r7, #8]
 8008558:	e01d      	b.n	8008596 <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	4619      	mov	r1, r3
 8008560:	68b8      	ldr	r0, [r7, #8]
 8008562:	f000 f867 	bl	8008634 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8008566:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800856a:	f7ff fed9 	bl	8008320 <FLASH_WaitForLastOperation>
 800856e:	4603      	mov	r3, r0
 8008570:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8008572:	4b13      	ldr	r3, [pc, #76]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 8008574:	695b      	ldr	r3, [r3, #20]
 8008576:	4a12      	ldr	r2, [pc, #72]	; (80085c0 <HAL_FLASHEx_Erase+0x140>)
 8008578:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 800857c:	f023 0302 	bic.w	r3, r3, #2
 8008580:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8008582:	7bfb      	ldrb	r3, [r7, #15]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d003      	beq.n	8008590 <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	68ba      	ldr	r2, [r7, #8]
 800858c:	601a      	str	r2, [r3, #0]
          break;
 800858e:	e00a      	b.n	80085a6 <HAL_FLASHEx_Erase+0x126>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	3301      	adds	r3, #1
 8008594:	60bb      	str	r3, [r7, #8]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	689a      	ldr	r2, [r3, #8]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	4413      	add	r3, r2
 80085a0:	68ba      	ldr	r2, [r7, #8]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d3d9      	bcc.n	800855a <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80085a6:	f000 f889 	bl	80086bc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80085aa:	4b04      	ldr	r3, [pc, #16]	; (80085bc <HAL_FLASHEx_Erase+0x13c>)
 80085ac:	2200      	movs	r2, #0
 80085ae:	701a      	strb	r2, [r3, #0]

  return status;
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	2000000c 	.word	0x2000000c
 80085c0:	40022000 	.word	0x40022000

080085c4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 80085cc:	4b18      	ldr	r3, [pc, #96]	; (8008630 <FLASH_MassErase+0x6c>)
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d016      	beq.n	8008606 <FLASH_MassErase+0x42>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f003 0301 	and.w	r3, r3, #1
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d005      	beq.n	80085ee <FLASH_MassErase+0x2a>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80085e2:	4b13      	ldr	r3, [pc, #76]	; (8008630 <FLASH_MassErase+0x6c>)
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	4a12      	ldr	r2, [pc, #72]	; (8008630 <FLASH_MassErase+0x6c>)
 80085e8:	f043 0304 	orr.w	r3, r3, #4
 80085ec:	6153      	str	r3, [r2, #20]
    }

#if defined (FLASH_OPTR_DBANK)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if ((Banks & FLASH_BANK_2) != 0U)
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f003 0302 	and.w	r3, r3, #2
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00e      	beq.n	8008616 <FLASH_MassErase+0x52>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80085f8:	4b0d      	ldr	r3, [pc, #52]	; (8008630 <FLASH_MassErase+0x6c>)
 80085fa:	695b      	ldr	r3, [r3, #20]
 80085fc:	4a0c      	ldr	r2, [pc, #48]	; (8008630 <FLASH_MassErase+0x6c>)
 80085fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008602:	6153      	str	r3, [r2, #20]
 8008604:	e007      	b.n	8008616 <FLASH_MassErase+0x52>
#endif
  }
#if defined (FLASH_OPTR_DBANK)
  else
  {
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8008606:	4b0a      	ldr	r3, [pc, #40]	; (8008630 <FLASH_MassErase+0x6c>)
 8008608:	695b      	ldr	r3, [r3, #20]
 800860a:	4a09      	ldr	r2, [pc, #36]	; (8008630 <FLASH_MassErase+0x6c>)
 800860c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008610:	f043 0304 	orr.w	r3, r3, #4
 8008614:	6153      	str	r3, [r2, #20]
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8008616:	4b06      	ldr	r3, [pc, #24]	; (8008630 <FLASH_MassErase+0x6c>)
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	4a05      	ldr	r2, [pc, #20]	; (8008630 <FLASH_MassErase+0x6c>)
 800861c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008620:	6153      	str	r3, [r2, #20]
}
 8008622:	bf00      	nop
 8008624:	370c      	adds	r7, #12
 8008626:	46bd      	mov	sp, r7
 8008628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	40022000 	.word	0x40022000

08008634 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8008634:	b480      	push	{r7}
 8008636:	b083      	sub	sp, #12
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
 800863c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));

#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 800863e:	4b1e      	ldr	r3, [pc, #120]	; (80086b8 <FLASH_PageErase+0x84>)
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008646:	2b00      	cmp	r3, #0
 8008648:	d106      	bne.n	8008658 <FLASH_PageErase+0x24>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 800864a:	4b1b      	ldr	r3, [pc, #108]	; (80086b8 <FLASH_PageErase+0x84>)
 800864c:	695b      	ldr	r3, [r3, #20]
 800864e:	4a1a      	ldr	r2, [pc, #104]	; (80086b8 <FLASH_PageErase+0x84>)
 8008650:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008654:	6153      	str	r3, [r2, #20]
 8008656:	e011      	b.n	800867c <FLASH_PageErase+0x48>
  }
  else
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if ((Banks & FLASH_BANK_1) != 0U)
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	f003 0301 	and.w	r3, r3, #1
 800865e:	2b00      	cmp	r3, #0
 8008660:	d006      	beq.n	8008670 <FLASH_PageErase+0x3c>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8008662:	4b15      	ldr	r3, [pc, #84]	; (80086b8 <FLASH_PageErase+0x84>)
 8008664:	695b      	ldr	r3, [r3, #20]
 8008666:	4a14      	ldr	r2, [pc, #80]	; (80086b8 <FLASH_PageErase+0x84>)
 8008668:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800866c:	6153      	str	r3, [r2, #20]
 800866e:	e005      	b.n	800867c <FLASH_PageErase+0x48>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8008670:	4b11      	ldr	r3, [pc, #68]	; (80086b8 <FLASH_PageErase+0x84>)
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	4a10      	ldr	r2, [pc, #64]	; (80086b8 <FLASH_PageErase+0x84>)
 8008676:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800867a:	6153      	str	r3, [r2, #20]
    }
  }
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800867c:	4b0e      	ldr	r3, [pc, #56]	; (80086b8 <FLASH_PageErase+0x84>)
 800867e:	695b      	ldr	r3, [r3, #20]
 8008680:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	00db      	lsls	r3, r3, #3
 8008688:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800868c:	490a      	ldr	r1, [pc, #40]	; (80086b8 <FLASH_PageErase+0x84>)
 800868e:	4313      	orrs	r3, r2
 8008690:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8008692:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <FLASH_PageErase+0x84>)
 8008694:	695b      	ldr	r3, [r3, #20]
 8008696:	4a08      	ldr	r2, [pc, #32]	; (80086b8 <FLASH_PageErase+0x84>)
 8008698:	f043 0302 	orr.w	r3, r3, #2
 800869c:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800869e:	4b06      	ldr	r3, [pc, #24]	; (80086b8 <FLASH_PageErase+0x84>)
 80086a0:	695b      	ldr	r3, [r3, #20]
 80086a2:	4a05      	ldr	r2, [pc, #20]	; (80086b8 <FLASH_PageErase+0x84>)
 80086a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80086a8:	6153      	str	r3, [r2, #20]
}
 80086aa:	bf00      	nop
 80086ac:	370c      	adds	r7, #12
 80086ae:	46bd      	mov	sp, r7
 80086b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop
 80086b8:	40022000 	.word	0x40022000

080086bc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80086c2:	4b1e      	ldr	r3, [pc, #120]	; (800873c <FLASH_FlushCaches+0x80>)
 80086c4:	7f1b      	ldrb	r3, [r3, #28]
 80086c6:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d002      	beq.n	80086d4 <FLASH_FlushCaches+0x18>
 80086ce:	79fb      	ldrb	r3, [r7, #7]
 80086d0:	2b03      	cmp	r3, #3
 80086d2:	d111      	bne.n	80086f8 <FLASH_FlushCaches+0x3c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80086d4:	4b1a      	ldr	r3, [pc, #104]	; (8008740 <FLASH_FlushCaches+0x84>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a19      	ldr	r2, [pc, #100]	; (8008740 <FLASH_FlushCaches+0x84>)
 80086da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80086de:	6013      	str	r3, [r2, #0]
 80086e0:	4b17      	ldr	r3, [pc, #92]	; (8008740 <FLASH_FlushCaches+0x84>)
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	4a16      	ldr	r2, [pc, #88]	; (8008740 <FLASH_FlushCaches+0x84>)
 80086e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086ea:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80086ec:	4b14      	ldr	r3, [pc, #80]	; (8008740 <FLASH_FlushCaches+0x84>)
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	4a13      	ldr	r2, [pc, #76]	; (8008740 <FLASH_FlushCaches+0x84>)
 80086f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80086f6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80086f8:	79fb      	ldrb	r3, [r7, #7]
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d002      	beq.n	8008704 <FLASH_FlushCaches+0x48>
 80086fe:	79fb      	ldrb	r3, [r7, #7]
 8008700:	2b03      	cmp	r3, #3
 8008702:	d111      	bne.n	8008728 <FLASH_FlushCaches+0x6c>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8008704:	4b0e      	ldr	r3, [pc, #56]	; (8008740 <FLASH_FlushCaches+0x84>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a0d      	ldr	r2, [pc, #52]	; (8008740 <FLASH_FlushCaches+0x84>)
 800870a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800870e:	6013      	str	r3, [r2, #0]
 8008710:	4b0b      	ldr	r3, [pc, #44]	; (8008740 <FLASH_FlushCaches+0x84>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a0a      	ldr	r2, [pc, #40]	; (8008740 <FLASH_FlushCaches+0x84>)
 8008716:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800871a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800871c:	4b08      	ldr	r3, [pc, #32]	; (8008740 <FLASH_FlushCaches+0x84>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a07      	ldr	r2, [pc, #28]	; (8008740 <FLASH_FlushCaches+0x84>)
 8008722:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008726:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8008728:	4b04      	ldr	r3, [pc, #16]	; (800873c <FLASH_FlushCaches+0x80>)
 800872a:	2200      	movs	r2, #0
 800872c:	771a      	strb	r2, [r3, #28]
}
 800872e:	bf00      	nop
 8008730:	370c      	adds	r7, #12
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr
 800873a:	bf00      	nop
 800873c:	2000000c 	.word	0x2000000c
 8008740:	40022000 	.word	0x40022000

08008744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008744:	b480      	push	{r7}
 8008746:	b087      	sub	sp, #28
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800874e:	2300      	movs	r3, #0
 8008750:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008752:	e15a      	b.n	8008a0a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	2101      	movs	r1, #1
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	fa01 f303 	lsl.w	r3, r1, r3
 8008760:	4013      	ands	r3, r2
 8008762:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2b00      	cmp	r3, #0
 8008768:	f000 814c 	beq.w	8008a04 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	2b01      	cmp	r3, #1
 8008772:	d00b      	beq.n	800878c <HAL_GPIO_Init+0x48>
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	685b      	ldr	r3, [r3, #4]
 8008778:	2b02      	cmp	r3, #2
 800877a:	d007      	beq.n	800878c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008780:	2b11      	cmp	r3, #17
 8008782:	d003      	beq.n	800878c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	2b12      	cmp	r3, #18
 800878a:	d130      	bne.n	80087ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	005b      	lsls	r3, r3, #1
 8008796:	2203      	movs	r2, #3
 8008798:	fa02 f303 	lsl.w	r3, r2, r3
 800879c:	43db      	mvns	r3, r3
 800879e:	693a      	ldr	r2, [r7, #16]
 80087a0:	4013      	ands	r3, r2
 80087a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	68da      	ldr	r2, [r3, #12]
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	005b      	lsls	r3, r3, #1
 80087ac:	fa02 f303 	lsl.w	r3, r2, r3
 80087b0:	693a      	ldr	r2, [r7, #16]
 80087b2:	4313      	orrs	r3, r2
 80087b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	693a      	ldr	r2, [r7, #16]
 80087ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80087c2:	2201      	movs	r2, #1
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ca:	43db      	mvns	r3, r3
 80087cc:	693a      	ldr	r2, [r7, #16]
 80087ce:	4013      	ands	r3, r2
 80087d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	091b      	lsrs	r3, r3, #4
 80087d8:	f003 0201 	and.w	r2, r3, #1
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	fa02 f303 	lsl.w	r3, r2, r3
 80087e2:	693a      	ldr	r2, [r7, #16]
 80087e4:	4313      	orrs	r3, r2
 80087e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	693a      	ldr	r2, [r7, #16]
 80087ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	68db      	ldr	r3, [r3, #12]
 80087f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80087f4:	697b      	ldr	r3, [r7, #20]
 80087f6:	005b      	lsls	r3, r3, #1
 80087f8:	2203      	movs	r2, #3
 80087fa:	fa02 f303 	lsl.w	r3, r2, r3
 80087fe:	43db      	mvns	r3, r3
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	4013      	ands	r3, r2
 8008804:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	689a      	ldr	r2, [r3, #8]
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	005b      	lsls	r3, r3, #1
 800880e:	fa02 f303 	lsl.w	r3, r2, r3
 8008812:	693a      	ldr	r2, [r7, #16]
 8008814:	4313      	orrs	r3, r2
 8008816:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	2b02      	cmp	r3, #2
 8008824:	d003      	beq.n	800882e <HAL_GPIO_Init+0xea>
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	685b      	ldr	r3, [r3, #4]
 800882a:	2b12      	cmp	r3, #18
 800882c:	d123      	bne.n	8008876 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	08da      	lsrs	r2, r3, #3
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	3208      	adds	r2, #8
 8008836:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800883a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	f003 0307 	and.w	r3, r3, #7
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	220f      	movs	r2, #15
 8008846:	fa02 f303 	lsl.w	r3, r2, r3
 800884a:	43db      	mvns	r3, r3
 800884c:	693a      	ldr	r2, [r7, #16]
 800884e:	4013      	ands	r3, r2
 8008850:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	691a      	ldr	r2, [r3, #16]
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	f003 0307 	and.w	r3, r3, #7
 800885c:	009b      	lsls	r3, r3, #2
 800885e:	fa02 f303 	lsl.w	r3, r2, r3
 8008862:	693a      	ldr	r2, [r7, #16]
 8008864:	4313      	orrs	r3, r2
 8008866:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	08da      	lsrs	r2, r3, #3
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	3208      	adds	r2, #8
 8008870:	6939      	ldr	r1, [r7, #16]
 8008872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	005b      	lsls	r3, r3, #1
 8008880:	2203      	movs	r2, #3
 8008882:	fa02 f303 	lsl.w	r3, r2, r3
 8008886:	43db      	mvns	r3, r3
 8008888:	693a      	ldr	r2, [r7, #16]
 800888a:	4013      	ands	r3, r2
 800888c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	f003 0203 	and.w	r2, r3, #3
 8008896:	697b      	ldr	r3, [r7, #20]
 8008898:	005b      	lsls	r3, r3, #1
 800889a:	fa02 f303 	lsl.w	r3, r2, r3
 800889e:	693a      	ldr	r2, [r7, #16]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	693a      	ldr	r2, [r7, #16]
 80088a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	f000 80a6 	beq.w	8008a04 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80088b8:	4b5b      	ldr	r3, [pc, #364]	; (8008a28 <HAL_GPIO_Init+0x2e4>)
 80088ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088bc:	4a5a      	ldr	r2, [pc, #360]	; (8008a28 <HAL_GPIO_Init+0x2e4>)
 80088be:	f043 0301 	orr.w	r3, r3, #1
 80088c2:	6613      	str	r3, [r2, #96]	; 0x60
 80088c4:	4b58      	ldr	r3, [pc, #352]	; (8008a28 <HAL_GPIO_Init+0x2e4>)
 80088c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088c8:	f003 0301 	and.w	r3, r3, #1
 80088cc:	60bb      	str	r3, [r7, #8]
 80088ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80088d0:	4a56      	ldr	r2, [pc, #344]	; (8008a2c <HAL_GPIO_Init+0x2e8>)
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	089b      	lsrs	r3, r3, #2
 80088d6:	3302      	adds	r3, #2
 80088d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	f003 0303 	and.w	r3, r3, #3
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	220f      	movs	r2, #15
 80088e8:	fa02 f303 	lsl.w	r3, r2, r3
 80088ec:	43db      	mvns	r3, r3
 80088ee:	693a      	ldr	r2, [r7, #16]
 80088f0:	4013      	ands	r3, r2
 80088f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80088fa:	d01f      	beq.n	800893c <HAL_GPIO_Init+0x1f8>
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	4a4c      	ldr	r2, [pc, #304]	; (8008a30 <HAL_GPIO_Init+0x2ec>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d019      	beq.n	8008938 <HAL_GPIO_Init+0x1f4>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	4a4b      	ldr	r2, [pc, #300]	; (8008a34 <HAL_GPIO_Init+0x2f0>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d013      	beq.n	8008934 <HAL_GPIO_Init+0x1f0>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a4a      	ldr	r2, [pc, #296]	; (8008a38 <HAL_GPIO_Init+0x2f4>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d00d      	beq.n	8008930 <HAL_GPIO_Init+0x1ec>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a49      	ldr	r2, [pc, #292]	; (8008a3c <HAL_GPIO_Init+0x2f8>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d007      	beq.n	800892c <HAL_GPIO_Init+0x1e8>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a48      	ldr	r2, [pc, #288]	; (8008a40 <HAL_GPIO_Init+0x2fc>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d101      	bne.n	8008928 <HAL_GPIO_Init+0x1e4>
 8008924:	2305      	movs	r3, #5
 8008926:	e00a      	b.n	800893e <HAL_GPIO_Init+0x1fa>
 8008928:	2306      	movs	r3, #6
 800892a:	e008      	b.n	800893e <HAL_GPIO_Init+0x1fa>
 800892c:	2304      	movs	r3, #4
 800892e:	e006      	b.n	800893e <HAL_GPIO_Init+0x1fa>
 8008930:	2303      	movs	r3, #3
 8008932:	e004      	b.n	800893e <HAL_GPIO_Init+0x1fa>
 8008934:	2302      	movs	r3, #2
 8008936:	e002      	b.n	800893e <HAL_GPIO_Init+0x1fa>
 8008938:	2301      	movs	r3, #1
 800893a:	e000      	b.n	800893e <HAL_GPIO_Init+0x1fa>
 800893c:	2300      	movs	r3, #0
 800893e:	697a      	ldr	r2, [r7, #20]
 8008940:	f002 0203 	and.w	r2, r2, #3
 8008944:	0092      	lsls	r2, r2, #2
 8008946:	4093      	lsls	r3, r2
 8008948:	693a      	ldr	r2, [r7, #16]
 800894a:	4313      	orrs	r3, r2
 800894c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800894e:	4937      	ldr	r1, [pc, #220]	; (8008a2c <HAL_GPIO_Init+0x2e8>)
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	089b      	lsrs	r3, r3, #2
 8008954:	3302      	adds	r3, #2
 8008956:	693a      	ldr	r2, [r7, #16]
 8008958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800895c:	4b39      	ldr	r3, [pc, #228]	; (8008a44 <HAL_GPIO_Init+0x300>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	43db      	mvns	r3, r3
 8008966:	693a      	ldr	r2, [r7, #16]
 8008968:	4013      	ands	r3, r2
 800896a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685b      	ldr	r3, [r3, #4]
 8008970:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008974:	2b00      	cmp	r3, #0
 8008976:	d003      	beq.n	8008980 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	4313      	orrs	r3, r2
 800897e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008980:	4a30      	ldr	r2, [pc, #192]	; (8008a44 <HAL_GPIO_Init+0x300>)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8008986:	4b2f      	ldr	r3, [pc, #188]	; (8008a44 <HAL_GPIO_Init+0x300>)
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	43db      	mvns	r3, r3
 8008990:	693a      	ldr	r2, [r7, #16]
 8008992:	4013      	ands	r3, r2
 8008994:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d003      	beq.n	80089aa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80089aa:	4a26      	ldr	r2, [pc, #152]	; (8008a44 <HAL_GPIO_Init+0x300>)
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80089b0:	4b24      	ldr	r3, [pc, #144]	; (8008a44 <HAL_GPIO_Init+0x300>)
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	43db      	mvns	r3, r3
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	4013      	ands	r3, r2
 80089be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d003      	beq.n	80089d4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80089cc:	693a      	ldr	r2, [r7, #16]
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80089d4:	4a1b      	ldr	r2, [pc, #108]	; (8008a44 <HAL_GPIO_Init+0x300>)
 80089d6:	693b      	ldr	r3, [r7, #16]
 80089d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80089da:	4b1a      	ldr	r3, [pc, #104]	; (8008a44 <HAL_GPIO_Init+0x300>)
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	43db      	mvns	r3, r3
 80089e4:	693a      	ldr	r2, [r7, #16]
 80089e6:	4013      	ands	r3, r2
 80089e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	685b      	ldr	r3, [r3, #4]
 80089ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d003      	beq.n	80089fe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80089f6:	693a      	ldr	r2, [r7, #16]
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	4313      	orrs	r3, r2
 80089fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80089fe:	4a11      	ldr	r2, [pc, #68]	; (8008a44 <HAL_GPIO_Init+0x300>)
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	3301      	adds	r3, #1
 8008a08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	fa22 f303 	lsr.w	r3, r2, r3
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f47f ae9d 	bne.w	8008754 <HAL_GPIO_Init+0x10>
  }
}
 8008a1a:	bf00      	nop
 8008a1c:	bf00      	nop
 8008a1e:	371c      	adds	r7, #28
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr
 8008a28:	40021000 	.word	0x40021000
 8008a2c:	40010000 	.word	0x40010000
 8008a30:	48000400 	.word	0x48000400
 8008a34:	48000800 	.word	0x48000800
 8008a38:	48000c00 	.word	0x48000c00
 8008a3c:	48001000 	.word	0x48001000
 8008a40:	48001400 	.word	0x48001400
 8008a44:	40010400 	.word	0x40010400

08008a48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	460b      	mov	r3, r1
 8008a52:	807b      	strh	r3, [r7, #2]
 8008a54:	4613      	mov	r3, r2
 8008a56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008a58:	787b      	ldrb	r3, [r7, #1]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d003      	beq.n	8008a66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008a5e:	887a      	ldrh	r2, [r7, #2]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008a64:	e002      	b.n	8008a6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008a66:	887a      	ldrh	r2, [r7, #2]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008a6c:	bf00      	nop
 8008a6e:	370c      	adds	r7, #12
 8008a70:	46bd      	mov	sp, r7
 8008a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a76:	4770      	bx	lr

08008a78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008a78:	b480      	push	{r7}
 8008a7a:	b085      	sub	sp, #20
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d141      	bne.n	8008b0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008a86:	4b4b      	ldr	r3, [pc, #300]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a92:	d131      	bne.n	8008af8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008a94:	4b47      	ldr	r3, [pc, #284]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008a9a:	4a46      	ldr	r2, [pc, #280]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008a9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008aa0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008aa4:	4b43      	ldr	r3, [pc, #268]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008aac:	4a41      	ldr	r2, [pc, #260]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008aae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008ab2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008ab4:	4b40      	ldr	r3, [pc, #256]	; (8008bb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2232      	movs	r2, #50	; 0x32
 8008aba:	fb02 f303 	mul.w	r3, r2, r3
 8008abe:	4a3f      	ldr	r2, [pc, #252]	; (8008bbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac4:	0c9b      	lsrs	r3, r3, #18
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008aca:	e002      	b.n	8008ad2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	3b01      	subs	r3, #1
 8008ad0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ad2:	4b38      	ldr	r3, [pc, #224]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ada:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ade:	d102      	bne.n	8008ae6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1f2      	bne.n	8008acc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ae6:	4b33      	ldr	r3, [pc, #204]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ae8:	695b      	ldr	r3, [r3, #20]
 8008aea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008aee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008af2:	d158      	bne.n	8008ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e057      	b.n	8008ba8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008af8:	4b2e      	ldr	r3, [pc, #184]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008afa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008afe:	4a2d      	ldr	r2, [pc, #180]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008b08:	e04d      	b.n	8008ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b10:	d141      	bne.n	8008b96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008b12:	4b28      	ldr	r3, [pc, #160]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b1e:	d131      	bne.n	8008b84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008b20:	4b24      	ldr	r3, [pc, #144]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b26:	4a23      	ldr	r2, [pc, #140]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008b30:	4b20      	ldr	r3, [pc, #128]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008b38:	4a1e      	ldr	r2, [pc, #120]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008b3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008b40:	4b1d      	ldr	r3, [pc, #116]	; (8008bb8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	2232      	movs	r2, #50	; 0x32
 8008b46:	fb02 f303 	mul.w	r3, r2, r3
 8008b4a:	4a1c      	ldr	r2, [pc, #112]	; (8008bbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008b50:	0c9b      	lsrs	r3, r3, #18
 8008b52:	3301      	adds	r3, #1
 8008b54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b56:	e002      	b.n	8008b5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008b5e:	4b15      	ldr	r3, [pc, #84]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b60:	695b      	ldr	r3, [r3, #20]
 8008b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b6a:	d102      	bne.n	8008b72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1f2      	bne.n	8008b58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008b72:	4b10      	ldr	r3, [pc, #64]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b74:	695b      	ldr	r3, [r3, #20]
 8008b76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b7e:	d112      	bne.n	8008ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008b80:	2303      	movs	r3, #3
 8008b82:	e011      	b.n	8008ba8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008b84:	4b0b      	ldr	r3, [pc, #44]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b8a:	4a0a      	ldr	r2, [pc, #40]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8008b94:	e007      	b.n	8008ba6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008b96:	4b07      	ldr	r3, [pc, #28]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008b9e:	4a05      	ldr	r2, [pc, #20]	; (8008bb4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ba0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008ba4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008ba6:	2300      	movs	r3, #0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3714      	adds	r7, #20
 8008bac:	46bd      	mov	sp, r7
 8008bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb2:	4770      	bx	lr
 8008bb4:	40007000 	.word	0x40007000
 8008bb8:	20000000 	.word	0x20000000
 8008bbc:	431bde83 	.word	0x431bde83

08008bc0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008bc4:	4b05      	ldr	r3, [pc, #20]	; (8008bdc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	4a04      	ldr	r2, [pc, #16]	; (8008bdc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008bca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008bce:	6093      	str	r3, [r2, #8]
}
 8008bd0:	bf00      	nop
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd8:	4770      	bx	lr
 8008bda:	bf00      	nop
 8008bdc:	40007000 	.word	0x40007000

08008be0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b088      	sub	sp, #32
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e308      	b.n	8009204 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f003 0301 	and.w	r3, r3, #1
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d075      	beq.n	8008cea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008bfe:	4ba3      	ldr	r3, [pc, #652]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	f003 030c 	and.w	r3, r3, #12
 8008c06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008c08:	4ba0      	ldr	r3, [pc, #640]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c0a:	68db      	ldr	r3, [r3, #12]
 8008c0c:	f003 0303 	and.w	r3, r3, #3
 8008c10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	2b0c      	cmp	r3, #12
 8008c16:	d102      	bne.n	8008c1e <HAL_RCC_OscConfig+0x3e>
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	2b03      	cmp	r3, #3
 8008c1c:	d002      	beq.n	8008c24 <HAL_RCC_OscConfig+0x44>
 8008c1e:	69bb      	ldr	r3, [r7, #24]
 8008c20:	2b08      	cmp	r3, #8
 8008c22:	d10b      	bne.n	8008c3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c24:	4b99      	ldr	r3, [pc, #612]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d05b      	beq.n	8008ce8 <HAL_RCC_OscConfig+0x108>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d157      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e2e3      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c44:	d106      	bne.n	8008c54 <HAL_RCC_OscConfig+0x74>
 8008c46:	4b91      	ldr	r3, [pc, #580]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a90      	ldr	r2, [pc, #576]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c50:	6013      	str	r3, [r2, #0]
 8008c52:	e01d      	b.n	8008c90 <HAL_RCC_OscConfig+0xb0>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008c5c:	d10c      	bne.n	8008c78 <HAL_RCC_OscConfig+0x98>
 8008c5e:	4b8b      	ldr	r3, [pc, #556]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a8a      	ldr	r2, [pc, #552]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008c68:	6013      	str	r3, [r2, #0]
 8008c6a:	4b88      	ldr	r3, [pc, #544]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a87      	ldr	r2, [pc, #540]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008c74:	6013      	str	r3, [r2, #0]
 8008c76:	e00b      	b.n	8008c90 <HAL_RCC_OscConfig+0xb0>
 8008c78:	4b84      	ldr	r3, [pc, #528]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a83      	ldr	r2, [pc, #524]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c82:	6013      	str	r3, [r2, #0]
 8008c84:	4b81      	ldr	r3, [pc, #516]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a80      	ldr	r2, [pc, #512]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008c8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008c8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d013      	beq.n	8008cc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c98:	f7fc fed2 	bl	8005a40 <HAL_GetTick>
 8008c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008c9e:	e008      	b.n	8008cb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008ca0:	f7fc fece 	bl	8005a40 <HAL_GetTick>
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	1ad3      	subs	r3, r2, r3
 8008caa:	2b64      	cmp	r3, #100	; 0x64
 8008cac:	d901      	bls.n	8008cb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008cae:	2303      	movs	r3, #3
 8008cb0:	e2a8      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008cb2:	4b76      	ldr	r3, [pc, #472]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d0f0      	beq.n	8008ca0 <HAL_RCC_OscConfig+0xc0>
 8008cbe:	e014      	b.n	8008cea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cc0:	f7fc febe 	bl	8005a40 <HAL_GetTick>
 8008cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008cc6:	e008      	b.n	8008cda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008cc8:	f7fc feba 	bl	8005a40 <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	2b64      	cmp	r3, #100	; 0x64
 8008cd4:	d901      	bls.n	8008cda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008cd6:	2303      	movs	r3, #3
 8008cd8:	e294      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008cda:	4b6c      	ldr	r3, [pc, #432]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d1f0      	bne.n	8008cc8 <HAL_RCC_OscConfig+0xe8>
 8008ce6:	e000      	b.n	8008cea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ce8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f003 0302 	and.w	r3, r3, #2
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d075      	beq.n	8008de2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008cf6:	4b65      	ldr	r3, [pc, #404]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f003 030c 	and.w	r3, r3, #12
 8008cfe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008d00:	4b62      	ldr	r3, [pc, #392]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d02:	68db      	ldr	r3, [r3, #12]
 8008d04:	f003 0303 	and.w	r3, r3, #3
 8008d08:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8008d0a:	69bb      	ldr	r3, [r7, #24]
 8008d0c:	2b0c      	cmp	r3, #12
 8008d0e:	d102      	bne.n	8008d16 <HAL_RCC_OscConfig+0x136>
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d002      	beq.n	8008d1c <HAL_RCC_OscConfig+0x13c>
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	2b04      	cmp	r3, #4
 8008d1a:	d11f      	bne.n	8008d5c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008d1c:	4b5b      	ldr	r3, [pc, #364]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d005      	beq.n	8008d34 <HAL_RCC_OscConfig+0x154>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008d30:	2301      	movs	r3, #1
 8008d32:	e267      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d34:	4b55      	ldr	r3, [pc, #340]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	691b      	ldr	r3, [r3, #16]
 8008d40:	061b      	lsls	r3, r3, #24
 8008d42:	4952      	ldr	r1, [pc, #328]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d44:	4313      	orrs	r3, r2
 8008d46:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008d48:	4b51      	ldr	r3, [pc, #324]	; (8008e90 <HAL_RCC_OscConfig+0x2b0>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7fc fe2b 	bl	80059a8 <HAL_InitTick>
 8008d52:	4603      	mov	r3, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d043      	beq.n	8008de0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008d58:	2301      	movs	r3, #1
 8008d5a:	e253      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d023      	beq.n	8008dac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d64:	4b49      	ldr	r3, [pc, #292]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a48      	ldr	r2, [pc, #288]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d70:	f7fc fe66 	bl	8005a40 <HAL_GetTick>
 8008d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d76:	e008      	b.n	8008d8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d78:	f7fc fe62 	bl	8005a40 <HAL_GetTick>
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	693b      	ldr	r3, [r7, #16]
 8008d80:	1ad3      	subs	r3, r2, r3
 8008d82:	2b02      	cmp	r3, #2
 8008d84:	d901      	bls.n	8008d8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e23c      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008d8a:	4b40      	ldr	r3, [pc, #256]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d0f0      	beq.n	8008d78 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d96:	4b3d      	ldr	r3, [pc, #244]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	691b      	ldr	r3, [r3, #16]
 8008da2:	061b      	lsls	r3, r3, #24
 8008da4:	4939      	ldr	r1, [pc, #228]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008da6:	4313      	orrs	r3, r2
 8008da8:	604b      	str	r3, [r1, #4]
 8008daa:	e01a      	b.n	8008de2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008dac:	4b37      	ldr	r3, [pc, #220]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a36      	ldr	r2, [pc, #216]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008db2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008db6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008db8:	f7fc fe42 	bl	8005a40 <HAL_GetTick>
 8008dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008dbe:	e008      	b.n	8008dd2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008dc0:	f7fc fe3e 	bl	8005a40 <HAL_GetTick>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	1ad3      	subs	r3, r2, r3
 8008dca:	2b02      	cmp	r3, #2
 8008dcc:	d901      	bls.n	8008dd2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8008dce:	2303      	movs	r3, #3
 8008dd0:	e218      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008dd2:	4b2e      	ldr	r3, [pc, #184]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1f0      	bne.n	8008dc0 <HAL_RCC_OscConfig+0x1e0>
 8008dde:	e000      	b.n	8008de2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008de0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f003 0308 	and.w	r3, r3, #8
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d03c      	beq.n	8008e68 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	695b      	ldr	r3, [r3, #20]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d01c      	beq.n	8008e30 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008df6:	4b25      	ldr	r3, [pc, #148]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008df8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008dfc:	4a23      	ldr	r2, [pc, #140]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008dfe:	f043 0301 	orr.w	r3, r3, #1
 8008e02:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e06:	f7fc fe1b 	bl	8005a40 <HAL_GetTick>
 8008e0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008e0c:	e008      	b.n	8008e20 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e0e:	f7fc fe17 	bl	8005a40 <HAL_GetTick>
 8008e12:	4602      	mov	r2, r0
 8008e14:	693b      	ldr	r3, [r7, #16]
 8008e16:	1ad3      	subs	r3, r2, r3
 8008e18:	2b02      	cmp	r3, #2
 8008e1a:	d901      	bls.n	8008e20 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008e1c:	2303      	movs	r3, #3
 8008e1e:	e1f1      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008e20:	4b1a      	ldr	r3, [pc, #104]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e26:	f003 0302 	and.w	r3, r3, #2
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d0ef      	beq.n	8008e0e <HAL_RCC_OscConfig+0x22e>
 8008e2e:	e01b      	b.n	8008e68 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e30:	4b16      	ldr	r3, [pc, #88]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e36:	4a15      	ldr	r2, [pc, #84]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e38:	f023 0301 	bic.w	r3, r3, #1
 8008e3c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e40:	f7fc fdfe 	bl	8005a40 <HAL_GetTick>
 8008e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008e46:	e008      	b.n	8008e5a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e48:	f7fc fdfa 	bl	8005a40 <HAL_GetTick>
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	1ad3      	subs	r3, r2, r3
 8008e52:	2b02      	cmp	r3, #2
 8008e54:	d901      	bls.n	8008e5a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8008e56:	2303      	movs	r3, #3
 8008e58:	e1d4      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008e5a:	4b0c      	ldr	r3, [pc, #48]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008e60:	f003 0302 	and.w	r3, r3, #2
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d1ef      	bne.n	8008e48 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f003 0304 	and.w	r3, r3, #4
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	f000 80ab 	beq.w	8008fcc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e76:	2300      	movs	r3, #0
 8008e78:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008e7a:	4b04      	ldr	r3, [pc, #16]	; (8008e8c <HAL_RCC_OscConfig+0x2ac>)
 8008e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d106      	bne.n	8008e94 <HAL_RCC_OscConfig+0x2b4>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e005      	b.n	8008e96 <HAL_RCC_OscConfig+0x2b6>
 8008e8a:	bf00      	nop
 8008e8c:	40021000 	.word	0x40021000
 8008e90:	20000004 	.word	0x20000004
 8008e94:	2300      	movs	r3, #0
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d00d      	beq.n	8008eb6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e9a:	4baf      	ldr	r3, [pc, #700]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e9e:	4aae      	ldr	r2, [pc, #696]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ea4:	6593      	str	r3, [r2, #88]	; 0x58
 8008ea6:	4bac      	ldr	r3, [pc, #688]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008eae:	60fb      	str	r3, [r7, #12]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008eb6:	4ba9      	ldr	r3, [pc, #676]	; (800915c <HAL_RCC_OscConfig+0x57c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d118      	bne.n	8008ef4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008ec2:	4ba6      	ldr	r3, [pc, #664]	; (800915c <HAL_RCC_OscConfig+0x57c>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4aa5      	ldr	r2, [pc, #660]	; (800915c <HAL_RCC_OscConfig+0x57c>)
 8008ec8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ecc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008ece:	f7fc fdb7 	bl	8005a40 <HAL_GetTick>
 8008ed2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ed4:	e008      	b.n	8008ee8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ed6:	f7fc fdb3 	bl	8005a40 <HAL_GetTick>
 8008eda:	4602      	mov	r2, r0
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	1ad3      	subs	r3, r2, r3
 8008ee0:	2b02      	cmp	r3, #2
 8008ee2:	d901      	bls.n	8008ee8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008ee4:	2303      	movs	r3, #3
 8008ee6:	e18d      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008ee8:	4b9c      	ldr	r3, [pc, #624]	; (800915c <HAL_RCC_OscConfig+0x57c>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d0f0      	beq.n	8008ed6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	689b      	ldr	r3, [r3, #8]
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d108      	bne.n	8008f0e <HAL_RCC_OscConfig+0x32e>
 8008efc:	4b96      	ldr	r3, [pc, #600]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f02:	4a95      	ldr	r2, [pc, #596]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f04:	f043 0301 	orr.w	r3, r3, #1
 8008f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008f0c:	e024      	b.n	8008f58 <HAL_RCC_OscConfig+0x378>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	2b05      	cmp	r3, #5
 8008f14:	d110      	bne.n	8008f38 <HAL_RCC_OscConfig+0x358>
 8008f16:	4b90      	ldr	r3, [pc, #576]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f1c:	4a8e      	ldr	r2, [pc, #568]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f1e:	f043 0304 	orr.w	r3, r3, #4
 8008f22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008f26:	4b8c      	ldr	r3, [pc, #560]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f2c:	4a8a      	ldr	r2, [pc, #552]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f2e:	f043 0301 	orr.w	r3, r3, #1
 8008f32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008f36:	e00f      	b.n	8008f58 <HAL_RCC_OscConfig+0x378>
 8008f38:	4b87      	ldr	r3, [pc, #540]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f3e:	4a86      	ldr	r2, [pc, #536]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f40:	f023 0301 	bic.w	r3, r3, #1
 8008f44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008f48:	4b83      	ldr	r3, [pc, #524]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f4e:	4a82      	ldr	r2, [pc, #520]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f50:	f023 0304 	bic.w	r3, r3, #4
 8008f54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	689b      	ldr	r3, [r3, #8]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d016      	beq.n	8008f8e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f60:	f7fc fd6e 	bl	8005a40 <HAL_GetTick>
 8008f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f66:	e00a      	b.n	8008f7e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f68:	f7fc fd6a 	bl	8005a40 <HAL_GetTick>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	1ad3      	subs	r3, r2, r3
 8008f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d901      	bls.n	8008f7e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8008f7a:	2303      	movs	r3, #3
 8008f7c:	e142      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008f7e:	4b76      	ldr	r3, [pc, #472]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008f84:	f003 0302 	and.w	r3, r3, #2
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d0ed      	beq.n	8008f68 <HAL_RCC_OscConfig+0x388>
 8008f8c:	e015      	b.n	8008fba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008f8e:	f7fc fd57 	bl	8005a40 <HAL_GetTick>
 8008f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008f94:	e00a      	b.n	8008fac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f96:	f7fc fd53 	bl	8005a40 <HAL_GetTick>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	1ad3      	subs	r3, r2, r3
 8008fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d901      	bls.n	8008fac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e12b      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008fac:	4b6a      	ldr	r3, [pc, #424]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fb2:	f003 0302 	and.w	r3, r3, #2
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d1ed      	bne.n	8008f96 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008fba:	7ffb      	ldrb	r3, [r7, #31]
 8008fbc:	2b01      	cmp	r3, #1
 8008fbe:	d105      	bne.n	8008fcc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008fc0:	4b65      	ldr	r3, [pc, #404]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008fc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fc4:	4a64      	ldr	r2, [pc, #400]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008fc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008fca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 0320 	and.w	r3, r3, #32
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d03c      	beq.n	8009052 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	699b      	ldr	r3, [r3, #24]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d01c      	beq.n	800901a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008fe0:	4b5d      	ldr	r3, [pc, #372]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008fe2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008fe6:	4a5c      	ldr	r2, [pc, #368]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8008fe8:	f043 0301 	orr.w	r3, r3, #1
 8008fec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ff0:	f7fc fd26 	bl	8005a40 <HAL_GetTick>
 8008ff4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008ff6:	e008      	b.n	800900a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ff8:	f7fc fd22 	bl	8005a40 <HAL_GetTick>
 8008ffc:	4602      	mov	r2, r0
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	2b02      	cmp	r3, #2
 8009004:	d901      	bls.n	800900a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e0fc      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800900a:	4b53      	ldr	r3, [pc, #332]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800900c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009010:	f003 0302 	and.w	r3, r3, #2
 8009014:	2b00      	cmp	r3, #0
 8009016:	d0ef      	beq.n	8008ff8 <HAL_RCC_OscConfig+0x418>
 8009018:	e01b      	b.n	8009052 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800901a:	4b4f      	ldr	r3, [pc, #316]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800901c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009020:	4a4d      	ldr	r2, [pc, #308]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009022:	f023 0301 	bic.w	r3, r3, #1
 8009026:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800902a:	f7fc fd09 	bl	8005a40 <HAL_GetTick>
 800902e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009030:	e008      	b.n	8009044 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009032:	f7fc fd05 	bl	8005a40 <HAL_GetTick>
 8009036:	4602      	mov	r2, r0
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	1ad3      	subs	r3, r2, r3
 800903c:	2b02      	cmp	r3, #2
 800903e:	d901      	bls.n	8009044 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009040:	2303      	movs	r3, #3
 8009042:	e0df      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009044:	4b44      	ldr	r3, [pc, #272]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009046:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800904a:	f003 0302 	and.w	r3, r3, #2
 800904e:	2b00      	cmp	r3, #0
 8009050:	d1ef      	bne.n	8009032 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	69db      	ldr	r3, [r3, #28]
 8009056:	2b00      	cmp	r3, #0
 8009058:	f000 80d3 	beq.w	8009202 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800905c:	4b3e      	ldr	r3, [pc, #248]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	f003 030c 	and.w	r3, r3, #12
 8009064:	2b0c      	cmp	r3, #12
 8009066:	f000 808d 	beq.w	8009184 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	69db      	ldr	r3, [r3, #28]
 800906e:	2b02      	cmp	r3, #2
 8009070:	d15a      	bne.n	8009128 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009072:	4b39      	ldr	r3, [pc, #228]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	4a38      	ldr	r2, [pc, #224]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009078:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800907c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800907e:	f7fc fcdf 	bl	8005a40 <HAL_GetTick>
 8009082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009084:	e008      	b.n	8009098 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009086:	f7fc fcdb 	bl	8005a40 <HAL_GetTick>
 800908a:	4602      	mov	r2, r0
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	1ad3      	subs	r3, r2, r3
 8009090:	2b02      	cmp	r3, #2
 8009092:	d901      	bls.n	8009098 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8009094:	2303      	movs	r3, #3
 8009096:	e0b5      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009098:	4b2f      	ldr	r3, [pc, #188]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1f0      	bne.n	8009086 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80090a4:	4b2c      	ldr	r3, [pc, #176]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 80090a6:	68da      	ldr	r2, [r3, #12]
 80090a8:	4b2d      	ldr	r3, [pc, #180]	; (8009160 <HAL_RCC_OscConfig+0x580>)
 80090aa:	4013      	ands	r3, r2
 80090ac:	687a      	ldr	r2, [r7, #4]
 80090ae:	6a11      	ldr	r1, [r2, #32]
 80090b0:	687a      	ldr	r2, [r7, #4]
 80090b2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80090b4:	3a01      	subs	r2, #1
 80090b6:	0112      	lsls	r2, r2, #4
 80090b8:	4311      	orrs	r1, r2
 80090ba:	687a      	ldr	r2, [r7, #4]
 80090bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80090be:	0212      	lsls	r2, r2, #8
 80090c0:	4311      	orrs	r1, r2
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80090c6:	0852      	lsrs	r2, r2, #1
 80090c8:	3a01      	subs	r2, #1
 80090ca:	0552      	lsls	r2, r2, #21
 80090cc:	4311      	orrs	r1, r2
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80090d2:	0852      	lsrs	r2, r2, #1
 80090d4:	3a01      	subs	r2, #1
 80090d6:	0652      	lsls	r2, r2, #25
 80090d8:	4311      	orrs	r1, r2
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80090de:	06d2      	lsls	r2, r2, #27
 80090e0:	430a      	orrs	r2, r1
 80090e2:	491d      	ldr	r1, [pc, #116]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 80090e4:	4313      	orrs	r3, r2
 80090e6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80090e8:	4b1b      	ldr	r3, [pc, #108]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a1a      	ldr	r2, [pc, #104]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 80090ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80090f2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80090f4:	4b18      	ldr	r3, [pc, #96]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	4a17      	ldr	r2, [pc, #92]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 80090fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80090fe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009100:	f7fc fc9e 	bl	8005a40 <HAL_GetTick>
 8009104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009106:	e008      	b.n	800911a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009108:	f7fc fc9a 	bl	8005a40 <HAL_GetTick>
 800910c:	4602      	mov	r2, r0
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	1ad3      	subs	r3, r2, r3
 8009112:	2b02      	cmp	r3, #2
 8009114:	d901      	bls.n	800911a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8009116:	2303      	movs	r3, #3
 8009118:	e074      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800911a:	4b0f      	ldr	r3, [pc, #60]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009122:	2b00      	cmp	r3, #0
 8009124:	d0f0      	beq.n	8009108 <HAL_RCC_OscConfig+0x528>
 8009126:	e06c      	b.n	8009202 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009128:	4b0b      	ldr	r3, [pc, #44]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	4a0a      	ldr	r2, [pc, #40]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800912e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009132:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009134:	4b08      	ldr	r3, [pc, #32]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009136:	68db      	ldr	r3, [r3, #12]
 8009138:	4a07      	ldr	r2, [pc, #28]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 800913a:	f023 0303 	bic.w	r3, r3, #3
 800913e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009140:	4b05      	ldr	r3, [pc, #20]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009142:	68db      	ldr	r3, [r3, #12]
 8009144:	4a04      	ldr	r2, [pc, #16]	; (8009158 <HAL_RCC_OscConfig+0x578>)
 8009146:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800914a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800914e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009150:	f7fc fc76 	bl	8005a40 <HAL_GetTick>
 8009154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009156:	e00e      	b.n	8009176 <HAL_RCC_OscConfig+0x596>
 8009158:	40021000 	.word	0x40021000
 800915c:	40007000 	.word	0x40007000
 8009160:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009164:	f7fc fc6c 	bl	8005a40 <HAL_GetTick>
 8009168:	4602      	mov	r2, r0
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	2b02      	cmp	r3, #2
 8009170:	d901      	bls.n	8009176 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8009172:	2303      	movs	r3, #3
 8009174:	e046      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009176:	4b25      	ldr	r3, [pc, #148]	; (800920c <HAL_RCC_OscConfig+0x62c>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1f0      	bne.n	8009164 <HAL_RCC_OscConfig+0x584>
 8009182:	e03e      	b.n	8009202 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	69db      	ldr	r3, [r3, #28]
 8009188:	2b01      	cmp	r3, #1
 800918a:	d101      	bne.n	8009190 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800918c:	2301      	movs	r3, #1
 800918e:	e039      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009190:	4b1e      	ldr	r3, [pc, #120]	; (800920c <HAL_RCC_OscConfig+0x62c>)
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	f003 0203 	and.w	r2, r3, #3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6a1b      	ldr	r3, [r3, #32]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d12c      	bne.n	80091fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80091a4:	697b      	ldr	r3, [r7, #20]
 80091a6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ae:	3b01      	subs	r3, #1
 80091b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d123      	bne.n	80091fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d11b      	bne.n	80091fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091d0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80091d2:	429a      	cmp	r2, r3
 80091d4:	d113      	bne.n	80091fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091e0:	085b      	lsrs	r3, r3, #1
 80091e2:	3b01      	subs	r3, #1
 80091e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d109      	bne.n	80091fe <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091f4:	085b      	lsrs	r3, r3, #1
 80091f6:	3b01      	subs	r3, #1
 80091f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d001      	beq.n	8009202 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e000      	b.n	8009204 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8009202:	2300      	movs	r3, #0
}
 8009204:	4618      	mov	r0, r3
 8009206:	3720      	adds	r7, #32
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}
 800920c:	40021000 	.word	0x40021000

08009210 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b086      	sub	sp, #24
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
 8009218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800921a:	2300      	movs	r3, #0
 800921c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d101      	bne.n	8009228 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e11e      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009228:	4b91      	ldr	r3, [pc, #580]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f003 030f 	and.w	r3, r3, #15
 8009230:	683a      	ldr	r2, [r7, #0]
 8009232:	429a      	cmp	r2, r3
 8009234:	d910      	bls.n	8009258 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009236:	4b8e      	ldr	r3, [pc, #568]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f023 020f 	bic.w	r2, r3, #15
 800923e:	498c      	ldr	r1, [pc, #560]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	4313      	orrs	r3, r2
 8009244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009246:	4b8a      	ldr	r3, [pc, #552]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f003 030f 	and.w	r3, r3, #15
 800924e:	683a      	ldr	r2, [r7, #0]
 8009250:	429a      	cmp	r2, r3
 8009252:	d001      	beq.n	8009258 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009254:	2301      	movs	r3, #1
 8009256:	e106      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f003 0301 	and.w	r3, r3, #1
 8009260:	2b00      	cmp	r3, #0
 8009262:	d073      	beq.n	800934c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	2b03      	cmp	r3, #3
 800926a:	d129      	bne.n	80092c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800926c:	4b81      	ldr	r3, [pc, #516]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009274:	2b00      	cmp	r3, #0
 8009276:	d101      	bne.n	800927c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009278:	2301      	movs	r3, #1
 800927a:	e0f4      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800927c:	f000 f99e 	bl	80095bc <RCC_GetSysClockFreqFromPLLSource>
 8009280:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009282:	693b      	ldr	r3, [r7, #16]
 8009284:	4a7c      	ldr	r2, [pc, #496]	; (8009478 <HAL_RCC_ClockConfig+0x268>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d93f      	bls.n	800930a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800928a:	4b7a      	ldr	r3, [pc, #488]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d009      	beq.n	80092aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d033      	beq.n	800930a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d12f      	bne.n	800930a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80092aa:	4b72      	ldr	r3, [pc, #456]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092b2:	4a70      	ldr	r2, [pc, #448]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80092b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80092ba:	2380      	movs	r3, #128	; 0x80
 80092bc:	617b      	str	r3, [r7, #20]
 80092be:	e024      	b.n	800930a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d107      	bne.n	80092d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80092c8:	4b6a      	ldr	r3, [pc, #424]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d109      	bne.n	80092e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80092d4:	2301      	movs	r3, #1
 80092d6:	e0c6      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80092d8:	4b66      	ldr	r3, [pc, #408]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d101      	bne.n	80092e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80092e4:	2301      	movs	r3, #1
 80092e6:	e0be      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80092e8:	f000 f8ce 	bl	8009488 <HAL_RCC_GetSysClockFreq>
 80092ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	4a61      	ldr	r2, [pc, #388]	; (8009478 <HAL_RCC_ClockConfig+0x268>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d909      	bls.n	800930a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80092f6:	4b5f      	ldr	r3, [pc, #380]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80092f8:	689b      	ldr	r3, [r3, #8]
 80092fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092fe:	4a5d      	ldr	r2, [pc, #372]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009304:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8009306:	2380      	movs	r3, #128	; 0x80
 8009308:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800930a:	4b5a      	ldr	r3, [pc, #360]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f023 0203 	bic.w	r2, r3, #3
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	4957      	ldr	r1, [pc, #348]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009318:	4313      	orrs	r3, r2
 800931a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800931c:	f7fc fb90 	bl	8005a40 <HAL_GetTick>
 8009320:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009322:	e00a      	b.n	800933a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009324:	f7fc fb8c 	bl	8005a40 <HAL_GetTick>
 8009328:	4602      	mov	r2, r0
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009332:	4293      	cmp	r3, r2
 8009334:	d901      	bls.n	800933a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8009336:	2303      	movs	r3, #3
 8009338:	e095      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800933a:	4b4e      	ldr	r3, [pc, #312]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f003 020c 	and.w	r2, r3, #12
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	429a      	cmp	r2, r3
 800934a:	d1eb      	bne.n	8009324 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0302 	and.w	r3, r3, #2
 8009354:	2b00      	cmp	r3, #0
 8009356:	d023      	beq.n	80093a0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f003 0304 	and.w	r3, r3, #4
 8009360:	2b00      	cmp	r3, #0
 8009362:	d005      	beq.n	8009370 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009364:	4b43      	ldr	r3, [pc, #268]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009366:	689b      	ldr	r3, [r3, #8]
 8009368:	4a42      	ldr	r2, [pc, #264]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800936a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800936e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f003 0308 	and.w	r3, r3, #8
 8009378:	2b00      	cmp	r3, #0
 800937a:	d007      	beq.n	800938c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800937c:	4b3d      	ldr	r3, [pc, #244]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800937e:	689b      	ldr	r3, [r3, #8]
 8009380:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8009384:	4a3b      	ldr	r2, [pc, #236]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009386:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800938a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800938c:	4b39      	ldr	r3, [pc, #228]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800938e:	689b      	ldr	r3, [r3, #8]
 8009390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	4936      	ldr	r1, [pc, #216]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800939a:	4313      	orrs	r3, r2
 800939c:	608b      	str	r3, [r1, #8]
 800939e:	e008      	b.n	80093b2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	2b80      	cmp	r3, #128	; 0x80
 80093a4:	d105      	bne.n	80093b2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80093a6:	4b33      	ldr	r3, [pc, #204]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	4a32      	ldr	r2, [pc, #200]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 80093ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80093b0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80093b2:	4b2f      	ldr	r3, [pc, #188]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	f003 030f 	and.w	r3, r3, #15
 80093ba:	683a      	ldr	r2, [r7, #0]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d21d      	bcs.n	80093fc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80093c0:	4b2b      	ldr	r3, [pc, #172]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f023 020f 	bic.w	r2, r3, #15
 80093c8:	4929      	ldr	r1, [pc, #164]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	4313      	orrs	r3, r2
 80093ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80093d0:	f7fc fb36 	bl	8005a40 <HAL_GetTick>
 80093d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093d6:	e00a      	b.n	80093ee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80093d8:	f7fc fb32 	bl	8005a40 <HAL_GetTick>
 80093dc:	4602      	mov	r2, r0
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	1ad3      	subs	r3, r2, r3
 80093e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d901      	bls.n	80093ee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80093ea:	2303      	movs	r3, #3
 80093ec:	e03b      	b.n	8009466 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80093ee:	4b20      	ldr	r3, [pc, #128]	; (8009470 <HAL_RCC_ClockConfig+0x260>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 030f 	and.w	r3, r3, #15
 80093f6:	683a      	ldr	r2, [r7, #0]
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d1ed      	bne.n	80093d8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	f003 0304 	and.w	r3, r3, #4
 8009404:	2b00      	cmp	r3, #0
 8009406:	d008      	beq.n	800941a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009408:	4b1a      	ldr	r3, [pc, #104]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	68db      	ldr	r3, [r3, #12]
 8009414:	4917      	ldr	r1, [pc, #92]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009416:	4313      	orrs	r3, r2
 8009418:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f003 0308 	and.w	r3, r3, #8
 8009422:	2b00      	cmp	r3, #0
 8009424:	d009      	beq.n	800943a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009426:	4b13      	ldr	r3, [pc, #76]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009428:	689b      	ldr	r3, [r3, #8]
 800942a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	00db      	lsls	r3, r3, #3
 8009434:	490f      	ldr	r1, [pc, #60]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009436:	4313      	orrs	r3, r2
 8009438:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800943a:	f000 f825 	bl	8009488 <HAL_RCC_GetSysClockFreq>
 800943e:	4602      	mov	r2, r0
 8009440:	4b0c      	ldr	r3, [pc, #48]	; (8009474 <HAL_RCC_ClockConfig+0x264>)
 8009442:	689b      	ldr	r3, [r3, #8]
 8009444:	091b      	lsrs	r3, r3, #4
 8009446:	f003 030f 	and.w	r3, r3, #15
 800944a:	490c      	ldr	r1, [pc, #48]	; (800947c <HAL_RCC_ClockConfig+0x26c>)
 800944c:	5ccb      	ldrb	r3, [r1, r3]
 800944e:	f003 031f 	and.w	r3, r3, #31
 8009452:	fa22 f303 	lsr.w	r3, r2, r3
 8009456:	4a0a      	ldr	r2, [pc, #40]	; (8009480 <HAL_RCC_ClockConfig+0x270>)
 8009458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800945a:	4b0a      	ldr	r3, [pc, #40]	; (8009484 <HAL_RCC_ClockConfig+0x274>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	4618      	mov	r0, r3
 8009460:	f7fc faa2 	bl	80059a8 <HAL_InitTick>
 8009464:	4603      	mov	r3, r0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3718      	adds	r7, #24
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	40022000 	.word	0x40022000
 8009474:	40021000 	.word	0x40021000
 8009478:	04c4b400 	.word	0x04c4b400
 800947c:	08012e08 	.word	0x08012e08
 8009480:	20000000 	.word	0x20000000
 8009484:	20000004 	.word	0x20000004

08009488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009488:	b480      	push	{r7}
 800948a:	b087      	sub	sp, #28
 800948c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800948e:	4b2c      	ldr	r3, [pc, #176]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009490:	689b      	ldr	r3, [r3, #8]
 8009492:	f003 030c 	and.w	r3, r3, #12
 8009496:	2b04      	cmp	r3, #4
 8009498:	d102      	bne.n	80094a0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800949a:	4b2a      	ldr	r3, [pc, #168]	; (8009544 <HAL_RCC_GetSysClockFreq+0xbc>)
 800949c:	613b      	str	r3, [r7, #16]
 800949e:	e047      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80094a0:	4b27      	ldr	r3, [pc, #156]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	f003 030c 	and.w	r3, r3, #12
 80094a8:	2b08      	cmp	r3, #8
 80094aa:	d102      	bne.n	80094b2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80094ac:	4b26      	ldr	r3, [pc, #152]	; (8009548 <HAL_RCC_GetSysClockFreq+0xc0>)
 80094ae:	613b      	str	r3, [r7, #16]
 80094b0:	e03e      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80094b2:	4b23      	ldr	r3, [pc, #140]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	f003 030c 	and.w	r3, r3, #12
 80094ba:	2b0c      	cmp	r3, #12
 80094bc:	d136      	bne.n	800952c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80094be:	4b20      	ldr	r3, [pc, #128]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094c0:	68db      	ldr	r3, [r3, #12]
 80094c2:	f003 0303 	and.w	r3, r3, #3
 80094c6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80094c8:	4b1d      	ldr	r3, [pc, #116]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094ca:	68db      	ldr	r3, [r3, #12]
 80094cc:	091b      	lsrs	r3, r3, #4
 80094ce:	f003 030f 	and.w	r3, r3, #15
 80094d2:	3301      	adds	r3, #1
 80094d4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2b03      	cmp	r3, #3
 80094da:	d10c      	bne.n	80094f6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80094dc:	4a1a      	ldr	r2, [pc, #104]	; (8009548 <HAL_RCC_GetSysClockFreq+0xc0>)
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094e4:	4a16      	ldr	r2, [pc, #88]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 80094e6:	68d2      	ldr	r2, [r2, #12]
 80094e8:	0a12      	lsrs	r2, r2, #8
 80094ea:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80094ee:	fb02 f303 	mul.w	r3, r2, r3
 80094f2:	617b      	str	r3, [r7, #20]
      break;
 80094f4:	e00c      	b.n	8009510 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80094f6:	4a13      	ldr	r2, [pc, #76]	; (8009544 <HAL_RCC_GetSysClockFreq+0xbc>)
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80094fe:	4a10      	ldr	r2, [pc, #64]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009500:	68d2      	ldr	r2, [r2, #12]
 8009502:	0a12      	lsrs	r2, r2, #8
 8009504:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009508:	fb02 f303 	mul.w	r3, r2, r3
 800950c:	617b      	str	r3, [r7, #20]
      break;
 800950e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009510:	4b0b      	ldr	r3, [pc, #44]	; (8009540 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009512:	68db      	ldr	r3, [r3, #12]
 8009514:	0e5b      	lsrs	r3, r3, #25
 8009516:	f003 0303 	and.w	r3, r3, #3
 800951a:	3301      	adds	r3, #1
 800951c:	005b      	lsls	r3, r3, #1
 800951e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009520:	697a      	ldr	r2, [r7, #20]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	fbb2 f3f3 	udiv	r3, r2, r3
 8009528:	613b      	str	r3, [r7, #16]
 800952a:	e001      	b.n	8009530 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800952c:	2300      	movs	r3, #0
 800952e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009530:	693b      	ldr	r3, [r7, #16]
}
 8009532:	4618      	mov	r0, r3
 8009534:	371c      	adds	r7, #28
 8009536:	46bd      	mov	sp, r7
 8009538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	40021000 	.word	0x40021000
 8009544:	00f42400 	.word	0x00f42400
 8009548:	007a1200 	.word	0x007a1200

0800954c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800954c:	b480      	push	{r7}
 800954e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009550:	4b03      	ldr	r3, [pc, #12]	; (8009560 <HAL_RCC_GetHCLKFreq+0x14>)
 8009552:	681b      	ldr	r3, [r3, #0]
}
 8009554:	4618      	mov	r0, r3
 8009556:	46bd      	mov	sp, r7
 8009558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955c:	4770      	bx	lr
 800955e:	bf00      	nop
 8009560:	20000000 	.word	0x20000000

08009564 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009568:	f7ff fff0 	bl	800954c <HAL_RCC_GetHCLKFreq>
 800956c:	4602      	mov	r2, r0
 800956e:	4b06      	ldr	r3, [pc, #24]	; (8009588 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	0a1b      	lsrs	r3, r3, #8
 8009574:	f003 0307 	and.w	r3, r3, #7
 8009578:	4904      	ldr	r1, [pc, #16]	; (800958c <HAL_RCC_GetPCLK1Freq+0x28>)
 800957a:	5ccb      	ldrb	r3, [r1, r3]
 800957c:	f003 031f 	and.w	r3, r3, #31
 8009580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009584:	4618      	mov	r0, r3
 8009586:	bd80      	pop	{r7, pc}
 8009588:	40021000 	.word	0x40021000
 800958c:	08012e18 	.word	0x08012e18

08009590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009594:	f7ff ffda 	bl	800954c <HAL_RCC_GetHCLKFreq>
 8009598:	4602      	mov	r2, r0
 800959a:	4b06      	ldr	r3, [pc, #24]	; (80095b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	0adb      	lsrs	r3, r3, #11
 80095a0:	f003 0307 	and.w	r3, r3, #7
 80095a4:	4904      	ldr	r1, [pc, #16]	; (80095b8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80095a6:	5ccb      	ldrb	r3, [r1, r3]
 80095a8:	f003 031f 	and.w	r3, r3, #31
 80095ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80095b0:	4618      	mov	r0, r3
 80095b2:	bd80      	pop	{r7, pc}
 80095b4:	40021000 	.word	0x40021000
 80095b8:	08012e18 	.word	0x08012e18

080095bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80095bc:	b480      	push	{r7}
 80095be:	b087      	sub	sp, #28
 80095c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80095c2:	4b1e      	ldr	r3, [pc, #120]	; (800963c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	f003 0303 	and.w	r3, r3, #3
 80095ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80095cc:	4b1b      	ldr	r3, [pc, #108]	; (800963c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80095ce:	68db      	ldr	r3, [r3, #12]
 80095d0:	091b      	lsrs	r3, r3, #4
 80095d2:	f003 030f 	and.w	r3, r3, #15
 80095d6:	3301      	adds	r3, #1
 80095d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	2b03      	cmp	r3, #3
 80095de:	d10c      	bne.n	80095fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80095e0:	4a17      	ldr	r2, [pc, #92]	; (8009640 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80095e8:	4a14      	ldr	r2, [pc, #80]	; (800963c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80095ea:	68d2      	ldr	r2, [r2, #12]
 80095ec:	0a12      	lsrs	r2, r2, #8
 80095ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80095f2:	fb02 f303 	mul.w	r3, r2, r3
 80095f6:	617b      	str	r3, [r7, #20]
    break;
 80095f8:	e00c      	b.n	8009614 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80095fa:	4a12      	ldr	r2, [pc, #72]	; (8009644 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009602:	4a0e      	ldr	r2, [pc, #56]	; (800963c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009604:	68d2      	ldr	r2, [r2, #12]
 8009606:	0a12      	lsrs	r2, r2, #8
 8009608:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800960c:	fb02 f303 	mul.w	r3, r2, r3
 8009610:	617b      	str	r3, [r7, #20]
    break;
 8009612:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009614:	4b09      	ldr	r3, [pc, #36]	; (800963c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	0e5b      	lsrs	r3, r3, #25
 800961a:	f003 0303 	and.w	r3, r3, #3
 800961e:	3301      	adds	r3, #1
 8009620:	005b      	lsls	r3, r3, #1
 8009622:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009624:	697a      	ldr	r2, [r7, #20]
 8009626:	68bb      	ldr	r3, [r7, #8]
 8009628:	fbb2 f3f3 	udiv	r3, r2, r3
 800962c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800962e:	687b      	ldr	r3, [r7, #4]
}
 8009630:	4618      	mov	r0, r3
 8009632:	371c      	adds	r7, #28
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr
 800963c:	40021000 	.word	0x40021000
 8009640:	007a1200 	.word	0x007a1200
 8009644:	00f42400 	.word	0x00f42400

08009648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b086      	sub	sp, #24
 800964c:	af00      	add	r7, sp, #0
 800964e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009650:	2300      	movs	r3, #0
 8009652:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009654:	2300      	movs	r3, #0
 8009656:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009660:	2b00      	cmp	r3, #0
 8009662:	f000 8098 	beq.w	8009796 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009666:	2300      	movs	r3, #0
 8009668:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800966a:	4b43      	ldr	r3, [pc, #268]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800966c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800966e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009672:	2b00      	cmp	r3, #0
 8009674:	d10d      	bne.n	8009692 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009676:	4b40      	ldr	r3, [pc, #256]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800967a:	4a3f      	ldr	r2, [pc, #252]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800967c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009680:	6593      	str	r3, [r2, #88]	; 0x58
 8009682:	4b3d      	ldr	r3, [pc, #244]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009686:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800968a:	60bb      	str	r3, [r7, #8]
 800968c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800968e:	2301      	movs	r3, #1
 8009690:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009692:	4b3a      	ldr	r3, [pc, #232]	; (800977c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a39      	ldr	r2, [pc, #228]	; (800977c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009698:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800969c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800969e:	f7fc f9cf 	bl	8005a40 <HAL_GetTick>
 80096a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80096a4:	e009      	b.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80096a6:	f7fc f9cb 	bl	8005a40 <HAL_GetTick>
 80096aa:	4602      	mov	r2, r0
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	1ad3      	subs	r3, r2, r3
 80096b0:	2b02      	cmp	r3, #2
 80096b2:	d902      	bls.n	80096ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80096b4:	2303      	movs	r3, #3
 80096b6:	74fb      	strb	r3, [r7, #19]
        break;
 80096b8:	e005      	b.n	80096c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80096ba:	4b30      	ldr	r3, [pc, #192]	; (800977c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d0ef      	beq.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80096c6:	7cfb      	ldrb	r3, [r7, #19]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d159      	bne.n	8009780 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80096cc:	4b2a      	ldr	r3, [pc, #168]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d01e      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	429a      	cmp	r2, r3
 80096e6:	d019      	beq.n	800971c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80096e8:	4b23      	ldr	r3, [pc, #140]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80096f4:	4b20      	ldr	r3, [pc, #128]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096fa:	4a1f      	ldr	r2, [pc, #124]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80096fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009700:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009704:	4b1c      	ldr	r3, [pc, #112]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800970a:	4a1b      	ldr	r2, [pc, #108]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800970c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009710:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009714:	4a18      	ldr	r2, [pc, #96]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	f003 0301 	and.w	r3, r3, #1
 8009722:	2b00      	cmp	r3, #0
 8009724:	d016      	beq.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009726:	f7fc f98b 	bl	8005a40 <HAL_GetTick>
 800972a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800972c:	e00b      	b.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800972e:	f7fc f987 	bl	8005a40 <HAL_GetTick>
 8009732:	4602      	mov	r2, r0
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	1ad3      	subs	r3, r2, r3
 8009738:	f241 3288 	movw	r2, #5000	; 0x1388
 800973c:	4293      	cmp	r3, r2
 800973e:	d902      	bls.n	8009746 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009740:	2303      	movs	r3, #3
 8009742:	74fb      	strb	r3, [r7, #19]
            break;
 8009744:	e006      	b.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009746:	4b0c      	ldr	r3, [pc, #48]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800974c:	f003 0302 	and.w	r3, r3, #2
 8009750:	2b00      	cmp	r3, #0
 8009752:	d0ec      	beq.n	800972e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009754:	7cfb      	ldrb	r3, [r7, #19]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10b      	bne.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800975a:	4b07      	ldr	r3, [pc, #28]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800975c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009760:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009768:	4903      	ldr	r1, [pc, #12]	; (8009778 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800976a:	4313      	orrs	r3, r2
 800976c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009770:	e008      	b.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009772:	7cfb      	ldrb	r3, [r7, #19]
 8009774:	74bb      	strb	r3, [r7, #18]
 8009776:	e005      	b.n	8009784 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009778:	40021000 	.word	0x40021000
 800977c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009780:	7cfb      	ldrb	r3, [r7, #19]
 8009782:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009784:	7c7b      	ldrb	r3, [r7, #17]
 8009786:	2b01      	cmp	r3, #1
 8009788:	d105      	bne.n	8009796 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800978a:	4baf      	ldr	r3, [pc, #700]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800978c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800978e:	4aae      	ldr	r2, [pc, #696]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009794:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	f003 0301 	and.w	r3, r3, #1
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d00a      	beq.n	80097b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80097a2:	4ba9      	ldr	r3, [pc, #676]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80097a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097a8:	f023 0203 	bic.w	r2, r3, #3
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	49a5      	ldr	r1, [pc, #660]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80097b2:	4313      	orrs	r3, r2
 80097b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f003 0302 	and.w	r3, r3, #2
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d00a      	beq.n	80097da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80097c4:	4ba0      	ldr	r3, [pc, #640]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80097c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097ca:	f023 020c 	bic.w	r2, r3, #12
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	499d      	ldr	r1, [pc, #628]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80097d4:	4313      	orrs	r3, r2
 80097d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f003 0304 	and.w	r3, r3, #4
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d00a      	beq.n	80097fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80097e6:	4b98      	ldr	r3, [pc, #608]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80097e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68db      	ldr	r3, [r3, #12]
 80097f4:	4994      	ldr	r1, [pc, #592]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80097f6:	4313      	orrs	r3, r2
 80097f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	f003 0308 	and.w	r3, r3, #8
 8009804:	2b00      	cmp	r3, #0
 8009806:	d00a      	beq.n	800981e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009808:	4b8f      	ldr	r3, [pc, #572]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800980a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800980e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	498c      	ldr	r1, [pc, #560]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009818:	4313      	orrs	r3, r2
 800981a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f003 0310 	and.w	r3, r3, #16
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00a      	beq.n	8009840 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800982a:	4b87      	ldr	r3, [pc, #540]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800982c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009830:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	695b      	ldr	r3, [r3, #20]
 8009838:	4983      	ldr	r1, [pc, #524]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800983a:	4313      	orrs	r3, r2
 800983c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f003 0320 	and.w	r3, r3, #32
 8009848:	2b00      	cmp	r3, #0
 800984a:	d00a      	beq.n	8009862 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800984c:	4b7e      	ldr	r3, [pc, #504]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800984e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009852:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	699b      	ldr	r3, [r3, #24]
 800985a:	497b      	ldr	r1, [pc, #492]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800985c:	4313      	orrs	r3, r2
 800985e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800986a:	2b00      	cmp	r3, #0
 800986c:	d00a      	beq.n	8009884 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800986e:	4b76      	ldr	r3, [pc, #472]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009874:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	69db      	ldr	r3, [r3, #28]
 800987c:	4972      	ldr	r1, [pc, #456]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800987e:	4313      	orrs	r3, r2
 8009880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800988c:	2b00      	cmp	r3, #0
 800988e:	d00a      	beq.n	80098a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009890:	4b6d      	ldr	r3, [pc, #436]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009896:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	496a      	ldr	r1, [pc, #424]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80098a0:	4313      	orrs	r3, r2
 80098a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d00a      	beq.n	80098c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80098b2:	4b65      	ldr	r3, [pc, #404]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80098b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098b8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c0:	4961      	ldr	r1, [pc, #388]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80098c2:	4313      	orrs	r3, r2
 80098c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d00a      	beq.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80098d4:	4b5c      	ldr	r3, [pc, #368]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80098d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80098da:	f023 0203 	bic.w	r2, r3, #3
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098e2:	4959      	ldr	r1, [pc, #356]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80098e4:	4313      	orrs	r3, r2
 80098e6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d00a      	beq.n	800990c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80098f6:	4b54      	ldr	r3, [pc, #336]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80098f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098fc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009904:	4950      	ldr	r1, [pc, #320]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009906:	4313      	orrs	r3, r2
 8009908:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009914:	2b00      	cmp	r3, #0
 8009916:	d015      	beq.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009918:	4b4b      	ldr	r3, [pc, #300]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800991a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800991e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009926:	4948      	ldr	r1, [pc, #288]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009928:	4313      	orrs	r3, r2
 800992a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009936:	d105      	bne.n	8009944 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009938:	4b43      	ldr	r3, [pc, #268]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	4a42      	ldr	r2, [pc, #264]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800993e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009942:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800994c:	2b00      	cmp	r3, #0
 800994e:	d015      	beq.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009950:	4b3d      	ldr	r3, [pc, #244]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009956:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800995e:	493a      	ldr	r1, [pc, #232]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009960:	4313      	orrs	r3, r2
 8009962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800996a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800996e:	d105      	bne.n	800997c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009970:	4b35      	ldr	r3, [pc, #212]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	4a34      	ldr	r2, [pc, #208]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009976:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800997a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009984:	2b00      	cmp	r3, #0
 8009986:	d015      	beq.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009988:	4b2f      	ldr	r3, [pc, #188]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800998a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800998e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009996:	492c      	ldr	r1, [pc, #176]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009998:	4313      	orrs	r3, r2
 800999a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80099a6:	d105      	bne.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80099a8:	4b27      	ldr	r3, [pc, #156]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	4a26      	ldr	r2, [pc, #152]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099b2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d015      	beq.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80099c0:	4b21      	ldr	r3, [pc, #132]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ce:	491e      	ldr	r1, [pc, #120]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099d0:	4313      	orrs	r3, r2
 80099d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80099de:	d105      	bne.n	80099ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80099e0:	4b19      	ldr	r3, [pc, #100]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099e2:	68db      	ldr	r3, [r3, #12]
 80099e4:	4a18      	ldr	r2, [pc, #96]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099ea:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d015      	beq.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80099f8:	4b13      	ldr	r3, [pc, #76]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80099fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a06:	4910      	ldr	r1, [pc, #64]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009a16:	d105      	bne.n	8009a24 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009a18:	4b0b      	ldr	r3, [pc, #44]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	4a0a      	ldr	r2, [pc, #40]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a22:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d018      	beq.n	8009a62 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009a30:	4b05      	ldr	r3, [pc, #20]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a3e:	4902      	ldr	r1, [pc, #8]	; (8009a48 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8009a40:	4313      	orrs	r3, r2
 8009a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009a46:	e001      	b.n	8009a4c <HAL_RCCEx_PeriphCLKConfig+0x404>
 8009a48:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a50:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009a54:	d105      	bne.n	8009a62 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009a56:	4b21      	ldr	r3, [pc, #132]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	4a20      	ldr	r2, [pc, #128]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a60:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d015      	beq.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009a6e:	4b1b      	ldr	r3, [pc, #108]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a74:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a7c:	4917      	ldr	r1, [pc, #92]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009a7e:	4313      	orrs	r3, r2
 8009a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009a8c:	d105      	bne.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009a8e:	4b13      	ldr	r3, [pc, #76]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	4a12      	ldr	r2, [pc, #72]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a98:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d015      	beq.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009aa6:	4b0d      	ldr	r3, [pc, #52]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009aa8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009aac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ab4:	4909      	ldr	r1, [pc, #36]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ac0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009ac4:	d105      	bne.n	8009ad2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ac6:	4b05      	ldr	r3, [pc, #20]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	4a04      	ldr	r2, [pc, #16]	; (8009adc <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8009acc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ad0:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009ad2:	7cbb      	ldrb	r3, [r7, #18]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3718      	adds	r7, #24
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	40021000 	.word	0x40021000

08009ae0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d101      	bne.n	8009af2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e09d      	b.n	8009c2e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d108      	bne.n	8009b0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b02:	d009      	beq.n	8009b18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2200      	movs	r2, #0
 8009b08:	61da      	str	r2, [r3, #28]
 8009b0a:	e005      	b.n	8009b18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d106      	bne.n	8009b38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f7fb fa56 	bl	8004fe4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2202      	movs	r2, #2
 8009b3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	68db      	ldr	r3, [r3, #12]
 8009b54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009b58:	d902      	bls.n	8009b60 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	60fb      	str	r3, [r7, #12]
 8009b5e:	e002      	b.n	8009b66 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009b60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b64:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	68db      	ldr	r3, [r3, #12]
 8009b6a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009b6e:	d007      	beq.n	8009b80 <HAL_SPI_Init+0xa0>
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009b78:	d002      	beq.n	8009b80 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009b90:	431a      	orrs	r2, r3
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	691b      	ldr	r3, [r3, #16]
 8009b96:	f003 0302 	and.w	r3, r3, #2
 8009b9a:	431a      	orrs	r2, r3
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	695b      	ldr	r3, [r3, #20]
 8009ba0:	f003 0301 	and.w	r3, r3, #1
 8009ba4:	431a      	orrs	r2, r3
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	699b      	ldr	r3, [r3, #24]
 8009baa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009bae:	431a      	orrs	r2, r3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	69db      	ldr	r3, [r3, #28]
 8009bb4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009bb8:	431a      	orrs	r2, r3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6a1b      	ldr	r3, [r3, #32]
 8009bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bc2:	ea42 0103 	orr.w	r1, r2, r3
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009bca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	430a      	orrs	r2, r1
 8009bd4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	699b      	ldr	r3, [r3, #24]
 8009bda:	0c1b      	lsrs	r3, r3, #16
 8009bdc:	f003 0204 	and.w	r2, r3, #4
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be4:	f003 0310 	and.w	r3, r3, #16
 8009be8:	431a      	orrs	r2, r3
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bee:	f003 0308 	and.w	r3, r3, #8
 8009bf2:	431a      	orrs	r2, r3
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8009bfc:	ea42 0103 	orr.w	r1, r2, r3
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	430a      	orrs	r2, r1
 8009c0c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	69da      	ldr	r2, [r3, #28]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009c1c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009c2c:	2300      	movs	r3, #0
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3710      	adds	r7, #16
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	b08a      	sub	sp, #40	; 0x28
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	60f8      	str	r0, [r7, #12]
 8009c3e:	60b9      	str	r1, [r7, #8]
 8009c40:	607a      	str	r2, [r7, #4]
 8009c42:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009c44:	2301      	movs	r3, #1
 8009c46:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009c54:	2b01      	cmp	r3, #1
 8009c56:	d101      	bne.n	8009c5c <HAL_SPI_TransmitReceive+0x26>
 8009c58:	2302      	movs	r3, #2
 8009c5a:	e1fb      	b.n	800a054 <HAL_SPI_TransmitReceive+0x41e>
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2201      	movs	r2, #1
 8009c60:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c64:	f7fb feec 	bl	8005a40 <HAL_GetTick>
 8009c68:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009c70:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009c78:	887b      	ldrh	r3, [r7, #2]
 8009c7a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009c7c:	887b      	ldrh	r3, [r7, #2]
 8009c7e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009c80:	7efb      	ldrb	r3, [r7, #27]
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d00e      	beq.n	8009ca4 <HAL_SPI_TransmitReceive+0x6e>
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c8c:	d106      	bne.n	8009c9c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	689b      	ldr	r3, [r3, #8]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d102      	bne.n	8009c9c <HAL_SPI_TransmitReceive+0x66>
 8009c96:	7efb      	ldrb	r3, [r7, #27]
 8009c98:	2b04      	cmp	r3, #4
 8009c9a:	d003      	beq.n	8009ca4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009c9c:	2302      	movs	r3, #2
 8009c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009ca2:	e1cd      	b.n	800a040 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009ca4:	68bb      	ldr	r3, [r7, #8]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d005      	beq.n	8009cb6 <HAL_SPI_TransmitReceive+0x80>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d002      	beq.n	8009cb6 <HAL_SPI_TransmitReceive+0x80>
 8009cb0:	887b      	ldrh	r3, [r7, #2]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d103      	bne.n	8009cbe <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8009cbc:	e1c0      	b.n	800a040 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009cc4:	b2db      	uxtb	r3, r3
 8009cc6:	2b04      	cmp	r3, #4
 8009cc8:	d003      	beq.n	8009cd2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2205      	movs	r2, #5
 8009cce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	887a      	ldrh	r2, [r7, #2]
 8009ce2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	887a      	ldrh	r2, [r7, #2]
 8009cea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	68ba      	ldr	r2, [r7, #8]
 8009cf2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	887a      	ldrh	r2, [r7, #2]
 8009cf8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	887a      	ldrh	r2, [r7, #2]
 8009cfe:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2200      	movs	r2, #0
 8009d04:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2200      	movs	r2, #0
 8009d0a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d14:	d802      	bhi.n	8009d1c <HAL_SPI_TransmitReceive+0xe6>
 8009d16:	8a3b      	ldrh	r3, [r7, #16]
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d908      	bls.n	8009d2e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	685a      	ldr	r2, [r3, #4]
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009d2a:	605a      	str	r2, [r3, #4]
 8009d2c:	e007      	b.n	8009d3e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	685a      	ldr	r2, [r3, #4]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009d3c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d48:	2b40      	cmp	r3, #64	; 0x40
 8009d4a:	d007      	beq.n	8009d5c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	681a      	ldr	r2, [r3, #0]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	68db      	ldr	r3, [r3, #12]
 8009d60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009d64:	d97c      	bls.n	8009e60 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d002      	beq.n	8009d74 <HAL_SPI_TransmitReceive+0x13e>
 8009d6e:	8a7b      	ldrh	r3, [r7, #18]
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d169      	bne.n	8009e48 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d78:	881a      	ldrh	r2, [r3, #0]
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d84:	1c9a      	adds	r2, r3, #2
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	3b01      	subs	r3, #1
 8009d92:	b29a      	uxth	r2, r3
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d98:	e056      	b.n	8009e48 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f003 0302 	and.w	r3, r3, #2
 8009da4:	2b02      	cmp	r3, #2
 8009da6:	d11b      	bne.n	8009de0 <HAL_SPI_TransmitReceive+0x1aa>
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d016      	beq.n	8009de0 <HAL_SPI_TransmitReceive+0x1aa>
 8009db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d113      	bne.n	8009de0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dbc:	881a      	ldrh	r2, [r3, #0]
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dc8:	1c9a      	adds	r2, r3, #2
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009dd2:	b29b      	uxth	r3, r3
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	b29a      	uxth	r2, r3
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	689b      	ldr	r3, [r3, #8]
 8009de6:	f003 0301 	and.w	r3, r3, #1
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d11c      	bne.n	8009e28 <HAL_SPI_TransmitReceive+0x1f2>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d016      	beq.n	8009e28 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	68da      	ldr	r2, [r3, #12]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e04:	b292      	uxth	r2, r2
 8009e06:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e0c:	1c9a      	adds	r2, r3, #2
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e18:	b29b      	uxth	r3, r3
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	b29a      	uxth	r2, r3
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009e24:	2301      	movs	r3, #1
 8009e26:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009e28:	f7fb fe0a 	bl	8005a40 <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	69fb      	ldr	r3, [r7, #28]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d807      	bhi.n	8009e48 <HAL_SPI_TransmitReceive+0x212>
 8009e38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e3e:	d003      	beq.n	8009e48 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8009e40:	2303      	movs	r3, #3
 8009e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009e46:	e0fb      	b.n	800a040 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e4c:	b29b      	uxth	r3, r3
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d1a3      	bne.n	8009d9a <HAL_SPI_TransmitReceive+0x164>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e58:	b29b      	uxth	r3, r3
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d19d      	bne.n	8009d9a <HAL_SPI_TransmitReceive+0x164>
 8009e5e:	e0df      	b.n	800a020 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	685b      	ldr	r3, [r3, #4]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d003      	beq.n	8009e70 <HAL_SPI_TransmitReceive+0x23a>
 8009e68:	8a7b      	ldrh	r3, [r7, #18]
 8009e6a:	2b01      	cmp	r3, #1
 8009e6c:	f040 80cb 	bne.w	800a006 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d912      	bls.n	8009ea0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e7e:	881a      	ldrh	r2, [r3, #0]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e8a:	1c9a      	adds	r2, r3, #2
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e94:	b29b      	uxth	r3, r3
 8009e96:	3b02      	subs	r3, #2
 8009e98:	b29a      	uxth	r2, r3
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009e9e:	e0b2      	b.n	800a006 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	330c      	adds	r3, #12
 8009eaa:	7812      	ldrb	r2, [r2, #0]
 8009eac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ebc:	b29b      	uxth	r3, r3
 8009ebe:	3b01      	subs	r3, #1
 8009ec0:	b29a      	uxth	r2, r3
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009ec6:	e09e      	b.n	800a006 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f003 0302 	and.w	r3, r3, #2
 8009ed2:	2b02      	cmp	r3, #2
 8009ed4:	d134      	bne.n	8009f40 <HAL_SPI_TransmitReceive+0x30a>
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d02f      	beq.n	8009f40 <HAL_SPI_TransmitReceive+0x30a>
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee2:	2b01      	cmp	r3, #1
 8009ee4:	d12c      	bne.n	8009f40 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	d912      	bls.n	8009f16 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ef4:	881a      	ldrh	r2, [r3, #0]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f00:	1c9a      	adds	r2, r3, #2
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	3b02      	subs	r3, #2
 8009f0e:	b29a      	uxth	r2, r3
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009f14:	e012      	b.n	8009f3c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	330c      	adds	r3, #12
 8009f20:	7812      	ldrb	r2, [r2, #0]
 8009f22:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f28:	1c5a      	adds	r2, r3, #1
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	3b01      	subs	r3, #1
 8009f36:	b29a      	uxth	r2, r3
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	689b      	ldr	r3, [r3, #8]
 8009f46:	f003 0301 	and.w	r3, r3, #1
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d148      	bne.n	8009fe0 <HAL_SPI_TransmitReceive+0x3aa>
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f54:	b29b      	uxth	r3, r3
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d042      	beq.n	8009fe0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f60:	b29b      	uxth	r3, r3
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	d923      	bls.n	8009fae <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	68da      	ldr	r2, [r3, #12]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f70:	b292      	uxth	r2, r2
 8009f72:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f78:	1c9a      	adds	r2, r3, #2
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f84:	b29b      	uxth	r3, r3
 8009f86:	3b02      	subs	r3, #2
 8009f88:	b29a      	uxth	r2, r3
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f96:	b29b      	uxth	r3, r3
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d81f      	bhi.n	8009fdc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	685a      	ldr	r2, [r3, #4]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009faa:	605a      	str	r2, [r3, #4]
 8009fac:	e016      	b.n	8009fdc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f103 020c 	add.w	r2, r3, #12
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fba:	7812      	ldrb	r2, [r2, #0]
 8009fbc:	b2d2      	uxtb	r2, r2
 8009fbe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc4:	1c5a      	adds	r2, r3, #1
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	3b01      	subs	r3, #1
 8009fd4:	b29a      	uxth	r2, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009fdc:	2301      	movs	r3, #1
 8009fde:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009fe0:	f7fb fd2e 	bl	8005a40 <HAL_GetTick>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	69fb      	ldr	r3, [r7, #28]
 8009fe8:	1ad3      	subs	r3, r2, r3
 8009fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fec:	429a      	cmp	r2, r3
 8009fee:	d803      	bhi.n	8009ff8 <HAL_SPI_TransmitReceive+0x3c2>
 8009ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ff6:	d102      	bne.n	8009ffe <HAL_SPI_TransmitReceive+0x3c8>
 8009ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d103      	bne.n	800a006 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009ffe:	2303      	movs	r3, #3
 800a000:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a004:	e01c      	b.n	800a040 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	f47f af5b 	bne.w	8009ec8 <HAL_SPI_TransmitReceive+0x292>
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a018:	b29b      	uxth	r3, r3
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f47f af54 	bne.w	8009ec8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a020:	69fa      	ldr	r2, [r7, #28]
 800a022:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a024:	68f8      	ldr	r0, [r7, #12]
 800a026:	f000 f933 	bl	800a290 <SPI_EndRxTxTransaction>
 800a02a:	4603      	mov	r3, r0
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d006      	beq.n	800a03e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2220      	movs	r2, #32
 800a03a:	661a      	str	r2, [r3, #96]	; 0x60
 800a03c:	e000      	b.n	800a040 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800a03e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	2201      	movs	r2, #1
 800a044:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2200      	movs	r2, #0
 800a04c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a050:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a054:	4618      	mov	r0, r3
 800a056:	3728      	adds	r7, #40	; 0x28
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b088      	sub	sp, #32
 800a060:	af00      	add	r7, sp, #0
 800a062:	60f8      	str	r0, [r7, #12]
 800a064:	60b9      	str	r1, [r7, #8]
 800a066:	603b      	str	r3, [r7, #0]
 800a068:	4613      	mov	r3, r2
 800a06a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a06c:	f7fb fce8 	bl	8005a40 <HAL_GetTick>
 800a070:	4602      	mov	r2, r0
 800a072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a074:	1a9b      	subs	r3, r3, r2
 800a076:	683a      	ldr	r2, [r7, #0]
 800a078:	4413      	add	r3, r2
 800a07a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a07c:	f7fb fce0 	bl	8005a40 <HAL_GetTick>
 800a080:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a082:	4b39      	ldr	r3, [pc, #228]	; (800a168 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	015b      	lsls	r3, r3, #5
 800a088:	0d1b      	lsrs	r3, r3, #20
 800a08a:	69fa      	ldr	r2, [r7, #28]
 800a08c:	fb02 f303 	mul.w	r3, r2, r3
 800a090:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a092:	e054      	b.n	800a13e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a09a:	d050      	beq.n	800a13e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a09c:	f7fb fcd0 	bl	8005a40 <HAL_GetTick>
 800a0a0:	4602      	mov	r2, r0
 800a0a2:	69bb      	ldr	r3, [r7, #24]
 800a0a4:	1ad3      	subs	r3, r2, r3
 800a0a6:	69fa      	ldr	r2, [r7, #28]
 800a0a8:	429a      	cmp	r2, r3
 800a0aa:	d902      	bls.n	800a0b2 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a0ac:	69fb      	ldr	r3, [r7, #28]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d13d      	bne.n	800a12e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	685a      	ldr	r2, [r3, #4]
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a0c0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a0ca:	d111      	bne.n	800a0f0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	689b      	ldr	r3, [r3, #8]
 800a0d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0d4:	d004      	beq.n	800a0e0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0de:	d107      	bne.n	800a0f0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0ee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0f8:	d10f      	bne.n	800a11a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	681a      	ldr	r2, [r3, #0]
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a108:	601a      	str	r2, [r3, #0]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a118:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	2201      	movs	r2, #1
 800a11e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	2200      	movs	r2, #0
 800a126:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a12a:	2303      	movs	r3, #3
 800a12c:	e017      	b.n	800a15e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d101      	bne.n	800a138 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a134:	2300      	movs	r3, #0
 800a136:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a138:	697b      	ldr	r3, [r7, #20]
 800a13a:	3b01      	subs	r3, #1
 800a13c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	689a      	ldr	r2, [r3, #8]
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	4013      	ands	r3, r2
 800a148:	68ba      	ldr	r2, [r7, #8]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	bf0c      	ite	eq
 800a14e:	2301      	moveq	r3, #1
 800a150:	2300      	movne	r3, #0
 800a152:	b2db      	uxtb	r3, r3
 800a154:	461a      	mov	r2, r3
 800a156:	79fb      	ldrb	r3, [r7, #7]
 800a158:	429a      	cmp	r2, r3
 800a15a:	d19b      	bne.n	800a094 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a15c:	2300      	movs	r3, #0
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3720      	adds	r7, #32
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	20000000 	.word	0x20000000

0800a16c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b088      	sub	sp, #32
 800a170:	af00      	add	r7, sp, #0
 800a172:	60f8      	str	r0, [r7, #12]
 800a174:	60b9      	str	r1, [r7, #8]
 800a176:	607a      	str	r2, [r7, #4]
 800a178:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a17a:	f7fb fc61 	bl	8005a40 <HAL_GetTick>
 800a17e:	4602      	mov	r2, r0
 800a180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a182:	1a9b      	subs	r3, r3, r2
 800a184:	683a      	ldr	r2, [r7, #0]
 800a186:	4413      	add	r3, r2
 800a188:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a18a:	f7fb fc59 	bl	8005a40 <HAL_GetTick>
 800a18e:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a190:	4b3e      	ldr	r3, [pc, #248]	; (800a28c <SPI_WaitFifoStateUntilTimeout+0x120>)
 800a192:	681a      	ldr	r2, [r3, #0]
 800a194:	4613      	mov	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	4413      	add	r3, r2
 800a19a:	00da      	lsls	r2, r3, #3
 800a19c:	1ad3      	subs	r3, r2, r3
 800a19e:	0d1b      	lsrs	r3, r3, #20
 800a1a0:	69fa      	ldr	r2, [r7, #28]
 800a1a2:	fb02 f303 	mul.w	r3, r2, r3
 800a1a6:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 800a1a8:	e062      	b.n	800a270 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a1b0:	d109      	bne.n	800a1c6 <SPI_WaitFifoStateUntilTimeout+0x5a>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d106      	bne.n	800a1c6 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	330c      	adds	r3, #12
 800a1be:	781b      	ldrb	r3, [r3, #0]
 800a1c0:	b2db      	uxtb	r3, r3
 800a1c2:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800a1c4:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1cc:	d050      	beq.n	800a270 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a1ce:	f7fb fc37 	bl	8005a40 <HAL_GetTick>
 800a1d2:	4602      	mov	r2, r0
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	1ad3      	subs	r3, r2, r3
 800a1d8:	69fa      	ldr	r2, [r7, #28]
 800a1da:	429a      	cmp	r2, r3
 800a1dc:	d902      	bls.n	800a1e4 <SPI_WaitFifoStateUntilTimeout+0x78>
 800a1de:	69fb      	ldr	r3, [r7, #28]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d13d      	bne.n	800a260 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	685a      	ldr	r2, [r3, #4]
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a1f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a1fc:	d111      	bne.n	800a222 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	689b      	ldr	r3, [r3, #8]
 800a202:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a206:	d004      	beq.n	800a212 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a210:	d107      	bne.n	800a222 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a220:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a22a:	d10f      	bne.n	800a24c <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	681a      	ldr	r2, [r3, #0]
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a24a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	2201      	movs	r2, #1
 800a250:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2200      	movs	r2, #0
 800a258:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a25c:	2303      	movs	r3, #3
 800a25e:	e010      	b.n	800a282 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a260:	693b      	ldr	r3, [r7, #16]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d101      	bne.n	800a26a <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 800a266:	2300      	movs	r3, #0
 800a268:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	3b01      	subs	r3, #1
 800a26e:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	689a      	ldr	r2, [r3, #8]
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	4013      	ands	r3, r2
 800a27a:	687a      	ldr	r2, [r7, #4]
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d194      	bne.n	800a1aa <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 800a280:	2300      	movs	r3, #0
}
 800a282:	4618      	mov	r0, r3
 800a284:	3720      	adds	r7, #32
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
 800a28a:	bf00      	nop
 800a28c:	20000000 	.word	0x20000000

0800a290 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b086      	sub	sp, #24
 800a294:	af02      	add	r7, sp, #8
 800a296:	60f8      	str	r0, [r7, #12]
 800a298:	60b9      	str	r1, [r7, #8]
 800a29a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	9300      	str	r3, [sp, #0]
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f7ff ff5f 	bl	800a16c <SPI_WaitFifoStateUntilTimeout>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d007      	beq.n	800a2c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2b8:	f043 0220 	orr.w	r2, r3, #32
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2c0:	2303      	movs	r3, #3
 800a2c2:	e027      	b.n	800a314 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	9300      	str	r3, [sp, #0]
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	2180      	movs	r1, #128	; 0x80
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f7ff fec4 	bl	800a05c <SPI_WaitFlagStateUntilTimeout>
 800a2d4:	4603      	mov	r3, r0
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d007      	beq.n	800a2ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2de:	f043 0220 	orr.w	r2, r3, #32
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a2e6:	2303      	movs	r3, #3
 800a2e8:	e014      	b.n	800a314 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	9300      	str	r3, [sp, #0]
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a2f6:	68f8      	ldr	r0, [r7, #12]
 800a2f8:	f7ff ff38 	bl	800a16c <SPI_WaitFifoStateUntilTimeout>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d007      	beq.n	800a312 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a306:	f043 0220 	orr.w	r2, r3, #32
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a30e:	2303      	movs	r3, #3
 800a310:	e000      	b.n	800a314 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b082      	sub	sp, #8
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2b00      	cmp	r3, #0
 800a328:	d101      	bne.n	800a32e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	e049      	b.n	800a3c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a334:	b2db      	uxtb	r3, r3
 800a336:	2b00      	cmp	r3, #0
 800a338:	d106      	bne.n	800a348 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f7fb f9d6 	bl	80056f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2202      	movs	r2, #2
 800a34c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681a      	ldr	r2, [r3, #0]
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	3304      	adds	r3, #4
 800a358:	4619      	mov	r1, r3
 800a35a:	4610      	mov	r0, r2
 800a35c:	f000 fdf6 	bl	800af4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	2201      	movs	r2, #1
 800a36c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2201      	movs	r2, #1
 800a38c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	2201      	movs	r2, #1
 800a394:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	2201      	movs	r2, #1
 800a39c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2201      	movs	r2, #1
 800a3ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a3c0:	2300      	movs	r3, #0
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3708      	adds	r7, #8
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
	...

0800a3cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b085      	sub	sp, #20
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	2b01      	cmp	r3, #1
 800a3de:	d001      	beq.n	800a3e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	e054      	b.n	800a48e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2202      	movs	r2, #2
 800a3e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	68da      	ldr	r2, [r3, #12]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f042 0201 	orr.w	r2, r2, #1
 800a3fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a26      	ldr	r2, [pc, #152]	; (800a49c <HAL_TIM_Base_Start_IT+0xd0>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d022      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a40e:	d01d      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	4a22      	ldr	r2, [pc, #136]	; (800a4a0 <HAL_TIM_Base_Start_IT+0xd4>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d018      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a21      	ldr	r2, [pc, #132]	; (800a4a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d013      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	4a1f      	ldr	r2, [pc, #124]	; (800a4a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d00e      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	4a1e      	ldr	r2, [pc, #120]	; (800a4ac <HAL_TIM_Base_Start_IT+0xe0>)
 800a434:	4293      	cmp	r3, r2
 800a436:	d009      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a1c      	ldr	r2, [pc, #112]	; (800a4b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d004      	beq.n	800a44c <HAL_TIM_Base_Start_IT+0x80>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	4a1b      	ldr	r2, [pc, #108]	; (800a4b4 <HAL_TIM_Base_Start_IT+0xe8>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d115      	bne.n	800a478 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	689a      	ldr	r2, [r3, #8]
 800a452:	4b19      	ldr	r3, [pc, #100]	; (800a4b8 <HAL_TIM_Base_Start_IT+0xec>)
 800a454:	4013      	ands	r3, r2
 800a456:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2b06      	cmp	r3, #6
 800a45c:	d015      	beq.n	800a48a <HAL_TIM_Base_Start_IT+0xbe>
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a464:	d011      	beq.n	800a48a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	681a      	ldr	r2, [r3, #0]
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f042 0201 	orr.w	r2, r2, #1
 800a474:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a476:	e008      	b.n	800a48a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f042 0201 	orr.w	r2, r2, #1
 800a486:	601a      	str	r2, [r3, #0]
 800a488:	e000      	b.n	800a48c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a48a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a48c:	2300      	movs	r3, #0
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3714      	adds	r7, #20
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop
 800a49c:	40012c00 	.word	0x40012c00
 800a4a0:	40000400 	.word	0x40000400
 800a4a4:	40000800 	.word	0x40000800
 800a4a8:	40000c00 	.word	0x40000c00
 800a4ac:	40013400 	.word	0x40013400
 800a4b0:	40014000 	.word	0x40014000
 800a4b4:	40015000 	.word	0x40015000
 800a4b8:	00010007 	.word	0x00010007

0800a4bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b082      	sub	sp, #8
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d101      	bne.n	800a4ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	e049      	b.n	800a562 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4d4:	b2db      	uxtb	r3, r3
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d106      	bne.n	800a4e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f000 f841 	bl	800a56a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2202      	movs	r2, #2
 800a4ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681a      	ldr	r2, [r3, #0]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	3304      	adds	r3, #4
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	4610      	mov	r0, r2
 800a4fc:	f000 fd26 	bl	800af4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2201      	movs	r2, #1
 800a504:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2201      	movs	r2, #1
 800a50c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	2201      	movs	r2, #1
 800a514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2201      	movs	r2, #1
 800a53c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2201      	movs	r2, #1
 800a544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3708      	adds	r7, #8
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}

0800a56a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a56a:	b480      	push	{r7}
 800a56c:	b083      	sub	sp, #12
 800a56e:	af00      	add	r7, sp, #0
 800a570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a572:	bf00      	nop
 800a574:	370c      	adds	r7, #12
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr
	...

0800a580 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b084      	sub	sp, #16
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
 800a588:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d109      	bne.n	800a5a4 <HAL_TIM_PWM_Start+0x24>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b01      	cmp	r3, #1
 800a59a:	bf14      	ite	ne
 800a59c:	2301      	movne	r3, #1
 800a59e:	2300      	moveq	r3, #0
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	e03c      	b.n	800a61e <HAL_TIM_PWM_Start+0x9e>
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	2b04      	cmp	r3, #4
 800a5a8:	d109      	bne.n	800a5be <HAL_TIM_PWM_Start+0x3e>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a5b0:	b2db      	uxtb	r3, r3
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	bf14      	ite	ne
 800a5b6:	2301      	movne	r3, #1
 800a5b8:	2300      	moveq	r3, #0
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	e02f      	b.n	800a61e <HAL_TIM_PWM_Start+0x9e>
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	2b08      	cmp	r3, #8
 800a5c2:	d109      	bne.n	800a5d8 <HAL_TIM_PWM_Start+0x58>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	2b01      	cmp	r3, #1
 800a5ce:	bf14      	ite	ne
 800a5d0:	2301      	movne	r3, #1
 800a5d2:	2300      	moveq	r3, #0
 800a5d4:	b2db      	uxtb	r3, r3
 800a5d6:	e022      	b.n	800a61e <HAL_TIM_PWM_Start+0x9e>
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	2b0c      	cmp	r3, #12
 800a5dc:	d109      	bne.n	800a5f2 <HAL_TIM_PWM_Start+0x72>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5e4:	b2db      	uxtb	r3, r3
 800a5e6:	2b01      	cmp	r3, #1
 800a5e8:	bf14      	ite	ne
 800a5ea:	2301      	movne	r3, #1
 800a5ec:	2300      	moveq	r3, #0
 800a5ee:	b2db      	uxtb	r3, r3
 800a5f0:	e015      	b.n	800a61e <HAL_TIM_PWM_Start+0x9e>
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	2b10      	cmp	r3, #16
 800a5f6:	d109      	bne.n	800a60c <HAL_TIM_PWM_Start+0x8c>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	2b01      	cmp	r3, #1
 800a602:	bf14      	ite	ne
 800a604:	2301      	movne	r3, #1
 800a606:	2300      	moveq	r3, #0
 800a608:	b2db      	uxtb	r3, r3
 800a60a:	e008      	b.n	800a61e <HAL_TIM_PWM_Start+0x9e>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a612:	b2db      	uxtb	r3, r3
 800a614:	2b01      	cmp	r3, #1
 800a616:	bf14      	ite	ne
 800a618:	2301      	movne	r3, #1
 800a61a:	2300      	moveq	r3, #0
 800a61c:	b2db      	uxtb	r3, r3
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d001      	beq.n	800a626 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a622:	2301      	movs	r3, #1
 800a624:	e0a6      	b.n	800a774 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d104      	bne.n	800a636 <HAL_TIM_PWM_Start+0xb6>
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2202      	movs	r2, #2
 800a630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a634:	e023      	b.n	800a67e <HAL_TIM_PWM_Start+0xfe>
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	2b04      	cmp	r3, #4
 800a63a:	d104      	bne.n	800a646 <HAL_TIM_PWM_Start+0xc6>
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	2202      	movs	r2, #2
 800a640:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a644:	e01b      	b.n	800a67e <HAL_TIM_PWM_Start+0xfe>
 800a646:	683b      	ldr	r3, [r7, #0]
 800a648:	2b08      	cmp	r3, #8
 800a64a:	d104      	bne.n	800a656 <HAL_TIM_PWM_Start+0xd6>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2202      	movs	r2, #2
 800a650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a654:	e013      	b.n	800a67e <HAL_TIM_PWM_Start+0xfe>
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	2b0c      	cmp	r3, #12
 800a65a:	d104      	bne.n	800a666 <HAL_TIM_PWM_Start+0xe6>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2202      	movs	r2, #2
 800a660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a664:	e00b      	b.n	800a67e <HAL_TIM_PWM_Start+0xfe>
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	2b10      	cmp	r3, #16
 800a66a:	d104      	bne.n	800a676 <HAL_TIM_PWM_Start+0xf6>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2202      	movs	r2, #2
 800a670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a674:	e003      	b.n	800a67e <HAL_TIM_PWM_Start+0xfe>
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2202      	movs	r2, #2
 800a67a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2201      	movs	r2, #1
 800a684:	6839      	ldr	r1, [r7, #0]
 800a686:	4618      	mov	r0, r3
 800a688:	f001 f8ce 	bl	800b828 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a3a      	ldr	r2, [pc, #232]	; (800a77c <HAL_TIM_PWM_Start+0x1fc>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d018      	beq.n	800a6c8 <HAL_TIM_PWM_Start+0x148>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a39      	ldr	r2, [pc, #228]	; (800a780 <HAL_TIM_PWM_Start+0x200>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d013      	beq.n	800a6c8 <HAL_TIM_PWM_Start+0x148>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a37      	ldr	r2, [pc, #220]	; (800a784 <HAL_TIM_PWM_Start+0x204>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d00e      	beq.n	800a6c8 <HAL_TIM_PWM_Start+0x148>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a36      	ldr	r2, [pc, #216]	; (800a788 <HAL_TIM_PWM_Start+0x208>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d009      	beq.n	800a6c8 <HAL_TIM_PWM_Start+0x148>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a34      	ldr	r2, [pc, #208]	; (800a78c <HAL_TIM_PWM_Start+0x20c>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d004      	beq.n	800a6c8 <HAL_TIM_PWM_Start+0x148>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a33      	ldr	r2, [pc, #204]	; (800a790 <HAL_TIM_PWM_Start+0x210>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d101      	bne.n	800a6cc <HAL_TIM_PWM_Start+0x14c>
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e000      	b.n	800a6ce <HAL_TIM_PWM_Start+0x14e>
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d007      	beq.n	800a6e2 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a6e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	4a25      	ldr	r2, [pc, #148]	; (800a77c <HAL_TIM_PWM_Start+0x1fc>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d022      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6f4:	d01d      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	4a26      	ldr	r2, [pc, #152]	; (800a794 <HAL_TIM_PWM_Start+0x214>)
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d018      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	4a24      	ldr	r2, [pc, #144]	; (800a798 <HAL_TIM_PWM_Start+0x218>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d013      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a23      	ldr	r2, [pc, #140]	; (800a79c <HAL_TIM_PWM_Start+0x21c>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d00e      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	4a19      	ldr	r2, [pc, #100]	; (800a780 <HAL_TIM_PWM_Start+0x200>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d009      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4a18      	ldr	r2, [pc, #96]	; (800a784 <HAL_TIM_PWM_Start+0x204>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d004      	beq.n	800a732 <HAL_TIM_PWM_Start+0x1b2>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a18      	ldr	r2, [pc, #96]	; (800a790 <HAL_TIM_PWM_Start+0x210>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d115      	bne.n	800a75e <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	689a      	ldr	r2, [r3, #8]
 800a738:	4b19      	ldr	r3, [pc, #100]	; (800a7a0 <HAL_TIM_PWM_Start+0x220>)
 800a73a:	4013      	ands	r3, r2
 800a73c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2b06      	cmp	r3, #6
 800a742:	d015      	beq.n	800a770 <HAL_TIM_PWM_Start+0x1f0>
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a74a:	d011      	beq.n	800a770 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	681a      	ldr	r2, [r3, #0]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f042 0201 	orr.w	r2, r2, #1
 800a75a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a75c:	e008      	b.n	800a770 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	681a      	ldr	r2, [r3, #0]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	f042 0201 	orr.w	r2, r2, #1
 800a76c:	601a      	str	r2, [r3, #0]
 800a76e:	e000      	b.n	800a772 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a770:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a772:	2300      	movs	r3, #0
}
 800a774:	4618      	mov	r0, r3
 800a776:	3710      	adds	r7, #16
 800a778:	46bd      	mov	sp, r7
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	40012c00 	.word	0x40012c00
 800a780:	40013400 	.word	0x40013400
 800a784:	40014000 	.word	0x40014000
 800a788:	40014400 	.word	0x40014400
 800a78c:	40014800 	.word	0x40014800
 800a790:	40015000 	.word	0x40015000
 800a794:	40000400 	.word	0x40000400
 800a798:	40000800 	.word	0x40000800
 800a79c:	40000c00 	.word	0x40000c00
 800a7a0:	00010007 	.word	0x00010007

0800a7a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b082      	sub	sp, #8
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	691b      	ldr	r3, [r3, #16]
 800a7b2:	f003 0302 	and.w	r3, r3, #2
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	d122      	bne.n	800a800 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	68db      	ldr	r3, [r3, #12]
 800a7c0:	f003 0302 	and.w	r3, r3, #2
 800a7c4:	2b02      	cmp	r3, #2
 800a7c6:	d11b      	bne.n	800a800 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f06f 0202 	mvn.w	r2, #2
 800a7d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2201      	movs	r2, #1
 800a7d6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	699b      	ldr	r3, [r3, #24]
 800a7de:	f003 0303 	and.w	r3, r3, #3
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d003      	beq.n	800a7ee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f000 fb92 	bl	800af10 <HAL_TIM_IC_CaptureCallback>
 800a7ec:	e005      	b.n	800a7fa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f000 fb84 	bl	800aefc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 fb95 	bl	800af24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	691b      	ldr	r3, [r3, #16]
 800a806:	f003 0304 	and.w	r3, r3, #4
 800a80a:	2b04      	cmp	r3, #4
 800a80c:	d122      	bne.n	800a854 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	68db      	ldr	r3, [r3, #12]
 800a814:	f003 0304 	and.w	r3, r3, #4
 800a818:	2b04      	cmp	r3, #4
 800a81a:	d11b      	bne.n	800a854 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f06f 0204 	mvn.w	r2, #4
 800a824:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2202      	movs	r2, #2
 800a82a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	699b      	ldr	r3, [r3, #24]
 800a832:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a836:	2b00      	cmp	r3, #0
 800a838:	d003      	beq.n	800a842 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 fb68 	bl	800af10 <HAL_TIM_IC_CaptureCallback>
 800a840:	e005      	b.n	800a84e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	f000 fb5a 	bl	800aefc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fb6b 	bl	800af24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2200      	movs	r2, #0
 800a852:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	691b      	ldr	r3, [r3, #16]
 800a85a:	f003 0308 	and.w	r3, r3, #8
 800a85e:	2b08      	cmp	r3, #8
 800a860:	d122      	bne.n	800a8a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	68db      	ldr	r3, [r3, #12]
 800a868:	f003 0308 	and.w	r3, r3, #8
 800a86c:	2b08      	cmp	r3, #8
 800a86e:	d11b      	bne.n	800a8a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f06f 0208 	mvn.w	r2, #8
 800a878:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2204      	movs	r2, #4
 800a87e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	69db      	ldr	r3, [r3, #28]
 800a886:	f003 0303 	and.w	r3, r3, #3
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d003      	beq.n	800a896 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 fb3e 	bl	800af10 <HAL_TIM_IC_CaptureCallback>
 800a894:	e005      	b.n	800a8a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 fb30 	bl	800aefc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 fb41 	bl	800af24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	691b      	ldr	r3, [r3, #16]
 800a8ae:	f003 0310 	and.w	r3, r3, #16
 800a8b2:	2b10      	cmp	r3, #16
 800a8b4:	d122      	bne.n	800a8fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	f003 0310 	and.w	r3, r3, #16
 800a8c0:	2b10      	cmp	r3, #16
 800a8c2:	d11b      	bne.n	800a8fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f06f 0210 	mvn.w	r2, #16
 800a8cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2208      	movs	r2, #8
 800a8d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	69db      	ldr	r3, [r3, #28]
 800a8da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d003      	beq.n	800a8ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 fb14 	bl	800af10 <HAL_TIM_IC_CaptureCallback>
 800a8e8:	e005      	b.n	800a8f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 fb06 	bl	800aefc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 fb17 	bl	800af24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	691b      	ldr	r3, [r3, #16]
 800a902:	f003 0301 	and.w	r3, r3, #1
 800a906:	2b01      	cmp	r3, #1
 800a908:	d10e      	bne.n	800a928 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	f003 0301 	and.w	r3, r3, #1
 800a914:	2b01      	cmp	r3, #1
 800a916:	d107      	bne.n	800a928 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f06f 0201 	mvn.w	r2, #1
 800a920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f000 fae0 	bl	800aee8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	691b      	ldr	r3, [r3, #16]
 800a92e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a932:	2b80      	cmp	r3, #128	; 0x80
 800a934:	d10e      	bne.n	800a954 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a940:	2b80      	cmp	r3, #128	; 0x80
 800a942:	d107      	bne.n	800a954 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a94c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f001 f8e2 	bl	800bb18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	691b      	ldr	r3, [r3, #16]
 800a95a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a95e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a962:	d10e      	bne.n	800a982 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	68db      	ldr	r3, [r3, #12]
 800a96a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a96e:	2b80      	cmp	r3, #128	; 0x80
 800a970:	d107      	bne.n	800a982 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a97a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f001 f8d5 	bl	800bb2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	691b      	ldr	r3, [r3, #16]
 800a988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a98c:	2b40      	cmp	r3, #64	; 0x40
 800a98e:	d10e      	bne.n	800a9ae <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	68db      	ldr	r3, [r3, #12]
 800a996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a99a:	2b40      	cmp	r3, #64	; 0x40
 800a99c:	d107      	bne.n	800a9ae <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a9a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f000 fac5 	bl	800af38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	691b      	ldr	r3, [r3, #16]
 800a9b4:	f003 0320 	and.w	r3, r3, #32
 800a9b8:	2b20      	cmp	r3, #32
 800a9ba:	d10e      	bne.n	800a9da <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	68db      	ldr	r3, [r3, #12]
 800a9c2:	f003 0320 	and.w	r3, r3, #32
 800a9c6:	2b20      	cmp	r3, #32
 800a9c8:	d107      	bne.n	800a9da <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	f06f 0220 	mvn.w	r2, #32
 800a9d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f001 f895 	bl	800bb04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	691b      	ldr	r3, [r3, #16]
 800a9e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a9e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9e8:	d10f      	bne.n	800aa0a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	68db      	ldr	r3, [r3, #12]
 800a9f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a9f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a9f8:	d107      	bne.n	800aa0a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800aa02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f001 f89b 	bl	800bb40 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa18:	d10f      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aa24:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa28:	d107      	bne.n	800aa3a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800aa32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f001 f88d 	bl	800bb54 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa44:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa48:	d10f      	bne.n	800aa6a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68db      	ldr	r3, [r3, #12]
 800aa50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aa54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa58:	d107      	bne.n	800aa6a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800aa62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 f87f 	bl	800bb68 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	691b      	ldr	r3, [r3, #16]
 800aa70:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa74:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa78:	d10f      	bne.n	800aa9a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	68db      	ldr	r3, [r3, #12]
 800aa80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aa84:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa88:	d107      	bne.n	800aa9a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800aa92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f001 f871 	bl	800bb7c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa9a:	bf00      	nop
 800aa9c:	3708      	adds	r7, #8
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
	...

0800aaa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	60f8      	str	r0, [r7, #12]
 800aaac:	60b9      	str	r1, [r7, #8]
 800aaae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d101      	bne.n	800aabe <HAL_TIM_PWM_ConfigChannel+0x1a>
 800aaba:	2302      	movs	r3, #2
 800aabc:	e0fd      	b.n	800acba <HAL_TIM_PWM_ConfigChannel+0x216>
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2201      	movs	r2, #1
 800aac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2b14      	cmp	r3, #20
 800aaca:	f200 80f0 	bhi.w	800acae <HAL_TIM_PWM_ConfigChannel+0x20a>
 800aace:	a201      	add	r2, pc, #4	; (adr r2, 800aad4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800aad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aad4:	0800ab29 	.word	0x0800ab29
 800aad8:	0800acaf 	.word	0x0800acaf
 800aadc:	0800acaf 	.word	0x0800acaf
 800aae0:	0800acaf 	.word	0x0800acaf
 800aae4:	0800ab69 	.word	0x0800ab69
 800aae8:	0800acaf 	.word	0x0800acaf
 800aaec:	0800acaf 	.word	0x0800acaf
 800aaf0:	0800acaf 	.word	0x0800acaf
 800aaf4:	0800abab 	.word	0x0800abab
 800aaf8:	0800acaf 	.word	0x0800acaf
 800aafc:	0800acaf 	.word	0x0800acaf
 800ab00:	0800acaf 	.word	0x0800acaf
 800ab04:	0800abeb 	.word	0x0800abeb
 800ab08:	0800acaf 	.word	0x0800acaf
 800ab0c:	0800acaf 	.word	0x0800acaf
 800ab10:	0800acaf 	.word	0x0800acaf
 800ab14:	0800ac2d 	.word	0x0800ac2d
 800ab18:	0800acaf 	.word	0x0800acaf
 800ab1c:	0800acaf 	.word	0x0800acaf
 800ab20:	0800acaf 	.word	0x0800acaf
 800ab24:	0800ac6d 	.word	0x0800ac6d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	68b9      	ldr	r1, [r7, #8]
 800ab2e:	4618      	mov	r0, r3
 800ab30:	f000 fab4 	bl	800b09c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	699a      	ldr	r2, [r3, #24]
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f042 0208 	orr.w	r2, r2, #8
 800ab42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	699a      	ldr	r2, [r3, #24]
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f022 0204 	bic.w	r2, r2, #4
 800ab52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	6999      	ldr	r1, [r3, #24]
 800ab5a:	68bb      	ldr	r3, [r7, #8]
 800ab5c:	691a      	ldr	r2, [r3, #16]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	430a      	orrs	r2, r1
 800ab64:	619a      	str	r2, [r3, #24]
      break;
 800ab66:	e0a3      	b.n	800acb0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	68b9      	ldr	r1, [r7, #8]
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f000 fb2e 	bl	800b1d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	699a      	ldr	r2, [r3, #24]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ab82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	699a      	ldr	r2, [r3, #24]
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ab92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	6999      	ldr	r1, [r3, #24]
 800ab9a:	68bb      	ldr	r3, [r7, #8]
 800ab9c:	691b      	ldr	r3, [r3, #16]
 800ab9e:	021a      	lsls	r2, r3, #8
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	430a      	orrs	r2, r1
 800aba6:	619a      	str	r2, [r3, #24]
      break;
 800aba8:	e082      	b.n	800acb0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	68b9      	ldr	r1, [r7, #8]
 800abb0:	4618      	mov	r0, r3
 800abb2:	f000 fba1 	bl	800b2f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	69da      	ldr	r2, [r3, #28]
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	f042 0208 	orr.w	r2, r2, #8
 800abc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	69da      	ldr	r2, [r3, #28]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f022 0204 	bic.w	r2, r2, #4
 800abd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	69d9      	ldr	r1, [r3, #28]
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	691a      	ldr	r2, [r3, #16]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	430a      	orrs	r2, r1
 800abe6:	61da      	str	r2, [r3, #28]
      break;
 800abe8:	e062      	b.n	800acb0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	68b9      	ldr	r1, [r7, #8]
 800abf0:	4618      	mov	r0, r3
 800abf2:	f000 fc13 	bl	800b41c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	69da      	ldr	r2, [r3, #28]
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	69da      	ldr	r2, [r3, #28]
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	69d9      	ldr	r1, [r3, #28]
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	021a      	lsls	r2, r3, #8
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	430a      	orrs	r2, r1
 800ac28:	61da      	str	r2, [r3, #28]
      break;
 800ac2a:	e041      	b.n	800acb0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	68b9      	ldr	r1, [r7, #8]
 800ac32:	4618      	mov	r0, r3
 800ac34:	f000 fc86 	bl	800b544 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f042 0208 	orr.w	r2, r2, #8
 800ac46:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	f022 0204 	bic.w	r2, r2, #4
 800ac56:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	691a      	ldr	r2, [r3, #16]
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	430a      	orrs	r2, r1
 800ac68:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ac6a:	e021      	b.n	800acb0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	68b9      	ldr	r1, [r7, #8]
 800ac72:	4618      	mov	r0, r3
 800ac74:	f000 fcd0 	bl	800b618 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ac86:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ac96:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ac9e:	68bb      	ldr	r3, [r7, #8]
 800aca0:	691b      	ldr	r3, [r3, #16]
 800aca2:	021a      	lsls	r2, r3, #8
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	430a      	orrs	r2, r1
 800acaa:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800acac:	e000      	b.n	800acb0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800acae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3710      	adds	r7, #16
 800acbe:	46bd      	mov	sp, r7
 800acc0:	bd80      	pop	{r7, pc}
 800acc2:	bf00      	nop

0800acc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b084      	sub	sp, #16
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acd4:	2b01      	cmp	r3, #1
 800acd6:	d101      	bne.n	800acdc <HAL_TIM_ConfigClockSource+0x18>
 800acd8:	2302      	movs	r3, #2
 800acda:	e0f5      	b.n	800aec8 <HAL_TIM_ConfigClockSource+0x204>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2201      	movs	r2, #1
 800ace0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2202      	movs	r2, #2
 800ace8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800acfa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800acfe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ad06:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	68fa      	ldr	r2, [r7, #12]
 800ad0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	4a6e      	ldr	r2, [pc, #440]	; (800aed0 <HAL_TIM_ConfigClockSource+0x20c>)
 800ad16:	4293      	cmp	r3, r2
 800ad18:	f000 80c1 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad1c:	4a6c      	ldr	r2, [pc, #432]	; (800aed0 <HAL_TIM_ConfigClockSource+0x20c>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	f200 80c6 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad24:	4a6b      	ldr	r2, [pc, #428]	; (800aed4 <HAL_TIM_ConfigClockSource+0x210>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	f000 80b9 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad2c:	4a69      	ldr	r2, [pc, #420]	; (800aed4 <HAL_TIM_ConfigClockSource+0x210>)
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	f200 80be 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad34:	4a68      	ldr	r2, [pc, #416]	; (800aed8 <HAL_TIM_ConfigClockSource+0x214>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	f000 80b1 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad3c:	4a66      	ldr	r2, [pc, #408]	; (800aed8 <HAL_TIM_ConfigClockSource+0x214>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	f200 80b6 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad44:	4a65      	ldr	r2, [pc, #404]	; (800aedc <HAL_TIM_ConfigClockSource+0x218>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	f000 80a9 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad4c:	4a63      	ldr	r2, [pc, #396]	; (800aedc <HAL_TIM_ConfigClockSource+0x218>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	f200 80ae 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad54:	4a62      	ldr	r2, [pc, #392]	; (800aee0 <HAL_TIM_ConfigClockSource+0x21c>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	f000 80a1 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad5c:	4a60      	ldr	r2, [pc, #384]	; (800aee0 <HAL_TIM_ConfigClockSource+0x21c>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	f200 80a6 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad64:	4a5f      	ldr	r2, [pc, #380]	; (800aee4 <HAL_TIM_ConfigClockSource+0x220>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	f000 8099 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad6c:	4a5d      	ldr	r2, [pc, #372]	; (800aee4 <HAL_TIM_ConfigClockSource+0x220>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	f200 809e 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad74:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ad78:	f000 8091 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad7c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800ad80:	f200 8096 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad88:	f000 8089 	beq.w	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ad8c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad90:	f200 808e 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ad94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad98:	d03e      	beq.n	800ae18 <HAL_TIM_ConfigClockSource+0x154>
 800ad9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad9e:	f200 8087 	bhi.w	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ada2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ada6:	f000 8085 	beq.w	800aeb4 <HAL_TIM_ConfigClockSource+0x1f0>
 800adaa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800adae:	d87f      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800adb0:	2b70      	cmp	r3, #112	; 0x70
 800adb2:	d01a      	beq.n	800adea <HAL_TIM_ConfigClockSource+0x126>
 800adb4:	2b70      	cmp	r3, #112	; 0x70
 800adb6:	d87b      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800adb8:	2b60      	cmp	r3, #96	; 0x60
 800adba:	d050      	beq.n	800ae5e <HAL_TIM_ConfigClockSource+0x19a>
 800adbc:	2b60      	cmp	r3, #96	; 0x60
 800adbe:	d877      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800adc0:	2b50      	cmp	r3, #80	; 0x50
 800adc2:	d03c      	beq.n	800ae3e <HAL_TIM_ConfigClockSource+0x17a>
 800adc4:	2b50      	cmp	r3, #80	; 0x50
 800adc6:	d873      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800adc8:	2b40      	cmp	r3, #64	; 0x40
 800adca:	d058      	beq.n	800ae7e <HAL_TIM_ConfigClockSource+0x1ba>
 800adcc:	2b40      	cmp	r3, #64	; 0x40
 800adce:	d86f      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800add0:	2b30      	cmp	r3, #48	; 0x30
 800add2:	d064      	beq.n	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800add4:	2b30      	cmp	r3, #48	; 0x30
 800add6:	d86b      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800add8:	2b20      	cmp	r3, #32
 800adda:	d060      	beq.n	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800addc:	2b20      	cmp	r3, #32
 800adde:	d867      	bhi.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d05c      	beq.n	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
 800ade4:	2b10      	cmp	r3, #16
 800ade6:	d05a      	beq.n	800ae9e <HAL_TIM_ConfigClockSource+0x1da>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800ade8:	e062      	b.n	800aeb0 <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6818      	ldr	r0, [r3, #0]
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	6899      	ldr	r1, [r3, #8]
 800adf2:	683b      	ldr	r3, [r7, #0]
 800adf4:	685a      	ldr	r2, [r3, #4]
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	68db      	ldr	r3, [r3, #12]
 800adfa:	f000 fcf5 	bl	800b7e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	689b      	ldr	r3, [r3, #8]
 800ae04:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ae0c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	68fa      	ldr	r2, [r7, #12]
 800ae14:	609a      	str	r2, [r3, #8]
      break;
 800ae16:	e04e      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6818      	ldr	r0, [r3, #0]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	6899      	ldr	r1, [r3, #8]
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	685a      	ldr	r2, [r3, #4]
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	68db      	ldr	r3, [r3, #12]
 800ae28:	f000 fcde 	bl	800b7e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	689a      	ldr	r2, [r3, #8]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ae3a:	609a      	str	r2, [r3, #8]
      break;
 800ae3c:	e03b      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	6818      	ldr	r0, [r3, #0]
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	6859      	ldr	r1, [r3, #4]
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	68db      	ldr	r3, [r3, #12]
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	f000 fc50 	bl	800b6f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	2150      	movs	r1, #80	; 0x50
 800ae56:	4618      	mov	r0, r3
 800ae58:	f000 fca9 	bl	800b7ae <TIM_ITRx_SetConfig>
      break;
 800ae5c:	e02b      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6818      	ldr	r0, [r3, #0]
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	6859      	ldr	r1, [r3, #4]
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	f000 fc6f 	bl	800b74e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	2160      	movs	r1, #96	; 0x60
 800ae76:	4618      	mov	r0, r3
 800ae78:	f000 fc99 	bl	800b7ae <TIM_ITRx_SetConfig>
      break;
 800ae7c:	e01b      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6818      	ldr	r0, [r3, #0]
 800ae82:	683b      	ldr	r3, [r7, #0]
 800ae84:	6859      	ldr	r1, [r3, #4]
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	461a      	mov	r2, r3
 800ae8c:	f000 fc30 	bl	800b6f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2140      	movs	r1, #64	; 0x40
 800ae96:	4618      	mov	r0, r3
 800ae98:	f000 fc89 	bl	800b7ae <TIM_ITRx_SetConfig>
      break;
 800ae9c:	e00b      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681a      	ldr	r2, [r3, #0]
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4619      	mov	r1, r3
 800aea8:	4610      	mov	r0, r2
 800aeaa:	f000 fc80 	bl	800b7ae <TIM_ITRx_SetConfig>
        break;
 800aeae:	e002      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 800aeb0:	bf00      	nop
 800aeb2:	e000      	b.n	800aeb6 <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 800aeb4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	2201      	movs	r2, #1
 800aeba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2200      	movs	r2, #0
 800aec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aec6:	2300      	movs	r3, #0
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	3710      	adds	r7, #16
 800aecc:	46bd      	mov	sp, r7
 800aece:	bd80      	pop	{r7, pc}
 800aed0:	00100070 	.word	0x00100070
 800aed4:	00100060 	.word	0x00100060
 800aed8:	00100050 	.word	0x00100050
 800aedc:	00100040 	.word	0x00100040
 800aee0:	00100030 	.word	0x00100030
 800aee4:	00100020 	.word	0x00100020

0800aee8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b083      	sub	sp, #12
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800aef0:	bf00      	nop
 800aef2:	370c      	adds	r7, #12
 800aef4:	46bd      	mov	sp, r7
 800aef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aefa:	4770      	bx	lr

0800aefc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800af04:	bf00      	nop
 800af06:	370c      	adds	r7, #12
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800af10:	b480      	push	{r7}
 800af12:	b083      	sub	sp, #12
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800af18:	bf00      	nop
 800af1a:	370c      	adds	r7, #12
 800af1c:	46bd      	mov	sp, r7
 800af1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af22:	4770      	bx	lr

0800af24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800af24:	b480      	push	{r7}
 800af26:	b083      	sub	sp, #12
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800af2c:	bf00      	nop
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr

0800af38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800af38:	b480      	push	{r7}
 800af3a:	b083      	sub	sp, #12
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800af40:	bf00      	nop
 800af42:	370c      	adds	r7, #12
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr

0800af4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b085      	sub	sp, #20
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
 800af54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	4a46      	ldr	r2, [pc, #280]	; (800b078 <TIM_Base_SetConfig+0x12c>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d017      	beq.n	800af94 <TIM_Base_SetConfig+0x48>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af6a:	d013      	beq.n	800af94 <TIM_Base_SetConfig+0x48>
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	4a43      	ldr	r2, [pc, #268]	; (800b07c <TIM_Base_SetConfig+0x130>)
 800af70:	4293      	cmp	r3, r2
 800af72:	d00f      	beq.n	800af94 <TIM_Base_SetConfig+0x48>
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	4a42      	ldr	r2, [pc, #264]	; (800b080 <TIM_Base_SetConfig+0x134>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d00b      	beq.n	800af94 <TIM_Base_SetConfig+0x48>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	4a41      	ldr	r2, [pc, #260]	; (800b084 <TIM_Base_SetConfig+0x138>)
 800af80:	4293      	cmp	r3, r2
 800af82:	d007      	beq.n	800af94 <TIM_Base_SetConfig+0x48>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	4a40      	ldr	r2, [pc, #256]	; (800b088 <TIM_Base_SetConfig+0x13c>)
 800af88:	4293      	cmp	r3, r2
 800af8a:	d003      	beq.n	800af94 <TIM_Base_SetConfig+0x48>
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	4a3f      	ldr	r2, [pc, #252]	; (800b08c <TIM_Base_SetConfig+0x140>)
 800af90:	4293      	cmp	r3, r2
 800af92:	d108      	bne.n	800afa6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	68fa      	ldr	r2, [r7, #12]
 800afa2:	4313      	orrs	r3, r2
 800afa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	4a33      	ldr	r2, [pc, #204]	; (800b078 <TIM_Base_SetConfig+0x12c>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d023      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800afb4:	d01f      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	4a30      	ldr	r2, [pc, #192]	; (800b07c <TIM_Base_SetConfig+0x130>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d01b      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4a2f      	ldr	r2, [pc, #188]	; (800b080 <TIM_Base_SetConfig+0x134>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d017      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	4a2e      	ldr	r2, [pc, #184]	; (800b084 <TIM_Base_SetConfig+0x138>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d013      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	4a2d      	ldr	r2, [pc, #180]	; (800b088 <TIM_Base_SetConfig+0x13c>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d00f      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	4a2d      	ldr	r2, [pc, #180]	; (800b090 <TIM_Base_SetConfig+0x144>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d00b      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	4a2c      	ldr	r2, [pc, #176]	; (800b094 <TIM_Base_SetConfig+0x148>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d007      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	4a2b      	ldr	r2, [pc, #172]	; (800b098 <TIM_Base_SetConfig+0x14c>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d003      	beq.n	800aff6 <TIM_Base_SetConfig+0xaa>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	4a26      	ldr	r2, [pc, #152]	; (800b08c <TIM_Base_SetConfig+0x140>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d108      	bne.n	800b008 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800affc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	68db      	ldr	r3, [r3, #12]
 800b002:	68fa      	ldr	r2, [r7, #12]
 800b004:	4313      	orrs	r3, r2
 800b006:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b00e:	683b      	ldr	r3, [r7, #0]
 800b010:	695b      	ldr	r3, [r3, #20]
 800b012:	4313      	orrs	r3, r2
 800b014:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	68fa      	ldr	r2, [r7, #12]
 800b01a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	689a      	ldr	r2, [r3, #8]
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	681a      	ldr	r2, [r3, #0]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	4a12      	ldr	r2, [pc, #72]	; (800b078 <TIM_Base_SetConfig+0x12c>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d013      	beq.n	800b05c <TIM_Base_SetConfig+0x110>
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	4a14      	ldr	r2, [pc, #80]	; (800b088 <TIM_Base_SetConfig+0x13c>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d00f      	beq.n	800b05c <TIM_Base_SetConfig+0x110>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	4a14      	ldr	r2, [pc, #80]	; (800b090 <TIM_Base_SetConfig+0x144>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d00b      	beq.n	800b05c <TIM_Base_SetConfig+0x110>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	4a13      	ldr	r2, [pc, #76]	; (800b094 <TIM_Base_SetConfig+0x148>)
 800b048:	4293      	cmp	r3, r2
 800b04a:	d007      	beq.n	800b05c <TIM_Base_SetConfig+0x110>
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	4a12      	ldr	r2, [pc, #72]	; (800b098 <TIM_Base_SetConfig+0x14c>)
 800b050:	4293      	cmp	r3, r2
 800b052:	d003      	beq.n	800b05c <TIM_Base_SetConfig+0x110>
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a0d      	ldr	r2, [pc, #52]	; (800b08c <TIM_Base_SetConfig+0x140>)
 800b058:	4293      	cmp	r3, r2
 800b05a:	d103      	bne.n	800b064 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	691a      	ldr	r2, [r3, #16]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2201      	movs	r2, #1
 800b068:	615a      	str	r2, [r3, #20]
}
 800b06a:	bf00      	nop
 800b06c:	3714      	adds	r7, #20
 800b06e:	46bd      	mov	sp, r7
 800b070:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b074:	4770      	bx	lr
 800b076:	bf00      	nop
 800b078:	40012c00 	.word	0x40012c00
 800b07c:	40000400 	.word	0x40000400
 800b080:	40000800 	.word	0x40000800
 800b084:	40000c00 	.word	0x40000c00
 800b088:	40013400 	.word	0x40013400
 800b08c:	40015000 	.word	0x40015000
 800b090:	40014000 	.word	0x40014000
 800b094:	40014400 	.word	0x40014400
 800b098:	40014800 	.word	0x40014800

0800b09c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b087      	sub	sp, #28
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6a1b      	ldr	r3, [r3, #32]
 800b0aa:	f023 0201 	bic.w	r2, r3, #1
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6a1b      	ldr	r3, [r3, #32]
 800b0b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	685b      	ldr	r3, [r3, #4]
 800b0bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	699b      	ldr	r3, [r3, #24]
 800b0c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b0ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	f023 0303 	bic.w	r3, r3, #3
 800b0d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	68fa      	ldr	r2, [r7, #12]
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	f023 0302 	bic.w	r3, r3, #2
 800b0e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	697a      	ldr	r2, [r7, #20]
 800b0f0:	4313      	orrs	r3, r2
 800b0f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	4a30      	ldr	r2, [pc, #192]	; (800b1b8 <TIM_OC1_SetConfig+0x11c>)
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d013      	beq.n	800b124 <TIM_OC1_SetConfig+0x88>
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	4a2f      	ldr	r2, [pc, #188]	; (800b1bc <TIM_OC1_SetConfig+0x120>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d00f      	beq.n	800b124 <TIM_OC1_SetConfig+0x88>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4a2e      	ldr	r2, [pc, #184]	; (800b1c0 <TIM_OC1_SetConfig+0x124>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d00b      	beq.n	800b124 <TIM_OC1_SetConfig+0x88>
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	4a2d      	ldr	r2, [pc, #180]	; (800b1c4 <TIM_OC1_SetConfig+0x128>)
 800b110:	4293      	cmp	r3, r2
 800b112:	d007      	beq.n	800b124 <TIM_OC1_SetConfig+0x88>
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	4a2c      	ldr	r2, [pc, #176]	; (800b1c8 <TIM_OC1_SetConfig+0x12c>)
 800b118:	4293      	cmp	r3, r2
 800b11a:	d003      	beq.n	800b124 <TIM_OC1_SetConfig+0x88>
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	4a2b      	ldr	r2, [pc, #172]	; (800b1cc <TIM_OC1_SetConfig+0x130>)
 800b120:	4293      	cmp	r3, r2
 800b122:	d10c      	bne.n	800b13e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	f023 0308 	bic.w	r3, r3, #8
 800b12a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	68db      	ldr	r3, [r3, #12]
 800b130:	697a      	ldr	r2, [r7, #20]
 800b132:	4313      	orrs	r3, r2
 800b134:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	f023 0304 	bic.w	r3, r3, #4
 800b13c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	4a1d      	ldr	r2, [pc, #116]	; (800b1b8 <TIM_OC1_SetConfig+0x11c>)
 800b142:	4293      	cmp	r3, r2
 800b144:	d013      	beq.n	800b16e <TIM_OC1_SetConfig+0xd2>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	4a1c      	ldr	r2, [pc, #112]	; (800b1bc <TIM_OC1_SetConfig+0x120>)
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d00f      	beq.n	800b16e <TIM_OC1_SetConfig+0xd2>
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	4a1b      	ldr	r2, [pc, #108]	; (800b1c0 <TIM_OC1_SetConfig+0x124>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d00b      	beq.n	800b16e <TIM_OC1_SetConfig+0xd2>
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	4a1a      	ldr	r2, [pc, #104]	; (800b1c4 <TIM_OC1_SetConfig+0x128>)
 800b15a:	4293      	cmp	r3, r2
 800b15c:	d007      	beq.n	800b16e <TIM_OC1_SetConfig+0xd2>
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	4a19      	ldr	r2, [pc, #100]	; (800b1c8 <TIM_OC1_SetConfig+0x12c>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d003      	beq.n	800b16e <TIM_OC1_SetConfig+0xd2>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a18      	ldr	r2, [pc, #96]	; (800b1cc <TIM_OC1_SetConfig+0x130>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d111      	bne.n	800b192 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b17c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b17e:	683b      	ldr	r3, [r7, #0]
 800b180:	695b      	ldr	r3, [r3, #20]
 800b182:	693a      	ldr	r2, [r7, #16]
 800b184:	4313      	orrs	r3, r2
 800b186:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b188:	683b      	ldr	r3, [r7, #0]
 800b18a:	699b      	ldr	r3, [r3, #24]
 800b18c:	693a      	ldr	r2, [r7, #16]
 800b18e:	4313      	orrs	r3, r2
 800b190:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	68fa      	ldr	r2, [r7, #12]
 800b19c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	685a      	ldr	r2, [r3, #4]
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	697a      	ldr	r2, [r7, #20]
 800b1aa:	621a      	str	r2, [r3, #32]
}
 800b1ac:	bf00      	nop
 800b1ae:	371c      	adds	r7, #28
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr
 800b1b8:	40012c00 	.word	0x40012c00
 800b1bc:	40013400 	.word	0x40013400
 800b1c0:	40014000 	.word	0x40014000
 800b1c4:	40014400 	.word	0x40014400
 800b1c8:	40014800 	.word	0x40014800
 800b1cc:	40015000 	.word	0x40015000

0800b1d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b087      	sub	sp, #28
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6a1b      	ldr	r3, [r3, #32]
 800b1de:	f023 0210 	bic.w	r2, r3, #16
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6a1b      	ldr	r3, [r3, #32]
 800b1ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	699b      	ldr	r3, [r3, #24]
 800b1f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b1fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b20a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	021b      	lsls	r3, r3, #8
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	4313      	orrs	r3, r2
 800b216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b218:	697b      	ldr	r3, [r7, #20]
 800b21a:	f023 0320 	bic.w	r3, r3, #32
 800b21e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	011b      	lsls	r3, r3, #4
 800b226:	697a      	ldr	r2, [r7, #20]
 800b228:	4313      	orrs	r3, r2
 800b22a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	4a2c      	ldr	r2, [pc, #176]	; (800b2e0 <TIM_OC2_SetConfig+0x110>)
 800b230:	4293      	cmp	r3, r2
 800b232:	d007      	beq.n	800b244 <TIM_OC2_SetConfig+0x74>
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	4a2b      	ldr	r2, [pc, #172]	; (800b2e4 <TIM_OC2_SetConfig+0x114>)
 800b238:	4293      	cmp	r3, r2
 800b23a:	d003      	beq.n	800b244 <TIM_OC2_SetConfig+0x74>
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	4a2a      	ldr	r2, [pc, #168]	; (800b2e8 <TIM_OC2_SetConfig+0x118>)
 800b240:	4293      	cmp	r3, r2
 800b242:	d10d      	bne.n	800b260 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b24a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	68db      	ldr	r3, [r3, #12]
 800b250:	011b      	lsls	r3, r3, #4
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	4313      	orrs	r3, r2
 800b256:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b25e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	4a1f      	ldr	r2, [pc, #124]	; (800b2e0 <TIM_OC2_SetConfig+0x110>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d013      	beq.n	800b290 <TIM_OC2_SetConfig+0xc0>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a1e      	ldr	r2, [pc, #120]	; (800b2e4 <TIM_OC2_SetConfig+0x114>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d00f      	beq.n	800b290 <TIM_OC2_SetConfig+0xc0>
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	4a1e      	ldr	r2, [pc, #120]	; (800b2ec <TIM_OC2_SetConfig+0x11c>)
 800b274:	4293      	cmp	r3, r2
 800b276:	d00b      	beq.n	800b290 <TIM_OC2_SetConfig+0xc0>
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	4a1d      	ldr	r2, [pc, #116]	; (800b2f0 <TIM_OC2_SetConfig+0x120>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d007      	beq.n	800b290 <TIM_OC2_SetConfig+0xc0>
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	4a1c      	ldr	r2, [pc, #112]	; (800b2f4 <TIM_OC2_SetConfig+0x124>)
 800b284:	4293      	cmp	r3, r2
 800b286:	d003      	beq.n	800b290 <TIM_OC2_SetConfig+0xc0>
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	4a17      	ldr	r2, [pc, #92]	; (800b2e8 <TIM_OC2_SetConfig+0x118>)
 800b28c:	4293      	cmp	r3, r2
 800b28e:	d113      	bne.n	800b2b8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b296:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b29e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	695b      	ldr	r3, [r3, #20]
 800b2a4:	009b      	lsls	r3, r3, #2
 800b2a6:	693a      	ldr	r2, [r7, #16]
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b2ac:	683b      	ldr	r3, [r7, #0]
 800b2ae:	699b      	ldr	r3, [r3, #24]
 800b2b0:	009b      	lsls	r3, r3, #2
 800b2b2:	693a      	ldr	r2, [r7, #16]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	693a      	ldr	r2, [r7, #16]
 800b2bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	68fa      	ldr	r2, [r7, #12]
 800b2c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	685a      	ldr	r2, [r3, #4]
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	697a      	ldr	r2, [r7, #20]
 800b2d0:	621a      	str	r2, [r3, #32]
}
 800b2d2:	bf00      	nop
 800b2d4:	371c      	adds	r7, #28
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	40012c00 	.word	0x40012c00
 800b2e4:	40013400 	.word	0x40013400
 800b2e8:	40015000 	.word	0x40015000
 800b2ec:	40014000 	.word	0x40014000
 800b2f0:	40014400 	.word	0x40014400
 800b2f4:	40014800 	.word	0x40014800

0800b2f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b087      	sub	sp, #28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
 800b300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6a1b      	ldr	r3, [r3, #32]
 800b306:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6a1b      	ldr	r3, [r3, #32]
 800b312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	685b      	ldr	r3, [r3, #4]
 800b318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	69db      	ldr	r3, [r3, #28]
 800b31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b32a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	f023 0303 	bic.w	r3, r3, #3
 800b332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b334:	683b      	ldr	r3, [r7, #0]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	68fa      	ldr	r2, [r7, #12]
 800b33a:	4313      	orrs	r3, r2
 800b33c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	021b      	lsls	r3, r3, #8
 800b34c:	697a      	ldr	r2, [r7, #20]
 800b34e:	4313      	orrs	r3, r2
 800b350:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	4a2b      	ldr	r2, [pc, #172]	; (800b404 <TIM_OC3_SetConfig+0x10c>)
 800b356:	4293      	cmp	r3, r2
 800b358:	d007      	beq.n	800b36a <TIM_OC3_SetConfig+0x72>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	4a2a      	ldr	r2, [pc, #168]	; (800b408 <TIM_OC3_SetConfig+0x110>)
 800b35e:	4293      	cmp	r3, r2
 800b360:	d003      	beq.n	800b36a <TIM_OC3_SetConfig+0x72>
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	4a29      	ldr	r2, [pc, #164]	; (800b40c <TIM_OC3_SetConfig+0x114>)
 800b366:	4293      	cmp	r3, r2
 800b368:	d10d      	bne.n	800b386 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b36a:	697b      	ldr	r3, [r7, #20]
 800b36c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b370:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	68db      	ldr	r3, [r3, #12]
 800b376:	021b      	lsls	r3, r3, #8
 800b378:	697a      	ldr	r2, [r7, #20]
 800b37a:	4313      	orrs	r3, r2
 800b37c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b384:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	4a1e      	ldr	r2, [pc, #120]	; (800b404 <TIM_OC3_SetConfig+0x10c>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d013      	beq.n	800b3b6 <TIM_OC3_SetConfig+0xbe>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	4a1d      	ldr	r2, [pc, #116]	; (800b408 <TIM_OC3_SetConfig+0x110>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d00f      	beq.n	800b3b6 <TIM_OC3_SetConfig+0xbe>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	4a1d      	ldr	r2, [pc, #116]	; (800b410 <TIM_OC3_SetConfig+0x118>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d00b      	beq.n	800b3b6 <TIM_OC3_SetConfig+0xbe>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	4a1c      	ldr	r2, [pc, #112]	; (800b414 <TIM_OC3_SetConfig+0x11c>)
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d007      	beq.n	800b3b6 <TIM_OC3_SetConfig+0xbe>
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	4a1b      	ldr	r2, [pc, #108]	; (800b418 <TIM_OC3_SetConfig+0x120>)
 800b3aa:	4293      	cmp	r3, r2
 800b3ac:	d003      	beq.n	800b3b6 <TIM_OC3_SetConfig+0xbe>
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	4a16      	ldr	r2, [pc, #88]	; (800b40c <TIM_OC3_SetConfig+0x114>)
 800b3b2:	4293      	cmp	r3, r2
 800b3b4:	d113      	bne.n	800b3de <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b3bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b3c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	695b      	ldr	r3, [r3, #20]
 800b3ca:	011b      	lsls	r3, r3, #4
 800b3cc:	693a      	ldr	r2, [r7, #16]
 800b3ce:	4313      	orrs	r3, r2
 800b3d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	699b      	ldr	r3, [r3, #24]
 800b3d6:	011b      	lsls	r3, r3, #4
 800b3d8:	693a      	ldr	r2, [r7, #16]
 800b3da:	4313      	orrs	r3, r2
 800b3dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	693a      	ldr	r2, [r7, #16]
 800b3e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	68fa      	ldr	r2, [r7, #12]
 800b3e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b3ea:	683b      	ldr	r3, [r7, #0]
 800b3ec:	685a      	ldr	r2, [r3, #4]
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	697a      	ldr	r2, [r7, #20]
 800b3f6:	621a      	str	r2, [r3, #32]
}
 800b3f8:	bf00      	nop
 800b3fa:	371c      	adds	r7, #28
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b402:	4770      	bx	lr
 800b404:	40012c00 	.word	0x40012c00
 800b408:	40013400 	.word	0x40013400
 800b40c:	40015000 	.word	0x40015000
 800b410:	40014000 	.word	0x40014000
 800b414:	40014400 	.word	0x40014400
 800b418:	40014800 	.word	0x40014800

0800b41c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b41c:	b480      	push	{r7}
 800b41e:	b087      	sub	sp, #28
 800b420:	af00      	add	r7, sp, #0
 800b422:	6078      	str	r0, [r7, #4]
 800b424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	6a1b      	ldr	r3, [r3, #32]
 800b42a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a1b      	ldr	r3, [r3, #32]
 800b436:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	685b      	ldr	r3, [r3, #4]
 800b43c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	69db      	ldr	r3, [r3, #28]
 800b442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b44a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b44e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b458:	683b      	ldr	r3, [r7, #0]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	021b      	lsls	r3, r3, #8
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	4313      	orrs	r3, r2
 800b462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b464:	697b      	ldr	r3, [r7, #20]
 800b466:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b46a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b46c:	683b      	ldr	r3, [r7, #0]
 800b46e:	689b      	ldr	r3, [r3, #8]
 800b470:	031b      	lsls	r3, r3, #12
 800b472:	697a      	ldr	r2, [r7, #20]
 800b474:	4313      	orrs	r3, r2
 800b476:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	4a2c      	ldr	r2, [pc, #176]	; (800b52c <TIM_OC4_SetConfig+0x110>)
 800b47c:	4293      	cmp	r3, r2
 800b47e:	d007      	beq.n	800b490 <TIM_OC4_SetConfig+0x74>
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	4a2b      	ldr	r2, [pc, #172]	; (800b530 <TIM_OC4_SetConfig+0x114>)
 800b484:	4293      	cmp	r3, r2
 800b486:	d003      	beq.n	800b490 <TIM_OC4_SetConfig+0x74>
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	4a2a      	ldr	r2, [pc, #168]	; (800b534 <TIM_OC4_SetConfig+0x118>)
 800b48c:	4293      	cmp	r3, r2
 800b48e:	d10d      	bne.n	800b4ac <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	68db      	ldr	r3, [r3, #12]
 800b49c:	031b      	lsls	r3, r3, #12
 800b49e:	697a      	ldr	r2, [r7, #20]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b4aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	4a1f      	ldr	r2, [pc, #124]	; (800b52c <TIM_OC4_SetConfig+0x110>)
 800b4b0:	4293      	cmp	r3, r2
 800b4b2:	d013      	beq.n	800b4dc <TIM_OC4_SetConfig+0xc0>
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	4a1e      	ldr	r2, [pc, #120]	; (800b530 <TIM_OC4_SetConfig+0x114>)
 800b4b8:	4293      	cmp	r3, r2
 800b4ba:	d00f      	beq.n	800b4dc <TIM_OC4_SetConfig+0xc0>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	4a1e      	ldr	r2, [pc, #120]	; (800b538 <TIM_OC4_SetConfig+0x11c>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	d00b      	beq.n	800b4dc <TIM_OC4_SetConfig+0xc0>
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	4a1d      	ldr	r2, [pc, #116]	; (800b53c <TIM_OC4_SetConfig+0x120>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d007      	beq.n	800b4dc <TIM_OC4_SetConfig+0xc0>
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	4a1c      	ldr	r2, [pc, #112]	; (800b540 <TIM_OC4_SetConfig+0x124>)
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	d003      	beq.n	800b4dc <TIM_OC4_SetConfig+0xc0>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	4a17      	ldr	r2, [pc, #92]	; (800b534 <TIM_OC4_SetConfig+0x118>)
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	d113      	bne.n	800b504 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b4dc:	693b      	ldr	r3, [r7, #16]
 800b4de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b4e2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b4ea:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	695b      	ldr	r3, [r3, #20]
 800b4f0:	019b      	lsls	r3, r3, #6
 800b4f2:	693a      	ldr	r2, [r7, #16]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	699b      	ldr	r3, [r3, #24]
 800b4fc:	019b      	lsls	r3, r3, #6
 800b4fe:	693a      	ldr	r2, [r7, #16]
 800b500:	4313      	orrs	r3, r2
 800b502:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	693a      	ldr	r2, [r7, #16]
 800b508:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	68fa      	ldr	r2, [r7, #12]
 800b50e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b510:	683b      	ldr	r3, [r7, #0]
 800b512:	685a      	ldr	r2, [r3, #4]
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	697a      	ldr	r2, [r7, #20]
 800b51c:	621a      	str	r2, [r3, #32]
}
 800b51e:	bf00      	nop
 800b520:	371c      	adds	r7, #28
 800b522:	46bd      	mov	sp, r7
 800b524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b528:	4770      	bx	lr
 800b52a:	bf00      	nop
 800b52c:	40012c00 	.word	0x40012c00
 800b530:	40013400 	.word	0x40013400
 800b534:	40015000 	.word	0x40015000
 800b538:	40014000 	.word	0x40014000
 800b53c:	40014400 	.word	0x40014400
 800b540:	40014800 	.word	0x40014800

0800b544 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b544:	b480      	push	{r7}
 800b546:	b087      	sub	sp, #28
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	6a1b      	ldr	r3, [r3, #32]
 800b552:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6a1b      	ldr	r3, [r3, #32]
 800b55e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b56a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	68fa      	ldr	r2, [r7, #12]
 800b57e:	4313      	orrs	r3, r2
 800b580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800b588:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	689b      	ldr	r3, [r3, #8]
 800b58e:	041b      	lsls	r3, r3, #16
 800b590:	693a      	ldr	r2, [r7, #16]
 800b592:	4313      	orrs	r3, r2
 800b594:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	4a19      	ldr	r2, [pc, #100]	; (800b600 <TIM_OC5_SetConfig+0xbc>)
 800b59a:	4293      	cmp	r3, r2
 800b59c:	d013      	beq.n	800b5c6 <TIM_OC5_SetConfig+0x82>
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	4a18      	ldr	r2, [pc, #96]	; (800b604 <TIM_OC5_SetConfig+0xc0>)
 800b5a2:	4293      	cmp	r3, r2
 800b5a4:	d00f      	beq.n	800b5c6 <TIM_OC5_SetConfig+0x82>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	4a17      	ldr	r2, [pc, #92]	; (800b608 <TIM_OC5_SetConfig+0xc4>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d00b      	beq.n	800b5c6 <TIM_OC5_SetConfig+0x82>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	4a16      	ldr	r2, [pc, #88]	; (800b60c <TIM_OC5_SetConfig+0xc8>)
 800b5b2:	4293      	cmp	r3, r2
 800b5b4:	d007      	beq.n	800b5c6 <TIM_OC5_SetConfig+0x82>
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	4a15      	ldr	r2, [pc, #84]	; (800b610 <TIM_OC5_SetConfig+0xcc>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d003      	beq.n	800b5c6 <TIM_OC5_SetConfig+0x82>
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	4a14      	ldr	r2, [pc, #80]	; (800b614 <TIM_OC5_SetConfig+0xd0>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d109      	bne.n	800b5da <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b5cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b5ce:	683b      	ldr	r3, [r7, #0]
 800b5d0:	695b      	ldr	r3, [r3, #20]
 800b5d2:	021b      	lsls	r3, r3, #8
 800b5d4:	697a      	ldr	r2, [r7, #20]
 800b5d6:	4313      	orrs	r3, r2
 800b5d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	697a      	ldr	r2, [r7, #20]
 800b5de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	68fa      	ldr	r2, [r7, #12]
 800b5e4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b5e6:	683b      	ldr	r3, [r7, #0]
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	693a      	ldr	r2, [r7, #16]
 800b5f2:	621a      	str	r2, [r3, #32]
}
 800b5f4:	bf00      	nop
 800b5f6:	371c      	adds	r7, #28
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr
 800b600:	40012c00 	.word	0x40012c00
 800b604:	40013400 	.word	0x40013400
 800b608:	40014000 	.word	0x40014000
 800b60c:	40014400 	.word	0x40014400
 800b610:	40014800 	.word	0x40014800
 800b614:	40015000 	.word	0x40015000

0800b618 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800b618:	b480      	push	{r7}
 800b61a:	b087      	sub	sp, #28
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
 800b620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a1b      	ldr	r3, [r3, #32]
 800b626:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6a1b      	ldr	r3, [r3, #32]
 800b632:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b63e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b64a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b64c:	683b      	ldr	r3, [r7, #0]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	021b      	lsls	r3, r3, #8
 800b652:	68fa      	ldr	r2, [r7, #12]
 800b654:	4313      	orrs	r3, r2
 800b656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b658:	693b      	ldr	r3, [r7, #16]
 800b65a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b65e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	689b      	ldr	r3, [r3, #8]
 800b664:	051b      	lsls	r3, r3, #20
 800b666:	693a      	ldr	r2, [r7, #16]
 800b668:	4313      	orrs	r3, r2
 800b66a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	4a1a      	ldr	r2, [pc, #104]	; (800b6d8 <TIM_OC6_SetConfig+0xc0>)
 800b670:	4293      	cmp	r3, r2
 800b672:	d013      	beq.n	800b69c <TIM_OC6_SetConfig+0x84>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	4a19      	ldr	r2, [pc, #100]	; (800b6dc <TIM_OC6_SetConfig+0xc4>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d00f      	beq.n	800b69c <TIM_OC6_SetConfig+0x84>
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	4a18      	ldr	r2, [pc, #96]	; (800b6e0 <TIM_OC6_SetConfig+0xc8>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d00b      	beq.n	800b69c <TIM_OC6_SetConfig+0x84>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	4a17      	ldr	r2, [pc, #92]	; (800b6e4 <TIM_OC6_SetConfig+0xcc>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d007      	beq.n	800b69c <TIM_OC6_SetConfig+0x84>
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	4a16      	ldr	r2, [pc, #88]	; (800b6e8 <TIM_OC6_SetConfig+0xd0>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d003      	beq.n	800b69c <TIM_OC6_SetConfig+0x84>
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	4a15      	ldr	r2, [pc, #84]	; (800b6ec <TIM_OC6_SetConfig+0xd4>)
 800b698:	4293      	cmp	r3, r2
 800b69a:	d109      	bne.n	800b6b0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b69c:	697b      	ldr	r3, [r7, #20]
 800b69e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b6a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	695b      	ldr	r3, [r3, #20]
 800b6a8:	029b      	lsls	r3, r3, #10
 800b6aa:	697a      	ldr	r2, [r7, #20]
 800b6ac:	4313      	orrs	r3, r2
 800b6ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	697a      	ldr	r2, [r7, #20]
 800b6b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	68fa      	ldr	r2, [r7, #12]
 800b6ba:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	685a      	ldr	r2, [r3, #4]
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	693a      	ldr	r2, [r7, #16]
 800b6c8:	621a      	str	r2, [r3, #32]
}
 800b6ca:	bf00      	nop
 800b6cc:	371c      	adds	r7, #28
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr
 800b6d6:	bf00      	nop
 800b6d8:	40012c00 	.word	0x40012c00
 800b6dc:	40013400 	.word	0x40013400
 800b6e0:	40014000 	.word	0x40014000
 800b6e4:	40014400 	.word	0x40014400
 800b6e8:	40014800 	.word	0x40014800
 800b6ec:	40015000 	.word	0x40015000

0800b6f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b087      	sub	sp, #28
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	60f8      	str	r0, [r7, #12]
 800b6f8:	60b9      	str	r1, [r7, #8]
 800b6fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	6a1b      	ldr	r3, [r3, #32]
 800b700:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	6a1b      	ldr	r3, [r3, #32]
 800b706:	f023 0201 	bic.w	r2, r3, #1
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	699b      	ldr	r3, [r3, #24]
 800b712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b714:	693b      	ldr	r3, [r7, #16]
 800b716:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b71a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	011b      	lsls	r3, r3, #4
 800b720:	693a      	ldr	r2, [r7, #16]
 800b722:	4313      	orrs	r3, r2
 800b724:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	f023 030a 	bic.w	r3, r3, #10
 800b72c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b72e:	697a      	ldr	r2, [r7, #20]
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	4313      	orrs	r3, r2
 800b734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	693a      	ldr	r2, [r7, #16]
 800b73a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	697a      	ldr	r2, [r7, #20]
 800b740:	621a      	str	r2, [r3, #32]
}
 800b742:	bf00      	nop
 800b744:	371c      	adds	r7, #28
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr

0800b74e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b74e:	b480      	push	{r7}
 800b750:	b087      	sub	sp, #28
 800b752:	af00      	add	r7, sp, #0
 800b754:	60f8      	str	r0, [r7, #12]
 800b756:	60b9      	str	r1, [r7, #8]
 800b758:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	6a1b      	ldr	r3, [r3, #32]
 800b75e:	f023 0210 	bic.w	r2, r3, #16
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	699b      	ldr	r3, [r3, #24]
 800b76a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	6a1b      	ldr	r3, [r3, #32]
 800b770:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b778:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	031b      	lsls	r3, r3, #12
 800b77e:	697a      	ldr	r2, [r7, #20]
 800b780:	4313      	orrs	r3, r2
 800b782:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b78a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	011b      	lsls	r3, r3, #4
 800b790:	693a      	ldr	r2, [r7, #16]
 800b792:	4313      	orrs	r3, r2
 800b794:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	697a      	ldr	r2, [r7, #20]
 800b79a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	693a      	ldr	r2, [r7, #16]
 800b7a0:	621a      	str	r2, [r3, #32]
}
 800b7a2:	bf00      	nop
 800b7a4:	371c      	adds	r7, #28
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr

0800b7ae <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b7ae:	b480      	push	{r7}
 800b7b0:	b085      	sub	sp, #20
 800b7b2:	af00      	add	r7, sp, #0
 800b7b4:	6078      	str	r0, [r7, #4]
 800b7b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800b7c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b7c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b7ca:	683a      	ldr	r2, [r7, #0]
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	f043 0307 	orr.w	r3, r3, #7
 800b7d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	609a      	str	r2, [r3, #8]
}
 800b7dc:	bf00      	nop
 800b7de:	3714      	adds	r7, #20
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr

0800b7e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b087      	sub	sp, #28
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	60f8      	str	r0, [r7, #12]
 800b7f0:	60b9      	str	r1, [r7, #8]
 800b7f2:	607a      	str	r2, [r7, #4]
 800b7f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	689b      	ldr	r3, [r3, #8]
 800b7fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b802:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	021a      	lsls	r2, r3, #8
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	431a      	orrs	r2, r3
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	4313      	orrs	r3, r2
 800b810:	697a      	ldr	r2, [r7, #20]
 800b812:	4313      	orrs	r3, r2
 800b814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	697a      	ldr	r2, [r7, #20]
 800b81a:	609a      	str	r2, [r3, #8]
}
 800b81c:	bf00      	nop
 800b81e:	371c      	adds	r7, #28
 800b820:	46bd      	mov	sp, r7
 800b822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b826:	4770      	bx	lr

0800b828 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b828:	b480      	push	{r7}
 800b82a:	b087      	sub	sp, #28
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	f003 031f 	and.w	r3, r3, #31
 800b83a:	2201      	movs	r2, #1
 800b83c:	fa02 f303 	lsl.w	r3, r2, r3
 800b840:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	6a1a      	ldr	r2, [r3, #32]
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	43db      	mvns	r3, r3
 800b84a:	401a      	ands	r2, r3
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	6a1a      	ldr	r2, [r3, #32]
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	f003 031f 	and.w	r3, r3, #31
 800b85a:	6879      	ldr	r1, [r7, #4]
 800b85c:	fa01 f303 	lsl.w	r3, r1, r3
 800b860:	431a      	orrs	r2, r3
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	621a      	str	r2, [r3, #32]
}
 800b866:	bf00      	nop
 800b868:	371c      	adds	r7, #28
 800b86a:	46bd      	mov	sp, r7
 800b86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b870:	4770      	bx	lr
	...

0800b874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b874:	b480      	push	{r7}
 800b876:	b085      	sub	sp, #20
 800b878:	af00      	add	r7, sp, #0
 800b87a:	6078      	str	r0, [r7, #4]
 800b87c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b884:	2b01      	cmp	r3, #1
 800b886:	d101      	bne.n	800b88c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b888:	2302      	movs	r3, #2
 800b88a:	e074      	b.n	800b976 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2201      	movs	r2, #1
 800b890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2202      	movs	r2, #2
 800b898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	685b      	ldr	r3, [r3, #4]
 800b8a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	689b      	ldr	r3, [r3, #8]
 800b8aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	4a34      	ldr	r2, [pc, #208]	; (800b984 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d009      	beq.n	800b8ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	4a33      	ldr	r2, [pc, #204]	; (800b988 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b8bc:	4293      	cmp	r3, r2
 800b8be:	d004      	beq.n	800b8ca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4a31      	ldr	r2, [pc, #196]	; (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b8c6:	4293      	cmp	r3, r2
 800b8c8:	d108      	bne.n	800b8dc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800b8d0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	68fa      	ldr	r2, [r7, #12]
 800b8d8:	4313      	orrs	r3, r2
 800b8da:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800b8e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b8e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b8e8:	683b      	ldr	r3, [r7, #0]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	68fa      	ldr	r2, [r7, #12]
 800b8ee:	4313      	orrs	r3, r2
 800b8f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	68fa      	ldr	r2, [r7, #12]
 800b8f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	4a21      	ldr	r2, [pc, #132]	; (800b984 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b900:	4293      	cmp	r3, r2
 800b902:	d022      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b90c:	d01d      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	4a1f      	ldr	r2, [pc, #124]	; (800b990 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b914:	4293      	cmp	r3, r2
 800b916:	d018      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	4a1d      	ldr	r2, [pc, #116]	; (800b994 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b91e:	4293      	cmp	r3, r2
 800b920:	d013      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	4a1c      	ldr	r2, [pc, #112]	; (800b998 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b928:	4293      	cmp	r3, r2
 800b92a:	d00e      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	4a15      	ldr	r2, [pc, #84]	; (800b988 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d009      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	4a18      	ldr	r2, [pc, #96]	; (800b99c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d004      	beq.n	800b94a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4a11      	ldr	r2, [pc, #68]	; (800b98c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d10c      	bne.n	800b964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b950:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	68ba      	ldr	r2, [r7, #8]
 800b958:	4313      	orrs	r3, r2
 800b95a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	68ba      	ldr	r2, [r7, #8]
 800b962:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2201      	movs	r2, #1
 800b968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2200      	movs	r2, #0
 800b970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b974:	2300      	movs	r3, #0
}
 800b976:	4618      	mov	r0, r3
 800b978:	3714      	adds	r7, #20
 800b97a:	46bd      	mov	sp, r7
 800b97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b980:	4770      	bx	lr
 800b982:	bf00      	nop
 800b984:	40012c00 	.word	0x40012c00
 800b988:	40013400 	.word	0x40013400
 800b98c:	40015000 	.word	0x40015000
 800b990:	40000400 	.word	0x40000400
 800b994:	40000800 	.word	0x40000800
 800b998:	40000c00 	.word	0x40000c00
 800b99c:	40014000 	.word	0x40014000

0800b9a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b9a0:	b480      	push	{r7}
 800b9a2:	b085      	sub	sp, #20
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	6078      	str	r0, [r7, #4]
 800b9a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b9b4:	2b01      	cmp	r3, #1
 800b9b6:	d101      	bne.n	800b9bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b9b8:	2302      	movs	r3, #2
 800b9ba:	e096      	b.n	800baea <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	68db      	ldr	r3, [r3, #12]
 800b9ce:	4313      	orrs	r3, r2
 800b9d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	689b      	ldr	r3, [r3, #8]
 800b9dc:	4313      	orrs	r3, r2
 800b9de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	685b      	ldr	r3, [r3, #4]
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	691b      	ldr	r3, [r3, #16]
 800ba06:	4313      	orrs	r3, r2
 800ba08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba0a:	68fb      	ldr	r3, [r7, #12]
 800ba0c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	695b      	ldr	r3, [r3, #20]
 800ba14:	4313      	orrs	r3, r2
 800ba16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ba22:	4313      	orrs	r3, r2
 800ba24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800ba2c:	683b      	ldr	r3, [r7, #0]
 800ba2e:	699b      	ldr	r3, [r3, #24]
 800ba30:	041b      	lsls	r3, r3, #16
 800ba32:	4313      	orrs	r3, r2
 800ba34:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	4a2f      	ldr	r2, [pc, #188]	; (800baf8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	d009      	beq.n	800ba54 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4a2d      	ldr	r2, [pc, #180]	; (800bafc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800ba46:	4293      	cmp	r3, r2
 800ba48:	d004      	beq.n	800ba54 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	4a2c      	ldr	r2, [pc, #176]	; (800bb00 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800ba50:	4293      	cmp	r3, r2
 800ba52:	d106      	bne.n	800ba62 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	69db      	ldr	r3, [r3, #28]
 800ba5e:	4313      	orrs	r3, r2
 800ba60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4a24      	ldr	r2, [pc, #144]	; (800baf8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800ba68:	4293      	cmp	r3, r2
 800ba6a:	d009      	beq.n	800ba80 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	4a22      	ldr	r2, [pc, #136]	; (800bafc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800ba72:	4293      	cmp	r3, r2
 800ba74:	d004      	beq.n	800ba80 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a21      	ldr	r2, [pc, #132]	; (800bb00 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800ba7c:	4293      	cmp	r3, r2
 800ba7e:	d12b      	bne.n	800bad8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba8a:	051b      	lsls	r3, r3, #20
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800ba96:	683b      	ldr	r3, [r7, #0]
 800ba98:	6a1b      	ldr	r3, [r3, #32]
 800ba9a:	4313      	orrs	r3, r2
 800ba9c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baa8:	4313      	orrs	r3, r2
 800baaa:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	4a11      	ldr	r2, [pc, #68]	; (800baf8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d009      	beq.n	800baca <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	4a10      	ldr	r2, [pc, #64]	; (800bafc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800babc:	4293      	cmp	r3, r2
 800babe:	d004      	beq.n	800baca <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	4a0e      	ldr	r2, [pc, #56]	; (800bb00 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800bac6:	4293      	cmp	r3, r2
 800bac8:	d106      	bne.n	800bad8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800bad0:	683b      	ldr	r3, [r7, #0]
 800bad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad4:	4313      	orrs	r3, r2
 800bad6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	681b      	ldr	r3, [r3, #0]
 800badc:	68fa      	ldr	r2, [r7, #12]
 800bade:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3714      	adds	r7, #20
 800baee:	46bd      	mov	sp, r7
 800baf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf4:	4770      	bx	lr
 800baf6:	bf00      	nop
 800baf8:	40012c00 	.word	0x40012c00
 800bafc:	40013400 	.word	0x40013400
 800bb00:	40015000 	.word	0x40015000

0800bb04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bb04:	b480      	push	{r7}
 800bb06:	b083      	sub	sp, #12
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bb0c:	bf00      	nop
 800bb0e:	370c      	adds	r7, #12
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr

0800bb18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b083      	sub	sp, #12
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bb20:	bf00      	nop
 800bb22:	370c      	adds	r7, #12
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b083      	sub	sp, #12
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800bb34:	bf00      	nop
 800bb36:	370c      	adds	r7, #12
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb3e:	4770      	bx	lr

0800bb40 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b083      	sub	sp, #12
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800bb48:	bf00      	nop
 800bb4a:	370c      	adds	r7, #12
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b083      	sub	sp, #12
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800bb5c:	bf00      	nop
 800bb5e:	370c      	adds	r7, #12
 800bb60:	46bd      	mov	sp, r7
 800bb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb66:	4770      	bx	lr

0800bb68 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b083      	sub	sp, #12
 800bb6c:	af00      	add	r7, sp, #0
 800bb6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800bb70:	bf00      	nop
 800bb72:	370c      	adds	r7, #12
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr

0800bb7c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b083      	sub	sp, #12
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800bb84:	bf00      	nop
 800bb86:	370c      	adds	r7, #12
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b082      	sub	sp, #8
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d101      	bne.n	800bba2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	e042      	b.n	800bc28 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d106      	bne.n	800bbba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	2200      	movs	r2, #0
 800bbb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bbb4:	6878      	ldr	r0, [r7, #4]
 800bbb6:	f7f9 fe47 	bl	8005848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2224      	movs	r2, #36	; 0x24
 800bbbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	681a      	ldr	r2, [r3, #0]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f022 0201 	bic.w	r2, r2, #1
 800bbd0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bbd2:	6878      	ldr	r0, [r7, #4]
 800bbd4:	f000 fb5c 	bl	800c290 <UART_SetConfig>
 800bbd8:	4603      	mov	r3, r0
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d101      	bne.n	800bbe2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800bbde:	2301      	movs	r3, #1
 800bbe0:	e022      	b.n	800bc28 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbe6:	2b00      	cmp	r3, #0
 800bbe8:	d002      	beq.n	800bbf0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 fe1a 	bl	800c824 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	685a      	ldr	r2, [r3, #4]
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bbfe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	689a      	ldr	r2, [r3, #8]
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bc0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	681a      	ldr	r2, [r3, #0]
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f042 0201 	orr.w	r2, r2, #1
 800bc1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bc20:	6878      	ldr	r0, [r7, #4]
 800bc22:	f000 fea1 	bl	800c968 <UART_CheckIdleState>
 800bc26:	4603      	mov	r3, r0
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3708      	adds	r7, #8
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}

0800bc30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b08a      	sub	sp, #40	; 0x28
 800bc34:	af02      	add	r7, sp, #8
 800bc36:	60f8      	str	r0, [r7, #12]
 800bc38:	60b9      	str	r1, [r7, #8]
 800bc3a:	603b      	str	r3, [r7, #0]
 800bc3c:	4613      	mov	r3, r2
 800bc3e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bc46:	2b20      	cmp	r3, #32
 800bc48:	f040 8083 	bne.w	800bd52 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d002      	beq.n	800bc58 <HAL_UART_Transmit+0x28>
 800bc52:	88fb      	ldrh	r3, [r7, #6]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d101      	bne.n	800bc5c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	e07b      	b.n	800bd54 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d101      	bne.n	800bc6a <HAL_UART_Transmit+0x3a>
 800bc66:	2302      	movs	r3, #2
 800bc68:	e074      	b.n	800bd54 <HAL_UART_Transmit+0x124>
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	2201      	movs	r2, #1
 800bc6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	2200      	movs	r2, #0
 800bc76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	2221      	movs	r2, #33	; 0x21
 800bc7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bc82:	f7f9 fedd 	bl	8005a40 <HAL_GetTick>
 800bc86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	88fa      	ldrh	r2, [r7, #6]
 800bc8c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	88fa      	ldrh	r2, [r7, #6]
 800bc94:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	689b      	ldr	r3, [r3, #8]
 800bc9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bca0:	d108      	bne.n	800bcb4 <HAL_UART_Transmit+0x84>
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	691b      	ldr	r3, [r3, #16]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d104      	bne.n	800bcb4 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	61bb      	str	r3, [r7, #24]
 800bcb2:	e003      	b.n	800bcbc <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bcb8:	2300      	movs	r3, #0
 800bcba:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800bcc4:	e02c      	b.n	800bd20 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bcc6:	683b      	ldr	r3, [r7, #0]
 800bcc8:	9300      	str	r3, [sp, #0]
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	2200      	movs	r2, #0
 800bcce:	2180      	movs	r1, #128	; 0x80
 800bcd0:	68f8      	ldr	r0, [r7, #12]
 800bcd2:	f000 fe94 	bl	800c9fe <UART_WaitOnFlagUntilTimeout>
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d001      	beq.n	800bce0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800bcdc:	2303      	movs	r3, #3
 800bcde:	e039      	b.n	800bd54 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800bce0:	69fb      	ldr	r3, [r7, #28]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d10b      	bne.n	800bcfe <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bce6:	69bb      	ldr	r3, [r7, #24]
 800bce8:	881b      	ldrh	r3, [r3, #0]
 800bcea:	461a      	mov	r2, r3
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bcf4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800bcf6:	69bb      	ldr	r3, [r7, #24]
 800bcf8:	3302      	adds	r3, #2
 800bcfa:	61bb      	str	r3, [r7, #24]
 800bcfc:	e007      	b.n	800bd0e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bcfe:	69fb      	ldr	r3, [r7, #28]
 800bd00:	781a      	ldrb	r2, [r3, #0]
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800bd08:	69fb      	ldr	r3, [r7, #28]
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	3b01      	subs	r3, #1
 800bd18:	b29a      	uxth	r2, r3
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d1cc      	bne.n	800bcc6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	9300      	str	r3, [sp, #0]
 800bd30:	697b      	ldr	r3, [r7, #20]
 800bd32:	2200      	movs	r2, #0
 800bd34:	2140      	movs	r1, #64	; 0x40
 800bd36:	68f8      	ldr	r0, [r7, #12]
 800bd38:	f000 fe61 	bl	800c9fe <UART_WaitOnFlagUntilTimeout>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d001      	beq.n	800bd46 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800bd42:	2303      	movs	r3, #3
 800bd44:	e006      	b.n	800bd54 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	2220      	movs	r2, #32
 800bd4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	e000      	b.n	800bd54 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800bd52:	2302      	movs	r3, #2
  }
}
 800bd54:	4618      	mov	r0, r3
 800bd56:	3720      	adds	r7, #32
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}

0800bd5c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd5c:	b580      	push	{r7, lr}
 800bd5e:	b084      	sub	sp, #16
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	60f8      	str	r0, [r7, #12]
 800bd64:	60b9      	str	r1, [r7, #8]
 800bd66:	4613      	mov	r3, r2
 800bd68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd70:	2b20      	cmp	r3, #32
 800bd72:	d131      	bne.n	800bdd8 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d002      	beq.n	800bd80 <HAL_UART_Receive_IT+0x24>
 800bd7a:	88fb      	ldrh	r3, [r7, #6]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d101      	bne.n	800bd84 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bd80:	2301      	movs	r3, #1
 800bd82:	e02a      	b.n	800bdda <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	d101      	bne.n	800bd92 <HAL_UART_Receive_IT+0x36>
 800bd8e:	2302      	movs	r3, #2
 800bd90:	e023      	b.n	800bdda <HAL_UART_Receive_IT+0x7e>
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	2201      	movs	r2, #1
 800bd96:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	4a0f      	ldr	r2, [pc, #60]	; (800bde4 <HAL_UART_Receive_IT+0x88>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d00e      	beq.n	800bdc8 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	685b      	ldr	r3, [r3, #4]
 800bdb0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d007      	beq.n	800bdc8 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	681a      	ldr	r2, [r3, #0]
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800bdc6:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bdc8:	88fb      	ldrh	r3, [r7, #6]
 800bdca:	461a      	mov	r2, r3
 800bdcc:	68b9      	ldr	r1, [r7, #8]
 800bdce:	68f8      	ldr	r0, [r7, #12]
 800bdd0:	f000 fe96 	bl	800cb00 <UART_Start_Receive_IT>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	e000      	b.n	800bdda <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800bdd8:	2302      	movs	r3, #2
  }
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3710      	adds	r7, #16
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bd80      	pop	{r7, pc}
 800bde2:	bf00      	nop
 800bde4:	40008000 	.word	0x40008000

0800bde8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b088      	sub	sp, #32
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	69db      	ldr	r3, [r3, #28]
 800bdf6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	689b      	ldr	r3, [r3, #8]
 800be06:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800be08:	69fa      	ldr	r2, [r7, #28]
 800be0a:	f640 030f 	movw	r3, #2063	; 0x80f
 800be0e:	4013      	ands	r3, r2
 800be10:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d118      	bne.n	800be4a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800be18:	69fb      	ldr	r3, [r7, #28]
 800be1a:	f003 0320 	and.w	r3, r3, #32
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d013      	beq.n	800be4a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	f003 0320 	and.w	r3, r3, #32
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d104      	bne.n	800be36 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be2c:	697b      	ldr	r3, [r7, #20]
 800be2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be32:	2b00      	cmp	r3, #0
 800be34:	d009      	beq.n	800be4a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	f000 81fb 	beq.w	800c236 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	4798      	blx	r3
      }
      return;
 800be48:	e1f5      	b.n	800c236 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800be4a:	693b      	ldr	r3, [r7, #16]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	f000 80ef 	beq.w	800c030 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800be52:	697a      	ldr	r2, [r7, #20]
 800be54:	4b73      	ldr	r3, [pc, #460]	; (800c024 <HAL_UART_IRQHandler+0x23c>)
 800be56:	4013      	ands	r3, r2
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d105      	bne.n	800be68 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800be5c:	69ba      	ldr	r2, [r7, #24]
 800be5e:	4b72      	ldr	r3, [pc, #456]	; (800c028 <HAL_UART_IRQHandler+0x240>)
 800be60:	4013      	ands	r3, r2
 800be62:	2b00      	cmp	r3, #0
 800be64:	f000 80e4 	beq.w	800c030 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800be68:	69fb      	ldr	r3, [r7, #28]
 800be6a:	f003 0301 	and.w	r3, r3, #1
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d010      	beq.n	800be94 <HAL_UART_IRQHandler+0xac>
 800be72:	69bb      	ldr	r3, [r7, #24]
 800be74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d00b      	beq.n	800be94 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	2201      	movs	r2, #1
 800be82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be8a:	f043 0201 	orr.w	r2, r3, #1
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	f003 0302 	and.w	r3, r3, #2
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d010      	beq.n	800bec0 <HAL_UART_IRQHandler+0xd8>
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	f003 0301 	and.w	r3, r3, #1
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d00b      	beq.n	800bec0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	2202      	movs	r2, #2
 800beae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800beb6:	f043 0204 	orr.w	r2, r3, #4
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bec0:	69fb      	ldr	r3, [r7, #28]
 800bec2:	f003 0304 	and.w	r3, r3, #4
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d010      	beq.n	800beec <HAL_UART_IRQHandler+0x104>
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	f003 0301 	and.w	r3, r3, #1
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d00b      	beq.n	800beec <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	2204      	movs	r2, #4
 800beda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bee2:	f043 0202 	orr.w	r2, r3, #2
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800beec:	69fb      	ldr	r3, [r7, #28]
 800beee:	f003 0308 	and.w	r3, r3, #8
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d015      	beq.n	800bf22 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	f003 0320 	and.w	r3, r3, #32
 800befc:	2b00      	cmp	r3, #0
 800befe:	d104      	bne.n	800bf0a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bf00:	697a      	ldr	r2, [r7, #20]
 800bf02:	4b48      	ldr	r3, [pc, #288]	; (800c024 <HAL_UART_IRQHandler+0x23c>)
 800bf04:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d00b      	beq.n	800bf22 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2208      	movs	r2, #8
 800bf10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf18:	f043 0208 	orr.w	r2, r3, #8
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d011      	beq.n	800bf50 <HAL_UART_IRQHandler+0x168>
 800bf2c:	69bb      	ldr	r3, [r7, #24]
 800bf2e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d00c      	beq.n	800bf50 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bf3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf46:	f043 0220 	orr.w	r2, r3, #32
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	f000 816f 	beq.w	800c23a <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bf5c:	69fb      	ldr	r3, [r7, #28]
 800bf5e:	f003 0320 	and.w	r3, r3, #32
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d011      	beq.n	800bf8a <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	f003 0320 	and.w	r3, r3, #32
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d104      	bne.n	800bf7a <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bf70:	697b      	ldr	r3, [r7, #20]
 800bf72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d007      	beq.n	800bf8a <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d003      	beq.n	800bf8a <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bf90:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	689b      	ldr	r3, [r3, #8]
 800bf98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf9c:	2b40      	cmp	r3, #64	; 0x40
 800bf9e:	d004      	beq.n	800bfaa <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d031      	beq.n	800c00e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bfaa:	6878      	ldr	r0, [r7, #4]
 800bfac:	f000 fe66 	bl	800cc7c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	689b      	ldr	r3, [r3, #8]
 800bfb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bfba:	2b40      	cmp	r3, #64	; 0x40
 800bfbc:	d123      	bne.n	800c006 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	689a      	ldr	r2, [r3, #8]
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bfcc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d013      	beq.n	800bffe <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bfda:	4a14      	ldr	r2, [pc, #80]	; (800c02c <HAL_UART_IRQHandler+0x244>)
 800bfdc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7fb fa78 	bl	80074d8 <HAL_DMA_Abort_IT>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d017      	beq.n	800c01e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bff4:	687a      	ldr	r2, [r7, #4]
 800bff6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800bff8:	4610      	mov	r0, r2
 800bffa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bffc:	e00f      	b.n	800c01e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 f930 	bl	800c264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c004:	e00b      	b.n	800c01e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 f92c 	bl	800c264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c00c:	e007      	b.n	800c01e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 f928 	bl	800c264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	2200      	movs	r2, #0
 800c018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800c01c:	e10d      	b.n	800c23a <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c01e:	bf00      	nop
    return;
 800c020:	e10b      	b.n	800c23a <HAL_UART_IRQHandler+0x452>
 800c022:	bf00      	nop
 800c024:	10000001 	.word	0x10000001
 800c028:	04000120 	.word	0x04000120
 800c02c:	0800cce1 	.word	0x0800cce1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c034:	2b01      	cmp	r3, #1
 800c036:	f040 80ab 	bne.w	800c190 <HAL_UART_IRQHandler+0x3a8>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c03a:	69fb      	ldr	r3, [r7, #28]
 800c03c:	f003 0310 	and.w	r3, r3, #16
 800c040:	2b00      	cmp	r3, #0
 800c042:	f000 80a5 	beq.w	800c190 <HAL_UART_IRQHandler+0x3a8>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c046:	69bb      	ldr	r3, [r7, #24]
 800c048:	f003 0310 	and.w	r3, r3, #16
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	f000 809f 	beq.w	800c190 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	2210      	movs	r2, #16
 800c058:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	689b      	ldr	r3, [r3, #8]
 800c060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c064:	2b40      	cmp	r3, #64	; 0x40
 800c066:	d155      	bne.n	800c114 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	685b      	ldr	r3, [r3, #4]
 800c070:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800c072:	893b      	ldrh	r3, [r7, #8]
 800c074:	2b00      	cmp	r3, #0
 800c076:	f000 80e2 	beq.w	800c23e <HAL_UART_IRQHandler+0x456>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c080:	893a      	ldrh	r2, [r7, #8]
 800c082:	429a      	cmp	r2, r3
 800c084:	f080 80db 	bcs.w	800c23e <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	893a      	ldrh	r2, [r7, #8]
 800c08c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	f003 0320 	and.w	r3, r3, #32
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d12b      	bne.n	800c0f8 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	681a      	ldr	r2, [r3, #0]
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c0ae:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	689a      	ldr	r2, [r3, #8]
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	f022 0201 	bic.w	r2, r2, #1
 800c0be:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	689a      	ldr	r2, [r3, #8]
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c0ce:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2220      	movs	r2, #32
 800c0d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	681a      	ldr	r2, [r3, #0]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	f022 0210 	bic.w	r2, r2, #16
 800c0ec:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f7fb f997 	bl	8007426 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c104:	b29b      	uxth	r3, r3
 800c106:	1ad3      	subs	r3, r2, r3
 800c108:	b29b      	uxth	r3, r3
 800c10a:	4619      	mov	r1, r3
 800c10c:	6878      	ldr	r0, [r7, #4]
 800c10e:	f000 f8b3 	bl	800c278 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c112:	e094      	b.n	800c23e <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c120:	b29b      	uxth	r3, r3
 800c122:	1ad3      	subs	r3, r2, r3
 800c124:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c12c:	b29b      	uxth	r3, r3
 800c12e:	2b00      	cmp	r3, #0
 800c130:	f000 8087 	beq.w	800c242 <HAL_UART_IRQHandler+0x45a>
          && (nb_rx_data > 0U))
 800c134:	897b      	ldrh	r3, [r7, #10]
 800c136:	2b00      	cmp	r3, #0
 800c138:	f000 8083 	beq.w	800c242 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	681a      	ldr	r2, [r3, #0]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c14a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	689b      	ldr	r3, [r3, #8]
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	6812      	ldr	r2, [r2, #0]
 800c156:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c15a:	f023 0301 	bic.w	r3, r3, #1
 800c15e:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	2220      	movs	r2, #32
 800c164:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	2200      	movs	r2, #0
 800c16c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2200      	movs	r2, #0
 800c172:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	681a      	ldr	r2, [r3, #0]
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	f022 0210 	bic.w	r2, r2, #16
 800c182:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c184:	897b      	ldrh	r3, [r7, #10]
 800c186:	4619      	mov	r1, r3
 800c188:	6878      	ldr	r0, [r7, #4]
 800c18a:	f000 f875 	bl	800c278 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c18e:	e058      	b.n	800c242 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c196:	2b00      	cmp	r3, #0
 800c198:	d00d      	beq.n	800c1b6 <HAL_UART_IRQHandler+0x3ce>
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d008      	beq.n	800c1b6 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c1ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c1ae:	6878      	ldr	r0, [r7, #4]
 800c1b0:	f001 f8a2 	bl	800d2f8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c1b4:	e048      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c1b6:	69fb      	ldr	r3, [r7, #28]
 800c1b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d012      	beq.n	800c1e6 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d104      	bne.n	800c1d4 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c1ca:	697b      	ldr	r3, [r7, #20]
 800c1cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d008      	beq.n	800c1e6 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d034      	beq.n	800c246 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c1e0:	6878      	ldr	r0, [r7, #4]
 800c1e2:	4798      	blx	r3
    }
    return;
 800c1e4:	e02f      	b.n	800c246 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c1e6:	69fb      	ldr	r3, [r7, #28]
 800c1e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d008      	beq.n	800c202 <HAL_UART_IRQHandler+0x41a>
 800c1f0:	69bb      	ldr	r3, [r7, #24]
 800c1f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d003      	beq.n	800c202 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f000 fd86 	bl	800cd0c <UART_EndTransmit_IT>
    return;
 800c200:	e022      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c202:	69fb      	ldr	r3, [r7, #28]
 800c204:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d008      	beq.n	800c21e <HAL_UART_IRQHandler+0x436>
 800c20c:	69bb      	ldr	r3, [r7, #24]
 800c20e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c212:	2b00      	cmp	r3, #0
 800c214:	d003      	beq.n	800c21e <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f001 f882 	bl	800d320 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c21c:	e014      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c21e:	69fb      	ldr	r3, [r7, #28]
 800c220:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c224:	2b00      	cmp	r3, #0
 800c226:	d00f      	beq.n	800c248 <HAL_UART_IRQHandler+0x460>
 800c228:	69bb      	ldr	r3, [r7, #24]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	da0c      	bge.n	800c248 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f001 f86c 	bl	800d30c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c234:	e008      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
      return;
 800c236:	bf00      	nop
 800c238:	e006      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
    return;
 800c23a:	bf00      	nop
 800c23c:	e004      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
      return;
 800c23e:	bf00      	nop
 800c240:	e002      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
      return;
 800c242:	bf00      	nop
 800c244:	e000      	b.n	800c248 <HAL_UART_IRQHandler+0x460>
    return;
 800c246:	bf00      	nop
  }
}
 800c248:	3720      	adds	r7, #32
 800c24a:	46bd      	mov	sp, r7
 800c24c:	bd80      	pop	{r7, pc}
 800c24e:	bf00      	nop

0800c250 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c250:	b480      	push	{r7}
 800c252:	b083      	sub	sp, #12
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c258:	bf00      	nop
 800c25a:	370c      	adds	r7, #12
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr

0800c264 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c26c:	bf00      	nop
 800c26e:	370c      	adds	r7, #12
 800c270:	46bd      	mov	sp, r7
 800c272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c276:	4770      	bx	lr

0800c278 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c278:	b480      	push	{r7}
 800c27a:	b083      	sub	sp, #12
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
 800c280:	460b      	mov	r3, r1
 800c282:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c284:	bf00      	nop
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr

0800c290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c290:	b5b0      	push	{r4, r5, r7, lr}
 800c292:	b088      	sub	sp, #32
 800c294:	af00      	add	r7, sp, #0
 800c296:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c298:	2300      	movs	r3, #0
 800c29a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	689a      	ldr	r2, [r3, #8]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	691b      	ldr	r3, [r3, #16]
 800c2a4:	431a      	orrs	r2, r3
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	695b      	ldr	r3, [r3, #20]
 800c2aa:	431a      	orrs	r2, r3
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	69db      	ldr	r3, [r3, #28]
 800c2b0:	4313      	orrs	r3, r2
 800c2b2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	681a      	ldr	r2, [r3, #0]
 800c2ba:	4bb1      	ldr	r3, [pc, #708]	; (800c580 <UART_SetConfig+0x2f0>)
 800c2bc:	4013      	ands	r3, r2
 800c2be:	687a      	ldr	r2, [r7, #4]
 800c2c0:	6812      	ldr	r2, [r2, #0]
 800c2c2:	69f9      	ldr	r1, [r7, #28]
 800c2c4:	430b      	orrs	r3, r1
 800c2c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	685b      	ldr	r3, [r3, #4]
 800c2ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	68da      	ldr	r2, [r3, #12]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	430a      	orrs	r2, r1
 800c2dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	699b      	ldr	r3, [r3, #24]
 800c2e2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	4aa6      	ldr	r2, [pc, #664]	; (800c584 <UART_SetConfig+0x2f4>)
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d004      	beq.n	800c2f8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6a1b      	ldr	r3, [r3, #32]
 800c2f2:	69fa      	ldr	r2, [r7, #28]
 800c2f4:	4313      	orrs	r3, r2
 800c2f6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	689b      	ldr	r3, [r3, #8]
 800c2fe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c302:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c306:	687a      	ldr	r2, [r7, #4]
 800c308:	6812      	ldr	r2, [r2, #0]
 800c30a:	69f9      	ldr	r1, [r7, #28]
 800c30c:	430b      	orrs	r3, r1
 800c30e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c316:	f023 010f 	bic.w	r1, r3, #15
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	430a      	orrs	r2, r1
 800c324:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	4a97      	ldr	r2, [pc, #604]	; (800c588 <UART_SetConfig+0x2f8>)
 800c32c:	4293      	cmp	r3, r2
 800c32e:	d120      	bne.n	800c372 <UART_SetConfig+0xe2>
 800c330:	4b96      	ldr	r3, [pc, #600]	; (800c58c <UART_SetConfig+0x2fc>)
 800c332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c336:	f003 0303 	and.w	r3, r3, #3
 800c33a:	2b03      	cmp	r3, #3
 800c33c:	d816      	bhi.n	800c36c <UART_SetConfig+0xdc>
 800c33e:	a201      	add	r2, pc, #4	; (adr r2, 800c344 <UART_SetConfig+0xb4>)
 800c340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c344:	0800c355 	.word	0x0800c355
 800c348:	0800c361 	.word	0x0800c361
 800c34c:	0800c35b 	.word	0x0800c35b
 800c350:	0800c367 	.word	0x0800c367
 800c354:	2301      	movs	r3, #1
 800c356:	76fb      	strb	r3, [r7, #27]
 800c358:	e0e7      	b.n	800c52a <UART_SetConfig+0x29a>
 800c35a:	2302      	movs	r3, #2
 800c35c:	76fb      	strb	r3, [r7, #27]
 800c35e:	e0e4      	b.n	800c52a <UART_SetConfig+0x29a>
 800c360:	2304      	movs	r3, #4
 800c362:	76fb      	strb	r3, [r7, #27]
 800c364:	e0e1      	b.n	800c52a <UART_SetConfig+0x29a>
 800c366:	2308      	movs	r3, #8
 800c368:	76fb      	strb	r3, [r7, #27]
 800c36a:	e0de      	b.n	800c52a <UART_SetConfig+0x29a>
 800c36c:	2310      	movs	r3, #16
 800c36e:	76fb      	strb	r3, [r7, #27]
 800c370:	e0db      	b.n	800c52a <UART_SetConfig+0x29a>
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	4a86      	ldr	r2, [pc, #536]	; (800c590 <UART_SetConfig+0x300>)
 800c378:	4293      	cmp	r3, r2
 800c37a:	d132      	bne.n	800c3e2 <UART_SetConfig+0x152>
 800c37c:	4b83      	ldr	r3, [pc, #524]	; (800c58c <UART_SetConfig+0x2fc>)
 800c37e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c382:	f003 030c 	and.w	r3, r3, #12
 800c386:	2b0c      	cmp	r3, #12
 800c388:	d828      	bhi.n	800c3dc <UART_SetConfig+0x14c>
 800c38a:	a201      	add	r2, pc, #4	; (adr r2, 800c390 <UART_SetConfig+0x100>)
 800c38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c390:	0800c3c5 	.word	0x0800c3c5
 800c394:	0800c3dd 	.word	0x0800c3dd
 800c398:	0800c3dd 	.word	0x0800c3dd
 800c39c:	0800c3dd 	.word	0x0800c3dd
 800c3a0:	0800c3d1 	.word	0x0800c3d1
 800c3a4:	0800c3dd 	.word	0x0800c3dd
 800c3a8:	0800c3dd 	.word	0x0800c3dd
 800c3ac:	0800c3dd 	.word	0x0800c3dd
 800c3b0:	0800c3cb 	.word	0x0800c3cb
 800c3b4:	0800c3dd 	.word	0x0800c3dd
 800c3b8:	0800c3dd 	.word	0x0800c3dd
 800c3bc:	0800c3dd 	.word	0x0800c3dd
 800c3c0:	0800c3d7 	.word	0x0800c3d7
 800c3c4:	2300      	movs	r3, #0
 800c3c6:	76fb      	strb	r3, [r7, #27]
 800c3c8:	e0af      	b.n	800c52a <UART_SetConfig+0x29a>
 800c3ca:	2302      	movs	r3, #2
 800c3cc:	76fb      	strb	r3, [r7, #27]
 800c3ce:	e0ac      	b.n	800c52a <UART_SetConfig+0x29a>
 800c3d0:	2304      	movs	r3, #4
 800c3d2:	76fb      	strb	r3, [r7, #27]
 800c3d4:	e0a9      	b.n	800c52a <UART_SetConfig+0x29a>
 800c3d6:	2308      	movs	r3, #8
 800c3d8:	76fb      	strb	r3, [r7, #27]
 800c3da:	e0a6      	b.n	800c52a <UART_SetConfig+0x29a>
 800c3dc:	2310      	movs	r3, #16
 800c3de:	76fb      	strb	r3, [r7, #27]
 800c3e0:	e0a3      	b.n	800c52a <UART_SetConfig+0x29a>
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	4a6b      	ldr	r2, [pc, #428]	; (800c594 <UART_SetConfig+0x304>)
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	d120      	bne.n	800c42e <UART_SetConfig+0x19e>
 800c3ec:	4b67      	ldr	r3, [pc, #412]	; (800c58c <UART_SetConfig+0x2fc>)
 800c3ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3f2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800c3f6:	2b30      	cmp	r3, #48	; 0x30
 800c3f8:	d013      	beq.n	800c422 <UART_SetConfig+0x192>
 800c3fa:	2b30      	cmp	r3, #48	; 0x30
 800c3fc:	d814      	bhi.n	800c428 <UART_SetConfig+0x198>
 800c3fe:	2b20      	cmp	r3, #32
 800c400:	d009      	beq.n	800c416 <UART_SetConfig+0x186>
 800c402:	2b20      	cmp	r3, #32
 800c404:	d810      	bhi.n	800c428 <UART_SetConfig+0x198>
 800c406:	2b00      	cmp	r3, #0
 800c408:	d002      	beq.n	800c410 <UART_SetConfig+0x180>
 800c40a:	2b10      	cmp	r3, #16
 800c40c:	d006      	beq.n	800c41c <UART_SetConfig+0x18c>
 800c40e:	e00b      	b.n	800c428 <UART_SetConfig+0x198>
 800c410:	2300      	movs	r3, #0
 800c412:	76fb      	strb	r3, [r7, #27]
 800c414:	e089      	b.n	800c52a <UART_SetConfig+0x29a>
 800c416:	2302      	movs	r3, #2
 800c418:	76fb      	strb	r3, [r7, #27]
 800c41a:	e086      	b.n	800c52a <UART_SetConfig+0x29a>
 800c41c:	2304      	movs	r3, #4
 800c41e:	76fb      	strb	r3, [r7, #27]
 800c420:	e083      	b.n	800c52a <UART_SetConfig+0x29a>
 800c422:	2308      	movs	r3, #8
 800c424:	76fb      	strb	r3, [r7, #27]
 800c426:	e080      	b.n	800c52a <UART_SetConfig+0x29a>
 800c428:	2310      	movs	r3, #16
 800c42a:	76fb      	strb	r3, [r7, #27]
 800c42c:	e07d      	b.n	800c52a <UART_SetConfig+0x29a>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	4a59      	ldr	r2, [pc, #356]	; (800c598 <UART_SetConfig+0x308>)
 800c434:	4293      	cmp	r3, r2
 800c436:	d120      	bne.n	800c47a <UART_SetConfig+0x1ea>
 800c438:	4b54      	ldr	r3, [pc, #336]	; (800c58c <UART_SetConfig+0x2fc>)
 800c43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c43e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800c442:	2bc0      	cmp	r3, #192	; 0xc0
 800c444:	d013      	beq.n	800c46e <UART_SetConfig+0x1de>
 800c446:	2bc0      	cmp	r3, #192	; 0xc0
 800c448:	d814      	bhi.n	800c474 <UART_SetConfig+0x1e4>
 800c44a:	2b80      	cmp	r3, #128	; 0x80
 800c44c:	d009      	beq.n	800c462 <UART_SetConfig+0x1d2>
 800c44e:	2b80      	cmp	r3, #128	; 0x80
 800c450:	d810      	bhi.n	800c474 <UART_SetConfig+0x1e4>
 800c452:	2b00      	cmp	r3, #0
 800c454:	d002      	beq.n	800c45c <UART_SetConfig+0x1cc>
 800c456:	2b40      	cmp	r3, #64	; 0x40
 800c458:	d006      	beq.n	800c468 <UART_SetConfig+0x1d8>
 800c45a:	e00b      	b.n	800c474 <UART_SetConfig+0x1e4>
 800c45c:	2300      	movs	r3, #0
 800c45e:	76fb      	strb	r3, [r7, #27]
 800c460:	e063      	b.n	800c52a <UART_SetConfig+0x29a>
 800c462:	2302      	movs	r3, #2
 800c464:	76fb      	strb	r3, [r7, #27]
 800c466:	e060      	b.n	800c52a <UART_SetConfig+0x29a>
 800c468:	2304      	movs	r3, #4
 800c46a:	76fb      	strb	r3, [r7, #27]
 800c46c:	e05d      	b.n	800c52a <UART_SetConfig+0x29a>
 800c46e:	2308      	movs	r3, #8
 800c470:	76fb      	strb	r3, [r7, #27]
 800c472:	e05a      	b.n	800c52a <UART_SetConfig+0x29a>
 800c474:	2310      	movs	r3, #16
 800c476:	76fb      	strb	r3, [r7, #27]
 800c478:	e057      	b.n	800c52a <UART_SetConfig+0x29a>
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	4a47      	ldr	r2, [pc, #284]	; (800c59c <UART_SetConfig+0x30c>)
 800c480:	4293      	cmp	r3, r2
 800c482:	d125      	bne.n	800c4d0 <UART_SetConfig+0x240>
 800c484:	4b41      	ldr	r3, [pc, #260]	; (800c58c <UART_SetConfig+0x2fc>)
 800c486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c48a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c48e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c492:	d017      	beq.n	800c4c4 <UART_SetConfig+0x234>
 800c494:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c498:	d817      	bhi.n	800c4ca <UART_SetConfig+0x23a>
 800c49a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c49e:	d00b      	beq.n	800c4b8 <UART_SetConfig+0x228>
 800c4a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4a4:	d811      	bhi.n	800c4ca <UART_SetConfig+0x23a>
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d003      	beq.n	800c4b2 <UART_SetConfig+0x222>
 800c4aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4ae:	d006      	beq.n	800c4be <UART_SetConfig+0x22e>
 800c4b0:	e00b      	b.n	800c4ca <UART_SetConfig+0x23a>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	76fb      	strb	r3, [r7, #27]
 800c4b6:	e038      	b.n	800c52a <UART_SetConfig+0x29a>
 800c4b8:	2302      	movs	r3, #2
 800c4ba:	76fb      	strb	r3, [r7, #27]
 800c4bc:	e035      	b.n	800c52a <UART_SetConfig+0x29a>
 800c4be:	2304      	movs	r3, #4
 800c4c0:	76fb      	strb	r3, [r7, #27]
 800c4c2:	e032      	b.n	800c52a <UART_SetConfig+0x29a>
 800c4c4:	2308      	movs	r3, #8
 800c4c6:	76fb      	strb	r3, [r7, #27]
 800c4c8:	e02f      	b.n	800c52a <UART_SetConfig+0x29a>
 800c4ca:	2310      	movs	r3, #16
 800c4cc:	76fb      	strb	r3, [r7, #27]
 800c4ce:	e02c      	b.n	800c52a <UART_SetConfig+0x29a>
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	4a2b      	ldr	r2, [pc, #172]	; (800c584 <UART_SetConfig+0x2f4>)
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	d125      	bne.n	800c526 <UART_SetConfig+0x296>
 800c4da:	4b2c      	ldr	r3, [pc, #176]	; (800c58c <UART_SetConfig+0x2fc>)
 800c4dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c4e4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c4e8:	d017      	beq.n	800c51a <UART_SetConfig+0x28a>
 800c4ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c4ee:	d817      	bhi.n	800c520 <UART_SetConfig+0x290>
 800c4f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4f4:	d00b      	beq.n	800c50e <UART_SetConfig+0x27e>
 800c4f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c4fa:	d811      	bhi.n	800c520 <UART_SetConfig+0x290>
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d003      	beq.n	800c508 <UART_SetConfig+0x278>
 800c500:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c504:	d006      	beq.n	800c514 <UART_SetConfig+0x284>
 800c506:	e00b      	b.n	800c520 <UART_SetConfig+0x290>
 800c508:	2300      	movs	r3, #0
 800c50a:	76fb      	strb	r3, [r7, #27]
 800c50c:	e00d      	b.n	800c52a <UART_SetConfig+0x29a>
 800c50e:	2302      	movs	r3, #2
 800c510:	76fb      	strb	r3, [r7, #27]
 800c512:	e00a      	b.n	800c52a <UART_SetConfig+0x29a>
 800c514:	2304      	movs	r3, #4
 800c516:	76fb      	strb	r3, [r7, #27]
 800c518:	e007      	b.n	800c52a <UART_SetConfig+0x29a>
 800c51a:	2308      	movs	r3, #8
 800c51c:	76fb      	strb	r3, [r7, #27]
 800c51e:	e004      	b.n	800c52a <UART_SetConfig+0x29a>
 800c520:	2310      	movs	r3, #16
 800c522:	76fb      	strb	r3, [r7, #27]
 800c524:	e001      	b.n	800c52a <UART_SetConfig+0x29a>
 800c526:	2310      	movs	r3, #16
 800c528:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4a15      	ldr	r2, [pc, #84]	; (800c584 <UART_SetConfig+0x2f4>)
 800c530:	4293      	cmp	r3, r2
 800c532:	f040 809f 	bne.w	800c674 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c536:	7efb      	ldrb	r3, [r7, #27]
 800c538:	2b08      	cmp	r3, #8
 800c53a:	d837      	bhi.n	800c5ac <UART_SetConfig+0x31c>
 800c53c:	a201      	add	r2, pc, #4	; (adr r2, 800c544 <UART_SetConfig+0x2b4>)
 800c53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c542:	bf00      	nop
 800c544:	0800c569 	.word	0x0800c569
 800c548:	0800c5ad 	.word	0x0800c5ad
 800c54c:	0800c571 	.word	0x0800c571
 800c550:	0800c5ad 	.word	0x0800c5ad
 800c554:	0800c577 	.word	0x0800c577
 800c558:	0800c5ad 	.word	0x0800c5ad
 800c55c:	0800c5ad 	.word	0x0800c5ad
 800c560:	0800c5ad 	.word	0x0800c5ad
 800c564:	0800c5a5 	.word	0x0800c5a5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c568:	f7fc fffc 	bl	8009564 <HAL_RCC_GetPCLK1Freq>
 800c56c:	6178      	str	r0, [r7, #20]
        break;
 800c56e:	e022      	b.n	800c5b6 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c570:	4b0b      	ldr	r3, [pc, #44]	; (800c5a0 <UART_SetConfig+0x310>)
 800c572:	617b      	str	r3, [r7, #20]
        break;
 800c574:	e01f      	b.n	800c5b6 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c576:	f7fc ff87 	bl	8009488 <HAL_RCC_GetSysClockFreq>
 800c57a:	6178      	str	r0, [r7, #20]
        break;
 800c57c:	e01b      	b.n	800c5b6 <UART_SetConfig+0x326>
 800c57e:	bf00      	nop
 800c580:	cfff69f3 	.word	0xcfff69f3
 800c584:	40008000 	.word	0x40008000
 800c588:	40013800 	.word	0x40013800
 800c58c:	40021000 	.word	0x40021000
 800c590:	40004400 	.word	0x40004400
 800c594:	40004800 	.word	0x40004800
 800c598:	40004c00 	.word	0x40004c00
 800c59c:	40005000 	.word	0x40005000
 800c5a0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c5a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c5a8:	617b      	str	r3, [r7, #20]
        break;
 800c5aa:	e004      	b.n	800c5b6 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c5b0:	2301      	movs	r3, #1
 800c5b2:	76bb      	strb	r3, [r7, #26]
        break;
 800c5b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c5b6:	697b      	ldr	r3, [r7, #20]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	f000 811b 	beq.w	800c7f4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5c2:	4a96      	ldr	r2, [pc, #600]	; (800c81c <UART_SetConfig+0x58c>)
 800c5c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c5d0:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	685a      	ldr	r2, [r3, #4]
 800c5d6:	4613      	mov	r3, r2
 800c5d8:	005b      	lsls	r3, r3, #1
 800c5da:	4413      	add	r3, r2
 800c5dc:	68ba      	ldr	r2, [r7, #8]
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d305      	bcc.n	800c5ee <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	685b      	ldr	r3, [r3, #4]
 800c5e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c5e8:	68ba      	ldr	r2, [r7, #8]
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d902      	bls.n	800c5f4 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	76bb      	strb	r3, [r7, #26]
 800c5f2:	e0ff      	b.n	800c7f4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f04f 0100 	mov.w	r1, #0
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c600:	4a86      	ldr	r2, [pc, #536]	; (800c81c <UART_SetConfig+0x58c>)
 800c602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c606:	b29a      	uxth	r2, r3
 800c608:	f04f 0300 	mov.w	r3, #0
 800c60c:	f7f4 fb64 	bl	8000cd8 <__aeabi_uldivmod>
 800c610:	4602      	mov	r2, r0
 800c612:	460b      	mov	r3, r1
 800c614:	4610      	mov	r0, r2
 800c616:	4619      	mov	r1, r3
 800c618:	f04f 0200 	mov.w	r2, #0
 800c61c:	f04f 0300 	mov.w	r3, #0
 800c620:	020b      	lsls	r3, r1, #8
 800c622:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c626:	0202      	lsls	r2, r0, #8
 800c628:	6879      	ldr	r1, [r7, #4]
 800c62a:	6849      	ldr	r1, [r1, #4]
 800c62c:	0849      	lsrs	r1, r1, #1
 800c62e:	4608      	mov	r0, r1
 800c630:	f04f 0100 	mov.w	r1, #0
 800c634:	1814      	adds	r4, r2, r0
 800c636:	eb43 0501 	adc.w	r5, r3, r1
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	685b      	ldr	r3, [r3, #4]
 800c63e:	461a      	mov	r2, r3
 800c640:	f04f 0300 	mov.w	r3, #0
 800c644:	4620      	mov	r0, r4
 800c646:	4629      	mov	r1, r5
 800c648:	f7f4 fb46 	bl	8000cd8 <__aeabi_uldivmod>
 800c64c:	4602      	mov	r2, r0
 800c64e:	460b      	mov	r3, r1
 800c650:	4613      	mov	r3, r2
 800c652:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c654:	693b      	ldr	r3, [r7, #16]
 800c656:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c65a:	d308      	bcc.n	800c66e <UART_SetConfig+0x3de>
 800c65c:	693b      	ldr	r3, [r7, #16]
 800c65e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c662:	d204      	bcs.n	800c66e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	693a      	ldr	r2, [r7, #16]
 800c66a:	60da      	str	r2, [r3, #12]
 800c66c:	e0c2      	b.n	800c7f4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800c66e:	2301      	movs	r3, #1
 800c670:	76bb      	strb	r3, [r7, #26]
 800c672:	e0bf      	b.n	800c7f4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	69db      	ldr	r3, [r3, #28]
 800c678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c67c:	d165      	bne.n	800c74a <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800c67e:	7efb      	ldrb	r3, [r7, #27]
 800c680:	2b08      	cmp	r3, #8
 800c682:	d828      	bhi.n	800c6d6 <UART_SetConfig+0x446>
 800c684:	a201      	add	r2, pc, #4	; (adr r2, 800c68c <UART_SetConfig+0x3fc>)
 800c686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c68a:	bf00      	nop
 800c68c:	0800c6b1 	.word	0x0800c6b1
 800c690:	0800c6b9 	.word	0x0800c6b9
 800c694:	0800c6c1 	.word	0x0800c6c1
 800c698:	0800c6d7 	.word	0x0800c6d7
 800c69c:	0800c6c7 	.word	0x0800c6c7
 800c6a0:	0800c6d7 	.word	0x0800c6d7
 800c6a4:	0800c6d7 	.word	0x0800c6d7
 800c6a8:	0800c6d7 	.word	0x0800c6d7
 800c6ac:	0800c6cf 	.word	0x0800c6cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c6b0:	f7fc ff58 	bl	8009564 <HAL_RCC_GetPCLK1Freq>
 800c6b4:	6178      	str	r0, [r7, #20]
        break;
 800c6b6:	e013      	b.n	800c6e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c6b8:	f7fc ff6a 	bl	8009590 <HAL_RCC_GetPCLK2Freq>
 800c6bc:	6178      	str	r0, [r7, #20]
        break;
 800c6be:	e00f      	b.n	800c6e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c6c0:	4b57      	ldr	r3, [pc, #348]	; (800c820 <UART_SetConfig+0x590>)
 800c6c2:	617b      	str	r3, [r7, #20]
        break;
 800c6c4:	e00c      	b.n	800c6e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c6c6:	f7fc fedf 	bl	8009488 <HAL_RCC_GetSysClockFreq>
 800c6ca:	6178      	str	r0, [r7, #20]
        break;
 800c6cc:	e008      	b.n	800c6e0 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c6ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c6d2:	617b      	str	r3, [r7, #20]
        break;
 800c6d4:	e004      	b.n	800c6e0 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c6da:	2301      	movs	r3, #1
 800c6dc:	76bb      	strb	r3, [r7, #26]
        break;
 800c6de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	f000 8086 	beq.w	800c7f4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6ec:	4a4b      	ldr	r2, [pc, #300]	; (800c81c <UART_SetConfig+0x58c>)
 800c6ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6f2:	461a      	mov	r2, r3
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6fa:	005a      	lsls	r2, r3, #1
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	685b      	ldr	r3, [r3, #4]
 800c700:	085b      	lsrs	r3, r3, #1
 800c702:	441a      	add	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	fbb2 f3f3 	udiv	r3, r2, r3
 800c70c:	b29b      	uxth	r3, r3
 800c70e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c710:	693b      	ldr	r3, [r7, #16]
 800c712:	2b0f      	cmp	r3, #15
 800c714:	d916      	bls.n	800c744 <UART_SetConfig+0x4b4>
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c71c:	d212      	bcs.n	800c744 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	b29b      	uxth	r3, r3
 800c722:	f023 030f 	bic.w	r3, r3, #15
 800c726:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	085b      	lsrs	r3, r3, #1
 800c72c:	b29b      	uxth	r3, r3
 800c72e:	f003 0307 	and.w	r3, r3, #7
 800c732:	b29a      	uxth	r2, r3
 800c734:	89fb      	ldrh	r3, [r7, #14]
 800c736:	4313      	orrs	r3, r2
 800c738:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	89fa      	ldrh	r2, [r7, #14]
 800c740:	60da      	str	r2, [r3, #12]
 800c742:	e057      	b.n	800c7f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c744:	2301      	movs	r3, #1
 800c746:	76bb      	strb	r3, [r7, #26]
 800c748:	e054      	b.n	800c7f4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c74a:	7efb      	ldrb	r3, [r7, #27]
 800c74c:	2b08      	cmp	r3, #8
 800c74e:	d828      	bhi.n	800c7a2 <UART_SetConfig+0x512>
 800c750:	a201      	add	r2, pc, #4	; (adr r2, 800c758 <UART_SetConfig+0x4c8>)
 800c752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c756:	bf00      	nop
 800c758:	0800c77d 	.word	0x0800c77d
 800c75c:	0800c785 	.word	0x0800c785
 800c760:	0800c78d 	.word	0x0800c78d
 800c764:	0800c7a3 	.word	0x0800c7a3
 800c768:	0800c793 	.word	0x0800c793
 800c76c:	0800c7a3 	.word	0x0800c7a3
 800c770:	0800c7a3 	.word	0x0800c7a3
 800c774:	0800c7a3 	.word	0x0800c7a3
 800c778:	0800c79b 	.word	0x0800c79b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c77c:	f7fc fef2 	bl	8009564 <HAL_RCC_GetPCLK1Freq>
 800c780:	6178      	str	r0, [r7, #20]
        break;
 800c782:	e013      	b.n	800c7ac <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c784:	f7fc ff04 	bl	8009590 <HAL_RCC_GetPCLK2Freq>
 800c788:	6178      	str	r0, [r7, #20]
        break;
 800c78a:	e00f      	b.n	800c7ac <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c78c:	4b24      	ldr	r3, [pc, #144]	; (800c820 <UART_SetConfig+0x590>)
 800c78e:	617b      	str	r3, [r7, #20]
        break;
 800c790:	e00c      	b.n	800c7ac <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c792:	f7fc fe79 	bl	8009488 <HAL_RCC_GetSysClockFreq>
 800c796:	6178      	str	r0, [r7, #20]
        break;
 800c798:	e008      	b.n	800c7ac <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c79a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c79e:	617b      	str	r3, [r7, #20]
        break;
 800c7a0:	e004      	b.n	800c7ac <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	76bb      	strb	r3, [r7, #26]
        break;
 800c7aa:	bf00      	nop
    }

    if (pclk != 0U)
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d020      	beq.n	800c7f4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7b6:	4a19      	ldr	r2, [pc, #100]	; (800c81c <UART_SetConfig+0x58c>)
 800c7b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c7bc:	461a      	mov	r2, r3
 800c7be:	697b      	ldr	r3, [r7, #20]
 800c7c0:	fbb3 f2f2 	udiv	r2, r3, r2
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	685b      	ldr	r3, [r3, #4]
 800c7c8:	085b      	lsrs	r3, r3, #1
 800c7ca:	441a      	add	r2, r3
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	685b      	ldr	r3, [r3, #4]
 800c7d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c7d4:	b29b      	uxth	r3, r3
 800c7d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	2b0f      	cmp	r3, #15
 800c7dc:	d908      	bls.n	800c7f0 <UART_SetConfig+0x560>
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c7e4:	d204      	bcs.n	800c7f0 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	693a      	ldr	r2, [r7, #16]
 800c7ec:	60da      	str	r2, [r3, #12]
 800c7ee:	e001      	b.n	800c7f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2201      	movs	r2, #1
 800c7f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	2201      	movs	r2, #1
 800c800:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2200      	movs	r2, #0
 800c808:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2200      	movs	r2, #0
 800c80e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800c810:	7ebb      	ldrb	r3, [r7, #26]
}
 800c812:	4618      	mov	r0, r3
 800c814:	3720      	adds	r7, #32
 800c816:	46bd      	mov	sp, r7
 800c818:	bdb0      	pop	{r4, r5, r7, pc}
 800c81a:	bf00      	nop
 800c81c:	08012e30 	.word	0x08012e30
 800c820:	00f42400 	.word	0x00f42400

0800c824 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c824:	b480      	push	{r7}
 800c826:	b083      	sub	sp, #12
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c830:	f003 0301 	and.w	r3, r3, #1
 800c834:	2b00      	cmp	r3, #0
 800c836:	d00a      	beq.n	800c84e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	430a      	orrs	r2, r1
 800c84c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c852:	f003 0302 	and.w	r3, r3, #2
 800c856:	2b00      	cmp	r3, #0
 800c858:	d00a      	beq.n	800c870 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	430a      	orrs	r2, r1
 800c86e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c874:	f003 0304 	and.w	r3, r3, #4
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d00a      	beq.n	800c892 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	685b      	ldr	r3, [r3, #4]
 800c882:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	430a      	orrs	r2, r1
 800c890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c896:	f003 0308 	and.w	r3, r3, #8
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d00a      	beq.n	800c8b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	685b      	ldr	r3, [r3, #4]
 800c8a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	430a      	orrs	r2, r1
 800c8b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8b8:	f003 0310 	and.w	r3, r3, #16
 800c8bc:	2b00      	cmp	r3, #0
 800c8be:	d00a      	beq.n	800c8d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	689b      	ldr	r3, [r3, #8]
 800c8c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	430a      	orrs	r2, r1
 800c8d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8da:	f003 0320 	and.w	r3, r3, #32
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d00a      	beq.n	800c8f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	689b      	ldr	r3, [r3, #8]
 800c8e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	430a      	orrs	r2, r1
 800c8f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c900:	2b00      	cmp	r3, #0
 800c902:	d01a      	beq.n	800c93a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	685b      	ldr	r3, [r3, #4]
 800c90a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	430a      	orrs	r2, r1
 800c918:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c91e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c922:	d10a      	bne.n	800c93a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	685b      	ldr	r3, [r3, #4]
 800c92a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	430a      	orrs	r2, r1
 800c938:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c93e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c942:	2b00      	cmp	r3, #0
 800c944:	d00a      	beq.n	800c95c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	685b      	ldr	r3, [r3, #4]
 800c94c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	430a      	orrs	r2, r1
 800c95a:	605a      	str	r2, [r3, #4]
  }
}
 800c95c:	bf00      	nop
 800c95e:	370c      	adds	r7, #12
 800c960:	46bd      	mov	sp, r7
 800c962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c966:	4770      	bx	lr

0800c968 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b086      	sub	sp, #24
 800c96c:	af02      	add	r7, sp, #8
 800c96e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c978:	f7f9 f862 	bl	8005a40 <HAL_GetTick>
 800c97c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	f003 0308 	and.w	r3, r3, #8
 800c988:	2b08      	cmp	r3, #8
 800c98a:	d10e      	bne.n	800c9aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c98c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c990:	9300      	str	r3, [sp, #0]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	2200      	movs	r2, #0
 800c996:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f000 f82f 	bl	800c9fe <UART_WaitOnFlagUntilTimeout>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d001      	beq.n	800c9aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c9a6:	2303      	movs	r3, #3
 800c9a8:	e025      	b.n	800c9f6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	f003 0304 	and.w	r3, r3, #4
 800c9b4:	2b04      	cmp	r3, #4
 800c9b6:	d10e      	bne.n	800c9d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c9b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c9bc:	9300      	str	r3, [sp, #0]
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 f819 	bl	800c9fe <UART_WaitOnFlagUntilTimeout>
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d001      	beq.n	800c9d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c9d2:	2303      	movs	r3, #3
 800c9d4:	e00f      	b.n	800c9f6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2220      	movs	r2, #32
 800c9da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2220      	movs	r2, #32
 800c9e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800c9f4:	2300      	movs	r3, #0
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	3710      	adds	r7, #16
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}

0800c9fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c9fe:	b580      	push	{r7, lr}
 800ca00:	b084      	sub	sp, #16
 800ca02:	af00      	add	r7, sp, #0
 800ca04:	60f8      	str	r0, [r7, #12]
 800ca06:	60b9      	str	r1, [r7, #8]
 800ca08:	603b      	str	r3, [r7, #0]
 800ca0a:	4613      	mov	r3, r2
 800ca0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ca0e:	e062      	b.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ca10:	69bb      	ldr	r3, [r7, #24]
 800ca12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca16:	d05e      	beq.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca18:	f7f9 f812 	bl	8005a40 <HAL_GetTick>
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	683b      	ldr	r3, [r7, #0]
 800ca20:	1ad3      	subs	r3, r2, r3
 800ca22:	69ba      	ldr	r2, [r7, #24]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d302      	bcc.n	800ca2e <UART_WaitOnFlagUntilTimeout+0x30>
 800ca28:	69bb      	ldr	r3, [r7, #24]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d11d      	bne.n	800ca6a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	681a      	ldr	r2, [r3, #0]
 800ca34:	68fb      	ldr	r3, [r7, #12]
 800ca36:	681b      	ldr	r3, [r3, #0]
 800ca38:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ca3c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	689a      	ldr	r2, [r3, #8]
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	f022 0201 	bic.w	r2, r2, #1
 800ca4c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	2220      	movs	r2, #32
 800ca52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2220      	movs	r2, #32
 800ca5a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	2200      	movs	r2, #0
 800ca62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ca66:	2303      	movs	r3, #3
 800ca68:	e045      	b.n	800caf6 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f003 0304 	and.w	r3, r3, #4
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d02e      	beq.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	69db      	ldr	r3, [r3, #28]
 800ca7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ca82:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ca86:	d126      	bne.n	800cad6 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ca88:	68fb      	ldr	r3, [r7, #12]
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ca90:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	681a      	ldr	r2, [r3, #0]
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800caa0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	689a      	ldr	r2, [r3, #8]
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f022 0201 	bic.w	r2, r2, #1
 800cab0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	2220      	movs	r2, #32
 800cab6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2220      	movs	r2, #32
 800cabe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	2220      	movs	r2, #32
 800cac6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2200      	movs	r2, #0
 800cace:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800cad2:	2303      	movs	r3, #3
 800cad4:	e00f      	b.n	800caf6 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	69da      	ldr	r2, [r3, #28]
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	4013      	ands	r3, r2
 800cae0:	68ba      	ldr	r2, [r7, #8]
 800cae2:	429a      	cmp	r2, r3
 800cae4:	bf0c      	ite	eq
 800cae6:	2301      	moveq	r3, #1
 800cae8:	2300      	movne	r3, #0
 800caea:	b2db      	uxtb	r3, r3
 800caec:	461a      	mov	r2, r3
 800caee:	79fb      	ldrb	r3, [r7, #7]
 800caf0:	429a      	cmp	r2, r3
 800caf2:	d08d      	beq.n	800ca10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800caf4:	2300      	movs	r3, #0
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3710      	adds	r7, #16
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
	...

0800cb00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b085      	sub	sp, #20
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	60f8      	str	r0, [r7, #12]
 800cb08:	60b9      	str	r1, [r7, #8]
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	68ba      	ldr	r2, [r7, #8]
 800cb12:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	88fa      	ldrh	r2, [r7, #6]
 800cb18:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	88fa      	ldrh	r2, [r7, #6]
 800cb20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	2200      	movs	r2, #0
 800cb28:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	689b      	ldr	r3, [r3, #8]
 800cb2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb32:	d10e      	bne.n	800cb52 <UART_Start_Receive_IT+0x52>
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	691b      	ldr	r3, [r3, #16]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d105      	bne.n	800cb48 <UART_Start_Receive_IT+0x48>
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800cb42:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cb46:	e02d      	b.n	800cba4 <UART_Start_Receive_IT+0xa4>
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	22ff      	movs	r2, #255	; 0xff
 800cb4c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cb50:	e028      	b.n	800cba4 <UART_Start_Receive_IT+0xa4>
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	689b      	ldr	r3, [r3, #8]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d10d      	bne.n	800cb76 <UART_Start_Receive_IT+0x76>
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d104      	bne.n	800cb6c <UART_Start_Receive_IT+0x6c>
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	22ff      	movs	r2, #255	; 0xff
 800cb66:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cb6a:	e01b      	b.n	800cba4 <UART_Start_Receive_IT+0xa4>
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	227f      	movs	r2, #127	; 0x7f
 800cb70:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cb74:	e016      	b.n	800cba4 <UART_Start_Receive_IT+0xa4>
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	689b      	ldr	r3, [r3, #8]
 800cb7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cb7e:	d10d      	bne.n	800cb9c <UART_Start_Receive_IT+0x9c>
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	691b      	ldr	r3, [r3, #16]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d104      	bne.n	800cb92 <UART_Start_Receive_IT+0x92>
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	227f      	movs	r2, #127	; 0x7f
 800cb8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cb90:	e008      	b.n	800cba4 <UART_Start_Receive_IT+0xa4>
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	223f      	movs	r2, #63	; 0x3f
 800cb96:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cb9a:	e003      	b.n	800cba4 <UART_Start_Receive_IT+0xa4>
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2200      	movs	r2, #0
 800cba0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	2200      	movs	r2, #0
 800cba8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	2222      	movs	r2, #34	; 0x22
 800cbb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	689a      	ldr	r2, [r3, #8]
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	f042 0201 	orr.w	r2, r2, #1
 800cbc2:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cbc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbcc:	d12a      	bne.n	800cc24 <UART_Start_Receive_IT+0x124>
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cbd4:	88fa      	ldrh	r2, [r7, #6]
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d324      	bcc.n	800cc24 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	689b      	ldr	r3, [r3, #8]
 800cbde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cbe2:	d107      	bne.n	800cbf4 <UART_Start_Receive_IT+0xf4>
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	691b      	ldr	r3, [r3, #16]
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d103      	bne.n	800cbf4 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	4a1f      	ldr	r2, [pc, #124]	; (800cc6c <UART_Start_Receive_IT+0x16c>)
 800cbf0:	671a      	str	r2, [r3, #112]	; 0x70
 800cbf2:	e002      	b.n	800cbfa <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	4a1e      	ldr	r2, [pc, #120]	; (800cc70 <UART_Start_Receive_IT+0x170>)
 800cbf8:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	681a      	ldr	r2, [r3, #0]
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cc10:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	689a      	ldr	r2, [r3, #8]
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800cc20:	609a      	str	r2, [r3, #8]
 800cc22:	e01b      	b.n	800cc5c <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	689b      	ldr	r3, [r3, #8]
 800cc28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cc2c:	d107      	bne.n	800cc3e <UART_Start_Receive_IT+0x13e>
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	691b      	ldr	r3, [r3, #16]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d103      	bne.n	800cc3e <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	4a0e      	ldr	r2, [pc, #56]	; (800cc74 <UART_Start_Receive_IT+0x174>)
 800cc3a:	671a      	str	r2, [r3, #112]	; 0x70
 800cc3c:	e002      	b.n	800cc44 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	4a0d      	ldr	r2, [pc, #52]	; (800cc78 <UART_Start_Receive_IT+0x178>)
 800cc42:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2200      	movs	r2, #0
 800cc48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	681a      	ldr	r2, [r3, #0]
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800cc5a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800cc5c:	2300      	movs	r3, #0
}
 800cc5e:	4618      	mov	r0, r3
 800cc60:	3714      	adds	r7, #20
 800cc62:	46bd      	mov	sp, r7
 800cc64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc68:	4770      	bx	lr
 800cc6a:	bf00      	nop
 800cc6c:	0800d0f5 	.word	0x0800d0f5
 800cc70:	0800cef1 	.word	0x0800cef1
 800cc74:	0800ce19 	.word	0x0800ce19
 800cc78:	0800cd41 	.word	0x0800cd41

0800cc7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cc7c:	b480      	push	{r7}
 800cc7e:	b083      	sub	sp, #12
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	681a      	ldr	r2, [r3, #0]
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cc92:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	689b      	ldr	r3, [r3, #8]
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	6812      	ldr	r2, [r2, #0]
 800cc9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cca2:	f023 0301 	bic.w	r3, r3, #1
 800cca6:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccac:	2b01      	cmp	r3, #1
 800ccae:	d107      	bne.n	800ccc0 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	681a      	ldr	r2, [r3, #0]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	f022 0210 	bic.w	r2, r2, #16
 800ccbe:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2220      	movs	r2, #32
 800ccc4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2200      	movs	r2, #0
 800cccc:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	671a      	str	r2, [r3, #112]	; 0x70
}
 800ccd4:	bf00      	nop
 800ccd6:	370c      	adds	r7, #12
 800ccd8:	46bd      	mov	sp, r7
 800ccda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccde:	4770      	bx	lr

0800cce0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800cce0:	b580      	push	{r7, lr}
 800cce2:	b084      	sub	sp, #16
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f7ff fab0 	bl	800c264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cd04:	bf00      	nop
 800cd06:	3710      	adds	r7, #16
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}

0800cd0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b082      	sub	sp, #8
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	681a      	ldr	r2, [r3, #0]
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cd22:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2220      	movs	r2, #32
 800cd28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	2200      	movs	r2, #0
 800cd30:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f7ff fa8c 	bl	800c250 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800cd38:	bf00      	nop
 800cd3a:	3708      	adds	r7, #8
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b084      	sub	sp, #16
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cd4e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd56:	2b22      	cmp	r3, #34	; 0x22
 800cd58:	d152      	bne.n	800ce00 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd60:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cd62:	89bb      	ldrh	r3, [r7, #12]
 800cd64:	b2d9      	uxtb	r1, r3
 800cd66:	89fb      	ldrh	r3, [r7, #14]
 800cd68:	b2da      	uxtb	r2, r3
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd6e:	400a      	ands	r2, r1
 800cd70:	b2d2      	uxtb	r2, r2
 800cd72:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd78:	1c5a      	adds	r2, r3, #1
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	3b01      	subs	r3, #1
 800cd88:	b29a      	uxth	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d139      	bne.n	800ce10 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800cdaa:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	689a      	ldr	r2, [r3, #8]
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f022 0201 	bic.w	r2, r2, #1
 800cdba:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2220      	movs	r2, #32
 800cdc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cdce:	2b01      	cmp	r3, #1
 800cdd0:	d10f      	bne.n	800cdf2 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	681a      	ldr	r2, [r3, #0]
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	f022 0210 	bic.w	r2, r2, #16
 800cde0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cde8:	4619      	mov	r1, r3
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f7ff fa44 	bl	800c278 <HAL_UARTEx_RxEventCallback>
 800cdf0:	e002      	b.n	800cdf8 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f7f8 fd84 	bl	8005900 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cdfe:	e007      	b.n	800ce10 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	699a      	ldr	r2, [r3, #24]
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	f042 0208 	orr.w	r2, r2, #8
 800ce0e:	619a      	str	r2, [r3, #24]
}
 800ce10:	bf00      	nop
 800ce12:	3710      	adds	r7, #16
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}

0800ce18 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b084      	sub	sp, #16
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800ce26:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ce2e:	2b22      	cmp	r3, #34	; 0x22
 800ce30:	d152      	bne.n	800ced8 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce38:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce3e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800ce40:	89ba      	ldrh	r2, [r7, #12]
 800ce42:	89fb      	ldrh	r3, [r7, #14]
 800ce44:	4013      	ands	r3, r2
 800ce46:	b29a      	uxth	r2, r3
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ce50:	1c9a      	adds	r2, r3, #2
 800ce52:	687b      	ldr	r3, [r7, #4]
 800ce54:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ce5c:	b29b      	uxth	r3, r3
 800ce5e:	3b01      	subs	r3, #1
 800ce60:	b29a      	uxth	r2, r3
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ce6e:	b29b      	uxth	r3, r3
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d139      	bne.n	800cee8 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	681b      	ldr	r3, [r3, #0]
 800ce78:	681a      	ldr	r2, [r3, #0]
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800ce82:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	689a      	ldr	r2, [r3, #8]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	f022 0201 	bic.w	r2, r2, #1
 800ce92:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2220      	movs	r2, #32
 800ce98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2200      	movs	r2, #0
 800cea0:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800cea6:	2b01      	cmp	r3, #1
 800cea8:	d10f      	bne.n	800ceca <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	681a      	ldr	r2, [r3, #0]
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	f022 0210 	bic.w	r2, r2, #16
 800ceb8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800cec0:	4619      	mov	r1, r3
 800cec2:	6878      	ldr	r0, [r7, #4]
 800cec4:	f7ff f9d8 	bl	800c278 <HAL_UARTEx_RxEventCallback>
 800cec8:	e002      	b.n	800ced0 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f7f8 fd18 	bl	8005900 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2200      	movs	r2, #0
 800ced4:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ced6:	e007      	b.n	800cee8 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	699a      	ldr	r2, [r3, #24]
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f042 0208 	orr.w	r2, r2, #8
 800cee6:	619a      	str	r2, [r3, #24]
}
 800cee8:	bf00      	nop
 800ceea:	3710      	adds	r7, #16
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd80      	pop	{r7, pc}

0800cef0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b088      	sub	sp, #32
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800cefe:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	69db      	ldr	r3, [r3, #28]
 800cf06:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	689b      	ldr	r3, [r3, #8]
 800cf16:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf1e:	2b22      	cmp	r3, #34	; 0x22
 800cf20:	f040 80da 	bne.w	800d0d8 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cf2a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cf2c:	e0aa      	b.n	800d084 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf34:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cf36:	89bb      	ldrh	r3, [r7, #12]
 800cf38:	b2d9      	uxtb	r1, r3
 800cf3a:	8b7b      	ldrh	r3, [r7, #26]
 800cf3c:	b2da      	uxtb	r2, r3
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf42:	400a      	ands	r2, r1
 800cf44:	b2d2      	uxtb	r2, r2
 800cf46:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cf4c:	1c5a      	adds	r2, r3, #1
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800cf58:	b29b      	uxth	r3, r3
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	b29a      	uxth	r2, r3
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	69db      	ldr	r3, [r3, #28]
 800cf6a:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cf6c:	69fb      	ldr	r3, [r7, #28]
 800cf6e:	f003 0307 	and.w	r3, r3, #7
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d04d      	beq.n	800d012 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cf76:	69fb      	ldr	r3, [r7, #28]
 800cf78:	f003 0301 	and.w	r3, r3, #1
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	d010      	beq.n	800cfa2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00b      	beq.n	800cfa2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	2201      	movs	r2, #1
 800cf90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cf98:	f043 0201 	orr.w	r2, r3, #1
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cfa2:	69fb      	ldr	r3, [r7, #28]
 800cfa4:	f003 0302 	and.w	r3, r3, #2
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d010      	beq.n	800cfce <UART_RxISR_8BIT_FIFOEN+0xde>
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	f003 0301 	and.w	r3, r3, #1
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d00b      	beq.n	800cfce <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	2202      	movs	r2, #2
 800cfbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cfc4:	f043 0204 	orr.w	r2, r3, #4
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800cfce:	69fb      	ldr	r3, [r7, #28]
 800cfd0:	f003 0304 	and.w	r3, r3, #4
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d010      	beq.n	800cffa <UART_RxISR_8BIT_FIFOEN+0x10a>
 800cfd8:	693b      	ldr	r3, [r7, #16]
 800cfda:	f003 0301 	and.w	r3, r3, #1
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d00b      	beq.n	800cffa <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	2204      	movs	r2, #4
 800cfe8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cff0:	f043 0202 	orr.w	r2, r3, #2
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d000:	2b00      	cmp	r3, #0
 800d002:	d006      	beq.n	800d012 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d004:	6878      	ldr	r0, [r7, #4]
 800d006:	f7ff f92d 	bl	800c264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2200      	movs	r2, #0
 800d00e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d018:	b29b      	uxth	r3, r3
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d132      	bne.n	800d084 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	681a      	ldr	r2, [r3, #0]
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d02c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	689b      	ldr	r3, [r3, #8]
 800d034:	687a      	ldr	r2, [r7, #4]
 800d036:	6812      	ldr	r2, [r2, #0]
 800d038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d03c:	f023 0301 	bic.w	r3, r3, #1
 800d040:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2220      	movs	r2, #32
 800d046:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2200      	movs	r2, #0
 800d04e:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d054:	2b01      	cmp	r3, #1
 800d056:	d10f      	bne.n	800d078 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	681a      	ldr	r2, [r3, #0]
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	f022 0210 	bic.w	r2, r2, #16
 800d066:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d06e:	4619      	mov	r1, r3
 800d070:	6878      	ldr	r0, [r7, #4]
 800d072:	f7ff f901 	bl	800c278 <HAL_UARTEx_RxEventCallback>
 800d076:	e002      	b.n	800d07e <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d078:	6878      	ldr	r0, [r7, #4]
 800d07a:	f7f8 fc41 	bl	8005900 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	2200      	movs	r2, #0
 800d082:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d084:	89fb      	ldrh	r3, [r7, #14]
 800d086:	2b00      	cmp	r3, #0
 800d088:	d005      	beq.n	800d096 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	f003 0320 	and.w	r3, r3, #32
 800d090:	2b00      	cmp	r3, #0
 800d092:	f47f af4c 	bne.w	800cf2e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d09c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d09e:	897b      	ldrh	r3, [r7, #10]
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d021      	beq.n	800d0e8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d0aa:	897a      	ldrh	r2, [r7, #10]
 800d0ac:	429a      	cmp	r2, r3
 800d0ae:	d21b      	bcs.n	800d0e8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	689a      	ldr	r2, [r3, #8]
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d0be:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	4a0b      	ldr	r2, [pc, #44]	; (800d0f0 <UART_RxISR_8BIT_FIFOEN+0x200>)
 800d0c4:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	681a      	ldr	r2, [r3, #0]
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	f042 0220 	orr.w	r2, r2, #32
 800d0d4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d0d6:	e007      	b.n	800d0e8 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	699a      	ldr	r2, [r3, #24]
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f042 0208 	orr.w	r2, r2, #8
 800d0e6:	619a      	str	r2, [r3, #24]
}
 800d0e8:	bf00      	nop
 800d0ea:	3720      	adds	r7, #32
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	bd80      	pop	{r7, pc}
 800d0f0:	0800cd41 	.word	0x0800cd41

0800d0f4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b08a      	sub	sp, #40	; 0x28
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d102:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	69db      	ldr	r3, [r3, #28]
 800d10a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	689b      	ldr	r3, [r3, #8]
 800d11a:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d122:	2b22      	cmp	r3, #34	; 0x22
 800d124:	f040 80da 	bne.w	800d2dc <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d12e:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d130:	e0aa      	b.n	800d288 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d138:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d13e:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 800d140:	8aba      	ldrh	r2, [r7, #20]
 800d142:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d144:	4013      	ands	r3, r2
 800d146:	b29a      	uxth	r2, r3
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d150:	1c9a      	adds	r2, r3, #2
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d15c:	b29b      	uxth	r3, r3
 800d15e:	3b01      	subs	r3, #1
 800d160:	b29a      	uxth	r2, r3
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	69db      	ldr	r3, [r3, #28]
 800d16e:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d172:	f003 0307 	and.w	r3, r3, #7
 800d176:	2b00      	cmp	r3, #0
 800d178:	d04d      	beq.n	800d216 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d17c:	f003 0301 	and.w	r3, r3, #1
 800d180:	2b00      	cmp	r3, #0
 800d182:	d010      	beq.n	800d1a6 <UART_RxISR_16BIT_FIFOEN+0xb2>
 800d184:	69fb      	ldr	r3, [r7, #28]
 800d186:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00b      	beq.n	800d1a6 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	2201      	movs	r2, #1
 800d194:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d19c:	f043 0201 	orr.w	r2, r3, #1
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1a8:	f003 0302 	and.w	r3, r3, #2
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d010      	beq.n	800d1d2 <UART_RxISR_16BIT_FIFOEN+0xde>
 800d1b0:	69bb      	ldr	r3, [r7, #24]
 800d1b2:	f003 0301 	and.w	r3, r3, #1
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d00b      	beq.n	800d1d2 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	2202      	movs	r2, #2
 800d1c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d1c8:	f043 0204 	orr.w	r2, r3, #4
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d1d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d4:	f003 0304 	and.w	r3, r3, #4
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d010      	beq.n	800d1fe <UART_RxISR_16BIT_FIFOEN+0x10a>
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d00b      	beq.n	800d1fe <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	2204      	movs	r2, #4
 800d1ec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d1f4:	f043 0202 	orr.w	r2, r3, #2
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d204:	2b00      	cmp	r3, #0
 800d206:	d006      	beq.n	800d216 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d208:	6878      	ldr	r0, [r7, #4]
 800d20a:	f7ff f82b 	bl	800c264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	2200      	movs	r2, #0
 800d212:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d21c:	b29b      	uxth	r3, r3
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d132      	bne.n	800d288 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	681a      	ldr	r2, [r3, #0]
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d230:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	689b      	ldr	r3, [r3, #8]
 800d238:	687a      	ldr	r2, [r7, #4]
 800d23a:	6812      	ldr	r2, [r2, #0]
 800d23c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d240:	f023 0301 	bic.w	r3, r3, #1
 800d244:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	2220      	movs	r2, #32
 800d24a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2200      	movs	r2, #0
 800d252:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d258:	2b01      	cmp	r3, #1
 800d25a:	d10f      	bne.n	800d27c <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	681a      	ldr	r2, [r3, #0]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f022 0210 	bic.w	r2, r2, #16
 800d26a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d272:	4619      	mov	r1, r3
 800d274:	6878      	ldr	r0, [r7, #4]
 800d276:	f7fe ffff 	bl	800c278 <HAL_UARTEx_RxEventCallback>
 800d27a:	e002      	b.n	800d282 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d27c:	6878      	ldr	r0, [r7, #4]
 800d27e:	f7f8 fb3f 	bl	8005900 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2200      	movs	r2, #0
 800d286:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d288:	8afb      	ldrh	r3, [r7, #22]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d005      	beq.n	800d29a <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800d28e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d290:	f003 0320 	and.w	r3, r3, #32
 800d294:	2b00      	cmp	r3, #0
 800d296:	f47f af4c 	bne.w	800d132 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d2a0:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d2a2:	89fb      	ldrh	r3, [r7, #14]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d021      	beq.n	800d2ec <UART_RxISR_16BIT_FIFOEN+0x1f8>
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d2ae:	89fa      	ldrh	r2, [r7, #14]
 800d2b0:	429a      	cmp	r2, r3
 800d2b2:	d21b      	bcs.n	800d2ec <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	689a      	ldr	r2, [r3, #8]
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d2c2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	4a0b      	ldr	r2, [pc, #44]	; (800d2f4 <UART_RxISR_16BIT_FIFOEN+0x200>)
 800d2c8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	681a      	ldr	r2, [r3, #0]
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f042 0220 	orr.w	r2, r2, #32
 800d2d8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d2da:	e007      	b.n	800d2ec <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	699a      	ldr	r2, [r3, #24]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f042 0208 	orr.w	r2, r2, #8
 800d2ea:	619a      	str	r2, [r3, #24]
}
 800d2ec:	bf00      	nop
 800d2ee:	3728      	adds	r7, #40	; 0x28
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	bd80      	pop	{r7, pc}
 800d2f4:	0800ce19 	.word	0x0800ce19

0800d2f8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b083      	sub	sp, #12
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d300:	bf00      	nop
 800d302:	370c      	adds	r7, #12
 800d304:	46bd      	mov	sp, r7
 800d306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30a:	4770      	bx	lr

0800d30c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b083      	sub	sp, #12
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d314:	bf00      	nop
 800d316:	370c      	adds	r7, #12
 800d318:	46bd      	mov	sp, r7
 800d31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d31e:	4770      	bx	lr

0800d320 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d320:	b480      	push	{r7}
 800d322:	b083      	sub	sp, #12
 800d324:	af00      	add	r7, sp, #0
 800d326:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d328:	bf00      	nop
 800d32a:	370c      	adds	r7, #12
 800d32c:	46bd      	mov	sp, r7
 800d32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d332:	4770      	bx	lr

0800d334 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d334:	b480      	push	{r7}
 800d336:	b085      	sub	sp, #20
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d342:	2b01      	cmp	r3, #1
 800d344:	d101      	bne.n	800d34a <HAL_UARTEx_DisableFifoMode+0x16>
 800d346:	2302      	movs	r3, #2
 800d348:	e027      	b.n	800d39a <HAL_UARTEx_DisableFifoMode+0x66>
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	2201      	movs	r2, #1
 800d34e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	2224      	movs	r2, #36	; 0x24
 800d356:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	681a      	ldr	r2, [r3, #0]
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	f022 0201 	bic.w	r2, r2, #1
 800d370:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800d378:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2200      	movs	r2, #0
 800d37e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	68fa      	ldr	r2, [r7, #12]
 800d386:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	2220      	movs	r2, #32
 800d38c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	2200      	movs	r2, #0
 800d394:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d398:	2300      	movs	r3, #0
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	3714      	adds	r7, #20
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a4:	4770      	bx	lr

0800d3a6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d3a6:	b580      	push	{r7, lr}
 800d3a8:	b084      	sub	sp, #16
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	6078      	str	r0, [r7, #4]
 800d3ae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d3b6:	2b01      	cmp	r3, #1
 800d3b8:	d101      	bne.n	800d3be <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d3ba:	2302      	movs	r3, #2
 800d3bc:	e02d      	b.n	800d41a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2201      	movs	r2, #1
 800d3c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	2224      	movs	r2, #36	; 0x24
 800d3ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	681a      	ldr	r2, [r3, #0]
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	f022 0201 	bic.w	r2, r2, #1
 800d3e4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	689b      	ldr	r3, [r3, #8]
 800d3ec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	683a      	ldr	r2, [r7, #0]
 800d3f6:	430a      	orrs	r2, r1
 800d3f8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f000 f850 	bl	800d4a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	681b      	ldr	r3, [r3, #0]
 800d404:	68fa      	ldr	r2, [r7, #12]
 800d406:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	2220      	movs	r2, #32
 800d40c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2200      	movs	r2, #0
 800d414:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d418:	2300      	movs	r3, #0
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	3710      	adds	r7, #16
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}

0800d422 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d422:	b580      	push	{r7, lr}
 800d424:	b084      	sub	sp, #16
 800d426:	af00      	add	r7, sp, #0
 800d428:	6078      	str	r0, [r7, #4]
 800d42a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d432:	2b01      	cmp	r3, #1
 800d434:	d101      	bne.n	800d43a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d436:	2302      	movs	r3, #2
 800d438:	e02d      	b.n	800d496 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	2201      	movs	r2, #1
 800d43e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	2224      	movs	r2, #36	; 0x24
 800d446:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	681a      	ldr	r2, [r3, #0]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f022 0201 	bic.w	r2, r2, #1
 800d460:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	681b      	ldr	r3, [r3, #0]
 800d466:	689b      	ldr	r3, [r3, #8]
 800d468:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	683a      	ldr	r2, [r7, #0]
 800d472:	430a      	orrs	r2, r1
 800d474:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f000 f812 	bl	800d4a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	68fa      	ldr	r2, [r7, #12]
 800d482:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	2220      	movs	r2, #32
 800d488:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2200      	movs	r2, #0
 800d490:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800d494:	2300      	movs	r3, #0
}
 800d496:	4618      	mov	r0, r3
 800d498:	3710      	adds	r7, #16
 800d49a:	46bd      	mov	sp, r7
 800d49c:	bd80      	pop	{r7, pc}
	...

0800d4a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b085      	sub	sp, #20
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d108      	bne.n	800d4c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2201      	movs	r2, #1
 800d4b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2201      	movs	r2, #1
 800d4bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d4c0:	e031      	b.n	800d526 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d4c2:	2308      	movs	r3, #8
 800d4c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d4c6:	2308      	movs	r3, #8
 800d4c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	689b      	ldr	r3, [r3, #8]
 800d4d0:	0e5b      	lsrs	r3, r3, #25
 800d4d2:	b2db      	uxtb	r3, r3
 800d4d4:	f003 0307 	and.w	r3, r3, #7
 800d4d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	689b      	ldr	r3, [r3, #8]
 800d4e0:	0f5b      	lsrs	r3, r3, #29
 800d4e2:	b2db      	uxtb	r3, r3
 800d4e4:	f003 0307 	and.w	r3, r3, #7
 800d4e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d4ea:	7bbb      	ldrb	r3, [r7, #14]
 800d4ec:	7b3a      	ldrb	r2, [r7, #12]
 800d4ee:	4911      	ldr	r1, [pc, #68]	; (800d534 <UARTEx_SetNbDataToProcess+0x94>)
 800d4f0:	5c8a      	ldrb	r2, [r1, r2]
 800d4f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d4f6:	7b3a      	ldrb	r2, [r7, #12]
 800d4f8:	490f      	ldr	r1, [pc, #60]	; (800d538 <UARTEx_SetNbDataToProcess+0x98>)
 800d4fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d4fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800d500:	b29a      	uxth	r2, r3
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d508:	7bfb      	ldrb	r3, [r7, #15]
 800d50a:	7b7a      	ldrb	r2, [r7, #13]
 800d50c:	4909      	ldr	r1, [pc, #36]	; (800d534 <UARTEx_SetNbDataToProcess+0x94>)
 800d50e:	5c8a      	ldrb	r2, [r1, r2]
 800d510:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d514:	7b7a      	ldrb	r2, [r7, #13]
 800d516:	4908      	ldr	r1, [pc, #32]	; (800d538 <UARTEx_SetNbDataToProcess+0x98>)
 800d518:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d51a:	fb93 f3f2 	sdiv	r3, r3, r2
 800d51e:	b29a      	uxth	r2, r3
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800d526:	bf00      	nop
 800d528:	3714      	adds	r7, #20
 800d52a:	46bd      	mov	sp, r7
 800d52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d530:	4770      	bx	lr
 800d532:	bf00      	nop
 800d534:	08012e48 	.word	0x08012e48
 800d538:	08012e50 	.word	0x08012e50

0800d53c <atof>:
 800d53c:	2100      	movs	r1, #0
 800d53e:	f001 bb65 	b.w	800ec0c <strtod>

0800d542 <atoi>:
 800d542:	220a      	movs	r2, #10
 800d544:	2100      	movs	r1, #0
 800d546:	f001 bbf1 	b.w	800ed2c <strtol>
	...

0800d54c <__errno>:
 800d54c:	4b01      	ldr	r3, [pc, #4]	; (800d554 <__errno+0x8>)
 800d54e:	6818      	ldr	r0, [r3, #0]
 800d550:	4770      	bx	lr
 800d552:	bf00      	nop
 800d554:	2000002c 	.word	0x2000002c

0800d558 <__libc_init_array>:
 800d558:	b570      	push	{r4, r5, r6, lr}
 800d55a:	4d0d      	ldr	r5, [pc, #52]	; (800d590 <__libc_init_array+0x38>)
 800d55c:	4c0d      	ldr	r4, [pc, #52]	; (800d594 <__libc_init_array+0x3c>)
 800d55e:	1b64      	subs	r4, r4, r5
 800d560:	10a4      	asrs	r4, r4, #2
 800d562:	2600      	movs	r6, #0
 800d564:	42a6      	cmp	r6, r4
 800d566:	d109      	bne.n	800d57c <__libc_init_array+0x24>
 800d568:	4d0b      	ldr	r5, [pc, #44]	; (800d598 <__libc_init_array+0x40>)
 800d56a:	4c0c      	ldr	r4, [pc, #48]	; (800d59c <__libc_init_array+0x44>)
 800d56c:	f004 fc4a 	bl	8011e04 <_init>
 800d570:	1b64      	subs	r4, r4, r5
 800d572:	10a4      	asrs	r4, r4, #2
 800d574:	2600      	movs	r6, #0
 800d576:	42a6      	cmp	r6, r4
 800d578:	d105      	bne.n	800d586 <__libc_init_array+0x2e>
 800d57a:	bd70      	pop	{r4, r5, r6, pc}
 800d57c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d580:	4798      	blx	r3
 800d582:	3601      	adds	r6, #1
 800d584:	e7ee      	b.n	800d564 <__libc_init_array+0xc>
 800d586:	f855 3b04 	ldr.w	r3, [r5], #4
 800d58a:	4798      	blx	r3
 800d58c:	3601      	adds	r6, #1
 800d58e:	e7f2      	b.n	800d576 <__libc_init_array+0x1e>
 800d590:	08013348 	.word	0x08013348
 800d594:	08013348 	.word	0x08013348
 800d598:	08013348 	.word	0x08013348
 800d59c:	0801334c 	.word	0x0801334c

0800d5a0 <memcpy>:
 800d5a0:	440a      	add	r2, r1
 800d5a2:	4291      	cmp	r1, r2
 800d5a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800d5a8:	d100      	bne.n	800d5ac <memcpy+0xc>
 800d5aa:	4770      	bx	lr
 800d5ac:	b510      	push	{r4, lr}
 800d5ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d5b6:	4291      	cmp	r1, r2
 800d5b8:	d1f9      	bne.n	800d5ae <memcpy+0xe>
 800d5ba:	bd10      	pop	{r4, pc}

0800d5bc <memset>:
 800d5bc:	4402      	add	r2, r0
 800d5be:	4603      	mov	r3, r0
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d100      	bne.n	800d5c6 <memset+0xa>
 800d5c4:	4770      	bx	lr
 800d5c6:	f803 1b01 	strb.w	r1, [r3], #1
 800d5ca:	e7f9      	b.n	800d5c0 <memset+0x4>

0800d5cc <__cvt>:
 800d5cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d5d0:	ec55 4b10 	vmov	r4, r5, d0
 800d5d4:	2d00      	cmp	r5, #0
 800d5d6:	460e      	mov	r6, r1
 800d5d8:	4619      	mov	r1, r3
 800d5da:	462b      	mov	r3, r5
 800d5dc:	bfbb      	ittet	lt
 800d5de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d5e2:	461d      	movlt	r5, r3
 800d5e4:	2300      	movge	r3, #0
 800d5e6:	232d      	movlt	r3, #45	; 0x2d
 800d5e8:	700b      	strb	r3, [r1, #0]
 800d5ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d5ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d5f0:	4691      	mov	r9, r2
 800d5f2:	f023 0820 	bic.w	r8, r3, #32
 800d5f6:	bfbc      	itt	lt
 800d5f8:	4622      	movlt	r2, r4
 800d5fa:	4614      	movlt	r4, r2
 800d5fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d600:	d005      	beq.n	800d60e <__cvt+0x42>
 800d602:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d606:	d100      	bne.n	800d60a <__cvt+0x3e>
 800d608:	3601      	adds	r6, #1
 800d60a:	2102      	movs	r1, #2
 800d60c:	e000      	b.n	800d610 <__cvt+0x44>
 800d60e:	2103      	movs	r1, #3
 800d610:	ab03      	add	r3, sp, #12
 800d612:	9301      	str	r3, [sp, #4]
 800d614:	ab02      	add	r3, sp, #8
 800d616:	9300      	str	r3, [sp, #0]
 800d618:	ec45 4b10 	vmov	d0, r4, r5
 800d61c:	4653      	mov	r3, sl
 800d61e:	4632      	mov	r2, r6
 800d620:	f001 fcda 	bl	800efd8 <_dtoa_r>
 800d624:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d628:	4607      	mov	r7, r0
 800d62a:	d102      	bne.n	800d632 <__cvt+0x66>
 800d62c:	f019 0f01 	tst.w	r9, #1
 800d630:	d022      	beq.n	800d678 <__cvt+0xac>
 800d632:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d636:	eb07 0906 	add.w	r9, r7, r6
 800d63a:	d110      	bne.n	800d65e <__cvt+0x92>
 800d63c:	783b      	ldrb	r3, [r7, #0]
 800d63e:	2b30      	cmp	r3, #48	; 0x30
 800d640:	d10a      	bne.n	800d658 <__cvt+0x8c>
 800d642:	2200      	movs	r2, #0
 800d644:	2300      	movs	r3, #0
 800d646:	4620      	mov	r0, r4
 800d648:	4629      	mov	r1, r5
 800d64a:	f7f3 fa65 	bl	8000b18 <__aeabi_dcmpeq>
 800d64e:	b918      	cbnz	r0, 800d658 <__cvt+0x8c>
 800d650:	f1c6 0601 	rsb	r6, r6, #1
 800d654:	f8ca 6000 	str.w	r6, [sl]
 800d658:	f8da 3000 	ldr.w	r3, [sl]
 800d65c:	4499      	add	r9, r3
 800d65e:	2200      	movs	r2, #0
 800d660:	2300      	movs	r3, #0
 800d662:	4620      	mov	r0, r4
 800d664:	4629      	mov	r1, r5
 800d666:	f7f3 fa57 	bl	8000b18 <__aeabi_dcmpeq>
 800d66a:	b108      	cbz	r0, 800d670 <__cvt+0xa4>
 800d66c:	f8cd 900c 	str.w	r9, [sp, #12]
 800d670:	2230      	movs	r2, #48	; 0x30
 800d672:	9b03      	ldr	r3, [sp, #12]
 800d674:	454b      	cmp	r3, r9
 800d676:	d307      	bcc.n	800d688 <__cvt+0xbc>
 800d678:	9b03      	ldr	r3, [sp, #12]
 800d67a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d67c:	1bdb      	subs	r3, r3, r7
 800d67e:	4638      	mov	r0, r7
 800d680:	6013      	str	r3, [r2, #0]
 800d682:	b004      	add	sp, #16
 800d684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d688:	1c59      	adds	r1, r3, #1
 800d68a:	9103      	str	r1, [sp, #12]
 800d68c:	701a      	strb	r2, [r3, #0]
 800d68e:	e7f0      	b.n	800d672 <__cvt+0xa6>

0800d690 <__exponent>:
 800d690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d692:	4603      	mov	r3, r0
 800d694:	2900      	cmp	r1, #0
 800d696:	bfb8      	it	lt
 800d698:	4249      	neglt	r1, r1
 800d69a:	f803 2b02 	strb.w	r2, [r3], #2
 800d69e:	bfb4      	ite	lt
 800d6a0:	222d      	movlt	r2, #45	; 0x2d
 800d6a2:	222b      	movge	r2, #43	; 0x2b
 800d6a4:	2909      	cmp	r1, #9
 800d6a6:	7042      	strb	r2, [r0, #1]
 800d6a8:	dd2a      	ble.n	800d700 <__exponent+0x70>
 800d6aa:	f10d 0407 	add.w	r4, sp, #7
 800d6ae:	46a4      	mov	ip, r4
 800d6b0:	270a      	movs	r7, #10
 800d6b2:	46a6      	mov	lr, r4
 800d6b4:	460a      	mov	r2, r1
 800d6b6:	fb91 f6f7 	sdiv	r6, r1, r7
 800d6ba:	fb07 1516 	mls	r5, r7, r6, r1
 800d6be:	3530      	adds	r5, #48	; 0x30
 800d6c0:	2a63      	cmp	r2, #99	; 0x63
 800d6c2:	f104 34ff 	add.w	r4, r4, #4294967295
 800d6c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d6ca:	4631      	mov	r1, r6
 800d6cc:	dcf1      	bgt.n	800d6b2 <__exponent+0x22>
 800d6ce:	3130      	adds	r1, #48	; 0x30
 800d6d0:	f1ae 0502 	sub.w	r5, lr, #2
 800d6d4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d6d8:	1c44      	adds	r4, r0, #1
 800d6da:	4629      	mov	r1, r5
 800d6dc:	4561      	cmp	r1, ip
 800d6de:	d30a      	bcc.n	800d6f6 <__exponent+0x66>
 800d6e0:	f10d 0209 	add.w	r2, sp, #9
 800d6e4:	eba2 020e 	sub.w	r2, r2, lr
 800d6e8:	4565      	cmp	r5, ip
 800d6ea:	bf88      	it	hi
 800d6ec:	2200      	movhi	r2, #0
 800d6ee:	4413      	add	r3, r2
 800d6f0:	1a18      	subs	r0, r3, r0
 800d6f2:	b003      	add	sp, #12
 800d6f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d6f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d6fa:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d6fe:	e7ed      	b.n	800d6dc <__exponent+0x4c>
 800d700:	2330      	movs	r3, #48	; 0x30
 800d702:	3130      	adds	r1, #48	; 0x30
 800d704:	7083      	strb	r3, [r0, #2]
 800d706:	70c1      	strb	r1, [r0, #3]
 800d708:	1d03      	adds	r3, r0, #4
 800d70a:	e7f1      	b.n	800d6f0 <__exponent+0x60>

0800d70c <_printf_float>:
 800d70c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d710:	ed2d 8b02 	vpush	{d8}
 800d714:	b08d      	sub	sp, #52	; 0x34
 800d716:	460c      	mov	r4, r1
 800d718:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d71c:	4616      	mov	r6, r2
 800d71e:	461f      	mov	r7, r3
 800d720:	4605      	mov	r5, r0
 800d722:	f002 ff6b 	bl	80105fc <_localeconv_r>
 800d726:	f8d0 a000 	ldr.w	sl, [r0]
 800d72a:	4650      	mov	r0, sl
 800d72c:	f7f2 fd78 	bl	8000220 <strlen>
 800d730:	2300      	movs	r3, #0
 800d732:	930a      	str	r3, [sp, #40]	; 0x28
 800d734:	6823      	ldr	r3, [r4, #0]
 800d736:	9305      	str	r3, [sp, #20]
 800d738:	f8d8 3000 	ldr.w	r3, [r8]
 800d73c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d740:	3307      	adds	r3, #7
 800d742:	f023 0307 	bic.w	r3, r3, #7
 800d746:	f103 0208 	add.w	r2, r3, #8
 800d74a:	f8c8 2000 	str.w	r2, [r8]
 800d74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d752:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d756:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d75a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d75e:	9307      	str	r3, [sp, #28]
 800d760:	f8cd 8018 	str.w	r8, [sp, #24]
 800d764:	ee08 0a10 	vmov	s16, r0
 800d768:	4b9f      	ldr	r3, [pc, #636]	; (800d9e8 <_printf_float+0x2dc>)
 800d76a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d76e:	f04f 32ff 	mov.w	r2, #4294967295
 800d772:	f7f3 fa03 	bl	8000b7c <__aeabi_dcmpun>
 800d776:	bb88      	cbnz	r0, 800d7dc <_printf_float+0xd0>
 800d778:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d77c:	4b9a      	ldr	r3, [pc, #616]	; (800d9e8 <_printf_float+0x2dc>)
 800d77e:	f04f 32ff 	mov.w	r2, #4294967295
 800d782:	f7f3 f9dd 	bl	8000b40 <__aeabi_dcmple>
 800d786:	bb48      	cbnz	r0, 800d7dc <_printf_float+0xd0>
 800d788:	2200      	movs	r2, #0
 800d78a:	2300      	movs	r3, #0
 800d78c:	4640      	mov	r0, r8
 800d78e:	4649      	mov	r1, r9
 800d790:	f7f3 f9cc 	bl	8000b2c <__aeabi_dcmplt>
 800d794:	b110      	cbz	r0, 800d79c <_printf_float+0x90>
 800d796:	232d      	movs	r3, #45	; 0x2d
 800d798:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d79c:	4b93      	ldr	r3, [pc, #588]	; (800d9ec <_printf_float+0x2e0>)
 800d79e:	4894      	ldr	r0, [pc, #592]	; (800d9f0 <_printf_float+0x2e4>)
 800d7a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d7a4:	bf94      	ite	ls
 800d7a6:	4698      	movls	r8, r3
 800d7a8:	4680      	movhi	r8, r0
 800d7aa:	2303      	movs	r3, #3
 800d7ac:	6123      	str	r3, [r4, #16]
 800d7ae:	9b05      	ldr	r3, [sp, #20]
 800d7b0:	f023 0204 	bic.w	r2, r3, #4
 800d7b4:	6022      	str	r2, [r4, #0]
 800d7b6:	f04f 0900 	mov.w	r9, #0
 800d7ba:	9700      	str	r7, [sp, #0]
 800d7bc:	4633      	mov	r3, r6
 800d7be:	aa0b      	add	r2, sp, #44	; 0x2c
 800d7c0:	4621      	mov	r1, r4
 800d7c2:	4628      	mov	r0, r5
 800d7c4:	f000 f9d8 	bl	800db78 <_printf_common>
 800d7c8:	3001      	adds	r0, #1
 800d7ca:	f040 8090 	bne.w	800d8ee <_printf_float+0x1e2>
 800d7ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d7d2:	b00d      	add	sp, #52	; 0x34
 800d7d4:	ecbd 8b02 	vpop	{d8}
 800d7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7dc:	4642      	mov	r2, r8
 800d7de:	464b      	mov	r3, r9
 800d7e0:	4640      	mov	r0, r8
 800d7e2:	4649      	mov	r1, r9
 800d7e4:	f7f3 f9ca 	bl	8000b7c <__aeabi_dcmpun>
 800d7e8:	b140      	cbz	r0, 800d7fc <_printf_float+0xf0>
 800d7ea:	464b      	mov	r3, r9
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	bfbc      	itt	lt
 800d7f0:	232d      	movlt	r3, #45	; 0x2d
 800d7f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d7f6:	487f      	ldr	r0, [pc, #508]	; (800d9f4 <_printf_float+0x2e8>)
 800d7f8:	4b7f      	ldr	r3, [pc, #508]	; (800d9f8 <_printf_float+0x2ec>)
 800d7fa:	e7d1      	b.n	800d7a0 <_printf_float+0x94>
 800d7fc:	6863      	ldr	r3, [r4, #4]
 800d7fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d802:	9206      	str	r2, [sp, #24]
 800d804:	1c5a      	adds	r2, r3, #1
 800d806:	d13f      	bne.n	800d888 <_printf_float+0x17c>
 800d808:	2306      	movs	r3, #6
 800d80a:	6063      	str	r3, [r4, #4]
 800d80c:	9b05      	ldr	r3, [sp, #20]
 800d80e:	6861      	ldr	r1, [r4, #4]
 800d810:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d814:	2300      	movs	r3, #0
 800d816:	9303      	str	r3, [sp, #12]
 800d818:	ab0a      	add	r3, sp, #40	; 0x28
 800d81a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d81e:	ab09      	add	r3, sp, #36	; 0x24
 800d820:	ec49 8b10 	vmov	d0, r8, r9
 800d824:	9300      	str	r3, [sp, #0]
 800d826:	6022      	str	r2, [r4, #0]
 800d828:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d82c:	4628      	mov	r0, r5
 800d82e:	f7ff fecd 	bl	800d5cc <__cvt>
 800d832:	9b06      	ldr	r3, [sp, #24]
 800d834:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d836:	2b47      	cmp	r3, #71	; 0x47
 800d838:	4680      	mov	r8, r0
 800d83a:	d108      	bne.n	800d84e <_printf_float+0x142>
 800d83c:	1cc8      	adds	r0, r1, #3
 800d83e:	db02      	blt.n	800d846 <_printf_float+0x13a>
 800d840:	6863      	ldr	r3, [r4, #4]
 800d842:	4299      	cmp	r1, r3
 800d844:	dd41      	ble.n	800d8ca <_printf_float+0x1be>
 800d846:	f1ab 0b02 	sub.w	fp, fp, #2
 800d84a:	fa5f fb8b 	uxtb.w	fp, fp
 800d84e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d852:	d820      	bhi.n	800d896 <_printf_float+0x18a>
 800d854:	3901      	subs	r1, #1
 800d856:	465a      	mov	r2, fp
 800d858:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d85c:	9109      	str	r1, [sp, #36]	; 0x24
 800d85e:	f7ff ff17 	bl	800d690 <__exponent>
 800d862:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d864:	1813      	adds	r3, r2, r0
 800d866:	2a01      	cmp	r2, #1
 800d868:	4681      	mov	r9, r0
 800d86a:	6123      	str	r3, [r4, #16]
 800d86c:	dc02      	bgt.n	800d874 <_printf_float+0x168>
 800d86e:	6822      	ldr	r2, [r4, #0]
 800d870:	07d2      	lsls	r2, r2, #31
 800d872:	d501      	bpl.n	800d878 <_printf_float+0x16c>
 800d874:	3301      	adds	r3, #1
 800d876:	6123      	str	r3, [r4, #16]
 800d878:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d09c      	beq.n	800d7ba <_printf_float+0xae>
 800d880:	232d      	movs	r3, #45	; 0x2d
 800d882:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d886:	e798      	b.n	800d7ba <_printf_float+0xae>
 800d888:	9a06      	ldr	r2, [sp, #24]
 800d88a:	2a47      	cmp	r2, #71	; 0x47
 800d88c:	d1be      	bne.n	800d80c <_printf_float+0x100>
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d1bc      	bne.n	800d80c <_printf_float+0x100>
 800d892:	2301      	movs	r3, #1
 800d894:	e7b9      	b.n	800d80a <_printf_float+0xfe>
 800d896:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d89a:	d118      	bne.n	800d8ce <_printf_float+0x1c2>
 800d89c:	2900      	cmp	r1, #0
 800d89e:	6863      	ldr	r3, [r4, #4]
 800d8a0:	dd0b      	ble.n	800d8ba <_printf_float+0x1ae>
 800d8a2:	6121      	str	r1, [r4, #16]
 800d8a4:	b913      	cbnz	r3, 800d8ac <_printf_float+0x1a0>
 800d8a6:	6822      	ldr	r2, [r4, #0]
 800d8a8:	07d0      	lsls	r0, r2, #31
 800d8aa:	d502      	bpl.n	800d8b2 <_printf_float+0x1a6>
 800d8ac:	3301      	adds	r3, #1
 800d8ae:	440b      	add	r3, r1
 800d8b0:	6123      	str	r3, [r4, #16]
 800d8b2:	65a1      	str	r1, [r4, #88]	; 0x58
 800d8b4:	f04f 0900 	mov.w	r9, #0
 800d8b8:	e7de      	b.n	800d878 <_printf_float+0x16c>
 800d8ba:	b913      	cbnz	r3, 800d8c2 <_printf_float+0x1b6>
 800d8bc:	6822      	ldr	r2, [r4, #0]
 800d8be:	07d2      	lsls	r2, r2, #31
 800d8c0:	d501      	bpl.n	800d8c6 <_printf_float+0x1ba>
 800d8c2:	3302      	adds	r3, #2
 800d8c4:	e7f4      	b.n	800d8b0 <_printf_float+0x1a4>
 800d8c6:	2301      	movs	r3, #1
 800d8c8:	e7f2      	b.n	800d8b0 <_printf_float+0x1a4>
 800d8ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d8ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8d0:	4299      	cmp	r1, r3
 800d8d2:	db05      	blt.n	800d8e0 <_printf_float+0x1d4>
 800d8d4:	6823      	ldr	r3, [r4, #0]
 800d8d6:	6121      	str	r1, [r4, #16]
 800d8d8:	07d8      	lsls	r0, r3, #31
 800d8da:	d5ea      	bpl.n	800d8b2 <_printf_float+0x1a6>
 800d8dc:	1c4b      	adds	r3, r1, #1
 800d8de:	e7e7      	b.n	800d8b0 <_printf_float+0x1a4>
 800d8e0:	2900      	cmp	r1, #0
 800d8e2:	bfd4      	ite	le
 800d8e4:	f1c1 0202 	rsble	r2, r1, #2
 800d8e8:	2201      	movgt	r2, #1
 800d8ea:	4413      	add	r3, r2
 800d8ec:	e7e0      	b.n	800d8b0 <_printf_float+0x1a4>
 800d8ee:	6823      	ldr	r3, [r4, #0]
 800d8f0:	055a      	lsls	r2, r3, #21
 800d8f2:	d407      	bmi.n	800d904 <_printf_float+0x1f8>
 800d8f4:	6923      	ldr	r3, [r4, #16]
 800d8f6:	4642      	mov	r2, r8
 800d8f8:	4631      	mov	r1, r6
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	47b8      	blx	r7
 800d8fe:	3001      	adds	r0, #1
 800d900:	d12c      	bne.n	800d95c <_printf_float+0x250>
 800d902:	e764      	b.n	800d7ce <_printf_float+0xc2>
 800d904:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d908:	f240 80e0 	bls.w	800dacc <_printf_float+0x3c0>
 800d90c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d910:	2200      	movs	r2, #0
 800d912:	2300      	movs	r3, #0
 800d914:	f7f3 f900 	bl	8000b18 <__aeabi_dcmpeq>
 800d918:	2800      	cmp	r0, #0
 800d91a:	d034      	beq.n	800d986 <_printf_float+0x27a>
 800d91c:	4a37      	ldr	r2, [pc, #220]	; (800d9fc <_printf_float+0x2f0>)
 800d91e:	2301      	movs	r3, #1
 800d920:	4631      	mov	r1, r6
 800d922:	4628      	mov	r0, r5
 800d924:	47b8      	blx	r7
 800d926:	3001      	adds	r0, #1
 800d928:	f43f af51 	beq.w	800d7ce <_printf_float+0xc2>
 800d92c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d930:	429a      	cmp	r2, r3
 800d932:	db02      	blt.n	800d93a <_printf_float+0x22e>
 800d934:	6823      	ldr	r3, [r4, #0]
 800d936:	07d8      	lsls	r0, r3, #31
 800d938:	d510      	bpl.n	800d95c <_printf_float+0x250>
 800d93a:	ee18 3a10 	vmov	r3, s16
 800d93e:	4652      	mov	r2, sl
 800d940:	4631      	mov	r1, r6
 800d942:	4628      	mov	r0, r5
 800d944:	47b8      	blx	r7
 800d946:	3001      	adds	r0, #1
 800d948:	f43f af41 	beq.w	800d7ce <_printf_float+0xc2>
 800d94c:	f04f 0800 	mov.w	r8, #0
 800d950:	f104 091a 	add.w	r9, r4, #26
 800d954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d956:	3b01      	subs	r3, #1
 800d958:	4543      	cmp	r3, r8
 800d95a:	dc09      	bgt.n	800d970 <_printf_float+0x264>
 800d95c:	6823      	ldr	r3, [r4, #0]
 800d95e:	079b      	lsls	r3, r3, #30
 800d960:	f100 8105 	bmi.w	800db6e <_printf_float+0x462>
 800d964:	68e0      	ldr	r0, [r4, #12]
 800d966:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d968:	4298      	cmp	r0, r3
 800d96a:	bfb8      	it	lt
 800d96c:	4618      	movlt	r0, r3
 800d96e:	e730      	b.n	800d7d2 <_printf_float+0xc6>
 800d970:	2301      	movs	r3, #1
 800d972:	464a      	mov	r2, r9
 800d974:	4631      	mov	r1, r6
 800d976:	4628      	mov	r0, r5
 800d978:	47b8      	blx	r7
 800d97a:	3001      	adds	r0, #1
 800d97c:	f43f af27 	beq.w	800d7ce <_printf_float+0xc2>
 800d980:	f108 0801 	add.w	r8, r8, #1
 800d984:	e7e6      	b.n	800d954 <_printf_float+0x248>
 800d986:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d988:	2b00      	cmp	r3, #0
 800d98a:	dc39      	bgt.n	800da00 <_printf_float+0x2f4>
 800d98c:	4a1b      	ldr	r2, [pc, #108]	; (800d9fc <_printf_float+0x2f0>)
 800d98e:	2301      	movs	r3, #1
 800d990:	4631      	mov	r1, r6
 800d992:	4628      	mov	r0, r5
 800d994:	47b8      	blx	r7
 800d996:	3001      	adds	r0, #1
 800d998:	f43f af19 	beq.w	800d7ce <_printf_float+0xc2>
 800d99c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d9a0:	4313      	orrs	r3, r2
 800d9a2:	d102      	bne.n	800d9aa <_printf_float+0x29e>
 800d9a4:	6823      	ldr	r3, [r4, #0]
 800d9a6:	07d9      	lsls	r1, r3, #31
 800d9a8:	d5d8      	bpl.n	800d95c <_printf_float+0x250>
 800d9aa:	ee18 3a10 	vmov	r3, s16
 800d9ae:	4652      	mov	r2, sl
 800d9b0:	4631      	mov	r1, r6
 800d9b2:	4628      	mov	r0, r5
 800d9b4:	47b8      	blx	r7
 800d9b6:	3001      	adds	r0, #1
 800d9b8:	f43f af09 	beq.w	800d7ce <_printf_float+0xc2>
 800d9bc:	f04f 0900 	mov.w	r9, #0
 800d9c0:	f104 0a1a 	add.w	sl, r4, #26
 800d9c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9c6:	425b      	negs	r3, r3
 800d9c8:	454b      	cmp	r3, r9
 800d9ca:	dc01      	bgt.n	800d9d0 <_printf_float+0x2c4>
 800d9cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9ce:	e792      	b.n	800d8f6 <_printf_float+0x1ea>
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	4652      	mov	r2, sl
 800d9d4:	4631      	mov	r1, r6
 800d9d6:	4628      	mov	r0, r5
 800d9d8:	47b8      	blx	r7
 800d9da:	3001      	adds	r0, #1
 800d9dc:	f43f aef7 	beq.w	800d7ce <_printf_float+0xc2>
 800d9e0:	f109 0901 	add.w	r9, r9, #1
 800d9e4:	e7ee      	b.n	800d9c4 <_printf_float+0x2b8>
 800d9e6:	bf00      	nop
 800d9e8:	7fefffff 	.word	0x7fefffff
 800d9ec:	08012e5c 	.word	0x08012e5c
 800d9f0:	08012e60 	.word	0x08012e60
 800d9f4:	08012e68 	.word	0x08012e68
 800d9f8:	08012e64 	.word	0x08012e64
 800d9fc:	08012e6c 	.word	0x08012e6c
 800da00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800da04:	429a      	cmp	r2, r3
 800da06:	bfa8      	it	ge
 800da08:	461a      	movge	r2, r3
 800da0a:	2a00      	cmp	r2, #0
 800da0c:	4691      	mov	r9, r2
 800da0e:	dc37      	bgt.n	800da80 <_printf_float+0x374>
 800da10:	f04f 0b00 	mov.w	fp, #0
 800da14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da18:	f104 021a 	add.w	r2, r4, #26
 800da1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800da1e:	9305      	str	r3, [sp, #20]
 800da20:	eba3 0309 	sub.w	r3, r3, r9
 800da24:	455b      	cmp	r3, fp
 800da26:	dc33      	bgt.n	800da90 <_printf_float+0x384>
 800da28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da2c:	429a      	cmp	r2, r3
 800da2e:	db3b      	blt.n	800daa8 <_printf_float+0x39c>
 800da30:	6823      	ldr	r3, [r4, #0]
 800da32:	07da      	lsls	r2, r3, #31
 800da34:	d438      	bmi.n	800daa8 <_printf_float+0x39c>
 800da36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da38:	9b05      	ldr	r3, [sp, #20]
 800da3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da3c:	1ad3      	subs	r3, r2, r3
 800da3e:	eba2 0901 	sub.w	r9, r2, r1
 800da42:	4599      	cmp	r9, r3
 800da44:	bfa8      	it	ge
 800da46:	4699      	movge	r9, r3
 800da48:	f1b9 0f00 	cmp.w	r9, #0
 800da4c:	dc35      	bgt.n	800daba <_printf_float+0x3ae>
 800da4e:	f04f 0800 	mov.w	r8, #0
 800da52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da56:	f104 0a1a 	add.w	sl, r4, #26
 800da5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da5e:	1a9b      	subs	r3, r3, r2
 800da60:	eba3 0309 	sub.w	r3, r3, r9
 800da64:	4543      	cmp	r3, r8
 800da66:	f77f af79 	ble.w	800d95c <_printf_float+0x250>
 800da6a:	2301      	movs	r3, #1
 800da6c:	4652      	mov	r2, sl
 800da6e:	4631      	mov	r1, r6
 800da70:	4628      	mov	r0, r5
 800da72:	47b8      	blx	r7
 800da74:	3001      	adds	r0, #1
 800da76:	f43f aeaa 	beq.w	800d7ce <_printf_float+0xc2>
 800da7a:	f108 0801 	add.w	r8, r8, #1
 800da7e:	e7ec      	b.n	800da5a <_printf_float+0x34e>
 800da80:	4613      	mov	r3, r2
 800da82:	4631      	mov	r1, r6
 800da84:	4642      	mov	r2, r8
 800da86:	4628      	mov	r0, r5
 800da88:	47b8      	blx	r7
 800da8a:	3001      	adds	r0, #1
 800da8c:	d1c0      	bne.n	800da10 <_printf_float+0x304>
 800da8e:	e69e      	b.n	800d7ce <_printf_float+0xc2>
 800da90:	2301      	movs	r3, #1
 800da92:	4631      	mov	r1, r6
 800da94:	4628      	mov	r0, r5
 800da96:	9205      	str	r2, [sp, #20]
 800da98:	47b8      	blx	r7
 800da9a:	3001      	adds	r0, #1
 800da9c:	f43f ae97 	beq.w	800d7ce <_printf_float+0xc2>
 800daa0:	9a05      	ldr	r2, [sp, #20]
 800daa2:	f10b 0b01 	add.w	fp, fp, #1
 800daa6:	e7b9      	b.n	800da1c <_printf_float+0x310>
 800daa8:	ee18 3a10 	vmov	r3, s16
 800daac:	4652      	mov	r2, sl
 800daae:	4631      	mov	r1, r6
 800dab0:	4628      	mov	r0, r5
 800dab2:	47b8      	blx	r7
 800dab4:	3001      	adds	r0, #1
 800dab6:	d1be      	bne.n	800da36 <_printf_float+0x32a>
 800dab8:	e689      	b.n	800d7ce <_printf_float+0xc2>
 800daba:	9a05      	ldr	r2, [sp, #20]
 800dabc:	464b      	mov	r3, r9
 800dabe:	4442      	add	r2, r8
 800dac0:	4631      	mov	r1, r6
 800dac2:	4628      	mov	r0, r5
 800dac4:	47b8      	blx	r7
 800dac6:	3001      	adds	r0, #1
 800dac8:	d1c1      	bne.n	800da4e <_printf_float+0x342>
 800daca:	e680      	b.n	800d7ce <_printf_float+0xc2>
 800dacc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dace:	2a01      	cmp	r2, #1
 800dad0:	dc01      	bgt.n	800dad6 <_printf_float+0x3ca>
 800dad2:	07db      	lsls	r3, r3, #31
 800dad4:	d538      	bpl.n	800db48 <_printf_float+0x43c>
 800dad6:	2301      	movs	r3, #1
 800dad8:	4642      	mov	r2, r8
 800dada:	4631      	mov	r1, r6
 800dadc:	4628      	mov	r0, r5
 800dade:	47b8      	blx	r7
 800dae0:	3001      	adds	r0, #1
 800dae2:	f43f ae74 	beq.w	800d7ce <_printf_float+0xc2>
 800dae6:	ee18 3a10 	vmov	r3, s16
 800daea:	4652      	mov	r2, sl
 800daec:	4631      	mov	r1, r6
 800daee:	4628      	mov	r0, r5
 800daf0:	47b8      	blx	r7
 800daf2:	3001      	adds	r0, #1
 800daf4:	f43f ae6b 	beq.w	800d7ce <_printf_float+0xc2>
 800daf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dafc:	2200      	movs	r2, #0
 800dafe:	2300      	movs	r3, #0
 800db00:	f7f3 f80a 	bl	8000b18 <__aeabi_dcmpeq>
 800db04:	b9d8      	cbnz	r0, 800db3e <_printf_float+0x432>
 800db06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db08:	f108 0201 	add.w	r2, r8, #1
 800db0c:	3b01      	subs	r3, #1
 800db0e:	4631      	mov	r1, r6
 800db10:	4628      	mov	r0, r5
 800db12:	47b8      	blx	r7
 800db14:	3001      	adds	r0, #1
 800db16:	d10e      	bne.n	800db36 <_printf_float+0x42a>
 800db18:	e659      	b.n	800d7ce <_printf_float+0xc2>
 800db1a:	2301      	movs	r3, #1
 800db1c:	4652      	mov	r2, sl
 800db1e:	4631      	mov	r1, r6
 800db20:	4628      	mov	r0, r5
 800db22:	47b8      	blx	r7
 800db24:	3001      	adds	r0, #1
 800db26:	f43f ae52 	beq.w	800d7ce <_printf_float+0xc2>
 800db2a:	f108 0801 	add.w	r8, r8, #1
 800db2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db30:	3b01      	subs	r3, #1
 800db32:	4543      	cmp	r3, r8
 800db34:	dcf1      	bgt.n	800db1a <_printf_float+0x40e>
 800db36:	464b      	mov	r3, r9
 800db38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800db3c:	e6dc      	b.n	800d8f8 <_printf_float+0x1ec>
 800db3e:	f04f 0800 	mov.w	r8, #0
 800db42:	f104 0a1a 	add.w	sl, r4, #26
 800db46:	e7f2      	b.n	800db2e <_printf_float+0x422>
 800db48:	2301      	movs	r3, #1
 800db4a:	4642      	mov	r2, r8
 800db4c:	e7df      	b.n	800db0e <_printf_float+0x402>
 800db4e:	2301      	movs	r3, #1
 800db50:	464a      	mov	r2, r9
 800db52:	4631      	mov	r1, r6
 800db54:	4628      	mov	r0, r5
 800db56:	47b8      	blx	r7
 800db58:	3001      	adds	r0, #1
 800db5a:	f43f ae38 	beq.w	800d7ce <_printf_float+0xc2>
 800db5e:	f108 0801 	add.w	r8, r8, #1
 800db62:	68e3      	ldr	r3, [r4, #12]
 800db64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800db66:	1a5b      	subs	r3, r3, r1
 800db68:	4543      	cmp	r3, r8
 800db6a:	dcf0      	bgt.n	800db4e <_printf_float+0x442>
 800db6c:	e6fa      	b.n	800d964 <_printf_float+0x258>
 800db6e:	f04f 0800 	mov.w	r8, #0
 800db72:	f104 0919 	add.w	r9, r4, #25
 800db76:	e7f4      	b.n	800db62 <_printf_float+0x456>

0800db78 <_printf_common>:
 800db78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db7c:	4616      	mov	r6, r2
 800db7e:	4699      	mov	r9, r3
 800db80:	688a      	ldr	r2, [r1, #8]
 800db82:	690b      	ldr	r3, [r1, #16]
 800db84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800db88:	4293      	cmp	r3, r2
 800db8a:	bfb8      	it	lt
 800db8c:	4613      	movlt	r3, r2
 800db8e:	6033      	str	r3, [r6, #0]
 800db90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800db94:	4607      	mov	r7, r0
 800db96:	460c      	mov	r4, r1
 800db98:	b10a      	cbz	r2, 800db9e <_printf_common+0x26>
 800db9a:	3301      	adds	r3, #1
 800db9c:	6033      	str	r3, [r6, #0]
 800db9e:	6823      	ldr	r3, [r4, #0]
 800dba0:	0699      	lsls	r1, r3, #26
 800dba2:	bf42      	ittt	mi
 800dba4:	6833      	ldrmi	r3, [r6, #0]
 800dba6:	3302      	addmi	r3, #2
 800dba8:	6033      	strmi	r3, [r6, #0]
 800dbaa:	6825      	ldr	r5, [r4, #0]
 800dbac:	f015 0506 	ands.w	r5, r5, #6
 800dbb0:	d106      	bne.n	800dbc0 <_printf_common+0x48>
 800dbb2:	f104 0a19 	add.w	sl, r4, #25
 800dbb6:	68e3      	ldr	r3, [r4, #12]
 800dbb8:	6832      	ldr	r2, [r6, #0]
 800dbba:	1a9b      	subs	r3, r3, r2
 800dbbc:	42ab      	cmp	r3, r5
 800dbbe:	dc26      	bgt.n	800dc0e <_printf_common+0x96>
 800dbc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dbc4:	1e13      	subs	r3, r2, #0
 800dbc6:	6822      	ldr	r2, [r4, #0]
 800dbc8:	bf18      	it	ne
 800dbca:	2301      	movne	r3, #1
 800dbcc:	0692      	lsls	r2, r2, #26
 800dbce:	d42b      	bmi.n	800dc28 <_printf_common+0xb0>
 800dbd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dbd4:	4649      	mov	r1, r9
 800dbd6:	4638      	mov	r0, r7
 800dbd8:	47c0      	blx	r8
 800dbda:	3001      	adds	r0, #1
 800dbdc:	d01e      	beq.n	800dc1c <_printf_common+0xa4>
 800dbde:	6823      	ldr	r3, [r4, #0]
 800dbe0:	68e5      	ldr	r5, [r4, #12]
 800dbe2:	6832      	ldr	r2, [r6, #0]
 800dbe4:	f003 0306 	and.w	r3, r3, #6
 800dbe8:	2b04      	cmp	r3, #4
 800dbea:	bf08      	it	eq
 800dbec:	1aad      	subeq	r5, r5, r2
 800dbee:	68a3      	ldr	r3, [r4, #8]
 800dbf0:	6922      	ldr	r2, [r4, #16]
 800dbf2:	bf0c      	ite	eq
 800dbf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dbf8:	2500      	movne	r5, #0
 800dbfa:	4293      	cmp	r3, r2
 800dbfc:	bfc4      	itt	gt
 800dbfe:	1a9b      	subgt	r3, r3, r2
 800dc00:	18ed      	addgt	r5, r5, r3
 800dc02:	2600      	movs	r6, #0
 800dc04:	341a      	adds	r4, #26
 800dc06:	42b5      	cmp	r5, r6
 800dc08:	d11a      	bne.n	800dc40 <_printf_common+0xc8>
 800dc0a:	2000      	movs	r0, #0
 800dc0c:	e008      	b.n	800dc20 <_printf_common+0xa8>
 800dc0e:	2301      	movs	r3, #1
 800dc10:	4652      	mov	r2, sl
 800dc12:	4649      	mov	r1, r9
 800dc14:	4638      	mov	r0, r7
 800dc16:	47c0      	blx	r8
 800dc18:	3001      	adds	r0, #1
 800dc1a:	d103      	bne.n	800dc24 <_printf_common+0xac>
 800dc1c:	f04f 30ff 	mov.w	r0, #4294967295
 800dc20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc24:	3501      	adds	r5, #1
 800dc26:	e7c6      	b.n	800dbb6 <_printf_common+0x3e>
 800dc28:	18e1      	adds	r1, r4, r3
 800dc2a:	1c5a      	adds	r2, r3, #1
 800dc2c:	2030      	movs	r0, #48	; 0x30
 800dc2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dc32:	4422      	add	r2, r4
 800dc34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dc38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dc3c:	3302      	adds	r3, #2
 800dc3e:	e7c7      	b.n	800dbd0 <_printf_common+0x58>
 800dc40:	2301      	movs	r3, #1
 800dc42:	4622      	mov	r2, r4
 800dc44:	4649      	mov	r1, r9
 800dc46:	4638      	mov	r0, r7
 800dc48:	47c0      	blx	r8
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	d0e6      	beq.n	800dc1c <_printf_common+0xa4>
 800dc4e:	3601      	adds	r6, #1
 800dc50:	e7d9      	b.n	800dc06 <_printf_common+0x8e>
	...

0800dc54 <_printf_i>:
 800dc54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc58:	460c      	mov	r4, r1
 800dc5a:	4691      	mov	r9, r2
 800dc5c:	7e27      	ldrb	r7, [r4, #24]
 800dc5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800dc60:	2f78      	cmp	r7, #120	; 0x78
 800dc62:	4680      	mov	r8, r0
 800dc64:	469a      	mov	sl, r3
 800dc66:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dc6a:	d807      	bhi.n	800dc7c <_printf_i+0x28>
 800dc6c:	2f62      	cmp	r7, #98	; 0x62
 800dc6e:	d80a      	bhi.n	800dc86 <_printf_i+0x32>
 800dc70:	2f00      	cmp	r7, #0
 800dc72:	f000 80d8 	beq.w	800de26 <_printf_i+0x1d2>
 800dc76:	2f58      	cmp	r7, #88	; 0x58
 800dc78:	f000 80a3 	beq.w	800ddc2 <_printf_i+0x16e>
 800dc7c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800dc80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dc84:	e03a      	b.n	800dcfc <_printf_i+0xa8>
 800dc86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dc8a:	2b15      	cmp	r3, #21
 800dc8c:	d8f6      	bhi.n	800dc7c <_printf_i+0x28>
 800dc8e:	a001      	add	r0, pc, #4	; (adr r0, 800dc94 <_printf_i+0x40>)
 800dc90:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800dc94:	0800dced 	.word	0x0800dced
 800dc98:	0800dd01 	.word	0x0800dd01
 800dc9c:	0800dc7d 	.word	0x0800dc7d
 800dca0:	0800dc7d 	.word	0x0800dc7d
 800dca4:	0800dc7d 	.word	0x0800dc7d
 800dca8:	0800dc7d 	.word	0x0800dc7d
 800dcac:	0800dd01 	.word	0x0800dd01
 800dcb0:	0800dc7d 	.word	0x0800dc7d
 800dcb4:	0800dc7d 	.word	0x0800dc7d
 800dcb8:	0800dc7d 	.word	0x0800dc7d
 800dcbc:	0800dc7d 	.word	0x0800dc7d
 800dcc0:	0800de0d 	.word	0x0800de0d
 800dcc4:	0800dd31 	.word	0x0800dd31
 800dcc8:	0800ddef 	.word	0x0800ddef
 800dccc:	0800dc7d 	.word	0x0800dc7d
 800dcd0:	0800dc7d 	.word	0x0800dc7d
 800dcd4:	0800de2f 	.word	0x0800de2f
 800dcd8:	0800dc7d 	.word	0x0800dc7d
 800dcdc:	0800dd31 	.word	0x0800dd31
 800dce0:	0800dc7d 	.word	0x0800dc7d
 800dce4:	0800dc7d 	.word	0x0800dc7d
 800dce8:	0800ddf7 	.word	0x0800ddf7
 800dcec:	680b      	ldr	r3, [r1, #0]
 800dcee:	1d1a      	adds	r2, r3, #4
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	600a      	str	r2, [r1, #0]
 800dcf4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800dcf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	e0a3      	b.n	800de48 <_printf_i+0x1f4>
 800dd00:	6825      	ldr	r5, [r4, #0]
 800dd02:	6808      	ldr	r0, [r1, #0]
 800dd04:	062e      	lsls	r6, r5, #24
 800dd06:	f100 0304 	add.w	r3, r0, #4
 800dd0a:	d50a      	bpl.n	800dd22 <_printf_i+0xce>
 800dd0c:	6805      	ldr	r5, [r0, #0]
 800dd0e:	600b      	str	r3, [r1, #0]
 800dd10:	2d00      	cmp	r5, #0
 800dd12:	da03      	bge.n	800dd1c <_printf_i+0xc8>
 800dd14:	232d      	movs	r3, #45	; 0x2d
 800dd16:	426d      	negs	r5, r5
 800dd18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd1c:	485e      	ldr	r0, [pc, #376]	; (800de98 <_printf_i+0x244>)
 800dd1e:	230a      	movs	r3, #10
 800dd20:	e019      	b.n	800dd56 <_printf_i+0x102>
 800dd22:	f015 0f40 	tst.w	r5, #64	; 0x40
 800dd26:	6805      	ldr	r5, [r0, #0]
 800dd28:	600b      	str	r3, [r1, #0]
 800dd2a:	bf18      	it	ne
 800dd2c:	b22d      	sxthne	r5, r5
 800dd2e:	e7ef      	b.n	800dd10 <_printf_i+0xbc>
 800dd30:	680b      	ldr	r3, [r1, #0]
 800dd32:	6825      	ldr	r5, [r4, #0]
 800dd34:	1d18      	adds	r0, r3, #4
 800dd36:	6008      	str	r0, [r1, #0]
 800dd38:	0628      	lsls	r0, r5, #24
 800dd3a:	d501      	bpl.n	800dd40 <_printf_i+0xec>
 800dd3c:	681d      	ldr	r5, [r3, #0]
 800dd3e:	e002      	b.n	800dd46 <_printf_i+0xf2>
 800dd40:	0669      	lsls	r1, r5, #25
 800dd42:	d5fb      	bpl.n	800dd3c <_printf_i+0xe8>
 800dd44:	881d      	ldrh	r5, [r3, #0]
 800dd46:	4854      	ldr	r0, [pc, #336]	; (800de98 <_printf_i+0x244>)
 800dd48:	2f6f      	cmp	r7, #111	; 0x6f
 800dd4a:	bf0c      	ite	eq
 800dd4c:	2308      	moveq	r3, #8
 800dd4e:	230a      	movne	r3, #10
 800dd50:	2100      	movs	r1, #0
 800dd52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dd56:	6866      	ldr	r6, [r4, #4]
 800dd58:	60a6      	str	r6, [r4, #8]
 800dd5a:	2e00      	cmp	r6, #0
 800dd5c:	bfa2      	ittt	ge
 800dd5e:	6821      	ldrge	r1, [r4, #0]
 800dd60:	f021 0104 	bicge.w	r1, r1, #4
 800dd64:	6021      	strge	r1, [r4, #0]
 800dd66:	b90d      	cbnz	r5, 800dd6c <_printf_i+0x118>
 800dd68:	2e00      	cmp	r6, #0
 800dd6a:	d04d      	beq.n	800de08 <_printf_i+0x1b4>
 800dd6c:	4616      	mov	r6, r2
 800dd6e:	fbb5 f1f3 	udiv	r1, r5, r3
 800dd72:	fb03 5711 	mls	r7, r3, r1, r5
 800dd76:	5dc7      	ldrb	r7, [r0, r7]
 800dd78:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800dd7c:	462f      	mov	r7, r5
 800dd7e:	42bb      	cmp	r3, r7
 800dd80:	460d      	mov	r5, r1
 800dd82:	d9f4      	bls.n	800dd6e <_printf_i+0x11a>
 800dd84:	2b08      	cmp	r3, #8
 800dd86:	d10b      	bne.n	800dda0 <_printf_i+0x14c>
 800dd88:	6823      	ldr	r3, [r4, #0]
 800dd8a:	07df      	lsls	r7, r3, #31
 800dd8c:	d508      	bpl.n	800dda0 <_printf_i+0x14c>
 800dd8e:	6923      	ldr	r3, [r4, #16]
 800dd90:	6861      	ldr	r1, [r4, #4]
 800dd92:	4299      	cmp	r1, r3
 800dd94:	bfde      	ittt	le
 800dd96:	2330      	movle	r3, #48	; 0x30
 800dd98:	f806 3c01 	strble.w	r3, [r6, #-1]
 800dd9c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800dda0:	1b92      	subs	r2, r2, r6
 800dda2:	6122      	str	r2, [r4, #16]
 800dda4:	f8cd a000 	str.w	sl, [sp]
 800dda8:	464b      	mov	r3, r9
 800ddaa:	aa03      	add	r2, sp, #12
 800ddac:	4621      	mov	r1, r4
 800ddae:	4640      	mov	r0, r8
 800ddb0:	f7ff fee2 	bl	800db78 <_printf_common>
 800ddb4:	3001      	adds	r0, #1
 800ddb6:	d14c      	bne.n	800de52 <_printf_i+0x1fe>
 800ddb8:	f04f 30ff 	mov.w	r0, #4294967295
 800ddbc:	b004      	add	sp, #16
 800ddbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddc2:	4835      	ldr	r0, [pc, #212]	; (800de98 <_printf_i+0x244>)
 800ddc4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ddc8:	6823      	ldr	r3, [r4, #0]
 800ddca:	680e      	ldr	r6, [r1, #0]
 800ddcc:	061f      	lsls	r7, r3, #24
 800ddce:	f856 5b04 	ldr.w	r5, [r6], #4
 800ddd2:	600e      	str	r6, [r1, #0]
 800ddd4:	d514      	bpl.n	800de00 <_printf_i+0x1ac>
 800ddd6:	07d9      	lsls	r1, r3, #31
 800ddd8:	bf44      	itt	mi
 800ddda:	f043 0320 	orrmi.w	r3, r3, #32
 800ddde:	6023      	strmi	r3, [r4, #0]
 800dde0:	b91d      	cbnz	r5, 800ddea <_printf_i+0x196>
 800dde2:	6823      	ldr	r3, [r4, #0]
 800dde4:	f023 0320 	bic.w	r3, r3, #32
 800dde8:	6023      	str	r3, [r4, #0]
 800ddea:	2310      	movs	r3, #16
 800ddec:	e7b0      	b.n	800dd50 <_printf_i+0xfc>
 800ddee:	6823      	ldr	r3, [r4, #0]
 800ddf0:	f043 0320 	orr.w	r3, r3, #32
 800ddf4:	6023      	str	r3, [r4, #0]
 800ddf6:	2378      	movs	r3, #120	; 0x78
 800ddf8:	4828      	ldr	r0, [pc, #160]	; (800de9c <_printf_i+0x248>)
 800ddfa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ddfe:	e7e3      	b.n	800ddc8 <_printf_i+0x174>
 800de00:	065e      	lsls	r6, r3, #25
 800de02:	bf48      	it	mi
 800de04:	b2ad      	uxthmi	r5, r5
 800de06:	e7e6      	b.n	800ddd6 <_printf_i+0x182>
 800de08:	4616      	mov	r6, r2
 800de0a:	e7bb      	b.n	800dd84 <_printf_i+0x130>
 800de0c:	680b      	ldr	r3, [r1, #0]
 800de0e:	6826      	ldr	r6, [r4, #0]
 800de10:	6960      	ldr	r0, [r4, #20]
 800de12:	1d1d      	adds	r5, r3, #4
 800de14:	600d      	str	r5, [r1, #0]
 800de16:	0635      	lsls	r5, r6, #24
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	d501      	bpl.n	800de20 <_printf_i+0x1cc>
 800de1c:	6018      	str	r0, [r3, #0]
 800de1e:	e002      	b.n	800de26 <_printf_i+0x1d2>
 800de20:	0671      	lsls	r1, r6, #25
 800de22:	d5fb      	bpl.n	800de1c <_printf_i+0x1c8>
 800de24:	8018      	strh	r0, [r3, #0]
 800de26:	2300      	movs	r3, #0
 800de28:	6123      	str	r3, [r4, #16]
 800de2a:	4616      	mov	r6, r2
 800de2c:	e7ba      	b.n	800dda4 <_printf_i+0x150>
 800de2e:	680b      	ldr	r3, [r1, #0]
 800de30:	1d1a      	adds	r2, r3, #4
 800de32:	600a      	str	r2, [r1, #0]
 800de34:	681e      	ldr	r6, [r3, #0]
 800de36:	6862      	ldr	r2, [r4, #4]
 800de38:	2100      	movs	r1, #0
 800de3a:	4630      	mov	r0, r6
 800de3c:	f7f2 f9f8 	bl	8000230 <memchr>
 800de40:	b108      	cbz	r0, 800de46 <_printf_i+0x1f2>
 800de42:	1b80      	subs	r0, r0, r6
 800de44:	6060      	str	r0, [r4, #4]
 800de46:	6863      	ldr	r3, [r4, #4]
 800de48:	6123      	str	r3, [r4, #16]
 800de4a:	2300      	movs	r3, #0
 800de4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de50:	e7a8      	b.n	800dda4 <_printf_i+0x150>
 800de52:	6923      	ldr	r3, [r4, #16]
 800de54:	4632      	mov	r2, r6
 800de56:	4649      	mov	r1, r9
 800de58:	4640      	mov	r0, r8
 800de5a:	47d0      	blx	sl
 800de5c:	3001      	adds	r0, #1
 800de5e:	d0ab      	beq.n	800ddb8 <_printf_i+0x164>
 800de60:	6823      	ldr	r3, [r4, #0]
 800de62:	079b      	lsls	r3, r3, #30
 800de64:	d413      	bmi.n	800de8e <_printf_i+0x23a>
 800de66:	68e0      	ldr	r0, [r4, #12]
 800de68:	9b03      	ldr	r3, [sp, #12]
 800de6a:	4298      	cmp	r0, r3
 800de6c:	bfb8      	it	lt
 800de6e:	4618      	movlt	r0, r3
 800de70:	e7a4      	b.n	800ddbc <_printf_i+0x168>
 800de72:	2301      	movs	r3, #1
 800de74:	4632      	mov	r2, r6
 800de76:	4649      	mov	r1, r9
 800de78:	4640      	mov	r0, r8
 800de7a:	47d0      	blx	sl
 800de7c:	3001      	adds	r0, #1
 800de7e:	d09b      	beq.n	800ddb8 <_printf_i+0x164>
 800de80:	3501      	adds	r5, #1
 800de82:	68e3      	ldr	r3, [r4, #12]
 800de84:	9903      	ldr	r1, [sp, #12]
 800de86:	1a5b      	subs	r3, r3, r1
 800de88:	42ab      	cmp	r3, r5
 800de8a:	dcf2      	bgt.n	800de72 <_printf_i+0x21e>
 800de8c:	e7eb      	b.n	800de66 <_printf_i+0x212>
 800de8e:	2500      	movs	r5, #0
 800de90:	f104 0619 	add.w	r6, r4, #25
 800de94:	e7f5      	b.n	800de82 <_printf_i+0x22e>
 800de96:	bf00      	nop
 800de98:	08012e6e 	.word	0x08012e6e
 800de9c:	08012e7f 	.word	0x08012e7f

0800dea0 <iprintf>:
 800dea0:	b40f      	push	{r0, r1, r2, r3}
 800dea2:	4b0a      	ldr	r3, [pc, #40]	; (800decc <iprintf+0x2c>)
 800dea4:	b513      	push	{r0, r1, r4, lr}
 800dea6:	681c      	ldr	r4, [r3, #0]
 800dea8:	b124      	cbz	r4, 800deb4 <iprintf+0x14>
 800deaa:	69a3      	ldr	r3, [r4, #24]
 800deac:	b913      	cbnz	r3, 800deb4 <iprintf+0x14>
 800deae:	4620      	mov	r0, r4
 800deb0:	f001 ff98 	bl	800fde4 <__sinit>
 800deb4:	ab05      	add	r3, sp, #20
 800deb6:	9a04      	ldr	r2, [sp, #16]
 800deb8:	68a1      	ldr	r1, [r4, #8]
 800deba:	9301      	str	r3, [sp, #4]
 800debc:	4620      	mov	r0, r4
 800debe:	f003 f9c1 	bl	8011244 <_vfiprintf_r>
 800dec2:	b002      	add	sp, #8
 800dec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dec8:	b004      	add	sp, #16
 800deca:	4770      	bx	lr
 800decc:	2000002c 	.word	0x2000002c

0800ded0 <_puts_r>:
 800ded0:	b570      	push	{r4, r5, r6, lr}
 800ded2:	460e      	mov	r6, r1
 800ded4:	4605      	mov	r5, r0
 800ded6:	b118      	cbz	r0, 800dee0 <_puts_r+0x10>
 800ded8:	6983      	ldr	r3, [r0, #24]
 800deda:	b90b      	cbnz	r3, 800dee0 <_puts_r+0x10>
 800dedc:	f001 ff82 	bl	800fde4 <__sinit>
 800dee0:	69ab      	ldr	r3, [r5, #24]
 800dee2:	68ac      	ldr	r4, [r5, #8]
 800dee4:	b913      	cbnz	r3, 800deec <_puts_r+0x1c>
 800dee6:	4628      	mov	r0, r5
 800dee8:	f001 ff7c 	bl	800fde4 <__sinit>
 800deec:	4b2c      	ldr	r3, [pc, #176]	; (800dfa0 <_puts_r+0xd0>)
 800deee:	429c      	cmp	r4, r3
 800def0:	d120      	bne.n	800df34 <_puts_r+0x64>
 800def2:	686c      	ldr	r4, [r5, #4]
 800def4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800def6:	07db      	lsls	r3, r3, #31
 800def8:	d405      	bmi.n	800df06 <_puts_r+0x36>
 800defa:	89a3      	ldrh	r3, [r4, #12]
 800defc:	0598      	lsls	r0, r3, #22
 800defe:	d402      	bmi.n	800df06 <_puts_r+0x36>
 800df00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df02:	f002 fb80 	bl	8010606 <__retarget_lock_acquire_recursive>
 800df06:	89a3      	ldrh	r3, [r4, #12]
 800df08:	0719      	lsls	r1, r3, #28
 800df0a:	d51d      	bpl.n	800df48 <_puts_r+0x78>
 800df0c:	6923      	ldr	r3, [r4, #16]
 800df0e:	b1db      	cbz	r3, 800df48 <_puts_r+0x78>
 800df10:	3e01      	subs	r6, #1
 800df12:	68a3      	ldr	r3, [r4, #8]
 800df14:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800df18:	3b01      	subs	r3, #1
 800df1a:	60a3      	str	r3, [r4, #8]
 800df1c:	bb39      	cbnz	r1, 800df6e <_puts_r+0x9e>
 800df1e:	2b00      	cmp	r3, #0
 800df20:	da38      	bge.n	800df94 <_puts_r+0xc4>
 800df22:	4622      	mov	r2, r4
 800df24:	210a      	movs	r1, #10
 800df26:	4628      	mov	r0, r5
 800df28:	f000 ff0a 	bl	800ed40 <__swbuf_r>
 800df2c:	3001      	adds	r0, #1
 800df2e:	d011      	beq.n	800df54 <_puts_r+0x84>
 800df30:	250a      	movs	r5, #10
 800df32:	e011      	b.n	800df58 <_puts_r+0x88>
 800df34:	4b1b      	ldr	r3, [pc, #108]	; (800dfa4 <_puts_r+0xd4>)
 800df36:	429c      	cmp	r4, r3
 800df38:	d101      	bne.n	800df3e <_puts_r+0x6e>
 800df3a:	68ac      	ldr	r4, [r5, #8]
 800df3c:	e7da      	b.n	800def4 <_puts_r+0x24>
 800df3e:	4b1a      	ldr	r3, [pc, #104]	; (800dfa8 <_puts_r+0xd8>)
 800df40:	429c      	cmp	r4, r3
 800df42:	bf08      	it	eq
 800df44:	68ec      	ldreq	r4, [r5, #12]
 800df46:	e7d5      	b.n	800def4 <_puts_r+0x24>
 800df48:	4621      	mov	r1, r4
 800df4a:	4628      	mov	r0, r5
 800df4c:	f000 ff4a 	bl	800ede4 <__swsetup_r>
 800df50:	2800      	cmp	r0, #0
 800df52:	d0dd      	beq.n	800df10 <_puts_r+0x40>
 800df54:	f04f 35ff 	mov.w	r5, #4294967295
 800df58:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800df5a:	07da      	lsls	r2, r3, #31
 800df5c:	d405      	bmi.n	800df6a <_puts_r+0x9a>
 800df5e:	89a3      	ldrh	r3, [r4, #12]
 800df60:	059b      	lsls	r3, r3, #22
 800df62:	d402      	bmi.n	800df6a <_puts_r+0x9a>
 800df64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800df66:	f002 fb4f 	bl	8010608 <__retarget_lock_release_recursive>
 800df6a:	4628      	mov	r0, r5
 800df6c:	bd70      	pop	{r4, r5, r6, pc}
 800df6e:	2b00      	cmp	r3, #0
 800df70:	da04      	bge.n	800df7c <_puts_r+0xac>
 800df72:	69a2      	ldr	r2, [r4, #24]
 800df74:	429a      	cmp	r2, r3
 800df76:	dc06      	bgt.n	800df86 <_puts_r+0xb6>
 800df78:	290a      	cmp	r1, #10
 800df7a:	d004      	beq.n	800df86 <_puts_r+0xb6>
 800df7c:	6823      	ldr	r3, [r4, #0]
 800df7e:	1c5a      	adds	r2, r3, #1
 800df80:	6022      	str	r2, [r4, #0]
 800df82:	7019      	strb	r1, [r3, #0]
 800df84:	e7c5      	b.n	800df12 <_puts_r+0x42>
 800df86:	4622      	mov	r2, r4
 800df88:	4628      	mov	r0, r5
 800df8a:	f000 fed9 	bl	800ed40 <__swbuf_r>
 800df8e:	3001      	adds	r0, #1
 800df90:	d1bf      	bne.n	800df12 <_puts_r+0x42>
 800df92:	e7df      	b.n	800df54 <_puts_r+0x84>
 800df94:	6823      	ldr	r3, [r4, #0]
 800df96:	250a      	movs	r5, #10
 800df98:	1c5a      	adds	r2, r3, #1
 800df9a:	6022      	str	r2, [r4, #0]
 800df9c:	701d      	strb	r5, [r3, #0]
 800df9e:	e7db      	b.n	800df58 <_puts_r+0x88>
 800dfa0:	08013098 	.word	0x08013098
 800dfa4:	080130b8 	.word	0x080130b8
 800dfa8:	08013078 	.word	0x08013078

0800dfac <puts>:
 800dfac:	4b02      	ldr	r3, [pc, #8]	; (800dfb8 <puts+0xc>)
 800dfae:	4601      	mov	r1, r0
 800dfb0:	6818      	ldr	r0, [r3, #0]
 800dfb2:	f7ff bf8d 	b.w	800ded0 <_puts_r>
 800dfb6:	bf00      	nop
 800dfb8:	2000002c 	.word	0x2000002c

0800dfbc <sulp>:
 800dfbc:	b570      	push	{r4, r5, r6, lr}
 800dfbe:	4604      	mov	r4, r0
 800dfc0:	460d      	mov	r5, r1
 800dfc2:	ec45 4b10 	vmov	d0, r4, r5
 800dfc6:	4616      	mov	r6, r2
 800dfc8:	f002 ff0a 	bl	8010de0 <__ulp>
 800dfcc:	ec51 0b10 	vmov	r0, r1, d0
 800dfd0:	b17e      	cbz	r6, 800dff2 <sulp+0x36>
 800dfd2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dfd6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	dd09      	ble.n	800dff2 <sulp+0x36>
 800dfde:	051b      	lsls	r3, r3, #20
 800dfe0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800dfe4:	2400      	movs	r4, #0
 800dfe6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800dfea:	4622      	mov	r2, r4
 800dfec:	462b      	mov	r3, r5
 800dfee:	f7f2 fb2b 	bl	8000648 <__aeabi_dmul>
 800dff2:	bd70      	pop	{r4, r5, r6, pc}
 800dff4:	0000      	movs	r0, r0
	...

0800dff8 <_strtod_l>:
 800dff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dffc:	b0a3      	sub	sp, #140	; 0x8c
 800dffe:	461f      	mov	r7, r3
 800e000:	2300      	movs	r3, #0
 800e002:	931e      	str	r3, [sp, #120]	; 0x78
 800e004:	4ba4      	ldr	r3, [pc, #656]	; (800e298 <_strtod_l+0x2a0>)
 800e006:	9219      	str	r2, [sp, #100]	; 0x64
 800e008:	681b      	ldr	r3, [r3, #0]
 800e00a:	9307      	str	r3, [sp, #28]
 800e00c:	4604      	mov	r4, r0
 800e00e:	4618      	mov	r0, r3
 800e010:	4688      	mov	r8, r1
 800e012:	f7f2 f905 	bl	8000220 <strlen>
 800e016:	f04f 0a00 	mov.w	sl, #0
 800e01a:	4605      	mov	r5, r0
 800e01c:	f04f 0b00 	mov.w	fp, #0
 800e020:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e024:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e026:	781a      	ldrb	r2, [r3, #0]
 800e028:	2a2b      	cmp	r2, #43	; 0x2b
 800e02a:	d04c      	beq.n	800e0c6 <_strtod_l+0xce>
 800e02c:	d839      	bhi.n	800e0a2 <_strtod_l+0xaa>
 800e02e:	2a0d      	cmp	r2, #13
 800e030:	d832      	bhi.n	800e098 <_strtod_l+0xa0>
 800e032:	2a08      	cmp	r2, #8
 800e034:	d832      	bhi.n	800e09c <_strtod_l+0xa4>
 800e036:	2a00      	cmp	r2, #0
 800e038:	d03c      	beq.n	800e0b4 <_strtod_l+0xbc>
 800e03a:	2300      	movs	r3, #0
 800e03c:	930e      	str	r3, [sp, #56]	; 0x38
 800e03e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800e040:	7833      	ldrb	r3, [r6, #0]
 800e042:	2b30      	cmp	r3, #48	; 0x30
 800e044:	f040 80b4 	bne.w	800e1b0 <_strtod_l+0x1b8>
 800e048:	7873      	ldrb	r3, [r6, #1]
 800e04a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e04e:	2b58      	cmp	r3, #88	; 0x58
 800e050:	d16c      	bne.n	800e12c <_strtod_l+0x134>
 800e052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e054:	9301      	str	r3, [sp, #4]
 800e056:	ab1e      	add	r3, sp, #120	; 0x78
 800e058:	9702      	str	r7, [sp, #8]
 800e05a:	9300      	str	r3, [sp, #0]
 800e05c:	4a8f      	ldr	r2, [pc, #572]	; (800e29c <_strtod_l+0x2a4>)
 800e05e:	ab1f      	add	r3, sp, #124	; 0x7c
 800e060:	a91d      	add	r1, sp, #116	; 0x74
 800e062:	4620      	mov	r0, r4
 800e064:	f001 ffc2 	bl	800ffec <__gethex>
 800e068:	f010 0707 	ands.w	r7, r0, #7
 800e06c:	4605      	mov	r5, r0
 800e06e:	d005      	beq.n	800e07c <_strtod_l+0x84>
 800e070:	2f06      	cmp	r7, #6
 800e072:	d12a      	bne.n	800e0ca <_strtod_l+0xd2>
 800e074:	3601      	adds	r6, #1
 800e076:	2300      	movs	r3, #0
 800e078:	961d      	str	r6, [sp, #116]	; 0x74
 800e07a:	930e      	str	r3, [sp, #56]	; 0x38
 800e07c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e07e:	2b00      	cmp	r3, #0
 800e080:	f040 8596 	bne.w	800ebb0 <_strtod_l+0xbb8>
 800e084:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e086:	b1db      	cbz	r3, 800e0c0 <_strtod_l+0xc8>
 800e088:	4652      	mov	r2, sl
 800e08a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e08e:	ec43 2b10 	vmov	d0, r2, r3
 800e092:	b023      	add	sp, #140	; 0x8c
 800e094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e098:	2a20      	cmp	r2, #32
 800e09a:	d1ce      	bne.n	800e03a <_strtod_l+0x42>
 800e09c:	3301      	adds	r3, #1
 800e09e:	931d      	str	r3, [sp, #116]	; 0x74
 800e0a0:	e7c0      	b.n	800e024 <_strtod_l+0x2c>
 800e0a2:	2a2d      	cmp	r2, #45	; 0x2d
 800e0a4:	d1c9      	bne.n	800e03a <_strtod_l+0x42>
 800e0a6:	2201      	movs	r2, #1
 800e0a8:	920e      	str	r2, [sp, #56]	; 0x38
 800e0aa:	1c5a      	adds	r2, r3, #1
 800e0ac:	921d      	str	r2, [sp, #116]	; 0x74
 800e0ae:	785b      	ldrb	r3, [r3, #1]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d1c4      	bne.n	800e03e <_strtod_l+0x46>
 800e0b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e0b6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	f040 8576 	bne.w	800ebac <_strtod_l+0xbb4>
 800e0c0:	4652      	mov	r2, sl
 800e0c2:	465b      	mov	r3, fp
 800e0c4:	e7e3      	b.n	800e08e <_strtod_l+0x96>
 800e0c6:	2200      	movs	r2, #0
 800e0c8:	e7ee      	b.n	800e0a8 <_strtod_l+0xb0>
 800e0ca:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e0cc:	b13a      	cbz	r2, 800e0de <_strtod_l+0xe6>
 800e0ce:	2135      	movs	r1, #53	; 0x35
 800e0d0:	a820      	add	r0, sp, #128	; 0x80
 800e0d2:	f002 ff90 	bl	8010ff6 <__copybits>
 800e0d6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e0d8:	4620      	mov	r0, r4
 800e0da:	f002 fb55 	bl	8010788 <_Bfree>
 800e0de:	3f01      	subs	r7, #1
 800e0e0:	2f05      	cmp	r7, #5
 800e0e2:	d807      	bhi.n	800e0f4 <_strtod_l+0xfc>
 800e0e4:	e8df f007 	tbb	[pc, r7]
 800e0e8:	1d180b0e 	.word	0x1d180b0e
 800e0ec:	030e      	.short	0x030e
 800e0ee:	f04f 0b00 	mov.w	fp, #0
 800e0f2:	46da      	mov	sl, fp
 800e0f4:	0728      	lsls	r0, r5, #28
 800e0f6:	d5c1      	bpl.n	800e07c <_strtod_l+0x84>
 800e0f8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e0fc:	e7be      	b.n	800e07c <_strtod_l+0x84>
 800e0fe:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800e102:	e7f7      	b.n	800e0f4 <_strtod_l+0xfc>
 800e104:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800e108:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800e10a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e10e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e112:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e116:	e7ed      	b.n	800e0f4 <_strtod_l+0xfc>
 800e118:	f8df b184 	ldr.w	fp, [pc, #388]	; 800e2a0 <_strtod_l+0x2a8>
 800e11c:	f04f 0a00 	mov.w	sl, #0
 800e120:	e7e8      	b.n	800e0f4 <_strtod_l+0xfc>
 800e122:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e126:	f04f 3aff 	mov.w	sl, #4294967295
 800e12a:	e7e3      	b.n	800e0f4 <_strtod_l+0xfc>
 800e12c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e12e:	1c5a      	adds	r2, r3, #1
 800e130:	921d      	str	r2, [sp, #116]	; 0x74
 800e132:	785b      	ldrb	r3, [r3, #1]
 800e134:	2b30      	cmp	r3, #48	; 0x30
 800e136:	d0f9      	beq.n	800e12c <_strtod_l+0x134>
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d09f      	beq.n	800e07c <_strtod_l+0x84>
 800e13c:	2301      	movs	r3, #1
 800e13e:	f04f 0900 	mov.w	r9, #0
 800e142:	9304      	str	r3, [sp, #16]
 800e144:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e146:	930a      	str	r3, [sp, #40]	; 0x28
 800e148:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800e14c:	464f      	mov	r7, r9
 800e14e:	220a      	movs	r2, #10
 800e150:	981d      	ldr	r0, [sp, #116]	; 0x74
 800e152:	7806      	ldrb	r6, [r0, #0]
 800e154:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e158:	b2d9      	uxtb	r1, r3
 800e15a:	2909      	cmp	r1, #9
 800e15c:	d92a      	bls.n	800e1b4 <_strtod_l+0x1bc>
 800e15e:	9907      	ldr	r1, [sp, #28]
 800e160:	462a      	mov	r2, r5
 800e162:	f003 f9fc 	bl	801155e <strncmp>
 800e166:	b398      	cbz	r0, 800e1d0 <_strtod_l+0x1d8>
 800e168:	2000      	movs	r0, #0
 800e16a:	4633      	mov	r3, r6
 800e16c:	463d      	mov	r5, r7
 800e16e:	9007      	str	r0, [sp, #28]
 800e170:	4602      	mov	r2, r0
 800e172:	2b65      	cmp	r3, #101	; 0x65
 800e174:	d001      	beq.n	800e17a <_strtod_l+0x182>
 800e176:	2b45      	cmp	r3, #69	; 0x45
 800e178:	d118      	bne.n	800e1ac <_strtod_l+0x1b4>
 800e17a:	b91d      	cbnz	r5, 800e184 <_strtod_l+0x18c>
 800e17c:	9b04      	ldr	r3, [sp, #16]
 800e17e:	4303      	orrs	r3, r0
 800e180:	d098      	beq.n	800e0b4 <_strtod_l+0xbc>
 800e182:	2500      	movs	r5, #0
 800e184:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800e188:	f108 0301 	add.w	r3, r8, #1
 800e18c:	931d      	str	r3, [sp, #116]	; 0x74
 800e18e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e192:	2b2b      	cmp	r3, #43	; 0x2b
 800e194:	d075      	beq.n	800e282 <_strtod_l+0x28a>
 800e196:	2b2d      	cmp	r3, #45	; 0x2d
 800e198:	d07b      	beq.n	800e292 <_strtod_l+0x29a>
 800e19a:	f04f 0c00 	mov.w	ip, #0
 800e19e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e1a2:	2909      	cmp	r1, #9
 800e1a4:	f240 8082 	bls.w	800e2ac <_strtod_l+0x2b4>
 800e1a8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800e1ac:	2600      	movs	r6, #0
 800e1ae:	e09d      	b.n	800e2ec <_strtod_l+0x2f4>
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	e7c4      	b.n	800e13e <_strtod_l+0x146>
 800e1b4:	2f08      	cmp	r7, #8
 800e1b6:	bfd8      	it	le
 800e1b8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800e1ba:	f100 0001 	add.w	r0, r0, #1
 800e1be:	bfda      	itte	le
 800e1c0:	fb02 3301 	mlale	r3, r2, r1, r3
 800e1c4:	9309      	strle	r3, [sp, #36]	; 0x24
 800e1c6:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e1ca:	3701      	adds	r7, #1
 800e1cc:	901d      	str	r0, [sp, #116]	; 0x74
 800e1ce:	e7bf      	b.n	800e150 <_strtod_l+0x158>
 800e1d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e1d2:	195a      	adds	r2, r3, r5
 800e1d4:	921d      	str	r2, [sp, #116]	; 0x74
 800e1d6:	5d5b      	ldrb	r3, [r3, r5]
 800e1d8:	2f00      	cmp	r7, #0
 800e1da:	d037      	beq.n	800e24c <_strtod_l+0x254>
 800e1dc:	9007      	str	r0, [sp, #28]
 800e1de:	463d      	mov	r5, r7
 800e1e0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e1e4:	2a09      	cmp	r2, #9
 800e1e6:	d912      	bls.n	800e20e <_strtod_l+0x216>
 800e1e8:	2201      	movs	r2, #1
 800e1ea:	e7c2      	b.n	800e172 <_strtod_l+0x17a>
 800e1ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e1ee:	1c5a      	adds	r2, r3, #1
 800e1f0:	921d      	str	r2, [sp, #116]	; 0x74
 800e1f2:	785b      	ldrb	r3, [r3, #1]
 800e1f4:	3001      	adds	r0, #1
 800e1f6:	2b30      	cmp	r3, #48	; 0x30
 800e1f8:	d0f8      	beq.n	800e1ec <_strtod_l+0x1f4>
 800e1fa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800e1fe:	2a08      	cmp	r2, #8
 800e200:	f200 84db 	bhi.w	800ebba <_strtod_l+0xbc2>
 800e204:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800e206:	9007      	str	r0, [sp, #28]
 800e208:	2000      	movs	r0, #0
 800e20a:	920a      	str	r2, [sp, #40]	; 0x28
 800e20c:	4605      	mov	r5, r0
 800e20e:	3b30      	subs	r3, #48	; 0x30
 800e210:	f100 0201 	add.w	r2, r0, #1
 800e214:	d014      	beq.n	800e240 <_strtod_l+0x248>
 800e216:	9907      	ldr	r1, [sp, #28]
 800e218:	4411      	add	r1, r2
 800e21a:	9107      	str	r1, [sp, #28]
 800e21c:	462a      	mov	r2, r5
 800e21e:	eb00 0e05 	add.w	lr, r0, r5
 800e222:	210a      	movs	r1, #10
 800e224:	4572      	cmp	r2, lr
 800e226:	d113      	bne.n	800e250 <_strtod_l+0x258>
 800e228:	182a      	adds	r2, r5, r0
 800e22a:	2a08      	cmp	r2, #8
 800e22c:	f105 0501 	add.w	r5, r5, #1
 800e230:	4405      	add	r5, r0
 800e232:	dc1c      	bgt.n	800e26e <_strtod_l+0x276>
 800e234:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e236:	220a      	movs	r2, #10
 800e238:	fb02 3301 	mla	r3, r2, r1, r3
 800e23c:	9309      	str	r3, [sp, #36]	; 0x24
 800e23e:	2200      	movs	r2, #0
 800e240:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e242:	1c59      	adds	r1, r3, #1
 800e244:	911d      	str	r1, [sp, #116]	; 0x74
 800e246:	785b      	ldrb	r3, [r3, #1]
 800e248:	4610      	mov	r0, r2
 800e24a:	e7c9      	b.n	800e1e0 <_strtod_l+0x1e8>
 800e24c:	4638      	mov	r0, r7
 800e24e:	e7d2      	b.n	800e1f6 <_strtod_l+0x1fe>
 800e250:	2a08      	cmp	r2, #8
 800e252:	dc04      	bgt.n	800e25e <_strtod_l+0x266>
 800e254:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800e256:	434e      	muls	r6, r1
 800e258:	9609      	str	r6, [sp, #36]	; 0x24
 800e25a:	3201      	adds	r2, #1
 800e25c:	e7e2      	b.n	800e224 <_strtod_l+0x22c>
 800e25e:	f102 0c01 	add.w	ip, r2, #1
 800e262:	f1bc 0f10 	cmp.w	ip, #16
 800e266:	bfd8      	it	le
 800e268:	fb01 f909 	mulle.w	r9, r1, r9
 800e26c:	e7f5      	b.n	800e25a <_strtod_l+0x262>
 800e26e:	2d10      	cmp	r5, #16
 800e270:	bfdc      	itt	le
 800e272:	220a      	movle	r2, #10
 800e274:	fb02 3909 	mlale	r9, r2, r9, r3
 800e278:	e7e1      	b.n	800e23e <_strtod_l+0x246>
 800e27a:	2300      	movs	r3, #0
 800e27c:	9307      	str	r3, [sp, #28]
 800e27e:	2201      	movs	r2, #1
 800e280:	e77c      	b.n	800e17c <_strtod_l+0x184>
 800e282:	f04f 0c00 	mov.w	ip, #0
 800e286:	f108 0302 	add.w	r3, r8, #2
 800e28a:	931d      	str	r3, [sp, #116]	; 0x74
 800e28c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800e290:	e785      	b.n	800e19e <_strtod_l+0x1a6>
 800e292:	f04f 0c01 	mov.w	ip, #1
 800e296:	e7f6      	b.n	800e286 <_strtod_l+0x28e>
 800e298:	08013144 	.word	0x08013144
 800e29c:	08012e90 	.word	0x08012e90
 800e2a0:	7ff00000 	.word	0x7ff00000
 800e2a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e2a6:	1c59      	adds	r1, r3, #1
 800e2a8:	911d      	str	r1, [sp, #116]	; 0x74
 800e2aa:	785b      	ldrb	r3, [r3, #1]
 800e2ac:	2b30      	cmp	r3, #48	; 0x30
 800e2ae:	d0f9      	beq.n	800e2a4 <_strtod_l+0x2ac>
 800e2b0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800e2b4:	2908      	cmp	r1, #8
 800e2b6:	f63f af79 	bhi.w	800e1ac <_strtod_l+0x1b4>
 800e2ba:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800e2be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e2c0:	9308      	str	r3, [sp, #32]
 800e2c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e2c4:	1c59      	adds	r1, r3, #1
 800e2c6:	911d      	str	r1, [sp, #116]	; 0x74
 800e2c8:	785b      	ldrb	r3, [r3, #1]
 800e2ca:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800e2ce:	2e09      	cmp	r6, #9
 800e2d0:	d937      	bls.n	800e342 <_strtod_l+0x34a>
 800e2d2:	9e08      	ldr	r6, [sp, #32]
 800e2d4:	1b89      	subs	r1, r1, r6
 800e2d6:	2908      	cmp	r1, #8
 800e2d8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e2dc:	dc02      	bgt.n	800e2e4 <_strtod_l+0x2ec>
 800e2de:	4576      	cmp	r6, lr
 800e2e0:	bfa8      	it	ge
 800e2e2:	4676      	movge	r6, lr
 800e2e4:	f1bc 0f00 	cmp.w	ip, #0
 800e2e8:	d000      	beq.n	800e2ec <_strtod_l+0x2f4>
 800e2ea:	4276      	negs	r6, r6
 800e2ec:	2d00      	cmp	r5, #0
 800e2ee:	d14f      	bne.n	800e390 <_strtod_l+0x398>
 800e2f0:	9904      	ldr	r1, [sp, #16]
 800e2f2:	4301      	orrs	r1, r0
 800e2f4:	f47f aec2 	bne.w	800e07c <_strtod_l+0x84>
 800e2f8:	2a00      	cmp	r2, #0
 800e2fa:	f47f aedb 	bne.w	800e0b4 <_strtod_l+0xbc>
 800e2fe:	2b69      	cmp	r3, #105	; 0x69
 800e300:	d027      	beq.n	800e352 <_strtod_l+0x35a>
 800e302:	dc24      	bgt.n	800e34e <_strtod_l+0x356>
 800e304:	2b49      	cmp	r3, #73	; 0x49
 800e306:	d024      	beq.n	800e352 <_strtod_l+0x35a>
 800e308:	2b4e      	cmp	r3, #78	; 0x4e
 800e30a:	f47f aed3 	bne.w	800e0b4 <_strtod_l+0xbc>
 800e30e:	499e      	ldr	r1, [pc, #632]	; (800e588 <_strtod_l+0x590>)
 800e310:	a81d      	add	r0, sp, #116	; 0x74
 800e312:	f002 f8c3 	bl	801049c <__match>
 800e316:	2800      	cmp	r0, #0
 800e318:	f43f aecc 	beq.w	800e0b4 <_strtod_l+0xbc>
 800e31c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e31e:	781b      	ldrb	r3, [r3, #0]
 800e320:	2b28      	cmp	r3, #40	; 0x28
 800e322:	d12d      	bne.n	800e380 <_strtod_l+0x388>
 800e324:	4999      	ldr	r1, [pc, #612]	; (800e58c <_strtod_l+0x594>)
 800e326:	aa20      	add	r2, sp, #128	; 0x80
 800e328:	a81d      	add	r0, sp, #116	; 0x74
 800e32a:	f002 f8cb 	bl	80104c4 <__hexnan>
 800e32e:	2805      	cmp	r0, #5
 800e330:	d126      	bne.n	800e380 <_strtod_l+0x388>
 800e332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e334:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800e338:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e33c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e340:	e69c      	b.n	800e07c <_strtod_l+0x84>
 800e342:	210a      	movs	r1, #10
 800e344:	fb01 3e0e 	mla	lr, r1, lr, r3
 800e348:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e34c:	e7b9      	b.n	800e2c2 <_strtod_l+0x2ca>
 800e34e:	2b6e      	cmp	r3, #110	; 0x6e
 800e350:	e7db      	b.n	800e30a <_strtod_l+0x312>
 800e352:	498f      	ldr	r1, [pc, #572]	; (800e590 <_strtod_l+0x598>)
 800e354:	a81d      	add	r0, sp, #116	; 0x74
 800e356:	f002 f8a1 	bl	801049c <__match>
 800e35a:	2800      	cmp	r0, #0
 800e35c:	f43f aeaa 	beq.w	800e0b4 <_strtod_l+0xbc>
 800e360:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e362:	498c      	ldr	r1, [pc, #560]	; (800e594 <_strtod_l+0x59c>)
 800e364:	3b01      	subs	r3, #1
 800e366:	a81d      	add	r0, sp, #116	; 0x74
 800e368:	931d      	str	r3, [sp, #116]	; 0x74
 800e36a:	f002 f897 	bl	801049c <__match>
 800e36e:	b910      	cbnz	r0, 800e376 <_strtod_l+0x37e>
 800e370:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800e372:	3301      	adds	r3, #1
 800e374:	931d      	str	r3, [sp, #116]	; 0x74
 800e376:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800e5a4 <_strtod_l+0x5ac>
 800e37a:	f04f 0a00 	mov.w	sl, #0
 800e37e:	e67d      	b.n	800e07c <_strtod_l+0x84>
 800e380:	4885      	ldr	r0, [pc, #532]	; (800e598 <_strtod_l+0x5a0>)
 800e382:	f003 f891 	bl	80114a8 <nan>
 800e386:	ed8d 0b04 	vstr	d0, [sp, #16]
 800e38a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800e38e:	e675      	b.n	800e07c <_strtod_l+0x84>
 800e390:	9b07      	ldr	r3, [sp, #28]
 800e392:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e394:	1af3      	subs	r3, r6, r3
 800e396:	2f00      	cmp	r7, #0
 800e398:	bf08      	it	eq
 800e39a:	462f      	moveq	r7, r5
 800e39c:	2d10      	cmp	r5, #16
 800e39e:	9308      	str	r3, [sp, #32]
 800e3a0:	46a8      	mov	r8, r5
 800e3a2:	bfa8      	it	ge
 800e3a4:	f04f 0810 	movge.w	r8, #16
 800e3a8:	f7f2 f8d4 	bl	8000554 <__aeabi_ui2d>
 800e3ac:	2d09      	cmp	r5, #9
 800e3ae:	4682      	mov	sl, r0
 800e3b0:	468b      	mov	fp, r1
 800e3b2:	dd13      	ble.n	800e3dc <_strtod_l+0x3e4>
 800e3b4:	4b79      	ldr	r3, [pc, #484]	; (800e59c <_strtod_l+0x5a4>)
 800e3b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e3ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e3be:	f7f2 f943 	bl	8000648 <__aeabi_dmul>
 800e3c2:	4682      	mov	sl, r0
 800e3c4:	4648      	mov	r0, r9
 800e3c6:	468b      	mov	fp, r1
 800e3c8:	f7f2 f8c4 	bl	8000554 <__aeabi_ui2d>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	460b      	mov	r3, r1
 800e3d0:	4650      	mov	r0, sl
 800e3d2:	4659      	mov	r1, fp
 800e3d4:	f7f1 ff82 	bl	80002dc <__adddf3>
 800e3d8:	4682      	mov	sl, r0
 800e3da:	468b      	mov	fp, r1
 800e3dc:	2d0f      	cmp	r5, #15
 800e3de:	dc38      	bgt.n	800e452 <_strtod_l+0x45a>
 800e3e0:	9b08      	ldr	r3, [sp, #32]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	f43f ae4a 	beq.w	800e07c <_strtod_l+0x84>
 800e3e8:	dd24      	ble.n	800e434 <_strtod_l+0x43c>
 800e3ea:	2b16      	cmp	r3, #22
 800e3ec:	dc0b      	bgt.n	800e406 <_strtod_l+0x40e>
 800e3ee:	4d6b      	ldr	r5, [pc, #428]	; (800e59c <_strtod_l+0x5a4>)
 800e3f0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800e3f4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800e3f8:	4652      	mov	r2, sl
 800e3fa:	465b      	mov	r3, fp
 800e3fc:	f7f2 f924 	bl	8000648 <__aeabi_dmul>
 800e400:	4682      	mov	sl, r0
 800e402:	468b      	mov	fp, r1
 800e404:	e63a      	b.n	800e07c <_strtod_l+0x84>
 800e406:	9a08      	ldr	r2, [sp, #32]
 800e408:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e40c:	4293      	cmp	r3, r2
 800e40e:	db20      	blt.n	800e452 <_strtod_l+0x45a>
 800e410:	4c62      	ldr	r4, [pc, #392]	; (800e59c <_strtod_l+0x5a4>)
 800e412:	f1c5 050f 	rsb	r5, r5, #15
 800e416:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e41a:	4652      	mov	r2, sl
 800e41c:	465b      	mov	r3, fp
 800e41e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e422:	f7f2 f911 	bl	8000648 <__aeabi_dmul>
 800e426:	9b08      	ldr	r3, [sp, #32]
 800e428:	1b5d      	subs	r5, r3, r5
 800e42a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e42e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e432:	e7e3      	b.n	800e3fc <_strtod_l+0x404>
 800e434:	9b08      	ldr	r3, [sp, #32]
 800e436:	3316      	adds	r3, #22
 800e438:	db0b      	blt.n	800e452 <_strtod_l+0x45a>
 800e43a:	9b07      	ldr	r3, [sp, #28]
 800e43c:	4a57      	ldr	r2, [pc, #348]	; (800e59c <_strtod_l+0x5a4>)
 800e43e:	1b9e      	subs	r6, r3, r6
 800e440:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800e444:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e448:	4650      	mov	r0, sl
 800e44a:	4659      	mov	r1, fp
 800e44c:	f7f2 fa26 	bl	800089c <__aeabi_ddiv>
 800e450:	e7d6      	b.n	800e400 <_strtod_l+0x408>
 800e452:	9b08      	ldr	r3, [sp, #32]
 800e454:	eba5 0808 	sub.w	r8, r5, r8
 800e458:	4498      	add	r8, r3
 800e45a:	f1b8 0f00 	cmp.w	r8, #0
 800e45e:	dd71      	ble.n	800e544 <_strtod_l+0x54c>
 800e460:	f018 030f 	ands.w	r3, r8, #15
 800e464:	d00a      	beq.n	800e47c <_strtod_l+0x484>
 800e466:	494d      	ldr	r1, [pc, #308]	; (800e59c <_strtod_l+0x5a4>)
 800e468:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e46c:	4652      	mov	r2, sl
 800e46e:	465b      	mov	r3, fp
 800e470:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e474:	f7f2 f8e8 	bl	8000648 <__aeabi_dmul>
 800e478:	4682      	mov	sl, r0
 800e47a:	468b      	mov	fp, r1
 800e47c:	f038 080f 	bics.w	r8, r8, #15
 800e480:	d04d      	beq.n	800e51e <_strtod_l+0x526>
 800e482:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e486:	dd22      	ble.n	800e4ce <_strtod_l+0x4d6>
 800e488:	2500      	movs	r5, #0
 800e48a:	462e      	mov	r6, r5
 800e48c:	9509      	str	r5, [sp, #36]	; 0x24
 800e48e:	9507      	str	r5, [sp, #28]
 800e490:	2322      	movs	r3, #34	; 0x22
 800e492:	f8df b110 	ldr.w	fp, [pc, #272]	; 800e5a4 <_strtod_l+0x5ac>
 800e496:	6023      	str	r3, [r4, #0]
 800e498:	f04f 0a00 	mov.w	sl, #0
 800e49c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	f43f adec 	beq.w	800e07c <_strtod_l+0x84>
 800e4a4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e4a6:	4620      	mov	r0, r4
 800e4a8:	f002 f96e 	bl	8010788 <_Bfree>
 800e4ac:	9907      	ldr	r1, [sp, #28]
 800e4ae:	4620      	mov	r0, r4
 800e4b0:	f002 f96a 	bl	8010788 <_Bfree>
 800e4b4:	4631      	mov	r1, r6
 800e4b6:	4620      	mov	r0, r4
 800e4b8:	f002 f966 	bl	8010788 <_Bfree>
 800e4bc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e4be:	4620      	mov	r0, r4
 800e4c0:	f002 f962 	bl	8010788 <_Bfree>
 800e4c4:	4629      	mov	r1, r5
 800e4c6:	4620      	mov	r0, r4
 800e4c8:	f002 f95e 	bl	8010788 <_Bfree>
 800e4cc:	e5d6      	b.n	800e07c <_strtod_l+0x84>
 800e4ce:	2300      	movs	r3, #0
 800e4d0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e4d4:	4650      	mov	r0, sl
 800e4d6:	4659      	mov	r1, fp
 800e4d8:	4699      	mov	r9, r3
 800e4da:	f1b8 0f01 	cmp.w	r8, #1
 800e4de:	dc21      	bgt.n	800e524 <_strtod_l+0x52c>
 800e4e0:	b10b      	cbz	r3, 800e4e6 <_strtod_l+0x4ee>
 800e4e2:	4682      	mov	sl, r0
 800e4e4:	468b      	mov	fp, r1
 800e4e6:	4b2e      	ldr	r3, [pc, #184]	; (800e5a0 <_strtod_l+0x5a8>)
 800e4e8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e4ec:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e4f0:	4652      	mov	r2, sl
 800e4f2:	465b      	mov	r3, fp
 800e4f4:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e4f8:	f7f2 f8a6 	bl	8000648 <__aeabi_dmul>
 800e4fc:	4b29      	ldr	r3, [pc, #164]	; (800e5a4 <_strtod_l+0x5ac>)
 800e4fe:	460a      	mov	r2, r1
 800e500:	400b      	ands	r3, r1
 800e502:	4929      	ldr	r1, [pc, #164]	; (800e5a8 <_strtod_l+0x5b0>)
 800e504:	428b      	cmp	r3, r1
 800e506:	4682      	mov	sl, r0
 800e508:	d8be      	bhi.n	800e488 <_strtod_l+0x490>
 800e50a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e50e:	428b      	cmp	r3, r1
 800e510:	bf86      	itte	hi
 800e512:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800e5ac <_strtod_l+0x5b4>
 800e516:	f04f 3aff 	movhi.w	sl, #4294967295
 800e51a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e51e:	2300      	movs	r3, #0
 800e520:	9304      	str	r3, [sp, #16]
 800e522:	e081      	b.n	800e628 <_strtod_l+0x630>
 800e524:	f018 0f01 	tst.w	r8, #1
 800e528:	d007      	beq.n	800e53a <_strtod_l+0x542>
 800e52a:	4b1d      	ldr	r3, [pc, #116]	; (800e5a0 <_strtod_l+0x5a8>)
 800e52c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800e530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e534:	f7f2 f888 	bl	8000648 <__aeabi_dmul>
 800e538:	2301      	movs	r3, #1
 800e53a:	f109 0901 	add.w	r9, r9, #1
 800e53e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e542:	e7ca      	b.n	800e4da <_strtod_l+0x4e2>
 800e544:	d0eb      	beq.n	800e51e <_strtod_l+0x526>
 800e546:	f1c8 0800 	rsb	r8, r8, #0
 800e54a:	f018 020f 	ands.w	r2, r8, #15
 800e54e:	d00a      	beq.n	800e566 <_strtod_l+0x56e>
 800e550:	4b12      	ldr	r3, [pc, #72]	; (800e59c <_strtod_l+0x5a4>)
 800e552:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e556:	4650      	mov	r0, sl
 800e558:	4659      	mov	r1, fp
 800e55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55e:	f7f2 f99d 	bl	800089c <__aeabi_ddiv>
 800e562:	4682      	mov	sl, r0
 800e564:	468b      	mov	fp, r1
 800e566:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e56a:	d0d8      	beq.n	800e51e <_strtod_l+0x526>
 800e56c:	f1b8 0f1f 	cmp.w	r8, #31
 800e570:	dd1e      	ble.n	800e5b0 <_strtod_l+0x5b8>
 800e572:	2500      	movs	r5, #0
 800e574:	462e      	mov	r6, r5
 800e576:	9509      	str	r5, [sp, #36]	; 0x24
 800e578:	9507      	str	r5, [sp, #28]
 800e57a:	2322      	movs	r3, #34	; 0x22
 800e57c:	f04f 0a00 	mov.w	sl, #0
 800e580:	f04f 0b00 	mov.w	fp, #0
 800e584:	6023      	str	r3, [r4, #0]
 800e586:	e789      	b.n	800e49c <_strtod_l+0x4a4>
 800e588:	08012e69 	.word	0x08012e69
 800e58c:	08012ea4 	.word	0x08012ea4
 800e590:	08012e61 	.word	0x08012e61
 800e594:	08012fe4 	.word	0x08012fe4
 800e598:	08013300 	.word	0x08013300
 800e59c:	080131e0 	.word	0x080131e0
 800e5a0:	080131b8 	.word	0x080131b8
 800e5a4:	7ff00000 	.word	0x7ff00000
 800e5a8:	7ca00000 	.word	0x7ca00000
 800e5ac:	7fefffff 	.word	0x7fefffff
 800e5b0:	f018 0310 	ands.w	r3, r8, #16
 800e5b4:	bf18      	it	ne
 800e5b6:	236a      	movne	r3, #106	; 0x6a
 800e5b8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800e970 <_strtod_l+0x978>
 800e5bc:	9304      	str	r3, [sp, #16]
 800e5be:	4650      	mov	r0, sl
 800e5c0:	4659      	mov	r1, fp
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	f018 0f01 	tst.w	r8, #1
 800e5c8:	d004      	beq.n	800e5d4 <_strtod_l+0x5dc>
 800e5ca:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e5ce:	f7f2 f83b 	bl	8000648 <__aeabi_dmul>
 800e5d2:	2301      	movs	r3, #1
 800e5d4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e5d8:	f109 0908 	add.w	r9, r9, #8
 800e5dc:	d1f2      	bne.n	800e5c4 <_strtod_l+0x5cc>
 800e5de:	b10b      	cbz	r3, 800e5e4 <_strtod_l+0x5ec>
 800e5e0:	4682      	mov	sl, r0
 800e5e2:	468b      	mov	fp, r1
 800e5e4:	9b04      	ldr	r3, [sp, #16]
 800e5e6:	b1bb      	cbz	r3, 800e618 <_strtod_l+0x620>
 800e5e8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800e5ec:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	4659      	mov	r1, fp
 800e5f4:	dd10      	ble.n	800e618 <_strtod_l+0x620>
 800e5f6:	2b1f      	cmp	r3, #31
 800e5f8:	f340 8128 	ble.w	800e84c <_strtod_l+0x854>
 800e5fc:	2b34      	cmp	r3, #52	; 0x34
 800e5fe:	bfde      	ittt	le
 800e600:	3b20      	suble	r3, #32
 800e602:	f04f 32ff 	movle.w	r2, #4294967295
 800e606:	fa02 f303 	lslle.w	r3, r2, r3
 800e60a:	f04f 0a00 	mov.w	sl, #0
 800e60e:	bfcc      	ite	gt
 800e610:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e614:	ea03 0b01 	andle.w	fp, r3, r1
 800e618:	2200      	movs	r2, #0
 800e61a:	2300      	movs	r3, #0
 800e61c:	4650      	mov	r0, sl
 800e61e:	4659      	mov	r1, fp
 800e620:	f7f2 fa7a 	bl	8000b18 <__aeabi_dcmpeq>
 800e624:	2800      	cmp	r0, #0
 800e626:	d1a4      	bne.n	800e572 <_strtod_l+0x57a>
 800e628:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e62a:	9300      	str	r3, [sp, #0]
 800e62c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e62e:	462b      	mov	r3, r5
 800e630:	463a      	mov	r2, r7
 800e632:	4620      	mov	r0, r4
 800e634:	f002 f914 	bl	8010860 <__s2b>
 800e638:	9009      	str	r0, [sp, #36]	; 0x24
 800e63a:	2800      	cmp	r0, #0
 800e63c:	f43f af24 	beq.w	800e488 <_strtod_l+0x490>
 800e640:	9b07      	ldr	r3, [sp, #28]
 800e642:	1b9e      	subs	r6, r3, r6
 800e644:	9b08      	ldr	r3, [sp, #32]
 800e646:	2b00      	cmp	r3, #0
 800e648:	bfb4      	ite	lt
 800e64a:	4633      	movlt	r3, r6
 800e64c:	2300      	movge	r3, #0
 800e64e:	9310      	str	r3, [sp, #64]	; 0x40
 800e650:	9b08      	ldr	r3, [sp, #32]
 800e652:	2500      	movs	r5, #0
 800e654:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e658:	9318      	str	r3, [sp, #96]	; 0x60
 800e65a:	462e      	mov	r6, r5
 800e65c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e65e:	4620      	mov	r0, r4
 800e660:	6859      	ldr	r1, [r3, #4]
 800e662:	f002 f851 	bl	8010708 <_Balloc>
 800e666:	9007      	str	r0, [sp, #28]
 800e668:	2800      	cmp	r0, #0
 800e66a:	f43f af11 	beq.w	800e490 <_strtod_l+0x498>
 800e66e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e670:	691a      	ldr	r2, [r3, #16]
 800e672:	3202      	adds	r2, #2
 800e674:	f103 010c 	add.w	r1, r3, #12
 800e678:	0092      	lsls	r2, r2, #2
 800e67a:	300c      	adds	r0, #12
 800e67c:	f7fe ff90 	bl	800d5a0 <memcpy>
 800e680:	ec4b ab10 	vmov	d0, sl, fp
 800e684:	aa20      	add	r2, sp, #128	; 0x80
 800e686:	a91f      	add	r1, sp, #124	; 0x7c
 800e688:	4620      	mov	r0, r4
 800e68a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800e68e:	f002 fc23 	bl	8010ed8 <__d2b>
 800e692:	901e      	str	r0, [sp, #120]	; 0x78
 800e694:	2800      	cmp	r0, #0
 800e696:	f43f aefb 	beq.w	800e490 <_strtod_l+0x498>
 800e69a:	2101      	movs	r1, #1
 800e69c:	4620      	mov	r0, r4
 800e69e:	f002 f979 	bl	8010994 <__i2b>
 800e6a2:	4606      	mov	r6, r0
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	f43f aef3 	beq.w	800e490 <_strtod_l+0x498>
 800e6aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800e6ac:	9904      	ldr	r1, [sp, #16]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	bfab      	itete	ge
 800e6b2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800e6b4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800e6b6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800e6b8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800e6bc:	bfac      	ite	ge
 800e6be:	eb03 0902 	addge.w	r9, r3, r2
 800e6c2:	1ad7      	sublt	r7, r2, r3
 800e6c4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e6c6:	eba3 0801 	sub.w	r8, r3, r1
 800e6ca:	4490      	add	r8, r2
 800e6cc:	4ba3      	ldr	r3, [pc, #652]	; (800e95c <_strtod_l+0x964>)
 800e6ce:	f108 38ff 	add.w	r8, r8, #4294967295
 800e6d2:	4598      	cmp	r8, r3
 800e6d4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e6d8:	f280 80cc 	bge.w	800e874 <_strtod_l+0x87c>
 800e6dc:	eba3 0308 	sub.w	r3, r3, r8
 800e6e0:	2b1f      	cmp	r3, #31
 800e6e2:	eba2 0203 	sub.w	r2, r2, r3
 800e6e6:	f04f 0101 	mov.w	r1, #1
 800e6ea:	f300 80b6 	bgt.w	800e85a <_strtod_l+0x862>
 800e6ee:	fa01 f303 	lsl.w	r3, r1, r3
 800e6f2:	9311      	str	r3, [sp, #68]	; 0x44
 800e6f4:	2300      	movs	r3, #0
 800e6f6:	930c      	str	r3, [sp, #48]	; 0x30
 800e6f8:	eb09 0802 	add.w	r8, r9, r2
 800e6fc:	9b04      	ldr	r3, [sp, #16]
 800e6fe:	45c1      	cmp	r9, r8
 800e700:	4417      	add	r7, r2
 800e702:	441f      	add	r7, r3
 800e704:	464b      	mov	r3, r9
 800e706:	bfa8      	it	ge
 800e708:	4643      	movge	r3, r8
 800e70a:	42bb      	cmp	r3, r7
 800e70c:	bfa8      	it	ge
 800e70e:	463b      	movge	r3, r7
 800e710:	2b00      	cmp	r3, #0
 800e712:	bfc2      	ittt	gt
 800e714:	eba8 0803 	subgt.w	r8, r8, r3
 800e718:	1aff      	subgt	r7, r7, r3
 800e71a:	eba9 0903 	subgt.w	r9, r9, r3
 800e71e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e720:	2b00      	cmp	r3, #0
 800e722:	dd17      	ble.n	800e754 <_strtod_l+0x75c>
 800e724:	4631      	mov	r1, r6
 800e726:	461a      	mov	r2, r3
 800e728:	4620      	mov	r0, r4
 800e72a:	f002 f9ef 	bl	8010b0c <__pow5mult>
 800e72e:	4606      	mov	r6, r0
 800e730:	2800      	cmp	r0, #0
 800e732:	f43f aead 	beq.w	800e490 <_strtod_l+0x498>
 800e736:	4601      	mov	r1, r0
 800e738:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e73a:	4620      	mov	r0, r4
 800e73c:	f002 f940 	bl	80109c0 <__multiply>
 800e740:	900f      	str	r0, [sp, #60]	; 0x3c
 800e742:	2800      	cmp	r0, #0
 800e744:	f43f aea4 	beq.w	800e490 <_strtod_l+0x498>
 800e748:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e74a:	4620      	mov	r0, r4
 800e74c:	f002 f81c 	bl	8010788 <_Bfree>
 800e750:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e752:	931e      	str	r3, [sp, #120]	; 0x78
 800e754:	f1b8 0f00 	cmp.w	r8, #0
 800e758:	f300 8091 	bgt.w	800e87e <_strtod_l+0x886>
 800e75c:	9b08      	ldr	r3, [sp, #32]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	dd08      	ble.n	800e774 <_strtod_l+0x77c>
 800e762:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e764:	9907      	ldr	r1, [sp, #28]
 800e766:	4620      	mov	r0, r4
 800e768:	f002 f9d0 	bl	8010b0c <__pow5mult>
 800e76c:	9007      	str	r0, [sp, #28]
 800e76e:	2800      	cmp	r0, #0
 800e770:	f43f ae8e 	beq.w	800e490 <_strtod_l+0x498>
 800e774:	2f00      	cmp	r7, #0
 800e776:	dd08      	ble.n	800e78a <_strtod_l+0x792>
 800e778:	9907      	ldr	r1, [sp, #28]
 800e77a:	463a      	mov	r2, r7
 800e77c:	4620      	mov	r0, r4
 800e77e:	f002 fa1f 	bl	8010bc0 <__lshift>
 800e782:	9007      	str	r0, [sp, #28]
 800e784:	2800      	cmp	r0, #0
 800e786:	f43f ae83 	beq.w	800e490 <_strtod_l+0x498>
 800e78a:	f1b9 0f00 	cmp.w	r9, #0
 800e78e:	dd08      	ble.n	800e7a2 <_strtod_l+0x7aa>
 800e790:	4631      	mov	r1, r6
 800e792:	464a      	mov	r2, r9
 800e794:	4620      	mov	r0, r4
 800e796:	f002 fa13 	bl	8010bc0 <__lshift>
 800e79a:	4606      	mov	r6, r0
 800e79c:	2800      	cmp	r0, #0
 800e79e:	f43f ae77 	beq.w	800e490 <_strtod_l+0x498>
 800e7a2:	9a07      	ldr	r2, [sp, #28]
 800e7a4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e7a6:	4620      	mov	r0, r4
 800e7a8:	f002 fa92 	bl	8010cd0 <__mdiff>
 800e7ac:	4605      	mov	r5, r0
 800e7ae:	2800      	cmp	r0, #0
 800e7b0:	f43f ae6e 	beq.w	800e490 <_strtod_l+0x498>
 800e7b4:	68c3      	ldr	r3, [r0, #12]
 800e7b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800e7b8:	2300      	movs	r3, #0
 800e7ba:	60c3      	str	r3, [r0, #12]
 800e7bc:	4631      	mov	r1, r6
 800e7be:	f002 fa6b 	bl	8010c98 <__mcmp>
 800e7c2:	2800      	cmp	r0, #0
 800e7c4:	da65      	bge.n	800e892 <_strtod_l+0x89a>
 800e7c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e7c8:	ea53 030a 	orrs.w	r3, r3, sl
 800e7cc:	f040 8087 	bne.w	800e8de <_strtod_l+0x8e6>
 800e7d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	f040 8082 	bne.w	800e8de <_strtod_l+0x8e6>
 800e7da:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e7de:	0d1b      	lsrs	r3, r3, #20
 800e7e0:	051b      	lsls	r3, r3, #20
 800e7e2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e7e6:	d97a      	bls.n	800e8de <_strtod_l+0x8e6>
 800e7e8:	696b      	ldr	r3, [r5, #20]
 800e7ea:	b913      	cbnz	r3, 800e7f2 <_strtod_l+0x7fa>
 800e7ec:	692b      	ldr	r3, [r5, #16]
 800e7ee:	2b01      	cmp	r3, #1
 800e7f0:	dd75      	ble.n	800e8de <_strtod_l+0x8e6>
 800e7f2:	4629      	mov	r1, r5
 800e7f4:	2201      	movs	r2, #1
 800e7f6:	4620      	mov	r0, r4
 800e7f8:	f002 f9e2 	bl	8010bc0 <__lshift>
 800e7fc:	4631      	mov	r1, r6
 800e7fe:	4605      	mov	r5, r0
 800e800:	f002 fa4a 	bl	8010c98 <__mcmp>
 800e804:	2800      	cmp	r0, #0
 800e806:	dd6a      	ble.n	800e8de <_strtod_l+0x8e6>
 800e808:	9904      	ldr	r1, [sp, #16]
 800e80a:	4a55      	ldr	r2, [pc, #340]	; (800e960 <_strtod_l+0x968>)
 800e80c:	465b      	mov	r3, fp
 800e80e:	2900      	cmp	r1, #0
 800e810:	f000 8085 	beq.w	800e91e <_strtod_l+0x926>
 800e814:	ea02 010b 	and.w	r1, r2, fp
 800e818:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e81c:	dc7f      	bgt.n	800e91e <_strtod_l+0x926>
 800e81e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e822:	f77f aeaa 	ble.w	800e57a <_strtod_l+0x582>
 800e826:	4a4f      	ldr	r2, [pc, #316]	; (800e964 <_strtod_l+0x96c>)
 800e828:	2300      	movs	r3, #0
 800e82a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800e82e:	4650      	mov	r0, sl
 800e830:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800e834:	4659      	mov	r1, fp
 800e836:	f7f1 ff07 	bl	8000648 <__aeabi_dmul>
 800e83a:	460b      	mov	r3, r1
 800e83c:	4303      	orrs	r3, r0
 800e83e:	bf08      	it	eq
 800e840:	2322      	moveq	r3, #34	; 0x22
 800e842:	4682      	mov	sl, r0
 800e844:	468b      	mov	fp, r1
 800e846:	bf08      	it	eq
 800e848:	6023      	streq	r3, [r4, #0]
 800e84a:	e62b      	b.n	800e4a4 <_strtod_l+0x4ac>
 800e84c:	f04f 32ff 	mov.w	r2, #4294967295
 800e850:	fa02 f303 	lsl.w	r3, r2, r3
 800e854:	ea03 0a0a 	and.w	sl, r3, sl
 800e858:	e6de      	b.n	800e618 <_strtod_l+0x620>
 800e85a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800e85e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800e862:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800e866:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800e86a:	fa01 f308 	lsl.w	r3, r1, r8
 800e86e:	930c      	str	r3, [sp, #48]	; 0x30
 800e870:	9111      	str	r1, [sp, #68]	; 0x44
 800e872:	e741      	b.n	800e6f8 <_strtod_l+0x700>
 800e874:	2300      	movs	r3, #0
 800e876:	930c      	str	r3, [sp, #48]	; 0x30
 800e878:	2301      	movs	r3, #1
 800e87a:	9311      	str	r3, [sp, #68]	; 0x44
 800e87c:	e73c      	b.n	800e6f8 <_strtod_l+0x700>
 800e87e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800e880:	4642      	mov	r2, r8
 800e882:	4620      	mov	r0, r4
 800e884:	f002 f99c 	bl	8010bc0 <__lshift>
 800e888:	901e      	str	r0, [sp, #120]	; 0x78
 800e88a:	2800      	cmp	r0, #0
 800e88c:	f47f af66 	bne.w	800e75c <_strtod_l+0x764>
 800e890:	e5fe      	b.n	800e490 <_strtod_l+0x498>
 800e892:	465f      	mov	r7, fp
 800e894:	d16e      	bne.n	800e974 <_strtod_l+0x97c>
 800e896:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e898:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e89c:	b342      	cbz	r2, 800e8f0 <_strtod_l+0x8f8>
 800e89e:	4a32      	ldr	r2, [pc, #200]	; (800e968 <_strtod_l+0x970>)
 800e8a0:	4293      	cmp	r3, r2
 800e8a2:	d128      	bne.n	800e8f6 <_strtod_l+0x8fe>
 800e8a4:	9b04      	ldr	r3, [sp, #16]
 800e8a6:	4650      	mov	r0, sl
 800e8a8:	b1eb      	cbz	r3, 800e8e6 <_strtod_l+0x8ee>
 800e8aa:	4a2d      	ldr	r2, [pc, #180]	; (800e960 <_strtod_l+0x968>)
 800e8ac:	403a      	ands	r2, r7
 800e8ae:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800e8b2:	f04f 31ff 	mov.w	r1, #4294967295
 800e8b6:	d819      	bhi.n	800e8ec <_strtod_l+0x8f4>
 800e8b8:	0d12      	lsrs	r2, r2, #20
 800e8ba:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e8be:	fa01 f303 	lsl.w	r3, r1, r3
 800e8c2:	4298      	cmp	r0, r3
 800e8c4:	d117      	bne.n	800e8f6 <_strtod_l+0x8fe>
 800e8c6:	4b29      	ldr	r3, [pc, #164]	; (800e96c <_strtod_l+0x974>)
 800e8c8:	429f      	cmp	r7, r3
 800e8ca:	d102      	bne.n	800e8d2 <_strtod_l+0x8da>
 800e8cc:	3001      	adds	r0, #1
 800e8ce:	f43f addf 	beq.w	800e490 <_strtod_l+0x498>
 800e8d2:	4b23      	ldr	r3, [pc, #140]	; (800e960 <_strtod_l+0x968>)
 800e8d4:	403b      	ands	r3, r7
 800e8d6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800e8da:	f04f 0a00 	mov.w	sl, #0
 800e8de:	9b04      	ldr	r3, [sp, #16]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d1a0      	bne.n	800e826 <_strtod_l+0x82e>
 800e8e4:	e5de      	b.n	800e4a4 <_strtod_l+0x4ac>
 800e8e6:	f04f 33ff 	mov.w	r3, #4294967295
 800e8ea:	e7ea      	b.n	800e8c2 <_strtod_l+0x8ca>
 800e8ec:	460b      	mov	r3, r1
 800e8ee:	e7e8      	b.n	800e8c2 <_strtod_l+0x8ca>
 800e8f0:	ea53 030a 	orrs.w	r3, r3, sl
 800e8f4:	d088      	beq.n	800e808 <_strtod_l+0x810>
 800e8f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e8f8:	b1db      	cbz	r3, 800e932 <_strtod_l+0x93a>
 800e8fa:	423b      	tst	r3, r7
 800e8fc:	d0ef      	beq.n	800e8de <_strtod_l+0x8e6>
 800e8fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e900:	9a04      	ldr	r2, [sp, #16]
 800e902:	4650      	mov	r0, sl
 800e904:	4659      	mov	r1, fp
 800e906:	b1c3      	cbz	r3, 800e93a <_strtod_l+0x942>
 800e908:	f7ff fb58 	bl	800dfbc <sulp>
 800e90c:	4602      	mov	r2, r0
 800e90e:	460b      	mov	r3, r1
 800e910:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e914:	f7f1 fce2 	bl	80002dc <__adddf3>
 800e918:	4682      	mov	sl, r0
 800e91a:	468b      	mov	fp, r1
 800e91c:	e7df      	b.n	800e8de <_strtod_l+0x8e6>
 800e91e:	4013      	ands	r3, r2
 800e920:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e924:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e928:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e92c:	f04f 3aff 	mov.w	sl, #4294967295
 800e930:	e7d5      	b.n	800e8de <_strtod_l+0x8e6>
 800e932:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e934:	ea13 0f0a 	tst.w	r3, sl
 800e938:	e7e0      	b.n	800e8fc <_strtod_l+0x904>
 800e93a:	f7ff fb3f 	bl	800dfbc <sulp>
 800e93e:	4602      	mov	r2, r0
 800e940:	460b      	mov	r3, r1
 800e942:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e946:	f7f1 fcc7 	bl	80002d8 <__aeabi_dsub>
 800e94a:	2200      	movs	r2, #0
 800e94c:	2300      	movs	r3, #0
 800e94e:	4682      	mov	sl, r0
 800e950:	468b      	mov	fp, r1
 800e952:	f7f2 f8e1 	bl	8000b18 <__aeabi_dcmpeq>
 800e956:	2800      	cmp	r0, #0
 800e958:	d0c1      	beq.n	800e8de <_strtod_l+0x8e6>
 800e95a:	e60e      	b.n	800e57a <_strtod_l+0x582>
 800e95c:	fffffc02 	.word	0xfffffc02
 800e960:	7ff00000 	.word	0x7ff00000
 800e964:	39500000 	.word	0x39500000
 800e968:	000fffff 	.word	0x000fffff
 800e96c:	7fefffff 	.word	0x7fefffff
 800e970:	08012eb8 	.word	0x08012eb8
 800e974:	4631      	mov	r1, r6
 800e976:	4628      	mov	r0, r5
 800e978:	f002 fb0a 	bl	8010f90 <__ratio>
 800e97c:	ec59 8b10 	vmov	r8, r9, d0
 800e980:	ee10 0a10 	vmov	r0, s0
 800e984:	2200      	movs	r2, #0
 800e986:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e98a:	4649      	mov	r1, r9
 800e98c:	f7f2 f8d8 	bl	8000b40 <__aeabi_dcmple>
 800e990:	2800      	cmp	r0, #0
 800e992:	d07c      	beq.n	800ea8e <_strtod_l+0xa96>
 800e994:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e996:	2b00      	cmp	r3, #0
 800e998:	d04c      	beq.n	800ea34 <_strtod_l+0xa3c>
 800e99a:	4b95      	ldr	r3, [pc, #596]	; (800ebf0 <_strtod_l+0xbf8>)
 800e99c:	2200      	movs	r2, #0
 800e99e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800e9a2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ebf0 <_strtod_l+0xbf8>
 800e9a6:	f04f 0800 	mov.w	r8, #0
 800e9aa:	4b92      	ldr	r3, [pc, #584]	; (800ebf4 <_strtod_l+0xbfc>)
 800e9ac:	403b      	ands	r3, r7
 800e9ae:	9311      	str	r3, [sp, #68]	; 0x44
 800e9b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800e9b2:	4b91      	ldr	r3, [pc, #580]	; (800ebf8 <_strtod_l+0xc00>)
 800e9b4:	429a      	cmp	r2, r3
 800e9b6:	f040 80b2 	bne.w	800eb1e <_strtod_l+0xb26>
 800e9ba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e9be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e9c2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800e9c6:	ec4b ab10 	vmov	d0, sl, fp
 800e9ca:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800e9ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e9d2:	f002 fa05 	bl	8010de0 <__ulp>
 800e9d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e9da:	ec53 2b10 	vmov	r2, r3, d0
 800e9de:	f7f1 fe33 	bl	8000648 <__aeabi_dmul>
 800e9e2:	4652      	mov	r2, sl
 800e9e4:	465b      	mov	r3, fp
 800e9e6:	f7f1 fc79 	bl	80002dc <__adddf3>
 800e9ea:	460b      	mov	r3, r1
 800e9ec:	4981      	ldr	r1, [pc, #516]	; (800ebf4 <_strtod_l+0xbfc>)
 800e9ee:	4a83      	ldr	r2, [pc, #524]	; (800ebfc <_strtod_l+0xc04>)
 800e9f0:	4019      	ands	r1, r3
 800e9f2:	4291      	cmp	r1, r2
 800e9f4:	4682      	mov	sl, r0
 800e9f6:	d95e      	bls.n	800eab6 <_strtod_l+0xabe>
 800e9f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e9fa:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e9fe:	4293      	cmp	r3, r2
 800ea00:	d103      	bne.n	800ea0a <_strtod_l+0xa12>
 800ea02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea04:	3301      	adds	r3, #1
 800ea06:	f43f ad43 	beq.w	800e490 <_strtod_l+0x498>
 800ea0a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800ec08 <_strtod_l+0xc10>
 800ea0e:	f04f 3aff 	mov.w	sl, #4294967295
 800ea12:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ea14:	4620      	mov	r0, r4
 800ea16:	f001 feb7 	bl	8010788 <_Bfree>
 800ea1a:	9907      	ldr	r1, [sp, #28]
 800ea1c:	4620      	mov	r0, r4
 800ea1e:	f001 feb3 	bl	8010788 <_Bfree>
 800ea22:	4631      	mov	r1, r6
 800ea24:	4620      	mov	r0, r4
 800ea26:	f001 feaf 	bl	8010788 <_Bfree>
 800ea2a:	4629      	mov	r1, r5
 800ea2c:	4620      	mov	r0, r4
 800ea2e:	f001 feab 	bl	8010788 <_Bfree>
 800ea32:	e613      	b.n	800e65c <_strtod_l+0x664>
 800ea34:	f1ba 0f00 	cmp.w	sl, #0
 800ea38:	d11b      	bne.n	800ea72 <_strtod_l+0xa7a>
 800ea3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ea3e:	b9f3      	cbnz	r3, 800ea7e <_strtod_l+0xa86>
 800ea40:	4b6b      	ldr	r3, [pc, #428]	; (800ebf0 <_strtod_l+0xbf8>)
 800ea42:	2200      	movs	r2, #0
 800ea44:	4640      	mov	r0, r8
 800ea46:	4649      	mov	r1, r9
 800ea48:	f7f2 f870 	bl	8000b2c <__aeabi_dcmplt>
 800ea4c:	b9d0      	cbnz	r0, 800ea84 <_strtod_l+0xa8c>
 800ea4e:	4640      	mov	r0, r8
 800ea50:	4649      	mov	r1, r9
 800ea52:	4b6b      	ldr	r3, [pc, #428]	; (800ec00 <_strtod_l+0xc08>)
 800ea54:	2200      	movs	r2, #0
 800ea56:	f7f1 fdf7 	bl	8000648 <__aeabi_dmul>
 800ea5a:	4680      	mov	r8, r0
 800ea5c:	4689      	mov	r9, r1
 800ea5e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ea62:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800ea66:	931b      	str	r3, [sp, #108]	; 0x6c
 800ea68:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800ea6c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800ea70:	e79b      	b.n	800e9aa <_strtod_l+0x9b2>
 800ea72:	f1ba 0f01 	cmp.w	sl, #1
 800ea76:	d102      	bne.n	800ea7e <_strtod_l+0xa86>
 800ea78:	2f00      	cmp	r7, #0
 800ea7a:	f43f ad7e 	beq.w	800e57a <_strtod_l+0x582>
 800ea7e:	4b61      	ldr	r3, [pc, #388]	; (800ec04 <_strtod_l+0xc0c>)
 800ea80:	2200      	movs	r2, #0
 800ea82:	e78c      	b.n	800e99e <_strtod_l+0x9a6>
 800ea84:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ec00 <_strtod_l+0xc08>
 800ea88:	f04f 0800 	mov.w	r8, #0
 800ea8c:	e7e7      	b.n	800ea5e <_strtod_l+0xa66>
 800ea8e:	4b5c      	ldr	r3, [pc, #368]	; (800ec00 <_strtod_l+0xc08>)
 800ea90:	4640      	mov	r0, r8
 800ea92:	4649      	mov	r1, r9
 800ea94:	2200      	movs	r2, #0
 800ea96:	f7f1 fdd7 	bl	8000648 <__aeabi_dmul>
 800ea9a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea9c:	4680      	mov	r8, r0
 800ea9e:	4689      	mov	r9, r1
 800eaa0:	b933      	cbnz	r3, 800eab0 <_strtod_l+0xab8>
 800eaa2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eaa6:	9012      	str	r0, [sp, #72]	; 0x48
 800eaa8:	9313      	str	r3, [sp, #76]	; 0x4c
 800eaaa:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800eaae:	e7dd      	b.n	800ea6c <_strtod_l+0xa74>
 800eab0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800eab4:	e7f9      	b.n	800eaaa <_strtod_l+0xab2>
 800eab6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800eaba:	9b04      	ldr	r3, [sp, #16]
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d1a8      	bne.n	800ea12 <_strtod_l+0xa1a>
 800eac0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eac4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800eac6:	0d1b      	lsrs	r3, r3, #20
 800eac8:	051b      	lsls	r3, r3, #20
 800eaca:	429a      	cmp	r2, r3
 800eacc:	d1a1      	bne.n	800ea12 <_strtod_l+0xa1a>
 800eace:	4640      	mov	r0, r8
 800ead0:	4649      	mov	r1, r9
 800ead2:	f7f2 f919 	bl	8000d08 <__aeabi_d2lz>
 800ead6:	f7f1 fd89 	bl	80005ec <__aeabi_l2d>
 800eada:	4602      	mov	r2, r0
 800eadc:	460b      	mov	r3, r1
 800eade:	4640      	mov	r0, r8
 800eae0:	4649      	mov	r1, r9
 800eae2:	f7f1 fbf9 	bl	80002d8 <__aeabi_dsub>
 800eae6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800eae8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eaec:	ea43 030a 	orr.w	r3, r3, sl
 800eaf0:	4313      	orrs	r3, r2
 800eaf2:	4680      	mov	r8, r0
 800eaf4:	4689      	mov	r9, r1
 800eaf6:	d053      	beq.n	800eba0 <_strtod_l+0xba8>
 800eaf8:	a335      	add	r3, pc, #212	; (adr r3, 800ebd0 <_strtod_l+0xbd8>)
 800eafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eafe:	f7f2 f815 	bl	8000b2c <__aeabi_dcmplt>
 800eb02:	2800      	cmp	r0, #0
 800eb04:	f47f acce 	bne.w	800e4a4 <_strtod_l+0x4ac>
 800eb08:	a333      	add	r3, pc, #204	; (adr r3, 800ebd8 <_strtod_l+0xbe0>)
 800eb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb0e:	4640      	mov	r0, r8
 800eb10:	4649      	mov	r1, r9
 800eb12:	f7f2 f829 	bl	8000b68 <__aeabi_dcmpgt>
 800eb16:	2800      	cmp	r0, #0
 800eb18:	f43f af7b 	beq.w	800ea12 <_strtod_l+0xa1a>
 800eb1c:	e4c2      	b.n	800e4a4 <_strtod_l+0x4ac>
 800eb1e:	9b04      	ldr	r3, [sp, #16]
 800eb20:	b333      	cbz	r3, 800eb70 <_strtod_l+0xb78>
 800eb22:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800eb24:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800eb28:	d822      	bhi.n	800eb70 <_strtod_l+0xb78>
 800eb2a:	a32d      	add	r3, pc, #180	; (adr r3, 800ebe0 <_strtod_l+0xbe8>)
 800eb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb30:	4640      	mov	r0, r8
 800eb32:	4649      	mov	r1, r9
 800eb34:	f7f2 f804 	bl	8000b40 <__aeabi_dcmple>
 800eb38:	b1a0      	cbz	r0, 800eb64 <_strtod_l+0xb6c>
 800eb3a:	4649      	mov	r1, r9
 800eb3c:	4640      	mov	r0, r8
 800eb3e:	f7f2 f85b 	bl	8000bf8 <__aeabi_d2uiz>
 800eb42:	2801      	cmp	r0, #1
 800eb44:	bf38      	it	cc
 800eb46:	2001      	movcc	r0, #1
 800eb48:	f7f1 fd04 	bl	8000554 <__aeabi_ui2d>
 800eb4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800eb4e:	4680      	mov	r8, r0
 800eb50:	4689      	mov	r9, r1
 800eb52:	bb13      	cbnz	r3, 800eb9a <_strtod_l+0xba2>
 800eb54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eb58:	9014      	str	r0, [sp, #80]	; 0x50
 800eb5a:	9315      	str	r3, [sp, #84]	; 0x54
 800eb5c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800eb60:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800eb64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eb66:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800eb68:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800eb6c:	1a9b      	subs	r3, r3, r2
 800eb6e:	930d      	str	r3, [sp, #52]	; 0x34
 800eb70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800eb74:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800eb78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800eb7c:	f002 f930 	bl	8010de0 <__ulp>
 800eb80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800eb84:	ec53 2b10 	vmov	r2, r3, d0
 800eb88:	f7f1 fd5e 	bl	8000648 <__aeabi_dmul>
 800eb8c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800eb90:	f7f1 fba4 	bl	80002dc <__adddf3>
 800eb94:	4682      	mov	sl, r0
 800eb96:	468b      	mov	fp, r1
 800eb98:	e78f      	b.n	800eaba <_strtod_l+0xac2>
 800eb9a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800eb9e:	e7dd      	b.n	800eb5c <_strtod_l+0xb64>
 800eba0:	a311      	add	r3, pc, #68	; (adr r3, 800ebe8 <_strtod_l+0xbf0>)
 800eba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba6:	f7f1 ffc1 	bl	8000b2c <__aeabi_dcmplt>
 800ebaa:	e7b4      	b.n	800eb16 <_strtod_l+0xb1e>
 800ebac:	2300      	movs	r3, #0
 800ebae:	930e      	str	r3, [sp, #56]	; 0x38
 800ebb0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ebb2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ebb4:	6013      	str	r3, [r2, #0]
 800ebb6:	f7ff ba65 	b.w	800e084 <_strtod_l+0x8c>
 800ebba:	2b65      	cmp	r3, #101	; 0x65
 800ebbc:	f43f ab5d 	beq.w	800e27a <_strtod_l+0x282>
 800ebc0:	2b45      	cmp	r3, #69	; 0x45
 800ebc2:	f43f ab5a 	beq.w	800e27a <_strtod_l+0x282>
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	f7ff bb92 	b.w	800e2f0 <_strtod_l+0x2f8>
 800ebcc:	f3af 8000 	nop.w
 800ebd0:	94a03595 	.word	0x94a03595
 800ebd4:	3fdfffff 	.word	0x3fdfffff
 800ebd8:	35afe535 	.word	0x35afe535
 800ebdc:	3fe00000 	.word	0x3fe00000
 800ebe0:	ffc00000 	.word	0xffc00000
 800ebe4:	41dfffff 	.word	0x41dfffff
 800ebe8:	94a03595 	.word	0x94a03595
 800ebec:	3fcfffff 	.word	0x3fcfffff
 800ebf0:	3ff00000 	.word	0x3ff00000
 800ebf4:	7ff00000 	.word	0x7ff00000
 800ebf8:	7fe00000 	.word	0x7fe00000
 800ebfc:	7c9fffff 	.word	0x7c9fffff
 800ec00:	3fe00000 	.word	0x3fe00000
 800ec04:	bff00000 	.word	0xbff00000
 800ec08:	7fefffff 	.word	0x7fefffff

0800ec0c <strtod>:
 800ec0c:	460a      	mov	r2, r1
 800ec0e:	4601      	mov	r1, r0
 800ec10:	4802      	ldr	r0, [pc, #8]	; (800ec1c <strtod+0x10>)
 800ec12:	4b03      	ldr	r3, [pc, #12]	; (800ec20 <strtod+0x14>)
 800ec14:	6800      	ldr	r0, [r0, #0]
 800ec16:	f7ff b9ef 	b.w	800dff8 <_strtod_l>
 800ec1a:	bf00      	nop
 800ec1c:	2000002c 	.word	0x2000002c
 800ec20:	20000094 	.word	0x20000094

0800ec24 <_strtol_l.isra.0>:
 800ec24:	2b01      	cmp	r3, #1
 800ec26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec2a:	d001      	beq.n	800ec30 <_strtol_l.isra.0+0xc>
 800ec2c:	2b24      	cmp	r3, #36	; 0x24
 800ec2e:	d906      	bls.n	800ec3e <_strtol_l.isra.0+0x1a>
 800ec30:	f7fe fc8c 	bl	800d54c <__errno>
 800ec34:	2316      	movs	r3, #22
 800ec36:	6003      	str	r3, [r0, #0]
 800ec38:	2000      	movs	r0, #0
 800ec3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec3e:	4f3a      	ldr	r7, [pc, #232]	; (800ed28 <_strtol_l.isra.0+0x104>)
 800ec40:	468e      	mov	lr, r1
 800ec42:	4676      	mov	r6, lr
 800ec44:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ec48:	5de5      	ldrb	r5, [r4, r7]
 800ec4a:	f015 0508 	ands.w	r5, r5, #8
 800ec4e:	d1f8      	bne.n	800ec42 <_strtol_l.isra.0+0x1e>
 800ec50:	2c2d      	cmp	r4, #45	; 0x2d
 800ec52:	d134      	bne.n	800ecbe <_strtol_l.isra.0+0x9a>
 800ec54:	f89e 4000 	ldrb.w	r4, [lr]
 800ec58:	f04f 0801 	mov.w	r8, #1
 800ec5c:	f106 0e02 	add.w	lr, r6, #2
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d05c      	beq.n	800ed1e <_strtol_l.isra.0+0xfa>
 800ec64:	2b10      	cmp	r3, #16
 800ec66:	d10c      	bne.n	800ec82 <_strtol_l.isra.0+0x5e>
 800ec68:	2c30      	cmp	r4, #48	; 0x30
 800ec6a:	d10a      	bne.n	800ec82 <_strtol_l.isra.0+0x5e>
 800ec6c:	f89e 4000 	ldrb.w	r4, [lr]
 800ec70:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ec74:	2c58      	cmp	r4, #88	; 0x58
 800ec76:	d14d      	bne.n	800ed14 <_strtol_l.isra.0+0xf0>
 800ec78:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800ec7c:	2310      	movs	r3, #16
 800ec7e:	f10e 0e02 	add.w	lr, lr, #2
 800ec82:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800ec86:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ec8a:	2600      	movs	r6, #0
 800ec8c:	fbbc f9f3 	udiv	r9, ip, r3
 800ec90:	4635      	mov	r5, r6
 800ec92:	fb03 ca19 	mls	sl, r3, r9, ip
 800ec96:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ec9a:	2f09      	cmp	r7, #9
 800ec9c:	d818      	bhi.n	800ecd0 <_strtol_l.isra.0+0xac>
 800ec9e:	463c      	mov	r4, r7
 800eca0:	42a3      	cmp	r3, r4
 800eca2:	dd24      	ble.n	800ecee <_strtol_l.isra.0+0xca>
 800eca4:	2e00      	cmp	r6, #0
 800eca6:	db1f      	blt.n	800ece8 <_strtol_l.isra.0+0xc4>
 800eca8:	45a9      	cmp	r9, r5
 800ecaa:	d31d      	bcc.n	800ece8 <_strtol_l.isra.0+0xc4>
 800ecac:	d101      	bne.n	800ecb2 <_strtol_l.isra.0+0x8e>
 800ecae:	45a2      	cmp	sl, r4
 800ecb0:	db1a      	blt.n	800ece8 <_strtol_l.isra.0+0xc4>
 800ecb2:	fb05 4503 	mla	r5, r5, r3, r4
 800ecb6:	2601      	movs	r6, #1
 800ecb8:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800ecbc:	e7eb      	b.n	800ec96 <_strtol_l.isra.0+0x72>
 800ecbe:	2c2b      	cmp	r4, #43	; 0x2b
 800ecc0:	bf08      	it	eq
 800ecc2:	f89e 4000 	ldrbeq.w	r4, [lr]
 800ecc6:	46a8      	mov	r8, r5
 800ecc8:	bf08      	it	eq
 800ecca:	f106 0e02 	addeq.w	lr, r6, #2
 800ecce:	e7c7      	b.n	800ec60 <_strtol_l.isra.0+0x3c>
 800ecd0:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ecd4:	2f19      	cmp	r7, #25
 800ecd6:	d801      	bhi.n	800ecdc <_strtol_l.isra.0+0xb8>
 800ecd8:	3c37      	subs	r4, #55	; 0x37
 800ecda:	e7e1      	b.n	800eca0 <_strtol_l.isra.0+0x7c>
 800ecdc:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ece0:	2f19      	cmp	r7, #25
 800ece2:	d804      	bhi.n	800ecee <_strtol_l.isra.0+0xca>
 800ece4:	3c57      	subs	r4, #87	; 0x57
 800ece6:	e7db      	b.n	800eca0 <_strtol_l.isra.0+0x7c>
 800ece8:	f04f 36ff 	mov.w	r6, #4294967295
 800ecec:	e7e4      	b.n	800ecb8 <_strtol_l.isra.0+0x94>
 800ecee:	2e00      	cmp	r6, #0
 800ecf0:	da05      	bge.n	800ecfe <_strtol_l.isra.0+0xda>
 800ecf2:	2322      	movs	r3, #34	; 0x22
 800ecf4:	6003      	str	r3, [r0, #0]
 800ecf6:	4665      	mov	r5, ip
 800ecf8:	b942      	cbnz	r2, 800ed0c <_strtol_l.isra.0+0xe8>
 800ecfa:	4628      	mov	r0, r5
 800ecfc:	e79d      	b.n	800ec3a <_strtol_l.isra.0+0x16>
 800ecfe:	f1b8 0f00 	cmp.w	r8, #0
 800ed02:	d000      	beq.n	800ed06 <_strtol_l.isra.0+0xe2>
 800ed04:	426d      	negs	r5, r5
 800ed06:	2a00      	cmp	r2, #0
 800ed08:	d0f7      	beq.n	800ecfa <_strtol_l.isra.0+0xd6>
 800ed0a:	b10e      	cbz	r6, 800ed10 <_strtol_l.isra.0+0xec>
 800ed0c:	f10e 31ff 	add.w	r1, lr, #4294967295
 800ed10:	6011      	str	r1, [r2, #0]
 800ed12:	e7f2      	b.n	800ecfa <_strtol_l.isra.0+0xd6>
 800ed14:	2430      	movs	r4, #48	; 0x30
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d1b3      	bne.n	800ec82 <_strtol_l.isra.0+0x5e>
 800ed1a:	2308      	movs	r3, #8
 800ed1c:	e7b1      	b.n	800ec82 <_strtol_l.isra.0+0x5e>
 800ed1e:	2c30      	cmp	r4, #48	; 0x30
 800ed20:	d0a4      	beq.n	800ec6c <_strtol_l.isra.0+0x48>
 800ed22:	230a      	movs	r3, #10
 800ed24:	e7ad      	b.n	800ec82 <_strtol_l.isra.0+0x5e>
 800ed26:	bf00      	nop
 800ed28:	08012ee1 	.word	0x08012ee1

0800ed2c <strtol>:
 800ed2c:	4613      	mov	r3, r2
 800ed2e:	460a      	mov	r2, r1
 800ed30:	4601      	mov	r1, r0
 800ed32:	4802      	ldr	r0, [pc, #8]	; (800ed3c <strtol+0x10>)
 800ed34:	6800      	ldr	r0, [r0, #0]
 800ed36:	f7ff bf75 	b.w	800ec24 <_strtol_l.isra.0>
 800ed3a:	bf00      	nop
 800ed3c:	2000002c 	.word	0x2000002c

0800ed40 <__swbuf_r>:
 800ed40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed42:	460e      	mov	r6, r1
 800ed44:	4614      	mov	r4, r2
 800ed46:	4605      	mov	r5, r0
 800ed48:	b118      	cbz	r0, 800ed52 <__swbuf_r+0x12>
 800ed4a:	6983      	ldr	r3, [r0, #24]
 800ed4c:	b90b      	cbnz	r3, 800ed52 <__swbuf_r+0x12>
 800ed4e:	f001 f849 	bl	800fde4 <__sinit>
 800ed52:	4b21      	ldr	r3, [pc, #132]	; (800edd8 <__swbuf_r+0x98>)
 800ed54:	429c      	cmp	r4, r3
 800ed56:	d12b      	bne.n	800edb0 <__swbuf_r+0x70>
 800ed58:	686c      	ldr	r4, [r5, #4]
 800ed5a:	69a3      	ldr	r3, [r4, #24]
 800ed5c:	60a3      	str	r3, [r4, #8]
 800ed5e:	89a3      	ldrh	r3, [r4, #12]
 800ed60:	071a      	lsls	r2, r3, #28
 800ed62:	d52f      	bpl.n	800edc4 <__swbuf_r+0x84>
 800ed64:	6923      	ldr	r3, [r4, #16]
 800ed66:	b36b      	cbz	r3, 800edc4 <__swbuf_r+0x84>
 800ed68:	6923      	ldr	r3, [r4, #16]
 800ed6a:	6820      	ldr	r0, [r4, #0]
 800ed6c:	1ac0      	subs	r0, r0, r3
 800ed6e:	6963      	ldr	r3, [r4, #20]
 800ed70:	b2f6      	uxtb	r6, r6
 800ed72:	4283      	cmp	r3, r0
 800ed74:	4637      	mov	r7, r6
 800ed76:	dc04      	bgt.n	800ed82 <__swbuf_r+0x42>
 800ed78:	4621      	mov	r1, r4
 800ed7a:	4628      	mov	r0, r5
 800ed7c:	f000 ff9e 	bl	800fcbc <_fflush_r>
 800ed80:	bb30      	cbnz	r0, 800edd0 <__swbuf_r+0x90>
 800ed82:	68a3      	ldr	r3, [r4, #8]
 800ed84:	3b01      	subs	r3, #1
 800ed86:	60a3      	str	r3, [r4, #8]
 800ed88:	6823      	ldr	r3, [r4, #0]
 800ed8a:	1c5a      	adds	r2, r3, #1
 800ed8c:	6022      	str	r2, [r4, #0]
 800ed8e:	701e      	strb	r6, [r3, #0]
 800ed90:	6963      	ldr	r3, [r4, #20]
 800ed92:	3001      	adds	r0, #1
 800ed94:	4283      	cmp	r3, r0
 800ed96:	d004      	beq.n	800eda2 <__swbuf_r+0x62>
 800ed98:	89a3      	ldrh	r3, [r4, #12]
 800ed9a:	07db      	lsls	r3, r3, #31
 800ed9c:	d506      	bpl.n	800edac <__swbuf_r+0x6c>
 800ed9e:	2e0a      	cmp	r6, #10
 800eda0:	d104      	bne.n	800edac <__swbuf_r+0x6c>
 800eda2:	4621      	mov	r1, r4
 800eda4:	4628      	mov	r0, r5
 800eda6:	f000 ff89 	bl	800fcbc <_fflush_r>
 800edaa:	b988      	cbnz	r0, 800edd0 <__swbuf_r+0x90>
 800edac:	4638      	mov	r0, r7
 800edae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edb0:	4b0a      	ldr	r3, [pc, #40]	; (800eddc <__swbuf_r+0x9c>)
 800edb2:	429c      	cmp	r4, r3
 800edb4:	d101      	bne.n	800edba <__swbuf_r+0x7a>
 800edb6:	68ac      	ldr	r4, [r5, #8]
 800edb8:	e7cf      	b.n	800ed5a <__swbuf_r+0x1a>
 800edba:	4b09      	ldr	r3, [pc, #36]	; (800ede0 <__swbuf_r+0xa0>)
 800edbc:	429c      	cmp	r4, r3
 800edbe:	bf08      	it	eq
 800edc0:	68ec      	ldreq	r4, [r5, #12]
 800edc2:	e7ca      	b.n	800ed5a <__swbuf_r+0x1a>
 800edc4:	4621      	mov	r1, r4
 800edc6:	4628      	mov	r0, r5
 800edc8:	f000 f80c 	bl	800ede4 <__swsetup_r>
 800edcc:	2800      	cmp	r0, #0
 800edce:	d0cb      	beq.n	800ed68 <__swbuf_r+0x28>
 800edd0:	f04f 37ff 	mov.w	r7, #4294967295
 800edd4:	e7ea      	b.n	800edac <__swbuf_r+0x6c>
 800edd6:	bf00      	nop
 800edd8:	08013098 	.word	0x08013098
 800eddc:	080130b8 	.word	0x080130b8
 800ede0:	08013078 	.word	0x08013078

0800ede4 <__swsetup_r>:
 800ede4:	4b32      	ldr	r3, [pc, #200]	; (800eeb0 <__swsetup_r+0xcc>)
 800ede6:	b570      	push	{r4, r5, r6, lr}
 800ede8:	681d      	ldr	r5, [r3, #0]
 800edea:	4606      	mov	r6, r0
 800edec:	460c      	mov	r4, r1
 800edee:	b125      	cbz	r5, 800edfa <__swsetup_r+0x16>
 800edf0:	69ab      	ldr	r3, [r5, #24]
 800edf2:	b913      	cbnz	r3, 800edfa <__swsetup_r+0x16>
 800edf4:	4628      	mov	r0, r5
 800edf6:	f000 fff5 	bl	800fde4 <__sinit>
 800edfa:	4b2e      	ldr	r3, [pc, #184]	; (800eeb4 <__swsetup_r+0xd0>)
 800edfc:	429c      	cmp	r4, r3
 800edfe:	d10f      	bne.n	800ee20 <__swsetup_r+0x3c>
 800ee00:	686c      	ldr	r4, [r5, #4]
 800ee02:	89a3      	ldrh	r3, [r4, #12]
 800ee04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ee08:	0719      	lsls	r1, r3, #28
 800ee0a:	d42c      	bmi.n	800ee66 <__swsetup_r+0x82>
 800ee0c:	06dd      	lsls	r5, r3, #27
 800ee0e:	d411      	bmi.n	800ee34 <__swsetup_r+0x50>
 800ee10:	2309      	movs	r3, #9
 800ee12:	6033      	str	r3, [r6, #0]
 800ee14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ee18:	81a3      	strh	r3, [r4, #12]
 800ee1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ee1e:	e03e      	b.n	800ee9e <__swsetup_r+0xba>
 800ee20:	4b25      	ldr	r3, [pc, #148]	; (800eeb8 <__swsetup_r+0xd4>)
 800ee22:	429c      	cmp	r4, r3
 800ee24:	d101      	bne.n	800ee2a <__swsetup_r+0x46>
 800ee26:	68ac      	ldr	r4, [r5, #8]
 800ee28:	e7eb      	b.n	800ee02 <__swsetup_r+0x1e>
 800ee2a:	4b24      	ldr	r3, [pc, #144]	; (800eebc <__swsetup_r+0xd8>)
 800ee2c:	429c      	cmp	r4, r3
 800ee2e:	bf08      	it	eq
 800ee30:	68ec      	ldreq	r4, [r5, #12]
 800ee32:	e7e6      	b.n	800ee02 <__swsetup_r+0x1e>
 800ee34:	0758      	lsls	r0, r3, #29
 800ee36:	d512      	bpl.n	800ee5e <__swsetup_r+0x7a>
 800ee38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee3a:	b141      	cbz	r1, 800ee4e <__swsetup_r+0x6a>
 800ee3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee40:	4299      	cmp	r1, r3
 800ee42:	d002      	beq.n	800ee4a <__swsetup_r+0x66>
 800ee44:	4630      	mov	r0, r6
 800ee46:	f002 f929 	bl	801109c <_free_r>
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	6363      	str	r3, [r4, #52]	; 0x34
 800ee4e:	89a3      	ldrh	r3, [r4, #12]
 800ee50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ee54:	81a3      	strh	r3, [r4, #12]
 800ee56:	2300      	movs	r3, #0
 800ee58:	6063      	str	r3, [r4, #4]
 800ee5a:	6923      	ldr	r3, [r4, #16]
 800ee5c:	6023      	str	r3, [r4, #0]
 800ee5e:	89a3      	ldrh	r3, [r4, #12]
 800ee60:	f043 0308 	orr.w	r3, r3, #8
 800ee64:	81a3      	strh	r3, [r4, #12]
 800ee66:	6923      	ldr	r3, [r4, #16]
 800ee68:	b94b      	cbnz	r3, 800ee7e <__swsetup_r+0x9a>
 800ee6a:	89a3      	ldrh	r3, [r4, #12]
 800ee6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ee70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee74:	d003      	beq.n	800ee7e <__swsetup_r+0x9a>
 800ee76:	4621      	mov	r1, r4
 800ee78:	4630      	mov	r0, r6
 800ee7a:	f001 fbeb 	bl	8010654 <__smakebuf_r>
 800ee7e:	89a0      	ldrh	r0, [r4, #12]
 800ee80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ee84:	f010 0301 	ands.w	r3, r0, #1
 800ee88:	d00a      	beq.n	800eea0 <__swsetup_r+0xbc>
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	60a3      	str	r3, [r4, #8]
 800ee8e:	6963      	ldr	r3, [r4, #20]
 800ee90:	425b      	negs	r3, r3
 800ee92:	61a3      	str	r3, [r4, #24]
 800ee94:	6923      	ldr	r3, [r4, #16]
 800ee96:	b943      	cbnz	r3, 800eeaa <__swsetup_r+0xc6>
 800ee98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ee9c:	d1ba      	bne.n	800ee14 <__swsetup_r+0x30>
 800ee9e:	bd70      	pop	{r4, r5, r6, pc}
 800eea0:	0781      	lsls	r1, r0, #30
 800eea2:	bf58      	it	pl
 800eea4:	6963      	ldrpl	r3, [r4, #20]
 800eea6:	60a3      	str	r3, [r4, #8]
 800eea8:	e7f4      	b.n	800ee94 <__swsetup_r+0xb0>
 800eeaa:	2000      	movs	r0, #0
 800eeac:	e7f7      	b.n	800ee9e <__swsetup_r+0xba>
 800eeae:	bf00      	nop
 800eeb0:	2000002c 	.word	0x2000002c
 800eeb4:	08013098 	.word	0x08013098
 800eeb8:	080130b8 	.word	0x080130b8
 800eebc:	08013078 	.word	0x08013078

0800eec0 <quorem>:
 800eec0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eec4:	6903      	ldr	r3, [r0, #16]
 800eec6:	690c      	ldr	r4, [r1, #16]
 800eec8:	42a3      	cmp	r3, r4
 800eeca:	4607      	mov	r7, r0
 800eecc:	f2c0 8081 	blt.w	800efd2 <quorem+0x112>
 800eed0:	3c01      	subs	r4, #1
 800eed2:	f101 0814 	add.w	r8, r1, #20
 800eed6:	f100 0514 	add.w	r5, r0, #20
 800eeda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eede:	9301      	str	r3, [sp, #4]
 800eee0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eee4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eee8:	3301      	adds	r3, #1
 800eeea:	429a      	cmp	r2, r3
 800eeec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800eef0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eef4:	fbb2 f6f3 	udiv	r6, r2, r3
 800eef8:	d331      	bcc.n	800ef5e <quorem+0x9e>
 800eefa:	f04f 0e00 	mov.w	lr, #0
 800eefe:	4640      	mov	r0, r8
 800ef00:	46ac      	mov	ip, r5
 800ef02:	46f2      	mov	sl, lr
 800ef04:	f850 2b04 	ldr.w	r2, [r0], #4
 800ef08:	b293      	uxth	r3, r2
 800ef0a:	fb06 e303 	mla	r3, r6, r3, lr
 800ef0e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ef12:	b29b      	uxth	r3, r3
 800ef14:	ebaa 0303 	sub.w	r3, sl, r3
 800ef18:	0c12      	lsrs	r2, r2, #16
 800ef1a:	f8dc a000 	ldr.w	sl, [ip]
 800ef1e:	fb06 e202 	mla	r2, r6, r2, lr
 800ef22:	fa13 f38a 	uxtah	r3, r3, sl
 800ef26:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ef2a:	fa1f fa82 	uxth.w	sl, r2
 800ef2e:	f8dc 2000 	ldr.w	r2, [ip]
 800ef32:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800ef36:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef3a:	b29b      	uxth	r3, r3
 800ef3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef40:	4581      	cmp	r9, r0
 800ef42:	f84c 3b04 	str.w	r3, [ip], #4
 800ef46:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ef4a:	d2db      	bcs.n	800ef04 <quorem+0x44>
 800ef4c:	f855 300b 	ldr.w	r3, [r5, fp]
 800ef50:	b92b      	cbnz	r3, 800ef5e <quorem+0x9e>
 800ef52:	9b01      	ldr	r3, [sp, #4]
 800ef54:	3b04      	subs	r3, #4
 800ef56:	429d      	cmp	r5, r3
 800ef58:	461a      	mov	r2, r3
 800ef5a:	d32e      	bcc.n	800efba <quorem+0xfa>
 800ef5c:	613c      	str	r4, [r7, #16]
 800ef5e:	4638      	mov	r0, r7
 800ef60:	f001 fe9a 	bl	8010c98 <__mcmp>
 800ef64:	2800      	cmp	r0, #0
 800ef66:	db24      	blt.n	800efb2 <quorem+0xf2>
 800ef68:	3601      	adds	r6, #1
 800ef6a:	4628      	mov	r0, r5
 800ef6c:	f04f 0c00 	mov.w	ip, #0
 800ef70:	f858 2b04 	ldr.w	r2, [r8], #4
 800ef74:	f8d0 e000 	ldr.w	lr, [r0]
 800ef78:	b293      	uxth	r3, r2
 800ef7a:	ebac 0303 	sub.w	r3, ip, r3
 800ef7e:	0c12      	lsrs	r2, r2, #16
 800ef80:	fa13 f38e 	uxtah	r3, r3, lr
 800ef84:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ef88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef8c:	b29b      	uxth	r3, r3
 800ef8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef92:	45c1      	cmp	r9, r8
 800ef94:	f840 3b04 	str.w	r3, [r0], #4
 800ef98:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ef9c:	d2e8      	bcs.n	800ef70 <quorem+0xb0>
 800ef9e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800efa2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800efa6:	b922      	cbnz	r2, 800efb2 <quorem+0xf2>
 800efa8:	3b04      	subs	r3, #4
 800efaa:	429d      	cmp	r5, r3
 800efac:	461a      	mov	r2, r3
 800efae:	d30a      	bcc.n	800efc6 <quorem+0x106>
 800efb0:	613c      	str	r4, [r7, #16]
 800efb2:	4630      	mov	r0, r6
 800efb4:	b003      	add	sp, #12
 800efb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efba:	6812      	ldr	r2, [r2, #0]
 800efbc:	3b04      	subs	r3, #4
 800efbe:	2a00      	cmp	r2, #0
 800efc0:	d1cc      	bne.n	800ef5c <quorem+0x9c>
 800efc2:	3c01      	subs	r4, #1
 800efc4:	e7c7      	b.n	800ef56 <quorem+0x96>
 800efc6:	6812      	ldr	r2, [r2, #0]
 800efc8:	3b04      	subs	r3, #4
 800efca:	2a00      	cmp	r2, #0
 800efcc:	d1f0      	bne.n	800efb0 <quorem+0xf0>
 800efce:	3c01      	subs	r4, #1
 800efd0:	e7eb      	b.n	800efaa <quorem+0xea>
 800efd2:	2000      	movs	r0, #0
 800efd4:	e7ee      	b.n	800efb4 <quorem+0xf4>
	...

0800efd8 <_dtoa_r>:
 800efd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efdc:	ed2d 8b02 	vpush	{d8}
 800efe0:	ec57 6b10 	vmov	r6, r7, d0
 800efe4:	b095      	sub	sp, #84	; 0x54
 800efe6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800efe8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800efec:	9105      	str	r1, [sp, #20]
 800efee:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800eff2:	4604      	mov	r4, r0
 800eff4:	9209      	str	r2, [sp, #36]	; 0x24
 800eff6:	930f      	str	r3, [sp, #60]	; 0x3c
 800eff8:	b975      	cbnz	r5, 800f018 <_dtoa_r+0x40>
 800effa:	2010      	movs	r0, #16
 800effc:	f001 fb6a 	bl	80106d4 <malloc>
 800f000:	4602      	mov	r2, r0
 800f002:	6260      	str	r0, [r4, #36]	; 0x24
 800f004:	b920      	cbnz	r0, 800f010 <_dtoa_r+0x38>
 800f006:	4bb2      	ldr	r3, [pc, #712]	; (800f2d0 <_dtoa_r+0x2f8>)
 800f008:	21ea      	movs	r1, #234	; 0xea
 800f00a:	48b2      	ldr	r0, [pc, #712]	; (800f2d4 <_dtoa_r+0x2fc>)
 800f00c:	f002 fad8 	bl	80115c0 <__assert_func>
 800f010:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f014:	6005      	str	r5, [r0, #0]
 800f016:	60c5      	str	r5, [r0, #12]
 800f018:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f01a:	6819      	ldr	r1, [r3, #0]
 800f01c:	b151      	cbz	r1, 800f034 <_dtoa_r+0x5c>
 800f01e:	685a      	ldr	r2, [r3, #4]
 800f020:	604a      	str	r2, [r1, #4]
 800f022:	2301      	movs	r3, #1
 800f024:	4093      	lsls	r3, r2
 800f026:	608b      	str	r3, [r1, #8]
 800f028:	4620      	mov	r0, r4
 800f02a:	f001 fbad 	bl	8010788 <_Bfree>
 800f02e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f030:	2200      	movs	r2, #0
 800f032:	601a      	str	r2, [r3, #0]
 800f034:	1e3b      	subs	r3, r7, #0
 800f036:	bfb9      	ittee	lt
 800f038:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f03c:	9303      	strlt	r3, [sp, #12]
 800f03e:	2300      	movge	r3, #0
 800f040:	f8c8 3000 	strge.w	r3, [r8]
 800f044:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800f048:	4ba3      	ldr	r3, [pc, #652]	; (800f2d8 <_dtoa_r+0x300>)
 800f04a:	bfbc      	itt	lt
 800f04c:	2201      	movlt	r2, #1
 800f04e:	f8c8 2000 	strlt.w	r2, [r8]
 800f052:	ea33 0309 	bics.w	r3, r3, r9
 800f056:	d11b      	bne.n	800f090 <_dtoa_r+0xb8>
 800f058:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f05a:	f242 730f 	movw	r3, #9999	; 0x270f
 800f05e:	6013      	str	r3, [r2, #0]
 800f060:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f064:	4333      	orrs	r3, r6
 800f066:	f000 857a 	beq.w	800fb5e <_dtoa_r+0xb86>
 800f06a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f06c:	b963      	cbnz	r3, 800f088 <_dtoa_r+0xb0>
 800f06e:	4b9b      	ldr	r3, [pc, #620]	; (800f2dc <_dtoa_r+0x304>)
 800f070:	e024      	b.n	800f0bc <_dtoa_r+0xe4>
 800f072:	4b9b      	ldr	r3, [pc, #620]	; (800f2e0 <_dtoa_r+0x308>)
 800f074:	9300      	str	r3, [sp, #0]
 800f076:	3308      	adds	r3, #8
 800f078:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f07a:	6013      	str	r3, [r2, #0]
 800f07c:	9800      	ldr	r0, [sp, #0]
 800f07e:	b015      	add	sp, #84	; 0x54
 800f080:	ecbd 8b02 	vpop	{d8}
 800f084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f088:	4b94      	ldr	r3, [pc, #592]	; (800f2dc <_dtoa_r+0x304>)
 800f08a:	9300      	str	r3, [sp, #0]
 800f08c:	3303      	adds	r3, #3
 800f08e:	e7f3      	b.n	800f078 <_dtoa_r+0xa0>
 800f090:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f094:	2200      	movs	r2, #0
 800f096:	ec51 0b17 	vmov	r0, r1, d7
 800f09a:	2300      	movs	r3, #0
 800f09c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800f0a0:	f7f1 fd3a 	bl	8000b18 <__aeabi_dcmpeq>
 800f0a4:	4680      	mov	r8, r0
 800f0a6:	b158      	cbz	r0, 800f0c0 <_dtoa_r+0xe8>
 800f0a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f0aa:	2301      	movs	r3, #1
 800f0ac:	6013      	str	r3, [r2, #0]
 800f0ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	f000 8551 	beq.w	800fb58 <_dtoa_r+0xb80>
 800f0b6:	488b      	ldr	r0, [pc, #556]	; (800f2e4 <_dtoa_r+0x30c>)
 800f0b8:	6018      	str	r0, [r3, #0]
 800f0ba:	1e43      	subs	r3, r0, #1
 800f0bc:	9300      	str	r3, [sp, #0]
 800f0be:	e7dd      	b.n	800f07c <_dtoa_r+0xa4>
 800f0c0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f0c4:	aa12      	add	r2, sp, #72	; 0x48
 800f0c6:	a913      	add	r1, sp, #76	; 0x4c
 800f0c8:	4620      	mov	r0, r4
 800f0ca:	f001 ff05 	bl	8010ed8 <__d2b>
 800f0ce:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f0d2:	4683      	mov	fp, r0
 800f0d4:	2d00      	cmp	r5, #0
 800f0d6:	d07c      	beq.n	800f1d2 <_dtoa_r+0x1fa>
 800f0d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f0da:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800f0de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f0e2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800f0e6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f0ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f0ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f0f2:	4b7d      	ldr	r3, [pc, #500]	; (800f2e8 <_dtoa_r+0x310>)
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	4630      	mov	r0, r6
 800f0f8:	4639      	mov	r1, r7
 800f0fa:	f7f1 f8ed 	bl	80002d8 <__aeabi_dsub>
 800f0fe:	a36e      	add	r3, pc, #440	; (adr r3, 800f2b8 <_dtoa_r+0x2e0>)
 800f100:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f104:	f7f1 faa0 	bl	8000648 <__aeabi_dmul>
 800f108:	a36d      	add	r3, pc, #436	; (adr r3, 800f2c0 <_dtoa_r+0x2e8>)
 800f10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f10e:	f7f1 f8e5 	bl	80002dc <__adddf3>
 800f112:	4606      	mov	r6, r0
 800f114:	4628      	mov	r0, r5
 800f116:	460f      	mov	r7, r1
 800f118:	f7f1 fa2c 	bl	8000574 <__aeabi_i2d>
 800f11c:	a36a      	add	r3, pc, #424	; (adr r3, 800f2c8 <_dtoa_r+0x2f0>)
 800f11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f122:	f7f1 fa91 	bl	8000648 <__aeabi_dmul>
 800f126:	4602      	mov	r2, r0
 800f128:	460b      	mov	r3, r1
 800f12a:	4630      	mov	r0, r6
 800f12c:	4639      	mov	r1, r7
 800f12e:	f7f1 f8d5 	bl	80002dc <__adddf3>
 800f132:	4606      	mov	r6, r0
 800f134:	460f      	mov	r7, r1
 800f136:	f7f1 fd37 	bl	8000ba8 <__aeabi_d2iz>
 800f13a:	2200      	movs	r2, #0
 800f13c:	4682      	mov	sl, r0
 800f13e:	2300      	movs	r3, #0
 800f140:	4630      	mov	r0, r6
 800f142:	4639      	mov	r1, r7
 800f144:	f7f1 fcf2 	bl	8000b2c <__aeabi_dcmplt>
 800f148:	b148      	cbz	r0, 800f15e <_dtoa_r+0x186>
 800f14a:	4650      	mov	r0, sl
 800f14c:	f7f1 fa12 	bl	8000574 <__aeabi_i2d>
 800f150:	4632      	mov	r2, r6
 800f152:	463b      	mov	r3, r7
 800f154:	f7f1 fce0 	bl	8000b18 <__aeabi_dcmpeq>
 800f158:	b908      	cbnz	r0, 800f15e <_dtoa_r+0x186>
 800f15a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f15e:	f1ba 0f16 	cmp.w	sl, #22
 800f162:	d854      	bhi.n	800f20e <_dtoa_r+0x236>
 800f164:	4b61      	ldr	r3, [pc, #388]	; (800f2ec <_dtoa_r+0x314>)
 800f166:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f172:	f7f1 fcdb 	bl	8000b2c <__aeabi_dcmplt>
 800f176:	2800      	cmp	r0, #0
 800f178:	d04b      	beq.n	800f212 <_dtoa_r+0x23a>
 800f17a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f17e:	2300      	movs	r3, #0
 800f180:	930e      	str	r3, [sp, #56]	; 0x38
 800f182:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f184:	1b5d      	subs	r5, r3, r5
 800f186:	1e6b      	subs	r3, r5, #1
 800f188:	9304      	str	r3, [sp, #16]
 800f18a:	bf43      	ittte	mi
 800f18c:	2300      	movmi	r3, #0
 800f18e:	f1c5 0801 	rsbmi	r8, r5, #1
 800f192:	9304      	strmi	r3, [sp, #16]
 800f194:	f04f 0800 	movpl.w	r8, #0
 800f198:	f1ba 0f00 	cmp.w	sl, #0
 800f19c:	db3b      	blt.n	800f216 <_dtoa_r+0x23e>
 800f19e:	9b04      	ldr	r3, [sp, #16]
 800f1a0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f1a4:	4453      	add	r3, sl
 800f1a6:	9304      	str	r3, [sp, #16]
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	9306      	str	r3, [sp, #24]
 800f1ac:	9b05      	ldr	r3, [sp, #20]
 800f1ae:	2b09      	cmp	r3, #9
 800f1b0:	d869      	bhi.n	800f286 <_dtoa_r+0x2ae>
 800f1b2:	2b05      	cmp	r3, #5
 800f1b4:	bfc4      	itt	gt
 800f1b6:	3b04      	subgt	r3, #4
 800f1b8:	9305      	strgt	r3, [sp, #20]
 800f1ba:	9b05      	ldr	r3, [sp, #20]
 800f1bc:	f1a3 0302 	sub.w	r3, r3, #2
 800f1c0:	bfcc      	ite	gt
 800f1c2:	2500      	movgt	r5, #0
 800f1c4:	2501      	movle	r5, #1
 800f1c6:	2b03      	cmp	r3, #3
 800f1c8:	d869      	bhi.n	800f29e <_dtoa_r+0x2c6>
 800f1ca:	e8df f003 	tbb	[pc, r3]
 800f1ce:	4e2c      	.short	0x4e2c
 800f1d0:	5a4c      	.short	0x5a4c
 800f1d2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f1d6:	441d      	add	r5, r3
 800f1d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f1dc:	2b20      	cmp	r3, #32
 800f1de:	bfc1      	itttt	gt
 800f1e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f1e4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f1e8:	fa09 f303 	lslgt.w	r3, r9, r3
 800f1ec:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f1f0:	bfda      	itte	le
 800f1f2:	f1c3 0320 	rsble	r3, r3, #32
 800f1f6:	fa06 f003 	lslle.w	r0, r6, r3
 800f1fa:	4318      	orrgt	r0, r3
 800f1fc:	f7f1 f9aa 	bl	8000554 <__aeabi_ui2d>
 800f200:	2301      	movs	r3, #1
 800f202:	4606      	mov	r6, r0
 800f204:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f208:	3d01      	subs	r5, #1
 800f20a:	9310      	str	r3, [sp, #64]	; 0x40
 800f20c:	e771      	b.n	800f0f2 <_dtoa_r+0x11a>
 800f20e:	2301      	movs	r3, #1
 800f210:	e7b6      	b.n	800f180 <_dtoa_r+0x1a8>
 800f212:	900e      	str	r0, [sp, #56]	; 0x38
 800f214:	e7b5      	b.n	800f182 <_dtoa_r+0x1aa>
 800f216:	f1ca 0300 	rsb	r3, sl, #0
 800f21a:	9306      	str	r3, [sp, #24]
 800f21c:	2300      	movs	r3, #0
 800f21e:	eba8 080a 	sub.w	r8, r8, sl
 800f222:	930d      	str	r3, [sp, #52]	; 0x34
 800f224:	e7c2      	b.n	800f1ac <_dtoa_r+0x1d4>
 800f226:	2300      	movs	r3, #0
 800f228:	9308      	str	r3, [sp, #32]
 800f22a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	dc39      	bgt.n	800f2a4 <_dtoa_r+0x2cc>
 800f230:	f04f 0901 	mov.w	r9, #1
 800f234:	f8cd 9004 	str.w	r9, [sp, #4]
 800f238:	464b      	mov	r3, r9
 800f23a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800f23e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f240:	2200      	movs	r2, #0
 800f242:	6042      	str	r2, [r0, #4]
 800f244:	2204      	movs	r2, #4
 800f246:	f102 0614 	add.w	r6, r2, #20
 800f24a:	429e      	cmp	r6, r3
 800f24c:	6841      	ldr	r1, [r0, #4]
 800f24e:	d92f      	bls.n	800f2b0 <_dtoa_r+0x2d8>
 800f250:	4620      	mov	r0, r4
 800f252:	f001 fa59 	bl	8010708 <_Balloc>
 800f256:	9000      	str	r0, [sp, #0]
 800f258:	2800      	cmp	r0, #0
 800f25a:	d14b      	bne.n	800f2f4 <_dtoa_r+0x31c>
 800f25c:	4b24      	ldr	r3, [pc, #144]	; (800f2f0 <_dtoa_r+0x318>)
 800f25e:	4602      	mov	r2, r0
 800f260:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f264:	e6d1      	b.n	800f00a <_dtoa_r+0x32>
 800f266:	2301      	movs	r3, #1
 800f268:	e7de      	b.n	800f228 <_dtoa_r+0x250>
 800f26a:	2300      	movs	r3, #0
 800f26c:	9308      	str	r3, [sp, #32]
 800f26e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f270:	eb0a 0903 	add.w	r9, sl, r3
 800f274:	f109 0301 	add.w	r3, r9, #1
 800f278:	2b01      	cmp	r3, #1
 800f27a:	9301      	str	r3, [sp, #4]
 800f27c:	bfb8      	it	lt
 800f27e:	2301      	movlt	r3, #1
 800f280:	e7dd      	b.n	800f23e <_dtoa_r+0x266>
 800f282:	2301      	movs	r3, #1
 800f284:	e7f2      	b.n	800f26c <_dtoa_r+0x294>
 800f286:	2501      	movs	r5, #1
 800f288:	2300      	movs	r3, #0
 800f28a:	9305      	str	r3, [sp, #20]
 800f28c:	9508      	str	r5, [sp, #32]
 800f28e:	f04f 39ff 	mov.w	r9, #4294967295
 800f292:	2200      	movs	r2, #0
 800f294:	f8cd 9004 	str.w	r9, [sp, #4]
 800f298:	2312      	movs	r3, #18
 800f29a:	9209      	str	r2, [sp, #36]	; 0x24
 800f29c:	e7cf      	b.n	800f23e <_dtoa_r+0x266>
 800f29e:	2301      	movs	r3, #1
 800f2a0:	9308      	str	r3, [sp, #32]
 800f2a2:	e7f4      	b.n	800f28e <_dtoa_r+0x2b6>
 800f2a4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800f2a8:	f8cd 9004 	str.w	r9, [sp, #4]
 800f2ac:	464b      	mov	r3, r9
 800f2ae:	e7c6      	b.n	800f23e <_dtoa_r+0x266>
 800f2b0:	3101      	adds	r1, #1
 800f2b2:	6041      	str	r1, [r0, #4]
 800f2b4:	0052      	lsls	r2, r2, #1
 800f2b6:	e7c6      	b.n	800f246 <_dtoa_r+0x26e>
 800f2b8:	636f4361 	.word	0x636f4361
 800f2bc:	3fd287a7 	.word	0x3fd287a7
 800f2c0:	8b60c8b3 	.word	0x8b60c8b3
 800f2c4:	3fc68a28 	.word	0x3fc68a28
 800f2c8:	509f79fb 	.word	0x509f79fb
 800f2cc:	3fd34413 	.word	0x3fd34413
 800f2d0:	08012fee 	.word	0x08012fee
 800f2d4:	08013005 	.word	0x08013005
 800f2d8:	7ff00000 	.word	0x7ff00000
 800f2dc:	08012fea 	.word	0x08012fea
 800f2e0:	08012fe1 	.word	0x08012fe1
 800f2e4:	08012e6d 	.word	0x08012e6d
 800f2e8:	3ff80000 	.word	0x3ff80000
 800f2ec:	080131e0 	.word	0x080131e0
 800f2f0:	08013064 	.word	0x08013064
 800f2f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f2f6:	9a00      	ldr	r2, [sp, #0]
 800f2f8:	601a      	str	r2, [r3, #0]
 800f2fa:	9b01      	ldr	r3, [sp, #4]
 800f2fc:	2b0e      	cmp	r3, #14
 800f2fe:	f200 80ad 	bhi.w	800f45c <_dtoa_r+0x484>
 800f302:	2d00      	cmp	r5, #0
 800f304:	f000 80aa 	beq.w	800f45c <_dtoa_r+0x484>
 800f308:	f1ba 0f00 	cmp.w	sl, #0
 800f30c:	dd36      	ble.n	800f37c <_dtoa_r+0x3a4>
 800f30e:	4ac3      	ldr	r2, [pc, #780]	; (800f61c <_dtoa_r+0x644>)
 800f310:	f00a 030f 	and.w	r3, sl, #15
 800f314:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f318:	ed93 7b00 	vldr	d7, [r3]
 800f31c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f320:	ea4f 172a 	mov.w	r7, sl, asr #4
 800f324:	eeb0 8a47 	vmov.f32	s16, s14
 800f328:	eef0 8a67 	vmov.f32	s17, s15
 800f32c:	d016      	beq.n	800f35c <_dtoa_r+0x384>
 800f32e:	4bbc      	ldr	r3, [pc, #752]	; (800f620 <_dtoa_r+0x648>)
 800f330:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f334:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f338:	f7f1 fab0 	bl	800089c <__aeabi_ddiv>
 800f33c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f340:	f007 070f 	and.w	r7, r7, #15
 800f344:	2503      	movs	r5, #3
 800f346:	4eb6      	ldr	r6, [pc, #728]	; (800f620 <_dtoa_r+0x648>)
 800f348:	b957      	cbnz	r7, 800f360 <_dtoa_r+0x388>
 800f34a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f34e:	ec53 2b18 	vmov	r2, r3, d8
 800f352:	f7f1 faa3 	bl	800089c <__aeabi_ddiv>
 800f356:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f35a:	e029      	b.n	800f3b0 <_dtoa_r+0x3d8>
 800f35c:	2502      	movs	r5, #2
 800f35e:	e7f2      	b.n	800f346 <_dtoa_r+0x36e>
 800f360:	07f9      	lsls	r1, r7, #31
 800f362:	d508      	bpl.n	800f376 <_dtoa_r+0x39e>
 800f364:	ec51 0b18 	vmov	r0, r1, d8
 800f368:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f36c:	f7f1 f96c 	bl	8000648 <__aeabi_dmul>
 800f370:	ec41 0b18 	vmov	d8, r0, r1
 800f374:	3501      	adds	r5, #1
 800f376:	107f      	asrs	r7, r7, #1
 800f378:	3608      	adds	r6, #8
 800f37a:	e7e5      	b.n	800f348 <_dtoa_r+0x370>
 800f37c:	f000 80a6 	beq.w	800f4cc <_dtoa_r+0x4f4>
 800f380:	f1ca 0600 	rsb	r6, sl, #0
 800f384:	4ba5      	ldr	r3, [pc, #660]	; (800f61c <_dtoa_r+0x644>)
 800f386:	4fa6      	ldr	r7, [pc, #664]	; (800f620 <_dtoa_r+0x648>)
 800f388:	f006 020f 	and.w	r2, r6, #15
 800f38c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f394:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f398:	f7f1 f956 	bl	8000648 <__aeabi_dmul>
 800f39c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3a0:	1136      	asrs	r6, r6, #4
 800f3a2:	2300      	movs	r3, #0
 800f3a4:	2502      	movs	r5, #2
 800f3a6:	2e00      	cmp	r6, #0
 800f3a8:	f040 8085 	bne.w	800f4b6 <_dtoa_r+0x4de>
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d1d2      	bne.n	800f356 <_dtoa_r+0x37e>
 800f3b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	f000 808c 	beq.w	800f4d0 <_dtoa_r+0x4f8>
 800f3b8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f3bc:	4b99      	ldr	r3, [pc, #612]	; (800f624 <_dtoa_r+0x64c>)
 800f3be:	2200      	movs	r2, #0
 800f3c0:	4630      	mov	r0, r6
 800f3c2:	4639      	mov	r1, r7
 800f3c4:	f7f1 fbb2 	bl	8000b2c <__aeabi_dcmplt>
 800f3c8:	2800      	cmp	r0, #0
 800f3ca:	f000 8081 	beq.w	800f4d0 <_dtoa_r+0x4f8>
 800f3ce:	9b01      	ldr	r3, [sp, #4]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d07d      	beq.n	800f4d0 <_dtoa_r+0x4f8>
 800f3d4:	f1b9 0f00 	cmp.w	r9, #0
 800f3d8:	dd3c      	ble.n	800f454 <_dtoa_r+0x47c>
 800f3da:	f10a 33ff 	add.w	r3, sl, #4294967295
 800f3de:	9307      	str	r3, [sp, #28]
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	4b91      	ldr	r3, [pc, #580]	; (800f628 <_dtoa_r+0x650>)
 800f3e4:	4630      	mov	r0, r6
 800f3e6:	4639      	mov	r1, r7
 800f3e8:	f7f1 f92e 	bl	8000648 <__aeabi_dmul>
 800f3ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3f0:	3501      	adds	r5, #1
 800f3f2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800f3f6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f3fa:	4628      	mov	r0, r5
 800f3fc:	f7f1 f8ba 	bl	8000574 <__aeabi_i2d>
 800f400:	4632      	mov	r2, r6
 800f402:	463b      	mov	r3, r7
 800f404:	f7f1 f920 	bl	8000648 <__aeabi_dmul>
 800f408:	4b88      	ldr	r3, [pc, #544]	; (800f62c <_dtoa_r+0x654>)
 800f40a:	2200      	movs	r2, #0
 800f40c:	f7f0 ff66 	bl	80002dc <__adddf3>
 800f410:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f414:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f418:	9303      	str	r3, [sp, #12]
 800f41a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d15c      	bne.n	800f4da <_dtoa_r+0x502>
 800f420:	4b83      	ldr	r3, [pc, #524]	; (800f630 <_dtoa_r+0x658>)
 800f422:	2200      	movs	r2, #0
 800f424:	4630      	mov	r0, r6
 800f426:	4639      	mov	r1, r7
 800f428:	f7f0 ff56 	bl	80002d8 <__aeabi_dsub>
 800f42c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f430:	4606      	mov	r6, r0
 800f432:	460f      	mov	r7, r1
 800f434:	f7f1 fb98 	bl	8000b68 <__aeabi_dcmpgt>
 800f438:	2800      	cmp	r0, #0
 800f43a:	f040 8296 	bne.w	800f96a <_dtoa_r+0x992>
 800f43e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f442:	4630      	mov	r0, r6
 800f444:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f448:	4639      	mov	r1, r7
 800f44a:	f7f1 fb6f 	bl	8000b2c <__aeabi_dcmplt>
 800f44e:	2800      	cmp	r0, #0
 800f450:	f040 8288 	bne.w	800f964 <_dtoa_r+0x98c>
 800f454:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f458:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f45c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f45e:	2b00      	cmp	r3, #0
 800f460:	f2c0 8158 	blt.w	800f714 <_dtoa_r+0x73c>
 800f464:	f1ba 0f0e 	cmp.w	sl, #14
 800f468:	f300 8154 	bgt.w	800f714 <_dtoa_r+0x73c>
 800f46c:	4b6b      	ldr	r3, [pc, #428]	; (800f61c <_dtoa_r+0x644>)
 800f46e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f472:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f478:	2b00      	cmp	r3, #0
 800f47a:	f280 80e3 	bge.w	800f644 <_dtoa_r+0x66c>
 800f47e:	9b01      	ldr	r3, [sp, #4]
 800f480:	2b00      	cmp	r3, #0
 800f482:	f300 80df 	bgt.w	800f644 <_dtoa_r+0x66c>
 800f486:	f040 826d 	bne.w	800f964 <_dtoa_r+0x98c>
 800f48a:	4b69      	ldr	r3, [pc, #420]	; (800f630 <_dtoa_r+0x658>)
 800f48c:	2200      	movs	r2, #0
 800f48e:	4640      	mov	r0, r8
 800f490:	4649      	mov	r1, r9
 800f492:	f7f1 f8d9 	bl	8000648 <__aeabi_dmul>
 800f496:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f49a:	f7f1 fb5b 	bl	8000b54 <__aeabi_dcmpge>
 800f49e:	9e01      	ldr	r6, [sp, #4]
 800f4a0:	4637      	mov	r7, r6
 800f4a2:	2800      	cmp	r0, #0
 800f4a4:	f040 8243 	bne.w	800f92e <_dtoa_r+0x956>
 800f4a8:	9d00      	ldr	r5, [sp, #0]
 800f4aa:	2331      	movs	r3, #49	; 0x31
 800f4ac:	f805 3b01 	strb.w	r3, [r5], #1
 800f4b0:	f10a 0a01 	add.w	sl, sl, #1
 800f4b4:	e23f      	b.n	800f936 <_dtoa_r+0x95e>
 800f4b6:	07f2      	lsls	r2, r6, #31
 800f4b8:	d505      	bpl.n	800f4c6 <_dtoa_r+0x4ee>
 800f4ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f4be:	f7f1 f8c3 	bl	8000648 <__aeabi_dmul>
 800f4c2:	3501      	adds	r5, #1
 800f4c4:	2301      	movs	r3, #1
 800f4c6:	1076      	asrs	r6, r6, #1
 800f4c8:	3708      	adds	r7, #8
 800f4ca:	e76c      	b.n	800f3a6 <_dtoa_r+0x3ce>
 800f4cc:	2502      	movs	r5, #2
 800f4ce:	e76f      	b.n	800f3b0 <_dtoa_r+0x3d8>
 800f4d0:	9b01      	ldr	r3, [sp, #4]
 800f4d2:	f8cd a01c 	str.w	sl, [sp, #28]
 800f4d6:	930c      	str	r3, [sp, #48]	; 0x30
 800f4d8:	e78d      	b.n	800f3f6 <_dtoa_r+0x41e>
 800f4da:	9900      	ldr	r1, [sp, #0]
 800f4dc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800f4de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f4e0:	4b4e      	ldr	r3, [pc, #312]	; (800f61c <_dtoa_r+0x644>)
 800f4e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f4e6:	4401      	add	r1, r0
 800f4e8:	9102      	str	r1, [sp, #8]
 800f4ea:	9908      	ldr	r1, [sp, #32]
 800f4ec:	eeb0 8a47 	vmov.f32	s16, s14
 800f4f0:	eef0 8a67 	vmov.f32	s17, s15
 800f4f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f4f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f4fc:	2900      	cmp	r1, #0
 800f4fe:	d045      	beq.n	800f58c <_dtoa_r+0x5b4>
 800f500:	494c      	ldr	r1, [pc, #304]	; (800f634 <_dtoa_r+0x65c>)
 800f502:	2000      	movs	r0, #0
 800f504:	f7f1 f9ca 	bl	800089c <__aeabi_ddiv>
 800f508:	ec53 2b18 	vmov	r2, r3, d8
 800f50c:	f7f0 fee4 	bl	80002d8 <__aeabi_dsub>
 800f510:	9d00      	ldr	r5, [sp, #0]
 800f512:	ec41 0b18 	vmov	d8, r0, r1
 800f516:	4639      	mov	r1, r7
 800f518:	4630      	mov	r0, r6
 800f51a:	f7f1 fb45 	bl	8000ba8 <__aeabi_d2iz>
 800f51e:	900c      	str	r0, [sp, #48]	; 0x30
 800f520:	f7f1 f828 	bl	8000574 <__aeabi_i2d>
 800f524:	4602      	mov	r2, r0
 800f526:	460b      	mov	r3, r1
 800f528:	4630      	mov	r0, r6
 800f52a:	4639      	mov	r1, r7
 800f52c:	f7f0 fed4 	bl	80002d8 <__aeabi_dsub>
 800f530:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f532:	3330      	adds	r3, #48	; 0x30
 800f534:	f805 3b01 	strb.w	r3, [r5], #1
 800f538:	ec53 2b18 	vmov	r2, r3, d8
 800f53c:	4606      	mov	r6, r0
 800f53e:	460f      	mov	r7, r1
 800f540:	f7f1 faf4 	bl	8000b2c <__aeabi_dcmplt>
 800f544:	2800      	cmp	r0, #0
 800f546:	d165      	bne.n	800f614 <_dtoa_r+0x63c>
 800f548:	4632      	mov	r2, r6
 800f54a:	463b      	mov	r3, r7
 800f54c:	4935      	ldr	r1, [pc, #212]	; (800f624 <_dtoa_r+0x64c>)
 800f54e:	2000      	movs	r0, #0
 800f550:	f7f0 fec2 	bl	80002d8 <__aeabi_dsub>
 800f554:	ec53 2b18 	vmov	r2, r3, d8
 800f558:	f7f1 fae8 	bl	8000b2c <__aeabi_dcmplt>
 800f55c:	2800      	cmp	r0, #0
 800f55e:	f040 80b9 	bne.w	800f6d4 <_dtoa_r+0x6fc>
 800f562:	9b02      	ldr	r3, [sp, #8]
 800f564:	429d      	cmp	r5, r3
 800f566:	f43f af75 	beq.w	800f454 <_dtoa_r+0x47c>
 800f56a:	4b2f      	ldr	r3, [pc, #188]	; (800f628 <_dtoa_r+0x650>)
 800f56c:	ec51 0b18 	vmov	r0, r1, d8
 800f570:	2200      	movs	r2, #0
 800f572:	f7f1 f869 	bl	8000648 <__aeabi_dmul>
 800f576:	4b2c      	ldr	r3, [pc, #176]	; (800f628 <_dtoa_r+0x650>)
 800f578:	ec41 0b18 	vmov	d8, r0, r1
 800f57c:	2200      	movs	r2, #0
 800f57e:	4630      	mov	r0, r6
 800f580:	4639      	mov	r1, r7
 800f582:	f7f1 f861 	bl	8000648 <__aeabi_dmul>
 800f586:	4606      	mov	r6, r0
 800f588:	460f      	mov	r7, r1
 800f58a:	e7c4      	b.n	800f516 <_dtoa_r+0x53e>
 800f58c:	ec51 0b17 	vmov	r0, r1, d7
 800f590:	f7f1 f85a 	bl	8000648 <__aeabi_dmul>
 800f594:	9b02      	ldr	r3, [sp, #8]
 800f596:	9d00      	ldr	r5, [sp, #0]
 800f598:	930c      	str	r3, [sp, #48]	; 0x30
 800f59a:	ec41 0b18 	vmov	d8, r0, r1
 800f59e:	4639      	mov	r1, r7
 800f5a0:	4630      	mov	r0, r6
 800f5a2:	f7f1 fb01 	bl	8000ba8 <__aeabi_d2iz>
 800f5a6:	9011      	str	r0, [sp, #68]	; 0x44
 800f5a8:	f7f0 ffe4 	bl	8000574 <__aeabi_i2d>
 800f5ac:	4602      	mov	r2, r0
 800f5ae:	460b      	mov	r3, r1
 800f5b0:	4630      	mov	r0, r6
 800f5b2:	4639      	mov	r1, r7
 800f5b4:	f7f0 fe90 	bl	80002d8 <__aeabi_dsub>
 800f5b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f5ba:	3330      	adds	r3, #48	; 0x30
 800f5bc:	f805 3b01 	strb.w	r3, [r5], #1
 800f5c0:	9b02      	ldr	r3, [sp, #8]
 800f5c2:	429d      	cmp	r5, r3
 800f5c4:	4606      	mov	r6, r0
 800f5c6:	460f      	mov	r7, r1
 800f5c8:	f04f 0200 	mov.w	r2, #0
 800f5cc:	d134      	bne.n	800f638 <_dtoa_r+0x660>
 800f5ce:	4b19      	ldr	r3, [pc, #100]	; (800f634 <_dtoa_r+0x65c>)
 800f5d0:	ec51 0b18 	vmov	r0, r1, d8
 800f5d4:	f7f0 fe82 	bl	80002dc <__adddf3>
 800f5d8:	4602      	mov	r2, r0
 800f5da:	460b      	mov	r3, r1
 800f5dc:	4630      	mov	r0, r6
 800f5de:	4639      	mov	r1, r7
 800f5e0:	f7f1 fac2 	bl	8000b68 <__aeabi_dcmpgt>
 800f5e4:	2800      	cmp	r0, #0
 800f5e6:	d175      	bne.n	800f6d4 <_dtoa_r+0x6fc>
 800f5e8:	ec53 2b18 	vmov	r2, r3, d8
 800f5ec:	4911      	ldr	r1, [pc, #68]	; (800f634 <_dtoa_r+0x65c>)
 800f5ee:	2000      	movs	r0, #0
 800f5f0:	f7f0 fe72 	bl	80002d8 <__aeabi_dsub>
 800f5f4:	4602      	mov	r2, r0
 800f5f6:	460b      	mov	r3, r1
 800f5f8:	4630      	mov	r0, r6
 800f5fa:	4639      	mov	r1, r7
 800f5fc:	f7f1 fa96 	bl	8000b2c <__aeabi_dcmplt>
 800f600:	2800      	cmp	r0, #0
 800f602:	f43f af27 	beq.w	800f454 <_dtoa_r+0x47c>
 800f606:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f608:	1e6b      	subs	r3, r5, #1
 800f60a:	930c      	str	r3, [sp, #48]	; 0x30
 800f60c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f610:	2b30      	cmp	r3, #48	; 0x30
 800f612:	d0f8      	beq.n	800f606 <_dtoa_r+0x62e>
 800f614:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f618:	e04a      	b.n	800f6b0 <_dtoa_r+0x6d8>
 800f61a:	bf00      	nop
 800f61c:	080131e0 	.word	0x080131e0
 800f620:	080131b8 	.word	0x080131b8
 800f624:	3ff00000 	.word	0x3ff00000
 800f628:	40240000 	.word	0x40240000
 800f62c:	401c0000 	.word	0x401c0000
 800f630:	40140000 	.word	0x40140000
 800f634:	3fe00000 	.word	0x3fe00000
 800f638:	4baf      	ldr	r3, [pc, #700]	; (800f8f8 <_dtoa_r+0x920>)
 800f63a:	f7f1 f805 	bl	8000648 <__aeabi_dmul>
 800f63e:	4606      	mov	r6, r0
 800f640:	460f      	mov	r7, r1
 800f642:	e7ac      	b.n	800f59e <_dtoa_r+0x5c6>
 800f644:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f648:	9d00      	ldr	r5, [sp, #0]
 800f64a:	4642      	mov	r2, r8
 800f64c:	464b      	mov	r3, r9
 800f64e:	4630      	mov	r0, r6
 800f650:	4639      	mov	r1, r7
 800f652:	f7f1 f923 	bl	800089c <__aeabi_ddiv>
 800f656:	f7f1 faa7 	bl	8000ba8 <__aeabi_d2iz>
 800f65a:	9002      	str	r0, [sp, #8]
 800f65c:	f7f0 ff8a 	bl	8000574 <__aeabi_i2d>
 800f660:	4642      	mov	r2, r8
 800f662:	464b      	mov	r3, r9
 800f664:	f7f0 fff0 	bl	8000648 <__aeabi_dmul>
 800f668:	4602      	mov	r2, r0
 800f66a:	460b      	mov	r3, r1
 800f66c:	4630      	mov	r0, r6
 800f66e:	4639      	mov	r1, r7
 800f670:	f7f0 fe32 	bl	80002d8 <__aeabi_dsub>
 800f674:	9e02      	ldr	r6, [sp, #8]
 800f676:	9f01      	ldr	r7, [sp, #4]
 800f678:	3630      	adds	r6, #48	; 0x30
 800f67a:	f805 6b01 	strb.w	r6, [r5], #1
 800f67e:	9e00      	ldr	r6, [sp, #0]
 800f680:	1bae      	subs	r6, r5, r6
 800f682:	42b7      	cmp	r7, r6
 800f684:	4602      	mov	r2, r0
 800f686:	460b      	mov	r3, r1
 800f688:	d137      	bne.n	800f6fa <_dtoa_r+0x722>
 800f68a:	f7f0 fe27 	bl	80002dc <__adddf3>
 800f68e:	4642      	mov	r2, r8
 800f690:	464b      	mov	r3, r9
 800f692:	4606      	mov	r6, r0
 800f694:	460f      	mov	r7, r1
 800f696:	f7f1 fa67 	bl	8000b68 <__aeabi_dcmpgt>
 800f69a:	b9c8      	cbnz	r0, 800f6d0 <_dtoa_r+0x6f8>
 800f69c:	4642      	mov	r2, r8
 800f69e:	464b      	mov	r3, r9
 800f6a0:	4630      	mov	r0, r6
 800f6a2:	4639      	mov	r1, r7
 800f6a4:	f7f1 fa38 	bl	8000b18 <__aeabi_dcmpeq>
 800f6a8:	b110      	cbz	r0, 800f6b0 <_dtoa_r+0x6d8>
 800f6aa:	9b02      	ldr	r3, [sp, #8]
 800f6ac:	07d9      	lsls	r1, r3, #31
 800f6ae:	d40f      	bmi.n	800f6d0 <_dtoa_r+0x6f8>
 800f6b0:	4620      	mov	r0, r4
 800f6b2:	4659      	mov	r1, fp
 800f6b4:	f001 f868 	bl	8010788 <_Bfree>
 800f6b8:	2300      	movs	r3, #0
 800f6ba:	702b      	strb	r3, [r5, #0]
 800f6bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f6be:	f10a 0001 	add.w	r0, sl, #1
 800f6c2:	6018      	str	r0, [r3, #0]
 800f6c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	f43f acd8 	beq.w	800f07c <_dtoa_r+0xa4>
 800f6cc:	601d      	str	r5, [r3, #0]
 800f6ce:	e4d5      	b.n	800f07c <_dtoa_r+0xa4>
 800f6d0:	f8cd a01c 	str.w	sl, [sp, #28]
 800f6d4:	462b      	mov	r3, r5
 800f6d6:	461d      	mov	r5, r3
 800f6d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6dc:	2a39      	cmp	r2, #57	; 0x39
 800f6de:	d108      	bne.n	800f6f2 <_dtoa_r+0x71a>
 800f6e0:	9a00      	ldr	r2, [sp, #0]
 800f6e2:	429a      	cmp	r2, r3
 800f6e4:	d1f7      	bne.n	800f6d6 <_dtoa_r+0x6fe>
 800f6e6:	9a07      	ldr	r2, [sp, #28]
 800f6e8:	9900      	ldr	r1, [sp, #0]
 800f6ea:	3201      	adds	r2, #1
 800f6ec:	9207      	str	r2, [sp, #28]
 800f6ee:	2230      	movs	r2, #48	; 0x30
 800f6f0:	700a      	strb	r2, [r1, #0]
 800f6f2:	781a      	ldrb	r2, [r3, #0]
 800f6f4:	3201      	adds	r2, #1
 800f6f6:	701a      	strb	r2, [r3, #0]
 800f6f8:	e78c      	b.n	800f614 <_dtoa_r+0x63c>
 800f6fa:	4b7f      	ldr	r3, [pc, #508]	; (800f8f8 <_dtoa_r+0x920>)
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	f7f0 ffa3 	bl	8000648 <__aeabi_dmul>
 800f702:	2200      	movs	r2, #0
 800f704:	2300      	movs	r3, #0
 800f706:	4606      	mov	r6, r0
 800f708:	460f      	mov	r7, r1
 800f70a:	f7f1 fa05 	bl	8000b18 <__aeabi_dcmpeq>
 800f70e:	2800      	cmp	r0, #0
 800f710:	d09b      	beq.n	800f64a <_dtoa_r+0x672>
 800f712:	e7cd      	b.n	800f6b0 <_dtoa_r+0x6d8>
 800f714:	9a08      	ldr	r2, [sp, #32]
 800f716:	2a00      	cmp	r2, #0
 800f718:	f000 80c4 	beq.w	800f8a4 <_dtoa_r+0x8cc>
 800f71c:	9a05      	ldr	r2, [sp, #20]
 800f71e:	2a01      	cmp	r2, #1
 800f720:	f300 80a8 	bgt.w	800f874 <_dtoa_r+0x89c>
 800f724:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f726:	2a00      	cmp	r2, #0
 800f728:	f000 80a0 	beq.w	800f86c <_dtoa_r+0x894>
 800f72c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f730:	9e06      	ldr	r6, [sp, #24]
 800f732:	4645      	mov	r5, r8
 800f734:	9a04      	ldr	r2, [sp, #16]
 800f736:	2101      	movs	r1, #1
 800f738:	441a      	add	r2, r3
 800f73a:	4620      	mov	r0, r4
 800f73c:	4498      	add	r8, r3
 800f73e:	9204      	str	r2, [sp, #16]
 800f740:	f001 f928 	bl	8010994 <__i2b>
 800f744:	4607      	mov	r7, r0
 800f746:	2d00      	cmp	r5, #0
 800f748:	dd0b      	ble.n	800f762 <_dtoa_r+0x78a>
 800f74a:	9b04      	ldr	r3, [sp, #16]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	dd08      	ble.n	800f762 <_dtoa_r+0x78a>
 800f750:	42ab      	cmp	r3, r5
 800f752:	9a04      	ldr	r2, [sp, #16]
 800f754:	bfa8      	it	ge
 800f756:	462b      	movge	r3, r5
 800f758:	eba8 0803 	sub.w	r8, r8, r3
 800f75c:	1aed      	subs	r5, r5, r3
 800f75e:	1ad3      	subs	r3, r2, r3
 800f760:	9304      	str	r3, [sp, #16]
 800f762:	9b06      	ldr	r3, [sp, #24]
 800f764:	b1fb      	cbz	r3, 800f7a6 <_dtoa_r+0x7ce>
 800f766:	9b08      	ldr	r3, [sp, #32]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	f000 809f 	beq.w	800f8ac <_dtoa_r+0x8d4>
 800f76e:	2e00      	cmp	r6, #0
 800f770:	dd11      	ble.n	800f796 <_dtoa_r+0x7be>
 800f772:	4639      	mov	r1, r7
 800f774:	4632      	mov	r2, r6
 800f776:	4620      	mov	r0, r4
 800f778:	f001 f9c8 	bl	8010b0c <__pow5mult>
 800f77c:	465a      	mov	r2, fp
 800f77e:	4601      	mov	r1, r0
 800f780:	4607      	mov	r7, r0
 800f782:	4620      	mov	r0, r4
 800f784:	f001 f91c 	bl	80109c0 <__multiply>
 800f788:	4659      	mov	r1, fp
 800f78a:	9007      	str	r0, [sp, #28]
 800f78c:	4620      	mov	r0, r4
 800f78e:	f000 fffb 	bl	8010788 <_Bfree>
 800f792:	9b07      	ldr	r3, [sp, #28]
 800f794:	469b      	mov	fp, r3
 800f796:	9b06      	ldr	r3, [sp, #24]
 800f798:	1b9a      	subs	r2, r3, r6
 800f79a:	d004      	beq.n	800f7a6 <_dtoa_r+0x7ce>
 800f79c:	4659      	mov	r1, fp
 800f79e:	4620      	mov	r0, r4
 800f7a0:	f001 f9b4 	bl	8010b0c <__pow5mult>
 800f7a4:	4683      	mov	fp, r0
 800f7a6:	2101      	movs	r1, #1
 800f7a8:	4620      	mov	r0, r4
 800f7aa:	f001 f8f3 	bl	8010994 <__i2b>
 800f7ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f7b0:	2b00      	cmp	r3, #0
 800f7b2:	4606      	mov	r6, r0
 800f7b4:	dd7c      	ble.n	800f8b0 <_dtoa_r+0x8d8>
 800f7b6:	461a      	mov	r2, r3
 800f7b8:	4601      	mov	r1, r0
 800f7ba:	4620      	mov	r0, r4
 800f7bc:	f001 f9a6 	bl	8010b0c <__pow5mult>
 800f7c0:	9b05      	ldr	r3, [sp, #20]
 800f7c2:	2b01      	cmp	r3, #1
 800f7c4:	4606      	mov	r6, r0
 800f7c6:	dd76      	ble.n	800f8b6 <_dtoa_r+0x8de>
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	9306      	str	r3, [sp, #24]
 800f7cc:	6933      	ldr	r3, [r6, #16]
 800f7ce:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f7d2:	6918      	ldr	r0, [r3, #16]
 800f7d4:	f001 f88e 	bl	80108f4 <__hi0bits>
 800f7d8:	f1c0 0020 	rsb	r0, r0, #32
 800f7dc:	9b04      	ldr	r3, [sp, #16]
 800f7de:	4418      	add	r0, r3
 800f7e0:	f010 001f 	ands.w	r0, r0, #31
 800f7e4:	f000 8086 	beq.w	800f8f4 <_dtoa_r+0x91c>
 800f7e8:	f1c0 0320 	rsb	r3, r0, #32
 800f7ec:	2b04      	cmp	r3, #4
 800f7ee:	dd7f      	ble.n	800f8f0 <_dtoa_r+0x918>
 800f7f0:	f1c0 001c 	rsb	r0, r0, #28
 800f7f4:	9b04      	ldr	r3, [sp, #16]
 800f7f6:	4403      	add	r3, r0
 800f7f8:	4480      	add	r8, r0
 800f7fa:	4405      	add	r5, r0
 800f7fc:	9304      	str	r3, [sp, #16]
 800f7fe:	f1b8 0f00 	cmp.w	r8, #0
 800f802:	dd05      	ble.n	800f810 <_dtoa_r+0x838>
 800f804:	4659      	mov	r1, fp
 800f806:	4642      	mov	r2, r8
 800f808:	4620      	mov	r0, r4
 800f80a:	f001 f9d9 	bl	8010bc0 <__lshift>
 800f80e:	4683      	mov	fp, r0
 800f810:	9b04      	ldr	r3, [sp, #16]
 800f812:	2b00      	cmp	r3, #0
 800f814:	dd05      	ble.n	800f822 <_dtoa_r+0x84a>
 800f816:	4631      	mov	r1, r6
 800f818:	461a      	mov	r2, r3
 800f81a:	4620      	mov	r0, r4
 800f81c:	f001 f9d0 	bl	8010bc0 <__lshift>
 800f820:	4606      	mov	r6, r0
 800f822:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f824:	2b00      	cmp	r3, #0
 800f826:	d069      	beq.n	800f8fc <_dtoa_r+0x924>
 800f828:	4631      	mov	r1, r6
 800f82a:	4658      	mov	r0, fp
 800f82c:	f001 fa34 	bl	8010c98 <__mcmp>
 800f830:	2800      	cmp	r0, #0
 800f832:	da63      	bge.n	800f8fc <_dtoa_r+0x924>
 800f834:	2300      	movs	r3, #0
 800f836:	4659      	mov	r1, fp
 800f838:	220a      	movs	r2, #10
 800f83a:	4620      	mov	r0, r4
 800f83c:	f000 ffc6 	bl	80107cc <__multadd>
 800f840:	9b08      	ldr	r3, [sp, #32]
 800f842:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f846:	4683      	mov	fp, r0
 800f848:	2b00      	cmp	r3, #0
 800f84a:	f000 818f 	beq.w	800fb6c <_dtoa_r+0xb94>
 800f84e:	4639      	mov	r1, r7
 800f850:	2300      	movs	r3, #0
 800f852:	220a      	movs	r2, #10
 800f854:	4620      	mov	r0, r4
 800f856:	f000 ffb9 	bl	80107cc <__multadd>
 800f85a:	f1b9 0f00 	cmp.w	r9, #0
 800f85e:	4607      	mov	r7, r0
 800f860:	f300 808e 	bgt.w	800f980 <_dtoa_r+0x9a8>
 800f864:	9b05      	ldr	r3, [sp, #20]
 800f866:	2b02      	cmp	r3, #2
 800f868:	dc50      	bgt.n	800f90c <_dtoa_r+0x934>
 800f86a:	e089      	b.n	800f980 <_dtoa_r+0x9a8>
 800f86c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f86e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f872:	e75d      	b.n	800f730 <_dtoa_r+0x758>
 800f874:	9b01      	ldr	r3, [sp, #4]
 800f876:	1e5e      	subs	r6, r3, #1
 800f878:	9b06      	ldr	r3, [sp, #24]
 800f87a:	42b3      	cmp	r3, r6
 800f87c:	bfbf      	itttt	lt
 800f87e:	9b06      	ldrlt	r3, [sp, #24]
 800f880:	9606      	strlt	r6, [sp, #24]
 800f882:	1af2      	sublt	r2, r6, r3
 800f884:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800f886:	bfb6      	itet	lt
 800f888:	189b      	addlt	r3, r3, r2
 800f88a:	1b9e      	subge	r6, r3, r6
 800f88c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800f88e:	9b01      	ldr	r3, [sp, #4]
 800f890:	bfb8      	it	lt
 800f892:	2600      	movlt	r6, #0
 800f894:	2b00      	cmp	r3, #0
 800f896:	bfb5      	itete	lt
 800f898:	eba8 0503 	sublt.w	r5, r8, r3
 800f89c:	9b01      	ldrge	r3, [sp, #4]
 800f89e:	2300      	movlt	r3, #0
 800f8a0:	4645      	movge	r5, r8
 800f8a2:	e747      	b.n	800f734 <_dtoa_r+0x75c>
 800f8a4:	9e06      	ldr	r6, [sp, #24]
 800f8a6:	9f08      	ldr	r7, [sp, #32]
 800f8a8:	4645      	mov	r5, r8
 800f8aa:	e74c      	b.n	800f746 <_dtoa_r+0x76e>
 800f8ac:	9a06      	ldr	r2, [sp, #24]
 800f8ae:	e775      	b.n	800f79c <_dtoa_r+0x7c4>
 800f8b0:	9b05      	ldr	r3, [sp, #20]
 800f8b2:	2b01      	cmp	r3, #1
 800f8b4:	dc18      	bgt.n	800f8e8 <_dtoa_r+0x910>
 800f8b6:	9b02      	ldr	r3, [sp, #8]
 800f8b8:	b9b3      	cbnz	r3, 800f8e8 <_dtoa_r+0x910>
 800f8ba:	9b03      	ldr	r3, [sp, #12]
 800f8bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f8c0:	b9a3      	cbnz	r3, 800f8ec <_dtoa_r+0x914>
 800f8c2:	9b03      	ldr	r3, [sp, #12]
 800f8c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f8c8:	0d1b      	lsrs	r3, r3, #20
 800f8ca:	051b      	lsls	r3, r3, #20
 800f8cc:	b12b      	cbz	r3, 800f8da <_dtoa_r+0x902>
 800f8ce:	9b04      	ldr	r3, [sp, #16]
 800f8d0:	3301      	adds	r3, #1
 800f8d2:	9304      	str	r3, [sp, #16]
 800f8d4:	f108 0801 	add.w	r8, r8, #1
 800f8d8:	2301      	movs	r3, #1
 800f8da:	9306      	str	r3, [sp, #24]
 800f8dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f47f af74 	bne.w	800f7cc <_dtoa_r+0x7f4>
 800f8e4:	2001      	movs	r0, #1
 800f8e6:	e779      	b.n	800f7dc <_dtoa_r+0x804>
 800f8e8:	2300      	movs	r3, #0
 800f8ea:	e7f6      	b.n	800f8da <_dtoa_r+0x902>
 800f8ec:	9b02      	ldr	r3, [sp, #8]
 800f8ee:	e7f4      	b.n	800f8da <_dtoa_r+0x902>
 800f8f0:	d085      	beq.n	800f7fe <_dtoa_r+0x826>
 800f8f2:	4618      	mov	r0, r3
 800f8f4:	301c      	adds	r0, #28
 800f8f6:	e77d      	b.n	800f7f4 <_dtoa_r+0x81c>
 800f8f8:	40240000 	.word	0x40240000
 800f8fc:	9b01      	ldr	r3, [sp, #4]
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	dc38      	bgt.n	800f974 <_dtoa_r+0x99c>
 800f902:	9b05      	ldr	r3, [sp, #20]
 800f904:	2b02      	cmp	r3, #2
 800f906:	dd35      	ble.n	800f974 <_dtoa_r+0x99c>
 800f908:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f90c:	f1b9 0f00 	cmp.w	r9, #0
 800f910:	d10d      	bne.n	800f92e <_dtoa_r+0x956>
 800f912:	4631      	mov	r1, r6
 800f914:	464b      	mov	r3, r9
 800f916:	2205      	movs	r2, #5
 800f918:	4620      	mov	r0, r4
 800f91a:	f000 ff57 	bl	80107cc <__multadd>
 800f91e:	4601      	mov	r1, r0
 800f920:	4606      	mov	r6, r0
 800f922:	4658      	mov	r0, fp
 800f924:	f001 f9b8 	bl	8010c98 <__mcmp>
 800f928:	2800      	cmp	r0, #0
 800f92a:	f73f adbd 	bgt.w	800f4a8 <_dtoa_r+0x4d0>
 800f92e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f930:	9d00      	ldr	r5, [sp, #0]
 800f932:	ea6f 0a03 	mvn.w	sl, r3
 800f936:	f04f 0800 	mov.w	r8, #0
 800f93a:	4631      	mov	r1, r6
 800f93c:	4620      	mov	r0, r4
 800f93e:	f000 ff23 	bl	8010788 <_Bfree>
 800f942:	2f00      	cmp	r7, #0
 800f944:	f43f aeb4 	beq.w	800f6b0 <_dtoa_r+0x6d8>
 800f948:	f1b8 0f00 	cmp.w	r8, #0
 800f94c:	d005      	beq.n	800f95a <_dtoa_r+0x982>
 800f94e:	45b8      	cmp	r8, r7
 800f950:	d003      	beq.n	800f95a <_dtoa_r+0x982>
 800f952:	4641      	mov	r1, r8
 800f954:	4620      	mov	r0, r4
 800f956:	f000 ff17 	bl	8010788 <_Bfree>
 800f95a:	4639      	mov	r1, r7
 800f95c:	4620      	mov	r0, r4
 800f95e:	f000 ff13 	bl	8010788 <_Bfree>
 800f962:	e6a5      	b.n	800f6b0 <_dtoa_r+0x6d8>
 800f964:	2600      	movs	r6, #0
 800f966:	4637      	mov	r7, r6
 800f968:	e7e1      	b.n	800f92e <_dtoa_r+0x956>
 800f96a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800f96c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800f970:	4637      	mov	r7, r6
 800f972:	e599      	b.n	800f4a8 <_dtoa_r+0x4d0>
 800f974:	9b08      	ldr	r3, [sp, #32]
 800f976:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	f000 80fd 	beq.w	800fb7a <_dtoa_r+0xba2>
 800f980:	2d00      	cmp	r5, #0
 800f982:	dd05      	ble.n	800f990 <_dtoa_r+0x9b8>
 800f984:	4639      	mov	r1, r7
 800f986:	462a      	mov	r2, r5
 800f988:	4620      	mov	r0, r4
 800f98a:	f001 f919 	bl	8010bc0 <__lshift>
 800f98e:	4607      	mov	r7, r0
 800f990:	9b06      	ldr	r3, [sp, #24]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d05c      	beq.n	800fa50 <_dtoa_r+0xa78>
 800f996:	6879      	ldr	r1, [r7, #4]
 800f998:	4620      	mov	r0, r4
 800f99a:	f000 feb5 	bl	8010708 <_Balloc>
 800f99e:	4605      	mov	r5, r0
 800f9a0:	b928      	cbnz	r0, 800f9ae <_dtoa_r+0x9d6>
 800f9a2:	4b80      	ldr	r3, [pc, #512]	; (800fba4 <_dtoa_r+0xbcc>)
 800f9a4:	4602      	mov	r2, r0
 800f9a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f9aa:	f7ff bb2e 	b.w	800f00a <_dtoa_r+0x32>
 800f9ae:	693a      	ldr	r2, [r7, #16]
 800f9b0:	3202      	adds	r2, #2
 800f9b2:	0092      	lsls	r2, r2, #2
 800f9b4:	f107 010c 	add.w	r1, r7, #12
 800f9b8:	300c      	adds	r0, #12
 800f9ba:	f7fd fdf1 	bl	800d5a0 <memcpy>
 800f9be:	2201      	movs	r2, #1
 800f9c0:	4629      	mov	r1, r5
 800f9c2:	4620      	mov	r0, r4
 800f9c4:	f001 f8fc 	bl	8010bc0 <__lshift>
 800f9c8:	9b00      	ldr	r3, [sp, #0]
 800f9ca:	3301      	adds	r3, #1
 800f9cc:	9301      	str	r3, [sp, #4]
 800f9ce:	9b00      	ldr	r3, [sp, #0]
 800f9d0:	444b      	add	r3, r9
 800f9d2:	9307      	str	r3, [sp, #28]
 800f9d4:	9b02      	ldr	r3, [sp, #8]
 800f9d6:	f003 0301 	and.w	r3, r3, #1
 800f9da:	46b8      	mov	r8, r7
 800f9dc:	9306      	str	r3, [sp, #24]
 800f9de:	4607      	mov	r7, r0
 800f9e0:	9b01      	ldr	r3, [sp, #4]
 800f9e2:	4631      	mov	r1, r6
 800f9e4:	3b01      	subs	r3, #1
 800f9e6:	4658      	mov	r0, fp
 800f9e8:	9302      	str	r3, [sp, #8]
 800f9ea:	f7ff fa69 	bl	800eec0 <quorem>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	3330      	adds	r3, #48	; 0x30
 800f9f2:	9004      	str	r0, [sp, #16]
 800f9f4:	4641      	mov	r1, r8
 800f9f6:	4658      	mov	r0, fp
 800f9f8:	9308      	str	r3, [sp, #32]
 800f9fa:	f001 f94d 	bl	8010c98 <__mcmp>
 800f9fe:	463a      	mov	r2, r7
 800fa00:	4681      	mov	r9, r0
 800fa02:	4631      	mov	r1, r6
 800fa04:	4620      	mov	r0, r4
 800fa06:	f001 f963 	bl	8010cd0 <__mdiff>
 800fa0a:	68c2      	ldr	r2, [r0, #12]
 800fa0c:	9b08      	ldr	r3, [sp, #32]
 800fa0e:	4605      	mov	r5, r0
 800fa10:	bb02      	cbnz	r2, 800fa54 <_dtoa_r+0xa7c>
 800fa12:	4601      	mov	r1, r0
 800fa14:	4658      	mov	r0, fp
 800fa16:	f001 f93f 	bl	8010c98 <__mcmp>
 800fa1a:	9b08      	ldr	r3, [sp, #32]
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	4629      	mov	r1, r5
 800fa20:	4620      	mov	r0, r4
 800fa22:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800fa26:	f000 feaf 	bl	8010788 <_Bfree>
 800fa2a:	9b05      	ldr	r3, [sp, #20]
 800fa2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa2e:	9d01      	ldr	r5, [sp, #4]
 800fa30:	ea43 0102 	orr.w	r1, r3, r2
 800fa34:	9b06      	ldr	r3, [sp, #24]
 800fa36:	430b      	orrs	r3, r1
 800fa38:	9b08      	ldr	r3, [sp, #32]
 800fa3a:	d10d      	bne.n	800fa58 <_dtoa_r+0xa80>
 800fa3c:	2b39      	cmp	r3, #57	; 0x39
 800fa3e:	d029      	beq.n	800fa94 <_dtoa_r+0xabc>
 800fa40:	f1b9 0f00 	cmp.w	r9, #0
 800fa44:	dd01      	ble.n	800fa4a <_dtoa_r+0xa72>
 800fa46:	9b04      	ldr	r3, [sp, #16]
 800fa48:	3331      	adds	r3, #49	; 0x31
 800fa4a:	9a02      	ldr	r2, [sp, #8]
 800fa4c:	7013      	strb	r3, [r2, #0]
 800fa4e:	e774      	b.n	800f93a <_dtoa_r+0x962>
 800fa50:	4638      	mov	r0, r7
 800fa52:	e7b9      	b.n	800f9c8 <_dtoa_r+0x9f0>
 800fa54:	2201      	movs	r2, #1
 800fa56:	e7e2      	b.n	800fa1e <_dtoa_r+0xa46>
 800fa58:	f1b9 0f00 	cmp.w	r9, #0
 800fa5c:	db06      	blt.n	800fa6c <_dtoa_r+0xa94>
 800fa5e:	9905      	ldr	r1, [sp, #20]
 800fa60:	ea41 0909 	orr.w	r9, r1, r9
 800fa64:	9906      	ldr	r1, [sp, #24]
 800fa66:	ea59 0101 	orrs.w	r1, r9, r1
 800fa6a:	d120      	bne.n	800faae <_dtoa_r+0xad6>
 800fa6c:	2a00      	cmp	r2, #0
 800fa6e:	ddec      	ble.n	800fa4a <_dtoa_r+0xa72>
 800fa70:	4659      	mov	r1, fp
 800fa72:	2201      	movs	r2, #1
 800fa74:	4620      	mov	r0, r4
 800fa76:	9301      	str	r3, [sp, #4]
 800fa78:	f001 f8a2 	bl	8010bc0 <__lshift>
 800fa7c:	4631      	mov	r1, r6
 800fa7e:	4683      	mov	fp, r0
 800fa80:	f001 f90a 	bl	8010c98 <__mcmp>
 800fa84:	2800      	cmp	r0, #0
 800fa86:	9b01      	ldr	r3, [sp, #4]
 800fa88:	dc02      	bgt.n	800fa90 <_dtoa_r+0xab8>
 800fa8a:	d1de      	bne.n	800fa4a <_dtoa_r+0xa72>
 800fa8c:	07da      	lsls	r2, r3, #31
 800fa8e:	d5dc      	bpl.n	800fa4a <_dtoa_r+0xa72>
 800fa90:	2b39      	cmp	r3, #57	; 0x39
 800fa92:	d1d8      	bne.n	800fa46 <_dtoa_r+0xa6e>
 800fa94:	9a02      	ldr	r2, [sp, #8]
 800fa96:	2339      	movs	r3, #57	; 0x39
 800fa98:	7013      	strb	r3, [r2, #0]
 800fa9a:	462b      	mov	r3, r5
 800fa9c:	461d      	mov	r5, r3
 800fa9e:	3b01      	subs	r3, #1
 800faa0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800faa4:	2a39      	cmp	r2, #57	; 0x39
 800faa6:	d050      	beq.n	800fb4a <_dtoa_r+0xb72>
 800faa8:	3201      	adds	r2, #1
 800faaa:	701a      	strb	r2, [r3, #0]
 800faac:	e745      	b.n	800f93a <_dtoa_r+0x962>
 800faae:	2a00      	cmp	r2, #0
 800fab0:	dd03      	ble.n	800faba <_dtoa_r+0xae2>
 800fab2:	2b39      	cmp	r3, #57	; 0x39
 800fab4:	d0ee      	beq.n	800fa94 <_dtoa_r+0xabc>
 800fab6:	3301      	adds	r3, #1
 800fab8:	e7c7      	b.n	800fa4a <_dtoa_r+0xa72>
 800faba:	9a01      	ldr	r2, [sp, #4]
 800fabc:	9907      	ldr	r1, [sp, #28]
 800fabe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fac2:	428a      	cmp	r2, r1
 800fac4:	d02a      	beq.n	800fb1c <_dtoa_r+0xb44>
 800fac6:	4659      	mov	r1, fp
 800fac8:	2300      	movs	r3, #0
 800faca:	220a      	movs	r2, #10
 800facc:	4620      	mov	r0, r4
 800face:	f000 fe7d 	bl	80107cc <__multadd>
 800fad2:	45b8      	cmp	r8, r7
 800fad4:	4683      	mov	fp, r0
 800fad6:	f04f 0300 	mov.w	r3, #0
 800fada:	f04f 020a 	mov.w	r2, #10
 800fade:	4641      	mov	r1, r8
 800fae0:	4620      	mov	r0, r4
 800fae2:	d107      	bne.n	800faf4 <_dtoa_r+0xb1c>
 800fae4:	f000 fe72 	bl	80107cc <__multadd>
 800fae8:	4680      	mov	r8, r0
 800faea:	4607      	mov	r7, r0
 800faec:	9b01      	ldr	r3, [sp, #4]
 800faee:	3301      	adds	r3, #1
 800faf0:	9301      	str	r3, [sp, #4]
 800faf2:	e775      	b.n	800f9e0 <_dtoa_r+0xa08>
 800faf4:	f000 fe6a 	bl	80107cc <__multadd>
 800faf8:	4639      	mov	r1, r7
 800fafa:	4680      	mov	r8, r0
 800fafc:	2300      	movs	r3, #0
 800fafe:	220a      	movs	r2, #10
 800fb00:	4620      	mov	r0, r4
 800fb02:	f000 fe63 	bl	80107cc <__multadd>
 800fb06:	4607      	mov	r7, r0
 800fb08:	e7f0      	b.n	800faec <_dtoa_r+0xb14>
 800fb0a:	f1b9 0f00 	cmp.w	r9, #0
 800fb0e:	9a00      	ldr	r2, [sp, #0]
 800fb10:	bfcc      	ite	gt
 800fb12:	464d      	movgt	r5, r9
 800fb14:	2501      	movle	r5, #1
 800fb16:	4415      	add	r5, r2
 800fb18:	f04f 0800 	mov.w	r8, #0
 800fb1c:	4659      	mov	r1, fp
 800fb1e:	2201      	movs	r2, #1
 800fb20:	4620      	mov	r0, r4
 800fb22:	9301      	str	r3, [sp, #4]
 800fb24:	f001 f84c 	bl	8010bc0 <__lshift>
 800fb28:	4631      	mov	r1, r6
 800fb2a:	4683      	mov	fp, r0
 800fb2c:	f001 f8b4 	bl	8010c98 <__mcmp>
 800fb30:	2800      	cmp	r0, #0
 800fb32:	dcb2      	bgt.n	800fa9a <_dtoa_r+0xac2>
 800fb34:	d102      	bne.n	800fb3c <_dtoa_r+0xb64>
 800fb36:	9b01      	ldr	r3, [sp, #4]
 800fb38:	07db      	lsls	r3, r3, #31
 800fb3a:	d4ae      	bmi.n	800fa9a <_dtoa_r+0xac2>
 800fb3c:	462b      	mov	r3, r5
 800fb3e:	461d      	mov	r5, r3
 800fb40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb44:	2a30      	cmp	r2, #48	; 0x30
 800fb46:	d0fa      	beq.n	800fb3e <_dtoa_r+0xb66>
 800fb48:	e6f7      	b.n	800f93a <_dtoa_r+0x962>
 800fb4a:	9a00      	ldr	r2, [sp, #0]
 800fb4c:	429a      	cmp	r2, r3
 800fb4e:	d1a5      	bne.n	800fa9c <_dtoa_r+0xac4>
 800fb50:	f10a 0a01 	add.w	sl, sl, #1
 800fb54:	2331      	movs	r3, #49	; 0x31
 800fb56:	e779      	b.n	800fa4c <_dtoa_r+0xa74>
 800fb58:	4b13      	ldr	r3, [pc, #76]	; (800fba8 <_dtoa_r+0xbd0>)
 800fb5a:	f7ff baaf 	b.w	800f0bc <_dtoa_r+0xe4>
 800fb5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f47f aa86 	bne.w	800f072 <_dtoa_r+0x9a>
 800fb66:	4b11      	ldr	r3, [pc, #68]	; (800fbac <_dtoa_r+0xbd4>)
 800fb68:	f7ff baa8 	b.w	800f0bc <_dtoa_r+0xe4>
 800fb6c:	f1b9 0f00 	cmp.w	r9, #0
 800fb70:	dc03      	bgt.n	800fb7a <_dtoa_r+0xba2>
 800fb72:	9b05      	ldr	r3, [sp, #20]
 800fb74:	2b02      	cmp	r3, #2
 800fb76:	f73f aec9 	bgt.w	800f90c <_dtoa_r+0x934>
 800fb7a:	9d00      	ldr	r5, [sp, #0]
 800fb7c:	4631      	mov	r1, r6
 800fb7e:	4658      	mov	r0, fp
 800fb80:	f7ff f99e 	bl	800eec0 <quorem>
 800fb84:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fb88:	f805 3b01 	strb.w	r3, [r5], #1
 800fb8c:	9a00      	ldr	r2, [sp, #0]
 800fb8e:	1aaa      	subs	r2, r5, r2
 800fb90:	4591      	cmp	r9, r2
 800fb92:	ddba      	ble.n	800fb0a <_dtoa_r+0xb32>
 800fb94:	4659      	mov	r1, fp
 800fb96:	2300      	movs	r3, #0
 800fb98:	220a      	movs	r2, #10
 800fb9a:	4620      	mov	r0, r4
 800fb9c:	f000 fe16 	bl	80107cc <__multadd>
 800fba0:	4683      	mov	fp, r0
 800fba2:	e7eb      	b.n	800fb7c <_dtoa_r+0xba4>
 800fba4:	08013064 	.word	0x08013064
 800fba8:	08012e6c 	.word	0x08012e6c
 800fbac:	08012fe1 	.word	0x08012fe1

0800fbb0 <__sflush_r>:
 800fbb0:	898a      	ldrh	r2, [r1, #12]
 800fbb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbb6:	4605      	mov	r5, r0
 800fbb8:	0710      	lsls	r0, r2, #28
 800fbba:	460c      	mov	r4, r1
 800fbbc:	d458      	bmi.n	800fc70 <__sflush_r+0xc0>
 800fbbe:	684b      	ldr	r3, [r1, #4]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	dc05      	bgt.n	800fbd0 <__sflush_r+0x20>
 800fbc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	dc02      	bgt.n	800fbd0 <__sflush_r+0x20>
 800fbca:	2000      	movs	r0, #0
 800fbcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fbd2:	2e00      	cmp	r6, #0
 800fbd4:	d0f9      	beq.n	800fbca <__sflush_r+0x1a>
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fbdc:	682f      	ldr	r7, [r5, #0]
 800fbde:	602b      	str	r3, [r5, #0]
 800fbe0:	d032      	beq.n	800fc48 <__sflush_r+0x98>
 800fbe2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fbe4:	89a3      	ldrh	r3, [r4, #12]
 800fbe6:	075a      	lsls	r2, r3, #29
 800fbe8:	d505      	bpl.n	800fbf6 <__sflush_r+0x46>
 800fbea:	6863      	ldr	r3, [r4, #4]
 800fbec:	1ac0      	subs	r0, r0, r3
 800fbee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fbf0:	b10b      	cbz	r3, 800fbf6 <__sflush_r+0x46>
 800fbf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fbf4:	1ac0      	subs	r0, r0, r3
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	4602      	mov	r2, r0
 800fbfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fbfc:	6a21      	ldr	r1, [r4, #32]
 800fbfe:	4628      	mov	r0, r5
 800fc00:	47b0      	blx	r6
 800fc02:	1c43      	adds	r3, r0, #1
 800fc04:	89a3      	ldrh	r3, [r4, #12]
 800fc06:	d106      	bne.n	800fc16 <__sflush_r+0x66>
 800fc08:	6829      	ldr	r1, [r5, #0]
 800fc0a:	291d      	cmp	r1, #29
 800fc0c:	d82c      	bhi.n	800fc68 <__sflush_r+0xb8>
 800fc0e:	4a2a      	ldr	r2, [pc, #168]	; (800fcb8 <__sflush_r+0x108>)
 800fc10:	40ca      	lsrs	r2, r1
 800fc12:	07d6      	lsls	r6, r2, #31
 800fc14:	d528      	bpl.n	800fc68 <__sflush_r+0xb8>
 800fc16:	2200      	movs	r2, #0
 800fc18:	6062      	str	r2, [r4, #4]
 800fc1a:	04d9      	lsls	r1, r3, #19
 800fc1c:	6922      	ldr	r2, [r4, #16]
 800fc1e:	6022      	str	r2, [r4, #0]
 800fc20:	d504      	bpl.n	800fc2c <__sflush_r+0x7c>
 800fc22:	1c42      	adds	r2, r0, #1
 800fc24:	d101      	bne.n	800fc2a <__sflush_r+0x7a>
 800fc26:	682b      	ldr	r3, [r5, #0]
 800fc28:	b903      	cbnz	r3, 800fc2c <__sflush_r+0x7c>
 800fc2a:	6560      	str	r0, [r4, #84]	; 0x54
 800fc2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fc2e:	602f      	str	r7, [r5, #0]
 800fc30:	2900      	cmp	r1, #0
 800fc32:	d0ca      	beq.n	800fbca <__sflush_r+0x1a>
 800fc34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fc38:	4299      	cmp	r1, r3
 800fc3a:	d002      	beq.n	800fc42 <__sflush_r+0x92>
 800fc3c:	4628      	mov	r0, r5
 800fc3e:	f001 fa2d 	bl	801109c <_free_r>
 800fc42:	2000      	movs	r0, #0
 800fc44:	6360      	str	r0, [r4, #52]	; 0x34
 800fc46:	e7c1      	b.n	800fbcc <__sflush_r+0x1c>
 800fc48:	6a21      	ldr	r1, [r4, #32]
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	47b0      	blx	r6
 800fc50:	1c41      	adds	r1, r0, #1
 800fc52:	d1c7      	bne.n	800fbe4 <__sflush_r+0x34>
 800fc54:	682b      	ldr	r3, [r5, #0]
 800fc56:	2b00      	cmp	r3, #0
 800fc58:	d0c4      	beq.n	800fbe4 <__sflush_r+0x34>
 800fc5a:	2b1d      	cmp	r3, #29
 800fc5c:	d001      	beq.n	800fc62 <__sflush_r+0xb2>
 800fc5e:	2b16      	cmp	r3, #22
 800fc60:	d101      	bne.n	800fc66 <__sflush_r+0xb6>
 800fc62:	602f      	str	r7, [r5, #0]
 800fc64:	e7b1      	b.n	800fbca <__sflush_r+0x1a>
 800fc66:	89a3      	ldrh	r3, [r4, #12]
 800fc68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fc6c:	81a3      	strh	r3, [r4, #12]
 800fc6e:	e7ad      	b.n	800fbcc <__sflush_r+0x1c>
 800fc70:	690f      	ldr	r7, [r1, #16]
 800fc72:	2f00      	cmp	r7, #0
 800fc74:	d0a9      	beq.n	800fbca <__sflush_r+0x1a>
 800fc76:	0793      	lsls	r3, r2, #30
 800fc78:	680e      	ldr	r6, [r1, #0]
 800fc7a:	bf08      	it	eq
 800fc7c:	694b      	ldreq	r3, [r1, #20]
 800fc7e:	600f      	str	r7, [r1, #0]
 800fc80:	bf18      	it	ne
 800fc82:	2300      	movne	r3, #0
 800fc84:	eba6 0807 	sub.w	r8, r6, r7
 800fc88:	608b      	str	r3, [r1, #8]
 800fc8a:	f1b8 0f00 	cmp.w	r8, #0
 800fc8e:	dd9c      	ble.n	800fbca <__sflush_r+0x1a>
 800fc90:	6a21      	ldr	r1, [r4, #32]
 800fc92:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fc94:	4643      	mov	r3, r8
 800fc96:	463a      	mov	r2, r7
 800fc98:	4628      	mov	r0, r5
 800fc9a:	47b0      	blx	r6
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	dc06      	bgt.n	800fcae <__sflush_r+0xfe>
 800fca0:	89a3      	ldrh	r3, [r4, #12]
 800fca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fca6:	81a3      	strh	r3, [r4, #12]
 800fca8:	f04f 30ff 	mov.w	r0, #4294967295
 800fcac:	e78e      	b.n	800fbcc <__sflush_r+0x1c>
 800fcae:	4407      	add	r7, r0
 800fcb0:	eba8 0800 	sub.w	r8, r8, r0
 800fcb4:	e7e9      	b.n	800fc8a <__sflush_r+0xda>
 800fcb6:	bf00      	nop
 800fcb8:	20400001 	.word	0x20400001

0800fcbc <_fflush_r>:
 800fcbc:	b538      	push	{r3, r4, r5, lr}
 800fcbe:	690b      	ldr	r3, [r1, #16]
 800fcc0:	4605      	mov	r5, r0
 800fcc2:	460c      	mov	r4, r1
 800fcc4:	b913      	cbnz	r3, 800fccc <_fflush_r+0x10>
 800fcc6:	2500      	movs	r5, #0
 800fcc8:	4628      	mov	r0, r5
 800fcca:	bd38      	pop	{r3, r4, r5, pc}
 800fccc:	b118      	cbz	r0, 800fcd6 <_fflush_r+0x1a>
 800fcce:	6983      	ldr	r3, [r0, #24]
 800fcd0:	b90b      	cbnz	r3, 800fcd6 <_fflush_r+0x1a>
 800fcd2:	f000 f887 	bl	800fde4 <__sinit>
 800fcd6:	4b14      	ldr	r3, [pc, #80]	; (800fd28 <_fflush_r+0x6c>)
 800fcd8:	429c      	cmp	r4, r3
 800fcda:	d11b      	bne.n	800fd14 <_fflush_r+0x58>
 800fcdc:	686c      	ldr	r4, [r5, #4]
 800fcde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d0ef      	beq.n	800fcc6 <_fflush_r+0xa>
 800fce6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fce8:	07d0      	lsls	r0, r2, #31
 800fcea:	d404      	bmi.n	800fcf6 <_fflush_r+0x3a>
 800fcec:	0599      	lsls	r1, r3, #22
 800fcee:	d402      	bmi.n	800fcf6 <_fflush_r+0x3a>
 800fcf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fcf2:	f000 fc88 	bl	8010606 <__retarget_lock_acquire_recursive>
 800fcf6:	4628      	mov	r0, r5
 800fcf8:	4621      	mov	r1, r4
 800fcfa:	f7ff ff59 	bl	800fbb0 <__sflush_r>
 800fcfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fd00:	07da      	lsls	r2, r3, #31
 800fd02:	4605      	mov	r5, r0
 800fd04:	d4e0      	bmi.n	800fcc8 <_fflush_r+0xc>
 800fd06:	89a3      	ldrh	r3, [r4, #12]
 800fd08:	059b      	lsls	r3, r3, #22
 800fd0a:	d4dd      	bmi.n	800fcc8 <_fflush_r+0xc>
 800fd0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fd0e:	f000 fc7b 	bl	8010608 <__retarget_lock_release_recursive>
 800fd12:	e7d9      	b.n	800fcc8 <_fflush_r+0xc>
 800fd14:	4b05      	ldr	r3, [pc, #20]	; (800fd2c <_fflush_r+0x70>)
 800fd16:	429c      	cmp	r4, r3
 800fd18:	d101      	bne.n	800fd1e <_fflush_r+0x62>
 800fd1a:	68ac      	ldr	r4, [r5, #8]
 800fd1c:	e7df      	b.n	800fcde <_fflush_r+0x22>
 800fd1e:	4b04      	ldr	r3, [pc, #16]	; (800fd30 <_fflush_r+0x74>)
 800fd20:	429c      	cmp	r4, r3
 800fd22:	bf08      	it	eq
 800fd24:	68ec      	ldreq	r4, [r5, #12]
 800fd26:	e7da      	b.n	800fcde <_fflush_r+0x22>
 800fd28:	08013098 	.word	0x08013098
 800fd2c:	080130b8 	.word	0x080130b8
 800fd30:	08013078 	.word	0x08013078

0800fd34 <std>:
 800fd34:	2300      	movs	r3, #0
 800fd36:	b510      	push	{r4, lr}
 800fd38:	4604      	mov	r4, r0
 800fd3a:	e9c0 3300 	strd	r3, r3, [r0]
 800fd3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fd42:	6083      	str	r3, [r0, #8]
 800fd44:	8181      	strh	r1, [r0, #12]
 800fd46:	6643      	str	r3, [r0, #100]	; 0x64
 800fd48:	81c2      	strh	r2, [r0, #14]
 800fd4a:	6183      	str	r3, [r0, #24]
 800fd4c:	4619      	mov	r1, r3
 800fd4e:	2208      	movs	r2, #8
 800fd50:	305c      	adds	r0, #92	; 0x5c
 800fd52:	f7fd fc33 	bl	800d5bc <memset>
 800fd56:	4b05      	ldr	r3, [pc, #20]	; (800fd6c <std+0x38>)
 800fd58:	6263      	str	r3, [r4, #36]	; 0x24
 800fd5a:	4b05      	ldr	r3, [pc, #20]	; (800fd70 <std+0x3c>)
 800fd5c:	62a3      	str	r3, [r4, #40]	; 0x28
 800fd5e:	4b05      	ldr	r3, [pc, #20]	; (800fd74 <std+0x40>)
 800fd60:	62e3      	str	r3, [r4, #44]	; 0x2c
 800fd62:	4b05      	ldr	r3, [pc, #20]	; (800fd78 <std+0x44>)
 800fd64:	6224      	str	r4, [r4, #32]
 800fd66:	6323      	str	r3, [r4, #48]	; 0x30
 800fd68:	bd10      	pop	{r4, pc}
 800fd6a:	bf00      	nop
 800fd6c:	080114d9 	.word	0x080114d9
 800fd70:	080114fb 	.word	0x080114fb
 800fd74:	08011533 	.word	0x08011533
 800fd78:	08011557 	.word	0x08011557

0800fd7c <_cleanup_r>:
 800fd7c:	4901      	ldr	r1, [pc, #4]	; (800fd84 <_cleanup_r+0x8>)
 800fd7e:	f000 b8af 	b.w	800fee0 <_fwalk_reent>
 800fd82:	bf00      	nop
 800fd84:	0800fcbd 	.word	0x0800fcbd

0800fd88 <__sfmoreglue>:
 800fd88:	b570      	push	{r4, r5, r6, lr}
 800fd8a:	1e4a      	subs	r2, r1, #1
 800fd8c:	2568      	movs	r5, #104	; 0x68
 800fd8e:	4355      	muls	r5, r2
 800fd90:	460e      	mov	r6, r1
 800fd92:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800fd96:	f001 f9d1 	bl	801113c <_malloc_r>
 800fd9a:	4604      	mov	r4, r0
 800fd9c:	b140      	cbz	r0, 800fdb0 <__sfmoreglue+0x28>
 800fd9e:	2100      	movs	r1, #0
 800fda0:	e9c0 1600 	strd	r1, r6, [r0]
 800fda4:	300c      	adds	r0, #12
 800fda6:	60a0      	str	r0, [r4, #8]
 800fda8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800fdac:	f7fd fc06 	bl	800d5bc <memset>
 800fdb0:	4620      	mov	r0, r4
 800fdb2:	bd70      	pop	{r4, r5, r6, pc}

0800fdb4 <__sfp_lock_acquire>:
 800fdb4:	4801      	ldr	r0, [pc, #4]	; (800fdbc <__sfp_lock_acquire+0x8>)
 800fdb6:	f000 bc26 	b.w	8010606 <__retarget_lock_acquire_recursive>
 800fdba:	bf00      	nop
 800fdbc:	20009590 	.word	0x20009590

0800fdc0 <__sfp_lock_release>:
 800fdc0:	4801      	ldr	r0, [pc, #4]	; (800fdc8 <__sfp_lock_release+0x8>)
 800fdc2:	f000 bc21 	b.w	8010608 <__retarget_lock_release_recursive>
 800fdc6:	bf00      	nop
 800fdc8:	20009590 	.word	0x20009590

0800fdcc <__sinit_lock_acquire>:
 800fdcc:	4801      	ldr	r0, [pc, #4]	; (800fdd4 <__sinit_lock_acquire+0x8>)
 800fdce:	f000 bc1a 	b.w	8010606 <__retarget_lock_acquire_recursive>
 800fdd2:	bf00      	nop
 800fdd4:	2000958b 	.word	0x2000958b

0800fdd8 <__sinit_lock_release>:
 800fdd8:	4801      	ldr	r0, [pc, #4]	; (800fde0 <__sinit_lock_release+0x8>)
 800fdda:	f000 bc15 	b.w	8010608 <__retarget_lock_release_recursive>
 800fdde:	bf00      	nop
 800fde0:	2000958b 	.word	0x2000958b

0800fde4 <__sinit>:
 800fde4:	b510      	push	{r4, lr}
 800fde6:	4604      	mov	r4, r0
 800fde8:	f7ff fff0 	bl	800fdcc <__sinit_lock_acquire>
 800fdec:	69a3      	ldr	r3, [r4, #24]
 800fdee:	b11b      	cbz	r3, 800fdf8 <__sinit+0x14>
 800fdf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fdf4:	f7ff bff0 	b.w	800fdd8 <__sinit_lock_release>
 800fdf8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800fdfc:	6523      	str	r3, [r4, #80]	; 0x50
 800fdfe:	4b13      	ldr	r3, [pc, #76]	; (800fe4c <__sinit+0x68>)
 800fe00:	4a13      	ldr	r2, [pc, #76]	; (800fe50 <__sinit+0x6c>)
 800fe02:	681b      	ldr	r3, [r3, #0]
 800fe04:	62a2      	str	r2, [r4, #40]	; 0x28
 800fe06:	42a3      	cmp	r3, r4
 800fe08:	bf04      	itt	eq
 800fe0a:	2301      	moveq	r3, #1
 800fe0c:	61a3      	streq	r3, [r4, #24]
 800fe0e:	4620      	mov	r0, r4
 800fe10:	f000 f820 	bl	800fe54 <__sfp>
 800fe14:	6060      	str	r0, [r4, #4]
 800fe16:	4620      	mov	r0, r4
 800fe18:	f000 f81c 	bl	800fe54 <__sfp>
 800fe1c:	60a0      	str	r0, [r4, #8]
 800fe1e:	4620      	mov	r0, r4
 800fe20:	f000 f818 	bl	800fe54 <__sfp>
 800fe24:	2200      	movs	r2, #0
 800fe26:	60e0      	str	r0, [r4, #12]
 800fe28:	2104      	movs	r1, #4
 800fe2a:	6860      	ldr	r0, [r4, #4]
 800fe2c:	f7ff ff82 	bl	800fd34 <std>
 800fe30:	68a0      	ldr	r0, [r4, #8]
 800fe32:	2201      	movs	r2, #1
 800fe34:	2109      	movs	r1, #9
 800fe36:	f7ff ff7d 	bl	800fd34 <std>
 800fe3a:	68e0      	ldr	r0, [r4, #12]
 800fe3c:	2202      	movs	r2, #2
 800fe3e:	2112      	movs	r1, #18
 800fe40:	f7ff ff78 	bl	800fd34 <std>
 800fe44:	2301      	movs	r3, #1
 800fe46:	61a3      	str	r3, [r4, #24]
 800fe48:	e7d2      	b.n	800fdf0 <__sinit+0xc>
 800fe4a:	bf00      	nop
 800fe4c:	08012e58 	.word	0x08012e58
 800fe50:	0800fd7d 	.word	0x0800fd7d

0800fe54 <__sfp>:
 800fe54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe56:	4607      	mov	r7, r0
 800fe58:	f7ff ffac 	bl	800fdb4 <__sfp_lock_acquire>
 800fe5c:	4b1e      	ldr	r3, [pc, #120]	; (800fed8 <__sfp+0x84>)
 800fe5e:	681e      	ldr	r6, [r3, #0]
 800fe60:	69b3      	ldr	r3, [r6, #24]
 800fe62:	b913      	cbnz	r3, 800fe6a <__sfp+0x16>
 800fe64:	4630      	mov	r0, r6
 800fe66:	f7ff ffbd 	bl	800fde4 <__sinit>
 800fe6a:	3648      	adds	r6, #72	; 0x48
 800fe6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800fe70:	3b01      	subs	r3, #1
 800fe72:	d503      	bpl.n	800fe7c <__sfp+0x28>
 800fe74:	6833      	ldr	r3, [r6, #0]
 800fe76:	b30b      	cbz	r3, 800febc <__sfp+0x68>
 800fe78:	6836      	ldr	r6, [r6, #0]
 800fe7a:	e7f7      	b.n	800fe6c <__sfp+0x18>
 800fe7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800fe80:	b9d5      	cbnz	r5, 800feb8 <__sfp+0x64>
 800fe82:	4b16      	ldr	r3, [pc, #88]	; (800fedc <__sfp+0x88>)
 800fe84:	60e3      	str	r3, [r4, #12]
 800fe86:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800fe8a:	6665      	str	r5, [r4, #100]	; 0x64
 800fe8c:	f000 fbba 	bl	8010604 <__retarget_lock_init_recursive>
 800fe90:	f7ff ff96 	bl	800fdc0 <__sfp_lock_release>
 800fe94:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800fe98:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800fe9c:	6025      	str	r5, [r4, #0]
 800fe9e:	61a5      	str	r5, [r4, #24]
 800fea0:	2208      	movs	r2, #8
 800fea2:	4629      	mov	r1, r5
 800fea4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800fea8:	f7fd fb88 	bl	800d5bc <memset>
 800feac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800feb0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800feb4:	4620      	mov	r0, r4
 800feb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800feb8:	3468      	adds	r4, #104	; 0x68
 800feba:	e7d9      	b.n	800fe70 <__sfp+0x1c>
 800febc:	2104      	movs	r1, #4
 800febe:	4638      	mov	r0, r7
 800fec0:	f7ff ff62 	bl	800fd88 <__sfmoreglue>
 800fec4:	4604      	mov	r4, r0
 800fec6:	6030      	str	r0, [r6, #0]
 800fec8:	2800      	cmp	r0, #0
 800feca:	d1d5      	bne.n	800fe78 <__sfp+0x24>
 800fecc:	f7ff ff78 	bl	800fdc0 <__sfp_lock_release>
 800fed0:	230c      	movs	r3, #12
 800fed2:	603b      	str	r3, [r7, #0]
 800fed4:	e7ee      	b.n	800feb4 <__sfp+0x60>
 800fed6:	bf00      	nop
 800fed8:	08012e58 	.word	0x08012e58
 800fedc:	ffff0001 	.word	0xffff0001

0800fee0 <_fwalk_reent>:
 800fee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fee4:	4606      	mov	r6, r0
 800fee6:	4688      	mov	r8, r1
 800fee8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800feec:	2700      	movs	r7, #0
 800feee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fef2:	f1b9 0901 	subs.w	r9, r9, #1
 800fef6:	d505      	bpl.n	800ff04 <_fwalk_reent+0x24>
 800fef8:	6824      	ldr	r4, [r4, #0]
 800fefa:	2c00      	cmp	r4, #0
 800fefc:	d1f7      	bne.n	800feee <_fwalk_reent+0xe>
 800fefe:	4638      	mov	r0, r7
 800ff00:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff04:	89ab      	ldrh	r3, [r5, #12]
 800ff06:	2b01      	cmp	r3, #1
 800ff08:	d907      	bls.n	800ff1a <_fwalk_reent+0x3a>
 800ff0a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ff0e:	3301      	adds	r3, #1
 800ff10:	d003      	beq.n	800ff1a <_fwalk_reent+0x3a>
 800ff12:	4629      	mov	r1, r5
 800ff14:	4630      	mov	r0, r6
 800ff16:	47c0      	blx	r8
 800ff18:	4307      	orrs	r7, r0
 800ff1a:	3568      	adds	r5, #104	; 0x68
 800ff1c:	e7e9      	b.n	800fef2 <_fwalk_reent+0x12>

0800ff1e <rshift>:
 800ff1e:	6903      	ldr	r3, [r0, #16]
 800ff20:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ff24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ff28:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ff2c:	f100 0414 	add.w	r4, r0, #20
 800ff30:	dd45      	ble.n	800ffbe <rshift+0xa0>
 800ff32:	f011 011f 	ands.w	r1, r1, #31
 800ff36:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ff3a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ff3e:	d10c      	bne.n	800ff5a <rshift+0x3c>
 800ff40:	f100 0710 	add.w	r7, r0, #16
 800ff44:	4629      	mov	r1, r5
 800ff46:	42b1      	cmp	r1, r6
 800ff48:	d334      	bcc.n	800ffb4 <rshift+0x96>
 800ff4a:	1a9b      	subs	r3, r3, r2
 800ff4c:	009b      	lsls	r3, r3, #2
 800ff4e:	1eea      	subs	r2, r5, #3
 800ff50:	4296      	cmp	r6, r2
 800ff52:	bf38      	it	cc
 800ff54:	2300      	movcc	r3, #0
 800ff56:	4423      	add	r3, r4
 800ff58:	e015      	b.n	800ff86 <rshift+0x68>
 800ff5a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ff5e:	f1c1 0820 	rsb	r8, r1, #32
 800ff62:	40cf      	lsrs	r7, r1
 800ff64:	f105 0e04 	add.w	lr, r5, #4
 800ff68:	46a1      	mov	r9, r4
 800ff6a:	4576      	cmp	r6, lr
 800ff6c:	46f4      	mov	ip, lr
 800ff6e:	d815      	bhi.n	800ff9c <rshift+0x7e>
 800ff70:	1a9b      	subs	r3, r3, r2
 800ff72:	009a      	lsls	r2, r3, #2
 800ff74:	3a04      	subs	r2, #4
 800ff76:	3501      	adds	r5, #1
 800ff78:	42ae      	cmp	r6, r5
 800ff7a:	bf38      	it	cc
 800ff7c:	2200      	movcc	r2, #0
 800ff7e:	18a3      	adds	r3, r4, r2
 800ff80:	50a7      	str	r7, [r4, r2]
 800ff82:	b107      	cbz	r7, 800ff86 <rshift+0x68>
 800ff84:	3304      	adds	r3, #4
 800ff86:	1b1a      	subs	r2, r3, r4
 800ff88:	42a3      	cmp	r3, r4
 800ff8a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ff8e:	bf08      	it	eq
 800ff90:	2300      	moveq	r3, #0
 800ff92:	6102      	str	r2, [r0, #16]
 800ff94:	bf08      	it	eq
 800ff96:	6143      	streq	r3, [r0, #20]
 800ff98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff9c:	f8dc c000 	ldr.w	ip, [ip]
 800ffa0:	fa0c fc08 	lsl.w	ip, ip, r8
 800ffa4:	ea4c 0707 	orr.w	r7, ip, r7
 800ffa8:	f849 7b04 	str.w	r7, [r9], #4
 800ffac:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ffb0:	40cf      	lsrs	r7, r1
 800ffb2:	e7da      	b.n	800ff6a <rshift+0x4c>
 800ffb4:	f851 cb04 	ldr.w	ip, [r1], #4
 800ffb8:	f847 cf04 	str.w	ip, [r7, #4]!
 800ffbc:	e7c3      	b.n	800ff46 <rshift+0x28>
 800ffbe:	4623      	mov	r3, r4
 800ffc0:	e7e1      	b.n	800ff86 <rshift+0x68>

0800ffc2 <__hexdig_fun>:
 800ffc2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ffc6:	2b09      	cmp	r3, #9
 800ffc8:	d802      	bhi.n	800ffd0 <__hexdig_fun+0xe>
 800ffca:	3820      	subs	r0, #32
 800ffcc:	b2c0      	uxtb	r0, r0
 800ffce:	4770      	bx	lr
 800ffd0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ffd4:	2b05      	cmp	r3, #5
 800ffd6:	d801      	bhi.n	800ffdc <__hexdig_fun+0x1a>
 800ffd8:	3847      	subs	r0, #71	; 0x47
 800ffda:	e7f7      	b.n	800ffcc <__hexdig_fun+0xa>
 800ffdc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ffe0:	2b05      	cmp	r3, #5
 800ffe2:	d801      	bhi.n	800ffe8 <__hexdig_fun+0x26>
 800ffe4:	3827      	subs	r0, #39	; 0x27
 800ffe6:	e7f1      	b.n	800ffcc <__hexdig_fun+0xa>
 800ffe8:	2000      	movs	r0, #0
 800ffea:	4770      	bx	lr

0800ffec <__gethex>:
 800ffec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fff0:	ed2d 8b02 	vpush	{d8}
 800fff4:	b089      	sub	sp, #36	; 0x24
 800fff6:	ee08 0a10 	vmov	s16, r0
 800fffa:	9304      	str	r3, [sp, #16]
 800fffc:	4bbc      	ldr	r3, [pc, #752]	; (80102f0 <__gethex+0x304>)
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	9301      	str	r3, [sp, #4]
 8010002:	4618      	mov	r0, r3
 8010004:	468b      	mov	fp, r1
 8010006:	4690      	mov	r8, r2
 8010008:	f7f0 f90a 	bl	8000220 <strlen>
 801000c:	9b01      	ldr	r3, [sp, #4]
 801000e:	f8db 2000 	ldr.w	r2, [fp]
 8010012:	4403      	add	r3, r0
 8010014:	4682      	mov	sl, r0
 8010016:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801001a:	9305      	str	r3, [sp, #20]
 801001c:	1c93      	adds	r3, r2, #2
 801001e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8010022:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010026:	32fe      	adds	r2, #254	; 0xfe
 8010028:	18d1      	adds	r1, r2, r3
 801002a:	461f      	mov	r7, r3
 801002c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010030:	9100      	str	r1, [sp, #0]
 8010032:	2830      	cmp	r0, #48	; 0x30
 8010034:	d0f8      	beq.n	8010028 <__gethex+0x3c>
 8010036:	f7ff ffc4 	bl	800ffc2 <__hexdig_fun>
 801003a:	4604      	mov	r4, r0
 801003c:	2800      	cmp	r0, #0
 801003e:	d13a      	bne.n	80100b6 <__gethex+0xca>
 8010040:	9901      	ldr	r1, [sp, #4]
 8010042:	4652      	mov	r2, sl
 8010044:	4638      	mov	r0, r7
 8010046:	f001 fa8a 	bl	801155e <strncmp>
 801004a:	4605      	mov	r5, r0
 801004c:	2800      	cmp	r0, #0
 801004e:	d168      	bne.n	8010122 <__gethex+0x136>
 8010050:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010054:	eb07 060a 	add.w	r6, r7, sl
 8010058:	f7ff ffb3 	bl	800ffc2 <__hexdig_fun>
 801005c:	2800      	cmp	r0, #0
 801005e:	d062      	beq.n	8010126 <__gethex+0x13a>
 8010060:	4633      	mov	r3, r6
 8010062:	7818      	ldrb	r0, [r3, #0]
 8010064:	2830      	cmp	r0, #48	; 0x30
 8010066:	461f      	mov	r7, r3
 8010068:	f103 0301 	add.w	r3, r3, #1
 801006c:	d0f9      	beq.n	8010062 <__gethex+0x76>
 801006e:	f7ff ffa8 	bl	800ffc2 <__hexdig_fun>
 8010072:	2301      	movs	r3, #1
 8010074:	fab0 f480 	clz	r4, r0
 8010078:	0964      	lsrs	r4, r4, #5
 801007a:	4635      	mov	r5, r6
 801007c:	9300      	str	r3, [sp, #0]
 801007e:	463a      	mov	r2, r7
 8010080:	4616      	mov	r6, r2
 8010082:	3201      	adds	r2, #1
 8010084:	7830      	ldrb	r0, [r6, #0]
 8010086:	f7ff ff9c 	bl	800ffc2 <__hexdig_fun>
 801008a:	2800      	cmp	r0, #0
 801008c:	d1f8      	bne.n	8010080 <__gethex+0x94>
 801008e:	9901      	ldr	r1, [sp, #4]
 8010090:	4652      	mov	r2, sl
 8010092:	4630      	mov	r0, r6
 8010094:	f001 fa63 	bl	801155e <strncmp>
 8010098:	b980      	cbnz	r0, 80100bc <__gethex+0xd0>
 801009a:	b94d      	cbnz	r5, 80100b0 <__gethex+0xc4>
 801009c:	eb06 050a 	add.w	r5, r6, sl
 80100a0:	462a      	mov	r2, r5
 80100a2:	4616      	mov	r6, r2
 80100a4:	3201      	adds	r2, #1
 80100a6:	7830      	ldrb	r0, [r6, #0]
 80100a8:	f7ff ff8b 	bl	800ffc2 <__hexdig_fun>
 80100ac:	2800      	cmp	r0, #0
 80100ae:	d1f8      	bne.n	80100a2 <__gethex+0xb6>
 80100b0:	1bad      	subs	r5, r5, r6
 80100b2:	00ad      	lsls	r5, r5, #2
 80100b4:	e004      	b.n	80100c0 <__gethex+0xd4>
 80100b6:	2400      	movs	r4, #0
 80100b8:	4625      	mov	r5, r4
 80100ba:	e7e0      	b.n	801007e <__gethex+0x92>
 80100bc:	2d00      	cmp	r5, #0
 80100be:	d1f7      	bne.n	80100b0 <__gethex+0xc4>
 80100c0:	7833      	ldrb	r3, [r6, #0]
 80100c2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80100c6:	2b50      	cmp	r3, #80	; 0x50
 80100c8:	d13b      	bne.n	8010142 <__gethex+0x156>
 80100ca:	7873      	ldrb	r3, [r6, #1]
 80100cc:	2b2b      	cmp	r3, #43	; 0x2b
 80100ce:	d02c      	beq.n	801012a <__gethex+0x13e>
 80100d0:	2b2d      	cmp	r3, #45	; 0x2d
 80100d2:	d02e      	beq.n	8010132 <__gethex+0x146>
 80100d4:	1c71      	adds	r1, r6, #1
 80100d6:	f04f 0900 	mov.w	r9, #0
 80100da:	7808      	ldrb	r0, [r1, #0]
 80100dc:	f7ff ff71 	bl	800ffc2 <__hexdig_fun>
 80100e0:	1e43      	subs	r3, r0, #1
 80100e2:	b2db      	uxtb	r3, r3
 80100e4:	2b18      	cmp	r3, #24
 80100e6:	d82c      	bhi.n	8010142 <__gethex+0x156>
 80100e8:	f1a0 0210 	sub.w	r2, r0, #16
 80100ec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80100f0:	f7ff ff67 	bl	800ffc2 <__hexdig_fun>
 80100f4:	1e43      	subs	r3, r0, #1
 80100f6:	b2db      	uxtb	r3, r3
 80100f8:	2b18      	cmp	r3, #24
 80100fa:	d91d      	bls.n	8010138 <__gethex+0x14c>
 80100fc:	f1b9 0f00 	cmp.w	r9, #0
 8010100:	d000      	beq.n	8010104 <__gethex+0x118>
 8010102:	4252      	negs	r2, r2
 8010104:	4415      	add	r5, r2
 8010106:	f8cb 1000 	str.w	r1, [fp]
 801010a:	b1e4      	cbz	r4, 8010146 <__gethex+0x15a>
 801010c:	9b00      	ldr	r3, [sp, #0]
 801010e:	2b00      	cmp	r3, #0
 8010110:	bf14      	ite	ne
 8010112:	2700      	movne	r7, #0
 8010114:	2706      	moveq	r7, #6
 8010116:	4638      	mov	r0, r7
 8010118:	b009      	add	sp, #36	; 0x24
 801011a:	ecbd 8b02 	vpop	{d8}
 801011e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010122:	463e      	mov	r6, r7
 8010124:	4625      	mov	r5, r4
 8010126:	2401      	movs	r4, #1
 8010128:	e7ca      	b.n	80100c0 <__gethex+0xd4>
 801012a:	f04f 0900 	mov.w	r9, #0
 801012e:	1cb1      	adds	r1, r6, #2
 8010130:	e7d3      	b.n	80100da <__gethex+0xee>
 8010132:	f04f 0901 	mov.w	r9, #1
 8010136:	e7fa      	b.n	801012e <__gethex+0x142>
 8010138:	230a      	movs	r3, #10
 801013a:	fb03 0202 	mla	r2, r3, r2, r0
 801013e:	3a10      	subs	r2, #16
 8010140:	e7d4      	b.n	80100ec <__gethex+0x100>
 8010142:	4631      	mov	r1, r6
 8010144:	e7df      	b.n	8010106 <__gethex+0x11a>
 8010146:	1bf3      	subs	r3, r6, r7
 8010148:	3b01      	subs	r3, #1
 801014a:	4621      	mov	r1, r4
 801014c:	2b07      	cmp	r3, #7
 801014e:	dc0b      	bgt.n	8010168 <__gethex+0x17c>
 8010150:	ee18 0a10 	vmov	r0, s16
 8010154:	f000 fad8 	bl	8010708 <_Balloc>
 8010158:	4604      	mov	r4, r0
 801015a:	b940      	cbnz	r0, 801016e <__gethex+0x182>
 801015c:	4b65      	ldr	r3, [pc, #404]	; (80102f4 <__gethex+0x308>)
 801015e:	4602      	mov	r2, r0
 8010160:	21de      	movs	r1, #222	; 0xde
 8010162:	4865      	ldr	r0, [pc, #404]	; (80102f8 <__gethex+0x30c>)
 8010164:	f001 fa2c 	bl	80115c0 <__assert_func>
 8010168:	3101      	adds	r1, #1
 801016a:	105b      	asrs	r3, r3, #1
 801016c:	e7ee      	b.n	801014c <__gethex+0x160>
 801016e:	f100 0914 	add.w	r9, r0, #20
 8010172:	f04f 0b00 	mov.w	fp, #0
 8010176:	f1ca 0301 	rsb	r3, sl, #1
 801017a:	f8cd 9008 	str.w	r9, [sp, #8]
 801017e:	f8cd b000 	str.w	fp, [sp]
 8010182:	9306      	str	r3, [sp, #24]
 8010184:	42b7      	cmp	r7, r6
 8010186:	d340      	bcc.n	801020a <__gethex+0x21e>
 8010188:	9802      	ldr	r0, [sp, #8]
 801018a:	9b00      	ldr	r3, [sp, #0]
 801018c:	f840 3b04 	str.w	r3, [r0], #4
 8010190:	eba0 0009 	sub.w	r0, r0, r9
 8010194:	1080      	asrs	r0, r0, #2
 8010196:	0146      	lsls	r6, r0, #5
 8010198:	6120      	str	r0, [r4, #16]
 801019a:	4618      	mov	r0, r3
 801019c:	f000 fbaa 	bl	80108f4 <__hi0bits>
 80101a0:	1a30      	subs	r0, r6, r0
 80101a2:	f8d8 6000 	ldr.w	r6, [r8]
 80101a6:	42b0      	cmp	r0, r6
 80101a8:	dd63      	ble.n	8010272 <__gethex+0x286>
 80101aa:	1b87      	subs	r7, r0, r6
 80101ac:	4639      	mov	r1, r7
 80101ae:	4620      	mov	r0, r4
 80101b0:	f000 ff44 	bl	801103c <__any_on>
 80101b4:	4682      	mov	sl, r0
 80101b6:	b1a8      	cbz	r0, 80101e4 <__gethex+0x1f8>
 80101b8:	1e7b      	subs	r3, r7, #1
 80101ba:	1159      	asrs	r1, r3, #5
 80101bc:	f003 021f 	and.w	r2, r3, #31
 80101c0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80101c4:	f04f 0a01 	mov.w	sl, #1
 80101c8:	fa0a f202 	lsl.w	r2, sl, r2
 80101cc:	420a      	tst	r2, r1
 80101ce:	d009      	beq.n	80101e4 <__gethex+0x1f8>
 80101d0:	4553      	cmp	r3, sl
 80101d2:	dd05      	ble.n	80101e0 <__gethex+0x1f4>
 80101d4:	1eb9      	subs	r1, r7, #2
 80101d6:	4620      	mov	r0, r4
 80101d8:	f000 ff30 	bl	801103c <__any_on>
 80101dc:	2800      	cmp	r0, #0
 80101de:	d145      	bne.n	801026c <__gethex+0x280>
 80101e0:	f04f 0a02 	mov.w	sl, #2
 80101e4:	4639      	mov	r1, r7
 80101e6:	4620      	mov	r0, r4
 80101e8:	f7ff fe99 	bl	800ff1e <rshift>
 80101ec:	443d      	add	r5, r7
 80101ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80101f2:	42ab      	cmp	r3, r5
 80101f4:	da4c      	bge.n	8010290 <__gethex+0x2a4>
 80101f6:	ee18 0a10 	vmov	r0, s16
 80101fa:	4621      	mov	r1, r4
 80101fc:	f000 fac4 	bl	8010788 <_Bfree>
 8010200:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010202:	2300      	movs	r3, #0
 8010204:	6013      	str	r3, [r2, #0]
 8010206:	27a3      	movs	r7, #163	; 0xa3
 8010208:	e785      	b.n	8010116 <__gethex+0x12a>
 801020a:	1e73      	subs	r3, r6, #1
 801020c:	9a05      	ldr	r2, [sp, #20]
 801020e:	9303      	str	r3, [sp, #12]
 8010210:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010214:	4293      	cmp	r3, r2
 8010216:	d019      	beq.n	801024c <__gethex+0x260>
 8010218:	f1bb 0f20 	cmp.w	fp, #32
 801021c:	d107      	bne.n	801022e <__gethex+0x242>
 801021e:	9b02      	ldr	r3, [sp, #8]
 8010220:	9a00      	ldr	r2, [sp, #0]
 8010222:	f843 2b04 	str.w	r2, [r3], #4
 8010226:	9302      	str	r3, [sp, #8]
 8010228:	2300      	movs	r3, #0
 801022a:	9300      	str	r3, [sp, #0]
 801022c:	469b      	mov	fp, r3
 801022e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010232:	f7ff fec6 	bl	800ffc2 <__hexdig_fun>
 8010236:	9b00      	ldr	r3, [sp, #0]
 8010238:	f000 000f 	and.w	r0, r0, #15
 801023c:	fa00 f00b 	lsl.w	r0, r0, fp
 8010240:	4303      	orrs	r3, r0
 8010242:	9300      	str	r3, [sp, #0]
 8010244:	f10b 0b04 	add.w	fp, fp, #4
 8010248:	9b03      	ldr	r3, [sp, #12]
 801024a:	e00d      	b.n	8010268 <__gethex+0x27c>
 801024c:	9b03      	ldr	r3, [sp, #12]
 801024e:	9a06      	ldr	r2, [sp, #24]
 8010250:	4413      	add	r3, r2
 8010252:	42bb      	cmp	r3, r7
 8010254:	d3e0      	bcc.n	8010218 <__gethex+0x22c>
 8010256:	4618      	mov	r0, r3
 8010258:	9901      	ldr	r1, [sp, #4]
 801025a:	9307      	str	r3, [sp, #28]
 801025c:	4652      	mov	r2, sl
 801025e:	f001 f97e 	bl	801155e <strncmp>
 8010262:	9b07      	ldr	r3, [sp, #28]
 8010264:	2800      	cmp	r0, #0
 8010266:	d1d7      	bne.n	8010218 <__gethex+0x22c>
 8010268:	461e      	mov	r6, r3
 801026a:	e78b      	b.n	8010184 <__gethex+0x198>
 801026c:	f04f 0a03 	mov.w	sl, #3
 8010270:	e7b8      	b.n	80101e4 <__gethex+0x1f8>
 8010272:	da0a      	bge.n	801028a <__gethex+0x29e>
 8010274:	1a37      	subs	r7, r6, r0
 8010276:	4621      	mov	r1, r4
 8010278:	ee18 0a10 	vmov	r0, s16
 801027c:	463a      	mov	r2, r7
 801027e:	f000 fc9f 	bl	8010bc0 <__lshift>
 8010282:	1bed      	subs	r5, r5, r7
 8010284:	4604      	mov	r4, r0
 8010286:	f100 0914 	add.w	r9, r0, #20
 801028a:	f04f 0a00 	mov.w	sl, #0
 801028e:	e7ae      	b.n	80101ee <__gethex+0x202>
 8010290:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010294:	42a8      	cmp	r0, r5
 8010296:	dd72      	ble.n	801037e <__gethex+0x392>
 8010298:	1b45      	subs	r5, r0, r5
 801029a:	42ae      	cmp	r6, r5
 801029c:	dc36      	bgt.n	801030c <__gethex+0x320>
 801029e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80102a2:	2b02      	cmp	r3, #2
 80102a4:	d02a      	beq.n	80102fc <__gethex+0x310>
 80102a6:	2b03      	cmp	r3, #3
 80102a8:	d02c      	beq.n	8010304 <__gethex+0x318>
 80102aa:	2b01      	cmp	r3, #1
 80102ac:	d115      	bne.n	80102da <__gethex+0x2ee>
 80102ae:	42ae      	cmp	r6, r5
 80102b0:	d113      	bne.n	80102da <__gethex+0x2ee>
 80102b2:	2e01      	cmp	r6, #1
 80102b4:	d10b      	bne.n	80102ce <__gethex+0x2e2>
 80102b6:	9a04      	ldr	r2, [sp, #16]
 80102b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80102bc:	6013      	str	r3, [r2, #0]
 80102be:	2301      	movs	r3, #1
 80102c0:	6123      	str	r3, [r4, #16]
 80102c2:	f8c9 3000 	str.w	r3, [r9]
 80102c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80102c8:	2762      	movs	r7, #98	; 0x62
 80102ca:	601c      	str	r4, [r3, #0]
 80102cc:	e723      	b.n	8010116 <__gethex+0x12a>
 80102ce:	1e71      	subs	r1, r6, #1
 80102d0:	4620      	mov	r0, r4
 80102d2:	f000 feb3 	bl	801103c <__any_on>
 80102d6:	2800      	cmp	r0, #0
 80102d8:	d1ed      	bne.n	80102b6 <__gethex+0x2ca>
 80102da:	ee18 0a10 	vmov	r0, s16
 80102de:	4621      	mov	r1, r4
 80102e0:	f000 fa52 	bl	8010788 <_Bfree>
 80102e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80102e6:	2300      	movs	r3, #0
 80102e8:	6013      	str	r3, [r2, #0]
 80102ea:	2750      	movs	r7, #80	; 0x50
 80102ec:	e713      	b.n	8010116 <__gethex+0x12a>
 80102ee:	bf00      	nop
 80102f0:	08013144 	.word	0x08013144
 80102f4:	08013064 	.word	0x08013064
 80102f8:	080130d8 	.word	0x080130d8
 80102fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d1eb      	bne.n	80102da <__gethex+0x2ee>
 8010302:	e7d8      	b.n	80102b6 <__gethex+0x2ca>
 8010304:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010306:	2b00      	cmp	r3, #0
 8010308:	d1d5      	bne.n	80102b6 <__gethex+0x2ca>
 801030a:	e7e6      	b.n	80102da <__gethex+0x2ee>
 801030c:	1e6f      	subs	r7, r5, #1
 801030e:	f1ba 0f00 	cmp.w	sl, #0
 8010312:	d131      	bne.n	8010378 <__gethex+0x38c>
 8010314:	b127      	cbz	r7, 8010320 <__gethex+0x334>
 8010316:	4639      	mov	r1, r7
 8010318:	4620      	mov	r0, r4
 801031a:	f000 fe8f 	bl	801103c <__any_on>
 801031e:	4682      	mov	sl, r0
 8010320:	117b      	asrs	r3, r7, #5
 8010322:	2101      	movs	r1, #1
 8010324:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010328:	f007 071f 	and.w	r7, r7, #31
 801032c:	fa01 f707 	lsl.w	r7, r1, r7
 8010330:	421f      	tst	r7, r3
 8010332:	4629      	mov	r1, r5
 8010334:	4620      	mov	r0, r4
 8010336:	bf18      	it	ne
 8010338:	f04a 0a02 	orrne.w	sl, sl, #2
 801033c:	1b76      	subs	r6, r6, r5
 801033e:	f7ff fdee 	bl	800ff1e <rshift>
 8010342:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010346:	2702      	movs	r7, #2
 8010348:	f1ba 0f00 	cmp.w	sl, #0
 801034c:	d048      	beq.n	80103e0 <__gethex+0x3f4>
 801034e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010352:	2b02      	cmp	r3, #2
 8010354:	d015      	beq.n	8010382 <__gethex+0x396>
 8010356:	2b03      	cmp	r3, #3
 8010358:	d017      	beq.n	801038a <__gethex+0x39e>
 801035a:	2b01      	cmp	r3, #1
 801035c:	d109      	bne.n	8010372 <__gethex+0x386>
 801035e:	f01a 0f02 	tst.w	sl, #2
 8010362:	d006      	beq.n	8010372 <__gethex+0x386>
 8010364:	f8d9 0000 	ldr.w	r0, [r9]
 8010368:	ea4a 0a00 	orr.w	sl, sl, r0
 801036c:	f01a 0f01 	tst.w	sl, #1
 8010370:	d10e      	bne.n	8010390 <__gethex+0x3a4>
 8010372:	f047 0710 	orr.w	r7, r7, #16
 8010376:	e033      	b.n	80103e0 <__gethex+0x3f4>
 8010378:	f04f 0a01 	mov.w	sl, #1
 801037c:	e7d0      	b.n	8010320 <__gethex+0x334>
 801037e:	2701      	movs	r7, #1
 8010380:	e7e2      	b.n	8010348 <__gethex+0x35c>
 8010382:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010384:	f1c3 0301 	rsb	r3, r3, #1
 8010388:	9315      	str	r3, [sp, #84]	; 0x54
 801038a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801038c:	2b00      	cmp	r3, #0
 801038e:	d0f0      	beq.n	8010372 <__gethex+0x386>
 8010390:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010394:	f104 0314 	add.w	r3, r4, #20
 8010398:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801039c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80103a0:	f04f 0c00 	mov.w	ip, #0
 80103a4:	4618      	mov	r0, r3
 80103a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80103aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 80103ae:	d01c      	beq.n	80103ea <__gethex+0x3fe>
 80103b0:	3201      	adds	r2, #1
 80103b2:	6002      	str	r2, [r0, #0]
 80103b4:	2f02      	cmp	r7, #2
 80103b6:	f104 0314 	add.w	r3, r4, #20
 80103ba:	d13f      	bne.n	801043c <__gethex+0x450>
 80103bc:	f8d8 2000 	ldr.w	r2, [r8]
 80103c0:	3a01      	subs	r2, #1
 80103c2:	42b2      	cmp	r2, r6
 80103c4:	d10a      	bne.n	80103dc <__gethex+0x3f0>
 80103c6:	1171      	asrs	r1, r6, #5
 80103c8:	2201      	movs	r2, #1
 80103ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80103ce:	f006 061f 	and.w	r6, r6, #31
 80103d2:	fa02 f606 	lsl.w	r6, r2, r6
 80103d6:	421e      	tst	r6, r3
 80103d8:	bf18      	it	ne
 80103da:	4617      	movne	r7, r2
 80103dc:	f047 0720 	orr.w	r7, r7, #32
 80103e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80103e2:	601c      	str	r4, [r3, #0]
 80103e4:	9b04      	ldr	r3, [sp, #16]
 80103e6:	601d      	str	r5, [r3, #0]
 80103e8:	e695      	b.n	8010116 <__gethex+0x12a>
 80103ea:	4299      	cmp	r1, r3
 80103ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80103f0:	d8d8      	bhi.n	80103a4 <__gethex+0x3b8>
 80103f2:	68a3      	ldr	r3, [r4, #8]
 80103f4:	459b      	cmp	fp, r3
 80103f6:	db19      	blt.n	801042c <__gethex+0x440>
 80103f8:	6861      	ldr	r1, [r4, #4]
 80103fa:	ee18 0a10 	vmov	r0, s16
 80103fe:	3101      	adds	r1, #1
 8010400:	f000 f982 	bl	8010708 <_Balloc>
 8010404:	4681      	mov	r9, r0
 8010406:	b918      	cbnz	r0, 8010410 <__gethex+0x424>
 8010408:	4b1a      	ldr	r3, [pc, #104]	; (8010474 <__gethex+0x488>)
 801040a:	4602      	mov	r2, r0
 801040c:	2184      	movs	r1, #132	; 0x84
 801040e:	e6a8      	b.n	8010162 <__gethex+0x176>
 8010410:	6922      	ldr	r2, [r4, #16]
 8010412:	3202      	adds	r2, #2
 8010414:	f104 010c 	add.w	r1, r4, #12
 8010418:	0092      	lsls	r2, r2, #2
 801041a:	300c      	adds	r0, #12
 801041c:	f7fd f8c0 	bl	800d5a0 <memcpy>
 8010420:	4621      	mov	r1, r4
 8010422:	ee18 0a10 	vmov	r0, s16
 8010426:	f000 f9af 	bl	8010788 <_Bfree>
 801042a:	464c      	mov	r4, r9
 801042c:	6923      	ldr	r3, [r4, #16]
 801042e:	1c5a      	adds	r2, r3, #1
 8010430:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010434:	6122      	str	r2, [r4, #16]
 8010436:	2201      	movs	r2, #1
 8010438:	615a      	str	r2, [r3, #20]
 801043a:	e7bb      	b.n	80103b4 <__gethex+0x3c8>
 801043c:	6922      	ldr	r2, [r4, #16]
 801043e:	455a      	cmp	r2, fp
 8010440:	dd0b      	ble.n	801045a <__gethex+0x46e>
 8010442:	2101      	movs	r1, #1
 8010444:	4620      	mov	r0, r4
 8010446:	f7ff fd6a 	bl	800ff1e <rshift>
 801044a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801044e:	3501      	adds	r5, #1
 8010450:	42ab      	cmp	r3, r5
 8010452:	f6ff aed0 	blt.w	80101f6 <__gethex+0x20a>
 8010456:	2701      	movs	r7, #1
 8010458:	e7c0      	b.n	80103dc <__gethex+0x3f0>
 801045a:	f016 061f 	ands.w	r6, r6, #31
 801045e:	d0fa      	beq.n	8010456 <__gethex+0x46a>
 8010460:	449a      	add	sl, r3
 8010462:	f1c6 0620 	rsb	r6, r6, #32
 8010466:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801046a:	f000 fa43 	bl	80108f4 <__hi0bits>
 801046e:	42b0      	cmp	r0, r6
 8010470:	dbe7      	blt.n	8010442 <__gethex+0x456>
 8010472:	e7f0      	b.n	8010456 <__gethex+0x46a>
 8010474:	08013064 	.word	0x08013064

08010478 <L_shift>:
 8010478:	f1c2 0208 	rsb	r2, r2, #8
 801047c:	0092      	lsls	r2, r2, #2
 801047e:	b570      	push	{r4, r5, r6, lr}
 8010480:	f1c2 0620 	rsb	r6, r2, #32
 8010484:	6843      	ldr	r3, [r0, #4]
 8010486:	6804      	ldr	r4, [r0, #0]
 8010488:	fa03 f506 	lsl.w	r5, r3, r6
 801048c:	432c      	orrs	r4, r5
 801048e:	40d3      	lsrs	r3, r2
 8010490:	6004      	str	r4, [r0, #0]
 8010492:	f840 3f04 	str.w	r3, [r0, #4]!
 8010496:	4288      	cmp	r0, r1
 8010498:	d3f4      	bcc.n	8010484 <L_shift+0xc>
 801049a:	bd70      	pop	{r4, r5, r6, pc}

0801049c <__match>:
 801049c:	b530      	push	{r4, r5, lr}
 801049e:	6803      	ldr	r3, [r0, #0]
 80104a0:	3301      	adds	r3, #1
 80104a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80104a6:	b914      	cbnz	r4, 80104ae <__match+0x12>
 80104a8:	6003      	str	r3, [r0, #0]
 80104aa:	2001      	movs	r0, #1
 80104ac:	bd30      	pop	{r4, r5, pc}
 80104ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80104b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80104b6:	2d19      	cmp	r5, #25
 80104b8:	bf98      	it	ls
 80104ba:	3220      	addls	r2, #32
 80104bc:	42a2      	cmp	r2, r4
 80104be:	d0f0      	beq.n	80104a2 <__match+0x6>
 80104c0:	2000      	movs	r0, #0
 80104c2:	e7f3      	b.n	80104ac <__match+0x10>

080104c4 <__hexnan>:
 80104c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104c8:	680b      	ldr	r3, [r1, #0]
 80104ca:	6801      	ldr	r1, [r0, #0]
 80104cc:	115e      	asrs	r6, r3, #5
 80104ce:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80104d2:	f013 031f 	ands.w	r3, r3, #31
 80104d6:	b087      	sub	sp, #28
 80104d8:	bf18      	it	ne
 80104da:	3604      	addne	r6, #4
 80104dc:	2500      	movs	r5, #0
 80104de:	1f37      	subs	r7, r6, #4
 80104e0:	4682      	mov	sl, r0
 80104e2:	4690      	mov	r8, r2
 80104e4:	9301      	str	r3, [sp, #4]
 80104e6:	f846 5c04 	str.w	r5, [r6, #-4]
 80104ea:	46b9      	mov	r9, r7
 80104ec:	463c      	mov	r4, r7
 80104ee:	9502      	str	r5, [sp, #8]
 80104f0:	46ab      	mov	fp, r5
 80104f2:	784a      	ldrb	r2, [r1, #1]
 80104f4:	1c4b      	adds	r3, r1, #1
 80104f6:	9303      	str	r3, [sp, #12]
 80104f8:	b342      	cbz	r2, 801054c <__hexnan+0x88>
 80104fa:	4610      	mov	r0, r2
 80104fc:	9105      	str	r1, [sp, #20]
 80104fe:	9204      	str	r2, [sp, #16]
 8010500:	f7ff fd5f 	bl	800ffc2 <__hexdig_fun>
 8010504:	2800      	cmp	r0, #0
 8010506:	d14f      	bne.n	80105a8 <__hexnan+0xe4>
 8010508:	9a04      	ldr	r2, [sp, #16]
 801050a:	9905      	ldr	r1, [sp, #20]
 801050c:	2a20      	cmp	r2, #32
 801050e:	d818      	bhi.n	8010542 <__hexnan+0x7e>
 8010510:	9b02      	ldr	r3, [sp, #8]
 8010512:	459b      	cmp	fp, r3
 8010514:	dd13      	ble.n	801053e <__hexnan+0x7a>
 8010516:	454c      	cmp	r4, r9
 8010518:	d206      	bcs.n	8010528 <__hexnan+0x64>
 801051a:	2d07      	cmp	r5, #7
 801051c:	dc04      	bgt.n	8010528 <__hexnan+0x64>
 801051e:	462a      	mov	r2, r5
 8010520:	4649      	mov	r1, r9
 8010522:	4620      	mov	r0, r4
 8010524:	f7ff ffa8 	bl	8010478 <L_shift>
 8010528:	4544      	cmp	r4, r8
 801052a:	d950      	bls.n	80105ce <__hexnan+0x10a>
 801052c:	2300      	movs	r3, #0
 801052e:	f1a4 0904 	sub.w	r9, r4, #4
 8010532:	f844 3c04 	str.w	r3, [r4, #-4]
 8010536:	f8cd b008 	str.w	fp, [sp, #8]
 801053a:	464c      	mov	r4, r9
 801053c:	461d      	mov	r5, r3
 801053e:	9903      	ldr	r1, [sp, #12]
 8010540:	e7d7      	b.n	80104f2 <__hexnan+0x2e>
 8010542:	2a29      	cmp	r2, #41	; 0x29
 8010544:	d156      	bne.n	80105f4 <__hexnan+0x130>
 8010546:	3102      	adds	r1, #2
 8010548:	f8ca 1000 	str.w	r1, [sl]
 801054c:	f1bb 0f00 	cmp.w	fp, #0
 8010550:	d050      	beq.n	80105f4 <__hexnan+0x130>
 8010552:	454c      	cmp	r4, r9
 8010554:	d206      	bcs.n	8010564 <__hexnan+0xa0>
 8010556:	2d07      	cmp	r5, #7
 8010558:	dc04      	bgt.n	8010564 <__hexnan+0xa0>
 801055a:	462a      	mov	r2, r5
 801055c:	4649      	mov	r1, r9
 801055e:	4620      	mov	r0, r4
 8010560:	f7ff ff8a 	bl	8010478 <L_shift>
 8010564:	4544      	cmp	r4, r8
 8010566:	d934      	bls.n	80105d2 <__hexnan+0x10e>
 8010568:	f1a8 0204 	sub.w	r2, r8, #4
 801056c:	4623      	mov	r3, r4
 801056e:	f853 1b04 	ldr.w	r1, [r3], #4
 8010572:	f842 1f04 	str.w	r1, [r2, #4]!
 8010576:	429f      	cmp	r7, r3
 8010578:	d2f9      	bcs.n	801056e <__hexnan+0xaa>
 801057a:	1b3b      	subs	r3, r7, r4
 801057c:	f023 0303 	bic.w	r3, r3, #3
 8010580:	3304      	adds	r3, #4
 8010582:	3401      	adds	r4, #1
 8010584:	3e03      	subs	r6, #3
 8010586:	42b4      	cmp	r4, r6
 8010588:	bf88      	it	hi
 801058a:	2304      	movhi	r3, #4
 801058c:	4443      	add	r3, r8
 801058e:	2200      	movs	r2, #0
 8010590:	f843 2b04 	str.w	r2, [r3], #4
 8010594:	429f      	cmp	r7, r3
 8010596:	d2fb      	bcs.n	8010590 <__hexnan+0xcc>
 8010598:	683b      	ldr	r3, [r7, #0]
 801059a:	b91b      	cbnz	r3, 80105a4 <__hexnan+0xe0>
 801059c:	4547      	cmp	r7, r8
 801059e:	d127      	bne.n	80105f0 <__hexnan+0x12c>
 80105a0:	2301      	movs	r3, #1
 80105a2:	603b      	str	r3, [r7, #0]
 80105a4:	2005      	movs	r0, #5
 80105a6:	e026      	b.n	80105f6 <__hexnan+0x132>
 80105a8:	3501      	adds	r5, #1
 80105aa:	2d08      	cmp	r5, #8
 80105ac:	f10b 0b01 	add.w	fp, fp, #1
 80105b0:	dd06      	ble.n	80105c0 <__hexnan+0xfc>
 80105b2:	4544      	cmp	r4, r8
 80105b4:	d9c3      	bls.n	801053e <__hexnan+0x7a>
 80105b6:	2300      	movs	r3, #0
 80105b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80105bc:	2501      	movs	r5, #1
 80105be:	3c04      	subs	r4, #4
 80105c0:	6822      	ldr	r2, [r4, #0]
 80105c2:	f000 000f 	and.w	r0, r0, #15
 80105c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80105ca:	6022      	str	r2, [r4, #0]
 80105cc:	e7b7      	b.n	801053e <__hexnan+0x7a>
 80105ce:	2508      	movs	r5, #8
 80105d0:	e7b5      	b.n	801053e <__hexnan+0x7a>
 80105d2:	9b01      	ldr	r3, [sp, #4]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d0df      	beq.n	8010598 <__hexnan+0xd4>
 80105d8:	f04f 32ff 	mov.w	r2, #4294967295
 80105dc:	f1c3 0320 	rsb	r3, r3, #32
 80105e0:	fa22 f303 	lsr.w	r3, r2, r3
 80105e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80105e8:	401a      	ands	r2, r3
 80105ea:	f846 2c04 	str.w	r2, [r6, #-4]
 80105ee:	e7d3      	b.n	8010598 <__hexnan+0xd4>
 80105f0:	3f04      	subs	r7, #4
 80105f2:	e7d1      	b.n	8010598 <__hexnan+0xd4>
 80105f4:	2004      	movs	r0, #4
 80105f6:	b007      	add	sp, #28
 80105f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080105fc <_localeconv_r>:
 80105fc:	4800      	ldr	r0, [pc, #0]	; (8010600 <_localeconv_r+0x4>)
 80105fe:	4770      	bx	lr
 8010600:	20000184 	.word	0x20000184

08010604 <__retarget_lock_init_recursive>:
 8010604:	4770      	bx	lr

08010606 <__retarget_lock_acquire_recursive>:
 8010606:	4770      	bx	lr

08010608 <__retarget_lock_release_recursive>:
 8010608:	4770      	bx	lr

0801060a <__swhatbuf_r>:
 801060a:	b570      	push	{r4, r5, r6, lr}
 801060c:	460e      	mov	r6, r1
 801060e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010612:	2900      	cmp	r1, #0
 8010614:	b096      	sub	sp, #88	; 0x58
 8010616:	4614      	mov	r4, r2
 8010618:	461d      	mov	r5, r3
 801061a:	da07      	bge.n	801062c <__swhatbuf_r+0x22>
 801061c:	2300      	movs	r3, #0
 801061e:	602b      	str	r3, [r5, #0]
 8010620:	89b3      	ldrh	r3, [r6, #12]
 8010622:	061a      	lsls	r2, r3, #24
 8010624:	d410      	bmi.n	8010648 <__swhatbuf_r+0x3e>
 8010626:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801062a:	e00e      	b.n	801064a <__swhatbuf_r+0x40>
 801062c:	466a      	mov	r2, sp
 801062e:	f001 f807 	bl	8011640 <_fstat_r>
 8010632:	2800      	cmp	r0, #0
 8010634:	dbf2      	blt.n	801061c <__swhatbuf_r+0x12>
 8010636:	9a01      	ldr	r2, [sp, #4]
 8010638:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801063c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010640:	425a      	negs	r2, r3
 8010642:	415a      	adcs	r2, r3
 8010644:	602a      	str	r2, [r5, #0]
 8010646:	e7ee      	b.n	8010626 <__swhatbuf_r+0x1c>
 8010648:	2340      	movs	r3, #64	; 0x40
 801064a:	2000      	movs	r0, #0
 801064c:	6023      	str	r3, [r4, #0]
 801064e:	b016      	add	sp, #88	; 0x58
 8010650:	bd70      	pop	{r4, r5, r6, pc}
	...

08010654 <__smakebuf_r>:
 8010654:	898b      	ldrh	r3, [r1, #12]
 8010656:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010658:	079d      	lsls	r5, r3, #30
 801065a:	4606      	mov	r6, r0
 801065c:	460c      	mov	r4, r1
 801065e:	d507      	bpl.n	8010670 <__smakebuf_r+0x1c>
 8010660:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010664:	6023      	str	r3, [r4, #0]
 8010666:	6123      	str	r3, [r4, #16]
 8010668:	2301      	movs	r3, #1
 801066a:	6163      	str	r3, [r4, #20]
 801066c:	b002      	add	sp, #8
 801066e:	bd70      	pop	{r4, r5, r6, pc}
 8010670:	ab01      	add	r3, sp, #4
 8010672:	466a      	mov	r2, sp
 8010674:	f7ff ffc9 	bl	801060a <__swhatbuf_r>
 8010678:	9900      	ldr	r1, [sp, #0]
 801067a:	4605      	mov	r5, r0
 801067c:	4630      	mov	r0, r6
 801067e:	f000 fd5d 	bl	801113c <_malloc_r>
 8010682:	b948      	cbnz	r0, 8010698 <__smakebuf_r+0x44>
 8010684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010688:	059a      	lsls	r2, r3, #22
 801068a:	d4ef      	bmi.n	801066c <__smakebuf_r+0x18>
 801068c:	f023 0303 	bic.w	r3, r3, #3
 8010690:	f043 0302 	orr.w	r3, r3, #2
 8010694:	81a3      	strh	r3, [r4, #12]
 8010696:	e7e3      	b.n	8010660 <__smakebuf_r+0xc>
 8010698:	4b0d      	ldr	r3, [pc, #52]	; (80106d0 <__smakebuf_r+0x7c>)
 801069a:	62b3      	str	r3, [r6, #40]	; 0x28
 801069c:	89a3      	ldrh	r3, [r4, #12]
 801069e:	6020      	str	r0, [r4, #0]
 80106a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106a4:	81a3      	strh	r3, [r4, #12]
 80106a6:	9b00      	ldr	r3, [sp, #0]
 80106a8:	6163      	str	r3, [r4, #20]
 80106aa:	9b01      	ldr	r3, [sp, #4]
 80106ac:	6120      	str	r0, [r4, #16]
 80106ae:	b15b      	cbz	r3, 80106c8 <__smakebuf_r+0x74>
 80106b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80106b4:	4630      	mov	r0, r6
 80106b6:	f000 ffd5 	bl	8011664 <_isatty_r>
 80106ba:	b128      	cbz	r0, 80106c8 <__smakebuf_r+0x74>
 80106bc:	89a3      	ldrh	r3, [r4, #12]
 80106be:	f023 0303 	bic.w	r3, r3, #3
 80106c2:	f043 0301 	orr.w	r3, r3, #1
 80106c6:	81a3      	strh	r3, [r4, #12]
 80106c8:	89a0      	ldrh	r0, [r4, #12]
 80106ca:	4305      	orrs	r5, r0
 80106cc:	81a5      	strh	r5, [r4, #12]
 80106ce:	e7cd      	b.n	801066c <__smakebuf_r+0x18>
 80106d0:	0800fd7d 	.word	0x0800fd7d

080106d4 <malloc>:
 80106d4:	4b02      	ldr	r3, [pc, #8]	; (80106e0 <malloc+0xc>)
 80106d6:	4601      	mov	r1, r0
 80106d8:	6818      	ldr	r0, [r3, #0]
 80106da:	f000 bd2f 	b.w	801113c <_malloc_r>
 80106de:	bf00      	nop
 80106e0:	2000002c 	.word	0x2000002c

080106e4 <__ascii_mbtowc>:
 80106e4:	b082      	sub	sp, #8
 80106e6:	b901      	cbnz	r1, 80106ea <__ascii_mbtowc+0x6>
 80106e8:	a901      	add	r1, sp, #4
 80106ea:	b142      	cbz	r2, 80106fe <__ascii_mbtowc+0x1a>
 80106ec:	b14b      	cbz	r3, 8010702 <__ascii_mbtowc+0x1e>
 80106ee:	7813      	ldrb	r3, [r2, #0]
 80106f0:	600b      	str	r3, [r1, #0]
 80106f2:	7812      	ldrb	r2, [r2, #0]
 80106f4:	1e10      	subs	r0, r2, #0
 80106f6:	bf18      	it	ne
 80106f8:	2001      	movne	r0, #1
 80106fa:	b002      	add	sp, #8
 80106fc:	4770      	bx	lr
 80106fe:	4610      	mov	r0, r2
 8010700:	e7fb      	b.n	80106fa <__ascii_mbtowc+0x16>
 8010702:	f06f 0001 	mvn.w	r0, #1
 8010706:	e7f8      	b.n	80106fa <__ascii_mbtowc+0x16>

08010708 <_Balloc>:
 8010708:	b570      	push	{r4, r5, r6, lr}
 801070a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801070c:	4604      	mov	r4, r0
 801070e:	460d      	mov	r5, r1
 8010710:	b976      	cbnz	r6, 8010730 <_Balloc+0x28>
 8010712:	2010      	movs	r0, #16
 8010714:	f7ff ffde 	bl	80106d4 <malloc>
 8010718:	4602      	mov	r2, r0
 801071a:	6260      	str	r0, [r4, #36]	; 0x24
 801071c:	b920      	cbnz	r0, 8010728 <_Balloc+0x20>
 801071e:	4b18      	ldr	r3, [pc, #96]	; (8010780 <_Balloc+0x78>)
 8010720:	4818      	ldr	r0, [pc, #96]	; (8010784 <_Balloc+0x7c>)
 8010722:	2166      	movs	r1, #102	; 0x66
 8010724:	f000 ff4c 	bl	80115c0 <__assert_func>
 8010728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801072c:	6006      	str	r6, [r0, #0]
 801072e:	60c6      	str	r6, [r0, #12]
 8010730:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010732:	68f3      	ldr	r3, [r6, #12]
 8010734:	b183      	cbz	r3, 8010758 <_Balloc+0x50>
 8010736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010738:	68db      	ldr	r3, [r3, #12]
 801073a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801073e:	b9b8      	cbnz	r0, 8010770 <_Balloc+0x68>
 8010740:	2101      	movs	r1, #1
 8010742:	fa01 f605 	lsl.w	r6, r1, r5
 8010746:	1d72      	adds	r2, r6, #5
 8010748:	0092      	lsls	r2, r2, #2
 801074a:	4620      	mov	r0, r4
 801074c:	f000 fc97 	bl	801107e <_calloc_r>
 8010750:	b160      	cbz	r0, 801076c <_Balloc+0x64>
 8010752:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010756:	e00e      	b.n	8010776 <_Balloc+0x6e>
 8010758:	2221      	movs	r2, #33	; 0x21
 801075a:	2104      	movs	r1, #4
 801075c:	4620      	mov	r0, r4
 801075e:	f000 fc8e 	bl	801107e <_calloc_r>
 8010762:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010764:	60f0      	str	r0, [r6, #12]
 8010766:	68db      	ldr	r3, [r3, #12]
 8010768:	2b00      	cmp	r3, #0
 801076a:	d1e4      	bne.n	8010736 <_Balloc+0x2e>
 801076c:	2000      	movs	r0, #0
 801076e:	bd70      	pop	{r4, r5, r6, pc}
 8010770:	6802      	ldr	r2, [r0, #0]
 8010772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010776:	2300      	movs	r3, #0
 8010778:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801077c:	e7f7      	b.n	801076e <_Balloc+0x66>
 801077e:	bf00      	nop
 8010780:	08012fee 	.word	0x08012fee
 8010784:	08013158 	.word	0x08013158

08010788 <_Bfree>:
 8010788:	b570      	push	{r4, r5, r6, lr}
 801078a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801078c:	4605      	mov	r5, r0
 801078e:	460c      	mov	r4, r1
 8010790:	b976      	cbnz	r6, 80107b0 <_Bfree+0x28>
 8010792:	2010      	movs	r0, #16
 8010794:	f7ff ff9e 	bl	80106d4 <malloc>
 8010798:	4602      	mov	r2, r0
 801079a:	6268      	str	r0, [r5, #36]	; 0x24
 801079c:	b920      	cbnz	r0, 80107a8 <_Bfree+0x20>
 801079e:	4b09      	ldr	r3, [pc, #36]	; (80107c4 <_Bfree+0x3c>)
 80107a0:	4809      	ldr	r0, [pc, #36]	; (80107c8 <_Bfree+0x40>)
 80107a2:	218a      	movs	r1, #138	; 0x8a
 80107a4:	f000 ff0c 	bl	80115c0 <__assert_func>
 80107a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80107ac:	6006      	str	r6, [r0, #0]
 80107ae:	60c6      	str	r6, [r0, #12]
 80107b0:	b13c      	cbz	r4, 80107c2 <_Bfree+0x3a>
 80107b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80107b4:	6862      	ldr	r2, [r4, #4]
 80107b6:	68db      	ldr	r3, [r3, #12]
 80107b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80107bc:	6021      	str	r1, [r4, #0]
 80107be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80107c2:	bd70      	pop	{r4, r5, r6, pc}
 80107c4:	08012fee 	.word	0x08012fee
 80107c8:	08013158 	.word	0x08013158

080107cc <__multadd>:
 80107cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107d0:	690e      	ldr	r6, [r1, #16]
 80107d2:	4607      	mov	r7, r0
 80107d4:	4698      	mov	r8, r3
 80107d6:	460c      	mov	r4, r1
 80107d8:	f101 0014 	add.w	r0, r1, #20
 80107dc:	2300      	movs	r3, #0
 80107de:	6805      	ldr	r5, [r0, #0]
 80107e0:	b2a9      	uxth	r1, r5
 80107e2:	fb02 8101 	mla	r1, r2, r1, r8
 80107e6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80107ea:	0c2d      	lsrs	r5, r5, #16
 80107ec:	fb02 c505 	mla	r5, r2, r5, ip
 80107f0:	b289      	uxth	r1, r1
 80107f2:	3301      	adds	r3, #1
 80107f4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80107f8:	429e      	cmp	r6, r3
 80107fa:	f840 1b04 	str.w	r1, [r0], #4
 80107fe:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010802:	dcec      	bgt.n	80107de <__multadd+0x12>
 8010804:	f1b8 0f00 	cmp.w	r8, #0
 8010808:	d022      	beq.n	8010850 <__multadd+0x84>
 801080a:	68a3      	ldr	r3, [r4, #8]
 801080c:	42b3      	cmp	r3, r6
 801080e:	dc19      	bgt.n	8010844 <__multadd+0x78>
 8010810:	6861      	ldr	r1, [r4, #4]
 8010812:	4638      	mov	r0, r7
 8010814:	3101      	adds	r1, #1
 8010816:	f7ff ff77 	bl	8010708 <_Balloc>
 801081a:	4605      	mov	r5, r0
 801081c:	b928      	cbnz	r0, 801082a <__multadd+0x5e>
 801081e:	4602      	mov	r2, r0
 8010820:	4b0d      	ldr	r3, [pc, #52]	; (8010858 <__multadd+0x8c>)
 8010822:	480e      	ldr	r0, [pc, #56]	; (801085c <__multadd+0x90>)
 8010824:	21b5      	movs	r1, #181	; 0xb5
 8010826:	f000 fecb 	bl	80115c0 <__assert_func>
 801082a:	6922      	ldr	r2, [r4, #16]
 801082c:	3202      	adds	r2, #2
 801082e:	f104 010c 	add.w	r1, r4, #12
 8010832:	0092      	lsls	r2, r2, #2
 8010834:	300c      	adds	r0, #12
 8010836:	f7fc feb3 	bl	800d5a0 <memcpy>
 801083a:	4621      	mov	r1, r4
 801083c:	4638      	mov	r0, r7
 801083e:	f7ff ffa3 	bl	8010788 <_Bfree>
 8010842:	462c      	mov	r4, r5
 8010844:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010848:	3601      	adds	r6, #1
 801084a:	f8c3 8014 	str.w	r8, [r3, #20]
 801084e:	6126      	str	r6, [r4, #16]
 8010850:	4620      	mov	r0, r4
 8010852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010856:	bf00      	nop
 8010858:	08013064 	.word	0x08013064
 801085c:	08013158 	.word	0x08013158

08010860 <__s2b>:
 8010860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010864:	460c      	mov	r4, r1
 8010866:	4615      	mov	r5, r2
 8010868:	461f      	mov	r7, r3
 801086a:	2209      	movs	r2, #9
 801086c:	3308      	adds	r3, #8
 801086e:	4606      	mov	r6, r0
 8010870:	fb93 f3f2 	sdiv	r3, r3, r2
 8010874:	2100      	movs	r1, #0
 8010876:	2201      	movs	r2, #1
 8010878:	429a      	cmp	r2, r3
 801087a:	db09      	blt.n	8010890 <__s2b+0x30>
 801087c:	4630      	mov	r0, r6
 801087e:	f7ff ff43 	bl	8010708 <_Balloc>
 8010882:	b940      	cbnz	r0, 8010896 <__s2b+0x36>
 8010884:	4602      	mov	r2, r0
 8010886:	4b19      	ldr	r3, [pc, #100]	; (80108ec <__s2b+0x8c>)
 8010888:	4819      	ldr	r0, [pc, #100]	; (80108f0 <__s2b+0x90>)
 801088a:	21ce      	movs	r1, #206	; 0xce
 801088c:	f000 fe98 	bl	80115c0 <__assert_func>
 8010890:	0052      	lsls	r2, r2, #1
 8010892:	3101      	adds	r1, #1
 8010894:	e7f0      	b.n	8010878 <__s2b+0x18>
 8010896:	9b08      	ldr	r3, [sp, #32]
 8010898:	6143      	str	r3, [r0, #20]
 801089a:	2d09      	cmp	r5, #9
 801089c:	f04f 0301 	mov.w	r3, #1
 80108a0:	6103      	str	r3, [r0, #16]
 80108a2:	dd16      	ble.n	80108d2 <__s2b+0x72>
 80108a4:	f104 0909 	add.w	r9, r4, #9
 80108a8:	46c8      	mov	r8, r9
 80108aa:	442c      	add	r4, r5
 80108ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80108b0:	4601      	mov	r1, r0
 80108b2:	3b30      	subs	r3, #48	; 0x30
 80108b4:	220a      	movs	r2, #10
 80108b6:	4630      	mov	r0, r6
 80108b8:	f7ff ff88 	bl	80107cc <__multadd>
 80108bc:	45a0      	cmp	r8, r4
 80108be:	d1f5      	bne.n	80108ac <__s2b+0x4c>
 80108c0:	f1a5 0408 	sub.w	r4, r5, #8
 80108c4:	444c      	add	r4, r9
 80108c6:	1b2d      	subs	r5, r5, r4
 80108c8:	1963      	adds	r3, r4, r5
 80108ca:	42bb      	cmp	r3, r7
 80108cc:	db04      	blt.n	80108d8 <__s2b+0x78>
 80108ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108d2:	340a      	adds	r4, #10
 80108d4:	2509      	movs	r5, #9
 80108d6:	e7f6      	b.n	80108c6 <__s2b+0x66>
 80108d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80108dc:	4601      	mov	r1, r0
 80108de:	3b30      	subs	r3, #48	; 0x30
 80108e0:	220a      	movs	r2, #10
 80108e2:	4630      	mov	r0, r6
 80108e4:	f7ff ff72 	bl	80107cc <__multadd>
 80108e8:	e7ee      	b.n	80108c8 <__s2b+0x68>
 80108ea:	bf00      	nop
 80108ec:	08013064 	.word	0x08013064
 80108f0:	08013158 	.word	0x08013158

080108f4 <__hi0bits>:
 80108f4:	0c03      	lsrs	r3, r0, #16
 80108f6:	041b      	lsls	r3, r3, #16
 80108f8:	b9d3      	cbnz	r3, 8010930 <__hi0bits+0x3c>
 80108fa:	0400      	lsls	r0, r0, #16
 80108fc:	2310      	movs	r3, #16
 80108fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010902:	bf04      	itt	eq
 8010904:	0200      	lsleq	r0, r0, #8
 8010906:	3308      	addeq	r3, #8
 8010908:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801090c:	bf04      	itt	eq
 801090e:	0100      	lsleq	r0, r0, #4
 8010910:	3304      	addeq	r3, #4
 8010912:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010916:	bf04      	itt	eq
 8010918:	0080      	lsleq	r0, r0, #2
 801091a:	3302      	addeq	r3, #2
 801091c:	2800      	cmp	r0, #0
 801091e:	db05      	blt.n	801092c <__hi0bits+0x38>
 8010920:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010924:	f103 0301 	add.w	r3, r3, #1
 8010928:	bf08      	it	eq
 801092a:	2320      	moveq	r3, #32
 801092c:	4618      	mov	r0, r3
 801092e:	4770      	bx	lr
 8010930:	2300      	movs	r3, #0
 8010932:	e7e4      	b.n	80108fe <__hi0bits+0xa>

08010934 <__lo0bits>:
 8010934:	6803      	ldr	r3, [r0, #0]
 8010936:	f013 0207 	ands.w	r2, r3, #7
 801093a:	4601      	mov	r1, r0
 801093c:	d00b      	beq.n	8010956 <__lo0bits+0x22>
 801093e:	07da      	lsls	r2, r3, #31
 8010940:	d424      	bmi.n	801098c <__lo0bits+0x58>
 8010942:	0798      	lsls	r0, r3, #30
 8010944:	bf49      	itett	mi
 8010946:	085b      	lsrmi	r3, r3, #1
 8010948:	089b      	lsrpl	r3, r3, #2
 801094a:	2001      	movmi	r0, #1
 801094c:	600b      	strmi	r3, [r1, #0]
 801094e:	bf5c      	itt	pl
 8010950:	600b      	strpl	r3, [r1, #0]
 8010952:	2002      	movpl	r0, #2
 8010954:	4770      	bx	lr
 8010956:	b298      	uxth	r0, r3
 8010958:	b9b0      	cbnz	r0, 8010988 <__lo0bits+0x54>
 801095a:	0c1b      	lsrs	r3, r3, #16
 801095c:	2010      	movs	r0, #16
 801095e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010962:	bf04      	itt	eq
 8010964:	0a1b      	lsreq	r3, r3, #8
 8010966:	3008      	addeq	r0, #8
 8010968:	071a      	lsls	r2, r3, #28
 801096a:	bf04      	itt	eq
 801096c:	091b      	lsreq	r3, r3, #4
 801096e:	3004      	addeq	r0, #4
 8010970:	079a      	lsls	r2, r3, #30
 8010972:	bf04      	itt	eq
 8010974:	089b      	lsreq	r3, r3, #2
 8010976:	3002      	addeq	r0, #2
 8010978:	07da      	lsls	r2, r3, #31
 801097a:	d403      	bmi.n	8010984 <__lo0bits+0x50>
 801097c:	085b      	lsrs	r3, r3, #1
 801097e:	f100 0001 	add.w	r0, r0, #1
 8010982:	d005      	beq.n	8010990 <__lo0bits+0x5c>
 8010984:	600b      	str	r3, [r1, #0]
 8010986:	4770      	bx	lr
 8010988:	4610      	mov	r0, r2
 801098a:	e7e8      	b.n	801095e <__lo0bits+0x2a>
 801098c:	2000      	movs	r0, #0
 801098e:	4770      	bx	lr
 8010990:	2020      	movs	r0, #32
 8010992:	4770      	bx	lr

08010994 <__i2b>:
 8010994:	b510      	push	{r4, lr}
 8010996:	460c      	mov	r4, r1
 8010998:	2101      	movs	r1, #1
 801099a:	f7ff feb5 	bl	8010708 <_Balloc>
 801099e:	4602      	mov	r2, r0
 80109a0:	b928      	cbnz	r0, 80109ae <__i2b+0x1a>
 80109a2:	4b05      	ldr	r3, [pc, #20]	; (80109b8 <__i2b+0x24>)
 80109a4:	4805      	ldr	r0, [pc, #20]	; (80109bc <__i2b+0x28>)
 80109a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80109aa:	f000 fe09 	bl	80115c0 <__assert_func>
 80109ae:	2301      	movs	r3, #1
 80109b0:	6144      	str	r4, [r0, #20]
 80109b2:	6103      	str	r3, [r0, #16]
 80109b4:	bd10      	pop	{r4, pc}
 80109b6:	bf00      	nop
 80109b8:	08013064 	.word	0x08013064
 80109bc:	08013158 	.word	0x08013158

080109c0 <__multiply>:
 80109c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109c4:	4614      	mov	r4, r2
 80109c6:	690a      	ldr	r2, [r1, #16]
 80109c8:	6923      	ldr	r3, [r4, #16]
 80109ca:	429a      	cmp	r2, r3
 80109cc:	bfb8      	it	lt
 80109ce:	460b      	movlt	r3, r1
 80109d0:	460d      	mov	r5, r1
 80109d2:	bfbc      	itt	lt
 80109d4:	4625      	movlt	r5, r4
 80109d6:	461c      	movlt	r4, r3
 80109d8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80109dc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80109e0:	68ab      	ldr	r3, [r5, #8]
 80109e2:	6869      	ldr	r1, [r5, #4]
 80109e4:	eb0a 0709 	add.w	r7, sl, r9
 80109e8:	42bb      	cmp	r3, r7
 80109ea:	b085      	sub	sp, #20
 80109ec:	bfb8      	it	lt
 80109ee:	3101      	addlt	r1, #1
 80109f0:	f7ff fe8a 	bl	8010708 <_Balloc>
 80109f4:	b930      	cbnz	r0, 8010a04 <__multiply+0x44>
 80109f6:	4602      	mov	r2, r0
 80109f8:	4b42      	ldr	r3, [pc, #264]	; (8010b04 <__multiply+0x144>)
 80109fa:	4843      	ldr	r0, [pc, #268]	; (8010b08 <__multiply+0x148>)
 80109fc:	f240 115d 	movw	r1, #349	; 0x15d
 8010a00:	f000 fdde 	bl	80115c0 <__assert_func>
 8010a04:	f100 0614 	add.w	r6, r0, #20
 8010a08:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8010a0c:	4633      	mov	r3, r6
 8010a0e:	2200      	movs	r2, #0
 8010a10:	4543      	cmp	r3, r8
 8010a12:	d31e      	bcc.n	8010a52 <__multiply+0x92>
 8010a14:	f105 0c14 	add.w	ip, r5, #20
 8010a18:	f104 0314 	add.w	r3, r4, #20
 8010a1c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8010a20:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8010a24:	9202      	str	r2, [sp, #8]
 8010a26:	ebac 0205 	sub.w	r2, ip, r5
 8010a2a:	3a15      	subs	r2, #21
 8010a2c:	f022 0203 	bic.w	r2, r2, #3
 8010a30:	3204      	adds	r2, #4
 8010a32:	f105 0115 	add.w	r1, r5, #21
 8010a36:	458c      	cmp	ip, r1
 8010a38:	bf38      	it	cc
 8010a3a:	2204      	movcc	r2, #4
 8010a3c:	9201      	str	r2, [sp, #4]
 8010a3e:	9a02      	ldr	r2, [sp, #8]
 8010a40:	9303      	str	r3, [sp, #12]
 8010a42:	429a      	cmp	r2, r3
 8010a44:	d808      	bhi.n	8010a58 <__multiply+0x98>
 8010a46:	2f00      	cmp	r7, #0
 8010a48:	dc55      	bgt.n	8010af6 <__multiply+0x136>
 8010a4a:	6107      	str	r7, [r0, #16]
 8010a4c:	b005      	add	sp, #20
 8010a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a52:	f843 2b04 	str.w	r2, [r3], #4
 8010a56:	e7db      	b.n	8010a10 <__multiply+0x50>
 8010a58:	f8b3 a000 	ldrh.w	sl, [r3]
 8010a5c:	f1ba 0f00 	cmp.w	sl, #0
 8010a60:	d020      	beq.n	8010aa4 <__multiply+0xe4>
 8010a62:	f105 0e14 	add.w	lr, r5, #20
 8010a66:	46b1      	mov	r9, r6
 8010a68:	2200      	movs	r2, #0
 8010a6a:	f85e 4b04 	ldr.w	r4, [lr], #4
 8010a6e:	f8d9 b000 	ldr.w	fp, [r9]
 8010a72:	b2a1      	uxth	r1, r4
 8010a74:	fa1f fb8b 	uxth.w	fp, fp
 8010a78:	fb0a b101 	mla	r1, sl, r1, fp
 8010a7c:	4411      	add	r1, r2
 8010a7e:	f8d9 2000 	ldr.w	r2, [r9]
 8010a82:	0c24      	lsrs	r4, r4, #16
 8010a84:	0c12      	lsrs	r2, r2, #16
 8010a86:	fb0a 2404 	mla	r4, sl, r4, r2
 8010a8a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8010a8e:	b289      	uxth	r1, r1
 8010a90:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8010a94:	45f4      	cmp	ip, lr
 8010a96:	f849 1b04 	str.w	r1, [r9], #4
 8010a9a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8010a9e:	d8e4      	bhi.n	8010a6a <__multiply+0xaa>
 8010aa0:	9901      	ldr	r1, [sp, #4]
 8010aa2:	5072      	str	r2, [r6, r1]
 8010aa4:	9a03      	ldr	r2, [sp, #12]
 8010aa6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010aaa:	3304      	adds	r3, #4
 8010aac:	f1b9 0f00 	cmp.w	r9, #0
 8010ab0:	d01f      	beq.n	8010af2 <__multiply+0x132>
 8010ab2:	6834      	ldr	r4, [r6, #0]
 8010ab4:	f105 0114 	add.w	r1, r5, #20
 8010ab8:	46b6      	mov	lr, r6
 8010aba:	f04f 0a00 	mov.w	sl, #0
 8010abe:	880a      	ldrh	r2, [r1, #0]
 8010ac0:	f8be b002 	ldrh.w	fp, [lr, #2]
 8010ac4:	fb09 b202 	mla	r2, r9, r2, fp
 8010ac8:	4492      	add	sl, r2
 8010aca:	b2a4      	uxth	r4, r4
 8010acc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8010ad0:	f84e 4b04 	str.w	r4, [lr], #4
 8010ad4:	f851 4b04 	ldr.w	r4, [r1], #4
 8010ad8:	f8be 2000 	ldrh.w	r2, [lr]
 8010adc:	0c24      	lsrs	r4, r4, #16
 8010ade:	fb09 2404 	mla	r4, r9, r4, r2
 8010ae2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8010ae6:	458c      	cmp	ip, r1
 8010ae8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010aec:	d8e7      	bhi.n	8010abe <__multiply+0xfe>
 8010aee:	9a01      	ldr	r2, [sp, #4]
 8010af0:	50b4      	str	r4, [r6, r2]
 8010af2:	3604      	adds	r6, #4
 8010af4:	e7a3      	b.n	8010a3e <__multiply+0x7e>
 8010af6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010afa:	2b00      	cmp	r3, #0
 8010afc:	d1a5      	bne.n	8010a4a <__multiply+0x8a>
 8010afe:	3f01      	subs	r7, #1
 8010b00:	e7a1      	b.n	8010a46 <__multiply+0x86>
 8010b02:	bf00      	nop
 8010b04:	08013064 	.word	0x08013064
 8010b08:	08013158 	.word	0x08013158

08010b0c <__pow5mult>:
 8010b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b10:	4615      	mov	r5, r2
 8010b12:	f012 0203 	ands.w	r2, r2, #3
 8010b16:	4606      	mov	r6, r0
 8010b18:	460f      	mov	r7, r1
 8010b1a:	d007      	beq.n	8010b2c <__pow5mult+0x20>
 8010b1c:	4c25      	ldr	r4, [pc, #148]	; (8010bb4 <__pow5mult+0xa8>)
 8010b1e:	3a01      	subs	r2, #1
 8010b20:	2300      	movs	r3, #0
 8010b22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010b26:	f7ff fe51 	bl	80107cc <__multadd>
 8010b2a:	4607      	mov	r7, r0
 8010b2c:	10ad      	asrs	r5, r5, #2
 8010b2e:	d03d      	beq.n	8010bac <__pow5mult+0xa0>
 8010b30:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010b32:	b97c      	cbnz	r4, 8010b54 <__pow5mult+0x48>
 8010b34:	2010      	movs	r0, #16
 8010b36:	f7ff fdcd 	bl	80106d4 <malloc>
 8010b3a:	4602      	mov	r2, r0
 8010b3c:	6270      	str	r0, [r6, #36]	; 0x24
 8010b3e:	b928      	cbnz	r0, 8010b4c <__pow5mult+0x40>
 8010b40:	4b1d      	ldr	r3, [pc, #116]	; (8010bb8 <__pow5mult+0xac>)
 8010b42:	481e      	ldr	r0, [pc, #120]	; (8010bbc <__pow5mult+0xb0>)
 8010b44:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010b48:	f000 fd3a 	bl	80115c0 <__assert_func>
 8010b4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b50:	6004      	str	r4, [r0, #0]
 8010b52:	60c4      	str	r4, [r0, #12]
 8010b54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010b58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b5c:	b94c      	cbnz	r4, 8010b72 <__pow5mult+0x66>
 8010b5e:	f240 2171 	movw	r1, #625	; 0x271
 8010b62:	4630      	mov	r0, r6
 8010b64:	f7ff ff16 	bl	8010994 <__i2b>
 8010b68:	2300      	movs	r3, #0
 8010b6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b6e:	4604      	mov	r4, r0
 8010b70:	6003      	str	r3, [r0, #0]
 8010b72:	f04f 0900 	mov.w	r9, #0
 8010b76:	07eb      	lsls	r3, r5, #31
 8010b78:	d50a      	bpl.n	8010b90 <__pow5mult+0x84>
 8010b7a:	4639      	mov	r1, r7
 8010b7c:	4622      	mov	r2, r4
 8010b7e:	4630      	mov	r0, r6
 8010b80:	f7ff ff1e 	bl	80109c0 <__multiply>
 8010b84:	4639      	mov	r1, r7
 8010b86:	4680      	mov	r8, r0
 8010b88:	4630      	mov	r0, r6
 8010b8a:	f7ff fdfd 	bl	8010788 <_Bfree>
 8010b8e:	4647      	mov	r7, r8
 8010b90:	106d      	asrs	r5, r5, #1
 8010b92:	d00b      	beq.n	8010bac <__pow5mult+0xa0>
 8010b94:	6820      	ldr	r0, [r4, #0]
 8010b96:	b938      	cbnz	r0, 8010ba8 <__pow5mult+0x9c>
 8010b98:	4622      	mov	r2, r4
 8010b9a:	4621      	mov	r1, r4
 8010b9c:	4630      	mov	r0, r6
 8010b9e:	f7ff ff0f 	bl	80109c0 <__multiply>
 8010ba2:	6020      	str	r0, [r4, #0]
 8010ba4:	f8c0 9000 	str.w	r9, [r0]
 8010ba8:	4604      	mov	r4, r0
 8010baa:	e7e4      	b.n	8010b76 <__pow5mult+0x6a>
 8010bac:	4638      	mov	r0, r7
 8010bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bb2:	bf00      	nop
 8010bb4:	080132a8 	.word	0x080132a8
 8010bb8:	08012fee 	.word	0x08012fee
 8010bbc:	08013158 	.word	0x08013158

08010bc0 <__lshift>:
 8010bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bc4:	460c      	mov	r4, r1
 8010bc6:	6849      	ldr	r1, [r1, #4]
 8010bc8:	6923      	ldr	r3, [r4, #16]
 8010bca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010bce:	68a3      	ldr	r3, [r4, #8]
 8010bd0:	4607      	mov	r7, r0
 8010bd2:	4691      	mov	r9, r2
 8010bd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010bd8:	f108 0601 	add.w	r6, r8, #1
 8010bdc:	42b3      	cmp	r3, r6
 8010bde:	db0b      	blt.n	8010bf8 <__lshift+0x38>
 8010be0:	4638      	mov	r0, r7
 8010be2:	f7ff fd91 	bl	8010708 <_Balloc>
 8010be6:	4605      	mov	r5, r0
 8010be8:	b948      	cbnz	r0, 8010bfe <__lshift+0x3e>
 8010bea:	4602      	mov	r2, r0
 8010bec:	4b28      	ldr	r3, [pc, #160]	; (8010c90 <__lshift+0xd0>)
 8010bee:	4829      	ldr	r0, [pc, #164]	; (8010c94 <__lshift+0xd4>)
 8010bf0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010bf4:	f000 fce4 	bl	80115c0 <__assert_func>
 8010bf8:	3101      	adds	r1, #1
 8010bfa:	005b      	lsls	r3, r3, #1
 8010bfc:	e7ee      	b.n	8010bdc <__lshift+0x1c>
 8010bfe:	2300      	movs	r3, #0
 8010c00:	f100 0114 	add.w	r1, r0, #20
 8010c04:	f100 0210 	add.w	r2, r0, #16
 8010c08:	4618      	mov	r0, r3
 8010c0a:	4553      	cmp	r3, sl
 8010c0c:	db33      	blt.n	8010c76 <__lshift+0xb6>
 8010c0e:	6920      	ldr	r0, [r4, #16]
 8010c10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010c14:	f104 0314 	add.w	r3, r4, #20
 8010c18:	f019 091f 	ands.w	r9, r9, #31
 8010c1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010c20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010c24:	d02b      	beq.n	8010c7e <__lshift+0xbe>
 8010c26:	f1c9 0e20 	rsb	lr, r9, #32
 8010c2a:	468a      	mov	sl, r1
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	6818      	ldr	r0, [r3, #0]
 8010c30:	fa00 f009 	lsl.w	r0, r0, r9
 8010c34:	4302      	orrs	r2, r0
 8010c36:	f84a 2b04 	str.w	r2, [sl], #4
 8010c3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c3e:	459c      	cmp	ip, r3
 8010c40:	fa22 f20e 	lsr.w	r2, r2, lr
 8010c44:	d8f3      	bhi.n	8010c2e <__lshift+0x6e>
 8010c46:	ebac 0304 	sub.w	r3, ip, r4
 8010c4a:	3b15      	subs	r3, #21
 8010c4c:	f023 0303 	bic.w	r3, r3, #3
 8010c50:	3304      	adds	r3, #4
 8010c52:	f104 0015 	add.w	r0, r4, #21
 8010c56:	4584      	cmp	ip, r0
 8010c58:	bf38      	it	cc
 8010c5a:	2304      	movcc	r3, #4
 8010c5c:	50ca      	str	r2, [r1, r3]
 8010c5e:	b10a      	cbz	r2, 8010c64 <__lshift+0xa4>
 8010c60:	f108 0602 	add.w	r6, r8, #2
 8010c64:	3e01      	subs	r6, #1
 8010c66:	4638      	mov	r0, r7
 8010c68:	612e      	str	r6, [r5, #16]
 8010c6a:	4621      	mov	r1, r4
 8010c6c:	f7ff fd8c 	bl	8010788 <_Bfree>
 8010c70:	4628      	mov	r0, r5
 8010c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c76:	f842 0f04 	str.w	r0, [r2, #4]!
 8010c7a:	3301      	adds	r3, #1
 8010c7c:	e7c5      	b.n	8010c0a <__lshift+0x4a>
 8010c7e:	3904      	subs	r1, #4
 8010c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c84:	f841 2f04 	str.w	r2, [r1, #4]!
 8010c88:	459c      	cmp	ip, r3
 8010c8a:	d8f9      	bhi.n	8010c80 <__lshift+0xc0>
 8010c8c:	e7ea      	b.n	8010c64 <__lshift+0xa4>
 8010c8e:	bf00      	nop
 8010c90:	08013064 	.word	0x08013064
 8010c94:	08013158 	.word	0x08013158

08010c98 <__mcmp>:
 8010c98:	b530      	push	{r4, r5, lr}
 8010c9a:	6902      	ldr	r2, [r0, #16]
 8010c9c:	690c      	ldr	r4, [r1, #16]
 8010c9e:	1b12      	subs	r2, r2, r4
 8010ca0:	d10e      	bne.n	8010cc0 <__mcmp+0x28>
 8010ca2:	f100 0314 	add.w	r3, r0, #20
 8010ca6:	3114      	adds	r1, #20
 8010ca8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010cac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010cb0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010cb4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010cb8:	42a5      	cmp	r5, r4
 8010cba:	d003      	beq.n	8010cc4 <__mcmp+0x2c>
 8010cbc:	d305      	bcc.n	8010cca <__mcmp+0x32>
 8010cbe:	2201      	movs	r2, #1
 8010cc0:	4610      	mov	r0, r2
 8010cc2:	bd30      	pop	{r4, r5, pc}
 8010cc4:	4283      	cmp	r3, r0
 8010cc6:	d3f3      	bcc.n	8010cb0 <__mcmp+0x18>
 8010cc8:	e7fa      	b.n	8010cc0 <__mcmp+0x28>
 8010cca:	f04f 32ff 	mov.w	r2, #4294967295
 8010cce:	e7f7      	b.n	8010cc0 <__mcmp+0x28>

08010cd0 <__mdiff>:
 8010cd0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cd4:	460c      	mov	r4, r1
 8010cd6:	4606      	mov	r6, r0
 8010cd8:	4611      	mov	r1, r2
 8010cda:	4620      	mov	r0, r4
 8010cdc:	4617      	mov	r7, r2
 8010cde:	f7ff ffdb 	bl	8010c98 <__mcmp>
 8010ce2:	1e05      	subs	r5, r0, #0
 8010ce4:	d110      	bne.n	8010d08 <__mdiff+0x38>
 8010ce6:	4629      	mov	r1, r5
 8010ce8:	4630      	mov	r0, r6
 8010cea:	f7ff fd0d 	bl	8010708 <_Balloc>
 8010cee:	b930      	cbnz	r0, 8010cfe <__mdiff+0x2e>
 8010cf0:	4b39      	ldr	r3, [pc, #228]	; (8010dd8 <__mdiff+0x108>)
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	f240 2132 	movw	r1, #562	; 0x232
 8010cf8:	4838      	ldr	r0, [pc, #224]	; (8010ddc <__mdiff+0x10c>)
 8010cfa:	f000 fc61 	bl	80115c0 <__assert_func>
 8010cfe:	2301      	movs	r3, #1
 8010d00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010d04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d08:	bfa4      	itt	ge
 8010d0a:	463b      	movge	r3, r7
 8010d0c:	4627      	movge	r7, r4
 8010d0e:	4630      	mov	r0, r6
 8010d10:	6879      	ldr	r1, [r7, #4]
 8010d12:	bfa6      	itte	ge
 8010d14:	461c      	movge	r4, r3
 8010d16:	2500      	movge	r5, #0
 8010d18:	2501      	movlt	r5, #1
 8010d1a:	f7ff fcf5 	bl	8010708 <_Balloc>
 8010d1e:	b920      	cbnz	r0, 8010d2a <__mdiff+0x5a>
 8010d20:	4b2d      	ldr	r3, [pc, #180]	; (8010dd8 <__mdiff+0x108>)
 8010d22:	4602      	mov	r2, r0
 8010d24:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010d28:	e7e6      	b.n	8010cf8 <__mdiff+0x28>
 8010d2a:	693e      	ldr	r6, [r7, #16]
 8010d2c:	60c5      	str	r5, [r0, #12]
 8010d2e:	6925      	ldr	r5, [r4, #16]
 8010d30:	f107 0114 	add.w	r1, r7, #20
 8010d34:	f104 0914 	add.w	r9, r4, #20
 8010d38:	f100 0e14 	add.w	lr, r0, #20
 8010d3c:	f107 0210 	add.w	r2, r7, #16
 8010d40:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8010d44:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8010d48:	46f2      	mov	sl, lr
 8010d4a:	2700      	movs	r7, #0
 8010d4c:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d50:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010d54:	fa1f f883 	uxth.w	r8, r3
 8010d58:	fa17 f78b 	uxtah	r7, r7, fp
 8010d5c:	0c1b      	lsrs	r3, r3, #16
 8010d5e:	eba7 0808 	sub.w	r8, r7, r8
 8010d62:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010d66:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010d6a:	fa1f f888 	uxth.w	r8, r8
 8010d6e:	141f      	asrs	r7, r3, #16
 8010d70:	454d      	cmp	r5, r9
 8010d72:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010d76:	f84a 3b04 	str.w	r3, [sl], #4
 8010d7a:	d8e7      	bhi.n	8010d4c <__mdiff+0x7c>
 8010d7c:	1b2b      	subs	r3, r5, r4
 8010d7e:	3b15      	subs	r3, #21
 8010d80:	f023 0303 	bic.w	r3, r3, #3
 8010d84:	3304      	adds	r3, #4
 8010d86:	3415      	adds	r4, #21
 8010d88:	42a5      	cmp	r5, r4
 8010d8a:	bf38      	it	cc
 8010d8c:	2304      	movcc	r3, #4
 8010d8e:	4419      	add	r1, r3
 8010d90:	4473      	add	r3, lr
 8010d92:	469e      	mov	lr, r3
 8010d94:	460d      	mov	r5, r1
 8010d96:	4565      	cmp	r5, ip
 8010d98:	d30e      	bcc.n	8010db8 <__mdiff+0xe8>
 8010d9a:	f10c 0203 	add.w	r2, ip, #3
 8010d9e:	1a52      	subs	r2, r2, r1
 8010da0:	f022 0203 	bic.w	r2, r2, #3
 8010da4:	3903      	subs	r1, #3
 8010da6:	458c      	cmp	ip, r1
 8010da8:	bf38      	it	cc
 8010daa:	2200      	movcc	r2, #0
 8010dac:	441a      	add	r2, r3
 8010dae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010db2:	b17b      	cbz	r3, 8010dd4 <__mdiff+0x104>
 8010db4:	6106      	str	r6, [r0, #16]
 8010db6:	e7a5      	b.n	8010d04 <__mdiff+0x34>
 8010db8:	f855 8b04 	ldr.w	r8, [r5], #4
 8010dbc:	fa17 f488 	uxtah	r4, r7, r8
 8010dc0:	1422      	asrs	r2, r4, #16
 8010dc2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8010dc6:	b2a4      	uxth	r4, r4
 8010dc8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8010dcc:	f84e 4b04 	str.w	r4, [lr], #4
 8010dd0:	1417      	asrs	r7, r2, #16
 8010dd2:	e7e0      	b.n	8010d96 <__mdiff+0xc6>
 8010dd4:	3e01      	subs	r6, #1
 8010dd6:	e7ea      	b.n	8010dae <__mdiff+0xde>
 8010dd8:	08013064 	.word	0x08013064
 8010ddc:	08013158 	.word	0x08013158

08010de0 <__ulp>:
 8010de0:	b082      	sub	sp, #8
 8010de2:	ed8d 0b00 	vstr	d0, [sp]
 8010de6:	9b01      	ldr	r3, [sp, #4]
 8010de8:	4912      	ldr	r1, [pc, #72]	; (8010e34 <__ulp+0x54>)
 8010dea:	4019      	ands	r1, r3
 8010dec:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8010df0:	2900      	cmp	r1, #0
 8010df2:	dd05      	ble.n	8010e00 <__ulp+0x20>
 8010df4:	2200      	movs	r2, #0
 8010df6:	460b      	mov	r3, r1
 8010df8:	ec43 2b10 	vmov	d0, r2, r3
 8010dfc:	b002      	add	sp, #8
 8010dfe:	4770      	bx	lr
 8010e00:	4249      	negs	r1, r1
 8010e02:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010e06:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010e0a:	f04f 0200 	mov.w	r2, #0
 8010e0e:	f04f 0300 	mov.w	r3, #0
 8010e12:	da04      	bge.n	8010e1e <__ulp+0x3e>
 8010e14:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010e18:	fa41 f300 	asr.w	r3, r1, r0
 8010e1c:	e7ec      	b.n	8010df8 <__ulp+0x18>
 8010e1e:	f1a0 0114 	sub.w	r1, r0, #20
 8010e22:	291e      	cmp	r1, #30
 8010e24:	bfda      	itte	le
 8010e26:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010e2a:	fa20 f101 	lsrle.w	r1, r0, r1
 8010e2e:	2101      	movgt	r1, #1
 8010e30:	460a      	mov	r2, r1
 8010e32:	e7e1      	b.n	8010df8 <__ulp+0x18>
 8010e34:	7ff00000 	.word	0x7ff00000

08010e38 <__b2d>:
 8010e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e3a:	6905      	ldr	r5, [r0, #16]
 8010e3c:	f100 0714 	add.w	r7, r0, #20
 8010e40:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010e44:	1f2e      	subs	r6, r5, #4
 8010e46:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010e4a:	4620      	mov	r0, r4
 8010e4c:	f7ff fd52 	bl	80108f4 <__hi0bits>
 8010e50:	f1c0 0320 	rsb	r3, r0, #32
 8010e54:	280a      	cmp	r0, #10
 8010e56:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010ed4 <__b2d+0x9c>
 8010e5a:	600b      	str	r3, [r1, #0]
 8010e5c:	dc14      	bgt.n	8010e88 <__b2d+0x50>
 8010e5e:	f1c0 0e0b 	rsb	lr, r0, #11
 8010e62:	fa24 f10e 	lsr.w	r1, r4, lr
 8010e66:	42b7      	cmp	r7, r6
 8010e68:	ea41 030c 	orr.w	r3, r1, ip
 8010e6c:	bf34      	ite	cc
 8010e6e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010e72:	2100      	movcs	r1, #0
 8010e74:	3015      	adds	r0, #21
 8010e76:	fa04 f000 	lsl.w	r0, r4, r0
 8010e7a:	fa21 f10e 	lsr.w	r1, r1, lr
 8010e7e:	ea40 0201 	orr.w	r2, r0, r1
 8010e82:	ec43 2b10 	vmov	d0, r2, r3
 8010e86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e88:	42b7      	cmp	r7, r6
 8010e8a:	bf3a      	itte	cc
 8010e8c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010e90:	f1a5 0608 	subcc.w	r6, r5, #8
 8010e94:	2100      	movcs	r1, #0
 8010e96:	380b      	subs	r0, #11
 8010e98:	d017      	beq.n	8010eca <__b2d+0x92>
 8010e9a:	f1c0 0c20 	rsb	ip, r0, #32
 8010e9e:	fa04 f500 	lsl.w	r5, r4, r0
 8010ea2:	42be      	cmp	r6, r7
 8010ea4:	fa21 f40c 	lsr.w	r4, r1, ip
 8010ea8:	ea45 0504 	orr.w	r5, r5, r4
 8010eac:	bf8c      	ite	hi
 8010eae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8010eb2:	2400      	movls	r4, #0
 8010eb4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8010eb8:	fa01 f000 	lsl.w	r0, r1, r0
 8010ebc:	fa24 f40c 	lsr.w	r4, r4, ip
 8010ec0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010ec4:	ea40 0204 	orr.w	r2, r0, r4
 8010ec8:	e7db      	b.n	8010e82 <__b2d+0x4a>
 8010eca:	ea44 030c 	orr.w	r3, r4, ip
 8010ece:	460a      	mov	r2, r1
 8010ed0:	e7d7      	b.n	8010e82 <__b2d+0x4a>
 8010ed2:	bf00      	nop
 8010ed4:	3ff00000 	.word	0x3ff00000

08010ed8 <__d2b>:
 8010ed8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010edc:	4689      	mov	r9, r1
 8010ede:	2101      	movs	r1, #1
 8010ee0:	ec57 6b10 	vmov	r6, r7, d0
 8010ee4:	4690      	mov	r8, r2
 8010ee6:	f7ff fc0f 	bl	8010708 <_Balloc>
 8010eea:	4604      	mov	r4, r0
 8010eec:	b930      	cbnz	r0, 8010efc <__d2b+0x24>
 8010eee:	4602      	mov	r2, r0
 8010ef0:	4b25      	ldr	r3, [pc, #148]	; (8010f88 <__d2b+0xb0>)
 8010ef2:	4826      	ldr	r0, [pc, #152]	; (8010f8c <__d2b+0xb4>)
 8010ef4:	f240 310a 	movw	r1, #778	; 0x30a
 8010ef8:	f000 fb62 	bl	80115c0 <__assert_func>
 8010efc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010f00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010f04:	bb35      	cbnz	r5, 8010f54 <__d2b+0x7c>
 8010f06:	2e00      	cmp	r6, #0
 8010f08:	9301      	str	r3, [sp, #4]
 8010f0a:	d028      	beq.n	8010f5e <__d2b+0x86>
 8010f0c:	4668      	mov	r0, sp
 8010f0e:	9600      	str	r6, [sp, #0]
 8010f10:	f7ff fd10 	bl	8010934 <__lo0bits>
 8010f14:	9900      	ldr	r1, [sp, #0]
 8010f16:	b300      	cbz	r0, 8010f5a <__d2b+0x82>
 8010f18:	9a01      	ldr	r2, [sp, #4]
 8010f1a:	f1c0 0320 	rsb	r3, r0, #32
 8010f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8010f22:	430b      	orrs	r3, r1
 8010f24:	40c2      	lsrs	r2, r0
 8010f26:	6163      	str	r3, [r4, #20]
 8010f28:	9201      	str	r2, [sp, #4]
 8010f2a:	9b01      	ldr	r3, [sp, #4]
 8010f2c:	61a3      	str	r3, [r4, #24]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	bf14      	ite	ne
 8010f32:	2202      	movne	r2, #2
 8010f34:	2201      	moveq	r2, #1
 8010f36:	6122      	str	r2, [r4, #16]
 8010f38:	b1d5      	cbz	r5, 8010f70 <__d2b+0x98>
 8010f3a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010f3e:	4405      	add	r5, r0
 8010f40:	f8c9 5000 	str.w	r5, [r9]
 8010f44:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010f48:	f8c8 0000 	str.w	r0, [r8]
 8010f4c:	4620      	mov	r0, r4
 8010f4e:	b003      	add	sp, #12
 8010f50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010f58:	e7d5      	b.n	8010f06 <__d2b+0x2e>
 8010f5a:	6161      	str	r1, [r4, #20]
 8010f5c:	e7e5      	b.n	8010f2a <__d2b+0x52>
 8010f5e:	a801      	add	r0, sp, #4
 8010f60:	f7ff fce8 	bl	8010934 <__lo0bits>
 8010f64:	9b01      	ldr	r3, [sp, #4]
 8010f66:	6163      	str	r3, [r4, #20]
 8010f68:	2201      	movs	r2, #1
 8010f6a:	6122      	str	r2, [r4, #16]
 8010f6c:	3020      	adds	r0, #32
 8010f6e:	e7e3      	b.n	8010f38 <__d2b+0x60>
 8010f70:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010f74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010f78:	f8c9 0000 	str.w	r0, [r9]
 8010f7c:	6918      	ldr	r0, [r3, #16]
 8010f7e:	f7ff fcb9 	bl	80108f4 <__hi0bits>
 8010f82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010f86:	e7df      	b.n	8010f48 <__d2b+0x70>
 8010f88:	08013064 	.word	0x08013064
 8010f8c:	08013158 	.word	0x08013158

08010f90 <__ratio>:
 8010f90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f94:	4688      	mov	r8, r1
 8010f96:	4669      	mov	r1, sp
 8010f98:	4681      	mov	r9, r0
 8010f9a:	f7ff ff4d 	bl	8010e38 <__b2d>
 8010f9e:	a901      	add	r1, sp, #4
 8010fa0:	4640      	mov	r0, r8
 8010fa2:	ec55 4b10 	vmov	r4, r5, d0
 8010fa6:	f7ff ff47 	bl	8010e38 <__b2d>
 8010faa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010fae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010fb2:	eba3 0c02 	sub.w	ip, r3, r2
 8010fb6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010fba:	1a9b      	subs	r3, r3, r2
 8010fbc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010fc0:	ec51 0b10 	vmov	r0, r1, d0
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	bfd6      	itet	le
 8010fc8:	460a      	movle	r2, r1
 8010fca:	462a      	movgt	r2, r5
 8010fcc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010fd0:	468b      	mov	fp, r1
 8010fd2:	462f      	mov	r7, r5
 8010fd4:	bfd4      	ite	le
 8010fd6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8010fda:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010fde:	4620      	mov	r0, r4
 8010fe0:	ee10 2a10 	vmov	r2, s0
 8010fe4:	465b      	mov	r3, fp
 8010fe6:	4639      	mov	r1, r7
 8010fe8:	f7ef fc58 	bl	800089c <__aeabi_ddiv>
 8010fec:	ec41 0b10 	vmov	d0, r0, r1
 8010ff0:	b003      	add	sp, #12
 8010ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010ff6 <__copybits>:
 8010ff6:	3901      	subs	r1, #1
 8010ff8:	b570      	push	{r4, r5, r6, lr}
 8010ffa:	1149      	asrs	r1, r1, #5
 8010ffc:	6914      	ldr	r4, [r2, #16]
 8010ffe:	3101      	adds	r1, #1
 8011000:	f102 0314 	add.w	r3, r2, #20
 8011004:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011008:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801100c:	1f05      	subs	r5, r0, #4
 801100e:	42a3      	cmp	r3, r4
 8011010:	d30c      	bcc.n	801102c <__copybits+0x36>
 8011012:	1aa3      	subs	r3, r4, r2
 8011014:	3b11      	subs	r3, #17
 8011016:	f023 0303 	bic.w	r3, r3, #3
 801101a:	3211      	adds	r2, #17
 801101c:	42a2      	cmp	r2, r4
 801101e:	bf88      	it	hi
 8011020:	2300      	movhi	r3, #0
 8011022:	4418      	add	r0, r3
 8011024:	2300      	movs	r3, #0
 8011026:	4288      	cmp	r0, r1
 8011028:	d305      	bcc.n	8011036 <__copybits+0x40>
 801102a:	bd70      	pop	{r4, r5, r6, pc}
 801102c:	f853 6b04 	ldr.w	r6, [r3], #4
 8011030:	f845 6f04 	str.w	r6, [r5, #4]!
 8011034:	e7eb      	b.n	801100e <__copybits+0x18>
 8011036:	f840 3b04 	str.w	r3, [r0], #4
 801103a:	e7f4      	b.n	8011026 <__copybits+0x30>

0801103c <__any_on>:
 801103c:	f100 0214 	add.w	r2, r0, #20
 8011040:	6900      	ldr	r0, [r0, #16]
 8011042:	114b      	asrs	r3, r1, #5
 8011044:	4298      	cmp	r0, r3
 8011046:	b510      	push	{r4, lr}
 8011048:	db11      	blt.n	801106e <__any_on+0x32>
 801104a:	dd0a      	ble.n	8011062 <__any_on+0x26>
 801104c:	f011 011f 	ands.w	r1, r1, #31
 8011050:	d007      	beq.n	8011062 <__any_on+0x26>
 8011052:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011056:	fa24 f001 	lsr.w	r0, r4, r1
 801105a:	fa00 f101 	lsl.w	r1, r0, r1
 801105e:	428c      	cmp	r4, r1
 8011060:	d10b      	bne.n	801107a <__any_on+0x3e>
 8011062:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011066:	4293      	cmp	r3, r2
 8011068:	d803      	bhi.n	8011072 <__any_on+0x36>
 801106a:	2000      	movs	r0, #0
 801106c:	bd10      	pop	{r4, pc}
 801106e:	4603      	mov	r3, r0
 8011070:	e7f7      	b.n	8011062 <__any_on+0x26>
 8011072:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011076:	2900      	cmp	r1, #0
 8011078:	d0f5      	beq.n	8011066 <__any_on+0x2a>
 801107a:	2001      	movs	r0, #1
 801107c:	e7f6      	b.n	801106c <__any_on+0x30>

0801107e <_calloc_r>:
 801107e:	b513      	push	{r0, r1, r4, lr}
 8011080:	434a      	muls	r2, r1
 8011082:	4611      	mov	r1, r2
 8011084:	9201      	str	r2, [sp, #4]
 8011086:	f000 f859 	bl	801113c <_malloc_r>
 801108a:	4604      	mov	r4, r0
 801108c:	b118      	cbz	r0, 8011096 <_calloc_r+0x18>
 801108e:	9a01      	ldr	r2, [sp, #4]
 8011090:	2100      	movs	r1, #0
 8011092:	f7fc fa93 	bl	800d5bc <memset>
 8011096:	4620      	mov	r0, r4
 8011098:	b002      	add	sp, #8
 801109a:	bd10      	pop	{r4, pc}

0801109c <_free_r>:
 801109c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801109e:	2900      	cmp	r1, #0
 80110a0:	d048      	beq.n	8011134 <_free_r+0x98>
 80110a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110a6:	9001      	str	r0, [sp, #4]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	f1a1 0404 	sub.w	r4, r1, #4
 80110ae:	bfb8      	it	lt
 80110b0:	18e4      	addlt	r4, r4, r3
 80110b2:	f000 faf9 	bl	80116a8 <__malloc_lock>
 80110b6:	4a20      	ldr	r2, [pc, #128]	; (8011138 <_free_r+0x9c>)
 80110b8:	9801      	ldr	r0, [sp, #4]
 80110ba:	6813      	ldr	r3, [r2, #0]
 80110bc:	4615      	mov	r5, r2
 80110be:	b933      	cbnz	r3, 80110ce <_free_r+0x32>
 80110c0:	6063      	str	r3, [r4, #4]
 80110c2:	6014      	str	r4, [r2, #0]
 80110c4:	b003      	add	sp, #12
 80110c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80110ca:	f000 baf3 	b.w	80116b4 <__malloc_unlock>
 80110ce:	42a3      	cmp	r3, r4
 80110d0:	d90b      	bls.n	80110ea <_free_r+0x4e>
 80110d2:	6821      	ldr	r1, [r4, #0]
 80110d4:	1862      	adds	r2, r4, r1
 80110d6:	4293      	cmp	r3, r2
 80110d8:	bf04      	itt	eq
 80110da:	681a      	ldreq	r2, [r3, #0]
 80110dc:	685b      	ldreq	r3, [r3, #4]
 80110de:	6063      	str	r3, [r4, #4]
 80110e0:	bf04      	itt	eq
 80110e2:	1852      	addeq	r2, r2, r1
 80110e4:	6022      	streq	r2, [r4, #0]
 80110e6:	602c      	str	r4, [r5, #0]
 80110e8:	e7ec      	b.n	80110c4 <_free_r+0x28>
 80110ea:	461a      	mov	r2, r3
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	b10b      	cbz	r3, 80110f4 <_free_r+0x58>
 80110f0:	42a3      	cmp	r3, r4
 80110f2:	d9fa      	bls.n	80110ea <_free_r+0x4e>
 80110f4:	6811      	ldr	r1, [r2, #0]
 80110f6:	1855      	adds	r5, r2, r1
 80110f8:	42a5      	cmp	r5, r4
 80110fa:	d10b      	bne.n	8011114 <_free_r+0x78>
 80110fc:	6824      	ldr	r4, [r4, #0]
 80110fe:	4421      	add	r1, r4
 8011100:	1854      	adds	r4, r2, r1
 8011102:	42a3      	cmp	r3, r4
 8011104:	6011      	str	r1, [r2, #0]
 8011106:	d1dd      	bne.n	80110c4 <_free_r+0x28>
 8011108:	681c      	ldr	r4, [r3, #0]
 801110a:	685b      	ldr	r3, [r3, #4]
 801110c:	6053      	str	r3, [r2, #4]
 801110e:	4421      	add	r1, r4
 8011110:	6011      	str	r1, [r2, #0]
 8011112:	e7d7      	b.n	80110c4 <_free_r+0x28>
 8011114:	d902      	bls.n	801111c <_free_r+0x80>
 8011116:	230c      	movs	r3, #12
 8011118:	6003      	str	r3, [r0, #0]
 801111a:	e7d3      	b.n	80110c4 <_free_r+0x28>
 801111c:	6825      	ldr	r5, [r4, #0]
 801111e:	1961      	adds	r1, r4, r5
 8011120:	428b      	cmp	r3, r1
 8011122:	bf04      	itt	eq
 8011124:	6819      	ldreq	r1, [r3, #0]
 8011126:	685b      	ldreq	r3, [r3, #4]
 8011128:	6063      	str	r3, [r4, #4]
 801112a:	bf04      	itt	eq
 801112c:	1949      	addeq	r1, r1, r5
 801112e:	6021      	streq	r1, [r4, #0]
 8011130:	6054      	str	r4, [r2, #4]
 8011132:	e7c7      	b.n	80110c4 <_free_r+0x28>
 8011134:	b003      	add	sp, #12
 8011136:	bd30      	pop	{r4, r5, pc}
 8011138:	2000022c 	.word	0x2000022c

0801113c <_malloc_r>:
 801113c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801113e:	1ccd      	adds	r5, r1, #3
 8011140:	f025 0503 	bic.w	r5, r5, #3
 8011144:	3508      	adds	r5, #8
 8011146:	2d0c      	cmp	r5, #12
 8011148:	bf38      	it	cc
 801114a:	250c      	movcc	r5, #12
 801114c:	2d00      	cmp	r5, #0
 801114e:	4606      	mov	r6, r0
 8011150:	db01      	blt.n	8011156 <_malloc_r+0x1a>
 8011152:	42a9      	cmp	r1, r5
 8011154:	d903      	bls.n	801115e <_malloc_r+0x22>
 8011156:	230c      	movs	r3, #12
 8011158:	6033      	str	r3, [r6, #0]
 801115a:	2000      	movs	r0, #0
 801115c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801115e:	f000 faa3 	bl	80116a8 <__malloc_lock>
 8011162:	4921      	ldr	r1, [pc, #132]	; (80111e8 <_malloc_r+0xac>)
 8011164:	680a      	ldr	r2, [r1, #0]
 8011166:	4614      	mov	r4, r2
 8011168:	b99c      	cbnz	r4, 8011192 <_malloc_r+0x56>
 801116a:	4f20      	ldr	r7, [pc, #128]	; (80111ec <_malloc_r+0xb0>)
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	b923      	cbnz	r3, 801117a <_malloc_r+0x3e>
 8011170:	4621      	mov	r1, r4
 8011172:	4630      	mov	r0, r6
 8011174:	f000 f9a0 	bl	80114b8 <_sbrk_r>
 8011178:	6038      	str	r0, [r7, #0]
 801117a:	4629      	mov	r1, r5
 801117c:	4630      	mov	r0, r6
 801117e:	f000 f99b 	bl	80114b8 <_sbrk_r>
 8011182:	1c43      	adds	r3, r0, #1
 8011184:	d123      	bne.n	80111ce <_malloc_r+0x92>
 8011186:	230c      	movs	r3, #12
 8011188:	6033      	str	r3, [r6, #0]
 801118a:	4630      	mov	r0, r6
 801118c:	f000 fa92 	bl	80116b4 <__malloc_unlock>
 8011190:	e7e3      	b.n	801115a <_malloc_r+0x1e>
 8011192:	6823      	ldr	r3, [r4, #0]
 8011194:	1b5b      	subs	r3, r3, r5
 8011196:	d417      	bmi.n	80111c8 <_malloc_r+0x8c>
 8011198:	2b0b      	cmp	r3, #11
 801119a:	d903      	bls.n	80111a4 <_malloc_r+0x68>
 801119c:	6023      	str	r3, [r4, #0]
 801119e:	441c      	add	r4, r3
 80111a0:	6025      	str	r5, [r4, #0]
 80111a2:	e004      	b.n	80111ae <_malloc_r+0x72>
 80111a4:	6863      	ldr	r3, [r4, #4]
 80111a6:	42a2      	cmp	r2, r4
 80111a8:	bf0c      	ite	eq
 80111aa:	600b      	streq	r3, [r1, #0]
 80111ac:	6053      	strne	r3, [r2, #4]
 80111ae:	4630      	mov	r0, r6
 80111b0:	f000 fa80 	bl	80116b4 <__malloc_unlock>
 80111b4:	f104 000b 	add.w	r0, r4, #11
 80111b8:	1d23      	adds	r3, r4, #4
 80111ba:	f020 0007 	bic.w	r0, r0, #7
 80111be:	1ac2      	subs	r2, r0, r3
 80111c0:	d0cc      	beq.n	801115c <_malloc_r+0x20>
 80111c2:	1a1b      	subs	r3, r3, r0
 80111c4:	50a3      	str	r3, [r4, r2]
 80111c6:	e7c9      	b.n	801115c <_malloc_r+0x20>
 80111c8:	4622      	mov	r2, r4
 80111ca:	6864      	ldr	r4, [r4, #4]
 80111cc:	e7cc      	b.n	8011168 <_malloc_r+0x2c>
 80111ce:	1cc4      	adds	r4, r0, #3
 80111d0:	f024 0403 	bic.w	r4, r4, #3
 80111d4:	42a0      	cmp	r0, r4
 80111d6:	d0e3      	beq.n	80111a0 <_malloc_r+0x64>
 80111d8:	1a21      	subs	r1, r4, r0
 80111da:	4630      	mov	r0, r6
 80111dc:	f000 f96c 	bl	80114b8 <_sbrk_r>
 80111e0:	3001      	adds	r0, #1
 80111e2:	d1dd      	bne.n	80111a0 <_malloc_r+0x64>
 80111e4:	e7cf      	b.n	8011186 <_malloc_r+0x4a>
 80111e6:	bf00      	nop
 80111e8:	2000022c 	.word	0x2000022c
 80111ec:	20000230 	.word	0x20000230

080111f0 <__sfputc_r>:
 80111f0:	6893      	ldr	r3, [r2, #8]
 80111f2:	3b01      	subs	r3, #1
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	b410      	push	{r4}
 80111f8:	6093      	str	r3, [r2, #8]
 80111fa:	da08      	bge.n	801120e <__sfputc_r+0x1e>
 80111fc:	6994      	ldr	r4, [r2, #24]
 80111fe:	42a3      	cmp	r3, r4
 8011200:	db01      	blt.n	8011206 <__sfputc_r+0x16>
 8011202:	290a      	cmp	r1, #10
 8011204:	d103      	bne.n	801120e <__sfputc_r+0x1e>
 8011206:	f85d 4b04 	ldr.w	r4, [sp], #4
 801120a:	f7fd bd99 	b.w	800ed40 <__swbuf_r>
 801120e:	6813      	ldr	r3, [r2, #0]
 8011210:	1c58      	adds	r0, r3, #1
 8011212:	6010      	str	r0, [r2, #0]
 8011214:	7019      	strb	r1, [r3, #0]
 8011216:	4608      	mov	r0, r1
 8011218:	f85d 4b04 	ldr.w	r4, [sp], #4
 801121c:	4770      	bx	lr

0801121e <__sfputs_r>:
 801121e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011220:	4606      	mov	r6, r0
 8011222:	460f      	mov	r7, r1
 8011224:	4614      	mov	r4, r2
 8011226:	18d5      	adds	r5, r2, r3
 8011228:	42ac      	cmp	r4, r5
 801122a:	d101      	bne.n	8011230 <__sfputs_r+0x12>
 801122c:	2000      	movs	r0, #0
 801122e:	e007      	b.n	8011240 <__sfputs_r+0x22>
 8011230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011234:	463a      	mov	r2, r7
 8011236:	4630      	mov	r0, r6
 8011238:	f7ff ffda 	bl	80111f0 <__sfputc_r>
 801123c:	1c43      	adds	r3, r0, #1
 801123e:	d1f3      	bne.n	8011228 <__sfputs_r+0xa>
 8011240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011244 <_vfiprintf_r>:
 8011244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011248:	460d      	mov	r5, r1
 801124a:	b09d      	sub	sp, #116	; 0x74
 801124c:	4614      	mov	r4, r2
 801124e:	4698      	mov	r8, r3
 8011250:	4606      	mov	r6, r0
 8011252:	b118      	cbz	r0, 801125c <_vfiprintf_r+0x18>
 8011254:	6983      	ldr	r3, [r0, #24]
 8011256:	b90b      	cbnz	r3, 801125c <_vfiprintf_r+0x18>
 8011258:	f7fe fdc4 	bl	800fde4 <__sinit>
 801125c:	4b89      	ldr	r3, [pc, #548]	; (8011484 <_vfiprintf_r+0x240>)
 801125e:	429d      	cmp	r5, r3
 8011260:	d11b      	bne.n	801129a <_vfiprintf_r+0x56>
 8011262:	6875      	ldr	r5, [r6, #4]
 8011264:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011266:	07d9      	lsls	r1, r3, #31
 8011268:	d405      	bmi.n	8011276 <_vfiprintf_r+0x32>
 801126a:	89ab      	ldrh	r3, [r5, #12]
 801126c:	059a      	lsls	r2, r3, #22
 801126e:	d402      	bmi.n	8011276 <_vfiprintf_r+0x32>
 8011270:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011272:	f7ff f9c8 	bl	8010606 <__retarget_lock_acquire_recursive>
 8011276:	89ab      	ldrh	r3, [r5, #12]
 8011278:	071b      	lsls	r3, r3, #28
 801127a:	d501      	bpl.n	8011280 <_vfiprintf_r+0x3c>
 801127c:	692b      	ldr	r3, [r5, #16]
 801127e:	b9eb      	cbnz	r3, 80112bc <_vfiprintf_r+0x78>
 8011280:	4629      	mov	r1, r5
 8011282:	4630      	mov	r0, r6
 8011284:	f7fd fdae 	bl	800ede4 <__swsetup_r>
 8011288:	b1c0      	cbz	r0, 80112bc <_vfiprintf_r+0x78>
 801128a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801128c:	07dc      	lsls	r4, r3, #31
 801128e:	d50e      	bpl.n	80112ae <_vfiprintf_r+0x6a>
 8011290:	f04f 30ff 	mov.w	r0, #4294967295
 8011294:	b01d      	add	sp, #116	; 0x74
 8011296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801129a:	4b7b      	ldr	r3, [pc, #492]	; (8011488 <_vfiprintf_r+0x244>)
 801129c:	429d      	cmp	r5, r3
 801129e:	d101      	bne.n	80112a4 <_vfiprintf_r+0x60>
 80112a0:	68b5      	ldr	r5, [r6, #8]
 80112a2:	e7df      	b.n	8011264 <_vfiprintf_r+0x20>
 80112a4:	4b79      	ldr	r3, [pc, #484]	; (801148c <_vfiprintf_r+0x248>)
 80112a6:	429d      	cmp	r5, r3
 80112a8:	bf08      	it	eq
 80112aa:	68f5      	ldreq	r5, [r6, #12]
 80112ac:	e7da      	b.n	8011264 <_vfiprintf_r+0x20>
 80112ae:	89ab      	ldrh	r3, [r5, #12]
 80112b0:	0598      	lsls	r0, r3, #22
 80112b2:	d4ed      	bmi.n	8011290 <_vfiprintf_r+0x4c>
 80112b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80112b6:	f7ff f9a7 	bl	8010608 <__retarget_lock_release_recursive>
 80112ba:	e7e9      	b.n	8011290 <_vfiprintf_r+0x4c>
 80112bc:	2300      	movs	r3, #0
 80112be:	9309      	str	r3, [sp, #36]	; 0x24
 80112c0:	2320      	movs	r3, #32
 80112c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80112c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80112ca:	2330      	movs	r3, #48	; 0x30
 80112cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011490 <_vfiprintf_r+0x24c>
 80112d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80112d4:	f04f 0901 	mov.w	r9, #1
 80112d8:	4623      	mov	r3, r4
 80112da:	469a      	mov	sl, r3
 80112dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80112e0:	b10a      	cbz	r2, 80112e6 <_vfiprintf_r+0xa2>
 80112e2:	2a25      	cmp	r2, #37	; 0x25
 80112e4:	d1f9      	bne.n	80112da <_vfiprintf_r+0x96>
 80112e6:	ebba 0b04 	subs.w	fp, sl, r4
 80112ea:	d00b      	beq.n	8011304 <_vfiprintf_r+0xc0>
 80112ec:	465b      	mov	r3, fp
 80112ee:	4622      	mov	r2, r4
 80112f0:	4629      	mov	r1, r5
 80112f2:	4630      	mov	r0, r6
 80112f4:	f7ff ff93 	bl	801121e <__sfputs_r>
 80112f8:	3001      	adds	r0, #1
 80112fa:	f000 80aa 	beq.w	8011452 <_vfiprintf_r+0x20e>
 80112fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011300:	445a      	add	r2, fp
 8011302:	9209      	str	r2, [sp, #36]	; 0x24
 8011304:	f89a 3000 	ldrb.w	r3, [sl]
 8011308:	2b00      	cmp	r3, #0
 801130a:	f000 80a2 	beq.w	8011452 <_vfiprintf_r+0x20e>
 801130e:	2300      	movs	r3, #0
 8011310:	f04f 32ff 	mov.w	r2, #4294967295
 8011314:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011318:	f10a 0a01 	add.w	sl, sl, #1
 801131c:	9304      	str	r3, [sp, #16]
 801131e:	9307      	str	r3, [sp, #28]
 8011320:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011324:	931a      	str	r3, [sp, #104]	; 0x68
 8011326:	4654      	mov	r4, sl
 8011328:	2205      	movs	r2, #5
 801132a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801132e:	4858      	ldr	r0, [pc, #352]	; (8011490 <_vfiprintf_r+0x24c>)
 8011330:	f7ee ff7e 	bl	8000230 <memchr>
 8011334:	9a04      	ldr	r2, [sp, #16]
 8011336:	b9d8      	cbnz	r0, 8011370 <_vfiprintf_r+0x12c>
 8011338:	06d1      	lsls	r1, r2, #27
 801133a:	bf44      	itt	mi
 801133c:	2320      	movmi	r3, #32
 801133e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011342:	0713      	lsls	r3, r2, #28
 8011344:	bf44      	itt	mi
 8011346:	232b      	movmi	r3, #43	; 0x2b
 8011348:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801134c:	f89a 3000 	ldrb.w	r3, [sl]
 8011350:	2b2a      	cmp	r3, #42	; 0x2a
 8011352:	d015      	beq.n	8011380 <_vfiprintf_r+0x13c>
 8011354:	9a07      	ldr	r2, [sp, #28]
 8011356:	4654      	mov	r4, sl
 8011358:	2000      	movs	r0, #0
 801135a:	f04f 0c0a 	mov.w	ip, #10
 801135e:	4621      	mov	r1, r4
 8011360:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011364:	3b30      	subs	r3, #48	; 0x30
 8011366:	2b09      	cmp	r3, #9
 8011368:	d94e      	bls.n	8011408 <_vfiprintf_r+0x1c4>
 801136a:	b1b0      	cbz	r0, 801139a <_vfiprintf_r+0x156>
 801136c:	9207      	str	r2, [sp, #28]
 801136e:	e014      	b.n	801139a <_vfiprintf_r+0x156>
 8011370:	eba0 0308 	sub.w	r3, r0, r8
 8011374:	fa09 f303 	lsl.w	r3, r9, r3
 8011378:	4313      	orrs	r3, r2
 801137a:	9304      	str	r3, [sp, #16]
 801137c:	46a2      	mov	sl, r4
 801137e:	e7d2      	b.n	8011326 <_vfiprintf_r+0xe2>
 8011380:	9b03      	ldr	r3, [sp, #12]
 8011382:	1d19      	adds	r1, r3, #4
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	9103      	str	r1, [sp, #12]
 8011388:	2b00      	cmp	r3, #0
 801138a:	bfbb      	ittet	lt
 801138c:	425b      	neglt	r3, r3
 801138e:	f042 0202 	orrlt.w	r2, r2, #2
 8011392:	9307      	strge	r3, [sp, #28]
 8011394:	9307      	strlt	r3, [sp, #28]
 8011396:	bfb8      	it	lt
 8011398:	9204      	strlt	r2, [sp, #16]
 801139a:	7823      	ldrb	r3, [r4, #0]
 801139c:	2b2e      	cmp	r3, #46	; 0x2e
 801139e:	d10c      	bne.n	80113ba <_vfiprintf_r+0x176>
 80113a0:	7863      	ldrb	r3, [r4, #1]
 80113a2:	2b2a      	cmp	r3, #42	; 0x2a
 80113a4:	d135      	bne.n	8011412 <_vfiprintf_r+0x1ce>
 80113a6:	9b03      	ldr	r3, [sp, #12]
 80113a8:	1d1a      	adds	r2, r3, #4
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	9203      	str	r2, [sp, #12]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	bfb8      	it	lt
 80113b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80113b6:	3402      	adds	r4, #2
 80113b8:	9305      	str	r3, [sp, #20]
 80113ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80114a0 <_vfiprintf_r+0x25c>
 80113be:	7821      	ldrb	r1, [r4, #0]
 80113c0:	2203      	movs	r2, #3
 80113c2:	4650      	mov	r0, sl
 80113c4:	f7ee ff34 	bl	8000230 <memchr>
 80113c8:	b140      	cbz	r0, 80113dc <_vfiprintf_r+0x198>
 80113ca:	2340      	movs	r3, #64	; 0x40
 80113cc:	eba0 000a 	sub.w	r0, r0, sl
 80113d0:	fa03 f000 	lsl.w	r0, r3, r0
 80113d4:	9b04      	ldr	r3, [sp, #16]
 80113d6:	4303      	orrs	r3, r0
 80113d8:	3401      	adds	r4, #1
 80113da:	9304      	str	r3, [sp, #16]
 80113dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113e0:	482c      	ldr	r0, [pc, #176]	; (8011494 <_vfiprintf_r+0x250>)
 80113e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80113e6:	2206      	movs	r2, #6
 80113e8:	f7ee ff22 	bl	8000230 <memchr>
 80113ec:	2800      	cmp	r0, #0
 80113ee:	d03f      	beq.n	8011470 <_vfiprintf_r+0x22c>
 80113f0:	4b29      	ldr	r3, [pc, #164]	; (8011498 <_vfiprintf_r+0x254>)
 80113f2:	bb1b      	cbnz	r3, 801143c <_vfiprintf_r+0x1f8>
 80113f4:	9b03      	ldr	r3, [sp, #12]
 80113f6:	3307      	adds	r3, #7
 80113f8:	f023 0307 	bic.w	r3, r3, #7
 80113fc:	3308      	adds	r3, #8
 80113fe:	9303      	str	r3, [sp, #12]
 8011400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011402:	443b      	add	r3, r7
 8011404:	9309      	str	r3, [sp, #36]	; 0x24
 8011406:	e767      	b.n	80112d8 <_vfiprintf_r+0x94>
 8011408:	fb0c 3202 	mla	r2, ip, r2, r3
 801140c:	460c      	mov	r4, r1
 801140e:	2001      	movs	r0, #1
 8011410:	e7a5      	b.n	801135e <_vfiprintf_r+0x11a>
 8011412:	2300      	movs	r3, #0
 8011414:	3401      	adds	r4, #1
 8011416:	9305      	str	r3, [sp, #20]
 8011418:	4619      	mov	r1, r3
 801141a:	f04f 0c0a 	mov.w	ip, #10
 801141e:	4620      	mov	r0, r4
 8011420:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011424:	3a30      	subs	r2, #48	; 0x30
 8011426:	2a09      	cmp	r2, #9
 8011428:	d903      	bls.n	8011432 <_vfiprintf_r+0x1ee>
 801142a:	2b00      	cmp	r3, #0
 801142c:	d0c5      	beq.n	80113ba <_vfiprintf_r+0x176>
 801142e:	9105      	str	r1, [sp, #20]
 8011430:	e7c3      	b.n	80113ba <_vfiprintf_r+0x176>
 8011432:	fb0c 2101 	mla	r1, ip, r1, r2
 8011436:	4604      	mov	r4, r0
 8011438:	2301      	movs	r3, #1
 801143a:	e7f0      	b.n	801141e <_vfiprintf_r+0x1da>
 801143c:	ab03      	add	r3, sp, #12
 801143e:	9300      	str	r3, [sp, #0]
 8011440:	462a      	mov	r2, r5
 8011442:	4b16      	ldr	r3, [pc, #88]	; (801149c <_vfiprintf_r+0x258>)
 8011444:	a904      	add	r1, sp, #16
 8011446:	4630      	mov	r0, r6
 8011448:	f7fc f960 	bl	800d70c <_printf_float>
 801144c:	4607      	mov	r7, r0
 801144e:	1c78      	adds	r0, r7, #1
 8011450:	d1d6      	bne.n	8011400 <_vfiprintf_r+0x1bc>
 8011452:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011454:	07d9      	lsls	r1, r3, #31
 8011456:	d405      	bmi.n	8011464 <_vfiprintf_r+0x220>
 8011458:	89ab      	ldrh	r3, [r5, #12]
 801145a:	059a      	lsls	r2, r3, #22
 801145c:	d402      	bmi.n	8011464 <_vfiprintf_r+0x220>
 801145e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011460:	f7ff f8d2 	bl	8010608 <__retarget_lock_release_recursive>
 8011464:	89ab      	ldrh	r3, [r5, #12]
 8011466:	065b      	lsls	r3, r3, #25
 8011468:	f53f af12 	bmi.w	8011290 <_vfiprintf_r+0x4c>
 801146c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801146e:	e711      	b.n	8011294 <_vfiprintf_r+0x50>
 8011470:	ab03      	add	r3, sp, #12
 8011472:	9300      	str	r3, [sp, #0]
 8011474:	462a      	mov	r2, r5
 8011476:	4b09      	ldr	r3, [pc, #36]	; (801149c <_vfiprintf_r+0x258>)
 8011478:	a904      	add	r1, sp, #16
 801147a:	4630      	mov	r0, r6
 801147c:	f7fc fbea 	bl	800dc54 <_printf_i>
 8011480:	e7e4      	b.n	801144c <_vfiprintf_r+0x208>
 8011482:	bf00      	nop
 8011484:	08013098 	.word	0x08013098
 8011488:	080130b8 	.word	0x080130b8
 801148c:	08013078 	.word	0x08013078
 8011490:	080132b4 	.word	0x080132b4
 8011494:	080132be 	.word	0x080132be
 8011498:	0800d70d 	.word	0x0800d70d
 801149c:	0801121f 	.word	0x0801121f
 80114a0:	080132ba 	.word	0x080132ba
 80114a4:	00000000 	.word	0x00000000

080114a8 <nan>:
 80114a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80114b0 <nan+0x8>
 80114ac:	4770      	bx	lr
 80114ae:	bf00      	nop
 80114b0:	00000000 	.word	0x00000000
 80114b4:	7ff80000 	.word	0x7ff80000

080114b8 <_sbrk_r>:
 80114b8:	b538      	push	{r3, r4, r5, lr}
 80114ba:	4d06      	ldr	r5, [pc, #24]	; (80114d4 <_sbrk_r+0x1c>)
 80114bc:	2300      	movs	r3, #0
 80114be:	4604      	mov	r4, r0
 80114c0:	4608      	mov	r0, r1
 80114c2:	602b      	str	r3, [r5, #0]
 80114c4:	f7f4 f806 	bl	80054d4 <_sbrk>
 80114c8:	1c43      	adds	r3, r0, #1
 80114ca:	d102      	bne.n	80114d2 <_sbrk_r+0x1a>
 80114cc:	682b      	ldr	r3, [r5, #0]
 80114ce:	b103      	cbz	r3, 80114d2 <_sbrk_r+0x1a>
 80114d0:	6023      	str	r3, [r4, #0]
 80114d2:	bd38      	pop	{r3, r4, r5, pc}
 80114d4:	20009594 	.word	0x20009594

080114d8 <__sread>:
 80114d8:	b510      	push	{r4, lr}
 80114da:	460c      	mov	r4, r1
 80114dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114e0:	f000 f8ee 	bl	80116c0 <_read_r>
 80114e4:	2800      	cmp	r0, #0
 80114e6:	bfab      	itete	ge
 80114e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80114ea:	89a3      	ldrhlt	r3, [r4, #12]
 80114ec:	181b      	addge	r3, r3, r0
 80114ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80114f2:	bfac      	ite	ge
 80114f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80114f6:	81a3      	strhlt	r3, [r4, #12]
 80114f8:	bd10      	pop	{r4, pc}

080114fa <__swrite>:
 80114fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114fe:	461f      	mov	r7, r3
 8011500:	898b      	ldrh	r3, [r1, #12]
 8011502:	05db      	lsls	r3, r3, #23
 8011504:	4605      	mov	r5, r0
 8011506:	460c      	mov	r4, r1
 8011508:	4616      	mov	r6, r2
 801150a:	d505      	bpl.n	8011518 <__swrite+0x1e>
 801150c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011510:	2302      	movs	r3, #2
 8011512:	2200      	movs	r2, #0
 8011514:	f000 f8b6 	bl	8011684 <_lseek_r>
 8011518:	89a3      	ldrh	r3, [r4, #12]
 801151a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801151e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011522:	81a3      	strh	r3, [r4, #12]
 8011524:	4632      	mov	r2, r6
 8011526:	463b      	mov	r3, r7
 8011528:	4628      	mov	r0, r5
 801152a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801152e:	f000 b835 	b.w	801159c <_write_r>

08011532 <__sseek>:
 8011532:	b510      	push	{r4, lr}
 8011534:	460c      	mov	r4, r1
 8011536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801153a:	f000 f8a3 	bl	8011684 <_lseek_r>
 801153e:	1c43      	adds	r3, r0, #1
 8011540:	89a3      	ldrh	r3, [r4, #12]
 8011542:	bf15      	itete	ne
 8011544:	6560      	strne	r0, [r4, #84]	; 0x54
 8011546:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801154a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801154e:	81a3      	strheq	r3, [r4, #12]
 8011550:	bf18      	it	ne
 8011552:	81a3      	strhne	r3, [r4, #12]
 8011554:	bd10      	pop	{r4, pc}

08011556 <__sclose>:
 8011556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801155a:	f000 b84f 	b.w	80115fc <_close_r>

0801155e <strncmp>:
 801155e:	b510      	push	{r4, lr}
 8011560:	b16a      	cbz	r2, 801157e <strncmp+0x20>
 8011562:	3901      	subs	r1, #1
 8011564:	1884      	adds	r4, r0, r2
 8011566:	f810 3b01 	ldrb.w	r3, [r0], #1
 801156a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801156e:	4293      	cmp	r3, r2
 8011570:	d103      	bne.n	801157a <strncmp+0x1c>
 8011572:	42a0      	cmp	r0, r4
 8011574:	d001      	beq.n	801157a <strncmp+0x1c>
 8011576:	2b00      	cmp	r3, #0
 8011578:	d1f5      	bne.n	8011566 <strncmp+0x8>
 801157a:	1a98      	subs	r0, r3, r2
 801157c:	bd10      	pop	{r4, pc}
 801157e:	4610      	mov	r0, r2
 8011580:	e7fc      	b.n	801157c <strncmp+0x1e>

08011582 <__ascii_wctomb>:
 8011582:	b149      	cbz	r1, 8011598 <__ascii_wctomb+0x16>
 8011584:	2aff      	cmp	r2, #255	; 0xff
 8011586:	bf85      	ittet	hi
 8011588:	238a      	movhi	r3, #138	; 0x8a
 801158a:	6003      	strhi	r3, [r0, #0]
 801158c:	700a      	strbls	r2, [r1, #0]
 801158e:	f04f 30ff 	movhi.w	r0, #4294967295
 8011592:	bf98      	it	ls
 8011594:	2001      	movls	r0, #1
 8011596:	4770      	bx	lr
 8011598:	4608      	mov	r0, r1
 801159a:	4770      	bx	lr

0801159c <_write_r>:
 801159c:	b538      	push	{r3, r4, r5, lr}
 801159e:	4d07      	ldr	r5, [pc, #28]	; (80115bc <_write_r+0x20>)
 80115a0:	4604      	mov	r4, r0
 80115a2:	4608      	mov	r0, r1
 80115a4:	4611      	mov	r1, r2
 80115a6:	2200      	movs	r2, #0
 80115a8:	602a      	str	r2, [r5, #0]
 80115aa:	461a      	mov	r2, r3
 80115ac:	f7f3 ff41 	bl	8005432 <_write>
 80115b0:	1c43      	adds	r3, r0, #1
 80115b2:	d102      	bne.n	80115ba <_write_r+0x1e>
 80115b4:	682b      	ldr	r3, [r5, #0]
 80115b6:	b103      	cbz	r3, 80115ba <_write_r+0x1e>
 80115b8:	6023      	str	r3, [r4, #0]
 80115ba:	bd38      	pop	{r3, r4, r5, pc}
 80115bc:	20009594 	.word	0x20009594

080115c0 <__assert_func>:
 80115c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80115c2:	4614      	mov	r4, r2
 80115c4:	461a      	mov	r2, r3
 80115c6:	4b09      	ldr	r3, [pc, #36]	; (80115ec <__assert_func+0x2c>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	4605      	mov	r5, r0
 80115cc:	68d8      	ldr	r0, [r3, #12]
 80115ce:	b14c      	cbz	r4, 80115e4 <__assert_func+0x24>
 80115d0:	4b07      	ldr	r3, [pc, #28]	; (80115f0 <__assert_func+0x30>)
 80115d2:	9100      	str	r1, [sp, #0]
 80115d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80115d8:	4906      	ldr	r1, [pc, #24]	; (80115f4 <__assert_func+0x34>)
 80115da:	462b      	mov	r3, r5
 80115dc:	f000 f81e 	bl	801161c <fiprintf>
 80115e0:	f000 f880 	bl	80116e4 <abort>
 80115e4:	4b04      	ldr	r3, [pc, #16]	; (80115f8 <__assert_func+0x38>)
 80115e6:	461c      	mov	r4, r3
 80115e8:	e7f3      	b.n	80115d2 <__assert_func+0x12>
 80115ea:	bf00      	nop
 80115ec:	2000002c 	.word	0x2000002c
 80115f0:	080132c5 	.word	0x080132c5
 80115f4:	080132d2 	.word	0x080132d2
 80115f8:	08013300 	.word	0x08013300

080115fc <_close_r>:
 80115fc:	b538      	push	{r3, r4, r5, lr}
 80115fe:	4d06      	ldr	r5, [pc, #24]	; (8011618 <_close_r+0x1c>)
 8011600:	2300      	movs	r3, #0
 8011602:	4604      	mov	r4, r0
 8011604:	4608      	mov	r0, r1
 8011606:	602b      	str	r3, [r5, #0]
 8011608:	f7f3 ff2f 	bl	800546a <_close>
 801160c:	1c43      	adds	r3, r0, #1
 801160e:	d102      	bne.n	8011616 <_close_r+0x1a>
 8011610:	682b      	ldr	r3, [r5, #0]
 8011612:	b103      	cbz	r3, 8011616 <_close_r+0x1a>
 8011614:	6023      	str	r3, [r4, #0]
 8011616:	bd38      	pop	{r3, r4, r5, pc}
 8011618:	20009594 	.word	0x20009594

0801161c <fiprintf>:
 801161c:	b40e      	push	{r1, r2, r3}
 801161e:	b503      	push	{r0, r1, lr}
 8011620:	4601      	mov	r1, r0
 8011622:	ab03      	add	r3, sp, #12
 8011624:	4805      	ldr	r0, [pc, #20]	; (801163c <fiprintf+0x20>)
 8011626:	f853 2b04 	ldr.w	r2, [r3], #4
 801162a:	6800      	ldr	r0, [r0, #0]
 801162c:	9301      	str	r3, [sp, #4]
 801162e:	f7ff fe09 	bl	8011244 <_vfiprintf_r>
 8011632:	b002      	add	sp, #8
 8011634:	f85d eb04 	ldr.w	lr, [sp], #4
 8011638:	b003      	add	sp, #12
 801163a:	4770      	bx	lr
 801163c:	2000002c 	.word	0x2000002c

08011640 <_fstat_r>:
 8011640:	b538      	push	{r3, r4, r5, lr}
 8011642:	4d07      	ldr	r5, [pc, #28]	; (8011660 <_fstat_r+0x20>)
 8011644:	2300      	movs	r3, #0
 8011646:	4604      	mov	r4, r0
 8011648:	4608      	mov	r0, r1
 801164a:	4611      	mov	r1, r2
 801164c:	602b      	str	r3, [r5, #0]
 801164e:	f7f3 ff18 	bl	8005482 <_fstat>
 8011652:	1c43      	adds	r3, r0, #1
 8011654:	d102      	bne.n	801165c <_fstat_r+0x1c>
 8011656:	682b      	ldr	r3, [r5, #0]
 8011658:	b103      	cbz	r3, 801165c <_fstat_r+0x1c>
 801165a:	6023      	str	r3, [r4, #0]
 801165c:	bd38      	pop	{r3, r4, r5, pc}
 801165e:	bf00      	nop
 8011660:	20009594 	.word	0x20009594

08011664 <_isatty_r>:
 8011664:	b538      	push	{r3, r4, r5, lr}
 8011666:	4d06      	ldr	r5, [pc, #24]	; (8011680 <_isatty_r+0x1c>)
 8011668:	2300      	movs	r3, #0
 801166a:	4604      	mov	r4, r0
 801166c:	4608      	mov	r0, r1
 801166e:	602b      	str	r3, [r5, #0]
 8011670:	f7f3 ff17 	bl	80054a2 <_isatty>
 8011674:	1c43      	adds	r3, r0, #1
 8011676:	d102      	bne.n	801167e <_isatty_r+0x1a>
 8011678:	682b      	ldr	r3, [r5, #0]
 801167a:	b103      	cbz	r3, 801167e <_isatty_r+0x1a>
 801167c:	6023      	str	r3, [r4, #0]
 801167e:	bd38      	pop	{r3, r4, r5, pc}
 8011680:	20009594 	.word	0x20009594

08011684 <_lseek_r>:
 8011684:	b538      	push	{r3, r4, r5, lr}
 8011686:	4d07      	ldr	r5, [pc, #28]	; (80116a4 <_lseek_r+0x20>)
 8011688:	4604      	mov	r4, r0
 801168a:	4608      	mov	r0, r1
 801168c:	4611      	mov	r1, r2
 801168e:	2200      	movs	r2, #0
 8011690:	602a      	str	r2, [r5, #0]
 8011692:	461a      	mov	r2, r3
 8011694:	f7f3 ff10 	bl	80054b8 <_lseek>
 8011698:	1c43      	adds	r3, r0, #1
 801169a:	d102      	bne.n	80116a2 <_lseek_r+0x1e>
 801169c:	682b      	ldr	r3, [r5, #0]
 801169e:	b103      	cbz	r3, 80116a2 <_lseek_r+0x1e>
 80116a0:	6023      	str	r3, [r4, #0]
 80116a2:	bd38      	pop	{r3, r4, r5, pc}
 80116a4:	20009594 	.word	0x20009594

080116a8 <__malloc_lock>:
 80116a8:	4801      	ldr	r0, [pc, #4]	; (80116b0 <__malloc_lock+0x8>)
 80116aa:	f7fe bfac 	b.w	8010606 <__retarget_lock_acquire_recursive>
 80116ae:	bf00      	nop
 80116b0:	2000958c 	.word	0x2000958c

080116b4 <__malloc_unlock>:
 80116b4:	4801      	ldr	r0, [pc, #4]	; (80116bc <__malloc_unlock+0x8>)
 80116b6:	f7fe bfa7 	b.w	8010608 <__retarget_lock_release_recursive>
 80116ba:	bf00      	nop
 80116bc:	2000958c 	.word	0x2000958c

080116c0 <_read_r>:
 80116c0:	b538      	push	{r3, r4, r5, lr}
 80116c2:	4d07      	ldr	r5, [pc, #28]	; (80116e0 <_read_r+0x20>)
 80116c4:	4604      	mov	r4, r0
 80116c6:	4608      	mov	r0, r1
 80116c8:	4611      	mov	r1, r2
 80116ca:	2200      	movs	r2, #0
 80116cc:	602a      	str	r2, [r5, #0]
 80116ce:	461a      	mov	r2, r3
 80116d0:	f7f3 fe92 	bl	80053f8 <_read>
 80116d4:	1c43      	adds	r3, r0, #1
 80116d6:	d102      	bne.n	80116de <_read_r+0x1e>
 80116d8:	682b      	ldr	r3, [r5, #0]
 80116da:	b103      	cbz	r3, 80116de <_read_r+0x1e>
 80116dc:	6023      	str	r3, [r4, #0]
 80116de:	bd38      	pop	{r3, r4, r5, pc}
 80116e0:	20009594 	.word	0x20009594

080116e4 <abort>:
 80116e4:	b508      	push	{r3, lr}
 80116e6:	2006      	movs	r0, #6
 80116e8:	f000 f82c 	bl	8011744 <raise>
 80116ec:	2001      	movs	r0, #1
 80116ee:	f7f3 fe79 	bl	80053e4 <_exit>

080116f2 <_raise_r>:
 80116f2:	291f      	cmp	r1, #31
 80116f4:	b538      	push	{r3, r4, r5, lr}
 80116f6:	4604      	mov	r4, r0
 80116f8:	460d      	mov	r5, r1
 80116fa:	d904      	bls.n	8011706 <_raise_r+0x14>
 80116fc:	2316      	movs	r3, #22
 80116fe:	6003      	str	r3, [r0, #0]
 8011700:	f04f 30ff 	mov.w	r0, #4294967295
 8011704:	bd38      	pop	{r3, r4, r5, pc}
 8011706:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011708:	b112      	cbz	r2, 8011710 <_raise_r+0x1e>
 801170a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801170e:	b94b      	cbnz	r3, 8011724 <_raise_r+0x32>
 8011710:	4620      	mov	r0, r4
 8011712:	f000 f831 	bl	8011778 <_getpid_r>
 8011716:	462a      	mov	r2, r5
 8011718:	4601      	mov	r1, r0
 801171a:	4620      	mov	r0, r4
 801171c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011720:	f000 b818 	b.w	8011754 <_kill_r>
 8011724:	2b01      	cmp	r3, #1
 8011726:	d00a      	beq.n	801173e <_raise_r+0x4c>
 8011728:	1c59      	adds	r1, r3, #1
 801172a:	d103      	bne.n	8011734 <_raise_r+0x42>
 801172c:	2316      	movs	r3, #22
 801172e:	6003      	str	r3, [r0, #0]
 8011730:	2001      	movs	r0, #1
 8011732:	e7e7      	b.n	8011704 <_raise_r+0x12>
 8011734:	2400      	movs	r4, #0
 8011736:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801173a:	4628      	mov	r0, r5
 801173c:	4798      	blx	r3
 801173e:	2000      	movs	r0, #0
 8011740:	e7e0      	b.n	8011704 <_raise_r+0x12>
	...

08011744 <raise>:
 8011744:	4b02      	ldr	r3, [pc, #8]	; (8011750 <raise+0xc>)
 8011746:	4601      	mov	r1, r0
 8011748:	6818      	ldr	r0, [r3, #0]
 801174a:	f7ff bfd2 	b.w	80116f2 <_raise_r>
 801174e:	bf00      	nop
 8011750:	2000002c 	.word	0x2000002c

08011754 <_kill_r>:
 8011754:	b538      	push	{r3, r4, r5, lr}
 8011756:	4d07      	ldr	r5, [pc, #28]	; (8011774 <_kill_r+0x20>)
 8011758:	2300      	movs	r3, #0
 801175a:	4604      	mov	r4, r0
 801175c:	4608      	mov	r0, r1
 801175e:	4611      	mov	r1, r2
 8011760:	602b      	str	r3, [r5, #0]
 8011762:	f7f3 fe2f 	bl	80053c4 <_kill>
 8011766:	1c43      	adds	r3, r0, #1
 8011768:	d102      	bne.n	8011770 <_kill_r+0x1c>
 801176a:	682b      	ldr	r3, [r5, #0]
 801176c:	b103      	cbz	r3, 8011770 <_kill_r+0x1c>
 801176e:	6023      	str	r3, [r4, #0]
 8011770:	bd38      	pop	{r3, r4, r5, pc}
 8011772:	bf00      	nop
 8011774:	20009594 	.word	0x20009594

08011778 <_getpid_r>:
 8011778:	f7f3 be1c 	b.w	80053b4 <_getpid>

0801177c <round>:
 801177c:	ec51 0b10 	vmov	r0, r1, d0
 8011780:	b570      	push	{r4, r5, r6, lr}
 8011782:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8011786:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 801178a:	2c13      	cmp	r4, #19
 801178c:	ee10 2a10 	vmov	r2, s0
 8011790:	460b      	mov	r3, r1
 8011792:	dc19      	bgt.n	80117c8 <round+0x4c>
 8011794:	2c00      	cmp	r4, #0
 8011796:	da09      	bge.n	80117ac <round+0x30>
 8011798:	3401      	adds	r4, #1
 801179a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 801179e:	d103      	bne.n	80117a8 <round+0x2c>
 80117a0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80117a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80117a8:	2100      	movs	r1, #0
 80117aa:	e028      	b.n	80117fe <round+0x82>
 80117ac:	4d15      	ldr	r5, [pc, #84]	; (8011804 <round+0x88>)
 80117ae:	4125      	asrs	r5, r4
 80117b0:	ea01 0605 	and.w	r6, r1, r5
 80117b4:	4332      	orrs	r2, r6
 80117b6:	d00e      	beq.n	80117d6 <round+0x5a>
 80117b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80117bc:	fa42 f404 	asr.w	r4, r2, r4
 80117c0:	4423      	add	r3, r4
 80117c2:	ea23 0305 	bic.w	r3, r3, r5
 80117c6:	e7ef      	b.n	80117a8 <round+0x2c>
 80117c8:	2c33      	cmp	r4, #51	; 0x33
 80117ca:	dd07      	ble.n	80117dc <round+0x60>
 80117cc:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80117d0:	d101      	bne.n	80117d6 <round+0x5a>
 80117d2:	f7ee fd83 	bl	80002dc <__adddf3>
 80117d6:	ec41 0b10 	vmov	d0, r0, r1
 80117da:	bd70      	pop	{r4, r5, r6, pc}
 80117dc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80117e0:	f04f 35ff 	mov.w	r5, #4294967295
 80117e4:	40f5      	lsrs	r5, r6
 80117e6:	4228      	tst	r0, r5
 80117e8:	d0f5      	beq.n	80117d6 <round+0x5a>
 80117ea:	2101      	movs	r1, #1
 80117ec:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80117f0:	fa01 f404 	lsl.w	r4, r1, r4
 80117f4:	1912      	adds	r2, r2, r4
 80117f6:	bf28      	it	cs
 80117f8:	185b      	addcs	r3, r3, r1
 80117fa:	ea22 0105 	bic.w	r1, r2, r5
 80117fe:	4608      	mov	r0, r1
 8011800:	4619      	mov	r1, r3
 8011802:	e7e8      	b.n	80117d6 <round+0x5a>
 8011804:	000fffff 	.word	0x000fffff

08011808 <fmaxf>:
 8011808:	b508      	push	{r3, lr}
 801180a:	ed2d 8b02 	vpush	{d8}
 801180e:	eeb0 8a40 	vmov.f32	s16, s0
 8011812:	eef0 8a60 	vmov.f32	s17, s1
 8011816:	f000 f82d 	bl	8011874 <__fpclassifyf>
 801181a:	b148      	cbz	r0, 8011830 <fmaxf+0x28>
 801181c:	eeb0 0a68 	vmov.f32	s0, s17
 8011820:	f000 f828 	bl	8011874 <__fpclassifyf>
 8011824:	b130      	cbz	r0, 8011834 <fmaxf+0x2c>
 8011826:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801182a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801182e:	dc01      	bgt.n	8011834 <fmaxf+0x2c>
 8011830:	eeb0 8a68 	vmov.f32	s16, s17
 8011834:	eeb0 0a48 	vmov.f32	s0, s16
 8011838:	ecbd 8b02 	vpop	{d8}
 801183c:	bd08      	pop	{r3, pc}

0801183e <fminf>:
 801183e:	b508      	push	{r3, lr}
 8011840:	ed2d 8b02 	vpush	{d8}
 8011844:	eeb0 8a40 	vmov.f32	s16, s0
 8011848:	eef0 8a60 	vmov.f32	s17, s1
 801184c:	f000 f812 	bl	8011874 <__fpclassifyf>
 8011850:	b148      	cbz	r0, 8011866 <fminf+0x28>
 8011852:	eeb0 0a68 	vmov.f32	s0, s17
 8011856:	f000 f80d 	bl	8011874 <__fpclassifyf>
 801185a:	b130      	cbz	r0, 801186a <fminf+0x2c>
 801185c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011864:	d401      	bmi.n	801186a <fminf+0x2c>
 8011866:	eeb0 8a68 	vmov.f32	s16, s17
 801186a:	eeb0 0a48 	vmov.f32	s0, s16
 801186e:	ecbd 8b02 	vpop	{d8}
 8011872:	bd08      	pop	{r3, pc}

08011874 <__fpclassifyf>:
 8011874:	ee10 3a10 	vmov	r3, s0
 8011878:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 801187c:	d00d      	beq.n	801189a <__fpclassifyf+0x26>
 801187e:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8011882:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8011886:	d30a      	bcc.n	801189e <__fpclassifyf+0x2a>
 8011888:	4b07      	ldr	r3, [pc, #28]	; (80118a8 <__fpclassifyf+0x34>)
 801188a:	1e42      	subs	r2, r0, #1
 801188c:	429a      	cmp	r2, r3
 801188e:	d908      	bls.n	80118a2 <__fpclassifyf+0x2e>
 8011890:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8011894:	4258      	negs	r0, r3
 8011896:	4158      	adcs	r0, r3
 8011898:	4770      	bx	lr
 801189a:	2002      	movs	r0, #2
 801189c:	4770      	bx	lr
 801189e:	2004      	movs	r0, #4
 80118a0:	4770      	bx	lr
 80118a2:	2003      	movs	r0, #3
 80118a4:	4770      	bx	lr
 80118a6:	bf00      	nop
 80118a8:	007ffffe 	.word	0x007ffffe
 80118ac:	00000000 	.word	0x00000000

080118b0 <exp>:
 80118b0:	b538      	push	{r3, r4, r5, lr}
 80118b2:	ed2d 8b02 	vpush	{d8}
 80118b6:	ec55 4b10 	vmov	r4, r5, d0
 80118ba:	f000 f899 	bl	80119f0 <__ieee754_exp>
 80118be:	4b22      	ldr	r3, [pc, #136]	; (8011948 <exp+0x98>)
 80118c0:	eeb0 8a40 	vmov.f32	s16, s0
 80118c4:	eef0 8a60 	vmov.f32	s17, s1
 80118c8:	f993 3000 	ldrsb.w	r3, [r3]
 80118cc:	3301      	adds	r3, #1
 80118ce:	d012      	beq.n	80118f6 <exp+0x46>
 80118d0:	ec45 4b10 	vmov	d0, r4, r5
 80118d4:	f000 fa8b 	bl	8011dee <finite>
 80118d8:	b168      	cbz	r0, 80118f6 <exp+0x46>
 80118da:	a313      	add	r3, pc, #76	; (adr r3, 8011928 <exp+0x78>)
 80118dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118e0:	4620      	mov	r0, r4
 80118e2:	4629      	mov	r1, r5
 80118e4:	f7ef f940 	bl	8000b68 <__aeabi_dcmpgt>
 80118e8:	b160      	cbz	r0, 8011904 <exp+0x54>
 80118ea:	f7fb fe2f 	bl	800d54c <__errno>
 80118ee:	ed9f 8b10 	vldr	d8, [pc, #64]	; 8011930 <exp+0x80>
 80118f2:	2322      	movs	r3, #34	; 0x22
 80118f4:	6003      	str	r3, [r0, #0]
 80118f6:	eeb0 0a48 	vmov.f32	s0, s16
 80118fa:	eef0 0a68 	vmov.f32	s1, s17
 80118fe:	ecbd 8b02 	vpop	{d8}
 8011902:	bd38      	pop	{r3, r4, r5, pc}
 8011904:	a30c      	add	r3, pc, #48	; (adr r3, 8011938 <exp+0x88>)
 8011906:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190a:	4620      	mov	r0, r4
 801190c:	4629      	mov	r1, r5
 801190e:	f7ef f90d 	bl	8000b2c <__aeabi_dcmplt>
 8011912:	2800      	cmp	r0, #0
 8011914:	d0ef      	beq.n	80118f6 <exp+0x46>
 8011916:	f7fb fe19 	bl	800d54c <__errno>
 801191a:	2322      	movs	r3, #34	; 0x22
 801191c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 8011940 <exp+0x90>
 8011920:	6003      	str	r3, [r0, #0]
 8011922:	e7e8      	b.n	80118f6 <exp+0x46>
 8011924:	f3af 8000 	nop.w
 8011928:	fefa39ef 	.word	0xfefa39ef
 801192c:	40862e42 	.word	0x40862e42
 8011930:	00000000 	.word	0x00000000
 8011934:	7ff00000 	.word	0x7ff00000
 8011938:	d52d3051 	.word	0xd52d3051
 801193c:	c0874910 	.word	0xc0874910
	...
 8011948:	20000200 	.word	0x20000200

0801194c <fmodf>:
 801194c:	b508      	push	{r3, lr}
 801194e:	ed2d 8b02 	vpush	{d8}
 8011952:	eef0 8a40 	vmov.f32	s17, s0
 8011956:	eeb0 8a60 	vmov.f32	s16, s1
 801195a:	f000 f9c3 	bl	8011ce4 <__ieee754_fmodf>
 801195e:	4b0f      	ldr	r3, [pc, #60]	; (801199c <fmodf+0x50>)
 8011960:	f993 3000 	ldrsb.w	r3, [r3]
 8011964:	3301      	adds	r3, #1
 8011966:	d016      	beq.n	8011996 <fmodf+0x4a>
 8011968:	eeb4 8a48 	vcmp.f32	s16, s16
 801196c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011970:	d611      	bvs.n	8011996 <fmodf+0x4a>
 8011972:	eef4 8a68 	vcmp.f32	s17, s17
 8011976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801197a:	d60c      	bvs.n	8011996 <fmodf+0x4a>
 801197c:	eddf 8a08 	vldr	s17, [pc, #32]	; 80119a0 <fmodf+0x54>
 8011980:	eeb4 8a68 	vcmp.f32	s16, s17
 8011984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011988:	d105      	bne.n	8011996 <fmodf+0x4a>
 801198a:	f7fb fddf 	bl	800d54c <__errno>
 801198e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8011992:	2321      	movs	r3, #33	; 0x21
 8011994:	6003      	str	r3, [r0, #0]
 8011996:	ecbd 8b02 	vpop	{d8}
 801199a:	bd08      	pop	{r3, pc}
 801199c:	20000200 	.word	0x20000200
 80119a0:	00000000 	.word	0x00000000

080119a4 <sqrtf>:
 80119a4:	b508      	push	{r3, lr}
 80119a6:	ed2d 8b02 	vpush	{d8}
 80119aa:	eeb0 8a40 	vmov.f32	s16, s0
 80119ae:	f000 fa1b 	bl	8011de8 <__ieee754_sqrtf>
 80119b2:	4b0d      	ldr	r3, [pc, #52]	; (80119e8 <sqrtf+0x44>)
 80119b4:	f993 3000 	ldrsb.w	r3, [r3]
 80119b8:	3301      	adds	r3, #1
 80119ba:	d011      	beq.n	80119e0 <sqrtf+0x3c>
 80119bc:	eeb4 8a48 	vcmp.f32	s16, s16
 80119c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119c4:	d60c      	bvs.n	80119e0 <sqrtf+0x3c>
 80119c6:	eddf 8a09 	vldr	s17, [pc, #36]	; 80119ec <sqrtf+0x48>
 80119ca:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80119ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80119d2:	d505      	bpl.n	80119e0 <sqrtf+0x3c>
 80119d4:	f7fb fdba 	bl	800d54c <__errno>
 80119d8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80119dc:	2321      	movs	r3, #33	; 0x21
 80119de:	6003      	str	r3, [r0, #0]
 80119e0:	ecbd 8b02 	vpop	{d8}
 80119e4:	bd08      	pop	{r3, pc}
 80119e6:	bf00      	nop
 80119e8:	20000200 	.word	0x20000200
 80119ec:	00000000 	.word	0x00000000

080119f0 <__ieee754_exp>:
 80119f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80119f4:	ec55 4b10 	vmov	r4, r5, d0
 80119f8:	49b1      	ldr	r1, [pc, #708]	; (8011cc0 <__ieee754_exp+0x2d0>)
 80119fa:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80119fe:	428b      	cmp	r3, r1
 8011a00:	ed2d 8b04 	vpush	{d8-d9}
 8011a04:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 8011a08:	d937      	bls.n	8011a7a <__ieee754_exp+0x8a>
 8011a0a:	49ae      	ldr	r1, [pc, #696]	; (8011cc4 <__ieee754_exp+0x2d4>)
 8011a0c:	428b      	cmp	r3, r1
 8011a0e:	d916      	bls.n	8011a3e <__ieee754_exp+0x4e>
 8011a10:	ee10 3a10 	vmov	r3, s0
 8011a14:	f3c5 0213 	ubfx	r2, r5, #0, #20
 8011a18:	4313      	orrs	r3, r2
 8011a1a:	d009      	beq.n	8011a30 <__ieee754_exp+0x40>
 8011a1c:	ee10 2a10 	vmov	r2, s0
 8011a20:	462b      	mov	r3, r5
 8011a22:	4620      	mov	r0, r4
 8011a24:	4629      	mov	r1, r5
 8011a26:	f7ee fc59 	bl	80002dc <__adddf3>
 8011a2a:	4604      	mov	r4, r0
 8011a2c:	460d      	mov	r5, r1
 8011a2e:	e000      	b.n	8011a32 <__ieee754_exp+0x42>
 8011a30:	bb06      	cbnz	r6, 8011a74 <__ieee754_exp+0x84>
 8011a32:	ecbd 8b04 	vpop	{d8-d9}
 8011a36:	ec45 4b10 	vmov	d0, r4, r5
 8011a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a3e:	a38a      	add	r3, pc, #552	; (adr r3, 8011c68 <__ieee754_exp+0x278>)
 8011a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a44:	ee10 0a10 	vmov	r0, s0
 8011a48:	4629      	mov	r1, r5
 8011a4a:	f7ef f88d 	bl	8000b68 <__aeabi_dcmpgt>
 8011a4e:	b138      	cbz	r0, 8011a60 <__ieee754_exp+0x70>
 8011a50:	a387      	add	r3, pc, #540	; (adr r3, 8011c70 <__ieee754_exp+0x280>)
 8011a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a56:	4610      	mov	r0, r2
 8011a58:	4619      	mov	r1, r3
 8011a5a:	f7ee fdf5 	bl	8000648 <__aeabi_dmul>
 8011a5e:	e7e4      	b.n	8011a2a <__ieee754_exp+0x3a>
 8011a60:	a385      	add	r3, pc, #532	; (adr r3, 8011c78 <__ieee754_exp+0x288>)
 8011a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a66:	4620      	mov	r0, r4
 8011a68:	4629      	mov	r1, r5
 8011a6a:	f7ef f85f 	bl	8000b2c <__aeabi_dcmplt>
 8011a6e:	2800      	cmp	r0, #0
 8011a70:	f000 8087 	beq.w	8011b82 <__ieee754_exp+0x192>
 8011a74:	2400      	movs	r4, #0
 8011a76:	2500      	movs	r5, #0
 8011a78:	e7db      	b.n	8011a32 <__ieee754_exp+0x42>
 8011a7a:	4a93      	ldr	r2, [pc, #588]	; (8011cc8 <__ieee754_exp+0x2d8>)
 8011a7c:	4293      	cmp	r3, r2
 8011a7e:	f240 80ac 	bls.w	8011bda <__ieee754_exp+0x1ea>
 8011a82:	4a92      	ldr	r2, [pc, #584]	; (8011ccc <__ieee754_exp+0x2dc>)
 8011a84:	4293      	cmp	r3, r2
 8011a86:	d87c      	bhi.n	8011b82 <__ieee754_exp+0x192>
 8011a88:	4b91      	ldr	r3, [pc, #580]	; (8011cd0 <__ieee754_exp+0x2e0>)
 8011a8a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a92:	ee10 0a10 	vmov	r0, s0
 8011a96:	4629      	mov	r1, r5
 8011a98:	f7ee fc1e 	bl	80002d8 <__aeabi_dsub>
 8011a9c:	4b8d      	ldr	r3, [pc, #564]	; (8011cd4 <__ieee754_exp+0x2e4>)
 8011a9e:	00f7      	lsls	r7, r6, #3
 8011aa0:	443b      	add	r3, r7
 8011aa2:	ed93 7b00 	vldr	d7, [r3]
 8011aa6:	f1c6 0a01 	rsb	sl, r6, #1
 8011aaa:	4680      	mov	r8, r0
 8011aac:	4689      	mov	r9, r1
 8011aae:	ebaa 0a06 	sub.w	sl, sl, r6
 8011ab2:	eeb0 8a47 	vmov.f32	s16, s14
 8011ab6:	eef0 8a67 	vmov.f32	s17, s15
 8011aba:	ec53 2b18 	vmov	r2, r3, d8
 8011abe:	4640      	mov	r0, r8
 8011ac0:	4649      	mov	r1, r9
 8011ac2:	f7ee fc09 	bl	80002d8 <__aeabi_dsub>
 8011ac6:	4604      	mov	r4, r0
 8011ac8:	460d      	mov	r5, r1
 8011aca:	4622      	mov	r2, r4
 8011acc:	462b      	mov	r3, r5
 8011ace:	4620      	mov	r0, r4
 8011ad0:	4629      	mov	r1, r5
 8011ad2:	f7ee fdb9 	bl	8000648 <__aeabi_dmul>
 8011ad6:	a36a      	add	r3, pc, #424	; (adr r3, 8011c80 <__ieee754_exp+0x290>)
 8011ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011adc:	4606      	mov	r6, r0
 8011ade:	460f      	mov	r7, r1
 8011ae0:	f7ee fdb2 	bl	8000648 <__aeabi_dmul>
 8011ae4:	a368      	add	r3, pc, #416	; (adr r3, 8011c88 <__ieee754_exp+0x298>)
 8011ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011aea:	f7ee fbf5 	bl	80002d8 <__aeabi_dsub>
 8011aee:	4632      	mov	r2, r6
 8011af0:	463b      	mov	r3, r7
 8011af2:	f7ee fda9 	bl	8000648 <__aeabi_dmul>
 8011af6:	a366      	add	r3, pc, #408	; (adr r3, 8011c90 <__ieee754_exp+0x2a0>)
 8011af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011afc:	f7ee fbee 	bl	80002dc <__adddf3>
 8011b00:	4632      	mov	r2, r6
 8011b02:	463b      	mov	r3, r7
 8011b04:	f7ee fda0 	bl	8000648 <__aeabi_dmul>
 8011b08:	a363      	add	r3, pc, #396	; (adr r3, 8011c98 <__ieee754_exp+0x2a8>)
 8011b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b0e:	f7ee fbe3 	bl	80002d8 <__aeabi_dsub>
 8011b12:	4632      	mov	r2, r6
 8011b14:	463b      	mov	r3, r7
 8011b16:	f7ee fd97 	bl	8000648 <__aeabi_dmul>
 8011b1a:	a361      	add	r3, pc, #388	; (adr r3, 8011ca0 <__ieee754_exp+0x2b0>)
 8011b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b20:	f7ee fbdc 	bl	80002dc <__adddf3>
 8011b24:	4632      	mov	r2, r6
 8011b26:	463b      	mov	r3, r7
 8011b28:	f7ee fd8e 	bl	8000648 <__aeabi_dmul>
 8011b2c:	4602      	mov	r2, r0
 8011b2e:	460b      	mov	r3, r1
 8011b30:	4620      	mov	r0, r4
 8011b32:	4629      	mov	r1, r5
 8011b34:	f7ee fbd0 	bl	80002d8 <__aeabi_dsub>
 8011b38:	4602      	mov	r2, r0
 8011b3a:	460b      	mov	r3, r1
 8011b3c:	4606      	mov	r6, r0
 8011b3e:	460f      	mov	r7, r1
 8011b40:	4620      	mov	r0, r4
 8011b42:	4629      	mov	r1, r5
 8011b44:	f7ee fd80 	bl	8000648 <__aeabi_dmul>
 8011b48:	ec41 0b19 	vmov	d9, r0, r1
 8011b4c:	f1ba 0f00 	cmp.w	sl, #0
 8011b50:	d15d      	bne.n	8011c0e <__ieee754_exp+0x21e>
 8011b52:	2200      	movs	r2, #0
 8011b54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011b58:	4630      	mov	r0, r6
 8011b5a:	4639      	mov	r1, r7
 8011b5c:	f7ee fbbc 	bl	80002d8 <__aeabi_dsub>
 8011b60:	4602      	mov	r2, r0
 8011b62:	460b      	mov	r3, r1
 8011b64:	ec51 0b19 	vmov	r0, r1, d9
 8011b68:	f7ee fe98 	bl	800089c <__aeabi_ddiv>
 8011b6c:	4622      	mov	r2, r4
 8011b6e:	462b      	mov	r3, r5
 8011b70:	f7ee fbb2 	bl	80002d8 <__aeabi_dsub>
 8011b74:	4602      	mov	r2, r0
 8011b76:	460b      	mov	r3, r1
 8011b78:	2000      	movs	r0, #0
 8011b7a:	4957      	ldr	r1, [pc, #348]	; (8011cd8 <__ieee754_exp+0x2e8>)
 8011b7c:	f7ee fbac 	bl	80002d8 <__aeabi_dsub>
 8011b80:	e753      	b.n	8011a2a <__ieee754_exp+0x3a>
 8011b82:	4856      	ldr	r0, [pc, #344]	; (8011cdc <__ieee754_exp+0x2ec>)
 8011b84:	a348      	add	r3, pc, #288	; (adr r3, 8011ca8 <__ieee754_exp+0x2b8>)
 8011b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b8a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8011b8e:	4629      	mov	r1, r5
 8011b90:	4620      	mov	r0, r4
 8011b92:	f7ee fd59 	bl	8000648 <__aeabi_dmul>
 8011b96:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011b9a:	f7ee fb9f 	bl	80002dc <__adddf3>
 8011b9e:	f7ef f803 	bl	8000ba8 <__aeabi_d2iz>
 8011ba2:	4682      	mov	sl, r0
 8011ba4:	f7ee fce6 	bl	8000574 <__aeabi_i2d>
 8011ba8:	a341      	add	r3, pc, #260	; (adr r3, 8011cb0 <__ieee754_exp+0x2c0>)
 8011baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bae:	4606      	mov	r6, r0
 8011bb0:	460f      	mov	r7, r1
 8011bb2:	f7ee fd49 	bl	8000648 <__aeabi_dmul>
 8011bb6:	4602      	mov	r2, r0
 8011bb8:	460b      	mov	r3, r1
 8011bba:	4620      	mov	r0, r4
 8011bbc:	4629      	mov	r1, r5
 8011bbe:	f7ee fb8b 	bl	80002d8 <__aeabi_dsub>
 8011bc2:	a33d      	add	r3, pc, #244	; (adr r3, 8011cb8 <__ieee754_exp+0x2c8>)
 8011bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc8:	4680      	mov	r8, r0
 8011bca:	4689      	mov	r9, r1
 8011bcc:	4630      	mov	r0, r6
 8011bce:	4639      	mov	r1, r7
 8011bd0:	f7ee fd3a 	bl	8000648 <__aeabi_dmul>
 8011bd4:	ec41 0b18 	vmov	d8, r0, r1
 8011bd8:	e76f      	b.n	8011aba <__ieee754_exp+0xca>
 8011bda:	4a41      	ldr	r2, [pc, #260]	; (8011ce0 <__ieee754_exp+0x2f0>)
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	d811      	bhi.n	8011c04 <__ieee754_exp+0x214>
 8011be0:	a323      	add	r3, pc, #140	; (adr r3, 8011c70 <__ieee754_exp+0x280>)
 8011be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011be6:	ee10 0a10 	vmov	r0, s0
 8011bea:	4629      	mov	r1, r5
 8011bec:	f7ee fb76 	bl	80002dc <__adddf3>
 8011bf0:	4b39      	ldr	r3, [pc, #228]	; (8011cd8 <__ieee754_exp+0x2e8>)
 8011bf2:	2200      	movs	r2, #0
 8011bf4:	f7ee ffb8 	bl	8000b68 <__aeabi_dcmpgt>
 8011bf8:	b138      	cbz	r0, 8011c0a <__ieee754_exp+0x21a>
 8011bfa:	4b37      	ldr	r3, [pc, #220]	; (8011cd8 <__ieee754_exp+0x2e8>)
 8011bfc:	2200      	movs	r2, #0
 8011bfe:	4620      	mov	r0, r4
 8011c00:	4629      	mov	r1, r5
 8011c02:	e710      	b.n	8011a26 <__ieee754_exp+0x36>
 8011c04:	f04f 0a00 	mov.w	sl, #0
 8011c08:	e75f      	b.n	8011aca <__ieee754_exp+0xda>
 8011c0a:	4682      	mov	sl, r0
 8011c0c:	e75d      	b.n	8011aca <__ieee754_exp+0xda>
 8011c0e:	4632      	mov	r2, r6
 8011c10:	463b      	mov	r3, r7
 8011c12:	2000      	movs	r0, #0
 8011c14:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8011c18:	f7ee fb5e 	bl	80002d8 <__aeabi_dsub>
 8011c1c:	4602      	mov	r2, r0
 8011c1e:	460b      	mov	r3, r1
 8011c20:	ec51 0b19 	vmov	r0, r1, d9
 8011c24:	f7ee fe3a 	bl	800089c <__aeabi_ddiv>
 8011c28:	4602      	mov	r2, r0
 8011c2a:	460b      	mov	r3, r1
 8011c2c:	ec51 0b18 	vmov	r0, r1, d8
 8011c30:	f7ee fb52 	bl	80002d8 <__aeabi_dsub>
 8011c34:	4642      	mov	r2, r8
 8011c36:	464b      	mov	r3, r9
 8011c38:	f7ee fb4e 	bl	80002d8 <__aeabi_dsub>
 8011c3c:	4602      	mov	r2, r0
 8011c3e:	460b      	mov	r3, r1
 8011c40:	2000      	movs	r0, #0
 8011c42:	4925      	ldr	r1, [pc, #148]	; (8011cd8 <__ieee754_exp+0x2e8>)
 8011c44:	f7ee fb48 	bl	80002d8 <__aeabi_dsub>
 8011c48:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8011c4c:	4592      	cmp	sl, r2
 8011c4e:	db02      	blt.n	8011c56 <__ieee754_exp+0x266>
 8011c50:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8011c54:	e6e9      	b.n	8011a2a <__ieee754_exp+0x3a>
 8011c56:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 8011c5a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8011c5e:	2200      	movs	r2, #0
 8011c60:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8011c64:	e6f9      	b.n	8011a5a <__ieee754_exp+0x6a>
 8011c66:	bf00      	nop
 8011c68:	fefa39ef 	.word	0xfefa39ef
 8011c6c:	40862e42 	.word	0x40862e42
 8011c70:	8800759c 	.word	0x8800759c
 8011c74:	7e37e43c 	.word	0x7e37e43c
 8011c78:	d52d3051 	.word	0xd52d3051
 8011c7c:	c0874910 	.word	0xc0874910
 8011c80:	72bea4d0 	.word	0x72bea4d0
 8011c84:	3e663769 	.word	0x3e663769
 8011c88:	c5d26bf1 	.word	0xc5d26bf1
 8011c8c:	3ebbbd41 	.word	0x3ebbbd41
 8011c90:	af25de2c 	.word	0xaf25de2c
 8011c94:	3f11566a 	.word	0x3f11566a
 8011c98:	16bebd93 	.word	0x16bebd93
 8011c9c:	3f66c16c 	.word	0x3f66c16c
 8011ca0:	5555553e 	.word	0x5555553e
 8011ca4:	3fc55555 	.word	0x3fc55555
 8011ca8:	652b82fe 	.word	0x652b82fe
 8011cac:	3ff71547 	.word	0x3ff71547
 8011cb0:	fee00000 	.word	0xfee00000
 8011cb4:	3fe62e42 	.word	0x3fe62e42
 8011cb8:	35793c76 	.word	0x35793c76
 8011cbc:	3dea39ef 	.word	0x3dea39ef
 8011cc0:	40862e41 	.word	0x40862e41
 8011cc4:	7fefffff 	.word	0x7fefffff
 8011cc8:	3fd62e42 	.word	0x3fd62e42
 8011ccc:	3ff0a2b1 	.word	0x3ff0a2b1
 8011cd0:	08013318 	.word	0x08013318
 8011cd4:	08013328 	.word	0x08013328
 8011cd8:	3ff00000 	.word	0x3ff00000
 8011cdc:	08013308 	.word	0x08013308
 8011ce0:	3e2fffff 	.word	0x3e2fffff

08011ce4 <__ieee754_fmodf>:
 8011ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011ce6:	ee10 6a90 	vmov	r6, s1
 8011cea:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8011cee:	d009      	beq.n	8011d04 <__ieee754_fmodf+0x20>
 8011cf0:	ee10 2a10 	vmov	r2, s0
 8011cf4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8011cf8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8011cfc:	da02      	bge.n	8011d04 <__ieee754_fmodf+0x20>
 8011cfe:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8011d02:	dd04      	ble.n	8011d0e <__ieee754_fmodf+0x2a>
 8011d04:	ee60 0a20 	vmul.f32	s1, s0, s1
 8011d08:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8011d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d0e:	42ab      	cmp	r3, r5
 8011d10:	dbfc      	blt.n	8011d0c <__ieee754_fmodf+0x28>
 8011d12:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 8011d16:	d106      	bne.n	8011d26 <__ieee754_fmodf+0x42>
 8011d18:	4a32      	ldr	r2, [pc, #200]	; (8011de4 <__ieee754_fmodf+0x100>)
 8011d1a:	0fe3      	lsrs	r3, r4, #31
 8011d1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011d20:	ed93 0a00 	vldr	s0, [r3]
 8011d24:	e7f2      	b.n	8011d0c <__ieee754_fmodf+0x28>
 8011d26:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8011d2a:	d13f      	bne.n	8011dac <__ieee754_fmodf+0xc8>
 8011d2c:	0219      	lsls	r1, r3, #8
 8011d2e:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8011d32:	2900      	cmp	r1, #0
 8011d34:	dc37      	bgt.n	8011da6 <__ieee754_fmodf+0xc2>
 8011d36:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8011d3a:	d13d      	bne.n	8011db8 <__ieee754_fmodf+0xd4>
 8011d3c:	022f      	lsls	r7, r5, #8
 8011d3e:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8011d42:	2f00      	cmp	r7, #0
 8011d44:	da35      	bge.n	8011db2 <__ieee754_fmodf+0xce>
 8011d46:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8011d4a:	bfbb      	ittet	lt
 8011d4c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8011d50:	1a12      	sublt	r2, r2, r0
 8011d52:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8011d56:	4093      	lsllt	r3, r2
 8011d58:	bfa8      	it	ge
 8011d5a:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8011d5e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8011d62:	bfb5      	itete	lt
 8011d64:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8011d68:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8011d6c:	1a52      	sublt	r2, r2, r1
 8011d6e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8011d72:	bfb8      	it	lt
 8011d74:	4095      	lsllt	r5, r2
 8011d76:	1a40      	subs	r0, r0, r1
 8011d78:	1b5a      	subs	r2, r3, r5
 8011d7a:	bb00      	cbnz	r0, 8011dbe <__ieee754_fmodf+0xda>
 8011d7c:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8011d80:	bf38      	it	cc
 8011d82:	4613      	movcc	r3, r2
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d0c7      	beq.n	8011d18 <__ieee754_fmodf+0x34>
 8011d88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8011d8c:	db1f      	blt.n	8011dce <__ieee754_fmodf+0xea>
 8011d8e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8011d92:	db1f      	blt.n	8011dd4 <__ieee754_fmodf+0xf0>
 8011d94:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8011d98:	317f      	adds	r1, #127	; 0x7f
 8011d9a:	4323      	orrs	r3, r4
 8011d9c:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8011da0:	ee00 3a10 	vmov	s0, r3
 8011da4:	e7b2      	b.n	8011d0c <__ieee754_fmodf+0x28>
 8011da6:	3801      	subs	r0, #1
 8011da8:	0049      	lsls	r1, r1, #1
 8011daa:	e7c2      	b.n	8011d32 <__ieee754_fmodf+0x4e>
 8011dac:	15d8      	asrs	r0, r3, #23
 8011dae:	387f      	subs	r0, #127	; 0x7f
 8011db0:	e7c1      	b.n	8011d36 <__ieee754_fmodf+0x52>
 8011db2:	3901      	subs	r1, #1
 8011db4:	007f      	lsls	r7, r7, #1
 8011db6:	e7c4      	b.n	8011d42 <__ieee754_fmodf+0x5e>
 8011db8:	15e9      	asrs	r1, r5, #23
 8011dba:	397f      	subs	r1, #127	; 0x7f
 8011dbc:	e7c3      	b.n	8011d46 <__ieee754_fmodf+0x62>
 8011dbe:	2a00      	cmp	r2, #0
 8011dc0:	da02      	bge.n	8011dc8 <__ieee754_fmodf+0xe4>
 8011dc2:	005b      	lsls	r3, r3, #1
 8011dc4:	3801      	subs	r0, #1
 8011dc6:	e7d7      	b.n	8011d78 <__ieee754_fmodf+0x94>
 8011dc8:	d0a6      	beq.n	8011d18 <__ieee754_fmodf+0x34>
 8011dca:	0053      	lsls	r3, r2, #1
 8011dcc:	e7fa      	b.n	8011dc4 <__ieee754_fmodf+0xe0>
 8011dce:	005b      	lsls	r3, r3, #1
 8011dd0:	3901      	subs	r1, #1
 8011dd2:	e7d9      	b.n	8011d88 <__ieee754_fmodf+0xa4>
 8011dd4:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8011dd8:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8011ddc:	3182      	adds	r1, #130	; 0x82
 8011dde:	410b      	asrs	r3, r1
 8011de0:	4323      	orrs	r3, r4
 8011de2:	e7dd      	b.n	8011da0 <__ieee754_fmodf+0xbc>
 8011de4:	08013338 	.word	0x08013338

08011de8 <__ieee754_sqrtf>:
 8011de8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011dec:	4770      	bx	lr

08011dee <finite>:
 8011dee:	b082      	sub	sp, #8
 8011df0:	ed8d 0b00 	vstr	d0, [sp]
 8011df4:	9801      	ldr	r0, [sp, #4]
 8011df6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8011dfa:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011dfe:	0fc0      	lsrs	r0, r0, #31
 8011e00:	b002      	add	sp, #8
 8011e02:	4770      	bx	lr

08011e04 <_init>:
 8011e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e06:	bf00      	nop
 8011e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e0a:	bc08      	pop	{r3}
 8011e0c:	469e      	mov	lr, r3
 8011e0e:	4770      	bx	lr

08011e10 <_fini>:
 8011e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e12:	bf00      	nop
 8011e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011e16:	bc08      	pop	{r3}
 8011e18:	469e      	mov	lr, r3
 8011e1a:	4770      	bx	lr
