module out_chooser(clk_o,in_t,in_d,in_p,out_c);
	input [3:0] in_t,in_d,in_p;
	input clk;
	output reg [3:0]out_c;
	reg [1:0]count,state;
	always @ (posedge clk)begin
		count <= count + 2'd1;
		if(count == 2'd3)begin
			state <= state + 2'd1;
			if(state == 2'd3)begin
				state <= 2'd0;
			end
		end
	end
	
	always @ (state)begin
	case(state)
		2'd0:out_c = in_d;
		2'd1:out_c = in_t;
		2'd2:out_c = in_p;
		default:out_c = in_d;