#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DIR */
#define DIR__0__INTTYPE CYREG_PICU0_INTTYPE5
#define DIR__0__MASK 0x20u
#define DIR__0__PC CYREG_PRT0_PC5
#define DIR__0__PORT 0u
#define DIR__0__SHIFT 5
#define DIR__AG CYREG_PRT0_AG
#define DIR__AMUX CYREG_PRT0_AMUX
#define DIR__BIE CYREG_PRT0_BIE
#define DIR__BIT_MASK CYREG_PRT0_BIT_MASK
#define DIR__BYP CYREG_PRT0_BYP
#define DIR__CTL CYREG_PRT0_CTL
#define DIR__DM0 CYREG_PRT0_DM0
#define DIR__DM1 CYREG_PRT0_DM1
#define DIR__DM2 CYREG_PRT0_DM2
#define DIR__DR CYREG_PRT0_DR
#define DIR__INP_DIS CYREG_PRT0_INP_DIS
#define DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define DIR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DIR__LCD_EN CYREG_PRT0_LCD_EN
#define DIR__MASK 0x20u
#define DIR__PORT 0u
#define DIR__PRT CYREG_PRT0_PRT
#define DIR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DIR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DIR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DIR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DIR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DIR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DIR__PS CYREG_PRT0_PS
#define DIR__SHIFT 5
#define DIR__SLW CYREG_PRT0_SLW

/* ENA */
#define ENA__0__INTTYPE CYREG_PICU0_INTTYPE6
#define ENA__0__MASK 0x40u
#define ENA__0__PC CYREG_PRT0_PC6
#define ENA__0__PORT 0u
#define ENA__0__SHIFT 6
#define ENA__AG CYREG_PRT0_AG
#define ENA__AMUX CYREG_PRT0_AMUX
#define ENA__BIE CYREG_PRT0_BIE
#define ENA__BIT_MASK CYREG_PRT0_BIT_MASK
#define ENA__BYP CYREG_PRT0_BYP
#define ENA__CTL CYREG_PRT0_CTL
#define ENA__DM0 CYREG_PRT0_DM0
#define ENA__DM1 CYREG_PRT0_DM1
#define ENA__DM2 CYREG_PRT0_DM2
#define ENA__DR CYREG_PRT0_DR
#define ENA__INP_DIS CYREG_PRT0_INP_DIS
#define ENA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ENA__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ENA__LCD_EN CYREG_PRT0_LCD_EN
#define ENA__MASK 0x40u
#define ENA__PORT 0u
#define ENA__PRT CYREG_PRT0_PRT
#define ENA__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ENA__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ENA__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ENA__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ENA__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ENA__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ENA__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ENA__PS CYREG_PRT0_PS
#define ENA__SHIFT 6
#define ENA__SLW CYREG_PRT0_SLW

/* PUL */
#define PUL__0__INTTYPE CYREG_PICU0_INTTYPE4
#define PUL__0__MASK 0x10u
#define PUL__0__PC CYREG_PRT0_PC4
#define PUL__0__PORT 0u
#define PUL__0__SHIFT 4
#define PUL__AG CYREG_PRT0_AG
#define PUL__AMUX CYREG_PRT0_AMUX
#define PUL__BIE CYREG_PRT0_BIE
#define PUL__BIT_MASK CYREG_PRT0_BIT_MASK
#define PUL__BYP CYREG_PRT0_BYP
#define PUL__CTL CYREG_PRT0_CTL
#define PUL__DM0 CYREG_PRT0_DM0
#define PUL__DM1 CYREG_PRT0_DM1
#define PUL__DM2 CYREG_PRT0_DM2
#define PUL__DR CYREG_PRT0_DR
#define PUL__INP_DIS CYREG_PRT0_INP_DIS
#define PUL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PUL__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PUL__LCD_EN CYREG_PRT0_LCD_EN
#define PUL__MASK 0x10u
#define PUL__PORT 0u
#define PUL__PRT CYREG_PRT0_PRT
#define PUL__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PUL__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PUL__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PUL__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PUL__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PUL__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PUL__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PUL__PS CYREG_PRT0_PS
#define PUL__SHIFT 4
#define PUL__SLW CYREG_PRT0_SLW

/* Beep */
#define Beep__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Beep__0__MASK 0x01u
#define Beep__0__PC CYREG_PRT0_PC0
#define Beep__0__PORT 0u
#define Beep__0__SHIFT 0
#define Beep__AG CYREG_PRT0_AG
#define Beep__AMUX CYREG_PRT0_AMUX
#define Beep__BIE CYREG_PRT0_BIE
#define Beep__BIT_MASK CYREG_PRT0_BIT_MASK
#define Beep__BYP CYREG_PRT0_BYP
#define Beep__CTL CYREG_PRT0_CTL
#define Beep__DM0 CYREG_PRT0_DM0
#define Beep__DM1 CYREG_PRT0_DM1
#define Beep__DM2 CYREG_PRT0_DM2
#define Beep__DR CYREG_PRT0_DR
#define Beep__INP_DIS CYREG_PRT0_INP_DIS
#define Beep__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Beep__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Beep__LCD_EN CYREG_PRT0_LCD_EN
#define Beep__MASK 0x01u
#define Beep__PORT 0u
#define Beep__PRT CYREG_PRT0_PRT
#define Beep__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Beep__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Beep__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Beep__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Beep__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Beep__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Beep__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Beep__PS CYREG_PRT0_PS
#define Beep__SHIFT 0
#define Beep__SLW CYREG_PRT0_SLW

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* Rx_net */
#define Rx_net__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Rx_net__0__MASK 0x08u
#define Rx_net__0__PC CYREG_PRT3_PC3
#define Rx_net__0__PORT 3u
#define Rx_net__0__SHIFT 3
#define Rx_net__AG CYREG_PRT3_AG
#define Rx_net__AMUX CYREG_PRT3_AMUX
#define Rx_net__BIE CYREG_PRT3_BIE
#define Rx_net__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx_net__BYP CYREG_PRT3_BYP
#define Rx_net__CTL CYREG_PRT3_CTL
#define Rx_net__DM0 CYREG_PRT3_DM0
#define Rx_net__DM1 CYREG_PRT3_DM1
#define Rx_net__DM2 CYREG_PRT3_DM2
#define Rx_net__DR CYREG_PRT3_DR
#define Rx_net__INP_DIS CYREG_PRT3_INP_DIS
#define Rx_net__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx_net__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx_net__LCD_EN CYREG_PRT3_LCD_EN
#define Rx_net__MASK 0x08u
#define Rx_net__PORT 3u
#define Rx_net__PRT CYREG_PRT3_PRT
#define Rx_net__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx_net__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx_net__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx_net__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx_net__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx_net__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx_net__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx_net__PS CYREG_PRT3_PS
#define Rx_net__SHIFT 3
#define Rx_net__SLW CYREG_PRT3_SLW

/* Tx_net */
#define Tx_net__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Tx_net__0__MASK 0x10u
#define Tx_net__0__PC CYREG_PRT3_PC4
#define Tx_net__0__PORT 3u
#define Tx_net__0__SHIFT 4
#define Tx_net__AG CYREG_PRT3_AG
#define Tx_net__AMUX CYREG_PRT3_AMUX
#define Tx_net__BIE CYREG_PRT3_BIE
#define Tx_net__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx_net__BYP CYREG_PRT3_BYP
#define Tx_net__CTL CYREG_PRT3_CTL
#define Tx_net__DM0 CYREG_PRT3_DM0
#define Tx_net__DM1 CYREG_PRT3_DM1
#define Tx_net__DM2 CYREG_PRT3_DM2
#define Tx_net__DR CYREG_PRT3_DR
#define Tx_net__INP_DIS CYREG_PRT3_INP_DIS
#define Tx_net__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx_net__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx_net__LCD_EN CYREG_PRT3_LCD_EN
#define Tx_net__MASK 0x10u
#define Tx_net__PORT 3u
#define Tx_net__PRT CYREG_PRT3_PRT
#define Tx_net__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx_net__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx_net__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx_net__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx_net__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx_net__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx_net__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx_net__PS CYREG_PRT3_PS
#define Tx_net__SHIFT 4
#define Tx_net__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Timer_1_TimerHW */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* UART_net_BUART */
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB05_CTL
#define UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB05_CTL
#define UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB05_MSK
#define UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB05_MSK
#define UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB05_ST
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_net_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_net_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_net_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_net_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_net_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_net_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_net_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_net_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_net_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_net_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_net_BUART_sRX_RxSts__3__POS 3
#define UART_net_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_net_BUART_sRX_RxSts__4__POS 4
#define UART_net_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_net_BUART_sRX_RxSts__5__POS 5
#define UART_net_BUART_sRX_RxSts__MASK 0x38u
#define UART_net_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_net_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_net_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_net_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_net_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_net_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_net_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_net_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_net_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_net_BUART_sTX_TxSts__0__POS 0
#define UART_net_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_net_BUART_sTX_TxSts__1__POS 1
#define UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_net_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_net_BUART_sTX_TxSts__2__POS 2
#define UART_net_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_net_BUART_sTX_TxSts__3__POS 3
#define UART_net_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_net_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB03_MSK
#define UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_net_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB03_ST

/* UART_net_IntClock */
#define UART_net_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_net_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_net_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_net_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_net_IntClock__INDEX 0x01u
#define UART_net_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_net_IntClock__PM_ACT_MSK 0x02u
#define UART_net_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_net_IntClock__PM_STBY_MSK 0x02u

/* isr_timer */
#define isr_timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_timer__INTC_MASK 0x02u
#define isr_timer__INTC_NUMBER 1u
#define isr_timer__INTC_PRIOR_NUM 7u
#define isr_timer__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_rx_net */
#define isr_rx_net__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx_net__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx_net__INTC_MASK 0x01u
#define isr_rx_net__INTC_NUMBER 0u
#define isr_rx_net__INTC_PRIOR_NUM 7u
#define isr_rx_net__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_rx_net__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx_net__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_tx_net */
#define isr_tx_net__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_tx_net__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_tx_net__INTC_MASK 0x04u
#define isr_tx_net__INTC_NUMBER 2u
#define isr_tx_net__INTC_PRIOR_NUM 7u
#define isr_tx_net__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_tx_net__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_tx_net__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "raoxianpan"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E133069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000005u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
