const e=JSON.parse(`{"key":"v-9276ec7a","path":"/en/project/plan/","title":"Our Plan","lang":"en-US","frontmatter":{"title":"Our Plan","index":false},"headers":[{"level":2,"title":"Project Plan","slug":"project-plan","link":"#project-plan","children":[{"level":3,"title":"Prof. Yugang Bao's Plan on Open-Source Chip Project","slug":"prof-yugang-bao-s-plan-on-open-source-chip-project","link":"#prof-yugang-bao-s-plan-on-open-source-chip-project","children":[]},{"level":3,"title":"Open-Source EDA Project Planning","slug":"open-source-eda-project-planning","link":"#open-source-eda-project-planning","children":[]}]}],"git":{"createdTime":1723131714000,"updatedTime":1723362163000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":2}]},"readingTime":{"minutes":0.9,"words":270},"filePathRelative":"en/project/plan/README.md","localizedDate":"August 8, 2024","excerpt":"<p>(Mainly introduces the planning of the open-source EDA project)</p>\\n<h2> <strong>Project Plan</strong></h2>\\n<h3> <strong>Prof. Yugang Bao's Plan on Open-Source Chip Project</strong></h3>\\n<ul>\\n<li>\\n<p><strong>First Step</strong>: Open-source SoC - Provide a high-quality RISC-V open-source core and open-source SoC design verified by tape-out to the community in 3-5 years</p>\\n<ul>\\n<li>RISC-V processor core IP, peripheral IP, etc.</li>\\n</ul>\\n</li>\\n<li>\\n<p><strong>Second Step</strong>: Build an open-source SoC with an open-source toolchain - Gradually build an open-source SoC chip design process based on an open-source EDA toolchain, open-source IP, and open-source process library in 5-7 years</p>\\n<ul>\\n<li>Gradually replace commercial tools and IP with open-source versions</li>\\n<li>Enable undergraduates to develop open-source chips with all open-source tools and graduate with their own chips</li>\\n</ul>\\n</li>\\n<li>\\n<p><strong>Third Step</strong>: Automatically build open-source hardware with an open-source toolchain - Develop more intelligent and automated open-source tools in 10-15 years to improve design and verification efficiency</p>\\n<ul>\\n<li>Form an open-source chip design ecosystem and lower the threshold for chip development</li>\\n</ul>\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}`);export{e as data};
