#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x130b840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x132d3d0 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1357830 .functor NOT 1, L_0x135a5b0, C4<0>, C4<0>, C4<0>;
L_0x135a430 .functor XOR 5, L_0x135a2d0, L_0x135a390, C4<00000>, C4<00000>;
L_0x135a540 .functor XOR 5, L_0x135a430, L_0x135a4a0, C4<00000>, C4<00000>;
v0x1356bb0_0 .net *"_ivl_10", 4 0, L_0x135a4a0;  1 drivers
v0x1356cb0_0 .net *"_ivl_12", 4 0, L_0x135a540;  1 drivers
v0x1356d90_0 .net *"_ivl_2", 4 0, L_0x135a210;  1 drivers
v0x1356e50_0 .net *"_ivl_4", 4 0, L_0x135a2d0;  1 drivers
v0x1356f30_0 .net *"_ivl_6", 4 0, L_0x135a390;  1 drivers
v0x1357060_0 .net *"_ivl_8", 4 0, L_0x135a430;  1 drivers
v0x1357140_0 .var "clk", 0 0;
v0x13571e0_0 .var/2u "stats1", 159 0;
v0x13572a0_0 .var/2u "strobe", 0 0;
v0x13573f0_0 .net "sum_dut", 4 0, L_0x135a170;  1 drivers
v0x13574b0_0 .net "sum_ref", 4 0, L_0x1357ba0;  1 drivers
v0x1357550_0 .net "tb_match", 0 0, L_0x135a5b0;  1 drivers
v0x13575f0_0 .net "tb_mismatch", 0 0, L_0x1357830;  1 drivers
v0x13576b0_0 .net "x", 3 0, v0x134d030_0;  1 drivers
v0x1357770_0 .net "y", 3 0, v0x134d0f0_0;  1 drivers
L_0x135a210 .concat [ 5 0 0 0], L_0x1357ba0;
L_0x135a2d0 .concat [ 5 0 0 0], L_0x1357ba0;
L_0x135a390 .concat [ 5 0 0 0], L_0x135a170;
L_0x135a4a0 .concat [ 5 0 0 0], L_0x1357ba0;
L_0x135a5b0 .cmp/eeq 5, L_0x135a210, L_0x135a540;
S_0x132eb30 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x132d3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1327a80_0 .net *"_ivl_0", 4 0, L_0x13578c0;  1 drivers
L_0x7f27c57c6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1324e70_0 .net *"_ivl_3", 0 0, L_0x7f27c57c6018;  1 drivers
v0x130b5b0_0 .net *"_ivl_4", 4 0, L_0x1357a20;  1 drivers
L_0x7f27c57c6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x132a950_0 .net *"_ivl_7", 0 0, L_0x7f27c57c6060;  1 drivers
v0x1327da0_0 .net "sum", 4 0, L_0x1357ba0;  alias, 1 drivers
v0x13251c0_0 .net "x", 3 0, v0x134d030_0;  alias, 1 drivers
v0x134cc20_0 .net "y", 3 0, v0x134d0f0_0;  alias, 1 drivers
L_0x13578c0 .concat [ 4 1 0 0], v0x134d030_0, L_0x7f27c57c6018;
L_0x1357a20 .concat [ 4 1 0 0], v0x134d0f0_0, L_0x7f27c57c6060;
L_0x1357ba0 .arith/sum 5, L_0x13578c0, L_0x1357a20;
S_0x134cd80 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x132d3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x134cf50_0 .net "clk", 0 0, v0x1357140_0;  1 drivers
v0x134d030_0 .var "x", 3 0;
v0x134d0f0_0 .var "y", 3 0;
E_0x130f740/0 .event negedge, v0x134cf50_0;
E_0x130f740/1 .event posedge, v0x134cf50_0;
E_0x130f740 .event/or E_0x130f740/0, E_0x130f740/1;
S_0x134d1d0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x132d3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
o0x7f27c58107b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1356250_0 name=_ivl_43
v0x1356350_0 .net "carry", 3 0, L_0x135a650;  1 drivers
v0x1356430_0 .net "overflow", 0 0, L_0x1359a00;  1 drivers
v0x1356520_0 .net "sum", 4 0, L_0x135a170;  alias, 1 drivers
v0x13565e0_0 .net "sum_temp", 3 0, L_0x135a060;  1 drivers
v0x1356710_0 .net "x", 3 0, v0x134d030_0;  alias, 1 drivers
v0x1356820_0 .net "y", 3 0, v0x134d0f0_0;  alias, 1 drivers
L_0x1358370 .part v0x134d030_0, 0, 1;
L_0x1358430 .part v0x134d0f0_0, 0, 1;
L_0x1358b80 .part v0x134d030_0, 1, 1;
L_0x1358c20 .part v0x134d0f0_0, 1, 1;
L_0x1358cf0 .part L_0x135a650, 0, 1;
L_0x1359420 .part v0x134d030_0, 2, 1;
L_0x1359500 .part v0x134d0f0_0, 2, 1;
L_0x13595a0 .part L_0x135a650, 1, 1;
L_0x1359d10 .part v0x134d030_0, 3, 1;
L_0x1359db0 .part v0x134d0f0_0, 3, 1;
L_0x1359fc0 .part L_0x135a650, 2, 1;
L_0x135a060 .concat8 [ 1 1 1 1], L_0x13581a0, L_0x13589b0, L_0x1359250, L_0x1359b40;
L_0x135a170 .concat [ 4 1 0 0], L_0x135a060, L_0x1359a00;
L_0x135a650 .concat [ 1 1 1 1], L_0x1358060, L_0x1358870, L_0x1359110, o0x7f27c58107b8;
S_0x134d360 .scope module, "fa0" "full_adder" 4 13, 4 22 0, S_0x134d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x134f040_0 .net "a", 0 0, L_0x1358370;  1 drivers
v0x134f130_0 .net "b", 0 0, L_0x1358430;  1 drivers
L_0x7f27c57c60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x134f240_0 .net "cin", 0 0, L_0x7f27c57c60a8;  1 drivers
v0x134f330_0 .net "cout", 0 0, L_0x1358060;  1 drivers
v0x134f3d0_0 .net "s", 0 0, L_0x1357de0;  1 drivers
v0x134f510_0 .net "s1", 0 0, L_0x1357c40;  1 drivers
v0x134f5b0_0 .net "s2", 0 0, L_0x1357e90;  1 drivers
v0x134f6a0_0 .net "sum", 0 0, L_0x13581a0;  1 drivers
S_0x134d5f0 .scope module, "a1" "and_gate" 4 36, 4 50 0, S_0x134d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1357e90 .functor AND 1, L_0x1358370, L_0x1358430, C4<1>, C4<1>;
v0x134d880_0 .net "a", 0 0, L_0x1358370;  alias, 1 drivers
v0x134d960_0 .net "b", 0 0, L_0x1358430;  alias, 1 drivers
v0x134da20_0 .net "y", 0 0, L_0x1357e90;  alias, 1 drivers
S_0x134db70 .scope module, "a2" "and_gate" 4 37, 4 50 0, S_0x134d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1358060 .functor AND 1, L_0x1357c40, L_0x7f27c57c60a8, C4<1>, C4<1>;
v0x134ddc0_0 .net "a", 0 0, L_0x1357c40;  alias, 1 drivers
v0x134dea0_0 .net "b", 0 0, L_0x7f27c57c60a8;  alias, 1 drivers
v0x134df60_0 .net "y", 0 0, L_0x1358060;  alias, 1 drivers
S_0x134e0b0 .scope module, "o1" "or_gate" 4 38, 4 59 0, S_0x134d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13581a0 .functor OR 1, L_0x1357e90, L_0x1357de0, C4<0>, C4<0>;
v0x134e330_0 .net "a", 0 0, L_0x1357e90;  alias, 1 drivers
v0x134e400_0 .net "b", 0 0, L_0x1357de0;  alias, 1 drivers
v0x134e4a0_0 .net "y", 0 0, L_0x13581a0;  alias, 1 drivers
S_0x134e5f0 .scope module, "x1" "xor_gate" 4 34, 4 41 0, S_0x134d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1357c40 .functor XOR 1, L_0x1358370, L_0x1358430, C4<0>, C4<0>;
v0x134e840_0 .net "a", 0 0, L_0x1358370;  alias, 1 drivers
v0x134e930_0 .net "b", 0 0, L_0x1358430;  alias, 1 drivers
v0x134ea00_0 .net "y", 0 0, L_0x1357c40;  alias, 1 drivers
S_0x134eb00 .scope module, "x2" "xor_gate" 4 35, 4 41 0, S_0x134d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1357de0 .functor XOR 1, L_0x1357c40, L_0x7f27c57c60a8, C4<0>, C4<0>;
v0x134eda0_0 .net "a", 0 0, L_0x1357c40;  alias, 1 drivers
v0x134eeb0_0 .net "b", 0 0, L_0x7f27c57c60a8;  alias, 1 drivers
v0x134ef70_0 .net "y", 0 0, L_0x1357de0;  alias, 1 drivers
S_0x134f760 .scope module, "fa1" "full_adder" 4 14, 4 22 0, S_0x134d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x13513e0_0 .net "a", 0 0, L_0x1358b80;  1 drivers
v0x13514d0_0 .net "b", 0 0, L_0x1358c20;  1 drivers
v0x13515e0_0 .net "cin", 0 0, L_0x1358cf0;  1 drivers
v0x13516d0_0 .net "cout", 0 0, L_0x1358870;  1 drivers
v0x1351770_0 .net "s", 0 0, L_0x13585f0;  1 drivers
v0x13518b0_0 .net "s1", 0 0, L_0x13584d0;  1 drivers
v0x1351950_0 .net "s2", 0 0, L_0x13586a0;  1 drivers
v0x1351a40_0 .net "sum", 0 0, L_0x13589b0;  1 drivers
S_0x134fa10 .scope module, "a1" "and_gate" 4 36, 4 50 0, S_0x134f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13586a0 .functor AND 1, L_0x1358b80, L_0x1358c20, C4<1>, C4<1>;
v0x134fc80_0 .net "a", 0 0, L_0x1358b80;  alias, 1 drivers
v0x134fd60_0 .net "b", 0 0, L_0x1358c20;  alias, 1 drivers
v0x134fe20_0 .net "y", 0 0, L_0x13586a0;  alias, 1 drivers
S_0x134ff40 .scope module, "a2" "and_gate" 4 37, 4 50 0, S_0x134f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1358870 .functor AND 1, L_0x13584d0, L_0x1358cf0, C4<1>, C4<1>;
v0x1350190_0 .net "a", 0 0, L_0x13584d0;  alias, 1 drivers
v0x1350270_0 .net "b", 0 0, L_0x1358cf0;  alias, 1 drivers
v0x1350330_0 .net "y", 0 0, L_0x1358870;  alias, 1 drivers
S_0x1350450 .scope module, "o1" "or_gate" 4 38, 4 59 0, S_0x134f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13589b0 .functor OR 1, L_0x13586a0, L_0x13585f0, C4<0>, C4<0>;
v0x13506d0_0 .net "a", 0 0, L_0x13586a0;  alias, 1 drivers
v0x13507a0_0 .net "b", 0 0, L_0x13585f0;  alias, 1 drivers
v0x1350840_0 .net "y", 0 0, L_0x13589b0;  alias, 1 drivers
S_0x1350990 .scope module, "x1" "xor_gate" 4 34, 4 41 0, S_0x134f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13584d0 .functor XOR 1, L_0x1358b80, L_0x1358c20, C4<0>, C4<0>;
v0x1350be0_0 .net "a", 0 0, L_0x1358b80;  alias, 1 drivers
v0x1350cd0_0 .net "b", 0 0, L_0x1358c20;  alias, 1 drivers
v0x1350da0_0 .net "y", 0 0, L_0x13584d0;  alias, 1 drivers
S_0x1350ea0 .scope module, "x2" "xor_gate" 4 35, 4 41 0, S_0x134f760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x13585f0 .functor XOR 1, L_0x13584d0, L_0x1358cf0, C4<0>, C4<0>;
v0x1351140_0 .net "a", 0 0, L_0x13584d0;  alias, 1 drivers
v0x1351250_0 .net "b", 0 0, L_0x1358cf0;  alias, 1 drivers
v0x1351310_0 .net "y", 0 0, L_0x13585f0;  alias, 1 drivers
S_0x1351b00 .scope module, "fa2" "full_adder" 4 15, 4 22 0, S_0x134d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1353790_0 .net "a", 0 0, L_0x1359420;  1 drivers
v0x1353880_0 .net "b", 0 0, L_0x1359500;  1 drivers
v0x1353990_0 .net "cin", 0 0, L_0x13595a0;  1 drivers
v0x1353a80_0 .net "cout", 0 0, L_0x1359110;  1 drivers
v0x1353b20_0 .net "s", 0 0, L_0x1358e90;  1 drivers
v0x1353c60_0 .net "s1", 0 0, L_0x1358d90;  1 drivers
v0x1353d00_0 .net "s2", 0 0, L_0x1358f40;  1 drivers
v0x1353df0_0 .net "sum", 0 0, L_0x1359250;  1 drivers
S_0x1351d90 .scope module, "a1" "and_gate" 4 36, 4 50 0, S_0x1351b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1358f40 .functor AND 1, L_0x1359420, L_0x1359500, C4<1>, C4<1>;
v0x1352000_0 .net "a", 0 0, L_0x1359420;  alias, 1 drivers
v0x13520e0_0 .net "b", 0 0, L_0x1359500;  alias, 1 drivers
v0x13521a0_0 .net "y", 0 0, L_0x1358f40;  alias, 1 drivers
S_0x13522c0 .scope module, "a2" "and_gate" 4 37, 4 50 0, S_0x1351b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359110 .functor AND 1, L_0x1358d90, L_0x13595a0, C4<1>, C4<1>;
v0x1352510_0 .net "a", 0 0, L_0x1358d90;  alias, 1 drivers
v0x13525f0_0 .net "b", 0 0, L_0x13595a0;  alias, 1 drivers
v0x13526b0_0 .net "y", 0 0, L_0x1359110;  alias, 1 drivers
S_0x1352800 .scope module, "o1" "or_gate" 4 38, 4 59 0, S_0x1351b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359250 .functor OR 1, L_0x1358f40, L_0x1358e90, C4<0>, C4<0>;
v0x1352a80_0 .net "a", 0 0, L_0x1358f40;  alias, 1 drivers
v0x1352b50_0 .net "b", 0 0, L_0x1358e90;  alias, 1 drivers
v0x1352bf0_0 .net "y", 0 0, L_0x1359250;  alias, 1 drivers
S_0x1352d40 .scope module, "x1" "xor_gate" 4 34, 4 41 0, S_0x1351b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1358d90 .functor XOR 1, L_0x1359420, L_0x1359500, C4<0>, C4<0>;
v0x1352f90_0 .net "a", 0 0, L_0x1359420;  alias, 1 drivers
v0x1353080_0 .net "b", 0 0, L_0x1359500;  alias, 1 drivers
v0x1353150_0 .net "y", 0 0, L_0x1358d90;  alias, 1 drivers
S_0x1353250 .scope module, "x2" "xor_gate" 4 35, 4 41 0, S_0x1351b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1358e90 .functor XOR 1, L_0x1358d90, L_0x13595a0, C4<0>, C4<0>;
v0x13534f0_0 .net "a", 0 0, L_0x1358d90;  alias, 1 drivers
v0x1353600_0 .net "b", 0 0, L_0x13595a0;  alias, 1 drivers
v0x13536c0_0 .net "y", 0 0, L_0x1358e90;  alias, 1 drivers
S_0x1353eb0 .scope module, "fa3" "full_adder" 4 16, 4 22 0, S_0x134d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1355b30_0 .net "a", 0 0, L_0x1359d10;  1 drivers
v0x1355c20_0 .net "b", 0 0, L_0x1359db0;  1 drivers
v0x1355d30_0 .net "cin", 0 0, L_0x1359fc0;  1 drivers
v0x1355e20_0 .net "cout", 0 0, L_0x1359a00;  alias, 1 drivers
v0x1355ec0_0 .net "s", 0 0, L_0x1359780;  1 drivers
v0x1356000_0 .net "s1", 0 0, L_0x1359640;  1 drivers
v0x13560a0_0 .net "s2", 0 0, L_0x1359830;  1 drivers
v0x1356190_0 .net "sum", 0 0, L_0x1359b40;  1 drivers
S_0x1354140 .scope module, "a1" "and_gate" 4 36, 4 50 0, S_0x1353eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359830 .functor AND 1, L_0x1359d10, L_0x1359db0, C4<1>, C4<1>;
v0x13543d0_0 .net "a", 0 0, L_0x1359d10;  alias, 1 drivers
v0x13544b0_0 .net "b", 0 0, L_0x1359db0;  alias, 1 drivers
v0x1354570_0 .net "y", 0 0, L_0x1359830;  alias, 1 drivers
S_0x1354690 .scope module, "a2" "and_gate" 4 37, 4 50 0, S_0x1353eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359a00 .functor AND 1, L_0x1359640, L_0x1359fc0, C4<1>, C4<1>;
v0x13548e0_0 .net "a", 0 0, L_0x1359640;  alias, 1 drivers
v0x13549c0_0 .net "b", 0 0, L_0x1359fc0;  alias, 1 drivers
v0x1354a80_0 .net "y", 0 0, L_0x1359a00;  alias, 1 drivers
S_0x1354ba0 .scope module, "o1" "or_gate" 4 38, 4 59 0, S_0x1353eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359b40 .functor OR 1, L_0x1359830, L_0x1359780, C4<0>, C4<0>;
v0x1354e20_0 .net "a", 0 0, L_0x1359830;  alias, 1 drivers
v0x1354ef0_0 .net "b", 0 0, L_0x1359780;  alias, 1 drivers
v0x1354f90_0 .net "y", 0 0, L_0x1359b40;  alias, 1 drivers
S_0x13550e0 .scope module, "x1" "xor_gate" 4 34, 4 41 0, S_0x1353eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359640 .functor XOR 1, L_0x1359d10, L_0x1359db0, C4<0>, C4<0>;
v0x1355330_0 .net "a", 0 0, L_0x1359d10;  alias, 1 drivers
v0x1355420_0 .net "b", 0 0, L_0x1359db0;  alias, 1 drivers
v0x13554f0_0 .net "y", 0 0, L_0x1359640;  alias, 1 drivers
S_0x13555f0 .scope module, "x2" "xor_gate" 4 35, 4 41 0, S_0x1353eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1359780 .functor XOR 1, L_0x1359640, L_0x1359fc0, C4<0>, C4<0>;
v0x1355890_0 .net "a", 0 0, L_0x1359640;  alias, 1 drivers
v0x13559a0_0 .net "b", 0 0, L_0x1359fc0;  alias, 1 drivers
v0x1355a60_0 .net "y", 0 0, L_0x1359780;  alias, 1 drivers
S_0x13569b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x132d3d0;
 .timescale -12 -12;
E_0x130f9b0 .event anyedge, v0x13572a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13572a0_0;
    %nor/r;
    %assign/vec4 v0x13572a0_0, 0;
    %wait E_0x130f9b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x134cd80;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x130f740;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x134d0f0_0, 0;
    %assign/vec4 v0x134d030_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x132d3d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1357140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13572a0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x132d3d0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1357140_0;
    %inv;
    %store/vec4 v0x1357140_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x132d3d0;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x134cf50_0, v0x13575f0_0, v0x13576b0_0, v0x1357770_0, v0x13574b0_0, v0x13573f0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x132d3d0;
T_5 ;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x132d3d0;
T_6 ;
    %wait E_0x130f740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13571e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13571e0_0, 4, 32;
    %load/vec4 v0x1357550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13571e0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13571e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13571e0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x13574b0_0;
    %load/vec4 v0x13574b0_0;
    %load/vec4 v0x13573f0_0;
    %xor;
    %load/vec4 v0x13574b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13571e0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x13571e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13571e0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/m2014_q4j/iter0/response24/top_module.sv";
