Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Wed May 15 15:40:30 2024


Cell Usage:
GTP_GRS                       1 use
GTP_LUT3                      2 uses

I/O ports: 5
GTP_INBUF                   3 uses
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 2 of 17536 (0.01%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 2
Total Registers: 0 of 26304 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 5 of 240 (2.08%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file test2_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test2                | 2       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + U2                 | 2       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                           Clock   Non-clock          
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources 
------------------------------------------------------------------------------------------------------
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : A (port)
Endpoint    : C1 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A                                                       0.000       0.000 f       A (port)         
                                   net (fanout=1)        0.000       0.000         A                
                                                                                   A_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       A_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.347         nt_A             
                                                                                   U2/N7/I0 (GTP_LUT3)
                                   td                    0.231       2.578 f       U2/N7/Z (GTP_LUT3)
                                   net (fanout=1)        0.957       3.535         nt_C1            
                                                                                   C1_obuf/I (GTP_OUTBUF)
                                   td                    2.409       5.944 f       C1_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.944         C1               
 C1                                                                        f       C1 (port)        

 Data arrival time                                                   5.944         Logic Levels: 3  
                                                                                   Logic: 3.952ns(66.487%), Route: 1.992ns(33.513%)
====================================================================================================

====================================================================================================

Startpoint  : A (port)
Endpoint    : S (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A                                                       0.000       0.000 f       A (port)         
                                   net (fanout=1)        0.000       0.000         A                
                                                                                   A_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       A_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.347         nt_A             
                                                                                   U2/N3/I0 (GTP_LUT3)
                                   td                    0.231       2.578 f       U2/N3/Z (GTP_LUT3)
                                   net (fanout=1)        0.957       3.535         nt_S             
                                                                                   S_obuf/I (GTP_OUTBUF)
                                   td                    2.409       5.944 f       S_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.944         S                
 S                                                                         f       S (port)         

 Data arrival time                                                   5.944         Logic Levels: 3  
                                                                                   Logic: 3.952ns(66.487%), Route: 1.992ns(33.513%)
====================================================================================================

====================================================================================================

Startpoint  : A (port)
Endpoint    : C1 (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A                                                       0.000       0.000 r       A (port)         
                                   net (fanout=1)        0.000       0.000         A                
                                                                                   A_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       A_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_A             
                                                                                   U2/N7/I0 (GTP_LUT3)
                                   td                    0.220       2.466 r       U2/N7/Z (GTP_LUT3)
                                   net (fanout=1)        0.957       3.423         nt_C1            
                                                                                   C1_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.692 r       C1_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.692         C1               
 C1                                                                        r       C1 (port)        

 Data arrival time                                                   5.692         Logic Levels: 3  
                                                                                   Logic: 3.700ns(65.004%), Route: 1.992ns(34.996%)
====================================================================================================

====================================================================================================

Startpoint  : A (port)
Endpoint    : S (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A                                                       0.000       0.000 r       A (port)         
                                   net (fanout=1)        0.000       0.000         A                
                                                                                   A_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       A_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.035       2.246         nt_A             
                                                                                   U2/N3/I0 (GTP_LUT3)
                                   td                    0.220       2.466 r       U2/N3/Z (GTP_LUT3)
                                   net (fanout=1)        0.957       3.423         nt_S             
                                                                                   S_obuf/I (GTP_OUTBUF)
                                   td                    2.269       5.692 r       S_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       5.692         S                
 S                                                                         r       S (port)         

 Data arrival time                                                   5.692         Logic Levels: 3  
                                                                                   Logic: 3.700ns(65.004%), Route: 1.992ns(34.996%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                      
+----------------------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/test2/compile/test2_comp.adf               
|            | D:/pdsproject/project/project1/AorB/test2/source/test2.fdc                     
| Output     | D:/pdsproject/project/project1/AorB/test2/synthesize/test2_syn.adf             
|            | D:/pdsproject/project/project1/AorB/test2/synthesize/test2_syn.vm              
|            | D:/pdsproject/project/project1/AorB/test2/synthesize/test2_controlsets.txt     
|            | D:/pdsproject/project/project1/AorB/test2/synthesize/snr.db                    
|            | D:/pdsproject/project/project1/AorB/test2/synthesize/test2.snr                 
+----------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 273 MB
Total CPU time to synthesize completion : 0h:0m:11s
Process Total CPU time to synthesize completion : 0h:0m:11s
Total real time to synthesize completion : 0h:0m:10s
