===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.8076 seconds

  ----Wall Time----  ----Name----
    3.7601 ( 10.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.0984 (  8.9%)    Parse modules
    0.6287 (  1.8%)    Verify circuit
   18.2808 ( 52.5%)  'firrtl.circuit' Pipeline
    1.3676 (  3.9%)    'firrtl.module' Pipeline
    1.2849 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0827 (  0.2%)      LowerCHIRRTLPass
    0.1228 (  0.4%)    InferWidths
    0.7966 (  2.3%)    InferResets
    0.0587 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0765 (  0.2%)    WireDFT
    0.0804 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6972 (  2.0%)    LowerFIRRTLTypes
    7.4747 ( 21.5%)    'firrtl.module' Pipeline
    0.7870 (  2.3%)      ExpandWhens
    0.0252 (  0.1%)      RemoveInvalid
    6.2179 ( 17.9%)      Canonicalizer
    0.4447 (  1.3%)      InferReadWrite
    0.5906 (  1.7%)    Inliner
    1.1671 (  3.4%)    IMConstProp
    0.0768 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0731 (  0.2%)    BlackBoxReader
    0.0731 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.7884 ( 13.8%)    'firrtl.module' Pipeline
    4.7884 ( 13.8%)      Canonicalizer
    0.4617 (  1.3%)    RemoveUnusedPorts
    0.0740 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4322 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6234 ( 10.4%)  LowerFIRRTLToHW
    0.0760 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.2344 ( 12.2%)  'hw.module' Pipeline
    0.9242 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6082 (  7.5%)    Canonicalizer
    0.7020 (  2.0%)    HWCleanup
    0.8730 (  2.5%)  'hw.module' Pipeline
    0.0882 (  0.3%)    HWLegalizeModules
    0.7848 (  2.3%)    PrettifyVerilog
    3.8190 ( 11.0%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   34.8076 (100.0%)  Total

{
  totalTime: 34.829,
  maxMemory: 697802752
}
