{
  "Top": "fmm_reduce_kernel",
  "RtlTop": "fmm_reduce_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "fmm_reduce_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-3",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_dram": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "A_dram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "A_dram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "t_capacity": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "t_capacity",
          "usage": "data",
          "direction": "in"
        }]
    },
    "k1": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "k1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "k2": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "k2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "verbose": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "verbose",
          "usage": "data",
          "direction": "in"
        }]
    },
    "debug_dram": {
      "index": "7",
      "direction": "out",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "debug_dram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "debug_dram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "debug_capacity": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "debug_capacity",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fmm_reduce_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fmm_reduce_kernel",
    "Version": "1.0",
    "DisplayName": "Fmm_reduce_kernel",
    "Revision": "2114250095",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fmm_reduce_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fmm_hls_greedy_potential.cpp"],
    "TestBench": ["..\/..\/tb_fmm_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fmm_reduce_kernel_Block_entry_proc.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_Block_entry_proc_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_control_r_s_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_control_s_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_entry_proc.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_gmem2_m_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_gmem_m_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_load_matrix_from_dram_safe.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_32ns_34ns_64_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_32s_31ns_62_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_32s_32s_64_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_store_matrix_to_dram_safe.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.vhd",
      "impl\/vhdl\/fmm_reduce_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fmm_reduce_kernel_Block_entry_proc.v",
      "impl\/verilog\/fmm_reduce_kernel_Block_entry_proc_1.v",
      "impl\/verilog\/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fmm_reduce_kernel_control_r_s_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_control_s_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_entry_proc.v",
      "impl\/verilog\/fmm_reduce_kernel_fifo_w1_d2_S.v",
      "impl\/verilog\/fmm_reduce_kernel_fifo_w32_d2_S.v",
      "impl\/verilog\/fmm_reduce_kernel_fifo_w32_d3_S.v",
      "impl\/verilog\/fmm_reduce_kernel_fifo_w64_d3_S.v",
      "impl\/verilog\/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fmm_reduce_kernel_gmem2_m_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_gmem_m_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16.v",
      "impl\/verilog\/fmm_reduce_kernel_load_matrix_from_dram_safe.v",
      "impl\/verilog\/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.v",
      "impl\/verilog\/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_32ns_34ns_64_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_32s_31ns_62_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_32s_32s_64_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v",
      "impl\/verilog\/fmm_reduce_kernel_store_matrix_to_dram_safe.v",
      "impl\/verilog\/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2.v",
      "impl\/verilog\/fmm_reduce_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/data\/fmm_reduce_kernel.mdd",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/data\/fmm_reduce_kernel.tcl",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/data\/fmm_reduce_kernel.yaml",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel.c",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel.h",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel_hw.h",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel_linux.c",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fmm_reduce_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "t_capacity",
          "access": "W",
          "description": "Data signal of t_capacity",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "t_capacity",
              "access": "W",
              "description": "Bit 31 to 0 of t_capacity"
            }]
        },
        {
          "offset": "0x28",
          "name": "k1",
          "access": "W",
          "description": "Data signal of k1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k1",
              "access": "W",
              "description": "Bit 31 to 0 of k1"
            }]
        },
        {
          "offset": "0x30",
          "name": "k2",
          "access": "W",
          "description": "Data signal of k2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k2",
              "access": "W",
              "description": "Bit 31 to 0 of k2"
            }]
        },
        {
          "offset": "0x38",
          "name": "verbose",
          "access": "W",
          "description": "Data signal of verbose",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "verbose",
              "access": "W",
              "description": "Bit 31 to 0 of verbose"
            }]
        },
        {
          "offset": "0x40",
          "name": "debug_capacity",
          "access": "W",
          "description": "Data signal of debug_capacity",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_capacity",
              "access": "W",
              "description": "Bit 31 to 0 of debug_capacity"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "t_capacity"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "k1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "k2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "verbose"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "debug_capacity"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "A_dram_1",
          "access": "W",
          "description": "Data signal of A_dram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_dram",
              "access": "W",
              "description": "Bit 31 to 0 of A_dram"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_dram_2",
          "access": "W",
          "description": "Data signal of A_dram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_dram",
              "access": "W",
              "description": "Bit 63 to 32 of A_dram"
            }]
        },
        {
          "offset": "0x1c",
          "name": "debug_dram_1",
          "access": "W",
          "description": "Data signal of debug_dram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_dram",
              "access": "W",
              "description": "Bit 31 to 0 of debug_dram"
            }]
        },
        {
          "offset": "0x20",
          "name": "debug_dram_2",
          "access": "W",
          "description": "Data signal of debug_dram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "debug_dram",
              "access": "W",
              "description": "Bit 63 to 32 of debug_dram"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_dram"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "debug_dram"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_dram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_dram"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "debug_dram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "debug_dram"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fmm_reduce_kernel",
      "BindInstances": "A_dram_c_U t_capacity_c_U k1_c_U k2_c_U debug_dram_c_U rows_c_U cols_c_U debug_capacity_c_U spec_select_loc_channel_U p_loc_channel_U control_s_axi_U control_r_s_axi_U gmem_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_entry_proc_1",
          "InstanceName": "Block_entry_proc_1_U0",
          "BindInstances": "mul_32s_32s_64_1_1_U11 icmp_ln307_fu_128_p2 icmp_ln307_1_fu_133_p2 and_ln307_fu_138_p2 xor_ln308_fu_110_p2 icmp_ln308_fu_116_p2 and_ln308_fu_122_p2"
        },
        {
          "ModuleName": "Block_entry_proc",
          "InstanceName": "Block_entry_proc_U0",
          "BindInstances": "and_ln309_fu_231_p2 icmp_ln310_fu_237_p2 select_ln311_fu_243_p3 M_e_U",
          "Instances": [
            {
              "ModuleName": "load_matrix_from_dram_safe",
              "InstanceName": "grp_load_matrix_from_dram_safe_fu_174",
              "BindInstances": "empty_41_fu_115_p2 smax_fu_121_p3 empty_42_fu_129_p2 smax2_fu_135_p3 mul_31ns_31ns_62_1_1_U28",
              "Instances": [
                {
                  "ModuleName": "load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2",
                  "InstanceName": "grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2_fu_72",
                  "BindInstances": "icmp_ln50_fu_84_p2 add_ln50_1_fu_90_p2 add_ln50_fu_102_p2 icmp_ln52_fu_108_p2 select_ln50_fu_114_p3 select_ln50_1_fu_122_p3 add_ln52_fu_166_p2"
                },
                {
                  "ModuleName": "load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4",
                  "InstanceName": "grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4_fu_78",
                  "BindInstances": "icmp_ln60_fu_189_p2 icmp_ln59_fu_194_p2 add_ln59_1_fu_199_p2 add_ln59_fu_208_p2 select_ln59_fu_214_p3 select_ln59_1_fu_222_p3 add_ln66_1_fu_254_p2 mul_32s_31ns_62_1_1_U20 add_ln66_fu_293_p2 add_ln62_fu_305_p2 icmp_ln63_fu_320_p2 add_ln64_fu_334_p2 add_ln60_fu_268_p2"
                }
              ]
            },
            {
              "ModuleName": "greedy_potential_reduce_with_debug",
              "InstanceName": "grp_greedy_potential_reduce_with_debug_fu_198",
              "BindInstances": "icmp_ln245_fu_1105_p2 mul_32ns_34ns_64_1_1_U128 rec_capacity_fu_1125_p3 icmp_ln249_fu_1132_p2 add_ln252_fu_1177_p2 add_ln253_fu_1251_p2 add_ln254_fu_1284_p2 total_cols_fu_1203_p2 total_rows_fu_1213_p2 empty_43_fu_1223_p2 smax_fu_1229_p3 empty_44_fu_1237_p2 smax1_fu_1243_p3 mul_31ns_31ns_62_1_1_U127 add_ln255_fu_1309_p2 cmp2_i140_i_i_fu_1342_p2 empty_45_fu_1351_p2 smax3_fu_1356_p3 R_fu_1377_p2 icmp_ln225_fu_1390_p2 add_ln225_fu_1395_p2 add_ln118_fu_1429_p2 icmp_ln225_1_fu_1518_p2 icmp_ln229_fu_1550_p2 icmp_ln209_fu_1570_p2 mul_32s_32s_32_1_1_U129 icmp_ln130_1_fu_1580_p2 new_col_fu_1585_p2 new_row_1_fu_1590_p2 add_ln133_1_fu_1599_p2 add_ln120_fu_1633_p2 add_ln134_1_fu_1639_p2 add_ln136_1_fu_1668_p2 add_ln148_1_fu_1675_p2 R_1_fu_1688_p2 add_ln192_2_fu_1697_p2 icmp_ln193_fu_1707_p2 add_ln193_fu_1712_p2 add_ln118_1_fu_1746_p2 mul_64ns_31ns_95_3_1_U130 add_ln192_fu_1756_p2 icmp_ln153_fu_1762_p2 t_old_fu_1768_p2 rowt_fu_1785_p2 colt_fu_1790_p2 add_ln177_fu_1823_p2 r_fu_1836_p2 icmp_ln164_fu_1841_p2 xor_ln172_fu_1866_p2 icmp_ln172_fu_1872_p2 and_ln172_fu_1877_p2 empty_47_fu_1883_p2 empty_48_fu_1889_p2 empty_49_fu_1895_p2 add_ln173_2_fu_1923_p2 add_ln173_fu_1933_p2 add_ln174_2_fu_1967_p2 add_ln174_fu_1982_p2 mul_32s_32s_32_1_1_U129 score_1_fu_1991_p2 icmp_ln231_fu_1995_p2 r1_2_fu_2001_p3 r2_2_fu_2013_p3 sign_2_fu_2022_p3 best_score_2_fu_2031_p3 icmp_ln233_fu_2049_p2 icmp_ln209_1_fu_2069_p2 mul_32s_32s_32_1_1_U129 icmp_ln130_2_fu_2079_p2 new_col_2_fu_2084_p2 new_row_2_fu_2089_p2 add_ln133_2_fu_2098_p2 add_ln120_5_fu_2132_p2 add_ln134_2_fu_2138_p2 add_ln136_2_fu_2167_p2 add_ln148_2_fu_2174_p2 R_2_fu_2187_p2 add_ln192_3_fu_2196_p2 icmp_ln193_1_fu_2206_p2 add_ln193_2_fu_2211_p2 add_ln118_2_fu_2245_p2 mul_64ns_31ns_95_3_1_U130 add_ln192_1_fu_2255_p2 icmp_ln153_1_fu_2261_p2 t_old_1_fu_2267_p2 rowt_1_fu_2284_p2 colt_1_fu_2289_p2 add_ln177_1_fu_2322_p2 r_4_fu_2332_p2 icmp_ln164_1_fu_2341_p2 xor_ln172_1_fu_2365_p2 icmp_ln172_1_fu_2371_p2 and_ln172_1_fu_2376_p2 empty_51_fu_2382_p2 empty_52_fu_2388_p2 empty_53_fu_2394_p2 add_ln173_3_fu_2422_p2 add_ln173_1_fu_2432_p2 add_ln174_3_fu_2466_p2 add_ln174_1_fu_2481_p2 mul_32s_32s_32_1_1_U129 score_3_fu_2490_p2 icmp_ln235_fu_2495_p2 r1_4_fu_2501_p3 r2_4_fu_2513_p3 sign_4_fu_2522_p3 best_score_4_fu_2531_p3 add_ln225_1_fu_2540_p2 add_ln224_fu_1528_p2 icmp_ln263_fu_1449_p2 icmp_ln130_fu_1459_p2 new_col_3_fu_1464_p2 new_row_fu_2546_p2 add_ln133_3_fu_1493_p2 add_ln133_fu_1507_p2 icmp_ln134_fu_2550_p2 select_ln134_fu_2556_p3 add_ln134_3_fu_2589_p2 add_ln134_fu_2599_p2 cmp34_i_i_fu_2609_p2 add_ln136_fu_2634_p2 add_ln148_fu_2641_p2 icmp_ln266_fu_2656_p2 base_fu_2667_p2 add_ln268_fu_2685_p2 add_ln269_fu_2767_p2 add_ln269_1_fu_2784_p2 add_ln270_fu_2809_p2 add_ln270_1_fu_2826_p2 add_ln271_fu_2851_p2 add_ln271_1_fu_2868_p2 total_cols_1_fu_2710_p2 total_rows_1_fu_2719_p2 empty_55_fu_2728_p2 smax21_fu_2734_p3 empty_56_fu_2742_p2 smax22_fu_2748_p3 mul_31ns_31ns_62_1_1_U127 add_ln272_fu_2901_p2 add_ln272_1_fu_2918_p2 rec_idx_2_fu_2756_p2 add_ln275_fu_2947_p2 icmp_ln275_fu_2976_p2 add_ln260_fu_2982_p2",
              "Instances": [
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895",
                  "BindInstances": "icmp_ln93_fu_133_p2 icmp_ln107_fu_252_p2 add_ln107_fu_258_p2 select_ln107_fu_264_p3 s_12_fu_276_p2 icmp_ln104_fu_138_p2 add_ln104_2_fu_143_p2 add_ln104_fu_210_p2 select_ln104_fu_149_p3 select_ln104_1_fu_283_p3 select_ln104_2_fu_216_p3 select_ln104_3_fu_290_p3 add_ln95_3_fu_181_p2 add_ln95_2_fu_227_p2 icmp_ln95_fu_297_p2 add_ln95_fu_303_p2 cnt_4_fu_309_p3 add_ln93_fu_191_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904",
                  "BindInstances": "icmp_ln116_fu_135_p2 add_ln116_fu_141_p2 add_ln118_fu_151_p2 icmp_ln119_fu_201_p2 icmp_ln121_fu_207_p2 icmp_ln122_fu_212_p2 p_7_fu_217_p2 sub_ln123_fu_226_p2 icmp_ln123_fu_236_p2 add_ln123_fu_242_p2 n_8_fu_248_p3 or_ln121_fu_256_p2 xor_ln122_fu_262_p2 or_ln122_fu_268_p2 p_3_fu_274_p3 or_ln122_1_fu_282_p2 n_2_fu_288_p3"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915",
                  "BindInstances": "icmp_ln116_fu_113_p2 add_ln116_fu_119_p2 add_ln118_fu_129_p2 icmp_ln119_fu_177_p2 icmp_ln121_fu_183_p2 icmp_ln122_fu_189_p2 and_ln121_fu_195_p2 add_ln122_fu_201_p2 select_ln121_fu_207_p3 p_4_fu_215_p3"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925",
                  "BindInstances": "icmp_ln136_fu_106_p2 add_ln136_fu_112_p2 add_ln138_fu_122_p2 add_ln140_fu_133_p2 add_ln145_fu_139_p2 icmp_ln139_fu_158_p2 icmp_ln141_fu_164_p2 icmp_ln142_fu_170_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935",
                  "BindInstances": "icmp_ln116_fu_196_p2 icmp_ln197_fu_328_p2 s_7_fu_346_p3 icmp_ln198_fu_364_p2 s_9_fu_382_p3 icmp_ln193_fu_201_p2 add_ln193_fu_206_p2 add_ln193_1_fu_215_p2 select_ln194_fu_221_p3 select_ln194_1_fu_391_p3 select_ln194_2_fu_398_p3 select_ln193_fu_229_p3 select_ln193_1_fu_405_p3 add_ln118_fu_290_p2 icmp_ln119_fu_412_p2 icmp_ln121_fu_418_p2 icmp_ln122_fu_424_p2 p_5_fu_430_p2 sub_ln123_fu_440_p2 icmp_ln123_fu_450_p2 add_ln123_fu_456_p2 n_4_fu_462_p3 or_ln121_fu_470_p2 or_ln122_fu_476_p2 n_5_fu_482_p3 xor_ln122_fu_490_p2 or_ln122_2_fu_496_p2 p_6_fu_502_p3 add_ln116_fu_249_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948",
                  "BindInstances": "icmp_ln158_fu_102_p2 add_ln158_fu_108_p2 add_ln160_2_fu_138_p2 add_ln160_fu_148_p2 icmp_ln161_fu_159_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957",
                  "BindInstances": "add_ln166_2_fu_153_p2 add_ln166_fu_163_p2 icmp_ln167_fu_196_p2 move_type_4_fu_202_p3 row2_4_fu_211_p3 add_ln164_fu_178_p2 icmp_ln164_fu_184_p2 or_cond284_i_fu_219_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968",
                  "BindInstances": "cmp80_i_i431_i_i_fu_105_p2 icmp_ln175_fu_123_p2 add_ln175_fu_129_p2 add_ln177_fu_139_p2 add_ln180_fu_161_p2 add_ln182_fu_170_p2 icmp_ln178_fu_155_p2 v2_fu_179_p2 v2_2_fu_184_p3"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979",
                  "BindInstances": "icmp_ln116_fu_115_p2 add_ln116_fu_121_p2 add_ln118_fu_131_p2 icmp_ln119_fu_178_p2 icmp_ln121_fu_184_p2 icmp_ln122_fu_189_p2 sub_ln123_fu_197_p2 icmp_ln123_fu_207_p2 add_ln123_fu_213_p2 n_6_fu_219_p3 or_ln121_fu_227_p2 or_ln121_1_fu_233_p2 n_7_fu_239_p3"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989",
                  "BindInstances": "icmp_ln136_fu_113_p2 add_ln136_fu_119_p2 add_ln138_fu_129_p2 add_ln140_fu_145_p2 add_ln145_fu_154_p2 grp_fu_95_p2 grp_fu_95_p2 sub_ln142_fu_167_p2 icmp_ln142_fu_176_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999",
                  "BindInstances": "icmp_ln116_fu_196_p2 icmp_ln197_fu_328_p2 s_3_fu_346_p3 icmp_ln198_fu_364_p2 s_5_fu_382_p3 icmp_ln193_fu_201_p2 add_ln193_fu_206_p2 add_ln193_1_fu_215_p2 select_ln194_fu_221_p3 select_ln194_1_fu_391_p3 select_ln194_2_fu_398_p3 select_ln193_fu_229_p3 select_ln193_1_fu_405_p3 add_ln118_fu_290_p2 icmp_ln119_fu_412_p2 icmp_ln121_fu_418_p2 icmp_ln122_fu_424_p2 p_2_fu_430_p2 sub_ln123_fu_440_p2 icmp_ln123_fu_450_p2 add_ln123_fu_456_p2 n_2_fu_462_p3 or_ln121_fu_470_p2 or_ln122_fu_476_p2 n_3_fu_482_p3 xor_ln122_fu_490_p2 or_ln122_1_fu_496_p2 p_3_fu_502_p3 add_ln116_fu_249_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012",
                  "BindInstances": "icmp_ln158_fu_102_p2 add_ln158_fu_108_p2 add_ln160_fu_138_p2 add_ln160_1_fu_148_p2 icmp_ln161_fu_159_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021",
                  "BindInstances": "add_ln166_fu_153_p2 add_ln166_1_fu_163_p2 icmp_ln167_fu_196_p2 move_type_4_out row2_4_out add_ln164_fu_178_p2 icmp_ln164_fu_184_p2 or_cond285_i_fu_219_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032",
                  "BindInstances": "cmp80_i_i_i_i_fu_105_p2 icmp_ln175_fu_123_p2 add_ln175_fu_129_p2 add_ln177_fu_139_p2 add_ln180_fu_161_p2 add_ln182_fu_170_p2 icmp_ln178_fu_155_p2 v2_fu_179_p2 v2_1_fu_184_p3"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043",
                  "BindInstances": "icmp_ln136_fu_131_p2 add_ln136_fu_137_p2 add_ln138_fu_147_p2 add_ln140_fu_163_p2 add_ln145_fu_172_p2 grp_fu_113_p2 grp_fu_113_p2 icmp_ln142_fu_181_p2 and_ln142_fu_186_p2 or_ln142_fu_191_p2 sub_ln142_fu_200_p2 icmp_ln142_1_fu_209_p2"
                },
                {
                  "ModuleName": "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111",
                  "InstanceName": "grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055",
                  "BindInstances": "icmp_ln93_fu_133_p2 icmp_ln107_fu_252_p2 add_ln107_fu_258_p2 select_ln107_fu_264_p3 s_10_fu_276_p2 icmp_ln104_fu_138_p2 add_ln104_fu_143_p2 add_ln104_1_fu_210_p2 select_ln104_fu_149_p3 select_ln104_1_fu_283_p3 select_ln104_2_fu_216_p3 select_ln104_3_fu_290_p3 add_ln95_fu_181_p2 add_ln95_2_fu_227_p2 icmp_ln95_fu_297_p2 add_ln95_1_fu_303_p2 cnt_2_fu_309_p3 add_ln93_fu_191_p2"
                }
              ]
            },
            {
              "ModuleName": "store_matrix_to_dram_safe",
              "InstanceName": "grp_store_matrix_to_dram_safe_fu_218",
              "BindInstances": "empty_fu_73_p2 smax_fu_79_p3 empty_39_fu_87_p2 smax1_fu_93_p3 mul_31ns_31ns_62_1_1_U151",
              "Instances": [{
                  "ModuleName": "store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2",
                  "InstanceName": "grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2_fu_40",
                  "BindInstances": "icmp_ln78_fu_190_p2 icmp_ln77_fu_195_p2 add_ln77_1_fu_200_p2 add_ln77_fu_209_p2 select_ln77_fu_215_p3 select_ln77_1_fu_223_p3 add_ln82_2_fu_255_p2 mul_32s_31ns_62_1_1_U144 add_ln82_1_fu_294_p2 add_ln80_fu_305_p2 icmp_ln81_fu_320_p2 add_ln82_fu_334_p2 add_ln78_fu_269_p2"
                }]
            }
          ]
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry_proc_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_matrix_from_dram_safe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_with_debug": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_matrix_to_dram_safe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fmm_reduce_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.226"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_proc_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.210"
        },
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "259",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2": {
        "Latency": {
          "LatencyBest": "102402",
          "LatencyAvg": "102402",
          "LatencyWorst": "102402",
          "PipelineII": "102401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.218"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_50_1_VITIS_LOOP_52_2",
            "TripCount": "102400",
            "Latency": "102400",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "204",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_59_3_VITIS_LOOP_60_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_3_VITIS_LOOP_60_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1118",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "763",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_matrix_from_dram_safe": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "1304",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1204",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.590"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_1_VITIS_LOOP_93_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "210",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "776",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.903"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_116_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "150",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "570",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.430"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_116_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "404",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.750"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "158",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "382",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.532"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_193_2_VITIS_LOOP_116_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "334",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1331",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.240"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_158_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "129",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "231",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.240"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_164_2",
            "TripCount": "0",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "168",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.750"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_175_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "154",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "368",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.845"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_116_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "118",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "486",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.285"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "191",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "375",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.532"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_193_2_VITIS_LOOP_116_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "334",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1331",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.240"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_158_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "129",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "231",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.240"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_164_2",
            "TripCount": "0",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "168",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "313",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.750"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_175_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "154",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "368",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.285"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "194",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "420",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.590"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_1_VITIS_LOOP_93_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "210",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "776",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_with_debug": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.532"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_260_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_224_1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_225_2",
                    "TripCount": "0",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [
                      {
                        "Name": "VITIS_LOOP_192_1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": ""
                      },
                      {
                        "Name": "VITIS_LOOP_192_1",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": ""
                      }
                    ]
                  }]
              }]
          }],
        "Area": {
          "DSP": "19",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "8",
          "FF": "7462",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "15625",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "29",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_77_1_VITIS_LOOP_78_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_77_1_VITIS_LOOP_78_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "567",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "692",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "store_matrix_to_dram_safe": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "696",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "877",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.532"
        },
        "Area": {
          "BRAM_18K": "256",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "91",
          "DSP": "35",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "15",
          "FF": "9933",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "18260",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fmm_reduce_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "9.532"
        },
        "Area": {
          "BRAM_18K": "258",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "92",
          "DSP": "39",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "17",
          "FF": "12850",
          "AVAIL_FF": "106400",
          "UTIL_FF": "12",
          "LUT": "21502",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "40",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-07 15:35:10 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
