

================================================================
== Vitis HLS Report for 'fir_n11_strm_Pipeline_XFER_LOOP'
================================================================
* Date:           Sat Sep 30 01:45:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        axi_stream_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- XFER_LOOP  |        ?|        ?|        12|         11|          1|     ?|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 11, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n32XferCnt = alloca i32 1"   --->   Operation 15 'alloca' 'n32XferCnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_9, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmOutput_V_dest_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_user_V, i4 %pstrmOutput_V_strb_V, i4 %pstrmOutput_V_keep_V, i32 %pstrmOutput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmInput_V_dest_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_user_V, i4 %pstrmInput_V_strb_V, i4 %pstrmInput_V_keep_V, i32 %pstrmInput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln20_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln20"   --->   Operation 20 'read' 'zext_ln20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %n32XferCnt"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %SHIFT_ACC_LOOP"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%n32XferCnt_load = load i31 %n32XferCnt"   --->   Operation 23 'load' 'n32XferCnt_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%an32Coef_addr_10 = getelementptr i32 %an32Coef, i64 0, i64 10" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 24 'getelementptr' 'an32Coef_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%icmp_ln22 = icmp_ult  i31 %n32XferCnt_load, i31 %zext_ln20_read" [hls_FIRN11Stream/FIR.cpp:22]   --->   Operation 25 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub, void %SHIFT_ACC_LOOP.split" [hls_FIRN11Stream/FIR.cpp:22]   --->   Operation 26 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr_10" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 27 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%an32Coef_addr_9 = getelementptr i32 %an32Coef, i64 0, i64 9" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 28 'getelementptr' 'an32Coef_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%an32ShiftReg_9_load = load i32 %an32ShiftReg_9" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 29 'load' 'an32ShiftReg_9_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.67ns)   --->   "%an32Coef_load = load i4 %an32Coef_addr_10" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 30 'load' 'an32Coef_load' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 31 [1/1] (3.42ns)   --->   "%mul_ln35 = mul i32 %an32Coef_load, i32 %an32ShiftReg_9_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 31 'mul' 'mul_ln35' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [2/2] (0.67ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_9" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 32 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 5.11>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%an32Coef_addr_8 = getelementptr i32 %an32Coef, i64 0, i64 8" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 33 'getelementptr' 'an32Coef_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%an32ShiftReg_8_load = load i32 %an32ShiftReg_8" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 34 'load' 'an32ShiftReg_8_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 35 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (0.67ns)   --->   "%an32Coef_load_1 = load i4 %an32Coef_addr_9" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 36 'load' 'an32Coef_load_1' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 37 [1/1] (3.42ns)   --->   "%mul_ln35_1 = mul i32 %an32Coef_load_1, i32 %an32ShiftReg_8_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 37 'mul' 'mul_ln35_1' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (0.67ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_8" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 38 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln35 = add i32 %mul_ln35_1, i32 %mul_ln35" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 39 'add' 'add_ln35' <Predicate = (icmp_ln22)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%an32Coef_addr_7 = getelementptr i32 %an32Coef, i64 0, i64 7" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 40 'getelementptr' 'an32Coef_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%an32ShiftReg_7_load = load i32 %an32ShiftReg_7" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 41 'load' 'an32ShiftReg_7_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 42 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.67ns)   --->   "%an32Coef_load_2 = load i4 %an32Coef_addr_8" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 43 'load' 'an32Coef_load_2' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 44 [1/1] (3.42ns)   --->   "%mul_ln35_2 = mul i32 %an32Coef_load_2, i32 %an32ShiftReg_7_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 44 'mul' 'mul_ln35_2' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (0.67ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_7" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 45 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%an32Coef_addr_6 = getelementptr i32 %an32Coef, i64 0, i64 6" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 46 'getelementptr' 'an32Coef_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%an32ShiftReg_6_load = load i32 %an32ShiftReg_6" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 47 'load' 'an32ShiftReg_6_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 48 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 49 [1/2] (0.67ns)   --->   "%an32Coef_load_3 = load i4 %an32Coef_addr_7" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 49 'load' 'an32Coef_load_3' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 50 [1/1] (3.42ns)   --->   "%mul_ln35_3 = mul i32 %an32Coef_load_3, i32 %an32ShiftReg_6_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 50 'mul' 'mul_ln35_3' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (0.67ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_6" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 51 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 4.82>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%an32Coef_addr_5 = getelementptr i32 %an32Coef, i64 0, i64 5" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 52 'getelementptr' 'an32Coef_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%an32ShiftReg_5_load = load i32 %an32ShiftReg_5" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 53 'load' 'an32ShiftReg_5_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 54 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.67ns)   --->   "%an32Coef_load_4 = load i4 %an32Coef_addr_6" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 55 'load' 'an32Coef_load_4' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 56 [1/1] (3.42ns)   --->   "%mul_ln35_4 = mul i32 %an32Coef_load_4, i32 %an32ShiftReg_5_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 56 'mul' 'mul_ln35_4' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [2/2] (0.67ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 57 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %mul_ln35_3, i32 %mul_ln35_4" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 58 'add' 'add_ln35_1' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, i32 %mul_ln35_2" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 59 'add' 'add_ln35_2' <Predicate = (icmp_ln22)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.09>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%an32Coef_addr_4 = getelementptr i32 %an32Coef, i64 0, i64 4" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 60 'getelementptr' 'an32Coef_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%an32ShiftReg_4_load = load i32 %an32ShiftReg_4" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 61 'load' 'an32ShiftReg_4_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 62 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 63 [1/2] (0.67ns)   --->   "%an32Coef_load_5 = load i4 %an32Coef_addr_5" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 63 'load' 'an32Coef_load_5' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 64 [1/1] (3.42ns)   --->   "%mul_ln35_5 = mul i32 %an32Coef_load_5, i32 %an32ShiftReg_4_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 64 'mul' 'mul_ln35_5' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/2] (0.67ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_4" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 65 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 4.09>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%an32Coef_addr_3 = getelementptr i32 %an32Coef, i64 0, i64 3" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 66 'getelementptr' 'an32Coef_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%an32ShiftReg_3_load = load i32 %an32ShiftReg_3" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 67 'load' 'an32ShiftReg_3_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 68 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 69 [1/2] (0.67ns)   --->   "%an32Coef_load_6 = load i4 %an32Coef_addr_4" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 69 'load' 'an32Coef_load_6' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 70 [1/1] (3.42ns)   --->   "%mul_ln35_6 = mul i32 %an32Coef_load_6, i32 %an32ShiftReg_3_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 70 'mul' 'mul_ln35_6' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [2/2] (0.67ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_3" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 71 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 5.11>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%an32Coef_addr_2 = getelementptr i32 %an32Coef, i64 0, i64 2" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 72 'getelementptr' 'an32Coef_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%an32ShiftReg_2_load = load i32 %an32ShiftReg_2" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 73 'load' 'an32ShiftReg_2_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 74 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 75 [1/2] (0.67ns)   --->   "%an32Coef_load_7 = load i4 %an32Coef_addr_3" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 75 'load' 'an32Coef_load_7' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 76 [1/1] (3.42ns)   --->   "%mul_ln35_7 = mul i32 %an32Coef_load_7, i32 %an32ShiftReg_2_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 76 'mul' 'mul_ln35_7' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [2/2] (0.67ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_2" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 77 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln35_4 = add i32 %mul_ln35_6, i32 %mul_ln35_7" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 78 'add' 'add_ln35_4' <Predicate = (icmp_ln22)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.09>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%an32Coef_addr_1 = getelementptr i32 %an32Coef, i64 0, i64 1" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 79 'getelementptr' 'an32Coef_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%an32ShiftReg_1_load = load i32 %an32ShiftReg_1" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 80 'load' 'an32ShiftReg_1_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 81 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 82 [1/2] (0.67ns)   --->   "%an32Coef_load_8 = load i4 %an32Coef_addr_2" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 82 'load' 'an32Coef_load_8' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 83 [1/1] (3.42ns)   --->   "%mul_ln35_8 = mul i32 %an32Coef_load_8, i32 %an32ShiftReg_1_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 83 'mul' 'mul_ln35_8' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [2/2] (0.67ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_1" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 84 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 4.09>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%an32Coef_addr = getelementptr i32 %an32Coef, i64 0, i64 0" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 85 'getelementptr' 'an32Coef_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.00ns)   --->   "%n32XferCnt_1 = add i31 %n32XferCnt_load, i31 1"   --->   Operation 87 'add' 'n32XferCnt_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V"   --->   Operation 88 'read' 'empty' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 89 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 90 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 91 'extractvalue' 'tmp_strb_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 92 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 93 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 94 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 95 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%an32ShiftReg_0_load = load i32 %an32ShiftReg_0" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 96 'load' 'an32ShiftReg_0_load' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln32 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1" [hls_FIRN11Stream/FIR.cpp:32]   --->   Operation 97 'store' 'store_ln32' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 98 [1/2] (0.67ns)   --->   "%an32Coef_load_9 = load i4 %an32Coef_addr_1" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 98 'load' 'an32Coef_load_9' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 99 [1/1] (3.42ns)   --->   "%mul_ln35_9 = mul i32 %an32Coef_load_9, i32 %an32ShiftReg_0_load" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 99 'mul' 'mul_ln35_9' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %tmp_data_V, i32 %an32ShiftReg_0" [hls_FIRN11Stream/FIR.cpp:29]   --->   Operation 100 'store' 'store_ln29' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 101 [2/2] (0.67ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 101 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %tmp_last_V, void %for.inc20, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub"   --->   Operation 102 'br' 'br_ln293' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln22 = store i31 %n32XferCnt_1, i31 %n32XferCnt" [hls_FIRN11Stream/FIR.cpp:22]   --->   Operation 103 'store' 'store_ln22' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.42>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln22 = br void %SHIFT_ACC_LOOP" [hls_FIRN11Stream/FIR.cpp:22]   --->   Operation 104 'br' 'br_ln22' <Predicate = (icmp_ln22 & !tmp_last_V)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.29>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hls_FIRN11Stream/FIR.cpp:17]   --->   Operation 105 'specloopname' 'specloopname_ln17' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 106 [1/2] (0.67ns)   --->   "%an32Coef_load_10 = load i4 %an32Coef_addr" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 106 'load' 'an32Coef_load_10' <Predicate = (icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 107 [1/1] (3.42ns)   --->   "%mul_ln35_10 = mul i32 %an32Coef_load_10, i32 %tmp_data_V" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 107 'mul' 'mul_ln35_10' <Predicate = (icmp_ln22)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i32 %add_ln35_2, i32 %add_ln35" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 108 'add' 'add_ln35_3' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i32 %add_ln35_4, i32 %mul_ln35_5" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 109 'add' 'add_ln35_5' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_6 = add i32 %mul_ln35_9, i32 %mul_ln35_10" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 110 'add' 'add_ln35_6' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 111 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln35_7 = add i32 %add_ln35_6, i32 %mul_ln35_8" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 111 'add' 'add_ln35_7' <Predicate = (icmp_ln22)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i32 %add_ln35_7, i32 %add_ln35_5" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 112 'add' 'add_ln35_8' <Predicate = (icmp_ln22)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 113 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln35_9 = add i32 %add_ln35_8, i32 %add_ln35_3" [hls_FIRN11Stream/FIR.cpp:35]   --->   Operation 113 'add' 'add_ln35_9' <Predicate = (icmp_ln22)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, i32 %add_ln35_9, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 114 'write' 'write_ln304' <Predicate = (icmp_ln22)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (tmp_last_V) | (!icmp_ln22)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ an32Coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ zext_ln20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pstrmInput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmInput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pstrmOutput_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ an32ShiftReg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ an32ShiftReg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n32XferCnt          (alloca       ) [ 0111111111110]
specmemcore_ln0     (specmemcore  ) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
specinterface_ln0   (specinterface) [ 0000000000000]
zext_ln20_read      (read         ) [ 0000000000000]
store_ln0           (store        ) [ 0000000000000]
br_ln0              (br           ) [ 0000000000000]
n32XferCnt_load     (load         ) [ 0011111111110]
an32Coef_addr_10    (getelementptr) [ 0010000000000]
icmp_ln22           (icmp         ) [ 0111111111111]
br_ln22             (br           ) [ 0000000000000]
an32Coef_addr_9     (getelementptr) [ 0001000000000]
an32ShiftReg_9_load (load         ) [ 0000000000000]
an32Coef_load       (load         ) [ 0000000000000]
mul_ln35            (mul          ) [ 0001000000000]
an32Coef_addr_8     (getelementptr) [ 0000100000000]
an32ShiftReg_8_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_1     (load         ) [ 0000000000000]
mul_ln35_1          (mul          ) [ 0000000000000]
add_ln35            (add          ) [ 0100111111111]
an32Coef_addr_7     (getelementptr) [ 0000010000000]
an32ShiftReg_7_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_2     (load         ) [ 0000000000000]
mul_ln35_2          (mul          ) [ 0000011000000]
an32Coef_addr_6     (getelementptr) [ 0000001000000]
an32ShiftReg_6_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_3     (load         ) [ 0000000000000]
mul_ln35_3          (mul          ) [ 0000001000000]
an32Coef_addr_5     (getelementptr) [ 0000000100000]
an32ShiftReg_5_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_4     (load         ) [ 0000000000000]
mul_ln35_4          (mul          ) [ 0000000000000]
add_ln35_1          (add          ) [ 0000000000000]
add_ln35_2          (add          ) [ 0100000111111]
an32Coef_addr_4     (getelementptr) [ 0000000010000]
an32ShiftReg_4_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_5     (load         ) [ 0000000000000]
mul_ln35_5          (mul          ) [ 0100000011111]
an32Coef_addr_3     (getelementptr) [ 0000000001000]
an32ShiftReg_3_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_6     (load         ) [ 0000000000000]
mul_ln35_6          (mul          ) [ 0000000001000]
an32Coef_addr_2     (getelementptr) [ 0000000000100]
an32ShiftReg_2_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_7     (load         ) [ 0000000000000]
mul_ln35_7          (mul          ) [ 0000000000000]
add_ln35_4          (add          ) [ 0100000000111]
an32Coef_addr_1     (getelementptr) [ 0000000000010]
an32ShiftReg_1_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_8     (load         ) [ 0000000000000]
mul_ln35_8          (mul          ) [ 0100000000011]
an32Coef_addr       (getelementptr) [ 0100000000001]
specpipeline_ln0    (specpipeline ) [ 0000000000000]
n32XferCnt_1        (add          ) [ 0000000000000]
empty               (read         ) [ 0000000000000]
tmp_data_V          (extractvalue ) [ 0100000000001]
tmp_keep_V          (extractvalue ) [ 0100000000001]
tmp_strb_V          (extractvalue ) [ 0100000000001]
tmp_user_V          (extractvalue ) [ 0100000000001]
tmp_last_V          (extractvalue ) [ 0100000000011]
tmp_id_V            (extractvalue ) [ 0100000000001]
tmp_dest_V          (extractvalue ) [ 0100000000001]
an32ShiftReg_0_load (load         ) [ 0000000000000]
store_ln32          (store        ) [ 0000000000000]
an32Coef_load_9     (load         ) [ 0000000000000]
mul_ln35_9          (mul          ) [ 0100000000001]
store_ln29          (store        ) [ 0000000000000]
br_ln293            (br           ) [ 0000000000000]
store_ln22          (store        ) [ 0000000000000]
br_ln22             (br           ) [ 0000000000000]
specloopname_ln17   (specloopname ) [ 0000000000000]
an32Coef_load_10    (load         ) [ 0000000000000]
mul_ln35_10         (mul          ) [ 0000000000000]
add_ln35_3          (add          ) [ 0000000000000]
add_ln35_5          (add          ) [ 0000000000000]
add_ln35_6          (add          ) [ 0000000000000]
add_ln35_7          (add          ) [ 0000000000000]
add_ln35_8          (add          ) [ 0000000000000]
add_ln35_9          (add          ) [ 0000000000000]
write_ln304         (write        ) [ 0000000000000]
ret_ln0             (ret          ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="an32Coef">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32Coef"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln20">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pstrmInput_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pstrmInput_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pstrmInput_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pstrmInput_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pstrmInput_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pstrmInput_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pstrmInput_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmInput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pstrmOutput_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pstrmOutput_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pstrmOutput_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pstrmOutput_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pstrmOutput_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pstrmOutput_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pstrmOutput_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pstrmOutput_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="an32ShiftReg_9">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="an32ShiftReg_8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="an32ShiftReg_7">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="an32ShiftReg_6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="an32ShiftReg_5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="an32ShiftReg_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="an32ShiftReg_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="an32ShiftReg_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="an32ShiftReg_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="an32ShiftReg_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="an32ShiftReg_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="n32XferCnt_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n32XferCnt/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln20_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="31" slack="0"/>
<pin id="120" dir="0" index="1" bw="31" slack="0"/>
<pin id="121" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln20_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="44" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/11 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln304_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="4" slack="0"/>
<pin id="147" dir="0" index="4" bw="1" slack="0"/>
<pin id="148" dir="0" index="5" bw="1" slack="0"/>
<pin id="149" dir="0" index="6" bw="1" slack="0"/>
<pin id="150" dir="0" index="7" bw="1" slack="0"/>
<pin id="151" dir="0" index="8" bw="32" slack="0"/>
<pin id="152" dir="0" index="9" bw="4" slack="1"/>
<pin id="153" dir="0" index="10" bw="4" slack="1"/>
<pin id="154" dir="0" index="11" bw="1" slack="1"/>
<pin id="155" dir="0" index="12" bw="1" slack="1"/>
<pin id="156" dir="0" index="13" bw="1" slack="1"/>
<pin id="157" dir="0" index="14" bw="1" slack="1"/>
<pin id="158" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="an32Coef_addr_10_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_10/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32Coef_load/1 an32Coef_load_1/2 an32Coef_load_2/3 an32Coef_load_3/4 an32Coef_load_4/5 an32Coef_load_5/6 an32Coef_load_6/7 an32Coef_load_7/8 an32Coef_load_8/9 an32Coef_load_9/10 an32Coef_load_10/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="an32Coef_addr_9_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_9/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="an32Coef_addr_8_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="5" slack="0"/>
<pin id="194" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_8/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="an32Coef_addr_7_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_7/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="an32Coef_addr_6_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_6/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="an32Coef_addr_5_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_5/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="an32Coef_addr_4_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_4/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="an32Coef_addr_3_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_3/8 "/>
</bind>
</comp>

<comp id="244" class="1004" name="an32Coef_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_2/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="an32Coef_addr_1_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr_1/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="an32Coef_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="an32Coef_addr/11 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="31" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="n32XferCnt_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n32XferCnt_load/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln22_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="0" index="1" bw="31" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="an32ShiftReg_9_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_9_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mul_ln35_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="an32ShiftReg_8_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_8_load/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln32_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mul_ln35_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_1/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln35_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="an32ShiftReg_7_load_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_7_load/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln32_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mul_ln35_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_2/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="an32ShiftReg_6_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_6_load/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln32_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="mul_ln35_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_3/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="an32ShiftReg_5_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_5_load/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln32_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="mul_ln35_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_4/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln35_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln35_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2"/>
<pin id="372" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="an32ShiftReg_4_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_4_load/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln32_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="mul_ln35_5_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_5/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="an32ShiftReg_3_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_3_load/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln32_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mul_ln35_6_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_6/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="an32ShiftReg_2_load_load_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_2_load/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln32_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/9 "/>
</bind>
</comp>

<comp id="416" class="1004" name="mul_ln35_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_7/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln35_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/9 "/>
</bind>
</comp>

<comp id="427" class="1004" name="an32ShiftReg_1_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_1_load/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln32_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/10 "/>
</bind>
</comp>

<comp id="437" class="1004" name="mul_ln35_8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_8/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="n32XferCnt_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="10"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n32XferCnt_1/11 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_data_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="44" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/11 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_keep_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="44" slack="0"/>
<pin id="454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_strb_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="44" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/11 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_user_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="44" slack="0"/>
<pin id="462" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_last_V_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="44" slack="0"/>
<pin id="466" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_id_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="44" slack="0"/>
<pin id="470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_dest_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="44" slack="0"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/11 "/>
</bind>
</comp>

<comp id="476" class="1004" name="an32ShiftReg_0_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="an32ShiftReg_0_load/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln32_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="mul_ln35_9_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_9/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln29_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln22_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="0" index="1" bw="31" slack="10"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/11 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mul_ln35_10_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="1"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_10/12 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln35_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="6"/>
<pin id="510" dir="0" index="1" bw="32" slack="9"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln35_5_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="3"/>
<pin id="514" dir="0" index="1" bw="32" slack="5"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/12 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln35_6_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_6/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln35_7_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="2"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln35_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_8/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln35_9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_9/12 "/>
</bind>
</comp>

<comp id="539" class="1005" name="n32XferCnt_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n32XferCnt "/>
</bind>
</comp>

<comp id="546" class="1005" name="n32XferCnt_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="31" slack="10"/>
<pin id="548" dir="1" index="1" bw="31" slack="10"/>
</pin_list>
<bind>
<opset="n32XferCnt_load "/>
</bind>
</comp>

<comp id="551" class="1005" name="an32Coef_addr_10_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_10 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln22_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="560" class="1005" name="an32Coef_addr_9_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_9 "/>
</bind>
</comp>

<comp id="565" class="1005" name="mul_ln35_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

<comp id="570" class="1005" name="an32Coef_addr_8_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="1"/>
<pin id="572" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_8 "/>
</bind>
</comp>

<comp id="575" class="1005" name="add_ln35_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="9"/>
<pin id="577" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="580" class="1005" name="an32Coef_addr_7_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="1"/>
<pin id="582" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_7 "/>
</bind>
</comp>

<comp id="585" class="1005" name="mul_ln35_2_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="2"/>
<pin id="587" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_2 "/>
</bind>
</comp>

<comp id="590" class="1005" name="an32Coef_addr_6_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="1"/>
<pin id="592" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_6 "/>
</bind>
</comp>

<comp id="595" class="1005" name="mul_ln35_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="an32Coef_addr_5_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="1"/>
<pin id="602" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_5 "/>
</bind>
</comp>

<comp id="605" class="1005" name="add_ln35_2_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="6"/>
<pin id="607" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="add_ln35_2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="an32Coef_addr_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="1"/>
<pin id="612" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="mul_ln35_5_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="5"/>
<pin id="617" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln35_5 "/>
</bind>
</comp>

<comp id="620" class="1005" name="an32Coef_addr_3_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="1"/>
<pin id="622" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_3 "/>
</bind>
</comp>

<comp id="625" class="1005" name="mul_ln35_6_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_6 "/>
</bind>
</comp>

<comp id="630" class="1005" name="an32Coef_addr_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln35_4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="3"/>
<pin id="637" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln35_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="an32Coef_addr_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="1"/>
<pin id="642" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="mul_ln35_8_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln35_8 "/>
</bind>
</comp>

<comp id="650" class="1005" name="an32Coef_addr_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="1"/>
<pin id="652" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="an32Coef_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_data_V_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_keep_V_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="1"/>
<pin id="662" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_strb_V_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_user_V_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_last_V_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_id_V_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_dest_V_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="690" class="1005" name="mul_ln35_9_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="76" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="106" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="159"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="142" pin=6"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="142" pin=7"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="82" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="86" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="80" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="88" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="80" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="90" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="92" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="217" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="80" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="234"><net_src comp="226" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="80" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="96" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="98" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="253" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="267"><net_src comp="0" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="80" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="270"><net_src comp="262" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="275"><net_src comp="78" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="118" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="175" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="175" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="295" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="175" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="316" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="175" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="332" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="175" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="348" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="175" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="374" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="42" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="175" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="390" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="175" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="406" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="175" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="427" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="104" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="124" pin="8"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="124" pin="8"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="124" pin="8"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="124" pin="8"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="124" pin="8"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="124" pin="8"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="124" pin="8"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="48" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="175" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="476" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="448" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="50" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="443" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="175" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="520"><net_src comp="503" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="516" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="512" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="508" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="532" pin="2"/><net_sink comp="142" pin=8"/></net>

<net id="542"><net_src comp="114" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="549"><net_src comp="276" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="554"><net_src comp="167" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="559"><net_src comp="279" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="181" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="568"><net_src comp="289" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="573"><net_src comp="190" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="578"><net_src comp="311" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="583"><net_src comp="199" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="588"><net_src comp="326" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="593"><net_src comp="208" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="598"><net_src comp="342" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="603"><net_src comp="217" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="608"><net_src comp="369" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="613"><net_src comp="226" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="618"><net_src comp="384" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="623"><net_src comp="235" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="628"><net_src comp="400" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="633"><net_src comp="244" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="638"><net_src comp="422" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="643"><net_src comp="253" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="648"><net_src comp="437" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="653"><net_src comp="262" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="658"><net_src comp="448" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="663"><net_src comp="452" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="142" pin=9"/></net>

<net id="668"><net_src comp="456" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="673"><net_src comp="460" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="142" pin=11"/></net>

<net id="678"><net_src comp="464" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="142" pin=12"/></net>

<net id="683"><net_src comp="468" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="142" pin=13"/></net>

<net id="688"><net_src comp="472" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="142" pin=14"/></net>

<net id="693"><net_src comp="486" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="516" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pstrmOutput_V_data_V | {12 }
	Port: pstrmOutput_V_keep_V | {12 }
	Port: pstrmOutput_V_strb_V | {12 }
	Port: pstrmOutput_V_user_V | {12 }
	Port: pstrmOutput_V_last_V | {12 }
	Port: pstrmOutput_V_id_V | {12 }
	Port: pstrmOutput_V_dest_V | {12 }
	Port: an32ShiftReg_9 | {3 }
	Port: an32ShiftReg_8 | {4 }
	Port: an32ShiftReg_7 | {5 }
	Port: an32ShiftReg_6 | {6 }
	Port: an32ShiftReg_5 | {7 }
	Port: an32ShiftReg_4 | {8 }
	Port: an32ShiftReg_3 | {9 }
	Port: an32ShiftReg_2 | {10 }
	Port: an32ShiftReg_1 | {11 }
	Port: an32ShiftReg_0 | {11 }
 - Input state : 
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32Coef | {1 2 3 4 5 6 7 8 9 10 11 12 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : zext_ln20 | {1 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_data_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_keep_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_strb_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_user_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_last_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_id_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : pstrmInput_V_dest_V | {11 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_9 | {2 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_8 | {3 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_7 | {4 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_6 | {5 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_5 | {6 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_4 | {7 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_3 | {8 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_2 | {9 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_1 | {10 }
	Port: fir_n11_strm_Pipeline_XFER_LOOP : an32ShiftReg_0 | {11 }
  - Chain level:
	State 1
		store_ln0 : 1
		n32XferCnt_load : 1
		icmp_ln22 : 2
		br_ln22 : 3
		an32Coef_load : 1
	State 2
		mul_ln35 : 1
		an32Coef_load_1 : 1
	State 3
		store_ln32 : 1
		mul_ln35_1 : 1
		an32Coef_load_2 : 1
		add_ln35 : 2
	State 4
		store_ln32 : 1
		mul_ln35_2 : 1
		an32Coef_load_3 : 1
	State 5
		store_ln32 : 1
		mul_ln35_3 : 1
		an32Coef_load_4 : 1
	State 6
		store_ln32 : 1
		mul_ln35_4 : 1
		an32Coef_load_5 : 1
		add_ln35_1 : 2
		add_ln35_2 : 3
	State 7
		store_ln32 : 1
		mul_ln35_5 : 1
		an32Coef_load_6 : 1
	State 8
		store_ln32 : 1
		mul_ln35_6 : 1
		an32Coef_load_7 : 1
	State 9
		store_ln32 : 1
		mul_ln35_7 : 1
		an32Coef_load_8 : 1
		add_ln35_4 : 2
	State 10
		store_ln32 : 1
		mul_ln35_8 : 1
		an32Coef_load_9 : 1
	State 11
		store_ln32 : 1
		mul_ln35_9 : 1
		store_ln29 : 1
		an32Coef_load_10 : 1
		br_ln293 : 1
		store_ln22 : 1
	State 12
		mul_ln35_10 : 1
		add_ln35_6 : 2
		add_ln35_7 : 3
		add_ln35_8 : 4
		add_ln35_9 : 5
		write_ln304 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln35_fu_311      |    0    |    0    |    39   |
|          |      add_ln35_1_fu_364     |    0    |    0    |    32   |
|          |      add_ln35_2_fu_369     |    0    |    0    |    32   |
|          |      add_ln35_4_fu_422     |    0    |    0    |    39   |
|          |     n32XferCnt_1_fu_443    |    0    |    0    |    38   |
|    add   |      add_ln35_3_fu_508     |    0    |    0    |    32   |
|          |      add_ln35_5_fu_512     |    0    |    0    |    32   |
|          |      add_ln35_6_fu_516     |    0    |    0    |    32   |
|          |      add_ln35_7_fu_521     |    0    |    0    |    32   |
|          |      add_ln35_8_fu_526     |    0    |    0    |    32   |
|          |      add_ln35_9_fu_532     |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       mul_ln35_fu_289      |    3    |    0    |    20   |
|          |      mul_ln35_1_fu_305     |    3    |    0    |    20   |
|          |      mul_ln35_2_fu_326     |    3    |    0    |    20   |
|          |      mul_ln35_3_fu_342     |    3    |    0    |    20   |
|          |      mul_ln35_4_fu_358     |    3    |    0    |    20   |
|    mul   |      mul_ln35_5_fu_384     |    3    |    0    |    20   |
|          |      mul_ln35_6_fu_400     |    3    |    0    |    20   |
|          |      mul_ln35_7_fu_416     |    3    |    0    |    20   |
|          |      mul_ln35_8_fu_437     |    3    |    0    |    20   |
|          |      mul_ln35_9_fu_486     |    3    |    0    |    20   |
|          |     mul_ln35_10_fu_503     |    3    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln22_fu_279      |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|   read   | zext_ln20_read_read_fu_118 |    0    |    0    |    0    |
|          |      empty_read_fu_124     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln304_write_fu_142  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp_data_V_fu_448     |    0    |    0    |    0    |
|          |      tmp_keep_V_fu_452     |    0    |    0    |    0    |
|          |      tmp_strb_V_fu_456     |    0    |    0    |    0    |
|extractvalue|      tmp_user_V_fu_460     |    0    |    0    |    0    |
|          |      tmp_last_V_fu_464     |    0    |    0    |    0    |
|          |       tmp_id_V_fu_468      |    0    |    0    |    0    |
|          |      tmp_dest_V_fu_472     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    33   |    0    |   611   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln35_2_reg_605   |   32   |
|   add_ln35_4_reg_635   |   32   |
|    add_ln35_reg_575    |   32   |
|an32Coef_addr_10_reg_551|    4   |
| an32Coef_addr_1_reg_640|    4   |
| an32Coef_addr_2_reg_630|    4   |
| an32Coef_addr_3_reg_620|    4   |
| an32Coef_addr_4_reg_610|    4   |
| an32Coef_addr_5_reg_600|    4   |
| an32Coef_addr_6_reg_590|    4   |
| an32Coef_addr_7_reg_580|    4   |
| an32Coef_addr_8_reg_570|    4   |
| an32Coef_addr_9_reg_560|    4   |
|  an32Coef_addr_reg_650 |    4   |
|    icmp_ln22_reg_556   |    1   |
|   mul_ln35_2_reg_585   |   32   |
|   mul_ln35_3_reg_595   |   32   |
|   mul_ln35_5_reg_615   |   32   |
|   mul_ln35_6_reg_625   |   32   |
|   mul_ln35_8_reg_645   |   32   |
|   mul_ln35_9_reg_690   |   32   |
|    mul_ln35_reg_565    |   32   |
| n32XferCnt_load_reg_546|   31   |
|   n32XferCnt_reg_539   |   31   |
|   tmp_data_V_reg_655   |   32   |
|   tmp_dest_V_reg_685   |    1   |
|    tmp_id_V_reg_680    |    1   |
|   tmp_keep_V_reg_660   |    4   |
|   tmp_last_V_reg_675   |    1   |
|   tmp_strb_V_reg_665   |    4   |
|   tmp_user_V_reg_670   |    1   |
+------------------------+--------+
|          Total         |   471  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_175 |  p0  |  22  |   4  |   88   ||   111   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  0.7937 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   611  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   111  |
|  Register |    -   |    -   |   471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    0   |   471  |   722  |
+-----------+--------+--------+--------+--------+
