<bitstream_block name="{{INSTACE_NAME}}" hierarchy_level="1">
		<bitstream_block name="mem_bottom_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_bottom_ipin_0" />
			</hierarchy>
			<output_nets>
				<path id="0" />
			</output_nets>
			<bitstream>
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_bottom_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_bottom_ipin_1" />
			</hierarchy>
			<output_nets>
				<path id="0" />
			</output_nets>
			<bitstream>
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_0" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_ipin_0" />
			</hierarchy>
			<output_nets>
				<path id="0" />
			</output_nets>
			<bitstream>
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
		<bitstream_block name="mem_top_ipin_1" hierarchy_level="2">
			<hierarchy>
				<instance level="0" name="fpga_top" />
				<instance level="1" name="{{INSTACE_NAME}}" />
				<instance level="2" name="mem_top_ipin_1" />
			</hierarchy>
			<output_nets>
				<path id="0" />
			</output_nets>
			<bitstream>
				<bit memory_port="mem_out[0]" value="0" />
				<bit memory_port="mem_out[1]" value="0" />
				<bit memory_port="mem_out[2]" value="0" />
				<bit memory_port="mem_out[3]" value="0" />
			</bitstream>
		</bitstream_block>
	</bitstream_block>
	