#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb26244a330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb2624474c0 .scope module, "avc_tb" "avc_tb" 3 23;
 .timescale -9 -12;
P_0x7fb262445fa0 .param/l "CLK_HALF_PERIOD" 0 3 26, +C4<00000000000000000000000000000101>;
P_0x7fb262445fe0 .param/l "DATA_WIDTH" 0 3 28, +C4<00000000000000000000000000011000>;
P_0x7fb262446020 .param/l "RESET_POLARITY" 0 3 25, +C4<00000000000000000000000000000000>;
P_0x7fb262446060 .param/l "SWITCH_WIDTH" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x7fb2624460a0 .param/l "TIMEOUT" 0 3 27, +C4<00000000000000000010011100010000>;
v0x7fb2624652d0_0 .var "clk", 0 0;
v0x7fb2624653b0_0 .var "cnt", 1 0;
v0x7fb262465440_0 .net "m_axis_data", 23 0, v0x7fb2624643c0_0;  1 drivers
v0x7fb2624654d0_0 .net "m_axis_last", 0 0, v0x7fb262464450_0;  1 drivers
L_0x7fb268088008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb262465580_0 .net "m_axis_ready", 0 0, L_0x7fb268088008;  1 drivers
v0x7fb262465650_0 .net "m_axis_valid", 0 0, v0x7fb262464570_0;  1 drivers
v0x7fb2624656e0_0 .var "packet_done", 0 0;
v0x7fb262465770_0 .var "reset", 0 0;
v0x7fb262465800_0 .net "rst_n", 0 0, L_0x7fb262465cf0;  1 drivers
v0x7fb262465910_0 .var "rx_data", 0 0;
v0x7fb2624659a0_0 .var "s_axis_data", 23 0;
v0x7fb262465a30_0 .var "s_axis_last", 0 0;
v0x7fb262465ae0_0 .net "s_axis_ready", 0 0, v0x7fb262464a60_0;  1 drivers
v0x7fb262465b90_0 .var "s_axis_valid", 0 0;
v0x7fb262465c40_0 .var "sw", 15 0;
L_0x7fb262465cf0 .reduce/nor v0x7fb262465770_0;
S_0x7fb26244b2e0 .scope module, "avc0" "axis_volume_controller" 3 87, 4 21 0, S_0x7fb2624474c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "sw";
    .port_info 3 /INPUT 24 "s_axis_data";
    .port_info 4 /INPUT 1 "s_axis_valid";
    .port_info 5 /OUTPUT 1 "s_axis_ready";
    .port_info 6 /INPUT 1 "s_axis_last";
    .port_info 7 /OUTPUT 24 "m_axis_data";
    .port_info 8 /OUTPUT 1 "m_axis_valid";
    .port_info 9 /INPUT 1 "m_axis_ready";
    .port_info 10 /OUTPUT 1 "m_axis_last";
P_0x7fb2624331e0 .param/l "DATA_WIDTH" 0 4 23, +C4<00000000000000000000000000011000>;
P_0x7fb262433220 .param/l "MULTIPLIER_WIDTH" 1 4 41, +C4<00000000000000000000000000011000>;
P_0x7fb262433260 .param/l "SWITCH_WIDTH" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x7fb262465e80 .functor BUFZ 1, v0x7fb262464450_0, C4<0>, C4<0>, C4<0>;
L_0x7fb268088050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb262465f50 .functor XNOR 1, v0x7fb262464570_0, L_0x7fb268088050, C4<0>, C4<0>;
L_0x7fb268088098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb2624660a0 .functor XNOR 1, L_0x7fb268088008, L_0x7fb268088098, C4<0>, C4<0>;
L_0x7fb262466190 .functor AND 1, L_0x7fb262465f50, L_0x7fb2624660a0, C4<1>, C4<1>;
L_0x7fb268088170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb262466470 .functor XNOR 1, L_0x7fb262466310, L_0x7fb268088170, C4<0>, C4<0>;
L_0x7fb2680881b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb262466560 .functor XNOR 1, v0x7fb262464450_0, L_0x7fb2680881b8, C4<0>, C4<0>;
L_0x7fb262466650 .functor AND 1, L_0x7fb262466470, L_0x7fb262466560, C4<1>, C4<1>;
L_0x7fb2624668e0 .functor BUFZ 1, v0x7fb262465a30_0, C4<0>, C4<0>, C4<0>;
L_0x7fb268088290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb2624669e0 .functor XNOR 1, v0x7fb262465b90_0, L_0x7fb268088290, C4<0>, C4<0>;
L_0x7fb2680882d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb262466a90 .functor XNOR 1, v0x7fb262464a60_0, L_0x7fb2680882d8, C4<0>, C4<0>;
L_0x7fb262466c00 .functor AND 1, L_0x7fb2624669e0, L_0x7fb262466a90, C4<1>, C4<1>;
L_0x7fb2680883b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb262466e50 .functor XNOR 1, L_0x7fb262466cb0, L_0x7fb2680883b0, C4<0>, C4<0>;
L_0x7fb2680883f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fb262466fb0 .functor XNOR 1, v0x7fb262465a30_0, L_0x7fb2680883f8, C4<0>, C4<0>;
L_0x7fb262467020 .functor AND 1, L_0x7fb262466e50, L_0x7fb262466fb0, C4<1>, C4<1>;
v0x7fb262462ad0_0 .net *"_ivl_11", 0 0, L_0x7fb2624660a0;  1 drivers
v0x7fb262462b80_0 .net *"_ivl_14", 0 0, L_0x7fb262466190;  1 drivers
L_0x7fb2680880e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb262462c20_0 .net/2u *"_ivl_15", 0 0, L_0x7fb2680880e0;  1 drivers
L_0x7fb268088128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb262462cc0_0 .net/2u *"_ivl_17", 0 0, L_0x7fb268088128;  1 drivers
v0x7fb262462d70_0 .net/2u *"_ivl_21", 0 0, L_0x7fb268088170;  1 drivers
v0x7fb262462e60_0 .net *"_ivl_23", 0 0, L_0x7fb262466470;  1 drivers
v0x7fb262462f00_0 .net/2u *"_ivl_25", 0 0, L_0x7fb2680881b8;  1 drivers
v0x7fb262462fb0_0 .net *"_ivl_27", 0 0, L_0x7fb262466560;  1 drivers
v0x7fb262463050_0 .net *"_ivl_30", 0 0, L_0x7fb262466650;  1 drivers
L_0x7fb268088200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb262463160_0 .net/2u *"_ivl_31", 0 0, L_0x7fb268088200;  1 drivers
L_0x7fb268088248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb262463200_0 .net/2u *"_ivl_33", 0 0, L_0x7fb268088248;  1 drivers
v0x7fb2624632b0_0 .net/2u *"_ivl_39", 0 0, L_0x7fb268088290;  1 drivers
v0x7fb262463360_0 .net *"_ivl_41", 0 0, L_0x7fb2624669e0;  1 drivers
v0x7fb262463400_0 .net/2u *"_ivl_43", 0 0, L_0x7fb2680882d8;  1 drivers
v0x7fb2624634b0_0 .net *"_ivl_45", 0 0, L_0x7fb262466a90;  1 drivers
v0x7fb262463550_0 .net *"_ivl_48", 0 0, L_0x7fb262466c00;  1 drivers
L_0x7fb268088320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb2624635f0_0 .net/2u *"_ivl_49", 0 0, L_0x7fb268088320;  1 drivers
v0x7fb262463780_0 .net/2u *"_ivl_5", 0 0, L_0x7fb268088050;  1 drivers
L_0x7fb268088368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb262463810_0 .net/2u *"_ivl_51", 0 0, L_0x7fb268088368;  1 drivers
v0x7fb2624638c0_0 .net/2u *"_ivl_55", 0 0, L_0x7fb2680883b0;  1 drivers
v0x7fb262463970_0 .net *"_ivl_57", 0 0, L_0x7fb262466e50;  1 drivers
v0x7fb262463a10_0 .net/2u *"_ivl_59", 0 0, L_0x7fb2680883f8;  1 drivers
v0x7fb262463ac0_0 .net *"_ivl_61", 0 0, L_0x7fb262466fb0;  1 drivers
v0x7fb262463b60_0 .net *"_ivl_64", 0 0, L_0x7fb262467020;  1 drivers
L_0x7fb268088440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb262463c00_0 .net/2u *"_ivl_65", 0 0, L_0x7fb268088440;  1 drivers
L_0x7fb268088488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb262463cb0_0 .net/2u *"_ivl_67", 0 0, L_0x7fb268088488;  1 drivers
v0x7fb262463d60_0 .net *"_ivl_7", 0 0, L_0x7fb262465f50;  1 drivers
L_0x7fb2680884d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fb262463e00_0 .net *"_ivl_74", 7 0, L_0x7fb2680884d0;  1 drivers
v0x7fb262463eb0_0 .net/2u *"_ivl_9", 0 0, L_0x7fb268088098;  1 drivers
v0x7fb262463f60_0 .net "clk", 0 0, v0x7fb2624652d0_0;  1 drivers
v0x7fb262464010 .array "data", 0 1, 47 0;
o0x7fb268050758 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb2624640a0_0 .net "data_out", 23 0, o0x7fb268050758;  0 drivers
v0x7fb262464130_0 .net "limit", 23 0, L_0x7fb262467350;  1 drivers
v0x7fb262463680 .array "limit_data", 0 1, 47 0;
v0x7fb2624643c0_0 .var "m_axis_data", 23 0;
v0x7fb262464450_0 .var "m_axis_last", 0 0;
v0x7fb2624644e0_0 .net "m_axis_ready", 0 0, L_0x7fb268088008;  alias, 1 drivers
v0x7fb262464570_0 .var "m_axis_valid", 0 0;
v0x7fb262464600_0 .net "m_new_packet", 0 0, L_0x7fb2624667c0;  1 drivers
v0x7fb262464690_0 .net "m_new_word", 0 0, L_0x7fb262466310;  1 drivers
v0x7fb262464720_0 .net "m_select", 0 0, L_0x7fb262465e80;  1 drivers
v0x7fb2624647c0_0 .var "multiplier", 24 0;
v0x7fb262464870_0 .net "rst_n", 0 0, L_0x7fb262465cf0;  alias, 1 drivers
v0x7fb262464920_0 .net "s_axis_data", 23 0, v0x7fb2624659a0_0;  1 drivers
v0x7fb2624649c0_0 .net "s_axis_last", 0 0, v0x7fb262465a30_0;  1 drivers
v0x7fb262464a60_0 .var "s_axis_ready", 0 0;
v0x7fb262464b00_0 .net "s_axis_valid", 0 0, v0x7fb262465b90_0;  1 drivers
v0x7fb262464ba0_0 .net "s_new_packet", 0 0, L_0x7fb2624672b0;  1 drivers
v0x7fb262464c40_0 .var "s_new_packet_r", 0 0;
v0x7fb262464ce0_0 .var "s_new_packet_r_q", 0 0;
v0x7fb262464d80_0 .net "s_new_word", 0 0, L_0x7fb262466cb0;  1 drivers
v0x7fb262464e20_0 .net "s_select", 0 0, L_0x7fb2624668e0;  1 drivers
v0x7fb262464ec0_0 .net "sine_out", 6 0, v0x7fb262462820_0;  1 drivers
v0x7fb262464f80_0 .net "sw", 15 0, v0x7fb262465c40_0;  1 drivers
v0x7fb2624650d0_2 .array/port v0x7fb2624650d0, 2;
v0x7fb262465020_0 .net "sw_sync", 15 0, v0x7fb2624650d0_2;  1 drivers
v0x7fb2624650d0 .array "sw_sync_r", 0 2, 15 0;
E_0x7fb2624581f0 .event posedge, v0x7fb26245a710_0;
v0x7fb262464010_1 .array/port v0x7fb262464010, 1;
v0x7fb262464010_0 .array/port v0x7fb262464010, 0;
E_0x7fb2624593d0 .event edge, v0x7fb262464720_0, v0x7fb262464010_1, v0x7fb262464010_0, v0x7fb262464570_0;
L_0x7fb262466310 .functor MUXZ 1, L_0x7fb268088128, L_0x7fb2680880e0, L_0x7fb262466190, C4<>;
L_0x7fb2624667c0 .functor MUXZ 1, L_0x7fb268088248, L_0x7fb268088200, L_0x7fb262466650, C4<>;
L_0x7fb262466cb0 .functor MUXZ 1, L_0x7fb268088368, L_0x7fb268088320, L_0x7fb262466c00, C4<>;
L_0x7fb2624672b0 .functor MUXZ 1, L_0x7fb268088488, L_0x7fb268088440, L_0x7fb262467020, C4<>;
L_0x7fb262467350 .concat [ 16 8 0 0], v0x7fb2624650d0_2, L_0x7fb2680884d0;
S_0x7fb26244b630 .scope module, "sine_generator0" "sine_generator" 4 78, 5 3 0, S_0x7fb26244b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 7 "out";
P_0x7fb262434c50 .param/l "FREQ_STEP" 0 5 5, +C4<00000000000000000000000000001011>;
P_0x7fb262434c90 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000000111>;
v0x7fb26245a710_0 .net "clk", 0 0, v0x7fb2624652d0_0;  alias, 1 drivers
v0x7fb262462780_0 .var "cnt", 6 0;
v0x7fb262462820_0 .var "out", 6 0;
v0x7fb2624628b0_0 .var "phase", 31 0;
v0x7fb262462940_0 .net "rst_n", 0 0, L_0x7fb262465cf0;  alias, 1 drivers
v0x7fb262462a10 .array "sine_table", 255 0, 6 0;
E_0x7fb262459d90/0 .event negedge, v0x7fb262462940_0;
E_0x7fb262459d90/1 .event posedge, v0x7fb26245a710_0;
E_0x7fb262459d90 .event/or E_0x7fb262459d90/0, E_0x7fb262459d90/1;
    .scope S_0x7fb26244b630;
T_0 ;
    %vpi_call/w 5 19 "$readmemh", "sine_data.hex", v0x7fb262462a10 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fb26244b630;
T_1 ;
    %wait E_0x7fb262459d90;
    %load/vec4 v0x7fb262462940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb262462820_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fb262462780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb2624628b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb262462780_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x7fb262462780_0, 0;
    %load/vec4 v0x7fb2624628b0_0;
    %parti/s 8, 4, 4;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fb262462a10, 4;
    %assign/vec4 v0x7fb262462820_0, 0;
    %load/vec4 v0x7fb2624628b0_0;
    %addi 11, 0, 32;
    %assign/vec4 v0x7fb2624628b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb26244b2e0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb262464a60_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb2624643c0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262464570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262464450_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x7fb2624647c0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262464c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262464ce0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x7fb26244b2e0;
T_3 ;
    %wait E_0x7fb2624581f0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb2624650d0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb2624650d0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fb2624650d0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb2624650d0, 0, 4;
    %load/vec4 v0x7fb262464f80_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb2624650d0, 0, 4;
    %load/vec4 v0x7fb262465020_0;
    %concati/vec4 0, 0, 24;
    %pushi/vec4 65535, 0, 40;
    %div;
    %pad/u 25;
    %assign/vec4 v0x7fb2624647c0_0, 0;
    %load/vec4 v0x7fb262464ba0_0;
    %assign/vec4 v0x7fb262464c40_0, 0;
    %load/vec4 v0x7fb262464c40_0;
    %assign/vec4 v0x7fb262464ce0_0, 0;
    %load/vec4 v0x7fb2624640a0_0;
    %pad/u 48;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb262463680, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb26244b2e0;
T_4 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262464d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fb262464920_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x7fb262464920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb262464e20_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb262464010, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb262464c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb26244b2e0;
T_5 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262464c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb262464570_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb262464600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb262464570_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb26244b2e0;
T_6 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262464600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb262464450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb262464690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb262464450_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb26244b2e0;
T_7 ;
    %wait E_0x7fb2624593d0;
    %load/vec4 v0x7fb262464570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fb262464130_0;
    %load/vec4 v0x7fb262464720_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fb262464010, 4;
    %parti/s 24, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fb262464130_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fb262464720_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fb262464010, 4;
    %parti/s 24, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x7fb2624643c0_0, 0, 24;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb2624643c0_0, 0, 24;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb26244b2e0;
T_8 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262464ba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb262464a60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fb262464600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb262464a60_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb2624474c0;
T_9 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x7fb2624659a0_0, 0, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262465a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2624656e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb2624653b0_0, 0, 2;
    %end;
    .thread T_9, $init;
    .scope S_0x7fb2624474c0;
T_10 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262465ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fb2624659a0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x7fb2624659a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb262465b90_0, 0;
    %load/vec4 v0x7fb2624653b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb262465a30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb262465a30_0, 0;
T_10.3 ;
    %load/vec4 v0x7fb2624653b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fb2624653b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb262465b90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb2624653b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb2624474c0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x7fb2624652d0_0;
    %nor/r;
    %store/vec4 v0x7fb2624652d0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb2624474c0;
T_12 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262465910_0;
    %nor/r;
    %store/vec4 v0x7fb262465910_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb2624474c0;
T_13 ;
    %vpi_call/w 3 99 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb2624474c0 {0 0 0};
    %delay 10000000, 0;
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fb2624474c0;
T_14 ;
    %wait E_0x7fb2624581f0;
    %load/vec4 v0x7fb262465c40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fb262465c40_0, 0;
    %delay 100000, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb2624474c0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb262465770_0, 0, 1;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x7fb262465c40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb2624652d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262465910_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb262465770_0, 0, 1;
    %delay 100000, 0;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "Pmod-I2S2-Arty-A7-35.srcs/sim_1/new/avc_tb.sv";
    "Pmod-I2S2-Arty-A7-35.srcs/sources_1/imports/hdl/axis_volume_controller.v";
    "Pmod-I2S2-Arty-A7-35.srcs/sources_1/new/sine_generator.sv";
