Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jaro\Desktop\git-projects\DCQCN_model\hardware_models\Quartus\RP\divider_optimized.qsys --block-symbol-file --output-directory=C:\Users\jaro\Desktop\git-projects\DCQCN_model\hardware_models\Quartus\RP\divider_optimized --family="Arria 10" --part=10AX115R4F40I3SG
Progress: Loading RP/divider_optimized.qsys
Progress: Reading input file
Progress: Adding lpm_divide_0 [lpm_divide 20.1]
Progress: Parameterizing module lpm_divide_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: divider_optimized.lpm_divide_0: Targeting device family: Arria 10.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jaro\Desktop\git-projects\DCQCN_model\hardware_models\Quartus\RP\divider_optimized.qsys --synthesis=VHDL --output-directory=C:\Users\jaro\Desktop\git-projects\DCQCN_model\hardware_models\Quartus\RP\divider_optimized --family="Arria 10" --part=10AX115R4F40I3SG
Progress: Loading RP/divider_optimized.qsys
Progress: Reading input file
Progress: Adding lpm_divide_0 [lpm_divide 20.1]
Progress: Parameterizing module lpm_divide_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: divider_optimized.lpm_divide_0: Targeting device family: Arria 10.
Info: divider_optimized: "Transforming system: divider_optimized"
Info: divider_optimized: Running transform generation_view_transform
Info: divider_optimized: Running transform generation_view_transform took 0.000s
Info: lpm_divide_0: Running transform generation_view_transform
Info: lpm_divide_0: Running transform generation_view_transform took 0.000s
Info: divider_optimized: Running transform merlin_avalon_transform
Info: divider_optimized: Running transform merlin_avalon_transform took 0.043s
Info: divider_optimized: "Naming system components in system: divider_optimized"
Info: divider_optimized: "Processing generation queue"
Info: divider_optimized: "Generating: divider_optimized"
Info: divider_optimized: "Generating: divider_optimized_lpm_divide_201_4tzjbty"
Info: lpm_divide_0: Generating top-level entity divider_optimized_lpm_divide_201_4tzjbty.
Info: divider_optimized: Done "divider_optimized" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
