

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 177 clock pin(s) of sequential element(s)
0 instances converted, 177 sequential instances remain driven by gated/generated clocks

======================================================================== Gated/Generated Clocks =========================================================================
Clock Tree ID     Driving Element                  Drive Element Type     Fanout     Sample Instance              Explanation                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST     CCC                    145        spi_slave_0.index[4]         No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       spi_slave_0.SPI_DONE             SLE                    32         data_receiver_0.data[31]     No gated clock conversion method for cell cell:ACG4.SLE
=========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

