{"result": {"query": ":facetid:toc:\"db/conf/iccad/iccad1995.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "181.91"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "113", "@dc": "113", "@oc": "113", "@id": "40552056", "text": ":facetid:toc:db/conf/iccad/iccad1995.bht"}}, "hits": {"@total": "113", "@computed": "113", "@sent": "113", "@first": "0", "hit": [{"@score": "1", "@id": "6377658", "info": {"authors": {"author": [{"@pid": "a/MarkAagaard", "text": "Mark D. Aagaard"}, {"@pid": "58/1751", "text": "Carl-Johan H. Seger"}]}, "title": "The formal verification of a pipelined double-precision IEEE floating-point multiplier.", "venue": "ICCAD", "pages": "7-10", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AagaardS95", "doi": "10.1109/ICCAD.1995.479878", "ee": "https://doi.org/10.1109/ICCAD.1995.479878", "url": "https://dblp.org/rec/conf/iccad/AagaardS95"}, "url": "URL#6377658"}, {"@score": "1", "@id": "6377659", "info": {"authors": {"author": [{"@pid": "43/1704", "text": "Ramachandra Achar"}, {"@pid": "56/4034", "text": "Michel S. Nakhla"}, {"@pid": "31/1389", "text": "Qi-Jun Zhang"}]}, "title": "Addressing high frequency effects in VLSI interconnects with full wave model and CFH.", "venue": "ICCAD", "pages": "53-56", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AcharNZ95", "doi": "10.1109/ICCAD.1995.479990", "ee": "https://doi.org/10.1109/ICCAD.1995.479990", "url": "https://dblp.org/rec/conf/iccad/AcharNZ95"}, "url": "URL#6377659"}, {"@score": "1", "@id": "6377660", "info": {"authors": {"author": [{"@pid": "53/1487", "text": "Hussain Al-Asaad"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Design verification via simulation and automatic test pattern generation.", "venue": "ICCAD", "pages": "174-180", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Al-AsaadH95", "doi": "10.1109/ICCAD.1995.480009", "ee": "https://doi.org/10.1109/ICCAD.1995.480009", "url": "https://dblp.org/rec/conf/iccad/Al-AsaadH95"}, "url": "URL#6377660"}, {"@score": "1", "@id": "6377661", "info": {"authors": {"author": [{"@pid": "18/2806", "text": "Pranav Ashar"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Fast functional simulation using branching programs.", "venue": "ICCAD", "pages": "408-412", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AsharM95", "doi": "10.1109/ICCAD.1995.480148", "ee": "https://doi.org/10.1109/ICCAD.1995.480148", "url": "https://dblp.org/rec/conf/iccad/AsharM95"}, "url": "URL#6377661"}, {"@score": "1", "@id": "6377662", "info": {"authors": {"author": [{"@pid": "53/5368", "text": "Adnan Aziz"}, {"@pid": "14/2663", "text": "Felice Balarin"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Sequential synthesis using S1S.", "venue": "ICCAD", "pages": "612-617", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/AzizBBS95", "doi": "10.1109/ICCAD.1995.480192", "ee": "https://doi.org/10.1109/ICCAD.1995.480192", "url": "https://dblp.org/rec/conf/iccad/AzizBBS95"}, "url": "URL#6377662"}, {"@score": "1", "@id": "6377663", "info": {"authors": {"author": [{"@pid": "68/3828", "text": "R. Iris Bahar"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "Boolean techniques for low power driven re-synthesis.", "venue": "ICCAD", "pages": "428-432", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BaharS95", "doi": "10.1109/ICCAD.1995.480151", "ee": "https://doi.org/10.1109/ICCAD.1995.480151", "url": "https://dblp.org/rec/conf/iccad/BaharS95"}, "url": "URL#6377663"}, {"@score": "1", "@id": "6377664", "info": {"authors": {"author": [{"@pid": "29/6330", "text": "Peter A. Beerel"}, {"@pid": "02/2774", "text": "Kenneth Y. Yun"}, {"@pid": "84/595", "text": "Steven M. Nowick"}, {"@pid": "69/5134", "text": "Pei-Chuan Yeh"}]}, "title": "Estimation and bounding of energy consumption in burst-mode control circuits.", "venue": "ICCAD", "pages": "26-33", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BeerelYNY95", "doi": "10.1109/ICCAD.1995.479881", "ee": "https://doi.org/10.1109/ICCAD.1995.479881", "url": "https://dblp.org/rec/conf/iccad/BeerelYNY95"}, "url": "URL#6377664"}, {"@score": "1", "@id": "6377665", "info": {"authors": {"author": [{"@pid": "33/1706", "text": "Krishna P. Belkhale"}, {"@pid": "80/2654", "text": "Alexander J. Suess"}]}, "title": "Timing analysis with known false sub graphs.", "venue": "ICCAD", "pages": "736-740", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BelkhaleS95", "doi": "10.1109/ICCAD.1995.480255", "ee": "https://doi.org/10.1109/ICCAD.1995.480255", "url": "https://dblp.org/rec/conf/iccad/BelkhaleS95"}, "url": "URL#6377665"}, {"@score": "1", "@id": "6377666", "info": {"authors": {"author": [{"@pid": "43/5904", "text": "Reinaldo A. Bergamaschi"}, {"@pid": "60/3264", "text": "Daniel Brand"}, {"@pid": "08/4571", "text": "Leon Stok"}, {"@pid": "16/2130", "text": "Michel R. C. M. Berkelaar"}, {"@pid": "78/6423", "text": "Shiv Prakash"}]}, "title": "Efficient use of large don&apos;t cares in high-level and logic synthesis.", "venue": "ICCAD", "pages": "272-278", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BergamaschiBSBP95", "doi": "10.1109/ICCAD.1995.480023", "ee": "https://doi.org/10.1109/ICCAD.1995.480023", "url": "https://dblp.org/rec/conf/iccad/BergamaschiBSBP95"}, "url": "URL#6377666"}, {"@score": "1", "@id": "6377667", "info": {"authors": {"author": [{"@pid": "16/2130", "text": "Michel R. C. M. Berkelaar"}, {"@pid": "36/2846", "text": "Lukas P. P. P. van Ginneken"}]}, "title": "Efficient orthonormality testing for synthesis with pass-transistor selectors.", "venue": "ICCAD", "pages": "256-263", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BerkelaarG95", "doi": "10.1109/ICCAD.1995.480021", "ee": "https://doi.org/10.1109/ICCAD.1995.480021", "url": "https://dblp.org/rec/conf/iccad/BerkelaarG95"}, "url": "URL#6377667"}, {"@score": "1", "@id": "6377668", "info": {"authors": {"author": [{"@pid": "60/3264", "text": "Daniel Brand"}, {"@pid": "43/5904", "text": "Reinaldo A. Bergamaschi"}, {"@pid": "08/4571", "text": "Leon Stok"}]}, "title": "Be careful with don&apos;t cares.", "venue": "ICCAD", "pages": "83-86", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BrandBS95", "doi": "10.1109/ICCAD.1995.479996", "ee": "https://doi.org/10.1109/ICCAD.1995.479996", "url": "https://dblp.org/rec/conf/iccad/BrandBS95"}, "url": "URL#6377668"}, {"@score": "1", "@id": "6377669", "info": {"authors": {"author": {"@pid": "b/REBryant", "text": "Randal E. Bryant"}}, "title": "Binary decision diagrams and beyond: enabling technologies for formal verification.", "venue": "ICCAD", "pages": "236-243", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Bryant95", "doi": "10.1109/ICCAD.1995.480018", "ee": "https://doi.org/10.1109/ICCAD.1995.480018", "url": "https://dblp.org/rec/conf/iccad/Bryant95"}, "url": "URL#6377669"}, {"@score": "1", "@id": "6377670", "info": {"authors": {"author": [{"@pid": "15/4123", "text": "Kai-Yuan Chao"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Signal integrity optimization on the pad assignment for high-speed VLSI design.", "venue": "ICCAD", "pages": "720-725", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChaoW95", "doi": "10.1109/ICCAD.1995.480253", "ee": "https://doi.org/10.1109/ICCAD.1995.480253", "url": "https://dblp.org/rec/conf/iccad/ChaoW95"}, "url": "URL#6377670"}, {"@score": "1", "@id": "6377671", "info": {"authors": {"author": [{"@pid": "71/634", "text": "Mitrajit Chatterjee"}, {"@pid": "p/DhirajKPradhan", "text": "Dhiraj K. Pradhan"}, {"@pid": "69/4734", "text": "Wolfgang Kunz"}]}, "title": "LOT: logic optimization with testability-new transformations using recursive learning.", "venue": "ICCAD", "pages": "318-325", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChatterjeePK95", "doi": "10.1109/ICCAD.1995.480135", "ee": "https://doi.org/10.1109/ICCAD.1995.480135", "url": "https://dblp.org/rec/conf/iccad/ChatterjeePK95"}, "url": "URL#6377671"}, {"@score": "1", "@id": "6377672", "info": {"authors": {"author": [{"@pid": "92/830", "text": "Guangqiu Chen"}, {"@pid": "37/1497", "text": "Hidetoshi Onodera"}, {"@pid": "11/3845", "text": "Keikichi Tamaru"}]}, "title": "An iterative gate sizing approach with accurate delay evaluation.", "venue": "ICCAD", "pages": "422-427", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenOT95", "doi": "10.1109/ICCAD.1995.480150", "ee": "https://doi.org/10.1109/ICCAD.1995.480150", "url": "https://dblp.org/rec/conf/iccad/ChenOT95"}, "url": "URL#6377672"}, {"@score": "1", "@id": "6377673", "info": {"authors": {"author": [{"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}, {"@pid": "99/2239", "text": "Shi-Yu Huang"}, {"@pid": "28/3489", "text": "Wei-Jin Dai"}]}, "title": "Fault emulation: a new approach to fault grading.", "venue": "ICCAD", "pages": "681-686", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChengHD95", "doi": "10.1109/ICCAD.1995.480203", "ee": "https://doi.org/10.1109/ICCAD.1995.480203", "url": "https://dblp.org/rec/conf/iccad/ChengHD95"}, "url": "URL#6377673"}, {"@score": "1", "@id": "6377674", "info": {"authors": {"author": [{"@pid": "63/6756", "text": "David Ihsin Cheng"}, {"@pid": "60/4781", "text": "Chih-Chang Lin"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "Circuit partitioning with logic perturbation.", "venue": "ICCAD", "pages": "650-655", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChengLM95", "doi": "10.1109/ICCAD.1995.480198", "ee": "https://doi.org/10.1109/ICCAD.1995.480198", "url": "https://dblp.org/rec/conf/iccad/ChengLM95"}, "url": "URL#6377674"}, {"@score": "1", "@id": "6377675", "info": {"authors": {"author": [{"@pid": "96/629", "text": "Brian Chess"}, {"@pid": "56/4383", "text": "David B. Lavo"}, {"@pid": "03/375", "text": "F. Joel Ferguson"}, {"@pid": "36/3572", "text": "Tracy Larrabee"}]}, "title": "Diagnosis of realistic bridging faults with single stuck-at information.", "venue": "ICCAD", "pages": "185-192", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChessLFL95", "doi": "10.1109/ICCAD.1995.480011", "ee": "https://doi.org/10.1109/ICCAD.1995.480011", "url": "https://dblp.org/rec/conf/iccad/ChessLFL95"}, "url": "URL#6377675"}, {"@score": "1", "@id": "6377676", "info": {"authors": {"author": [{"@pid": "17/1272", "text": "Pai H. Chou"}, {"@pid": "72/5199", "text": "Ross B. Ortega"}, {"@pid": "b/GBorriello", "text": "Gaetano Borriello"}]}, "title": "Interface co-synthesis techniques for embedded systems.", "venue": "ICCAD", "pages": "280-287", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouOB95", "doi": "10.1109/ICCAD.1995.480024", "ee": "https://doi.org/10.1109/ICCAD.1995.480024", "url": "https://dblp.org/rec/conf/iccad/ChouOB95"}, "url": "URL#6377676"}, {"@score": "1", "@id": "6377677", "info": {"authors": {"author": [{"@pid": "61/693", "text": "Tan-Li Chou"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Statistical estimation of sequential circuit activity.", "venue": "ICCAD", "pages": "34-37", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouR95", "doi": "10.1109/ICCAD.1995.479882", "ee": "https://doi.org/10.1109/ICCAD.1995.479882", "url": "https://dblp.org/rec/conf/iccad/ChouR95"}, "url": "URL#6377677"}, {"@score": "1", "@id": "6377678", "info": {"authors": {"author": [{"@pid": "84/6705", "text": "Mike Chou"}, {"@pid": "w/JacobKWhite", "text": "Jacob K. White 0001"}]}, "title": "Efficient reduced-order modeling for the transient simulation of three-dimensional interconnect.", "venue": "ICCAD", "pages": "40-44", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChouW95", "doi": "10.1109/ICCAD.1995.479988", "ee": "https://doi.org/10.1109/ICCAD.1995.479988", "url": "https://dblp.org/rec/conf/iccad/ChouW95"}, "url": "URL#6377678"}, {"@score": "1", "@id": "6377679", "info": {"authors": {"author": [{"@pid": "61/5475", "text": "Amit Chowdhary"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Technology mapping for field-programmable gate arrays using integer programming.", "venue": "ICCAD", "pages": "346-352", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChowdharyH95", "doi": "10.1109/ICCAD.1995.480139", "ee": "https://doi.org/10.1109/ICCAD.1995.480139", "url": "https://dblp.org/rec/conf/iccad/ChowdharyH95"}, "url": "URL#6377679"}, {"@score": "1", "@id": "6377680", "info": {"authors": {"author": [{"@pid": "c/EdmundMClarke", "text": "Edmund M. Clarke"}, {"@pid": "56/1768", "text": "Masahiro Fujita"}, {"@pid": "02/735-5", "text": "Xudong Zhao 0005"}]}, "title": "Hybrid decision diagrams.", "venue": "ICCAD", "pages": "159-163", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ClarkeFZ95", "doi": "10.1109/ICCAD.1995.480007", "ee": "https://doi.org/10.1109/ICCAD.1995.480007", "url": "https://dblp.org/rec/conf/iccad/ClarkeFZ95"}, "url": "URL#6377680"}, {"@score": "1", "@id": "6377681", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Optimal wiresizing for interconnects with multiple sources.", "venue": "ICCAD", "pages": "568-574", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongH95", "doi": "10.1109/ICCAD.1995.480173", "ee": "https://doi.org/10.1109/ICCAD.1995.480173", "url": "https://dblp.org/rec/conf/iccad/CongH95"}, "url": "URL#6377681"}, {"@score": "1", "@id": "6377682", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "08/1546", "text": "Chung-Wen Albert Tsao"}]}, "title": "Bounded-skew clock and Steiner routing under Elmore delay.", "venue": "ICCAD", "pages": "66-71", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongKKT95", "doi": "10.1109/ICCAD.1995.479993", "ee": "https://doi.org/10.1109/ICCAD.1995.479993", "url": "https://dblp.org/rec/conf/iccad/CongKKT95"}, "url": "URL#6377682"}, {"@score": "1", "@id": "6377683", "info": {"authors": {"author": [{"@pid": "98/290", "text": "Jordi Cortadella"}, {"@pid": "04/5731", "text": "Michael Kishinevsky"}, {"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Synthesizing Petri nets from state-based models.", "venue": "ICCAD", "pages": "164-171", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CortadellaKLY95", "doi": "10.1109/ICCAD.1995.480008", "ee": "https://doi.org/10.1109/ICCAD.1995.480008", "url": "https://dblp.org/rec/conf/iccad/CortadellaKLY95"}, "url": "URL#6377683"}, {"@score": "1", "@id": "6377684", "info": {"authors": {"author": [{"@pid": "51/5563", "text": "Jan Crols"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}, {"@pid": "28/4780", "text": "Michiel Steyaert"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "A high-level design and optimization tool for analog RF receiver front-ends.", "venue": "ICCAD", "pages": "550-553", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CrolsDSG95", "doi": "10.1109/ICCAD.1995.480170", "ee": "https://doi.org/10.1109/ICCAD.1995.480170", "url": "https://dblp.org/rec/conf/iccad/CrolsDSG95"}, "url": "URL#6377684"}, {"@score": "1", "@id": "6377685", "info": {"authors": {"author": {"@pid": "70/5512", "text": "Peter Dahlgren"}}, "title": "A multiple-dominance switch-level model for simulation of short faults.", "venue": "ICCAD", "pages": "674-680", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Dahlgren95", "doi": "10.1109/ICCAD.1995.480202", "ee": "https://doi.org/10.1109/ICCAD.1995.480202", "url": "https://dblp.org/rec/conf/iccad/Dahlgren95"}, "url": "URL#6377685"}, {"@score": "1", "@id": "6377686", "info": {"authors": {"author": [{"@pid": "d/PSDasgupta", "text": "Parthasarathi Dasgupta"}, {"@pid": "68/6015", "text": "Susmita Sur-Kolay"}, {"@pid": "b/BhargabBBhattacharya", "text": "Bhargab B. Bhattacharya"}]}, "title": "A unified approach to topology generation and area optimization of general floorplans.", "venue": "ICCAD", "pages": "712-715", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DasguptaSB95", "doi": "10.1109/ICCAD.1995.480208", "ee": "https://doi.org/10.1109/ICCAD.1995.480208", "url": "https://dblp.org/rec/conf/iccad/DasguptaSB95"}, "url": "URL#6377686"}, {"@score": "1", "@id": "6377687", "info": {"authors": {"author": [{"@pid": "05/2698", "text": "Giri Devarayanadurg"}, {"@pid": "27/3560", "text": "Mani Soma"}]}, "title": "Dynamic test signal design for analog ICs.", "venue": "ICCAD", "pages": "627-630", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DevarayanadurgS95", "doi": "10.1109/ICCAD.1995.480194", "ee": "https://doi.org/10.1109/ICCAD.1995.480194", "url": "https://dblp.org/rec/conf/iccad/DevarayanadurgS95"}, "url": "URL#6377687"}, {"@score": "1", "@id": "6377688", "info": {"authors": {"author": {"@pid": "51/3602", "text": "Anirudh Devgan"}}, "title": "Efficient and accurate transient simulation in charge-voltage plane.", "venue": "ICCAD", "pages": "110-114", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Devgan95", "doi": "10.1109/ICCAD.1995.480000", "ee": "https://doi.org/10.1109/ICCAD.1995.480000", "url": "https://dblp.org/rec/conf/iccad/Devgan95"}, "url": "URL#6377688"}, {"@score": "1", "@id": "6377689", "info": {"authors": {"author": [{"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "22/1918", "text": "Vijay Gangaram"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "A controller-based design-for-testability technique for controller-data path circuits.", "venue": "ICCAD", "pages": "534-540", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DeyGP95", "doi": "10.1109/ICCAD.1995.480168", "ee": "https://doi.org/10.1109/ICCAD.1995.480168", "url": "https://dblp.org/rec/conf/iccad/DeyGP95"}, "url": "URL#6377689"}, {"@score": "1", "@id": "6377690", "info": {"authors": {"author": [{"@pid": "28/2897", "text": "Amir H. Farrahi"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "System partitioning to maximize sleep time.", "venue": "ICCAD", "pages": "452-455", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FarrahiS95", "doi": "10.1109/ICCAD.1995.480155", "ee": "https://doi.org/10.1109/ICCAD.1995.480155", "url": "https://dblp.org/rec/conf/iccad/FarrahiS95"}, "url": "URL#6377690"}, {"@score": "1", "@id": "6377691", "info": {"authors": {"author": [{"@pid": "07/3145", "text": "Elof Frank"}, {"@pid": "l/TLengauer", "text": "Thomas Lengauer"}]}, "title": "APPlaUSE: Area and performance optimization in a unified placement and synthesis environment.", "venue": "ICCAD", "pages": "662-667", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FrankL95", "doi": "10.1109/ICCAD.1995.480200", "ee": "https://doi.org/10.1109/ICCAD.1995.480200", "url": "https://dblp.org/rec/conf/iccad/FrankL95"}, "url": "URL#6377691"}, {"@score": "1", "@id": "6377692", "info": {"authors": {"author": [{"@pid": "80/3045", "text": "Robert M. Fuhrer"}, {"@pid": "l/BillLin", "text": "Bill Lin 0001"}, {"@pid": "84/595", "text": "Steven M. Nowick"}]}, "title": "Symbolic hazard-free minimization and encoding of asynchronous finite state machines.", "venue": "ICCAD", "pages": "604-611", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FuhrerLN95", "doi": "10.1109/ICCAD.1995.480191", "ee": "https://doi.org/10.1109/ICCAD.1995.480191", "url": "https://dblp.org/rec/conf/iccad/FuhrerLN95"}, "url": "URL#6377692"}, {"@score": "1", "@id": "6377693", "info": {"authors": {"author": [{"@pid": "14/5441", "text": "Shantanu Ganguly"}, {"@pid": "43/404", "text": "Shervin Hojat"}]}, "title": "Clock distribution design and verification for PowerPC microprocessors.", "venue": "ICCAD", "pages": "58-61", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GangulyH95", "doi": "10.1109/ICCAD.1995.479991", "ee": "https://doi.org/10.1109/ICCAD.1995.479991", "url": "https://dblp.org/rec/conf/iccad/GangulyH95"}, "url": "URL#6377693"}, {"@score": "1", "@id": "6377694", "info": {"authors": {"author": [{"@pid": "40/419", "text": "Yiming Gong"}, {"@pid": "30/3867", "text": "Sreejit Chakravarty"}]}, "title": "On adaptive diagnostic test generation.", "venue": "ICCAD", "pages": "181-184", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GongC95", "doi": "10.1109/ICCAD.1995.480010", "ee": "https://doi.org/10.1109/ICCAD.1995.480010", "url": "https://dblp.org/rec/conf/iccad/GongC95"}, "url": "URL#6377694"}, {"@score": "1", "@id": "6377695", "info": {"authors": {"author": [{"@pid": "80/5869", "text": "Joel Grodstein"}, {"@pid": "l/EricLehman", "text": "Eric Lehman"}, {"@pid": "33/5212", "text": "Heather Harkness"}, {"@pid": "29/3190", "text": "Bill Grundmann"}, {"@pid": "81/3685", "text": "Yosinori Watanabe"}]}, "title": "A delay model for logic synthesis of continuously-sized networks.", "venue": "ICCAD", "pages": "458-462", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GrodsteinLHGW95", "doi": "10.1109/ICCAD.1995.480156", "ee": "https://doi.org/10.1109/ICCAD.1995.480156", "url": "https://dblp.org/rec/conf/iccad/GrodsteinLHGW95"}, "url": "URL#6377695"}, {"@score": "1", "@id": "6377696", "info": {"authors": {"author": [{"@pid": "52/3767", "text": "Rohini Gupta"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Constrained multivariable optimization of transmission lines with general topologies.", "venue": "ICCAD", "pages": "130-137", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GuptaP95", "doi": "10.1109/ICCAD.1995.480003", "ee": "https://doi.org/10.1109/ICCAD.1995.480003", "url": "https://dblp.org/rec/conf/iccad/GuptaP95"}, "url": "URL#6377696"}, {"@score": "1", "@id": "6377697", "info": {"authors": {"author": [{"@pid": "68/440", "text": "Kiyoharu Hamaguchi"}, {"@pid": "77/2523", "text": "Akihito Morita"}, {"@pid": "28/711", "text": "Shuzo Yajima"}]}, "title": "Efficient construction of binary moment diagrams for verifying arithmetic circuits.", "venue": "ICCAD", "pages": "78-82", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HamaguchiMY95", "doi": "10.1109/ICCAD.1995.479995", "ee": "https://doi.org/10.1109/ICCAD.1995.479995", "url": "https://dblp.org/rec/conf/iccad/HamaguchiMY95"}, "url": "URL#6377697"}, {"@score": "1", "@id": "6377698", "info": {"authors": {"author": [{"@pid": "50/392", "text": "Lars Hedrich"}, {"@pid": "03/4624", "text": "Erich Barke"}]}, "title": "A formal approach to nonlinear analog circuit verification.", "venue": "ICCAD", "pages": "123-127", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HedrichB95", "doi": "10.1109/ICCAD.1995.480002", "ee": "https://doi.org/10.1109/ICCAD.1995.480002", "url": "https://dblp.org/rec/conf/iccad/HedrichB95"}, "url": "URL#6377698"}, {"@score": "1", "@id": "6377699", "info": {"authors": {"author": [{"@pid": "93/5799", "text": "Sybille Hellebrand"}, {"@pid": "14/140", "text": "Birgit Reeb"}, {"@pid": "03/5040", "text": "Steffen Tarnick"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "Pattern generation for a deterministic BIST scheme.", "venue": "ICCAD", "pages": "88-94", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HellebrandRTW95", "doi": "10.1109/ICCAD.1995.479997", "ee": "https://doi.org/10.1109/ICCAD.1995.479997", "url": "https://dblp.org/rec/conf/iccad/HellebrandRTW95"}, "url": "URL#6377699"}, {"@score": "1", "@id": "6377700", "info": {"authors": {"author": [{"@pid": "69/6044", "text": "Manfred Henftling"}, {"@pid": "80/676", "text": "Hannes C. Wittmann"}, {"@pid": "a/KurtAntreich", "text": "Kurt Antreich"}]}, "title": "A single-path-oriented fault-effect propagation in digital circuits considering multiple-path sensitization.", "venue": "ICCAD", "pages": "304-309", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HenftlingWA95", "doi": "10.1109/ICCAD.1995.480027", "ee": "https://doi.org/10.1109/ICCAD.1995.480027", "url": "https://dblp.org/rec/conf/iccad/HenftlingWA95"}, "url": "URL#6377700"}, {"@score": "1", "@id": "6377701", "info": {"authors": {"author": [{"@pid": "43/453", "text": "Juinn-Dar Huang"}, {"@pid": "26/5117", "text": "Jing-Yang Jou"}, {"@pid": "93/5210", "text": "Wen-Zen Shen"}]}, "title": "Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture.", "venue": "ICCAD", "pages": "359-363", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuangJS95", "doi": "10.1109/ICCAD.1995.480141", "ee": "https://doi.org/10.1109/ICCAD.1995.480141", "url": "https://dblp.org/rec/conf/iccad/HuangJS95"}, "url": "URL#6377701"}, {"@score": "1", "@id": "6377702", "info": {"authors": {"author": [{"@pid": "52/3165", "text": "Sasan Iman"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Two-level logic minimization for low power.", "venue": "ICCAD", "pages": "433-438", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ImanP95", "doi": "10.1109/ICCAD.1995.480152", "ee": "https://doi.org/10.1109/ICCAD.1995.480152", "url": "https://dblp.org/rec/conf/iccad/ImanP95"}, "url": "URL#6377702"}, {"@score": "1", "@id": "6377703", "info": {"authors": {"author": [{"@pid": "14/1035", "text": "Balakrishnan Iyer"}, {"@pid": "26/1589", "text": "Ramesh Karri"}, {"@pid": "26/6860", "text": "Israel Koren"}]}, "title": "Phantom redundancy: a high-level synthesis approach for manufacturability.", "venue": "ICCAD", "pages": "658-661", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/IyerKK95", "doi": "10.1109/ICCAD.1995.480199", "ee": "https://doi.org/10.1109/ICCAD.1995.480199", "url": "https://dblp.org/rec/conf/iccad/IyerKK95"}, "url": "URL#6377703"}, {"@score": "1", "@id": "6377704", "info": {"authors": {"author": [{"@pid": "49/2226", "text": "Robert B. Jones"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}, {"@pid": "84/1003", "text": "Jerry R. Burch"}]}, "title": "Efficient validity checking for processor verification.", "venue": "ICCAD", "pages": "2-6", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JonesDB95", "doi": "10.1109/ICCAD.1995.479877", "ee": "https://doi.org/10.1109/ICCAD.1995.479877", "url": "https://dblp.org/rec/conf/iccad/JonesDB95"}, "url": "URL#6377704"}, {"@score": "1", "@id": "6377705", "info": {"authors": {"author": [{"@pid": "61/514", "text": "Gjalt G. de Jong"}, {"@pid": "l/BillLin", "text": "Bill Lin 0001"}, {"@pid": "06/84", "text": "Carl Verdonck"}, {"@pid": "88/4196", "text": "Sven Wuytack"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "Background memory management for dynamic data structure intensive processing systems.", "venue": "ICCAD", "pages": "515-520", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JongVWC95", "doi": "10.1109/ICCAD.1995.480165", "ee": "https://doi.org/10.1109/ICCAD.1995.480165", "url": "https://dblp.org/rec/conf/iccad/JongVWC95"}, "url": "URL#6377705"}, {"@score": "1", "@id": "6377706", "info": {"authors": {"author": [{"@pid": "05/5823", "text": "S. R. Kadivar"}, {"@pid": "s/DSchmittLandsiedel", "text": "Doris Schmitt-Landsiedel"}, {"@pid": "67/1221", "text": "Heinrich Klar"}]}, "title": "A new algorithm for the design of stable higher order single loop sigma delta analog-to-digital converters.", "venue": "ICCAD", "pages": "554-561", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KadivarSK95", "doi": "10.1109/ICCAD.1995.480171", "ee": "https://doi.org/10.1109/ICCAD.1995.480171", "url": "https://dblp.org/rec/conf/iccad/KadivarSK95"}, "url": "URL#6377706"}, {"@score": "1", "@id": "6377707", "info": {"authors": {"author": [{"@pid": "06/4638", "text": "Tanay Karnik"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "An empirical model for accurate estimation of routing delay in FPGAs.", "venue": "ICCAD", "pages": "328-331", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KarnikK95", "doi": "10.1109/ICCAD.1995.480136", "ee": "https://doi.org/10.1109/ICCAD.1995.480136", "url": "https://dblp.org/rec/conf/iccad/KarnikK95"}, "url": "URL#6377707"}, {"@score": "1", "@id": "6377708", "info": {"authors": {"author": [{"@pid": "38/3695", "text": "Kevin J. Kerns"}, {"@pid": "45/4518", "text": "Ivan L. Wemple"}, {"@pid": "88/2741", "text": "Andrew T. Yang"}]}, "title": "Stable and efficient reduction of substrate model networks using congruence transforms.", "venue": "ICCAD", "pages": "207-214", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KernsWY95", "doi": "10.1109/ICCAD.1995.480014", "ee": "https://doi.org/10.1109/ICCAD.1995.480014", "url": "https://dblp.org/rec/conf/iccad/KernsWY95"}, "url": "URL#6377708"}, {"@score": "1", "@id": "6377709", "info": {"authors": {"author": [{"@pid": "00/4936", "text": "Jaewon Kim"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "A timing-driven data path layout synthesis with integer programming.", "venue": "ICCAD", "pages": "716-719", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimK95", "doi": "10.1109/ICCAD.1995.480209", "ee": "https://doi.org/10.1109/ICCAD.1995.480209", "url": "https://dblp.org/rec/conf/iccad/KimK95"}, "url": "URL#6377709"}, {"@score": "1", "@id": "6377710", "info": {"authors": {"author": [{"@pid": "92/941", "text": "Byron Krauter"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Generating sparse partial inductance matrices with guaranteed stability.", "venue": "ICCAD", "pages": "45-52", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KrauterP95", "doi": "10.1109/ICCAD.1995.479989", "ee": "https://doi.org/10.1109/ICCAD.1995.479989", "url": "https://dblp.org/rec/conf/iccad/KrauterP95"}, "url": "URL#6377710"}, {"@score": "1", "@id": "6377711", "info": {"authors": {"author": [{"@pid": "58/1672", "text": "Kannan Krishna"}, {"@pid": "91/3173", "text": "Stephen W. Director"}]}, "title": "A novel methodology for statistical parameter extraction.", "venue": "ICCAD", "pages": "696-699", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KrishnaD95", "doi": "10.1109/ICCAD.1995.480205", "ee": "https://doi.org/10.1109/ICCAD.1995.480205", "url": "https://dblp.org/rec/conf/iccad/KrishnaD95"}, "url": "URL#6377711"}, {"@score": "1", "@id": "6377712", "info": {"authors": {"author": [{"@pid": "26/2550", "text": "Roman Kuznar"}, {"@pid": "53/1366", "text": "Franc Brglez"}]}, "title": "PROP: a recursive paradigm for area-efficient and performance oriented partitioning of large FPGA netlists.", "venue": "ICCAD", "pages": "644-649", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KuznarB95", "doi": "10.1109/ICCAD.1995.10000", "ee": "https://doi.ieeecomputersociety.org/10.1109/ICCAD.1995.10000", "url": "https://dblp.org/rec/conf/iccad/KuznarB95"}, "url": "URL#6377712"}, {"@score": "1", "@id": "6377713", "info": {"authors": {"author": [{"@pid": "l/EricLehman", "text": "Eric Lehman"}, {"@pid": "81/3685", "text": "Yosinori Watanabe"}, {"@pid": "80/5869", "text": "Joel Grodstein"}, {"@pid": "33/5212", "text": "Heather Harkness"}]}, "title": "Logic decomposition during technology mapping.", "venue": "ICCAD", "pages": "264-271", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LehmanWGH95", "doi": "10.1109/ICCAD.1995.480022", "ee": "https://doi.org/10.1109/ICCAD.1995.480022", "url": "https://dblp.org/rec/conf/iccad/LehmanWGH95"}, "url": "URL#6377713"}, {"@score": "1", "@id": "6377714", "info": {"authors": {"author": [{"@pid": "71/5930", "text": "Jianmin Li"}, {"@pid": "94/1334", "text": "John Lillis"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}]}, "title": "Linear decomposition algorithm for VLSI design applications.", "venue": "ICCAD", "pages": "223-228", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiLC95", "doi": "10.1109/ICCAD.1995.480016", "ee": "https://doi.org/10.1109/ICCAD.1995.480016", "url": "https://dblp.org/rec/conf/iccad/LiLC95"}, "url": "URL#6377714"}, {"@score": "1", "@id": "6377715", "info": {"authors": {"author": [{"@pid": "21/5849", "text": "Yau-Tsun Steven Li"}, {"@pid": "79/6934", "text": "Sharad Malik"}, {"@pid": "04/245", "text": "Andrew Wolfe"}]}, "title": "Performance estimation of embedded software with instruction cache modeling.", "venue": "ICCAD", "pages": "380-387", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiMW95", "doi": "10.1109/ICCAD.1995.480144", "ee": "https://doi.org/10.1109/ICCAD.1995.480144", "url": "https://dblp.org/rec/conf/iccad/LiMW95"}, "url": "URL#6377715"}, {"@score": "1", "@id": "6377716", "info": {"authors": {"author": [{"@pid": "01/1869", "text": "Haifang Liao"}, {"@pid": "d/WWMDai", "text": "Wayne Wei-Ming Dai"}]}, "title": "Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels.", "venue": "ICCAD", "pages": "704-709", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiaoD95", "doi": "10.1109/ICCAD.1995.480207", "ee": "https://doi.org/10.1109/ICCAD.1995.480207", "url": "https://dblp.org/rec/conf/iccad/LiaoD95"}, "url": "URL#6377716"}, {"@score": "1", "@id": "6377717", "info": {"authors": {"author": [{"@pid": "91/4638", "text": "Stan Y. Liao"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}, {"@pid": "43/169", "text": "Steven W. K. Tjiang"}]}, "title": "Instruction selection using binate covering for code size optimization.", "venue": "ICCAD", "pages": "393-399", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiaoDKT95", "doi": "10.1109/ICCAD.1995.480146", "ee": "https://doi.org/10.1109/ICCAD.1995.480146", "url": "https://dblp.org/rec/conf/iccad/LiaoDKT95"}, "url": "URL#6377717"}, {"@score": "1", "@id": "6377718", "info": {"authors": {"author": [{"@pid": "94/1334", "text": "John Lillis"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "12/3923", "text": "Ting-Ting Y. Lin"}]}, "title": "Optimal wire sizing and buffer insertion for low power and a generalized delay model.", "venue": "ICCAD", "pages": "138-143", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LillisCL95", "doi": "10.1109/ICCAD.1995.480004", "ee": "https://doi.org/10.1109/ICCAD.1995.480004", "url": "https://dblp.org/rec/conf/iccad/LillisCL95"}, "url": "URL#6377718"}, {"@score": "1", "@id": "6377719", "info": {"authors": {"author": [{"@pid": "60/4781", "text": "Chih-Chang Lin"}, {"@pid": "43/1346", "text": "Mike Tien-Chien Lee"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}, {"@pid": "60/1709", "text": "Kuang-Chien Chen"}]}, "title": "Cost-free scan: a low-overhead scan path design methodology.", "venue": "ICCAD", "pages": "528-533", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LinLMC95", "doi": "10.1109/ICCAD.1995.480167", "ee": "https://doi.org/10.1109/ICCAD.1995.480167", "url": "https://dblp.org/rec/conf/iccad/LinLMC95"}, "url": "URL#6377719"}, {"@score": "1", "@id": "6377720", "info": {"authors": {"author": [{"@pid": "84/6213", "text": "Walter M. Lindermeir"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}, {"@pid": "a/KurtAntreich", "text": "Kurt Antreich"}]}, "title": "Design based analog testing by Characteristic Observation Inference.", "venue": "ICCAD", "pages": "620-626", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LindermeirGA95", "doi": "10.1109/ICCAD.1995.480193", "ee": "https://doi.org/10.1109/ICCAD.1995.480193", "url": "https://dblp.org/rec/conf/iccad/LindermeirGA95"}, "url": "URL#6377720"}, {"@score": "1", "@id": "6377721", "info": {"authors": {"author": [{"@pid": "89/4260", "text": "Paul E. R. Lippens"}, {"@pid": "68/6020", "text": "Vijay Nagasamy"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "CAD challenges in multimedia computing.", "venue": "ICCAD", "pages": "502-508", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LippensNW95", "doi": "10.1109/ICCAD.1995.480163", "ee": "https://doi.org/10.1109/ICCAD.1995.480163", "url": "https://dblp.org/rec/conf/iccad/LippensNW95"}, "url": "URL#6377721"}, {"@score": "1", "@id": "6377722", "info": {"authors": {"author": [{"@pid": "01/387", "text": "Lung-Tien Liu"}, {"@pid": "71/1813", "text": "Ming-Ter Kuo"}, {"@pid": "44/6927", "text": "Shih-Chen Huang"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}]}, "title": "A gradient method on the initial partition of Fiduccia-Mattheyses algorithm.", "venue": "ICCAD", "pages": "229-234", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiuKHC95", "doi": "10.1109/ICCAD.1995.480017", "ee": "https://doi.org/10.1109/ICCAD.1995.480017", "url": "https://dblp.org/rec/conf/iccad/LiuKHC95"}, "url": "URL#6377722"}, {"@score": "1", "@id": "6377723", "info": {"authors": {"author": [{"@pid": "86/5539", "text": "Wai-Kei Mak"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "Board-level multi-terminal net routing for FPGA-based logic emulation.", "venue": "ICCAD", "pages": "339-344", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MakW95", "doi": "10.1109/ICCAD.1995.480138", "ee": "https://doi.org/10.1109/ICCAD.1995.480138", "url": "https://dblp.org/rec/conf/iccad/MakW95"}, "url": "URL#6377723"}, {"@score": "1", "@id": "6377724", "info": {"authors": {"author": [{"@pid": "44/3782", "text": "Anmol Mathur"}, {"@pid": "60/1709", "text": "Kuang-Chien Chen"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}]}, "title": "Re-engineering of timing constrained placements for regular architectures.", "venue": "ICCAD", "pages": "485-490", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MathurCL95", "doi": "10.1109/ICCAD.1995.480161", "ee": "https://doi.org/10.1109/ICCAD.1995.480161", "url": "https://dblp.org/rec/conf/iccad/MathurCL95"}, "url": "URL#6377724"}, {"@score": "1", "@id": "6377725", "info": {"authors": {"author": [{"@pid": "31/1322", "text": "Patrick C. McGeer"}, {"@pid": "m/KennethLMcMillan", "text": "Kenneth L. McMillan"}, {"@pid": "19/326", "text": "Alexander Saldanha"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "64/7007", "text": "Patrick Scaglia"}]}, "title": "Fast discrete function evaluation using decision diagrams.", "venue": "ICCAD", "pages": "402-407", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/McGeerMSSS95", "doi": "10.1109/ICCAD.1995.480147", "ee": "https://doi.org/10.1109/ICCAD.1995.480147", "url": "https://dblp.org/rec/conf/iccad/McGeerMSSS95"}, "url": "URL#6377725"}, {"@score": "1", "@id": "6377726", "info": {"authors": {"author": [{"@pid": "42/3597", "text": "Mahesh Mehendale"}, {"@pid": "84/629", "text": "Sunil D. Sherlekar"}, {"@pid": "43/2350-1", "text": "G. Venkatesh 0001"}]}, "title": "Synthesis of multiplier-less FIR filters with minimum number of additions.", "venue": "ICCAD", "pages": "668-671", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MehendaleSV95", "doi": "10.1109/ICCAD.1995.480201", "ee": "https://doi.org/10.1109/ICCAD.1995.480201", "url": "https://dblp.org/rec/conf/iccad/MehendaleSV95"}, "url": "URL#6377726"}, {"@score": "1", "@id": "6377727", "info": {"authors": {"author": [{"@pid": "57/426", "text": "Noel Menezes"}, {"@pid": "30/351", "text": "Ross Baldick"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "A sequential quadratic programming approach to concurrent gate and wire sizing.", "venue": "ICCAD", "pages": "144-151", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MenezesBP95", "doi": "10.1109/ICCAD.1995.480005", "ee": "https://doi.org/10.1109/ICCAD.1995.480005", "url": "https://dblp.org/rec/conf/iccad/MenezesBP95"}, "url": "URL#6377727"}, {"@score": "1", "@id": "6377728", "info": {"authors": {"author": [{"@pid": "16/5386-1", "text": "Nilanjan Mukherjee 0001"}, {"@pid": "53/6555", "text": "Janusz Rajski"}, {"@pid": "11/2302", "text": "Jerzy Tyszer"}]}, "title": "On testable multipliers for fixed-width data path architectures.", "venue": "ICCAD", "pages": "541-547", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MukherjeeRT95", "doi": "10.1109/ICCAD.1995.480169", "ee": "https://doi.org/10.1109/ICCAD.1995.480169", "url": "https://dblp.org/rec/conf/iccad/MukherjeeRT95"}, "url": "URL#6377728"}, {"@score": "1", "@id": "6377729", "info": {"authors": {"author": [{"@pid": "87/2289", "text": "Hiroshi Murata"}, {"@pid": "87/2526", "text": "Kunihiro Fujiyoshi"}, {"@pid": "42/5028", "text": "Shigetoshi Nakatake"}, {"@pid": "01/323", "text": "Yoji Kajitani"}]}, "title": "Rectangle-packing-based module placement.", "venue": "ICCAD", "pages": "472-479", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MurataFNK95", "doi": "10.1109/ICCAD.1995.480159", "ee": "https://doi.org/10.1109/ICCAD.1995.480159", "url": "https://dblp.org/rec/conf/iccad/MurataFNK95"}, "url": "URL#6377729"}, {"@score": "1", "@id": "6377730", "info": {"authors": {"author": [{"@pid": "23/6810", "text": "Sudip K. Nag"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}]}, "title": "Performance-driven simultaneous place and route for island-style FPGAs.", "venue": "ICCAD", "pages": "332-338", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NagR95", "doi": "10.1109/ICCAD.1995.480137", "ee": "https://doi.org/10.1109/ICCAD.1995.480137", "url": "https://dblp.org/rec/conf/iccad/NagR95"}, "url": "URL#6377730"}, {"@score": "1", "@id": "6377731", "info": {"authors": {"author": {"@pid": "n/FaridNNajm", "text": "Farid N. Najm"}}, "title": "Power estimation techniques for integrated circuits.", "venue": "ICCAD", "pages": "492-499", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Najm95", "doi": "10.1109/ICCAD.1995.480162", "ee": "https://doi.org/10.1109/ICCAD.1995.480162", "url": "https://dblp.org/rec/conf/iccad/Najm95"}, "url": "URL#6377731"}, {"@score": "1", "@id": "6377732", "info": {"authors": {"author": [{"@pid": "24/6247", "text": "Chen-Yang Pan"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "Pseudo-random testing and signature analysis for mixed-signal circuits.", "venue": "ICCAD", "pages": "102-107", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PanC95", "doi": "10.1109/ICCAD.1995.479999", "ee": "https://doi.org/10.1109/ICCAD.1995.479999", "url": "https://dblp.org/rec/conf/iccad/PanC95"}, "url": "URL#6377732"}, {"@score": "1", "@id": "6377733", "info": {"authors": {"author": [{"@pid": "55/1599", "text": "Shipra Panda"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "Who are the variables in your neighborhood.", "venue": "ICCAD", "pages": "74-77", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PandaS95", "doi": "10.1109/ICCAD.1995.479994", "ee": "https://doi.org/10.1109/ICCAD.1995.479994", "url": "https://dblp.org/rec/conf/iccad/PandaS95"}, "url": "URL#6377733"}, {"@score": "1", "@id": "6377734", "info": {"authors": {"author": [{"@pid": "p/NelsonLPassos", "text": "Nelson L. Passos"}, {"@pid": "27/2376", "text": "Edwin Hsing-Mean Sha"}]}, "title": "Push-up scheduling: Optimal polynomial-time resource constrained scheduling for multi-dimensional applications.", "venue": "ICCAD", "pages": "588-591", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PassosS95", "doi": "10.1109/ICCAD.1995.480176", "ee": "https://doi.org/10.1109/ICCAD.1995.480176", "url": "https://dblp.org/rec/conf/iccad/PassosS95"}, "url": "URL#6377734"}, {"@score": "1", "@id": "6377735", "info": {"authors": {"author": [{"@pid": "67/2343", "text": "Eduardo J. Peral\u00edas"}, {"@pid": "82/5574", "text": "Adoraci\u00f3n Rueda"}, {"@pid": "h/JoseLuisHuertas", "text": "Jos\u00e9 Luis Huertas"}]}, "title": "Statistical behavioral modeling and characterization of A/D converters.", "venue": "ICCAD", "pages": "562-566", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PeraliasRH95", "doi": "10.1109/ICCAD.1995.480172", "ee": "https://doi.org/10.1109/ICCAD.1995.480172", "url": "https://dblp.org/rec/conf/iccad/PeraliasRH95"}, "url": "URL#6377735"}, {"@score": "1", "@id": "6377736", "info": {"authors": {"author": {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}}, "title": "Coping with RC(L) interconnect design headaches.", "venue": "ICCAD", "pages": "246-253", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Pileggi95", "doi": "10.1109/ICCAD.1995.480019", "ee": "https://doi.org/10.1109/ICCAD.1995.480019", "url": "https://dblp.org/rec/conf/iccad/Pileggi95"}, "url": "URL#6377736"}, {"@score": "1", "@id": "6377737", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Functional test generation for delay faults in combinational circuits.", "venue": "ICCAD", "pages": "687-694", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PomeranzR95", "doi": "10.1109/ICCAD.1995.480204", "ee": "https://doi.org/10.1109/ICCAD.1995.480204", "url": "https://dblp.org/rec/conf/iccad/PomeranzR95"}, "url": "URL#6377737"}, {"@score": "1", "@id": "6377738", "info": {"authors": {"author": [{"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "98/1909", "text": "Kazutoshi Wakabayashi"}]}, "title": "Design-for-debugging of application specific designs.", "venue": "ICCAD", "pages": "295-301", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PotkonjakDW95", "doi": "10.1109/ICCAD.1995.480026", "ee": "https://doi.org/10.1109/ICCAD.1995.480026", "url": "https://dblp.org/rec/conf/iccad/PotkonjakDW95"}, "url": "URL#6377738"}, {"@score": "1", "@id": "6377739", "info": {"authors": {"author": [{"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "Cost optimization in ASIC implementation of periodic hard-real time systems using behavioral synthesis techniques.", "venue": "ICCAD", "pages": "446-451", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PotkonjakW95", "doi": "10.1109/ICCAD.1995.480154", "ee": "https://doi.org/10.1109/ICCAD.1995.480154", "url": "https://dblp.org/rec/conf/iccad/PotkonjakW95"}, "url": "URL#6377739"}, {"@score": "1", "@id": "6377740", "info": {"authors": {"author": [{"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "28/3799", "text": "Srimat T. Chakradhar"}]}, "title": "Acceleration techniques for dynamic vector compaction.", "venue": "ICCAD", "pages": "310-317", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RaghunathanC95", "doi": "10.1109/ICCAD.1995.480134", "ee": "https://doi.org/10.1109/ICCAD.1995.480134", "url": "https://dblp.org/rec/conf/iccad/RaghunathanC95"}, "url": "URL#6377740"}, {"@score": "1", "@id": "6377741", "info": {"authors": {"author": [{"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "An iterative improvement algorithm for low power data path synthesis.", "venue": "ICCAD", "pages": "597-602", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RaghunathanJ95", "doi": "10.1109/ICCAD.1995.480190", "ee": "https://doi.org/10.1109/ICCAD.1995.480190", "url": "https://dblp.org/rec/conf/iccad/RaghunathanJ95"}, "url": "URL#6377741"}, {"@score": "1", "@id": "6377742", "info": {"authors": {"author": [{"@pid": "32/3103", "text": "Kavita Ravi"}, {"@pid": "62/5300", "text": "Fabio Somenzi"}]}, "title": "High-density reachability analysis.", "venue": "ICCAD", "pages": "154-158", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RaviS95", "doi": "10.1109/ICCAD.1995.480006", "ee": "https://doi.org/10.1109/ICCAD.1995.480006", "url": "https://dblp.org/rec/conf/iccad/RaviS95"}, "url": "URL#6377742"}, {"@score": "1", "@id": "6377743", "info": {"authors": {"author": {"@pid": "67/1536", "text": "Ferm\u00edn S\u00e1nchez"}}, "title": "Time-Constrained Loop Pipelining.", "venue": "ICCAD", "pages": "592", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Sanchez95", "doi": "10.1109/ICCAD.1995.480177", "ee": "https://doi.org/10.1109/ICCAD.1995.480177", "url": "https://dblp.org/rec/conf/iccad/Sanchez95"}, "url": "URL#6377743"}, {"@score": "1", "@id": "6377744", "info": {"authors": {"author": [{"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}, {"@pid": "06/6956", "text": "Weitong Chuang"}]}, "title": "Power vs. delay in gate sizing: conflicting objectives?", "venue": "ICCAD", "pages": "463-466", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SapatnekarC95", "doi": "10.1109/ICCAD.1995.480157", "ee": "https://doi.org/10.1109/ICCAD.1995.480157", "url": "https://dblp.org/rec/conf/iccad/SapatnekarC95"}, "url": "URL#6377744"}, {"@score": "1", "@id": "6377745", "info": {"authors": {"author": [{"@pid": "65/2536", "text": "Harsha Sathyamurthy"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}, {"@pid": "54/3545", "text": "John P. Fishburn"}]}, "title": "Speeding up pipelined circuits through a combination of gate sizing and clock skew optimization.", "venue": "ICCAD", "pages": "467-470", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SathyamurthySF95", "doi": "10.1109/ICCAD.1995.480158", "ee": "https://doi.org/10.1109/ICCAD.1995.480158", "url": "https://dblp.org/rec/conf/iccad/SathyamurthySF95"}, "url": "URL#6377745"}, {"@score": "1", "@id": "6377746", "info": {"authors": {"author": [{"@pid": "85/415", "text": "Hiroshi Sawada"}, {"@pid": "24/3777", "text": "Takayuki Suyama"}, {"@pid": "21/6123", "text": "Akira Nagoya"}]}, "title": "Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization.", "venue": "ICCAD", "pages": "353-358", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SawadaSN95", "doi": "10.1109/ICCAD.1995.480140", "ee": "https://doi.org/10.1109/ICCAD.1995.480140", "url": "https://dblp.org/rec/conf/iccad/SawadaSN95"}, "url": "URL#6377746"}, {"@score": "1", "@id": "6377747", "info": {"authors": {"author": [{"@pid": "s/HermanSchmit", "text": "Herman Schmit"}, {"@pid": "t/DonaldEThomas", "text": "Donald E. Thomas"}]}, "title": "Address generation for memories containing multiple arrays.", "venue": "ICCAD", "pages": "510-514", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SchmitT95", "doi": "10.1109/ICCAD.1995.480164", "ee": "https://doi.org/10.1109/ICCAD.1995.480164", "url": "https://dblp.org/rec/conf/iccad/SchmitT95"}, "url": "URL#6377747"}, {"@score": "1", "@id": "6377748", "info": {"authors": {"author": {"@pid": "s/WPShi", "text": "Weiping Shi"}}, "title": "An optimal algorithm for area minimization of slicing floorplans.", "venue": "ICCAD", "pages": "480-484", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Shi95", "doi": "10.1109/ICCAD.1995.480160", "ee": "https://doi.org/10.1109/ICCAD.1995.480160", "url": "https://dblp.org/rec/conf/iccad/Shi95"}, "url": "URL#6377748"}, {"@score": "1", "@id": "6377749", "info": {"authors": {"author": [{"@pid": "26/5542", "text": "K. J. Singh"}, {"@pid": "58/3701", "text": "P. A. Subrahmanyam"}]}, "title": "Extracting RTL models from transistor netlists.", "venue": "ICCAD", "pages": "11-17", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SinghS95", "doi": "10.1109/ICCAD.1995.479879", "ee": "https://doi.org/10.1109/ICCAD.1995.479879", "url": "https://dblp.org/rec/conf/iccad/SinghS95"}, "url": "URL#6377749"}, {"@score": "1", "@id": "6377750", "info": {"authors": {"author": [{"@pid": "00/3769", "text": "T. Smedes"}, {"@pid": "v/NPvanderMeijs", "text": "N. P. van der Meijs"}, {"@pid": "40/5172", "text": "Arjan J. van Genderen"}]}, "title": "Extraction of circuit models for substrate cross-talk.", "venue": "ICCAD", "pages": "199-206", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SmedesMG95", "doi": "10.1109/ICCAD.1995.480013", "ee": "https://doi.org/10.1109/ICCAD.1995.480013", "url": "https://dblp.org/rec/conf/iccad/SmedesMG95"}, "url": "URL#6377750"}, {"@score": "1", "@id": "6377751", "info": {"authors": {"author": [{"@pid": "53/5546", "text": "Albrecht P. Stroele"}, {"@pid": "02/1297", "text": "Hans-Joachim Wunderlich"}]}, "title": "Test register insertion with minimum hardware cost.", "venue": "ICCAD", "pages": "95-101", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/StroeleW95", "doi": "10.1109/ICCAD.1995.479998", "ee": "https://doi.org/10.1109/ICCAD.1995.479998", "url": "https://dblp.org/rec/conf/iccad/StroeleW95"}, "url": "URL#6377751"}, {"@score": "1", "@id": "6377752", "info": {"authors": {"author": [{"@pid": "47/4961", "text": "Chauchin Su"}, {"@pid": "35/200", "text": "Shenshung Chiang"}, {"@pid": "15/534", "text": "Shyh-Jye Jou"}]}, "title": "Impulse response fault model and fault extraction for functional level analog circuit diagnosis.", "venue": "ICCAD", "pages": "631-636", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SuCJ95", "doi": "10.1109/ICCAD.1995.480195", "ee": "https://doi.org/10.1109/ICCAD.1995.480195", "url": "https://dblp.org/rec/conf/iccad/SuCJ95"}, "url": "URL#6377752"}, {"@score": "1", "@id": "6377753", "info": {"authors": {"author": [{"@pid": "91/5392", "text": "Ashok Sudarsanam"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Memory bank and register allocation in software synthesis for ASIPs.", "venue": "ICCAD", "pages": "388-392", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SudarsanamM95", "doi": "10.1109/ICCAD.1995.480145", "ee": "https://doi.org/10.1109/ICCAD.1995.480145", "url": "https://dblp.org/rec/conf/iccad/SudarsanamM95"}, "url": "URL#6377753"}, {"@score": "1", "@id": "6377754", "info": {"authors": {"author": [{"@pid": "69/2239", "text": "Gustavo E. T\u00e9llez"}, {"@pid": "28/2897", "text": "Amir H. Farrahi"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Activity-driven clock design for low power circuits.", "venue": "ICCAD", "pages": "62-65", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TellezFS95", "doi": "10.1109/ICCAD.1995.479992", "ee": "https://doi.org/10.1109/ICCAD.1995.479992", "url": "https://dblp.org/rec/conf/iccad/TellezFS95"}, "url": "URL#6377754"}, {"@score": "1", "@id": "6377755", "info": {"authors": {"author": [{"@pid": "35/2706", "text": "Chin-Chi Teng"}, {"@pid": "67/2941", "text": "Anthony M. Hill"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "Estimation of maximum transition counts at internal nodes in CMOS VLSI circuits.", "venue": "ICCAD", "pages": "366-370", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TengHK95", "doi": "10.1109/ICCAD.1995.480142", "ee": "https://doi.org/10.1109/ICCAD.1995.480142", "url": "https://dblp.org/rec/conf/iccad/TengHK95"}, "url": "URL#6377755"}, {"@score": "1", "@id": "6377756", "info": {"authors": {"author": [{"@pid": "23/6354", "text": "Boris Troyanovsky"}, {"@pid": "12/4802", "text": "Zhiping Yu"}, {"@pid": "44/7042", "text": "Lydia So"}, {"@pid": "35/2701", "text": "Robert W. Dutton"}]}, "title": "Relaxation-based harmonic balance technique for semiconductor device simulation.", "venue": "ICCAD", "pages": "700-703", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TroyanovskyYSD95", "doi": "10.1109/ICCAD.1995.480206", "ee": "https://doi.org/10.1109/ICCAD.1995.480206", "url": "https://dblp.org/rec/conf/iccad/TroyanovskyYSD95"}, "url": "URL#6377756"}, {"@score": "1", "@id": "6377757", "info": {"authors": {"author": [{"@pid": "21/174", "text": "Taku Uchino"}, {"@pid": "65/6394", "text": "Fumihiro Minami"}, {"@pid": "87/3767", "text": "Takashi Mitsuhashi"}, {"@pid": "25/6427", "text": "Nobuyuki Goto"}]}, "title": "Switching activity analysis using Boolean approximation method.", "venue": "ICCAD", "pages": "20-25", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/UchinoMMG95", "doi": "10.1109/ICCAD.1995.479880", "ee": "https://doi.org/10.1109/ICCAD.1995.479880", "url": "https://dblp.org/rec/conf/iccad/UchinoMMG95"}, "url": "URL#6377757"}, {"@score": "1", "@id": "6377758", "info": {"authors": {"author": [{"@pid": "04/6157", "text": "Hirendu Vaishnav"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Delay optimal partitioning targeting low power VLSI circuits.", "venue": "ICCAD", "pages": "638-643", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VaishnavP95", "doi": "10.1109/ICCAD.1995.480196", "ee": "https://doi.org/10.1109/ICCAD.1995.480196", "url": "https://dblp.org/rec/conf/iccad/VaishnavP95"}, "url": "URL#6377758"}, {"@score": "1", "@id": "6377759", "info": {"authors": {"author": [{"@pid": "71/846", "text": "Nishath K. Verghese"}, {"@pid": "91/3194", "text": "David J. Allstot"}]}, "title": "SUBTRACT: a program for the efficient evaluation of substrate parasitics in integrated circuits.", "venue": "ICCAD", "pages": "194-198", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/VergheseA95", "doi": "10.1109/ICCAD.1995.480012", "ee": "https://doi.org/10.1109/ICCAD.1995.480012", "url": "https://dblp.org/rec/conf/iccad/VergheseA95"}, "url": "URL#6377759"}, {"@score": "1", "@id": "6377760", "info": {"authors": {"author": [{"@pid": "84/5137", "text": "Huey-Yih Wang"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Multi-level logic optimization of FSM networks.", "venue": "ICCAD", "pages": "728-735", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WangB95", "doi": "10.1109/ICCAD.1995.480254", "ee": "https://doi.org/10.1109/ICCAD.1995.480254", "url": "https://dblp.org/rec/conf/iccad/WangB95"}, "url": "URL#6377760"}, {"@score": "1", "@id": "6377761", "info": {"authors": {"author": [{"@pid": "95/5758", "text": "Wing Hang Wong"}, {"@pid": "95/123", "text": "Rajiv Jain"}]}, "title": "PARAS: system-level concurrent partitioning and scheduling.", "venue": "ICCAD", "pages": "440-445", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WongJ95", "doi": "10.1109/ICCAD.1995.480153", "ee": "https://doi.org/10.1109/ICCAD.1995.480153", "url": "https://dblp.org/rec/conf/iccad/WongJ95"}, "url": "URL#6377761"}, {"@score": "1", "@id": "6377762", "info": {"authors": {"author": [{"@pid": "44/4584", "text": "Scott Woods"}, {"@pid": "16/155", "text": "Giorgio Casinovi"}]}, "title": "Gate-level simulation of digital circuits using multi-valued Boolean algebras.", "venue": "ICCAD", "pages": "413-419", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WoodsC95", "doi": "10.1109/ICCAD.1995.480149", "ee": "https://doi.org/10.1109/ICCAD.1995.480149", "url": "https://dblp.org/rec/conf/iccad/WoodsC95"}, "url": "URL#6377762"}, {"@score": "1", "@id": "6377763", "info": {"authors": {"author": [{"@pid": "56/3649", "text": "Tianxiong Xue"}, {"@pid": "51/5907", "text": "Ernest S. Kuh"}]}, "title": "Post routing performance optimization via multi-link insertion and non-uniform wiresizing.", "venue": "ICCAD", "pages": "575-580", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/XueK95", "doi": "10.1109/ICCAD.1995.480174", "ee": "https://doi.org/10.1109/ICCAD.1995.480174", "url": "https://dblp.org/rec/conf/iccad/XueK95"}, "url": "URL#6377763"}, {"@score": "1", "@id": "6377764", "info": {"authors": {"author": [{"@pid": "96/6925", "text": "Hakan Yalcin"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Hierarchical timing analysis using conditional delays.", "venue": "ICCAD", "pages": "371-377", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YalcinH95", "doi": "10.1109/ICCAD.1995.480143", "ee": "https://doi.org/10.1109/ICCAD.1995.480143", "url": "https://dblp.org/rec/conf/iccad/YalcinH95"}, "url": "URL#6377764"}, {"@score": "1", "@id": "6377765", "info": {"authors": {"author": [{"@pid": "y/HannahHonghuaYang", "text": "Hannah Honghua Yang"}, {"@pid": "w/MartinDFWong", "text": "D. F. Wong 0001"}]}, "title": "New algorithms for min-cut replication in partitioned circuits.", "venue": "ICCAD", "pages": "216-222", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YangW95", "doi": "10.1109/ICCAD.1995.480015", "ee": "https://doi.org/10.1109/ICCAD.1995.480015", "url": "https://dblp.org/rec/conf/iccad/YangW95"}, "url": "URL#6377765"}, {"@score": "1", "@id": "6377766", "info": {"authors": {"author": [{"@pid": "41/91", "text": "Ti-Yen Yen"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}]}, "title": "Communication synthesis for distributed embedded systems.", "venue": "ICCAD", "pages": "288-294", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YenW95", "doi": "10.1109/ICCAD.1995.480025", "ee": "https://doi.org/10.1109/ICCAD.1995.480025", "url": "https://dblp.org/rec/conf/iccad/YenW95"}, "url": "URL#6377766"}, {"@score": "1", "@id": "6377767", "info": {"authors": {"author": [{"@pid": "16/1117", "text": "Man-Fai Yu"}, {"@pid": "d/WWMDai", "text": "Wayne Wei-Ming Dai"}]}, "title": "Single-layer fanout routing and routability analysis for Ball Grid Arrays.", "venue": "ICCAD", "pages": "581-586", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YuD95", "doi": "10.1109/ICCAD.1995.480175", "ee": "https://doi.org/10.1109/ICCAD.1995.480175", "url": "https://dblp.org/rec/conf/iccad/YuD95"}, "url": "URL#6377767"}, {"@score": "1", "@id": "6377768", "info": {"authors": {"author": [{"@pid": "181/2852", "text": "Wei Zhao"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}]}, "title": "Architectural partitioning of control memory for application specific programmable processors.", "venue": "ICCAD", "pages": "521-526", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhaoP95", "doi": "10.1109/ICCAD.1995.480166", "ee": "https://doi.org/10.1109/ICCAD.1995.480166", "url": "https://dblp.org/rec/conf/iccad/ZhaoP95"}, "url": "URL#6377768"}, {"@score": "1", "@id": "6377769", "info": {"authors": {"author": [{"@pid": "31/3716", "text": "D. Zhou"}, {"@pid": "86/2188", "text": "N. Chen"}, {"@pid": "27/3276", "text": "W. Cai"}]}, "title": "A fast wavelet collocation method for high-speed VLSI circuit simulation.", "venue": "ICCAD", "pages": "115-122", "year": "1995", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhouCC95", "doi": "10.1109/ICCAD.1995.480001", "ee": "https://doi.org/10.1109/ICCAD.1995.480001", "url": "https://dblp.org/rec/conf/iccad/ZhouCC95"}, "url": "URL#6377769"}, {"@score": "1", "@id": "6392677", "info": {"authors": {"author": {"@pid": "71/3019", "text": "Richard L. Rudell"}}, "title": "Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1995, San Jose, California, USA, November 5-9, 1995", "venue": "ICCAD", "publisher": "IEEE Computer Society / ACM", "year": "1995", "type": "Editorship", "key": "conf/iccad/1995", "ee": "https://ieeexplore.ieee.org/xpl/conhome/3472/proceeding", "url": "https://dblp.org/rec/conf/iccad/1995"}, "url": "URL#6392677"}]}}}