module wideexpr_00845(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u6;
  assign y1 = ((s1)-(s4))^~(1'sb1);
  assign y2 = ((s6)|((ctrl[1]?$signed(+((ctrl[3]?3'sb111:(s6)>>>($unsigned(s1))))):6'sb101000)))<<($signed(s2));
  assign y3 = 5'sb01010;
  assign y4 = {4{(s4)&(5'sb10111)}};
  assign y5 = $signed((ctrl[0]?{1{((ctrl[6]?s0:s1))&(4'sb1111)}}:({4'sb1001,~|({4{$signed({1{u1}})}}),6'sb100010,(+($unsigned((6'b001101)|(u5))))+((({s3,s4,s5})>>((ctrl[0]?s6:s4)))^~({$signed(4'sb1110)}))})<<(+((ctrl[4]?({$signed(5'sb11110),(s4)<<(u4)})>>({4{(s1)&(s1)}}):|((&(u6))<<((5'sb10010)|(s5))))))));
  assign y6 = s4;
  assign y7 = {+(~&(-(~&(3'sb111)))),(s1)<<<((ctrl[2]?s1:$signed((ctrl[5]?s4:((s1)>>(s2))&($signed(u0))))))};
endmodule
