# Talks
| Filename | Name | Title	|
| ------------ | ------------ | ------------ |
| Horowitz Intro | Mark Horowitz  | Intro to Stanford Session |
| Fault          | Leonard Truong | Fault: A Python Framework for Agile Hardware Verification |



# Posters
| Filename | Student Name | Poster Title	|
| ------------ | ------------ | ------------ |
| NextGenCGRA | Ankita Nayak, Alex Carsello	| Next-Gen CGRA Architecture | 
| MixedSignals | Steven Herbst | Mixed Signal Emulation |
| H2H | Jeff Setter	| Halide-to-CoreIR |	
| Garnet* | Leonard Truong, Pat Hanrahan, Raj Setaluri | Garnet - Next generation generator |
| Magma* | Leonard Truong, Pat Hanrahan, Raj Setaluri | Magma - Python embedded hardware language |
| Fault* | Leonard Truong, Pat Hanrahan, Raj Setaluri| Fault - Magma library for verification |	
| CoSA | Makai Mann, Cristian Mattarei, Aina Niemetz, Clark Barrett| Verification/CoSA |
| Aetherling | David Durst | Aetherling: Resource-Aware, Space-Time Scheduling |	
| DNN* | Xuan Yang, Qiaoyi Liu | Auto-scheduling Deep Neural Networks for Hardware |
| NextGenPE* | Nikhil Bhagdikar | Next-Gen PE Architecture |			
| Placement* | Keyi Zhang | Kernel-Based Efficient Placement Algorithm for CGRA |
| JIT* | Dillon Huff	| Using Just-In-Time Compilation to Accelerate Simulations of Reconfigurable Architectures |
| ? | Gedeon Nyengele	| |
| CoreIR* | Ross Daly	| CoreIR: LLVM-Inspired Hardware Intermediate Representation |

* Not yet uploaded
