Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 17 19:53:49 2021
| Host         : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           14 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |              52 |           17 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              19 |            7 |
| Yes          | Yes                   | No                     |              48 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                        Enable Signal                        |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out     | tpg_inst/display_mode[1]_i_1_n_0                            | instance_name/inst/locked                              |                1 |              2 |         2.00 |
|  instance_name/inst/clk_out2_5x |                                                             | uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0        |                1 |              3 |         3.00 |
|  instance_name/inst/clk_out2_5x |                                                             | uihdmitx_inst/Inst_d0_serializer_10_1/p_0_in           |                1 |              3 |         3.00 |
|  instance_name/inst/clk_out2_5x |                                                             | uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in           |                1 |              3 |         3.00 |
|  instance_name/inst/clk_out2_5x |                                                             | uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in           |                1 |              3 |         3.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr[3]_i_1_n_0   | uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0        |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0   |                                                        |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr[3]_i_1__2_n_0 | uihdmitx_inst/Inst_d0_serializer_10_1/p_0_in           |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_1__2_n_0 |                                                        |                2 |              4 |         2.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr[3]_i_1__1_n_0 | uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in           |                2 |              4 |         2.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_1__1_n_0 |                                                        |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_1__0_n_0 |                                                        |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr[3]_i_1__0_n_0 | uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in           |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out     |                                                             | uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d[9]_i_1_n_0 |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out     |                                                             | uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0        |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out     |                                                             | uihdmitx_inst/Inst_d0_serializer_10_1/p_0_in           |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out     |                                                             | uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in           |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out     |                                                             | uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in           |                2 |              4 |         2.00 |
|  instance_name/inst/clk_out     | tpg_inst/display_mode_cnt_0                                 | instance_name/inst/locked                              |                2 |              6 |         3.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_clk_oserdese3_10to1/RST0                 | instance_name/inst/locked                              |                3 |              8 |         2.67 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d0_serializer_10_1/RST0                  | instance_name/inst/locked                              |                1 |              8 |         8.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d1_serializer_10_1/RST0                  | instance_name/inst/locked                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d2_serializer_10_1/RST0                  | instance_name/inst/locked                              |                2 |              8 |         4.00 |
|  instance_name/inst/clk_out     | vtc_inst/v_cnt                                              | instance_name/inst/locked                              |                4 |             11 |         2.75 |
|  instance_name/inst/clk_out     |                                                             |                                                        |                7 |             15 |         2.14 |
|  instance_name/inst/clk_out2_5x |                                                             |                                                        |                7 |             16 |         2.29 |
|  instance_name/inst/clk_out     |                                                             | instance_name/inst/locked                              |                7 |             18 |         2.57 |
|  instance_name/inst/clk_out     |                                                             | uihdmitx_inst/Inst_TMDSEncoder_red/de_dd               |                7 |             20 |         2.86 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0             |                                                        |                2 |             20 |        10.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d0_serializer_10_1/p_0_in                |                                                        |                2 |             20 |        10.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in                |                                                        |                2 |             20 |        10.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in                |                                                        |                2 |             20 |        10.00 |
+---------------------------------+-------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


