.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* SwSPI_Master_1_SPI_CS */
.set SwSPI_Master_1_SPI_CS__0__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_CS__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_CS__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_CS__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_CS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SwSPI_Master_1_SPI_CS__0__HSIOM_MASK, 0x00F00000
.set SwSPI_Master_1_SPI_CS__0__HSIOM_SHIFT, 20
.set SwSPI_Master_1_SPI_CS__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_CS__0__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_CS__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_CS__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_CS__0__MASK, 0x20
.set SwSPI_Master_1_SPI_CS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_CS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_CS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_CS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_CS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_CS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_CS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_CS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_CS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_CS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_CS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_CS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_CS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_CS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_CS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_CS__0__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_CS__0__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_CS__0__PORT, 2
.set SwSPI_Master_1_SPI_CS__0__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_CS__0__SHIFT, 5
.set SwSPI_Master_1_SPI_CS__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_CS__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_CS__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_CS__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_CS__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_CS__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_CS__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_CS__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_CS__MASK, 0x20
.set SwSPI_Master_1_SPI_CS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_CS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_CS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_CS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_CS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_CS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_CS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_CS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_CS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_CS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_CS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_CS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_CS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_CS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_CS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_CS__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_CS__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_CS__PORT, 2
.set SwSPI_Master_1_SPI_CS__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_CS__SHIFT, 5

/* SwSPI_Master_1_SPI_MISO */
.set SwSPI_Master_1_SPI_MISO__0__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_MISO__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_MISO__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_MISO__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_MISO__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SwSPI_Master_1_SPI_MISO__0__HSIOM_MASK, 0x000000F0
.set SwSPI_Master_1_SPI_MISO__0__HSIOM_SHIFT, 4
.set SwSPI_Master_1_SPI_MISO__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MISO__0__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MISO__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MISO__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MISO__0__MASK, 0x02
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_MISO__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_MISO__0__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_MISO__0__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_MISO__0__PORT, 2
.set SwSPI_Master_1_SPI_MISO__0__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_MISO__0__SHIFT, 1
.set SwSPI_Master_1_SPI_MISO__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_MISO__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_MISO__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_MISO__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_MISO__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MISO__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MISO__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MISO__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MISO__MASK, 0x02
.set SwSPI_Master_1_SPI_MISO__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_MISO__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_MISO__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_MISO__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_MISO__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_MISO__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_MISO__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_MISO__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_MISO__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_MISO__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_MISO__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_MISO__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_MISO__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_MISO__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_MISO__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_MISO__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_MISO__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_MISO__PORT, 2
.set SwSPI_Master_1_SPI_MISO__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_MISO__SHIFT, 1

/* SwSPI_Master_1_SPI_MOSI */
.set SwSPI_Master_1_SPI_MOSI__0__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_MOSI__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_MOSI__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_MOSI__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_MOSI__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SwSPI_Master_1_SPI_MOSI__0__HSIOM_MASK, 0x000F0000
.set SwSPI_Master_1_SPI_MOSI__0__HSIOM_SHIFT, 16
.set SwSPI_Master_1_SPI_MOSI__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MOSI__0__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MOSI__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MOSI__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MOSI__0__MASK, 0x10
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_MOSI__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_MOSI__0__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_MOSI__0__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_MOSI__0__PORT, 2
.set SwSPI_Master_1_SPI_MOSI__0__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_MOSI__0__SHIFT, 4
.set SwSPI_Master_1_SPI_MOSI__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_MOSI__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_MOSI__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_MOSI__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_MOSI__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MOSI__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MOSI__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_MOSI__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_MOSI__MASK, 0x10
.set SwSPI_Master_1_SPI_MOSI__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_MOSI__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_MOSI__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_MOSI__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_MOSI__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_MOSI__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_MOSI__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_MOSI__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_MOSI__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_MOSI__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_MOSI__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_MOSI__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_MOSI__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_MOSI__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_MOSI__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_MOSI__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_MOSI__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_MOSI__PORT, 2
.set SwSPI_Master_1_SPI_MOSI__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_MOSI__SHIFT, 4

/* SwSPI_Master_1_SPI_SCK */
.set SwSPI_Master_1_SPI_SCK__0__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_SCK__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_SCK__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_SCK__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_SCK__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SwSPI_Master_1_SPI_SCK__0__HSIOM_MASK, 0x00000F00
.set SwSPI_Master_1_SPI_SCK__0__HSIOM_SHIFT, 8
.set SwSPI_Master_1_SPI_SCK__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_SCK__0__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_SCK__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_SCK__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_SCK__0__MASK, 0x04
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_SCK__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_SCK__0__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_SCK__0__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_SCK__0__PORT, 2
.set SwSPI_Master_1_SPI_SCK__0__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_SCK__0__SHIFT, 2
.set SwSPI_Master_1_SPI_SCK__DR, CYREG_GPIO_PRT2_DR
.set SwSPI_Master_1_SPI_SCK__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SwSPI_Master_1_SPI_SCK__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SwSPI_Master_1_SPI_SCK__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SwSPI_Master_1_SPI_SCK__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_SCK__INTR, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_SCK__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SwSPI_Master_1_SPI_SCK__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SwSPI_Master_1_SPI_SCK__MASK, 0x04
.set SwSPI_Master_1_SPI_SCK__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SwSPI_Master_1_SPI_SCK__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SwSPI_Master_1_SPI_SCK__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SwSPI_Master_1_SPI_SCK__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SwSPI_Master_1_SPI_SCK__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SwSPI_Master_1_SPI_SCK__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SwSPI_Master_1_SPI_SCK__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SwSPI_Master_1_SPI_SCK__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SwSPI_Master_1_SPI_SCK__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SwSPI_Master_1_SPI_SCK__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SwSPI_Master_1_SPI_SCK__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SwSPI_Master_1_SPI_SCK__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SwSPI_Master_1_SPI_SCK__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SwSPI_Master_1_SPI_SCK__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SwSPI_Master_1_SPI_SCK__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SwSPI_Master_1_SPI_SCK__PC, CYREG_GPIO_PRT2_PC
.set SwSPI_Master_1_SPI_SCK__PC2, CYREG_GPIO_PRT2_PC2
.set SwSPI_Master_1_SPI_SCK__PORT, 2
.set SwSPI_Master_1_SPI_SCK__PS, CYREG_GPIO_PRT2_PS
.set SwSPI_Master_1_SPI_SCK__SHIFT, 2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
