<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'leds_controller/col_V' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:55:04.972+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:54:47.957+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:54:46.893+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 103430c66&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.809 ; gain = 83.883&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 103430c66&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.809 ; gain = 83.883&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 103430c66&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.672 ; gain = 88.746&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 103430c66&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1078.672 ; gain = 88.746&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 21beafb6a&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1079.488 ; gain = 89.562" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:39.457+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_V_V_full_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_V_V_full_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.688+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.660+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.641+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.620+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.602+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.583+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.563+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.544+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.526+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.509+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.489+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.469+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.451+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.433+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.412+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.394+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;x[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;x[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:57:24.375+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module leds_controller.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 694.871 ; gain = 424.457&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|leds_controller | (A2*B2)'    | 23     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | &#xD;&#xA;+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 695.449 ; gain = 425.035&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 695.449 ; gain = 425.035&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+--------+------+&#xD;&#xA;|      |Cell    |Count |&#xD;&#xA;+------+--------+------+&#xD;&#xA;|1     |CARRY4  |    27|&#xD;&#xA;|2     |DSP48E1 |     1|&#xD;&#xA;|3     |LUT1    |    63|&#xD;&#xA;|4     |LUT2    |    58|&#xD;&#xA;|5     |LUT3    |     8|&#xD;&#xA;|6     |LUT4    |     4|&#xD;&#xA;|7     |LUT5    |     7|&#xD;&#xA;|8     |LUT6    |    36|&#xD;&#xA;|9     |FDRE    |   156|&#xD;&#xA;|10    |FDSE    |     1|&#xD;&#xA;+------+--------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+-----------------------------------+-----------------------------+------+&#xD;&#xA;|      |Instance                           |Module                       |Cells |&#xD;&#xA;+------+-----------------------------------+-----------------------------+------+&#xD;&#xA;|1     |top                                |                             |   361|&#xD;&#xA;|2     |  leds_controller_mbkb_U0          |leds_controller_mbkb         |   177|&#xD;&#xA;|3     |    leds_controller_mbkb_MulnS_0_U |leds_controller_mbkb_MulnS_0 |   177|&#xD;&#xA;+------+-----------------------------------+-----------------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 715.734 ; gain = 445.320&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 715.734 ; gain = 142.109&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 715.734 ; gain = 445.320" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:30.175+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.808+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.789+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.773+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.755+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.737+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.719+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.702+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (A[21]) is unused and will be removed from module leds_controller." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.683+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[0]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.665+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[1]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.646+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[2]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.627+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[3]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.609+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[2] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.591+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[3] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.573+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[4] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.554+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[5] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.536+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[6] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.518+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]&#xD;&#xA;DSP Report: Generating DSP leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.&#xD;&#xA;DSP Report: register B is absorbed into DSP leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: register leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg is absorbed into DSP leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: operator leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/tmp_product is absorbed into DSP leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg.&#xD;&#xA;DSP Report: operator leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/tmp_product is absorbed into DSP leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.500+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.482+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element B was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.463+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:30]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.446+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:24]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.428+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff0_reg' and it is trimmed from '48' to '25' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:30]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.411+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'leds_controller_mbkb_U0/leds_controller_mbkb_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '25' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:24]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.393+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_222_reg' and it is trimmed from '7' to '3' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:127]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.377+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_227_reg' and it is trimmed from '7' to '3' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:121]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.358+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_217_reg' and it is trimmed from '40' to '38' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:115]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.341+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element A was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:24]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.323+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'neg_ti_reg_232_reg' and it is trimmed from '20' to '3' bits. [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:102]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.302+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.286+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:24]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.266+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.249+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.232+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element b_reg0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.215+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element a_reg0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:25]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.198+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:30]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.183+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:24]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.167+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:30]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.150+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:30]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.134+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buff1_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:24]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.120+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element buff0_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller_mbkb.v:30]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:10.107+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[0]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 391.660 ; gain = 121.246&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 391.660 ; gain = 121.246&#xD;&#xA;---------------------------------------------------------------------------------" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:05.090+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[1]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.275+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[2]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.260+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller has unconnected port col_V[3]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.245+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design leds_controller_mbkb has unconnected port reset" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.228+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[2] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.202+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[3] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.182+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[4] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.161+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[5] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.145+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design leds_controller has port out_V_V_din[6] driven by constant 0" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.132+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element out_V_V_blk_n_reg was removed.  [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:133]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.118+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:218]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.105+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:210]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.091+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/guill/Desktop/final_project_hls_leds_controller/solution1/impl/verilog/leds_controller.v:198]" projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:56:00.079+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:55:24.009+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="final_project_hls_leds_controller" solutionName="solution1" date="2021-05-27T15:55:23.700+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
