parameter [7 : 0] DEFAULT_RULE = 8'b00011110;
module i_ca_prng(
  input          ca_state_we,
  input [31 : 0] ca_state_input,
  input [31 : 0] ca_state_new,
  input [31 : 0] tmp_ca_state_new,
  input [7 : 0] update_rule_input,
  input [31:0] init_pattern_data,
  input [7:0] update_rule_reg,
  input clk,
  input reset_n,
  input [31:0] ca_state_reg,
  input [31:0] prng_data,
  input [7:0] update_rule,
  input load_update_rule,
  input load_init_pattern,
  input next_pattern
);

assert property(@(posedge clk) (ca_state_reg[28] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[24] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[31] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[27] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[22] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[21] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[30] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[30] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[19] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[19] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[21] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[25] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[25] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[22] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[26] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[31] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[29] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[29] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[26] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[23] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[23] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[27] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[24] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[20] == 0) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[18] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[28] == 1) |-> (prng_data == 32'h00000000));
assert property(@(posedge clk) (ca_state_reg[20] == 1) |-> (prng_data == 32'h00000000));

endmodule