Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 13:10:17 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 wav_sum_out/i_scaling_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            wav_sum_out/sine_outputs_weighted_lut_reg[6][0][4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 4.963ns (52.496%)  route 4.491ns (47.504%))
  Logic Levels:           5  (DSP48E1=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clock/O
                         net (fo=2690, routed)        1.557     5.065    wav_sum_out/clk_100mhz
    SLICE_X50Y21         FDRE                                         r  wav_sum_out/i_scaling_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  wav_sum_out/i_scaling_reg[1]/Q
                         net (fo=123, routed)         1.537     7.120    wav_sum_out/i_scaling[1]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.244 r  wav_sum_out/p_0_out__0_i_144/O
                         net (fo=1, routed)           0.000     7.244    wav_sum_out/p_0_out__0_i_144_n_0
    SLICE_X61Y21         MUXF7 (Prop_muxf7_I1_O)      0.245     7.489 r  wav_sum_out/p_0_out__0_i_85/O
                         net (fo=1, routed)           0.000     7.489    wav_sum_out/p_0_out__0_i_85_n_0
    SLICE_X61Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     7.593 r  wav_sum_out/p_0_out__0_i_35/O
                         net (fo=1, routed)           0.794     8.388    wav_sum_out/p_0_out__0_i_35_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I4_O)        0.316     8.704 r  wav_sum_out/p_0_out__0_i_6/O
                         net (fo=1, routed)           0.786     9.490    wav_sum_out/p_0_out__0_i_6_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[2]_P[4])
                                                      3.656    13.146 r  wav_sum_out/p_0_out__0/P[4]
                         net (fo=40, routed)          1.373    14.519    wav_sum_out/p_0_out__0__0[4]
    SLICE_X41Y24         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[6][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clock/O
                         net (fo=2690, routed)        1.430    14.760    wav_sum_out/clk_100mhz
    SLICE_X41Y24         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[6][0][4]/C
                         clock pessimism              0.259    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)       -0.081    14.902    wav_sum_out/sine_outputs_weighted_lut_reg[6][0][4]
  -------------------------------------------------------------------
                         required time                         14.902    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  0.383    




