// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/25/2015 03:52:45"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6part3 (
	KEY,
	SW,
	LEDR,
	LEDG,
	BusWires,
	R0,
	R1,
	RA,
	RG,
	R7,
	IR,
	Addr);
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[15:0] BusWires;
output 	[15:0] R0;
output 	[15:0] R1;
output 	[15:0] RA;
output 	[15:0] RG;
output 	[15:0] R7;
output 	[15:0] IR;
output 	[15:0] Addr;

// Design Ports Information
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[1]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[2]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[3]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[4]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[5]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[6]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[7]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[8]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[9]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[10]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[11]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[12]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[13]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[14]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// BusWires[15]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[0]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[1]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[2]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[3]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[5]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[6]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[8]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[9]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[10]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[11]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[12]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[13]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[14]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R0[15]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[5]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[6]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[7]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[8]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[9]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[10]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[11]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[12]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[13]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[14]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[15]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[0]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[1]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[2]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[3]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[4]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[5]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[6]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[7]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[8]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[9]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[10]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[11]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[12]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[13]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[14]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RA[15]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[0]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[1]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[2]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[3]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[6]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[7]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[8]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[9]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[10]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[11]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[12]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[13]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[14]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RG[15]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[0]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[2]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[3]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[4]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[5]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[6]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[7]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[8]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[9]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[10]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[11]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[12]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[13]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[14]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R7[15]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[0]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[1]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[2]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[3]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[7]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[8]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[9]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[10]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[11]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[12]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[13]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[14]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IR[15]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[0]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[1]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[3]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[4]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[5]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[6]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[7]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[8]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[9]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[10]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[11]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[12]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[13]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[14]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Addr[15]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \comb_19|Add0~12_combout ;
wire \comb_19|BusWires[12]~39_combout ;
wire \comb_19|BusWires[12]~40_combout ;
wire \comb_19|BusWires[15]~48_combout ;
wire \comb_19|BusWires[15]~49_combout ;
wire \comb_19|WideOr1~0_combout ;
wire \comb_19|Mux53~3_combout ;
wire \comb_19|Mux18~0_combout ;
wire \comb_19|Mux48~3_combout ;
wire \comb_19|Mux43~0_combout ;
wire \comb_19|Mux18~3_combout ;
wire \comb_19|Mux20~0_combout ;
wire \comb_19|Mux20~1_combout ;
wire \comb_19|Mux20~2_combout ;
wire \comb_19|Mux20~3_combout ;
wire \comb_19|Mux20~4_combout ;
wire \comb_19|Mux20~5_combout ;
wire \comb_19|Mux8~1_combout ;
wire \comb_19|Mux35~0_combout ;
wire \comb_19|Mux35~1_combout ;
wire \comb_19|Mux35~2_combout ;
wire \comb_19|Mux35~3_combout ;
wire \comb_19|Add0~18_combout ;
wire \comb_19|Add0~19_combout ;
wire \comb_19|Add0~22_combout ;
wire \comb_19|Add0~23_combout ;
wire \comb_19|Add0~42_combout ;
wire \comb_19|Add0~43_combout ;
wire \comb_19|Add0~46_combout ;
wire \comb_19|Add0~47_combout ;
wire \comb_19|Add0~54_combout ;
wire \comb_19|Add0~55_combout ;
wire \comb_19|Add0~58_combout ;
wire \comb_19|Mux41~0_combout ;
wire \comb_19|Mux47~0_combout ;
wire \comb_19|Mux45~0_combout ;
wire \KEY[1]~clk_delay_ctrl_clkout ;
wire \KEY[1]~clkctrl_outclk ;
wire \~GND~combout ;
wire \comb_19|Tstep|Add0~0_combout ;
wire \comb_19|Tstep|Q~7_combout ;
wire \comb_19|Decoder2~0_combout ;
wire \comb_19|emptyIR~combout ;
wire \comb_19|PC|Q[0]~16_combout ;
wire \comb_19|PC|Q[1]~20 ;
wire \comb_19|PC|Q[2]~21_combout ;
wire \comb_19|reg_addr|Q[2]~feeder_combout ;
wire \comb_19|Mux59~5_combout ;
wire \comb_19|Mux59~3_combout ;
wire \comb_19|addsub~combout ;
wire \comb_19|Add0~59_combout ;
wire \comb_19|PC|Q[6]~29_combout ;
wire \comb_19|Mux46~0_combout ;
wire \comb_19|Mux46~1_combout ;
wire \comb_19|incr_pc~combout ;
wire \comb_19|PC|Q[0]~18_combout ;
wire \comb_19|BusWires[6]~21_combout ;
wire \comb_19|BusWires[6]~22_combout ;
wire \comb_19|BusWires[6]~23_combout ;
wire \comb_19|reg_addr|Q[6]~feeder_combout ;
wire \comb_19|BusWires[12]~41_combout ;
wire \comb_19|PC|Q[11]~40 ;
wire \comb_19|PC|Q[12]~41_combout ;
wire \comb_19|Add0~50_combout ;
wire \comb_19|Add0~51_combout ;
wire \comb_19|Add0~34_combout ;
wire \comb_19|Add0~35_combout ;
wire \comb_19|Add0~30_combout ;
wire \comb_19|Add0~31_combout ;
wire \comb_19|Add0~26_combout ;
wire \comb_19|Add0~27_combout ;
wire \comb_19|PC|Q[3]~23_combout ;
wire \comb_19|Add0~14_combout ;
wire \comb_19|Add0~15_combout ;
wire \comb_19|Add0~10_combout ;
wire \comb_19|Add0~11_combout ;
wire \comb_19|Add0~0_combout ;
wire \comb_19|Add0~1_combout ;
wire \comb_19|Add0~3_cout ;
wire \comb_19|Add0~5 ;
wire \comb_19|Add0~9 ;
wire \comb_19|Add0~13 ;
wire \comb_19|Add0~17 ;
wire \comb_19|Add0~21 ;
wire \comb_19|Add0~25 ;
wire \comb_19|Add0~29 ;
wire \comb_19|Add0~33 ;
wire \comb_19|Add0~37 ;
wire \comb_19|Add0~40_combout ;
wire \comb_19|Dout~combout ;
wire \comb_19|Mux23~0_combout ;
wire \comb_19|Gin~combout ;
wire \comb_19|Mux44~0_combout ;
wire \comb_19|Mux48~2_combout ;
wire \comb_19|Decoder2~1_combout ;
wire \comb_19|Mux49~0_combout ;
wire \comb_19|Mux40~0_combout ;
wire \comb_19|IRin~combout ;
wire \comb_19|Mux50~0_combout ;
wire \comb_19|Mux48~4_combout ;
wire \comb_19|Mux48~5_combout ;
wire \comb_19|Mux48~6_combout ;
wire \comb_19|Mux26~3_combout ;
wire \comb_19|Mux12~0_combout ;
wire \comb_19|Mux12~1_combout ;
wire \comb_19|Mux26~1_combout ;
wire \comb_19|Mux26~0_combout ;
wire \comb_19|Mux26~2_combout ;
wire \comb_19|Mux26~4_combout ;
wire \comb_19|GBus[15]~0_combout ;
wire \comb_19|GBus[15]~0clkctrl_outclk ;
wire \comb_19|BusWires[9]~30_combout ;
wire \comb_19|BusWires[9]~31_combout ;
wire \comb_19|BusWires[9]~32_combout ;
wire \comb_19|Add0~38_combout ;
wire \comb_19|Add0~39_combout ;
wire \comb_19|Add0~41 ;
wire \comb_19|Add0~45 ;
wire \comb_19|Add0~49 ;
wire \comb_19|Add0~53 ;
wire \comb_19|Add0~57 ;
wire \comb_19|Add0~60_combout ;
wire \comb_19|PC|Q[12]~42 ;
wire \comb_19|PC|Q[13]~43_combout ;
wire \comb_19|PC|Q[13]~44 ;
wire \comb_19|PC|Q[14]~45_combout ;
wire \comb_19|BusWires[14]~45_combout ;
wire \comb_19|BusWires[14]~46_combout ;
wire \comb_19|BusWires[14]~47_combout ;
wire \comb_19|Mux59~0_combout ;
wire \comb_19|Mux59~1_combout ;
wire \comb_19|Mux59~2_combout ;
wire \comb_19|Mux59~4_combout ;
wire \comb_19|Mux59~4clkctrl_outclk ;
wire \comb_19|Ain~combout ;
wire \comb_19|Add0~24_combout ;
wire \comb_19|BusWires[5]~18_combout ;
wire \comb_19|BusWires[5]~19_combout ;
wire \comb_19|BusWires[5]~20_combout ;
wire \comb_19|reg_addr|Q[5]~feeder_combout ;
wire \comb_19|Add0~32_combout ;
wire \comb_19|BusWires[7]~24_combout ;
wire \comb_19|BusWires[7]~25_combout ;
wire \comb_19|BusWires[7]~26_combout ;
wire \comb_19|Mux42~4_combout ;
wire \comb_19|Mux42~5_combout ;
wire \comb_19|Mux42~7_combout ;
wire \comb_19|Mux42~2_combout ;
wire \comb_19|Mux42~3_combout ;
wire \comb_19|Mux42~6_combout ;
wire \comb_19|BusWires[9]~1_combout ;
wire \comb_19|Add0~20_combout ;
wire \comb_19|BusWires[4]~15_combout ;
wire \comb_19|BusWires[4]~16_combout ;
wire \comb_19|BusWires[4]~17_combout ;
wire \comb_19|Add0~16_combout ;
wire \comb_19|BusWires[3]~12_combout ;
wire \comb_19|BusWires[3]~13_combout ;
wire \comb_19|BusWires[3]~14_combout ;
wire \comb_19|reg_addr|Q[3]~feeder_combout ;
wire \comb_19|BusWires[15]~50_combout ;
wire \comb_19|Mux8~0_combout ;
wire \comb_19|Mux8~2_combout ;
wire \comb_19|Mux8~2clkctrl_outclk ;
wire \comb_19|ADDRin~combout ;
wire \comb_19|BusWires[2]~9_combout ;
wire \comb_19|BusWires[2]~10_combout ;
wire \comb_19|BusWires[2]~11_combout ;
wire \comb_19|PC|Q[2]~22 ;
wire \comb_19|PC|Q[3]~24 ;
wire \comb_19|PC|Q[4]~25_combout ;
wire \comb_19|PC|Q[4]~26 ;
wire \comb_19|PC|Q[5]~28 ;
wire \comb_19|PC|Q[6]~30 ;
wire \comb_19|PC|Q[7]~31_combout ;
wire \comb_19|PC|Q[7]~32 ;
wire \comb_19|PC|Q[8]~34 ;
wire \comb_19|PC|Q[9]~35_combout ;
wire \comb_19|PC|Q[9]~36 ;
wire \comb_19|PC|Q[10]~38 ;
wire \comb_19|PC|Q[11]~39_combout ;
wire \comb_19|BusWires[11]~36_combout ;
wire \comb_19|BusWires[11]~37_combout ;
wire \comb_19|BusWires[11]~38_combout ;
wire \comb_19|Mux37~2_combout ;
wire \comb_19|Mux37~3_combout ;
wire \comb_19|PC|Q[0]~17 ;
wire \comb_19|PC|Q[1]~19_combout ;
wire \comb_19|Add0~6_combout ;
wire \comb_19|Add0~7_combout ;
wire \comb_19|Add0~8_combout ;
wire \comb_19|BusWires[1]~6_combout ;
wire \comb_19|BusWires[1]~7_combout ;
wire \comb_19|BusWires[1]~8_combout ;
wire \comb_19|BusWires[13]~42_combout ;
wire \comb_19|BusWires[13]~43_combout ;
wire \comb_19|BusWires[13]~44_combout ;
wire \comb_19|Mux39~0_combout ;
wire \comb_19|Mux39~1_combout ;
wire \comb_19|Done~combout ;
wire \comb_19|Tstep|Q~4_combout ;
wire \comb_19|Tstep|Q~5_combout ;
wire \comb_19|Tstep|Q~6_combout ;
wire \comb_19|Mux25~0_combout ;
wire \comb_19|Rout[0]~0_combout ;
wire \comb_19|Mux25~1_combout ;
wire \comb_19|Mux18~1_combout ;
wire \comb_19|Mux18~2_combout ;
wire \comb_19|Mux59~6_combout ;
wire \comb_19|Mux59~7_combout ;
wire \comb_19|Mux25~2_combout ;
wire \comb_19|Mux25~2clkctrl_outclk ;
wire \comb_19|Add0~44_combout ;
wire \comb_19|BusWires[10]~33_combout ;
wire \comb_19|BusWires[10]~34_combout ;
wire \comb_19|BusWires[10]~35_combout ;
wire \comb_19|decX|Decoder0~0_combout ;
wire \comb_19|Mux38~0_combout ;
wire \comb_19|Mux38~1_combout ;
wire \comb_19|Add0~36_combout ;
wire \comb_19|BusWires[8]~27_combout ;
wire \comb_19|BusWires[8]~28_combout ;
wire \comb_19|BusWires[8]~29_combout ;
wire \comb_19|decY|Decoder0~0_combout ;
wire \comb_19|Mux50~1_combout ;
wire \comb_19|Mux53~2_combout ;
wire \comb_19|Mux53~4_combout ;
wire \comb_19|decX|Decoder0~1_combout ;
wire \comb_19|Mux53~5_combout ;
wire \comb_19|Mux53~7_combout ;
wire \comb_19|Mux53~6_combout ;
wire \comb_19|Mux27~3_combout ;
wire \comb_19|Mux27~4_combout ;
wire \comb_19|Mux27~2_combout ;
wire \comb_19|Mux27~5_combout ;
wire \comb_19|BusWires[9]~0_combout ;
wire \comb_19|Mux44~1_combout ;
wire \comb_19|Gout~combout ;
wire \comb_19|BusWires[9]~4_combout ;
wire \comb_19|Add0~4_combout ;
wire \comb_19|BusWires[0]~2_combout ;
wire \comb_19|BusWires[0]~3_combout ;
wire \comb_19|BusWires[0]~5_combout ;
wire \comb_19|reg_0|Q[15]~feeder_combout ;
wire \comb_19|reg_1|Q[6]~feeder_combout ;
wire \comb_19|reg_1|Q[15]~feeder_combout ;
wire \comb_19|reg_A|Q[0]~feeder_combout ;
wire \comb_19|reg_A|Q[14]~feeder_combout ;
wire \comb_19|reg_A|Q[15]~feeder_combout ;
wire \comb_19|Add0~28_combout ;
wire \comb_19|Add0~48_combout ;
wire \comb_19|Add0~52_combout ;
wire \comb_19|Add0~56_combout ;
wire \comb_19|PC|Q[14]~46 ;
wire \comb_19|PC|Q[15]~47_combout ;
wire \comb_19|Add0~62_combout ;
wire \comb_19|Add0~63_combout ;
wire \comb_19|Add0~61 ;
wire \comb_19|Add0~64_combout ;
wire \comb_19|PC|Q[5]~27_combout ;
wire \comb_19|PC|Q[8]~33_combout ;
wire \comb_19|PC|Q[10]~37_combout ;
wire \comb_19|reg_addr|Q[9]~feeder_combout ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [15:0] \comb_19|reg_A|Q ;
wire [15:0] \comb_19|reg_G|Q ;
wire [15:0] \comb_19|reg_0|Q ;
wire [15:0] \comb_19|reg_1|Q ;
wire [15:0] \comb_19|reg_addr|Q ;
wire [2:0] \comb_19|Rout ;
wire [2:0] \comb_19|Rin ;
wire [15:0] \comb_19|GBus ;
wire [2:0] \comb_19|Tstep|Q ;
wire [15:0] \comb_19|reg_IR|Q ;
wire [15:0] \comb_19|PC|Q ;
wire [15:0] \comb_21|altsyncram_component|auto_generated|q_a ;

wire [15:0] \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \comb_21|altsyncram_component|auto_generated|q_a [0] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \comb_21|altsyncram_component|auto_generated|q_a [1] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \comb_21|altsyncram_component|auto_generated|q_a [2] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \comb_21|altsyncram_component|auto_generated|q_a [3] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \comb_21|altsyncram_component|auto_generated|q_a [4] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \comb_21|altsyncram_component|auto_generated|q_a [5] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \comb_21|altsyncram_component|auto_generated|q_a [6] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \comb_21|altsyncram_component|auto_generated|q_a [7] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \comb_21|altsyncram_component|auto_generated|q_a [8] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \comb_21|altsyncram_component|auto_generated|q_a [9] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \comb_21|altsyncram_component|auto_generated|q_a [10] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \comb_21|altsyncram_component|auto_generated|q_a [11] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \comb_21|altsyncram_component|auto_generated|q_a [12] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \comb_21|altsyncram_component|auto_generated|q_a [13] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \comb_21|altsyncram_component|auto_generated|q_a [14] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \comb_21|altsyncram_component|auto_generated|q_a [15] = \comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X50_Y9_N22
cycloneii_lcell_comb \comb_19|Add0~12 (
// Equation(s):
// \comb_19|Add0~12_combout  = (\comb_19|reg_A|Q [2] & ((\comb_19|Add0~11_combout  & (\comb_19|Add0~9  & VCC)) # (!\comb_19|Add0~11_combout  & (!\comb_19|Add0~9 )))) # (!\comb_19|reg_A|Q [2] & ((\comb_19|Add0~11_combout  & (!\comb_19|Add0~9 )) # 
// (!\comb_19|Add0~11_combout  & ((\comb_19|Add0~9 ) # (GND)))))
// \comb_19|Add0~13  = CARRY((\comb_19|reg_A|Q [2] & (!\comb_19|Add0~11_combout  & !\comb_19|Add0~9 )) # (!\comb_19|reg_A|Q [2] & ((!\comb_19|Add0~9 ) # (!\comb_19|Add0~11_combout ))))

	.dataa(\comb_19|reg_A|Q [2]),
	.datab(\comb_19|Add0~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~9 ),
	.combout(\comb_19|Add0~12_combout ),
	.cout(\comb_19|Add0~13 ));
// synopsys translate_off
defparam \comb_19|Add0~12 .lut_mask = 16'h9617;
defparam \comb_19|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N18
cycloneii_lcell_comb \comb_19|BusWires[12]~39 (
// Equation(s):
// \comb_19|BusWires[12]~39_combout  = (\comb_19|BusWires[9]~1_combout  & (((\comb_19|PC|Q [12]) # (!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & (\comb_19|reg_G|Q [12] & ((\comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|reg_G|Q [12]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|PC|Q [12]),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[12]~39 .lut_mask = 16'hE2CC;
defparam \comb_19|BusWires[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N16
cycloneii_lcell_comb \comb_19|BusWires[12]~40 (
// Equation(s):
// \comb_19|BusWires[12]~40_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|BusWires[12]~39_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[12]~39_combout  & (\comb_19|reg_0|Q [12])) # (!\comb_19|BusWires[12]~39_combout  & 
// ((\comb_19|reg_1|Q [12])))))

	.dataa(\comb_19|reg_0|Q [12]),
	.datab(\comb_19|BusWires[9]~0_combout ),
	.datac(\comb_19|reg_1|Q [12]),
	.datad(\comb_19|BusWires[12]~39_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[12]~40 .lut_mask = 16'hEE30;
defparam \comb_19|BusWires[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N4
cycloneii_lcell_comb \comb_19|BusWires[15]~48 (
// Equation(s):
// \comb_19|BusWires[15]~48_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & ((\comb_19|reg_G|Q [15]))) # (!\comb_19|BusWires[9]~0_combout  & 
// (\comb_19|reg_1|Q [15]))))

	.dataa(\comb_19|reg_1|Q [15]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|reg_G|Q [15]),
	.cin(gnd),
	.combout(\comb_19|BusWires[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[15]~48 .lut_mask = 16'h3E0E;
defparam \comb_19|BusWires[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \comb_19|BusWires[15]~49 (
// Equation(s):
// \comb_19|BusWires[15]~49_combout  = (\comb_19|BusWires[15]~48_combout  & ((\comb_19|reg_0|Q [15]) # ((!\comb_19|BusWires[9]~1_combout )))) # (!\comb_19|BusWires[15]~48_combout  & (((\comb_19|PC|Q [15] & \comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|reg_0|Q [15]),
	.datab(\comb_19|PC|Q [15]),
	.datac(\comb_19|BusWires[15]~48_combout ),
	.datad(\comb_19|BusWires[9]~1_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[15]~49 .lut_mask = 16'hACF0;
defparam \comb_19|BusWires[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N20
cycloneii_lcell_comb \comb_19|WideOr1~0 (
// Equation(s):
// \comb_19|WideOr1~0_combout  = (\comb_19|reg_IR|Q [13] & \comb_19|reg_IR|Q [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|WideOr1~0 .lut_mask = 16'hF000;
defparam \comb_19|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N16
cycloneii_lcell_comb \comb_19|Mux53~3 (
// Equation(s):
// \comb_19|Mux53~3_combout  = (!\comb_19|reg_IR|Q [15] & (\comb_19|Mux44~0_combout  & ((\comb_19|reg_IR|Q [13]) # (\comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|reg_IR|Q [15]),
	.datab(\comb_19|Mux44~0_combout ),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux53~3 .lut_mask = 16'h4440;
defparam \comb_19|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneii_lcell_comb \comb_19|Mux18~0 (
// Equation(s):
// \comb_19|Mux18~0_combout  = (!\comb_19|reg_IR|Q [14] & ((\comb_19|reg_IR|Q [9] & (\comb_19|reg_IR|Q [7] & \comb_19|reg_IR|Q [8])) # (!\comb_19|reg_IR|Q [9] & ((!\comb_19|reg_IR|Q [8])))))

	.dataa(\comb_19|reg_IR|Q [9]),
	.datab(\comb_19|reg_IR|Q [7]),
	.datac(\comb_19|reg_IR|Q [8]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux18~0 .lut_mask = 16'h0085;
defparam \comb_19|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N10
cycloneii_lcell_comb \comb_19|Mux48~3 (
// Equation(s):
// \comb_19|Mux48~3_combout  = ((!\comb_19|reg_IR|Q [14] & (\comb_19|reg_IR|Q [13] & !\comb_19|reg_IR|Q [15]))) # (!\comb_19|Tstep|Q [1])

	.dataa(\comb_19|reg_IR|Q [14]),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux48~3 .lut_mask = 16'h3373;
defparam \comb_19|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N22
cycloneii_lcell_comb \comb_19|Mux43~0 (
// Equation(s):
// \comb_19|Mux43~0_combout  = (\comb_19|reg_IR|Q [13] & (\comb_19|Tstep|Q [0] & (!\comb_19|Tstep|Q [1] & !\comb_19|reg_IR|Q [14])))

	.dataa(\comb_19|reg_IR|Q [13]),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux43~0 .lut_mask = 16'h0008;
defparam \comb_19|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N26
cycloneii_lcell_comb \comb_19|Mux18~3 (
// Equation(s):
// \comb_19|Mux18~3_combout  = (\comb_19|reg_IR|Q [11]) # (((\comb_19|reg_IR|Q [12]) # (\comb_19|reg_IR|Q [15])) # (!\comb_19|reg_IR|Q [14]))

	.dataa(\comb_19|reg_IR|Q [11]),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|reg_IR|Q [12]),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux18~3 .lut_mask = 16'hFFFB;
defparam \comb_19|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N24
cycloneii_lcell_comb \comb_19|Mux20~0 (
// Equation(s):
// \comb_19|Mux20~0_combout  = (\comb_19|Mux49~0_combout  & (\comb_19|Rout[0]~0_combout  & (\comb_19|Mux44~0_combout  & !\comb_19|reg_IR|Q [13])))

	.dataa(\comb_19|Mux49~0_combout ),
	.datab(\comb_19|Rout[0]~0_combout ),
	.datac(\comb_19|Mux44~0_combout ),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux20~0 .lut_mask = 16'h0080;
defparam \comb_19|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N2
cycloneii_lcell_comb \comb_19|Mux20~1 (
// Equation(s):
// \comb_19|Mux20~1_combout  = ((!\comb_19|reg_IR|Q [13] & ((\comb_19|Mux18~2_combout ) # (\comb_19|Mux49~0_combout )))) # (!\comb_19|Tstep|Q [0])

	.dataa(\comb_19|Mux18~2_combout ),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Mux49~0_combout ),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux20~1 .lut_mask = 16'h33FB;
defparam \comb_19|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N28
cycloneii_lcell_comb \comb_19|Mux20~2 (
// Equation(s):
// \comb_19|Mux20~2_combout  = (\comb_19|Mux20~1_combout  & (!\comb_19|Tstep|Q [1] & !\comb_19|Tstep|Q [2]))

	.dataa(\comb_19|Mux20~1_combout ),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|Tstep|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_19|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux20~2 .lut_mask = 16'h0202;
defparam \comb_19|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N10
cycloneii_lcell_comb \comb_19|Mux20~3 (
// Equation(s):
// \comb_19|Mux20~3_combout  = (\comb_19|Tstep|Q [0] & (!\comb_19|Tstep|Q [2])) # (!\comb_19|Tstep|Q [0] & (((\comb_19|Rout[0]~0_combout  & !\comb_19|Tstep|Q [1]))))

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(\comb_19|Tstep|Q [2]),
	.datac(\comb_19|Rout[0]~0_combout ),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux20~3 .lut_mask = 16'h2272;
defparam \comb_19|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N18
cycloneii_lcell_comb \comb_19|Mux20~4 (
// Equation(s):
// \comb_19|Mux20~4_combout  = (\comb_19|reg_IR|Q [14] & (((\comb_19|Decoder2~1_combout  & !\comb_19|reg_IR|Q [13])))) # (!\comb_19|reg_IR|Q [14] & (\comb_19|reg_IR|Q [13] & ((\comb_19|Mux20~3_combout ) # (\comb_19|Decoder2~1_combout ))))

	.dataa(\comb_19|Mux20~3_combout ),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|Decoder2~1_combout ),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux20~4 .lut_mask = 16'h32C0;
defparam \comb_19|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N10
cycloneii_lcell_comb \comb_19|Mux20~5 (
// Equation(s):
// \comb_19|Mux20~5_combout  = (\comb_19|Mux20~0_combout ) # ((\comb_19|Mux20~2_combout ) # ((\comb_19|Mux20~4_combout  & !\comb_19|reg_IR|Q [15])))

	.dataa(\comb_19|Mux20~0_combout ),
	.datab(\comb_19|Mux20~4_combout ),
	.datac(\comb_19|Mux20~2_combout ),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux20~5 .lut_mask = 16'hFAFE;
defparam \comb_19|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N12
cycloneii_lcell_comb \comb_19|Mux8~1 (
// Equation(s):
// \comb_19|Mux8~1_combout  = (\comb_19|Tstep|Q [1] & (!\comb_19|reg_IR|Q [15] & (\comb_19|reg_IR|Q [14] $ (\comb_19|reg_IR|Q [13]))))

	.dataa(\comb_19|reg_IR|Q [14]),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux8~1 .lut_mask = 16'h0048;
defparam \comb_19|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N6
cycloneii_lcell_comb \comb_19|Mux35~0 (
// Equation(s):
// \comb_19|Mux35~0_combout  = (\comb_19|reg_IR|Q [13] & (!\comb_19|decX|Decoder0~0_combout  & (\comb_19|Mux44~0_combout  & \comb_19|Mux49~0_combout )))

	.dataa(\comb_19|reg_IR|Q [13]),
	.datab(\comb_19|decX|Decoder0~0_combout ),
	.datac(\comb_19|Mux44~0_combout ),
	.datad(\comb_19|Mux49~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux35~0 .lut_mask = 16'h2000;
defparam \comb_19|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N24
cycloneii_lcell_comb \comb_19|Mux35~1 (
// Equation(s):
// \comb_19|Mux35~1_combout  = (!\comb_19|reg_IR|Q [15] & (\comb_19|reg_IR|Q [14] $ (!\comb_19|Tstep|Q [1])))

	.dataa(\comb_19|reg_IR|Q [15]),
	.datab(vcc),
	.datac(\comb_19|reg_IR|Q [14]),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux35~1 .lut_mask = 16'h5005;
defparam \comb_19|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N2
cycloneii_lcell_comb \comb_19|Mux35~2 (
// Equation(s):
// \comb_19|Mux35~2_combout  = (\comb_19|Tstep|Q [2]) # ((\comb_19|Tstep|Q [0] & (\comb_19|Mux35~1_combout  & !\comb_19|reg_IR|Q [13])))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Mux35~1_combout ),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux35~2 .lut_mask = 16'hAAEA;
defparam \comb_19|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N20
cycloneii_lcell_comb \comb_19|Mux35~3 (
// Equation(s):
// \comb_19|Mux35~3_combout  = (\comb_19|Mux35~0_combout ) # ((!\comb_19|reg_IR|Q [10] & (\comb_19|decX|Decoder0~1_combout  & \comb_19|Mux35~2_combout )))

	.dataa(\comb_19|reg_IR|Q [10]),
	.datab(\comb_19|decX|Decoder0~1_combout ),
	.datac(\comb_19|Mux35~2_combout ),
	.datad(\comb_19|Mux35~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux35~3 .lut_mask = 16'hFF40;
defparam \comb_19|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N16
cycloneii_lcell_comb \comb_19|Add0~18 (
// Equation(s):
// \comb_19|Add0~18_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [4])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [4])))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|reg_1|Q [4]),
	.datad(\comb_19|PC|Q [4]),
	.cin(gnd),
	.combout(\comb_19|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~18 .lut_mask = 16'hF3C0;
defparam \comb_19|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N6
cycloneii_lcell_comb \comb_19|Add0~19 (
// Equation(s):
// \comb_19|Add0~19_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & ((!\comb_19|reg_0|Q [4]))) # (!\comb_19|Rout [0] & (!\comb_19|Add0~18_combout ))))

	.dataa(\comb_19|Add0~18_combout ),
	.datab(\comb_19|Rout [0]),
	.datac(\comb_19|reg_0|Q [4]),
	.datad(\comb_19|addsub~combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~19 .lut_mask = 16'hE21D;
defparam \comb_19|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb \comb_19|Add0~22 (
// Equation(s):
// \comb_19|Add0~22_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [5])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [5])))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|reg_1|Q [5]),
	.datad(\comb_19|PC|Q [5]),
	.cin(gnd),
	.combout(\comb_19|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~22 .lut_mask = 16'hF3C0;
defparam \comb_19|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N14
cycloneii_lcell_comb \comb_19|Add0~23 (
// Equation(s):
// \comb_19|Add0~23_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [5])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~22_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|addsub~combout ),
	.datac(\comb_19|reg_0|Q [5]),
	.datad(\comb_19|Add0~22_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~23 .lut_mask = 16'hC693;
defparam \comb_19|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N12
cycloneii_lcell_comb \comb_19|Add0~42 (
// Equation(s):
// \comb_19|Add0~42_combout  = (\comb_19|Rout [1] & ((\comb_19|reg_1|Q [10]))) # (!\comb_19|Rout [1] & (\comb_19|PC|Q [10]))

	.dataa(\comb_19|PC|Q [10]),
	.datab(vcc),
	.datac(\comb_19|reg_1|Q [10]),
	.datad(\comb_19|Rout [1]),
	.cin(gnd),
	.combout(\comb_19|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~42 .lut_mask = 16'hF0AA;
defparam \comb_19|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N18
cycloneii_lcell_comb \comb_19|Add0~43 (
// Equation(s):
// \comb_19|Add0~43_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [10])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~42_combout )))))

	.dataa(\comb_19|addsub~combout ),
	.datab(\comb_19|Rout [0]),
	.datac(\comb_19|reg_0|Q [10]),
	.datad(\comb_19|Add0~42_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~43 .lut_mask = 16'hA695;
defparam \comb_19|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N8
cycloneii_lcell_comb \comb_19|Add0~46 (
// Equation(s):
// \comb_19|Add0~46_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [11])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [11])))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|reg_1|Q [11]),
	.datad(\comb_19|PC|Q [11]),
	.cin(gnd),
	.combout(\comb_19|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~46 .lut_mask = 16'hF3C0;
defparam \comb_19|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N2
cycloneii_lcell_comb \comb_19|Add0~47 (
// Equation(s):
// \comb_19|Add0~47_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [11])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~46_combout )))))

	.dataa(\comb_19|addsub~combout ),
	.datab(\comb_19|Rout [0]),
	.datac(\comb_19|reg_0|Q [11]),
	.datad(\comb_19|Add0~46_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~47 .lut_mask = 16'hA695;
defparam \comb_19|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N4
cycloneii_lcell_comb \comb_19|Add0~54 (
// Equation(s):
// \comb_19|Add0~54_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [13])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [13])))

	.dataa(\comb_19|reg_1|Q [13]),
	.datab(vcc),
	.datac(\comb_19|Rout [1]),
	.datad(\comb_19|PC|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~54 .lut_mask = 16'hAFA0;
defparam \comb_19|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N26
cycloneii_lcell_comb \comb_19|Add0~55 (
// Equation(s):
// \comb_19|Add0~55_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [13])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~54_combout )))))

	.dataa(\comb_19|reg_0|Q [13]),
	.datab(\comb_19|Add0~54_combout ),
	.datac(\comb_19|Rout [0]),
	.datad(\comb_19|addsub~combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~55 .lut_mask = 16'hAC53;
defparam \comb_19|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N20
cycloneii_lcell_comb \comb_19|Add0~58 (
// Equation(s):
// \comb_19|Add0~58_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [14])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [14])))

	.dataa(\comb_19|Rout [1]),
	.datab(\comb_19|reg_1|Q [14]),
	.datac(vcc),
	.datad(\comb_19|PC|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~58 .lut_mask = 16'hDD88;
defparam \comb_19|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N18
cycloneii_lcell_comb \comb_19|Mux41~0 (
// Equation(s):
// \comb_19|Mux41~0_combout  = (!\comb_19|Tstep|Q [1] & (\comb_19|Tstep|Q [0] & \comb_19|reg_IR|Q [14]))

	.dataa(vcc),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux41~0 .lut_mask = 16'h3000;
defparam \comb_19|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N16
cycloneii_lcell_comb \comb_19|Mux47~0 (
// Equation(s):
// \comb_19|Mux47~0_combout  = (!\comb_19|Tstep|Q [0] & ((\comb_19|Tstep|Q [1] & (\comb_19|reg_IR|Q [13])) # (!\comb_19|Tstep|Q [1] & ((!\comb_19|Mux26~1_combout )))))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Mux26~1_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux47~0 .lut_mask = 16'h080D;
defparam \comb_19|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N16
cycloneii_lcell_comb \comb_19|Mux45~0 (
// Equation(s):
// \comb_19|Mux45~0_combout  = ((\comb_19|Tstep|Q [0] $ (!\comb_19|Tstep|Q [1])) # (!\comb_19|reg_IR|Q [14])) # (!\comb_19|reg_IR|Q [13])

	.dataa(\comb_19|reg_IR|Q [13]),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux45~0 .lut_mask = 16'hD7FF;
defparam \comb_19|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKDELAYCTRL_G4
cycloneii_clk_delay_ctrl \KEY[1]~clk_delay_ctrl (
	.clk(\KEY~combout [1]),
	.pllcalibrateclkdelayedin(gnd),
	.disablecalibration(vcc),
	.delayctrlin(6'b000000),
	.devclrn(devclrn),
	.devpor(devpor),
	.clkout(\KEY[1]~clk_delay_ctrl_clkout ));
// synopsys translate_off
defparam \KEY[1]~clk_delay_ctrl .delay_chain_mode = "none";
defparam \KEY[1]~clk_delay_ctrl .use_new_style_dq_detection = "false";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \KEY[1]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY[1]~clk_delay_ctrl_clkout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[1]~clkctrl .clock_type = "global clock";
defparam \KEY[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N30
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N30
cycloneii_lcell_comb \comb_19|Tstep|Add0~0 (
// Equation(s):
// \comb_19|Tstep|Add0~0_combout  = \comb_19|Tstep|Q [1] $ (\comb_19|Tstep|Q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_19|Tstep|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Tstep|Add0~0 .lut_mask = 16'h0FF0;
defparam \comb_19|Tstep|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N14
cycloneii_lcell_comb \comb_19|Tstep|Q~7 (
// Equation(s):
// \comb_19|Tstep|Q~7_combout  = (!\comb_19|Done~combout  & (!\comb_19|emptyIR~combout  & (\KEY~combout [0] & \comb_19|Tstep|Add0~0_combout )))

	.dataa(\comb_19|Done~combout ),
	.datab(\comb_19|emptyIR~combout ),
	.datac(\KEY~combout [0]),
	.datad(\comb_19|Tstep|Add0~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Tstep|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Tstep|Q~7 .lut_mask = 16'h1000;
defparam \comb_19|Tstep|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N15
cycloneii_lcell_ff \comb_19|Tstep|Q[1] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_19|Tstep|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|Tstep|Q [1]));

// Location: LCCOMB_X47_Y8_N18
cycloneii_lcell_comb \comb_19|Decoder2~0 (
// Equation(s):
// \comb_19|Decoder2~0_combout  = (!\comb_19|Tstep|Q [0] & (!\comb_19|Tstep|Q [1] & !\comb_19|Tstep|Q [2]))

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(vcc),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Decoder2~0 .lut_mask = 16'h0005;
defparam \comb_19|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N14
cycloneii_lcell_comb \comb_19|emptyIR (
// Equation(s):
// \comb_19|emptyIR~combout  = (\comb_19|Decoder2~0_combout  & (!\SW~combout [17])) # (!\comb_19|Decoder2~0_combout  & ((\comb_19|emptyIR~combout )))

	.dataa(\SW~combout [17]),
	.datab(vcc),
	.datac(\comb_19|emptyIR~combout ),
	.datad(\comb_19|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\comb_19|emptyIR~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|emptyIR .lut_mask = 16'h55F0;
defparam \comb_19|emptyIR .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N29
cycloneii_lcell_ff \comb_19|reg_1|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[1]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [1]));

// Location: LCCOMB_X50_Y10_N0
cycloneii_lcell_comb \comb_19|PC|Q[0]~16 (
// Equation(s):
// \comb_19|PC|Q[0]~16_combout  = \comb_19|PC|Q [0] $ (VCC)
// \comb_19|PC|Q[0]~17  = CARRY(\comb_19|PC|Q [0])

	.dataa(vcc),
	.datab(\comb_19|PC|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_19|PC|Q[0]~16_combout ),
	.cout(\comb_19|PC|Q[0]~17 ));
// synopsys translate_off
defparam \comb_19|PC|Q[0]~16 .lut_mask = 16'h33CC;
defparam \comb_19|PC|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N2
cycloneii_lcell_comb \comb_19|PC|Q[1]~19 (
// Equation(s):
// \comb_19|PC|Q[1]~19_combout  = (\comb_19|PC|Q [1] & (!\comb_19|PC|Q[0]~17 )) # (!\comb_19|PC|Q [1] & ((\comb_19|PC|Q[0]~17 ) # (GND)))
// \comb_19|PC|Q[1]~20  = CARRY((!\comb_19|PC|Q[0]~17 ) # (!\comb_19|PC|Q [1]))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[0]~17 ),
	.combout(\comb_19|PC|Q[1]~19_combout ),
	.cout(\comb_19|PC|Q[1]~20 ));
// synopsys translate_off
defparam \comb_19|PC|Q[1]~19 .lut_mask = 16'h3C3F;
defparam \comb_19|PC|Q[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N4
cycloneii_lcell_comb \comb_19|PC|Q[2]~21 (
// Equation(s):
// \comb_19|PC|Q[2]~21_combout  = (\comb_19|PC|Q [2] & (\comb_19|PC|Q[1]~20  $ (GND))) # (!\comb_19|PC|Q [2] & (!\comb_19|PC|Q[1]~20  & VCC))
// \comb_19|PC|Q[2]~22  = CARRY((\comb_19|PC|Q [2] & !\comb_19|PC|Q[1]~20 ))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[1]~20 ),
	.combout(\comb_19|PC|Q[2]~21_combout ),
	.cout(\comb_19|PC|Q[2]~22 ));
// synopsys translate_off
defparam \comb_19|PC|Q[2]~21 .lut_mask = 16'hC30C;
defparam \comb_19|PC|Q[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N16
cycloneii_lcell_comb \comb_19|reg_addr|Q[2]~feeder (
// Equation(s):
// \comb_19|reg_addr|Q[2]~feeder_combout  = \comb_19|BusWires[2]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[2]~11_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_addr|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_addr|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_addr|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N7
cycloneii_lcell_ff \comb_19|reg_0|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[4]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [4]));

// Location: LCCOMB_X45_Y9_N2
cycloneii_lcell_comb \comb_19|Mux59~5 (
// Equation(s):
// \comb_19|Mux59~5_combout  = (!\comb_19|reg_IR|Q [15] & !\comb_19|Tstep|Q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_19|reg_IR|Q [15]),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~5 .lut_mask = 16'h000F;
defparam \comb_19|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N15
cycloneii_lcell_ff \comb_19|reg_0|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[5]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [5]));

// Location: LCCOMB_X47_Y8_N30
cycloneii_lcell_comb \comb_19|Mux59~3 (
// Equation(s):
// \comb_19|Mux59~3_combout  = (!\comb_19|Tstep|Q [1] & ((!\comb_19|reg_IR|Q [15]) # (!\comb_19|Tstep|Q [0])))

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(vcc),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~3 .lut_mask = 16'h050F;
defparam \comb_19|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N11
cycloneii_lcell_ff \comb_19|reg_0|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[14]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [14]));

// Location: LCCOMB_X50_Y9_N14
cycloneii_lcell_comb \comb_19|addsub (
// Equation(s):
// \comb_19|addsub~combout  = (GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & (\comb_19|Mux45~0_combout )) # (!GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & ((\comb_19|addsub~combout )))

	.dataa(\comb_19|Mux45~0_combout ),
	.datab(\comb_19|addsub~combout ),
	.datac(vcc),
	.datad(\comb_19|Mux59~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|addsub~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|addsub .lut_mask = 16'hAACC;
defparam \comb_19|addsub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N10
cycloneii_lcell_comb \comb_19|Add0~59 (
// Equation(s):
// \comb_19|Add0~59_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & ((!\comb_19|reg_0|Q [14]))) # (!\comb_19|Rout [0] & (!\comb_19|Add0~58_combout ))))

	.dataa(\comb_19|Add0~58_combout ),
	.datab(\comb_19|Rout [0]),
	.datac(\comb_19|reg_0|Q [14]),
	.datad(\comb_19|addsub~combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~59 .lut_mask = 16'hE21D;
defparam \comb_19|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N9
cycloneii_lcell_ff \comb_19|reg_A|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[13]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [13]));

// Location: LCFF_X48_Y9_N5
cycloneii_lcell_ff \comb_19|reg_0|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[6]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [6]));

// Location: LCCOMB_X50_Y10_N12
cycloneii_lcell_comb \comb_19|PC|Q[6]~29 (
// Equation(s):
// \comb_19|PC|Q[6]~29_combout  = (\comb_19|PC|Q [6] & (\comb_19|PC|Q[5]~28  $ (GND))) # (!\comb_19|PC|Q [6] & (!\comb_19|PC|Q[5]~28  & VCC))
// \comb_19|PC|Q[6]~30  = CARRY((\comb_19|PC|Q [6] & !\comb_19|PC|Q[5]~28 ))

	.dataa(\comb_19|PC|Q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[5]~28 ),
	.combout(\comb_19|PC|Q[6]~29_combout ),
	.cout(\comb_19|PC|Q[6]~30 ));
// synopsys translate_off
defparam \comb_19|PC|Q[6]~29 .lut_mask = 16'hA50A;
defparam \comb_19|PC|Q[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N26
cycloneii_lcell_comb \comb_19|Mux46~0 (
// Equation(s):
// \comb_19|Mux46~0_combout  = (\comb_19|Tstep|Q [1] & (((\comb_19|reg_IR|Q [13])))) # (!\comb_19|Tstep|Q [1] & (!\comb_19|Tstep|Q [2] & ((\SW~combout [17]))))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\SW~combout [17]),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux46~0 .lut_mask = 16'hCC50;
defparam \comb_19|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N28
cycloneii_lcell_comb \comb_19|Mux46~1 (
// Equation(s):
// \comb_19|Mux46~1_combout  = (!\comb_19|Tstep|Q [0] & \comb_19|Mux46~0_combout )

	.dataa(vcc),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(vcc),
	.datad(\comb_19|Mux46~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux46~1 .lut_mask = 16'h3300;
defparam \comb_19|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb \comb_19|incr_pc (
// Equation(s):
// \comb_19|incr_pc~combout  = (GLOBAL(\comb_19|Mux8~2clkctrl_outclk ) & (\comb_19|Mux46~1_combout )) # (!GLOBAL(\comb_19|Mux8~2clkctrl_outclk ) & ((\comb_19|incr_pc~combout )))

	.dataa(vcc),
	.datab(\comb_19|Mux46~1_combout ),
	.datac(\comb_19|incr_pc~combout ),
	.datad(\comb_19|Mux8~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|incr_pc~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|incr_pc .lut_mask = 16'hCCF0;
defparam \comb_19|incr_pc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N28
cycloneii_lcell_comb \comb_19|PC|Q[0]~18 (
// Equation(s):
// \comb_19|PC|Q[0]~18_combout  = (\comb_19|Rin [2]) # (\comb_19|incr_pc~combout )

	.dataa(vcc),
	.datab(\comb_19|Rin [2]),
	.datac(\comb_19|incr_pc~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_19|PC|Q[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|PC|Q[0]~18 .lut_mask = 16'hFCFC;
defparam \comb_19|PC|Q[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N13
cycloneii_lcell_ff \comb_19|PC|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[6]~29_combout ),
	.sdata(\comb_19|BusWires[6]~23_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [6]));

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb \comb_19|BusWires[6]~21 (
// Equation(s):
// \comb_19|BusWires[6]~21_combout  = (\comb_19|BusWires[9]~1_combout  & (((\comb_19|PC|Q [6]) # (!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & (\comb_19|reg_G|Q [6] & ((\comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|reg_G|Q [6]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|PC|Q [6]),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[6]~21 .lut_mask = 16'hE2CC;
defparam \comb_19|BusWires[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N4
cycloneii_lcell_comb \comb_19|BusWires[6]~22 (
// Equation(s):
// \comb_19|BusWires[6]~22_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|BusWires[6]~21_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[6]~21_combout  & ((\comb_19|reg_0|Q [6]))) # (!\comb_19|BusWires[6]~21_combout  & 
// (\comb_19|reg_1|Q [6]))))

	.dataa(\comb_19|reg_1|Q [6]),
	.datab(\comb_19|reg_0|Q [6]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[6]~21_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[6]~22 .lut_mask = 16'hFC0A;
defparam \comb_19|BusWires[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y9
cycloneii_ram_block \comb_21|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\comb_19|reg_addr|Q [6],\comb_19|reg_addr|Q [5],\comb_19|reg_addr|Q [4],\comb_19|reg_addr|Q [3],\comb_19|reg_addr|Q [2],\comb_19|reg_addr|Q [1],\comb_19|reg_addr|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_21|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem.mif";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory:comb_21|altsyncram:altsyncram_component|altsyncram_pkc1:auto_generated|ALTSYNCRAM";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \comb_21|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060004080040000052000000060EF60004080040000062000;
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb \comb_19|BusWires[6]~23 (
// Equation(s):
// \comb_19|BusWires[6]~23_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [6]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[6]~22_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[9]~4_combout ),
	.datac(\comb_19|BusWires[6]~22_combout ),
	.datad(\comb_21|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\comb_19|BusWires[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[6]~23 .lut_mask = 16'hA820;
defparam \comb_19|BusWires[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N20
cycloneii_lcell_comb \comb_19|reg_addr|Q[6]~feeder (
// Equation(s):
// \comb_19|reg_addr|Q[6]~feeder_combout  = \comb_19|BusWires[6]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[6]~23_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_addr|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_addr|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_addr|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N21
cycloneii_lcell_ff \comb_19|reg_addr|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_addr|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [6]));

// Location: LCCOMB_X49_Y8_N30
cycloneii_lcell_comb \comb_19|BusWires[12]~41 (
// Equation(s):
// \comb_19|BusWires[12]~41_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [12]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[12]~40_combout ))))

	.dataa(\comb_19|BusWires[12]~40_combout ),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|BusWires[9]~4_combout ),
	.datad(\comb_21|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\comb_19|BusWires[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[12]~41 .lut_mask = 16'hC808;
defparam \comb_19|BusWires[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N31
cycloneii_lcell_ff \comb_19|reg_0|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[12]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [12]));

// Location: LCFF_X48_Y9_N19
cycloneii_lcell_ff \comb_19|reg_1|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[12]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [12]));

// Location: LCCOMB_X50_Y10_N22
cycloneii_lcell_comb \comb_19|PC|Q[11]~39 (
// Equation(s):
// \comb_19|PC|Q[11]~39_combout  = (\comb_19|PC|Q [11] & (!\comb_19|PC|Q[10]~38 )) # (!\comb_19|PC|Q [11] & ((\comb_19|PC|Q[10]~38 ) # (GND)))
// \comb_19|PC|Q[11]~40  = CARRY((!\comb_19|PC|Q[10]~38 ) # (!\comb_19|PC|Q [11]))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[10]~38 ),
	.combout(\comb_19|PC|Q[11]~39_combout ),
	.cout(\comb_19|PC|Q[11]~40 ));
// synopsys translate_off
defparam \comb_19|PC|Q[11]~39 .lut_mask = 16'h3C3F;
defparam \comb_19|PC|Q[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N24
cycloneii_lcell_comb \comb_19|PC|Q[12]~41 (
// Equation(s):
// \comb_19|PC|Q[12]~41_combout  = (\comb_19|PC|Q [12] & (\comb_19|PC|Q[11]~40  $ (GND))) # (!\comb_19|PC|Q [12] & (!\comb_19|PC|Q[11]~40  & VCC))
// \comb_19|PC|Q[12]~42  = CARRY((\comb_19|PC|Q [12] & !\comb_19|PC|Q[11]~40 ))

	.dataa(\comb_19|PC|Q [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[11]~40 ),
	.combout(\comb_19|PC|Q[12]~41_combout ),
	.cout(\comb_19|PC|Q[12]~42 ));
// synopsys translate_off
defparam \comb_19|PC|Q[12]~41 .lut_mask = 16'hA50A;
defparam \comb_19|PC|Q[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N25
cycloneii_lcell_ff \comb_19|PC|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[12]~41_combout ),
	.sdata(\comb_19|BusWires[12]~41_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [12]));

// Location: LCCOMB_X48_Y9_N18
cycloneii_lcell_comb \comb_19|Add0~50 (
// Equation(s):
// \comb_19|Add0~50_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [12])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [12])))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|reg_1|Q [12]),
	.datad(\comb_19|PC|Q [12]),
	.cin(gnd),
	.combout(\comb_19|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~50 .lut_mask = 16'hF3C0;
defparam \comb_19|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \comb_19|Add0~51 (
// Equation(s):
// \comb_19|Add0~51_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [12])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~50_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|addsub~combout ),
	.datac(\comb_19|reg_0|Q [12]),
	.datad(\comb_19|Add0~50_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~51 .lut_mask = 16'hC693;
defparam \comb_19|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y8_N23
cycloneii_lcell_ff \comb_19|reg_A|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[11]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [11]));

// Location: LCFF_X51_Y10_N31
cycloneii_lcell_ff \comb_19|reg_A|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [10]));

// Location: LCFF_X49_Y9_N13
cycloneii_lcell_ff \comb_19|reg_0|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[9]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [9]));

// Location: LCFF_X49_Y9_N19
cycloneii_lcell_ff \comb_19|reg_0|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[8]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [8]));

// Location: LCCOMB_X49_Y10_N26
cycloneii_lcell_comb \comb_19|Add0~34 (
// Equation(s):
// \comb_19|Add0~34_combout  = (\comb_19|Rout [1] & ((\comb_19|reg_1|Q [8]))) # (!\comb_19|Rout [1] & (\comb_19|PC|Q [8]))

	.dataa(\comb_19|PC|Q [8]),
	.datab(vcc),
	.datac(\comb_19|Rout [1]),
	.datad(\comb_19|reg_1|Q [8]),
	.cin(gnd),
	.combout(\comb_19|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~34 .lut_mask = 16'hFA0A;
defparam \comb_19|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \comb_19|Add0~35 (
// Equation(s):
// \comb_19|Add0~35_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [8])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~34_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|addsub~combout ),
	.datac(\comb_19|reg_0|Q [8]),
	.datad(\comb_19|Add0~34_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~35 .lut_mask = 16'hC693;
defparam \comb_19|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N11
cycloneii_lcell_ff \comb_19|reg_0|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [7]));

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \comb_19|Add0~30 (
// Equation(s):
// \comb_19|Add0~30_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [7])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [7])))

	.dataa(\comb_19|reg_1|Q [7]),
	.datab(\comb_19|PC|Q [7]),
	.datac(vcc),
	.datad(\comb_19|Rout [1]),
	.cin(gnd),
	.combout(\comb_19|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~30 .lut_mask = 16'hAACC;
defparam \comb_19|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \comb_19|Add0~31 (
// Equation(s):
// \comb_19|Add0~31_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [7])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~30_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|addsub~combout ),
	.datac(\comb_19|reg_0|Q [7]),
	.datad(\comb_19|Add0~30_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~31 .lut_mask = 16'hC693;
defparam \comb_19|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N12
cycloneii_lcell_comb \comb_19|Add0~26 (
// Equation(s):
// \comb_19|Add0~26_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [6])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [6])))

	.dataa(\comb_19|reg_1|Q [6]),
	.datab(\comb_19|Rout [1]),
	.datac(vcc),
	.datad(\comb_19|PC|Q [6]),
	.cin(gnd),
	.combout(\comb_19|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~26 .lut_mask = 16'hBB88;
defparam \comb_19|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \comb_19|Add0~27 (
// Equation(s):
// \comb_19|Add0~27_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [6])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~26_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|reg_0|Q [6]),
	.datac(\comb_19|addsub~combout ),
	.datad(\comb_19|Add0~26_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~27 .lut_mask = 16'hD287;
defparam \comb_19|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N27
cycloneii_lcell_ff \comb_19|reg_A|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[4]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [4]));

// Location: LCFF_X49_Y9_N23
cycloneii_lcell_ff \comb_19|reg_0|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[3]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [3]));

// Location: LCFF_X49_Y9_N5
cycloneii_lcell_ff \comb_19|reg_1|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[3]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [3]));

// Location: LCCOMB_X50_Y10_N6
cycloneii_lcell_comb \comb_19|PC|Q[3]~23 (
// Equation(s):
// \comb_19|PC|Q[3]~23_combout  = (\comb_19|PC|Q [3] & (!\comb_19|PC|Q[2]~22 )) # (!\comb_19|PC|Q [3] & ((\comb_19|PC|Q[2]~22 ) # (GND)))
// \comb_19|PC|Q[3]~24  = CARRY((!\comb_19|PC|Q[2]~22 ) # (!\comb_19|PC|Q [3]))

	.dataa(\comb_19|PC|Q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[2]~22 ),
	.combout(\comb_19|PC|Q[3]~23_combout ),
	.cout(\comb_19|PC|Q[3]~24 ));
// synopsys translate_off
defparam \comb_19|PC|Q[3]~23 .lut_mask = 16'h5A5F;
defparam \comb_19|PC|Q[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N7
cycloneii_lcell_ff \comb_19|PC|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[3]~23_combout ),
	.sdata(\comb_19|BusWires[3]~14_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [3]));

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \comb_19|Add0~14 (
// Equation(s):
// \comb_19|Add0~14_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [3])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [3])))

	.dataa(\comb_19|Rout [1]),
	.datab(vcc),
	.datac(\comb_19|reg_1|Q [3]),
	.datad(\comb_19|PC|Q [3]),
	.cin(gnd),
	.combout(\comb_19|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~14 .lut_mask = 16'hF5A0;
defparam \comb_19|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \comb_19|Add0~15 (
// Equation(s):
// \comb_19|Add0~15_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [3])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~14_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|addsub~combout ),
	.datac(\comb_19|reg_0|Q [3]),
	.datad(\comb_19|Add0~14_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~15 .lut_mask = 16'hC693;
defparam \comb_19|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N27
cycloneii_lcell_ff \comb_19|reg_0|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[2]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [2]));

// Location: LCFF_X49_Y9_N29
cycloneii_lcell_ff \comb_19|reg_1|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[2]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [2]));

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \comb_19|Add0~10 (
// Equation(s):
// \comb_19|Add0~10_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [2])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [2])))

	.dataa(\comb_19|Rout [1]),
	.datab(vcc),
	.datac(\comb_19|reg_1|Q [2]),
	.datad(\comb_19|PC|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~10 .lut_mask = 16'hF5A0;
defparam \comb_19|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N26
cycloneii_lcell_comb \comb_19|Add0~11 (
// Equation(s):
// \comb_19|Add0~11_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [2])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~10_combout )))))

	.dataa(\comb_19|Rout [0]),
	.datab(\comb_19|addsub~combout ),
	.datac(\comb_19|reg_0|Q [2]),
	.datad(\comb_19|Add0~10_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~11 .lut_mask = 16'hC693;
defparam \comb_19|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N21
cycloneii_lcell_ff \comb_19|reg_1|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[0]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [0]));

// Location: LCCOMB_X51_Y9_N0
cycloneii_lcell_comb \comb_19|Add0~0 (
// Equation(s):
// \comb_19|Add0~0_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [0])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [0])))

	.dataa(\comb_19|Rout [1]),
	.datab(\comb_19|reg_1|Q [0]),
	.datac(vcc),
	.datad(\comb_19|PC|Q [0]),
	.cin(gnd),
	.combout(\comb_19|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~0 .lut_mask = 16'hDD88;
defparam \comb_19|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N31
cycloneii_lcell_ff \comb_19|reg_0|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[0]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [0]));

// Location: LCCOMB_X51_Y9_N30
cycloneii_lcell_comb \comb_19|Add0~1 (
// Equation(s):
// \comb_19|Add0~1_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & ((!\comb_19|reg_0|Q [0]))) # (!\comb_19|Rout [0] & (!\comb_19|Add0~0_combout ))))

	.dataa(\comb_19|addsub~combout ),
	.datab(\comb_19|Add0~0_combout ),
	.datac(\comb_19|reg_0|Q [0]),
	.datad(\comb_19|Rout [0]),
	.cin(gnd),
	.combout(\comb_19|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~1 .lut_mask = 16'hA599;
defparam \comb_19|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N16
cycloneii_lcell_comb \comb_19|Add0~3 (
// Equation(s):
// \comb_19|Add0~3_cout  = CARRY(!\comb_19|addsub~combout )

	.dataa(vcc),
	.datab(\comb_19|addsub~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\comb_19|Add0~3_cout ));
// synopsys translate_off
defparam \comb_19|Add0~3 .lut_mask = 16'h0033;
defparam \comb_19|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N18
cycloneii_lcell_comb \comb_19|Add0~4 (
// Equation(s):
// \comb_19|Add0~4_combout  = (\comb_19|reg_A|Q [0] & ((\comb_19|Add0~1_combout  & (\comb_19|Add0~3_cout  & VCC)) # (!\comb_19|Add0~1_combout  & (!\comb_19|Add0~3_cout )))) # (!\comb_19|reg_A|Q [0] & ((\comb_19|Add0~1_combout  & (!\comb_19|Add0~3_cout )) # 
// (!\comb_19|Add0~1_combout  & ((\comb_19|Add0~3_cout ) # (GND)))))
// \comb_19|Add0~5  = CARRY((\comb_19|reg_A|Q [0] & (!\comb_19|Add0~1_combout  & !\comb_19|Add0~3_cout )) # (!\comb_19|reg_A|Q [0] & ((!\comb_19|Add0~3_cout ) # (!\comb_19|Add0~1_combout ))))

	.dataa(\comb_19|reg_A|Q [0]),
	.datab(\comb_19|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~3_cout ),
	.combout(\comb_19|Add0~4_combout ),
	.cout(\comb_19|Add0~5 ));
// synopsys translate_off
defparam \comb_19|Add0~4 .lut_mask = 16'h9617;
defparam \comb_19|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N20
cycloneii_lcell_comb \comb_19|Add0~8 (
// Equation(s):
// \comb_19|Add0~8_combout  = ((\comb_19|reg_A|Q [1] $ (\comb_19|Add0~7_combout  $ (!\comb_19|Add0~5 )))) # (GND)
// \comb_19|Add0~9  = CARRY((\comb_19|reg_A|Q [1] & ((\comb_19|Add0~7_combout ) # (!\comb_19|Add0~5 ))) # (!\comb_19|reg_A|Q [1] & (\comb_19|Add0~7_combout  & !\comb_19|Add0~5 )))

	.dataa(\comb_19|reg_A|Q [1]),
	.datab(\comb_19|Add0~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~5 ),
	.combout(\comb_19|Add0~8_combout ),
	.cout(\comb_19|Add0~9 ));
// synopsys translate_off
defparam \comb_19|Add0~8 .lut_mask = 16'h698E;
defparam \comb_19|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N24
cycloneii_lcell_comb \comb_19|Add0~16 (
// Equation(s):
// \comb_19|Add0~16_combout  = ((\comb_19|reg_A|Q [3] $ (\comb_19|Add0~15_combout  $ (!\comb_19|Add0~13 )))) # (GND)
// \comb_19|Add0~17  = CARRY((\comb_19|reg_A|Q [3] & ((\comb_19|Add0~15_combout ) # (!\comb_19|Add0~13 ))) # (!\comb_19|reg_A|Q [3] & (\comb_19|Add0~15_combout  & !\comb_19|Add0~13 )))

	.dataa(\comb_19|reg_A|Q [3]),
	.datab(\comb_19|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~13 ),
	.combout(\comb_19|Add0~16_combout ),
	.cout(\comb_19|Add0~17 ));
// synopsys translate_off
defparam \comb_19|Add0~16 .lut_mask = 16'h698E;
defparam \comb_19|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N26
cycloneii_lcell_comb \comb_19|Add0~20 (
// Equation(s):
// \comb_19|Add0~20_combout  = (\comb_19|Add0~19_combout  & ((\comb_19|reg_A|Q [4] & (\comb_19|Add0~17  & VCC)) # (!\comb_19|reg_A|Q [4] & (!\comb_19|Add0~17 )))) # (!\comb_19|Add0~19_combout  & ((\comb_19|reg_A|Q [4] & (!\comb_19|Add0~17 )) # 
// (!\comb_19|reg_A|Q [4] & ((\comb_19|Add0~17 ) # (GND)))))
// \comb_19|Add0~21  = CARRY((\comb_19|Add0~19_combout  & (!\comb_19|reg_A|Q [4] & !\comb_19|Add0~17 )) # (!\comb_19|Add0~19_combout  & ((!\comb_19|Add0~17 ) # (!\comb_19|reg_A|Q [4]))))

	.dataa(\comb_19|Add0~19_combout ),
	.datab(\comb_19|reg_A|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~17 ),
	.combout(\comb_19|Add0~20_combout ),
	.cout(\comb_19|Add0~21 ));
// synopsys translate_off
defparam \comb_19|Add0~20 .lut_mask = 16'h9617;
defparam \comb_19|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N28
cycloneii_lcell_comb \comb_19|Add0~24 (
// Equation(s):
// \comb_19|Add0~24_combout  = ((\comb_19|Add0~23_combout  $ (\comb_19|reg_A|Q [5] $ (!\comb_19|Add0~21 )))) # (GND)
// \comb_19|Add0~25  = CARRY((\comb_19|Add0~23_combout  & ((\comb_19|reg_A|Q [5]) # (!\comb_19|Add0~21 ))) # (!\comb_19|Add0~23_combout  & (\comb_19|reg_A|Q [5] & !\comb_19|Add0~21 )))

	.dataa(\comb_19|Add0~23_combout ),
	.datab(\comb_19|reg_A|Q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~21 ),
	.combout(\comb_19|Add0~24_combout ),
	.cout(\comb_19|Add0~25 ));
// synopsys translate_off
defparam \comb_19|Add0~24 .lut_mask = 16'h698E;
defparam \comb_19|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N30
cycloneii_lcell_comb \comb_19|Add0~28 (
// Equation(s):
// \comb_19|Add0~28_combout  = (\comb_19|reg_A|Q [6] & ((\comb_19|Add0~27_combout  & (\comb_19|Add0~25  & VCC)) # (!\comb_19|Add0~27_combout  & (!\comb_19|Add0~25 )))) # (!\comb_19|reg_A|Q [6] & ((\comb_19|Add0~27_combout  & (!\comb_19|Add0~25 )) # 
// (!\comb_19|Add0~27_combout  & ((\comb_19|Add0~25 ) # (GND)))))
// \comb_19|Add0~29  = CARRY((\comb_19|reg_A|Q [6] & (!\comb_19|Add0~27_combout  & !\comb_19|Add0~25 )) # (!\comb_19|reg_A|Q [6] & ((!\comb_19|Add0~25 ) # (!\comb_19|Add0~27_combout ))))

	.dataa(\comb_19|reg_A|Q [6]),
	.datab(\comb_19|Add0~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~25 ),
	.combout(\comb_19|Add0~28_combout ),
	.cout(\comb_19|Add0~29 ));
// synopsys translate_off
defparam \comb_19|Add0~28 .lut_mask = 16'h9617;
defparam \comb_19|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N0
cycloneii_lcell_comb \comb_19|Add0~32 (
// Equation(s):
// \comb_19|Add0~32_combout  = ((\comb_19|reg_A|Q [7] $ (\comb_19|Add0~31_combout  $ (!\comb_19|Add0~29 )))) # (GND)
// \comb_19|Add0~33  = CARRY((\comb_19|reg_A|Q [7] & ((\comb_19|Add0~31_combout ) # (!\comb_19|Add0~29 ))) # (!\comb_19|reg_A|Q [7] & (\comb_19|Add0~31_combout  & !\comb_19|Add0~29 )))

	.dataa(\comb_19|reg_A|Q [7]),
	.datab(\comb_19|Add0~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~29 ),
	.combout(\comb_19|Add0~32_combout ),
	.cout(\comb_19|Add0~33 ));
// synopsys translate_off
defparam \comb_19|Add0~32 .lut_mask = 16'h698E;
defparam \comb_19|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N2
cycloneii_lcell_comb \comb_19|Add0~36 (
// Equation(s):
// \comb_19|Add0~36_combout  = (\comb_19|reg_A|Q [8] & ((\comb_19|Add0~35_combout  & (\comb_19|Add0~33  & VCC)) # (!\comb_19|Add0~35_combout  & (!\comb_19|Add0~33 )))) # (!\comb_19|reg_A|Q [8] & ((\comb_19|Add0~35_combout  & (!\comb_19|Add0~33 )) # 
// (!\comb_19|Add0~35_combout  & ((\comb_19|Add0~33 ) # (GND)))))
// \comb_19|Add0~37  = CARRY((\comb_19|reg_A|Q [8] & (!\comb_19|Add0~35_combout  & !\comb_19|Add0~33 )) # (!\comb_19|reg_A|Q [8] & ((!\comb_19|Add0~33 ) # (!\comb_19|Add0~35_combout ))))

	.dataa(\comb_19|reg_A|Q [8]),
	.datab(\comb_19|Add0~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~33 ),
	.combout(\comb_19|Add0~36_combout ),
	.cout(\comb_19|Add0~37 ));
// synopsys translate_off
defparam \comb_19|Add0~36 .lut_mask = 16'h9617;
defparam \comb_19|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N4
cycloneii_lcell_comb \comb_19|Add0~40 (
// Equation(s):
// \comb_19|Add0~40_combout  = ((\comb_19|reg_A|Q [9] $ (\comb_19|Add0~39_combout  $ (!\comb_19|Add0~37 )))) # (GND)
// \comb_19|Add0~41  = CARRY((\comb_19|reg_A|Q [9] & ((\comb_19|Add0~39_combout ) # (!\comb_19|Add0~37 ))) # (!\comb_19|reg_A|Q [9] & (\comb_19|Add0~39_combout  & !\comb_19|Add0~37 )))

	.dataa(\comb_19|reg_A|Q [9]),
	.datab(\comb_19|Add0~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~37 ),
	.combout(\comb_19|Add0~40_combout ),
	.cout(\comb_19|Add0~41 ));
// synopsys translate_off
defparam \comb_19|Add0~40 .lut_mask = 16'h698E;
defparam \comb_19|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N8
cycloneii_lcell_comb \comb_19|Dout (
// Equation(s):
// \comb_19|Dout~combout  = (GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & (\comb_19|Mux43~0_combout )) # (!GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & ((\comb_19|Dout~combout )))

	.dataa(\comb_19|Mux43~0_combout ),
	.datab(vcc),
	.datac(\comb_19|Dout~combout ),
	.datad(\comb_19|Mux59~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|Dout~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Dout .lut_mask = 16'hAAF0;
defparam \comb_19|Dout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N24
cycloneii_lcell_comb \comb_19|Mux23~0 (
// Equation(s):
// \comb_19|Mux23~0_combout  = (!\comb_19|Tstep|Q [2] & (\comb_19|Tstep|Q [1] & (!\comb_19|Tstep|Q [0] & \comb_19|reg_IR|Q [14])))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux23~0 .lut_mask = 16'h0400;
defparam \comb_19|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N0
cycloneii_lcell_comb \comb_19|Gin (
// Equation(s):
// \comb_19|Gin~combout  = (\comb_19|Mux59~4_combout  & ((\comb_19|Mux23~0_combout ))) # (!\comb_19|Mux59~4_combout  & (\comb_19|Gin~combout ))

	.dataa(\comb_19|Gin~combout ),
	.datab(vcc),
	.datac(\comb_19|Mux23~0_combout ),
	.datad(\comb_19|Mux59~4_combout ),
	.cin(gnd),
	.combout(\comb_19|Gin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Gin .lut_mask = 16'hF0AA;
defparam \comb_19|Gin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N26
cycloneii_lcell_comb \comb_19|Mux44~0 (
// Equation(s):
// \comb_19|Mux44~0_combout  = (!\comb_19|Tstep|Q [2] & (\comb_19|Tstep|Q [1] & \comb_19|Tstep|Q [0]))

	.dataa(vcc),
	.datab(\comb_19|Tstep|Q [2]),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_19|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux44~0 .lut_mask = 16'h3000;
defparam \comb_19|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
cycloneii_lcell_comb \comb_19|Mux48~2 (
// Equation(s):
// \comb_19|Mux48~2_combout  = (!\comb_19|reg_IR|Q [15] & (\comb_19|Mux44~0_combout  & (\comb_19|reg_IR|Q [13] $ (\comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|reg_IR|Q [15]),
	.datab(\comb_19|Mux44~0_combout ),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux48~2 .lut_mask = 16'h0440;
defparam \comb_19|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N26
cycloneii_lcell_comb \comb_19|Decoder2~1 (
// Equation(s):
// \comb_19|Decoder2~1_combout  = (!\comb_19|Tstep|Q [0] & !\comb_19|Tstep|Q [2])

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Decoder2~1 .lut_mask = 16'h0055;
defparam \comb_19|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N22
cycloneii_lcell_comb \comb_19|Mux49~0 (
// Equation(s):
// \comb_19|Mux49~0_combout  = (\comb_19|reg_IR|Q [14] & !\comb_19|reg_IR|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_19|reg_IR|Q [14]),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux49~0 .lut_mask = 16'h00F0;
defparam \comb_19|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N8
cycloneii_lcell_comb \comb_19|Mux40~0 (
// Equation(s):
// \comb_19|Mux40~0_combout  = (\SW~combout [17] & (!\comb_19|Tstep|Q [1] & (!\comb_19|Tstep|Q [0] & !\comb_19|Tstep|Q [2])))

	.dataa(\SW~combout [17]),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux40~0 .lut_mask = 16'h0002;
defparam \comb_19|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N0
cycloneii_lcell_comb \comb_19|IRin (
// Equation(s):
// \comb_19|IRin~combout  = (GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & ((\comb_19|Mux40~0_combout ))) # (!GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & (\comb_19|IRin~combout ))

	.dataa(\comb_19|Mux59~4clkctrl_outclk ),
	.datab(\comb_19|IRin~combout ),
	.datac(vcc),
	.datad(\comb_19|Mux40~0_combout ),
	.cin(gnd),
	.combout(\comb_19|IRin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|IRin .lut_mask = 16'hEE44;
defparam \comb_19|IRin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N17
cycloneii_lcell_ff \comb_19|reg_IR|Q[9] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[9]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [9]));

// Location: LCCOMB_X45_Y9_N16
cycloneii_lcell_comb \comb_19|Mux50~0 (
// Equation(s):
// \comb_19|Mux50~0_combout  = (!\comb_19|reg_IR|Q [13] & ((\comb_19|reg_IR|Q [9] & (\comb_19|reg_IR|Q [7] & \comb_19|reg_IR|Q [8])) # (!\comb_19|reg_IR|Q [9] & ((!\comb_19|reg_IR|Q [8])))))

	.dataa(\comb_19|reg_IR|Q [7]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|reg_IR|Q [9]),
	.datad(\comb_19|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\comb_19|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux50~0 .lut_mask = 16'h2003;
defparam \comb_19|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N12
cycloneii_lcell_comb \comb_19|Mux48~4 (
// Equation(s):
// \comb_19|Mux48~4_combout  = (\comb_19|Mux48~3_combout ) # ((\comb_19|Mux49~0_combout  & (!\comb_19|reg_IR|Q [13] & \comb_19|Mux50~0_combout )))

	.dataa(\comb_19|Mux48~3_combout ),
	.datab(\comb_19|Mux49~0_combout ),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|Mux50~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux48~4 .lut_mask = 16'hAEAA;
defparam \comb_19|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N6
cycloneii_lcell_comb \comb_19|Mux48~5 (
// Equation(s):
// \comb_19|Mux48~5_combout  = (\comb_19|Mux59~1_combout ) # ((\comb_19|Mux48~2_combout ) # ((\comb_19|Decoder2~1_combout  & \comb_19|Mux48~4_combout )))

	.dataa(\comb_19|Mux59~1_combout ),
	.datab(\comb_19|Mux48~2_combout ),
	.datac(\comb_19|Decoder2~1_combout ),
	.datad(\comb_19|Mux48~4_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux48~5 .lut_mask = 16'hFEEE;
defparam \comb_19|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N30
cycloneii_lcell_comb \comb_19|Mux48~6 (
// Equation(s):
// \comb_19|Mux48~6_combout  = (\comb_19|Mux48~5_combout ) # ((\comb_19|Mux53~7_combout  & ((!\comb_19|reg_IR|Q [13]) # (!\comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|Mux53~7_combout ),
	.datab(\comb_19|Mux48~5_combout ),
	.datac(\comb_19|reg_IR|Q [14]),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux48~6 .lut_mask = 16'hCEEE;
defparam \comb_19|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N12
cycloneii_lcell_comb \comb_19|Mux26~3 (
// Equation(s):
// \comb_19|Mux26~3_combout  = (\comb_19|reg_IR|Q [13] & !\comb_19|Tstep|Q [2])

	.dataa(\comb_19|reg_IR|Q [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux26~3 .lut_mask = 16'h00AA;
defparam \comb_19|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N17
cycloneii_lcell_ff \comb_19|reg_IR|Q[12] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[12]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [12]));

// Location: LCCOMB_X46_Y9_N10
cycloneii_lcell_comb \comb_19|Mux12~0 (
// Equation(s):
// \comb_19|Mux12~0_combout  = (\comb_19|Tstep|Q [2]) # ((!\comb_19|reg_IR|Q [11] & (\comb_19|reg_IR|Q [14] & !\comb_19|reg_IR|Q [12])))

	.dataa(\comb_19|reg_IR|Q [11]),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|reg_IR|Q [12]),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux12~0 .lut_mask = 16'hFF04;
defparam \comb_19|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N4
cycloneii_lcell_comb \comb_19|Mux12~1 (
// Equation(s):
// \comb_19|Mux12~1_combout  = (\comb_19|reg_IR|Q [13]) # ((\comb_19|Mux12~0_combout ) # ((\comb_19|decY|Decoder0~0_combout  & !\comb_19|reg_IR|Q [14])))

	.dataa(\comb_19|decY|Decoder0~0_combout ),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|reg_IR|Q [14]),
	.datad(\comb_19|Mux12~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux12~1 .lut_mask = 16'hFFCE;
defparam \comb_19|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N20
cycloneii_lcell_comb \comb_19|Mux26~1 (
// Equation(s):
// \comb_19|Mux26~1_combout  = (\SW~combout [17]) # (\comb_19|Tstep|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [17]),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux26~1 .lut_mask = 16'hFFF0;
defparam \comb_19|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N18
cycloneii_lcell_comb \comb_19|Mux26~0 (
// Equation(s):
// \comb_19|Mux26~0_combout  = (!\comb_19|Tstep|Q [2] & ((\comb_19|reg_IR|Q [8]) # ((\comb_19|reg_IR|Q [9]) # (\comb_19|reg_IR|Q [13]))))

	.dataa(\comb_19|reg_IR|Q [8]),
	.datab(\comb_19|reg_IR|Q [9]),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux26~0 .lut_mask = 16'h00FE;
defparam \comb_19|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N28
cycloneii_lcell_comb \comb_19|Mux26~2 (
// Equation(s):
// \comb_19|Mux26~2_combout  = (\comb_19|Tstep|Q [1] & (((\comb_19|Tstep|Q [0]) # (\comb_19|Mux26~0_combout )))) # (!\comb_19|Tstep|Q [1] & (!\comb_19|Mux26~1_combout  & (!\comb_19|Tstep|Q [0])))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|Mux26~1_combout ),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Mux26~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux26~2 .lut_mask = 16'hABA1;
defparam \comb_19|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N18
cycloneii_lcell_comb \comb_19|Mux26~4 (
// Equation(s):
// \comb_19|Mux26~4_combout  = (\comb_19|Tstep|Q [0] & ((\comb_19|Mux26~2_combout  & (\comb_19|Mux26~3_combout )) # (!\comb_19|Mux26~2_combout  & ((!\comb_19|Mux12~1_combout ))))) # (!\comb_19|Tstep|Q [0] & (((\comb_19|Mux26~2_combout ))))

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(\comb_19|Mux26~3_combout ),
	.datac(\comb_19|Mux12~1_combout ),
	.datad(\comb_19|Mux26~2_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux26~4 .lut_mask = 16'hDD0A;
defparam \comb_19|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N30
cycloneii_lcell_comb \comb_19|Rout[2] (
// Equation(s):
// \comb_19|Rout [2] = (\comb_19|Mux48~6_combout  & ((\comb_19|Mux26~4_combout ))) # (!\comb_19|Mux48~6_combout  & (\comb_19|Rout [2]))

	.dataa(vcc),
	.datab(\comb_19|Rout [2]),
	.datac(\comb_19|Mux48~6_combout ),
	.datad(\comb_19|Mux26~4_combout ),
	.cin(gnd),
	.combout(\comb_19|Rout [2]),
	.cout());
// synopsys translate_off
defparam \comb_19|Rout[2] .lut_mask = 16'hFC0C;
defparam \comb_19|Rout[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N20
cycloneii_lcell_comb \comb_19|GBus[15]~0 (
// Equation(s):
// \comb_19|GBus[15]~0_combout  = (!\comb_19|Dout~combout  & (\comb_19|Gin~combout  & ((\comb_19|Rout [2]) # (!\comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|BusWires[9]~0_combout ),
	.datab(\comb_19|Dout~combout ),
	.datac(\comb_19|Gin~combout ),
	.datad(\comb_19|Rout [2]),
	.cin(gnd),
	.combout(\comb_19|GBus[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[15]~0 .lut_mask = 16'h3010;
defparam \comb_19|GBus[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \comb_19|GBus[15]~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_19|GBus[15]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_19|GBus[15]~0clkctrl_outclk ));
// synopsys translate_off
defparam \comb_19|GBus[15]~0clkctrl .clock_type = "global clock";
defparam \comb_19|GBus[15]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N18
cycloneii_lcell_comb \comb_19|GBus[9] (
// Equation(s):
// \comb_19|GBus [9] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~40_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [9]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [9]),
	.datac(\comb_19|Add0~40_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [9]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[9] .lut_mask = 16'hA088;
defparam \comb_19|GBus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N19
cycloneii_lcell_ff \comb_19|reg_G|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [9]));

// Location: LCCOMB_X47_Y9_N26
cycloneii_lcell_comb \comb_19|BusWires[9]~30 (
// Equation(s):
// \comb_19|BusWires[9]~30_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & ((\comb_19|reg_G|Q [9]))) # (!\comb_19|BusWires[9]~0_combout  & 
// (\comb_19|reg_1|Q [9]))))

	.dataa(\comb_19|reg_1|Q [9]),
	.datab(\comb_19|reg_G|Q [9]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[9]~30 .lut_mask = 16'h0CFA;
defparam \comb_19|BusWires[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb \comb_19|BusWires[9]~31 (
// Equation(s):
// \comb_19|BusWires[9]~31_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~30_combout  & ((\comb_19|reg_0|Q [9]))) # (!\comb_19|BusWires[9]~30_combout  & (\comb_19|PC|Q [9])))) # (!\comb_19|BusWires[9]~1_combout  & 
// (((\comb_19|BusWires[9]~30_combout ))))

	.dataa(\comb_19|PC|Q [9]),
	.datab(\comb_19|reg_0|Q [9]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[9]~30_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[9]~31 .lut_mask = 16'hCFA0;
defparam \comb_19|BusWires[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N12
cycloneii_lcell_comb \comb_19|BusWires[9]~32 (
// Equation(s):
// \comb_19|BusWires[9]~32_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [9]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[9]~31_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[9]~31_combout ),
	.datac(\comb_21|altsyncram_component|auto_generated|q_a [9]),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[9]~32 .lut_mask = 16'hA088;
defparam \comb_19|BusWires[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y9_N23
cycloneii_lcell_ff \comb_19|reg_1|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[9]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [9]));

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb \comb_19|Add0~38 (
// Equation(s):
// \comb_19|Add0~38_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [9])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [9])))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|reg_1|Q [9]),
	.datad(\comb_19|PC|Q [9]),
	.cin(gnd),
	.combout(\comb_19|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~38 .lut_mask = 16'hF3C0;
defparam \comb_19|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \comb_19|Add0~39 (
// Equation(s):
// \comb_19|Add0~39_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [9])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~38_combout )))))

	.dataa(\comb_19|reg_0|Q [9]),
	.datab(\comb_19|Rout [0]),
	.datac(\comb_19|addsub~combout ),
	.datad(\comb_19|Add0~38_combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~39 .lut_mask = 16'hB487;
defparam \comb_19|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N6
cycloneii_lcell_comb \comb_19|Add0~44 (
// Equation(s):
// \comb_19|Add0~44_combout  = (\comb_19|Add0~43_combout  & ((\comb_19|reg_A|Q [10] & (\comb_19|Add0~41  & VCC)) # (!\comb_19|reg_A|Q [10] & (!\comb_19|Add0~41 )))) # (!\comb_19|Add0~43_combout  & ((\comb_19|reg_A|Q [10] & (!\comb_19|Add0~41 )) # 
// (!\comb_19|reg_A|Q [10] & ((\comb_19|Add0~41 ) # (GND)))))
// \comb_19|Add0~45  = CARRY((\comb_19|Add0~43_combout  & (!\comb_19|reg_A|Q [10] & !\comb_19|Add0~41 )) # (!\comb_19|Add0~43_combout  & ((!\comb_19|Add0~41 ) # (!\comb_19|reg_A|Q [10]))))

	.dataa(\comb_19|Add0~43_combout ),
	.datab(\comb_19|reg_A|Q [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~41 ),
	.combout(\comb_19|Add0~44_combout ),
	.cout(\comb_19|Add0~45 ));
// synopsys translate_off
defparam \comb_19|Add0~44 .lut_mask = 16'h9617;
defparam \comb_19|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N8
cycloneii_lcell_comb \comb_19|Add0~48 (
// Equation(s):
// \comb_19|Add0~48_combout  = ((\comb_19|Add0~47_combout  $ (\comb_19|reg_A|Q [11] $ (!\comb_19|Add0~45 )))) # (GND)
// \comb_19|Add0~49  = CARRY((\comb_19|Add0~47_combout  & ((\comb_19|reg_A|Q [11]) # (!\comb_19|Add0~45 ))) # (!\comb_19|Add0~47_combout  & (\comb_19|reg_A|Q [11] & !\comb_19|Add0~45 )))

	.dataa(\comb_19|Add0~47_combout ),
	.datab(\comb_19|reg_A|Q [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~45 ),
	.combout(\comb_19|Add0~48_combout ),
	.cout(\comb_19|Add0~49 ));
// synopsys translate_off
defparam \comb_19|Add0~48 .lut_mask = 16'h698E;
defparam \comb_19|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N10
cycloneii_lcell_comb \comb_19|Add0~52 (
// Equation(s):
// \comb_19|Add0~52_combout  = (\comb_19|reg_A|Q [12] & ((\comb_19|Add0~51_combout  & (\comb_19|Add0~49  & VCC)) # (!\comb_19|Add0~51_combout  & (!\comb_19|Add0~49 )))) # (!\comb_19|reg_A|Q [12] & ((\comb_19|Add0~51_combout  & (!\comb_19|Add0~49 )) # 
// (!\comb_19|Add0~51_combout  & ((\comb_19|Add0~49 ) # (GND)))))
// \comb_19|Add0~53  = CARRY((\comb_19|reg_A|Q [12] & (!\comb_19|Add0~51_combout  & !\comb_19|Add0~49 )) # (!\comb_19|reg_A|Q [12] & ((!\comb_19|Add0~49 ) # (!\comb_19|Add0~51_combout ))))

	.dataa(\comb_19|reg_A|Q [12]),
	.datab(\comb_19|Add0~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~49 ),
	.combout(\comb_19|Add0~52_combout ),
	.cout(\comb_19|Add0~53 ));
// synopsys translate_off
defparam \comb_19|Add0~52 .lut_mask = 16'h9617;
defparam \comb_19|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N12
cycloneii_lcell_comb \comb_19|Add0~56 (
// Equation(s):
// \comb_19|Add0~56_combout  = ((\comb_19|Add0~55_combout  $ (\comb_19|reg_A|Q [13] $ (!\comb_19|Add0~53 )))) # (GND)
// \comb_19|Add0~57  = CARRY((\comb_19|Add0~55_combout  & ((\comb_19|reg_A|Q [13]) # (!\comb_19|Add0~53 ))) # (!\comb_19|Add0~55_combout  & (\comb_19|reg_A|Q [13] & !\comb_19|Add0~53 )))

	.dataa(\comb_19|Add0~55_combout ),
	.datab(\comb_19|reg_A|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~53 ),
	.combout(\comb_19|Add0~56_combout ),
	.cout(\comb_19|Add0~57 ));
// synopsys translate_off
defparam \comb_19|Add0~56 .lut_mask = 16'h698E;
defparam \comb_19|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N14
cycloneii_lcell_comb \comb_19|Add0~60 (
// Equation(s):
// \comb_19|Add0~60_combout  = (\comb_19|reg_A|Q [14] & ((\comb_19|Add0~59_combout  & (\comb_19|Add0~57  & VCC)) # (!\comb_19|Add0~59_combout  & (!\comb_19|Add0~57 )))) # (!\comb_19|reg_A|Q [14] & ((\comb_19|Add0~59_combout  & (!\comb_19|Add0~57 )) # 
// (!\comb_19|Add0~59_combout  & ((\comb_19|Add0~57 ) # (GND)))))
// \comb_19|Add0~61  = CARRY((\comb_19|reg_A|Q [14] & (!\comb_19|Add0~59_combout  & !\comb_19|Add0~57 )) # (!\comb_19|reg_A|Q [14] & ((!\comb_19|Add0~57 ) # (!\comb_19|Add0~59_combout ))))

	.dataa(\comb_19|reg_A|Q [14]),
	.datab(\comb_19|Add0~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|Add0~57 ),
	.combout(\comb_19|Add0~60_combout ),
	.cout(\comb_19|Add0~61 ));
// synopsys translate_off
defparam \comb_19|Add0~60 .lut_mask = 16'h9617;
defparam \comb_19|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N26
cycloneii_lcell_comb \comb_19|GBus[14] (
// Equation(s):
// \comb_19|GBus [14] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~60_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [14]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [14]),
	.datac(\comb_19|Add0~60_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [14]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[14] .lut_mask = 16'hA088;
defparam \comb_19|GBus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N27
cycloneii_lcell_ff \comb_19|reg_G|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [14]));

// Location: LCCOMB_X50_Y10_N26
cycloneii_lcell_comb \comb_19|PC|Q[13]~43 (
// Equation(s):
// \comb_19|PC|Q[13]~43_combout  = (\comb_19|PC|Q [13] & (!\comb_19|PC|Q[12]~42 )) # (!\comb_19|PC|Q [13] & ((\comb_19|PC|Q[12]~42 ) # (GND)))
// \comb_19|PC|Q[13]~44  = CARRY((!\comb_19|PC|Q[12]~42 ) # (!\comb_19|PC|Q [13]))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[12]~42 ),
	.combout(\comb_19|PC|Q[13]~43_combout ),
	.cout(\comb_19|PC|Q[13]~44 ));
// synopsys translate_off
defparam \comb_19|PC|Q[13]~43 .lut_mask = 16'h3C3F;
defparam \comb_19|PC|Q[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N27
cycloneii_lcell_ff \comb_19|PC|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[13]~43_combout ),
	.sdata(\comb_19|BusWires[13]~44_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [13]));

// Location: LCCOMB_X50_Y10_N28
cycloneii_lcell_comb \comb_19|PC|Q[14]~45 (
// Equation(s):
// \comb_19|PC|Q[14]~45_combout  = (\comb_19|PC|Q [14] & (\comb_19|PC|Q[13]~44  $ (GND))) # (!\comb_19|PC|Q [14] & (!\comb_19|PC|Q[13]~44  & VCC))
// \comb_19|PC|Q[14]~46  = CARRY((\comb_19|PC|Q [14] & !\comb_19|PC|Q[13]~44 ))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[13]~44 ),
	.combout(\comb_19|PC|Q[14]~45_combout ),
	.cout(\comb_19|PC|Q[14]~46 ));
// synopsys translate_off
defparam \comb_19|PC|Q[14]~45 .lut_mask = 16'hC30C;
defparam \comb_19|PC|Q[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N29
cycloneii_lcell_ff \comb_19|PC|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[14]~45_combout ),
	.sdata(\comb_19|BusWires[14]~47_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [14]));

// Location: LCCOMB_X53_Y9_N8
cycloneii_lcell_comb \comb_19|BusWires[14]~45 (
// Equation(s):
// \comb_19|BusWires[14]~45_combout  = (\comb_19|BusWires[9]~1_combout  & (((\comb_19|PC|Q [14]) # (!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & (\comb_19|reg_G|Q [14] & ((\comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|BusWires[9]~1_combout ),
	.datab(\comb_19|reg_G|Q [14]),
	.datac(\comb_19|PC|Q [14]),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[14]~45_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[14]~45 .lut_mask = 16'hE4AA;
defparam \comb_19|BusWires[14]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N14
cycloneii_lcell_comb \comb_19|BusWires[14]~46 (
// Equation(s):
// \comb_19|BusWires[14]~46_combout  = (\comb_19|BusWires[14]~45_combout  & (((\comb_19|reg_0|Q [14]) # (\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[14]~45_combout  & (\comb_19|reg_1|Q [14] & ((!\comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|reg_1|Q [14]),
	.datab(\comb_19|reg_0|Q [14]),
	.datac(\comb_19|BusWires[14]~45_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[14]~46 .lut_mask = 16'hF0CA;
defparam \comb_19|BusWires[14]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N0
cycloneii_lcell_comb \comb_19|BusWires[14]~47 (
// Equation(s):
// \comb_19|BusWires[14]~47_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [14])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[14]~46_combout )))))

	.dataa(\comb_21|altsyncram_component|auto_generated|q_a [14]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|BusWires[14]~46_combout ),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[14]~47 .lut_mask = 16'h88C0;
defparam \comb_19|BusWires[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N25
cycloneii_lcell_ff \comb_19|reg_IR|Q[14] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[14]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [14]));

// Location: LCCOMB_X45_Y8_N14
cycloneii_lcell_comb \comb_19|Mux59~0 (
// Equation(s):
// \comb_19|Mux59~0_combout  = (!\comb_19|reg_IR|Q [15] & (!\comb_19|reg_IR|Q [14] & (\comb_19|reg_IR|Q [13] & !\comb_19|Tstep|Q [1])))

	.dataa(\comb_19|reg_IR|Q [15]),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~0 .lut_mask = 16'h0010;
defparam \comb_19|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N30
cycloneii_lcell_comb \comb_19|Mux59~1 (
// Equation(s):
// \comb_19|Mux59~1_combout  = (\comb_19|Mux59~0_combout  & (\comb_19|Tstep|Q [2] & !\comb_19|Tstep|Q [0]))

	.dataa(vcc),
	.datab(\comb_19|Mux59~0_combout ),
	.datac(\comb_19|Tstep|Q [2]),
	.datad(\comb_19|Tstep|Q [0]),
	.cin(gnd),
	.combout(\comb_19|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~1 .lut_mask = 16'h00C0;
defparam \comb_19|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N8
cycloneii_lcell_comb \comb_19|Mux59~2 (
// Equation(s):
// \comb_19|Mux59~2_combout  = (\comb_19|Tstep|Q [1] & (!\comb_19|reg_IR|Q [15] & ((\comb_19|reg_IR|Q [13]) # (\comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|reg_IR|Q [15]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~2 .lut_mask = 16'h0A08;
defparam \comb_19|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N4
cycloneii_lcell_comb \comb_19|Mux59~4 (
// Equation(s):
// \comb_19|Mux59~4_combout  = (\comb_19|Mux59~1_combout ) # ((!\comb_19|Tstep|Q [2] & ((\comb_19|Mux59~3_combout ) # (\comb_19|Mux59~2_combout ))))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|Mux59~3_combout ),
	.datac(\comb_19|Mux59~1_combout ),
	.datad(\comb_19|Mux59~2_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~4 .lut_mask = 16'hF5F4;
defparam \comb_19|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \comb_19|Mux59~4clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_19|Mux59~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_19|Mux59~4clkctrl_outclk ));
// synopsys translate_off
defparam \comb_19|Mux59~4clkctrl .clock_type = "global clock";
defparam \comb_19|Mux59~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N8
cycloneii_lcell_comb \comb_19|Ain (
// Equation(s):
// \comb_19|Ain~combout  = (GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & (\comb_19|Mux41~0_combout )) # (!GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & ((\comb_19|Ain~combout )))

	.dataa(\comb_19|Mux41~0_combout ),
	.datab(\comb_19|Ain~combout ),
	.datac(vcc),
	.datad(\comb_19|Mux59~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|Ain~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Ain .lut_mask = 16'hAACC;
defparam \comb_19|Ain .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N29
cycloneii_lcell_ff \comb_19|reg_A|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[5]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [5]));

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb \comb_19|GBus[5] (
// Equation(s):
// \comb_19|GBus [5] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~24_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [5]))))

	.dataa(\comb_19|GBus [5]),
	.datab(\comb_19|Add0~24_combout ),
	.datac(\KEY~combout [0]),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [5]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[5] .lut_mask = 16'hC0A0;
defparam \comb_19|GBus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N13
cycloneii_lcell_ff \comb_19|reg_G|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [5]));

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb \comb_19|BusWires[5]~18 (
// Equation(s):
// \comb_19|BusWires[5]~18_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & ((\comb_19|reg_G|Q [5]))) # (!\comb_19|BusWires[9]~0_combout  & 
// (\comb_19|reg_1|Q [5]))))

	.dataa(\comb_19|reg_1|Q [5]),
	.datab(\comb_19|reg_G|Q [5]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[5]~18 .lut_mask = 16'h0CFA;
defparam \comb_19|BusWires[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb \comb_19|BusWires[5]~19 (
// Equation(s):
// \comb_19|BusWires[5]~19_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[5]~18_combout  & ((\comb_19|reg_0|Q [5]))) # (!\comb_19|BusWires[5]~18_combout  & (\comb_19|PC|Q [5])))) # (!\comb_19|BusWires[9]~1_combout  & 
// (((\comb_19|BusWires[5]~18_combout ))))

	.dataa(\comb_19|PC|Q [5]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|reg_0|Q [5]),
	.datad(\comb_19|BusWires[5]~18_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[5]~19 .lut_mask = 16'hF388;
defparam \comb_19|BusWires[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \comb_19|BusWires[5]~20 (
// Equation(s):
// \comb_19|BusWires[5]~20_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [5])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[5]~19_combout )))))

	.dataa(\comb_21|altsyncram_component|auto_generated|q_a [5]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|BusWires[5]~19_combout ),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[5]~20 .lut_mask = 16'h88C0;
defparam \comb_19|BusWires[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N2
cycloneii_lcell_comb \comb_19|reg_addr|Q[5]~feeder (
// Equation(s):
// \comb_19|reg_addr|Q[5]~feeder_combout  = \comb_19|BusWires[5]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[5]~20_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_addr|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_addr|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_addr|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N3
cycloneii_lcell_ff \comb_19|reg_addr|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_addr|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [5]));

// Location: LCCOMB_X50_Y8_N30
cycloneii_lcell_comb \comb_19|GBus[7] (
// Equation(s):
// \comb_19|GBus [7] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|Add0~32_combout )) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|GBus [7])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|Add0~32_combout ),
	.datac(\comb_19|GBus [7]),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [7]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[7] .lut_mask = 16'h88A0;
defparam \comb_19|GBus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N31
cycloneii_lcell_ff \comb_19|reg_G|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [7]));

// Location: LCCOMB_X49_Y8_N26
cycloneii_lcell_comb \comb_19|BusWires[7]~24 (
// Equation(s):
// \comb_19|BusWires[7]~24_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & ((\comb_19|reg_G|Q [7]))) # (!\comb_19|BusWires[9]~0_combout  & 
// (\comb_19|reg_1|Q [7]))))

	.dataa(\comb_19|reg_1|Q [7]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|reg_G|Q [7]),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[7]~24 .lut_mask = 16'h30EE;
defparam \comb_19|BusWires[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N0
cycloneii_lcell_comb \comb_19|BusWires[7]~25 (
// Equation(s):
// \comb_19|BusWires[7]~25_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[7]~24_combout  & (\comb_19|reg_0|Q [7])) # (!\comb_19|BusWires[7]~24_combout  & ((\comb_19|PC|Q [7]))))) # (!\comb_19|BusWires[9]~1_combout  & 
// (((\comb_19|BusWires[7]~24_combout ))))

	.dataa(\comb_19|reg_0|Q [7]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|PC|Q [7]),
	.datad(\comb_19|BusWires[7]~24_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[7]~25 .lut_mask = 16'hBBC0;
defparam \comb_19|BusWires[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \comb_19|BusWires[7]~26 (
// Equation(s):
// \comb_19|BusWires[7]~26_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [7])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[7]~25_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[9]~4_combout ),
	.datac(\comb_21|altsyncram_component|auto_generated|q_a [7]),
	.datad(\comb_19|BusWires[7]~25_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[7]~26 .lut_mask = 16'hA280;
defparam \comb_19|BusWires[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N31
cycloneii_lcell_ff \comb_19|reg_IR|Q[7] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [7]));

// Location: LCCOMB_X46_Y9_N8
cycloneii_lcell_comb \comb_19|Mux42~4 (
// Equation(s):
// \comb_19|Mux42~4_combout  = (!\comb_19|reg_IR|Q [12] & (\comb_19|reg_IR|Q [14] & (!\comb_19|reg_IR|Q [10] & !\comb_19|reg_IR|Q [11])))

	.dataa(\comb_19|reg_IR|Q [12]),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|reg_IR|Q [10]),
	.datad(\comb_19|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_19|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux42~4 .lut_mask = 16'h0004;
defparam \comb_19|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N28
cycloneii_lcell_comb \comb_19|Mux42~5 (
// Equation(s):
// \comb_19|Mux42~5_combout  = (\comb_19|Mux42~4_combout ) # ((!\comb_19|reg_IR|Q [14] & (!\comb_19|reg_IR|Q [7] & \comb_19|decY|Decoder0~0_combout )))

	.dataa(\comb_19|reg_IR|Q [14]),
	.datab(\comb_19|reg_IR|Q [7]),
	.datac(\comb_19|Mux42~4_combout ),
	.datad(\comb_19|decY|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux42~5 .lut_mask = 16'hF1F0;
defparam \comb_19|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \comb_19|Mux42~7 (
// Equation(s):
// \comb_19|Mux42~7_combout  = (\comb_19|reg_IR|Q [13] & (\comb_19|reg_IR|Q [14] & (!\comb_19|decX|Decoder0~0_combout ))) # (!\comb_19|reg_IR|Q [13] & (((\comb_19|Mux42~5_combout ))))

	.dataa(\comb_19|reg_IR|Q [14]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|decX|Decoder0~0_combout ),
	.datad(\comb_19|Mux42~5_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux42~7 .lut_mask = 16'h3B08;
defparam \comb_19|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N8
cycloneii_lcell_comb \comb_19|Mux42~2 (
// Equation(s):
// \comb_19|Mux42~2_combout  = (\comb_19|reg_IR|Q [9] & (((\comb_19|reg_IR|Q [13])))) # (!\comb_19|reg_IR|Q [9] & ((\comb_19|reg_IR|Q [8] & ((\comb_19|reg_IR|Q [13]))) # (!\comb_19|reg_IR|Q [8] & (!\comb_19|reg_IR|Q [7]))))

	.dataa(\comb_19|reg_IR|Q [7]),
	.datab(\comb_19|reg_IR|Q [9]),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\comb_19|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux42~2 .lut_mask = 16'hF0D1;
defparam \comb_19|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N0
cycloneii_lcell_comb \comb_19|Mux42~3 (
// Equation(s):
// \comb_19|Mux42~3_combout  = (\comb_19|Tstep|Q [1] & (\comb_19|Mux42~2_combout  & (!\comb_19|Tstep|Q [0] & \comb_19|Mux49~0_combout )))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|Mux42~2_combout ),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Mux49~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux42~3 .lut_mask = 16'h0800;
defparam \comb_19|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N26
cycloneii_lcell_comb \comb_19|Mux42~6 (
// Equation(s):
// \comb_19|Mux42~6_combout  = (\comb_19|Mux42~3_combout ) # ((\comb_19|Tstep|Add0~0_combout  & (\comb_19|Mux59~5_combout  & \comb_19|Mux42~7_combout )))

	.dataa(\comb_19|Tstep|Add0~0_combout ),
	.datab(\comb_19|Mux59~5_combout ),
	.datac(\comb_19|Mux42~7_combout ),
	.datad(\comb_19|Mux42~3_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux42~6 .lut_mask = 16'hFF80;
defparam \comb_19|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N10
cycloneii_lcell_comb \comb_19|Rout[0] (
// Equation(s):
// \comb_19|Rout [0] = (\comb_19|Mux53~6_combout  & ((\comb_19|Mux42~6_combout ))) # (!\comb_19|Mux53~6_combout  & (\comb_19|Rout [0]))

	.dataa(\comb_19|Rout [0]),
	.datab(vcc),
	.datac(\comb_19|Mux53~6_combout ),
	.datad(\comb_19|Mux42~6_combout ),
	.cin(gnd),
	.combout(\comb_19|Rout [0]),
	.cout());
// synopsys translate_off
defparam \comb_19|Rout[0] .lut_mask = 16'hFA0A;
defparam \comb_19|Rout[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb \comb_19|BusWires[9]~1 (
// Equation(s):
// \comb_19|BusWires[9]~1_combout  = (\comb_19|Rout [0]) # ((\comb_19|Rout [2] & !\comb_19|Rout [1]))

	.dataa(\comb_19|Rout [2]),
	.datab(\comb_19|Rout [1]),
	.datac(vcc),
	.datad(\comb_19|Rout [0]),
	.cin(gnd),
	.combout(\comb_19|BusWires[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[9]~1 .lut_mask = 16'hFF22;
defparam \comb_19|BusWires[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N10
cycloneii_lcell_comb \comb_19|GBus[4] (
// Equation(s):
// \comb_19|GBus [4] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~20_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [4]))))

	.dataa(\comb_19|GBus [4]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|Add0~20_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [4]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[4] .lut_mask = 16'hC088;
defparam \comb_19|GBus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N11
cycloneii_lcell_ff \comb_19|reg_G|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [4]));

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb \comb_19|BusWires[4]~15 (
// Equation(s):
// \comb_19|BusWires[4]~15_combout  = (\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[9]~1_combout  & (\comb_19|PC|Q [4])) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|reg_G|Q [4]))))) # (!\comb_19|BusWires[9]~0_combout  & 
// (((\comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|PC|Q [4]),
	.datab(\comb_19|BusWires[9]~0_combout ),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|reg_G|Q [4]),
	.cin(gnd),
	.combout(\comb_19|BusWires[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[4]~15 .lut_mask = 16'hBCB0;
defparam \comb_19|BusWires[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N22
cycloneii_lcell_comb \comb_19|BusWires[4]~16 (
// Equation(s):
// \comb_19|BusWires[4]~16_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|BusWires[4]~15_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[4]~15_combout  & ((\comb_19|reg_0|Q [4]))) # (!\comb_19|BusWires[4]~15_combout  & 
// (\comb_19|reg_1|Q [4]))))

	.dataa(\comb_19|reg_1|Q [4]),
	.datab(\comb_19|reg_0|Q [4]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[4]~15_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[4]~16 .lut_mask = 16'hFC0A;
defparam \comb_19|BusWires[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N4
cycloneii_lcell_comb \comb_19|BusWires[4]~17 (
// Equation(s):
// \comb_19|BusWires[4]~17_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [4]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[4]~16_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[4]~16_combout ),
	.datac(\comb_21|altsyncram_component|auto_generated|q_a [4]),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[4]~17 .lut_mask = 16'hA088;
defparam \comb_19|BusWires[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N13
cycloneii_lcell_ff \comb_19|reg_addr|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[4]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [4]));

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb \comb_19|GBus[3] (
// Equation(s):
// \comb_19|GBus [3] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~16_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [3]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [3]),
	.datac(\comb_19|Add0~16_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [3]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[3] .lut_mask = 16'hA088;
defparam \comb_19|GBus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N3
cycloneii_lcell_ff \comb_19|reg_G|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [3]));

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \comb_19|BusWires[3]~12 (
// Equation(s):
// \comb_19|BusWires[3]~12_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & ((\comb_19|reg_G|Q [3]))) # (!\comb_19|BusWires[9]~0_combout  & 
// (\comb_19|reg_1|Q [3]))))

	.dataa(\comb_19|reg_1|Q [3]),
	.datab(\comb_19|reg_G|Q [3]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[3]~12 .lut_mask = 16'h0CFA;
defparam \comb_19|BusWires[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb \comb_19|BusWires[3]~13 (
// Equation(s):
// \comb_19|BusWires[3]~13_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[3]~12_combout  & ((\comb_19|reg_0|Q [3]))) # (!\comb_19|BusWires[3]~12_combout  & (\comb_19|PC|Q [3])))) # (!\comb_19|BusWires[9]~1_combout  & 
// (((\comb_19|BusWires[3]~12_combout ))))

	.dataa(\comb_19|PC|Q [3]),
	.datab(\comb_19|reg_0|Q [3]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[3]~12_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[3]~13 .lut_mask = 16'hCFA0;
defparam \comb_19|BusWires[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N10
cycloneii_lcell_comb \comb_19|BusWires[3]~14 (
// Equation(s):
// \comb_19|BusWires[3]~14_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [3])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[3]~13_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_21|altsyncram_component|auto_generated|q_a [3]),
	.datac(\comb_19|BusWires[3]~13_combout ),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[3]~14 .lut_mask = 16'h88A0;
defparam \comb_19|BusWires[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N6
cycloneii_lcell_comb \comb_19|reg_addr|Q[3]~feeder (
// Equation(s):
// \comb_19|reg_addr|Q[3]~feeder_combout  = \comb_19|BusWires[3]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[3]~14_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_addr|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_addr|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_addr|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N7
cycloneii_lcell_ff \comb_19|reg_addr|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_addr|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [3]));

// Location: LCCOMB_X49_Y10_N30
cycloneii_lcell_comb \comb_19|BusWires[15]~50 (
// Equation(s):
// \comb_19|BusWires[15]~50_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [15]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[15]~49_combout ))))

	.dataa(\comb_19|BusWires[15]~49_combout ),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|BusWires[9]~4_combout ),
	.datad(\comb_21|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\comb_19|BusWires[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[15]~50 .lut_mask = 16'hC808;
defparam \comb_19|BusWires[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N9
cycloneii_lcell_ff \comb_19|reg_IR|Q[15] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[15]~50_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [15]));

// Location: LCCOMB_X45_Y8_N28
cycloneii_lcell_comb \comb_19|Mux8~0 (
// Equation(s):
// \comb_19|Mux8~0_combout  = (!\comb_19|Tstep|Q [1] & (((!\comb_19|WideOr1~0_combout  & !\comb_19|reg_IR|Q [15])) # (!\comb_19|Tstep|Q [0])))

	.dataa(\comb_19|WideOr1~0_combout ),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|reg_IR|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux8~0 .lut_mask = 16'h0307;
defparam \comb_19|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N2
cycloneii_lcell_comb \comb_19|Mux8~2 (
// Equation(s):
// \comb_19|Mux8~2_combout  = (\comb_19|Mux59~1_combout ) # ((!\comb_19|Tstep|Q [2] & ((\comb_19|Mux8~1_combout ) # (\comb_19|Mux8~0_combout ))))

	.dataa(\comb_19|Mux8~1_combout ),
	.datab(\comb_19|Mux8~0_combout ),
	.datac(\comb_19|Tstep|Q [2]),
	.datad(\comb_19|Mux59~1_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux8~2 .lut_mask = 16'hFF0E;
defparam \comb_19|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \comb_19|Mux8~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_19|Mux8~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_19|Mux8~2clkctrl_outclk ));
// synopsys translate_off
defparam \comb_19|Mux8~2clkctrl .clock_type = "global clock";
defparam \comb_19|Mux8~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y9_N28
cycloneii_lcell_comb \comb_19|ADDRin (
// Equation(s):
// \comb_19|ADDRin~combout  = (GLOBAL(\comb_19|Mux8~2clkctrl_outclk ) & (\comb_19|Mux47~0_combout )) # (!GLOBAL(\comb_19|Mux8~2clkctrl_outclk ) & ((\comb_19|ADDRin~combout )))

	.dataa(\comb_19|Mux47~0_combout ),
	.datab(\comb_19|ADDRin~combout ),
	.datac(vcc),
	.datad(\comb_19|Mux8~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|ADDRin~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|ADDRin .lut_mask = 16'hAACC;
defparam \comb_19|ADDRin .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N17
cycloneii_lcell_ff \comb_19|reg_addr|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_addr|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [2]));

// Location: LCCOMB_X51_Y8_N12
cycloneii_lcell_comb \comb_19|BusWires[2]~9 (
// Equation(s):
// \comb_19|BusWires[2]~9_combout  = (\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[9]~1_combout  & ((\comb_19|PC|Q [2]))) # (!\comb_19|BusWires[9]~1_combout  & (\comb_19|reg_G|Q [2])))) # (!\comb_19|BusWires[9]~0_combout  & 
// (((\comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|reg_G|Q [2]),
	.datab(\comb_19|PC|Q [2]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[9]~1_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[2]~9 .lut_mask = 16'hCFA0;
defparam \comb_19|BusWires[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N10
cycloneii_lcell_comb \comb_19|BusWires[2]~10 (
// Equation(s):
// \comb_19|BusWires[2]~10_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|BusWires[2]~9_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[2]~9_combout  & ((\comb_19|reg_0|Q [2]))) # (!\comb_19|BusWires[2]~9_combout  & 
// (\comb_19|reg_1|Q [2]))))

	.dataa(\comb_19|reg_1|Q [2]),
	.datab(\comb_19|reg_0|Q [2]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[2]~9_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[2]~10 .lut_mask = 16'hFC0A;
defparam \comb_19|BusWires[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N12
cycloneii_lcell_comb \comb_19|BusWires[2]~11 (
// Equation(s):
// \comb_19|BusWires[2]~11_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [2])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[2]~10_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_21|altsyncram_component|auto_generated|q_a [2]),
	.datac(\comb_19|BusWires[9]~4_combout ),
	.datad(\comb_19|BusWires[2]~10_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[2]~11 .lut_mask = 16'h8A80;
defparam \comb_19|BusWires[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N5
cycloneii_lcell_ff \comb_19|PC|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[2]~21_combout ),
	.sdata(\comb_19|BusWires[2]~11_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [2]));

// Location: LCCOMB_X50_Y10_N8
cycloneii_lcell_comb \comb_19|PC|Q[4]~25 (
// Equation(s):
// \comb_19|PC|Q[4]~25_combout  = (\comb_19|PC|Q [4] & (\comb_19|PC|Q[3]~24  $ (GND))) # (!\comb_19|PC|Q [4] & (!\comb_19|PC|Q[3]~24  & VCC))
// \comb_19|PC|Q[4]~26  = CARRY((\comb_19|PC|Q [4] & !\comb_19|PC|Q[3]~24 ))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[3]~24 ),
	.combout(\comb_19|PC|Q[4]~25_combout ),
	.cout(\comb_19|PC|Q[4]~26 ));
// synopsys translate_off
defparam \comb_19|PC|Q[4]~25 .lut_mask = 16'hC30C;
defparam \comb_19|PC|Q[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N9
cycloneii_lcell_ff \comb_19|PC|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[4]~25_combout ),
	.sdata(\comb_19|BusWires[4]~17_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [4]));

// Location: LCCOMB_X50_Y10_N10
cycloneii_lcell_comb \comb_19|PC|Q[5]~27 (
// Equation(s):
// \comb_19|PC|Q[5]~27_combout  = (\comb_19|PC|Q [5] & (!\comb_19|PC|Q[4]~26 )) # (!\comb_19|PC|Q [5] & ((\comb_19|PC|Q[4]~26 ) # (GND)))
// \comb_19|PC|Q[5]~28  = CARRY((!\comb_19|PC|Q[4]~26 ) # (!\comb_19|PC|Q [5]))

	.dataa(\comb_19|PC|Q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[4]~26 ),
	.combout(\comb_19|PC|Q[5]~27_combout ),
	.cout(\comb_19|PC|Q[5]~28 ));
// synopsys translate_off
defparam \comb_19|PC|Q[5]~27 .lut_mask = 16'h5A5F;
defparam \comb_19|PC|Q[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N14
cycloneii_lcell_comb \comb_19|PC|Q[7]~31 (
// Equation(s):
// \comb_19|PC|Q[7]~31_combout  = (\comb_19|PC|Q [7] & (!\comb_19|PC|Q[6]~30 )) # (!\comb_19|PC|Q [7] & ((\comb_19|PC|Q[6]~30 ) # (GND)))
// \comb_19|PC|Q[7]~32  = CARRY((!\comb_19|PC|Q[6]~30 ) # (!\comb_19|PC|Q [7]))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[6]~30 ),
	.combout(\comb_19|PC|Q[7]~31_combout ),
	.cout(\comb_19|PC|Q[7]~32 ));
// synopsys translate_off
defparam \comb_19|PC|Q[7]~31 .lut_mask = 16'h3C3F;
defparam \comb_19|PC|Q[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N15
cycloneii_lcell_ff \comb_19|PC|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[7]~31_combout ),
	.sdata(\comb_19|BusWires[7]~26_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [7]));

// Location: LCCOMB_X50_Y10_N16
cycloneii_lcell_comb \comb_19|PC|Q[8]~33 (
// Equation(s):
// \comb_19|PC|Q[8]~33_combout  = (\comb_19|PC|Q [8] & (\comb_19|PC|Q[7]~32  $ (GND))) # (!\comb_19|PC|Q [8] & (!\comb_19|PC|Q[7]~32  & VCC))
// \comb_19|PC|Q[8]~34  = CARRY((\comb_19|PC|Q [8] & !\comb_19|PC|Q[7]~32 ))

	.dataa(\comb_19|PC|Q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[7]~32 ),
	.combout(\comb_19|PC|Q[8]~33_combout ),
	.cout(\comb_19|PC|Q[8]~34 ));
// synopsys translate_off
defparam \comb_19|PC|Q[8]~33 .lut_mask = 16'hA50A;
defparam \comb_19|PC|Q[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y10_N18
cycloneii_lcell_comb \comb_19|PC|Q[9]~35 (
// Equation(s):
// \comb_19|PC|Q[9]~35_combout  = (\comb_19|PC|Q [9] & (!\comb_19|PC|Q[8]~34 )) # (!\comb_19|PC|Q [9] & ((\comb_19|PC|Q[8]~34 ) # (GND)))
// \comb_19|PC|Q[9]~36  = CARRY((!\comb_19|PC|Q[8]~34 ) # (!\comb_19|PC|Q [9]))

	.dataa(vcc),
	.datab(\comb_19|PC|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[8]~34 ),
	.combout(\comb_19|PC|Q[9]~35_combout ),
	.cout(\comb_19|PC|Q[9]~36 ));
// synopsys translate_off
defparam \comb_19|PC|Q[9]~35 .lut_mask = 16'h3C3F;
defparam \comb_19|PC|Q[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N19
cycloneii_lcell_ff \comb_19|PC|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[9]~35_combout ),
	.sdata(\comb_19|BusWires[9]~32_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [9]));

// Location: LCCOMB_X50_Y10_N20
cycloneii_lcell_comb \comb_19|PC|Q[10]~37 (
// Equation(s):
// \comb_19|PC|Q[10]~37_combout  = (\comb_19|PC|Q [10] & (\comb_19|PC|Q[9]~36  $ (GND))) # (!\comb_19|PC|Q [10] & (!\comb_19|PC|Q[9]~36  & VCC))
// \comb_19|PC|Q[10]~38  = CARRY((\comb_19|PC|Q [10] & !\comb_19|PC|Q[9]~36 ))

	.dataa(\comb_19|PC|Q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_19|PC|Q[9]~36 ),
	.combout(\comb_19|PC|Q[10]~37_combout ),
	.cout(\comb_19|PC|Q[10]~38 ));
// synopsys translate_off
defparam \comb_19|PC|Q[10]~37 .lut_mask = 16'hA50A;
defparam \comb_19|PC|Q[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N23
cycloneii_lcell_ff \comb_19|PC|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[11]~39_combout ),
	.sdata(\comb_19|BusWires[11]~38_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [11]));

// Location: LCFF_X51_Y9_N9
cycloneii_lcell_ff \comb_19|reg_1|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[11]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [11]));

// Location: LCCOMB_X51_Y8_N0
cycloneii_lcell_comb \comb_19|BusWires[11]~36 (
// Equation(s):
// \comb_19|BusWires[11]~36_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & (\comb_19|reg_G|Q [11])) # (!\comb_19|BusWires[9]~0_combout  & 
// ((\comb_19|reg_1|Q [11])))))

	.dataa(\comb_19|reg_G|Q [11]),
	.datab(\comb_19|reg_1|Q [11]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[11]~36_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[11]~36 .lut_mask = 16'h0AFC;
defparam \comb_19|BusWires[11]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N26
cycloneii_lcell_comb \comb_19|BusWires[11]~37 (
// Equation(s):
// \comb_19|BusWires[11]~37_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[11]~36_combout  & (\comb_19|reg_0|Q [11])) # (!\comb_19|BusWires[11]~36_combout  & ((\comb_19|PC|Q [11]))))) # (!\comb_19|BusWires[9]~1_combout  & 
// (((\comb_19|BusWires[11]~36_combout ))))

	.dataa(\comb_19|reg_0|Q [11]),
	.datab(\comb_19|PC|Q [11]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[11]~36_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[11]~37_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[11]~37 .lut_mask = 16'hAFC0;
defparam \comb_19|BusWires[11]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N4
cycloneii_lcell_comb \comb_19|BusWires[11]~38 (
// Equation(s):
// \comb_19|BusWires[11]~38_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [11]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[11]~37_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[11]~37_combout ),
	.datac(\comb_21|altsyncram_component|auto_generated|q_a [11]),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[11]~38_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[11]~38 .lut_mask = 16'hA088;
defparam \comb_19|BusWires[11]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N13
cycloneii_lcell_ff \comb_19|reg_IR|Q[11] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[11]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [11]));

// Location: LCCOMB_X47_Y8_N22
cycloneii_lcell_comb \comb_19|Mux37~2 (
// Equation(s):
// \comb_19|Mux37~2_combout  = ((\comb_19|reg_IR|Q [13]) # ((\comb_19|reg_IR|Q [14] & !\comb_19|Tstep|Q [1]))) # (!\comb_19|Tstep|Q [0])

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|reg_IR|Q [14]),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux37~2 .lut_mask = 16'hDDFD;
defparam \comb_19|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N12
cycloneii_lcell_comb \comb_19|Mux37~3 (
// Equation(s):
// \comb_19|Mux37~3_combout  = (\comb_19|Tstep|Q [2] & (!\comb_19|reg_IR|Q [11] & (!\comb_19|reg_IR|Q [12]))) # (!\comb_19|Tstep|Q [2] & ((\comb_19|Mux37~2_combout ) # ((!\comb_19|reg_IR|Q [11] & !\comb_19|reg_IR|Q [12]))))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|reg_IR|Q [11]),
	.datac(\comb_19|reg_IR|Q [12]),
	.datad(\comb_19|Mux37~2_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux37~3 .lut_mask = 16'h5703;
defparam \comb_19|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N24
cycloneii_lcell_comb \comb_19|Rin[2] (
// Equation(s):
// \comb_19|Rin [2] = (\comb_19|Mux20~5_combout  & ((!\comb_19|Mux37~3_combout ))) # (!\comb_19|Mux20~5_combout  & (\comb_19|Rin [2]))

	.dataa(\comb_19|Mux20~5_combout ),
	.datab(vcc),
	.datac(\comb_19|Rin [2]),
	.datad(\comb_19|Mux37~3_combout ),
	.cin(gnd),
	.combout(\comb_19|Rin [2]),
	.cout());
// synopsys translate_off
defparam \comb_19|Rin[2] .lut_mask = 16'h50FA;
defparam \comb_19|Rin[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y10_N1
cycloneii_lcell_ff \comb_19|PC|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[0]~16_combout ),
	.sdata(\comb_19|BusWires[0]~5_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [0]));

// Location: LCFF_X50_Y10_N3
cycloneii_lcell_ff \comb_19|PC|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[1]~19_combout ),
	.sdata(\comb_19|BusWires[1]~8_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [1]));

// Location: LCCOMB_X51_Y9_N28
cycloneii_lcell_comb \comb_19|Add0~6 (
// Equation(s):
// \comb_19|Add0~6_combout  = (\comb_19|Rout [1] & (\comb_19|reg_1|Q [1])) # (!\comb_19|Rout [1] & ((\comb_19|PC|Q [1])))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|reg_1|Q [1]),
	.datad(\comb_19|PC|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~6 .lut_mask = 16'hF3C0;
defparam \comb_19|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N25
cycloneii_lcell_ff \comb_19|reg_0|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[1]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [1]));

// Location: LCCOMB_X51_Y9_N24
cycloneii_lcell_comb \comb_19|Add0~7 (
// Equation(s):
// \comb_19|Add0~7_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & ((!\comb_19|reg_0|Q [1]))) # (!\comb_19|Rout [0] & (!\comb_19|Add0~6_combout ))))

	.dataa(\comb_19|addsub~combout ),
	.datab(\comb_19|Add0~6_combout ),
	.datac(\comb_19|reg_0|Q [1]),
	.datad(\comb_19|Rout [0]),
	.cin(gnd),
	.combout(\comb_19|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~7 .lut_mask = 16'hA599;
defparam \comb_19|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N22
cycloneii_lcell_comb \comb_19|GBus[1] (
// Equation(s):
// \comb_19|GBus [1] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~8_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [1]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [1]),
	.datac(\comb_19|Add0~8_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [1]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[1] .lut_mask = 16'hA088;
defparam \comb_19|GBus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N23
cycloneii_lcell_ff \comb_19|reg_G|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [1]));

// Location: LCCOMB_X51_Y9_N22
cycloneii_lcell_comb \comb_19|BusWires[1]~6 (
// Equation(s):
// \comb_19|BusWires[1]~6_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|reg_G|Q [1] & !\comb_19|BusWires[9]~1_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|reg_1|Q [1]) # ((\comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|reg_1|Q [1]),
	.datab(\comb_19|reg_G|Q [1]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[9]~1_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[1]~6 .lut_mask = 16'h0FCA;
defparam \comb_19|BusWires[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y9_N14
cycloneii_lcell_comb \comb_19|BusWires[1]~7 (
// Equation(s):
// \comb_19|BusWires[1]~7_combout  = (\comb_19|BusWires[1]~6_combout  & ((\comb_19|reg_0|Q [1]) # ((!\comb_19|BusWires[9]~1_combout )))) # (!\comb_19|BusWires[1]~6_combout  & (((\comb_19|PC|Q [1] & \comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|reg_0|Q [1]),
	.datab(\comb_19|BusWires[1]~6_combout ),
	.datac(\comb_19|PC|Q [1]),
	.datad(\comb_19|BusWires[9]~1_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[1]~7 .lut_mask = 16'hB8CC;
defparam \comb_19|BusWires[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N6
cycloneii_lcell_comb \comb_19|BusWires[1]~8 (
// Equation(s):
// \comb_19|BusWires[1]~8_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [1])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[1]~7_combout )))))

	.dataa(\comb_21|altsyncram_component|auto_generated|q_a [1]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|BusWires[1]~7_combout ),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[1]~8 .lut_mask = 16'h88C0;
defparam \comb_19|BusWires[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N23
cycloneii_lcell_ff \comb_19|reg_addr|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[1]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [1]));

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \comb_19|reg_1|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[13]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [13]));

// Location: LCCOMB_X49_Y8_N2
cycloneii_lcell_comb \comb_19|BusWires[13]~42 (
// Equation(s):
// \comb_19|BusWires[13]~42_combout  = (\comb_19|BusWires[9]~1_combout  & (((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[9]~0_combout  & (\comb_19|reg_G|Q [13])) # (!\comb_19|BusWires[9]~0_combout  & 
// ((\comb_19|reg_1|Q [13])))))

	.dataa(\comb_19|reg_G|Q [13]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|reg_1|Q [13]),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[13]~42_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[13]~42 .lut_mask = 16'h22FC;
defparam \comb_19|BusWires[13]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N12
cycloneii_lcell_comb \comb_19|BusWires[13]~43 (
// Equation(s):
// \comb_19|BusWires[13]~43_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|BusWires[13]~42_combout  & (\comb_19|reg_0|Q [13])) # (!\comb_19|BusWires[13]~42_combout  & ((\comb_19|PC|Q [13]))))) # (!\comb_19|BusWires[9]~1_combout  & 
// (((\comb_19|BusWires[13]~42_combout ))))

	.dataa(\comb_19|reg_0|Q [13]),
	.datab(\comb_19|BusWires[9]~1_combout ),
	.datac(\comb_19|PC|Q [13]),
	.datad(\comb_19|BusWires[13]~42_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[13]~43_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[13]~43 .lut_mask = 16'hBBC0;
defparam \comb_19|BusWires[13]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \comb_19|BusWires[13]~44 (
// Equation(s):
// \comb_19|BusWires[13]~44_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [13])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[13]~43_combout )))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[9]~4_combout ),
	.datac(\comb_21|altsyncram_component|auto_generated|q_a [13]),
	.datad(\comb_19|BusWires[13]~43_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[13]~44_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[13]~44 .lut_mask = 16'hA280;
defparam \comb_19|BusWires[13]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N13
cycloneii_lcell_ff \comb_19|reg_IR|Q[13] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[13]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [13]));

// Location: LCCOMB_X48_Y8_N12
cycloneii_lcell_comb \comb_19|Mux39~0 (
// Equation(s):
// \comb_19|Mux39~0_combout  = (\comb_19|Tstep|Q [2] & (((!\comb_19|Tstep|Q [1])))) # (!\comb_19|Tstep|Q [2] & ((\comb_19|Tstep|Q [1] & ((\comb_19|reg_IR|Q [14]))) # (!\comb_19|Tstep|Q [1] & (!\comb_19|reg_IR|Q [13] & !\comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|reg_IR|Q [13]),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux39~0 .lut_mask = 16'h5A0B;
defparam \comb_19|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N8
cycloneii_lcell_comb \comb_19|Mux39~1 (
// Equation(s):
// \comb_19|Mux39~1_combout  = (\comb_19|Mux39~0_combout  & (\comb_19|Tstep|Q [2] $ (\comb_19|Tstep|Q [0])))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(vcc),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Mux39~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux39~1 .lut_mask = 16'h5A00;
defparam \comb_19|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N10
cycloneii_lcell_comb \comb_19|Done (
// Equation(s):
// \comb_19|Done~combout  = (GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & (\comb_19|Mux39~1_combout )) # (!GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & ((\comb_19|Done~combout )))

	.dataa(vcc),
	.datab(\comb_19|Mux39~1_combout ),
	.datac(\comb_19|Mux59~4clkctrl_outclk ),
	.datad(\comb_19|Done~combout ),
	.cin(gnd),
	.combout(\comb_19|Done~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Done .lut_mask = 16'hCFC0;
defparam \comb_19|Done .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N6
cycloneii_lcell_comb \comb_19|Tstep|Q~4 (
// Equation(s):
// \comb_19|Tstep|Q~4_combout  = (\KEY~combout [0] & (!\comb_19|emptyIR~combout  & (!\comb_19|Tstep|Q [0] & !\comb_19|Done~combout )))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|emptyIR~combout ),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Done~combout ),
	.cin(gnd),
	.combout(\comb_19|Tstep|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Tstep|Q~4 .lut_mask = 16'h0002;
defparam \comb_19|Tstep|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N7
cycloneii_lcell_ff \comb_19|Tstep|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|Tstep|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|Tstep|Q [0]));

// Location: LCCOMB_X48_Y8_N2
cycloneii_lcell_comb \comb_19|Tstep|Q~5 (
// Equation(s):
// \comb_19|Tstep|Q~5_combout  = (!\comb_19|emptyIR~combout  & (\KEY~combout [0] & !\comb_19|Done~combout ))

	.dataa(vcc),
	.datab(\comb_19|emptyIR~combout ),
	.datac(\KEY~combout [0]),
	.datad(\comb_19|Done~combout ),
	.cin(gnd),
	.combout(\comb_19|Tstep|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Tstep|Q~5 .lut_mask = 16'h0030;
defparam \comb_19|Tstep|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y8_N22
cycloneii_lcell_comb \comb_19|Tstep|Q~6 (
// Equation(s):
// \comb_19|Tstep|Q~6_combout  = (\comb_19|Tstep|Q~5_combout  & (\comb_19|Tstep|Q [2] $ (((\comb_19|Tstep|Q [1] & \comb_19|Tstep|Q [0])))))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Tstep|Q [2]),
	.datad(\comb_19|Tstep|Q~5_combout ),
	.cin(gnd),
	.combout(\comb_19|Tstep|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Tstep|Q~6 .lut_mask = 16'h7800;
defparam \comb_19|Tstep|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y8_N23
cycloneii_lcell_ff \comb_19|Tstep|Q[2] (
	.clk(!\KEY~combout [1]),
	.datain(\comb_19|Tstep|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|Tstep|Q [2]));

// Location: LCCOMB_X45_Y8_N8
cycloneii_lcell_comb \comb_19|Mux25~0 (
// Equation(s):
// \comb_19|Mux25~0_combout  = (!\comb_19|Tstep|Q [2] & (((!\comb_19|reg_IR|Q [15] & \comb_19|reg_IR|Q [14])) # (!\comb_19|Tstep|Q [1])))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|reg_IR|Q [15]),
	.datac(\comb_19|Tstep|Q [1]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux25~0 .lut_mask = 16'h1505;
defparam \comb_19|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N4
cycloneii_lcell_comb \comb_19|Rout[0]~0 (
// Equation(s):
// \comb_19|Rout[0]~0_combout  = (\comb_19|reg_IR|Q [12] & (\comb_19|reg_IR|Q [10] & \comb_19|reg_IR|Q [11])) # (!\comb_19|reg_IR|Q [12] & ((!\comb_19|reg_IR|Q [11])))

	.dataa(vcc),
	.datab(\comb_19|reg_IR|Q [12]),
	.datac(\comb_19|reg_IR|Q [10]),
	.datad(\comb_19|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_19|Rout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Rout[0]~0 .lut_mask = 16'hC033;
defparam \comb_19|Rout[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N24
cycloneii_lcell_comb \comb_19|Mux25~1 (
// Equation(s):
// \comb_19|Mux25~1_combout  = (\comb_19|Mux25~0_combout ) # ((\comb_19|Mux59~0_combout  & \comb_19|Rout[0]~0_combout ))

	.dataa(vcc),
	.datab(\comb_19|Mux59~0_combout ),
	.datac(\comb_19|Mux25~0_combout ),
	.datad(\comb_19|Rout[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux25~1 .lut_mask = 16'hFCF0;
defparam \comb_19|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N16
cycloneii_lcell_comb \comb_19|Mux18~1 (
// Equation(s):
// \comb_19|Mux18~1_combout  = (!\comb_19|reg_IR|Q [15] & (\comb_19|reg_IR|Q [14] & \comb_19|Rout[0]~0_combout ))

	.dataa(\comb_19|reg_IR|Q [15]),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|Rout[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_19|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux18~1 .lut_mask = 16'h4040;
defparam \comb_19|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N20
cycloneii_lcell_comb \comb_19|Mux18~2 (
// Equation(s):
// \comb_19|Mux18~2_combout  = (!\comb_19|reg_IR|Q [15] & (\comb_19|Rout[0]~0_combout  & !\comb_19|reg_IR|Q [14]))

	.dataa(vcc),
	.datab(\comb_19|reg_IR|Q [15]),
	.datac(\comb_19|Rout[0]~0_combout ),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux18~2 .lut_mask = 16'h0030;
defparam \comb_19|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N28
cycloneii_lcell_comb \comb_19|Mux59~6 (
// Equation(s):
// \comb_19|Mux59~6_combout  = (\comb_19|Tstep|Q [1] & (((\comb_19|reg_IR|Q [13])))) # (!\comb_19|Tstep|Q [1] & ((\comb_19|Mux49~0_combout ) # ((\comb_19|Mux18~2_combout  & !\comb_19|reg_IR|Q [13]))))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|Mux49~0_combout ),
	.datac(\comb_19|Mux18~2_combout ),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~6 .lut_mask = 16'hEE54;
defparam \comb_19|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N18
cycloneii_lcell_comb \comb_19|Mux59~7 (
// Equation(s):
// \comb_19|Mux59~7_combout  = (\comb_19|Tstep|Q [1] & ((\comb_19|Mux59~6_combout  & (!\comb_19|Mux18~3_combout )) # (!\comb_19|Mux59~6_combout  & ((\comb_19|Mux18~1_combout ))))) # (!\comb_19|Tstep|Q [1] & (((\comb_19|Mux59~6_combout ))))

	.dataa(\comb_19|Mux18~3_combout ),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|Mux18~1_combout ),
	.datad(\comb_19|Mux59~6_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux59~7 .lut_mask = 16'h77C0;
defparam \comb_19|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N22
cycloneii_lcell_comb \comb_19|Mux25~2 (
// Equation(s):
// \comb_19|Mux25~2_combout  = (\comb_19|Tstep|Q [0] & (!\comb_19|Tstep|Q [2] & ((\comb_19|Mux59~7_combout )))) # (!\comb_19|Tstep|Q [0] & (((\comb_19|Mux25~1_combout ))))

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(\comb_19|Tstep|Q [2]),
	.datac(\comb_19|Mux25~1_combout ),
	.datad(\comb_19|Mux59~7_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux25~2 .lut_mask = 16'h7250;
defparam \comb_19|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \comb_19|Mux25~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb_19|Mux25~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_19|Mux25~2clkctrl_outclk ));
// synopsys translate_off
defparam \comb_19|Mux25~2clkctrl .clock_type = "global clock";
defparam \comb_19|Mux25~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N22
cycloneii_lcell_comb \comb_19|Rin[0] (
// Equation(s):
// \comb_19|Rin [0] = (GLOBAL(\comb_19|Mux25~2clkctrl_outclk ) & (\comb_19|Mux35~3_combout )) # (!GLOBAL(\comb_19|Mux25~2clkctrl_outclk ) & ((\comb_19|Rin [0])))

	.dataa(\comb_19|Mux35~3_combout ),
	.datab(\comb_19|Rin [0]),
	.datac(vcc),
	.datad(\comb_19|Mux25~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|Rin [0]),
	.cout());
// synopsys translate_off
defparam \comb_19|Rin[0] .lut_mask = 16'hAACC;
defparam \comb_19|Rin[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y9_N19
cycloneii_lcell_ff \comb_19|reg_0|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [10]));

// Location: LCCOMB_X49_Y8_N14
cycloneii_lcell_comb \comb_19|GBus[10] (
// Equation(s):
// \comb_19|GBus [10] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~44_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [10]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [10]),
	.datac(\comb_19|GBus[15]~0clkctrl_outclk ),
	.datad(\comb_19|Add0~44_combout ),
	.cin(gnd),
	.combout(\comb_19|GBus [10]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[10] .lut_mask = 16'hA808;
defparam \comb_19|GBus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N15
cycloneii_lcell_ff \comb_19|reg_G|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [10]));

// Location: LCCOMB_X51_Y10_N4
cycloneii_lcell_comb \comb_19|BusWires[10]~33 (
// Equation(s):
// \comb_19|BusWires[10]~33_combout  = (\comb_19|BusWires[9]~1_combout  & ((\comb_19|PC|Q [10]) # ((!\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[9]~1_combout  & (((\comb_19|reg_G|Q [10] & \comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|PC|Q [10]),
	.datab(\comb_19|reg_G|Q [10]),
	.datac(\comb_19|BusWires[9]~1_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[10]~33 .lut_mask = 16'hACF0;
defparam \comb_19|BusWires[10]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N2
cycloneii_lcell_comb \comb_19|BusWires[10]~34 (
// Equation(s):
// \comb_19|BusWires[10]~34_combout  = (\comb_19|BusWires[10]~33_combout  & (((\comb_19|reg_0|Q [10]) # (\comb_19|BusWires[9]~0_combout )))) # (!\comb_19|BusWires[10]~33_combout  & (\comb_19|reg_1|Q [10] & ((!\comb_19|BusWires[9]~0_combout ))))

	.dataa(\comb_19|reg_1|Q [10]),
	.datab(\comb_19|reg_0|Q [10]),
	.datac(\comb_19|BusWires[10]~33_combout ),
	.datad(\comb_19|BusWires[9]~0_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[10]~34 .lut_mask = 16'hF0CA;
defparam \comb_19|BusWires[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y10_N16
cycloneii_lcell_comb \comb_19|BusWires[10]~35 (
// Equation(s):
// \comb_19|BusWires[10]~35_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & ((\comb_21|altsyncram_component|auto_generated|q_a [10]))) # (!\comb_19|BusWires[9]~4_combout  & (\comb_19|BusWires[10]~34_combout ))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|BusWires[10]~34_combout ),
	.datac(\comb_21|altsyncram_component|auto_generated|q_a [10]),
	.datad(\comb_19|BusWires[9]~4_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[10]~35 .lut_mask = 16'hA088;
defparam \comb_19|BusWires[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N15
cycloneii_lcell_ff \comb_19|reg_IR|Q[10] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [10]));

// Location: LCCOMB_X46_Y9_N14
cycloneii_lcell_comb \comb_19|decX|Decoder0~0 (
// Equation(s):
// \comb_19|decX|Decoder0~0_combout  = (!\comb_19|reg_IR|Q [12] & (\comb_19|reg_IR|Q [10] & !\comb_19|reg_IR|Q [11]))

	.dataa(\comb_19|reg_IR|Q [12]),
	.datab(vcc),
	.datac(\comb_19|reg_IR|Q [10]),
	.datad(\comb_19|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_19|decX|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|decX|Decoder0~0 .lut_mask = 16'h0050;
defparam \comb_19|decX|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N24
cycloneii_lcell_comb \comb_19|Mux38~0 (
// Equation(s):
// \comb_19|Mux38~0_combout  = (!\comb_19|reg_IR|Q [15] & ((\comb_19|Tstep|Q [1] & ((\comb_19|reg_IR|Q [14]))) # (!\comb_19|Tstep|Q [1] & (!\comb_19|reg_IR|Q [13] & !\comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|reg_IR|Q [13]),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|reg_IR|Q [15]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux38~0 .lut_mask = 16'h0C01;
defparam \comb_19|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N26
cycloneii_lcell_comb \comb_19|Mux38~1 (
// Equation(s):
// \comb_19|Mux38~1_combout  = (\comb_19|decX|Decoder0~0_combout  & ((\comb_19|Tstep|Q [2]) # ((\comb_19|Tstep|Q [0] & \comb_19|Mux38~0_combout ))))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|decX|Decoder0~0_combout ),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|Mux38~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux38~1 .lut_mask = 16'hC888;
defparam \comb_19|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N28
cycloneii_lcell_comb \comb_19|Rin[1] (
// Equation(s):
// \comb_19|Rin [1] = (GLOBAL(\comb_19|Mux25~2clkctrl_outclk ) & (\comb_19|Mux38~1_combout )) # (!GLOBAL(\comb_19|Mux25~2clkctrl_outclk ) & ((\comb_19|Rin [1])))

	.dataa(vcc),
	.datab(\comb_19|Mux38~1_combout ),
	.datac(\comb_19|Mux25~2clkctrl_outclk ),
	.datad(\comb_19|Rin [1]),
	.cin(gnd),
	.combout(\comb_19|Rin [1]),
	.cout());
// synopsys translate_off
defparam \comb_19|Rin[1] .lut_mask = 16'hCFC0;
defparam \comb_19|Rin[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N9
cycloneii_lcell_ff \comb_19|reg_1|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[8]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [8]));

// Location: LCCOMB_X50_Y8_N24
cycloneii_lcell_comb \comb_19|GBus[8] (
// Equation(s):
// \comb_19|GBus [8] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|Add0~36_combout )) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|GBus [8])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|Add0~36_combout ),
	.datac(\comb_19|GBus [8]),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [8]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[8] .lut_mask = 16'h88A0;
defparam \comb_19|GBus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N25
cycloneii_lcell_ff \comb_19|reg_G|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [8]));

// Location: LCCOMB_X49_Y8_N6
cycloneii_lcell_comb \comb_19|BusWires[8]~27 (
// Equation(s):
// \comb_19|BusWires[8]~27_combout  = (\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[9]~1_combout  & (\comb_19|PC|Q [8])) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|reg_G|Q [8]))))) # (!\comb_19|BusWires[9]~0_combout  & 
// (((\comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|PC|Q [8]),
	.datab(\comb_19|BusWires[9]~0_combout ),
	.datac(\comb_19|reg_G|Q [8]),
	.datad(\comb_19|BusWires[9]~1_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[8]~27 .lut_mask = 16'hBBC0;
defparam \comb_19|BusWires[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N8
cycloneii_lcell_comb \comb_19|BusWires[8]~28 (
// Equation(s):
// \comb_19|BusWires[8]~28_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|BusWires[8]~27_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[8]~27_combout  & (\comb_19|reg_0|Q [8])) # (!\comb_19|BusWires[8]~27_combout  & 
// ((\comb_19|reg_1|Q [8])))))

	.dataa(\comb_19|reg_0|Q [8]),
	.datab(\comb_19|BusWires[9]~0_combout ),
	.datac(\comb_19|reg_1|Q [8]),
	.datad(\comb_19|BusWires[8]~27_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[8]~28 .lut_mask = 16'hEE30;
defparam \comb_19|BusWires[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N8
cycloneii_lcell_comb \comb_19|BusWires[8]~29 (
// Equation(s):
// \comb_19|BusWires[8]~29_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [8])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[8]~28_combout )))))

	.dataa(\comb_21|altsyncram_component|auto_generated|q_a [8]),
	.datab(\comb_19|BusWires[9]~4_combout ),
	.datac(\KEY~combout [0]),
	.datad(\comb_19|BusWires[8]~28_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[8]~29 .lut_mask = 16'hB080;
defparam \comb_19|BusWires[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N11
cycloneii_lcell_ff \comb_19|reg_IR|Q[8] (
	.clk(!\KEY~combout [1]),
	.datain(gnd),
	.sdata(\comb_19|BusWires[8]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [8]));

// Location: LCCOMB_X45_Y9_N30
cycloneii_lcell_comb \comb_19|decY|Decoder0~0 (
// Equation(s):
// \comb_19|decY|Decoder0~0_combout  = (!\comb_19|reg_IR|Q [9] & !\comb_19|reg_IR|Q [8])

	.dataa(\comb_19|reg_IR|Q [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\comb_19|decY|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|decY|Decoder0~0 .lut_mask = 16'h0055;
defparam \comb_19|decY|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N20
cycloneii_lcell_comb \comb_19|Mux50~1 (
// Equation(s):
// \comb_19|Mux50~1_combout  = (\comb_19|reg_IR|Q [14] & ((\comb_19|Mux50~0_combout ) # ((\comb_19|decY|Decoder0~0_combout  & \comb_19|reg_IR|Q [13])))) # (!\comb_19|reg_IR|Q [14] & (((\comb_19|reg_IR|Q [13]))))

	.dataa(\comb_19|reg_IR|Q [14]),
	.datab(\comb_19|decY|Decoder0~0_combout ),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|Mux50~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux50~1 .lut_mask = 16'hFAD0;
defparam \comb_19|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N30
cycloneii_lcell_comb \comb_19|Mux53~2 (
// Equation(s):
// \comb_19|Mux53~2_combout  = (!\comb_19|Tstep|Q [0] & (\comb_19|Mux50~1_combout  & (!\comb_19|reg_IR|Q [15] & !\comb_19|Tstep|Q [2])))

	.dataa(\comb_19|Tstep|Q [0]),
	.datab(\comb_19|Mux50~1_combout ),
	.datac(\comb_19|reg_IR|Q [15]),
	.datad(\comb_19|Tstep|Q [2]),
	.cin(gnd),
	.combout(\comb_19|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux53~2 .lut_mask = 16'h0004;
defparam \comb_19|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N14
cycloneii_lcell_comb \comb_19|Mux53~4 (
// Equation(s):
// \comb_19|Mux53~4_combout  = (\comb_19|Mux53~3_combout ) # ((\comb_19|Mux53~2_combout ) # ((\comb_19|Mux59~1_combout ) # (\comb_19|Decoder2~0_combout )))

	.dataa(\comb_19|Mux53~3_combout ),
	.datab(\comb_19|Mux53~2_combout ),
	.datac(\comb_19|Mux59~1_combout ),
	.datad(\comb_19|Decoder2~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux53~4 .lut_mask = 16'hFFFE;
defparam \comb_19|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N16
cycloneii_lcell_comb \comb_19|decX|Decoder0~1 (
// Equation(s):
// \comb_19|decX|Decoder0~1_combout  = (!\comb_19|reg_IR|Q [12] & !\comb_19|reg_IR|Q [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_19|reg_IR|Q [12]),
	.datad(\comb_19|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\comb_19|decX|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|decX|Decoder0~1 .lut_mask = 16'h000F;
defparam \comb_19|decX|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N26
cycloneii_lcell_comb \comb_19|Mux53~5 (
// Equation(s):
// \comb_19|Mux53~5_combout  = (\comb_19|Mux18~0_combout ) # ((\comb_19|reg_IR|Q [13]) # ((\comb_19|Rout[0]~0_combout  & \comb_19|reg_IR|Q [14])))

	.dataa(\comb_19|Mux18~0_combout ),
	.datab(\comb_19|Rout[0]~0_combout ),
	.datac(\comb_19|reg_IR|Q [13]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux53~5 .lut_mask = 16'hFEFA;
defparam \comb_19|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N6
cycloneii_lcell_comb \comb_19|Mux53~7 (
// Equation(s):
// \comb_19|Mux53~7_combout  = (!\comb_19|Tstep|Q [2] & (\comb_19|Mux53~5_combout  & (!\comb_19|reg_IR|Q [15] & !\comb_19|Tstep|Q [1])))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|Mux53~5_combout ),
	.datac(\comb_19|reg_IR|Q [15]),
	.datad(\comb_19|Tstep|Q [1]),
	.cin(gnd),
	.combout(\comb_19|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux53~7 .lut_mask = 16'h0004;
defparam \comb_19|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N0
cycloneii_lcell_comb \comb_19|Mux53~6 (
// Equation(s):
// \comb_19|Mux53~6_combout  = (\comb_19|Mux53~4_combout ) # ((\comb_19|Mux53~7_combout  & ((\comb_19|decX|Decoder0~1_combout ) # (!\comb_19|WideOr1~0_combout ))))

	.dataa(\comb_19|WideOr1~0_combout ),
	.datab(\comb_19|Mux53~4_combout ),
	.datac(\comb_19|decX|Decoder0~1_combout ),
	.datad(\comb_19|Mux53~7_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux53~6 .lut_mask = 16'hFDCC;
defparam \comb_19|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
cycloneii_lcell_comb \comb_19|Mux27~3 (
// Equation(s):
// \comb_19|Mux27~3_combout  = (!\comb_19|reg_IR|Q [14] & (\comb_19|decY|Decoder0~0_combout  & (\comb_19|reg_IR|Q [7] & !\comb_19|reg_IR|Q [13])))

	.dataa(\comb_19|reg_IR|Q [14]),
	.datab(\comb_19|decY|Decoder0~0_combout ),
	.datac(\comb_19|reg_IR|Q [7]),
	.datad(\comb_19|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\comb_19|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux27~3 .lut_mask = 16'h0040;
defparam \comb_19|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N14
cycloneii_lcell_comb \comb_19|Mux27~4 (
// Equation(s):
// \comb_19|Mux27~4_combout  = (\comb_19|Mux59~5_combout  & ((\comb_19|Mux27~3_combout ) # ((\comb_19|decX|Decoder0~0_combout  & \comb_19|reg_IR|Q [14]))))

	.dataa(\comb_19|decX|Decoder0~0_combout ),
	.datab(\comb_19|reg_IR|Q [14]),
	.datac(\comb_19|Mux27~3_combout ),
	.datad(\comb_19|Mux59~5_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux27~4 .lut_mask = 16'hF800;
defparam \comb_19|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N12
cycloneii_lcell_comb \comb_19|Mux27~2 (
// Equation(s):
// \comb_19|Mux27~2_combout  = (\comb_19|Mux49~0_combout  & (\comb_19|Tstep|Q [1] & (\comb_19|reg_IR|Q [7] & \comb_19|decY|Decoder0~0_combout )))

	.dataa(\comb_19|Mux49~0_combout ),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|reg_IR|Q [7]),
	.datad(\comb_19|decY|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux27~2 .lut_mask = 16'h8000;
defparam \comb_19|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N6
cycloneii_lcell_comb \comb_19|Mux27~5 (
// Equation(s):
// \comb_19|Mux27~5_combout  = (\comb_19|Mux27~4_combout  & (\comb_19|Tstep|Q [1] $ ((\comb_19|Tstep|Q [0])))) # (!\comb_19|Mux27~4_combout  & (\comb_19|Mux27~2_combout  & (\comb_19|Tstep|Q [1] $ (\comb_19|Tstep|Q [0]))))

	.dataa(\comb_19|Tstep|Q [1]),
	.datab(\comb_19|Tstep|Q [0]),
	.datac(\comb_19|Mux27~4_combout ),
	.datad(\comb_19|Mux27~2_combout ),
	.cin(gnd),
	.combout(\comb_19|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux27~5 .lut_mask = 16'h6660;
defparam \comb_19|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N2
cycloneii_lcell_comb \comb_19|Rout[1] (
// Equation(s):
// \comb_19|Rout [1] = (\comb_19|Mux53~6_combout  & ((\comb_19|Mux27~5_combout ))) # (!\comb_19|Mux53~6_combout  & (\comb_19|Rout [1]))

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(\comb_19|Mux53~6_combout ),
	.datad(\comb_19|Mux27~5_combout ),
	.cin(gnd),
	.combout(\comb_19|Rout [1]),
	.cout());
// synopsys translate_off
defparam \comb_19|Rout[1] .lut_mask = 16'hFC0C;
defparam \comb_19|Rout[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb \comb_19|BusWires[9]~0 (
// Equation(s):
// \comb_19|BusWires[9]~0_combout  = (!\comb_19|Rout [1] & !\comb_19|Rout [0])

	.dataa(vcc),
	.datab(\comb_19|Rout [1]),
	.datac(vcc),
	.datad(\comb_19|Rout [0]),
	.cin(gnd),
	.combout(\comb_19|BusWires[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[9]~0 .lut_mask = 16'h0033;
defparam \comb_19|BusWires[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y8_N20
cycloneii_lcell_comb \comb_19|Mux44~1 (
// Equation(s):
// \comb_19|Mux44~1_combout  = (!\comb_19|Tstep|Q [2] & (\comb_19|Tstep|Q [1] & (\comb_19|Tstep|Q [0] & \comb_19|reg_IR|Q [14])))

	.dataa(\comb_19|Tstep|Q [2]),
	.datab(\comb_19|Tstep|Q [1]),
	.datac(\comb_19|Tstep|Q [0]),
	.datad(\comb_19|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\comb_19|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Mux44~1 .lut_mask = 16'h4000;
defparam \comb_19|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb \comb_19|Gout (
// Equation(s):
// \comb_19|Gout~combout  = (GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & ((\comb_19|Mux44~1_combout ))) # (!GLOBAL(\comb_19|Mux59~4clkctrl_outclk ) & (\comb_19|Gout~combout ))

	.dataa(\comb_19|Gout~combout ),
	.datab(vcc),
	.datac(\comb_19|Mux44~1_combout ),
	.datad(\comb_19|Mux59~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|Gout~combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Gout .lut_mask = 16'hF0AA;
defparam \comb_19|Gout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb \comb_19|BusWires[9]~4 (
// Equation(s):
// \comb_19|BusWires[9]~4_combout  = (\comb_19|Dout~combout ) # ((!\comb_19|Rout [2] & (\comb_19|BusWires[9]~0_combout  & !\comb_19|Gout~combout )))

	.dataa(\comb_19|Rout [2]),
	.datab(\comb_19|BusWires[9]~0_combout ),
	.datac(\comb_19|Dout~combout ),
	.datad(\comb_19|Gout~combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[9]~4 .lut_mask = 16'hF0F4;
defparam \comb_19|BusWires[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y8_N20
cycloneii_lcell_comb \comb_19|GBus[0] (
// Equation(s):
// \comb_19|GBus [0] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|Add0~4_combout )) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|GBus [0])))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|Add0~4_combout ),
	.datac(\comb_19|GBus [0]),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [0]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[0] .lut_mask = 16'h88A0;
defparam \comb_19|GBus[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N21
cycloneii_lcell_ff \comb_19|reg_G|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [0]));

// Location: LCCOMB_X51_Y8_N28
cycloneii_lcell_comb \comb_19|BusWires[0]~2 (
// Equation(s):
// \comb_19|BusWires[0]~2_combout  = (\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[9]~1_combout  & (\comb_19|PC|Q [0])) # (!\comb_19|BusWires[9]~1_combout  & ((\comb_19|reg_G|Q [0]))))) # (!\comb_19|BusWires[9]~0_combout  & 
// (((\comb_19|BusWires[9]~1_combout ))))

	.dataa(\comb_19|PC|Q [0]),
	.datab(\comb_19|reg_G|Q [0]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[9]~1_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[0]~2 .lut_mask = 16'hAFC0;
defparam \comb_19|BusWires[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y8_N2
cycloneii_lcell_comb \comb_19|BusWires[0]~3 (
// Equation(s):
// \comb_19|BusWires[0]~3_combout  = (\comb_19|BusWires[9]~0_combout  & (((\comb_19|BusWires[0]~2_combout )))) # (!\comb_19|BusWires[9]~0_combout  & ((\comb_19|BusWires[0]~2_combout  & (\comb_19|reg_0|Q [0])) # (!\comb_19|BusWires[0]~2_combout  & 
// ((\comb_19|reg_1|Q [0])))))

	.dataa(\comb_19|reg_0|Q [0]),
	.datab(\comb_19|reg_1|Q [0]),
	.datac(\comb_19|BusWires[9]~0_combout ),
	.datad(\comb_19|BusWires[0]~2_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[0]~3 .lut_mask = 16'hFA0C;
defparam \comb_19|BusWires[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y9_N0
cycloneii_lcell_comb \comb_19|BusWires[0]~5 (
// Equation(s):
// \comb_19|BusWires[0]~5_combout  = (\KEY~combout [0] & ((\comb_19|BusWires[9]~4_combout  & (\comb_21|altsyncram_component|auto_generated|q_a [0])) # (!\comb_19|BusWires[9]~4_combout  & ((\comb_19|BusWires[0]~3_combout )))))

	.dataa(\comb_21|altsyncram_component|auto_generated|q_a [0]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|BusWires[9]~4_combout ),
	.datad(\comb_19|BusWires[0]~3_combout ),
	.cin(gnd),
	.combout(\comb_19|BusWires[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|BusWires[0]~5 .lut_mask = 16'h8C80;
defparam \comb_19|BusWires[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N29
cycloneii_lcell_ff \comb_19|reg_addr|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[0]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [0]));

// Location: LCFF_X51_Y9_N3
cycloneii_lcell_ff \comb_19|reg_0|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[11]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [11]));

// Location: LCFF_X49_Y9_N7
cycloneii_lcell_ff \comb_19|reg_0|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[13]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [13]));

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \comb_19|reg_0|Q[15]~feeder (
// Equation(s):
// \comb_19|reg_0|Q[15]~feeder_combout  = \comb_19|BusWires[15]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[15]~50_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_0|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_0|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_0|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \comb_19|reg_0|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_0|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_0|Q [15]));

// Location: LCFF_X51_Y9_N17
cycloneii_lcell_ff \comb_19|reg_1|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[4]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [4]));

// Location: LCFF_X49_Y9_N21
cycloneii_lcell_ff \comb_19|reg_1|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [5]));

// Location: LCCOMB_X47_Y9_N8
cycloneii_lcell_comb \comb_19|reg_1|Q[6]~feeder (
// Equation(s):
// \comb_19|reg_1|Q[6]~feeder_combout  = \comb_19|BusWires[6]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[6]~23_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_1|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_1|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_1|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N9
cycloneii_lcell_ff \comb_19|reg_1|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_1|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [6]));

// Location: LCFF_X49_Y9_N25
cycloneii_lcell_ff \comb_19|reg_1|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[7]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [7]));

// Location: LCFF_X51_Y9_N13
cycloneii_lcell_ff \comb_19|reg_1|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[10]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [10]));

// Location: LCFF_X51_Y9_N1
cycloneii_lcell_ff \comb_19|reg_1|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[14]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [14]));

// Location: LCCOMB_X48_Y10_N12
cycloneii_lcell_comb \comb_19|reg_1|Q[15]~feeder (
// Equation(s):
// \comb_19|reg_1|Q[15]~feeder_combout  = \comb_19|BusWires[15]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[15]~50_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_1|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_1|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_1|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N13
cycloneii_lcell_ff \comb_19|reg_1|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_1|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_1|Q [15]));

// Location: LCCOMB_X50_Y9_N2
cycloneii_lcell_comb \comb_19|reg_A|Q[0]~feeder (
// Equation(s):
// \comb_19|reg_A|Q[0]~feeder_combout  = \comb_19|BusWires[0]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[0]~5_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_A|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_A|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_A|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y9_N3
cycloneii_lcell_ff \comb_19|reg_A|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_A|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [0]));

// Location: LCFF_X50_Y9_N7
cycloneii_lcell_ff \comb_19|reg_A|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[1]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [1]));

// Location: LCFF_X50_Y9_N13
cycloneii_lcell_ff \comb_19|reg_A|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [2]));

// Location: LCFF_X50_Y9_N11
cycloneii_lcell_ff \comb_19|reg_A|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[3]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [3]));

// Location: LCFF_X50_Y9_N31
cycloneii_lcell_ff \comb_19|reg_A|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[6]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [6]));

// Location: LCFF_X50_Y8_N23
cycloneii_lcell_ff \comb_19|reg_A|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [7]));

// Location: LCFF_X50_Y8_N3
cycloneii_lcell_ff \comb_19|reg_A|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[8]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [8]));

// Location: LCFF_X50_Y8_N5
cycloneii_lcell_ff \comb_19|reg_A|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[9]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [9]));

// Location: LCFF_X50_Y8_N11
cycloneii_lcell_ff \comb_19|reg_A|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[12]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [12]));

// Location: LCCOMB_X53_Y9_N26
cycloneii_lcell_comb \comb_19|reg_A|Q[14]~feeder (
// Equation(s):
// \comb_19|reg_A|Q[14]~feeder_combout  = \comb_19|BusWires[14]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[14]~47_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_A|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_A|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_A|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N27
cycloneii_lcell_ff \comb_19|reg_A|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_A|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [14]));

// Location: LCCOMB_X48_Y10_N10
cycloneii_lcell_comb \comb_19|reg_A|Q[15]~feeder (
// Equation(s):
// \comb_19|reg_A|Q[15]~feeder_combout  = \comb_19|BusWires[15]~50_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[15]~50_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_A|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_A|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_A|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y10_N11
cycloneii_lcell_ff \comb_19|reg_A|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_A|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Ain~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_A|Q [15]));

// Location: LCCOMB_X49_Y8_N24
cycloneii_lcell_comb \comb_19|GBus[2] (
// Equation(s):
// \comb_19|GBus [2] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|Add0~12_combout )) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|GBus [2])))))

	.dataa(\comb_19|Add0~12_combout ),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|GBus [2]),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [2]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[2] .lut_mask = 16'h88C0;
defparam \comb_19|GBus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N25
cycloneii_lcell_ff \comb_19|reg_G|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [2]));

// Location: LCCOMB_X47_Y9_N24
cycloneii_lcell_comb \comb_19|GBus[6] (
// Equation(s):
// \comb_19|GBus [6] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~28_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [6]))))

	.dataa(\comb_19|GBus [6]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|Add0~28_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [6]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[6] .lut_mask = 16'hC088;
defparam \comb_19|GBus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N25
cycloneii_lcell_ff \comb_19|reg_G|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [6]));

// Location: LCCOMB_X50_Y8_N28
cycloneii_lcell_comb \comb_19|GBus[11] (
// Equation(s):
// \comb_19|GBus [11] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~48_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [11]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [11]),
	.datac(\comb_19|Add0~48_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [11]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[11] .lut_mask = 16'hA088;
defparam \comb_19|GBus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N29
cycloneii_lcell_ff \comb_19|reg_G|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [11]));

// Location: LCCOMB_X49_Y8_N28
cycloneii_lcell_comb \comb_19|GBus[12] (
// Equation(s):
// \comb_19|GBus [12] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~52_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [12]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [12]),
	.datac(\comb_19|Add0~52_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [12]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[12] .lut_mask = 16'hA088;
defparam \comb_19|GBus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N29
cycloneii_lcell_ff \comb_19|reg_G|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [12]));

// Location: LCCOMB_X49_Y8_N4
cycloneii_lcell_comb \comb_19|GBus[13] (
// Equation(s):
// \comb_19|GBus [13] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~56_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [13]))))

	.dataa(\KEY~combout [0]),
	.datab(\comb_19|GBus [13]),
	.datac(\comb_19|Add0~56_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [13]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[13] .lut_mask = 16'hA088;
defparam \comb_19|GBus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y8_N5
cycloneii_lcell_ff \comb_19|reg_G|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [13]));

// Location: LCCOMB_X50_Y10_N30
cycloneii_lcell_comb \comb_19|PC|Q[15]~47 (
// Equation(s):
// \comb_19|PC|Q[15]~47_combout  = \comb_19|PC|Q[14]~46  $ (\comb_19|PC|Q [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|PC|Q [15]),
	.cin(\comb_19|PC|Q[14]~46 ),
	.combout(\comb_19|PC|Q[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|PC|Q[15]~47 .lut_mask = 16'h0FF0;
defparam \comb_19|PC|Q[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y10_N31
cycloneii_lcell_ff \comb_19|PC|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[15]~47_combout ),
	.sdata(\comb_19|BusWires[15]~50_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [15]));

// Location: LCCOMB_X49_Y10_N20
cycloneii_lcell_comb \comb_19|Add0~62 (
// Equation(s):
// \comb_19|Add0~62_combout  = (\comb_19|Rout [1] & ((\comb_19|reg_1|Q [15]))) # (!\comb_19|Rout [1] & (\comb_19|PC|Q [15]))

	.dataa(\comb_19|Rout [1]),
	.datab(vcc),
	.datac(\comb_19|PC|Q [15]),
	.datad(\comb_19|reg_1|Q [15]),
	.cin(gnd),
	.combout(\comb_19|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~62 .lut_mask = 16'hFA50;
defparam \comb_19|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N22
cycloneii_lcell_comb \comb_19|Add0~63 (
// Equation(s):
// \comb_19|Add0~63_combout  = \comb_19|addsub~combout  $ (((\comb_19|Rout [0] & (!\comb_19|reg_0|Q [15])) # (!\comb_19|Rout [0] & ((!\comb_19|Add0~62_combout )))))

	.dataa(\comb_19|reg_0|Q [15]),
	.datab(\comb_19|Add0~62_combout ),
	.datac(\comb_19|Rout [0]),
	.datad(\comb_19|addsub~combout ),
	.cin(gnd),
	.combout(\comb_19|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~63 .lut_mask = 16'hAC53;
defparam \comb_19|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N16
cycloneii_lcell_comb \comb_19|Add0~64 (
// Equation(s):
// \comb_19|Add0~64_combout  = \comb_19|reg_A|Q [15] $ (\comb_19|Add0~61  $ (!\comb_19|Add0~63_combout ))

	.dataa(vcc),
	.datab(\comb_19|reg_A|Q [15]),
	.datac(vcc),
	.datad(\comb_19|Add0~63_combout ),
	.cin(\comb_19|Add0~61 ),
	.combout(\comb_19|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|Add0~64 .lut_mask = 16'h3CC3;
defparam \comb_19|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y8_N20
cycloneii_lcell_comb \comb_19|GBus[15] (
// Equation(s):
// \comb_19|GBus [15] = (\KEY~combout [0] & ((GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & ((\comb_19|Add0~64_combout ))) # (!GLOBAL(\comb_19|GBus[15]~0clkctrl_outclk ) & (\comb_19|GBus [15]))))

	.dataa(\comb_19|GBus [15]),
	.datab(\KEY~combout [0]),
	.datac(\comb_19|Add0~64_combout ),
	.datad(\comb_19|GBus[15]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comb_19|GBus [15]),
	.cout());
// synopsys translate_off
defparam \comb_19|GBus[15] .lut_mask = 16'hC088;
defparam \comb_19|GBus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y8_N21
cycloneii_lcell_ff \comb_19|reg_G|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|GBus [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|Gin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_G|Q [15]));

// Location: LCFF_X50_Y10_N11
cycloneii_lcell_ff \comb_19|PC|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[5]~27_combout ),
	.sdata(\comb_19|BusWires[5]~20_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [5]));

// Location: LCFF_X50_Y10_N17
cycloneii_lcell_ff \comb_19|PC|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[8]~33_combout ),
	.sdata(\comb_19|BusWires[8]~29_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [8]));

// Location: LCFF_X50_Y10_N21
cycloneii_lcell_ff \comb_19|PC|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|PC|Q[10]~37_combout ),
	.sdata(\comb_19|BusWires[10]~35_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\comb_19|Rin [2]),
	.ena(\comb_19|PC|Q[0]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|PC|Q [10]));

// Location: LCFF_X50_Y9_N1
cycloneii_lcell_ff \comb_19|reg_IR|Q[0] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [0]));

// Location: LCFF_X50_Y9_N15
cycloneii_lcell_ff \comb_19|reg_IR|Q[1] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[1]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [1]));

// Location: LCFF_X50_Y9_N17
cycloneii_lcell_ff \comb_19|reg_IR|Q[2] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[2]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [2]));

// Location: LCFF_X50_Y9_N25
cycloneii_lcell_ff \comb_19|reg_IR|Q[3] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[3]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [3]));

// Location: LCFF_X50_Y9_N5
cycloneii_lcell_ff \comb_19|reg_IR|Q[4] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [4]));

// Location: LCFF_X46_Y9_N1
cycloneii_lcell_ff \comb_19|reg_IR|Q[5] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[5]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [5]));

// Location: LCFF_X46_Y9_N23
cycloneii_lcell_ff \comb_19|reg_IR|Q[6] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[6]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|IRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_IR|Q [6]));

// Location: LCFF_X53_Y9_N19
cycloneii_lcell_ff \comb_19|reg_addr|Q[7] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[7]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [7]));

// Location: LCFF_X53_Y9_N25
cycloneii_lcell_ff \comb_19|reg_addr|Q[8] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[8]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [8]));

// Location: LCCOMB_X53_Y9_N10
cycloneii_lcell_comb \comb_19|reg_addr|Q[9]~feeder (
// Equation(s):
// \comb_19|reg_addr|Q[9]~feeder_combout  = \comb_19|BusWires[9]~32_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_19|BusWires[9]~32_combout ),
	.cin(gnd),
	.combout(\comb_19|reg_addr|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_19|reg_addr|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \comb_19|reg_addr|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y9_N11
cycloneii_lcell_ff \comb_19|reg_addr|Q[9] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|reg_addr|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [9]));

// Location: LCFF_X51_Y10_N17
cycloneii_lcell_ff \comb_19|reg_addr|Q[10] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[10]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [10]));

// Location: LCFF_X51_Y8_N5
cycloneii_lcell_ff \comb_19|reg_addr|Q[11] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[11]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [11]));

// Location: LCFF_X49_Y8_N31
cycloneii_lcell_ff \comb_19|reg_addr|Q[12] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [12]));

// Location: LCFF_X53_Y9_N5
cycloneii_lcell_ff \comb_19|reg_addr|Q[13] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_19|BusWires[13]~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [13]));

// Location: LCFF_X53_Y9_N1
cycloneii_lcell_ff \comb_19|reg_addr|Q[14] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[14]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [14]));

// Location: LCFF_X49_Y10_N31
cycloneii_lcell_ff \comb_19|reg_addr|Q[15] (
	.clk(!\KEY[1]~clkctrl_outclk ),
	.datain(\comb_19|BusWires[15]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_19|ADDRin~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_19|reg_addr|Q [15]));

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\comb_21|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\comb_19|Done~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\comb_19|Tstep|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\comb_19|Tstep|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\comb_19|Tstep|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[0]~I (
	.datain(\comb_19|BusWires[0]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[0]));
// synopsys translate_off
defparam \BusWires[0]~I .input_async_reset = "none";
defparam \BusWires[0]~I .input_power_up = "low";
defparam \BusWires[0]~I .input_register_mode = "none";
defparam \BusWires[0]~I .input_sync_reset = "none";
defparam \BusWires[0]~I .oe_async_reset = "none";
defparam \BusWires[0]~I .oe_power_up = "low";
defparam \BusWires[0]~I .oe_register_mode = "none";
defparam \BusWires[0]~I .oe_sync_reset = "none";
defparam \BusWires[0]~I .operation_mode = "output";
defparam \BusWires[0]~I .output_async_reset = "none";
defparam \BusWires[0]~I .output_power_up = "low";
defparam \BusWires[0]~I .output_register_mode = "none";
defparam \BusWires[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[1]~I (
	.datain(\comb_19|BusWires[1]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[1]));
// synopsys translate_off
defparam \BusWires[1]~I .input_async_reset = "none";
defparam \BusWires[1]~I .input_power_up = "low";
defparam \BusWires[1]~I .input_register_mode = "none";
defparam \BusWires[1]~I .input_sync_reset = "none";
defparam \BusWires[1]~I .oe_async_reset = "none";
defparam \BusWires[1]~I .oe_power_up = "low";
defparam \BusWires[1]~I .oe_register_mode = "none";
defparam \BusWires[1]~I .oe_sync_reset = "none";
defparam \BusWires[1]~I .operation_mode = "output";
defparam \BusWires[1]~I .output_async_reset = "none";
defparam \BusWires[1]~I .output_power_up = "low";
defparam \BusWires[1]~I .output_register_mode = "none";
defparam \BusWires[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[2]~I (
	.datain(\comb_19|BusWires[2]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[2]));
// synopsys translate_off
defparam \BusWires[2]~I .input_async_reset = "none";
defparam \BusWires[2]~I .input_power_up = "low";
defparam \BusWires[2]~I .input_register_mode = "none";
defparam \BusWires[2]~I .input_sync_reset = "none";
defparam \BusWires[2]~I .oe_async_reset = "none";
defparam \BusWires[2]~I .oe_power_up = "low";
defparam \BusWires[2]~I .oe_register_mode = "none";
defparam \BusWires[2]~I .oe_sync_reset = "none";
defparam \BusWires[2]~I .operation_mode = "output";
defparam \BusWires[2]~I .output_async_reset = "none";
defparam \BusWires[2]~I .output_power_up = "low";
defparam \BusWires[2]~I .output_register_mode = "none";
defparam \BusWires[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[3]~I (
	.datain(\comb_19|BusWires[3]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[3]));
// synopsys translate_off
defparam \BusWires[3]~I .input_async_reset = "none";
defparam \BusWires[3]~I .input_power_up = "low";
defparam \BusWires[3]~I .input_register_mode = "none";
defparam \BusWires[3]~I .input_sync_reset = "none";
defparam \BusWires[3]~I .oe_async_reset = "none";
defparam \BusWires[3]~I .oe_power_up = "low";
defparam \BusWires[3]~I .oe_register_mode = "none";
defparam \BusWires[3]~I .oe_sync_reset = "none";
defparam \BusWires[3]~I .operation_mode = "output";
defparam \BusWires[3]~I .output_async_reset = "none";
defparam \BusWires[3]~I .output_power_up = "low";
defparam \BusWires[3]~I .output_register_mode = "none";
defparam \BusWires[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[4]~I (
	.datain(\comb_19|BusWires[4]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[4]));
// synopsys translate_off
defparam \BusWires[4]~I .input_async_reset = "none";
defparam \BusWires[4]~I .input_power_up = "low";
defparam \BusWires[4]~I .input_register_mode = "none";
defparam \BusWires[4]~I .input_sync_reset = "none";
defparam \BusWires[4]~I .oe_async_reset = "none";
defparam \BusWires[4]~I .oe_power_up = "low";
defparam \BusWires[4]~I .oe_register_mode = "none";
defparam \BusWires[4]~I .oe_sync_reset = "none";
defparam \BusWires[4]~I .operation_mode = "output";
defparam \BusWires[4]~I .output_async_reset = "none";
defparam \BusWires[4]~I .output_power_up = "low";
defparam \BusWires[4]~I .output_register_mode = "none";
defparam \BusWires[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[5]~I (
	.datain(\comb_19|BusWires[5]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[5]));
// synopsys translate_off
defparam \BusWires[5]~I .input_async_reset = "none";
defparam \BusWires[5]~I .input_power_up = "low";
defparam \BusWires[5]~I .input_register_mode = "none";
defparam \BusWires[5]~I .input_sync_reset = "none";
defparam \BusWires[5]~I .oe_async_reset = "none";
defparam \BusWires[5]~I .oe_power_up = "low";
defparam \BusWires[5]~I .oe_register_mode = "none";
defparam \BusWires[5]~I .oe_sync_reset = "none";
defparam \BusWires[5]~I .operation_mode = "output";
defparam \BusWires[5]~I .output_async_reset = "none";
defparam \BusWires[5]~I .output_power_up = "low";
defparam \BusWires[5]~I .output_register_mode = "none";
defparam \BusWires[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[6]~I (
	.datain(\comb_19|BusWires[6]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[6]));
// synopsys translate_off
defparam \BusWires[6]~I .input_async_reset = "none";
defparam \BusWires[6]~I .input_power_up = "low";
defparam \BusWires[6]~I .input_register_mode = "none";
defparam \BusWires[6]~I .input_sync_reset = "none";
defparam \BusWires[6]~I .oe_async_reset = "none";
defparam \BusWires[6]~I .oe_power_up = "low";
defparam \BusWires[6]~I .oe_register_mode = "none";
defparam \BusWires[6]~I .oe_sync_reset = "none";
defparam \BusWires[6]~I .operation_mode = "output";
defparam \BusWires[6]~I .output_async_reset = "none";
defparam \BusWires[6]~I .output_power_up = "low";
defparam \BusWires[6]~I .output_register_mode = "none";
defparam \BusWires[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[7]~I (
	.datain(\comb_19|BusWires[7]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[7]));
// synopsys translate_off
defparam \BusWires[7]~I .input_async_reset = "none";
defparam \BusWires[7]~I .input_power_up = "low";
defparam \BusWires[7]~I .input_register_mode = "none";
defparam \BusWires[7]~I .input_sync_reset = "none";
defparam \BusWires[7]~I .oe_async_reset = "none";
defparam \BusWires[7]~I .oe_power_up = "low";
defparam \BusWires[7]~I .oe_register_mode = "none";
defparam \BusWires[7]~I .oe_sync_reset = "none";
defparam \BusWires[7]~I .operation_mode = "output";
defparam \BusWires[7]~I .output_async_reset = "none";
defparam \BusWires[7]~I .output_power_up = "low";
defparam \BusWires[7]~I .output_register_mode = "none";
defparam \BusWires[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[8]~I (
	.datain(\comb_19|BusWires[8]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[8]));
// synopsys translate_off
defparam \BusWires[8]~I .input_async_reset = "none";
defparam \BusWires[8]~I .input_power_up = "low";
defparam \BusWires[8]~I .input_register_mode = "none";
defparam \BusWires[8]~I .input_sync_reset = "none";
defparam \BusWires[8]~I .oe_async_reset = "none";
defparam \BusWires[8]~I .oe_power_up = "low";
defparam \BusWires[8]~I .oe_register_mode = "none";
defparam \BusWires[8]~I .oe_sync_reset = "none";
defparam \BusWires[8]~I .operation_mode = "output";
defparam \BusWires[8]~I .output_async_reset = "none";
defparam \BusWires[8]~I .output_power_up = "low";
defparam \BusWires[8]~I .output_register_mode = "none";
defparam \BusWires[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[9]~I (
	.datain(\comb_19|BusWires[9]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[9]));
// synopsys translate_off
defparam \BusWires[9]~I .input_async_reset = "none";
defparam \BusWires[9]~I .input_power_up = "low";
defparam \BusWires[9]~I .input_register_mode = "none";
defparam \BusWires[9]~I .input_sync_reset = "none";
defparam \BusWires[9]~I .oe_async_reset = "none";
defparam \BusWires[9]~I .oe_power_up = "low";
defparam \BusWires[9]~I .oe_register_mode = "none";
defparam \BusWires[9]~I .oe_sync_reset = "none";
defparam \BusWires[9]~I .operation_mode = "output";
defparam \BusWires[9]~I .output_async_reset = "none";
defparam \BusWires[9]~I .output_power_up = "low";
defparam \BusWires[9]~I .output_register_mode = "none";
defparam \BusWires[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[10]~I (
	.datain(\comb_19|BusWires[10]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[10]));
// synopsys translate_off
defparam \BusWires[10]~I .input_async_reset = "none";
defparam \BusWires[10]~I .input_power_up = "low";
defparam \BusWires[10]~I .input_register_mode = "none";
defparam \BusWires[10]~I .input_sync_reset = "none";
defparam \BusWires[10]~I .oe_async_reset = "none";
defparam \BusWires[10]~I .oe_power_up = "low";
defparam \BusWires[10]~I .oe_register_mode = "none";
defparam \BusWires[10]~I .oe_sync_reset = "none";
defparam \BusWires[10]~I .operation_mode = "output";
defparam \BusWires[10]~I .output_async_reset = "none";
defparam \BusWires[10]~I .output_power_up = "low";
defparam \BusWires[10]~I .output_register_mode = "none";
defparam \BusWires[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[11]~I (
	.datain(\comb_19|BusWires[11]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[11]));
// synopsys translate_off
defparam \BusWires[11]~I .input_async_reset = "none";
defparam \BusWires[11]~I .input_power_up = "low";
defparam \BusWires[11]~I .input_register_mode = "none";
defparam \BusWires[11]~I .input_sync_reset = "none";
defparam \BusWires[11]~I .oe_async_reset = "none";
defparam \BusWires[11]~I .oe_power_up = "low";
defparam \BusWires[11]~I .oe_register_mode = "none";
defparam \BusWires[11]~I .oe_sync_reset = "none";
defparam \BusWires[11]~I .operation_mode = "output";
defparam \BusWires[11]~I .output_async_reset = "none";
defparam \BusWires[11]~I .output_power_up = "low";
defparam \BusWires[11]~I .output_register_mode = "none";
defparam \BusWires[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[12]~I (
	.datain(\comb_19|BusWires[12]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[12]));
// synopsys translate_off
defparam \BusWires[12]~I .input_async_reset = "none";
defparam \BusWires[12]~I .input_power_up = "low";
defparam \BusWires[12]~I .input_register_mode = "none";
defparam \BusWires[12]~I .input_sync_reset = "none";
defparam \BusWires[12]~I .oe_async_reset = "none";
defparam \BusWires[12]~I .oe_power_up = "low";
defparam \BusWires[12]~I .oe_register_mode = "none";
defparam \BusWires[12]~I .oe_sync_reset = "none";
defparam \BusWires[12]~I .operation_mode = "output";
defparam \BusWires[12]~I .output_async_reset = "none";
defparam \BusWires[12]~I .output_power_up = "low";
defparam \BusWires[12]~I .output_register_mode = "none";
defparam \BusWires[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[13]~I (
	.datain(\comb_19|BusWires[13]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[13]));
// synopsys translate_off
defparam \BusWires[13]~I .input_async_reset = "none";
defparam \BusWires[13]~I .input_power_up = "low";
defparam \BusWires[13]~I .input_register_mode = "none";
defparam \BusWires[13]~I .input_sync_reset = "none";
defparam \BusWires[13]~I .oe_async_reset = "none";
defparam \BusWires[13]~I .oe_power_up = "low";
defparam \BusWires[13]~I .oe_register_mode = "none";
defparam \BusWires[13]~I .oe_sync_reset = "none";
defparam \BusWires[13]~I .operation_mode = "output";
defparam \BusWires[13]~I .output_async_reset = "none";
defparam \BusWires[13]~I .output_power_up = "low";
defparam \BusWires[13]~I .output_register_mode = "none";
defparam \BusWires[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[14]~I (
	.datain(\comb_19|BusWires[14]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[14]));
// synopsys translate_off
defparam \BusWires[14]~I .input_async_reset = "none";
defparam \BusWires[14]~I .input_power_up = "low";
defparam \BusWires[14]~I .input_register_mode = "none";
defparam \BusWires[14]~I .input_sync_reset = "none";
defparam \BusWires[14]~I .oe_async_reset = "none";
defparam \BusWires[14]~I .oe_power_up = "low";
defparam \BusWires[14]~I .oe_register_mode = "none";
defparam \BusWires[14]~I .oe_sync_reset = "none";
defparam \BusWires[14]~I .operation_mode = "output";
defparam \BusWires[14]~I .output_async_reset = "none";
defparam \BusWires[14]~I .output_power_up = "low";
defparam \BusWires[14]~I .output_register_mode = "none";
defparam \BusWires[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \BusWires[15]~I (
	.datain(\comb_19|BusWires[15]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(BusWires[15]));
// synopsys translate_off
defparam \BusWires[15]~I .input_async_reset = "none";
defparam \BusWires[15]~I .input_power_up = "low";
defparam \BusWires[15]~I .input_register_mode = "none";
defparam \BusWires[15]~I .input_sync_reset = "none";
defparam \BusWires[15]~I .oe_async_reset = "none";
defparam \BusWires[15]~I .oe_power_up = "low";
defparam \BusWires[15]~I .oe_register_mode = "none";
defparam \BusWires[15]~I .oe_sync_reset = "none";
defparam \BusWires[15]~I .operation_mode = "output";
defparam \BusWires[15]~I .output_async_reset = "none";
defparam \BusWires[15]~I .output_power_up = "low";
defparam \BusWires[15]~I .output_register_mode = "none";
defparam \BusWires[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[0]~I (
	.datain(\comb_19|reg_0|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[0]));
// synopsys translate_off
defparam \R0[0]~I .input_async_reset = "none";
defparam \R0[0]~I .input_power_up = "low";
defparam \R0[0]~I .input_register_mode = "none";
defparam \R0[0]~I .input_sync_reset = "none";
defparam \R0[0]~I .oe_async_reset = "none";
defparam \R0[0]~I .oe_power_up = "low";
defparam \R0[0]~I .oe_register_mode = "none";
defparam \R0[0]~I .oe_sync_reset = "none";
defparam \R0[0]~I .operation_mode = "output";
defparam \R0[0]~I .output_async_reset = "none";
defparam \R0[0]~I .output_power_up = "low";
defparam \R0[0]~I .output_register_mode = "none";
defparam \R0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[1]~I (
	.datain(\comb_19|reg_0|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[1]));
// synopsys translate_off
defparam \R0[1]~I .input_async_reset = "none";
defparam \R0[1]~I .input_power_up = "low";
defparam \R0[1]~I .input_register_mode = "none";
defparam \R0[1]~I .input_sync_reset = "none";
defparam \R0[1]~I .oe_async_reset = "none";
defparam \R0[1]~I .oe_power_up = "low";
defparam \R0[1]~I .oe_register_mode = "none";
defparam \R0[1]~I .oe_sync_reset = "none";
defparam \R0[1]~I .operation_mode = "output";
defparam \R0[1]~I .output_async_reset = "none";
defparam \R0[1]~I .output_power_up = "low";
defparam \R0[1]~I .output_register_mode = "none";
defparam \R0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[2]~I (
	.datain(\comb_19|reg_0|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[2]));
// synopsys translate_off
defparam \R0[2]~I .input_async_reset = "none";
defparam \R0[2]~I .input_power_up = "low";
defparam \R0[2]~I .input_register_mode = "none";
defparam \R0[2]~I .input_sync_reset = "none";
defparam \R0[2]~I .oe_async_reset = "none";
defparam \R0[2]~I .oe_power_up = "low";
defparam \R0[2]~I .oe_register_mode = "none";
defparam \R0[2]~I .oe_sync_reset = "none";
defparam \R0[2]~I .operation_mode = "output";
defparam \R0[2]~I .output_async_reset = "none";
defparam \R0[2]~I .output_power_up = "low";
defparam \R0[2]~I .output_register_mode = "none";
defparam \R0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[3]~I (
	.datain(\comb_19|reg_0|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[3]));
// synopsys translate_off
defparam \R0[3]~I .input_async_reset = "none";
defparam \R0[3]~I .input_power_up = "low";
defparam \R0[3]~I .input_register_mode = "none";
defparam \R0[3]~I .input_sync_reset = "none";
defparam \R0[3]~I .oe_async_reset = "none";
defparam \R0[3]~I .oe_power_up = "low";
defparam \R0[3]~I .oe_register_mode = "none";
defparam \R0[3]~I .oe_sync_reset = "none";
defparam \R0[3]~I .operation_mode = "output";
defparam \R0[3]~I .output_async_reset = "none";
defparam \R0[3]~I .output_power_up = "low";
defparam \R0[3]~I .output_register_mode = "none";
defparam \R0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[4]~I (
	.datain(\comb_19|reg_0|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[4]));
// synopsys translate_off
defparam \R0[4]~I .input_async_reset = "none";
defparam \R0[4]~I .input_power_up = "low";
defparam \R0[4]~I .input_register_mode = "none";
defparam \R0[4]~I .input_sync_reset = "none";
defparam \R0[4]~I .oe_async_reset = "none";
defparam \R0[4]~I .oe_power_up = "low";
defparam \R0[4]~I .oe_register_mode = "none";
defparam \R0[4]~I .oe_sync_reset = "none";
defparam \R0[4]~I .operation_mode = "output";
defparam \R0[4]~I .output_async_reset = "none";
defparam \R0[4]~I .output_power_up = "low";
defparam \R0[4]~I .output_register_mode = "none";
defparam \R0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[5]~I (
	.datain(\comb_19|reg_0|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[5]));
// synopsys translate_off
defparam \R0[5]~I .input_async_reset = "none";
defparam \R0[5]~I .input_power_up = "low";
defparam \R0[5]~I .input_register_mode = "none";
defparam \R0[5]~I .input_sync_reset = "none";
defparam \R0[5]~I .oe_async_reset = "none";
defparam \R0[5]~I .oe_power_up = "low";
defparam \R0[5]~I .oe_register_mode = "none";
defparam \R0[5]~I .oe_sync_reset = "none";
defparam \R0[5]~I .operation_mode = "output";
defparam \R0[5]~I .output_async_reset = "none";
defparam \R0[5]~I .output_power_up = "low";
defparam \R0[5]~I .output_register_mode = "none";
defparam \R0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[6]~I (
	.datain(\comb_19|reg_0|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[6]));
// synopsys translate_off
defparam \R0[6]~I .input_async_reset = "none";
defparam \R0[6]~I .input_power_up = "low";
defparam \R0[6]~I .input_register_mode = "none";
defparam \R0[6]~I .input_sync_reset = "none";
defparam \R0[6]~I .oe_async_reset = "none";
defparam \R0[6]~I .oe_power_up = "low";
defparam \R0[6]~I .oe_register_mode = "none";
defparam \R0[6]~I .oe_sync_reset = "none";
defparam \R0[6]~I .operation_mode = "output";
defparam \R0[6]~I .output_async_reset = "none";
defparam \R0[6]~I .output_power_up = "low";
defparam \R0[6]~I .output_register_mode = "none";
defparam \R0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[7]~I (
	.datain(\comb_19|reg_0|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[7]));
// synopsys translate_off
defparam \R0[7]~I .input_async_reset = "none";
defparam \R0[7]~I .input_power_up = "low";
defparam \R0[7]~I .input_register_mode = "none";
defparam \R0[7]~I .input_sync_reset = "none";
defparam \R0[7]~I .oe_async_reset = "none";
defparam \R0[7]~I .oe_power_up = "low";
defparam \R0[7]~I .oe_register_mode = "none";
defparam \R0[7]~I .oe_sync_reset = "none";
defparam \R0[7]~I .operation_mode = "output";
defparam \R0[7]~I .output_async_reset = "none";
defparam \R0[7]~I .output_power_up = "low";
defparam \R0[7]~I .output_register_mode = "none";
defparam \R0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[8]~I (
	.datain(\comb_19|reg_0|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[8]));
// synopsys translate_off
defparam \R0[8]~I .input_async_reset = "none";
defparam \R0[8]~I .input_power_up = "low";
defparam \R0[8]~I .input_register_mode = "none";
defparam \R0[8]~I .input_sync_reset = "none";
defparam \R0[8]~I .oe_async_reset = "none";
defparam \R0[8]~I .oe_power_up = "low";
defparam \R0[8]~I .oe_register_mode = "none";
defparam \R0[8]~I .oe_sync_reset = "none";
defparam \R0[8]~I .operation_mode = "output";
defparam \R0[8]~I .output_async_reset = "none";
defparam \R0[8]~I .output_power_up = "low";
defparam \R0[8]~I .output_register_mode = "none";
defparam \R0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[9]~I (
	.datain(\comb_19|reg_0|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[9]));
// synopsys translate_off
defparam \R0[9]~I .input_async_reset = "none";
defparam \R0[9]~I .input_power_up = "low";
defparam \R0[9]~I .input_register_mode = "none";
defparam \R0[9]~I .input_sync_reset = "none";
defparam \R0[9]~I .oe_async_reset = "none";
defparam \R0[9]~I .oe_power_up = "low";
defparam \R0[9]~I .oe_register_mode = "none";
defparam \R0[9]~I .oe_sync_reset = "none";
defparam \R0[9]~I .operation_mode = "output";
defparam \R0[9]~I .output_async_reset = "none";
defparam \R0[9]~I .output_power_up = "low";
defparam \R0[9]~I .output_register_mode = "none";
defparam \R0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[10]~I (
	.datain(\comb_19|reg_0|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[10]));
// synopsys translate_off
defparam \R0[10]~I .input_async_reset = "none";
defparam \R0[10]~I .input_power_up = "low";
defparam \R0[10]~I .input_register_mode = "none";
defparam \R0[10]~I .input_sync_reset = "none";
defparam \R0[10]~I .oe_async_reset = "none";
defparam \R0[10]~I .oe_power_up = "low";
defparam \R0[10]~I .oe_register_mode = "none";
defparam \R0[10]~I .oe_sync_reset = "none";
defparam \R0[10]~I .operation_mode = "output";
defparam \R0[10]~I .output_async_reset = "none";
defparam \R0[10]~I .output_power_up = "low";
defparam \R0[10]~I .output_register_mode = "none";
defparam \R0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[11]~I (
	.datain(\comb_19|reg_0|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[11]));
// synopsys translate_off
defparam \R0[11]~I .input_async_reset = "none";
defparam \R0[11]~I .input_power_up = "low";
defparam \R0[11]~I .input_register_mode = "none";
defparam \R0[11]~I .input_sync_reset = "none";
defparam \R0[11]~I .oe_async_reset = "none";
defparam \R0[11]~I .oe_power_up = "low";
defparam \R0[11]~I .oe_register_mode = "none";
defparam \R0[11]~I .oe_sync_reset = "none";
defparam \R0[11]~I .operation_mode = "output";
defparam \R0[11]~I .output_async_reset = "none";
defparam \R0[11]~I .output_power_up = "low";
defparam \R0[11]~I .output_register_mode = "none";
defparam \R0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[12]~I (
	.datain(\comb_19|reg_0|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[12]));
// synopsys translate_off
defparam \R0[12]~I .input_async_reset = "none";
defparam \R0[12]~I .input_power_up = "low";
defparam \R0[12]~I .input_register_mode = "none";
defparam \R0[12]~I .input_sync_reset = "none";
defparam \R0[12]~I .oe_async_reset = "none";
defparam \R0[12]~I .oe_power_up = "low";
defparam \R0[12]~I .oe_register_mode = "none";
defparam \R0[12]~I .oe_sync_reset = "none";
defparam \R0[12]~I .operation_mode = "output";
defparam \R0[12]~I .output_async_reset = "none";
defparam \R0[12]~I .output_power_up = "low";
defparam \R0[12]~I .output_register_mode = "none";
defparam \R0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[13]~I (
	.datain(\comb_19|reg_0|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[13]));
// synopsys translate_off
defparam \R0[13]~I .input_async_reset = "none";
defparam \R0[13]~I .input_power_up = "low";
defparam \R0[13]~I .input_register_mode = "none";
defparam \R0[13]~I .input_sync_reset = "none";
defparam \R0[13]~I .oe_async_reset = "none";
defparam \R0[13]~I .oe_power_up = "low";
defparam \R0[13]~I .oe_register_mode = "none";
defparam \R0[13]~I .oe_sync_reset = "none";
defparam \R0[13]~I .operation_mode = "output";
defparam \R0[13]~I .output_async_reset = "none";
defparam \R0[13]~I .output_power_up = "low";
defparam \R0[13]~I .output_register_mode = "none";
defparam \R0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[14]~I (
	.datain(\comb_19|reg_0|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[14]));
// synopsys translate_off
defparam \R0[14]~I .input_async_reset = "none";
defparam \R0[14]~I .input_power_up = "low";
defparam \R0[14]~I .input_register_mode = "none";
defparam \R0[14]~I .input_sync_reset = "none";
defparam \R0[14]~I .oe_async_reset = "none";
defparam \R0[14]~I .oe_power_up = "low";
defparam \R0[14]~I .oe_register_mode = "none";
defparam \R0[14]~I .oe_sync_reset = "none";
defparam \R0[14]~I .operation_mode = "output";
defparam \R0[14]~I .output_async_reset = "none";
defparam \R0[14]~I .output_power_up = "low";
defparam \R0[14]~I .output_register_mode = "none";
defparam \R0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R0[15]~I (
	.datain(\comb_19|reg_0|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R0[15]));
// synopsys translate_off
defparam \R0[15]~I .input_async_reset = "none";
defparam \R0[15]~I .input_power_up = "low";
defparam \R0[15]~I .input_register_mode = "none";
defparam \R0[15]~I .input_sync_reset = "none";
defparam \R0[15]~I .oe_async_reset = "none";
defparam \R0[15]~I .oe_power_up = "low";
defparam \R0[15]~I .oe_register_mode = "none";
defparam \R0[15]~I .oe_sync_reset = "none";
defparam \R0[15]~I .operation_mode = "output";
defparam \R0[15]~I .output_async_reset = "none";
defparam \R0[15]~I .output_power_up = "low";
defparam \R0[15]~I .output_register_mode = "none";
defparam \R0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\comb_19|reg_1|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\comb_19|reg_1|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\comb_19|reg_1|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\comb_19|reg_1|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[4]~I (
	.datain(\comb_19|reg_1|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "output";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[5]~I (
	.datain(\comb_19|reg_1|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "output";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[6]~I (
	.datain(\comb_19|reg_1|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "output";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[7]~I (
	.datain(\comb_19|reg_1|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "output";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[8]~I (
	.datain(\comb_19|reg_1|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[8]));
// synopsys translate_off
defparam \R1[8]~I .input_async_reset = "none";
defparam \R1[8]~I .input_power_up = "low";
defparam \R1[8]~I .input_register_mode = "none";
defparam \R1[8]~I .input_sync_reset = "none";
defparam \R1[8]~I .oe_async_reset = "none";
defparam \R1[8]~I .oe_power_up = "low";
defparam \R1[8]~I .oe_register_mode = "none";
defparam \R1[8]~I .oe_sync_reset = "none";
defparam \R1[8]~I .operation_mode = "output";
defparam \R1[8]~I .output_async_reset = "none";
defparam \R1[8]~I .output_power_up = "low";
defparam \R1[8]~I .output_register_mode = "none";
defparam \R1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[9]~I (
	.datain(\comb_19|reg_1|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[9]));
// synopsys translate_off
defparam \R1[9]~I .input_async_reset = "none";
defparam \R1[9]~I .input_power_up = "low";
defparam \R1[9]~I .input_register_mode = "none";
defparam \R1[9]~I .input_sync_reset = "none";
defparam \R1[9]~I .oe_async_reset = "none";
defparam \R1[9]~I .oe_power_up = "low";
defparam \R1[9]~I .oe_register_mode = "none";
defparam \R1[9]~I .oe_sync_reset = "none";
defparam \R1[9]~I .operation_mode = "output";
defparam \R1[9]~I .output_async_reset = "none";
defparam \R1[9]~I .output_power_up = "low";
defparam \R1[9]~I .output_register_mode = "none";
defparam \R1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[10]~I (
	.datain(\comb_19|reg_1|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[10]));
// synopsys translate_off
defparam \R1[10]~I .input_async_reset = "none";
defparam \R1[10]~I .input_power_up = "low";
defparam \R1[10]~I .input_register_mode = "none";
defparam \R1[10]~I .input_sync_reset = "none";
defparam \R1[10]~I .oe_async_reset = "none";
defparam \R1[10]~I .oe_power_up = "low";
defparam \R1[10]~I .oe_register_mode = "none";
defparam \R1[10]~I .oe_sync_reset = "none";
defparam \R1[10]~I .operation_mode = "output";
defparam \R1[10]~I .output_async_reset = "none";
defparam \R1[10]~I .output_power_up = "low";
defparam \R1[10]~I .output_register_mode = "none";
defparam \R1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[11]~I (
	.datain(\comb_19|reg_1|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[11]));
// synopsys translate_off
defparam \R1[11]~I .input_async_reset = "none";
defparam \R1[11]~I .input_power_up = "low";
defparam \R1[11]~I .input_register_mode = "none";
defparam \R1[11]~I .input_sync_reset = "none";
defparam \R1[11]~I .oe_async_reset = "none";
defparam \R1[11]~I .oe_power_up = "low";
defparam \R1[11]~I .oe_register_mode = "none";
defparam \R1[11]~I .oe_sync_reset = "none";
defparam \R1[11]~I .operation_mode = "output";
defparam \R1[11]~I .output_async_reset = "none";
defparam \R1[11]~I .output_power_up = "low";
defparam \R1[11]~I .output_register_mode = "none";
defparam \R1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[12]~I (
	.datain(\comb_19|reg_1|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[12]));
// synopsys translate_off
defparam \R1[12]~I .input_async_reset = "none";
defparam \R1[12]~I .input_power_up = "low";
defparam \R1[12]~I .input_register_mode = "none";
defparam \R1[12]~I .input_sync_reset = "none";
defparam \R1[12]~I .oe_async_reset = "none";
defparam \R1[12]~I .oe_power_up = "low";
defparam \R1[12]~I .oe_register_mode = "none";
defparam \R1[12]~I .oe_sync_reset = "none";
defparam \R1[12]~I .operation_mode = "output";
defparam \R1[12]~I .output_async_reset = "none";
defparam \R1[12]~I .output_power_up = "low";
defparam \R1[12]~I .output_register_mode = "none";
defparam \R1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[13]~I (
	.datain(\comb_19|reg_1|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[13]));
// synopsys translate_off
defparam \R1[13]~I .input_async_reset = "none";
defparam \R1[13]~I .input_power_up = "low";
defparam \R1[13]~I .input_register_mode = "none";
defparam \R1[13]~I .input_sync_reset = "none";
defparam \R1[13]~I .oe_async_reset = "none";
defparam \R1[13]~I .oe_power_up = "low";
defparam \R1[13]~I .oe_register_mode = "none";
defparam \R1[13]~I .oe_sync_reset = "none";
defparam \R1[13]~I .operation_mode = "output";
defparam \R1[13]~I .output_async_reset = "none";
defparam \R1[13]~I .output_power_up = "low";
defparam \R1[13]~I .output_register_mode = "none";
defparam \R1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[14]~I (
	.datain(\comb_19|reg_1|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[14]));
// synopsys translate_off
defparam \R1[14]~I .input_async_reset = "none";
defparam \R1[14]~I .input_power_up = "low";
defparam \R1[14]~I .input_register_mode = "none";
defparam \R1[14]~I .input_sync_reset = "none";
defparam \R1[14]~I .oe_async_reset = "none";
defparam \R1[14]~I .oe_power_up = "low";
defparam \R1[14]~I .oe_register_mode = "none";
defparam \R1[14]~I .oe_sync_reset = "none";
defparam \R1[14]~I .operation_mode = "output";
defparam \R1[14]~I .output_async_reset = "none";
defparam \R1[14]~I .output_power_up = "low";
defparam \R1[14]~I .output_register_mode = "none";
defparam \R1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[15]~I (
	.datain(\comb_19|reg_1|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[15]));
// synopsys translate_off
defparam \R1[15]~I .input_async_reset = "none";
defparam \R1[15]~I .input_power_up = "low";
defparam \R1[15]~I .input_register_mode = "none";
defparam \R1[15]~I .input_sync_reset = "none";
defparam \R1[15]~I .oe_async_reset = "none";
defparam \R1[15]~I .oe_power_up = "low";
defparam \R1[15]~I .oe_register_mode = "none";
defparam \R1[15]~I .oe_sync_reset = "none";
defparam \R1[15]~I .operation_mode = "output";
defparam \R1[15]~I .output_async_reset = "none";
defparam \R1[15]~I .output_power_up = "low";
defparam \R1[15]~I .output_register_mode = "none";
defparam \R1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[0]~I (
	.datain(\comb_19|reg_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[0]));
// synopsys translate_off
defparam \RA[0]~I .input_async_reset = "none";
defparam \RA[0]~I .input_power_up = "low";
defparam \RA[0]~I .input_register_mode = "none";
defparam \RA[0]~I .input_sync_reset = "none";
defparam \RA[0]~I .oe_async_reset = "none";
defparam \RA[0]~I .oe_power_up = "low";
defparam \RA[0]~I .oe_register_mode = "none";
defparam \RA[0]~I .oe_sync_reset = "none";
defparam \RA[0]~I .operation_mode = "output";
defparam \RA[0]~I .output_async_reset = "none";
defparam \RA[0]~I .output_power_up = "low";
defparam \RA[0]~I .output_register_mode = "none";
defparam \RA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[1]~I (
	.datain(\comb_19|reg_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[1]));
// synopsys translate_off
defparam \RA[1]~I .input_async_reset = "none";
defparam \RA[1]~I .input_power_up = "low";
defparam \RA[1]~I .input_register_mode = "none";
defparam \RA[1]~I .input_sync_reset = "none";
defparam \RA[1]~I .oe_async_reset = "none";
defparam \RA[1]~I .oe_power_up = "low";
defparam \RA[1]~I .oe_register_mode = "none";
defparam \RA[1]~I .oe_sync_reset = "none";
defparam \RA[1]~I .operation_mode = "output";
defparam \RA[1]~I .output_async_reset = "none";
defparam \RA[1]~I .output_power_up = "low";
defparam \RA[1]~I .output_register_mode = "none";
defparam \RA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[2]~I (
	.datain(\comb_19|reg_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[2]));
// synopsys translate_off
defparam \RA[2]~I .input_async_reset = "none";
defparam \RA[2]~I .input_power_up = "low";
defparam \RA[2]~I .input_register_mode = "none";
defparam \RA[2]~I .input_sync_reset = "none";
defparam \RA[2]~I .oe_async_reset = "none";
defparam \RA[2]~I .oe_power_up = "low";
defparam \RA[2]~I .oe_register_mode = "none";
defparam \RA[2]~I .oe_sync_reset = "none";
defparam \RA[2]~I .operation_mode = "output";
defparam \RA[2]~I .output_async_reset = "none";
defparam \RA[2]~I .output_power_up = "low";
defparam \RA[2]~I .output_register_mode = "none";
defparam \RA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[3]~I (
	.datain(\comb_19|reg_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[3]));
// synopsys translate_off
defparam \RA[3]~I .input_async_reset = "none";
defparam \RA[3]~I .input_power_up = "low";
defparam \RA[3]~I .input_register_mode = "none";
defparam \RA[3]~I .input_sync_reset = "none";
defparam \RA[3]~I .oe_async_reset = "none";
defparam \RA[3]~I .oe_power_up = "low";
defparam \RA[3]~I .oe_register_mode = "none";
defparam \RA[3]~I .oe_sync_reset = "none";
defparam \RA[3]~I .operation_mode = "output";
defparam \RA[3]~I .output_async_reset = "none";
defparam \RA[3]~I .output_power_up = "low";
defparam \RA[3]~I .output_register_mode = "none";
defparam \RA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[4]~I (
	.datain(\comb_19|reg_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[4]));
// synopsys translate_off
defparam \RA[4]~I .input_async_reset = "none";
defparam \RA[4]~I .input_power_up = "low";
defparam \RA[4]~I .input_register_mode = "none";
defparam \RA[4]~I .input_sync_reset = "none";
defparam \RA[4]~I .oe_async_reset = "none";
defparam \RA[4]~I .oe_power_up = "low";
defparam \RA[4]~I .oe_register_mode = "none";
defparam \RA[4]~I .oe_sync_reset = "none";
defparam \RA[4]~I .operation_mode = "output";
defparam \RA[4]~I .output_async_reset = "none";
defparam \RA[4]~I .output_power_up = "low";
defparam \RA[4]~I .output_register_mode = "none";
defparam \RA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[5]~I (
	.datain(\comb_19|reg_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[5]));
// synopsys translate_off
defparam \RA[5]~I .input_async_reset = "none";
defparam \RA[5]~I .input_power_up = "low";
defparam \RA[5]~I .input_register_mode = "none";
defparam \RA[5]~I .input_sync_reset = "none";
defparam \RA[5]~I .oe_async_reset = "none";
defparam \RA[5]~I .oe_power_up = "low";
defparam \RA[5]~I .oe_register_mode = "none";
defparam \RA[5]~I .oe_sync_reset = "none";
defparam \RA[5]~I .operation_mode = "output";
defparam \RA[5]~I .output_async_reset = "none";
defparam \RA[5]~I .output_power_up = "low";
defparam \RA[5]~I .output_register_mode = "none";
defparam \RA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[6]~I (
	.datain(\comb_19|reg_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[6]));
// synopsys translate_off
defparam \RA[6]~I .input_async_reset = "none";
defparam \RA[6]~I .input_power_up = "low";
defparam \RA[6]~I .input_register_mode = "none";
defparam \RA[6]~I .input_sync_reset = "none";
defparam \RA[6]~I .oe_async_reset = "none";
defparam \RA[6]~I .oe_power_up = "low";
defparam \RA[6]~I .oe_register_mode = "none";
defparam \RA[6]~I .oe_sync_reset = "none";
defparam \RA[6]~I .operation_mode = "output";
defparam \RA[6]~I .output_async_reset = "none";
defparam \RA[6]~I .output_power_up = "low";
defparam \RA[6]~I .output_register_mode = "none";
defparam \RA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[7]~I (
	.datain(\comb_19|reg_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[7]));
// synopsys translate_off
defparam \RA[7]~I .input_async_reset = "none";
defparam \RA[7]~I .input_power_up = "low";
defparam \RA[7]~I .input_register_mode = "none";
defparam \RA[7]~I .input_sync_reset = "none";
defparam \RA[7]~I .oe_async_reset = "none";
defparam \RA[7]~I .oe_power_up = "low";
defparam \RA[7]~I .oe_register_mode = "none";
defparam \RA[7]~I .oe_sync_reset = "none";
defparam \RA[7]~I .operation_mode = "output";
defparam \RA[7]~I .output_async_reset = "none";
defparam \RA[7]~I .output_power_up = "low";
defparam \RA[7]~I .output_register_mode = "none";
defparam \RA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[8]~I (
	.datain(\comb_19|reg_A|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[8]));
// synopsys translate_off
defparam \RA[8]~I .input_async_reset = "none";
defparam \RA[8]~I .input_power_up = "low";
defparam \RA[8]~I .input_register_mode = "none";
defparam \RA[8]~I .input_sync_reset = "none";
defparam \RA[8]~I .oe_async_reset = "none";
defparam \RA[8]~I .oe_power_up = "low";
defparam \RA[8]~I .oe_register_mode = "none";
defparam \RA[8]~I .oe_sync_reset = "none";
defparam \RA[8]~I .operation_mode = "output";
defparam \RA[8]~I .output_async_reset = "none";
defparam \RA[8]~I .output_power_up = "low";
defparam \RA[8]~I .output_register_mode = "none";
defparam \RA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[9]~I (
	.datain(\comb_19|reg_A|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[9]));
// synopsys translate_off
defparam \RA[9]~I .input_async_reset = "none";
defparam \RA[9]~I .input_power_up = "low";
defparam \RA[9]~I .input_register_mode = "none";
defparam \RA[9]~I .input_sync_reset = "none";
defparam \RA[9]~I .oe_async_reset = "none";
defparam \RA[9]~I .oe_power_up = "low";
defparam \RA[9]~I .oe_register_mode = "none";
defparam \RA[9]~I .oe_sync_reset = "none";
defparam \RA[9]~I .operation_mode = "output";
defparam \RA[9]~I .output_async_reset = "none";
defparam \RA[9]~I .output_power_up = "low";
defparam \RA[9]~I .output_register_mode = "none";
defparam \RA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[10]~I (
	.datain(\comb_19|reg_A|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[10]));
// synopsys translate_off
defparam \RA[10]~I .input_async_reset = "none";
defparam \RA[10]~I .input_power_up = "low";
defparam \RA[10]~I .input_register_mode = "none";
defparam \RA[10]~I .input_sync_reset = "none";
defparam \RA[10]~I .oe_async_reset = "none";
defparam \RA[10]~I .oe_power_up = "low";
defparam \RA[10]~I .oe_register_mode = "none";
defparam \RA[10]~I .oe_sync_reset = "none";
defparam \RA[10]~I .operation_mode = "output";
defparam \RA[10]~I .output_async_reset = "none";
defparam \RA[10]~I .output_power_up = "low";
defparam \RA[10]~I .output_register_mode = "none";
defparam \RA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[11]~I (
	.datain(\comb_19|reg_A|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[11]));
// synopsys translate_off
defparam \RA[11]~I .input_async_reset = "none";
defparam \RA[11]~I .input_power_up = "low";
defparam \RA[11]~I .input_register_mode = "none";
defparam \RA[11]~I .input_sync_reset = "none";
defparam \RA[11]~I .oe_async_reset = "none";
defparam \RA[11]~I .oe_power_up = "low";
defparam \RA[11]~I .oe_register_mode = "none";
defparam \RA[11]~I .oe_sync_reset = "none";
defparam \RA[11]~I .operation_mode = "output";
defparam \RA[11]~I .output_async_reset = "none";
defparam \RA[11]~I .output_power_up = "low";
defparam \RA[11]~I .output_register_mode = "none";
defparam \RA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[12]~I (
	.datain(\comb_19|reg_A|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[12]));
// synopsys translate_off
defparam \RA[12]~I .input_async_reset = "none";
defparam \RA[12]~I .input_power_up = "low";
defparam \RA[12]~I .input_register_mode = "none";
defparam \RA[12]~I .input_sync_reset = "none";
defparam \RA[12]~I .oe_async_reset = "none";
defparam \RA[12]~I .oe_power_up = "low";
defparam \RA[12]~I .oe_register_mode = "none";
defparam \RA[12]~I .oe_sync_reset = "none";
defparam \RA[12]~I .operation_mode = "output";
defparam \RA[12]~I .output_async_reset = "none";
defparam \RA[12]~I .output_power_up = "low";
defparam \RA[12]~I .output_register_mode = "none";
defparam \RA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[13]~I (
	.datain(\comb_19|reg_A|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[13]));
// synopsys translate_off
defparam \RA[13]~I .input_async_reset = "none";
defparam \RA[13]~I .input_power_up = "low";
defparam \RA[13]~I .input_register_mode = "none";
defparam \RA[13]~I .input_sync_reset = "none";
defparam \RA[13]~I .oe_async_reset = "none";
defparam \RA[13]~I .oe_power_up = "low";
defparam \RA[13]~I .oe_register_mode = "none";
defparam \RA[13]~I .oe_sync_reset = "none";
defparam \RA[13]~I .operation_mode = "output";
defparam \RA[13]~I .output_async_reset = "none";
defparam \RA[13]~I .output_power_up = "low";
defparam \RA[13]~I .output_register_mode = "none";
defparam \RA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[14]~I (
	.datain(\comb_19|reg_A|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[14]));
// synopsys translate_off
defparam \RA[14]~I .input_async_reset = "none";
defparam \RA[14]~I .input_power_up = "low";
defparam \RA[14]~I .input_register_mode = "none";
defparam \RA[14]~I .input_sync_reset = "none";
defparam \RA[14]~I .oe_async_reset = "none";
defparam \RA[14]~I .oe_power_up = "low";
defparam \RA[14]~I .oe_register_mode = "none";
defparam \RA[14]~I .oe_sync_reset = "none";
defparam \RA[14]~I .operation_mode = "output";
defparam \RA[14]~I .output_async_reset = "none";
defparam \RA[14]~I .output_power_up = "low";
defparam \RA[14]~I .output_register_mode = "none";
defparam \RA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RA[15]~I (
	.datain(\comb_19|reg_A|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RA[15]));
// synopsys translate_off
defparam \RA[15]~I .input_async_reset = "none";
defparam \RA[15]~I .input_power_up = "low";
defparam \RA[15]~I .input_register_mode = "none";
defparam \RA[15]~I .input_sync_reset = "none";
defparam \RA[15]~I .oe_async_reset = "none";
defparam \RA[15]~I .oe_power_up = "low";
defparam \RA[15]~I .oe_register_mode = "none";
defparam \RA[15]~I .oe_sync_reset = "none";
defparam \RA[15]~I .operation_mode = "output";
defparam \RA[15]~I .output_async_reset = "none";
defparam \RA[15]~I .output_power_up = "low";
defparam \RA[15]~I .output_register_mode = "none";
defparam \RA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[0]~I (
	.datain(\comb_19|reg_G|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[0]));
// synopsys translate_off
defparam \RG[0]~I .input_async_reset = "none";
defparam \RG[0]~I .input_power_up = "low";
defparam \RG[0]~I .input_register_mode = "none";
defparam \RG[0]~I .input_sync_reset = "none";
defparam \RG[0]~I .oe_async_reset = "none";
defparam \RG[0]~I .oe_power_up = "low";
defparam \RG[0]~I .oe_register_mode = "none";
defparam \RG[0]~I .oe_sync_reset = "none";
defparam \RG[0]~I .operation_mode = "output";
defparam \RG[0]~I .output_async_reset = "none";
defparam \RG[0]~I .output_power_up = "low";
defparam \RG[0]~I .output_register_mode = "none";
defparam \RG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[1]~I (
	.datain(\comb_19|reg_G|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[1]));
// synopsys translate_off
defparam \RG[1]~I .input_async_reset = "none";
defparam \RG[1]~I .input_power_up = "low";
defparam \RG[1]~I .input_register_mode = "none";
defparam \RG[1]~I .input_sync_reset = "none";
defparam \RG[1]~I .oe_async_reset = "none";
defparam \RG[1]~I .oe_power_up = "low";
defparam \RG[1]~I .oe_register_mode = "none";
defparam \RG[1]~I .oe_sync_reset = "none";
defparam \RG[1]~I .operation_mode = "output";
defparam \RG[1]~I .output_async_reset = "none";
defparam \RG[1]~I .output_power_up = "low";
defparam \RG[1]~I .output_register_mode = "none";
defparam \RG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[2]~I (
	.datain(\comb_19|reg_G|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[2]));
// synopsys translate_off
defparam \RG[2]~I .input_async_reset = "none";
defparam \RG[2]~I .input_power_up = "low";
defparam \RG[2]~I .input_register_mode = "none";
defparam \RG[2]~I .input_sync_reset = "none";
defparam \RG[2]~I .oe_async_reset = "none";
defparam \RG[2]~I .oe_power_up = "low";
defparam \RG[2]~I .oe_register_mode = "none";
defparam \RG[2]~I .oe_sync_reset = "none";
defparam \RG[2]~I .operation_mode = "output";
defparam \RG[2]~I .output_async_reset = "none";
defparam \RG[2]~I .output_power_up = "low";
defparam \RG[2]~I .output_register_mode = "none";
defparam \RG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[3]~I (
	.datain(\comb_19|reg_G|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[3]));
// synopsys translate_off
defparam \RG[3]~I .input_async_reset = "none";
defparam \RG[3]~I .input_power_up = "low";
defparam \RG[3]~I .input_register_mode = "none";
defparam \RG[3]~I .input_sync_reset = "none";
defparam \RG[3]~I .oe_async_reset = "none";
defparam \RG[3]~I .oe_power_up = "low";
defparam \RG[3]~I .oe_register_mode = "none";
defparam \RG[3]~I .oe_sync_reset = "none";
defparam \RG[3]~I .operation_mode = "output";
defparam \RG[3]~I .output_async_reset = "none";
defparam \RG[3]~I .output_power_up = "low";
defparam \RG[3]~I .output_register_mode = "none";
defparam \RG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[4]~I (
	.datain(\comb_19|reg_G|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[4]));
// synopsys translate_off
defparam \RG[4]~I .input_async_reset = "none";
defparam \RG[4]~I .input_power_up = "low";
defparam \RG[4]~I .input_register_mode = "none";
defparam \RG[4]~I .input_sync_reset = "none";
defparam \RG[4]~I .oe_async_reset = "none";
defparam \RG[4]~I .oe_power_up = "low";
defparam \RG[4]~I .oe_register_mode = "none";
defparam \RG[4]~I .oe_sync_reset = "none";
defparam \RG[4]~I .operation_mode = "output";
defparam \RG[4]~I .output_async_reset = "none";
defparam \RG[4]~I .output_power_up = "low";
defparam \RG[4]~I .output_register_mode = "none";
defparam \RG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[5]~I (
	.datain(\comb_19|reg_G|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[5]));
// synopsys translate_off
defparam \RG[5]~I .input_async_reset = "none";
defparam \RG[5]~I .input_power_up = "low";
defparam \RG[5]~I .input_register_mode = "none";
defparam \RG[5]~I .input_sync_reset = "none";
defparam \RG[5]~I .oe_async_reset = "none";
defparam \RG[5]~I .oe_power_up = "low";
defparam \RG[5]~I .oe_register_mode = "none";
defparam \RG[5]~I .oe_sync_reset = "none";
defparam \RG[5]~I .operation_mode = "output";
defparam \RG[5]~I .output_async_reset = "none";
defparam \RG[5]~I .output_power_up = "low";
defparam \RG[5]~I .output_register_mode = "none";
defparam \RG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[6]~I (
	.datain(\comb_19|reg_G|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[6]));
// synopsys translate_off
defparam \RG[6]~I .input_async_reset = "none";
defparam \RG[6]~I .input_power_up = "low";
defparam \RG[6]~I .input_register_mode = "none";
defparam \RG[6]~I .input_sync_reset = "none";
defparam \RG[6]~I .oe_async_reset = "none";
defparam \RG[6]~I .oe_power_up = "low";
defparam \RG[6]~I .oe_register_mode = "none";
defparam \RG[6]~I .oe_sync_reset = "none";
defparam \RG[6]~I .operation_mode = "output";
defparam \RG[6]~I .output_async_reset = "none";
defparam \RG[6]~I .output_power_up = "low";
defparam \RG[6]~I .output_register_mode = "none";
defparam \RG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[7]~I (
	.datain(\comb_19|reg_G|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[7]));
// synopsys translate_off
defparam \RG[7]~I .input_async_reset = "none";
defparam \RG[7]~I .input_power_up = "low";
defparam \RG[7]~I .input_register_mode = "none";
defparam \RG[7]~I .input_sync_reset = "none";
defparam \RG[7]~I .oe_async_reset = "none";
defparam \RG[7]~I .oe_power_up = "low";
defparam \RG[7]~I .oe_register_mode = "none";
defparam \RG[7]~I .oe_sync_reset = "none";
defparam \RG[7]~I .operation_mode = "output";
defparam \RG[7]~I .output_async_reset = "none";
defparam \RG[7]~I .output_power_up = "low";
defparam \RG[7]~I .output_register_mode = "none";
defparam \RG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[8]~I (
	.datain(\comb_19|reg_G|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[8]));
// synopsys translate_off
defparam \RG[8]~I .input_async_reset = "none";
defparam \RG[8]~I .input_power_up = "low";
defparam \RG[8]~I .input_register_mode = "none";
defparam \RG[8]~I .input_sync_reset = "none";
defparam \RG[8]~I .oe_async_reset = "none";
defparam \RG[8]~I .oe_power_up = "low";
defparam \RG[8]~I .oe_register_mode = "none";
defparam \RG[8]~I .oe_sync_reset = "none";
defparam \RG[8]~I .operation_mode = "output";
defparam \RG[8]~I .output_async_reset = "none";
defparam \RG[8]~I .output_power_up = "low";
defparam \RG[8]~I .output_register_mode = "none";
defparam \RG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[9]~I (
	.datain(\comb_19|reg_G|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[9]));
// synopsys translate_off
defparam \RG[9]~I .input_async_reset = "none";
defparam \RG[9]~I .input_power_up = "low";
defparam \RG[9]~I .input_register_mode = "none";
defparam \RG[9]~I .input_sync_reset = "none";
defparam \RG[9]~I .oe_async_reset = "none";
defparam \RG[9]~I .oe_power_up = "low";
defparam \RG[9]~I .oe_register_mode = "none";
defparam \RG[9]~I .oe_sync_reset = "none";
defparam \RG[9]~I .operation_mode = "output";
defparam \RG[9]~I .output_async_reset = "none";
defparam \RG[9]~I .output_power_up = "low";
defparam \RG[9]~I .output_register_mode = "none";
defparam \RG[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[10]~I (
	.datain(\comb_19|reg_G|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[10]));
// synopsys translate_off
defparam \RG[10]~I .input_async_reset = "none";
defparam \RG[10]~I .input_power_up = "low";
defparam \RG[10]~I .input_register_mode = "none";
defparam \RG[10]~I .input_sync_reset = "none";
defparam \RG[10]~I .oe_async_reset = "none";
defparam \RG[10]~I .oe_power_up = "low";
defparam \RG[10]~I .oe_register_mode = "none";
defparam \RG[10]~I .oe_sync_reset = "none";
defparam \RG[10]~I .operation_mode = "output";
defparam \RG[10]~I .output_async_reset = "none";
defparam \RG[10]~I .output_power_up = "low";
defparam \RG[10]~I .output_register_mode = "none";
defparam \RG[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[11]~I (
	.datain(\comb_19|reg_G|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[11]));
// synopsys translate_off
defparam \RG[11]~I .input_async_reset = "none";
defparam \RG[11]~I .input_power_up = "low";
defparam \RG[11]~I .input_register_mode = "none";
defparam \RG[11]~I .input_sync_reset = "none";
defparam \RG[11]~I .oe_async_reset = "none";
defparam \RG[11]~I .oe_power_up = "low";
defparam \RG[11]~I .oe_register_mode = "none";
defparam \RG[11]~I .oe_sync_reset = "none";
defparam \RG[11]~I .operation_mode = "output";
defparam \RG[11]~I .output_async_reset = "none";
defparam \RG[11]~I .output_power_up = "low";
defparam \RG[11]~I .output_register_mode = "none";
defparam \RG[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[12]~I (
	.datain(\comb_19|reg_G|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[12]));
// synopsys translate_off
defparam \RG[12]~I .input_async_reset = "none";
defparam \RG[12]~I .input_power_up = "low";
defparam \RG[12]~I .input_register_mode = "none";
defparam \RG[12]~I .input_sync_reset = "none";
defparam \RG[12]~I .oe_async_reset = "none";
defparam \RG[12]~I .oe_power_up = "low";
defparam \RG[12]~I .oe_register_mode = "none";
defparam \RG[12]~I .oe_sync_reset = "none";
defparam \RG[12]~I .operation_mode = "output";
defparam \RG[12]~I .output_async_reset = "none";
defparam \RG[12]~I .output_power_up = "low";
defparam \RG[12]~I .output_register_mode = "none";
defparam \RG[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[13]~I (
	.datain(\comb_19|reg_G|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[13]));
// synopsys translate_off
defparam \RG[13]~I .input_async_reset = "none";
defparam \RG[13]~I .input_power_up = "low";
defparam \RG[13]~I .input_register_mode = "none";
defparam \RG[13]~I .input_sync_reset = "none";
defparam \RG[13]~I .oe_async_reset = "none";
defparam \RG[13]~I .oe_power_up = "low";
defparam \RG[13]~I .oe_register_mode = "none";
defparam \RG[13]~I .oe_sync_reset = "none";
defparam \RG[13]~I .operation_mode = "output";
defparam \RG[13]~I .output_async_reset = "none";
defparam \RG[13]~I .output_power_up = "low";
defparam \RG[13]~I .output_register_mode = "none";
defparam \RG[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[14]~I (
	.datain(\comb_19|reg_G|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[14]));
// synopsys translate_off
defparam \RG[14]~I .input_async_reset = "none";
defparam \RG[14]~I .input_power_up = "low";
defparam \RG[14]~I .input_register_mode = "none";
defparam \RG[14]~I .input_sync_reset = "none";
defparam \RG[14]~I .oe_async_reset = "none";
defparam \RG[14]~I .oe_power_up = "low";
defparam \RG[14]~I .oe_register_mode = "none";
defparam \RG[14]~I .oe_sync_reset = "none";
defparam \RG[14]~I .operation_mode = "output";
defparam \RG[14]~I .output_async_reset = "none";
defparam \RG[14]~I .output_power_up = "low";
defparam \RG[14]~I .output_register_mode = "none";
defparam \RG[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RG[15]~I (
	.datain(\comb_19|reg_G|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RG[15]));
// synopsys translate_off
defparam \RG[15]~I .input_async_reset = "none";
defparam \RG[15]~I .input_power_up = "low";
defparam \RG[15]~I .input_register_mode = "none";
defparam \RG[15]~I .input_sync_reset = "none";
defparam \RG[15]~I .oe_async_reset = "none";
defparam \RG[15]~I .oe_power_up = "low";
defparam \RG[15]~I .oe_register_mode = "none";
defparam \RG[15]~I .oe_sync_reset = "none";
defparam \RG[15]~I .operation_mode = "output";
defparam \RG[15]~I .output_async_reset = "none";
defparam \RG[15]~I .output_power_up = "low";
defparam \RG[15]~I .output_register_mode = "none";
defparam \RG[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[0]~I (
	.datain(\comb_19|PC|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[0]));
// synopsys translate_off
defparam \R7[0]~I .input_async_reset = "none";
defparam \R7[0]~I .input_power_up = "low";
defparam \R7[0]~I .input_register_mode = "none";
defparam \R7[0]~I .input_sync_reset = "none";
defparam \R7[0]~I .oe_async_reset = "none";
defparam \R7[0]~I .oe_power_up = "low";
defparam \R7[0]~I .oe_register_mode = "none";
defparam \R7[0]~I .oe_sync_reset = "none";
defparam \R7[0]~I .operation_mode = "output";
defparam \R7[0]~I .output_async_reset = "none";
defparam \R7[0]~I .output_power_up = "low";
defparam \R7[0]~I .output_register_mode = "none";
defparam \R7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[1]~I (
	.datain(\comb_19|PC|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[1]));
// synopsys translate_off
defparam \R7[1]~I .input_async_reset = "none";
defparam \R7[1]~I .input_power_up = "low";
defparam \R7[1]~I .input_register_mode = "none";
defparam \R7[1]~I .input_sync_reset = "none";
defparam \R7[1]~I .oe_async_reset = "none";
defparam \R7[1]~I .oe_power_up = "low";
defparam \R7[1]~I .oe_register_mode = "none";
defparam \R7[1]~I .oe_sync_reset = "none";
defparam \R7[1]~I .operation_mode = "output";
defparam \R7[1]~I .output_async_reset = "none";
defparam \R7[1]~I .output_power_up = "low";
defparam \R7[1]~I .output_register_mode = "none";
defparam \R7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[2]~I (
	.datain(\comb_19|PC|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[2]));
// synopsys translate_off
defparam \R7[2]~I .input_async_reset = "none";
defparam \R7[2]~I .input_power_up = "low";
defparam \R7[2]~I .input_register_mode = "none";
defparam \R7[2]~I .input_sync_reset = "none";
defparam \R7[2]~I .oe_async_reset = "none";
defparam \R7[2]~I .oe_power_up = "low";
defparam \R7[2]~I .oe_register_mode = "none";
defparam \R7[2]~I .oe_sync_reset = "none";
defparam \R7[2]~I .operation_mode = "output";
defparam \R7[2]~I .output_async_reset = "none";
defparam \R7[2]~I .output_power_up = "low";
defparam \R7[2]~I .output_register_mode = "none";
defparam \R7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[3]~I (
	.datain(\comb_19|PC|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[3]));
// synopsys translate_off
defparam \R7[3]~I .input_async_reset = "none";
defparam \R7[3]~I .input_power_up = "low";
defparam \R7[3]~I .input_register_mode = "none";
defparam \R7[3]~I .input_sync_reset = "none";
defparam \R7[3]~I .oe_async_reset = "none";
defparam \R7[3]~I .oe_power_up = "low";
defparam \R7[3]~I .oe_register_mode = "none";
defparam \R7[3]~I .oe_sync_reset = "none";
defparam \R7[3]~I .operation_mode = "output";
defparam \R7[3]~I .output_async_reset = "none";
defparam \R7[3]~I .output_power_up = "low";
defparam \R7[3]~I .output_register_mode = "none";
defparam \R7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[4]~I (
	.datain(\comb_19|PC|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[4]));
// synopsys translate_off
defparam \R7[4]~I .input_async_reset = "none";
defparam \R7[4]~I .input_power_up = "low";
defparam \R7[4]~I .input_register_mode = "none";
defparam \R7[4]~I .input_sync_reset = "none";
defparam \R7[4]~I .oe_async_reset = "none";
defparam \R7[4]~I .oe_power_up = "low";
defparam \R7[4]~I .oe_register_mode = "none";
defparam \R7[4]~I .oe_sync_reset = "none";
defparam \R7[4]~I .operation_mode = "output";
defparam \R7[4]~I .output_async_reset = "none";
defparam \R7[4]~I .output_power_up = "low";
defparam \R7[4]~I .output_register_mode = "none";
defparam \R7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[5]~I (
	.datain(\comb_19|PC|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[5]));
// synopsys translate_off
defparam \R7[5]~I .input_async_reset = "none";
defparam \R7[5]~I .input_power_up = "low";
defparam \R7[5]~I .input_register_mode = "none";
defparam \R7[5]~I .input_sync_reset = "none";
defparam \R7[5]~I .oe_async_reset = "none";
defparam \R7[5]~I .oe_power_up = "low";
defparam \R7[5]~I .oe_register_mode = "none";
defparam \R7[5]~I .oe_sync_reset = "none";
defparam \R7[5]~I .operation_mode = "output";
defparam \R7[5]~I .output_async_reset = "none";
defparam \R7[5]~I .output_power_up = "low";
defparam \R7[5]~I .output_register_mode = "none";
defparam \R7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[6]~I (
	.datain(\comb_19|PC|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[6]));
// synopsys translate_off
defparam \R7[6]~I .input_async_reset = "none";
defparam \R7[6]~I .input_power_up = "low";
defparam \R7[6]~I .input_register_mode = "none";
defparam \R7[6]~I .input_sync_reset = "none";
defparam \R7[6]~I .oe_async_reset = "none";
defparam \R7[6]~I .oe_power_up = "low";
defparam \R7[6]~I .oe_register_mode = "none";
defparam \R7[6]~I .oe_sync_reset = "none";
defparam \R7[6]~I .operation_mode = "output";
defparam \R7[6]~I .output_async_reset = "none";
defparam \R7[6]~I .output_power_up = "low";
defparam \R7[6]~I .output_register_mode = "none";
defparam \R7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[7]~I (
	.datain(\comb_19|PC|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[7]));
// synopsys translate_off
defparam \R7[7]~I .input_async_reset = "none";
defparam \R7[7]~I .input_power_up = "low";
defparam \R7[7]~I .input_register_mode = "none";
defparam \R7[7]~I .input_sync_reset = "none";
defparam \R7[7]~I .oe_async_reset = "none";
defparam \R7[7]~I .oe_power_up = "low";
defparam \R7[7]~I .oe_register_mode = "none";
defparam \R7[7]~I .oe_sync_reset = "none";
defparam \R7[7]~I .operation_mode = "output";
defparam \R7[7]~I .output_async_reset = "none";
defparam \R7[7]~I .output_power_up = "low";
defparam \R7[7]~I .output_register_mode = "none";
defparam \R7[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[8]~I (
	.datain(\comb_19|PC|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[8]));
// synopsys translate_off
defparam \R7[8]~I .input_async_reset = "none";
defparam \R7[8]~I .input_power_up = "low";
defparam \R7[8]~I .input_register_mode = "none";
defparam \R7[8]~I .input_sync_reset = "none";
defparam \R7[8]~I .oe_async_reset = "none";
defparam \R7[8]~I .oe_power_up = "low";
defparam \R7[8]~I .oe_register_mode = "none";
defparam \R7[8]~I .oe_sync_reset = "none";
defparam \R7[8]~I .operation_mode = "output";
defparam \R7[8]~I .output_async_reset = "none";
defparam \R7[8]~I .output_power_up = "low";
defparam \R7[8]~I .output_register_mode = "none";
defparam \R7[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[9]~I (
	.datain(\comb_19|PC|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[9]));
// synopsys translate_off
defparam \R7[9]~I .input_async_reset = "none";
defparam \R7[9]~I .input_power_up = "low";
defparam \R7[9]~I .input_register_mode = "none";
defparam \R7[9]~I .input_sync_reset = "none";
defparam \R7[9]~I .oe_async_reset = "none";
defparam \R7[9]~I .oe_power_up = "low";
defparam \R7[9]~I .oe_register_mode = "none";
defparam \R7[9]~I .oe_sync_reset = "none";
defparam \R7[9]~I .operation_mode = "output";
defparam \R7[9]~I .output_async_reset = "none";
defparam \R7[9]~I .output_power_up = "low";
defparam \R7[9]~I .output_register_mode = "none";
defparam \R7[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[10]~I (
	.datain(\comb_19|PC|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[10]));
// synopsys translate_off
defparam \R7[10]~I .input_async_reset = "none";
defparam \R7[10]~I .input_power_up = "low";
defparam \R7[10]~I .input_register_mode = "none";
defparam \R7[10]~I .input_sync_reset = "none";
defparam \R7[10]~I .oe_async_reset = "none";
defparam \R7[10]~I .oe_power_up = "low";
defparam \R7[10]~I .oe_register_mode = "none";
defparam \R7[10]~I .oe_sync_reset = "none";
defparam \R7[10]~I .operation_mode = "output";
defparam \R7[10]~I .output_async_reset = "none";
defparam \R7[10]~I .output_power_up = "low";
defparam \R7[10]~I .output_register_mode = "none";
defparam \R7[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[11]~I (
	.datain(\comb_19|PC|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[11]));
// synopsys translate_off
defparam \R7[11]~I .input_async_reset = "none";
defparam \R7[11]~I .input_power_up = "low";
defparam \R7[11]~I .input_register_mode = "none";
defparam \R7[11]~I .input_sync_reset = "none";
defparam \R7[11]~I .oe_async_reset = "none";
defparam \R7[11]~I .oe_power_up = "low";
defparam \R7[11]~I .oe_register_mode = "none";
defparam \R7[11]~I .oe_sync_reset = "none";
defparam \R7[11]~I .operation_mode = "output";
defparam \R7[11]~I .output_async_reset = "none";
defparam \R7[11]~I .output_power_up = "low";
defparam \R7[11]~I .output_register_mode = "none";
defparam \R7[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[12]~I (
	.datain(\comb_19|PC|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[12]));
// synopsys translate_off
defparam \R7[12]~I .input_async_reset = "none";
defparam \R7[12]~I .input_power_up = "low";
defparam \R7[12]~I .input_register_mode = "none";
defparam \R7[12]~I .input_sync_reset = "none";
defparam \R7[12]~I .oe_async_reset = "none";
defparam \R7[12]~I .oe_power_up = "low";
defparam \R7[12]~I .oe_register_mode = "none";
defparam \R7[12]~I .oe_sync_reset = "none";
defparam \R7[12]~I .operation_mode = "output";
defparam \R7[12]~I .output_async_reset = "none";
defparam \R7[12]~I .output_power_up = "low";
defparam \R7[12]~I .output_register_mode = "none";
defparam \R7[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[13]~I (
	.datain(\comb_19|PC|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[13]));
// synopsys translate_off
defparam \R7[13]~I .input_async_reset = "none";
defparam \R7[13]~I .input_power_up = "low";
defparam \R7[13]~I .input_register_mode = "none";
defparam \R7[13]~I .input_sync_reset = "none";
defparam \R7[13]~I .oe_async_reset = "none";
defparam \R7[13]~I .oe_power_up = "low";
defparam \R7[13]~I .oe_register_mode = "none";
defparam \R7[13]~I .oe_sync_reset = "none";
defparam \R7[13]~I .operation_mode = "output";
defparam \R7[13]~I .output_async_reset = "none";
defparam \R7[13]~I .output_power_up = "low";
defparam \R7[13]~I .output_register_mode = "none";
defparam \R7[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[14]~I (
	.datain(\comb_19|PC|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[14]));
// synopsys translate_off
defparam \R7[14]~I .input_async_reset = "none";
defparam \R7[14]~I .input_power_up = "low";
defparam \R7[14]~I .input_register_mode = "none";
defparam \R7[14]~I .input_sync_reset = "none";
defparam \R7[14]~I .oe_async_reset = "none";
defparam \R7[14]~I .oe_power_up = "low";
defparam \R7[14]~I .oe_register_mode = "none";
defparam \R7[14]~I .oe_sync_reset = "none";
defparam \R7[14]~I .operation_mode = "output";
defparam \R7[14]~I .output_async_reset = "none";
defparam \R7[14]~I .output_power_up = "low";
defparam \R7[14]~I .output_register_mode = "none";
defparam \R7[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R7[15]~I (
	.datain(\comb_19|PC|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R7[15]));
// synopsys translate_off
defparam \R7[15]~I .input_async_reset = "none";
defparam \R7[15]~I .input_power_up = "low";
defparam \R7[15]~I .input_register_mode = "none";
defparam \R7[15]~I .input_sync_reset = "none";
defparam \R7[15]~I .oe_async_reset = "none";
defparam \R7[15]~I .oe_power_up = "low";
defparam \R7[15]~I .oe_register_mode = "none";
defparam \R7[15]~I .oe_sync_reset = "none";
defparam \R7[15]~I .operation_mode = "output";
defparam \R7[15]~I .output_async_reset = "none";
defparam \R7[15]~I .output_power_up = "low";
defparam \R7[15]~I .output_register_mode = "none";
defparam \R7[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[0]~I (
	.datain(\comb_19|reg_IR|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[0]));
// synopsys translate_off
defparam \IR[0]~I .input_async_reset = "none";
defparam \IR[0]~I .input_power_up = "low";
defparam \IR[0]~I .input_register_mode = "none";
defparam \IR[0]~I .input_sync_reset = "none";
defparam \IR[0]~I .oe_async_reset = "none";
defparam \IR[0]~I .oe_power_up = "low";
defparam \IR[0]~I .oe_register_mode = "none";
defparam \IR[0]~I .oe_sync_reset = "none";
defparam \IR[0]~I .operation_mode = "output";
defparam \IR[0]~I .output_async_reset = "none";
defparam \IR[0]~I .output_power_up = "low";
defparam \IR[0]~I .output_register_mode = "none";
defparam \IR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[1]~I (
	.datain(\comb_19|reg_IR|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[1]));
// synopsys translate_off
defparam \IR[1]~I .input_async_reset = "none";
defparam \IR[1]~I .input_power_up = "low";
defparam \IR[1]~I .input_register_mode = "none";
defparam \IR[1]~I .input_sync_reset = "none";
defparam \IR[1]~I .oe_async_reset = "none";
defparam \IR[1]~I .oe_power_up = "low";
defparam \IR[1]~I .oe_register_mode = "none";
defparam \IR[1]~I .oe_sync_reset = "none";
defparam \IR[1]~I .operation_mode = "output";
defparam \IR[1]~I .output_async_reset = "none";
defparam \IR[1]~I .output_power_up = "low";
defparam \IR[1]~I .output_register_mode = "none";
defparam \IR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[2]~I (
	.datain(\comb_19|reg_IR|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[2]));
// synopsys translate_off
defparam \IR[2]~I .input_async_reset = "none";
defparam \IR[2]~I .input_power_up = "low";
defparam \IR[2]~I .input_register_mode = "none";
defparam \IR[2]~I .input_sync_reset = "none";
defparam \IR[2]~I .oe_async_reset = "none";
defparam \IR[2]~I .oe_power_up = "low";
defparam \IR[2]~I .oe_register_mode = "none";
defparam \IR[2]~I .oe_sync_reset = "none";
defparam \IR[2]~I .operation_mode = "output";
defparam \IR[2]~I .output_async_reset = "none";
defparam \IR[2]~I .output_power_up = "low";
defparam \IR[2]~I .output_register_mode = "none";
defparam \IR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[3]~I (
	.datain(\comb_19|reg_IR|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[3]));
// synopsys translate_off
defparam \IR[3]~I .input_async_reset = "none";
defparam \IR[3]~I .input_power_up = "low";
defparam \IR[3]~I .input_register_mode = "none";
defparam \IR[3]~I .input_sync_reset = "none";
defparam \IR[3]~I .oe_async_reset = "none";
defparam \IR[3]~I .oe_power_up = "low";
defparam \IR[3]~I .oe_register_mode = "none";
defparam \IR[3]~I .oe_sync_reset = "none";
defparam \IR[3]~I .operation_mode = "output";
defparam \IR[3]~I .output_async_reset = "none";
defparam \IR[3]~I .output_power_up = "low";
defparam \IR[3]~I .output_register_mode = "none";
defparam \IR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[4]~I (
	.datain(\comb_19|reg_IR|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[4]));
// synopsys translate_off
defparam \IR[4]~I .input_async_reset = "none";
defparam \IR[4]~I .input_power_up = "low";
defparam \IR[4]~I .input_register_mode = "none";
defparam \IR[4]~I .input_sync_reset = "none";
defparam \IR[4]~I .oe_async_reset = "none";
defparam \IR[4]~I .oe_power_up = "low";
defparam \IR[4]~I .oe_register_mode = "none";
defparam \IR[4]~I .oe_sync_reset = "none";
defparam \IR[4]~I .operation_mode = "output";
defparam \IR[4]~I .output_async_reset = "none";
defparam \IR[4]~I .output_power_up = "low";
defparam \IR[4]~I .output_register_mode = "none";
defparam \IR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[5]~I (
	.datain(\comb_19|reg_IR|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[5]));
// synopsys translate_off
defparam \IR[5]~I .input_async_reset = "none";
defparam \IR[5]~I .input_power_up = "low";
defparam \IR[5]~I .input_register_mode = "none";
defparam \IR[5]~I .input_sync_reset = "none";
defparam \IR[5]~I .oe_async_reset = "none";
defparam \IR[5]~I .oe_power_up = "low";
defparam \IR[5]~I .oe_register_mode = "none";
defparam \IR[5]~I .oe_sync_reset = "none";
defparam \IR[5]~I .operation_mode = "output";
defparam \IR[5]~I .output_async_reset = "none";
defparam \IR[5]~I .output_power_up = "low";
defparam \IR[5]~I .output_register_mode = "none";
defparam \IR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[6]~I (
	.datain(\comb_19|reg_IR|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[6]));
// synopsys translate_off
defparam \IR[6]~I .input_async_reset = "none";
defparam \IR[6]~I .input_power_up = "low";
defparam \IR[6]~I .input_register_mode = "none";
defparam \IR[6]~I .input_sync_reset = "none";
defparam \IR[6]~I .oe_async_reset = "none";
defparam \IR[6]~I .oe_power_up = "low";
defparam \IR[6]~I .oe_register_mode = "none";
defparam \IR[6]~I .oe_sync_reset = "none";
defparam \IR[6]~I .operation_mode = "output";
defparam \IR[6]~I .output_async_reset = "none";
defparam \IR[6]~I .output_power_up = "low";
defparam \IR[6]~I .output_register_mode = "none";
defparam \IR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[7]~I (
	.datain(\comb_19|reg_IR|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[7]));
// synopsys translate_off
defparam \IR[7]~I .input_async_reset = "none";
defparam \IR[7]~I .input_power_up = "low";
defparam \IR[7]~I .input_register_mode = "none";
defparam \IR[7]~I .input_sync_reset = "none";
defparam \IR[7]~I .oe_async_reset = "none";
defparam \IR[7]~I .oe_power_up = "low";
defparam \IR[7]~I .oe_register_mode = "none";
defparam \IR[7]~I .oe_sync_reset = "none";
defparam \IR[7]~I .operation_mode = "output";
defparam \IR[7]~I .output_async_reset = "none";
defparam \IR[7]~I .output_power_up = "low";
defparam \IR[7]~I .output_register_mode = "none";
defparam \IR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[8]~I (
	.datain(\comb_19|reg_IR|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[8]));
// synopsys translate_off
defparam \IR[8]~I .input_async_reset = "none";
defparam \IR[8]~I .input_power_up = "low";
defparam \IR[8]~I .input_register_mode = "none";
defparam \IR[8]~I .input_sync_reset = "none";
defparam \IR[8]~I .oe_async_reset = "none";
defparam \IR[8]~I .oe_power_up = "low";
defparam \IR[8]~I .oe_register_mode = "none";
defparam \IR[8]~I .oe_sync_reset = "none";
defparam \IR[8]~I .operation_mode = "output";
defparam \IR[8]~I .output_async_reset = "none";
defparam \IR[8]~I .output_power_up = "low";
defparam \IR[8]~I .output_register_mode = "none";
defparam \IR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[9]~I (
	.datain(\comb_19|reg_IR|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[9]));
// synopsys translate_off
defparam \IR[9]~I .input_async_reset = "none";
defparam \IR[9]~I .input_power_up = "low";
defparam \IR[9]~I .input_register_mode = "none";
defparam \IR[9]~I .input_sync_reset = "none";
defparam \IR[9]~I .oe_async_reset = "none";
defparam \IR[9]~I .oe_power_up = "low";
defparam \IR[9]~I .oe_register_mode = "none";
defparam \IR[9]~I .oe_sync_reset = "none";
defparam \IR[9]~I .operation_mode = "output";
defparam \IR[9]~I .output_async_reset = "none";
defparam \IR[9]~I .output_power_up = "low";
defparam \IR[9]~I .output_register_mode = "none";
defparam \IR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[10]~I (
	.datain(\comb_19|reg_IR|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[10]));
// synopsys translate_off
defparam \IR[10]~I .input_async_reset = "none";
defparam \IR[10]~I .input_power_up = "low";
defparam \IR[10]~I .input_register_mode = "none";
defparam \IR[10]~I .input_sync_reset = "none";
defparam \IR[10]~I .oe_async_reset = "none";
defparam \IR[10]~I .oe_power_up = "low";
defparam \IR[10]~I .oe_register_mode = "none";
defparam \IR[10]~I .oe_sync_reset = "none";
defparam \IR[10]~I .operation_mode = "output";
defparam \IR[10]~I .output_async_reset = "none";
defparam \IR[10]~I .output_power_up = "low";
defparam \IR[10]~I .output_register_mode = "none";
defparam \IR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[11]~I (
	.datain(\comb_19|reg_IR|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[11]));
// synopsys translate_off
defparam \IR[11]~I .input_async_reset = "none";
defparam \IR[11]~I .input_power_up = "low";
defparam \IR[11]~I .input_register_mode = "none";
defparam \IR[11]~I .input_sync_reset = "none";
defparam \IR[11]~I .oe_async_reset = "none";
defparam \IR[11]~I .oe_power_up = "low";
defparam \IR[11]~I .oe_register_mode = "none";
defparam \IR[11]~I .oe_sync_reset = "none";
defparam \IR[11]~I .operation_mode = "output";
defparam \IR[11]~I .output_async_reset = "none";
defparam \IR[11]~I .output_power_up = "low";
defparam \IR[11]~I .output_register_mode = "none";
defparam \IR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[12]~I (
	.datain(\comb_19|reg_IR|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[12]));
// synopsys translate_off
defparam \IR[12]~I .input_async_reset = "none";
defparam \IR[12]~I .input_power_up = "low";
defparam \IR[12]~I .input_register_mode = "none";
defparam \IR[12]~I .input_sync_reset = "none";
defparam \IR[12]~I .oe_async_reset = "none";
defparam \IR[12]~I .oe_power_up = "low";
defparam \IR[12]~I .oe_register_mode = "none";
defparam \IR[12]~I .oe_sync_reset = "none";
defparam \IR[12]~I .operation_mode = "output";
defparam \IR[12]~I .output_async_reset = "none";
defparam \IR[12]~I .output_power_up = "low";
defparam \IR[12]~I .output_register_mode = "none";
defparam \IR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[13]~I (
	.datain(\comb_19|reg_IR|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[13]));
// synopsys translate_off
defparam \IR[13]~I .input_async_reset = "none";
defparam \IR[13]~I .input_power_up = "low";
defparam \IR[13]~I .input_register_mode = "none";
defparam \IR[13]~I .input_sync_reset = "none";
defparam \IR[13]~I .oe_async_reset = "none";
defparam \IR[13]~I .oe_power_up = "low";
defparam \IR[13]~I .oe_register_mode = "none";
defparam \IR[13]~I .oe_sync_reset = "none";
defparam \IR[13]~I .operation_mode = "output";
defparam \IR[13]~I .output_async_reset = "none";
defparam \IR[13]~I .output_power_up = "low";
defparam \IR[13]~I .output_register_mode = "none";
defparam \IR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[14]~I (
	.datain(\comb_19|reg_IR|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[14]));
// synopsys translate_off
defparam \IR[14]~I .input_async_reset = "none";
defparam \IR[14]~I .input_power_up = "low";
defparam \IR[14]~I .input_register_mode = "none";
defparam \IR[14]~I .input_sync_reset = "none";
defparam \IR[14]~I .oe_async_reset = "none";
defparam \IR[14]~I .oe_power_up = "low";
defparam \IR[14]~I .oe_register_mode = "none";
defparam \IR[14]~I .oe_sync_reset = "none";
defparam \IR[14]~I .operation_mode = "output";
defparam \IR[14]~I .output_async_reset = "none";
defparam \IR[14]~I .output_power_up = "low";
defparam \IR[14]~I .output_register_mode = "none";
defparam \IR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \IR[15]~I (
	.datain(\comb_19|reg_IR|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IR[15]));
// synopsys translate_off
defparam \IR[15]~I .input_async_reset = "none";
defparam \IR[15]~I .input_power_up = "low";
defparam \IR[15]~I .input_register_mode = "none";
defparam \IR[15]~I .input_sync_reset = "none";
defparam \IR[15]~I .oe_async_reset = "none";
defparam \IR[15]~I .oe_power_up = "low";
defparam \IR[15]~I .oe_register_mode = "none";
defparam \IR[15]~I .oe_sync_reset = "none";
defparam \IR[15]~I .operation_mode = "output";
defparam \IR[15]~I .output_async_reset = "none";
defparam \IR[15]~I .output_power_up = "low";
defparam \IR[15]~I .output_register_mode = "none";
defparam \IR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[0]~I (
	.datain(\comb_19|reg_addr|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[0]));
// synopsys translate_off
defparam \Addr[0]~I .input_async_reset = "none";
defparam \Addr[0]~I .input_power_up = "low";
defparam \Addr[0]~I .input_register_mode = "none";
defparam \Addr[0]~I .input_sync_reset = "none";
defparam \Addr[0]~I .oe_async_reset = "none";
defparam \Addr[0]~I .oe_power_up = "low";
defparam \Addr[0]~I .oe_register_mode = "none";
defparam \Addr[0]~I .oe_sync_reset = "none";
defparam \Addr[0]~I .operation_mode = "output";
defparam \Addr[0]~I .output_async_reset = "none";
defparam \Addr[0]~I .output_power_up = "low";
defparam \Addr[0]~I .output_register_mode = "none";
defparam \Addr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[1]~I (
	.datain(\comb_19|reg_addr|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[1]));
// synopsys translate_off
defparam \Addr[1]~I .input_async_reset = "none";
defparam \Addr[1]~I .input_power_up = "low";
defparam \Addr[1]~I .input_register_mode = "none";
defparam \Addr[1]~I .input_sync_reset = "none";
defparam \Addr[1]~I .oe_async_reset = "none";
defparam \Addr[1]~I .oe_power_up = "low";
defparam \Addr[1]~I .oe_register_mode = "none";
defparam \Addr[1]~I .oe_sync_reset = "none";
defparam \Addr[1]~I .operation_mode = "output";
defparam \Addr[1]~I .output_async_reset = "none";
defparam \Addr[1]~I .output_power_up = "low";
defparam \Addr[1]~I .output_register_mode = "none";
defparam \Addr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[2]~I (
	.datain(\comb_19|reg_addr|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[2]));
// synopsys translate_off
defparam \Addr[2]~I .input_async_reset = "none";
defparam \Addr[2]~I .input_power_up = "low";
defparam \Addr[2]~I .input_register_mode = "none";
defparam \Addr[2]~I .input_sync_reset = "none";
defparam \Addr[2]~I .oe_async_reset = "none";
defparam \Addr[2]~I .oe_power_up = "low";
defparam \Addr[2]~I .oe_register_mode = "none";
defparam \Addr[2]~I .oe_sync_reset = "none";
defparam \Addr[2]~I .operation_mode = "output";
defparam \Addr[2]~I .output_async_reset = "none";
defparam \Addr[2]~I .output_power_up = "low";
defparam \Addr[2]~I .output_register_mode = "none";
defparam \Addr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[3]~I (
	.datain(\comb_19|reg_addr|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[3]));
// synopsys translate_off
defparam \Addr[3]~I .input_async_reset = "none";
defparam \Addr[3]~I .input_power_up = "low";
defparam \Addr[3]~I .input_register_mode = "none";
defparam \Addr[3]~I .input_sync_reset = "none";
defparam \Addr[3]~I .oe_async_reset = "none";
defparam \Addr[3]~I .oe_power_up = "low";
defparam \Addr[3]~I .oe_register_mode = "none";
defparam \Addr[3]~I .oe_sync_reset = "none";
defparam \Addr[3]~I .operation_mode = "output";
defparam \Addr[3]~I .output_async_reset = "none";
defparam \Addr[3]~I .output_power_up = "low";
defparam \Addr[3]~I .output_register_mode = "none";
defparam \Addr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[4]~I (
	.datain(\comb_19|reg_addr|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[4]));
// synopsys translate_off
defparam \Addr[4]~I .input_async_reset = "none";
defparam \Addr[4]~I .input_power_up = "low";
defparam \Addr[4]~I .input_register_mode = "none";
defparam \Addr[4]~I .input_sync_reset = "none";
defparam \Addr[4]~I .oe_async_reset = "none";
defparam \Addr[4]~I .oe_power_up = "low";
defparam \Addr[4]~I .oe_register_mode = "none";
defparam \Addr[4]~I .oe_sync_reset = "none";
defparam \Addr[4]~I .operation_mode = "output";
defparam \Addr[4]~I .output_async_reset = "none";
defparam \Addr[4]~I .output_power_up = "low";
defparam \Addr[4]~I .output_register_mode = "none";
defparam \Addr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[5]~I (
	.datain(\comb_19|reg_addr|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[5]));
// synopsys translate_off
defparam \Addr[5]~I .input_async_reset = "none";
defparam \Addr[5]~I .input_power_up = "low";
defparam \Addr[5]~I .input_register_mode = "none";
defparam \Addr[5]~I .input_sync_reset = "none";
defparam \Addr[5]~I .oe_async_reset = "none";
defparam \Addr[5]~I .oe_power_up = "low";
defparam \Addr[5]~I .oe_register_mode = "none";
defparam \Addr[5]~I .oe_sync_reset = "none";
defparam \Addr[5]~I .operation_mode = "output";
defparam \Addr[5]~I .output_async_reset = "none";
defparam \Addr[5]~I .output_power_up = "low";
defparam \Addr[5]~I .output_register_mode = "none";
defparam \Addr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[6]~I (
	.datain(\comb_19|reg_addr|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[6]));
// synopsys translate_off
defparam \Addr[6]~I .input_async_reset = "none";
defparam \Addr[6]~I .input_power_up = "low";
defparam \Addr[6]~I .input_register_mode = "none";
defparam \Addr[6]~I .input_sync_reset = "none";
defparam \Addr[6]~I .oe_async_reset = "none";
defparam \Addr[6]~I .oe_power_up = "low";
defparam \Addr[6]~I .oe_register_mode = "none";
defparam \Addr[6]~I .oe_sync_reset = "none";
defparam \Addr[6]~I .operation_mode = "output";
defparam \Addr[6]~I .output_async_reset = "none";
defparam \Addr[6]~I .output_power_up = "low";
defparam \Addr[6]~I .output_register_mode = "none";
defparam \Addr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[7]~I (
	.datain(\comb_19|reg_addr|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[7]));
// synopsys translate_off
defparam \Addr[7]~I .input_async_reset = "none";
defparam \Addr[7]~I .input_power_up = "low";
defparam \Addr[7]~I .input_register_mode = "none";
defparam \Addr[7]~I .input_sync_reset = "none";
defparam \Addr[7]~I .oe_async_reset = "none";
defparam \Addr[7]~I .oe_power_up = "low";
defparam \Addr[7]~I .oe_register_mode = "none";
defparam \Addr[7]~I .oe_sync_reset = "none";
defparam \Addr[7]~I .operation_mode = "output";
defparam \Addr[7]~I .output_async_reset = "none";
defparam \Addr[7]~I .output_power_up = "low";
defparam \Addr[7]~I .output_register_mode = "none";
defparam \Addr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[8]~I (
	.datain(\comb_19|reg_addr|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[8]));
// synopsys translate_off
defparam \Addr[8]~I .input_async_reset = "none";
defparam \Addr[8]~I .input_power_up = "low";
defparam \Addr[8]~I .input_register_mode = "none";
defparam \Addr[8]~I .input_sync_reset = "none";
defparam \Addr[8]~I .oe_async_reset = "none";
defparam \Addr[8]~I .oe_power_up = "low";
defparam \Addr[8]~I .oe_register_mode = "none";
defparam \Addr[8]~I .oe_sync_reset = "none";
defparam \Addr[8]~I .operation_mode = "output";
defparam \Addr[8]~I .output_async_reset = "none";
defparam \Addr[8]~I .output_power_up = "low";
defparam \Addr[8]~I .output_register_mode = "none";
defparam \Addr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[9]~I (
	.datain(\comb_19|reg_addr|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[9]));
// synopsys translate_off
defparam \Addr[9]~I .input_async_reset = "none";
defparam \Addr[9]~I .input_power_up = "low";
defparam \Addr[9]~I .input_register_mode = "none";
defparam \Addr[9]~I .input_sync_reset = "none";
defparam \Addr[9]~I .oe_async_reset = "none";
defparam \Addr[9]~I .oe_power_up = "low";
defparam \Addr[9]~I .oe_register_mode = "none";
defparam \Addr[9]~I .oe_sync_reset = "none";
defparam \Addr[9]~I .operation_mode = "output";
defparam \Addr[9]~I .output_async_reset = "none";
defparam \Addr[9]~I .output_power_up = "low";
defparam \Addr[9]~I .output_register_mode = "none";
defparam \Addr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[10]~I (
	.datain(\comb_19|reg_addr|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[10]));
// synopsys translate_off
defparam \Addr[10]~I .input_async_reset = "none";
defparam \Addr[10]~I .input_power_up = "low";
defparam \Addr[10]~I .input_register_mode = "none";
defparam \Addr[10]~I .input_sync_reset = "none";
defparam \Addr[10]~I .oe_async_reset = "none";
defparam \Addr[10]~I .oe_power_up = "low";
defparam \Addr[10]~I .oe_register_mode = "none";
defparam \Addr[10]~I .oe_sync_reset = "none";
defparam \Addr[10]~I .operation_mode = "output";
defparam \Addr[10]~I .output_async_reset = "none";
defparam \Addr[10]~I .output_power_up = "low";
defparam \Addr[10]~I .output_register_mode = "none";
defparam \Addr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[11]~I (
	.datain(\comb_19|reg_addr|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[11]));
// synopsys translate_off
defparam \Addr[11]~I .input_async_reset = "none";
defparam \Addr[11]~I .input_power_up = "low";
defparam \Addr[11]~I .input_register_mode = "none";
defparam \Addr[11]~I .input_sync_reset = "none";
defparam \Addr[11]~I .oe_async_reset = "none";
defparam \Addr[11]~I .oe_power_up = "low";
defparam \Addr[11]~I .oe_register_mode = "none";
defparam \Addr[11]~I .oe_sync_reset = "none";
defparam \Addr[11]~I .operation_mode = "output";
defparam \Addr[11]~I .output_async_reset = "none";
defparam \Addr[11]~I .output_power_up = "low";
defparam \Addr[11]~I .output_register_mode = "none";
defparam \Addr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[12]~I (
	.datain(\comb_19|reg_addr|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[12]));
// synopsys translate_off
defparam \Addr[12]~I .input_async_reset = "none";
defparam \Addr[12]~I .input_power_up = "low";
defparam \Addr[12]~I .input_register_mode = "none";
defparam \Addr[12]~I .input_sync_reset = "none";
defparam \Addr[12]~I .oe_async_reset = "none";
defparam \Addr[12]~I .oe_power_up = "low";
defparam \Addr[12]~I .oe_register_mode = "none";
defparam \Addr[12]~I .oe_sync_reset = "none";
defparam \Addr[12]~I .operation_mode = "output";
defparam \Addr[12]~I .output_async_reset = "none";
defparam \Addr[12]~I .output_power_up = "low";
defparam \Addr[12]~I .output_register_mode = "none";
defparam \Addr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[13]~I (
	.datain(\comb_19|reg_addr|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[13]));
// synopsys translate_off
defparam \Addr[13]~I .input_async_reset = "none";
defparam \Addr[13]~I .input_power_up = "low";
defparam \Addr[13]~I .input_register_mode = "none";
defparam \Addr[13]~I .input_sync_reset = "none";
defparam \Addr[13]~I .oe_async_reset = "none";
defparam \Addr[13]~I .oe_power_up = "low";
defparam \Addr[13]~I .oe_register_mode = "none";
defparam \Addr[13]~I .oe_sync_reset = "none";
defparam \Addr[13]~I .operation_mode = "output";
defparam \Addr[13]~I .output_async_reset = "none";
defparam \Addr[13]~I .output_power_up = "low";
defparam \Addr[13]~I .output_register_mode = "none";
defparam \Addr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[14]~I (
	.datain(\comb_19|reg_addr|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[14]));
// synopsys translate_off
defparam \Addr[14]~I .input_async_reset = "none";
defparam \Addr[14]~I .input_power_up = "low";
defparam \Addr[14]~I .input_register_mode = "none";
defparam \Addr[14]~I .input_sync_reset = "none";
defparam \Addr[14]~I .oe_async_reset = "none";
defparam \Addr[14]~I .oe_power_up = "low";
defparam \Addr[14]~I .oe_register_mode = "none";
defparam \Addr[14]~I .oe_sync_reset = "none";
defparam \Addr[14]~I .operation_mode = "output";
defparam \Addr[14]~I .output_async_reset = "none";
defparam \Addr[14]~I .output_power_up = "low";
defparam \Addr[14]~I .output_register_mode = "none";
defparam \Addr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Addr[15]~I (
	.datain(\comb_19|reg_addr|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Addr[15]));
// synopsys translate_off
defparam \Addr[15]~I .input_async_reset = "none";
defparam \Addr[15]~I .input_power_up = "low";
defparam \Addr[15]~I .input_register_mode = "none";
defparam \Addr[15]~I .input_sync_reset = "none";
defparam \Addr[15]~I .oe_async_reset = "none";
defparam \Addr[15]~I .oe_power_up = "low";
defparam \Addr[15]~I .oe_register_mode = "none";
defparam \Addr[15]~I .oe_sync_reset = "none";
defparam \Addr[15]~I .operation_mode = "output";
defparam \Addr[15]~I .output_async_reset = "none";
defparam \Addr[15]~I .output_power_up = "low";
defparam \Addr[15]~I .output_register_mode = "none";
defparam \Addr[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
