5 12 101 4 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd bitwise1.vcd -o bitwise1.cdd -v bitwise1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" bitwise1.v 10 33 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 107000b 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 b 2 12 107000e 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 c 3 12 1070011 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 d 4 12 1070014 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 e 5 12 1070017 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
1 f 6 12 107001a 1 0 63 0 64 17 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" bitwise1.v 0 22 1
2 2 15 50019 1 0 61008 0 0 64 16 0 0 ffffffff 0
2 3 15 10001 0 1 1410 0 0 64 1 a
2 4 15 10019 1 37 1a 2 3
2 5 16 50019 1 0 61008 0 0 64 16 ffff0000 0 ffff0000 0
2 6 16 10001 0 1 1410 0 0 64 1 b
2 7 16 10019 1 37 1a 5 6
2 8 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 90009 1 1 1008 0 0 64 1 b
2 11 18 50005 1 1 1008 0 0 64 1 a
2 12 18 50009 1 8 1208 10 11 64 18 0 ffffffff ffffffff ffff 0 0 0 ffffffff 0 ffff ffff0000 0
2 13 18 10001 0 1 1410 0 0 64 1 c
2 14 18 10009 1 37 1a 12 13
2 15 19 90009 1 1 1008 0 0 64 1 b
2 16 19 50005 1 1 1008 0 0 64 1 a
2 17 19 50009 1 9 1208 15 16 64 18 0 ffffffff 0 ffff0000 ffff 0 0 ffffffff ffffffff ffff0000 0 0
2 18 19 10001 0 1 1410 0 0 64 1 d
2 19 19 10009 1 37 1a 17 18
2 20 20 90009 1 1 1008 0 0 64 1 b
2 21 20 50005 1 1 1008 0 0 64 1 a
2 22 20 50009 1 2 1208 20 21 64 18 0 ffffffff ffff ffff0000 0 0 0 ffffffff 0 0 ffff ffff0000
2 23 20 10001 0 1 1410 0 0 64 1 e
2 24 20 10009 1 37 1a 22 23
2 25 21 60006 1 1 1008 0 0 64 1 a
2 26 21 50005 1 1b 1008 25 0 64 18 0 ffffffff 0 ffffffff 0 0 0 ffffffff ffffffff 0 0 0
2 27 21 10001 0 1 1410 0 0 64 1 f
2 28 21 10006 1 37 1a 26 27
4 28 0 0 0
4 24 0 28 28
4 19 0 24 24
4 14 0 19 19
4 9 0 14 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u1 "main.$u1" bitwise1.v 0 31 1
