FIRRTL version 1.2.0
circuit ComboDistributor :
  module ComboDistributor :
    input clock : Clock
    input reset : UInt<1>
    input in : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>} @[src/main/scala/exercise2/Distributor.scala 27:14]
    input dest : UInt<4> @[src/main/scala/exercise2/Distributor.scala 28:16]
    output out : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<8>}[4] @[src/main/scala/exercise2/Distributor.scala 43:15]

    reg state : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[src/main/scala/exercise2/Distributor.scala 131:21]
    wire allreadyVec : UInt<1>[4] @[src/main/scala/exercise2/Distributor.scala 133:25]
    node allready_lo = cat(allreadyVec[1], allreadyVec[0]) @[src/main/scala/exercise2/Distributor.scala 134:30]
    node allready_hi = cat(allreadyVec[3], allreadyVec[2]) @[src/main/scala/exercise2/Distributor.scala 134:30]
    node allready = cat(allready_hi, allready_lo) @[src/main/scala/exercise2/Distributor.scala 134:30]
    out[0].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 138:18]
    out[0].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:17]
    allreadyVec[0] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 140:20]
    out[1].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 138:18]
    out[1].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:17]
    allreadyVec[1] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 140:20]
    out[2].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 138:18]
    out[2].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:17]
    allreadyVec[2] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 140:20]
    out[3].valid <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 138:18]
    out[3].bits <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 139:17]
    allreadyVec[3] <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 140:20]
    in.ready <= UInt<1>("h0") @[src/main/scala/exercise2/Distributor.scala 142:12]
    when in.valid : @[src/main/scala/exercise2/Distributor.scala 145:4]
      node _T = bits(dest, 0, 0) @[src/main/scala/exercise2/Distributor.scala 148:20]
      when _T : @[src/main/scala/exercise2/Distributor.scala 149:11]
        out[0].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 150:26]
        out[0].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 151:25]
        when out[0].ready : @[src/main/scala/exercise2/Distributor.scala 153:13]
          allreadyVec[0] <= out[0].ready @[src/main/scala/exercise2/Distributor.scala 154:30]
      node _T_1 = bits(dest, 1, 1) @[src/main/scala/exercise2/Distributor.scala 148:20]
      when _T_1 : @[src/main/scala/exercise2/Distributor.scala 149:11]
        out[1].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 150:26]
        out[1].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 151:25]
        when out[1].ready : @[src/main/scala/exercise2/Distributor.scala 153:13]
          allreadyVec[1] <= out[1].ready @[src/main/scala/exercise2/Distributor.scala 154:30]
      node _T_2 = bits(dest, 2, 2) @[src/main/scala/exercise2/Distributor.scala 148:20]
      when _T_2 : @[src/main/scala/exercise2/Distributor.scala 149:11]
        out[2].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 150:26]
        out[2].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 151:25]
        when out[2].ready : @[src/main/scala/exercise2/Distributor.scala 153:13]
          allreadyVec[2] <= out[2].ready @[src/main/scala/exercise2/Distributor.scala 154:30]
      node _T_3 = bits(dest, 3, 3) @[src/main/scala/exercise2/Distributor.scala 148:20]
      when _T_3 : @[src/main/scala/exercise2/Distributor.scala 149:11]
        out[3].valid <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 150:26]
        out[3].bits <= in.bits @[src/main/scala/exercise2/Distributor.scala 151:25]
        when out[3].ready : @[src/main/scala/exercise2/Distributor.scala 153:13]
          allreadyVec[3] <= out[3].ready @[src/main/scala/exercise2/Distributor.scala 154:30]
      node _T_4 = eq(allready, dest) @[src/main/scala/exercise2/Distributor.scala 158:23]
      when _T_4 : @[src/main/scala/exercise2/Distributor.scala 159:9]
        in.ready <= UInt<1>("h1") @[src/main/scala/exercise2/Distributor.scala 160:20]


