
*** Running vivado
    with args -log mb_design_Md5HashFunction_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_Md5HashFunction_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mb_design_Md5HashFunction_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/md5-hardware/ip_repo/Md5HashFunction_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/timer-soft-hard/project/part1/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catar/Desktop/git/vivado-xilinx-tutorials/axi-stream/ip_repo/ReverseEndianessCop_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mb_design_Md5HashFunction_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 838.410 ; gain = 233.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_Md5HashFunction_0_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_Md5HashFunction_0_0/synth/mb_design_Md5HashFunction_0_0.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Md5HashFunction_v1_0' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0.vhd:5' bound to instance 'U0' of component 'Md5HashFunction_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_Md5HashFunction_0_0/synth/mb_design_Md5HashFunction_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Md5HashFunction_v1_0' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Md5HashFunction_v1_0_M00_AXIS' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_M00_AXIS.vhd:5' bound to instance 'Md5HashFunction_v1_0_M00_AXIS_inst' of component 'Md5HashFunction_v1_0_M00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Md5HashFunction_v1_0_M00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_M00_AXIS.vhd:44]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Md5HashFunction_v1_0_M00_AXIS' (1#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_M00_AXIS.vhd:44]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Md5HashFunction_v1_0_S00_AXIS' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:5' bound to instance 'Md5HashFunction_v1_0_S00_AXIS_inst' of component 'Md5HashFunction_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Md5HashFunction_v1_0_S00_AXIS' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:41]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MD5' declared at 'c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:7' bound to instance 'md5_comp' of component 'md5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MD5' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:17]
INFO: [Synth 8-226] default block is never used [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:133]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'MD5' (2#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:17]
WARNING: [Synth 8-614] signal 'S_AXIS_TVALID' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:94]
WARNING: [Synth 8-614] signal 'S_AXIS_TLAST' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:94]
WARNING: [Synth 8-614] signal 's_idleOut' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:94]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:94]
WARNING: [Synth 8-614] signal 's_md5Result' is read in the process but is not in the sensitivity list [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:94]
WARNING: [Synth 8-3848] Net s_dataIn in module/entity Md5HashFunction_v1_0_S00_AXIS does not have driver. [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:59]
WARNING: [Synth 8-3848] Net s_reset in module/entity Md5HashFunction_v1_0_S00_AXIS does not have driver. [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Md5HashFunction_v1_0_S00_AXIS' (3#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0_S00_AXIS.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Md5HashFunction_v1_0' (4#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/hdl/Md5HashFunction_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mb_design_Md5HashFunction_0_0' (5#1) [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ip/mb_design_Md5HashFunction_0_0/synth/mb_design_Md5HashFunction_0_0.vhd:75]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[31]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[30]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[29]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[28]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[27]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[26]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[25]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[24]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[23]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[22]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[21]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[20]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[19]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[18]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[17]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[16]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[15]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[14]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[13]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[12]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[11]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[10]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[9]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[8]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[7]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[6]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[5]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[4]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[3]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[2]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[1]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TDATA[0]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design Md5HashFunction_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 916.285 ; gain = 311.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 916.285 ; gain = 311.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 916.285 ; gain = 311.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 916.285 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1016.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1019.594 ; gain = 2.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:123]
INFO: [Synth 8-5544] ROM "message_length" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "An" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "jCounter_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xExpr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iCounter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Md5HashFunction_v1_0_S00_AXIS'
WARNING: [Synth 8-327] inferring latch for variable 'idleOut_reg' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:135]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                    last |                              001 |                              010
                busyidle |                              010 |                              100
               busyready |                              011 |                              011
                   proc0 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Md5HashFunction_v1_0_S00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |MD5__GB0                           |           1|     41125|
|2     |muxpart__12_MD5                    |           1|     15809|
|3     |MD5__GB2                           |           1|     11751|
|4     |Md5HashFunction_v1_0_S00_AXIS__GC0 |           1|       147|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	  13 Input    512 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MD5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   4 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	  13 Input    512 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module Md5HashFunction_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:121]
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:121]
INFO: [Synth 8-4471] merging register 'jCounter_n_reg[30:0]' into 'jCounter_n_reg[30:0]' [c:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.srcs/sources_1/bd/mb_design/ipshared/839a/src/md5.vhd:121]
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design mb_design_Md5HashFunction_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[7]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[6]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[5]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[4]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[3]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[2]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[1]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tdata[0]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design mb_design_Md5HashFunction_0_0 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_1/\data_counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[4]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[3]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[2]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3886] merging instance 'md5_compi_1/g_reg[1]' (FDE) to 'md5_compi_1/g_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_1/\g_reg[0] )
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[0]' (FDE) to 'md5_compi_0/message_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[1]' (FDE) to 'md5_compi_0/message_length_reg[2]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[2]' (FDE) to 'md5_compi_0/message_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[3]' (FDE) to 'md5_compi_0/message_length_reg[4]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[4]' (FDE) to 'md5_compi_0/message_length_reg[5]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[5]' (FDE) to 'md5_compi_0/message_length_reg[6]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[6]' (FDE) to 'md5_compi_0/message_length_reg[7]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[7]' (FDE) to 'md5_compi_0/message_length_reg[8]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[8]' (FDE) to 'md5_compi_0/message_length_reg[9]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[9]' (FDE) to 'md5_compi_0/message_length_reg[10]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[10]' (FDE) to 'md5_compi_0/message_length_reg[11]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[11]' (FDE) to 'md5_compi_0/message_length_reg[12]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[12]' (FDE) to 'md5_compi_0/message_length_reg[13]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[13]' (FDE) to 'md5_compi_0/message_length_reg[14]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[14]' (FDE) to 'md5_compi_0/message_length_reg[15]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[15]' (FDE) to 'md5_compi_0/message_length_reg[16]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[16]' (FDE) to 'md5_compi_0/message_length_reg[17]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[17]' (FDE) to 'md5_compi_0/message_length_reg[18]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[18]' (FDE) to 'md5_compi_0/message_length_reg[19]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[19]' (FDE) to 'md5_compi_0/message_length_reg[20]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[20]' (FDE) to 'md5_compi_0/message_length_reg[21]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[21]' (FDE) to 'md5_compi_0/message_length_reg[22]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[22]' (FDE) to 'md5_compi_0/message_length_reg[23]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[23]' (FDE) to 'md5_compi_0/message_length_reg[24]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[24]' (FDE) to 'md5_compi_0/message_length_reg[25]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[25]' (FDE) to 'md5_compi_0/message_length_reg[26]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[26]' (FDE) to 'md5_compi_0/message_length_reg[27]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[27]' (FDE) to 'md5_compi_0/message_length_reg[28]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[28]' (FDE) to 'md5_compi_0/message_length_reg[29]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[29]' (FDE) to 'md5_compi_0/message_length_reg[30]'
INFO: [Synth 8-3886] merging instance 'md5_compi_0/message_length_reg[30]' (FDE) to 'md5_compi_0/message_length_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/\message_length_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (md5_compi_0/i_448/\data_counter_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|MD5                           | S[0]       | 64x5          | LUT            | 
|MD5                           | K[0]       | 64x32         | LUT            | 
|mb_design_Md5HashFunction_0_0 | S[0]       | 64x5          | LUT            | 
|mb_design_Md5HashFunction_0_0 | K[0]       | 64x32         | LUT            | 
+------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |MD5__GB0                           |           1|      2216|
|2     |MD5__GB2                           |           1|      2811|
|3     |Md5HashFunction_v1_0_S00_AXIS__GC0 |           1|       117|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1019.594 ; gain = 414.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |MD5__GB0                           |           1|      2216|
|2     |MD5__GB2                           |           1|      2811|
|3     |Md5HashFunction_v1_0_S00_AXIS__GC0 |           1|       117|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1034.531 ; gain = 429.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |    45|
|3     |LUT2   |     5|
|4     |LUT3   |    34|
|5     |LUT4   |   103|
|6     |LUT5   |   247|
|7     |LUT6   |   246|
|8     |FDCE   |     3|
|9     |FDRE   |   423|
|10    |LD     |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |  1163|
|2     |  U0                                   |Md5HashFunction_v1_0          |  1163|
|3     |    Md5HashFunction_v1_0_S00_AXIS_inst |Md5HashFunction_v1_0_S00_AXIS |  1163|
|4     |      md5_comp                         |MD5                           |  1159|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1039.328 ; gain = 331.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1039.328 ; gain = 434.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1051.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mb_design_Md5HashFunction_0_0' is not ideal for floorplanning, since the cellview 'MD5' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1051.383 ; gain = 736.426
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1/mb_design_Md5HashFunction_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_Md5HashFunction_0_0, cache-ID = c42b0be3d38d83a9
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catar/Desktop/git/md5-hardware/Md5Demo/Md5Demo.runs/mb_design_Md5HashFunction_0_0_synth_1/mb_design_Md5HashFunction_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_Md5HashFunction_0_0_utilization_synth.rpt -pb mb_design_Md5HashFunction_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 22 23:12:01 2020...
