{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 17:08:15 2015 " "Info: Processing started: Sun Apr 05 17:08:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g48_Lab_4 -c g48_Lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g48_Lab_4 -c g48_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_Controller-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_Controller-rtl" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_Controller.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_Controller " "Info: Found entity 1: Altera_UP_Flash_Memory_Controller" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_Controller.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_ip_core_standalone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_ip_core_standalone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Standalone-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_IP_Core_Standalone-rtl" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_IP_Core_Standalone " "Info: Found entity 1: Altera_UP_Flash_Memory_IP_Core_Standalone" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_flash_memory_user_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altera_up_flash_memory_user_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_Flash_Memory_User_Interface-rtl " "Info: Found design unit 1: Altera_UP_Flash_Memory_User_Interface-rtl" {  } { { "Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_User_Interface.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Flash_Memory_User_Interface " "Info: Found entity 1: Altera_UP_Flash_Memory_User_Interface" {  } { { "Altera_UP_Flash_Memory_User_Interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_User_Interface.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_7_segment_decoder-implementation " "Info: Found design unit 1: g48_7_segment_decoder-implementation" {  } { { "g48_7_segment_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_7_segment_decoder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_7_segment_decoder " "Info: Found entity 1: g48_7_segment_decoder" {  } { { "g48_7_segment_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_7_segment_decoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_flash_read_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_flash_read_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_flash_read_control-a " "Info: Found design unit 1: g48_flash_read_control-a" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_flash_read_control " "Info: Found entity 1: g48_flash_read_control" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_note_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_note_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_note_timer-arch " "Info: Found design unit 1: g48_note_timer-arch" {  } { { "g48_note_timer.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_note_timer.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_note_timer " "Info: Found entity 1: g48_note_timer" {  } { { "g48_note_timer.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_note_timer.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_tempo_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_tempo_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_Tempo_Testbed-implementation " "Info: Found design unit 1: g48_Tempo_Testbed-implementation" {  } { { "g48_Tempo_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Tempo_Testbed.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_Tempo_Testbed " "Info: Found entity 1: g48_Tempo_Testbed" {  } { { "g48_Tempo_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Tempo_Testbed.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_tempo_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_tempo_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_tempo_decoder-arch " "Info: Found design unit 1: g48_tempo_decoder-arch" {  } { { "g48_tempo_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_tempo_decoder.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_tempo_decoder " "Info: Found entity 1: g48_tempo_decoder" {  } { { "g48_tempo_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_tempo_decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_tempo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_tempo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_Tempo-implementation " "Info: Found design unit 1: g48_Tempo-implementation" {  } { { "g48_Tempo.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Tempo.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_Tempo " "Info: Found entity 1: g48_Tempo" {  } { { "g48_Tempo.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Tempo.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_note_timer_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_note_timer_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_note_timer_testbed-arch " "Info: Found design unit 1: g48_note_timer_testbed-arch" {  } { { "g48_note_timer_testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_note_timer_testbed.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_note_timer_testbed " "Info: Found entity 1: g48_note_timer_testbed" {  } { { "g48_note_timer_testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_note_timer_testbed.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_flash_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_flash_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_Flash_Testbed-implementation " "Info: Found design unit 1: g48_Flash_Testbed-implementation" {  } { { "g48_Flash_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Flash_Testbed.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_Flash_Testbed " "Info: Found entity 1: g48_Flash_Testbed" {  } { { "g48_Flash_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Flash_Testbed.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_audio_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_audio_interface-a " "Info: Found design unit 1: g48_audio_interface-a" {  } { { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_audio_interface " "Info: Found entity 1: g48_audio_interface" {  } { { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g48_sound_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g48_sound_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g48_Sound_Testbed-implementation " "Info: Found design unit 1: g48_Sound_Testbed-implementation" {  } { { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g48_Sound_Testbed " "Info: Found entity 1: g48_Sound_Testbed" {  } { { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g48_Sound_Testbed " "Info: Elaborating entity \"g48_Sound_Testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g48_flash_read_control g48_flash_read_control:readFlash " "Info: Elaborating entity \"g48_flash_read_control\" for hierarchy \"g48_flash_read_control:readFlash\"" {  } { { "g48_Sound_Testbed.vhd" "readFlash" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(192) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(192): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(194) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(194): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(196) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(196): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(198) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(198): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(200) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(200): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(202) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(202): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(204) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(204): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmax g48_flash_read_control.vhd(206) " "Warning (10492): VHDL Process Statement warning at g48_flash_read_control.vhd(206): signal \"fmax\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_IP_Core_Standalone Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem " "Info: Elaborating entity \"Altera_UP_Flash_Memory_IP_Core_Standalone\" for hierarchy \"Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\"" {  } { { "g48_Sound_Testbed.vhd" "flashMem" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_User_Interface Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_User_Interface:ui " "Info: Elaborating entity \"Altera_UP_Flash_Memory_User_Interface\" for hierarchy \"Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_User_Interface:ui\"" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "ui" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Flash_Memory_Controller Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_Controller:fm " "Info: Elaborating entity \"Altera_UP_Flash_Memory_Controller\" for hierarchy \"Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_Controller:fm\"" {  } { { "Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" "fm" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g48_audio_interface g48_audio_interface:audioOut " "Info: Elaborating entity \"g48_audio_interface\" for hierarchy \"g48_audio_interface:audioOut\"" {  } { { "g48_Sound_Testbed.vhd" "audioOut" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Altera_UP_Flash_Memory_Controller.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/Altera_UP_Flash_Memory_Controller.vhd" 141 -1 0 } } { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 47 -1 0 } } { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 67 -1 0 } } { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 179 -1 0 } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } } { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 55 -1 0 } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 39 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g48_audio_interface:audioOut\|bit_count\[2\] High " "Critical Warning (18010): Register g48_audio_interface:audioOut\|bit_count\[2\] will power up to High" {  } { { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g48_audio_interface:audioOut\|bit_count\[0\] High " "Critical Warning (18010): Register g48_audio_interface:audioOut\|bit_count\[0\] will power up to High" {  } { { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "g48_audio_interface:audioOut\|bit_count\[1\] High " "Critical Warning (18010): Register g48_audio_interface:audioOut\|bit_count\[1\] will power up to High" {  } { { "g48_audio_interface.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_audio_interface.vhd" 179 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_SECTOR " "Info: Register \"Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_SECTOR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_CHIP " "Info: Register \"Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem\|Altera_UP_Flash_Memory_User_Interface:ui\|present_state.s_ERASE_CHIP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "687 " "Info: Implemented 687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Info: Implemented 54 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "614 " "Info: Implemented 614 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 17:08:19 2015 " "Info: Processing ended: Sun Apr 05 17:08:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
