// Seed: 909010872
module module_0 ();
  tri1 id_1;
  ;
  assign id_1 = id_1 - 1;
  logic id_2["" : -1  -  -1 'b0], id_3;
  wire id_4;
  wire id_5;
  assign id_4 = id_1;
  assign module_1.id_0 = 0;
  parameter id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4
);
  logic id_6;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd51
) (
    input supply1 _id_0,
    input supply0 id_1
);
  logic [id_0 : -1] id_3;
  module_0 modCall_1 ();
endmodule
