INFO: [VRFC 10-2263] Analyzing Verilog file "E:/TUM/VHDL/Projects/project_test/project_test.sim/sim_1/synth/timing/xsim/memory_1_TEST_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_1_TEST
INFO: [VRFC 10-311] analyzing module glbl
