{
  "catalog": {
    "items": [
      {
        "name": "MPSoC_ext_platform",
        "display": "MPSoC Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board MPSoC Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "MPSoC_ext_platform_part",
        "display": "MPSoC Extensible Embedded Platform (Part based)",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board MPSoC Extensible Embedded Platform (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MPSoC_Ext_Platform_PartBased",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "microblaze_v_preset",
        "display": "MicroBlaze V Design Presets",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board MicroBlaze V Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze_V_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "TMR_Microblaze",
        "display": "TMR Microblaze Example Design",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board TMR Microblaze Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/TMR_Microblaze",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "axidma",
        "display": "AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board AXI DMA v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "multirategty",
        "display": "Multi-Rate GTY",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Multi-Rate GTY v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal Multi-Rate GTY",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ver_ps_perf",
        "display": "Versal Adaptive SOC Processor Performance",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal Adaptive SOC Processor Performance v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_ACAP_Processor_Performance",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "two_port_switch",
        "display": "Versal CPM5 Two Port Switch Design",
        "latest_revision": "1.0",
        "commit_id": "6c1d2231c6ff42fc126748d4c20d240b0e39d0c1",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "6c1d2231c6ff42fc126748d4c20d240b0e39d0c1",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM5 Two Port Switch Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM5_Two_Port_Switch_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_rp",
        "display": "Versal CPM Bridge RP Design",
        "latest_revision": "1.0",
        "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM Bridge RP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_Bridge_RP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_bmd_ep",
        "display": "Versal CPM PCIE BMD EP Design",
        "latest_revision": "1.0",
        "commit_id": "6c1d2231c6ff42fc126748d4c20d240b0e39d0c1",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "6c1d2231c6ff42fc126748d4c20d240b0e39d0c1",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM PCIE BMD EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_bmd",
        "display": "Versal CPM PCIE BMD EP Simulation Design",
        "latest_revision": "1.0",
        "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM PCIE BMD EP Simulation Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_BMD_EP_Simulation_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_pio",
        "display": "Versal CPM PCIE PIO EP Design",
        "latest_revision": "1.0",
        "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM PCIE PIO EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIE_PIO_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_PCIe_Debug",
        "display": "Versal CPM Debug-over-PCIe",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM Debug-over-PCIe v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_PCIe_Debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_Tandem_PCIe_DFX",
        "display": "Versal CPM Tandem PCIe and DFX",
        "latest_revision": "2.0",
        "commit_id": "1efb9cab0f11e323d2920b173a122be781133d8c",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "1efb9cab0f11e323d2920b173a122be781133d8c",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM Tandem PCIe and DFX v2.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_Accel_Sys_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_qdma_ep",
        "display": "Versal CPM QDMA EP Design",
        "latest_revision": "1.0",
        "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
            "date": "01-04-2025:13:33:38",
            "history": "Added board Versal CPM QDMA EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_qdma_ep_part",
        "display": "Versal CPM QDMA EP Design (Part based)",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal CPM QDMA EP Design (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_qdma",
        "display": "Versal CPM QDMA EP Simulation Design",
        "latest_revision": "1.0",
        "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal CPM QDMA EP Simulation Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Simulation_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_CPM_Tandem_PCIe_DFX",
        "display": "Versal CPM Tandem PCIe and DFX",
        "latest_revision": "2.0",
        "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
        "revisions": [
          {
            "revision": "2.0",
            "commit_id": "336a7fa5246bef7970b29e34c39df6b74e0ade89",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal CPM Tandem PCIe and DFX v2.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_CPM_Tandem_PCIe_DFX",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform",
        "display": "Versal Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "4b797053a72d6bbd76e69f88719b813f74a006ba",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "4b797053a72d6bbd76e69f88719b813f74a006ba",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform_part",
        "display": "Versal Extensible Embedded Platform (Part based)",
        "latest_revision": "1.0",
        "commit_id": "4b797053a72d6bbd76e69f88719b813f74a006ba",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "4b797053a72d6bbd76e69f88719b813f74a006ba",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal Extensible Embedded Platform (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform_Part",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_MMI_DPDC_USB_designs",
        "display": "Versal MMI DPDC USB Designs",
        "latest_revision": "1.0",
        "commit_id": "f32d2db8bad8236a5574428a27a95332cc7e7ff5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f32d2db8bad8236a5574428a27a95332cc7e7ff5",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal MMI DPDC USB Designs v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_MMI_DPDC_USB_Designs",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_MMI_PCIe_EP_Design",
        "display": "Versal MMI PCIe EP Design",
        "latest_revision": "1.0",
        "commit_id": "9bc71880fd319838a63c23523ba2cde66721a985",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "9bc71880fd319838a63c23523ba2cde66721a985",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal MMI PCIe EP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_MMI_PCIe_EP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "Versal_MMI_PCIe_RP_Design",
        "display": "Versal MMI PCIe RP Design",
        "latest_revision": "1.0",
        "commit_id": "9bc71880fd319838a63c23523ba2cde66721a985",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "9bc71880fd319838a63c23523ba2cde66721a985",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal MMI PCIe RP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_MMI_PCIe_RP_Design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_gen1_platform",
        "display": "Versal Embedded Common Platform",
        "latest_revision": "1.0",
        "commit_id": "f564f69fe74e3ae68f917f5dd0d3011ffaa14e2c",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "f564f69fe74e3ae68f917f5dd0d3011ffaa14e2c",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal Embedded Common Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_gen1_platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_gen2_platform",
        "display": "Versal Gen 2 AI Edge Series Embedded Common Platform",
        "latest_revision": "1.0",
        "commit_id": "9016e1d64bef1d7117648b285de971373b8ead98",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "9016e1d64bef1d7117648b285de971373b8ead98",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal Gen 2 AI Edge Series Embedded Common Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_gen2_platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Zynq-7000 Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Zynq UltraScale+ MPSoC Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq_UltraScale+_MPSoC_Design_Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "chipscopy",
        "display": "ChipScoPy Example Design",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board ChipScoPy Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/chipscopy",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cips_ddr_pl_debug",
        "display": "CIPS DDR PL Debug",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board CIPS DDR PL Debug v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal Adaptive SOC CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal Adaptive SOC CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "hsdp_ced",
        "display": "Versal HSDP with Soft Aurora",
        "latest_revision": "1.0",
        "commit_id": "b588f45eccf4029c088fb95e3953273c59201ee5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "b588f45eccf4029c088fb95e3953273c59201ee5",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal HSDP with Soft Aurora v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/hsdp_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "kria_starter_kit",
        "display": "Kria Starter Kit Example Design",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Kria Starter Kit Example Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/kria_starter_kit_design",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset_xcsu",
        "display": "MicroBlaze Design Presets (Spartan UltraScale+)",
        "latest_revision": "1.0",
        "commit_id": "ad708af089a94c538acaa6871a949bbc20fa6ce5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ad708af089a94c538acaa6871a949bbc20fa6ce5",
            "date": "01-04-2025:13:33:39",
            "history": "Added board MicroBlaze Design Presets (Spartan UltraScale+) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/mb_preset_xcsu",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_v_preset_xcsu",
        "display": "MicroBlaze V Design Presets (Spartan UltraScale+)",
        "latest_revision": "1.0",
        "commit_id": "ad708af089a94c538acaa6871a949bbc20fa6ce5",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ad708af089a94c538acaa6871a949bbc20fa6ce5",
            "date": "01-04-2025:13:33:39",
            "history": "Added board MicroBlaze V Design Presets (Spartan UltraScale+) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/mb_v_preset_xcsu",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_dfx_platform",
        "display": "Versal DFX Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal DFX Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_dfx",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_ibert_ced",
        "display": "Versal IBERT",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal IBERT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_ibert_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_preset",
        "display": "Versal MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_mb_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_v_preset",
        "display": "Versal MicroBlaze V Design Presets",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Versal MicroBlaze V Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_microblaze_v_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "vmpm1369_emb_base",
        "display": "VM-P-M1369 Embedded Common Platform (Part based)",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board VM-P-M1369 Embedded Common Platform (Part based) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/vm_p_m1369_embedded_base_platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "BFT",
        "display": "BFT",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board BFT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/bft",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_hdl",
        "display": "CPU (HDL)",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board CPU (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_hdl",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpu_netlist",
        "display": "CPU (Synthesized)",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board CPU (Synthesized) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/cpu_netlist",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "wave_gen",
        "display": "Wavegen (HDL)",
        "latest_revision": "1.0",
        "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "bea9af088bb472fbddcb56425585bc623e955ab0",
            "date": "01-04-2025:13:33:39",
            "history": "Added board Wavegen (HDL) v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/nonIPI/wave_gen",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}