#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 11 14:38:22 2022
# Process ID: 4736
# Current directory: C:/Users/Simone Ragoni/alice/IRandTCR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3956 C:\Users\Simone Ragoni\alice\IRandTCR\ctpreadout.xpr
# Log file: C:/Users/Simone Ragoni/alice/IRandTCR/vivado.log
# Journal file: C:/Users/Simone Ragoni/alice/IRandTCR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 759.770 ; gain = 160.156
update_compile_order -fileset sources_1
launch_simulation -install_path C:/questasim64_10.6c/win64
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'Questa' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.sim/sim_1/behav/questa'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-50] Using simulator executables from 'C:/questasim64_10.6c/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File 'C:/Users/Simone Ragoni/questalib_106c/modelsim.ini' copied to run dir:'C:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.sim/sim_1/behav/questa'
INFO: [SIM-utils-54] Inspecting design source files for 'tcr_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.srcs/sources_1/ip/dc_fifo_gbt2olt/dc_fifo_gbt2olt.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.srcs/sources_1/ip/ir_fifo/ir_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.srcs/sources_1/ip/tc_fifo/tc_fifo.xml'
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {tcr_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "questa_lib/work".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim".
# ** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
# QuestaSim-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 26 2017
# vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vlog -64 -incr -work xil_defaultlib ../../../../ctpreadout.ip_user_files/ip/tc_fifo/sim/tc_fifo.v 
# -- Skipping module tc_fifo
# 
# Top level modules:
# 	tc_fifo
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vcom -64 -93 -work xil_defaultlib ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/buffer_fifo.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/packer.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/prsg_tcr.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/tc_statemachine.vhd ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/top_tc_statemachine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity buffer_fifo
# -- Compiling architecture Behavioral of buffer_fifo
# -- Compiling entity packer
# -- Compiling architecture Behavioral of packer
# -- Compiling entity prsg_tcr
# -- Compiling architecture Behavioral of prsg_tcr
# -- Compiling entity tc_statemachine
# -- Compiling architecture rtl of tc_statemachine
# ** Warning: ../../../../ctpreadout.srcs/sources_1/imports/alice/IRandTCR/Trigger_class_record/tc_statemachine.vhd(82): (vcom-1013) Initial value of "c_FEE_ID" depends on value of signal "sn".
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity top_tc_statemachine
# -- Compiling architecture Behavioral of top_tc_statemachine
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# QuestaSim-64 vcom 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vcom -64 -2008 -work xil_defaultlib ../../../../Trigger_class_record/TCR_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Compiling entity tcr_tb
# -- Compiling architecture Behavioral of tcr_tb
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:23 on May 11,2022
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 14:39:23 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '2' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in 'C:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.sim/sim_1/behav/questa'
Reading C:/questasim64_10.6c/tcl/vsim/pref.tcl

# 10.6c

# do {tcr_tb_elaborate.do}
# QuestaSim-64 vopt 10.6c Compiler 2017.07 Jul 26 2017
# Start time: 14:39:24 on May 11,2022
# vopt "+acc=npr" -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.tcr_tb xil_defaultlib.glbl -o tcr_tb_opt 
# 
# Top level modules:
# 	tcr_tb
# 	glbl
# 
# Analyzing design...
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package std_logic_textio
# -- Loading entity tcr_tb
# -- Loading architecture Behavioral of tcr_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity top_tc_statemachine
# -- Loading architecture Behavioral of top_tc_statemachine
# -- Loading entity prsg_tcr
# -- Loading entity packer
# -- Loading package vl_types
# -- Loading entity tc_fifo
# -- Loading entity buffer_fifo
# -- Loading entity tc_statemachine
# -- Loading architecture Behavioral of prsg_tcr
# -- Loading architecture Behavioral of packer
# -- Loading module tc_fifo
# -- Loading architecture Behavioral of buffer_fifo
# -- Loading architecture rtl of tc_statemachine
# -- Loading module glbl
# -- Loading architecture FIFO18E2_V of FIFO18E2
# -- Loading package body VPKG
# -- Loading architecture FIFO36E2_V of FIFO36E2
# -- Loading architecture FIFO18E1_V of FIFO18E1
# -- Loading entity FF18_INTERNAL_VHDL
# -- Loading architecture FF18_INTERNAL_VHDL_V of FF18_INTERNAL_VHDL
# -- Loading architecture FIFO36E1_V of FIFO36E1
# -- Loading entity FF36_INTERNAL_VHDL
# -- Loading architecture FF36_INTERNAL_VHDL_V of FF36_INTERNAL_VHDL
# Incremental compilation check found no design-units have changed.
# Optimized design name is tcr_tb_opt
# End time: 14:39:25 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in 'C:/Users/Simone Ragoni/alice/IRandTCR/ctpreadout.sim/sim_1/behav/questa'
Program launched (PID=10416)
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 840.797 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 11 19:28:54 2022...
