#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcb67c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcb6950 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0xca1fb0 .functor NOT 1, L_0xce1ac0, C4<0>, C4<0>, C4<0>;
L_0xce1820 .functor XOR 4, L_0xce16e0, L_0xce1780, C4<0000>, C4<0000>;
L_0xce19b0 .functor XOR 4, L_0xce1820, L_0xce18e0, C4<0000>, C4<0000>;
v0xcdfa70_0 .net *"_ivl_10", 3 0, L_0xce18e0;  1 drivers
v0xcdfb70_0 .net *"_ivl_12", 3 0, L_0xce19b0;  1 drivers
v0xcdfc50_0 .net *"_ivl_2", 3 0, L_0xce1640;  1 drivers
v0xcdfd10_0 .net *"_ivl_4", 3 0, L_0xce16e0;  1 drivers
v0xcdfdf0_0 .net *"_ivl_6", 3 0, L_0xce1780;  1 drivers
v0xcdff20_0 .net *"_ivl_8", 3 0, L_0xce1820;  1 drivers
v0xce0000_0 .net "c", 0 0, v0xcde6c0_0;  1 drivers
v0xce00a0_0 .var "clk", 0 0;
v0xce0140_0 .net "d", 0 0, v0xcde800_0;  1 drivers
v0xce0270_0 .net "mux_in_dut", 3 0, L_0xce1240;  1 drivers
v0xce0310_0 .net "mux_in_ref", 3 0, L_0xce09f0;  1 drivers
v0xce03b0_0 .var/2u "stats1", 159 0;
v0xce0470_0 .var/2u "strobe", 0 0;
v0xce0530_0 .net "tb_match", 0 0, L_0xce1ac0;  1 drivers
v0xce05f0_0 .net "tb_mismatch", 0 0, L_0xca1fb0;  1 drivers
v0xce06b0_0 .net "wavedrom_enable", 0 0, v0xcde8a0_0;  1 drivers
v0xce0780_0 .net "wavedrom_title", 511 0, v0xcde940_0;  1 drivers
L_0xce1640 .concat [ 4 0 0 0], L_0xce09f0;
L_0xce16e0 .concat [ 4 0 0 0], L_0xce09f0;
L_0xce1780 .concat [ 4 0 0 0], L_0xce1240;
L_0xce18e0 .concat [ 4 0 0 0], L_0xce09f0;
L_0xce1ac0 .cmp/eeq 4, L_0xce1640, L_0xce19b0;
S_0xcb6ae0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0xcb6950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xca22b0 .functor OR 1, v0xcde6c0_0, v0xcde800_0, C4<0>, C4<0>;
L_0xca25f0 .functor NOT 1, v0xcde800_0, C4<0>, C4<0>, C4<0>;
L_0xcb7250 .functor AND 1, v0xcde6c0_0, v0xcde800_0, C4<1>, C4<1>;
v0xcaab40_0 .net *"_ivl_10", 0 0, L_0xca25f0;  1 drivers
v0xcaabe0_0 .net *"_ivl_15", 0 0, L_0xcb7250;  1 drivers
v0xca1d70_0 .net *"_ivl_2", 0 0, L_0xca22b0;  1 drivers
L_0x7fd40391a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xca2080_0 .net/2s *"_ivl_6", 0 0, L_0x7fd40391a018;  1 drivers
v0xca23c0_0 .net "c", 0 0, v0xcde6c0_0;  alias, 1 drivers
v0xca2700_0 .net "d", 0 0, v0xcde800_0;  alias, 1 drivers
v0xcddd70_0 .net "mux_in", 3 0, L_0xce09f0;  alias, 1 drivers
L_0xce09f0 .concat8 [ 1 1 1 1], L_0xca22b0, L_0x7fd40391a018, L_0xca25f0, L_0xcb7250;
S_0xcdded0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0xcb6950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xcde6c0_0 .var "c", 0 0;
v0xcde760_0 .net "clk", 0 0, v0xce00a0_0;  1 drivers
v0xcde800_0 .var "d", 0 0;
v0xcde8a0_0 .var "wavedrom_enable", 0 0;
v0xcde940_0 .var "wavedrom_title", 511 0;
E_0xcb0c80/0 .event negedge, v0xcde760_0;
E_0xcb0c80/1 .event posedge, v0xcde760_0;
E_0xcb0c80 .event/or E_0xcb0c80/0, E_0xcb0c80/1;
E_0xcb0ef0 .event negedge, v0xcde760_0;
E_0xcb1290 .event posedge, v0xcde760_0;
S_0xcde1c0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xcdded0;
 .timescale -12 -12;
v0xcde3c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcde4c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xcdded0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcdeaf0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xcb6950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0xcaa940 .functor NOT 1, v0xcde800_0, C4<0>, C4<0>, C4<0>;
L_0xce0b80 .functor AND 1, v0xcde6c0_0, L_0xcaa940, C4<1>, C4<1>;
L_0xce0c60 .functor NOT 1, v0xcde6c0_0, C4<0>, C4<0>, C4<0>;
L_0xce0cd0 .functor AND 1, L_0xce0c60, v0xcde800_0, C4<1>, C4<1>;
L_0xce0ed0 .functor AND 1, v0xcde6c0_0, v0xcde800_0, C4<1>, C4<1>;
L_0xce1050 .functor BUFZ 1, L_0xce0b80, C4<0>, C4<0>, C4<0>;
L_0xce1180 .functor BUFZ 1, L_0xce0ed0, C4<0>, C4<0>, C4<0>;
L_0xce1420 .functor OR 1, L_0xce0b80, L_0xce0cd0, C4<0>, C4<0>;
L_0xce1530 .functor OR 1, L_0xce1420, L_0xce0ed0, C4<0>, C4<0>;
v0xcdecd0_0 .net *"_ivl_0", 0 0, L_0xcaa940;  1 drivers
L_0x7fd40391a060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xcdedd0_0 .net/2u *"_ivl_12", 0 0, L_0x7fd40391a060;  1 drivers
v0xcdeeb0_0 .net *"_ivl_17", 0 0, L_0xce1050;  1 drivers
v0xcdef70_0 .net *"_ivl_21", 0 0, L_0xce1180;  1 drivers
v0xcdf050_0 .net *"_ivl_25", 0 0, L_0xce1420;  1 drivers
v0xcdf180_0 .net *"_ivl_27", 0 0, L_0xce1530;  1 drivers
v0xcdf260_0 .net *"_ivl_4", 0 0, L_0xce0c60;  1 drivers
v0xcdf340_0 .net "and1", 0 0, L_0xce0b80;  1 drivers
v0xcdf400_0 .net "and2", 0 0, L_0xce0cd0;  1 drivers
v0xcdf4c0_0 .net "and3", 0 0, L_0xce0ed0;  1 drivers
v0xcdf580_0 .net "c", 0 0, v0xcde6c0_0;  alias, 1 drivers
v0xcdf620_0 .net "d", 0 0, v0xcde800_0;  alias, 1 drivers
v0xcdf710_0 .net "mux_in", 3 0, L_0xce1240;  alias, 1 drivers
L_0xce1240 .concat8 [ 1 1 1 1], L_0x7fd40391a060, L_0xce1050, L_0xce1180, L_0xce1530;
S_0xcdf870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0xcb6950;
 .timescale -12 -12;
E_0xc9b9f0 .event anyedge, v0xce0470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xce0470_0;
    %nor/r;
    %assign/vec4 v0xce0470_0, 0;
    %wait E_0xc9b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcdded0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xcde800_0, 0;
    %assign/vec4 v0xcde6c0_0, 0;
    %wait E_0xcb0ef0;
    %wait E_0xcb1290;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xcde800_0, 0;
    %assign/vec4 v0xcde6c0_0, 0;
    %wait E_0xcb1290;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xcde800_0, 0;
    %assign/vec4 v0xcde6c0_0, 0;
    %wait E_0xcb1290;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xcde800_0, 0;
    %assign/vec4 v0xcde6c0_0, 0;
    %wait E_0xcb1290;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xcde800_0, 0;
    %assign/vec4 v0xcde6c0_0, 0;
    %wait E_0xcb0ef0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xcde4c0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcb0c80;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xcde800_0, 0;
    %assign/vec4 v0xcde6c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xcb6950;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce00a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce0470_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xcb6950;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xce00a0_0;
    %inv;
    %store/vec4 v0xce00a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xcb6950;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcde760_0, v0xce05f0_0, v0xce0000_0, v0xce0140_0, v0xce0310_0, v0xce0270_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xcb6950;
T_7 ;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xcb6950;
T_8 ;
    %wait E_0xcb0c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce03b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce03b0_0, 4, 32;
    %load/vec4 v0xce0530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce03b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce03b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce03b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xce0310_0;
    %load/vec4 v0xce0310_0;
    %load/vec4 v0xce0270_0;
    %xor;
    %load/vec4 v0xce0310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce03b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xce03b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xce03b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2014_q3/iter0/response4/top_module.sv";
