Binary Multiplier
===============

Binary Multiplier(times ten) implemented in VHDL. Uses full adders and half adders implemented as a part of the project. 


Top Entity: TestBench.vhd 
DispDecoder.vhd used to displays numbers on FPGA digital display
