============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:43:31 pm
  Module:                 ms_serial_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int1)             launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[2]/CLK                                0             0 R 
      countval_reg[2]/Q      DFFSR             1  1.5   10  +109     109 R 
      drc_bufs42/A                                            +0     109   
      drc_bufs42/Y           BUFX2             4 12.6   31   +49     158 R 
    ctr/countval[2] 
    g117/A                                                    +0     158   
    g117/Y                   INVX1             1  2.3   11   +22     179 F 
    g114/A                                                    +0     179   
    g114/Y                   OR2X1             1  1.9   11   +39     218 F 
    g113/A                                                    +0     218   
    g113/Y                   AND2X1            1  2.2   17   +32     251 F 
    g111/B                                                    +0     251   
    g111/Y                   OR2X1             3  5.5   22   +56     306 F 
  genblk1[1].genblk1.sng/sn_out[0] 
  g498/B                                                      +0     306   
  g498/Y                     AND2X1            4 11.2   42   +63     370 F 
  g492/C                                                      +0     370   
  g492/Y                     NAND3X1           1  1.5   33   +36     406 R 
  drc_bufs504/A                                               +0     406   
  drc_bufs504/Y              BUFX2             1  1.6    8   +34     439 R 
  g491/A                                                      +0     439   
  g491/Y                     INVX1             1 10.9   38   +33     472 F 
  genblk2.stoch2bin/data_in[11] 
    par_ctr/a[11] 
      p0/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                              +0     472   
            g2/YS            FAX1              1  3.8   26   +87     559 R 
          fa0/s 
          ha0/b 
            g17/B                                             +0     559   
            g17/YS           HAX1              1  4.0   19   +60     619 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                +0     619   
        g168/YC              HAX1              1  8.8   35   +65     683 F 
        g167/B                                                +0     683   
        g167/YC              FAX1              1  7.1   29   +89     772 F 
        g166/C                                                +0     772   
        g166/YS              FAX1              1 12.7   67  +103     875 R 
      p0/y[2] 
      g234/A                                                  +0     875   
      g234/YS                FAX1              2 11.1   34  +108     982 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g825/B                                                  +0     982   
      g825/YC                FAX1              1  7.1   29   +88    1071 F 
      g821/C                                                  +0    1071   
      g821/YC                FAX1              1  7.1   29   +82    1153 F 
      g817/C                                                  +0    1153   
      g817/YC                FAX1              1  7.1   29   +82    1234 F 
      g813/C                                                  +0    1234   
      g813/YC                FAX1              1  7.1   26   +82    1316 F 
      g809/C                                                  +0    1316   
      g809/YC                FAX1              1  7.1   27   +81    1397 F 
      g805/C                                                  +0    1397   
      g805/YC                FAX1              1  7.1   27   +81    1478 F 
      g801/C                                                  +0    1478   
      g801/YC                FAX1              1  7.1   27   +81    1559 F 
      g797/C                                                  +0    1559   
      g797/YC                FAX1              1  7.1   27   +81    1640 F 
      g793/C                                                  +0    1640   
      g793/YC                FAX1              1 10.9   37   +89    1729 F 
      g2/A                                                    +0    1729   
      g2/YS                  FAX1              1  2.8   21   +84    1813 R 
      g787/A                                                  +0    1813   
      g787/Y                 MUX2X1            1  1.5   21   +23    1836 F 
      g786/A                                                  +0    1836   
      g786/Y                 INVX1             1  2.0    0    +4    1840 R 
      countval_reg[11]/D     DFFSR                            +0    1840   
      countval_reg[11]/CLK   setup                       0   +70    1910 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3040ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
