Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 170e78ff55054aafbbef73437e813e92 --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot FIR_tb_behav xil_defaultlib.FIR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling architecture behavioral of entity dist_mem_gen_v8_0_9.dist_mem_gen_v8_0_9 [\dist_mem_gen_v8_0_9("artix7",9,...]
Compiling architecture dist_mem_gen_0_arch of entity xil_defaultlib.dist_mem_gen_0 [dist_mem_gen_0_default]
Compiling module xil_defaultlib.FIR_count
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.FIR_filter
Compiling module xil_defaultlib.FIR_top
Compiling module xil_defaultlib.FIR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIR_tb_behav
