Fitter report for dotProduct
Tue Aug 03 00:20:46 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue Aug 03 00:20:46 2021      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; dotProduct                                 ;
; Top-level Entity Name              ; dist2                                      ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX30CF23C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,512 / 29,440 ( 5 % )                     ;
;     Total combinational functions  ; 1,512 / 29,440 ( 5 % )                     ;
;     Dedicated logic registers      ; 96 / 29,440 ( < 1 % )                      ;
; Total registers                    ; 96                                         ;
; Total pins                         ; 194 / 307 ( 63 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 1,105,920 ( 0 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 160 ( 0 % )                            ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                              ;
; Total PLLs                         ; 0 / 6 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; incReal[0]   ; Incomplete set of assignments ;
; incReal[1]   ; Incomplete set of assignments ;
; incReal[2]   ; Incomplete set of assignments ;
; incReal[3]   ; Incomplete set of assignments ;
; incReal[4]   ; Incomplete set of assignments ;
; incReal[5]   ; Incomplete set of assignments ;
; incReal[6]   ; Incomplete set of assignments ;
; incReal[7]   ; Incomplete set of assignments ;
; incReal[8]   ; Incomplete set of assignments ;
; incReal[9]   ; Incomplete set of assignments ;
; incReal[10]  ; Incomplete set of assignments ;
; incReal[11]  ; Incomplete set of assignments ;
; incReal[12]  ; Incomplete set of assignments ;
; incReal[13]  ; Incomplete set of assignments ;
; incReal[14]  ; Incomplete set of assignments ;
; incReal[15]  ; Incomplete set of assignments ;
; incImag[0]   ; Incomplete set of assignments ;
; incImag[1]   ; Incomplete set of assignments ;
; incImag[2]   ; Incomplete set of assignments ;
; incImag[3]   ; Incomplete set of assignments ;
; incImag[4]   ; Incomplete set of assignments ;
; incImag[5]   ; Incomplete set of assignments ;
; incImag[6]   ; Incomplete set of assignments ;
; incImag[7]   ; Incomplete set of assignments ;
; incImag[8]   ; Incomplete set of assignments ;
; incImag[9]   ; Incomplete set of assignments ;
; incImag[10]  ; Incomplete set of assignments ;
; incImag[11]  ; Incomplete set of assignments ;
; incImag[12]  ; Incomplete set of assignments ;
; incImag[13]  ; Incomplete set of assignments ;
; incImag[14]  ; Incomplete set of assignments ;
; incImag[15]  ; Incomplete set of assignments ;
; outaDist[0]  ; Incomplete set of assignments ;
; outaDist[1]  ; Incomplete set of assignments ;
; outaDist[2]  ; Incomplete set of assignments ;
; outaDist[3]  ; Incomplete set of assignments ;
; outaDist[4]  ; Incomplete set of assignments ;
; outaDist[5]  ; Incomplete set of assignments ;
; outaDist[6]  ; Incomplete set of assignments ;
; outaDist[7]  ; Incomplete set of assignments ;
; outaDist[8]  ; Incomplete set of assignments ;
; outaDist[9]  ; Incomplete set of assignments ;
; outaDist[10] ; Incomplete set of assignments ;
; outaDist[11] ; Incomplete set of assignments ;
; outaDist[12] ; Incomplete set of assignments ;
; outaDist[13] ; Incomplete set of assignments ;
; outaDist[14] ; Incomplete set of assignments ;
; outaDist[15] ; Incomplete set of assignments ;
; outbDist[0]  ; Incomplete set of assignments ;
; outbDist[1]  ; Incomplete set of assignments ;
; outbDist[2]  ; Incomplete set of assignments ;
; outbDist[3]  ; Incomplete set of assignments ;
; outbDist[4]  ; Incomplete set of assignments ;
; outbDist[5]  ; Incomplete set of assignments ;
; outbDist[6]  ; Incomplete set of assignments ;
; outbDist[7]  ; Incomplete set of assignments ;
; outbDist[8]  ; Incomplete set of assignments ;
; outbDist[9]  ; Incomplete set of assignments ;
; outbDist[10] ; Incomplete set of assignments ;
; outbDist[11] ; Incomplete set of assignments ;
; outbDist[12] ; Incomplete set of assignments ;
; outbDist[13] ; Incomplete set of assignments ;
; outbDist[14] ; Incomplete set of assignments ;
; outbDist[15] ; Incomplete set of assignments ;
; outcDist[0]  ; Incomplete set of assignments ;
; outcDist[1]  ; Incomplete set of assignments ;
; outcDist[2]  ; Incomplete set of assignments ;
; outcDist[3]  ; Incomplete set of assignments ;
; outcDist[4]  ; Incomplete set of assignments ;
; outcDist[5]  ; Incomplete set of assignments ;
; outcDist[6]  ; Incomplete set of assignments ;
; outcDist[7]  ; Incomplete set of assignments ;
; outcDist[8]  ; Incomplete set of assignments ;
; outcDist[9]  ; Incomplete set of assignments ;
; outcDist[10] ; Incomplete set of assignments ;
; outcDist[11] ; Incomplete set of assignments ;
; outcDist[12] ; Incomplete set of assignments ;
; outcDist[13] ; Incomplete set of assignments ;
; outcDist[14] ; Incomplete set of assignments ;
; outcDist[15] ; Incomplete set of assignments ;
; outdDist[0]  ; Incomplete set of assignments ;
; outdDist[1]  ; Incomplete set of assignments ;
; outdDist[2]  ; Incomplete set of assignments ;
; outdDist[3]  ; Incomplete set of assignments ;
; outdDist[4]  ; Incomplete set of assignments ;
; outdDist[5]  ; Incomplete set of assignments ;
; outdDist[6]  ; Incomplete set of assignments ;
; outdDist[7]  ; Incomplete set of assignments ;
; outdDist[8]  ; Incomplete set of assignments ;
; outdDist[9]  ; Incomplete set of assignments ;
; outdDist[10] ; Incomplete set of assignments ;
; outdDist[11] ; Incomplete set of assignments ;
; outdDist[12] ; Incomplete set of assignments ;
; outdDist[13] ; Incomplete set of assignments ;
; outdDist[14] ; Incomplete set of assignments ;
; outdDist[15] ; Incomplete set of assignments ;
; inaImag[0]   ; Incomplete set of assignments ;
; clk          ; Incomplete set of assignments ;
; rst          ; Incomplete set of assignments ;
; inaReal[0]   ; Incomplete set of assignments ;
; inaImag[3]   ; Incomplete set of assignments ;
; inaImag[2]   ; Incomplete set of assignments ;
; inaImag[1]   ; Incomplete set of assignments ;
; inaReal[3]   ; Incomplete set of assignments ;
; inaReal[2]   ; Incomplete set of assignments ;
; inaReal[1]   ; Incomplete set of assignments ;
; inaImag[5]   ; Incomplete set of assignments ;
; inaImag[4]   ; Incomplete set of assignments ;
; inaReal[5]   ; Incomplete set of assignments ;
; inaReal[4]   ; Incomplete set of assignments ;
; inaImag[7]   ; Incomplete set of assignments ;
; inaImag[6]   ; Incomplete set of assignments ;
; inaReal[7]   ; Incomplete set of assignments ;
; inaReal[6]   ; Incomplete set of assignments ;
; inaImag[9]   ; Incomplete set of assignments ;
; inaImag[8]   ; Incomplete set of assignments ;
; inaReal[9]   ; Incomplete set of assignments ;
; inaReal[8]   ; Incomplete set of assignments ;
; inaImag[11]  ; Incomplete set of assignments ;
; inaImag[10]  ; Incomplete set of assignments ;
; inaReal[11]  ; Incomplete set of assignments ;
; inaReal[10]  ; Incomplete set of assignments ;
; inaImag[13]  ; Incomplete set of assignments ;
; inaImag[12]  ; Incomplete set of assignments ;
; inaReal[13]  ; Incomplete set of assignments ;
; inaReal[12]  ; Incomplete set of assignments ;
; inbImag[0]   ; Incomplete set of assignments ;
; inbReal[0]   ; Incomplete set of assignments ;
; inbImag[3]   ; Incomplete set of assignments ;
; inbImag[2]   ; Incomplete set of assignments ;
; inbImag[1]   ; Incomplete set of assignments ;
; inbReal[3]   ; Incomplete set of assignments ;
; inbReal[2]   ; Incomplete set of assignments ;
; inbReal[1]   ; Incomplete set of assignments ;
; inbImag[5]   ; Incomplete set of assignments ;
; inbImag[4]   ; Incomplete set of assignments ;
; inbReal[5]   ; Incomplete set of assignments ;
; inbReal[4]   ; Incomplete set of assignments ;
; inbImag[7]   ; Incomplete set of assignments ;
; inbImag[6]   ; Incomplete set of assignments ;
; inbReal[7]   ; Incomplete set of assignments ;
; inbReal[6]   ; Incomplete set of assignments ;
; inbImag[9]   ; Incomplete set of assignments ;
; inbImag[8]   ; Incomplete set of assignments ;
; inbReal[9]   ; Incomplete set of assignments ;
; inbReal[8]   ; Incomplete set of assignments ;
; inbImag[11]  ; Incomplete set of assignments ;
; inbImag[10]  ; Incomplete set of assignments ;
; inbReal[11]  ; Incomplete set of assignments ;
; inbReal[10]  ; Incomplete set of assignments ;
; inbImag[13]  ; Incomplete set of assignments ;
; inbImag[12]  ; Incomplete set of assignments ;
; inbReal[13]  ; Incomplete set of assignments ;
; inbReal[12]  ; Incomplete set of assignments ;
; indReal[0]   ; Incomplete set of assignments ;
; indImag[0]   ; Incomplete set of assignments ;
; indImag[3]   ; Incomplete set of assignments ;
; indImag[2]   ; Incomplete set of assignments ;
; indImag[1]   ; Incomplete set of assignments ;
; indReal[3]   ; Incomplete set of assignments ;
; indReal[2]   ; Incomplete set of assignments ;
; indReal[1]   ; Incomplete set of assignments ;
; indImag[5]   ; Incomplete set of assignments ;
; indImag[4]   ; Incomplete set of assignments ;
; indReal[5]   ; Incomplete set of assignments ;
; indReal[4]   ; Incomplete set of assignments ;
; indImag[7]   ; Incomplete set of assignments ;
; indImag[6]   ; Incomplete set of assignments ;
; indReal[7]   ; Incomplete set of assignments ;
; indReal[6]   ; Incomplete set of assignments ;
; indImag[9]   ; Incomplete set of assignments ;
; indImag[8]   ; Incomplete set of assignments ;
; indReal[9]   ; Incomplete set of assignments ;
; indReal[8]   ; Incomplete set of assignments ;
; indImag[11]  ; Incomplete set of assignments ;
; indImag[10]  ; Incomplete set of assignments ;
; indReal[11]  ; Incomplete set of assignments ;
; indReal[10]  ; Incomplete set of assignments ;
; indImag[13]  ; Incomplete set of assignments ;
; indImag[12]  ; Incomplete set of assignments ;
; indReal[13]  ; Incomplete set of assignments ;
; indReal[12]  ; Incomplete set of assignments ;
; inaImag[14]  ; Incomplete set of assignments ;
; inaReal[14]  ; Incomplete set of assignments ;
; inaImag[15]  ; Incomplete set of assignments ;
; inaReal[15]  ; Incomplete set of assignments ;
; inbImag[14]  ; Incomplete set of assignments ;
; inbReal[14]  ; Incomplete set of assignments ;
; inbImag[15]  ; Incomplete set of assignments ;
; inbReal[15]  ; Incomplete set of assignments ;
; indImag[14]  ; Incomplete set of assignments ;
; indReal[14]  ; Incomplete set of assignments ;
; indImag[15]  ; Incomplete set of assignments ;
; indReal[15]  ; Incomplete set of assignments ;
+--------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2009 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2009 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1999    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/output_files/dotProduct.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,512 / 29,440 ( 5 % ) ;
;     -- Combinational with no register       ; 1416                   ;
;     -- Register only                        ; 0                      ;
;     -- Combinational with a register        ; 96                     ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 638                    ;
;     -- 3 input functions                    ; 691                    ;
;     -- <=2 input functions                  ; 183                    ;
;     -- Register only                        ; 0                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 903                    ;
;     -- arithmetic mode                      ; 609                    ;
;                                             ;                        ;
; Total registers*                            ; 96 / 30,876 ( < 1 % )  ;
;     -- Dedicated logic registers            ; 96 / 29,440 ( < 1 % )  ;
;     -- I/O registers                        ; 0 / 1,436 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 100 / 1,840 ( 5 % )    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 194 / 307 ( 63 % )     ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )         ;
;     -- Dedicated input pins                 ; 0 / 17 ( 0 % )         ;
;                                             ;                        ;
; Global signals                              ; 2                      ;
; M9Ks                                        ; 0 / 120 ( 0 % )        ;
; Total block memory bits                     ; 0 / 1,105,920 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 1,105,920 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )        ;
; PLLs                                        ; 0 / 6 ( 0 % )          ;
; Global clocks                               ; 2 / 30 ( 7 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )          ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )          ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 1%           ;
; Peak interconnect usage (total/H/V)         ; 5% / 5% / 7%           ;
; Maximum fan-out                             ; 96                     ;
; Highest non-global fan-out                  ; 38                     ;
; Total fan-out                               ; 5538                   ;
; Average fan-out                             ; 2.76                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1512 / 29440 ( 5 % ) ; 0 / 29440 ( 0 % )              ;
;     -- Combinational with no register       ; 1416                 ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 96                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 638                  ; 0                              ;
;     -- 3 input functions                    ; 691                  ; 0                              ;
;     -- <=2 input functions                  ; 183                  ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 903                  ; 0                              ;
;     -- arithmetic mode                      ; 609                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 96                   ; 0                              ;
;     -- Dedicated logic registers            ; 96 / 29440 ( < 1 % ) ; 0 / 29440 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 100 / 1840 ( 5 % )   ; 0 / 1840 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 194                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 160 ( 0 % )      ; 0 / 160 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 2 / 38 ( 5 % )       ; 0 / 38 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 5533                 ; 5                              ;
;     -- Registered Connections               ; 1460                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 130                  ; 0                              ;
;     -- Output Ports                         ; 64                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk         ; N11   ; 3A       ; 38           ; 0            ; 14           ; 96                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[0]  ; F20   ; 6        ; 81           ; 50           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[10] ; B22   ; 6        ; 81           ; 55           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[11] ; B18   ; 7        ; 68           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[12] ; A20   ; 6        ; 81           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[13] ; E22   ; 6        ; 81           ; 52           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[14] ; G22   ; 6        ; 81           ; 52           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[15] ; E21   ; 6        ; 81           ; 52           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[1]  ; E20   ; 6        ; 81           ; 49           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[2]  ; H17   ; 6        ; 81           ; 55           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[3]  ; F22   ; 6        ; 81           ; 50           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[4]  ; G20   ; 6        ; 81           ; 49           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[5]  ; H21   ; 6        ; 81           ; 47           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[6]  ; D21   ; 6        ; 81           ; 53           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[7]  ; G21   ; 6        ; 81           ; 49           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[8]  ; C22   ; 6        ; 81           ; 56           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaImag[9]  ; A22   ; 6        ; 81           ; 56           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[0]  ; H12   ; 7        ; 40           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[10] ; L14   ; 5        ; 81           ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[11] ; C4    ; 8        ; 19           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[12] ; U12   ; 3        ; 31           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[13] ; Y12   ; 3        ; 33           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[14] ; W12   ; 3        ; 33           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[15] ; AB15  ; 4        ; 44           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[1]  ; W13   ; 4        ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[2]  ; V13   ; 4        ; 44           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[3]  ; T13   ; 4        ; 40           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[4]  ; Y13   ; 4        ; 42           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[5]  ; A12   ; 7        ; 42           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[6]  ; AB13  ; 4        ; 42           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[7]  ; W14   ; 4        ; 44           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[8]  ; R13   ; 4        ; 40           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inaReal[9]  ; AA13  ; 4        ; 42           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[0]  ; J12   ; 7        ; 49           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[10] ; D22   ; 6        ; 81           ; 53           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[11] ; G14   ; 7        ; 52           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[12] ; D14   ; 7        ; 56           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[13] ; G15   ; 7        ; 52           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[14] ; B12   ; 7        ; 52           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[15] ; B13   ; 7        ; 52           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[1]  ; K12   ; 7        ; 49           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[2]  ; A14   ; 7        ; 54           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[3]  ; C12   ; 7        ; 54           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[4]  ; C13   ; 7        ; 54           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[5]  ; A13   ; 7        ; 56           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[6]  ; D15   ; 7        ; 58           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[7]  ; D20   ; 6        ; 81           ; 58           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[8]  ; A15   ; 7        ; 58           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbImag[9]  ; D13   ; 7        ; 54           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[0]  ; J22   ; 6        ; 81           ; 44           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[10] ; G12   ; 7        ; 42           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[11] ; J13   ; 7        ; 44           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[12] ; H22   ; 6        ; 81           ; 43           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[13] ; B10   ; 7        ; 42           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[14] ; H13   ; 7        ; 44           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[15] ; H20   ; 6        ; 81           ; 47           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[1]  ; H14   ; 7        ; 49           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[2]  ; J21   ; 6        ; 81           ; 44           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[3]  ; J14   ; 7        ; 49           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[4]  ; K19   ; 6        ; 81           ; 46           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[5]  ; K20   ; 6        ; 81           ; 46           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[6]  ; J20   ; 6        ; 81           ; 42           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[7]  ; K22   ; 6        ; 81           ; 46           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[8]  ; A10   ; 7        ; 42           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; inbReal[9]  ; F12   ; 7        ; 44           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[0]  ; AA9   ; 3        ; 26           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[10] ; W20   ; 5        ; 81           ; 5            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[11] ; H9    ; 8        ; 8            ; 67           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[12] ; Y9    ; 3        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[13] ; J19   ; 6        ; 81           ; 42           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[14] ; AA21  ; 4        ; 65           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[15] ; AA16  ; 4        ; 54           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[1]  ; G10   ; 8        ; 8            ; 67           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[2]  ; R9    ; 3        ; 8            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[3]  ; AB22  ; 4        ; 70           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[4]  ; R19   ; 5        ; 81           ; 8            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[5]  ; R16   ; 5        ; 81           ; 2            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[6]  ; U7    ; 3        ; 6            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[7]  ; V21   ; 5        ; 81           ; 6            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[8]  ; W18   ; 4        ; 68           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incImag[9]  ; G7    ; 8        ; 13           ; 67           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[0]  ; L22   ; 6        ; 81           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[10] ; T17   ; 5        ; 81           ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[11] ; T9    ; 3        ; 8            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[12] ; AA7   ; 3        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[13] ; W17   ; 4        ; 56           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[14] ; G17   ; 6        ; 81           ; 65           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[15] ; D10   ; 8        ; 15           ; 67           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[1]  ; L21   ; 6        ; 81           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[2]  ; G11   ; 8        ; 6            ; 67           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[3]  ; W8    ; 3        ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[4]  ; G18   ; 6        ; 81           ; 63           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[5]  ; D6    ; 8        ; 15           ; 67           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[6]  ; R11   ; 3        ; 15           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[7]  ; AA22  ; 4        ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[8]  ; AB19  ; 4        ; 61           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; incReal[9]  ; F6    ; 8        ; 10           ; 67           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[0]  ; B4    ; 8        ; 29           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[10] ; D8    ; 8        ; 24           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[11] ; B1    ; 8        ; 26           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[12] ; C7    ; 8        ; 22           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[13] ; B6    ; 8        ; 29           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[14] ; D11   ; 8        ; 24           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[15] ; C1    ; 8        ; 24           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[1]  ; C2    ; 8        ; 24           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[2]  ; B9    ; 7        ; 38           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[3]  ; A9    ; 7        ; 38           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[4]  ; C6    ; 8        ; 26           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[5]  ; A7    ; 8        ; 33           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[6]  ; C8    ; 8        ; 26           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[7]  ; A1    ; 8        ; 26           ; 67           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[8]  ; A4    ; 8        ; 31           ; 67           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indImag[9]  ; A6    ; 8        ; 33           ; 67           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[0]  ; Y11   ; 3        ; 31           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[10] ; N17   ; 5        ; 81           ; 19           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[11] ; Y14   ; 4        ; 47           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[12] ; U15   ; 4        ; 52           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[13] ; N21   ; 5        ; 81           ; 23           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[14] ; Y15   ; 4        ; 49           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[15] ; T14   ; 4        ; 49           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[1]  ; A11   ; 7        ; 44           ; 67           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[2]  ; M14   ; 5        ; 81           ; 14           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[3]  ; M19   ; 5        ; 81           ; 26           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[4]  ; M18   ; 5        ; 81           ; 26           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[5]  ; AB14  ; 4        ; 44           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[6]  ; N19   ; 5        ; 81           ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[7]  ; P22   ; 5        ; 81           ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[8]  ; R14   ; 4        ; 47           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; indReal[9]  ; N14   ; 5        ; 81           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; rst         ; M11   ; 3A       ; 38           ; 0            ; 21           ; 96                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; outaDist[0]  ; M13   ; 5        ; 81           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[10] ; N13   ; 5        ; 81           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[11] ; N22   ; 5        ; 81           ; 21           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[12] ; R22   ; 5        ; 81           ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[13] ; P20   ; 5        ; 81           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[14] ; M17   ; 5        ; 81           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[15] ; M16   ; 5        ; 81           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[1]  ; L20   ; 6        ; 81           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[2]  ; M20   ; 5        ; 81           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[3]  ; L19   ; 6        ; 81           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[4]  ; L13   ; 5        ; 81           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[5]  ; N20   ; 5        ; 81           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[6]  ; M15   ; 5        ; 81           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[7]  ; L15   ; 5        ; 81           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[8]  ; J15   ; 6        ; 81           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outaDist[9]  ; L16   ; 5        ; 81           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[0]  ; D9    ; 8        ; 15           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[10] ; A17   ; 7        ; 58           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[11] ; C9    ; 8        ; 15           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[12] ; B16   ; 7        ; 63           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[13] ; U14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[14] ; AA15  ; 4        ; 52           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[15] ; E8    ; 8        ; 19           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[1]  ; B15   ; 7        ; 56           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[2]  ; F16   ; 7        ; 70           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[3]  ; C10   ; 7        ; 47           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[4]  ; D17   ; 7        ; 65           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[5]  ; E17   ; 7        ; 63           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[6]  ; C16   ; 7        ; 61           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[7]  ; D19   ; 6        ; 81           ; 59           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[8]  ; B20   ; 6        ; 81           ; 59           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outbDist[9]  ; AB8   ; 3        ; 29           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[0]  ; D5    ; 8        ; 17           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[10] ; C15   ; 7        ; 58           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[11] ; E5    ; 8        ; 17           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[12] ; D16   ; 7        ; 63           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[13] ; W15   ; 4        ; 49           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[14] ; W16   ; 4        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[15] ; C3    ; 8        ; 19           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[1]  ; C14   ; 7        ; 56           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[2]  ; F17   ; 7        ; 70           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[3]  ; C11   ; 7        ; 47           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[4]  ; A18   ; 7        ; 65           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[5]  ; A19   ; 7        ; 65           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[6]  ; A16   ; 7        ; 61           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[7]  ; B21   ; 6        ; 81           ; 59           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[8]  ; A21   ; 6        ; 81           ; 58           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outcDist[9]  ; AB9   ; 3        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[0]  ; AB11  ; 3        ; 33           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[10] ; D4    ; 8        ; 17           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[11] ; W11   ; 3        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[12] ; A2    ; 8        ; 31           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[13] ; Y10   ; 3        ; 31           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[14] ; B7    ; 8        ; 33           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[15] ; C5    ; 8        ; 17           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[1]  ; AA10  ; 3        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[2]  ; A5    ; 8        ; 31           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[3]  ; B3    ; 8        ; 29           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[4]  ; AB10  ; 3        ; 33           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[5]  ; D12   ; 8        ; 31           ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[6]  ; A3    ; 8        ; 29           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[7]  ; D7    ; 8        ; 22           ; 67           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[8]  ; A8    ; 8        ; 33           ; 67           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; outdDist[9]  ; F8    ; 8        ; 19           ; 67           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                           ;
+----------+-------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name          ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+-------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL3             ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL2             ; -                        ; -                   ; Dedicated Programming Pin ;
; P5       ; MSEL1             ; -                        ; -                   ; Dedicated Programming Pin ;
; T6       ; MSEL0             ; -                        ; -                   ; Dedicated Programming Pin ;
; U5       ; CONF_DONE         ; -                        ; -                   ; Dedicated Programming Pin ;
; R8       ; nSTATUS           ; -                        ; -                   ; Dedicated Programming Pin ;
; W8       ; INIT_DONE         ; Use as regular IO        ; incReal[3]          ; Dual Purpose Pin          ;
; R9       ; DIFFIO_B2p, DATA7 ; Use as regular IO        ; incImag[2]          ; Dual Purpose Pin          ;
; AB3      ; DIFFIO_B3n, NCEO  ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; F6       ; DIFFIO_T2n, DATA4 ; Use as regular IO        ; incReal[9]          ; Dual Purpose Pin          ;
; G11      ; CLKUSR            ; Use as regular IO        ; incReal[2]          ; Dual Purpose Pin          ;
; K4       ; DATA0             ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; D1       ; DATA1, ASDO       ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin          ;
; J4       ; NCSO              ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D3       ; DCLK              ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; H4       ; nCONFIG           ; -                        ; -                   ; Dedicated Programming Pin ;
; D2       ; nCE               ; -                        ; -                   ; Dedicated Programming Pin ;
+----------+-------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL1      ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 20 / 46 ( 43 % ) ; 2.5V          ; --           ; --               ;
; 3B       ; 0 / 4 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 26 / 45 ( 58 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 27 / 49 ( 55 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 37 / 49 ( 76 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 44 / 46 ( 96 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 39 / 44 ( 89 % ) ; 2.5V          ; --           ; --               ;
; 8B       ; 0 / 0 ( -- )     ; --            ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                    ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                        ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 306        ; 8        ; indImag[7]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A2       ; 300        ; 8        ; outdDist[12]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 301        ; 8        ; outdDist[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 297        ; 8        ; indImag[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 298        ; 8        ; outdDist[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 295        ; 8        ; indImag[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 296        ; 8        ; indImag[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 293        ; 8        ; outdDist[8]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 289        ; 7        ; indImag[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 285        ; 7        ; inbReal[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 283        ; 7        ; indReal[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 284        ; 7        ; inaReal[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 265        ; 7        ; inbImag[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 266        ; 7        ; inbImag[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 261        ; 7        ; inbImag[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 257        ; 7        ; outcDist[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 258        ; 7        ; outbDist[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 250        ; 7        ; outcDist[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A19      ; 251        ; 7        ; outcDist[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A20      ; 230        ; 6        ; inaImag[12]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A21      ; 223        ; 6        ; outcDist[8]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; A22      ; 222        ; 6        ; inaImag[9]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA1      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA5      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA6      ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA7      ; 70         ; 3        ; incReal[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA9      ; 76         ; 3        ; incImag[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 82         ; 3        ; outdDist[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA12     ; 90         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 96         ; 4        ; inaReal[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 110        ; 4        ; outbDist[14]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 113        ; 4        ; incImag[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 122        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ; 125        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 127        ; 4        ; incImag[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AA22     ; 131        ; 4        ; incReal[7]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB1      ;            ;          ; RREF                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ; 54         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB4      ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB7      ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 77         ; 3        ; outbDist[9]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 78         ; 3        ; outcDist[9]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ; 86         ; 3        ; outdDist[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 87         ; 3        ; outdDist[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB12     ; 91         ; 4        ; GND+                                                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 97         ; 4        ; inaReal[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ; 99         ; 4        ; indReal[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 100        ; 4        ; inaReal[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 114        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 123        ; 4        ; incReal[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; AB20     ; 126        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ; 128        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 132        ; 4        ; incImag[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 307        ; 8        ; indImag[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 302        ; 8        ; outdDist[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 303        ; 8        ; indImag[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 304        ; 8        ; indImag[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 294        ; 8        ; outdDist[14]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 290        ; 7        ; indImag[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 286        ; 7        ; inbReal[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 270        ; 7        ; inbImag[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 271        ; 7        ; inbImag[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 262        ; 7        ; outbDist[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 255        ; 7        ; outbDist[12]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 249        ; 7        ; inaImag[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 231        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B20      ; 227        ; 6        ; outbDist[8]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B21      ; 226        ; 6        ; outcDist[7]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; B22      ; 220        ; 6        ; inaImag[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 311        ; 8        ; indImag[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C2       ; 312        ; 8        ; indImag[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 315        ; 8        ; outcDist[15]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ; 316        ; 8        ; inaReal[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 319        ; 8        ; outdDist[15]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 305        ; 8        ; indImag[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 313        ; 8        ; indImag[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 308        ; 8        ; indImag[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 324        ; 8        ; outbDist[11]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 278        ; 7        ; outbDist[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 279        ; 7        ; outcDist[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 268        ; 7        ; inbImag[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 269        ; 7        ; inbImag[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 263        ; 7        ; outcDist[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 259        ; 7        ; outcDist[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 256        ; 7        ; outbDist[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 247        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 248        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 229        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C20      ; 228        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C22      ; 221        ; 6        ; inaImag[8]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 346        ; 9        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D2       ; 350        ; 9        ; ^nCE                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 348        ; 9        ; ~ALTERA_DCLK~                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D4       ; 320        ; 8        ; outdDist[10]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D5       ; 321        ; 8        ; outcDist[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 326        ; 8        ; incReal[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 314        ; 8        ; outdDist[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 309        ; 8        ; indImag[10]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 325        ; 8        ; outbDist[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 323        ; 8        ; incReal[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 310        ; 8        ; indImag[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 299        ; 8        ; outdDist[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 267        ; 7        ; inbImag[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 264        ; 7        ; inbImag[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 260        ; 7        ; inbImag[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 254        ; 7        ; outcDist[12]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 252        ; 7        ; outbDist[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 225        ; 6        ; outbDist[7]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D20      ; 224        ; 6        ; inbImag[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D21      ; 216        ; 6        ; inaImag[6]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 215        ; 6        ; inbImag[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 354        ; 9        ; #TDO                                                  ; output ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ; 352        ; 9        ; #TCK                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 322        ; 8        ; outcDist[11]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E6       ; 327        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 317        ; 8        ; outbDist[15]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E11      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E13      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E16      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 253        ; 7        ; outbDist[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 209        ; 6        ; inaImag[1]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E21      ; 214        ; 6        ; inaImag[15]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 213        ; 6        ; inaImag[13]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 17         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 16         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ; 351        ; 9        ; #TDI                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 330        ; 8        ; incReal[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 318        ; 8        ; outdDist[9]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ;            ; 8        ; VCCIO8                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ; 280        ; 7        ; inbReal[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F16      ; 245        ; 7        ; outbDist[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 246        ; 7        ; outcDist[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F18      ; 244        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F20      ; 210        ; 6        ; inaImag[0]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F22      ; 211        ; 6        ; inaImag[3]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G4       ;            ; 9        ; VCCIO9                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G5       ; 353        ; 9        ; #TMS                                                  ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 331        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G7       ; 328        ; 8        ; incImag[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ; 332        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 334        ; 8        ; incImag[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 340        ; 8        ; incReal[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 287        ; 7        ; inbReal[10]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G14      ; 272        ; 7        ; inbImag[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 273        ; 7        ; inbImag[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 242        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G17      ; 241        ; 6        ; incReal[14]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 236        ; 6        ; incReal[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ; 243        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 208        ; 6        ; inaImag[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ; 207        ; 6        ; inaImag[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G22      ; 212        ; 6        ; inaImag[14]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 19         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 18         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H4       ; 349        ; 9        ; ^nCONFIG                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ; 329        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ; 335        ; 8        ; incImag[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ;            ; 8A       ; VCC_CLKIN8A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H12      ; 288        ; 7        ; inaReal[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ; 281        ; 7        ; inbReal[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H14      ; 274        ; 7        ; inbReal[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H16      ; 239        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 219        ; 6        ; inaImag[2]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H20      ; 206        ; 6        ; inbReal[15]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H21      ; 205        ; 6        ; inaImag[5]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 199        ; 6        ; inbReal[12]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ; 347        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; J5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 291        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ; 276        ; 7        ; inbImag[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J13      ; 282        ; 7        ; inbReal[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 275        ; 7        ; inbReal[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ; 196        ; 6        ; outaDist[8]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 233        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J19      ; 198        ; 6        ; incImag[13]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 197        ; 6        ; inbReal[6]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 200        ; 6        ; inbReal[2]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 201        ; 6        ; inbReal[0]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 21         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 20         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ; 345        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP      ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; K5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 292        ; 8A       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 277        ; 7        ; inbImag[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K13      ; 238        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K14      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K17      ; 232        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ;            ; 6        ; VCCIO6                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K19      ; 204        ; 6        ; inbReal[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 203        ; 6        ; inbReal[5]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K22      ; 202        ; 6        ; inbReal[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ; 175        ; 5        ; outaDist[4]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 170        ; 5        ; inaReal[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 169        ; 5        ; outaDist[7]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 184        ; 5        ; outaDist[9]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ; 193        ; 6        ; outaDist[3]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L20      ; 192        ; 6        ; outaDist[1]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 191        ; 6        ; incReal[1]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ; 190        ; 6        ; incReal[0]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 23         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 22         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ; 38         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ; 40         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ; 88         ; 3A       ; rst                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 176        ; 5        ; outaDist[0]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M14      ; 167        ; 5        ; indReal[2]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 165        ; 5        ; outaDist[6]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ; 185        ; 5        ; outaDist[15]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 173        ; 5        ; outaDist[14]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 187        ; 5        ; indReal[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M19      ; 186        ; 5        ; indReal[3]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M20      ; 183        ; 5        ; outaDist[2]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 189        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 188        ; 5        ; GND+                                                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 39         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 41         ; 3B       ; GXB_GND*                                              ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 89         ; 3A       ; clk                                                   ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ;            ; 3A       ; VCC_CLKIN3A                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ; 168        ; 5        ; outaDist[10]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N14      ; 166        ; 5        ; indReal[9]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ; 174        ; 5        ; indReal[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N19      ; 178        ; 5        ; indReal[6]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 177        ; 5        ; outaDist[5]                                           ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 180        ; 5        ; indReal[13]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 179        ; 5        ; outaDist[11]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 25         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 24         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCH_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P4       ; 32         ; 3        ; ^MSEL3                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 34         ; 3        ; ^MSEL1                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P7       ;            ; 3B       ; VCC_CLKIN3B                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ; 149        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P14      ; 148        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P15      ; 145        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P20      ; 164        ; 5        ; outaDist[13]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ; 171        ; 5        ; indReal[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 33         ; 3        ; ^MSEL2                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R8       ; 37         ; 3        ; ^nSTATUS                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ; 51         ; 3        ; incImag[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 60         ; 3        ; incReal[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ; 92         ; 4        ; inaReal[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 103        ; 4        ; indReal[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R16      ; 138        ; 5        ; incImag[5]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ;            ; 5        ; VCCIO5                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R19      ; 155        ; 5        ; incImag[4]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 159        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 158        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 172        ; 5        ; outaDist[12]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 27         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 26         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T6       ; 35         ; 3        ; ^MSEL0                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 42         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 43         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 52         ; 3        ; incReal[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T11      ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T13      ; 93         ; 4        ; inaReal[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 104        ; 4        ; indReal[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 121        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ; 124        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T17      ; 135        ; 5        ; incReal[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T18      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ; 153        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T20      ; 154        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T21      ; 161        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 160        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U5       ; 36         ; 3        ; ^CONF_DONE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 46         ; 3        ; incImag[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ; 83         ; 3        ; inaReal[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U14      ; 107        ; 4        ; outbDist[13]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 108        ; 4        ; indReal[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U20      ; 152        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U22      ; 156        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 29         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ; 28         ; QL0      ; GXB_NC                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ; --       ; VCCL_GXB                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V4       ;            ; --       ; VCCA                                                  ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V9       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ; 3        ; VCCIO3                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V13      ; 98         ; 4        ; inaReal[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V16      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V17      ;            ; 4        ; VCCIO4                                                ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; VCCD_PLL                                              ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V20      ; 151        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 150        ; 5        ; incImag[7]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; V22      ; 157        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W3       ;            ; --       ; VCCA_GXB                                              ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W4       ; 49         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W8       ; 48         ; 3        ; incReal[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W10      ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W11      ; 79         ; 3        ; outdDist[11]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W12      ; 84         ; 3        ; inaReal[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 94         ; 4        ; inaReal[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 101        ; 4        ; inaReal[7]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 105        ; 4        ; outcDist[13]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ; 109        ; 4        ; outcDist[14]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W17      ; 116        ; 4        ; incReal[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ; 129        ; 4        ; incImag[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; W19      ; 133        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; W20      ; 147        ; 5        ; incImag[10]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 31         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y2       ; 30         ; QL0      ; GXB_GND*                                              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ;            ;          ; NC                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y4       ; 50         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y8       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y9       ; 75         ; 3        ; incImag[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 81         ; 3        ; outdDist[13]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 80         ; 3        ; indReal[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y12      ; 85         ; 3        ; inaReal[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 95         ; 4        ; inaReal[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 102        ; 4        ; indReal[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ; 106        ; 4        ; indReal[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; Y16      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y19      ; 130        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ; 134        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y21      ;            ;          ; GND                                                   ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y22      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                       ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                          ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dist2                                           ; 1512 (0)    ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 194  ; 0            ; 1416 (0)     ; 0 (0)             ; 96 (0)           ; |dist2                                                                                                                                       ;              ;
;    |norm:norm_0|                                 ; 1512 (0)    ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1416 (0)     ; 0 (0)             ; 96 (0)           ; |dist2|norm:norm_0                                                                                                                           ;              ;
;       |abs:abs_0|                                ; 1026 (135)  ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 930 (45)     ; 0 (0)             ; 96 (3)           ; |dist2|norm:norm_0|abs:abs_0                                                                                                                 ;              ;
;          |lpm_mult:Mult0|                        ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult0                                                                                                  ;              ;
;             |mult_1ht:auto_generated|            ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated                                                                          ;              ;
;                |alt_mac_mult:mac_mult1|          ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                                   ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                      ;              ;
;                      |mult_jul:mult1|            ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (147)    ; 0 (0)             ; 16 (16)          ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1       ;              ;
;          |lpm_mult:Mult1|                        ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult1                                                                                                  ;              ;
;             |mult_1ht:auto_generated|            ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated                                                                          ;              ;
;                |alt_mac_mult:mac_mult1|          ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                                   ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                      ;              ;
;                      |mult_jul:mult1|            ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 15 (15)          ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1       ;              ;
;          |lpm_mult:Mult2|                        ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult2                                                                                                  ;              ;
;             |mult_1ht:auto_generated|            ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated                                                                          ;              ;
;                |alt_mac_mult:mac_mult1|          ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                                   ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                      ;              ;
;                      |mult_jul:mult1|            ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (147)    ; 0 (0)             ; 16 (16)          ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1       ;              ;
;          |lpm_mult:Mult3|                        ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult3                                                                                                  ;              ;
;             |mult_1ht:auto_generated|            ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated                                                                          ;              ;
;                |alt_mac_mult:mac_mult1|          ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                                   ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                      ;              ;
;                      |mult_jul:mult1|            ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 15 (15)          ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1       ;              ;
;          |lpm_mult:Mult4|                        ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult4                                                                                                  ;              ;
;             |mult_1ht:auto_generated|            ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated                                                                          ;              ;
;                |alt_mac_mult:mac_mult1|          ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                                   ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (0)      ; 0 (0)             ; 15 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                      ;              ;
;                      |mult_jul:mult1|            ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 148 (148)    ; 0 (0)             ; 15 (15)          ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1       ;              ;
;          |lpm_mult:Mult5|                        ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult5                                                                                                  ;              ;
;             |mult_1ht:auto_generated|            ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated                                                                          ;              ;
;                |alt_mac_mult:mac_mult1|          ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                                   ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 163 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (0)      ; 0 (0)             ; 16 (0)           ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                      ;              ;
;                      |mult_jul:mult1|            ; 163 (163)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 147 (147)    ; 0 (0)             ; 16 (16)          ; |dist2|norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1       ;              ;
;       |square:square_0|                          ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_0                                                                                                           ;              ;
;          |lpm_mult:Mult0|                        ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_0|lpm_mult:Mult0                                                                                            ;              ;
;             |mult_1ht:auto_generated|            ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated                                                                    ;              ;
;                |alt_mac_mult:mac_mult1|          ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                             ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                ;              ;
;                      |mult_jul:mult1|            ; 162 (162)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (162)    ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1 ;              ;
;       |square:square_1|                          ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_1                                                                                                           ;              ;
;          |lpm_mult:Mult0|                        ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_1|lpm_mult:Mult0                                                                                            ;              ;
;             |mult_1ht:auto_generated|            ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated                                                                    ;              ;
;                |alt_mac_mult:mac_mult1|          ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                             ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                ;              ;
;                      |mult_jul:mult1|            ; 162 (162)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (162)    ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1 ;              ;
;       |square:square_3|                          ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_3                                                                                                           ;              ;
;          |lpm_mult:Mult0|                        ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_3|lpm_mult:Mult0                                                                                            ;              ;
;             |mult_1ht:auto_generated|            ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated                                                                    ;              ;
;                |alt_mac_mult:mac_mult1|          ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                             ;              ;
;                   |mac_mult_r2h1:auto_generated| ; 162 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (0)      ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                ;              ;
;                      |mult_jul:mult1|            ; 162 (162)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 162 (162)    ; 0 (0)             ; 0 (0)            ; |dist2|norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1 ;              ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; incReal[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[3]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[4]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[5]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[6]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[7]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[8]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[9]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[10]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[11]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[12]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[13]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[14]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incReal[15]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[3]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[4]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[5]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[6]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[7]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[8]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[9]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[10]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[11]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[12]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[13]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[14]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; incImag[15]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outaDist[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outbDist[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outcDist[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; outdDist[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; inaImag[0]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; inaReal[0]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[3]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[2]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inaImag[1]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[3]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[2]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[1]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[5]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inaImag[4]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inaReal[5]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[4]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[7]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[6]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inaReal[7]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[6]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[9]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inaImag[8]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[9]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[8]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[10]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[10]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[13]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inaImag[12]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[13]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[12]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[0]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inbReal[0]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[3]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[2]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[1]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inbReal[3]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[2]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inbReal[1]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[5]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inbImag[4]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inbReal[5]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inbReal[4]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[7]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[6]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[7]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[6]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inbImag[9]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[8]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inbReal[9]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[8]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[10]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; inbReal[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[10]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[13]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[12]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[13]  ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inbReal[12]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; indReal[0]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[0]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[3]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; indImag[2]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; indImag[1]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; indReal[3]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; indReal[2]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; indReal[1]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; indImag[5]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; indImag[4]   ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; indReal[5]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[4]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; indImag[7]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[6]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[7]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; indReal[6]   ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; indImag[9]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[8]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[9]   ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; indReal[8]   ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[10]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[11]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[10]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; indImag[13]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[12]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[13]  ; Input    ; --            ; (6) 1320 ps   ; --                    ; --  ; --   ;
; indReal[12]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inaImag[14]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[14]  ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
; inaImag[15]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; inaReal[15]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[14]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[14]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbImag[15]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; inbReal[15]  ; Input    ; (6) 1320 ps   ; --            ; --                    ; --  ; --   ;
; indImag[14]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[14]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indImag[15]  ; Input    ; (6) 1315 ps   ; --            ; --                    ; --  ; --   ;
; indReal[15]  ; Input    ; --            ; (6) 1315 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                             ;
+----------------------------------------------+-------------------+---------+
; Source Pin / Fanout                          ; Pad To Core Index ; Setting ;
+----------------------------------------------+-------------------+---------+
; incReal[0]                                   ;                   ;         ;
; incReal[1]                                   ;                   ;         ;
; incReal[2]                                   ;                   ;         ;
; incReal[3]                                   ;                   ;         ;
; incReal[4]                                   ;                   ;         ;
; incReal[5]                                   ;                   ;         ;
; incReal[6]                                   ;                   ;         ;
; incReal[7]                                   ;                   ;         ;
; incReal[8]                                   ;                   ;         ;
; incReal[9]                                   ;                   ;         ;
; incReal[10]                                  ;                   ;         ;
; incReal[11]                                  ;                   ;         ;
; incReal[12]                                  ;                   ;         ;
; incReal[13]                                  ;                   ;         ;
; incReal[14]                                  ;                   ;         ;
; incReal[15]                                  ;                   ;         ;
; incImag[0]                                   ;                   ;         ;
; incImag[1]                                   ;                   ;         ;
; incImag[2]                                   ;                   ;         ;
; incImag[3]                                   ;                   ;         ;
; incImag[4]                                   ;                   ;         ;
; incImag[5]                                   ;                   ;         ;
; incImag[6]                                   ;                   ;         ;
; incImag[7]                                   ;                   ;         ;
; incImag[8]                                   ;                   ;         ;
; incImag[9]                                   ;                   ;         ;
; incImag[10]                                  ;                   ;         ;
; incImag[11]                                  ;                   ;         ;
; incImag[12]                                  ;                   ;         ;
; incImag[13]                                  ;                   ;         ;
; incImag[14]                                  ;                   ;         ;
; incImag[15]                                  ;                   ;         ;
; inaImag[0]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[0]  ; 0                 ; 6       ;
; clk                                          ;                   ;         ;
; rst                                          ;                   ;         ;
; inaReal[0]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[0]  ; 0                 ; 6       ;
; inaImag[3]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[3]  ; 0                 ; 6       ;
; inaImag[2]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[2]  ; 1                 ; 6       ;
; inaImag[1]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[1]  ; 0                 ; 6       ;
; inaReal[3]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[3]  ; 0                 ; 6       ;
; inaReal[2]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[2]  ; 0                 ; 6       ;
; inaReal[1]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[1]  ; 0                 ; 6       ;
; inaImag[5]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[5]  ; 1                 ; 6       ;
; inaImag[4]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[4]  ; 1                 ; 6       ;
; inaReal[5]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[5]  ; 0                 ; 6       ;
; inaReal[4]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[4]  ; 0                 ; 6       ;
; inaImag[7]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[7]  ; 0                 ; 6       ;
; inaImag[6]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[6]  ; 1                 ; 6       ;
; inaReal[7]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[7]  ; 0                 ; 6       ;
; inaReal[6]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[6]  ; 0                 ; 6       ;
; inaImag[9]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[9]  ; 1                 ; 6       ;
; inaImag[8]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[8]  ; 0                 ; 6       ;
; inaReal[9]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[9]  ; 0                 ; 6       ;
; inaReal[8]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[8]  ; 0                 ; 6       ;
; inaImag[11]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[11] ; 0                 ; 6       ;
; inaImag[10]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[10] ; 0                 ; 6       ;
; inaReal[11]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[11] ; 0                 ; 6       ;
; inaReal[10]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[10] ; 0                 ; 6       ;
; inaImag[13]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[13] ; 1                 ; 6       ;
; inaImag[12]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[12] ; 0                 ; 6       ;
; inaReal[13]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[13] ; 0                 ; 6       ;
; inaReal[12]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[12] ; 0                 ; 6       ;
; inbImag[0]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[0]  ; 1                 ; 6       ;
; inbReal[0]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[0]  ; 0                 ; 6       ;
; inbImag[3]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[3]  ; 0                 ; 6       ;
; inbImag[2]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[2]  ; 0                 ; 6       ;
; inbImag[1]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[1]  ; 1                 ; 6       ;
; inbReal[3]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[3]  ; 0                 ; 6       ;
; inbReal[2]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[2]  ; 1                 ; 6       ;
; inbReal[1]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[1]  ; 0                 ; 6       ;
; inbImag[5]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[5]  ; 1                 ; 6       ;
; inbImag[4]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[4]  ; 1                 ; 6       ;
; inbReal[5]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[5]  ; 1                 ; 6       ;
; inbReal[4]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[4]  ; 0                 ; 6       ;
; inbImag[7]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[7]  ; 0                 ; 6       ;
; inbImag[6]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[6]  ; 0                 ; 6       ;
; inbReal[7]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[7]  ; 0                 ; 6       ;
; inbReal[6]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[6]  ; 1                 ; 6       ;
; inbImag[9]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[9]  ; 0                 ; 6       ;
; inbImag[8]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[8]  ; 1                 ; 6       ;
; inbReal[9]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[9]  ; 0                 ; 6       ;
; inbReal[8]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[8]  ; 0                 ; 6       ;
; inbImag[11]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[11] ; 0                 ; 6       ;
; inbImag[10]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[10] ; 1                 ; 6       ;
; inbReal[11]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[11] ; 0                 ; 6       ;
; inbReal[10]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[10] ; 0                 ; 6       ;
; inbImag[13]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[13] ; 0                 ; 6       ;
; inbImag[12]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[12] ; 0                 ; 6       ;
; inbReal[13]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[13] ; 1                 ; 6       ;
; inbReal[12]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[12] ; 0                 ; 6       ;
; indReal[0]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[0]  ; 0                 ; 6       ;
; indImag[0]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[0]  ; 0                 ; 6       ;
; indImag[3]                                   ;                   ;         ;
; indImag[2]                                   ;                   ;         ;
; indImag[1]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[1]  ; 1                 ; 6       ;
; indReal[3]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[3]  ; 1                 ; 6       ;
; indReal[2]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[2]  ; 0                 ; 6       ;
; indReal[1]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[1]  ; 1                 ; 6       ;
; indImag[5]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[5]  ; 1                 ; 6       ;
; indImag[4]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[4]  ; 1                 ; 6       ;
; indReal[5]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[5]  ; 0                 ; 6       ;
; indReal[4]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[4]  ; 0                 ; 6       ;
; indImag[7]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[7]  ; 0                 ; 6       ;
; indImag[6]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[6]  ; 0                 ; 6       ;
; indReal[7]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[7]  ; 0                 ; 6       ;
; indReal[6]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[6]  ; 1                 ; 6       ;
; indImag[9]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[9]  ; 0                 ; 6       ;
; indImag[8]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[8]  ; 0                 ; 6       ;
; indReal[9]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[9]  ; 0                 ; 6       ;
; indReal[8]                                   ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[8]  ; 0                 ; 6       ;
; indImag[11]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[11] ; 0                 ; 6       ;
; indImag[10]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[10] ; 0                 ; 6       ;
; indReal[11]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[11] ; 0                 ; 6       ;
; indReal[10]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[10] ; 1                 ; 6       ;
; indImag[13]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[13] ; 0                 ; 6       ;
; indImag[12]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[12] ; 0                 ; 6       ;
; indReal[13]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[13] ; 1                 ; 6       ;
; indReal[12]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[12] ; 0                 ; 6       ;
; inaImag[14]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[14] ; 0                 ; 6       ;
; inaReal[14]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[14] ; 1                 ; 6       ;
; inaImag[15]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaImag[15] ; 0                 ; 6       ;
; inaReal[15]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInaReal[15] ; 0                 ; 6       ;
; inbImag[14]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[14] ; 0                 ; 6       ;
; inbReal[14]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[14] ; 0                 ; 6       ;
; inbImag[15]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbImag[15] ; 0                 ; 6       ;
; inbReal[15]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempInbReal[15] ; 0                 ; 6       ;
; indImag[14]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[14] ; 0                 ; 6       ;
; indReal[14]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[14] ; 0                 ; 6       ;
; indImag[15]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndImag[15] ; 0                 ; 6       ;
; indReal[15]                                  ;                   ;         ;
;      - norm:norm_0|abs:abs_0|tempIndReal[15] ; 1                 ; 6       ;
+----------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                         ;
+------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clk  ; PIN_N11  ; 96      ; Clock        ; yes    ; Global Clock         ; GCLK29           ; --                        ;
; rst  ; PIN_M11  ; 96      ; Async. clear ; yes    ; Global Clock         ; GCLK28           ; --                        ;
+------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_N11  ; 96      ; 0                                    ; Global Clock         ; GCLK29           ; --                        ;
; rst  ; PIN_M11  ; 96      ; 0                                    ; Global Clock         ; GCLK28           ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                             ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; norm:norm_0|abs:abs_0|tempIndReal[1]                                                                                                             ; 38      ;
; norm:norm_0|abs:abs_0|tempIndImag[1]                                                                                                             ; 38      ;
; norm:norm_0|abs:abs_0|tempInbReal[1]                                                                                                             ; 38      ;
; norm:norm_0|abs:abs_0|tempInbImag[1]                                                                                                             ; 38      ;
; norm:norm_0|abs:abs_0|tempInaReal[1]                                                                                                             ; 38      ;
; norm:norm_0|abs:abs_0|tempInaImag[1]                                                                                                             ; 38      ;
; norm:norm_0|abs:abs_0|outdAbs[1]~2                                                                                                               ; 37      ;
; norm:norm_0|abs:abs_0|outbAbs[1]~2                                                                                                               ; 37      ;
; norm:norm_0|abs:abs_0|outaAbs[1]~2                                                                                                               ; 37      ;
; norm:norm_0|abs:abs_0|tempIndImag[0]                                                                                                             ; 32      ;
; norm:norm_0|abs:abs_0|tempIndReal[0]                                                                                                             ; 32      ;
; norm:norm_0|abs:abs_0|tempInbReal[0]                                                                                                             ; 32      ;
; norm:norm_0|abs:abs_0|tempInbImag[0]                                                                                                             ; 32      ;
; norm:norm_0|abs:abs_0|tempInaReal[0]                                                                                                             ; 32      ;
; norm:norm_0|abs:abs_0|tempInaImag[0]                                                                                                             ; 32      ;
; norm:norm_0|abs:abs_0|outdAbs[0]~0                                                                                                               ; 31      ;
; norm:norm_0|abs:abs_0|outbAbs[0]~0                                                                                                               ; 31      ;
; norm:norm_0|abs:abs_0|outaAbs[0]~0                                                                                                               ; 31      ;
; norm:norm_0|abs:abs_0|tempIndReal[2]                                                                                                             ; 22      ;
; norm:norm_0|abs:abs_0|tempIndImag[2]                                                                                                             ; 22      ;
; norm:norm_0|abs:abs_0|tempInbReal[2]                                                                                                             ; 22      ;
; norm:norm_0|abs:abs_0|tempInbImag[2]                                                                                                             ; 22      ;
; norm:norm_0|abs:abs_0|tempInaReal[2]                                                                                                             ; 22      ;
; norm:norm_0|abs:abs_0|tempInaImag[2]                                                                                                             ; 22      ;
; norm:norm_0|abs:abs_0|outdAbs[2]~4                                                                                                               ; 21      ;
; norm:norm_0|abs:abs_0|outbAbs[2]~4                                                                                                               ; 21      ;
; norm:norm_0|abs:abs_0|outaAbs[2]~4                                                                                                               ; 21      ;
; norm:norm_0|abs:abs_0|tempIndReal[3]                                                                                                             ; 20      ;
; norm:norm_0|abs:abs_0|tempIndImag[3]                                                                                                             ; 20      ;
; norm:norm_0|abs:abs_0|tempInbReal[3]                                                                                                             ; 20      ;
; norm:norm_0|abs:abs_0|tempInbImag[3]                                                                                                             ; 20      ;
; norm:norm_0|abs:abs_0|tempInaReal[3]                                                                                                             ; 20      ;
; norm:norm_0|abs:abs_0|tempInaImag[3]                                                                                                             ; 20      ;
; norm:norm_0|abs:abs_0|tempIndReal[5]                                                                                                             ; 19      ;
; norm:norm_0|abs:abs_0|tempIndImag[5]                                                                                                             ; 19      ;
; norm:norm_0|abs:abs_0|tempInbReal[5]                                                                                                             ; 19      ;
; norm:norm_0|abs:abs_0|tempInbImag[5]                                                                                                             ; 19      ;
; norm:norm_0|abs:abs_0|tempInaReal[5]                                                                                                             ; 19      ;
; norm:norm_0|abs:abs_0|tempInaImag[5]                                                                                                             ; 19      ;
; norm:norm_0|abs:abs_0|outdAbs[3]~6                                                                                                               ; 19      ;
; norm:norm_0|abs:abs_0|outbAbs[3]~6                                                                                                               ; 19      ;
; norm:norm_0|abs:abs_0|outaAbs[3]~6                                                                                                               ; 19      ;
; norm:norm_0|abs:abs_0|tempIndReal[4]                                                                                                             ; 18      ;
; norm:norm_0|abs:abs_0|tempIndImag[4]                                                                                                             ; 18      ;
; norm:norm_0|abs:abs_0|tempInbReal[4]                                                                                                             ; 18      ;
; norm:norm_0|abs:abs_0|tempInbImag[4]                                                                                                             ; 18      ;
; norm:norm_0|abs:abs_0|tempInaReal[4]                                                                                                             ; 18      ;
; norm:norm_0|abs:abs_0|tempInaImag[4]                                                                                                             ; 18      ;
; norm:norm_0|abs:abs_0|outdAbs[4]~8                                                                                                               ; 18      ;
; norm:norm_0|abs:abs_0|outbAbs[4]~8                                                                                                               ; 18      ;
; norm:norm_0|abs:abs_0|outaAbs[4]~8                                                                                                               ; 18      ;
; norm:norm_0|abs:abs_0|outdAbs[6]~12                                                                                                              ; 17      ;
; norm:norm_0|abs:abs_0|outbAbs[6]~12                                                                                                              ; 17      ;
; norm:norm_0|abs:abs_0|tempIndReal[6]                                                                                                             ; 16      ;
; norm:norm_0|abs:abs_0|tempIndImag[6]                                                                                                             ; 16      ;
; norm:norm_0|abs:abs_0|tempInbReal[6]                                                                                                             ; 16      ;
; norm:norm_0|abs:abs_0|tempInbImag[6]                                                                                                             ; 16      ;
; norm:norm_0|abs:abs_0|tempInaReal[6]                                                                                                             ; 16      ;
; norm:norm_0|abs:abs_0|tempInaImag[6]                                                                                                             ; 16      ;
; norm:norm_0|abs:abs_0|outdAbs[5]~10                                                                                                              ; 16      ;
; norm:norm_0|abs:abs_0|outbAbs[5]~10                                                                                                              ; 16      ;
; norm:norm_0|abs:abs_0|outaAbs[6]~12                                                                                                              ; 16      ;
; norm:norm_0|abs:abs_0|outaAbs[5]~10                                                                                                              ; 16      ;
; norm:norm_0|abs:abs_0|outdAbs[7]~14                                                                                                              ; 15      ;
; norm:norm_0|abs:abs_0|outbAbs[7]~14                                                                                                              ; 15      ;
; norm:norm_0|abs:abs_0|tempIndReal[7]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempIndImag[7]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempInbImag[8]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempInbReal[7]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempInbImag[7]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempInaImag[8]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempInaReal[7]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|tempInaImag[7]                                                                                                             ; 14      ;
; norm:norm_0|abs:abs_0|outdAbs[8]~16                                                                                                              ; 14      ;
; norm:norm_0|abs:abs_0|outbAbs[8]~16                                                                                                              ; 14      ;
; norm:norm_0|abs:abs_0|outaAbs[8]~16                                                                                                              ; 14      ;
; norm:norm_0|abs:abs_0|outaAbs[7]~14                                                                                                              ; 14      ;
; norm:norm_0|abs:abs_0|tempIndReal[8]                                                                                                             ; 13      ;
; norm:norm_0|abs:abs_0|tempIndImag[8]                                                                                                             ; 13      ;
; norm:norm_0|abs:abs_0|tempInbReal[8]                                                                                                             ; 13      ;
; norm:norm_0|abs:abs_0|tempInaReal[8]                                                                                                             ; 13      ;
; norm:norm_0|abs:abs_0|tempInbImag[9]                                                                                                             ; 12      ;
; norm:norm_0|abs:abs_0|tempInaImag[9]                                                                                                             ; 12      ;
; norm:norm_0|abs:abs_0|outdAbs[9]~18                                                                                                              ; 12      ;
; norm:norm_0|abs:abs_0|outbAbs[9]~18                                                                                                              ; 12      ;
; norm:norm_0|abs:abs_0|outaAbs[9]~18                                                                                                              ; 12      ;
; norm:norm_0|abs:abs_0|tempIndReal[10]                                                                                                            ; 11      ;
; norm:norm_0|abs:abs_0|tempIndImag[10]                                                                                                            ; 11      ;
; norm:norm_0|abs:abs_0|tempIndReal[9]                                                                                                             ; 11      ;
; norm:norm_0|abs:abs_0|tempIndImag[9]                                                                                                             ; 11      ;
; norm:norm_0|abs:abs_0|tempInbReal[10]                                                                                                            ; 11      ;
; norm:norm_0|abs:abs_0|tempInbImag[10]                                                                                                            ; 11      ;
; norm:norm_0|abs:abs_0|tempInbReal[9]                                                                                                             ; 11      ;
; norm:norm_0|abs:abs_0|tempInaReal[10]                                                                                                            ; 11      ;
; norm:norm_0|abs:abs_0|tempInaImag[10]                                                                                                            ; 11      ;
; norm:norm_0|abs:abs_0|tempInaReal[9]                                                                                                             ; 11      ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0  ; 10      ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0        ; 10      ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0        ; 10      ;
; norm:norm_0|abs:abs_0|tempInbImag[11]                                                                                                            ; 10      ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0  ; 10      ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0        ; 10      ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0        ; 10      ;
; norm:norm_0|abs:abs_0|tempInaImag[11]                                                                                                            ; 10      ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0  ; 10      ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0        ; 10      ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~0        ; 10      ;
; norm:norm_0|abs:abs_0|outdAbs[11]~22                                                                                                             ; 10      ;
; norm:norm_0|abs:abs_0|outbAbs[11]~22                                                                                                             ; 10      ;
; norm:norm_0|abs:abs_0|outaAbs[11]~22                                                                                                             ; 10      ;
; norm:norm_0|abs:abs_0|outaAbs[10]~20                                                                                                             ; 10      ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1  ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1        ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1        ; 9       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1  ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1        ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1        ; 9       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1  ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1        ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~1        ; 9       ;
; norm:norm_0|abs:abs_0|tempIndReal[11]                                                                                                            ; 9       ;
; norm:norm_0|abs:abs_0|tempIndImag[11]                                                                                                            ; 9       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2  ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2        ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2        ; 9       ;
; norm:norm_0|abs:abs_0|tempInbReal[11]                                                                                                            ; 9       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2  ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2        ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2        ; 9       ;
; norm:norm_0|abs:abs_0|tempInaReal[11]                                                                                                            ; 9       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2  ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2        ; 9       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~2        ; 9       ;
; norm:norm_0|abs:abs_0|outdAbs[10]~20                                                                                                             ; 9       ;
; norm:norm_0|abs:abs_0|outbAbs[10]~20                                                                                                             ; 9       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0  ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0        ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0        ; 8       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0  ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0        ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0        ; 8       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0  ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0        ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~0        ; 8       ;
; norm:norm_0|abs:abs_0|tempIndReal[12]                                                                                                            ; 8       ;
; norm:norm_0|abs:abs_0|tempIndImag[12]                                                                                                            ; 8       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6  ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~5        ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~5        ; 8       ;
; norm:norm_0|abs:abs_0|tempInbReal[12]                                                                                                            ; 8       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6  ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~5        ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~5        ; 8       ;
; norm:norm_0|abs:abs_0|tempInaReal[12]                                                                                                            ; 8       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6  ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~5        ; 8       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~5        ; 8       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3  ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3        ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3        ; 7       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3  ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3        ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3        ; 7       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3  ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3        ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~3        ; 7       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4  ; 7       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~3  ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~3        ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~3        ; 7       ;
; norm:norm_0|abs:abs_0|tempInbImag[12]                                                                                                            ; 7       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4  ; 7       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~3  ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~3        ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~3        ; 7       ;
; norm:norm_0|abs:abs_0|tempInaImag[12]                                                                                                            ; 7       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4  ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~3        ; 7       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~3        ; 7       ;
; norm:norm_0|abs:abs_0|outdAbs[12]~24                                                                                                             ; 7       ;
; norm:norm_0|abs:abs_0|outbAbs[12]~24                                                                                                             ; 7       ;
; norm:norm_0|abs:abs_0|outaAbs[12]~24                                                                                                             ; 7       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4  ; 6       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2        ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2        ; 6       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4  ; 6       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2        ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2        ; 6       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2        ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~2        ; 6       ;
; norm:norm_0|abs:abs_0|tempIndReal[13]                                                                                                            ; 6       ;
; norm:norm_0|abs:abs_0|tempIndImag[13]                                                                                                            ; 6       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7        ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7        ; 6       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1  ; 6       ;
; norm:norm_0|abs:abs_0|tempInbReal[13]                                                                                                            ; 6       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7        ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7        ; 6       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1  ; 6       ;
; norm:norm_0|abs:abs_0|tempInaReal[13]                                                                                                            ; 6       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~8  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7        ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~7        ; 6       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~3  ; 6       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1  ; 6       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4        ; 5       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4  ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~4        ; 5       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~8  ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1        ; 5       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~8  ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~8        ; 5       ;
; norm:norm_0|abs:abs_0|tempInbImag[13]                                                                                                            ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1        ; 5       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9  ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~8        ; 5       ;
; norm:norm_0|abs:abs_0|tempInaImag[13]                                                                                                            ; 5       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~5  ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1        ; 5       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[1]~1        ; 5       ;
; norm:norm_0|abs:abs_0|outdAbs[13]~26                                                                                                             ; 5       ;
; norm:norm_0|abs:abs_0|outbAbs[13]~26                                                                                                             ; 5       ;
; norm:norm_0|abs:abs_0|outaAbs[13]~26                                                                                                             ; 5       ;
; norm:norm_0|abs:abs_0|tempIndReal[14]                                                                                                            ; 4       ;
; norm:norm_0|abs:abs_0|tempIndImag[14]                                                                                                            ; 4       ;
; norm:norm_0|abs:abs_0|tempInbReal[14]                                                                                                            ; 4       ;
; norm:norm_0|abs:abs_0|tempInbImag[14]                                                                                                            ; 4       ;
; norm:norm_0|abs:abs_0|tempInaReal[14]                                                                                                            ; 4       ;
; norm:norm_0|abs:abs_0|tempInaImag[14]                                                                                                            ; 4       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5  ; 4       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5  ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5        ; 4       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5  ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9        ; 4       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~1        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6        ; 4       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~5  ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0              ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0              ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9        ; 4       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~1        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6        ; 4       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~5  ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0              ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0              ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~4        ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0              ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0              ; 4       ;
; norm:norm_0|abs:abs_0|outdAbs[14]~28                                                                                                             ; 4       ;
; norm:norm_0|abs:abs_0|outbAbs[14]~28                                                                                                             ; 4       ;
; norm:norm_0|abs:abs_0|outaAbs[14]~28                                                                                                             ; 4       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~10       ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~10       ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~10       ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~9        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~5        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~10       ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[2]~9        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~8        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~8        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~8        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~8        ; 3       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0        ; 3       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~6        ; 3       ;
; norm:norm_0|abs:abs_0|tempIndReal[15]                                                                                                            ; 2       ;
; norm:norm_0|abs:abs_0|tempIndImag[15]                                                                                                            ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~11       ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~11       ; 2       ;
; norm:norm_0|abs:abs_0|tempInbReal[15]                                                                                                            ; 2       ;
; norm:norm_0|abs:abs_0|tempInbImag[15]                                                                                                            ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~11       ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~10       ; 2       ;
; norm:norm_0|abs:abs_0|tempInaReal[15]                                                                                                            ; 2       ;
; norm:norm_0|abs:abs_0|tempInaImag[15]                                                                                                            ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~11       ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~10       ; 2       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9  ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~9  ; 2       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[6]~10 ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~1              ; 2       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~1              ; 2       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[4]~7  ; 2       ;
; norm:norm_0|abs:abs_0|outdAbs[15]~30                                                                                                             ; 2       ;
; norm:norm_0|abs:abs_0|outbAbs[15]~30                                                                                                             ; 2       ;
; norm:norm_0|abs:abs_0|outaAbs[15]~30                                                                                                             ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~30    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~28    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~26    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~24    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~22    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~20    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~18    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~16    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~14    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~12    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~10    ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~8     ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~6     ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~4     ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~2     ; 2       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~0     ; 2       ;
; indReal[15]~input                                                                                                                                ; 1       ;
; indImag[15]~input                                                                                                                                ; 1       ;
; indReal[14]~input                                                                                                                                ; 1       ;
; indImag[14]~input                                                                                                                                ; 1       ;
; inbReal[15]~input                                                                                                                                ; 1       ;
; inbImag[15]~input                                                                                                                                ; 1       ;
; inbReal[14]~input                                                                                                                                ; 1       ;
; inbImag[14]~input                                                                                                                                ; 1       ;
; inaReal[15]~input                                                                                                                                ; 1       ;
; inaImag[15]~input                                                                                                                                ; 1       ;
; inaReal[14]~input                                                                                                                                ; 1       ;
; inaImag[14]~input                                                                                                                                ; 1       ;
; indReal[12]~input                                                                                                                                ; 1       ;
; indReal[13]~input                                                                                                                                ; 1       ;
; indImag[12]~input                                                                                                                                ; 1       ;
; indImag[13]~input                                                                                                                                ; 1       ;
; indReal[10]~input                                                                                                                                ; 1       ;
; indReal[11]~input                                                                                                                                ; 1       ;
; indImag[10]~input                                                                                                                                ; 1       ;
; indImag[11]~input                                                                                                                                ; 1       ;
; indReal[8]~input                                                                                                                                 ; 1       ;
; indReal[9]~input                                                                                                                                 ; 1       ;
; indImag[8]~input                                                                                                                                 ; 1       ;
; indImag[9]~input                                                                                                                                 ; 1       ;
; indReal[6]~input                                                                                                                                 ; 1       ;
; indReal[7]~input                                                                                                                                 ; 1       ;
; indImag[6]~input                                                                                                                                 ; 1       ;
; indImag[7]~input                                                                                                                                 ; 1       ;
; indReal[4]~input                                                                                                                                 ; 1       ;
; indReal[5]~input                                                                                                                                 ; 1       ;
; indImag[4]~input                                                                                                                                 ; 1       ;
; indImag[5]~input                                                                                                                                 ; 1       ;
; indReal[1]~input                                                                                                                                 ; 1       ;
; indReal[2]~input                                                                                                                                 ; 1       ;
; indReal[3]~input                                                                                                                                 ; 1       ;
; indImag[1]~input                                                                                                                                 ; 1       ;
; indImag[2]~input                                                                                                                                 ; 1       ;
; indImag[3]~input                                                                                                                                 ; 1       ;
; indImag[0]~input                                                                                                                                 ; 1       ;
; indReal[0]~input                                                                                                                                 ; 1       ;
; inbReal[12]~input                                                                                                                                ; 1       ;
; inbReal[13]~input                                                                                                                                ; 1       ;
; inbImag[12]~input                                                                                                                                ; 1       ;
; inbImag[13]~input                                                                                                                                ; 1       ;
; inbReal[10]~input                                                                                                                                ; 1       ;
; inbReal[11]~input                                                                                                                                ; 1       ;
; inbImag[10]~input                                                                                                                                ; 1       ;
; inbImag[11]~input                                                                                                                                ; 1       ;
; inbReal[8]~input                                                                                                                                 ; 1       ;
; inbReal[9]~input                                                                                                                                 ; 1       ;
; inbImag[8]~input                                                                                                                                 ; 1       ;
; inbImag[9]~input                                                                                                                                 ; 1       ;
; inbReal[6]~input                                                                                                                                 ; 1       ;
; inbReal[7]~input                                                                                                                                 ; 1       ;
; inbImag[6]~input                                                                                                                                 ; 1       ;
; inbImag[7]~input                                                                                                                                 ; 1       ;
; inbReal[4]~input                                                                                                                                 ; 1       ;
; inbReal[5]~input                                                                                                                                 ; 1       ;
; inbImag[4]~input                                                                                                                                 ; 1       ;
; inbImag[5]~input                                                                                                                                 ; 1       ;
; inbReal[1]~input                                                                                                                                 ; 1       ;
; inbReal[2]~input                                                                                                                                 ; 1       ;
; inbReal[3]~input                                                                                                                                 ; 1       ;
; inbImag[1]~input                                                                                                                                 ; 1       ;
; inbImag[2]~input                                                                                                                                 ; 1       ;
; inbImag[3]~input                                                                                                                                 ; 1       ;
; inbReal[0]~input                                                                                                                                 ; 1       ;
; inbImag[0]~input                                                                                                                                 ; 1       ;
; inaReal[12]~input                                                                                                                                ; 1       ;
; inaReal[13]~input                                                                                                                                ; 1       ;
; inaImag[12]~input                                                                                                                                ; 1       ;
; inaImag[13]~input                                                                                                                                ; 1       ;
; inaReal[10]~input                                                                                                                                ; 1       ;
; inaReal[11]~input                                                                                                                                ; 1       ;
; inaImag[10]~input                                                                                                                                ; 1       ;
; inaImag[11]~input                                                                                                                                ; 1       ;
; inaReal[8]~input                                                                                                                                 ; 1       ;
; inaReal[9]~input                                                                                                                                 ; 1       ;
; inaImag[8]~input                                                                                                                                 ; 1       ;
; inaImag[9]~input                                                                                                                                 ; 1       ;
; inaReal[6]~input                                                                                                                                 ; 1       ;
; inaReal[7]~input                                                                                                                                 ; 1       ;
; inaImag[6]~input                                                                                                                                 ; 1       ;
; inaImag[7]~input                                                                                                                                 ; 1       ;
; inaReal[4]~input                                                                                                                                 ; 1       ;
; inaReal[5]~input                                                                                                                                 ; 1       ;
; inaImag[4]~input                                                                                                                                 ; 1       ;
; inaImag[5]~input                                                                                                                                 ; 1       ;
; inaReal[1]~input                                                                                                                                 ; 1       ;
; inaReal[2]~input                                                                                                                                 ; 1       ;
; inaReal[3]~input                                                                                                                                 ; 1       ;
; inaImag[1]~input                                                                                                                                 ; 1       ;
; inaImag[2]~input                                                                                                                                 ; 1       ;
; inaImag[3]~input                                                                                                                                 ; 1       ;
; inaReal[0]~input                                                                                                                                 ; 1       ;
; inaImag[0]~input                                                                                                                                 ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]         ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]   ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_8~0           ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_8~0           ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]   ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]         ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]         ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]   ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]          ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]          ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]          ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult4|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult5|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]          ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]    ; 1       ;
; norm:norm_0|square:square_3|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]   ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_8~0           ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_8~0           ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]   ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]         ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]         ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]   ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]          ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]          ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]          ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult2|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult3|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]          ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]    ; 1       ;
; norm:norm_0|square:square_1|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]   ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_8~0           ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_8~0           ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]   ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]         ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]    ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]          ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]         ; 1       ;
; norm:norm_0|abs:abs_0|lpm_mult:Mult1|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]         ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]   ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]    ; 1       ;
; norm:norm_0|square:square_0|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]    ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Other Routing Usage Summary                                   ;
+-----------------------------------+---------------------------+
; Other Routing Resource Type       ; Usage                     ;
+-----------------------------------+---------------------------+
; Block interconnects               ; 2,086 / 232,464 ( < 1 % ) ;
; C16 interconnects                 ; 158 / 6,642 ( 2 % )       ;
; C4 interconnects                  ; 1,355 / 136,080 ( < 1 % ) ;
; Direct links                      ; 326 / 232,464 ( < 1 % )   ;
; GXB block output buffers          ; 0 / 2,640 ( 0 % )         ;
; Global clocks                     ; 2 / 30 ( 7 % )            ;
; Interquad Reference Clock Outputs ; 0 / 2 ( 0 % )             ;
; Interquad TXRX Clocks             ; 0 / 16 ( 0 % )            ;
; Interquad TXRX PCSRX outputs      ; 0 / 8 ( 0 % )             ;
; Interquad TXRX PCSTX outputs      ; 0 / 8 ( 0 % )             ;
; Local interconnects               ; 262 / 73,920 ( < 1 % )    ;
; R24 interconnects                 ; 95 / 6,930 ( 1 % )        ;
; R4 interconnects                  ; 1,267 / 190,740 ( < 1 % ) ;
+-----------------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 15.12) ; Number of LABs  (Total = 100) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 0                             ;
; 2                                           ; 2                             ;
; 3                                           ; 1                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 0                             ;
; 8                                           ; 1                             ;
; 9                                           ; 0                             ;
; 10                                          ; 0                             ;
; 11                                          ; 0                             ;
; 12                                          ; 1                             ;
; 13                                          ; 2                             ;
; 14                                          ; 7                             ;
; 15                                          ; 5                             ;
; 16                                          ; 80                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.66) ; Number of LABs  (Total = 100) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 33                            ;
; 1 Clock                            ; 33                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.96) ; Number of LABs  (Total = 100) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 1                             ;
; 4                                            ; 0                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 7                             ;
; 15                                           ; 10                            ;
; 16                                           ; 53                            ;
; 17                                           ; 1                             ;
; 18                                           ; 3                             ;
; 19                                           ; 7                             ;
; 20                                           ; 5                             ;
; 21                                           ; 5                             ;
; 22                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 13.90) ; Number of LABs  (Total = 100) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 0                             ;
; 2                                                ; 2                             ;
; 3                                                ; 1                             ;
; 4                                                ; 0                             ;
; 5                                                ; 0                             ;
; 6                                                ; 1                             ;
; 7                                                ; 0                             ;
; 8                                                ; 0                             ;
; 9                                                ; 2                             ;
; 10                                               ; 5                             ;
; 11                                               ; 6                             ;
; 12                                               ; 16                            ;
; 13                                               ; 3                             ;
; 14                                               ; 20                            ;
; 15                                               ; 15                            ;
; 16                                               ; 11                            ;
; 17                                               ; 2                             ;
; 18                                               ; 8                             ;
; 19                                               ; 7                             ;
; 20                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 19.36) ; Number of LABs  (Total = 100) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 8                             ;
; 11                                           ; 3                             ;
; 12                                           ; 7                             ;
; 13                                           ; 9                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 4                             ;
; 17                                           ; 6                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 4                             ;
; 22                                           ; 2                             ;
; 23                                           ; 2                             ;
; 24                                           ; 3                             ;
; 25                                           ; 0                             ;
; 26                                           ; 13                            ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 4                             ;
; 32                                           ; 0                             ;
; 33                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 194       ; 0            ; 0            ; 194       ; 194       ; 0            ; 64           ; 0            ; 0            ; 130          ; 0            ; 64           ; 130          ; 0            ; 0            ; 0            ; 64           ; 0            ; 0            ; 0            ; 0            ; 0            ; 194       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 194          ; 194          ; 194          ; 194          ; 194          ; 0         ; 194          ; 194          ; 0         ; 0         ; 194          ; 130          ; 194          ; 194          ; 64           ; 194          ; 130          ; 64           ; 194          ; 194          ; 194          ; 130          ; 194          ; 194          ; 194          ; 194          ; 194          ; 0         ; 194          ; 194          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; incReal[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incReal[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; incImag[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outaDist[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outbDist[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outcDist[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outdDist[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaImag[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inaReal[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbImag[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; inbReal[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indImag[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; indReal[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX30CF23C6 for design dotProduct
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX75CF23C6 is compatible
    Info (176445): Device EP4CGX50CF23C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location AB3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K4
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location J4
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D3
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 194 pins of 194 total pins
    Info (169086): Pin incReal[0] not assigned to an exact location on the device
    Info (169086): Pin incReal[1] not assigned to an exact location on the device
    Info (169086): Pin incReal[2] not assigned to an exact location on the device
    Info (169086): Pin incReal[3] not assigned to an exact location on the device
    Info (169086): Pin incReal[4] not assigned to an exact location on the device
    Info (169086): Pin incReal[5] not assigned to an exact location on the device
    Info (169086): Pin incReal[6] not assigned to an exact location on the device
    Info (169086): Pin incReal[7] not assigned to an exact location on the device
    Info (169086): Pin incReal[8] not assigned to an exact location on the device
    Info (169086): Pin incReal[9] not assigned to an exact location on the device
    Info (169086): Pin incReal[10] not assigned to an exact location on the device
    Info (169086): Pin incReal[11] not assigned to an exact location on the device
    Info (169086): Pin incReal[12] not assigned to an exact location on the device
    Info (169086): Pin incReal[13] not assigned to an exact location on the device
    Info (169086): Pin incReal[14] not assigned to an exact location on the device
    Info (169086): Pin incReal[15] not assigned to an exact location on the device
    Info (169086): Pin incImag[0] not assigned to an exact location on the device
    Info (169086): Pin incImag[1] not assigned to an exact location on the device
    Info (169086): Pin incImag[2] not assigned to an exact location on the device
    Info (169086): Pin incImag[3] not assigned to an exact location on the device
    Info (169086): Pin incImag[4] not assigned to an exact location on the device
    Info (169086): Pin incImag[5] not assigned to an exact location on the device
    Info (169086): Pin incImag[6] not assigned to an exact location on the device
    Info (169086): Pin incImag[7] not assigned to an exact location on the device
    Info (169086): Pin incImag[8] not assigned to an exact location on the device
    Info (169086): Pin incImag[9] not assigned to an exact location on the device
    Info (169086): Pin incImag[10] not assigned to an exact location on the device
    Info (169086): Pin incImag[11] not assigned to an exact location on the device
    Info (169086): Pin incImag[12] not assigned to an exact location on the device
    Info (169086): Pin incImag[13] not assigned to an exact location on the device
    Info (169086): Pin incImag[14] not assigned to an exact location on the device
    Info (169086): Pin incImag[15] not assigned to an exact location on the device
    Info (169086): Pin outaDist[0] not assigned to an exact location on the device
    Info (169086): Pin outaDist[1] not assigned to an exact location on the device
    Info (169086): Pin outaDist[2] not assigned to an exact location on the device
    Info (169086): Pin outaDist[3] not assigned to an exact location on the device
    Info (169086): Pin outaDist[4] not assigned to an exact location on the device
    Info (169086): Pin outaDist[5] not assigned to an exact location on the device
    Info (169086): Pin outaDist[6] not assigned to an exact location on the device
    Info (169086): Pin outaDist[7] not assigned to an exact location on the device
    Info (169086): Pin outaDist[8] not assigned to an exact location on the device
    Info (169086): Pin outaDist[9] not assigned to an exact location on the device
    Info (169086): Pin outaDist[10] not assigned to an exact location on the device
    Info (169086): Pin outaDist[11] not assigned to an exact location on the device
    Info (169086): Pin outaDist[12] not assigned to an exact location on the device
    Info (169086): Pin outaDist[13] not assigned to an exact location on the device
    Info (169086): Pin outaDist[14] not assigned to an exact location on the device
    Info (169086): Pin outaDist[15] not assigned to an exact location on the device
    Info (169086): Pin outbDist[0] not assigned to an exact location on the device
    Info (169086): Pin outbDist[1] not assigned to an exact location on the device
    Info (169086): Pin outbDist[2] not assigned to an exact location on the device
    Info (169086): Pin outbDist[3] not assigned to an exact location on the device
    Info (169086): Pin outbDist[4] not assigned to an exact location on the device
    Info (169086): Pin outbDist[5] not assigned to an exact location on the device
    Info (169086): Pin outbDist[6] not assigned to an exact location on the device
    Info (169086): Pin outbDist[7] not assigned to an exact location on the device
    Info (169086): Pin outbDist[8] not assigned to an exact location on the device
    Info (169086): Pin outbDist[9] not assigned to an exact location on the device
    Info (169086): Pin outbDist[10] not assigned to an exact location on the device
    Info (169086): Pin outbDist[11] not assigned to an exact location on the device
    Info (169086): Pin outbDist[12] not assigned to an exact location on the device
    Info (169086): Pin outbDist[13] not assigned to an exact location on the device
    Info (169086): Pin outbDist[14] not assigned to an exact location on the device
    Info (169086): Pin outbDist[15] not assigned to an exact location on the device
    Info (169086): Pin outcDist[0] not assigned to an exact location on the device
    Info (169086): Pin outcDist[1] not assigned to an exact location on the device
    Info (169086): Pin outcDist[2] not assigned to an exact location on the device
    Info (169086): Pin outcDist[3] not assigned to an exact location on the device
    Info (169086): Pin outcDist[4] not assigned to an exact location on the device
    Info (169086): Pin outcDist[5] not assigned to an exact location on the device
    Info (169086): Pin outcDist[6] not assigned to an exact location on the device
    Info (169086): Pin outcDist[7] not assigned to an exact location on the device
    Info (169086): Pin outcDist[8] not assigned to an exact location on the device
    Info (169086): Pin outcDist[9] not assigned to an exact location on the device
    Info (169086): Pin outcDist[10] not assigned to an exact location on the device
    Info (169086): Pin outcDist[11] not assigned to an exact location on the device
    Info (169086): Pin outcDist[12] not assigned to an exact location on the device
    Info (169086): Pin outcDist[13] not assigned to an exact location on the device
    Info (169086): Pin outcDist[14] not assigned to an exact location on the device
    Info (169086): Pin outcDist[15] not assigned to an exact location on the device
    Info (169086): Pin outdDist[0] not assigned to an exact location on the device
    Info (169086): Pin outdDist[1] not assigned to an exact location on the device
    Info (169086): Pin outdDist[2] not assigned to an exact location on the device
    Info (169086): Pin outdDist[3] not assigned to an exact location on the device
    Info (169086): Pin outdDist[4] not assigned to an exact location on the device
    Info (169086): Pin outdDist[5] not assigned to an exact location on the device
    Info (169086): Pin outdDist[6] not assigned to an exact location on the device
    Info (169086): Pin outdDist[7] not assigned to an exact location on the device
    Info (169086): Pin outdDist[8] not assigned to an exact location on the device
    Info (169086): Pin outdDist[9] not assigned to an exact location on the device
    Info (169086): Pin outdDist[10] not assigned to an exact location on the device
    Info (169086): Pin outdDist[11] not assigned to an exact location on the device
    Info (169086): Pin outdDist[12] not assigned to an exact location on the device
    Info (169086): Pin outdDist[13] not assigned to an exact location on the device
    Info (169086): Pin outdDist[14] not assigned to an exact location on the device
    Info (169086): Pin outdDist[15] not assigned to an exact location on the device
    Info (169086): Pin inaImag[0] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin inaReal[0] not assigned to an exact location on the device
    Info (169086): Pin inaImag[3] not assigned to an exact location on the device
    Info (169086): Pin inaImag[2] not assigned to an exact location on the device
    Info (169086): Pin inaImag[1] not assigned to an exact location on the device
    Info (169086): Pin inaReal[3] not assigned to an exact location on the device
    Info (169086): Pin inaReal[2] not assigned to an exact location on the device
    Info (169086): Pin inaReal[1] not assigned to an exact location on the device
    Info (169086): Pin inaImag[5] not assigned to an exact location on the device
    Info (169086): Pin inaImag[4] not assigned to an exact location on the device
    Info (169086): Pin inaReal[5] not assigned to an exact location on the device
    Info (169086): Pin inaReal[4] not assigned to an exact location on the device
    Info (169086): Pin inaImag[7] not assigned to an exact location on the device
    Info (169086): Pin inaImag[6] not assigned to an exact location on the device
    Info (169086): Pin inaReal[7] not assigned to an exact location on the device
    Info (169086): Pin inaReal[6] not assigned to an exact location on the device
    Info (169086): Pin inaImag[9] not assigned to an exact location on the device
    Info (169086): Pin inaImag[8] not assigned to an exact location on the device
    Info (169086): Pin inaReal[9] not assigned to an exact location on the device
    Info (169086): Pin inaReal[8] not assigned to an exact location on the device
    Info (169086): Pin inaImag[11] not assigned to an exact location on the device
    Info (169086): Pin inaImag[10] not assigned to an exact location on the device
    Info (169086): Pin inaReal[11] not assigned to an exact location on the device
    Info (169086): Pin inaReal[10] not assigned to an exact location on the device
    Info (169086): Pin inaImag[13] not assigned to an exact location on the device
    Info (169086): Pin inaImag[12] not assigned to an exact location on the device
    Info (169086): Pin inaReal[13] not assigned to an exact location on the device
    Info (169086): Pin inaReal[12] not assigned to an exact location on the device
    Info (169086): Pin inbImag[0] not assigned to an exact location on the device
    Info (169086): Pin inbReal[0] not assigned to an exact location on the device
    Info (169086): Pin inbImag[3] not assigned to an exact location on the device
    Info (169086): Pin inbImag[2] not assigned to an exact location on the device
    Info (169086): Pin inbImag[1] not assigned to an exact location on the device
    Info (169086): Pin inbReal[3] not assigned to an exact location on the device
    Info (169086): Pin inbReal[2] not assigned to an exact location on the device
    Info (169086): Pin inbReal[1] not assigned to an exact location on the device
    Info (169086): Pin inbImag[5] not assigned to an exact location on the device
    Info (169086): Pin inbImag[4] not assigned to an exact location on the device
    Info (169086): Pin inbReal[5] not assigned to an exact location on the device
    Info (169086): Pin inbReal[4] not assigned to an exact location on the device
    Info (169086): Pin inbImag[7] not assigned to an exact location on the device
    Info (169086): Pin inbImag[6] not assigned to an exact location on the device
    Info (169086): Pin inbReal[7] not assigned to an exact location on the device
    Info (169086): Pin inbReal[6] not assigned to an exact location on the device
    Info (169086): Pin inbImag[9] not assigned to an exact location on the device
    Info (169086): Pin inbImag[8] not assigned to an exact location on the device
    Info (169086): Pin inbReal[9] not assigned to an exact location on the device
    Info (169086): Pin inbReal[8] not assigned to an exact location on the device
    Info (169086): Pin inbImag[11] not assigned to an exact location on the device
    Info (169086): Pin inbImag[10] not assigned to an exact location on the device
    Info (169086): Pin inbReal[11] not assigned to an exact location on the device
    Info (169086): Pin inbReal[10] not assigned to an exact location on the device
    Info (169086): Pin inbImag[13] not assigned to an exact location on the device
    Info (169086): Pin inbImag[12] not assigned to an exact location on the device
    Info (169086): Pin inbReal[13] not assigned to an exact location on the device
    Info (169086): Pin inbReal[12] not assigned to an exact location on the device
    Info (169086): Pin indReal[0] not assigned to an exact location on the device
    Info (169086): Pin indImag[0] not assigned to an exact location on the device
    Info (169086): Pin indImag[3] not assigned to an exact location on the device
    Info (169086): Pin indImag[2] not assigned to an exact location on the device
    Info (169086): Pin indImag[1] not assigned to an exact location on the device
    Info (169086): Pin indReal[3] not assigned to an exact location on the device
    Info (169086): Pin indReal[2] not assigned to an exact location on the device
    Info (169086): Pin indReal[1] not assigned to an exact location on the device
    Info (169086): Pin indImag[5] not assigned to an exact location on the device
    Info (169086): Pin indImag[4] not assigned to an exact location on the device
    Info (169086): Pin indReal[5] not assigned to an exact location on the device
    Info (169086): Pin indReal[4] not assigned to an exact location on the device
    Info (169086): Pin indImag[7] not assigned to an exact location on the device
    Info (169086): Pin indImag[6] not assigned to an exact location on the device
    Info (169086): Pin indReal[7] not assigned to an exact location on the device
    Info (169086): Pin indReal[6] not assigned to an exact location on the device
    Info (169086): Pin indImag[9] not assigned to an exact location on the device
    Info (169086): Pin indImag[8] not assigned to an exact location on the device
    Info (169086): Pin indReal[9] not assigned to an exact location on the device
    Info (169086): Pin indReal[8] not assigned to an exact location on the device
    Info (169086): Pin indImag[11] not assigned to an exact location on the device
    Info (169086): Pin indImag[10] not assigned to an exact location on the device
    Info (169086): Pin indReal[11] not assigned to an exact location on the device
    Info (169086): Pin indReal[10] not assigned to an exact location on the device
    Info (169086): Pin indImag[13] not assigned to an exact location on the device
    Info (169086): Pin indImag[12] not assigned to an exact location on the device
    Info (169086): Pin indReal[13] not assigned to an exact location on the device
    Info (169086): Pin indReal[12] not assigned to an exact location on the device
    Info (169086): Pin inaImag[14] not assigned to an exact location on the device
    Info (169086): Pin inaReal[14] not assigned to an exact location on the device
    Info (169086): Pin inaImag[15] not assigned to an exact location on the device
    Info (169086): Pin inaReal[15] not assigned to an exact location on the device
    Info (169086): Pin inbImag[14] not assigned to an exact location on the device
    Info (169086): Pin inbReal[14] not assigned to an exact location on the device
    Info (169086): Pin inbImag[15] not assigned to an exact location on the device
    Info (169086): Pin inbReal[15] not assigned to an exact location on the device
    Info (169086): Pin indImag[14] not assigned to an exact location on the device
    Info (169086): Pin indReal[14] not assigned to an exact location on the device
    Info (169086): Pin indImag[15] not assigned to an exact location on the device
    Info (169086): Pin indReal[15] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dotProduct.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29
Info (176353): Automatically promoted node rst~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 192 (unused VREF, 2.5V VCCIO, 128 input, 64 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:03
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X46_Y45 to location X57_Y55
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.83 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 2.5 V at N11
    Info (169178): Pin rst uses I/O standard 2.5 V at M11
Info (144001): Generated suppressed messages file C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/output_files/dotProduct.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5096 megabytes
    Info: Processing ended: Tue Aug 03 00:20:49 2021
    Info: Elapsed time: 00:01:12
    Info: Total CPU time (on all processors): 00:01:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/aaron/Desktop/git_tesis/quartusWorkspace/dotProduct/output_files/dotProduct.fit.smsg.


