; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_add_cat_11(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %.frozen = freeze i32 %9, !dbg !14
  %10 = sdiv i32 %.frozen, 16, !dbg !14
  %11 = srem i32 %10, 64, !dbg !15
  %12 = mul i32 %10, 16, !dbg !16
  %.decomposed = sub i32 %.frozen, %12, !dbg !16
  %13 = sdiv i32 %9, 1024, !dbg !17
  %14 = sext i32 %9 to i64, !dbg !18
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !18
  %16 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %15, i1 true) #1, !dbg !19
  %17 = extractvalue { i32, i32 } %16, 0, !dbg !19
  %18 = extractvalue { i32, i32 } %16, 1, !dbg !19
  %19 = bitcast i32 %17 to float, !dbg !19
  %20 = bitcast i32 %18 to float, !dbg !19
  %21 = icmp slt i32 %11, 16, !dbg !20
  %22 = add nsw i32 %11, -16, !dbg !21
  %23 = icmp ult i32 %22, 32, !dbg !21
  %24 = shl nsw i32 %11, 4, !dbg !22
  %25 = shl nsw i32 %13, 9, !dbg !23
  %26 = add nsw i32 %.decomposed, -256, !dbg !22
  %27 = add nsw i32 %26, %25, !dbg !24
  %28 = add nsw i32 %27, %24, !dbg !25
  %29 = sext i32 %28 to i64, !dbg !26
  %30 = getelementptr float, ptr addrspace(1) %1, i64 %29, !dbg !26
  %31 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %30, i1 %23, i32 0, i1 %23, i32 0, i1 %23) #1, !dbg !27
  %32 = extractvalue { i32, i32 } %31, 0, !dbg !27
  %33 = extractvalue { i32, i32 } %31, 1, !dbg !27
  %34 = bitcast i32 %32 to float, !dbg !27
  %35 = bitcast i32 %33 to float, !dbg !27
  %36 = select i1 %23, float %34, float 0.000000e+00, !dbg !28
  %37 = select i1 %23, float %35, float 0.000000e+00, !dbg !28
  %38 = select i1 %21, float 0.000000e+00, float %36, !dbg !29
  %39 = select i1 %21, float 0.000000e+00, float %37, !dbg !29
  %40 = fadd float %38, %19, !dbg !30
  %41 = fadd float %39, %20, !dbg !30
  %42 = bitcast float %40 to i32, !dbg !31
  %43 = bitcast float %41 to i32, !dbg !31
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %42, i32 %43, ptr addrspace(1) %15, i1 true) #1, !dbg !31
  ret void, !dbg !32
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7poeanbqmnaji7hbpvhl3hsjx2y73krn5zksmxhiunujzypr3f4.py", directory: "inductor_cache/7p")
!4 = !{ptr @triton_poi_fused_add_cat_11, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_cat_11, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_cat_11", linkageName: "triton_poi_fused_add_cat_11", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 27, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 28, column: 35, scope: !7)
!19 = !DILocation(line: 28, column: 40, scope: !7)
!20 = !DILocation(line: 33, column: 18, scope: !7)
!21 = !DILocation(line: 40, column: 19, scope: !7)
!22 = !DILocation(line: 41, column: 40, scope: !7)
!23 = !DILocation(line: 41, column: 58, scope: !7)
!24 = !DILocation(line: 41, column: 36, scope: !7)
!25 = !DILocation(line: 41, column: 54, scope: !7)
!26 = !DILocation(line: 41, column: 31, scope: !7)
!27 = !DILocation(line: 41, column: 63, scope: !7)
!28 = !DILocation(line: 48, column: 35, scope: !7)
!29 = !DILocation(line: 49, column: 33, scope: !7)
!30 = !DILocation(line: 50, column: 20, scope: !7)
!31 = !DILocation(line: 51, column: 40, scope: !7)
!32 = !DILocation(line: 51, column: 4, scope: !7)
