{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 02:18:39 2022 " "Info: Processing started: Wed Nov 30 02:18:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stack -c stack --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stack -c stack --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "next_dout\[0\] " "Warning: Node \"next_dout\[0\]\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~4 " "Warning: Node \"stack~4\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~12 " "Warning: Node \"stack~12\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~28 " "Warning: Node \"stack~28\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~20 " "Warning: Node \"stack~20\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~0 " "Warning: Node \"stack~0\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~8 " "Warning: Node \"stack~8\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~24 " "Warning: Node \"stack~24\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~16 " "Warning: Node \"stack~16\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_dout\[1\] " "Warning: Node \"next_dout\[1\]\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~29 " "Warning: Node \"stack~29\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~21 " "Warning: Node \"stack~21\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~13 " "Warning: Node \"stack~13\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~5 " "Warning: Node \"stack~5\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~17 " "Warning: Node \"stack~17\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~25 " "Warning: Node \"stack~25\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~9 " "Warning: Node \"stack~9\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~1 " "Warning: Node \"stack~1\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_dout\[2\] " "Warning: Node \"next_dout\[2\]\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~14 " "Warning: Node \"stack~14\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~6 " "Warning: Node \"stack~6\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~22 " "Warning: Node \"stack~22\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~18 " "Warning: Node \"stack~18\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~2 " "Warning: Node \"stack~2\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~10 " "Warning: Node \"stack~10\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~26 " "Warning: Node \"stack~26\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~30 " "Warning: Node \"stack~30\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "next_dout\[3\] " "Warning: Node \"next_dout\[3\]\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~7 " "Warning: Node \"stack~7\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~3 " "Warning: Node \"stack~3\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~23 " "Warning: Node \"stack~23\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~19 " "Warning: Node \"stack~19\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~15 " "Warning: Node \"stack~15\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~11 " "Warning: Node \"stack~11\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~27 " "Warning: Node \"stack~27\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "stack~31 " "Warning: Node \"stack~31\" is a latch" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "push " "Info: Assuming node \"push\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "rtl~7 " "Info: Detected gated clock \"rtl~7\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~5 " "Info: Detected gated clock \"rtl~5\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~8 " "Info: Detected gated clock \"rtl~8\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~3 " "Info: Detected gated clock \"rtl~3\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~4 " "Info: Detected gated clock \"rtl~4\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~6 " "Info: Detected gated clock \"rtl~6\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~2 " "Info: Detected gated clock \"rtl~2\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rtl~0 " "Info: Detected gated clock \"rtl~0\" as buffer" {  } { { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "rtl~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "index\[0\] " "Info: Detected ripple clock \"index\[0\]\" as buffer" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "index\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "index\[2\] " "Info: Detected ripple clock \"index\[2\]\" as buffer" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "index\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "index\[1\] " "Info: Detected ripple clock \"index\[1\]\" as buffer" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "index\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register index\[0\] register index\[2\] 331.46 MHz 3.017 ns Internal " "Info: Clock \"clk\" has Internal fmax of 331.46 MHz between source register \"index\[0\]\" and destination register \"index\[2\]\" (period= 3.017 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.698 ns + Longest register register " "Info: + Longest register to register delay is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns index\[0\] 1 REG LCFF_X38_Y11_N19 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N19; Fanout = 29; REG Node = 'index\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.178 ns) 1.636 ns index~7 2 COMB LCCOMB_X27_Y11_N10 1 " "Info: 2: + IC(1.458 ns) + CELL(0.178 ns) = 1.636 ns; Loc. = LCCOMB_X27_Y11_N10; Fanout = 1; COMB Node = 'index~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { index[0] index~7 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.178 ns) 2.602 ns index~8 3 COMB LCCOMB_X27_Y11_N14 1 " "Info: 3: + IC(0.788 ns) + CELL(0.178 ns) = 2.602 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'index~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { index~7 index~8 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.698 ns index\[2\] 4 REG LCFF_X27_Y11_N15 13 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.698 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 13; REG Node = 'index\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { index~8 index[2] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.452 ns ( 16.75 % ) " "Info: Total cell delay = 0.452 ns ( 16.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.246 ns ( 83.25 % ) " "Info: Total interconnect delay = 2.246 ns ( 83.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { index[0] index~7 index~8 index[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { index[0] {} index~7 {} index~8 {} index[2] {} } { 0.000ns 1.458ns 0.788ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns - Smallest " "Info: - Smallest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.335 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.602 ns) 3.335 ns index\[2\] 2 REG LCFF_X27_Y11_N15 13 " "Info: 2: + IC(1.707 ns) + CELL(0.602 ns) = 3.335 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 13; REG Node = 'index\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { clk index[2] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 48.82 % ) " "Info: Total cell delay = 1.628 ns ( 48.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.707 ns ( 51.18 % ) " "Info: Total interconnect delay = 1.707 ns ( 51.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { clk index[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { clk {} clk~combout {} index[2] {} } { 0.000ns 0.000ns 1.707ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.415 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.602 ns) 3.415 ns index\[0\] 2 REG LCFF_X38_Y11_N19 29 " "Info: 2: + IC(1.787 ns) + CELL(0.602 ns) = 3.415 ns; Loc. = LCFF_X38_Y11_N19; Fanout = 29; REG Node = 'index\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clk index[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 47.67 % ) " "Info: Total cell delay = 1.628 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 52.33 % ) " "Info: Total interconnect delay = 1.787 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { clk index[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.415 ns" { clk {} clk~combout {} index[0] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { clk index[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { clk {} clk~combout {} index[2] {} } { 0.000ns 0.000ns 1.707ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { clk index[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.415 ns" { clk {} clk~combout {} index[0] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { index[0] index~7 index~8 index[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { index[0] {} index~7 {} index~8 {} index[2] {} } { 0.000ns 1.458ns 0.788ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.335 ns" { clk index[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.335 ns" { clk {} clk~combout {} index[2] {} } { 0.000ns 0.000ns 1.707ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { clk index[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.415 ns" { clk {} clk~combout {} index[0] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "push register stack~8 register next_dout\[0\] 60.61 MHz 16.5 ns Internal " "Info: Clock \"push\" has Internal fmax of 60.61 MHz between source register \"stack~8\" and destination register \"next_dout\[0\]\" (period= 16.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.281 ns + Longest register register " "Info: + Longest register to register delay is 3.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stack~8 1 REG LCCOMB_X39_Y11_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X39_Y11_N18; Fanout = 1; REG Node = 'stack~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { stack~8 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.178 ns) 0.713 ns stack~32 2 COMB LCCOMB_X38_Y11_N0 1 " "Info: 2: + IC(0.535 ns) + CELL(0.178 ns) = 0.713 ns; Loc. = LCCOMB_X38_Y11_N0; Fanout = 1; COMB Node = 'stack~32'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { stack~8 stack~32 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.178 ns) 1.689 ns stack~33 3 COMB LCCOMB_X37_Y12_N24 1 " "Info: 3: + IC(0.798 ns) + CELL(0.178 ns) = 1.689 ns; Loc. = LCCOMB_X37_Y12_N24; Fanout = 1; COMB Node = 'stack~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { stack~32 stack~33 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 2.319 ns next_dout~4 4 COMB LCCOMB_X37_Y12_N0 1 " "Info: 4: + IC(0.308 ns) + CELL(0.322 ns) = 2.319 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 1; COMB Node = 'next_dout~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { stack~33 next_dout~4 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 2.801 ns next_dout~5 5 COMB LCCOMB_X37_Y12_N2 1 " "Info: 5: + IC(0.304 ns) + CELL(0.178 ns) = 2.801 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 1; COMB Node = 'next_dout~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { next_dout~4 next_dout~5 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 3.281 ns next_dout\[0\] 6 REG LCCOMB_X37_Y12_N16 1 " "Info: 6: + IC(0.302 ns) + CELL(0.178 ns) = 3.281 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; REG Node = 'next_dout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { next_dout~5 next_dout[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.034 ns ( 31.51 % ) " "Info: Total cell delay = 1.034 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.247 ns ( 68.49 % ) " "Info: Total interconnect delay = 2.247 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.281 ns" { stack~8 stack~32 stack~33 next_dout~4 next_dout~5 next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.281 ns" { stack~8 {} stack~32 {} stack~33 {} next_dout~4 {} next_dout~5 {} next_dout[0] {} } { 0.000ns 0.535ns 0.798ns 0.308ns 0.304ns 0.302ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.775 ns - Smallest " "Info: - Smallest clock skew is -3.775 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 2.986 ns + Shortest register " "Info: + Shortest clock path from clock \"push\" to destination register is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns push 1 CLK PIN_M2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 14; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns push~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'push~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { push push~clkctrl } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.322 ns) 2.986 ns next_dout\[0\] 3 REG LCCOMB_X37_Y12_N16 1 " "Info: 3: + IC(1.406 ns) + CELL(0.322 ns) = 2.986 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; REG Node = 'next_dout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { push~clkctrl next_dout[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.14 % ) " "Info: Total cell delay = 1.348 ns ( 45.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 54.86 % ) " "Info: Total interconnect delay = 1.638 ns ( 54.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { push push~clkctrl next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { push {} push~combout {} push~clkctrl {} next_dout[0] {} } { 0.000ns 0.000ns 0.232ns 1.406ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push source 6.761 ns - Longest register " "Info: - Longest clock path from clock \"push\" to source register is 6.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns push 1 CLK PIN_M2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 14; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.708 ns) + CELL(0.516 ns) 3.250 ns rtl~8 2 COMB LCCOMB_X27_Y11_N2 1 " "Info: 2: + IC(1.708 ns) + CELL(0.516 ns) = 3.250 ns; Loc. = LCCOMB_X27_Y11_N2; Fanout = 1; COMB Node = 'rtl~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.224 ns" { push rtl~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.000 ns) 5.070 ns rtl~8clkctrl 3 COMB CLKCTRL_G6 4 " "Info: 3: + IC(1.820 ns) + CELL(0.000 ns) = 5.070 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'rtl~8clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { rtl~8 rtl~8clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.322 ns) 6.761 ns stack~8 4 REG LCCOMB_X39_Y11_N18 1 " "Info: 4: + IC(1.369 ns) + CELL(0.322 ns) = 6.761 ns; Loc. = LCCOMB_X39_Y11_N18; Fanout = 1; REG Node = 'stack~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { rtl~8clkctrl stack~8 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.864 ns ( 27.57 % ) " "Info: Total cell delay = 1.864 ns ( 27.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.897 ns ( 72.43 % ) " "Info: Total interconnect delay = 4.897 ns ( 72.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.761 ns" { push rtl~8 rtl~8clkctrl stack~8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.761 ns" { push {} push~combout {} rtl~8 {} rtl~8clkctrl {} stack~8 {} } { 0.000ns 0.000ns 1.708ns 1.820ns 1.369ns } { 0.000ns 1.026ns 0.516ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { push push~clkctrl next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { push {} push~combout {} push~clkctrl {} next_dout[0] {} } { 0.000ns 0.000ns 0.232ns 1.406ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.761 ns" { push rtl~8 rtl~8clkctrl stack~8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.761 ns" { push {} push~combout {} rtl~8 {} rtl~8clkctrl {} stack~8 {} } { 0.000ns 0.000ns 1.708ns 1.820ns 1.369ns } { 0.000ns 1.026ns 0.516ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.194 ns + " "Info: + Micro setup delay of destination is 1.194 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.281 ns" { stack~8 stack~32 stack~33 next_dout~4 next_dout~5 next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.281 ns" { stack~8 {} stack~32 {} stack~33 {} next_dout~4 {} next_dout~5 {} next_dout[0] {} } { 0.000ns 0.535ns 0.798ns 0.308ns 0.304ns 0.302ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { push push~clkctrl next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { push {} push~combout {} push~clkctrl {} next_dout[0] {} } { 0.000ns 0.000ns 0.232ns 1.406ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.761 ns" { push rtl~8 rtl~8clkctrl stack~8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.761 ns" { push {} push~combout {} rtl~8 {} rtl~8clkctrl {} stack~8 {} } { 0.000ns 0.000ns 1.708ns 1.820ns 1.369ns } { 0.000ns 1.026ns 0.516ns 0.000ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "next_dout\[0\] pop push 7.037 ns register " "Info: tsu for register \"next_dout\[0\]\" (data pin = \"pop\", clock pin = \"push\") is 7.037 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.829 ns + Longest pin register " "Info: + Longest pin to register delay is 8.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns pop 1 PIN PIN_A17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A17; Fanout = 10; PIN Node = 'pop'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pop } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.473 ns) + CELL(0.521 ns) 7.867 ns next_dout~4 2 COMB LCCOMB_X37_Y12_N0 1 " "Info: 2: + IC(6.473 ns) + CELL(0.521 ns) = 7.867 ns; Loc. = LCCOMB_X37_Y12_N0; Fanout = 1; COMB Node = 'next_dout~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.994 ns" { pop next_dout~4 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.178 ns) 8.349 ns next_dout~5 3 COMB LCCOMB_X37_Y12_N2 1 " "Info: 3: + IC(0.304 ns) + CELL(0.178 ns) = 8.349 ns; Loc. = LCCOMB_X37_Y12_N2; Fanout = 1; COMB Node = 'next_dout~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.482 ns" { next_dout~4 next_dout~5 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 8.829 ns next_dout\[0\] 4 REG LCCOMB_X37_Y12_N16 1 " "Info: 4: + IC(0.302 ns) + CELL(0.178 ns) = 8.829 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; REG Node = 'next_dout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { next_dout~5 next_dout[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.750 ns ( 19.82 % ) " "Info: Total cell delay = 1.750 ns ( 19.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.079 ns ( 80.18 % ) " "Info: Total interconnect delay = 7.079 ns ( 80.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.829 ns" { pop next_dout~4 next_dout~5 next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.829 ns" { pop {} pop~combout {} next_dout~4 {} next_dout~5 {} next_dout[0] {} } { 0.000ns 0.000ns 6.473ns 0.304ns 0.302ns } { 0.000ns 0.873ns 0.521ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.194 ns + " "Info: + Micro setup delay of destination is 1.194 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "push destination 2.986 ns - Shortest register " "Info: - Shortest clock path from clock \"push\" to destination register is 2.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns push 1 CLK PIN_M2 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 14; CLK Node = 'push'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { push } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns push~clkctrl 2 COMB CLKCTRL_G1 4 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'push~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { push push~clkctrl } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.322 ns) 2.986 ns next_dout\[0\] 3 REG LCCOMB_X37_Y12_N16 1 " "Info: 3: + IC(1.406 ns) + CELL(0.322 ns) = 2.986 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; REG Node = 'next_dout\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { push~clkctrl next_dout[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.14 % ) " "Info: Total cell delay = 1.348 ns ( 45.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.638 ns ( 54.86 % ) " "Info: Total interconnect delay = 1.638 ns ( 54.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { push push~clkctrl next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { push {} push~combout {} push~clkctrl {} next_dout[0] {} } { 0.000ns 0.000ns 0.232ns 1.406ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.829 ns" { pop next_dout~4 next_dout~5 next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.829 ns" { pop {} pop~combout {} next_dout~4 {} next_dout~5 {} next_dout[0] {} } { 0.000ns 0.000ns 6.473ns 0.304ns 0.302ns } { 0.000ns 0.873ns 0.521ns 0.178ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.986 ns" { push push~clkctrl next_dout[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.986 ns" { push {} push~combout {} push~clkctrl {} next_dout[0] {} } { 0.000ns 0.000ns 0.232ns 1.406ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk full index\[0\] 10.290 ns register " "Info: tco from clock \"clk\" to destination pin \"full\" through register \"index\[0\]\" is 10.290 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.415 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.602 ns) 3.415 ns index\[0\] 2 REG LCFF_X38_Y11_N19 29 " "Info: 2: + IC(1.787 ns) + CELL(0.602 ns) = 3.415 ns; Loc. = LCFF_X38_Y11_N19; Fanout = 29; REG Node = 'index\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.389 ns" { clk index[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 47.67 % ) " "Info: Total cell delay = 1.628 ns ( 47.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.787 ns ( 52.33 % ) " "Info: Total interconnect delay = 1.787 ns ( 52.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { clk index[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.415 ns" { clk {} clk~combout {} index[0] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.598 ns + Longest register pin " "Info: + Longest register to pin delay is 6.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns index\[0\] 1 REG LCFF_X38_Y11_N19 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N19; Fanout = 29; REG Node = 'index\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { index[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.476 ns) + CELL(0.278 ns) 1.754 ns WideOr1 2 COMB LCCOMB_X27_Y11_N4 1 " "Info: 2: + IC(1.476 ns) + CELL(0.278 ns) = 1.754 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 1; COMB Node = 'WideOr1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { index[0] WideOr1 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(3.006 ns) 6.598 ns full 3 PIN PIN_A13 0 " "Info: 3: + IC(1.838 ns) + CELL(3.006 ns) = 6.598 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'full'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.844 ns" { WideOr1 full } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.284 ns ( 49.77 % ) " "Info: Total cell delay = 3.284 ns ( 49.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.314 ns ( 50.23 % ) " "Info: Total interconnect delay = 3.314 ns ( 50.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.598 ns" { index[0] WideOr1 full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.598 ns" { index[0] {} WideOr1 {} full {} } { 0.000ns 1.476ns 1.838ns } { 0.000ns 0.278ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.415 ns" { clk index[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.415 ns" { clk {} clk~combout {} index[0] {} } { 0.000ns 0.000ns 1.787ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.598 ns" { index[0] WideOr1 full } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.598 ns" { index[0] {} WideOr1 {} full {} } { 0.000ns 1.476ns 1.838ns } { 0.000ns 0.278ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stack~28 din\[0\] clk 2.382 ns register " "Info: th for register \"stack~28\" (data pin = \"din\[0\]\", clock pin = \"clk\") is 2.382 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.229 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.879 ns) 3.692 ns index\[0\] 2 REG LCFF_X38_Y11_N19 29 " "Info: 2: + IC(1.787 ns) + CELL(0.879 ns) = 3.692 ns; Loc. = LCFF_X38_Y11_N19; Fanout = 29; REG Node = 'index\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { clk index[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.512 ns) 5.677 ns rtl~6 3 COMB LCCOMB_X27_Y11_N24 1 " "Info: 3: + IC(1.473 ns) + CELL(0.512 ns) = 5.677 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 1; COMB Node = 'rtl~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.985 ns" { index[0] rtl~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.000 ns) 7.683 ns rtl~6clkctrl 4 COMB CLKCTRL_G4 4 " "Info: 4: + IC(2.006 ns) + CELL(0.000 ns) = 7.683 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'rtl~6clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { rtl~6 rtl~6clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.178 ns) 9.229 ns stack~28 5 REG LCCOMB_X37_Y11_N12 1 " "Info: 5: + IC(1.368 ns) + CELL(0.178 ns) = 9.229 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 1; REG Node = 'stack~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { rtl~6clkctrl stack~28 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 28.12 % ) " "Info: Total cell delay = 2.595 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.634 ns ( 71.88 % ) " "Info: Total interconnect delay = 6.634 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.229 ns" { clk index[0] rtl~6 rtl~6clkctrl stack~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.229 ns" { clk {} clk~combout {} index[0] {} rtl~6 {} rtl~6clkctrl {} stack~28 {} } { 0.000ns 0.000ns 1.787ns 1.473ns 2.006ns 1.368ns } { 0.000ns 1.026ns 0.879ns 0.512ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.847 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns din\[0\] 1 PIN PIN_N22 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 8; PIN Node = 'din\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.664 ns) + CELL(0.319 ns) 6.847 ns stack~28 2 REG LCCOMB_X37_Y11_N12 1 " "Info: 2: + IC(5.664 ns) + CELL(0.319 ns) = 6.847 ns; Loc. = LCCOMB_X37_Y11_N12; Fanout = 1; REG Node = 'stack~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { din[0] stack~28 } "NODE_NAME" } } { "stack.v" "" { Text "C:/altera/90/quartus/stack/stack.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 17.28 % ) " "Info: Total cell delay = 1.183 ns ( 17.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.664 ns ( 82.72 % ) " "Info: Total interconnect delay = 5.664 ns ( 82.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.847 ns" { din[0] stack~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.847 ns" { din[0] {} din[0]~combout {} stack~28 {} } { 0.000ns 0.000ns 5.664ns } { 0.000ns 0.864ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.229 ns" { clk index[0] rtl~6 rtl~6clkctrl stack~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.229 ns" { clk {} clk~combout {} index[0] {} rtl~6 {} rtl~6clkctrl {} stack~28 {} } { 0.000ns 0.000ns 1.787ns 1.473ns 2.006ns 1.368ns } { 0.000ns 1.026ns 0.879ns 0.512ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.847 ns" { din[0] stack~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.847 ns" { din[0] {} din[0]~combout {} stack~28 {} } { 0.000ns 0.000ns 5.664ns } { 0.000ns 0.864ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 02:18:40 2022 " "Info: Processing ended: Wed Nov 30 02:18:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
