

================================================================
== Vivado HLS Report for 'update_knn15'
================================================================
* Date:           Sun Sep  6 16:11:25 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      494|    22098| 4.940 us | 0.221 ms |  494|  22098|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STORE_LOCAL                 |     3600|     3600|         9|          8|          1|   450|    yes   |
        |- TRANSFER_LOOP               |    18001|    18001|        10|          8|          1|  2250|    yes   |
        |- TRAINING_LOOP_LANES         |      460|      460|        12|          1|          1|   450|    yes   |
        |- LANES_INSERTION_SORT_OUTER  |        6|        6|         2|          1|          1|     6|    yes   |
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9
  * Pipeline-1: initiation interval (II) = 8, depth = 10
  * Pipeline-2: initiation interval (II) = 1, depth = 12
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 4
  Pipeline-0 : II = 8, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 8, D = 10, States = { 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 12, States = { 38 39 40 41 42 43 44 45 46 47 48 49 }
  Pipeline-3 : II = 1, D = 2, States = { 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 22 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 22 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 12 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 50 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 38 
50 --> 51 
51 --> 53 52 
52 --> 51 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%index_load = load i1* @index, align 1" [dg_reg/src/sdsoc/digitrec.cpp:6705]   --->   Operation 63 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %index_load, label %._crit_edge1606, label %.preheader1603.preheader" [dg_reg/src/sdsoc/digitrec.cpp:6705]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader1603" [dg_reg/src/sdsoc/digitrec.cpp:6708]   --->   Operation 65 'br' <Predicate = (!index_load)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %STORE_LOCAL ], [ 0, %.preheader1603.preheader ]"   --->   Operation 66 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.66ns)   --->   "%icmp_ln6708 = icmp eq i9 %i_0, -62" [dg_reg/src/sdsoc/digitrec.cpp:6708]   --->   Operation 67 'icmp' 'icmp_ln6708' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:6708]   --->   Operation 69 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6708, label %.preheader1602.preheader, label %STORE_LOCAL" [dg_reg/src/sdsoc/digitrec.cpp:6708]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 71 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6711]   --->   Operation 71 'read' 'tmp_V' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 72 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6712]   --->   Operation 72 'read' 'tmp_V_1' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 73 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6713]   --->   Operation 73 'read' 'tmp_V_2' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 74 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6714]   --->   Operation 74 'read' 'tmp_V_3' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 75 [1/1] (3.63ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6715]   --->   Operation 75 'read' 'tmp_V_4' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6716]   --->   Operation 76 'read' 'tmp_V_5' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 9 <SV = 8> <Delay = 3.63>
ST_9 : Operation 77 [1/1] (3.63ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6717]   --->   Operation 77 'read' 'tmp_V_6' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str145) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6709]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str145)" [dg_reg/src/sdsoc/digitrec.cpp:6709]   --->   Operation 79 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6710]   --->   Operation 80 'specpipeline' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln6711 = zext i9 %i_0 to i64" [dg_reg/src/sdsoc/digitrec.cpp:6711]   --->   Operation 81 'zext' 'zext_ln6711' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%training_set_V_4_add = getelementptr [450 x i256]* @training_set_V_4, i64 0, i64 %zext_ln6711" [dg_reg/src/sdsoc/digitrec.cpp:6711]   --->   Operation 82 'getelementptr' 'training_set_V_4_add' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (3.63ns)   --->   "%tmp_V_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6718]   --->   Operation 83 'read' 'tmp_V_7' <Predicate = (!icmp_ln6708)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %tmp_V, i32 %tmp_V_1, i32 %tmp_V_2, i32 %tmp_V_3, i32 %tmp_V_4, i32 %tmp_V_5, i32 %tmp_V_6, i32 %tmp_V_7)" [dg_reg/src/sdsoc/digitrec.cpp:6718]   --->   Operation 84 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (3.25ns)   --->   "store i256 %p_Result_s, i256* %training_set_V_4_add, align 32" [dg_reg/src/sdsoc/digitrec.cpp:6718]   --->   Operation 85 'store' <Predicate = (!icmp_ln6708)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str145, i32 %tmp)" [dg_reg/src/sdsoc/digitrec.cpp:6719]   --->   Operation 86 'specregionend' 'empty_8' <Predicate = (!icmp_ln6708)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader1603" [dg_reg/src/sdsoc/digitrec.cpp:6708]   --->   Operation 87 'br' <Predicate = (!icmp_ln6708)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 1.76>
ST_11 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader1602" [dg_reg/src/sdsoc/digitrec.cpp:6722]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 12 <SV = 3> <Delay = 1.99>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%i1_0 = phi i12 [ %i_1, %TRANSFER_LOOP ], [ 0, %.preheader1602.preheader ]"   --->   Operation 89 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.99ns)   --->   "%icmp_ln6722 = icmp eq i12 %i1_0, -1846" [dg_reg/src/sdsoc/digitrec.cpp:6722]   --->   Operation 90 'icmp' 'icmp_ln6722' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2250, i64 2250, i64 2250)"   --->   Operation 91 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (1.54ns)   --->   "%i_1 = add i12 %i1_0, 1" [dg_reg/src/sdsoc/digitrec.cpp:6722]   --->   Operation 92 'add' 'i_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6722, label %0, label %TRANSFER_LOOP" [dg_reg/src/sdsoc/digitrec.cpp:6722]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.63>
ST_13 : Operation 94 [1/1] (3.63ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6725]   --->   Operation 94 'read' 'tmp_V_8' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_13 : Operation 95 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_8)" [dg_reg/src/sdsoc/digitrec.cpp:6733]   --->   Operation 95 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 3.63>
ST_14 : Operation 96 [1/1] (3.63ns)   --->   "%tmp_V_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6726]   --->   Operation 96 'read' 'tmp_V_9' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_14 : Operation 97 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_8)" [dg_reg/src/sdsoc/digitrec.cpp:6733]   --->   Operation 97 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_14 : Operation 98 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_9)" [dg_reg/src/sdsoc/digitrec.cpp:6734]   --->   Operation 98 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 3.63>
ST_15 : Operation 99 [1/1] (3.63ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6727]   --->   Operation 99 'read' 'tmp_V_10' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_15 : Operation 100 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_9)" [dg_reg/src/sdsoc/digitrec.cpp:6734]   --->   Operation 100 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_15 : Operation 101 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_10)" [dg_reg/src/sdsoc/digitrec.cpp:6735]   --->   Operation 101 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 3.63>
ST_16 : Operation 102 [1/1] (3.63ns)   --->   "%tmp_V_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6728]   --->   Operation 102 'read' 'tmp_V_11' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_10)" [dg_reg/src/sdsoc/digitrec.cpp:6735]   --->   Operation 103 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_16 : Operation 104 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_11)" [dg_reg/src/sdsoc/digitrec.cpp:6736]   --->   Operation 104 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 3.63>
ST_17 : Operation 105 [1/1] (3.63ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6729]   --->   Operation 105 'read' 'tmp_V_12' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 106 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_11)" [dg_reg/src/sdsoc/digitrec.cpp:6736]   --->   Operation 106 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_17 : Operation 107 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_12)" [dg_reg/src/sdsoc/digitrec.cpp:6737]   --->   Operation 107 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 18 <SV = 9> <Delay = 3.63>
ST_18 : Operation 108 [1/1] (3.63ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6730]   --->   Operation 108 'read' 'tmp_V_13' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_18 : Operation 109 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_12)" [dg_reg/src/sdsoc/digitrec.cpp:6737]   --->   Operation 109 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_18 : Operation 110 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_13)" [dg_reg/src/sdsoc/digitrec.cpp:6738]   --->   Operation 110 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 3.63>
ST_19 : Operation 111 [1/1] (3.63ns)   --->   "%tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6731]   --->   Operation 111 'read' 'tmp_V_14' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_19 : Operation 112 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_13)" [dg_reg/src/sdsoc/digitrec.cpp:6738]   --->   Operation 112 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_19 : Operation 113 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_14)" [dg_reg/src/sdsoc/digitrec.cpp:6739]   --->   Operation 113 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 3.63>
ST_20 : Operation 114 [1/1] (3.63ns)   --->   "%tmp_V_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6732]   --->   Operation 114 'read' 'tmp_V_15' <Predicate = (!icmp_ln6722)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_20 : Operation 115 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_14)" [dg_reg/src/sdsoc/digitrec.cpp:6739]   --->   Operation 115 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_20 : Operation 116 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_15)" [dg_reg/src/sdsoc/digitrec.cpp:6740]   --->   Operation 116 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str146) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6723]   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str146)" [dg_reg/src/sdsoc/digitrec.cpp:6723]   --->   Operation 118 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6724]   --->   Operation 119 'specpipeline' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_21 : Operation 120 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_15)" [dg_reg/src/sdsoc/digitrec.cpp:6740]   --->   Operation 120 'write' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str146, i32 %tmp_1)" [dg_reg/src/sdsoc/digitrec.cpp:6741]   --->   Operation 121 'specregionend' 'empty_10' <Predicate = (!icmp_ln6722)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader1602" [dg_reg/src/sdsoc/digitrec.cpp:6722]   --->   Operation 122 'br' <Predicate = (!icmp_ln6722)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 3.63>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "store i1 true, i1* @index, align 1" [dg_reg/src/sdsoc/digitrec.cpp:6743]   --->   Operation 123 'store' <Predicate = (!index_load)> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge1606" [dg_reg/src/sdsoc/digitrec.cpp:6744]   --->   Operation 124 'br' <Predicate = (!index_load)> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (3.63ns)   --->   "%tmp_V_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6747]   --->   Operation 125 'read' 'tmp_V_16' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_22 : Operation 126 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_16)" [dg_reg/src/sdsoc/digitrec.cpp:6755]   --->   Operation 126 'write' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6788]   --->   Operation 127 'store' <Predicate = true> <Delay = 1.76>
ST_22 : Operation 128 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6788]   --->   Operation 128 'store' <Predicate = true> <Delay = 1.76>
ST_22 : Operation 129 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6788]   --->   Operation 129 'store' <Predicate = true> <Delay = 1.76>
ST_22 : Operation 130 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6788]   --->   Operation 130 'store' <Predicate = true> <Delay = 1.76>
ST_22 : Operation 131 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6788]   --->   Operation 131 'store' <Predicate = true> <Delay = 1.76>
ST_22 : Operation 132 [1/1] (1.76ns)   --->   "store i11 256, i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:6788]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.76>

State 23 <SV = 5> <Delay = 3.63>
ST_23 : Operation 133 [1/1] (3.63ns)   --->   "%tmp_V_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6748]   --->   Operation 133 'read' 'tmp_V_17' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %tmp_V_17 to i4" [dg_reg/src/sdsoc/digitrec.cpp:6754]   --->   Operation 134 'trunc' 'trunc_ln414' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_16)" [dg_reg/src/sdsoc/digitrec.cpp:6755]   --->   Operation 135 'write' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_17)" [dg_reg/src/sdsoc/digitrec.cpp:6756]   --->   Operation 136 'write' <Predicate = true> <Delay = 0.00>

State 24 <SV = 6> <Delay = 3.63>
ST_24 : Operation 137 [1/1] (3.63ns)   --->   "%tmp_V_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6749]   --->   Operation 137 'read' 'tmp_V_18' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_24 : Operation 138 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_17)" [dg_reg/src/sdsoc/digitrec.cpp:6756]   --->   Operation 138 'write' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 3.63>
ST_25 : Operation 139 [1/1] (3.63ns)   --->   "%tmp_V_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6750]   --->   Operation 139 'read' 'tmp_V_19' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 26 <SV = 8> <Delay = 3.63>
ST_26 : Operation 140 [1/1] (3.63ns)   --->   "%tmp_V_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6751]   --->   Operation 140 'read' 'tmp_V_20' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 27 <SV = 9> <Delay = 3.63>
ST_27 : Operation 141 [1/1] (3.63ns)   --->   "%tmp_V_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6752]   --->   Operation 141 'read' 'tmp_V_21' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 28 <SV = 10> <Delay = 3.63>
ST_28 : Operation 142 [1/1] (3.63ns)   --->   "%tmp_V_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6753]   --->   Operation 142 'read' 'tmp_V_22' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 29 <SV = 11> <Delay = 3.63>
ST_29 : Operation 143 [1/1] (3.63ns)   --->   "%tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6754]   --->   Operation 143 'read' 'tmp_V_23' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 30 <SV = 12> <Delay = 3.63>
ST_30 : Operation 144 [1/1] (3.63ns)   --->   "%tmp_V_56_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6768]   --->   Operation 144 'read' 'tmp_V_56_0' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 31 <SV = 13> <Delay = 3.63>
ST_31 : Operation 145 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_18)" [dg_reg/src/sdsoc/digitrec.cpp:6757]   --->   Operation 145 'write' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 146 [1/1] (3.63ns)   --->   "%tmp_V_36 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6769]   --->   Operation 146 'read' 'tmp_V_36' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 32 <SV = 14> <Delay = 3.63>
ST_32 : Operation 147 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_18)" [dg_reg/src/sdsoc/digitrec.cpp:6757]   --->   Operation 147 'write' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 148 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_19)" [dg_reg/src/sdsoc/digitrec.cpp:6758]   --->   Operation 148 'write' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (3.63ns)   --->   "%tmp_V_37 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6770]   --->   Operation 149 'read' 'tmp_V_37' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 33 <SV = 15> <Delay = 3.63>
ST_33 : Operation 150 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_19)" [dg_reg/src/sdsoc/digitrec.cpp:6758]   --->   Operation 150 'write' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 151 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_20)" [dg_reg/src/sdsoc/digitrec.cpp:6759]   --->   Operation 151 'write' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 152 [1/1] (3.63ns)   --->   "%tmp_V_38 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6771]   --->   Operation 152 'read' 'tmp_V_38' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 34 <SV = 16> <Delay = 3.63>
ST_34 : Operation 153 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_20)" [dg_reg/src/sdsoc/digitrec.cpp:6759]   --->   Operation 153 'write' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 154 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_21)" [dg_reg/src/sdsoc/digitrec.cpp:6760]   --->   Operation 154 'write' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 155 [1/1] (3.63ns)   --->   "%tmp_V_60_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6772]   --->   Operation 155 'read' 'tmp_V_60_0' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 35 <SV = 17> <Delay = 3.63>
ST_35 : Operation 156 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_21)" [dg_reg/src/sdsoc/digitrec.cpp:6760]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_22)" [dg_reg/src/sdsoc/digitrec.cpp:6761]   --->   Operation 157 'write' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (3.63ns)   --->   "%tmp_V_39 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6773]   --->   Operation 158 'read' 'tmp_V_39' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 36 <SV = 18> <Delay = 3.63>
ST_36 : Operation 159 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_22)" [dg_reg/src/sdsoc/digitrec.cpp:6761]   --->   Operation 159 'write' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_23)" [dg_reg/src/sdsoc/digitrec.cpp:6762]   --->   Operation 160 'write' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (3.63ns)   --->   "%tmp_V_40 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6774]   --->   Operation 161 'read' 'tmp_V_40' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 37 <SV = 19> <Delay = 3.63>
ST_37 : Operation 162 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_23)" [dg_reg/src/sdsoc/digitrec.cpp:6762]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 163 [1/1] (3.63ns)   --->   "%tmp_V_41 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %Input_1_V_V)" [dg_reg/src/sdsoc/digitrec.cpp:6775]   --->   Operation 163 'read' 'tmp_V_41' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%lhs_V = call i196 @_ssdm_op_BitConcatenate.i196.i4.i32.i32.i32.i32.i32.i32(i4 %trunc_ln414, i32 %tmp_V_18, i32 %tmp_V_19, i32 %tmp_V_20, i32 %tmp_V_21, i32 %tmp_V_22, i32 %tmp_V_23)" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 164 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (1.76ns)   --->   "br label %1" [dg_reg/src/sdsoc/digitrec.cpp:6791]   --->   Operation 165 'br' <Predicate = true> <Delay = 1.76>

State 38 <SV = 20> <Delay = 8.14>
ST_38 : Operation 166 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %._crit_edge1606 ], [ %add_ln6791, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:6791]   --->   Operation 166 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 167 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ 0, %._crit_edge1606 ], [ %select_ln6797_1, %LANES_end ]" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 167 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 168 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %._crit_edge1606 ], [ %i_2, %LANES_end ]"   --->   Operation 168 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln6797 = zext i2 %j_0 to i3" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 169 'zext' 'zext_ln6797' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln6797 = trunc i2 %j_0 to i1" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 170 'trunc' 'trunc_ln6797' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln6797, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 171 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (1.65ns)   --->   "%sub_ln6797 = sub i3 %shl_ln, %zext_ln6797" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 172 'sub' 'sub_ln6797' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 173 [1/1] (1.13ns)   --->   "%icmp_ln4141 = icmp eq i3 %shl_ln, %zext_ln6797" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 173 'icmp' 'icmp_ln4141' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 174 [1/1] (1.66ns)   --->   "%icmp_ln6791 = icmp eq i9 %indvar_flatten, -62" [dg_reg/src/sdsoc/digitrec.cpp:6791]   --->   Operation 174 'icmp' 'icmp_ln6791' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 175 [1/1] (1.82ns)   --->   "%add_ln6791 = add i9 1, %indvar_flatten" [dg_reg/src/sdsoc/digitrec.cpp:6791]   --->   Operation 175 'add' 'add_ln6791' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6791, label %.preheader99.preheader.preheader, label %LANES_begin" [dg_reg/src/sdsoc/digitrec.cpp:6791]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (1.55ns)   --->   "%icmp_ln6793 = icmp eq i8 %i4_0, -31" [dg_reg/src/sdsoc/digitrec.cpp:6793]   --->   Operation 177 'icmp' 'icmp_ln6793' <Predicate = (!icmp_ln6791)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 178 [1/1] (1.24ns)   --->   "%select_ln6797 = select i1 %icmp_ln6793, i8 0, i8 %i4_0" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 178 'select' 'select_ln6797' <Predicate = (!icmp_ln6791)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 179 [1/1] (1.56ns)   --->   "%add_ln6791_1 = add i2 1, %j_0" [dg_reg/src/sdsoc/digitrec.cpp:6791]   --->   Operation 179 'add' 'add_ln6791_1' <Predicate = (!icmp_ln6791)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln6797_1 = zext i2 %add_ln6791_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 180 'zext' 'zext_ln6797_1' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.99ns)   --->   "%select_ln6797_1 = select i1 %icmp_ln6793, i2 %add_ln6791_1, i2 %j_0" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 181 'select' 'select_ln6797_1' <Predicate = (!icmp_ln6791)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln6797_2 = zext i2 %select_ln6797_1 to i15" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 182 'zext' 'zext_ln6797_2' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (5.59ns)   --->   "%mul_ln6797 = mul i15 -14768, %zext_ln6797_2" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 183 'mul' 'mul_ln6797' <Predicate = (!icmp_ln6791)> <Delay = 5.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln6797_1 = trunc i2 %add_ln6791_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 184 'trunc' 'trunc_ln6797_1' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln6797_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln6797_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 185 'bitconcatenate' 'shl_ln6797_mid1' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (1.65ns)   --->   "%sub_ln6797_1 = sub i3 %shl_ln6797_mid1, %zext_ln6797_1" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 186 'sub' 'sub_ln6797_1' <Predicate = (!icmp_ln6791)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 187 [1/1] (0.98ns)   --->   "%select_ln6797_2 = select i1 %icmp_ln6793, i3 %sub_ln6797_1, i3 %sub_ln6797" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 187 'select' 'select_ln6797_2' <Predicate = (!icmp_ln6791)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 188 [1/1] (1.13ns)   --->   "%icmp_ln4141_3 = icmp eq i3 %shl_ln6797_mid1, %zext_ln6797_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 188 'icmp' 'icmp_ln4141_3' <Predicate = (!icmp_ln6791)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 189 [1/1] (0.99ns)   --->   "%select_ln6797_3 = select i1 %icmp_ln6793, i1 %icmp_ln4141_3, i1 %icmp_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 189 'select' 'select_ln6797_3' <Predicate = (!icmp_ln6791)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str89)" [dg_reg/src/sdsoc/digitrec.cpp:6794]   --->   Operation 190 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str89, i32 %tmp_4)" [dg_reg/src/sdsoc/digitrec.cpp:6798]   --->   Operation 191 'specregionend' 'empty_11' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_38 : Operation 192 [1/1] (1.91ns)   --->   "%i_2 = add i8 %select_ln6797, 1" [dg_reg/src/sdsoc/digitrec.cpp:6793]   --->   Operation 192 'add' 'i_2' <Predicate = (!icmp_ln6791)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 193 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 193 'br' <Predicate = (!icmp_ln6791)> <Delay = 0.00>

State 39 <SV = 21> <Delay = 6.38>
ST_39 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln6797_3 = zext i15 %mul_ln6797 to i32" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 194 'zext' 'zext_ln6797_3' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_39 : Operation 195 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln6797_1 = mul i32 52429, %zext_ln6797_3" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 195 'mul' 'mul_ln6797_1' <Predicate = (!icmp_ln6791)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln6797_mid2 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %mul_ln6797_1, i32 22, i32 30)" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 196 'partselect' 'trunc_ln6797_mid2' <Predicate = (!icmp_ln6791)> <Delay = 0.00>

State 40 <SV = 22> <Delay = 5.07>
ST_40 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln6793 = zext i8 %select_ln6797 to i9" [dg_reg/src/sdsoc/digitrec.cpp:6793]   --->   Operation 197 'zext' 'zext_ln6793' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_40 : Operation 198 [1/1] (1.82ns)   --->   "%add_ln6796 = add i9 %trunc_ln6797_mid2, %zext_ln6793" [dg_reg/src/sdsoc/digitrec.cpp:6796]   --->   Operation 198 'add' 'add_ln6796' <Predicate = (!icmp_ln6791)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln6796 = zext i9 %add_ln6796 to i64" [dg_reg/src/sdsoc/digitrec.cpp:6796]   --->   Operation 199 'zext' 'zext_ln6796' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%training_set_V_4_add_1 = getelementptr [450 x i256]* @training_set_V_4, i64 0, i64 %zext_ln6796" [dg_reg/src/sdsoc/digitrec.cpp:6796]   --->   Operation 200 'getelementptr' 'training_set_V_4_add_1' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_40 : Operation 201 [2/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_4_add_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:6796]   --->   Operation 201 'load' 'training_instance_V' <Predicate = (!icmp_ln6791)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>

State 41 <SV = 23> <Delay = 4.29>
ST_41 : Operation 202 [1/2] (3.25ns)   --->   "%training_instance_V = load i256* %training_set_V_4_add_1, align 32" [dg_reg/src/sdsoc/digitrec.cpp:6796]   --->   Operation 202 'load' 'training_instance_V' <Predicate = (!icmp_ln6791)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 450> <RAM>
ST_41 : Operation 203 [1/1] (0.00ns)   --->   "%rhs_V = trunc i256 %training_instance_V to i196" [dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 203 'trunc' 'rhs_V' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_41 : Operation 204 [1/1] (1.03ns)   --->   "%ret_V = xor i196 %lhs_V, %rhs_V" [dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 204 'xor' 'ret_V' <Predicate = (!icmp_ln6791)> <Delay = 1.03> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 24> <Delay = 7.02>
ST_42 : Operation 205 [8/8] (7.02ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 205 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 7.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 25> <Delay = 8.67>
ST_43 : Operation 206 [7/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 206 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 26> <Delay = 8.67>
ST_44 : Operation 207 [6/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 207 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 27> <Delay = 8.67>
ST_45 : Operation 208 [5/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 208 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 28> <Delay = 8.67>
ST_46 : Operation 209 [4/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 209 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 29> <Delay = 8.67>
ST_47 : Operation 210 [3/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 210 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 30> <Delay = 8.67>
ST_48 : Operation 211 [2/8] (8.67ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 211 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 8.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 212 [1/1] (0.00ns)   --->   "%knn_set_0_load = load i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 212 'load' 'knn_set_0_load' <Predicate = (!icmp_ln6791 & select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 213 [1/1] (0.00ns)   --->   "%knn_set_3_load = load i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 213 'load' 'knn_set_3_load' <Predicate = (!icmp_ln6791 & !select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln4141 = trunc i11 %knn_set_0_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 214 'trunc' 'trunc_ln4141' <Predicate = (!icmp_ln6791 & select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln4141_1 = trunc i11 %knn_set_3_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 215 'trunc' 'trunc_ln4141_1' <Predicate = (!icmp_ln6791 & !select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 216 [1/1] (0.96ns)   --->   "%select_ln4141 = select i1 %select_ln6797_3, i9 %trunc_ln4141, i9 %trunc_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 216 'select' 'select_ln4141' <Predicate = (!icmp_ln6791)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 217 [1/1] (0.00ns)   --->   "%knn_set_1_load = load i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 217 'load' 'knn_set_1_load' <Predicate = (!icmp_ln6791 & select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 218 [1/1] (0.00ns)   --->   "%knn_set_4_load = load i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 218 'load' 'knn_set_4_load' <Predicate = (!icmp_ln6791 & !select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln4141_2 = trunc i11 %knn_set_1_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 219 'trunc' 'trunc_ln4141_2' <Predicate = (!icmp_ln6791 & select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln4141_3 = trunc i11 %knn_set_4_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 220 'trunc' 'trunc_ln4141_3' <Predicate = (!icmp_ln6791 & !select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 221 [1/1] (0.96ns)   --->   "%select_ln4141_1 = select i1 %select_ln6797_3, i9 %trunc_ln4141_2, i9 %trunc_ln4141_3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 221 'select' 'select_ln4141_1' <Predicate = (!icmp_ln6791)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 222 [1/1] (1.66ns)   --->   "%icmp_ln4141_1 = icmp ugt i9 %select_ln4141_1, %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 222 'icmp' 'icmp_ln4141_1' <Predicate = (!icmp_ln6791)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 223 [1/1] (0.96ns)   --->   "%select_ln4141_2 = select i1 %icmp_ln4141_1, i9 %select_ln4141_1, i9 %select_ln4141" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 223 'select' 'select_ln4141_2' <Predicate = (!icmp_ln6791)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 224 [1/1] (0.00ns)   --->   "%knn_set_2_load = load i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 224 'load' 'knn_set_2_load' <Predicate = (!icmp_ln6791 & select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 225 [1/1] (0.00ns)   --->   "%knn_set_load = load i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 225 'load' 'knn_set_load' <Predicate = (!icmp_ln6791 & !select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln4141_4 = trunc i11 %knn_set_2_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 226 'trunc' 'trunc_ln4141_4' <Predicate = (!icmp_ln6791 & select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln4141_5 = trunc i11 %knn_set_load to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 227 'trunc' 'trunc_ln4141_5' <Predicate = (!icmp_ln6791 & !select_ln6797_3)> <Delay = 0.00>
ST_48 : Operation 228 [1/1] (0.96ns)   --->   "%select_ln4141_3 = select i1 %select_ln6797_3, i9 %trunc_ln4141_4, i9 %trunc_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 228 'select' 'select_ln4141_3' <Predicate = (!icmp_ln6791)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 229 [1/1] (1.66ns)   --->   "%icmp_ln4141_2 = icmp ugt i9 %select_ln4141_3, %select_ln4141_2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 229 'icmp' 'icmp_ln4141_2' <Predicate = (!icmp_ln6791)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%select_ln4141_4 = select i1 %icmp_ln4141_2, i2 -2, i2 1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 230 'select' 'select_ln4141_4' <Predicate = (!icmp_ln6791)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln4141_6)   --->   "%or_ln4141 = or i1 %icmp_ln4141_2, %icmp_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 231 'or' 'or_ln4141' <Predicate = (!icmp_ln6791)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 232 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln4141_6 = select i1 %or_ln4141, i2 %select_ln4141_4, i2 0" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 232 'select' 'select_ln4141_6' <Predicate = (!icmp_ln6791)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 49 <SV = 31> <Delay = 5.43>
ST_49 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @TRAINING_LOOP_LANES_s)"   --->   Operation 233 'specloopname' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 234 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 450, i64 450, i64 450)"   --->   Operation 234 'speclooptripcount' 'empty_12' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str89) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6794]   --->   Operation 235 'specloopname' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:6795]   --->   Operation 236 'specpipeline' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 237 [1/8] (3.66ns)   --->   "%dist = call fastcc i8 @popcount(i196 %ret_V)" [dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 237 'call' 'dist' <Predicate = (!icmp_ln6791)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%zext_ln4141 = zext i8 %dist to i9" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 238 'zext' 'zext_ln4141' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln4149)   --->   "%select_ln4141_5 = select i1 %icmp_ln4141_2, i9 %select_ln4141_3, i9 %select_ln4141_2" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 239 'select' 'select_ln4141_5' <Predicate = (!icmp_ln6791)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln4141_1 = zext i2 %select_ln4141_6 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4141->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 240 'zext' 'zext_ln4141_1' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 241 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln4149 = icmp ult i9 %zext_ln4141, %select_ln4141_5" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 241 'icmp' 'icmp_ln4149' <Predicate = (!icmp_ln6791)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4149, label %2, label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4149->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 242 'br' <Predicate = (!icmp_ln6791)> <Delay = 0.00>
ST_49 : Operation 243 [1/1] (1.65ns)   --->   "%add_ln4150 = add i3 %select_ln6797_2, %zext_ln4141_1" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 243 'add' 'add_ln4150' <Predicate = (icmp_ln4149)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 244 [1/1] (1.30ns)   --->   "switch i3 %add_ln4150, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 244 'switch' <Predicate = (icmp_ln4149)> <Delay = 1.30>
ST_49 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln4150_5 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 245 'zext' 'zext_ln4150_5' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_49 : Operation 246 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_5, i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 246 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 1.76>
ST_49 : Operation 247 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 247 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 4)> <Delay = 0.00>
ST_49 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln4150_4 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 248 'zext' 'zext_ln4150_4' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_49 : Operation 249 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_4, i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 249 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 1.76>
ST_49 : Operation 250 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 250 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 3)> <Delay = 0.00>
ST_49 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln4150_3 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 251 'zext' 'zext_ln4150_3' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_49 : Operation 252 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_3, i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 252 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 1.76>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 253 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 2)> <Delay = 0.00>
ST_49 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln4150_2 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 254 'zext' 'zext_ln4150_2' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_49 : Operation 255 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_2, i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 255 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 1.76>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 256 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 1)> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln4150_1 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 257 'zext' 'zext_ln4150_1' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_49 : Operation 258 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150_1, i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 258 'store' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 1.76>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 259 'br' <Predicate = (icmp_ln4149 & add_ln4150 == 0)> <Delay = 0.00>
ST_49 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln4150 = zext i8 %dist to i11" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 260 'zext' 'zext_ln4150' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_49 : Operation 261 [1/1] (1.76ns)   --->   "store i11 %zext_ln4150, i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 261 'store' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 1.76>
ST_49 : Operation 262 [1/1] (0.00ns)   --->   "br label %3" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 262 'br' <Predicate = (icmp_ln4149 & add_ln4150 != 0 & add_ln4150 != 1 & add_ln4150 != 2 & add_ln4150 != 3 & add_ln4150 != 4)> <Delay = 0.00>
ST_49 : Operation 263 [1/1] (0.00ns)   --->   "br label %LANES_end" [dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797]   --->   Operation 263 'br' <Predicate = (icmp_ln4149)> <Delay = 0.00>

State 50 <SV = 21> <Delay = 1.76>
ST_50 : Operation 264 [1/1] (1.76ns)   --->   "br label %.preheader99.preheader" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 264 'br' <Predicate = true> <Delay = 1.76>

State 51 <SV = 22> <Delay = 7.19>
ST_51 : Operation 265 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i3 [ %add_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader99.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 265 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 266 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %select_ln4454, %INSERTION_SORT_OUTER ], [ 0, %.preheader99.preheader.preheader ]" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 266 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_V_33 = phi i32 [ %select_ln4474, %INSERTION_SORT_OUTER ], [ %tmp_V_39, %.preheader99.preheader.preheader ]"   --->   Operation 267 'phi' 'tmp_V_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%label_list_2_1 = phi i32 [ %select_ln4474_2, %INSERTION_SORT_OUTER ], [ %tmp_V_40, %.preheader99.preheader.preheader ]"   --->   Operation 268 'phi' 'label_list_2_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 269 [1/1] (0.00ns)   --->   "%label_list_1_1 = phi i32 [ %select_ln4479_4, %INSERTION_SORT_OUTER ], [ %tmp_V_41, %.preheader99.preheader.preheader ]"   --->   Operation 269 'phi' 'label_list_1_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_V_30 = phi i32 [ %min_distance_list_2_4, %INSERTION_SORT_OUTER ], [ %tmp_V_36, %.preheader99.preheader.preheader ]"   --->   Operation 270 'phi' 'tmp_V_30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 271 [1/1] (0.00ns)   --->   "%min_distance_list_2_1 = phi i32 [ %select_ln4474_3, %INSERTION_SORT_OUTER ], [ %tmp_V_37, %.preheader99.preheader.preheader ]"   --->   Operation 271 'phi' 'min_distance_list_2_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 272 [1/1] (0.00ns)   --->   "%min_distance_list_1_1 = phi i32 [ %select_ln4479_5, %INSERTION_SORT_OUTER ], [ %tmp_V_38, %.preheader99.preheader.preheader ]"   --->   Operation 272 'phi' 'min_distance_list_1_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 273 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %INSERTION_SORT_OUTER ], [ 0, %.preheader99.preheader.preheader ]"   --->   Operation 273 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln4463 = zext i2 %i_0_i to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 274 'zext' 'zext_ln4463' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln4463 = trunc i2 %i_0_i to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 275 'trunc' 'trunc_ln4463' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 276 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 277 [1/1] (1.65ns)   --->   "%sub_ln4463 = sub i3 %shl_ln1, %zext_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 277 'sub' 'sub_ln4463' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 278 [1/1] (1.13ns)   --->   "%icmp_ln4454 = icmp eq i3 %indvar_flatten11, -2" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 278 'icmp' 'icmp_ln4454' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 279 [1/1] (1.65ns)   --->   "%add_ln4454 = add i3 1, %indvar_flatten11" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 279 'add' 'add_ln4454' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4454, label %knn_vote_small.exit.0, label %INSERTION_SORT_OUTER" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 281 [1/1] (0.95ns)   --->   "%icmp_ln4456 = icmp eq i2 %j_0_i, -1" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 281 'icmp' 'icmp_ln4456' <Predicate = (!icmp_ln4454)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 282 [1/1] (0.99ns)   --->   "%select_ln4463_3 = select i1 %icmp_ln4456, i2 0, i2 %j_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 282 'select' 'select_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 283 [1/1] (1.56ns)   --->   "%add_ln4454_1 = add i2 1, %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 283 'add' 'add_ln4454_1' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln4463_8 = zext i2 %add_ln4454_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 284 'zext' 'zext_ln4463_8' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln4463_1 = trunc i2 %add_ln4454_1 to i1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 285 'trunc' 'trunc_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln4463_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln4463_1, i2 0)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 286 'bitconcatenate' 'shl_ln4463_mid1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 287 [1/1] (1.65ns)   --->   "%sub_ln4463_1 = sub i3 %shl_ln4463_mid1, %zext_ln4463_8" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 287 'sub' 'sub_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%select_ln4463_4 = select i1 %icmp_ln4456, i3 %sub_ln4463_1, i3 %sub_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 288 'select' 'select_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 289 [1/1] (0.99ns)   --->   "%select_ln4454 = select i1 %icmp_ln4456, i2 %add_ln4454_1, i2 %i_0_i" [dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 289 'select' 'select_ln4454' <Predicate = (!icmp_ln4454)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln4463)   --->   "%zext_ln4463_1 = zext i2 %select_ln4463_3 to i3" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 290 'zext' 'zext_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 291 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln4463 = add i3 %select_ln4463_4, %zext_ln4463_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 291 'add' 'add_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 292 [1/1] (0.00ns)   --->   "%knn_set_0_load_1 = load i11* @knn_set_0, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 292 'load' 'knn_set_0_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln4463_2 = zext i11 %knn_set_0_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 293 'zext' 'zext_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 294 [1/1] (0.00ns)   --->   "%knn_set_1_load_1 = load i11* @knn_set_1, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 294 'load' 'knn_set_1_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln4463_3 = zext i11 %knn_set_1_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 295 'zext' 'zext_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%knn_set_2_load_1 = load i11* @knn_set_2, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 296 'load' 'knn_set_2_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln4463_4 = zext i11 %knn_set_2_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 297 'zext' 'zext_ln4463_4' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (0.00ns)   --->   "%knn_set_3_load_1 = load i11* @knn_set_3, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 298 'load' 'knn_set_3_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln4463_5 = zext i11 %knn_set_3_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 299 'zext' 'zext_ln4463_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "%knn_set_4_load_1 = load i11* @knn_set_4, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 300 'load' 'knn_set_4_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln4463_6 = zext i11 %knn_set_4_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 301 'zext' 'zext_ln4463_6' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%knn_set_load_1 = load i11* @knn_set, align 2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 302 'load' 'knn_set_load_1' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln4463_7 = zext i11 %knn_set_load_1 to i32" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 303 'zext' 'zext_ln4463_7' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (2.32ns)   --->   "%min_distance_list_0 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %zext_ln4463_2, i32 %zext_ln4463_3, i32 %zext_ln4463_4, i32 %zext_ln4463_5, i32 %zext_ln4463_6, i32 %zext_ln4463_7, i3 %add_ln4463)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 304 'mux' 'min_distance_list_0' <Predicate = (!icmp_ln4454)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 305 [1/1] (1.56ns)   --->   "%j = add i2 1, %select_ln4463_3" [dg_reg/src/sdsoc/digitrec.cpp:4456->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 305 'add' 'j' <Predicate = (!icmp_ln4454)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 23> <Delay = 8.27>
ST_52 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @LANES_INSERTION_SORT)"   --->   Operation 306 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 307 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 307 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str90) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 308 'specloopname' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str90)" [dg_reg/src/sdsoc/digitrec.cpp:4457->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 309 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dg_reg/src/sdsoc/digitrec.cpp:4458->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 310 'specpipeline' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (2.47ns)   --->   "%icmp_ln4463 = icmp slt i32 %min_distance_list_0, %min_distance_list_1_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 311 'icmp' 'icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%select_ln4463 = select i1 %icmp_ln4463, i6 0, i6 -24" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 312 'select' 'select_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 313 [1/1] (2.47ns)   --->   "%icmp_ln4463_1 = icmp slt i32 %min_distance_list_0, %min_distance_list_2_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 313 'icmp' 'icmp_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%not_icmp_ln4463 = xor i1 %icmp_ln4463, true" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 314 'xor' 'not_icmp_ln4463' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_1)   --->   "%phitmp_i_1_cast_cast = zext i1 %not_icmp_ln4463 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 315 'zext' 'phitmp_i_1_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_1 = select i1 %icmp_ln4463_1, i6 %phitmp_i_1_cast_cast, i6 %select_ln4463" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 316 'select' 'select_ln4463_1' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%trunc_ln4463_2 = trunc i6 %select_ln4463_1 to i2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 317 'trunc' 'trunc_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 318 [1/1] (2.47ns)   --->   "%icmp_ln4463_2 = icmp slt i32 %min_distance_list_0, %tmp_V_30" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 318 'icmp' 'icmp_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %select_ln4463_1, i32 2, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 319 'partselect' 'tmp_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 320 [1/1] (1.30ns)   --->   "%icmp_ln4463_3 = icmp ne i4 %tmp_2, 0" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 320 'icmp' 'icmp_ln4463_3' <Predicate = (!icmp_ln4454)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%phitmp_i_2 = select i1 %icmp_ln4463_3, i2 -2, i2 %trunc_ln4463_2" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 321 'select' 'phitmp_i_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln4463_2)   --->   "%phitmp_i_2_cast_cast = zext i2 %phitmp_i_2 to i6" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 322 'zext' 'phitmp_i_2_cast_cast' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 323 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln4463_2 = select i1 %icmp_ln4463_2, i6 %phitmp_i_2_cast_cast, i6 %select_ln4463_1" [dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 323 'select' 'select_ln4463_2' <Predicate = (!icmp_ln4454)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %select_ln4463_2, i32 1, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 324 'partselect' 'tmp_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (1.36ns)   --->   "%icmp_ln4474 = icmp eq i5 %tmp_3, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 325 'icmp' 'icmp_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 326 [1/1] (1.42ns)   --->   "%icmp_ln4479 = icmp eq i6 %select_ln4463_2, 2" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 326 'icmp' 'icmp_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474)   --->   "%select_ln4479 = select i1 %icmp_ln4479, i32 7, i32 %tmp_V_33" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 327 'select' 'select_ln4479' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node min_distance_list_2_4)   --->   "%min_distance_list_2_3 = select i1 %icmp_ln4479, i32 %min_distance_list_0, i32 %tmp_V_30" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 328 'select' 'min_distance_list_2_3' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 329 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474 = select i1 %icmp_ln4474, i32 %label_list_2_1, i32 %select_ln4479" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 329 'select' 'select_ln4474' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 330 [1/1] (0.69ns) (out node of the LUT)   --->   "%min_distance_list_2_4 = select i1 %icmp_ln4474, i32 %min_distance_list_2_1, i32 %min_distance_list_2_3" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 330 'select' 'min_distance_list_2_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 331 [1/1] (1.42ns)   --->   "%icmp_ln4474_1 = icmp eq i6 %select_ln4463_2, 0" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 331 'icmp' 'icmp_ln4474_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 332 [1/1] (1.42ns)   --->   "%icmp_ln4479_1 = icmp eq i6 %select_ln4463_2, 1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 332 'icmp' 'icmp_ln4479_1' <Predicate = (!icmp_ln4454)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_2)   --->   "%label_list_2_2 = select i1 %icmp_ln4479_1, i32 7, i32 %label_list_2_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 333 'select' 'label_list_2_2' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln4474_3)   --->   "%min_distance_list_2_5 = select i1 %icmp_ln4479_1, i32 %min_distance_list_0, i32 %min_distance_list_2_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 334 'select' 'min_distance_list_2_5' <Predicate = (!icmp_ln4454)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 335 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_2 = select i1 %icmp_ln4474_1, i32 %label_list_1_1, i32 %label_list_2_2" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 335 'select' 'select_ln4474_2' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 336 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln4474_3 = select i1 %icmp_ln4474_1, i32 %min_distance_list_1_1, i32 %min_distance_list_2_5" [dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 336 'select' 'select_ln4474_3' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 337 [1/1] (0.69ns)   --->   "%select_ln4479_4 = select i1 %icmp_ln4474_1, i32 7, i32 %label_list_1_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 337 'select' 'select_ln4479_4' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 338 [1/1] (0.69ns)   --->   "%select_ln4479_5 = select i1 %icmp_ln4474_1, i32 %min_distance_list_0, i32 %min_distance_list_1_1" [dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 338 'select' 'select_ln4479_5' <Predicate = (!icmp_ln4454)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 339 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str90, i32 %tmp_5)" [dg_reg/src/sdsoc/digitrec.cpp:4499->dg_reg/src/sdsoc/digitrec.cpp:6811]   --->   Operation 339 'specregionend' 'empty_14' <Predicate = (!icmp_ln4454)> <Delay = 0.00>
ST_52 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader99.preheader"   --->   Operation 340 'br' <Predicate = (!icmp_ln4454)> <Delay = 0.00>

State 53 <SV = 23> <Delay = 0.00>
ST_53 : Operation 341 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:6823]   --->   Operation 341 'write' <Predicate = true> <Delay = 0.00>

State 54 <SV = 24> <Delay = 0.00>
ST_54 : Operation 342 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:6823]   --->   Operation 342 'write' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 343 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_30)" [dg_reg/src/sdsoc/digitrec.cpp:6824]   --->   Operation 343 'write' <Predicate = true> <Delay = 0.00>

State 55 <SV = 25> <Delay = 0.00>
ST_55 : Operation 344 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_30)" [dg_reg/src/sdsoc/digitrec.cpp:6824]   --->   Operation 344 'write' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 345 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2_1)" [dg_reg/src/sdsoc/digitrec.cpp:6825]   --->   Operation 345 'write' <Predicate = true> <Delay = 0.00>

State 56 <SV = 26> <Delay = 0.00>
ST_56 : Operation 346 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_2_1)" [dg_reg/src/sdsoc/digitrec.cpp:6825]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 347 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1_1)" [dg_reg/src/sdsoc/digitrec.cpp:6826]   --->   Operation 347 'write' <Predicate = true> <Delay = 0.00>

State 57 <SV = 27> <Delay = 0.00>
ST_57 : Operation 348 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %min_distance_list_1_1)" [dg_reg/src/sdsoc/digitrec.cpp:6826]   --->   Operation 348 'write' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 349 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:6827]   --->   Operation 349 'write' <Predicate = true> <Delay = 0.00>

State 58 <SV = 28> <Delay = 0.00>
ST_58 : Operation 350 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 undef)" [dg_reg/src/sdsoc/digitrec.cpp:6827]   --->   Operation 350 'write' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 351 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_33)" [dg_reg/src/sdsoc/digitrec.cpp:6828]   --->   Operation 351 'write' <Predicate = true> <Delay = 0.00>

State 59 <SV = 29> <Delay = 0.00>
ST_59 : Operation 352 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_33)" [dg_reg/src/sdsoc/digitrec.cpp:6828]   --->   Operation 352 'write' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 353 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2_1)" [dg_reg/src/sdsoc/digitrec.cpp:6829]   --->   Operation 353 'write' <Predicate = true> <Delay = 0.00>

State 60 <SV = 30> <Delay = 0.00>
ST_60 : Operation 354 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_2_1)" [dg_reg/src/sdsoc/digitrec.cpp:6829]   --->   Operation 354 'write' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 355 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1_1)" [dg_reg/src/sdsoc/digitrec.cpp:6830]   --->   Operation 355 'write' <Predicate = true> <Delay = 0.00>

State 61 <SV = 31> <Delay = 0.00>
ST_61 : Operation 356 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %label_list_1_1)" [dg_reg/src/sdsoc/digitrec.cpp:6830]   --->   Operation 356 'write' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 357 [1/1] (0.00ns)   --->   "ret void" [dg_reg/src/sdsoc/digitrec.cpp:6831]   --->   Operation 357 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:6708) [20]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:6708) [20]  (0 ns)
	'add' operation ('i', dg_reg/src/sdsoc/digitrec.cpp:6708) [23]  (1.82 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6711) [30]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6712) [32]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6713) [33]  (3.63 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6714) [34]  (3.63 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6715) [35]  (3.63 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6716) [36]  (3.63 ns)

 <State 9>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6717) [37]  (3.63 ns)

 <State 10>: 6.89ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6718) [38]  (3.63 ns)
	'store' operation ('store_ln6718', dg_reg/src/sdsoc/digitrec.cpp:6718) of variable '__Result__', dg_reg/src/sdsoc/digitrec.cpp:6718 on array 'training_set_V_4' [40]  (3.25 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:6722) [46]  (1.77 ns)

 <State 12>: 1.99ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dg_reg/src/sdsoc/digitrec.cpp:6722) [46]  (0 ns)
	'icmp' operation ('icmp_ln6722', dg_reg/src/sdsoc/digitrec.cpp:6722) [47]  (1.99 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6725) [55]  (3.63 ns)

 <State 14>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6726) [56]  (3.63 ns)

 <State 15>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6727) [57]  (3.63 ns)

 <State 16>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6728) [58]  (3.63 ns)

 <State 17>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6729) [59]  (3.63 ns)

 <State 18>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6730) [60]  (3.63 ns)

 <State 19>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6731) [61]  (3.63 ns)

 <State 20>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6732) [62]  (3.63 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6747) [77]  (3.63 ns)

 <State 23>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6748) [78]  (3.63 ns)

 <State 24>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6749) [79]  (3.63 ns)

 <State 25>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6750) [80]  (3.63 ns)

 <State 26>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6751) [81]  (3.63 ns)

 <State 27>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6752) [82]  (3.63 ns)

 <State 28>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6753) [83]  (3.63 ns)

 <State 29>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6754) [84]  (3.63 ns)

 <State 30>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6768) [94]  (3.63 ns)

 <State 31>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6769) [95]  (3.63 ns)

 <State 32>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6770) [96]  (3.63 ns)

 <State 33>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6771) [97]  (3.63 ns)

 <State 34>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6772) [98]  (3.63 ns)

 <State 35>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6773) [99]  (3.63 ns)

 <State 36>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6774) [100]  (3.63 ns)

 <State 37>: 3.63ns
The critical path consists of the following:
	fifo read on port 'Input_1_V_V' (dg_reg/src/sdsoc/digitrec.cpp:6775) [101]  (3.63 ns)

 <State 38>: 8.15ns
The critical path consists of the following:
	'phi' operation ('j_0', dg_reg/src/sdsoc/digitrec.cpp:6797) with incoming values : ('select_ln6797_1', dg_reg/src/sdsoc/digitrec.cpp:6797) [112]  (0 ns)
	'add' operation ('add_ln6791_1', dg_reg/src/sdsoc/digitrec.cpp:6791) [127]  (1.56 ns)
	'select' operation ('select_ln6797_1', dg_reg/src/sdsoc/digitrec.cpp:6797) [129]  (0.993 ns)
	'mul' operation ('mul_ln6797', dg_reg/src/sdsoc/digitrec.cpp:6797) [131]  (5.59 ns)

 <State 39>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[133] ('mul_ln6797_1', dg_reg/src/sdsoc/digitrec.cpp:6797) [133]  (6.38 ns)

 <State 40>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln6796', dg_reg/src/sdsoc/digitrec.cpp:6796) [145]  (1.82 ns)
	'getelementptr' operation ('training_set_V_4_add_1', dg_reg/src/sdsoc/digitrec.cpp:6796) [147]  (0 ns)
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:6796) on array 'training_set_V_4' [148]  (3.25 ns)

 <State 41>: 4.29ns
The critical path consists of the following:
	'load' operation ('training_instance.V', dg_reg/src/sdsoc/digitrec.cpp:6796) on array 'training_set_V_4' [148]  (3.25 ns)
	'xor' operation ('ret.V', dg_reg/src/sdsoc/digitrec.cpp:4128->dg_reg/src/sdsoc/digitrec.cpp:6797) [150]  (1.04 ns)

 <State 42>: 7.02ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (7.02 ns)

 <State 43>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (8.68 ns)

 <State 44>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (8.68 ns)

 <State 45>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (8.68 ns)

 <State 46>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (8.68 ns)

 <State 47>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (8.68 ns)

 <State 48>: 8.68ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (8.68 ns)

 <State 49>: 5.44ns
The critical path consists of the following:
	'call' operation ('dist', dg_reg/src/sdsoc/digitrec.cpp:4132->dg_reg/src/sdsoc/digitrec.cpp:6797) to 'popcount' [151]  (3.67 ns)
	'store' operation ('store_ln4150', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797) of variable 'zext_ln4150_5', dg_reg/src/sdsoc/digitrec.cpp:4150->dg_reg/src/sdsoc/digitrec.cpp:6797 on static variable 'knn_set_4' [183]  (1.77 ns)

 <State 50>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten11', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811) with incoming values : ('add_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811) [214]  (1.77 ns)

 <State 51>: 7.19ns
The critical path consists of the following:
	'phi' operation ('i_0_i', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811) with incoming values : ('select_ln4454', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811) [215]  (0 ns)
	'add' operation ('add_ln4454_1', dg_reg/src/sdsoc/digitrec.cpp:4454->dg_reg/src/sdsoc/digitrec.cpp:6811) [235]  (1.56 ns)
	'sub' operation ('sub_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [239]  (1.65 ns)
	'select' operation ('select_ln4463_4', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [240]  (0 ns)
	'add' operation ('add_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [246]  (1.65 ns)
	'mux' operation ('min_distance_list[0]', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [259]  (2.33 ns)

 <State 52>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [260]  (2.47 ns)
	'select' operation ('select_ln4463', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [261]  (0 ns)
	'select' operation ('select_ln4463_1', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [265]  (1.19 ns)
	'icmp' operation ('icmp_ln4463_3', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [269]  (1.3 ns)
	'select' operation ('phitmp_i_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [270]  (0 ns)
	'select' operation ('select_ln4463_2', dg_reg/src/sdsoc/digitrec.cpp:4463->dg_reg/src/sdsoc/digitrec.cpp:6811) [272]  (1.19 ns)
	'icmp' operation ('icmp_ln4479', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811) [275]  (1.43 ns)
	'select' operation ('select_ln4479', dg_reg/src/sdsoc/digitrec.cpp:4479->dg_reg/src/sdsoc/digitrec.cpp:6811) [276]  (0 ns)
	'select' operation ('select_ln4474', dg_reg/src/sdsoc/digitrec.cpp:4474->dg_reg/src/sdsoc/digitrec.cpp:6811) [278]  (0.698 ns)

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 0ns
The critical path consists of the following:

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
