#pragma once

#include "common.h"

// --- Main Sections
#define MEM_EWRAM 0x02000000 //!< External work RAM
#define MEM_IWRAM 0x03000000 //!< Internal work RAM
#define MEM_IO 0x04000000    //!< I/O registers
#define MEM_PAL 0x05000000   //!< Palette. Note: no 8bit write !!
#define MEM_VRAM 0x06000000  //!< Video RAM. Note: no 8bit write !!
#define MEM_OAM 0x07000000   //!< Object Attribute Memory (OAM) Note: no 8bit write !!
#define MEM_ROM 0x08000000   //!< ROM. No write at all (duh)
#define MEM_SRAM 0x0E000000  //!< Static RAM. 8bit write only

// --- Main section sizes
#define EWRAM_SIZE 0x40000
#define IWRAM_SIZE 0x08000
#define PAL_SIZE 0x00400
#define VRAM_SIZE 0x18000
#define OAM_SIZE 0x00400
#define SRAM_SIZE 0x10000

// === Registers
#define REG_BASE MEM_IO

#define REG_INTERUPT *(volatile uint32_t *)0x3007FFC
#define REG_DISPCNT *(volatile uint32_t *)(REG_BASE + 0x0000)
#define REG_DISPCNT_L *(volatile uint16_t *)(REG_BASE + 0x0000)
#define REG_DISPCNT_H *(volatile uint16_t *)(REG_BASE + 0x0002)
#define REG_DISPSTAT *(volatile uint16_t *)(REG_BASE + 0x0004)
#define REG_VCOUNT *(volatile uint16_t *)(REG_BASE + 0x0006)
#define REG_BG0CNT *(volatile uint16_t *)(REG_BASE + 0x0008)
#define REG_BG1CNT *(volatile uint16_t *)(REG_BASE + 0x000A)
#define REG_BG2CNT *(volatile uint16_t *)(REG_BASE + 0x000C)
#define REG_BG3CNT *(volatile uint16_t *)(REG_BASE + 0x000E)
#define REG_BG0HOFS *(volatile uint16_t *)(REG_BASE + 0x0010)
#define REG_BG0VOFS *(volatile uint16_t *)(REG_BASE + 0x0012)
#define REG_BG1HOFS *(volatile uint16_t *)(REG_BASE + 0x0014)
#define REG_BG1VOFS *(volatile uint16_t *)(REG_BASE + 0x0016)
#define REG_BG2HOFS *(volatile uint16_t *)(REG_BASE + 0x0018)
#define REG_BG2VOFS *(volatile uint16_t *)(REG_BASE + 0x001A)
#define REG_BG3HOFS *(volatile uint16_t *)(REG_BASE + 0x001C)
#define REG_BG3VOFS *(volatile uint16_t *)(REG_BASE + 0x001E)
#define REG_BG2PA *(volatile uint16_t *)(REG_BASE + 0x0020)
#define REG_BG2PB *(volatile uint16_t *)(REG_BASE + 0x0022)
#define REG_BG2PC *(volatile uint16_t *)(REG_BASE + 0x0024)
#define REG_BG2PD *(volatile uint16_t *)(REG_BASE + 0x0026)
#define REG_BG2X *(volatile uint32_t *)(REG_BASE + 0x0028)
#define REG_BG2X_L *(volatile uint16_t *)(REG_BASE + 0x0028)
#define REG_BG2X_H *(volatile uint16_t *)(REG_BASE + 0x002A)
#define REG_BG2Y *(volatile uint32_t *)(REG_BASE + 0x002C)
#define REG_BG2Y_L *(volatile uint16_t *)(REG_BASE + 0x002C)
#define REG_BG2Y_H *(volatile uint16_t *)(REG_BASE + 0x002E)
#define REG_BG3PA *(volatile uint16_t *)(REG_BASE + 0x0030)
#define REG_BG3PB *(volatile uint16_t *)(REG_BASE + 0x0032)
#define REG_BG3PC *(volatile uint16_t *)(REG_BASE + 0x0034)
#define REG_BG3PD *(volatile uint16_t *)(REG_BASE + 0x0036)
#define REG_BG3X *(volatile uint32_t *)(REG_BASE + 0x0038)
#define REG_BG3X_L *(volatile uint16_t *)(REG_BASE + 0x0038)
#define REG_BG3X_H *(volatile uint16_t *)(REG_BASE + 0x003A)
#define REG_BG3Y *(volatile uint32_t *)(REG_BASE + 0x003C)
#define REG_BG3Y_L *(volatile uint16_t *)(REG_BASE + 0x003C)
#define REG_BG3Y_H *(volatile uint16_t *)(REG_BASE + 0x003E)
#define REG_WIN0H *(volatile uint16_t *)(REG_BASE + 0x0040)
#define REG_WIN1H *(volatile uint16_t *)(REG_BASE + 0x0042)
#define REG_WIN0V *(volatile uint16_t *)(REG_BASE + 0x0044)
#define REG_WIN1V *(volatile uint16_t *)(REG_BASE + 0x0046)
#define REG_WININ *(volatile uint16_t *)(REG_BASE + 0x0048)
#define REG_WINOUT *(volatile uint16_t *)(REG_BASE + 0x004A)
#define REG_MOSAIC *(volatile uint32_t *)(REG_BASE + 0x004C)
#define REG_MOSAIC_L *(volatile uint32_t *)(REG_BASE + 0x004C)
#define REG_MOSAIC_H *(volatile uint32_t *)(REG_BASE + 0x004E)
#define REG_BLDMOD *(volatile uint16_t *)(REG_BASE + 0x0050)
#define REG_COLEV *(volatile uint16_t *)(REG_BASE + 0x0052)
#define REG_COLEY *(volatile uint16_t *)(REG_BASE + 0x0054)
#define REG_SG10 *(volatile uint32_t *)(REG_BASE + 0x0060)
#define REG_SG10_L *(volatile uint16_t *)(REG_BASE + 0x0060)
#define REG_SG10_H *(volatile uint16_t *)(REG_BASE + 0x0062)
#define REG_SG11 *(volatile uint16_t *)(REG_BASE + 0x0064)
#define REG_SG20 *(volatile uint16_t *)(REG_BASE + 0x0068)
#define REG_SG21 *(volatile uint16_t *)(REG_BASE + 0x006C)
#define REG_SG30 *(volatile uint32_t *)(REG_BASE + 0x0070)
#define REG_SG30_L *(volatile uint16_t *)(REG_BASE + 0x0070)
#define REG_SG30_H *(volatile uint16_t *)(REG_BASE + 0x0072)
#define REG_SG31 *(volatile uint16_t *)(REG_BASE + 0x0074)
#define REG_SG40 *(volatile uint16_t *)(REG_BASE + 0x0078)
#define REG_SG41 *(volatile uint16_t *)(REG_BASE + 0x007C)
#define REG_SGCNT0 *(volatile uint32_t *)(REG_BASE + 0x0080)
#define REG_SGCNT0_L *(volatile uint16_t *)(REG_BASE + 0x0080)
#define REG_SGCNT0_H *(volatile uint16_t *)(REG_BASE + 0x0082)
#define REG_SGCNT1 *(volatile uint16_t *)(REG_BASE + 0x0084)
#define REG_SGBIAS *(volatile uint16_t *)(REG_BASE + 0x0088)
#define REG_SGWR0 *(volatile uint32_t *)(REG_BASE + 0x0090)
#define REG_SGWR0_L *(volatile uint16_t *)(REG_BASE + 0x0090)
#define REG_SGWR0_H *(volatile uint16_t *)(REG_BASE + 0x0092)
#define REG_SGWR1 *(volatile uint32_t *)(REG_BASE + 0x0094)
#define REG_SGWR1_L *(volatile uint16_t *)(REG_BASE + 0x0094)
#define REG_SGWR1_H *(volatile uint16_t *)(REG_BASE + 0x0096)
#define REG_SGWR2 *(volatile uint32_t *)(REG_BASE + 0x0098)
#define REG_SGWR2_L *(volatile uint16_t *)(REG_BASE + 0x0098)
#define REG_SGWR2_H *(volatile uint16_t *)(REG_BASE + 0x009A)
#define REG_SGWR3 *(volatile uint32_t *)(REG_BASE + 0x009C)
#define REG_SGWR3_L *(volatile uint16_t *)(REG_BASE + 0x009C)
#define REG_SGWR3_H *(volatile uint16_t *)(REG_BASE + 0x009E)
#define REG_SGFIF0A *(volatile uint32_t *)(REG_BASE + 0x00A0)
#define REG_SGFIFOA_L *(volatile uint16_t *)(REG_BASE + 0x00A0)
#define REG_SGFIFOA_H *(volatile uint16_t *)(REG_BASE + 0x00A2)
#define REG_SGFIFOB *(volatile uint32_t *)(REG_BASE + 0x00A4)
#define REG_SGFIFOB_L *(volatile uint16_t *)(REG_BASE + 0x00A4)
#define REG_SGFIFOB_H *(volatile uint16_t *)(REG_BASE + 0x00A6)
#define REG_DM0SAD *(volatile uint32_t *)(REG_BASE + 0x00B0)
#define REG_DM0SAD_L *(volatile uint16_t *)(REG_BASE + 0x00B0)
#define REG_DM0SAD_H *(volatile uint16_t *)(REG_BASE + 0x00B2)
#define REG_DM0DAD *(volatile uint32_t *)(REG_BASE + 0x00B4)
#define REG_DM0DAD_L *(volatile uint16_t *)(REG_BASE + 0x00B4)
#define REG_DM0DAD_H *(volatile uint16_t *)(REG_BASE + 0x00B6)
#define REG_DM0CNT *(volatile uint32_t *)(REG_BASE + 0x00B8)
#define REG_DM0CNT_L *(volatile uint16_t *)(REG_BASE + 0x00B8)
#define REG_DM0CNT_H *(volatile uint16_t *)(REG_BASE + 0x00BA)
#define REG_DM1SAD *(volatile uint32_t *)(REG_BASE + 0x00BC)
#define REG_DM1SAD_L *(volatile uint16_t *)(REG_BASE + 0x00BC)
#define REG_DM1SAD_H *(volatile uint16_t *)(REG_BASE + 0x00BE)
#define REG_DM1DAD *(volatile uint32_t *)(REG_BASE + 0x00C0)
#define REG_DM1DAD_L *(volatile uint16_t *)(REG_BASE + 0x00C0)
#define REG_DM1DAD_H *(volatile uint16_t *)(REG_BASE + 0x00C2)
#define REG_DM1CNT *(volatile uint32_t *)(REG_BASE + 0x00C4)
#define REG_DM1CNT_L *(volatile uint16_t *)(REG_BASE + 0x00C4)
#define REG_DM1CNT_H *(volatile uint16_t *)(REG_BASE + 0x00C6)
#define REG_DM2SAD *(volatile uint32_t *)(REG_BASE + 0x00C8)
#define REG_DM2SAD_L *(volatile uint16_t *)(REG_BASE + 0x00C8)
#define REG_DM2SAD_H *(volatile uint16_t *)(REG_BASE + 0x00CA)
#define REG_DM2DAD *(volatile uint32_t *)(REG_BASE + 0x00CC)
#define REG_DM2DAD_L *(volatile uint16_t *)(REG_BASE + 0x00CC)
#define REG_DM2DAD_H *(volatile uint16_t *)(REG_BASE + 0x00CE)
#define REG_DM2CNT *(volatile uint32_t *)(REG_BASE + 0x00D0)
#define REG_DM2CNT_L *(volatile uint16_t *)(REG_BASE + 0x00D0)
#define REG_DM2CNT_H *(volatile uint16_t *)(REG_BASE + 0x00D2)
#define REG_DM3SAD *(volatile uint32_t *)(REG_BASE + 0x00D4)
#define REG_DM3SAD_L *(volatile uint16_t *)(REG_BASE + 0x00D4)
#define REG_DM3SAD_H *(volatile uint16_t *)(REG_BASE + 0x00D6)
#define REG_DM3DAD *(volatile uint32_t *)(REG_BASE + 0x00D8)
#define REG_DM3DAD_L *(volatile uint16_t *)(REG_BASE + 0x00D8)
#define REG_DM3DAD_H *(volatile uint16_t *)(REG_BASE + 0x00DA)
#define REG_DM3CNT *(volatile uint32_t *)(REG_BASE + 0x00DC)
#define REG_DM3CNT_L *(volatile uint16_t *)(REG_BASE + 0x00DC)
#define REG_DM3CNT_H *(volatile uint16_t *)(REG_BASE + 0x00DE)
#define REG_TM0D *(volatile uint16_t *)(REG_BASE + 0x0100)
#define REG_TM0CNT *(volatile uint16_t *)(REG_BASE + 0x0102)
#define REG_TM1D *(volatile uint16_t *)(REG_BASE + 0x0104)
#define REG_TM1CNT *(volatile uint16_t *)(REG_BASE + 0x0106)
#define REG_TM2D *(volatile uint16_t *)(REG_BASE + 0x0108)
#define REG_TM2CNT *(volatile uint16_t *)(REG_BASE + 0x010A)
#define REG_TM3D *(volatile uint16_t *)(REG_BASE + 0x010C)
#define REG_TM3CNT *(volatile uint16_t *)(REG_BASE + 0x010E)
#define REG_SCD0 *(volatile uint16_t *)(REG_BASE + 0x0120)
#define REG_SCD1 *(volatile uint16_t *)(REG_BASE + 0x0122)
#define REG_SCD2 *(volatile uint16_t *)(REG_BASE + 0x0124)
#define REG_SCD3 *(volatile uint16_t *)(REG_BASE + 0x0126)
#define REG_SCCNT *(volatile uint32_t *)(REG_BASE + 0x0128)
#define REG_SCCNT_L *(volatile uint16_t *)(REG_BASE + 0x0128)
#define REG_SCCNT_H *(volatile uint16_t *)(REG_BASE + 0x012A)
#define REG_P1 *(volatile uint16_t *)(REG_BASE + 0x0130)
#define REG_P1CNT *(volatile uint16_t *)(REG_BASE + 0x0132)
#define REG_R *(volatile uint16_t *)(REG_BASE + 0x0134)
#define REG_HS_CTRL *(volatile uint16_t *)(REG_BASE + 0x0140)
#define REG_JOYRE *(volatile uint32_t *)(REG_BASE + 0x0150)
#define REG_JOYRE_L *(volatile uint16_t *)(REG_BASE + 0x0150)
#define REG_JOYRE_H *(volatile uint16_t *)(REG_BASE + 0x0152)
#define REG_JOYTR *(volatile uint32_t *)(REG_BASE + 0x0154)
#define REG_JOYTR_L *(volatile uint16_t *)(REG_BASE + 0x0154)
#define REG_JOYTR_H *(volatile uint16_t *)(REG_BASE + 0x0156)
#define REG_JSTAT *(volatile uint32_t *)(REG_BASE + 0x0158)
#define REG_JSTAT_L *(volatile uint16_t *)(REG_BASE + 0x0158)
#define REG_JSTAT_H *(volatile uint16_t *)(REG_BASE + 0x015A)
#define REG_IE *(volatile uint16_t *)(REG_BASE + 0x0200)
#define REG_IF *(volatile uint16_t *)(REG_BASE + 0x0202)
#define REG_WSCNT *(volatile uint16_t *)(REG_BASE + 0x0204)
#define REG_IME *(volatile uint16_t *)(REG_BASE + 0x0208)
#define REG_PAUSE *(volatile uint16_t *)(REG_BASE + 0x0300)
