Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Apr 25 22:48:55 2017
| Host         : DESKTOP-NS517L5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.259        0.000                      0                17939        0.034        0.000                      0                17939        3.000        0.000                       0                  2428  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.630        0.000                      0                 1159        0.034        0.000                      0                 1159        3.000        0.000                       0                   506  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           8.320        0.000                      0                    3        0.249        0.000                      0                    3        4.500        0.000                       0                     5  
  clkout1           0.259        0.000                      0                16776        0.325        0.000                      0                16776        8.750        0.000                       0                  1914  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       sys_clk_pin         2.380        0.000                      0                   32        0.594        0.000                      0                   32  
sys_clk_pin   clkout1             3.577        0.000                      0                   48        0.718        0.000                      0                   48  
clkout0       clkout1             5.929        0.000                      0                    1        0.841        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.076ns (15.736%)  route 5.762ns (84.264%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.807     5.410    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.993     6.859    accel/accel/ADXL_Control/Sample_Rate_Div[19]
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.815     7.798    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.922 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.800     8.721    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.845 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          1.653    10.498    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.622 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.710    11.332    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.456 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.791    12.247    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.508    14.931    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.877    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.076ns (15.736%)  route 5.762ns (84.264%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.807     5.410    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.993     6.859    accel/accel/ADXL_Control/Sample_Rate_Div[19]
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.815     7.798    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.922 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.800     8.721    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.845 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          1.653    10.498    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.622 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.710    11.332    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.456 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.791    12.247    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.508    14.931    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.877    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 1.076ns (15.736%)  route 5.762ns (84.264%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.807     5.410    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.993     6.859    accel/accel/ADXL_Control/Sample_Rate_Div[19]
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.815     7.798    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.922 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.800     8.721    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.845 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          1.653    10.498    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.622 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.710    11.332    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.456 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.791    12.247    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X51Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.508    14.931    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.877    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 1.076ns (16.461%)  route 5.461ns (83.539%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.807     5.410    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  accel/accel/ADXL_Control/Sample_Rate_Div_reg[19]/Q
                         net (fo=2, routed)           0.993     6.859    accel/accel/ADXL_Control/Sample_Rate_Div[19]
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.983 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6/O
                         net (fo=1, routed)           0.815     7.798    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_6_n_0
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.922 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4/O
                         net (fo=1, routed)           0.800     8.721    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_4_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.845 f  accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3/O
                         net (fo=20, routed)          1.653    10.498    accel/accel/ADXL_Control/Sample_Rate_Div[19]_i_3_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.622 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4/O
                         net (fo=1, routed)           0.710    11.332    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_4_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.456 r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1/O
                         net (fo=4, routed)           0.490    11.946    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0
    SLICE_X52Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.501    14.924    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]/C
                         clock pessimism              0.187    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X52Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.870    accel/accel/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.468ns (27.335%)  route 3.902ns (72.665%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.629     5.232    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/Q
                         net (fo=2, routed)           0.873     6.561    accel/accel/ADXL_Control/Cnt_SS_Inactive[9]
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.685 f  accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.654     7.339    accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.463 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.665     8.128    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.252 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.252    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X49Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     8.469 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.818     9.287    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.299     9.586 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.892    10.478    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I3_O)        0.124    10.602 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_1/O
                         net (fo=1, routed)           0.000    10.602    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.506    14.929    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.077    15.229    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.468ns (27.386%)  route 3.892ns (72.614%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.629     5.232    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y64         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[9]/Q
                         net (fo=2, routed)           0.873     6.561    accel/accel/ADXL_Control/Cnt_SS_Inactive[9]
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.685 f  accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2/O
                         net (fo=5, routed)           0.654     7.339    accel/accel/ADXL_Control/Cnt_SS_Inactive[3]_i_2_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I0_O)        0.124     7.463 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7/O
                         net (fo=1, routed)           0.665     8.128    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_7_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.252 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6/O
                         net (fo=1, routed)           0.000     8.252    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_6_n_0
    SLICE_X49Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     8.469 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4/O
                         net (fo=1, routed)           0.818     9.287    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[2]_i_4_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.299     9.586 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2/O
                         net (fo=3, routed)           0.882    10.468    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[2]_i_2_n_0
    SLICE_X50Y63         LUT3 (Prop_lut3_I2_O)        0.124    10.592 r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1/O
                         net (fo=1, routed)           0.000    10.592    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans[0]_i_1_n_0
    SLICE_X50Y63         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.506    14.929    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X50Y63         FDRE (Setup_fdre_C_D)        0.081    15.233    accel/accel/ADXL_Control/FSM_sequential_StC_Spi_Trans_reg[0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.963ns (21.006%)  route 3.621ns (78.994%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.625     5.228    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     5.647 f  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/Q
                         net (fo=2, routed)           0.976     6.623    accel/accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[5]
    SLICE_X57Y56         LUT6 (Prop_lut6_I5_O)        0.296     6.919 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_4/O
                         net (fo=5, routed)           0.855     7.774    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.124     7.898 f  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3/O
                         net (fo=1, routed)           0.452     8.350    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.474 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_1/O
                         net (fo=9, routed)           1.338     9.812    accel/accel/Accel_Calculation/ACCEL_X_CLIP[1]
    SLICE_X57Y56         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.505    14.928    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.429    14.722    accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.963ns (21.006%)  route 3.621ns (78.994%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.625     5.228    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     5.647 f  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/Q
                         net (fo=2, routed)           0.976     6.623    accel/accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[5]
    SLICE_X57Y56         LUT6 (Prop_lut6_I5_O)        0.296     6.919 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_4/O
                         net (fo=5, routed)           0.855     7.774    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.124     7.898 f  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3/O
                         net (fo=1, routed)           0.452     8.350    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.474 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_1/O
                         net (fo=9, routed)           1.338     9.812    accel/accel/Accel_Calculation/ACCEL_X_CLIP[1]
    SLICE_X57Y56         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.505    14.928    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.429    14.722    accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 0.963ns (21.006%)  route 3.621ns (78.994%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.625     5.228    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     5.647 f  accel/accel/Accel_Calculation/ACCEL_X_SUM_reg[7]/Q
                         net (fo=2, routed)           0.976     6.623    accel/accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[5]
    SLICE_X57Y56         LUT6 (Prop_lut6_I5_O)        0.296     6.919 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_4/O
                         net (fo=5, routed)           0.855     7.774    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_4_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I2_O)        0.124     7.898 f  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3/O
                         net (fo=1, routed)           0.452     8.350    accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_3_n_0
    SLICE_X54Y55         LUT4 (Prop_lut4_I3_O)        0.124     8.474 r  accel/accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_1/O
                         net (fo=9, routed)           1.338     9.812    accel/accel/Accel_Calculation/ACCEL_X_CLIP[1]
    SLICE_X57Y56         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.505    14.928    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y56         FDRE (Setup_fdre_C_R)       -0.429    14.722    accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 accel/accel/RESET_INT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.580ns (13.503%)  route 3.715ns (86.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.802     5.405    accel/accel/clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  accel/accel/RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.456     5.861 r  accel/accel/RESET_INT_reg/Q
                         net (fo=109, routed)         3.160     9.021    accel/accel/ADXL_Control/RESET_INT_reg
    SLICE_X48Y63         LUT4 (Prop_lut4_I0_O)        0.124     9.145 r  accel/accel/ADXL_Control/Cnt_SS_Inactive[9]_i_1/O
                         net (fo=10, routed)          0.555     9.700    accel/accel/ADXL_Control/Cnt_SS_Inactive0
    SLICE_X48Y63         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.508    14.931    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[1]/C
                         clock pessimism              0.187    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X48Y63         FDRE (Setup_fdre_C_R)       -0.429    14.653    accel/accel/ADXL_Control/Cnt_SS_Inactive_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.316%)  route 0.227ns (61.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.566     1.485    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accel/accel/ADXL_Control/Data_Reg_reg[4][0]/Q
                         net (fo=3, routed)           0.227     1.853    accel/accel/ADXL_Control/Data_Reg_reg[4]_6[0]
    SLICE_X53Y50         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.000    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][0]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.070     1.819    accel/accel/ADXL_Control/Data_Reg_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.240%)  route 0.228ns (61.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.562     1.481    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  accel/accel/ADXL_Control/Data_Reg_reg[0][6]/Q
                         net (fo=3, routed)           0.228     1.850    accel/accel/ADXL_Control/Data_Reg_reg_n_0_[0][6]
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     1.999    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[1][6]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.064     1.812    accel/accel/ADXL_Control/Data_Reg_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[5][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.496%)  route 0.188ns (59.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.566     1.485    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  accel/accel/ADXL_Control/Data_Reg_reg[4][1]/Q
                         net (fo=3, routed)           0.188     1.801    accel/accel/ADXL_Control/Data_Reg_reg[4]_6[1]
    SLICE_X53Y50         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.000    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][1]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.012     1.761    accel/accel/ADXL_Control/Data_Reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.562     1.481    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  accel/accel/ADXL_Control/Data_Reg_reg[0][4]/Q
                         net (fo=3, routed)           0.227     1.849    accel/accel/ADXL_Control/Data_Reg_reg_n_0_[0][4]
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     1.999    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[1][4]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.060     1.808    accel/accel/ADXL_Control/Data_Reg_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.116%)  route 0.249ns (63.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.560     1.479    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[3]/Q
                         net (fo=1, routed)           0.249     1.870    accel/accel/ADXL_Control/Dout[3]
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     1.999    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][3]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.076     1.824    accel/accel/ADXL_Control/Data_Reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.530%)  route 0.256ns (64.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.560     1.479    accel/accel/ADXL_Control/SPI_Interface/clk_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  accel/accel/ADXL_Control/SPI_Interface/Dout_reg[1]/Q
                         net (fo=1, routed)           0.256     1.876    accel/accel/ADXL_Control/Dout[1]
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     1.999    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][1]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X50Y58         FDRE (Hold_fdre_C_D)         0.075     1.823    accel/accel/ADXL_Control/Data_Reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/Data_Reg_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.240%)  route 0.207ns (61.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.566     1.485    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y51         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y51         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  accel/accel/ADXL_Control/Data_Reg_reg[4][3]/Q
                         net (fo=3, routed)           0.207     1.820    accel/accel/ADXL_Control/Data_Reg_reg[4]_6[3]
    SLICE_X53Y50         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.000    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[5][3]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.017     1.766    accel/accel/ADXL_Control/Data_Reg_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.265ns (60.385%)  route 0.174ns (39.615%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.562     1.481    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  accel/accel/ADXL_Control/Data_Reg_reg[0][4]/Q
                         net (fo=3, routed)           0.174     1.796    accel/accel/ADXL_Control/Data_Reg_reg_n_0_[0][4]
    SLICE_X51Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.920 r  accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[12]_i_1_n_6
    SLICE_X51Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     1.999    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[13]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.105     1.853    accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.265ns (60.671%)  route 0.172ns (39.329%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.566     1.485    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y52         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  accel/accel/ADXL_Control/Data_Reg_reg[4][4]/Q
                         net (fo=3, routed)           0.172     1.798    accel/accel/ADXL_Control/Data_Reg_reg[4]_6[4]
    SLICE_X52Y52         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.922 r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[12]_i_1_n_6
    SLICE_X52Y52         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.835     2.000    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[13]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y52         FDRE (Hold_fdre_C_D)         0.105     1.854    accel/accel/ADXL_Control/ACCEL_Y_SUM_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/Data_Reg_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.268ns (60.516%)  route 0.175ns (39.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.562     1.481    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y60         FDRE                                         r  accel/accel/ADXL_Control/Data_Reg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  accel/accel/ADXL_Control/Data_Reg_reg[0][6]/Q
                         net (fo=3, routed)           0.175     1.797    accel/accel/ADXL_Control/Data_Reg_reg_n_0_[0][6]
    SLICE_X51Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.924 r  accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[12]_i_1_n_4
    SLICE_X51Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.834     1.999    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[15]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.105     1.853    accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y56     accel/accel/ADXL_Control/ACCEL_TMP_SUM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y56     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X53Y57     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y58     accel/accel/Accel_Calculation/ACCEL_X_CLIP_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y88     keyb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y88     keyb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X82Y88     keyb/count_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y52     accel/accel/ADXL_Control/ACCEL_X_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y52     accel/accel/ADXL_Control/ACCEL_X_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y52     accel/accel/ADXL_Control/ACCEL_X_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y52     accel/accel/ADXL_Control/ACCEL_X_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y52     accel/accel/ADXL_Control/ACCEL_X_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y52     accel/accel/ADXL_Control/ACCEL_X_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y52     accel/accel/ADXL_Control/ACCEL_X_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y52     accel/accel/ADXL_Control/ACCEL_X_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.642ns (38.046%)  route 1.045ns (61.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.045     6.798    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.922 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.922    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    15.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.934    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.074    15.161    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.081    15.242    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.668ns (38.986%)  route 1.045ns (61.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.045     6.798    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT4 (Prop_lut4_I0_O)        0.150     6.948 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.948    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    15.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.934    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.074    15.161    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.118    15.279    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630     5.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.699     6.411    clkdv/p_0_in
    SLICE_X50Y96         LUT3 (Prop_lut3_I0_O)        0.327     6.738 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.738    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    15.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.411 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           1.923    13.334    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.425 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.934    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.074    15.161    
    SLICE_X50Y96         FDRE (Setup_fdre_C_D)        0.092    15.253    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  8.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.175     1.824    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X50Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.867 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.133     1.617    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clkdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.221     1.869    clkdv/start_cnt_reg_n_0_[1]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.044     1.913 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.913    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.131     1.615    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  clkdv/start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.221     1.869    clkdv/start_cnt_reg_n_0_[1]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.000    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.121     1.605    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdv/clkout0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y96     clkdv/start_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.270ns  (logic 3.209ns (16.653%)  route 16.061ns (83.347%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 24.935 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          1.275    17.850    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X77Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.974 r  mips/dp/rf/mem_reg_0_127_18_18_i_6/O
                         net (fo=144, routed)         1.593    19.567    memIO/screen/mem_reg_768_895_19_19/A2
    SLICE_X80Y82         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.691 r  memIO/screen/mem_reg_768_895_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    19.691    memIO/screen/mem_reg_768_895_19_19/SPO0
    SLICE_X80Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    19.932 r  memIO/screen/mem_reg_768_895_19_19/F7.SP/O
                         net (fo=1, routed)           0.931    20.862    memIO/screen/mem_reg_768_895_19_19_n_1
    SLICE_X83Y77         LUT6 (Prop_lut6_I5_O)        0.298    21.160 r  memIO/screen/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           0.872    22.033    mips/dp/rf/x_reg[5]_rep__2_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.157 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           1.087    23.244    mips/dp/rf/memIO/controlread[19]
    SLICE_X75Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.368 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.149    23.517    mips/dp/rf/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X75Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.641 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.954    24.595    mips/dp/rf/rf_reg_r1_0_31_18_23/DIA1
    SLICE_X70Y56         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.509    24.935    mips/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X70Y56         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.259    25.194    
                         clock uncertainty           -0.082    25.112    
    SLICE_X70Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.854    mips/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.854    
                         arrival time                         -24.595    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.350ns  (logic 3.443ns (17.793%)  route 15.907ns (82.207%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=1 LUT6=11 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         1.092    13.730    mips/dp/rf/aluA__72[4]
    SLICE_X68Y53         LUT6 (Prop_lut6_I4_O)        0.124    13.854 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_283/O
                         net (fo=4, routed)           0.588    14.442    mips/dp/rf/rf_reg_r1_0_31_0_5_i_283_n_0
    SLICE_X67Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.566 r  mips/dp/rf/mem_reg_0_127_0_0_i_130/O
                         net (fo=2, routed)           0.645    15.211    mips/dp/rf/mem_reg_0_127_0_0_i_130_n_0
    SLICE_X67Y55         LUT3 (Prop_lut3_I2_O)        0.150    15.361 r  mips/dp/rf/mem_reg_0_127_0_0_i_110/O
                         net (fo=2, routed)           0.455    15.817    mips/dp/rf/mem_reg_0_127_0_0_i_110_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.326    16.143 r  mips/dp/rf/mem_reg_0_127_0_0_i_86/O
                         net (fo=1, routed)           0.303    16.446    mips/dp/rf/mem_reg_0_127_0_0_i_86_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.570 r  mips/dp/rf/mem_reg_0_127_0_0_i_37/O
                         net (fo=11, routed)          0.882    17.452    mips/dp/rf/mem_reg_0_127_0_0_i_37_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    17.576 r  mips/dp/rf/mem_reg_0_127_21_21_i_6/O
                         net (fo=216, routed)         2.093    19.669    memIO/screen/mem_reg_512_639_21_21/A1
    SLICE_X70Y86         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    19.793 r  memIO/screen/mem_reg_512_639_21_21/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.793    memIO/screen/mem_reg_512_639_21_21/SPO1
    SLICE_X70Y86         MUXF7 (Prop_muxf7_I1_O)      0.247    20.040 r  memIO/screen/mem_reg_512_639_21_21/F7.SP/O
                         net (fo=1, routed)           1.136    21.176    memIO/screen/mem_reg_512_639_21_21_n_1
    SLICE_X69Y64         LUT6 (Prop_lut6_I4_O)        0.298    21.474 r  memIO/screen/rf_reg_r1_0_31_18_23_i_76/O
                         net (fo=1, routed)           0.433    21.907    mips/dp/rf/x_reg[5]_rep__2_6
    SLICE_X69Y64         LUT6 (Prop_lut6_I3_O)        0.124    22.031 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_35/O
                         net (fo=1, routed)           0.985    23.015    mips/dp/rf/memIO/controlread[21]
    SLICE_X69Y58         LUT6 (Prop_lut6_I4_O)        0.124    23.139 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.480    23.619    mips/dp/rf/mem_readdata[21]
    SLICE_X69Y56         LUT6 (Prop_lut6_I3_O)        0.124    23.743 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.932    24.675    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.187    25.336    
                         clock uncertainty           -0.082    25.255    
    SLICE_X74Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    25.027    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         25.027    
                         arrival time                         -24.675    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 3.209ns (16.663%)  route 16.049ns (83.337%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=1 LUT6=11 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          1.016    17.591    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.715 r  mips/dp/rf/mem_reg_0_31_0_0__19_i_1/O
                         net (fo=238, routed)         1.801    19.516    memIO/screen/mem_reg_512_639_28_28/A2
    SLICE_X74Y84         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.640 r  memIO/screen/mem_reg_512_639_28_28/SP.LOW/O
                         net (fo=1, routed)           0.000    19.640    memIO/screen/mem_reg_512_639_28_28/SPO0
    SLICE_X74Y84         MUXF7 (Prop_muxf7_I0_O)      0.241    19.881 r  memIO/screen/mem_reg_512_639_28_28/F7.SP/O
                         net (fo=1, routed)           1.174    21.055    memIO/screen/mem_reg_512_639_28_28_n_1
    SLICE_X72Y75         LUT6 (Prop_lut6_I4_O)        0.298    21.353 r  memIO/screen/rf_reg_r1_0_31_24_29_i_93/O
                         net (fo=1, routed)           0.899    22.252    mips/dp/rf/x_reg[5]_rep__3_12
    SLICE_X71Y69         LUT6 (Prop_lut6_I3_O)        0.124    22.376 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_51/O
                         net (fo=1, routed)           0.929    23.305    mips/dp/rf/memIO/controlread[28]
    SLICE_X71Y57         LUT6 (Prop_lut6_I4_O)        0.124    23.429 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_18/O
                         net (fo=1, routed)           0.545    23.974    mips/dp/rf/mem_readdata[28]
    SLICE_X71Y54         LUT6 (Prop_lut6_I3_O)        0.124    24.098 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.485    24.583    mips/dp/rf/rf_reg_r2_0_31_24_29/DIC0
    SLICE_X70Y51         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.510    24.936    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X70Y51         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.082    25.113    
    SLICE_X70Y51         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    24.938    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         24.938    
                         arrival time                         -24.583    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.274ns  (logic 2.898ns (15.036%)  route 16.376ns (84.964%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         1.162    13.801    mips/dp/rf/aluA__72[4]
    SLICE_X63Y51         LUT5 (Prop_lut5_I3_O)        0.150    13.951 r  mips/dp/rf/mem_reg_0_127_0_0_i_115/O
                         net (fo=4, routed)           1.093    15.044    mips/dp/rf/mem_reg_0_127_0_0_i_115_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I2_O)        0.326    15.370 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_97/O
                         net (fo=2, routed)           0.842    16.212    mips/dp/rf/rf_reg_r1_0_31_12_17_i_97_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.336 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_62/O
                         net (fo=1, routed)           0.513    16.849    mips/dp/rf/rf_reg_r1_0_31_12_17_i_62_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I1_O)        0.124    16.973 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_25/O
                         net (fo=1, routed)           0.893    17.866    mips/dp/rf/rf_reg_r1_0_31_12_17_i_25_n_0
    SLICE_X67Y56         LUT6 (Prop_lut6_I0_O)        0.124    17.990 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_9/O
                         net (fo=5, routed)           0.648    18.638    mips/dp/rf/mem_addr[12]
    SLICE_X68Y56         LUT2 (Prop_lut2_I0_O)        0.124    18.762 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_5/O
                         net (fo=4, routed)           0.788    19.550    mips/dp/rf/mem_reg_1024_1151_0_0_i_5_n_0
    SLICE_X68Y59         LUT2 (Prop_lut2_I0_O)        0.124    19.674 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_27/O
                         net (fo=32, routed)          1.916    21.589    mips/dp/rf/rf_reg_r1_0_31_6_11_i_27_n_0
    SLICE_X85Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.713 r  mips/dp/rf/rf_reg_r1_0_31_30_31_i_12/O
                         net (fo=1, routed)           1.195    22.908    mips/dp/rf/memIO/controlread[31]
    SLICE_X77Y55         LUT6 (Prop_lut6_I4_O)        0.124    23.032 r  mips/dp/rf/rf_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.544    23.576    mips/dp/rf/mem_readdata[31]
    SLICE_X77Y52         LUT6 (Prop_lut6_I3_O)        0.124    23.700 r  mips/dp/rf/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.899    24.599    mips/dp/rf/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X74Y39         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.721    25.146    mips/dp/rf/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X74Y39         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.187    25.333    
                         clock uncertainty           -0.082    25.252    
    SLICE_X74Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.994    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.994    
                         arrival time                         -24.599    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.175ns  (logic 3.215ns (16.767%)  route 15.960ns (83.233%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          1.090    17.665    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.789 r  mips/dp/rf/mem_reg_0_127_24_24_i_6/O
                         net (fo=288, routed)         1.701    19.490    memIO/screen/mem_reg_128_255_26_26/A2
    SLICE_X58Y75         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.614 r  memIO/screen/mem_reg_128_255_26_26/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.614    memIO/screen/mem_reg_128_255_26_26/SPO1
    SLICE_X58Y75         MUXF7 (Prop_muxf7_I1_O)      0.247    19.861 r  memIO/screen/mem_reg_128_255_26_26/F7.SP/O
                         net (fo=1, routed)           0.844    20.705    memIO/screen/mem_reg_128_255_26_26_n_1
    SLICE_X61Y75         LUT6 (Prop_lut6_I0_O)        0.298    21.003 r  memIO/screen/rf_reg_r1_0_31_24_29_i_78/O
                         net (fo=1, routed)           0.967    21.970    mips/dp/rf/x_reg[5]_rep__3_5
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124    22.094 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.933    23.027    mips/dp/rf/memIO/controlread[26]
    SLICE_X65Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.151 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_14/O
                         net (fo=1, routed)           0.553    23.704    mips/dp/rf/rf_reg_r1_0_31_24_29_i_14_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.828 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.671    24.500    mips/dp/rf/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X70Y51         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.510    24.936    mips/dp/rf/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X70Y51         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.259    25.195    
                         clock uncertainty           -0.082    25.113    
    SLICE_X70Y51         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    24.928    mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         24.928    
                         arrival time                         -24.500    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.233ns  (logic 3.209ns (16.685%)  route 16.024ns (83.315%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 25.148 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           1.189    16.264    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.388 r  mips/dp/rf/mem_reg_0_127_0_0_i_78/O
                         net (fo=1, routed)           0.149    16.537    mips/dp/rf/mem_reg_0_127_0_0_i_78_n_0
    SLICE_X67Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.661 r  mips/dp/rf/mem_reg_0_127_0_0_i_28/O
                         net (fo=11, routed)          0.872    17.533    mips/dp/rf/mem_reg_0_127_0_0_i_28_n_0
    SLICE_X70Y58         LUT5 (Prop_lut5_I0_O)        0.124    17.657 r  mips/dp/rf/mem_reg_0_127_12_12_i_5/O
                         net (fo=216, routed)         1.836    19.493    memIO/screen/mem_reg_896_1023_13_13/A3
    SLICE_X80Y38         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124    19.617 r  memIO/screen/mem_reg_896_1023_13_13/SP.LOW/O
                         net (fo=1, routed)           0.000    19.617    memIO/screen/mem_reg_896_1023_13_13/SPO0
    SLICE_X80Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    19.858 r  memIO/screen/mem_reg_896_1023_13_13/F7.SP/O
                         net (fo=1, routed)           1.174    21.033    memIO/screen/mem_reg_896_1023_13_13_n_1
    SLICE_X81Y54         LUT6 (Prop_lut6_I1_O)        0.298    21.331 r  memIO/screen/rf_reg_r1_0_31_12_17_i_60/O
                         net (fo=1, routed)           0.933    22.263    mips/dp/rf/x_reg[5]_rep__0_3
    SLICE_X81Y57         LUT6 (Prop_lut6_I3_O)        0.124    22.387 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_24/O
                         net (fo=1, routed)           0.433    22.821    mips/dp/rf/memIO/controlread[13]
    SLICE_X81Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.945 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_8/O
                         net (fo=1, routed)           0.631    23.576    mips/dp/rf/mem_readdata[13]
    SLICE_X79Y50         LUT6 (Prop_lut6_I3_O)        0.124    23.700 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_1/O
                         net (fo=2, routed)           0.858    24.558    mips/dp/rf/rf_reg_r1_0_31_12_17/DIA1
    SLICE_X76Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.723    25.148    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism              0.187    25.335    
                         clock uncertainty           -0.082    25.254    
    SLICE_X76Y43         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.996    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.996    
                         arrival time                         -24.558    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.220ns  (logic 3.209ns (16.696%)  route 16.011ns (83.304%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          1.275    17.850    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X77Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.974 r  mips/dp/rf/mem_reg_0_127_18_18_i_6/O
                         net (fo=144, routed)         1.593    19.567    memIO/screen/mem_reg_768_895_19_19/A2
    SLICE_X80Y82         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.691 r  memIO/screen/mem_reg_768_895_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    19.691    memIO/screen/mem_reg_768_895_19_19/SPO0
    SLICE_X80Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    19.932 r  memIO/screen/mem_reg_768_895_19_19/F7.SP/O
                         net (fo=1, routed)           0.931    20.862    memIO/screen/mem_reg_768_895_19_19_n_1
    SLICE_X83Y77         LUT6 (Prop_lut6_I5_O)        0.298    21.160 r  memIO/screen/rf_reg_r1_0_31_18_23_i_61/O
                         net (fo=1, routed)           0.872    22.033    mips/dp/rf/x_reg[5]_rep__2_0
    SLICE_X83Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.157 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_23/O
                         net (fo=1, routed)           1.087    23.244    mips/dp/rf/memIO/controlread[19]
    SLICE_X75Y60         LUT6 (Prop_lut6_I2_O)        0.124    23.368 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_8/O
                         net (fo=1, routed)           0.149    23.517    mips/dp/rf/rf_reg_r1_0_31_18_23_i_8_n_0
    SLICE_X75Y60         LUT5 (Prop_lut5_I4_O)        0.124    23.641 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.903    24.544    mips/dp/rf/rf_reg_r2_0_31_18_23/DIA1
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.187    25.336    
                         clock uncertainty           -0.082    25.255    
    SLICE_X74Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.997    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.997    
                         arrival time                         -24.544    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.305ns  (logic 3.209ns (16.623%)  route 16.096ns (83.377%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=1 LUT6=11 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 25.146 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          0.716    17.291    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.415 r  mips/dp/rf/mem_reg_256_383_29_29_i_1/O
                         net (fo=211, routed)         1.201    18.616    memIO/screen/mem_reg_640_767_30_30/A2
    SLICE_X70Y66         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    18.740 r  memIO/screen/mem_reg_640_767_30_30/SP.LOW/O
                         net (fo=1, routed)           0.000    18.740    memIO/screen/mem_reg_640_767_30_30/SPO0
    SLICE_X70Y66         MUXF7 (Prop_muxf7_I0_O)      0.241    18.981 r  memIO/screen/mem_reg_640_767_30_30/F7.SP/O
                         net (fo=1, routed)           1.531    20.512    memIO/screen/mem_reg_640_767_30_30_n_1
    SLICE_X82Y66         LUT6 (Prop_lut6_I0_O)        0.298    20.810 r  memIO/screen/rf_reg_r1_0_31_30_31_i_31/O
                         net (fo=1, routed)           0.718    21.528    mips/dp/rf/x_reg[5]_rep__4_3
    SLICE_X83Y63         LUT6 (Prop_lut6_I3_O)        0.124    21.652 r  mips/dp/rf/rf_reg_r1_0_31_30_31_i_18/O
                         net (fo=1, routed)           0.822    22.474    mips/dp/rf/memIO/controlread[30]
    SLICE_X77Y63         LUT6 (Prop_lut6_I4_O)        0.124    22.598 r  mips/dp/rf/rf_reg_r1_0_31_30_31_i_6/O
                         net (fo=1, routed)           0.854    23.451    mips/dp/rf/mem_readdata[30]
    SLICE_X79Y53         LUT6 (Prop_lut6_I3_O)        0.124    23.575 r  mips/dp/rf/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           1.054    24.629    mips/dp/rf/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X74Y39         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.721    25.146    mips/dp/rf/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X74Y39         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.187    25.333    
                         clock uncertainty           -0.082    25.252    
    SLICE_X74Y39         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.091    mips/dp/rf/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         25.091    
                         arrival time                         -24.629    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.287ns  (logic 3.209ns (16.638%)  route 16.078ns (83.362%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=1 LUT6=11 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          1.016    17.591    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X69Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.715 r  mips/dp/rf/mem_reg_0_31_0_0__19_i_1/O
                         net (fo=238, routed)         1.637    19.352    memIO/screen/mem_reg_0_127_22_22/A2
    SLICE_X74Y77         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.476 r  memIO/screen/mem_reg_0_127_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    19.476    memIO/screen/mem_reg_0_127_22_22/SPO0
    SLICE_X74Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    19.717 r  memIO/screen/mem_reg_0_127_22_22/F7.SP/O
                         net (fo=1, routed)           1.034    20.751    memIO/screen/mem_reg_0_127_22_22_n_1
    SLICE_X69Y72         LUT6 (Prop_lut6_I4_O)        0.298    21.049 r  memIO/screen/rf_reg_r1_0_31_18_23_i_93/O
                         net (fo=1, routed)           1.092    22.142    mips/dp/rf/x_reg[5]_rep__2_8
    SLICE_X72Y69         LUT6 (Prop_lut6_I1_O)        0.124    22.266 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_52/O
                         net (fo=1, routed)           0.594    22.859    mips/dp/rf/memIO/controlread[22]
    SLICE_X72Y63         LUT6 (Prop_lut6_I4_O)        0.124    22.983 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_18/O
                         net (fo=1, routed)           0.724    23.707    mips/dp/rf/mem_readdata[22]
    SLICE_X71Y56         LUT6 (Prop_lut6_I3_O)        0.124    23.831 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.781    24.612    mips/dp/rf/rf_reg_r2_0_31_18_23/DIC0
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.187    25.336    
                         clock uncertainty           -0.082    25.255    
    SLICE_X74Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    25.080    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         25.080    
                         arrival time                         -24.612    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 mips/dp/pcReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout1 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        19.126ns  (logic 3.215ns (16.809%)  route 15.911ns (83.191%))
  Logic Levels:           18  (LUT3=2 LUT4=2 LUT5=2 LUT6=10 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 24.935 - 20.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.720     5.325    mips/dp/clk50
    SLICE_X79Y52         FDRE                                         r  mips/dp/pcReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  mips/dp/pcReg_reg[6]/Q
                         net (fo=294, routed)         1.711     7.491    mips/dp/rf/pcReg_reg[31]_0[4]
    SLICE_X72Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.615 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_251/O
                         net (fo=1, routed)           1.274     8.889    mips/dp/rf/rf_reg_r1_0_31_0_5_i_251_n_0
    SLICE_X71Y41         LUT4 (Prop_lut4_I0_O)        0.152     9.041 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_136/O
                         net (fo=1, routed)           0.688     9.729    mips/dp/rf/rf_reg_r1_0_31_0_5_i_136_n_0
    SLICE_X71Y41         LUT6 (Prop_lut6_I4_O)        0.326    10.055 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_50/O
                         net (fo=1, routed)           0.643    10.698    mips/dp/rf/rf_reg_r1_0_31_0_5_i_50_n_0
    SLICE_X72Y43         LUT4 (Prop_lut4_I0_O)        0.124    10.822 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=110, routed)         0.836    11.657    mips/dp/rf/leds_reg[1][17]
    SLICE_X71Y43         LUT3 (Prop_lut3_I0_O)        0.124    11.781 r  mips/dp/rf/mem_reg_0_127_0_0_i_60/O
                         net (fo=32, routed)          0.733    12.514    mips/dp/rf/asel[1]
    SLICE_X71Y48         LUT5 (Prop_lut5_I4_O)        0.124    12.638 r  mips/dp/rf/mem_reg_0_127_0_0_i_33/O
                         net (fo=146, routed)         0.937    13.576    mips/dp/rf/aluA__72[4]
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.700 r  mips/dp/rf/mem_reg_0_127_0_0_i_140/O
                         net (fo=1, routed)           0.689    14.389    mips/dp/rf/mem_reg_0_127_0_0_i_140_n_0
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.513 r  mips/dp/rf/mem_reg_0_127_0_0_i_129/O
                         net (fo=2, routed)           0.439    14.951    mips/dp/rf/mem_reg_0_127_0_0_i_129_n_0
    SLICE_X64Y51         LUT3 (Prop_lut3_I2_O)        0.124    15.075 r  mips/dp/rf/mem_reg_0_127_0_0_i_108/O
                         net (fo=2, routed)           0.942    16.017    mips/dp/rf/mem_reg_0_127_0_0_i_108_n_0
    SLICE_X67Y57         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  mips/dp/rf/mem_reg_0_127_0_0_i_80/O
                         net (fo=1, routed)           0.309    16.451    mips/dp/rf/mem_reg_0_127_0_0_i_80_n_0
    SLICE_X68Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.575 r  mips/dp/rf/mem_reg_0_127_0_0_i_32/O
                         net (fo=11, routed)          1.090    17.665    mips/dp/rf/mem_reg_0_127_0_0_i_32_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.789 r  mips/dp/rf/mem_reg_0_127_24_24_i_6/O
                         net (fo=288, routed)         1.701    19.490    memIO/screen/mem_reg_128_255_26_26/A2
    SLICE_X58Y75         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    19.614 r  memIO/screen/mem_reg_128_255_26_26/SP.HIGH/O
                         net (fo=1, routed)           0.000    19.614    memIO/screen/mem_reg_128_255_26_26/SPO1
    SLICE_X58Y75         MUXF7 (Prop_muxf7_I1_O)      0.247    19.861 r  memIO/screen/mem_reg_128_255_26_26/F7.SP/O
                         net (fo=1, routed)           0.844    20.705    memIO/screen/mem_reg_128_255_26_26_n_1
    SLICE_X61Y75         LUT6 (Prop_lut6_I0_O)        0.298    21.003 r  memIO/screen/rf_reg_r1_0_31_24_29_i_78/O
                         net (fo=1, routed)           0.967    21.970    mips/dp/rf/x_reg[5]_rep__3_5
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124    22.094 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_40/O
                         net (fo=1, routed)           0.933    23.027    mips/dp/rf/memIO/controlread[26]
    SLICE_X65Y58         LUT6 (Prop_lut6_I2_O)        0.124    23.151 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_14/O
                         net (fo=1, routed)           0.553    23.704    mips/dp/rf/rf_reg_r1_0_31_24_29_i_14_n_0
    SLICE_X65Y55         LUT5 (Prop_lut5_I4_O)        0.124    23.828 r  mips/dp/rf/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.623    24.451    mips/dp/rf/rf_reg_r1_0_31_24_29/DIB0
    SLICE_X70Y55         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.509    24.935    mips/dp/rf/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X70Y55         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.259    25.194    
                         clock uncertainty           -0.082    25.112    
    SLICE_X70Y55         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    24.927    mips/dp/rf/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         24.927    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/pcReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.595     1.516    mips/dp/clk50
    SLICE_X77Y55         FDRE                                         r  mips/dp/pcReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mips/dp/pcReg_reg[0]/Q
                         net (fo=2, routed)           0.231     1.889    mips/dp/pcReg_reg_n_0_[0]
    SLICE_X77Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.934 r  mips/dp/pcReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    mips/dp/pcReg[0]_i_1_n_0
    SLICE_X77Y55         FDRE                                         r  mips/dp/pcReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.868     2.035    mips/dp/clk50
    SLICE_X77Y55         FDRE                                         r  mips/dp/pcReg_reg[0]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X77Y55         FDRE (Hold_fdre_C_D)         0.092     1.608    mips/dp/pcReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.853%)  route 0.665ns (78.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.595     1.516    mips/dp/clk50
    SLICE_X77Y55         FDRE                                         r  mips/dp/pcReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mips/dp/pcReg_reg[0]/Q
                         net (fo=2, routed)           0.402     2.059    mips/dp/rf/pcReg_reg[0]_0
    SLICE_X77Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.104 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.263     2.367    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.250     1.844    
    SLICE_X76Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.991    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.186ns (21.807%)  route 0.667ns (78.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.595     1.516    mips/dp/clk50
    SLICE_X77Y55         FDRE                                         r  mips/dp/pcReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y55         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mips/dp/pcReg_reg[0]/Q
                         net (fo=2, routed)           0.402     2.059    mips/dp/rf/pcReg_reg[0]_0
    SLICE_X77Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.104 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.265     2.369    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.929     2.096    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.250     1.845    
    SLICE_X76Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.992    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memIO/period_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.386ns (44.727%)  route 0.477ns (55.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.654     1.576    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.962 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/O
                         net (fo=4, routed)           0.477     2.439    memIO/ReadData20[23]
    SLICE_X85Y54         FDRE                                         r  memIO/period_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.876     2.043    memIO/clk50
    SLICE_X85Y54         FDRE                                         r  memIO/period_reg[23]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X85Y54         FDRE (Hold_fdre_C_D)         0.057     1.849    memIO/period_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.358ns (33.293%)  route 0.717ns (66.707%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.595     1.516    mips/dp/clk50
    SLICE_X77Y54         FDRE                                         r  mips/dp/pcReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mips/dp/pcReg_reg[14]/Q
                         net (fo=1, routed)           0.156     1.813    mips/dp/rf_n_103
    SLICE_X73Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.923 r  mips/dp/pcReg1_carry__2/O[1]
                         net (fo=4, routed)           0.363     2.286    mips/dp/rf/reg_writedata0[13]
    SLICE_X75Y50         LUT6 (Prop_lut6_I5_O)        0.107     2.393 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.198     2.592    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X76Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.250     1.844    
    SLICE_X76Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.990    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/pcReg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.363ns (50.487%)  route 0.356ns (49.513%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.595     1.516    mips/dp/clk50
    SLICE_X75Y55         FDRE                                         r  mips/dp/pcReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y55         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mips/dp/pcReg_reg[21]/Q
                         net (fo=1, routed)           0.174     1.831    mips/dp/rf_n_112
    SLICE_X73Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  mips/dp/pcReg1_carry__4/O[0]
                         net (fo=4, routed)           0.182     2.128    mips/dp/rf/reg_writedata0[20]
    SLICE_X75Y55         LUT6 (Prop_lut6_I4_O)        0.107     2.235 r  mips/dp/rf/pcReg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.235    mips/dp/p_2_in[21]
    SLICE_X75Y55         FDRE                                         r  mips/dp/pcReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.868     2.035    mips/dp/clk50
    SLICE_X75Y55         FDRE                                         r  mips/dp/pcReg_reg[21]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X75Y55         FDRE (Hold_fdre_C_D)         0.092     1.608    mips/dp/pcReg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memIO/period_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.386ns (41.331%)  route 0.548ns (58.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.654     1.576    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.962 r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/O
                         net (fo=5, routed)           0.548     2.510    memIO/ReadData20[5]
    SLICE_X87Y51         FDRE                                         r  memIO/period_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.878     2.045    memIO/clk50
    SLICE_X87Y51         FDRE                                         r  memIO/period_reg[5]/C
                         clock pessimism             -0.250     1.794    
    SLICE_X87Y51         FDRE (Hold_fdre_C_D)         0.070     1.864    memIO/period_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/pcReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.360ns (48.366%)  route 0.384ns (51.634%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.594     1.515    mips/dp/clk50
    SLICE_X77Y57         FDRE                                         r  mips/dp/pcReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y57         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  mips/dp/pcReg_reg[31]/Q
                         net (fo=1, routed)           0.210     1.866    mips/dp/rf_n_117
    SLICE_X73Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.977 r  mips/dp/pcReg1_carry__6/O[2]
                         net (fo=3, routed)           0.174     2.152    mips/dp/rf/reg_writedata0[30]
    SLICE_X77Y57         LUT6 (Prop_lut6_I4_O)        0.108     2.260 r  mips/dp/rf/pcReg[31]_i_2/O
                         net (fo=1, routed)           0.000     2.260    mips/dp/p_2_in[31]
    SLICE_X77Y57         FDRE                                         r  mips/dp/pcReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.867     2.034    mips/dp/clk50
    SLICE_X77Y57         FDRE                                         r  mips/dp/pcReg_reg[31]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X77Y57         FDRE (Hold_fdre_C_D)         0.092     1.607    mips/dp/pcReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 mips/dp/pcReg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.358ns (31.721%)  route 0.771ns (68.279%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.595     1.516    mips/dp/clk50
    SLICE_X77Y54         FDRE                                         r  mips/dp/pcReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y54         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  mips/dp/pcReg_reg[14]/Q
                         net (fo=1, routed)           0.156     1.813    mips/dp/rf_n_103
    SLICE_X73Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.923 r  mips/dp/pcReg1_carry__2/O[1]
                         net (fo=4, routed)           0.363     2.286    mips/dp/rf/reg_writedata0[13]
    SLICE_X75Y50         LUT6 (Prop_lut6_I5_O)        0.107     2.393 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.252     2.645    mips/dp/rf/rf_reg_r2_0_31_12_17/DIB0
    SLICE_X74Y46         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X74Y46         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.250     1.844    
    SLICE_X74Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.990    mips/dp/rf/rf_reg_r2_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memIO/period_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.394ns (45.527%)  route 0.471ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.654     1.576    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.970 r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/O
                         net (fo=4, routed)           0.471     2.441    memIO/ReadData20[20]
    SLICE_X85Y53         FDRE                                         r  memIO/period_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.876     2.043    memIO/clk50
    SLICE_X85Y53         FDRE                                         r  memIO/period_reg[20]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X85Y53         FDRE (Hold_fdre_C_D)        -0.018     1.774    memIO/period_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.667    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkdv/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clkdv/buf50/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y55     memIO/leds_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y61     memIO/leds_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y61     memIO/leds_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y60     memIO/leds_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y61     memIO/leds_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y60     memIO/leds_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y60     memIO/leds_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X85Y57     memIO/leds_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y82     memIO/screen/mem_reg_640_767_21_21/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y65     memIO/screen/mem_reg_0_127_30_30/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y65     memIO/screen/mem_reg_0_127_30_30/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y65     memIO/screen/mem_reg_0_127_30_30/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y82     memIO/screen/mem_reg_640_767_21_21/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y82     memIO/screen/mem_reg_640_767_21_21/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y82     memIO/screen/mem_reg_640_767_21_21/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X88Y65     memIO/screen/mem_reg_0_127_30_30/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y65     memIO/screen/mem_reg_1024_1151_30_30/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X84Y65     memIO/screen/mem_reg_1024_1151_30_30/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X80Y41     memIO/screen/mem_reg_512_639_13_13/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y71     memIO/screen/mem_reg_768_895_27_27/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y71     memIO/screen/mem_reg_768_895_27_27/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y71     memIO/screen/mem_reg_768_895_27_27/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y71     memIO/screen/mem_reg_768_895_27_27/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y71     memIO/screen/mem_reg_1024_1151_27_27/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y71     memIO/screen/mem_reg_1024_1151_27_27/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y71     memIO/screen/mem_reg_1024_1151_27_27/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y42     memIO/screen/mem_reg_128_255_4_4/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y42     memIO/screen/mem_reg_128_255_4_4/DP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.887ns (41.324%)  route 4.099ns (58.676%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.884    12.320    sound/clear
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.612    15.035    sound/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[16]/C
                         clock pessimism              0.180    15.215    
                         clock uncertainty           -0.180    15.034    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.335    14.699    sound/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.887ns (41.324%)  route 4.099ns (58.676%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.884    12.320    sound/clear
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.612    15.035    sound/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[17]/C
                         clock pessimism              0.180    15.215    
                         clock uncertainty           -0.180    15.034    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.335    14.699    sound/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.887ns (41.324%)  route 4.099ns (58.676%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.884    12.320    sound/clear
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.612    15.035    sound/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[18]/C
                         clock pessimism              0.180    15.215    
                         clock uncertainty           -0.180    15.034    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.335    14.699    sound/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.887ns (41.324%)  route 4.099ns (58.676%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.884    12.320    sound/clear
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.612    15.035    sound/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  sound/count_reg[19]/C
                         clock pessimism              0.180    15.215    
                         clock uncertainty           -0.180    15.034    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.335    14.699    sound/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.887ns (42.781%)  route 3.861ns (57.219%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.647    12.082    sound/clear
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.613    15.036    sound/clk_IBUF_BUFG
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[0]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.180    15.035    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.335    14.700    sound/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.887ns (42.781%)  route 3.861ns (57.219%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.647    12.082    sound/clear
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.613    15.036    sound/clk_IBUF_BUFG
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[1]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.180    15.035    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.335    14.700    sound/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.887ns (42.781%)  route 3.861ns (57.219%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.647    12.082    sound/clear
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.613    15.036    sound/clk_IBUF_BUFG
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[2]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.180    15.035    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.335    14.700    sound/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 2.887ns (42.781%)  route 3.861ns (57.219%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.647    12.082    sound/clear
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.613    15.036    sound/clk_IBUF_BUFG
    SLICE_X86Y50         FDRE                                         r  sound/count_reg[3]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.180    15.035    
    SLICE_X86Y50         FDRE (Setup_fdre_C_R)       -0.335    14.700    sound/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 2.887ns (43.094%)  route 3.812ns (56.906%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.598    12.033    sound/clear
    SLICE_X86Y51         FDRE                                         r  sound/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.613    15.036    sound/clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  sound/count_reg[4]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.180    15.035    
    SLICE_X86Y51         FDRE (Setup_fdre_C_R)       -0.335    14.700    sound/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 memIO/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 2.887ns (43.094%)  route 3.812ns (56.906%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     5.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.604 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.729     5.334    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  memIO/period_reg[2]/Q
                         net (fo=4, routed)           0.866     6.655    memIO/period[2]
    SLICE_X85Y50         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  memIO/count[0]_i_79/O
                         net (fo=1, routed)           0.000     6.779    memIO/count[0]_i_79_n_0
    SLICE_X85Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.329 r  memIO/count_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.329    memIO/count_reg[0]_i_68_n_0
    SLICE_X85Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  memIO/count_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.443    memIO/count_reg[0]_i_59_n_0
    SLICE_X85Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  memIO/count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     7.557    memIO/count_reg[0]_i_58_n_0
    SLICE_X85Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  memIO/count_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.671    memIO/count_reg[0]_i_38_n_0
    SLICE_X85Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  memIO/count_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.785    memIO/count_reg[0]_i_37_n_0
    SLICE_X85Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.899 r  memIO/count_reg[0]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.899    memIO/count_reg[0]_i_27_n_0
    SLICE_X85Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.233 r  memIO/count_reg[0]_i_26/O[1]
                         net (fo=2, routed)           1.349     9.582    sound/count1[25]
    SLICE_X83Y54         LUT4 (Prop_lut4_I1_O)        0.303     9.885 r  sound/count[0]_i_10/O
                         net (fo=1, routed)           0.000     9.885    sound/count[0]_i_10_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.435 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          1.598    12.033    sound/clear
    SLICE_X86Y51         FDRE                                         r  sound/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.613    15.036    sound/clk_IBUF_BUFG
    SLICE_X86Y51         FDRE                                         r  sound/count_reg[5]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.180    15.035    
    SLICE_X86Y51         FDRE (Setup_fdre_C_R)       -0.335    14.700    sound/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.700    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  2.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.432ns (40.867%)  route 0.625ns (59.133%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.354     2.583    sound/clear
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[20]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y55         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.432ns (40.867%)  route 0.625ns (59.133%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.354     2.583    sound/clear
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[21]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y55         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.432ns (40.867%)  route 0.625ns (59.133%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.354     2.583    sound/clear
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[22]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y55         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.432ns (40.867%)  route 0.625ns (59.133%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.354     2.583    sound/clear
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  sound/count_reg[23]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y55         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.432ns (36.533%)  route 0.751ns (63.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.479     2.709    sound/clear
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[12]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y53         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.432ns (36.533%)  route 0.751ns (63.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.479     2.709    sound/clear
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[13]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y53         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.432ns (36.533%)  route 0.751ns (63.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.479     2.709    sound/clear
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[14]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y53         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.432ns (36.533%)  route 0.751ns (63.467%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.479     2.709    sound/clear
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    sound/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  sound/count_reg[15]/C
                         clock pessimism             -0.245     1.798    
                         clock uncertainty            0.180     1.979    
    SLICE_X86Y53         FDRE (Hold_fdre_C_R)         0.011     1.990    sound/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.432ns (36.175%)  route 0.762ns (63.825%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.491     2.721    sound/clear
    SLICE_X86Y57         FDRE                                         r  sound/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.878     2.043    sound/clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  sound/count_reg[28]/C
                         clock pessimism             -0.245     1.797    
                         clock uncertainty            0.180     1.978    
    SLICE_X86Y57         FDRE (Hold_fdre_C_R)         0.011     1.989    sound/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 memIO/period_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sound/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.432ns (36.175%)  route 0.762ns (63.825%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.922 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.605     1.526    memIO/clk50
    SLICE_X85Y51         FDRE                                         r  memIO/period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  memIO/period_reg[0]/Q
                         net (fo=3, routed)           0.271     1.939    sound/period_reg[31][0]
    SLICE_X83Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.981 r  sound/count[0]_i_53/O
                         net (fo=1, routed)           0.000     1.981    sound/count[0]_i_53_n_0
    SLICE_X83Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.113 r  sound/count_reg[0]_i_28/CO[3]
                         net (fo=1, routed)           0.000     2.113    sound/count_reg[0]_i_28_n_0
    SLICE_X83Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.152 r  sound/count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.152    sound/count_reg[0]_i_16_n_0
    SLICE_X83Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.191 r  sound/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.191    sound/count_reg[0]_i_3_n_0
    SLICE_X83Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.230 r  sound/count_reg[0]_i_1__0/CO[3]
                         net (fo=32, routed)          0.491     2.721    sound/clear
    SLICE_X86Y57         FDRE                                         r  sound/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.878     2.043    sound/clk_IBUF_BUFG
    SLICE_X86Y57         FDRE                                         r  sound/count_reg[29]/C
                         clock pessimism             -0.245     1.797    
                         clock uncertainty            0.180     1.978    
    SLICE_X86Y57         FDRE (Hold_fdre_C_R)         0.011     1.989    sound/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.170ns  (logic 0.952ns (15.429%)  route 5.218ns (84.571%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456    15.683 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/Q
                         net (fo=1, routed)           1.692    17.375    accel/accel/Accel_Calculation/accelY[4]
    SLICE_X67Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.499 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_207/O
                         net (fo=1, routed)           1.628    19.127    mips/dp/rf/ACCEL_Z_CLIP_reg[4]
    SLICE_X81Y58         LUT4 (Prop_lut4_I2_O)        0.124    19.251 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.648    19.899    mips/dp/rf/rf_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X81Y58         LUT5 (Prop_lut5_I0_O)        0.124    20.023 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.512    20.535    mips/dp/rf/mem_readdata[4]
    SLICE_X79Y51         LUT6 (Prop_lut6_I3_O)        0.124    20.659 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.738    21.397    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.180    25.329    
                         clock uncertainty           -0.180    25.149    
    SLICE_X76Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    24.974    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         24.974    
                         arrival time                         -21.397    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.135ns  (logic 0.952ns (15.517%)  route 5.183ns (84.483%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 25.148 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456    15.683 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/Q
                         net (fo=1, routed)           1.692    17.375    accel/accel/Accel_Calculation/accelY[4]
    SLICE_X67Y58         LUT6 (Prop_lut6_I5_O)        0.124    17.499 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_207/O
                         net (fo=1, routed)           1.628    19.127    mips/dp/rf/ACCEL_Z_CLIP_reg[4]
    SLICE_X81Y58         LUT4 (Prop_lut4_I2_O)        0.124    19.251 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_82/O
                         net (fo=1, routed)           0.648    19.899    mips/dp/rf/rf_reg_r1_0_31_0_5_i_82_n_0
    SLICE_X81Y58         LUT5 (Prop_lut5_I0_O)        0.124    20.023 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.512    20.535    mips/dp/rf/mem_readdata[4]
    SLICE_X79Y51         LUT6 (Prop_lut6_I3_O)        0.124    20.659 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.703    21.362    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.723    25.148    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.180    25.328    
                         clock uncertainty           -0.180    25.148    
    SLICE_X76Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    24.973    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         24.973    
                         arrival time                         -21.362    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.036ns  (logic 0.952ns (15.771%)  route 5.084ns (84.229%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456    15.683 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=1, routed)           1.697    17.380    accel/accel/Accel_Calculation/accelY[0]
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124    17.504 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_187/O
                         net (fo=1, routed)           1.172    18.676    mips/dp/rf/ACCEL_Z_CLIP_reg[0]
    SLICE_X79Y59         LUT4 (Prop_lut4_I2_O)        0.124    18.800 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.648    19.448    mips/dp/rf/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X79Y59         LUT5 (Prop_lut5_I0_O)        0.124    19.572 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.845    20.417    mips/dp/rf/mem_readdata[0]
    SLICE_X77Y48         LUT6 (Prop_lut6_I3_O)        0.124    20.541 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.722    21.263    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    25.329    
                         clock uncertainty           -0.180    25.149    
    SLICE_X76Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    24.988    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         24.988    
                         arrival time                         -21.263    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        6.003ns  (logic 0.952ns (15.860%)  route 5.051ns (84.140%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 25.148 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.456    15.683 r  accel/accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q
                         net (fo=1, routed)           1.697    17.380    accel/accel/Accel_Calculation/accelY[0]
    SLICE_X72Y61         LUT6 (Prop_lut6_I5_O)        0.124    17.504 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_187/O
                         net (fo=1, routed)           1.172    18.676    mips/dp/rf/ACCEL_Z_CLIP_reg[0]
    SLICE_X79Y59         LUT4 (Prop_lut4_I2_O)        0.124    18.800 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_74/O
                         net (fo=1, routed)           0.648    19.448    mips/dp/rf/rf_reg_r1_0_31_0_5_i_74_n_0
    SLICE_X79Y59         LUT5 (Prop_lut5_I0_O)        0.124    19.572 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.845    20.417    mips/dp/rf/mem_readdata[0]
    SLICE_X77Y48         LUT6 (Prop_lut6_I3_O)        0.124    20.541 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.688    21.229    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.723    25.148    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.180    25.328    
                         clock uncertainty           -0.180    25.148    
    SLICE_X76Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    24.987    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         24.987    
                         arrival time                         -21.229    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.882ns  (logic 1.014ns (17.239%)  route 4.868ns (82.761%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 25.148 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.631    15.234    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518    15.752 r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[5]/Q
                         net (fo=1, routed)           1.622    17.374    accel/accel/Accel_Calculation/accelZ[5]
    SLICE_X72Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.498 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_202/O
                         net (fo=1, routed)           1.373    18.870    mips/dp/rf/ACCEL_Z_CLIP_reg[5]
    SLICE_X82Y57         LUT4 (Prop_lut4_I2_O)        0.124    18.994 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.302    19.297    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I0_O)        0.124    19.421 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.733    20.154    mips/dp/rf/mem_readdata[5]
    SLICE_X80Y50         LUT6 (Prop_lut6_I3_O)        0.124    20.278 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.838    21.116    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.723    25.148    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.180    25.328    
                         clock uncertainty           -0.180    25.148    
    SLICE_X76Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    24.899    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.899    
                         arrival time                         -21.116    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.848ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.815ns  (logic 1.090ns (18.743%)  route 4.725ns (81.257%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 25.148 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.419    15.646 r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.734    17.380    accel/accel/Accel_Calculation/accelZ[1]
    SLICE_X72Y61         LUT6 (Prop_lut6_I0_O)        0.299    17.679 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_176/O
                         net (fo=1, routed)           1.162    18.841    mips/dp/rf/ACCEL_Z_CLIP_reg[1]
    SLICE_X81Y60         LUT4 (Prop_lut4_I2_O)        0.124    18.965 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.263    19.228    mips/dp/rf/rf_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X81Y60         LUT5 (Prop_lut5_I0_O)        0.124    19.352 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.645    19.997    mips/dp/rf/mem_readdata[1]
    SLICE_X81Y55         LUT6 (Prop_lut6_I3_O)        0.124    20.121 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.921    21.042    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.723    25.148    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    25.328    
                         clock uncertainty           -0.180    25.148    
    SLICE_X76Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.890    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.890    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                  3.848    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.835ns  (logic 0.952ns (16.316%)  route 4.883ns (83.684%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 25.148 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_fdre_C_Q)         0.456    15.683 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[3]/Q
                         net (fo=1, routed)           1.926    17.609    accel/accel/Accel_Calculation/ACCEL_TMP_reg[8][3]
    SLICE_X72Y61         LUT6 (Prop_lut6_I1_O)        0.124    17.733 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_192/O
                         net (fo=1, routed)           0.865    18.598    mips/dp/rf/ACCEL_Z_CLIP_reg[3]
    SLICE_X79Y61         LUT4 (Prop_lut4_I2_O)        0.124    18.722 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_76/O
                         net (fo=1, routed)           0.442    19.165    mips/dp/rf/rf_reg_r1_0_31_0_5_i_76_n_0
    SLICE_X81Y62         LUT5 (Prop_lut5_I0_O)        0.124    19.289 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.441    19.730    mips/dp/rf/mem_readdata[3]
    SLICE_X79Y61         LUT6 (Prop_lut6_I3_O)        0.124    19.854 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           1.207    21.061    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.723    25.148    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X76Y44         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.180    25.328    
                         clock uncertainty           -0.180    25.148    
    SLICE_X76Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    24.920    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.920    
                         arrival time                         -21.061    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.789ns  (logic 1.090ns (18.828%)  route 4.699ns (81.172%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 15.227 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.624    15.227    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.419    15.646 r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[1]/Q
                         net (fo=1, routed)           1.734    17.380    accel/accel/Accel_Calculation/accelZ[1]
    SLICE_X72Y61         LUT6 (Prop_lut6_I0_O)        0.299    17.679 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_176/O
                         net (fo=1, routed)           1.162    18.841    mips/dp/rf/ACCEL_Z_CLIP_reg[1]
    SLICE_X81Y60         LUT4 (Prop_lut4_I2_O)        0.124    18.965 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.263    19.228    mips/dp/rf/rf_reg_r1_0_31_0_5_i_66_n_0
    SLICE_X81Y60         LUT5 (Prop_lut5_I0_O)        0.124    19.352 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.645    19.997    mips/dp/rf/mem_readdata[1]
    SLICE_X81Y55         LUT6 (Prop_lut6_I3_O)        0.124    20.121 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.895    21.016    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.180    25.329    
                         clock uncertainty           -0.180    25.149    
    SLICE_X76Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.891    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.891    
                         arrival time                         -21.016    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.772ns  (logic 1.014ns (17.569%)  route 4.758ns (82.431%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 25.149 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.631    15.234    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.518    15.752 r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[5]/Q
                         net (fo=1, routed)           1.622    17.374    accel/accel/Accel_Calculation/accelZ[5]
    SLICE_X72Y57         LUT6 (Prop_lut6_I0_O)        0.124    17.498 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_0_5_i_202/O
                         net (fo=1, routed)           1.373    18.870    mips/dp/rf/ACCEL_Z_CLIP_reg[5]
    SLICE_X82Y57         LUT4 (Prop_lut4_I2_O)        0.124    18.994 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_80/O
                         net (fo=1, routed)           0.302    19.297    mips/dp/rf/rf_reg_r1_0_31_0_5_i_80_n_0
    SLICE_X82Y56         LUT5 (Prop_lut5_I0_O)        0.124    19.421 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_30/O
                         net (fo=1, routed)           0.733    20.154    mips/dp/rf/mem_readdata[5]
    SLICE_X80Y50         LUT6 (Prop_lut6_I3_O)        0.124    20.278 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.727    21.005    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.724    25.149    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.180    25.329    
                         clock uncertainty           -0.180    25.149    
    SLICE_X76Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    24.900    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.900    
                         arrival time                         -21.005    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        5.553ns  (logic 1.146ns (20.637%)  route 4.407ns (79.363%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 25.147 - 20.000 ) 
    Source Clock Delay      (SCD):    5.234ns = ( 15.234 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.631    15.234    accel/accel/Accel_Calculation/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.478    15.712 r  accel/accel/Accel_Calculation/ACCEL_Z_CLIP_reg[7]/Q
                         net (fo=1, routed)           0.924    16.635    accel/accel/Accel_Calculation/accelZ[7]
    SLICE_X55Y57         LUT6 (Prop_lut6_I0_O)        0.296    16.931 r  accel/accel/Accel_Calculation/rf_reg_r1_0_31_6_11_i_52/O
                         net (fo=1, routed)           1.357    18.289    mips/dp/rf/ACCEL_Z_CLIP_reg[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I2_O)        0.124    18.413 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=1, routed)           0.574    18.987    mips/dp/rf/rf_reg_r1_0_31_6_11_i_19_n_0
    SLICE_X69Y55         LUT5 (Prop_lut5_I0_O)        0.124    19.111 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_7/O
                         net (fo=1, routed)           0.856    19.967    mips/dp/rf/mem_readdata[7]
    SLICE_X72Y48         LUT6 (Prop_lut6_I3_O)        0.124    20.091 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.696    20.787    mips/dp/rf/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    23.425 r  clkdv/buf50/O
                         net (fo=1912, routed)        1.722    25.147    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.180    25.327    
                         clock uncertainty           -0.180    25.147    
    SLICE_X74Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    24.889    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.889    
                         arrival time                         -20.787    
  -------------------------------------------------------------------
                         slack                                  4.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.231ns (16.754%)  route 1.148ns (83.246%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.563     1.482    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[11]/Q
                         net (fo=1, routed)           0.517     2.140    mips/dp/rf/Q[2]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.185 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.197     2.382    mips/dp/rf/rf_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.427 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.434     2.861    mips/dp/rf/rf_reg_r1_0_31_6_11/DIC1
    SLICE_X74Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X74Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.245     1.849    
                         clock uncertainty            0.180     2.030    
    SLICE_X74Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.144    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.231ns (16.135%)  route 1.201ns (83.865%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.563     1.482    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[11]/Q
                         net (fo=1, routed)           0.517     2.140    mips/dp/rf/Q[2]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.185 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.197     2.382    mips/dp/rf/rf_reg_r1_0_31_6_11_i_14_n_0
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.427 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_5/O
                         net (fo=2, routed)           0.486     2.914    mips/dp/rf/rf_reg_r2_0_31_6_11/DIC1
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.927     2.094    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.245     1.848    
                         clock uncertainty            0.180     2.029    
    SLICE_X74Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     2.143    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.231ns (15.648%)  route 1.245ns (84.352%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.563     1.482    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[9]/Q
                         net (fo=1, routed)           0.509     2.132    mips/dp/rf/Q[0]
    SLICE_X65Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.177 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.301     2.478    mips/dp/rf/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.523 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.435     2.959    mips/dp/rf/rf_reg_r1_0_31_6_11/DIB1
    SLICE_X74Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X74Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.245     1.849    
                         clock uncertainty            0.180     2.030    
    SLICE_X74Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.154    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.231ns (15.927%)  route 1.219ns (84.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.599     1.518    keyb/clk_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  keyb/keyb_char_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  keyb/keyb_char_reg[3]/Q
                         net (fo=2, routed)           0.704     2.363    mips/dp/rf/keyboardin[3]
    SLICE_X81Y62         LUT5 (Prop_lut5_I2_O)        0.045     2.408 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_28/O
                         net (fo=1, routed)           0.163     2.572    mips/dp/rf/mem_readdata[3]
    SLICE_X79Y61         LUT6 (Prop_lut6_I3_O)        0.045     2.617 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.352     2.969    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.929     2.096    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.245     1.850    
                         clock uncertainty            0.180     2.031    
    SLICE_X76Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.155    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.231ns (15.287%)  route 1.280ns (84.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.563     1.482    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[10]/Q
                         net (fo=1, routed)           0.468     2.092    mips/dp/rf/Q[1]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.137 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_17/O
                         net (fo=1, routed)           0.388     2.525    mips/dp/rf/rf_reg_r1_0_31_6_11_i_17_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.570 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.424     2.993    mips/dp/rf/rf_reg_r1_0_31_6_11/DIC0
    SLICE_X74Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X74Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.245     1.849    
                         clock uncertainty            0.180     2.030    
    SLICE_X74Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.174    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.231ns (15.400%)  route 1.269ns (84.600%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    keyb/clk_IBUF_BUFG
    SLICE_X85Y83         FDRE                                         r  keyb/keyb_char_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  keyb/keyb_char_reg[2]/Q
                         net (fo=2, routed)           0.875     2.536    mips/dp/rf/keyboardin[2]
    SLICE_X77Y59         LUT5 (Prop_lut5_I2_O)        0.045     2.581 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.050     2.631    mips/dp/rf/mem_readdata[2]
    SLICE_X77Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.676 r  mips/dp/rf/rf_reg_r1_0_31_0_5_i_5/O
                         net (fo=2, routed)           0.344     3.020    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB0
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.929     2.096    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X76Y47         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.245     1.850    
                         clock uncertainty            0.180     2.031    
    SLICE_X76Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.177    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.020    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.231ns (15.030%)  route 1.306ns (84.970%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.563     1.482    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[10]/Q
                         net (fo=1, routed)           0.468     2.092    mips/dp/rf/Q[1]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.137 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_17/O
                         net (fo=1, routed)           0.388     2.525    mips/dp/rf/rf_reg_r1_0_31_6_11_i_17_n_0
    SLICE_X73Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.570 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_6/O
                         net (fo=2, routed)           0.449     3.019    mips/dp/rf/rf_reg_r2_0_31_6_11/DIC0
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.927     2.094    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.245     1.848    
                         clock uncertainty            0.180     2.029    
    SLICE_X74Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.173    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.231ns (15.262%)  route 1.283ns (84.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    keyb/clk_IBUF_BUFG
    SLICE_X83Y83         FDRE                                         r  keyb/keyb_char_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  keyb/keyb_char_reg[20]/Q
                         net (fo=2, routed)           0.756     2.417    mips/dp/rf/keyboardin[10]
    SLICE_X81Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.462 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_14/O
                         net (fo=1, routed)           0.049     2.511    mips/dp/rf/mem_readdata[20]
    SLICE_X81Y65         LUT6 (Prop_lut6_I3_O)        0.045     2.556 r  mips/dp/rf/rf_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.477     3.034    mips/dp/rf/rf_reg_r2_0_31_18_23/DIB0
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.929     2.096    mips/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X74Y49         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.245     1.850    
                         clock uncertainty            0.180     2.031    
    SLICE_X74Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.177    mips/dp/rf/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 keyb/keyb_char_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.231ns (15.205%)  route 1.288ns (84.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.595     1.514    keyb/clk_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  keyb/keyb_char_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  keyb/keyb_char_reg[15]/Q
                         net (fo=6, routed)           0.878     2.533    mips/dp/rf/keyboardin[9]
    SLICE_X77Y54         LUT6 (Prop_lut6_I1_O)        0.045     2.578 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.212     2.790    mips/dp/rf/mem_readdata[14]
    SLICE_X75Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.835 r  mips/dp/rf/rf_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.198     3.034    mips/dp/rf/rf_reg_r1_0_31_12_17/DIB0
    SLICE_X76Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.928     2.095    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X76Y43         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.245     1.849    
                         clock uncertainty            0.180     2.030    
    SLICE_X76Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.176    mips/dp/rf/rf_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 accel/accel/ADXL_Control/ACCEL_TMP_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.231ns (15.107%)  route 1.298ns (84.893%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.563     1.482    accel/accel/ADXL_Control/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  accel/accel/ADXL_Control/ACCEL_TMP_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  accel/accel/ADXL_Control/ACCEL_TMP_reg[9]/Q
                         net (fo=1, routed)           0.509     2.132    mips/dp/rf/Q[0]
    SLICE_X65Y60         LUT6 (Prop_lut6_I3_O)        0.045     2.177 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_10/O
                         net (fo=1, routed)           0.301     2.478    mips/dp/rf/rf_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X73Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.523 r  mips/dp/rf/rf_reg_r1_0_31_6_11_i_3/O
                         net (fo=2, routed)           0.488     3.011    mips/dp/rf/rf_reg_r2_0_31_6_11/DIB1
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.167 r  clkdv/buf50/O
                         net (fo=1912, routed)        0.927     2.094    mips/dp/rf/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X74Y42         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.245     1.848    
                         clock uncertainty            0.180     2.029    
    SLICE_X74Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.153    mips/dp/rf/rf_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.859    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf50/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@20.000ns - clkout0 rise@10.000ns)
  Data Path Delay:        1.889ns  (logic 0.779ns (41.246%)  route 1.110ns (58.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.334ns = ( 23.334 - 20.000 ) 
    Source Clock Delay      (SCD):    5.235ns = ( 15.235 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809    15.412    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    11.490 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           2.018    13.508    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    13.604 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           1.630    15.235    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.478    15.713 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.699    16.411    clkdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.301    16.712 f  clkdv/I1_i_1/O
                         net (fo=2, routed)           0.411    17.123    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf50/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    25.105    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    21.411 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           1.923    23.334    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf50/I0
                         clock pessimism              0.079    23.413    
                         clock uncertainty           -0.202    23.211    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    23.052    clkdv/buf50
  -------------------------------------------------------------------
                         required time                         23.052    
                         arrival time                         -17.123    
  -------------------------------------------------------------------
                         slack                                  5.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf50/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.247ns (37.105%)  route 0.419ns (62.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     1.544    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clkdv/mmcm/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clkdv/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clkdv/clkout0_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.484    clkdv/clkout0_BUFG
    SLICE_X50Y96         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.248     1.880    clkdv/p_0_in
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.099     1.979 f  clkdv/I1_i_1/O
                         net (fo=2, routed)           0.171     2.150    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf50/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     2.063    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clkdv/mmcm/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clkdv/clkout1
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf50/I0
                         clock pessimism             -0.190     0.948    
                         clock uncertainty            0.202     1.150    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.309    clkdv/buf50
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.841    





