# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2009 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 222 10/21/2009 SJ Web Edition
# Date created = 14:38:33  December 13, 2013
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		exp13_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY toplevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 9.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:38:33  DECEMBER 13, 2013"
set_global_assignment -name LAST_QUARTUS_VERSION 9.1
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/toplevel.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/0a2.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/0a5.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/0a6.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/0a9.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/0a9ou4.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/bcd7seg.bdf"
set_global_assignment -name VHDL_FILE "../exp13/exp13-edu-leo/clk_div.vhd"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/lab11.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/lab11b.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/Lab12.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/Lab12b.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/Lab12c.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/lab15.bdf"
set_global_assignment -name BDF_FILE "../exp13/exp13-edu-leo/lab122.bdf"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -entity exp13 -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity exp13 -section_id "Root Region"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top