Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan  3 12:08:27 2021
| Host         : THINK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.121        0.000                      0                 2838        0.145        0.000                      0                 2838        3.000        0.000                       0                  1614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  CLKFBIN    {0.000 5.000}      10.000          100.000         
  cpu_clk    {0.000 5.625}      11.250          88.889          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  cpu_clk           0.121        0.000                      0                 2838        0.145        0.000                      0                 2838        4.645        0.000                       0                  1611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][19]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.387ns (22.403%)  route 8.268ns (77.597%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 17.439 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.696    17.125    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X5Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.725    17.439    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X5Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][19]/C
                         clock pessimism              0.317    17.756    
                         clock uncertainty           -0.081    17.675    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    17.246    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][19]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][21]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.387ns (22.403%)  route 8.268ns (77.597%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 17.439 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.696    17.125    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X5Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.725    17.439    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X5Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][21]/C
                         clock pessimism              0.317    17.756    
                         clock uncertainty           -0.081    17.675    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    17.246    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][21]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][22]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.655ns  (logic 2.387ns (22.403%)  route 8.268ns (77.597%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 17.439 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.696    17.125    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X5Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.725    17.439    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X5Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][22]/C
                         clock pessimism              0.317    17.756    
                         clock uncertainty           -0.081    17.675    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    17.246    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][22]
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][16]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.543ns  (logic 2.387ns (22.640%)  route 8.156ns (77.360%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.190ns = ( 17.440 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.584    17.013    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.726    17.440    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][16]/C
                         clock pessimism              0.317    17.757    
                         clock uncertainty           -0.081    17.676    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524    17.152    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][16]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][23]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.543ns  (logic 2.387ns (22.640%)  route 8.156ns (77.360%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.190ns = ( 17.440 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.584    17.013    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.726    17.440    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][23]/C
                         clock pessimism              0.317    17.757    
                         clock uncertainty           -0.081    17.676    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524    17.152    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][23]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][8]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.543ns  (logic 2.387ns (22.640%)  route 8.156ns (77.360%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.190ns = ( 17.440 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.584    17.013    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.726    17.440    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][8]/C
                         clock pessimism              0.317    17.757    
                         clock uncertainty           -0.081    17.676    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524    17.152    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][8]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][9]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.543ns  (logic 2.387ns (22.640%)  route 8.156ns (77.360%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.190ns = ( 17.440 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.584    17.013    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.726    17.440    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y113         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][9]/C
                         clock pessimism              0.317    17.757    
                         clock uncertainty           -0.081    17.676    
    SLICE_X6Y113         FDRE (Setup_fdre_C_R)       -0.524    17.152    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][9]
  -------------------------------------------------------------------
                         required time                         17.152    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][13]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 2.387ns (22.660%)  route 8.147ns (77.340%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 17.439 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.575    17.004    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.725    17.439    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][13]/C
                         clock pessimism              0.317    17.756    
                         clock uncertainty           -0.081    17.675    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    17.151    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][13]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                         -17.004    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][14]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 2.387ns (22.660%)  route 8.147ns (77.340%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 17.439 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.575    17.004    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.725    17.439    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][14]/C
                         clock pessimism              0.317    17.756    
                         clock uncertainty           -0.081    17.675    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    17.151    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][14]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                         -17.004    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][15]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.250ns  (cpu_clk rise@11.250ns - cpu_clk rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 2.387ns (22.660%)  route 8.147ns (77.340%))
  Logic Levels:           11  (CARRY4=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.189ns = ( 17.439 - 11.250 ) 
    Source Clock Delay      (SCD):    6.470ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.808     4.605    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.769     6.470    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X20Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y108        FDRE (Prop_fdre_C_Q)         0.518     6.988 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[wb_ctrl][1]/Q
                         net (fo=15, routed)          0.852     7.840    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_bus[wb_ctrl][1]
    SLICE_X19Y107        LUT3 (Prop_lut3_I0_O)        0.124     7.964 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8/O
                         net (fo=9, routed)           0.752     8.716    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_8_n_0
    SLICE_X18Y106        LUT5 (Prop_lut5_I1_O)        0.124     8.840 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6/O
                         net (fo=6, routed)           0.710     9.550    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][4]_i_6_n_0
    SLICE_X18Y107        LUT6 (Prop_lut6_I0_O)        0.124     9.674 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4/O
                         net (fo=28, routed)          1.126    10.800    soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][31]_i_4_n_0
    SLICE_X11Y106        LUT6 (Prop_lut6_I0_O)        0.124    10.924 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_2/O
                         net (fo=2, routed)           1.011    11.935    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[rd_sel][2]_0[20]
    SLICE_X13Y109        LUT3 (Prop_lut3_I0_O)        0.153    12.088 r  soc_inst/hart_inst/me1_stage_inst/ex_to_me1_buf[mem_dat][20]_i_1/O
                         net (fo=8, routed)           0.824    12.913    soc_inst/hart_inst/me1_stage_inst/id_to_ex_buf_reg[rs2][31]_0[20]
    SLICE_X5Y109         LUT4 (Prop_lut4_I0_O)        0.327    13.240 r  soc_inst/hart_inst/me1_stage_inst/i__carry__1_i_2__0/O
                         net (fo=2, routed)           0.331    13.570    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2_0[2]
    SLICE_X6Y109         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.974 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.974    soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__1_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  soc_inst/hart_inst/ex_stage_inst/branch_detect_inst/do_branch0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.912    15.004    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf_reg[nop]_2[0]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    15.128 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3/O
                         net (fo=1, routed)           0.531    15.658    soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_3_n_0
    SLICE_X7Y114         LUT5 (Prop_lut5_I4_O)        0.124    15.782 r  soc_inst/hart_inst/id_stage_inst/if1_to_if2_buf[nop]_i_1/O
                         net (fo=42, routed)          0.523    16.305    soc_inst/hart_inst/id_stage_inst/ex_to_if1_do_branch
    SLICE_X7Y114         LUT4 (Prop_lut4_I2_O)        0.124    16.429 r  soc_inst/hart_inst/id_stage_inst/if2_to_id_buf[instr][31]_i_1/O
                         net (fo=32, routed)          0.575    17.004    soc_inst/hart_inst/if2_stage_inst/SR[0]
    SLICE_X6Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   11.250    11.250 r  
    R4                                                0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    12.655 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    13.817    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.900 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.723    15.623    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.714 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        1.725    17.439    soc_inst/hart_inst/if2_stage_inst/cpu_clk_BUFG
    SLICE_X6Y115         FDRE                                         r  soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][15]/C
                         clock pessimism              0.317    17.756    
                         clock uncertainty           -0.081    17.675    
    SLICE_X6Y115         FDRE (Setup_fdre_C_R)       -0.524    17.151    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[instr][15]
  -------------------------------------------------------------------
                         required time                         17.151    
                         arrival time                         -17.004    
  -------------------------------------------------------------------
                         slack                                  0.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[29][8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.186ns (33.366%)  route 0.371ns (66.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.627     1.917    soc_inst/hart_inst/me2_stage_inst/cpu_clk_BUFG
    SLICE_X15Y105        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141     2.058 r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][8]/Q
                         net (fo=1, routed)           0.136     2.194    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][8]
    SLICE_X15Y104        LUT5 (Prop_lut5_I2_O)        0.045     2.239 r  soc_inst/hart_inst/me2_stage_inst/reg_file[0][8]_i_1/O
                         net (fo=35, routed)          0.235     2.474    soc_inst/hart_inst/id_stage_inst/register_file_inst/wb_to_fwd_rd[8]
    SLICE_X15Y96         FDRE                                         r  soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[29][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.969     2.540    soc_inst/hart_inst/id_stage_inst/register_file_inst/cpu_clk_BUFG
    SLICE_X15Y96         FDRE                                         r  soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[29][8]/C
                         clock pessimism             -0.286     2.254    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.075     2.329    soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[29][8]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.246ns (42.257%)  route 0.336ns (57.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.628     1.918    soc_inst/hart_inst/me2_stage_inst/cpu_clk_BUFG
    SLICE_X14Y101        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.148     2.066 r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]/Q
                         net (fo=1, routed)           0.125     2.191    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.098     2.289 r  soc_inst/hart_inst/me2_stage_inst/reg_file[0][3]_i_1/O
                         net (fo=36, routed)          0.211     2.500    soc_inst/hart_inst/id_stage_inst/register_file_inst/wb_to_fwd_rd[3]
    SLICE_X15Y97         FDRE                                         r  soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.970     2.541    soc_inst/hart_inst/id_stage_inst/register_file_inst/cpu_clk_BUFG
    SLICE_X15Y97         FDRE                                         r  soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[4][3]/C
                         clock pessimism             -0.286     2.255    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.072     2.327    soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[21][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.246ns (41.923%)  route 0.341ns (58.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.628     1.918    soc_inst/hart_inst/me2_stage_inst/cpu_clk_BUFG
    SLICE_X14Y101        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.148     2.066 r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]/Q
                         net (fo=1, routed)           0.125     2.191    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][3]
    SLICE_X14Y101        LUT5 (Prop_lut5_I2_O)        0.098     2.289 r  soc_inst/hart_inst/me2_stage_inst/reg_file[0][3]_i_1/O
                         net (fo=36, routed)          0.216     2.504    soc_inst/hart_inst/id_stage_inst/register_file_inst/wb_to_fwd_rd[3]
    SLICE_X13Y99         FDRE                                         r  soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[21][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.970     2.541    soc_inst/hart_inst/id_stage_inst/register_file_inst/cpu_clk_BUFG
    SLICE_X13Y99         FDRE                                         r  soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[21][3]/C
                         clock pessimism             -0.286     2.255    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.070     2.325    soc_inst/hart_inst/id_stage_inst/register_file_inst/reg_file_reg[21][3]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[alu_res][4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.134%)  route 0.115ns (44.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.654     1.944    soc_inst/hart_inst/ex_stage_inst/cpu_clk_BUFG
    SLICE_X4Y105         FDRE                                         r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[alu_res][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     2.085 r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[alu_res][4]/Q
                         net (fo=5, routed)           0.115     2.199    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][31]_0[4]
    SLICE_X6Y104         FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.928     2.499    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X6Y104         FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][4]/C
                         clock pessimism             -0.539     1.960    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)         0.059     2.019    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][4]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.624     1.914    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X17Y108        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y108        FDRE (Prop_fdre_C_Q)         0.141     2.055 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][22]/Q
                         net (fo=2, routed)           0.121     2.176    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][31]_0[22]
    SLICE_X17Y108        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.897     2.468    soc_inst/hart_inst/me2_stage_inst/cpu_clk_BUFG
    SLICE_X17Y108        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][22]/C
                         clock pessimism             -0.554     1.914    
    SLICE_X17Y108        FDRE (Hold_fdre_C_D)         0.072     1.986    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][22]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][29]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.623     1.913    soc_inst/hart_inst/ex_stage_inst/cpu_clk_BUFG
    SLICE_X10Y115        FDRE                                         r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.148     2.061 r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][29]/Q
                         net (fo=3, routed)           0.075     2.135    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][31]_1[29]
    SLICE_X11Y115        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.893     2.464    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X11Y115        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][29]/C
                         clock pessimism             -0.538     1.926    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.017     1.943    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][29]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.624     1.914    soc_inst/hart_inst/ex_stage_inst/cpu_clk_BUFG
    SLICE_X14Y112        FDRE                                         r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][17]/Q
                         net (fo=3, routed)           0.116     2.194    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][31]_1[17]
    SLICE_X14Y110        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.897     2.468    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X14Y110        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][17]/C
                         clock pessimism             -0.537     1.931    
    SLICE_X14Y110        FDRE (Hold_fdre_C_D)         0.059     1.990    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][17]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.625     1.915    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X16Y106        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.164     2.079 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[alu_res][12]/Q
                         net (fo=2, routed)           0.124     2.203    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][31]_0[12]
    SLICE_X17Y105        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.898     2.469    soc_inst/hart_inst/me2_stage_inst/cpu_clk_BUFG
    SLICE_X17Y105        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][12]/C
                         clock pessimism             -0.538     1.931    
    SLICE_X17Y105        FDRE (Hold_fdre_C_D)         0.066     1.997    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[alu_res][12]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][30]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.148ns (61.706%)  route 0.092ns (38.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.623     1.913    soc_inst/hart_inst/ex_stage_inst/cpu_clk_BUFG
    SLICE_X10Y115        FDRE                                         r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.148     2.061 r  soc_inst/hart_inst/ex_stage_inst/ex_to_me1_buf_reg[pc4][30]/Q
                         net (fo=3, routed)           0.092     2.153    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][31]_1[30]
    SLICE_X11Y115        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.893     2.464    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X11Y115        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][30]/C
                         clock pessimism             -0.538     1.926    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.018     1.944    soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][30]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Destination:            soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@5.625ns period=11.250ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.012%)  route 0.179ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.264    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.623     1.913    soc_inst/hart_inst/me1_stage_inst/cpu_clk_BUFG
    SLICE_X11Y115        FDRE                                         r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     2.054 r  soc_inst/hart_inst/me1_stage_inst/me1_to_me2_buf_reg[pc4][26]/Q
                         net (fo=2, routed)           0.179     2.233    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][31]_0[26]
    SLICE_X13Y116        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.543    cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  cpu_clk_BUFG_inst/O
                         net (fo=1609, routed)        0.892     2.463    soc_inst/hart_inst/me2_stage_inst/cpu_clk_BUFG
    SLICE_X13Y116        FDRE                                         r  soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][26]/C
                         clock pessimism             -0.515     1.948    
    SLICE_X13Y116        FDRE (Hold_fdre_C_D)         0.066     2.014    soc_inst/hart_inst/me2_stage_inst/me2_to_wb_buf_reg[pc4][26]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 5.625 }
Period(ns):         11.250
Sources:            { MMCME2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.250      8.674      RAMB36_X0Y21     soc_inst/ram_inst/bram_inst/ramb_v5.ramb36_dp.ram36/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.250      8.674      RAMB36_X0Y21     soc_inst/ram_inst/bram_inst/ramb_v5.ramb36_dp.ram36/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.250      9.095      BUFGCTRL_X0Y0    cpu_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.250      10.001     MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         11.250      10.250     SLICE_X13Y107    soc_inst/dbus_inst/adr_reg[28]/C
Min Period        n/a     FDSE/C              n/a            1.000         11.250      10.250     SLICE_X13Y107    soc_inst/dbus_inst/adr_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X22Y95     soc_inst/hart_inst/id_stage_inst/id_to_ex_buf_reg[rs1][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X14Y94     soc_inst/hart_inst/id_stage_inst/id_to_ex_buf_reg[rs1][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X22Y94     soc_inst/hart_inst/id_stage_inst/id_to_ex_buf_reg[rs1][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.250      10.250     SLICE_X20Y104    soc_inst/hart_inst/id_stage_inst/id_to_ex_buf_reg[rs1][9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.250      202.110    MMCME2_ADV_X1Y2  MMCME2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][6]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y105    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y104    soc_inst/hart_inst/id_stage_inst/id_to_ex_buf_reg[pc4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y104    soc_inst/hart_inst/id_stage_inst/id_to_ex_buf_reg[pc4][2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][21]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X12Y111    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y116    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][24]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.625       4.645      SLICE_X10Y116    soc_inst/hart_inst/if2_stage_inst/if2_to_id_buf_reg[pc][25]_srl2/CLK



