m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/software/alarm_clock/obj/default/runtime/sim/mentor
vsystem
!s110 1604217802
!i10b 1
!s100 Tz6zFP2UfWU>HDJc^^:`b3
IaajGo6PX4V][WK;S]5hb:2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1604209322
8C:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system.v
FC:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system.v
L0 6
OV;L;10.5b;63
r1
!s85 0
31
!s108 1604217801.000000
!s107 C:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system.v|
!s90 -reportprogress|300|C:/Users/erick/Documents/Git/CE5303-Minimal-SoC-Design-for-Alarm-Clock/cpu/system/testbench/system_tb/simulation/submodules/system.v|-work|system_inst|
!i113 1
o-work system_inst
tCvgOpt 0
