{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698070037994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698070038010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 10:07:17 2023 " "Processing started: Mon Oct 23 10:07:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698070038010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070038010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5part2 -c lab5part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5part2 -c lab5part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070038010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698070041071 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698070041071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab5/part2/code/part2.v 4 4 " "Found 4 design units, including 4 entities, in source file /ece241_labs/lab5/part2/code/part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698070048165 ""} { "Info" "ISGN_ENTITY_NAME" "2 RateDivider0 " "Found entity 2: RateDivider0" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698070048165 ""} { "Info" "ISGN_ENTITY_NAME" "3 RateDivider1 " "Found entity 3: RateDivider1" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698070048165 ""} { "Info" "ISGN_ENTITY_NAME" "4 DisplayCounter " "Found entity 4: DisplayCounter" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698070048165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070048165 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../code/mux.v " "Entity \"mux\" obtained from \"../code/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1698070048384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241_labs/lab5/part2/code/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241_labs/lab5/part2/code/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698070048415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070048415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux " "Elaborating entity \"mux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698070050509 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] mux.v(11) " "Output port \"LEDR\[9..4\]\" at mux.v(11) has no driver" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698070050525 "|mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part2 part2:yy " "Elaborating entity \"part2\" for hierarchy \"part2:yy\"" {  } { { "../code/mux.v" "yy" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698070050791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider0 part2:yy\|RateDivider0:a2 " "Elaborating entity \"RateDivider0\" for hierarchy \"part2:yy\|RateDivider0:a2\"" {  } { { "../code/part2.v" "a2" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698070050916 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reset part2.v(35) " "Verilog HDL Always Construct warning at part2.v(35): variable \"Reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698070050931 "|mux|part2:yy|RateDivider0:a2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "downCount0 part2.v(35) " "Verilog HDL Always Construct warning at part2.v(35): variable \"downCount0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698070050931 "|mux|part2:yy|RateDivider0:a2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "downCount0 part2.v(41) " "Verilog HDL Always Construct warning at part2.v(41): variable \"downCount0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1698070050931 "|mux|part2:yy|RateDivider0:a2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part2.v(41) " "Verilog HDL assignment warning at part2.v(41): truncated value with size 32 to match size of target (27)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698070050931 "|mux|part2:yy|RateDivider0:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Enable part2.v(32) " "Verilog HDL Always Construct warning at part2.v(32): inferring latch(es) for variable \"Enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698070050931 "|mux|part2:yy|RateDivider0:a2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "downCount0 part2.v(32) " "Verilog HDL Always Construct warning at part2.v(32): inferring latch(es) for variable \"downCount0\", which holds its previous value in one or more paths through the always construct" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[0\] part2.v(32) " "Inferred latch for \"downCount0\[0\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[1\] part2.v(32) " "Inferred latch for \"downCount0\[1\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[2\] part2.v(32) " "Inferred latch for \"downCount0\[2\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[3\] part2.v(32) " "Inferred latch for \"downCount0\[3\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[4\] part2.v(32) " "Inferred latch for \"downCount0\[4\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[5\] part2.v(32) " "Inferred latch for \"downCount0\[5\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[6\] part2.v(32) " "Inferred latch for \"downCount0\[6\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[7\] part2.v(32) " "Inferred latch for \"downCount0\[7\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[8\] part2.v(32) " "Inferred latch for \"downCount0\[8\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[9\] part2.v(32) " "Inferred latch for \"downCount0\[9\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[10\] part2.v(32) " "Inferred latch for \"downCount0\[10\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[11\] part2.v(32) " "Inferred latch for \"downCount0\[11\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[12\] part2.v(32) " "Inferred latch for \"downCount0\[12\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[13\] part2.v(32) " "Inferred latch for \"downCount0\[13\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[14\] part2.v(32) " "Inferred latch for \"downCount0\[14\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[15\] part2.v(32) " "Inferred latch for \"downCount0\[15\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[16\] part2.v(32) " "Inferred latch for \"downCount0\[16\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[17\] part2.v(32) " "Inferred latch for \"downCount0\[17\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[18\] part2.v(32) " "Inferred latch for \"downCount0\[18\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[19\] part2.v(32) " "Inferred latch for \"downCount0\[19\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[20\] part2.v(32) " "Inferred latch for \"downCount0\[20\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[21\] part2.v(32) " "Inferred latch for \"downCount0\[21\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[22\] part2.v(32) " "Inferred latch for \"downCount0\[22\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[23\] part2.v(32) " "Inferred latch for \"downCount0\[23\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[24\] part2.v(32) " "Inferred latch for \"downCount0\[24\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[25\] part2.v(32) " "Inferred latch for \"downCount0\[25\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "downCount0\[26\] part2.v(32) " "Inferred latch for \"downCount0\[26\]\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Enable part2.v(32) " "Inferred latch for \"Enable\" at part2.v(32)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070050947 "|mux|part2:yy|RateDivider0:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDivider1 part2:yy\|RateDivider1:a3 " "Elaborating entity \"RateDivider1\" for hierarchy \"part2:yy\|RateDivider1:a3\"" {  } { { "../code/part2.v" "a3" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698070051009 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part2.v(63) " "Verilog HDL assignment warning at part2.v(63): truncated value with size 32 to match size of target (27)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698070051056 "|mux|part2:yy|RateDivider1:a3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part2.v(65) " "Verilog HDL assignment warning at part2.v(65): truncated value with size 32 to match size of target (27)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698070051056 "|mux|part2:yy|RateDivider1:a3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part2.v(67) " "Verilog HDL assignment warning at part2.v(67): truncated value with size 32 to match size of target (27)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698070051056 "|mux|part2:yy|RateDivider1:a3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 part2.v(71) " "Verilog HDL assignment warning at part2.v(71): truncated value with size 32 to match size of target (27)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698070051056 "|mux|part2:yy|RateDivider1:a3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayCounter part2:yy\|DisplayCounter:b1 " "Elaborating entity \"DisplayCounter\" for hierarchy \"part2:yy\|DisplayCounter:b1\"" {  } { { "../code/part2.v" "b1" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698070051134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 part2.v(99) " "Verilog HDL assignment warning at part2.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../code/part2.v" "" { Text "W:/ECE241_labs/lab5/part2/code/part2.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698070051778 "|mux|part2:yy|DisplayCounter:b1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698070058771 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698070058881 "|mux|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698070058881 "|mux|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698070058881 "|mux|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698070058881 "|mux|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698070058881 "|mux|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698070058881 "|mux|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698070058881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698070058975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698070079921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698070079921 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../code/mux.v" "" { Text "W:/ECE241_labs/lab5/part2/code/mux.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698070080874 "|mux|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698070080874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698070080874 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698070080874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698070080874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698070080874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698070081202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 10:08:01 2023 " "Processing ended: Mon Oct 23 10:08:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698070081202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698070081202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698070081202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698070081202 ""}
