### Hi there! <img src="https://emojis.slackmojis.com/emojis/images/1536351075/4594/blob-wave.gif" width="25"/>

I'm [**Harshal Dhage**](https://www.linkedin.com/in/harshaldhage/), a **Silicon Design Engineer** focused on **RTL Design** and **Functional Verification**. I have a proven track record of architecting **pipelined CPUs** and **achieving 95%+ functional coverage** in complex digital systems.

I‚Äôm former a **VLSI Design Intern at [NIELIT Aurangabad](https://www.nielit.gov.in/)**, Architected a **5-stage pipelined RISC-V microarchitecture** and **RTL Design Intern at [FOSSEE, IIT Bombay](https://esim.fossee.in/)**, where I contributed to **RTL modules, verification, and reusable IP for open-source adoption**.  

I‚Äôm passionate about **processor microarchitecture, ASIC design, and verification**, and I enjoy building **scalable, high-performance hardware architectures**.  

Outside of work, I **love listening to music, watching web series and movies, and have recently started reading books**.

---

#### üîó Let's connect!
[<img alt="LinkedIn" src="https://img.shields.io/badge/LinkedIn-%230E76A8.svg?&style=for-the-badge&logo=LinkedIn&logoColor=white" />](https://www.linkedin.com/in/harshaldhage/)
[<img alt="Medium" src="https://img.shields.io/badge/Medium-%23000000.svg?&style=for-the-badge&logo=Medium&logoColor=white" />](https://medium.com/@harshaldhage)

---

‚≠ê **"Architecting the future of silicon, one pipeline stage at a time."**
