# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_6_tb.srcs/sources_1/imports/new/disp_fsm.v" \
"../../../../project_6_tb.srcs/sources_1/imports/new/down_counter.v" \
"../../../../project_6_tb.srcs/sources_1/imports/new/hex_to_7seg.v" \
"../../../../project_6_tb.srcs/sources_1/imports/new/up_counter.v" \
"../../../../project_6_tb.srcs/sim_1/imports/new/tb_top_module.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
