<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axivdma v5_0: xaxivdma_hw.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxivdma_hw.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aebbb18b57a2957ab4a90b54c4f557fea">XAXIVDMA_MISMATCH_ERROR</a>&nbsp;&nbsp;&nbsp;0x80000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a50baa8184a373891c1b33c7d80675d87">XAxiVdma_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a0744a1b40ccb993ca7d296f430947f6e">XAxiVdma_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ac657067221649df8f259f9215bfba75e">XAxiVdma_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XAxiVdma_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a28900a15d22fc5a3729dfa102f5cbec9">XAxiVdma_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XAxiVdma_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor Alignment</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb4c7cc85c852f4587895f0dbc3ee5820"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a6f1b98d0a6280da333bc1a97adea974e">XAXIVDMA_BD_MINIMUM_ALIGNMENT</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad0a3a99c4177ed92eda1616fca2fcfb1">XAXIVDMA_BD_MINIMUM_ALIGNMENT_WD</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a74cbf8945ca6cf9175bac9d7ad21a1bf">XAXIVDMA_MAX_FRAMESTORE</a>&nbsp;&nbsp;&nbsp;32</td></tr>
<tr><td colspan="2"><div class="groupHeader">Maximum transfer length</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp9719975d4db7edfda8877c2b11b1ec78"></a> This is determined by hardware </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a675991fc9f37eb104afcd1b6e785a5c3">XAXIVDMA_MAX_VSIZE</a>&nbsp;&nbsp;&nbsp;0x1FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a7ca61fa345c760ec0532c209c8cc06bd">XAXIVDMA_MAX_HSIZE</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a243cc3f529218b3edbc954d43cf02c3e">XAXIVDMA_MAX_STRIDE</a>&nbsp;&nbsp;&nbsp;0xFFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aecab8ebcc9f83abc6b88289fb11b9440">XAXIVDMA_FRMDLY_MAX</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Device registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpe905567f3f1e4630e21d2f8192509576"></a> Register sets on TX (Read) and RX (Write) channels are identical</p>
<p>The version register is shared by both channels </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ae1497f30a25302cb0f4ec93a16a23100">XAXIVDMA_TX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ab97c05cd73a22a627177554199efb526">XAXIVDMA_RX_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a311f4eadce692b10effb8cd492b2120c">XAXIVDMA_PARKPTR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a727fc3fe53b19cda302295ad25fe71a2">XAXIVDMA_VERSION_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#adb4ad98d2088b8488c6ec4e519449e36">XAXIVDMA_CR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a0617c0c161fd2d93690e2d3b0a0906b8">XAXIVDMA_SR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a36d711874a8831f2b134a377488aefd2">XAXIVDMA_CDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a8a1e429317226b3d7a3e9ee29688c3ab">XAXIVDMA_TDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a8d67525132073b0a56a57233c9038c8a">XAXIVDMA_HI_FRMBUF_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#acc02fa25db65faceed9fd49ee88fb609">XAXIVDMA_FRMSTORE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad1bc694180b959ab0794ac6c4468a8ba">XAXIVDMA_BUFTHRES_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a6d94757e1f4835c0975b13f0ab543f8b">XAXIVDMA_MM2S_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a8daae8241a3aeae54627939188febf71">XAXIVDMA_S2MM_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x000000A0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ae3281565e12c47c4888e228ec6a59e3c">XAXIVDMA_S2MM_DMA_IRQ_MASK_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>
<tr><td colspan="2"><div class="groupHeader">Start Addresses Register Array for a Channel</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp991b0802eab5be0097a0fb1aa8fb4077"></a> Base offset is set in each channel This set of registers are write only, they can be read when C_ENABLE_VIDPRMTR_READS is 1. </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a4feada9ad41cf079a8c9b7c6aebfecff">XAXIVDMA_VSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aa1752ade8b38bc29a8528859e634a38d">XAXIVDMA_HSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a5e165469c0c5618932b44f17dcfa566b">XAXIVDMA_STRD_FRMDLY_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a73ce4a1f2caf365b8c54cd77827a29cc">XAXIVDMA_START_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aba552b4bc0c96fb9d76ef37e9fc34da7">XAXIVDMA_START_ADDR_LEN</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of the XAXIVDMA_CR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp38775a69dfd840014190a433f02fd258"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#af6165b2a5668ffbfe3320c83f1a3ffaa">XAXIVDMA_CR_RUNSTOP_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a6bda812084d25429b793e441c698298d">XAXIVDMA_CR_TAIL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aacbafb1fba1bc73bd5ed95b06a5cb4f5">XAXIVDMA_CR_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ac70dd163b5142c5211e349e16f980e11">XAXIVDMA_CR_SYNC_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#abfed305b44e791eaae8142ab94bd0ba9">XAXIVDMA_CR_FRMCNT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a7af6342cb5f43fa2036b3fbc8be1a082">XAXIVDMA_CR_FSYNC_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ac2bf28150cc3fc0d8cd0fceeedf60554">XAXIVDMA_CR_GENLCK_SRC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aa5247e7518945ca4123cff1a2f2d8476">XAXIVDMA_CR_RD_PTR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a627a79cc1c66dfbd98783d7f053fdd36">XAXIVDMA_CR_GENLCK_RPT_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#afe377bb760c2aa781930960549690b87">XAXIVDMA_CR_RD_PTR_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks of the XAXIVDMA_SR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpba29e4f32ff3a037eb53773b03d8f1bb"></a> This register reports status of a DMA channel, including run/stop/idle state, errors, and interrupts </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a950f0fc166fb91f145538984a3b3f29f">XAXIVDMA_SR_HALTED_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad3ebc688ce8c9515277296cd7c9d9d68">XAXIVDMA_SR_IDLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a73f14cc8e7e2905ed537d3848b31c23b">XAXIVDMA_SR_ERR_INTERNAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a08d366ceff80640f727d34668680f7a0">XAXIVDMA_SR_ERR_SLAVE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aafc34ba20bfb44a6132fb677b4a28d9d">XAXIVDMA_SR_ERR_DECODE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a5e70b134baebf4f1a124700d8601325b">XAXIVDMA_SR_ERR_FSZ_LESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a8b94d44f1347a7c92370f63855015ba4">XAXIVDMA_SR_ERR_LSZ_LESS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a30c9fca88a18c4bcde79ddf03cd6d240">XAXIVDMA_SR_ERR_SG_SLV_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a228552801c02459e8941f66b55aee2fe">XAXIVDMA_SR_ERR_SG_DEC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a27f1501ec6a048b6afa3e66720d971e3">XAXIVDMA_SR_ERR_FSZ_MORE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a9fe7dc9348c9a4aed7eb2f671e62dda7">XAXIVDMA_SR_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FF0</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for interrupts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp02a1bad3c75458826a49ba879f761eee"></a> These masks are shared by the XAXIVDMA_CR_OFFSET register and the XAXIVDMA_SR_OFFSET register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a2f25fa1f54f8b95752ba1d303fc4a6b6">XAXIVDMA_IXR_FRMCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad12fc5d30ab28f345d19e4034aea746e">XAXIVDMA_IXR_DELAYCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a88ccc9e37f16a1b4ecffd5e09a4c8cfb">XAXIVDMA_IXR_ERROR_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aed70612ee26f1faf7699e301afda8048">XAXIVDMA_IXR_COMPLETION_MASK</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a6e80967b83e9f0f65dfde6c92008f0d2">XAXIVDMA_IXR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x00007000</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask and shift for delay and coalesce</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7d080d6a9fae95527adc10fd14697fe7"></a> These masks are shared by the XAXIVDMA_CR_OFFSET register and the XAXIVDMA_SR_OFFSET register </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ac556991d9307f211f770d15a117ee937">XAXIVDMA_DELAY_MASK</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#af4ab4ba9a0c2984efad7fefe195fe0ed">XAXIVDMA_FRMCNT_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ad0d12f32fff3037d4b1316350e02fef6">XAXIVDMA_REGINDEX_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#adbbf73e481e88de57b05b66a7b2953be">XAXIVDMA_DELAY_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aa1327862b7b357444edd2fb689247f06">XAXIVDMA_FRMCNT_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for the XAXIVDMA_CDESC_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp466a1d4ab83301a886661d6993f4cd99"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ac6d688599e8a9ffdf9c45bd7789f58cc">XAXIVDMA_CDESC_CURBD_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFE0</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for XAXIVDMA_TDESC_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp1bebb17452e9a7ccd78cba3ec43b4e33"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#aa47b0fa02c5e8f984bc17bf18cd379ce">XAXIVDMA_TDESC_CURBD_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFFFFE0</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for XAXIVDMA_FRMSTORE_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpfce06c1d4172eb51cac4111461c7a796"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a8391dd8e6cc064bdc591d311b25b0c3c">XAXIVDMA_FRMSTORE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for XAXIVDMA_PARKPTR_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpc229c0af987cbd9d16de4ae76eb12547"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a39001a9b8ae972fc53463961ca423ac1">XAXIVDMA_PARKPTR_READREF_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001F</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a9656852c690e3a7e5253fe67b87f10cf">XAXIVDMA_PARKPTR_WRTREF_MASK</a>&nbsp;&nbsp;&nbsp;0x00001F00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a3326b79c706c90993eea1033edc5f304">XAXIVDMA_PARKPTR_READSTR_MASK</a>&nbsp;&nbsp;&nbsp;0x001F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#afdf5ab4a765d1ed93a697b276d832b7d">XAXIVDMA_PARKPTR_WRTSTR_MASK</a>&nbsp;&nbsp;&nbsp;0x1F000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a0e834922f62a7d5d10e10936acf42b7c">XAXIVDMA_READREF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#af8a3db8b7c54d3a33cf2856d04e8d3bd">XAXIVDMA_WRTREF_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a5bcf9c65743d7dddf7025d7f2eeb2d70">XAXIVDMA_READSTR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a76a20e94c018639a564b71ec3c34dbe7">XAXIVDMA_WRTSTR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a7e274c9f02af4538043f757c3e224a91">XAXIVDMA_FRM_MAX</a>&nbsp;&nbsp;&nbsp;0xF</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for XAXIVDMA_VERSION_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpb90c5beb8d764e5ca54e34b81a270a46"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a778f82c0f80720c8114b09dd840dd625">XAXIVDMA_VERSION_MAJOR_MASK</a>&nbsp;&nbsp;&nbsp;0xF0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a5d2a6902e976af18d7486fe12d45ba9b">XAXIVDMA_VERSION_MINOR_MASK</a>&nbsp;&nbsp;&nbsp;0x0FF00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ae651c29e871bbdd802cecc9fb45948b3">XAXIVDMA_VERSION_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a7394eb6e7fe9e801acb30d4d776e7062">XAXIVDMA_VERSION_MAJOR_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a7250fc83efc10927472e1dadf80295ea">XAXIVDMA_VERSION_MINOR_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmask for XAXIVDMA_S2MM_IRQ_MASK_OFFSET register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp46f0c739e849a5aab73371ccefcf6516"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a35e5cf93415d4b0f1973af8fca40bec6">XAXIVDMA_S2MM_IRQ_FSZLESS_SOF_ERLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a60eb583a54045686ff42ea1e93fd67dd">XAXIVDMA_S2MM_IRQ_LSZLESS_EOL_ERLY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a19f83bb8bcb2f6535463bcd03f39552e">XAXIVDMA_S2MM_IRQ_FSZMORE_SOF_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a0deb90d1e246708ed32ed905d56894e9">XAXIVDMA_S2MM_IRQ_LSZMORE_EOL_LATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a0ba0af99c40314b1288a6a95ba2ee688">XAXIVDMA_S2MM_IRQ_ERR_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>
<tr><td colspan="2"><div class="groupHeader">Frame Delay shared by start address registers and BDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp2cdd338521b2bb3ebd1561748a94f6b3"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a8394a54d3cfaf11b3b824059d760d5d8">XAXIVDMA_VSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001FFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a3fbf84b20d6e4639e658a99c03a300b6">XAXIVDMA_HSIZE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ac73189f5e640fc37597a0559e67e7dce">XAXIVDMA_STRIDE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a76abb6dc712998f6165b074dccc4670e">XAXIVDMA_FRMDLY_MASK</a>&nbsp;&nbsp;&nbsp;0x0F000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a266367de39275d3e11a96966a4039130">XAXIVDMA_FRMDLY_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td colspan="2"><div class="groupHeader">Buffer Descriptor offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4284acb9eab1123bbaf97dcfe7ce5a75"></a> </p>
<br/><br/></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#af78dbbcc98154cea4b2447f6c84bc3f4">XAXIVDMA_BD_NDESC_OFFSET</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a304b699c1cacbc7fe6f13b3c8f1e2b2f">XAXIVDMA_BD_START_ADDR_OFFSET</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#af5da523f9ccd58f988968f7cc10b23e1">XAXIVDMA_BD_VSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ae76e8ca3b5117820ba1a23dab5e7a8e4">XAXIVDMA_BD_HSIZE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a260f7451d08e9e3afa7108a5af67e838">XAXIVDMA_BD_STRIDE_OFFSET</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#af1af4c3afa712d97d3f1af8153c9fb48">XAXIVDMA_BD_NUM_WORDS</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#ab253772ebf384b0e4962efafa11916fb">XAXIVDMA_BD_HW_NUM_BYTES</a>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__hw_8h.html#a80f15b7cc612ff34dfa70ef2a5283fbd">XAXIVDMA_BD_BYTES_TO_CLEAR</a>&nbsp;&nbsp;&nbsp;20</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Hardware definition file. It defines the register interface and Buffer Descriptor (BD) definitions.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   07/30/10 First release
 2.00a jz   12/10/10 Added support for direct register access mode, v3 core
 2.01a jz   01/19/11 Added ability to re-assign BD addresses
 	 rkv  03/28/11 Added support for frame store register.
 3.00a srt  08/26/11 - Added support for Line Buffer Threshold Registers.</p>
<ul>
<li>XAXIVDMA_MISMATCH_ERROR flag is added to support Flush
		       	 on Frame Sync for Mismatch Errors.
 4.00a srt  11/21/11 - XAxiVdma_ChannelSetBufferAddr API is changed to
			 support 32 Frame Stores.</li>
<li>XAxiVdma_ChannelConfig API is changed to support
			 modified Park Offset Register bits.</li>
<li>Added APIs:
			 <a class="el" href="xaxivdma_8c.html#aa3376589f8781eec1f0d619e1a0d3078">XAxiVdma_FsyncSrcSelect()</a>
			 <a class="el" href="xaxivdma_8c.html#acf7ed6b0ef406b80e49ff25634f6d5f1">XAxiVdma_GenLockSourceSelect()</a>
			 <a class="el" href="xaxivdma__channel_8c.html#ac1022ff84a093476cff8499bc4bbaae2">XAxiVdma_ChannelHiFrmAddrEnable()</a>
			 <a class="el" href="xaxivdma__channel_8c.html#aaf3790410e85baac4ef181f1b77c8cdf">XAxiVdma_ChannelHiFrmAddrDisable()</a>
 4.01a srt  06/13/12 - Added new error bit mask XAXIVDMA_SR_ERR_SOF_LATE_MASK</li>
<li>XAXIVDMA_MISMATCH_ERROR flag is deprecated.
 4.02a srt  10/11/12 - Changed Error bitmasks to support IP version 5.02a.
			 (CR 679959)
 4.04a srt  03/03/13 - Support for the GenlockRepeat Control bit (Bit 15)
                       added in the new version of IP v5.04 (CR: 691391)  
 4.06a srt  04/09/13 - Added support for the newly added S2MM_DMA_IRQ_MASK
			 register (CR 734741)
 
</li>
</ul>
</pre><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a80f15b7cc612ff34dfa70ef2a5283fbd"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_BYTES_TO_CLEAR" ref="a80f15b7cc612ff34dfa70ef2a5283fbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_BYTES_TO_CLEAR&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Skip next ptr when clearing </p>

</div>
</div>
<a class="anchor" id="ae76e8ca3b5117820ba1a23dab5e7a8e4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_HSIZE_OFFSET" ref="ae76e8ca3b5117820ba1a23dab5e7a8e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_HSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x14</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Horizontal size </p>

</div>
</div>
<a class="anchor" id="ab253772ebf384b0e4962efafa11916fb"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_HW_NUM_BYTES" ref="ab253772ebf384b0e4962efafa11916fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_HW_NUM_BYTES&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Number of bytes hw used </p>

</div>
</div>
<a class="anchor" id="a6f1b98d0a6280da333bc1a97adea974e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_MINIMUM_ALIGNMENT" ref="a6f1b98d0a6280da333bc1a97adea974e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_MINIMUM_ALIGNMENT&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum byte alignment requirement for descriptors </p>

</div>
</div>
<a class="anchor" id="ad0a3a99c4177ed92eda1616fca2fcfb1"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_MINIMUM_ALIGNMENT_WD" ref="ad0a3a99c4177ed92eda1616fca2fcfb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_MINIMUM_ALIGNMENT_WD&nbsp;&nbsp;&nbsp;0x8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minimum word alignment requirement for descriptors </p>

</div>
</div>
<a class="anchor" id="af78dbbcc98154cea4b2447f6c84bc3f4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_NDESC_OFFSET" ref="af78dbbcc98154cea4b2447f6c84bc3f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_NDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Next descriptor pointer </p>

</div>
</div>
<a class="anchor" id="af1af4c3afa712d97d3f1af8153c9fb48"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_NUM_WORDS" ref="af1af4c3afa712d97d3f1af8153c9fb48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_NUM_WORDS&nbsp;&nbsp;&nbsp;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Total number of words for one BD </p>

</div>
</div>
<a class="anchor" id="a304b699c1cacbc7fe6f13b3c8f1e2b2f"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_START_ADDR_OFFSET" ref="a304b699c1cacbc7fe6f13b3c8f1e2b2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_START_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start address </p>

</div>
</div>
<a class="anchor" id="a260f7451d08e9e3afa7108a5af67e838"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_STRIDE_OFFSET" ref="a260f7451d08e9e3afa7108a5af67e838" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_STRIDE_OFFSET&nbsp;&nbsp;&nbsp;0x18</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stride size </p>

</div>
</div>
<a class="anchor" id="af5da523f9ccd58f988968f7cc10b23e1"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BD_VSIZE_OFFSET" ref="af5da523f9ccd58f988968f7cc10b23e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BD_VSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vertical size </p>

</div>
</div>
<a class="anchor" id="ad1bc694180b959ab0794ac6c4468a8ba"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_BUFTHRES_OFFSET" ref="ad1bc694180b959ab0794ac6c4468a8ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_BUFTHRES_OFFSET&nbsp;&nbsp;&nbsp;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Line Buffer Thres </p>

</div>
</div>
<a class="anchor" id="ac6d688599e8a9ffdf9c45bd7789f58cc"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CDESC_CURBD_MASK" ref="ac6d688599e8a9ffdf9c45bd7789f58cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CDESC_CURBD_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BD now working on </p>

</div>
</div>
<a class="anchor" id="a36d711874a8831f2b134a377488aefd2"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CDESC_OFFSET" ref="a36d711874a8831f2b134a377488aefd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current descriptor pointer </p>

</div>
</div>
<a class="anchor" id="abfed305b44e791eaae8142ab94bd0ba9"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_FRMCNT_EN_MASK" ref="abfed305b44e791eaae8142ab94bd0ba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_FRMCNT_EN_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame count enable </p>

</div>
</div>
<a class="anchor" id="a7af6342cb5f43fa2036b3fbc8be1a082"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_FSYNC_SRC_MASK" ref="a7af6342cb5f43fa2036b3fbc8be1a082" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_FSYNC_SRC_MASK&nbsp;&nbsp;&nbsp;0x00000060</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Fsync Source Select </p>

</div>
</div>
<a class="anchor" id="a627a79cc1c66dfbd98783d7f053fdd36"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_GENLCK_RPT_MASK" ref="a627a79cc1c66dfbd98783d7f053fdd36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_GENLCK_RPT_MASK&nbsp;&nbsp;&nbsp;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>GenLock Repeat </p>

</div>
</div>
<a class="anchor" id="ac2bf28150cc3fc0d8cd0fceeedf60554"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_GENLCK_SRC_MASK" ref="ac2bf28150cc3fc0d8cd0fceeedf60554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_GENLCK_SRC_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Genlock Source Select </p>

</div>
</div>
<a class="anchor" id="adb4ad98d2088b8488c6ec4e519449e36"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_OFFSET" ref="adb4ad98d2088b8488c6ec4e519449e36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Channel control </p>

</div>
</div>
<a class="anchor" id="aa5247e7518945ca4123cff1a2f2d8476"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RD_PTR_MASK" ref="aa5247e7518945ca4123cff1a2f2d8476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_RD_PTR_MASK&nbsp;&nbsp;&nbsp;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read pointer number </p>

</div>
</div>
<a class="anchor" id="afe377bb760c2aa781930960549690b87"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RD_PTR_SHIFT" ref="afe377bb760c2aa781930960549690b87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_RD_PTR_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for read pointer number </p>

</div>
</div>
<a class="anchor" id="aacbafb1fba1bc73bd5ed95b06a5cb4f5"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RESET_MASK" ref="aacbafb1fba1bc73bd5ed95b06a5cb4f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Reset channel </p>

</div>
</div>
<a class="anchor" id="af6165b2a5668ffbfe3320c83f1a3ffaa"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_RUNSTOP_MASK" ref="af6165b2a5668ffbfe3320c83f1a3ffaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_RUNSTOP_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start/stop DMA channel </p>

</div>
</div>
<a class="anchor" id="ac70dd163b5142c5211e349e16f980e11"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_SYNC_EN_MASK" ref="ac70dd163b5142c5211e349e16f980e11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_SYNC_EN_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Gen-lock enable </p>

</div>
</div>
<a class="anchor" id="a6bda812084d25429b793e441c698298d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_CR_TAIL_EN_MASK" ref="a6bda812084d25429b793e441c698298d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_CR_TAIL_EN_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tail ptr enable or Park </p>

</div>
</div>
<a class="anchor" id="ac556991d9307f211f770d15a117ee937"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_DELAY_MASK" ref="ac556991d9307f211f770d15a117ee937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_DELAY_MASK&nbsp;&nbsp;&nbsp;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay timeout counter </p>

</div>
</div>
<a class="anchor" id="adbbf73e481e88de57b05b66a7b2953be"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_DELAY_SHIFT" ref="adbbf73e481e88de57b05b66a7b2953be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_DELAY_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e274c9f02af4538043f757c3e224a91"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRM_MAX" ref="a7e274c9f02af4538043f757c3e224a91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRM_MAX&nbsp;&nbsp;&nbsp;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>At most 16 frames </p>

</div>
</div>
<a class="anchor" id="af4ab4ba9a0c2984efad7fefe195fe0ed"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMCNT_MASK" ref="af4ab4ba9a0c2984efad7fefe195fe0ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMCNT_MASK&nbsp;&nbsp;&nbsp;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame counter </p>

</div>
</div>
<a class="anchor" id="aa1327862b7b357444edd2fb689247f06"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMCNT_SHIFT" ref="aa1327862b7b357444edd2fb689247f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMCNT_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a76abb6dc712998f6165b074dccc4670e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMDLY_MASK" ref="a76abb6dc712998f6165b074dccc4670e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMDLY_MASK&nbsp;&nbsp;&nbsp;0x0F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame delay </p>

</div>
</div>
<a class="anchor" id="aecab8ebcc9f83abc6b88289fb11b9440"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMDLY_MAX" ref="aecab8ebcc9f83abc6b88289fb11b9440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMDLY_MAX&nbsp;&nbsp;&nbsp;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum frame delay </p>

</div>
</div>
<a class="anchor" id="a266367de39275d3e11a96966a4039130"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMDLY_SHIFT" ref="a266367de39275d3e11a96966a4039130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMDLY_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Shift for frame delay </p>

</div>
</div>
<a class="anchor" id="a8391dd8e6cc064bdc591d311b25b0c3c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMSTORE_MASK" ref="a8391dd8e6cc064bdc591d311b25b0c3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMSTORE_MASK&nbsp;&nbsp;&nbsp;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acc02fa25db65faceed9fd49ee88fb609"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_FRMSTORE_OFFSET" ref="acc02fa25db65faceed9fd49ee88fb609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_FRMSTORE_OFFSET&nbsp;&nbsp;&nbsp;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame Store </p>

</div>
</div>
<a class="anchor" id="a8d67525132073b0a56a57233c9038c8a"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_HI_FRMBUF_OFFSET" ref="a8d67525132073b0a56a57233c9038c8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_HI_FRMBUF_OFFSET&nbsp;&nbsp;&nbsp;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32 FrameBuf Sel </p>

</div>
</div>
<a class="anchor" id="a3fbf84b20d6e4639e658a99c03a300b6"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_HSIZE_MASK" ref="a3fbf84b20d6e4639e658a99c03a300b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_HSIZE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Horizontal size </p>

</div>
</div>
<a class="anchor" id="aa1752ade8b38bc29a8528859e634a38d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_HSIZE_OFFSET" ref="aa1752ade8b38bc29a8528859e634a38d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_HSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Horizontal size </p>

</div>
</div>
<a class="anchor" id="a50baa8184a373891c1b33c7d80675d87"></a><!-- doxytag: member="xaxivdma_hw.h::XAxiVdma_In32" ref="a50baa8184a373891c1b33c7d80675d87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiVdma_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e80967b83e9f0f65dfde6c92008f0d2"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_ALL_MASK" ref="a6e80967b83e9f0f65dfde6c92008f0d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_IXR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00007000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All interrupts </p>

</div>
</div>
<a class="anchor" id="aed70612ee26f1faf7699e301afda8048"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_COMPLETION_MASK" ref="aed70612ee26f1faf7699e301afda8048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_IXR_COMPLETION_MASK&nbsp;&nbsp;&nbsp;0x00003000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Completion interrupts </p>

</div>
</div>
<a class="anchor" id="ad12fc5d30ab28f345d19e4034aea746e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_DELAYCNT_MASK" ref="ad12fc5d30ab28f345d19e4034aea746e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_IXR_DELAYCNT_MASK&nbsp;&nbsp;&nbsp;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Delay interrupt </p>

</div>
</div>
<a class="anchor" id="a88ccc9e37f16a1b4ecffd5e09a4c8cfb"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_ERROR_MASK" ref="a88ccc9e37f16a1b4ecffd5e09a4c8cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_IXR_ERROR_MASK&nbsp;&nbsp;&nbsp;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Error interrupt </p>

</div>
</div>
<a class="anchor" id="a2f25fa1f54f8b95752ba1d303fc4a6b6"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_IXR_FRMCNT_MASK" ref="a2f25fa1f54f8b95752ba1d303fc4a6b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_IXR_FRMCNT_MASK&nbsp;&nbsp;&nbsp;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame count intr </p>

</div>
</div>
<a class="anchor" id="a74cbf8945ca6cf9175bac9d7ad21a1bf"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_FRAMESTORE" ref="a74cbf8945ca6cf9175bac9d7ad21a1bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_MAX_FRAMESTORE&nbsp;&nbsp;&nbsp;32</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Maximum number of the frame store Maximum # of the frame store </p>

</div>
</div>
<a class="anchor" id="a7ca61fa345c760ec0532c209c8cc06bd"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_HSIZE" ref="a7ca61fa345c760ec0532c209c8cc06bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_MAX_HSIZE&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a243cc3f529218b3edbc954d43cf02c3e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_STRIDE" ref="a243cc3f529218b3edbc954d43cf02c3e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_MAX_STRIDE&nbsp;&nbsp;&nbsp;0xFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a675991fc9f37eb104afcd1b6e785a5c3"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MAX_VSIZE" ref="a675991fc9f37eb104afcd1b6e785a5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_MAX_VSIZE&nbsp;&nbsp;&nbsp;0x1FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aebbb18b57a2957ab4a90b54c4f557fea"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MISMATCH_ERROR" ref="aebbb18b57a2957ab4a90b54c4f557fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_MISMATCH_ERROR&nbsp;&nbsp;&nbsp;0x80000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Frame/Line Mismatch Error This is a typical DMA Internal Error, which on detection doesnt require a reset (as opposed to other errors). So a MSB bit is set to identify it, from other DMA Internal Errors. </p>

</div>
</div>
<a class="anchor" id="a6d94757e1f4835c0975b13f0ab543f8b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_MM2S_ADDR_OFFSET" ref="a6d94757e1f4835c0975b13f0ab543f8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_MM2S_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x00000050</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>MM2S channel Addr </p>

</div>
</div>
<a class="anchor" id="a0744a1b40ccb993ca7d296f430947f6e"></a><!-- doxytag: member="xaxivdma_hw.h::XAxiVdma_Out32" ref="a0744a1b40ccb993ca7d296f430947f6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiVdma_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a311f4eadce692b10effb8cd492b2120c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_OFFSET" ref="a311f4eadce692b10effb8cd492b2120c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_PARKPTR_OFFSET&nbsp;&nbsp;&nbsp;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Park Pointer Register </p>

</div>
</div>
<a class="anchor" id="a39001a9b8ae972fc53463961ca423ac1"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_READREF_MASK" ref="a39001a9b8ae972fc53463961ca423ac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_PARKPTR_READREF_MASK&nbsp;&nbsp;&nbsp;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read frame to park on </p>

</div>
</div>
<a class="anchor" id="a3326b79c706c90993eea1033edc5f304"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_READSTR_MASK" ref="a3326b79c706c90993eea1033edc5f304" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_PARKPTR_READSTR_MASK&nbsp;&nbsp;&nbsp;0x001F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current read frame </p>

</div>
</div>
<a class="anchor" id="a9656852c690e3a7e5253fe67b87f10cf"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_WRTREF_MASK" ref="a9656852c690e3a7e5253fe67b87f10cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_PARKPTR_WRTREF_MASK&nbsp;&nbsp;&nbsp;0x00001F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write frame to park on </p>

</div>
</div>
<a class="anchor" id="afdf5ab4a765d1ed93a697b276d832b7d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_PARKPTR_WRTSTR_MASK" ref="afdf5ab4a765d1ed93a697b276d832b7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_PARKPTR_WRTSTR_MASK&nbsp;&nbsp;&nbsp;0x1F000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Current write frame </p>

</div>
</div>
<a class="anchor" id="a0e834922f62a7d5d10e10936acf42b7c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_READREF_SHIFT" ref="a0e834922f62a7d5d10e10936acf42b7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_READREF_SHIFT&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac657067221649df8f259f9215bfba75e"></a><!-- doxytag: member="xaxivdma_hw.h::XAxiVdma_ReadReg" ref="ac657067221649df8f259f9215bfba75e" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiVdma_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XAxiVdma_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The 32-bit value of the register</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xaxivdma__hw_8h.html#ac657067221649df8f259f9215bfba75e">XAxiVdma_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a5bcf9c65743d7dddf7025d7f2eeb2d70"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_READSTR_SHIFT" ref="a5bcf9c65743d7dddf7025d7f2eeb2d70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_READSTR_SHIFT&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad0d12f32fff3037d4b1316350e02fef6"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_REGINDEX_MASK" ref="ad0d12f32fff3037d4b1316350e02fef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_REGINDEX_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Register Index </p>

</div>
</div>
<a class="anchor" id="ab97c05cd73a22a627177554199efb526"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_RX_OFFSET" ref="ab97c05cd73a22a627177554199efb526" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_RX_OFFSET&nbsp;&nbsp;&nbsp;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>RX channel registers base </p>

</div>
</div>
<a class="anchor" id="a8daae8241a3aeae54627939188febf71"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_ADDR_OFFSET" ref="a8daae8241a3aeae54627939188febf71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x000000A0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM channel Addr </p>

</div>
</div>
<a class="anchor" id="ae3281565e12c47c4888e228ec6a59e3c"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_DMA_IRQ_MASK_OFFSET" ref="ae3281565e12c47c4888e228ec6a59e3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_DMA_IRQ_MASK_OFFSET&nbsp;&nbsp;&nbsp;0x0000003C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>S2MM Err IRQ Mask </p>

</div>
</div>
<a class="anchor" id="a0ba0af99c40314b1288a6a95ba2ee688"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_ERR_ALL_MASK" ref="a0ba0af99c40314b1288a6a95ba2ee688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_IRQ_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x0000000F</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Masks all S2MM IRQ Errors </p>

</div>
</div>
<a class="anchor" id="a35e5cf93415d4b0f1973af8fca40bec6"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_FSZLESS_SOF_ERLY_MASK" ref="a35e5cf93415d4b0f1973af8fca40bec6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_IRQ_FSZLESS_SOF_ERLY_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Masks S2MM IRQ FSize Less/SOF Early Error </p>

</div>
</div>
<a class="anchor" id="a19f83bb8bcb2f6535463bcd03f39552e"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_FSZMORE_SOF_LATE_MASK" ref="a19f83bb8bcb2f6535463bcd03f39552e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_IRQ_FSZMORE_SOF_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Masks S2MM IRQ FSize More/SOF Late Error </p>

</div>
</div>
<a class="anchor" id="a60eb583a54045686ff42ea1e93fd67dd"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_LSZLESS_EOL_ERLY_MASK" ref="a60eb583a54045686ff42ea1e93fd67dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_IRQ_LSZLESS_EOL_ERLY_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Masks S2MM IRQ LSize Less/EOL Early Error </p>

</div>
</div>
<a class="anchor" id="a0deb90d1e246708ed32ed905d56894e9"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_S2MM_IRQ_LSZMORE_EOL_LATE_MASK" ref="a0deb90d1e246708ed32ed905d56894e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_S2MM_IRQ_LSZMORE_EOL_LATE_MASK&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Masks S2MM IRQ LSize More/EOL Late Error </p>

</div>
</div>
<a class="anchor" id="a9fe7dc9348c9a4aed7eb2f671e62dda7"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_ALL_MASK" ref="a9fe7dc9348c9a4aed7eb2f671e62dda7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_ALL_MASK&nbsp;&nbsp;&nbsp;0x00000FF0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>All errors </p>

</div>
</div>
<a class="anchor" id="aafc34ba20bfb44a6132fb677b4a28d9d"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_DECODE_MASK" ref="aafc34ba20bfb44a6132fb677b4a28d9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_DECODE_MASK&nbsp;&nbsp;&nbsp;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover decode err </p>

</div>
</div>
<a class="anchor" id="a5e70b134baebf4f1a124700d8601325b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_FSZ_LESS_MASK" ref="a5e70b134baebf4f1a124700d8601325b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_FSZ_LESS_MASK&nbsp;&nbsp;&nbsp;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FSize Less Mismatch err </p>

</div>
</div>
<a class="anchor" id="a27f1501ec6a048b6afa3e66720d971e3"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_FSZ_MORE_MASK" ref="a27f1501ec6a048b6afa3e66720d971e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_FSZ_MORE_MASK&nbsp;&nbsp;&nbsp;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>FSize More Mismatch err </p>

</div>
</div>
<a class="anchor" id="a73f14cc8e7e2905ed537d3848b31c23b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_INTERNAL_MASK" ref="a73f14cc8e7e2905ed537d3848b31c23b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_INTERNAL_MASK&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover internal err </p>

</div>
</div>
<a class="anchor" id="a8b94d44f1347a7c92370f63855015ba4"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_LSZ_LESS_MASK" ref="a8b94d44f1347a7c92370f63855015ba4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_LSZ_LESS_MASK&nbsp;&nbsp;&nbsp;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>LSize Less Mismatch err </p>

</div>
</div>
<a class="anchor" id="a228552801c02459e8941f66b55aee2fe"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_SG_DEC_MASK" ref="a228552801c02459e8941f66b55aee2fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_SG_DEC_MASK&nbsp;&nbsp;&nbsp;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG decode err </p>

</div>
</div>
<a class="anchor" id="a30c9fca88a18c4bcde79ddf03cd6d240"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_SG_SLV_MASK" ref="a30c9fca88a18c4bcde79ddf03cd6d240" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_SG_SLV_MASK&nbsp;&nbsp;&nbsp;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SG slave err </p>

</div>
</div>
<a class="anchor" id="a08d366ceff80640f727d34668680f7a0"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_ERR_SLAVE_MASK" ref="a08d366ceff80640f727d34668680f7a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_ERR_SLAVE_MASK&nbsp;&nbsp;&nbsp;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Datamover slave err </p>

</div>
</div>
<a class="anchor" id="a950f0fc166fb91f145538984a3b3f29f"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_HALTED_MASK" ref="a950f0fc166fb91f145538984a3b3f29f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_HALTED_MASK&nbsp;&nbsp;&nbsp;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA channel halted </p>

</div>
</div>
<a class="anchor" id="ad3ebc688ce8c9515277296cd7c9d9d68"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_IDLE_MASK" ref="ad3ebc688ce8c9515277296cd7c9d9d68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_IDLE_MASK&nbsp;&nbsp;&nbsp;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>DMA channel idle </p>

</div>
</div>
<a class="anchor" id="a0617c0c161fd2d93690e2d3b0a0906b8"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_SR_OFFSET" ref="a0617c0c161fd2d93690e2d3b0a0906b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_SR_OFFSET&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Status </p>

</div>
</div>
<a class="anchor" id="aba552b4bc0c96fb9d76ef37e9fc34da7"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_START_ADDR_LEN" ref="aba552b4bc0c96fb9d76ef37e9fc34da7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_START_ADDR_LEN&nbsp;&nbsp;&nbsp;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Each entry is 4 bytes </p>

</div>
</div>
<a class="anchor" id="a73ce4a1f2caf365b8c54cd77827a29cc"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_START_ADDR_OFFSET" ref="a73ce4a1f2caf365b8c54cd77827a29cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_START_ADDR_OFFSET&nbsp;&nbsp;&nbsp;0x0000000C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Start of address </p>

</div>
</div>
<a class="anchor" id="a5e165469c0c5618932b44f17dcfa566b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_STRD_FRMDLY_OFFSET" ref="a5e165469c0c5618932b44f17dcfa566b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_STRD_FRMDLY_OFFSET&nbsp;&nbsp;&nbsp;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Horizontal size </p>

</div>
</div>
<a class="anchor" id="ac73189f5e640fc37597a0559e67e7dce"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_STRIDE_MASK" ref="ac73189f5e640fc37597a0559e67e7dce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_STRIDE_MASK&nbsp;&nbsp;&nbsp;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Stride size </p>

</div>
</div>
<a class="anchor" id="aa47b0fa02c5e8f984bc17bf18cd379ce"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_TDESC_CURBD_MASK" ref="aa47b0fa02c5e8f984bc17bf18cd379ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_TDESC_CURBD_MASK&nbsp;&nbsp;&nbsp;0xFFFFFFE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>BD to stop on </p>

</div>
</div>
<a class="anchor" id="a8a1e429317226b3d7a3e9ee29688c3ab"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_TDESC_OFFSET" ref="a8a1e429317226b3d7a3e9ee29688c3ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_TDESC_OFFSET&nbsp;&nbsp;&nbsp;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Tail descriptor pointer </p>

</div>
</div>
<a class="anchor" id="ae1497f30a25302cb0f4ec93a16a23100"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_TX_OFFSET" ref="ae1497f30a25302cb0f4ec93a16a23100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_TX_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TX channel registers base </p>

</div>
</div>
<a class="anchor" id="a778f82c0f80720c8114b09dd840dd625"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_MAJOR_MASK" ref="a778f82c0f80720c8114b09dd840dd625" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VERSION_MAJOR_MASK&nbsp;&nbsp;&nbsp;0xF0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Major version </p>

</div>
</div>
<a class="anchor" id="a7394eb6e7fe9e801acb30d4d776e7062"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_MAJOR_SHIFT" ref="a7394eb6e7fe9e801acb30d4d776e7062" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VERSION_MAJOR_SHIFT&nbsp;&nbsp;&nbsp;28</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5d2a6902e976af18d7486fe12d45ba9b"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_MINOR_MASK" ref="a5d2a6902e976af18d7486fe12d45ba9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VERSION_MINOR_MASK&nbsp;&nbsp;&nbsp;0x0FF00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Minor version </p>

</div>
</div>
<a class="anchor" id="a7250fc83efc10927472e1dadf80295ea"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_MINOR_SHIFT" ref="a7250fc83efc10927472e1dadf80295ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VERSION_MINOR_SHIFT&nbsp;&nbsp;&nbsp;20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a727fc3fe53b19cda302295ad25fe71a2"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_OFFSET" ref="a727fc3fe53b19cda302295ad25fe71a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VERSION_OFFSET&nbsp;&nbsp;&nbsp;0x0000002C</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Version register </p>

</div>
</div>
<a class="anchor" id="ae651c29e871bbdd802cecc9fb45948b3"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VERSION_REV_MASK" ref="ae651c29e871bbdd802cecc9fb45948b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VERSION_REV_MASK&nbsp;&nbsp;&nbsp;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Revision letter </p>

</div>
</div>
<a class="anchor" id="a8394a54d3cfaf11b3b824059d760d5d8"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VSIZE_MASK" ref="a8394a54d3cfaf11b3b824059d760d5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VSIZE_MASK&nbsp;&nbsp;&nbsp;0x00001FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vertical size </p>

</div>
</div>
<a class="anchor" id="a4feada9ad41cf079a8c9b7c6aebfecff"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_VSIZE_OFFSET" ref="a4feada9ad41cf079a8c9b7c6aebfecff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_VSIZE_OFFSET&nbsp;&nbsp;&nbsp;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Vertical size </p>

</div>
</div>
<a class="anchor" id="a28900a15d22fc5a3729dfa102f5cbec9"></a><!-- doxytag: member="xaxivdma_hw.h::XAxiVdma_WriteReg" ref="a28900a15d22fc5a3729dfa102f5cbec9" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAxiVdma_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XAxiVdma_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write the given register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be written </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit value to write to the register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xaxivdma__hw_8h.html#a28900a15d22fc5a3729dfa102f5cbec9">XAxiVdma_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="af8a3db8b7c54d3a33cf2856d04e8d3bd"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_WRTREF_SHIFT" ref="af8a3db8b7c54d3a33cf2856d04e8d3bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_WRTREF_SHIFT&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a76a20e94c018639a564b71ec3c34dbe7"></a><!-- doxytag: member="xaxivdma_hw.h::XAXIVDMA_WRTSTR_SHIFT" ref="a76a20e94c018639a564b71ec3c34dbe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAXIVDMA_WRTSTR_SHIFT&nbsp;&nbsp;&nbsp;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
