
# MOS6507 Work diary
<link rel="stylesheet" type="text/css" href="/css/style.css">

Work progress by days.

### Day 1: [2/11/2023]

### Initial developments

- Ported 7 segment display controller to VHDL to debug any value with the DE10 board

### Day 2: [12/11/2023] 

### [Basic entities development](https://github.com/DiscreteVic/MOS6507-HDL-core/commit/d83a69c1b86c59c84be04b4f2dcdceae930be168)

- Generic Register Entity: Basic structure of a byte register.
Definition of the interface and the logic.

- ALU Entity: Basic structure.
Logic to add and substract with carry.

- Tested basic functionality of the entities

### Day 3: [12/11/2023] 

### [Basic entities development](https://github.com/DiscreteVic/MOS6507-HDL-core/commit/d83a69c1b86c59c84be04b4f2dcdceae930be168)

- Generic Register Entity: Basic structure of a byte register.
Definition of the interface and the logic.

- ALU Entity: Basic structure.
Logic to add and substract with carry.

- Tested basic functionality of the entities

