{"vcs1":{"timestamp_begin":1727429912.119915008, "rt":18.25, "ut":15.17, "st":1.99}}
{"vcselab":{"timestamp_begin":1727429930.488028285, "rt":2.82, "ut":2.10, "st":0.16}}
{"link":{"timestamp_begin":1727429933.373155731, "rt":1.54, "ut":0.65, "st":0.38}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727429911.241586236}
{"VCS_COMP_START_TIME": 1727429911.241586236}
{"VCS_COMP_END_TIME": 1727429954.459891401}
{"VCS_USER_OPTIONS": "-R -sverilog +neg_tchk -negdelay -v /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/VERILOG/N16ADFP_StdCell.v /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/top_tb.sv -debug_access+all -full64 -diag=sdf:verbose +incdir+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./syn+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./src+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./include+/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim +define+SYN+prog0 +prog_path=/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/./sim/prog0 +rdcycle=1"}
{"vcs1": {"peak_mem": 418088}}
{"vcselab": {"peak_mem": 263536}}
