/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [33:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~((celloutsig_0_32z | celloutsig_0_15z) & celloutsig_0_20z);
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_2z[2]) & celloutsig_1_10z[2]);
  assign celloutsig_1_1z = in_data[137] ^ in_data[112];
  assign celloutsig_0_17z = celloutsig_0_14z ^ celloutsig_0_2z[0];
  assign celloutsig_0_32z = celloutsig_0_14z ^ celloutsig_0_3z;
  assign celloutsig_0_20z = ~(celloutsig_0_5z[30] ^ celloutsig_0_16z[2]);
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_1_5z[5:1], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_13z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_5z[5:3], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_35z = { celloutsig_0_2z[4:3], celloutsig_0_14z } == celloutsig_0_26z[4:2];
  assign celloutsig_1_14z = celloutsig_1_5z[5:2] === { celloutsig_1_7z[3:1], celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_2z[4:3], celloutsig_0_1z } === _01_[2:0];
  assign celloutsig_1_4z = { in_data[168:167], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } > { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = in_data[190:176] > in_data[180:166];
  assign celloutsig_1_3z = ! { in_data[109:106], celloutsig_1_2z };
  assign celloutsig_1_17z = _00_[14:11] || in_data[150:147];
  assign celloutsig_1_2z = { in_data[171], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[137], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[115:111], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_10z = celloutsig_1_7z[4:2] % { 1'h1, celloutsig_1_5z[4:3] };
  assign celloutsig_1_7z = { in_data[99:98], celloutsig_1_2z } * { celloutsig_1_6z[15:13], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[83:70] != { in_data[85:74], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[160], celloutsig_1_5z } != in_data[130:123];
  assign celloutsig_1_16z = { in_data[191:190], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_0z } != celloutsig_1_6z[14:5];
  assign celloutsig_0_7z = { in_data[70:46], celloutsig_0_1z, celloutsig_0_6z } != { celloutsig_0_5z[27:12], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = - { in_data[75:44], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_8z = - in_data[20:18];
  assign celloutsig_0_16z = - { celloutsig_0_11z[1:0], celloutsig_0_0z, celloutsig_0_2z, _01_ };
  assign celloutsig_0_26z = ~ { celloutsig_0_5z[26:12], celloutsig_0_17z };
  assign celloutsig_0_4z = & { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_15z = & { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[173:162];
  assign celloutsig_0_1z = ^ in_data[83:81];
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } >> { in_data[170:155], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_9z >> { celloutsig_0_8z[2], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[57:53] >> { in_data[59:58], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = { _00_[10:2], celloutsig_1_9z, celloutsig_1_10z } - { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z } ^ { celloutsig_0_2z[2:1], celloutsig_0_3z };
  assign celloutsig_0_0z = ~((in_data[38] & in_data[24]) | in_data[70]);
  assign celloutsig_1_13z = ~((celloutsig_1_0z & celloutsig_1_5z[5]) | celloutsig_1_1z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z & in_data[40]) | celloutsig_0_2z[0]);
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_1z) | (celloutsig_1_17z & celloutsig_1_18z[11]));
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
