-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
-- Date        : Wed Jul 27 02:36:48 2016
-- Host        : LinuxBox running 64-bit Debian GNU/Linux 8.5 (jessie)
-- Command     : write_vhdl -force -mode funcsim
--               /home/el3ctrician/PrimaProva/PrimaProva.srcs/sources_1/ip/inputMemory2/inputMemory2_sim_netlist.vhdl
-- Design      : inputMemory2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of inputMemory2_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end inputMemory2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of inputMemory2_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"AFFF78F711BCD7AF1AF080F896DC4933C46B0379642EF75963A530A04F94EB7D",
      INITP_01 => X"88E4085E3E1B9A7133C6AD728ABEC3A44ACA2A576269B3454E208D3D4BEB787D",
      INITP_02 => X"E9482E75AFA9D61AE8776BCE88B57A86BF1E386362592A58E694E0E06284A95E",
      INITP_03 => X"F286A0C357B8F908531766ED9E39E03FEDFD1EB52B540117E83F4EC8D3BFB83D",
      INITP_04 => X"9B79F11F1A68C5D73153B6C11FBE06270D7CC8B1E1210B541CDAF5AC4E98E20E",
      INITP_05 => X"EB6B7ED42E927C25B1CB95E023B5539668E6B600591197186C0E64FC1E93D6B8",
      INITP_06 => X"52F47C6E9F3BFFD35ABB33287E2A32C5F601D219507E2CAA10EE4AF5DC8D92D0",
      INITP_07 => X"E1E4CCE0A8333B5DCC53EC5B7CCCAAF9BF1DA8CCAB0851A6F9E473AA5CE75494",
      INIT_00 => X"525E576D69735F5E6162615F5C546B6B615F5C7B677261626066625F5A56766C",
      INIT_01 => X"3C60726C6B75615D60575E5F58526B6F406158696D74625F64615F6059526B6D",
      INIT_02 => X"3E4FAD696D6C5D636365605C58516B714063A06E6C705F5E5C56635C58506A73",
      INIT_03 => X"3F407D636D695A689C856C5C564D6C553D3C9D656D695C619A8B605F56516C65",
      INIT_04 => X"433D6B63616D52B4A075645C5854694440416D636D6B5AA69D7C675A56506A47",
      INIT_05 => X"78403F663D6C7BB89C746053565169485B3E54664A6B49BF9E725F5756506A47",
      INIT_06 => X"7E3E3F6F3F67C4BAA6676D57564F6F4B7C403A613D6BC7B7AF70675757516C4A",
      INIT_07 => X"7E5D41C53D5DBDB2A5946655524E6D497E4143C23D66C0B89F7D6B56524D7047",
      INIT_08 => X"7B813EC2B8A4B4A5948A6453544F724B7C7A3FBB9779B8B0A08A6455524F6F4B",
      INIT_09 => X"7D823CA6B5AA9F948C7D7151564D734A7C7F3FC1B6A7A7A090847555554C744A",
      INIT_0A => X"7C7D4C97C3AC9589877B6E575C4D714D7C813F96B9AD928F887C6A51584E724B",
      INIT_0B => X"7C826E3A50B7AA4A7F7768664A4C724C7C7F5A6681B2A653947C695B544E734D",
      INIT_0C => X"80827B417E52999A5255755F4A4D734B7F837A417B849C7763656860464C714B",
      INIT_0D => X"7E817C3B4575A09F465C5456565077497F817D3D4A649DA14C507460524E754A",
      INIT_0E => X"7C7C813B54A8A68D81504A675652774A7C7E803A4E90A79D6E544A535952764B",
      INIT_0F => X"7F7B7C48675893579C574C595D537A4B7B7D7F41609F9B6F8A5D4B7C5353784A",
      INIT_10 => X"7878795F756A9CB354594B5F884D7B457E7979516C449052843D595E6F4E7947",
      INIT_11 => X"84767A738154A08A7F903B5D4C4E7F4081777A6B7B52A5996D743C6079527E45",
      INIT_12 => X"93787A7C81648C86727154436B5E7C4083747A77816495917BA04355606B7D3E",
      INIT_13 => X"A081797B7857717C6B383E3F78787A3AA17E797A7D607F816F3D4F3E76817740",
      INIT_14 => X"A586787B6344947D65466D556D6B7E40A580777B704B607B6740574271647D3C",
      INIT_15 => X"AF9F77784F4274595D3F5469786A7E40AA92787A5741AE776442615261717E3F",
      INIT_16 => X"9AA3787B4E3E7B615543438E9A628143A8A178794D3E8153594243808A707E43",
      INIT_17 => X"8B9D78804D3E6679393F448782597E49A1A5787E4B3F79734B3F427D92627F4A",
      INIT_18 => X"3E9B6961553BA3715840428A76487F3B449A787151417B75483F46A395547B41",
      INIT_19 => X"5482567958BC8D6B56475691574377644C995773567F976C554445975A3C7F44",
      INIT_1A => X"51507B7555B284675343777943467C8E5266597756B4856B54476C7F45487B84",
      INIT_1B => X"5C4C987255B17D60563E6070493F7C965B479D7252B280645341747D483F7B90",
      INIT_1C => X"5C4C6C7463AA75616348486A4B487B9B594E7A7660AF7A615F4145754B477B98",
      INIT_1D => X"57538441929D6B6363513A774E447CA75D48804B75A5706063513B944A407CA4",
      INIT_1E => X"474B495DBC8E646B604E3A6560497FA0525B5F50AD93666762403A5A57447BA6",
      INIT_1F => X"3F585361BF856B695B5539515A4F81AC3F465466C289686A5D57365C5A4982A7",
      INIT_20 => X"415D5D90686F5A605F5F615E5A515B6A675E5FA0686A5961626063615B56646C",
      INIT_21 => X"3F6455676C785D5C635C61615A5058733E635A766B765D5D63605F5F5A505E6E",
      INIT_22 => X"3C3C7D656C715C615D6C5D60594F56673E4F61676E755C5D6455605F5A4F5472",
      INIT_23 => X"3B43B661656C585BA48D765E594C56553B40A7626A6D5B658F96695F584F565A",
      INIT_24 => X"553E48666B6F56BCA47E69585751545539428964686D5974A0866E5D574F5453",
      INIT_25 => X"76403E67566F43BCB176665957525356753F3967666E51C19F78645358535358",
      INIT_26 => X"804C426A3471CCBAA9787056595159587E444369427084BAB4716D59574F5655",
      INIT_27 => X"7B7F3ECD7E6FC0B5A7916259704E55547B6C45AF326FCDB9AD996B5661505956",
      INIT_28 => X"7A803DC5BA6BB2A998947456784D58527B803CCAB960BBB39C94615A774E5853",
      INIT_29 => X"7C814887BAB0989B8F856C55804C59547B813DB4B4A5A49B95917257814C5853",
      INIT_2A => X"7B7D7541A7B2A483827E6C62874C5C567D7F6361BDAC9493838171587B4C5B57",
      INIT_2B => X"7D82803F6BAAA47073766C5D894C5A5579807E3956B6AC52877C6A5E8F4D5A56",
      INIT_2C => X"7E82833C536DA2A96A5B6E675A4B5C527D827F3D8E6C9F9972586D67774C5B55",
      INIT_2D => X"7C82803B3B3DAC9272634E644C5060547D83853A3854A89B616565654B4C5C51",
      INIT_2E => X"797D80534250AC869B5A5775545262537B817E433F3FAD8C926C516550526253",
      INIT_2F => X"7A7E7B704648A34E904E4F5F6E516153797D7E664851A480A251555C5E545F55",
      INIT_30 => X"7E7C787A4A32915C3E874E67634C5F4D7B7D7976463EA84A416C4673704A614F",
      INIT_31 => X"8476797B4543B58582983F84656E614888777C7B4A399A7D6AA041795A4B624C",
      INIT_32 => X"9D83787C4546BA77813B3848867A62488D80797D3F49B9808A563E788B886247",
      INIT_33 => X"A6817777593FB46475466554936B5F429F7F78785043BD6D7B403D4997725F47",
      INIT_34 => X"AA9A74796B4697786D5576478C61665EA78D76796242946A724C98488D6B664B",
      INIT_35 => X"AE9C707972466C5F684F3C98795E6261AE9B7178704796776A564B50716D6562",
      INIT_36 => X"9CA96E797A41645C5F47418B8B63745DA3A1717977426F5964493B8B835B7764",
      INIT_37 => X"72A46E8080493F894A404161765A655BA2A66E7D7E4548795C40418B9B56665B",
      INIT_38 => X"4996685E7548A8726342468689547C463A9B6F77794B5D805443428477566755",
      INIT_39 => X"50485B777488916F5E4745A363537B3E4C6B536A77449E6D5D43439B7C66703D",
      INIT_3A => X"604D917375C48D6F5F403C95513F6D405949707873C38C7061403B9B5B477442",
      INIT_3B => X"574E9C7278B98665614E5CA0434B74445D4E9B7177BD8A6B61473F9544436D3F",
      INIT_3C => X"4F4999784FB77C616959396147466F525D4B9B7375B6816267564795494B744C",
      INIT_3D => X"3F59643551AF73606441389C42466D6740538B5643B5785F6751396C414A6C5A",
      INIT_3E => X"414A445A66A06C68615837876C4C7076464B414455A96F64644638814C456D70",
      INIT_3F => X"4C75525A9C926E695D5645576E536D983C61505C7F986B6B60583D737F526E8B",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1) => '0',
      DIPBDIP(0) => dinb(8),
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => doutb(7 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => douta(8),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => doutb(8),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => ena,
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"62AF612F5BAB73D16F3F6F445FAD6531683365B368B2663162AD58A576C96FC1",
      INIT_01 => X"502260AE57A66E4370C17042612D663068B267B2693267B162AD5A2475C67141",
      INIT_02 => X"2C0B5FAF58A96C3C71436EC0622F66B0693368B169B1683162AC5A2573C37141",
      INIT_03 => X"2D0A60AF69466D3E71436D3D63AE662F673066AD692F67B062AC5A24744371C2",
      INIT_04 => X"320C65B27BE86EBF70C26BB9652D672F65AE662B683066AE622B59A474C373C6",
      INIT_05 => X"300C4C1E7FF26D3C6FC06AB764AD673063B16631692F672E632B59A374C27447",
      INIT_06 => X"2E8B2A887D686C396FBF6BB7642B64AD695363C368AF68AF652B59A3754473C0",
      INIT_07 => X"2E8B2C0975506CB86F3E6D37622A5F306B5764C2603068AE63AA572176C46B31",
      INIT_08 => X"308D310C70C06D386E3A6F3960296BD96C57623C5E2E682C6128552176C3579E",
      INIT_09 => X"2E8D320C723E6E3766AF703A59A36EE06D57623860AF6A2F5FA855A276434B17",
      INIT_0A => X"429F2F0B52246F384D196FBA4E1B72656DD663375F2C65AB5FA856A175C34D19",
      INIT_0B => X"623B308D2E0B6EB7368B703A59BA71626AD166B95DAB5E26602956A175C34F9B",
      INIT_0C => X"66C0308C29066F35328B703A746A70E16FDD653761305DA760A9562175424F9B",
      INIT_0D => X"68452F0B320C6EBD370D6FB973E971E26F5A5F2F64B45CA66028562074C34F1C",
      INIT_0E => X"6AC72E0A340E74E7360B6E3770E56FE06DD562BC65B45E265E25549F74C34E1A",
      INIT_0F => X"6A45431E320D75EA2E8A69B16FE36FDD6ED86ECF62B05DA65CA355A07543519C",
      INIT_10 => X"69C45FB7310C72635CCA6DC36F61705D6D556B47632F5C245DA458217646559E",
      INIT_11 => X"69436AC02F8B746772636F586E5E6E576BCD6C47602D5B235BA557A27748571F",
      INIT_12 => X"694369C12F0B756770E16B586CD76DD46DCE6B4469395BA35C2657A0784A579F",
      INIT_13 => X"69C56A452E0A725A6FDF6F5C6BD06C4E6E4B68BE67375AA25BA857A177C9559F",
      INIT_14 => X"69446AC62E096CCF70E26FDE68496D4A69C469BD62B25D245BAA572077C9551E",
      INIT_15 => X"68446AC4330F65CF74E96DDC6DD167415FBC693B6936652C5C2C56A0784A58A0",
      INIT_16 => X"67436A45401B462C61C36F5F70DB34125738613464B3652E5A2756A078CA5B21",
      INIT_17 => X"674369C655AE2C8750A071626F5C290E42245A2C62B064B2549E56A0784A5C21",
      INIT_18 => X"66C369C765BB320E74C95B436B5559B73C193D9A632F62AF539C561F784A5AA1",
      INIT_19 => X"66C36A4864BD328F72CC469B68D16F5335103191622F63AF59A0551F784A5820",
      INIT_1A => X"67446A48633F310C441A602D69526ED7300E308E5D2C642F5F2655A078CB551E",
      INIT_1B => X"68456AC865412F8A37906E3D74556C5532103715459A5CA560A856A078CB541E",
      INIT_1C => X"684366C468462F8A399576CE77596A535CB33411330E5DA462AB57A277CC539E",
      INIT_1D => X"664260C069C92E8A3F9A7BDB76D96C496E45320F2E0D65AD6329572277CC531D",
      INIT_1E => X"5FBD64C468C72E0B47A278D876D565326D4C3594308E643563A85722784D541E",
      INIT_1F => X"5E3E664468C533904D28562676505A256D533192300F532562AB5822784E549E",
      INIT_20 => X"5DBD66C368C23B9751AC3C91774D411A62C62B89341534956CBE582078CD501B",
      INIT_21 => X"583866416741492454B154AB79D36BD75724401C300F351576515A21784F4B18",
      INIT_22 => X"69CD63BE6641563056B550A077D66ECB6BB25DB72C083415573A612779514B17",
      INIT_23 => X"75DB5EBB65C15EB85A385CA4754F6E4270BC6FCE2C8832932E8D60247A524714",
      INIT_24 => X"74DA5B38654164BE5CBA6B2E73C973CC71BC6CD9310E3090359460AC79514211",
      INIT_25 => X"766062C1633F68C45F3C6C2E72447449713849B33F1D2C0B36996029784F3D8F",
      INIT_26 => X"77657154623F69C55DB967AC703D744570B62B0A429C2A09381D5D31784D388D",
      INIT_27 => X"766478DE62C068C559B55A246F36724070332B872A0A2C09399F592B794E370B",
      INIT_28 => X"76E679DE62BF67C4522F42976A2C72407031328D3E9E3592381C57A3794E3D8F",
      INIT_29 => X"7766796061BF674449A62E8D70CB72C06FB034905AB3481F379A5AA8794F4292",
      INIT_2A => X"76E7796361BE65C3411D288A775D713C6FB0348E51AC3C173616592A794F4111",
      INIT_2B => X"776879E661BE65C23B162C8C6DB8672B6F2F368D3C1D41A03C2155A679504111",
      INIT_2C => X"77E779E7613F654338942F8B6FB769A66BAC37902D0D5B31412A53A878D04113",
      INIT_2D => X"776479E95EBE65443A14328D70BA6DAF662837912F8D56B447B3469E78D14093",
      INIT_2E => X"79E77A695CBE63C43C14338E6CBB6EB85EA2378F330E4C2944B0401B78D0481A",
      INIT_2F => X"775C7A675A3C61C33E16338D61306FBB4190350E361054B14027371678D04599",
      INIT_30 => X"3D977A66573B5AB7439A308D63BE6C384798310C3B134E3A4632329377CE3B11",
      INIT_31 => X"350C7AE550B0562C469E270774DC6CB75EA7308C391041AA3C222B8D76CC358C",
      INIT_32 => X"4A9D7C66542A5CB8471E4F3A73D86D355A25310F350F46B132942606774D3E14",
      INIT_33 => X"532474D85CB05F3D48207E6B72516D3558A532913496462E33142D8C76CC4BAA",
      INIT_34 => X"512263BE61B55F3D49A17AE571CC6E3555A233113FA73F252C0C300F774E563F",
      INIT_35 => X"50215728714E5E3C4CA378E371C96E355823310E422C3C212D8C2E8E78505946",
      INIT_36 => X"5126539E7CE85DBB4FA4786270C66E345BA4300C3F283D232F0F2C8A78515A47",
      INIT_37 => X"4E2457A17DE85D3C53A876E070446DB26128360D3D1F379D2F0F2C8A754F5CCB",
      INIT_38 => X"4A21562177585E3E5E3375DF6FC26DB368AF41943110381F2E0F2E0D77505D4D",
      INIT_39 => X"4AA3509E6D465BBC5DB4745D6FBF6EB46E33511D3311371D30102F0F77505D4E",
      INIT_3A => X"49A44A9A74D6401B5B39735B6FBD70346F3361272F0B46B231902B0A77D162D4",
      INIT_3B => X"45204A9E7D623811684D72D86F3B70356EB4662A2C0A3BA332922D8D77D264D7",
      INIT_3C => X"411C4D2467C0451E73DE71D36EB970376EB445162989331534162D8D78D46256",
      INIT_3D => X"3B16419A469A4C2778E7714F6EB770396E3359222A89369936182F8F79545E51",
      INIT_3E => X"348F3E9756A5532F79EA70CD6F3970386E32692D310A361832142F8F7AD465D6",
      INIT_3F => X"340F4AA25D2855AE78E7704A6FBB70386EB168AE45123393361532927A546C5C",
      INIT_40 => X"6134612E5EAE7F6D6F406E3F58A7653167B365B267B366B265AF592566316EC0",
      INIT_41 => X"2F8C622E5EAD7B6270C070C25AA865B068316731693267B165AE592465AF7040",
      INIT_42 => X"2D0A64315BA972CC714171C55DAB662F683267B1693167B165AE592365B07142",
      INIT_43 => X"328D67B458266C3C714171C45F2B662F67B1672E68B167B0652E58A466AF7346",
      INIT_44 => X"310C4C9E5D316BBA70C16FC1602A66AE663165AB68B067AF63AD582366AF7549",
      INIT_45 => X"2F092B886FD16CBA70406D3D602A672F632D64B6692E68AF63AD58A365AE73C1",
      INIT_46 => X"2F892D8A7E6E6BB86FBE6BBA6029673067CB674D663169AE662D5923672F6F36",
      INIT_47 => X"308B328E7FF76C376E3A6D3A5EA761286E5C66485F35692E652B582167AF682E",
      INIT_48 => X"2B89320D785A6D386E3A703C5C265F386DD965445F3367B1622A562167AD62AA",
      INIT_49 => X"431F2F8B43196E386FBA733F59A470636EDA64C060B1632C61A95621662C63AC",
      INIT_4A => X"67BE308C28056F3869B3733F552073E76C55663C5F2F5DA662AA56A265AC64AD",
      INIT_4B => X"67C02E8C2E0A6F3856A37340481671E36F5D673B61315DA7632A56A2652B63AC",
      INIT_4C => X"6A472E8C348E71B93C91733F59C0716271E0653763B55E2862AA56A1652C632B",
      INIT_4D => X"6B493290340E723B2C8472BF75EE71636E5A623A66375EA860AA5722652D62AC",
      INIT_4E => X"69C5502A320E715D260272BF756D6FE16FDC6E5365B55FA762B0552064AD612A",
      INIT_4F => X"6A44673F300B78EF4A367341706470DF6ED96D4D64305FA86ABF5721642C6129",
      INIT_50 => X"69C369412F8A78ED7163733C6F626FDF6C516DCE5F2D60A970475A2265AE63AA",
      INIT_51 => X"68C26AC42F8A766A7163713F6EDD6ED96CD06DCE68BB5D26724B5922672F66AB",
      INIT_52 => X"69436BC62E896EE16FE06FDA6C556CD36DCF6C4A693A5F2677D557A06830662C",
      INIT_53 => X"6A446BC5328D58C2716270DF694D6CD26DCC6AC464355CA578D657A067B0642C",
      INIT_54 => X"69446A4446203F2472656EDC6B4F6F4C6C466C4269B95D267955572067B1662D",
      INIT_55 => X"684369C35C332D0D6EDA6FDF715B5CB85EB961B76635632D7B5C572068B2692D",
      INIT_56 => X"68426944683D2A8652A771E170DD2D1049AB5B3063315E2A7BE0582169B26BAF",
      INIT_57 => X"6742684569C1308B60336DDC6E5A4FB13D9E49A464325B2877DA582069B26B2F",
      INIT_58 => X"664268C56AC5308B77D54A2B6BD66F523D9E3413623163AE6BC757206A336A2E",
      INIT_59 => X"664269466C492F8B43A2472669D6705C379936955EAD622E5C2D571F6B34672B",
      INIT_5A => X"66C269C76C4C2E8928043E18715869D237953A18479E5CAA569F56A06B3462A9",
      INIT_5B => X"67416A4869462D882E89398C775D664B55AD361635915E2B5B2058216BB46028",
      INIT_5C => X"67C168C664C1300C318C4491775E68C8704E3B9B339165AF602559226AB66028",
      INIT_5D => X"68C160C067473B98318D559F77DD71C46F543393361460B0622859A36A355FA8",
      INIT_5E => X"623D614168474B263390531F76D96BBE6CD42E0F36144FA0683058A26B355F28",
      INIT_5F => X"5A3965446844573134904E1A77D8521C68CC3A1631913B976F3C58A26BB65EA6",
      INIT_60 => X"59B964C368C360B936113C0F79DD481745145A332D0C3B1D72BF59206C375C24",
      INIT_61 => X"5CBE634067C2663F381331866D4D58A63F8E6946331136985FB158A06C3658A1",
      INIT_62 => X"71D65F3B66C366C238133C0D6E4E6DBC65AF7057310C3D1F33964E9E6DB85820",
      INIT_63 => X"74DA5B396541674336914916755F6E40724069532E8A3EA5341561306EB9541D",
      INIT_64 => X"74DC68CB63C06845348E4C99766270C0744749A328083DA244295CB36E39509C",
      INIT_65 => X"75E2775C623F68C53611471676E2713D73C33B8C2484309040284FA96EB84F9B",
      INIT_66 => X"766278DD613E68C43B193A1077E26F3872BE4412308D3B94442F46A36F384C99",
      INIT_67 => X"766477DC61BE66C242202D8A78E06B31723A4A1851AD409B42AE439D6F394996",
      INIT_68 => X"75E578E060BD65414A272A8A744F6DB471B84F9C70D42E0F41AA429C6FBA519D",
      INIT_69 => X"766678E45EBC65C1532D300E7250703D70B6532256392E8F41293B97703B5BA9",
      INIT_6A => X"776779655E3A64405AB43491734F6F3B70B44FA136963B963A1D3F1C70BD5AAA",
      INIT_6B => X"77E879655D3963C06038379269326AAF7133489C318B64453EA13796703B5929",
      INIT_6C => X"786678E65BB86442653D39106CB56EA66EB04117300B6EC63FA536166E3D5B2C",
      INIT_6D => X"7864796958B6654366BF3A105F2E6D2C6B2E3C15308D6BC441AA399C6E3D5B29",
      INIT_6E => X"7BE879E854B463C365413B924217703C6AAC368F318D60C446B334956FBB5F2B",
      INIT_6F => X"66467A6852B4614364C23E16300B72C5599F368F328E40A23A1F3617703C60AC",
      INIT_70 => X"328B7B6652B45C3B643F3E973A1F6FC055213611330F49303D2137956DBA5BA8",
      INIT_71 => X"469A7C644FAF5229633C3C15735E6C39692F340F3410482E432C36946F434C1A",
      INIT_72 => X"4C1D623F502558B264BE3411765C6C3566AC330F34104D3840253A1C6F3E3F91",
      INIT_73 => X"4E1F439962B55CBA65BE58C273D66E3865AC3490320F4DBC359A349473C53F11",
      INIT_74 => X"51A44818704C5DBB66407D6D73526F396BAF340E2E0A4B3632952E8F74433F13",
      INIT_75 => X"50264F9D7B625C3A67427D6C72506EB96EB0378F308C47B230912A0A74C23991",
      INIT_76 => X"4A2355A27CE75A396642796771CE6E386F314818348F47322D0C2B0A74C33A11",
      INIT_77 => X"469F58247CE859B964C27864714A6E356EB25A233E1D4CB82D0B2F0F72433C94",
      INIT_78 => X"4922521F7D6959BB603F77E370C76EB46F3463A9359245B12E0E311173C54019",
      INIT_79 => X"419C4A9A7EEB5CBE4A2277E270456EB46F35692D2F8B339A2D0D2C8D7443451F",
      INIT_7A => X"38114D207EE54623449776616FC36E336F3562A82C8A3B1E2C0B2E8F73424825",
      INIT_7B => X"36904CA36A4527044CA274DF6FC06F346EB4441529884AB62B8C2E0E6FC14E2F",
      INIT_7C => X"3914411940143A124D25735C6F3D6FB56F354A992C0941A92F102E0D6C405236",
      INIT_7D => X"35904018429550A752B072586EBC6FB86F3468AD318A43AB3B9F30906E415439",
      INIT_7E => X"348E4D274D9F5BAE5C3F71546FBC70396EB36A2E48953CA14127331366BD5FCA",
      INIT_7F => X"4A9C57B44A1E62B069D170D2703D70386EB269AE5B2034953D20379461BA6955",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => addrb(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 15) => B"00000000000000000",
      DIADI(14 downto 0) => dina(14 downto 0),
      DIBDI(31 downto 15) => B"00000000000000000",
      DIBDI(14 downto 0) => dinb(14 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14 downto 0) => douta(14 downto 0),
      DOBDO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 16),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_69\,
      DOBDO(14 downto 0) => doutb(14 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 2),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_91\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_n_92\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of inputMemory2_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end inputMemory2_blk_mem_gen_prim_width;

architecture STRUCTURE of inputMemory2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.inputMemory2_blk_mem_gen_prim_wrapper_init
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \inputMemory2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 14 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \inputMemory2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \inputMemory2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \inputMemory2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\inputMemory2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(14 downto 0) => dina(14 downto 0),
      dinb(14 downto 0) => dinb(14 downto 0),
      douta(14 downto 0) => douta(14 downto 0),
      doutb(14 downto 0) => doutb(14 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of inputMemory2_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end inputMemory2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of inputMemory2_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.inputMemory2_blk_mem_gen_prim_width
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      douta(8 downto 0) => douta(8 downto 0),
      doutb(8 downto 0) => doutb(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\inputMemory2_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(14 downto 0) => dina(23 downto 9),
      dinb(14 downto 0) => dinb(23 downto 9),
      douta(14 downto 0) => douta(23 downto 9),
      doutb(14 downto 0) => doutb(23 downto 9),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of inputMemory2_blk_mem_gen_top : entity is "blk_mem_gen_top";
end inputMemory2_blk_mem_gen_top;

architecture STRUCTURE of inputMemory2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.inputMemory2_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2_blk_mem_gen_v8_3_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ena : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of inputMemory2_blk_mem_gen_v8_3_1_synth : entity is "blk_mem_gen_v8_3_1_synth";
end inputMemory2_blk_mem_gen_v8_3_1_synth;

architecture STRUCTURE of inputMemory2_blk_mem_gen_v8_3_1_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.inputMemory2_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2_blk_mem_gen_v8_3_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of inputMemory2_blk_mem_gen_v8_3_1 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of inputMemory2_blk_mem_gen_v8_3_1 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inputMemory2_blk_mem_gen_v8_3_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of inputMemory2_blk_mem_gen_v8_3_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of inputMemory2_blk_mem_gen_v8_3_1 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of inputMemory2_blk_mem_gen_v8_3_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of inputMemory2_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of inputMemory2_blk_mem_gen_v8_3_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of inputMemory2_blk_mem_gen_v8_3_1 : entity is "Estimated Power for IP     :     8.041 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of inputMemory2_blk_mem_gen_v8_3_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of inputMemory2_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of inputMemory2_blk_mem_gen_v8_3_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of inputMemory2_blk_mem_gen_v8_3_1 : entity is "inputMemory2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of inputMemory2_blk_mem_gen_v8_3_1 : entity is "inputMemory2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of inputMemory2_blk_mem_gen_v8_3_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of inputMemory2_blk_mem_gen_v8_3_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of inputMemory2_blk_mem_gen_v8_3_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of inputMemory2_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of inputMemory2_blk_mem_gen_v8_3_1 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of inputMemory2_blk_mem_gen_v8_3_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of inputMemory2_blk_mem_gen_v8_3_1 : entity is "blk_mem_gen_v8_3_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inputMemory2_blk_mem_gen_v8_3_1 : entity is "yes";
end inputMemory2_blk_mem_gen_v8_3_1;

architecture STRUCTURE of inputMemory2_blk_mem_gen_v8_3_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.inputMemory2_blk_mem_gen_v8_3_1_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity inputMemory2 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of inputMemory2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of inputMemory2 : entity is "inputMemory2,blk_mem_gen_v8_3_1,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of inputMemory2 : entity is "inputMemory2,blk_mem_gen_v8_3_1,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.3,x_ipCoreRevision=1,x_ipLanguage=VHDL,x_ipSimLanguage=MIXED,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=2,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=inputMemory2.mif,C_INIT_FILE=inputMemory2.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=24,C_READ_WIDTH_A=24,C_WRITE_DEPTH_A=2048,C_READ_DEPTH_A=2048,C_ADDRA_WIDTH=11,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=24,C_READ_WIDTH_B=24,C_WRITE_DEPTH_B=2048,C_READ_DEPTH_B=2048,C_ADDRB_WIDTH=11,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=1,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     8.041 mW}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of inputMemory2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of inputMemory2 : entity is "blk_mem_gen_v8_3_1,Vivado 2015.4";
end inputMemory2;

architecture STRUCTURE of inputMemory2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.041 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "inputMemory2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "inputMemory2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2048;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2048;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2048;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2048;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.inputMemory2_blk_mem_gen_v8_3_1
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => dina(23 downto 0),
      dinb(23 downto 0) => dinb(23 downto 0),
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => doutb(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
