/************************************/
/*	Author	  :	ESLAM_HOSNY			*/
/*	SWC		  : TIMERS				*/
/*  Layer	  : MCAL				*/
/*	Version	  :	1.0		  			*/
/*	Date	  :	December 8, 2022	*/
/*	Last Edit : N/A					*/
/************************************/
#ifndef _MTIM_PRIVATE_H_
#define _MTIM_PRIVATE_H_

#define MTIM_TCCR0			*((volatile u8*)0x53)			//Timer0/Counter Control Register
#define TCCR0_FOC0			7								//Force Output Compare
#define TCCR0_WGM00			6								//Waveform Generation Mode_pin0
#define TCCR0_COM01			5								//Compare Match Output Mode_pin0
#define TCCR0_COM00			4								//Compare Match Output Mode_pin1
#define TCCR0_WGM01			3								//Waveform Generation Mode_pin1
#define TCCR0_CS02			2								//Clock Select_pin2
#define TCCR0_CS01			1								//Clock Select_pin1
#define TCCR0_CS00			0								//Clock Select_pin0

#define MTIM_TCNT0  		*((volatile u8*)0x52)			//Timer/Counter Register(Preload) Register

#define MTIM_OCR0 			*((volatile u8*)0x5C)			//Output Compare Register(CTC) Register

#define MTIM_TIMSK  		*((volatile u8*)0x59)			//Timer/Counter Interrupt Mask Register
#define TIMSK_OCIE0			1								//Timer/Counter0 Output Compare Match Interrupt Enable
#define TIMSK_TOIE0			0								//Timer/Counter0 Overflow Interrupt Enable

#define MTIM_TIFR			*((volatile u8*)0x58)			//Timer/Counter Interrupt Flag Register
#define TIFR_OCF0			1								//Output Compare Flag 0
#define TIFR_TOV0			0								//Timer/Counter0 Overflow Flag



#define MTIM_TCCR1A			*((volatile u8*)0x4F)			//Timer1/Counter Control Register
#define TCCR1A_COM1A1		7
#define TCCR1A_COM1A0		6
#define TCCR1A_COM1B1		5
#define TCCR1A_COM1B0		4
#define TCCR1A_FOC1A		3
#define TCCR1A_FOC1B		2
#define TCCR1A_WGM11		1
#define TCCR1A_WGM10		0

#endif
