===== PART 3(b) : MINIMUM TIME =====

===== YOSYS AREA (SAME NETLIST) =====

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `synth_a.ys' --

1. Executing Liberty frontend: sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: rtl_topmodule.v
Parsing Verilog input from `rtl_topmodule.v' to AST representation.
Generating RTLIL representation for module `\rtl_topmodule'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: clk_divider.v
Parsing Verilog input from `clk_divider.v' to AST representation.
Generating RTLIL representation for module `\clk_divider'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: barrel_shifter.v
Parsing Verilog input from `barrel_shifter.v' to AST representation.
Generating RTLIL representation for module `\barrel_shifter'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: lfsr.v
Parsing Verilog input from `lfsr.v' to AST representation.
Generating RTLIL representation for module `\lfsr'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: parity_gen.v
Parsing Verilog input from `parity_gen.v' to AST representation.
Generating RTLIL representation for module `\parity_gen'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \rtl_topmodule
Used module:     \parity_gen
Used module:     \lfsr
Used module:     \barrel_shifter
Used module:     \clk_divider
Parameter \WIDTH = 10

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Parameter \WIDTH = 10
Generating RTLIL representation for module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Parameter \div_value = 4

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_divider'.
Parameter \div_value = 4
Generating RTLIL representation for module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.

7.4. Analyzing design hierarchy..
Top module:  \rtl_topmodule
Used module:     \parity_gen
Used module:     $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010
Used module:     \barrel_shifter
Used module:     $paramod\clk_divider\div_value=s32'00000000000000000000000000000100

7.5. Analyzing design hierarchy..
Top module:  \rtl_topmodule
Used module:     \parity_gen
Used module:     $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010
Used module:     \barrel_shifter
Used module:     $paramod\clk_divider\div_value=s32'00000000000000000000000000000100
Removing unused module `\lfsr'.
Removing unused module `\clk_divider'.
Removed 2 unused modules.

8. Executing PROC pass (convert processes to netlists).

8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$clk_divider.v:8$26 in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$barrel_shifter.v:9$13 in module barrel_shifter.
Marked 1 switch rules as full_case in process $proc$barrel_shifter.v:9$13 in module barrel_shifter.
Marked 1 switch rules as full_case in process $proc$lfsr.v:9$24 in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$rtl_topmodule.v:60$6 in module rtl_topmodule.
Marked 3 switch rules as full_case in process $proc$rtl_topmodule.v:48$2 in module rtl_topmodule.
Marked 1 switch rules as full_case in process $proc$rtl_topmodule.v:12$1 in module rtl_topmodule.
Removed a total of 1 dead cases.

8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 4 assignments to connections.

8.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:7$31'.
  Set init value: \count = 4'0000
Found init rule in `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:0$30'.
  Set init value: \clk_out = 1'0

8.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:8$26'.
Found async reset \rst in `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.$proc$lfsr.v:9$24'.

8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~7 debug messages>

8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:7$31'.
Creating decoders for process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:0$30'.
Creating decoders for process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:8$26'.
     1/2: $0\count[3:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\barrel_shifter.$proc$barrel_shifter.v:9$13'.
     1/1: $1\data_out[9:0]
Creating decoders for process `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.$proc$lfsr.v:9$24'.
     1/1: $0\rnd[9:0]
Creating decoders for process `\rtl_topmodule.$proc$rtl_topmodule.v:60$6'.
     1/1: $0\out[10:0]
Creating decoders for process `\rtl_topmodule.$proc$rtl_topmodule.v:48$2'.
     1/3: $3\out_reg[10:0]
     2/3: $2\out_reg[10:0]
     3/3: $1\out_reg[10:0]
Creating decoders for process `\rtl_topmodule.$proc$rtl_topmodule.v:12$1'.
     1/2: $0\C_reg[8:0]
     2/2: $0\A_reg[9:0]

8.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\barrel_shifter.\data_out' from process `\barrel_shifter.$proc$barrel_shifter.v:9$13'.
No latch inferred for signal `\rtl_topmodule.\out_reg' from process `\rtl_topmodule.$proc$rtl_topmodule.v:48$2'.

8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.\clk_out' using process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:8$26'.
  created $adff cell `$procdff$74' with positive edge clock and positive level reset.
Creating register for signal `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.\count' using process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:8$26'.
  created $adff cell `$procdff$75' with positive edge clock and positive level reset.
Creating register for signal `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.\rnd' using process `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.$proc$lfsr.v:9$24'.
  created $adff cell `$procdff$76' with positive edge clock and positive level reset.
Creating register for signal `\rtl_topmodule.\out' using process `\rtl_topmodule.$proc$rtl_topmodule.v:60$6'.
  created $dff cell `$procdff$77' with positive edge clock.
Creating register for signal `\rtl_topmodule.\A_reg' using process `\rtl_topmodule.$proc$rtl_topmodule.v:12$1'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\rtl_topmodule.\C_reg' using process `\rtl_topmodule.$proc$rtl_topmodule.v:12$1'.
  created $dff cell `$procdff$79' with positive edge clock.

8.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:7$31'.
Removing empty process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:0$30'.
Found and cleaned up 1 empty switch in `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:8$26'.
Removing empty process `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100.$proc$clk_divider.v:8$26'.
Found and cleaned up 1 empty switch in `\barrel_shifter.$proc$barrel_shifter.v:9$13'.
Removing empty process `barrel_shifter.$proc$barrel_shifter.v:9$13'.
Removing empty process `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.$proc$lfsr.v:9$24'.
Found and cleaned up 1 empty switch in `\rtl_topmodule.$proc$rtl_topmodule.v:60$6'.
Removing empty process `rtl_topmodule.$proc$rtl_topmodule.v:60$6'.
Found and cleaned up 3 empty switches in `\rtl_topmodule.$proc$rtl_topmodule.v:48$2'.
Removing empty process `rtl_topmodule.$proc$rtl_topmodule.v:48$2'.
Found and cleaned up 1 empty switch in `\rtl_topmodule.$proc$rtl_topmodule.v:12$1'.
Removing empty process `rtl_topmodule.$proc$rtl_topmodule.v:12$1'.
Cleaned up 7 empty switches.

8.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module parity_gen.
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module barrel_shifter.
<suppressed ~8 debug messages>
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module rtl_topmodule.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module parity_gen.
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module barrel_shifter.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module rtl_topmodule.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \parity_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \barrel_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rtl_topmodule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$63.
    dead port 1/2 on $mux $procmux$57.
    dead port 1/2 on $mux $procmux$54.
Removed 3 multiplexer ports.
<suppressed ~6 debug messages>

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \parity_gen.
  Optimizing cells in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
  Optimizing cells in module \barrel_shifter.
  Optimizing cells in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
  Optimizing cells in module \rtl_topmodule.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$74 ($adff) from module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100 (D = $not$clk_divider.v:17$28_Y, Q = \clk_out).
Adding SRST signal on $procdff$77 ($dff) from module rtl_topmodule (D = \out_reg, Q = \out, rval = 11'00000000000).
Adding SRST signal on $procdff$78 ($dff) from module rtl_topmodule (D = \A, Q = \A_reg, rval = 10'0000000000).
Adding SRST signal on $procdff$79 ($dff) from module rtl_topmodule (D = \C, Q = \C_reg, rval = 9'000000000).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \rtl_topmodule..
Removed 4 unused cells and 42 unused wires.
<suppressed ~9 debug messages>

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

9.9. Rerunning OPT passes. (Maybe there is more to do..)

9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \barrel_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \parity_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rtl_topmodule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
  Optimizing cells in module \barrel_shifter.
  Optimizing cells in module \parity_gen.
  Optimizing cells in module \rtl_topmodule.
Performed a total of 0 changes.

9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

9.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$81 ($sdff) from module rtl_topmodule (D = $2\out_reg[10:0] [9:1], Q = \out [9:1], rval = 9'000000000).
Adding SRST signal on $auto$ff.cc:266:slice$81 ($sdff) from module rtl_topmodule (D = $3\out_reg[10:0] [10], Q = \out [10], rval = 1'0).

9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module \rtl_topmodule..

9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

9.16. Rerunning OPT passes. (Maybe there is more to do..)

9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \barrel_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \parity_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rtl_topmodule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
  Optimizing cells in module \barrel_shifter.
  Optimizing cells in module \parity_gen.
  Optimizing cells in module \rtl_topmodule.
Performed a total of 0 changes.

9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

9.20. Executing OPT_DFF pass (perform DFF optimizations).

9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module \rtl_topmodule..

9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

9.23. Finished OPT passes. (There is nothing left to do.)

10. Executing FSM pass (extract and optimize FSM).

10.1. Executing FSM_DETECT pass (finding FSMs in design).

10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module \rtl_topmodule..

10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \barrel_shifter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \parity_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rtl_topmodule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
  Optimizing cells in module \barrel_shifter.
  Optimizing cells in module \parity_gen.
  Optimizing cells in module \rtl_topmodule.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module \rtl_topmodule..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

11.9. Finished OPT passes. (There is nothing left to do.)

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$le:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$le:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$le:A_SIGNED=0:A_WIDTH=9:B_SIGNED=0:B_WIDTH=9:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$4b5d32dddbb00d328ab6d51721d33f0f0c72b474\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $adff.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=0:A_WIDTH=4:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=32:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$a7817265ef3ab2ee43da53bbd8a90f6450d412d9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~752 debug messages>

13. Executing OPT pass (performing simple optimizations).

13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
<suppressed ~305 debug messages>
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
<suppressed ~65 debug messages>
Optimizing module parity_gen.
Optimizing module rtl_topmodule.
<suppressed ~166 debug messages>

13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
<suppressed ~39 debug messages>
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
<suppressed ~132 debug messages>
Removed a total of 58 cells.

13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \barrel_shifter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \parity_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rtl_topmodule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
  Optimizing cells in module \barrel_shifter.
  Optimizing cells in module \parity_gen.
  Optimizing cells in module \rtl_topmodule.
Performed a total of 0 changes.

13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

13.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$232 ($_SDFF_PP0_) from module rtl_topmodule.

13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module \rtl_topmodule..
Removed 51 unused cells and 396 unused wires.
<suppressed ~55 debug messages>

13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

13.9. Rerunning OPT passes. (Maybe there is more to do..)

13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \barrel_shifter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \parity_gen..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rtl_topmodule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
  Optimizing cells in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
  Optimizing cells in module \barrel_shifter.
  Optimizing cells in module \parity_gen.
  Optimizing cells in module \rtl_topmodule.
Performed a total of 0 changes.

13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Finding identical cells in module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Finding identical cells in module `\barrel_shifter'.
Finding identical cells in module `\parity_gen'.
Finding identical cells in module `\rtl_topmodule'.
Removed a total of 0 cells.

13.13. Executing OPT_DFF pass (perform DFF optimizations).

13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100..
Finding unused cells or wires in module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010..
Finding unused cells or wires in module \barrel_shifter..
Finding unused cells or wires in module \parity_gen..
Finding unused cells or wires in module \rtl_topmodule..

13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod\clk_divider\div_value=s32'00000000000000000000000000000100.
Optimizing module $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010.
Optimizing module barrel_shifter.
Optimizing module parity_gen.
Optimizing module rtl_topmodule.

13.16. Finished OPT passes. (There is nothing left to do.)

14. Executing ABC pass (technology mapping using ABC).

14.1. Extracting gate netlist of module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100' to `<abc-temp-dir>/input.blif'..
Extracted 15 gates and 21 wires to a netlist network with 5 inputs and 6 outputs.

14.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.15 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.22 sec
ABC: Memory =   19.85 MB. Time =     0.22 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        1
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

14.2. Extracting gate netlist of module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

14.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.15 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.22 sec
ABC: Memory =   19.85 MB. Time =     0.22 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

14.3. Extracting gate netlist of module `\barrel_shifter' to `<abc-temp-dir>/input.blif'..
Extracted 146 gates and 160 wires to a netlist network with 13 inputs and 10 outputs.

14.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.14 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.20 sec
ABC: Memory =   19.85 MB. Time =     0.20 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:        1
ABC RESULTS:        internal signals:      137
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       10
Removing temp directory.

14.4. Extracting gate netlist of module `\parity_gen' to `<abc-temp-dir>/input.blif'..
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 1 outputs.

14.4.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.12 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.18 sec
ABC: Memory =   19.85 MB. Time =     0.18 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__xnor3_1 cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        1
Removing temp directory.

14.5. Extracting gate netlist of module `\rtl_topmodule' to `<abc-temp-dir>/input.blif'..
Extracted 75 gates and 108 wires to a netlist network with 32 inputs and 11 outputs.

14.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.13 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/ishaan/RTLtoGDSDesignFlowProejct/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.19 sec
ABC: Memory =   19.85 MB. Time =     0.19 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

14.5.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        2
ABC RESULTS:        internal signals:       65
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       11
Removing temp directory.
Removed 0 unused cells and 169 unused wires.

15. Printing statistics.

=== $paramod\clk_divider\div_value=s32'00000000000000000000000000000100 ===

   Number of wires:                 10
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_DFFE_PP0N_                    1
     $_DFF_PP0_                      4
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__clkinv_1       2
     sky130_fd_sc_hd__lpflow_inputiso1p_1      1
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nand3_1        1
     sky130_fd_sc_hd__nand3b_1       1
     sky130_fd_sc_hd__xnor2_1        1
     sky130_fd_sc_hd__xor2_1         1

   Area for cell type $_DFF_PP0_ is unknown!
   Area for cell type $_DFFE_PP0N_ is unknown!

   Chip area for module '$paramod\clk_divider\div_value=s32'00000000000000000000000000000100': 62.560000

=== $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010 ===

   Number of wires:                  4
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP1_                     10
     sky130_fd_sc_hd__xor2_1         1

   Area for cell type $_DFF_PP1_ is unknown!

   Chip area for module '$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010': 8.758400

=== barrel_shifter ===

   Number of wires:                 42
   Number of wire bits:             62
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     sky130_fd_sc_hd__a2111oi_0      3
     sky130_fd_sc_hd__a222oi_1       7
     sky130_fd_sc_hd__a22o_1         1
     sky130_fd_sc_hd__a22oi_1       10
     sky130_fd_sc_hd__and3_1         1
     sky130_fd_sc_hd__and3b_1        2
     sky130_fd_sc_hd__and4_1         3
     sky130_fd_sc_hd__and4b_1        6
     sky130_fd_sc_hd__clkinv_1       1
     sky130_fd_sc_hd__nand2_1        5
     sky130_fd_sc_hd__nand3_1        4
     sky130_fd_sc_hd__nand4_1        1
     sky130_fd_sc_hd__nand4b_1       1
     sky130_fd_sc_hd__nor3_1         1
     sky130_fd_sc_hd__nor3b_1        3

   Chip area for module '\barrel_shifter': 375.360000

=== parity_gen ===

   Number of wires:                  9
   Number of wire bits:             18
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sky130_fd_sc_hd__xnor2_1        7
     sky130_fd_sc_hd__xnor3_1        1

   Chip area for module '\parity_gen': 83.830400

=== rtl_topmodule ===

   Number of wires:                 34
   Number of wire bits:            116
   Number of public wires:          12
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_SDFF_PP0_                    29
     $paramod\clk_divider\div_value=s32'00000000000000000000000000000100      1
     $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010      1
     barrel_shifter                  1
     parity_gen                      1
     sky130_fd_sc_hd__a211o_1        1
     sky130_fd_sc_hd__a21oi_1        2
     sky130_fd_sc_hd__a22o_1         9
     sky130_fd_sc_hd__a31oi_1        2
     sky130_fd_sc_hd__a41oi_1        1
     sky130_fd_sc_hd__and2_0         1
     sky130_fd_sc_hd__clkinv_1       2
     sky130_fd_sc_hd__lpflow_inputiso1p_1      1
     sky130_fd_sc_hd__nand2_1        3
     sky130_fd_sc_hd__nand2b_1       1
     sky130_fd_sc_hd__nor2_1         3
     sky130_fd_sc_hd__nor3_1         2
     sky130_fd_sc_hd__nor4bb_1       1
     sky130_fd_sc_hd__o31a_1         1
     sky130_fd_sc_hd__or4_1          1

   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type \barrel_shifter is unknown!
   Area for cell type \parity_gen is unknown!
   Area for cell type $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010 is unknown!
   Area for cell type $paramod\clk_divider\div_value=s32'00000000000000000000000000000100 is unknown!

   Chip area for module '\rtl_topmodule': 203.945600

=== design hierarchy ===

   rtl_topmodule                     1
     $paramod\clk_divider\div_value=s32'00000000000000000000000000000100      1
     $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010      1
     barrel_shifter                  1
     parity_gen                      1

   Number of wires:                 99
   Number of wire bits:            234
   Number of public wires:          24
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_DFFE_PP0N_                    1
     $_DFF_PP0_                      4
     $_DFF_PP1_                     10
     $_SDFF_PP0_                    29
     sky130_fd_sc_hd__a2111oi_0      3
     sky130_fd_sc_hd__a211o_1        1
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__a21oi_1        2
     sky130_fd_sc_hd__a222oi_1       7
     sky130_fd_sc_hd__a22o_1        10
     sky130_fd_sc_hd__a22oi_1       10
     sky130_fd_sc_hd__a31oi_1        2
     sky130_fd_sc_hd__a41oi_1        1
     sky130_fd_sc_hd__and2_0         1
     sky130_fd_sc_hd__and3_1         1
     sky130_fd_sc_hd__and3b_1        2
     sky130_fd_sc_hd__and4_1         3
     sky130_fd_sc_hd__and4b_1        6
     sky130_fd_sc_hd__clkinv_1       5
     sky130_fd_sc_hd__lpflow_inputiso1p_1      2
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nand2_1        8
     sky130_fd_sc_hd__nand2b_1       1
     sky130_fd_sc_hd__nand3_1        5
     sky130_fd_sc_hd__nand3b_1       1
     sky130_fd_sc_hd__nand4_1        1
     sky130_fd_sc_hd__nand4b_1       1
     sky130_fd_sc_hd__nor2_1         3
     sky130_fd_sc_hd__nor3_1         3
     sky130_fd_sc_hd__nor3b_1        3
     sky130_fd_sc_hd__nor4bb_1       1
     sky130_fd_sc_hd__o31a_1         1
     sky130_fd_sc_hd__or4_1          1
     sky130_fd_sc_hd__xnor2_1        8
     sky130_fd_sc_hd__xnor3_1        1
     sky130_fd_sc_hd__xor2_1         2

   Chip area for top module '\rtl_topmodule': 734.454400

16. Printing statistics.

=== $paramod\clk_divider\div_value=s32'00000000000000000000000000000100 ===

   Number of wires:                 10
   Number of wire bits:             16
   Number of public wires:           4
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $_DFFE_PP0N_                    1
     $_DFF_PP0_                      4
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__clkinv_1       2
     sky130_fd_sc_hd__lpflow_inputiso1p_1      1
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nand3_1        1
     sky130_fd_sc_hd__nand3b_1       1
     sky130_fd_sc_hd__xnor2_1        1
     sky130_fd_sc_hd__xor2_1         1

=== $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010 ===

   Number of wires:                  4
   Number of wire bits:             22
   Number of public wires:           3
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $_DFF_PP1_                     10
     sky130_fd_sc_hd__xor2_1         1

=== barrel_shifter ===

   Number of wires:                 42
   Number of wire bits:             62
   Number of public wires:           3
   Number of public wire bits:      23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     sky130_fd_sc_hd__a2111oi_0      3
     sky130_fd_sc_hd__a222oi_1       7
     sky130_fd_sc_hd__a22o_1         1
     sky130_fd_sc_hd__a22oi_1       10
     sky130_fd_sc_hd__and3_1         1
     sky130_fd_sc_hd__and3b_1        2
     sky130_fd_sc_hd__and4_1         3
     sky130_fd_sc_hd__and4b_1        6
     sky130_fd_sc_hd__clkinv_1       1
     sky130_fd_sc_hd__nand2_1        5
     sky130_fd_sc_hd__nand3_1        4
     sky130_fd_sc_hd__nand4_1        1
     sky130_fd_sc_hd__nand4b_1       1
     sky130_fd_sc_hd__nor3_1         1
     sky130_fd_sc_hd__nor3b_1        3

=== parity_gen ===

   Number of wires:                  9
   Number of wire bits:             18
   Number of public wires:           2
   Number of public wire bits:      11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sky130_fd_sc_hd__xnor2_1        7
     sky130_fd_sc_hd__xnor3_1        1

=== rtl_topmodule ===

   Number of wires:                 34
   Number of wire bits:            116
   Number of public wires:          12
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     $_SDFF_PP0_                    29
     $paramod\clk_divider\div_value=s32'00000000000000000000000000000100      1
     $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010      1
     barrel_shifter                  1
     parity_gen                      1
     sky130_fd_sc_hd__a211o_1        1
     sky130_fd_sc_hd__a21oi_1        2
     sky130_fd_sc_hd__a22o_1         9
     sky130_fd_sc_hd__a31oi_1        2
     sky130_fd_sc_hd__a41oi_1        1
     sky130_fd_sc_hd__and2_0         1
     sky130_fd_sc_hd__clkinv_1       2
     sky130_fd_sc_hd__lpflow_inputiso1p_1      1
     sky130_fd_sc_hd__nand2_1        3
     sky130_fd_sc_hd__nand2b_1       1
     sky130_fd_sc_hd__nor2_1         3
     sky130_fd_sc_hd__nor3_1         2
     sky130_fd_sc_hd__nor4bb_1       1
     sky130_fd_sc_hd__o31a_1         1
     sky130_fd_sc_hd__or4_1          1

=== design hierarchy ===

   rtl_topmodule                     1
     $paramod\clk_divider\div_value=s32'00000000000000000000000000000100      1
     $paramod\lfsr\WIDTH=s32'00000000000000000000000000001010      1
     barrel_shifter                  1
     parity_gen                      1

   Number of wires:                 99
   Number of wire bits:            234
   Number of public wires:          24
   Number of public wire bits:     137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_DFFE_PP0N_                    1
     $_DFF_PP0_                      4
     $_DFF_PP1_                     10
     $_SDFF_PP0_                    29
     sky130_fd_sc_hd__a2111oi_0      3
     sky130_fd_sc_hd__a211o_1        1
     sky130_fd_sc_hd__a21boi_0       1
     sky130_fd_sc_hd__a21oi_1        2
     sky130_fd_sc_hd__a222oi_1       7
     sky130_fd_sc_hd__a22o_1        10
     sky130_fd_sc_hd__a22oi_1       10
     sky130_fd_sc_hd__a31oi_1        2
     sky130_fd_sc_hd__a41oi_1        1
     sky130_fd_sc_hd__and2_0         1
     sky130_fd_sc_hd__and3_1         1
     sky130_fd_sc_hd__and3b_1        2
     sky130_fd_sc_hd__and4_1         3
     sky130_fd_sc_hd__and4b_1        6
     sky130_fd_sc_hd__clkinv_1       5
     sky130_fd_sc_hd__lpflow_inputiso1p_1      2
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nand2_1        8
     sky130_fd_sc_hd__nand2b_1       1
     sky130_fd_sc_hd__nand3_1        5
     sky130_fd_sc_hd__nand3b_1       1
     sky130_fd_sc_hd__nand4_1        1
     sky130_fd_sc_hd__nand4b_1       1
     sky130_fd_sc_hd__nor2_1         3
     sky130_fd_sc_hd__nor3_1         3
     sky130_fd_sc_hd__nor3b_1        3
     sky130_fd_sc_hd__nor4bb_1       1
     sky130_fd_sc_hd__o31a_1         1
     sky130_fd_sc_hd__or4_1          1
     sky130_fd_sc_hd__xnor2_1        8
     sky130_fd_sc_hd__xnor3_1        1
     sky130_fd_sc_hd__xor2_1         2

17. Executing Verilog backend.

17.1. Executing BMUXMAP pass.

17.2. Executing DEMUXMAP pass.
Dumping module `$paramod\clk_divider\div_value=s32'00000000000000000000000000000100'.
Dumping module `$paramod\lfsr\WIDTH=s32'00000000000000000000000000001010'.
Dumping module `\barrel_shifter'.
Dumping module `\parity_gen'.
Dumping module `\rtl_topmodule'.

End of script. Logfile hash: 5f0256ffa9, CPU: user 0.97s system 0.18s, MEM: 38.25 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 63% 1x abc (1 sec), 11% 2x read_liberty (0 sec), ...

===== OPENSTA TIMING REPORT =====
OpenSTA 2.7.0 9c9b5659d6 Copyright (c) 2025, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Error: synth_a_netlist.v line 19, syntax error
[?2004h% 