// Seed: 1477063312
`timescale 1ps / 1 ps
module module_0;
  initial begin
    id_0 <= 1 ? 1'b0 : 1'b0 ? 1 : (1 - (~id_0));
    id_0 <= 1 - id_0 + 1;
    SystemTFIdentifier(id_0, 1'b0, 1);
    id_0 = 1;
  end
  logic id_1;
  type_4(
      id_2, id_2, id_2 + id_2
  );
endmodule
