<!DOCTYPE html public "-//W3C//DTD HTML 4.0 Final//EN">
<html>
<head>
<meta charset="utf-8">
<meta generator="Ease 9.5 Revision 5">
<link rel="stylesheet" type="text/css" href="easestyle.css">
<title>Entity design.exmem</title>
</head>
<body>
<div class="hdlw_banner"><a href="https://www.hdlworks.com">Generated by <b>Ease</b> for <i>chrisnielsen</i> on Fri Dec 13 09:05:10 2024</a></div>

<div class="hdlw_nav"><table><tr><td><a href="javascript:history.go(-1)"><img src="images/arrow_left.png">Back</a></td>
<td><a href="index.htm"><img src="images/ease.png">Index</a></td>
<td><a href="design_nus4l6t2.htm"><img src="images/library.png">design</a></td>
</tr>
</table>
</div>
<h1>Documentation for entity design.exmem</h1><table class="tableContents"><tr>
<td class="grActive"><a href="design_exmem_ctmfjk9a.htm">Contents</a></td>
<td><a href="design_exmem_ctmfjk9a-d.htm">Side Data</a></td>
<td><a href="design_exmem_ctmfjk9a-h.htm">Generated HDL</a></td>
</tr></table>
<br>
<object class="ease_svg_symbol" width="553" height="400" data="design_exmem_ctmfjk9a.svg" type="image/svg+xml">
</object>
<br>
<h1>Ports</h1><table class="fsmTable"><tr><td>Name</td><td>Direction</td><td>Type</td><td>Default value</td><td>Comment</td></tr>
<tr><td>clk</td><td>input</td><td>STD_LOGIC</td><td></td><td></td></tr>
<tr><td>resetbar</td><td>input</td><td>STD_LOGIC</td><td></td><td></td></tr>
<tr><td>aluzeroin</td><td>input</td><td>STD_LOGIC</td><td></td><td></td></tr>
<tr><td>aluresultin</td><td>input</td><td>STD_LOGIC_VECTOR(31 downto 0)</td><td></td><td></td></tr>
<tr><td>readdata2in</td><td>input</td><td>STD_LOGIC_VECTOR(31 downto 0)</td><td></td><td></td></tr>
<tr><td>aluzeroout</td><td>output</td><td>STD_LOGIC</td><td></td><td></td></tr>
<tr><td>aluresultout</td><td>output</td><td>STD_LOGIC_VECTOR(31 downto 0)</td><td></td><td></td></tr>
<tr><td>readdata2out</td><td>output</td><td>STD_LOGIC_VECTOR(31 downto 0)</td><td></td><td></td></tr>
<tr><td>MemtoRegin</td><td>input</td><td>std_logic</td><td></td><td>WB</td></tr>
<tr><td>RegWritein</td><td>input</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>MemReadin</td><td>input</td><td>std_logic</td><td></td><td>M</td></tr>
<tr><td>MemWritein</td><td>input</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>Branchin</td><td>input</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>JALorBRANCH</td><td>input</td><td>std_logic</td><td></td><td>New input for JAL or Branch condition</td></tr>
<tr><td>MemtoRegout</td><td>output</td><td>std_logic</td><td></td><td>WB</td></tr>
<tr><td>RegWriteout</td><td>output</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>MemRead</td><td>output</td><td>std_logic</td><td></td><td>M</td></tr>
<tr><td>MemWrite</td><td>output</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>Branch</td><td>output</td><td>std_logic</td><td></td><td></td></tr>
<tr><td>rdin</td><td>input</td><td>STD_LOGIC_VECTOR(4 downto 0)</td><td></td><td></td></tr>
<tr><td>rdout</td><td>output</td><td>STD_LOGIC_VECTOR(4 downto 0)</td><td></td><td></td></tr>
</table>
<ul>
  <li class="ease_list_item" style="list-style-image: url(images/arch_txt.png)">Architecture: <a href="design_exmem_Behavioral_5dl6ten3.htm">Behavioral</a>
  </li>
</ul>
</body>
</html>
