
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000070bc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004070bc  004070bc  000170bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004070c4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000388  204009d0  00407a94  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400d58  00407e1c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402d58  00409e1c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a147  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003b50  00000000  00000000  0003ab9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000617d  00000000  00000000  0003e6ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009b0  00000000  00000000  0004486b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a20  00000000  00000000  0004521b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000aad1  00000000  00000000  00045c3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000fc91  00000000  00000000  0005070c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009058e  00000000  00000000  0006039d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000214c  00000000  00000000  000f092c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2d 40 20 fd 12 40 00 f9 12 40 00 f9 12 40 00     X-@ ..@...@...@.
  400010:	f9 12 40 00 f9 12 40 00 f9 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	f9 12 40 00 f9 12 40 00 00 00 00 00 f9 12 40 00     ..@...@.......@.
  40003c:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  40004c:	a5 18 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  40005c:	f9 12 40 00 f9 12 40 00 00 00 00 00 5d 0e 40 00     ..@...@.....].@.
  40006c:	71 0e 40 00 85 0e 40 00 f9 12 40 00 f9 12 40 00     q.@...@...@...@.
  40007c:	f9 12 40 00 99 0e 40 00 ad 0e 40 00 f9 12 40 00     ..@...@...@...@.
  40008c:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  40009c:	6d 18 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     m.@...@...@...@.
  4000ac:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  4000bc:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  4000cc:	f9 12 40 00 00 00 00 00 f9 12 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  4000ec:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  4000fc:	f9 12 40 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ..@...@...@...@.
  40010c:	f9 12 40 00 f9 12 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f9 12 40 00 f9 12 40 00 f9 12 40 00     ......@...@...@.
  40012c:	f9 12 40 00 f9 12 40 00 00 00 00 00 f9 12 40 00     ..@...@.......@.
  40013c:	f9 12 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004070c4 	.word	0x004070c4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004070c4 	.word	0x004070c4
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004070c4 	.word	0x004070c4
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	204009ec 	.word	0x204009ec

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	204009ec 	.word	0x204009ec

004001ec <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4001ec:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001ee:	4b03      	ldr	r3, [pc, #12]	; (4001fc <rtt_enable_interrupt+0x10>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4319      	orrs	r1, r3
  4001f4:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  4001f6:	6001      	str	r1, [r0, #0]
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop
  4001fc:	204009ec 	.word	0x204009ec

00400200 <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  400200:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  400202:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400206:	4b02      	ldr	r3, [pc, #8]	; (400210 <rtt_disable_interrupt+0x10>)
  400208:	681b      	ldr	r3, [r3, #0]
  40020a:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  40020c:	6001      	str	r1, [r0, #0]
  40020e:	4770      	bx	lr
  400210:	204009ec 	.word	0x204009ec

00400214 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400214:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400216:	6883      	ldr	r3, [r0, #8]
  400218:	429a      	cmp	r2, r3
  40021a:	d003      	beq.n	400224 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  40021c:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40021e:	6883      	ldr	r3, [r0, #8]
  400220:	4293      	cmp	r3, r2
  400222:	d1fb      	bne.n	40021c <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400224:	4618      	mov	r0, r3
  400226:	4770      	bx	lr

00400228 <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  400228:	68c0      	ldr	r0, [r0, #12]
}
  40022a:	4770      	bx	lr

0040022c <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  40022c:	b570      	push	{r4, r5, r6, lr}
  40022e:	4606      	mov	r6, r0
  400230:	460d      	mov	r5, r1
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400232:	6804      	ldr	r4, [r0, #0]
  400234:	f404 3480 	and.w	r4, r4, #65536	; 0x10000

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400238:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40023c:	4809      	ldr	r0, [pc, #36]	; (400264 <rtt_write_alarm_time+0x38>)
  40023e:	4b0a      	ldr	r3, [pc, #40]	; (400268 <rtt_write_alarm_time+0x3c>)
  400240:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400242:	b92d      	cbnz	r5, 400250 <rtt_write_alarm_time+0x24>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400244:	f04f 33ff 	mov.w	r3, #4294967295
  400248:	6073      	str	r3, [r6, #4]
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
	}

	if (flag) {
  40024a:	b924      	cbnz	r4, 400256 <rtt_write_alarm_time+0x2a>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
	}

	return 0;
}
  40024c:	2000      	movs	r0, #0
  40024e:	bd70      	pop	{r4, r5, r6, pc}
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400250:	3d01      	subs	r5, #1
  400252:	6075      	str	r5, [r6, #4]
  400254:	e7f9      	b.n	40024a <rtt_write_alarm_time+0x1e>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400256:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40025a:	4802      	ldr	r0, [pc, #8]	; (400264 <rtt_write_alarm_time+0x38>)
  40025c:	4b03      	ldr	r3, [pc, #12]	; (40026c <rtt_write_alarm_time+0x40>)
  40025e:	4798      	blx	r3
  400260:	e7f4      	b.n	40024c <rtt_write_alarm_time+0x20>
  400262:	bf00      	nop
  400264:	400e1830 	.word	0x400e1830
  400268:	00400201 	.word	0x00400201
  40026c:	004001ed 	.word	0x004001ed

00400270 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400270:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400272:	4b07      	ldr	r3, [pc, #28]	; (400290 <spi_enable_clock+0x20>)
  400274:	4298      	cmp	r0, r3
  400276:	d003      	beq.n	400280 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400278:	4b06      	ldr	r3, [pc, #24]	; (400294 <spi_enable_clock+0x24>)
  40027a:	4298      	cmp	r0, r3
  40027c:	d004      	beq.n	400288 <spi_enable_clock+0x18>
  40027e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400280:	2015      	movs	r0, #21
  400282:	4b05      	ldr	r3, [pc, #20]	; (400298 <spi_enable_clock+0x28>)
  400284:	4798      	blx	r3
  400286:	bd08      	pop	{r3, pc}
  400288:	202a      	movs	r0, #42	; 0x2a
  40028a:	4b03      	ldr	r3, [pc, #12]	; (400298 <spi_enable_clock+0x28>)
  40028c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40028e:	e7f6      	b.n	40027e <spi_enable_clock+0xe>
  400290:	40008000 	.word	0x40008000
  400294:	40058000 	.word	0x40058000
  400298:	00400fe1 	.word	0x00400fe1

0040029c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40029c:	6843      	ldr	r3, [r0, #4]
  40029e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002a2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002a4:	6843      	ldr	r3, [r0, #4]
  4002a6:	0409      	lsls	r1, r1, #16
  4002a8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002ac:	4319      	orrs	r1, r3
  4002ae:	6041      	str	r1, [r0, #4]
  4002b0:	4770      	bx	lr

004002b2 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002b2:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002b4:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002b8:	6905      	ldr	r5, [r0, #16]
  4002ba:	f015 0f02 	tst.w	r5, #2
  4002be:	d103      	bne.n	4002c8 <spi_write+0x16>
		if (!timeout--) {
  4002c0:	3c01      	subs	r4, #1
  4002c2:	d1f9      	bne.n	4002b8 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
  4002c6:	e00c      	b.n	4002e2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002c8:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002ca:	f014 0f02 	tst.w	r4, #2
  4002ce:	d006      	beq.n	4002de <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002d0:	0412      	lsls	r2, r2, #16
  4002d2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002d6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002d8:	b10b      	cbz	r3, 4002de <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002da:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002de:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bc30      	pop	{r4, r5}
  4002e4:	4770      	bx	lr

004002e6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002e6:	b932      	cbnz	r2, 4002f6 <spi_set_clock_polarity+0x10>
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0301 	bic.w	r3, r3, #1
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
  4002f4:	4770      	bx	lr
  4002f6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002fc:	f043 0301 	orr.w	r3, r3, #1
  400300:	6303      	str	r3, [r0, #48]	; 0x30
  400302:	4770      	bx	lr

00400304 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400304:	b932      	cbnz	r2, 400314 <spi_set_clock_phase+0x10>
  400306:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40030a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40030c:	f023 0302 	bic.w	r3, r3, #2
  400310:	6303      	str	r3, [r0, #48]	; 0x30
  400312:	4770      	bx	lr
  400314:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400318:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031a:	f043 0302 	orr.w	r3, r3, #2
  40031e:	6303      	str	r3, [r0, #48]	; 0x30
  400320:	4770      	bx	lr

00400322 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400322:	2a04      	cmp	r2, #4
  400324:	d003      	beq.n	40032e <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b16a      	cbz	r2, 400344 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400328:	2a08      	cmp	r2, #8
  40032a:	d016      	beq.n	40035a <spi_configure_cs_behavior+0x38>
  40032c:	4770      	bx	lr
  40032e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400332:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400334:	f023 0308 	bic.w	r3, r3, #8
  400338:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40033a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033c:	f043 0304 	orr.w	r3, r3, #4
  400340:	6303      	str	r3, [r0, #48]	; 0x30
  400342:	4770      	bx	lr
  400344:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400348:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40034a:	f023 0308 	bic.w	r3, r3, #8
  40034e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400350:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400352:	f023 0304 	bic.w	r3, r3, #4
  400356:	6303      	str	r3, [r0, #48]	; 0x30
  400358:	4770      	bx	lr
  40035a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40035e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400360:	f043 0308 	orr.w	r3, r3, #8
  400364:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400366:	e7e1      	b.n	40032c <spi_configure_cs_behavior+0xa>

00400368 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400368:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40036c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40036e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400372:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400374:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400376:	431a      	orrs	r2, r3
  400378:	630a      	str	r2, [r1, #48]	; 0x30
  40037a:	4770      	bx	lr

0040037c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40037c:	1e43      	subs	r3, r0, #1
  40037e:	4419      	add	r1, r3
  400380:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400384:	1e43      	subs	r3, r0, #1
  400386:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400388:	bf94      	ite	ls
  40038a:	b200      	sxthls	r0, r0
		return -1;
  40038c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400390:	4770      	bx	lr

00400392 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400392:	b17a      	cbz	r2, 4003b4 <spi_set_baudrate_div+0x22>
{
  400394:	b410      	push	{r4}
  400396:	4614      	mov	r4, r2
  400398:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40039c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40039e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003a2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003a4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4003a6:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4003aa:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4003ac:	2000      	movs	r0, #0
}
  4003ae:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003b2:	4770      	bx	lr
        return -1;
  4003b4:	f04f 30ff 	mov.w	r0, #4294967295
  4003b8:	4770      	bx	lr

004003ba <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4003ba:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003bc:	0189      	lsls	r1, r1, #6
  4003be:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4003c0:	2402      	movs	r4, #2
  4003c2:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4003c4:	f04f 31ff 	mov.w	r1, #4294967295
  4003c8:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4003ca:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4003cc:	605a      	str	r2, [r3, #4]
}
  4003ce:	f85d 4b04 	ldr.w	r4, [sp], #4
  4003d2:	4770      	bx	lr

004003d4 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4003d4:	0189      	lsls	r1, r1, #6
  4003d6:	2305      	movs	r3, #5
  4003d8:	5043      	str	r3, [r0, r1]
  4003da:	4770      	bx	lr

004003dc <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4003dc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4003e0:	61ca      	str	r2, [r1, #28]
  4003e2:	4770      	bx	lr

004003e4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4003e8:	624a      	str	r2, [r1, #36]	; 0x24
  4003ea:	4770      	bx	lr

004003ec <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4003ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4003f0:	6a08      	ldr	r0, [r1, #32]
}
  4003f2:	4770      	bx	lr

004003f4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4003f4:	b4f0      	push	{r4, r5, r6, r7}
  4003f6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4003f8:	2402      	movs	r4, #2
  4003fa:	9401      	str	r4, [sp, #4]
  4003fc:	2408      	movs	r4, #8
  4003fe:	9402      	str	r4, [sp, #8]
  400400:	2420      	movs	r4, #32
  400402:	9403      	str	r4, [sp, #12]
  400404:	2480      	movs	r4, #128	; 0x80
  400406:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400408:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40040a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40040c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40040e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400412:	d814      	bhi.n	40043e <tc_find_mck_divisor+0x4a>
  400414:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400416:	42a0      	cmp	r0, r4
  400418:	d217      	bcs.n	40044a <tc_find_mck_divisor+0x56>
  40041a:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  40041c:	af01      	add	r7, sp, #4
  40041e:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400422:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400426:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400428:	4284      	cmp	r4, r0
  40042a:	d30a      	bcc.n	400442 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40042c:	4286      	cmp	r6, r0
  40042e:	d90d      	bls.n	40044c <tc_find_mck_divisor+0x58>
			ul_index++) {
  400430:	3501      	adds	r5, #1
	for (ul_index = 0;
  400432:	2d05      	cmp	r5, #5
  400434:	d1f3      	bne.n	40041e <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400436:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400438:	b006      	add	sp, #24
  40043a:	bcf0      	pop	{r4, r5, r6, r7}
  40043c:	4770      	bx	lr
			return 0;
  40043e:	2000      	movs	r0, #0
  400440:	e7fa      	b.n	400438 <tc_find_mck_divisor+0x44>
  400442:	2000      	movs	r0, #0
  400444:	e7f8      	b.n	400438 <tc_find_mck_divisor+0x44>
	return 1;
  400446:	2001      	movs	r0, #1
  400448:	e7f6      	b.n	400438 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  40044a:	2500      	movs	r5, #0
	if (p_uldiv) {
  40044c:	b12a      	cbz	r2, 40045a <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40044e:	a906      	add	r1, sp, #24
  400450:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400454:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400458:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  40045a:	2b00      	cmp	r3, #0
  40045c:	d0f3      	beq.n	400446 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40045e:	601d      	str	r5, [r3, #0]
	return 1;
  400460:	2001      	movs	r0, #1
  400462:	e7e9      	b.n	400438 <tc_find_mck_divisor+0x44>

00400464 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400464:	4b01      	ldr	r3, [pc, #4]	; (40046c <gfx_mono_set_framebuffer+0x8>)
  400466:	6018      	str	r0, [r3, #0]
  400468:	4770      	bx	lr
  40046a:	bf00      	nop
  40046c:	204009f0 	.word	0x204009f0

00400470 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400470:	4b02      	ldr	r3, [pc, #8]	; (40047c <gfx_mono_framebuffer_put_byte+0xc>)
  400472:	681b      	ldr	r3, [r3, #0]
  400474:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400478:	5442      	strb	r2, [r0, r1]
  40047a:	4770      	bx	lr
  40047c:	204009f0 	.word	0x204009f0

00400480 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400480:	4b02      	ldr	r3, [pc, #8]	; (40048c <gfx_mono_framebuffer_get_byte+0xc>)
  400482:	681b      	ldr	r3, [r3, #0]
  400484:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400488:	5c40      	ldrb	r0, [r0, r1]
  40048a:	4770      	bx	lr
  40048c:	204009f0 	.word	0x204009f0

00400490 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400494:	1884      	adds	r4, r0, r2
  400496:	2c80      	cmp	r4, #128	; 0x80
  400498:	dd02      	ble.n	4004a0 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40049a:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40049e:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4004a0:	b322      	cbz	r2, 4004ec <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4004a2:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4004a4:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4004a8:	2601      	movs	r6, #1
  4004aa:	fa06 f101 	lsl.w	r1, r6, r1
  4004ae:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4004b0:	2b01      	cmp	r3, #1
  4004b2:	d01d      	beq.n	4004f0 <gfx_mono_generic_draw_horizontal_line+0x60>
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d035      	beq.n	400524 <gfx_mono_generic_draw_horizontal_line+0x94>
  4004b8:	2b02      	cmp	r3, #2
  4004ba:	d117      	bne.n	4004ec <gfx_mono_generic_draw_horizontal_line+0x5c>
  4004bc:	3801      	subs	r0, #1
  4004be:	b2c7      	uxtb	r7, r0
  4004c0:	19d4      	adds	r4, r2, r7
  4004c2:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4004c4:	f8df a090 	ldr.w	sl, [pc, #144]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4004c8:	f04f 0900 	mov.w	r9, #0
  4004cc:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4004d0:	4621      	mov	r1, r4
  4004d2:	4628      	mov	r0, r5
  4004d4:	47d0      	blx	sl
			temp ^= pixelmask;
  4004d6:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4004da:	464b      	mov	r3, r9
  4004dc:	b2d2      	uxtb	r2, r2
  4004de:	4621      	mov	r1, r4
  4004e0:	4628      	mov	r0, r5
  4004e2:	47c0      	blx	r8
  4004e4:	3c01      	subs	r4, #1
  4004e6:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4004e8:	42bc      	cmp	r4, r7
  4004ea:	d1f1      	bne.n	4004d0 <gfx_mono_generic_draw_horizontal_line+0x40>
  4004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4004f0:	3801      	subs	r0, #1
  4004f2:	b2c7      	uxtb	r7, r0
  4004f4:	19d4      	adds	r4, r2, r7
  4004f6:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4004f8:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4004fc:	f04f 0900 	mov.w	r9, #0
  400500:	f8df 8058 	ldr.w	r8, [pc, #88]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400504:	4621      	mov	r1, r4
  400506:	4628      	mov	r0, r5
  400508:	47d0      	blx	sl
			temp |= pixelmask;
  40050a:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40050e:	464b      	mov	r3, r9
  400510:	b2d2      	uxtb	r2, r2
  400512:	4621      	mov	r1, r4
  400514:	4628      	mov	r0, r5
  400516:	47c0      	blx	r8
  400518:	3c01      	subs	r4, #1
  40051a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40051c:	42bc      	cmp	r4, r7
  40051e:	d1f1      	bne.n	400504 <gfx_mono_generic_draw_horizontal_line+0x74>
  400520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400524:	3801      	subs	r0, #1
  400526:	b2c7      	uxtb	r7, r0
  400528:	19d4      	adds	r4, r2, r7
  40052a:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  40052c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400558 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  400530:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  400532:	f8df 9028 	ldr.w	r9, [pc, #40]	; 40055c <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400536:	4621      	mov	r1, r4
  400538:	4628      	mov	r0, r5
  40053a:	47c0      	blx	r8
			temp &= ~pixelmask;
  40053c:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400540:	2300      	movs	r3, #0
  400542:	b2d2      	uxtb	r2, r2
  400544:	4621      	mov	r1, r4
  400546:	4628      	mov	r0, r5
  400548:	47c8      	blx	r9
  40054a:	3c01      	subs	r4, #1
  40054c:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40054e:	42bc      	cmp	r4, r7
  400550:	d1f1      	bne.n	400536 <gfx_mono_generic_draw_horizontal_line+0xa6>
  400552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400556:	bf00      	nop
  400558:	00400791 	.word	0x00400791
  40055c:	0040068d 	.word	0x0040068d

00400560 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400564:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400568:	b18b      	cbz	r3, 40058e <gfx_mono_generic_draw_filled_rect+0x2e>
  40056a:	461c      	mov	r4, r3
  40056c:	4690      	mov	r8, r2
  40056e:	4606      	mov	r6, r0
  400570:	1e4d      	subs	r5, r1, #1
  400572:	b2ed      	uxtb	r5, r5
  400574:	442c      	add	r4, r5
  400576:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400578:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400594 <gfx_mono_generic_draw_filled_rect+0x34>
  40057c:	463b      	mov	r3, r7
  40057e:	4642      	mov	r2, r8
  400580:	4621      	mov	r1, r4
  400582:	4630      	mov	r0, r6
  400584:	47c8      	blx	r9
  400586:	3c01      	subs	r4, #1
  400588:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40058a:	42ac      	cmp	r4, r5
  40058c:	d1f6      	bne.n	40057c <gfx_mono_generic_draw_filled_rect+0x1c>
  40058e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400592:	bf00      	nop
  400594:	00400491 	.word	0x00400491

00400598 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40059c:	b083      	sub	sp, #12
  40059e:	4604      	mov	r4, r0
  4005a0:	4688      	mov	r8, r1
  4005a2:	4691      	mov	r9, r2
  4005a4:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4005a6:	7a5b      	ldrb	r3, [r3, #9]
  4005a8:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005ac:	2100      	movs	r1, #0
  4005ae:	9100      	str	r1, [sp, #0]
  4005b0:	4649      	mov	r1, r9
  4005b2:	4640      	mov	r0, r8
  4005b4:	4d21      	ldr	r5, [pc, #132]	; (40063c <gfx_mono_draw_char+0xa4>)
  4005b6:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4005b8:	f89b 3000 	ldrb.w	r3, [fp]
  4005bc:	b113      	cbz	r3, 4005c4 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4005be:	b003      	add	sp, #12
  4005c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4005c4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4005c8:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4005ca:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4005ce:	bf18      	it	ne
  4005d0:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4005d2:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4005d6:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4005da:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4005dc:	fb17 f70a 	smulbb	r7, r7, sl
  4005e0:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4005e4:	f8db 3004 	ldr.w	r3, [fp, #4]
  4005e8:	fa13 f787 	uxtah	r7, r3, r7
  4005ec:	e01f      	b.n	40062e <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4005ee:	0064      	lsls	r4, r4, #1
  4005f0:	b2e4      	uxtb	r4, r4
  4005f2:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4005f4:	b2eb      	uxtb	r3, r5
  4005f6:	429e      	cmp	r6, r3
  4005f8:	d910      	bls.n	40061c <gfx_mono_draw_char+0x84>
  4005fa:	b2eb      	uxtb	r3, r5
  4005fc:	eb08 0003 	add.w	r0, r8, r3
  400600:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400602:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400606:	bf08      	it	eq
  400608:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  40060c:	f014 0f80 	tst.w	r4, #128	; 0x80
  400610:	d0ed      	beq.n	4005ee <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400612:	2201      	movs	r2, #1
  400614:	4649      	mov	r1, r9
  400616:	4b0a      	ldr	r3, [pc, #40]	; (400640 <gfx_mono_draw_char+0xa8>)
  400618:	4798      	blx	r3
  40061a:	e7e8      	b.n	4005ee <gfx_mono_draw_char+0x56>
		inc_y += 1;
  40061c:	f109 0901 	add.w	r9, r9, #1
  400620:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400624:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400628:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  40062c:	d0c7      	beq.n	4005be <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40062e:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  400632:	2e00      	cmp	r6, #0
  400634:	d0f2      	beq.n	40061c <gfx_mono_draw_char+0x84>
  400636:	2500      	movs	r5, #0
  400638:	462c      	mov	r4, r5
  40063a:	e7de      	b.n	4005fa <gfx_mono_draw_char+0x62>
  40063c:	00400561 	.word	0x00400561
  400640:	0040072d 	.word	0x0040072d

00400644 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400648:	4604      	mov	r4, r0
  40064a:	4690      	mov	r8, r2
  40064c:	461d      	mov	r5, r3
  40064e:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400650:	4f0d      	ldr	r7, [pc, #52]	; (400688 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  400652:	460e      	mov	r6, r1
  400654:	e008      	b.n	400668 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400656:	7a6a      	ldrb	r2, [r5, #9]
  400658:	3201      	adds	r2, #1
  40065a:	4442      	add	r2, r8
  40065c:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400660:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  400662:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400666:	b16b      	cbz	r3, 400684 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400668:	7820      	ldrb	r0, [r4, #0]
  40066a:	280a      	cmp	r0, #10
  40066c:	d0f3      	beq.n	400656 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40066e:	280d      	cmp	r0, #13
  400670:	d0f7      	beq.n	400662 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  400672:	462b      	mov	r3, r5
  400674:	4642      	mov	r2, r8
  400676:	4649      	mov	r1, r9
  400678:	47b8      	blx	r7
			x += font->width;
  40067a:	7a2b      	ldrb	r3, [r5, #8]
  40067c:	4499      	add	r9, r3
  40067e:	fa5f f989 	uxtb.w	r9, r9
  400682:	e7ee      	b.n	400662 <gfx_mono_draw_string+0x1e>
}
  400684:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400688:	00400599 	.word	0x00400599

0040068c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  40068c:	b570      	push	{r4, r5, r6, lr}
  40068e:	4604      	mov	r4, r0
  400690:	460d      	mov	r5, r1
  400692:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400694:	b91b      	cbnz	r3, 40069e <gfx_mono_ssd1306_put_byte+0x12>
  400696:	4b0d      	ldr	r3, [pc, #52]	; (4006cc <gfx_mono_ssd1306_put_byte+0x40>)
  400698:	4798      	blx	r3
  40069a:	42b0      	cmp	r0, r6
  40069c:	d015      	beq.n	4006ca <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40069e:	4632      	mov	r2, r6
  4006a0:	4629      	mov	r1, r5
  4006a2:	4620      	mov	r0, r4
  4006a4:	4b0a      	ldr	r3, [pc, #40]	; (4006d0 <gfx_mono_ssd1306_put_byte+0x44>)
  4006a6:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4006a8:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4006ac:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4006b0:	4c08      	ldr	r4, [pc, #32]	; (4006d4 <gfx_mono_ssd1306_put_byte+0x48>)
  4006b2:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4006b4:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4006b8:	f040 0010 	orr.w	r0, r0, #16
  4006bc:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4006be:	f005 000f 	and.w	r0, r5, #15
  4006c2:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4006c4:	4630      	mov	r0, r6
  4006c6:	4b04      	ldr	r3, [pc, #16]	; (4006d8 <gfx_mono_ssd1306_put_byte+0x4c>)
  4006c8:	4798      	blx	r3
  4006ca:	bd70      	pop	{r4, r5, r6, pc}
  4006cc:	00400481 	.word	0x00400481
  4006d0:	00400471 	.word	0x00400471
  4006d4:	0040079d 	.word	0x0040079d
  4006d8:	004009bd 	.word	0x004009bd

004006dc <gfx_mono_ssd1306_init>:
{
  4006dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4006e0:	480d      	ldr	r0, [pc, #52]	; (400718 <gfx_mono_ssd1306_init+0x3c>)
  4006e2:	4b0e      	ldr	r3, [pc, #56]	; (40071c <gfx_mono_ssd1306_init+0x40>)
  4006e4:	4798      	blx	r3
	ssd1306_init();
  4006e6:	4b0e      	ldr	r3, [pc, #56]	; (400720 <gfx_mono_ssd1306_init+0x44>)
  4006e8:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4006ea:	2040      	movs	r0, #64	; 0x40
  4006ec:	4b0d      	ldr	r3, [pc, #52]	; (400724 <gfx_mono_ssd1306_init+0x48>)
  4006ee:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4006f0:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006f2:	f04f 0801 	mov.w	r8, #1
  4006f6:	462f      	mov	r7, r5
  4006f8:	4e0b      	ldr	r6, [pc, #44]	; (400728 <gfx_mono_ssd1306_init+0x4c>)
{
  4006fa:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4006fc:	4643      	mov	r3, r8
  4006fe:	463a      	mov	r2, r7
  400700:	b2e1      	uxtb	r1, r4
  400702:	4628      	mov	r0, r5
  400704:	47b0      	blx	r6
  400706:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400708:	2c80      	cmp	r4, #128	; 0x80
  40070a:	d1f7      	bne.n	4006fc <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40070c:	3501      	adds	r5, #1
  40070e:	b2ed      	uxtb	r5, r5
  400710:	2d04      	cmp	r5, #4
  400712:	d1f2      	bne.n	4006fa <gfx_mono_ssd1306_init+0x1e>
  400714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400718:	204009f4 	.word	0x204009f4
  40071c:	00400465 	.word	0x00400465
  400720:	004007dd 	.word	0x004007dd
  400724:	0040079d 	.word	0x0040079d
  400728:	0040068d 	.word	0x0040068d

0040072c <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40072c:	09c3      	lsrs	r3, r0, #7
  40072e:	d12a      	bne.n	400786 <gfx_mono_ssd1306_draw_pixel+0x5a>
  400730:	291f      	cmp	r1, #31
  400732:	d828      	bhi.n	400786 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400738:	4614      	mov	r4, r2
  40073a:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  40073c:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40073e:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400742:	2201      	movs	r2, #1
  400744:	fa02 f701 	lsl.w	r7, r2, r1
  400748:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  40074c:	4601      	mov	r1, r0
  40074e:	4630      	mov	r0, r6
  400750:	4b0d      	ldr	r3, [pc, #52]	; (400788 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400752:	4798      	blx	r3
  400754:	4602      	mov	r2, r0
	switch (color) {
  400756:	2c01      	cmp	r4, #1
  400758:	d009      	beq.n	40076e <gfx_mono_ssd1306_draw_pixel+0x42>
  40075a:	b164      	cbz	r4, 400776 <gfx_mono_ssd1306_draw_pixel+0x4a>
  40075c:	2c02      	cmp	r4, #2
  40075e:	d00e      	beq.n	40077e <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400760:	2300      	movs	r3, #0
  400762:	4629      	mov	r1, r5
  400764:	4630      	mov	r0, r6
  400766:	4c09      	ldr	r4, [pc, #36]	; (40078c <gfx_mono_ssd1306_draw_pixel+0x60>)
  400768:	47a0      	blx	r4
  40076a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40076e:	ea48 0200 	orr.w	r2, r8, r0
  400772:	b2d2      	uxtb	r2, r2
		break;
  400774:	e7f4      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400776:	ea20 0207 	bic.w	r2, r0, r7
  40077a:	b2d2      	uxtb	r2, r2
		break;
  40077c:	e7f0      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40077e:	ea88 0200 	eor.w	r2, r8, r0
  400782:	b2d2      	uxtb	r2, r2
		break;
  400784:	e7ec      	b.n	400760 <gfx_mono_ssd1306_draw_pixel+0x34>
  400786:	4770      	bx	lr
  400788:	00400481 	.word	0x00400481
  40078c:	0040068d 	.word	0x0040068d

00400790 <gfx_mono_ssd1306_get_byte>:
{
  400790:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400792:	4b01      	ldr	r3, [pc, #4]	; (400798 <gfx_mono_ssd1306_get_byte+0x8>)
  400794:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400796:	bd08      	pop	{r3, pc}
  400798:	00400481 	.word	0x00400481

0040079c <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  40079c:	b538      	push	{r3, r4, r5, lr}
  40079e:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4007a0:	2208      	movs	r2, #8
  4007a2:	4b09      	ldr	r3, [pc, #36]	; (4007c8 <ssd1306_write_command+0x2c>)
  4007a4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4007a6:	4c09      	ldr	r4, [pc, #36]	; (4007cc <ssd1306_write_command+0x30>)
  4007a8:	2101      	movs	r1, #1
  4007aa:	4620      	mov	r0, r4
  4007ac:	4b08      	ldr	r3, [pc, #32]	; (4007d0 <ssd1306_write_command+0x34>)
  4007ae:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4007b0:	2301      	movs	r3, #1
  4007b2:	461a      	mov	r2, r3
  4007b4:	4629      	mov	r1, r5
  4007b6:	4620      	mov	r0, r4
  4007b8:	4c06      	ldr	r4, [pc, #24]	; (4007d4 <ssd1306_write_command+0x38>)
  4007ba:	47a0      	blx	r4
	delay_us(10);
  4007bc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4007c0:	4b05      	ldr	r3, [pc, #20]	; (4007d8 <ssd1306_write_command+0x3c>)
  4007c2:	4798      	blx	r3
  4007c4:	bd38      	pop	{r3, r4, r5, pc}
  4007c6:	bf00      	nop
  4007c8:	400e1000 	.word	0x400e1000
  4007cc:	40008000 	.word	0x40008000
  4007d0:	0040029d 	.word	0x0040029d
  4007d4:	004002b3 	.word	0x004002b3
  4007d8:	20400001 	.word	0x20400001

004007dc <ssd1306_init>:
{
  4007dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007e0:	4d66      	ldr	r5, [pc, #408]	; (40097c <ssd1306_init+0x1a0>)
  4007e2:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4007e6:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007e8:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007ec:	4b64      	ldr	r3, [pc, #400]	; (400980 <ssd1306_init+0x1a4>)
  4007ee:	2708      	movs	r7, #8
  4007f0:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007f2:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4007f6:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4007f8:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007fc:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007fe:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400800:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400804:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400806:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40080a:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40080c:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40080e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400812:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400814:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400816:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40081a:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40081c:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40081e:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400822:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400824:	f022 0208 	bic.w	r2, r2, #8
  400828:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40082a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40082c:	f022 0208 	bic.w	r2, r2, #8
  400830:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400832:	601f      	str	r7, [r3, #0]
  400834:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400836:	631f      	str	r7, [r3, #48]	; 0x30
  400838:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40083a:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4009b8 <ssd1306_init+0x1dc>
  40083e:	2300      	movs	r3, #0
  400840:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400844:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400848:	4640      	mov	r0, r8
  40084a:	4c4e      	ldr	r4, [pc, #312]	; (400984 <ssd1306_init+0x1a8>)
  40084c:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40084e:	2300      	movs	r3, #0
  400850:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400854:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400858:	4640      	mov	r0, r8
  40085a:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40085c:	2300      	movs	r3, #0
  40085e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400862:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400866:	4640      	mov	r0, r8
  400868:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40086a:	2300      	movs	r3, #0
  40086c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400870:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400874:	4640      	mov	r0, r8
  400876:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400878:	2300      	movs	r3, #0
  40087a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40087e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400882:	4640      	mov	r0, r8
  400884:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400886:	2300      	movs	r3, #0
  400888:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40088c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400890:	4640      	mov	r0, r8
  400892:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400894:	4c3c      	ldr	r4, [pc, #240]	; (400988 <ssd1306_init+0x1ac>)
  400896:	f04f 0902 	mov.w	r9, #2
  40089a:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40089e:	f04f 0880 	mov.w	r8, #128	; 0x80
  4008a2:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4008a6:	6863      	ldr	r3, [r4, #4]
  4008a8:	f043 0301 	orr.w	r3, r3, #1
  4008ac:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4008ae:	463a      	mov	r2, r7
  4008b0:	2101      	movs	r1, #1
  4008b2:	4620      	mov	r0, r4
  4008b4:	4b35      	ldr	r3, [pc, #212]	; (40098c <ssd1306_init+0x1b0>)
  4008b6:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4008b8:	2200      	movs	r2, #0
  4008ba:	2101      	movs	r1, #1
  4008bc:	4620      	mov	r0, r4
  4008be:	4b34      	ldr	r3, [pc, #208]	; (400990 <ssd1306_init+0x1b4>)
  4008c0:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4008c2:	2200      	movs	r2, #0
  4008c4:	2101      	movs	r1, #1
  4008c6:	4620      	mov	r0, r4
  4008c8:	4b32      	ldr	r3, [pc, #200]	; (400994 <ssd1306_init+0x1b8>)
  4008ca:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4008cc:	6863      	ldr	r3, [r4, #4]
  4008ce:	f023 0302 	bic.w	r3, r3, #2
  4008d2:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4008d4:	2200      	movs	r2, #0
  4008d6:	2101      	movs	r1, #1
  4008d8:	4620      	mov	r0, r4
  4008da:	4b2f      	ldr	r3, [pc, #188]	; (400998 <ssd1306_init+0x1bc>)
  4008dc:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4008de:	6863      	ldr	r3, [r4, #4]
  4008e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4008e4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4008e6:	6863      	ldr	r3, [r4, #4]
  4008e8:	f043 0310 	orr.w	r3, r3, #16
  4008ec:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4008ee:	492b      	ldr	r1, [pc, #172]	; (40099c <ssd1306_init+0x1c0>)
  4008f0:	482b      	ldr	r0, [pc, #172]	; (4009a0 <ssd1306_init+0x1c4>)
  4008f2:	4b2c      	ldr	r3, [pc, #176]	; (4009a4 <ssd1306_init+0x1c8>)
  4008f4:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4008f6:	b2c2      	uxtb	r2, r0
  4008f8:	2101      	movs	r1, #1
  4008fa:	4620      	mov	r0, r4
  4008fc:	4b2a      	ldr	r3, [pc, #168]	; (4009a8 <ssd1306_init+0x1cc>)
  4008fe:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400900:	4620      	mov	r0, r4
  400902:	4b2a      	ldr	r3, [pc, #168]	; (4009ac <ssd1306_init+0x1d0>)
  400904:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400906:	2301      	movs	r3, #1
  400908:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40090a:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  40090c:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400910:	4c27      	ldr	r4, [pc, #156]	; (4009b0 <ssd1306_init+0x1d4>)
  400912:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400914:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400916:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40091a:	47a0      	blx	r4
  40091c:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40091e:	20a8      	movs	r0, #168	; 0xa8
  400920:	4c24      	ldr	r4, [pc, #144]	; (4009b4 <ssd1306_init+0x1d8>)
  400922:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400924:	201f      	movs	r0, #31
  400926:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400928:	20d3      	movs	r0, #211	; 0xd3
  40092a:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  40092c:	2000      	movs	r0, #0
  40092e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400930:	2040      	movs	r0, #64	; 0x40
  400932:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400934:	20a1      	movs	r0, #161	; 0xa1
  400936:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400938:	20c8      	movs	r0, #200	; 0xc8
  40093a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  40093c:	20da      	movs	r0, #218	; 0xda
  40093e:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400940:	4648      	mov	r0, r9
  400942:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400944:	2081      	movs	r0, #129	; 0x81
  400946:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400948:	208f      	movs	r0, #143	; 0x8f
  40094a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  40094c:	20a4      	movs	r0, #164	; 0xa4
  40094e:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400950:	20a6      	movs	r0, #166	; 0xa6
  400952:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400954:	20d5      	movs	r0, #213	; 0xd5
  400956:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400958:	4640      	mov	r0, r8
  40095a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40095c:	208d      	movs	r0, #141	; 0x8d
  40095e:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400960:	2014      	movs	r0, #20
  400962:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400964:	20db      	movs	r0, #219	; 0xdb
  400966:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400968:	2040      	movs	r0, #64	; 0x40
  40096a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40096c:	20d9      	movs	r0, #217	; 0xd9
  40096e:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400970:	20f1      	movs	r0, #241	; 0xf1
  400972:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400974:	20af      	movs	r0, #175	; 0xaf
  400976:	47a0      	blx	r4
  400978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40097c:	400e1200 	.word	0x400e1200
  400980:	400e1000 	.word	0x400e1000
  400984:	00400cc1 	.word	0x00400cc1
  400988:	40008000 	.word	0x40008000
  40098c:	00400323 	.word	0x00400323
  400990:	004002e7 	.word	0x004002e7
  400994:	00400305 	.word	0x00400305
  400998:	00400369 	.word	0x00400369
  40099c:	08f0d180 	.word	0x08f0d180
  4009a0:	001e8480 	.word	0x001e8480
  4009a4:	0040037d 	.word	0x0040037d
  4009a8:	00400393 	.word	0x00400393
  4009ac:	00400271 	.word	0x00400271
  4009b0:	20400001 	.word	0x20400001
  4009b4:	0040079d 	.word	0x0040079d
  4009b8:	400e1400 	.word	0x400e1400

004009bc <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4009bc:	b538      	push	{r3, r4, r5, lr}
  4009be:	4605      	mov	r5, r0
  4009c0:	2208      	movs	r2, #8
  4009c2:	4b09      	ldr	r3, [pc, #36]	; (4009e8 <ssd1306_write_data+0x2c>)
  4009c4:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4009c6:	4c09      	ldr	r4, [pc, #36]	; (4009ec <ssd1306_write_data+0x30>)
  4009c8:	2101      	movs	r1, #1
  4009ca:	4620      	mov	r0, r4
  4009cc:	4b08      	ldr	r3, [pc, #32]	; (4009f0 <ssd1306_write_data+0x34>)
  4009ce:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4009d0:	2301      	movs	r3, #1
  4009d2:	461a      	mov	r2, r3
  4009d4:	4629      	mov	r1, r5
  4009d6:	4620      	mov	r0, r4
  4009d8:	4c06      	ldr	r4, [pc, #24]	; (4009f4 <ssd1306_write_data+0x38>)
  4009da:	47a0      	blx	r4
	delay_us(10);
  4009dc:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4009e0:	4b05      	ldr	r3, [pc, #20]	; (4009f8 <ssd1306_write_data+0x3c>)
  4009e2:	4798      	blx	r3
  4009e4:	bd38      	pop	{r3, r4, r5, pc}
  4009e6:	bf00      	nop
  4009e8:	400e1000 	.word	0x400e1000
  4009ec:	40008000 	.word	0x40008000
  4009f0:	0040029d 	.word	0x0040029d
  4009f4:	004002b3 	.word	0x004002b3
  4009f8:	20400001 	.word	0x20400001

004009fc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4009fc:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4009fe:	4810      	ldr	r0, [pc, #64]	; (400a40 <sysclk_init+0x44>)
  400a00:	4b10      	ldr	r3, [pc, #64]	; (400a44 <sysclk_init+0x48>)
  400a02:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400a04:	213e      	movs	r1, #62	; 0x3e
  400a06:	2000      	movs	r0, #0
  400a08:	4b0f      	ldr	r3, [pc, #60]	; (400a48 <sysclk_init+0x4c>)
  400a0a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400a0c:	4c0f      	ldr	r4, [pc, #60]	; (400a4c <sysclk_init+0x50>)
  400a0e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400a10:	2800      	cmp	r0, #0
  400a12:	d0fc      	beq.n	400a0e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400a14:	4b0e      	ldr	r3, [pc, #56]	; (400a50 <sysclk_init+0x54>)
  400a16:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a18:	4a0e      	ldr	r2, [pc, #56]	; (400a54 <sysclk_init+0x58>)
  400a1a:	4b0f      	ldr	r3, [pc, #60]	; (400a58 <sysclk_init+0x5c>)
  400a1c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400a1e:	4c0f      	ldr	r4, [pc, #60]	; (400a5c <sysclk_init+0x60>)
  400a20:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a22:	2800      	cmp	r0, #0
  400a24:	d0fc      	beq.n	400a20 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a26:	2002      	movs	r0, #2
  400a28:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <sysclk_init+0x64>)
  400a2a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a2c:	2000      	movs	r0, #0
  400a2e:	4b0d      	ldr	r3, [pc, #52]	; (400a64 <sysclk_init+0x68>)
  400a30:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a32:	4b0d      	ldr	r3, [pc, #52]	; (400a68 <sysclk_init+0x6c>)
  400a34:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <sysclk_init+0x44>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <sysclk_init+0x48>)
  400a3a:	4798      	blx	r3
  400a3c:	bd10      	pop	{r4, pc}
  400a3e:	bf00      	nop
  400a40:	11e1a300 	.word	0x11e1a300
  400a44:	004014d1 	.word	0x004014d1
  400a48:	00400f5d 	.word	0x00400f5d
  400a4c:	00400fb1 	.word	0x00400fb1
  400a50:	00400fc1 	.word	0x00400fc1
  400a54:	20183f01 	.word	0x20183f01
  400a58:	400e0600 	.word	0x400e0600
  400a5c:	00400fd1 	.word	0x00400fd1
  400a60:	00400ec1 	.word	0x00400ec1
  400a64:	00400ef9 	.word	0x00400ef9
  400a68:	004013c5 	.word	0x004013c5

00400a6c <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400a6e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400a72:	4b48      	ldr	r3, [pc, #288]	; (400b94 <board_init+0x128>)
  400a74:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400a76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a7a:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400a7e:	4b46      	ldr	r3, [pc, #280]	; (400b98 <board_init+0x12c>)
  400a80:	2200      	movs	r2, #0
  400a82:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400a86:	695a      	ldr	r2, [r3, #20]
  400a88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400a8c:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400a8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a92:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400a96:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400a9a:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400a9e:	f007 0007 	and.w	r0, r7, #7
  400aa2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400aa4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400aa8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400aac:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400ab0:	f3bf 8f4f 	dsb	sy
  400ab4:	f04f 34ff 	mov.w	r4, #4294967295
  400ab8:	fa04 fc00 	lsl.w	ip, r4, r0
  400abc:	fa06 f000 	lsl.w	r0, r6, r0
  400ac0:	fa04 f40e 	lsl.w	r4, r4, lr
  400ac4:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400ac8:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400aca:	463a      	mov	r2, r7
  400acc:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400ace:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400ad2:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400ad6:	3a01      	subs	r2, #1
  400ad8:	4423      	add	r3, r4
  400ada:	f1b2 3fff 	cmp.w	r2, #4294967295
  400ade:	d1f6      	bne.n	400ace <board_init+0x62>
        } while(sets--);
  400ae0:	3e01      	subs	r6, #1
  400ae2:	4460      	add	r0, ip
  400ae4:	f1b6 3fff 	cmp.w	r6, #4294967295
  400ae8:	d1ef      	bne.n	400aca <board_init+0x5e>
  400aea:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400aee:	4b2a      	ldr	r3, [pc, #168]	; (400b98 <board_init+0x12c>)
  400af0:	695a      	ldr	r2, [r3, #20]
  400af2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400af6:	615a      	str	r2, [r3, #20]
  400af8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400afc:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b00:	4a26      	ldr	r2, [pc, #152]	; (400b9c <board_init+0x130>)
  400b02:	4927      	ldr	r1, [pc, #156]	; (400ba0 <board_init+0x134>)
  400b04:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400b06:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400b0a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400b0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b10:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400b14:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400b18:	f022 0201 	bic.w	r2, r2, #1
  400b1c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400b20:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400b24:	f022 0201 	bic.w	r2, r2, #1
  400b28:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400b2c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400b30:	f3bf 8f6f 	isb	sy
  400b34:	200a      	movs	r0, #10
  400b36:	4c1b      	ldr	r4, [pc, #108]	; (400ba4 <board_init+0x138>)
  400b38:	47a0      	blx	r4
  400b3a:	200b      	movs	r0, #11
  400b3c:	47a0      	blx	r4
  400b3e:	200c      	movs	r0, #12
  400b40:	47a0      	blx	r4
  400b42:	2010      	movs	r0, #16
  400b44:	47a0      	blx	r4
  400b46:	2011      	movs	r0, #17
  400b48:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400b4a:	4b17      	ldr	r3, [pc, #92]	; (400ba8 <board_init+0x13c>)
  400b4c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400b50:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b52:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400b56:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400b58:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400b5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400b60:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400b66:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400b68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400b6c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400b6e:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400b70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400b74:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400b76:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b7a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400b7c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400b7e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400b82:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400b84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400b88:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400b8c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b92:	bf00      	nop
  400b94:	400e1850 	.word	0x400e1850
  400b98:	e000ed00 	.word	0xe000ed00
  400b9c:	400e0c00 	.word	0x400e0c00
  400ba0:	5a00080c 	.word	0x5a00080c
  400ba4:	00400fe1 	.word	0x00400fe1
  400ba8:	400e1200 	.word	0x400e1200

00400bac <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400bac:	6301      	str	r1, [r0, #48]	; 0x30
  400bae:	4770      	bx	lr

00400bb0 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400bb0:	6341      	str	r1, [r0, #52]	; 0x34
  400bb2:	4770      	bx	lr

00400bb4 <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
  400bb4:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
  400bb8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bbc:	d105      	bne.n	400bca <pio_get+0x16>
		ul_reg = p_pio->PIO_ODSR;
  400bbe:	6b83      	ldr	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
	}

	if ((ul_reg & ul_mask) == 0) {
  400bc0:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
  400bc2:	bf14      	ite	ne
  400bc4:	2001      	movne	r0, #1
  400bc6:	2000      	moveq	r0, #0
  400bc8:	4770      	bx	lr
		ul_reg = p_pio->PIO_PDSR;
  400bca:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  400bcc:	e7f8      	b.n	400bc0 <pio_get+0xc>

00400bce <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400bce:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400bd0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bd4:	d03a      	beq.n	400c4c <pio_set_peripheral+0x7e>
  400bd6:	d813      	bhi.n	400c00 <pio_set_peripheral+0x32>
  400bd8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bdc:	d025      	beq.n	400c2a <pio_set_peripheral+0x5c>
  400bde:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400be2:	d10a      	bne.n	400bfa <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400be4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400be6:	4313      	orrs	r3, r2
  400be8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400bea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400bec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400bee:	400b      	ands	r3, r1
  400bf0:	ea23 0302 	bic.w	r3, r3, r2
  400bf4:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400bf6:	6042      	str	r2, [r0, #4]
  400bf8:	4770      	bx	lr
	switch (ul_type) {
  400bfa:	2900      	cmp	r1, #0
  400bfc:	d1fb      	bne.n	400bf6 <pio_set_peripheral+0x28>
  400bfe:	4770      	bx	lr
  400c00:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c04:	d021      	beq.n	400c4a <pio_set_peripheral+0x7c>
  400c06:	d809      	bhi.n	400c1c <pio_set_peripheral+0x4e>
  400c08:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c0c:	d1f3      	bne.n	400bf6 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c0e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c10:	4313      	orrs	r3, r2
  400c12:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c14:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c16:	4313      	orrs	r3, r2
  400c18:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c1a:	e7ec      	b.n	400bf6 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c1c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c20:	d013      	beq.n	400c4a <pio_set_peripheral+0x7c>
  400c22:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c26:	d010      	beq.n	400c4a <pio_set_peripheral+0x7c>
  400c28:	e7e5      	b.n	400bf6 <pio_set_peripheral+0x28>
{
  400c2a:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c2c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c2e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c30:	43d3      	mvns	r3, r2
  400c32:	4021      	ands	r1, r4
  400c34:	461c      	mov	r4, r3
  400c36:	4019      	ands	r1, r3
  400c38:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c3c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c3e:	400b      	ands	r3, r1
  400c40:	4023      	ands	r3, r4
  400c42:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c44:	6042      	str	r2, [r0, #4]
}
  400c46:	f85d 4b04 	ldr.w	r4, [sp], #4
  400c4a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c4c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c4e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c50:	400b      	ands	r3, r1
  400c52:	ea23 0302 	bic.w	r3, r3, r2
  400c56:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c58:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c5a:	4313      	orrs	r3, r2
  400c5c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c5e:	e7ca      	b.n	400bf6 <pio_set_peripheral+0x28>

00400c60 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400c60:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c62:	f012 0f01 	tst.w	r2, #1
  400c66:	d10d      	bne.n	400c84 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400c68:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400c6a:	f012 0f0a 	tst.w	r2, #10
  400c6e:	d00b      	beq.n	400c88 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400c70:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400c72:	f012 0f02 	tst.w	r2, #2
  400c76:	d109      	bne.n	400c8c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400c78:	f012 0f08 	tst.w	r2, #8
  400c7c:	d008      	beq.n	400c90 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400c7e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400c82:	e005      	b.n	400c90 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400c84:	6641      	str	r1, [r0, #100]	; 0x64
  400c86:	e7f0      	b.n	400c6a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400c88:	6241      	str	r1, [r0, #36]	; 0x24
  400c8a:	e7f2      	b.n	400c72 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400c8c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400c90:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400c92:	6001      	str	r1, [r0, #0]
  400c94:	4770      	bx	lr

00400c96 <pio_set_output>:
{
  400c96:	b410      	push	{r4}
  400c98:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400c9a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400c9c:	b94c      	cbnz	r4, 400cb2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400c9e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400ca0:	b14b      	cbz	r3, 400cb6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400ca2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400ca4:	b94a      	cbnz	r2, 400cba <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400ca6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ca8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400caa:	6001      	str	r1, [r0, #0]
}
  400cac:	f85d 4b04 	ldr.w	r4, [sp], #4
  400cb0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400cb2:	6641      	str	r1, [r0, #100]	; 0x64
  400cb4:	e7f4      	b.n	400ca0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400cb6:	6541      	str	r1, [r0, #84]	; 0x54
  400cb8:	e7f4      	b.n	400ca4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cba:	6301      	str	r1, [r0, #48]	; 0x30
  400cbc:	e7f4      	b.n	400ca8 <pio_set_output+0x12>
	...

00400cc0 <pio_configure>:
{
  400cc0:	b570      	push	{r4, r5, r6, lr}
  400cc2:	b082      	sub	sp, #8
  400cc4:	4605      	mov	r5, r0
  400cc6:	4616      	mov	r6, r2
  400cc8:	461c      	mov	r4, r3
	switch (ul_type) {
  400cca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400cce:	d014      	beq.n	400cfa <pio_configure+0x3a>
  400cd0:	d90a      	bls.n	400ce8 <pio_configure+0x28>
  400cd2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400cd6:	d024      	beq.n	400d22 <pio_configure+0x62>
  400cd8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400cdc:	d021      	beq.n	400d22 <pio_configure+0x62>
  400cde:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ce2:	d017      	beq.n	400d14 <pio_configure+0x54>
		return 0;
  400ce4:	2000      	movs	r0, #0
  400ce6:	e01a      	b.n	400d1e <pio_configure+0x5e>
	switch (ul_type) {
  400ce8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400cec:	d005      	beq.n	400cfa <pio_configure+0x3a>
  400cee:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cf2:	d002      	beq.n	400cfa <pio_configure+0x3a>
  400cf4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cf8:	d1f4      	bne.n	400ce4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400cfa:	4632      	mov	r2, r6
  400cfc:	4628      	mov	r0, r5
  400cfe:	4b11      	ldr	r3, [pc, #68]	; (400d44 <pio_configure+0x84>)
  400d00:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d02:	f014 0f01 	tst.w	r4, #1
  400d06:	d102      	bne.n	400d0e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400d08:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400d0a:	2001      	movs	r0, #1
  400d0c:	e007      	b.n	400d1e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400d0e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400d10:	2001      	movs	r0, #1
  400d12:	e004      	b.n	400d1e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400d14:	461a      	mov	r2, r3
  400d16:	4631      	mov	r1, r6
  400d18:	4b0b      	ldr	r3, [pc, #44]	; (400d48 <pio_configure+0x88>)
  400d1a:	4798      	blx	r3
	return 1;
  400d1c:	2001      	movs	r0, #1
}
  400d1e:	b002      	add	sp, #8
  400d20:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400d22:	f004 0301 	and.w	r3, r4, #1
  400d26:	9300      	str	r3, [sp, #0]
  400d28:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400d2c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d30:	bf14      	ite	ne
  400d32:	2200      	movne	r2, #0
  400d34:	2201      	moveq	r2, #1
  400d36:	4631      	mov	r1, r6
  400d38:	4628      	mov	r0, r5
  400d3a:	4c04      	ldr	r4, [pc, #16]	; (400d4c <pio_configure+0x8c>)
  400d3c:	47a0      	blx	r4
	return 1;
  400d3e:	2001      	movs	r0, #1
		break;
  400d40:	e7ed      	b.n	400d1e <pio_configure+0x5e>
  400d42:	bf00      	nop
  400d44:	00400bcf 	.word	0x00400bcf
  400d48:	00400c61 	.word	0x00400c61
  400d4c:	00400c97 	.word	0x00400c97

00400d50 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400d50:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400d52:	420b      	tst	r3, r1
}
  400d54:	bf14      	ite	ne
  400d56:	2001      	movne	r0, #1
  400d58:	2000      	moveq	r0, #0
  400d5a:	4770      	bx	lr

00400d5c <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400d5c:	f012 0f10 	tst.w	r2, #16
  400d60:	d012      	beq.n	400d88 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400d62:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d66:	f012 0f20 	tst.w	r2, #32
  400d6a:	d007      	beq.n	400d7c <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400d6c:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400d70:	f012 0f40 	tst.w	r2, #64	; 0x40
  400d74:	d005      	beq.n	400d82 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400d76:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400d7a:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400d7c:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400d80:	e7f6      	b.n	400d70 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400d82:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400d86:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d88:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d8c:	4770      	bx	lr

00400d8e <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d8e:	6401      	str	r1, [r0, #64]	; 0x40
  400d90:	4770      	bx	lr

00400d92 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d92:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d94:	4770      	bx	lr

00400d96 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d96:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d98:	4770      	bx	lr
	...

00400d9c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400da0:	4604      	mov	r4, r0
  400da2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400da4:	4b0e      	ldr	r3, [pc, #56]	; (400de0 <pio_handler_process+0x44>)
  400da6:	4798      	blx	r3
  400da8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400daa:	4620      	mov	r0, r4
  400dac:	4b0d      	ldr	r3, [pc, #52]	; (400de4 <pio_handler_process+0x48>)
  400dae:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400db0:	4005      	ands	r5, r0
  400db2:	d013      	beq.n	400ddc <pio_handler_process+0x40>
  400db4:	4c0c      	ldr	r4, [pc, #48]	; (400de8 <pio_handler_process+0x4c>)
  400db6:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400dba:	e003      	b.n	400dc4 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400dbc:	42b4      	cmp	r4, r6
  400dbe:	d00d      	beq.n	400ddc <pio_handler_process+0x40>
  400dc0:	3410      	adds	r4, #16
		while (status != 0) {
  400dc2:	b15d      	cbz	r5, 400ddc <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400dc4:	6820      	ldr	r0, [r4, #0]
  400dc6:	4540      	cmp	r0, r8
  400dc8:	d1f8      	bne.n	400dbc <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dca:	6861      	ldr	r1, [r4, #4]
  400dcc:	4229      	tst	r1, r5
  400dce:	d0f5      	beq.n	400dbc <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400dd0:	68e3      	ldr	r3, [r4, #12]
  400dd2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400dd4:	6863      	ldr	r3, [r4, #4]
  400dd6:	ea25 0503 	bic.w	r5, r5, r3
  400dda:	e7ef      	b.n	400dbc <pio_handler_process+0x20>
  400ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400de0:	00400d93 	.word	0x00400d93
  400de4:	00400d97 	.word	0x00400d97
  400de8:	20400bf4 	.word	0x20400bf4

00400dec <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400dee:	4c18      	ldr	r4, [pc, #96]	; (400e50 <pio_handler_set+0x64>)
  400df0:	6826      	ldr	r6, [r4, #0]
  400df2:	2e06      	cmp	r6, #6
  400df4:	d82a      	bhi.n	400e4c <pio_handler_set+0x60>
  400df6:	f04f 0c00 	mov.w	ip, #0
  400dfa:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400dfc:	4f15      	ldr	r7, [pc, #84]	; (400e54 <pio_handler_set+0x68>)
  400dfe:	e004      	b.n	400e0a <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e00:	3401      	adds	r4, #1
  400e02:	b2e4      	uxtb	r4, r4
  400e04:	46a4      	mov	ip, r4
  400e06:	42a6      	cmp	r6, r4
  400e08:	d309      	bcc.n	400e1e <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400e0a:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e0c:	0125      	lsls	r5, r4, #4
  400e0e:	597d      	ldr	r5, [r7, r5]
  400e10:	428d      	cmp	r5, r1
  400e12:	d1f5      	bne.n	400e00 <pio_handler_set+0x14>
  400e14:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e18:	686d      	ldr	r5, [r5, #4]
  400e1a:	4295      	cmp	r5, r2
  400e1c:	d1f0      	bne.n	400e00 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e1e:	4d0d      	ldr	r5, [pc, #52]	; (400e54 <pio_handler_set+0x68>)
  400e20:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e24:	eb05 040e 	add.w	r4, r5, lr
  400e28:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e2c:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e2e:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e30:	9906      	ldr	r1, [sp, #24]
  400e32:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e34:	3601      	adds	r6, #1
  400e36:	4566      	cmp	r6, ip
  400e38:	d005      	beq.n	400e46 <pio_handler_set+0x5a>
  400e3a:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e3c:	461a      	mov	r2, r3
  400e3e:	4b06      	ldr	r3, [pc, #24]	; (400e58 <pio_handler_set+0x6c>)
  400e40:	4798      	blx	r3

	return 0;
  400e42:	2000      	movs	r0, #0
  400e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e46:	4902      	ldr	r1, [pc, #8]	; (400e50 <pio_handler_set+0x64>)
  400e48:	600e      	str	r6, [r1, #0]
  400e4a:	e7f6      	b.n	400e3a <pio_handler_set+0x4e>
		return 1;
  400e4c:	2001      	movs	r0, #1
}
  400e4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e50:	20400c64 	.word	0x20400c64
  400e54:	20400bf4 	.word	0x20400bf4
  400e58:	00400d5d 	.word	0x00400d5d

00400e5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e5e:	210a      	movs	r1, #10
  400e60:	4801      	ldr	r0, [pc, #4]	; (400e68 <PIOA_Handler+0xc>)
  400e62:	4b02      	ldr	r3, [pc, #8]	; (400e6c <PIOA_Handler+0x10>)
  400e64:	4798      	blx	r3
  400e66:	bd08      	pop	{r3, pc}
  400e68:	400e0e00 	.word	0x400e0e00
  400e6c:	00400d9d 	.word	0x00400d9d

00400e70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e72:	210b      	movs	r1, #11
  400e74:	4801      	ldr	r0, [pc, #4]	; (400e7c <PIOB_Handler+0xc>)
  400e76:	4b02      	ldr	r3, [pc, #8]	; (400e80 <PIOB_Handler+0x10>)
  400e78:	4798      	blx	r3
  400e7a:	bd08      	pop	{r3, pc}
  400e7c:	400e1000 	.word	0x400e1000
  400e80:	00400d9d 	.word	0x00400d9d

00400e84 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400e84:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400e86:	210c      	movs	r1, #12
  400e88:	4801      	ldr	r0, [pc, #4]	; (400e90 <PIOC_Handler+0xc>)
  400e8a:	4b02      	ldr	r3, [pc, #8]	; (400e94 <PIOC_Handler+0x10>)
  400e8c:	4798      	blx	r3
  400e8e:	bd08      	pop	{r3, pc}
  400e90:	400e1200 	.word	0x400e1200
  400e94:	00400d9d 	.word	0x00400d9d

00400e98 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400e98:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400e9a:	2110      	movs	r1, #16
  400e9c:	4801      	ldr	r0, [pc, #4]	; (400ea4 <PIOD_Handler+0xc>)
  400e9e:	4b02      	ldr	r3, [pc, #8]	; (400ea8 <PIOD_Handler+0x10>)
  400ea0:	4798      	blx	r3
  400ea2:	bd08      	pop	{r3, pc}
  400ea4:	400e1400 	.word	0x400e1400
  400ea8:	00400d9d 	.word	0x00400d9d

00400eac <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400eac:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400eae:	2111      	movs	r1, #17
  400eb0:	4801      	ldr	r0, [pc, #4]	; (400eb8 <PIOE_Handler+0xc>)
  400eb2:	4b02      	ldr	r3, [pc, #8]	; (400ebc <PIOE_Handler+0x10>)
  400eb4:	4798      	blx	r3
  400eb6:	bd08      	pop	{r3, pc}
  400eb8:	400e1600 	.word	0x400e1600
  400ebc:	00400d9d 	.word	0x00400d9d

00400ec0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ec0:	2803      	cmp	r0, #3
  400ec2:	d011      	beq.n	400ee8 <pmc_mck_set_division+0x28>
  400ec4:	2804      	cmp	r0, #4
  400ec6:	d012      	beq.n	400eee <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400ec8:	2802      	cmp	r0, #2
  400eca:	bf0c      	ite	eq
  400ecc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ed0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ed2:	4a08      	ldr	r2, [pc, #32]	; (400ef4 <pmc_mck_set_division+0x34>)
  400ed4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400eda:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400edc:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ede:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400ee0:	f013 0f08 	tst.w	r3, #8
  400ee4:	d0fb      	beq.n	400ede <pmc_mck_set_division+0x1e>
}
  400ee6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400ee8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400eec:	e7f1      	b.n	400ed2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400eee:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400ef2:	e7ee      	b.n	400ed2 <pmc_mck_set_division+0x12>
  400ef4:	400e0600 	.word	0x400e0600

00400ef8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400ef8:	4a17      	ldr	r2, [pc, #92]	; (400f58 <pmc_switch_mck_to_pllack+0x60>)
  400efa:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400efc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f00:	4318      	orrs	r0, r3
  400f02:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f04:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f06:	f013 0f08 	tst.w	r3, #8
  400f0a:	d10a      	bne.n	400f22 <pmc_switch_mck_to_pllack+0x2a>
  400f0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f10:	4911      	ldr	r1, [pc, #68]	; (400f58 <pmc_switch_mck_to_pllack+0x60>)
  400f12:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f14:	f012 0f08 	tst.w	r2, #8
  400f18:	d103      	bne.n	400f22 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f1a:	3b01      	subs	r3, #1
  400f1c:	d1f9      	bne.n	400f12 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f1e:	2001      	movs	r0, #1
  400f20:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f22:	4a0d      	ldr	r2, [pc, #52]	; (400f58 <pmc_switch_mck_to_pllack+0x60>)
  400f24:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f26:	f023 0303 	bic.w	r3, r3, #3
  400f2a:	f043 0302 	orr.w	r3, r3, #2
  400f2e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f32:	f013 0f08 	tst.w	r3, #8
  400f36:	d10a      	bne.n	400f4e <pmc_switch_mck_to_pllack+0x56>
  400f38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f3c:	4906      	ldr	r1, [pc, #24]	; (400f58 <pmc_switch_mck_to_pllack+0x60>)
  400f3e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f40:	f012 0f08 	tst.w	r2, #8
  400f44:	d105      	bne.n	400f52 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f46:	3b01      	subs	r3, #1
  400f48:	d1f9      	bne.n	400f3e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f4a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f4c:	4770      	bx	lr
	return 0;
  400f4e:	2000      	movs	r0, #0
  400f50:	4770      	bx	lr
  400f52:	2000      	movs	r0, #0
  400f54:	4770      	bx	lr
  400f56:	bf00      	nop
  400f58:	400e0600 	.word	0x400e0600

00400f5c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f5c:	b9a0      	cbnz	r0, 400f88 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f5e:	480e      	ldr	r0, [pc, #56]	; (400f98 <pmc_switch_mainck_to_xtal+0x3c>)
  400f60:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f62:	0209      	lsls	r1, r1, #8
  400f64:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f66:	4a0d      	ldr	r2, [pc, #52]	; (400f9c <pmc_switch_mainck_to_xtal+0x40>)
  400f68:	401a      	ands	r2, r3
  400f6a:	4b0d      	ldr	r3, [pc, #52]	; (400fa0 <pmc_switch_mainck_to_xtal+0x44>)
  400f6c:	4313      	orrs	r3, r2
  400f6e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f70:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f72:	4602      	mov	r2, r0
  400f74:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f76:	f013 0f01 	tst.w	r3, #1
  400f7a:	d0fb      	beq.n	400f74 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f7c:	4a06      	ldr	r2, [pc, #24]	; (400f98 <pmc_switch_mainck_to_xtal+0x3c>)
  400f7e:	6a11      	ldr	r1, [r2, #32]
  400f80:	4b08      	ldr	r3, [pc, #32]	; (400fa4 <pmc_switch_mainck_to_xtal+0x48>)
  400f82:	430b      	orrs	r3, r1
  400f84:	6213      	str	r3, [r2, #32]
  400f86:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f88:	4903      	ldr	r1, [pc, #12]	; (400f98 <pmc_switch_mainck_to_xtal+0x3c>)
  400f8a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400f8c:	4a06      	ldr	r2, [pc, #24]	; (400fa8 <pmc_switch_mainck_to_xtal+0x4c>)
  400f8e:	401a      	ands	r2, r3
  400f90:	4b06      	ldr	r3, [pc, #24]	; (400fac <pmc_switch_mainck_to_xtal+0x50>)
  400f92:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400f94:	620b      	str	r3, [r1, #32]
  400f96:	4770      	bx	lr
  400f98:	400e0600 	.word	0x400e0600
  400f9c:	ffc8fffc 	.word	0xffc8fffc
  400fa0:	00370001 	.word	0x00370001
  400fa4:	01370000 	.word	0x01370000
  400fa8:	fec8fffc 	.word	0xfec8fffc
  400fac:	01370002 	.word	0x01370002

00400fb0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400fb0:	4b02      	ldr	r3, [pc, #8]	; (400fbc <pmc_osc_is_ready_mainck+0xc>)
  400fb2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fb4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fb8:	4770      	bx	lr
  400fba:	bf00      	nop
  400fbc:	400e0600 	.word	0x400e0600

00400fc0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fc4:	4b01      	ldr	r3, [pc, #4]	; (400fcc <pmc_disable_pllack+0xc>)
  400fc6:	629a      	str	r2, [r3, #40]	; 0x28
  400fc8:	4770      	bx	lr
  400fca:	bf00      	nop
  400fcc:	400e0600 	.word	0x400e0600

00400fd0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400fd0:	4b02      	ldr	r3, [pc, #8]	; (400fdc <pmc_is_locked_pllack+0xc>)
  400fd2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fd4:	f000 0002 	and.w	r0, r0, #2
  400fd8:	4770      	bx	lr
  400fda:	bf00      	nop
  400fdc:	400e0600 	.word	0x400e0600

00400fe0 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400fe0:	283f      	cmp	r0, #63	; 0x3f
  400fe2:	d81e      	bhi.n	401022 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400fe4:	281f      	cmp	r0, #31
  400fe6:	d80c      	bhi.n	401002 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400fe8:	4b11      	ldr	r3, [pc, #68]	; (401030 <pmc_enable_periph_clk+0x50>)
  400fea:	699a      	ldr	r2, [r3, #24]
  400fec:	2301      	movs	r3, #1
  400fee:	4083      	lsls	r3, r0
  400ff0:	4393      	bics	r3, r2
  400ff2:	d018      	beq.n	401026 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ff4:	2301      	movs	r3, #1
  400ff6:	fa03 f000 	lsl.w	r0, r3, r0
  400ffa:	4b0d      	ldr	r3, [pc, #52]	; (401030 <pmc_enable_periph_clk+0x50>)
  400ffc:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400ffe:	2000      	movs	r0, #0
  401000:	4770      	bx	lr
		ul_id -= 32;
  401002:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401004:	4b0a      	ldr	r3, [pc, #40]	; (401030 <pmc_enable_periph_clk+0x50>)
  401006:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40100a:	2301      	movs	r3, #1
  40100c:	4083      	lsls	r3, r0
  40100e:	4393      	bics	r3, r2
  401010:	d00b      	beq.n	40102a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401012:	2301      	movs	r3, #1
  401014:	fa03 f000 	lsl.w	r0, r3, r0
  401018:	4b05      	ldr	r3, [pc, #20]	; (401030 <pmc_enable_periph_clk+0x50>)
  40101a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40101e:	2000      	movs	r0, #0
  401020:	4770      	bx	lr
		return 1;
  401022:	2001      	movs	r0, #1
  401024:	4770      	bx	lr
	return 0;
  401026:	2000      	movs	r0, #0
  401028:	4770      	bx	lr
  40102a:	2000      	movs	r0, #0
}
  40102c:	4770      	bx	lr
  40102e:	bf00      	nop
  401030:	400e0600 	.word	0x400e0600

00401034 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  401034:	4770      	bx	lr
	...

00401038 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401038:	4a10      	ldr	r2, [pc, #64]	; (40107c <pmc_enable_waitmode+0x44>)
  40103a:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40103c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401040:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  401044:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  401046:	6a11      	ldr	r1, [r2, #32]
  401048:	4b0d      	ldr	r3, [pc, #52]	; (401080 <pmc_enable_waitmode+0x48>)
  40104a:	430b      	orrs	r3, r1
  40104c:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40104e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401050:	f013 0f08 	tst.w	r3, #8
  401054:	d0fb      	beq.n	40104e <pmc_enable_waitmode+0x16>
  401056:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  40105a:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40105c:	3b01      	subs	r3, #1
  40105e:	d1fc      	bne.n	40105a <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401060:	4a06      	ldr	r2, [pc, #24]	; (40107c <pmc_enable_waitmode+0x44>)
  401062:	6a13      	ldr	r3, [r2, #32]
  401064:	f013 0f08 	tst.w	r3, #8
  401068:	d0fb      	beq.n	401062 <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40106a:	4a04      	ldr	r2, [pc, #16]	; (40107c <pmc_enable_waitmode+0x44>)
  40106c:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  40106e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401072:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  401076:	6713      	str	r3, [r2, #112]	; 0x70
  401078:	4770      	bx	lr
  40107a:	bf00      	nop
  40107c:	400e0600 	.word	0x400e0600
  401080:	00370004 	.word	0x00370004

00401084 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  401084:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401088:	1e43      	subs	r3, r0, #1
  40108a:	2b04      	cmp	r3, #4
  40108c:	f200 8107 	bhi.w	40129e <pmc_sleep+0x21a>
  401090:	e8df f013 	tbh	[pc, r3, lsl #1]
  401094:	00050005 	.word	0x00050005
  401098:	00150015 	.word	0x00150015
  40109c:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  40109e:	4a81      	ldr	r2, [pc, #516]	; (4012a4 <pmc_sleep+0x220>)
  4010a0:	6913      	ldr	r3, [r2, #16]
  4010a2:	f023 0304 	bic.w	r3, r3, #4
  4010a6:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4010a8:	2201      	movs	r2, #1
  4010aa:	4b7f      	ldr	r3, [pc, #508]	; (4012a8 <pmc_sleep+0x224>)
  4010ac:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4010ae:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4010b2:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4010b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4010b8:	bf30      	wfi
  4010ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4010be:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4010c0:	2803      	cmp	r0, #3
  4010c2:	bf0c      	ite	eq
  4010c4:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4010c6:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  4010ca:	4b78      	ldr	r3, [pc, #480]	; (4012ac <pmc_sleep+0x228>)
  4010cc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4010ce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4010d0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4010d4:	2200      	movs	r2, #0
  4010d6:	4b74      	ldr	r3, [pc, #464]	; (4012a8 <pmc_sleep+0x224>)
  4010d8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4010da:	2201      	movs	r2, #1
  4010dc:	4b74      	ldr	r3, [pc, #464]	; (4012b0 <pmc_sleep+0x22c>)
  4010de:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4010e0:	4b74      	ldr	r3, [pc, #464]	; (4012b4 <pmc_sleep+0x230>)
  4010e2:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4010e4:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4010e6:	4a74      	ldr	r2, [pc, #464]	; (4012b8 <pmc_sleep+0x234>)
  4010e8:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4010ec:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4010ee:	4a73      	ldr	r2, [pc, #460]	; (4012bc <pmc_sleep+0x238>)
  4010f0:	433a      	orrs	r2, r7
  4010f2:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4010f4:	f005 0903 	and.w	r9, r5, #3
  4010f8:	f1b9 0f01 	cmp.w	r9, #1
  4010fc:	f240 8089 	bls.w	401212 <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401100:	f025 0103 	bic.w	r1, r5, #3
  401104:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401108:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40110a:	461a      	mov	r2, r3
  40110c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40110e:	f013 0f08 	tst.w	r3, #8
  401112:	d0fb      	beq.n	40110c <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  401114:	f011 0f70 	tst.w	r1, #112	; 0x70
  401118:	d008      	beq.n	40112c <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  40111a:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  40111e:	4b65      	ldr	r3, [pc, #404]	; (4012b4 <pmc_sleep+0x230>)
  401120:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401122:	461a      	mov	r2, r3
  401124:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401126:	f013 0f08 	tst.w	r3, #8
  40112a:	d0fb      	beq.n	401124 <pmc_sleep+0xa0>
	pmc_disable_pllack();
  40112c:	4b64      	ldr	r3, [pc, #400]	; (4012c0 <pmc_sleep+0x23c>)
  40112e:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401130:	4a60      	ldr	r2, [pc, #384]	; (4012b4 <pmc_sleep+0x230>)
  401132:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401134:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401138:	d0fb      	beq.n	401132 <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40113a:	4a5e      	ldr	r2, [pc, #376]	; (4012b4 <pmc_sleep+0x230>)
  40113c:	6a11      	ldr	r1, [r2, #32]
  40113e:	4b61      	ldr	r3, [pc, #388]	; (4012c4 <pmc_sleep+0x240>)
  401140:	400b      	ands	r3, r1
  401142:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401146:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401148:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40114a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40114e:	d0fb      	beq.n	401148 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401150:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  401154:	4a58      	ldr	r2, [pc, #352]	; (4012b8 <pmc_sleep+0x234>)
  401156:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401158:	2c04      	cmp	r4, #4
  40115a:	d05c      	beq.n	401216 <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  40115c:	4c52      	ldr	r4, [pc, #328]	; (4012a8 <pmc_sleep+0x224>)
  40115e:	2301      	movs	r3, #1
  401160:	7023      	strb	r3, [r4, #0]
  401162:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401166:	b662      	cpsie	i

		pmc_enable_waitmode();
  401168:	4b57      	ldr	r3, [pc, #348]	; (4012c8 <pmc_sleep+0x244>)
  40116a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  40116c:	b672      	cpsid	i
  40116e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  401172:	2300      	movs	r3, #0
  401174:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401176:	f017 0f02 	tst.w	r7, #2
  40117a:	d055      	beq.n	401228 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40117c:	4a4d      	ldr	r2, [pc, #308]	; (4012b4 <pmc_sleep+0x230>)
  40117e:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401180:	4952      	ldr	r1, [pc, #328]	; (4012cc <pmc_sleep+0x248>)
  401182:	4019      	ands	r1, r3
  401184:	4b52      	ldr	r3, [pc, #328]	; (4012d0 <pmc_sleep+0x24c>)
  401186:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401188:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40118a:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  40118c:	4b51      	ldr	r3, [pc, #324]	; (4012d4 <pmc_sleep+0x250>)
  40118e:	400b      	ands	r3, r1
  401190:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401194:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401196:	4b50      	ldr	r3, [pc, #320]	; (4012d8 <pmc_sleep+0x254>)
  401198:	4033      	ands	r3, r6
  40119a:	2b00      	cmp	r3, #0
  40119c:	d06e      	beq.n	40127c <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40119e:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  4011a2:	4b44      	ldr	r3, [pc, #272]	; (4012b4 <pmc_sleep+0x230>)
  4011a4:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4011a6:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4011a8:	f1b9 0f02 	cmp.w	r9, #2
  4011ac:	d104      	bne.n	4011b8 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4011ae:	4a41      	ldr	r2, [pc, #260]	; (4012b4 <pmc_sleep+0x230>)
  4011b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011b2:	f013 0f02 	tst.w	r3, #2
  4011b6:	d0fb      	beq.n	4011b0 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  4011b8:	4a3e      	ldr	r2, [pc, #248]	; (4012b4 <pmc_sleep+0x230>)
  4011ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4011c0:	f005 0070 	and.w	r0, r5, #112	; 0x70
  4011c4:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4011c6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ca:	f013 0f08 	tst.w	r3, #8
  4011ce:	d0fb      	beq.n	4011c8 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  4011d0:	4b39      	ldr	r3, [pc, #228]	; (4012b8 <pmc_sleep+0x234>)
  4011d2:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  4011d6:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4011da:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011dc:	461a      	mov	r2, r3
  4011de:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011e0:	f013 0f08 	tst.w	r3, #8
  4011e4:	d0fb      	beq.n	4011de <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4011e6:	4a33      	ldr	r2, [pc, #204]	; (4012b4 <pmc_sleep+0x230>)
  4011e8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ea:	420b      	tst	r3, r1
  4011ec:	d0fc      	beq.n	4011e8 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4011ee:	2200      	movs	r2, #0
  4011f0:	4b2f      	ldr	r3, [pc, #188]	; (4012b0 <pmc_sleep+0x22c>)
  4011f2:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4011f4:	4b39      	ldr	r3, [pc, #228]	; (4012dc <pmc_sleep+0x258>)
  4011f6:	681b      	ldr	r3, [r3, #0]
  4011f8:	b11b      	cbz	r3, 401202 <pmc_sleep+0x17e>
			callback_clocks_restored();
  4011fa:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4011fc:	2200      	movs	r2, #0
  4011fe:	4b37      	ldr	r3, [pc, #220]	; (4012dc <pmc_sleep+0x258>)
  401200:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  401202:	2201      	movs	r2, #1
  401204:	4b28      	ldr	r3, [pc, #160]	; (4012a8 <pmc_sleep+0x224>)
  401206:	701a      	strb	r2, [r3, #0]
  401208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40120c:	b662      	cpsie	i
  40120e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  401212:	4629      	mov	r1, r5
  401214:	e77e      	b.n	401114 <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401216:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  40121a:	6a11      	ldr	r1, [r2, #32]
  40121c:	4b30      	ldr	r3, [pc, #192]	; (4012e0 <pmc_sleep+0x25c>)
  40121e:	400b      	ands	r3, r1
  401220:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401224:	6213      	str	r3, [r2, #32]
  401226:	e799      	b.n	40115c <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  401228:	f017 0f01 	tst.w	r7, #1
  40122c:	d0b3      	beq.n	401196 <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  40122e:	4b21      	ldr	r3, [pc, #132]	; (4012b4 <pmc_sleep+0x230>)
  401230:	6a1b      	ldr	r3, [r3, #32]
  401232:	f013 0f01 	tst.w	r3, #1
  401236:	d10b      	bne.n	401250 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401238:	491e      	ldr	r1, [pc, #120]	; (4012b4 <pmc_sleep+0x230>)
  40123a:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  40123c:	4a29      	ldr	r2, [pc, #164]	; (4012e4 <pmc_sleep+0x260>)
  40123e:	401a      	ands	r2, r3
  401240:	4b29      	ldr	r3, [pc, #164]	; (4012e8 <pmc_sleep+0x264>)
  401242:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401244:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401246:	460a      	mov	r2, r1
  401248:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40124a:	f013 0f01 	tst.w	r3, #1
  40124e:	d0fb      	beq.n	401248 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401250:	4b18      	ldr	r3, [pc, #96]	; (4012b4 <pmc_sleep+0x230>)
  401252:	6a1b      	ldr	r3, [r3, #32]
  401254:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401258:	d108      	bne.n	40126c <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40125a:	4a16      	ldr	r2, [pc, #88]	; (4012b4 <pmc_sleep+0x230>)
  40125c:	6a11      	ldr	r1, [r2, #32]
  40125e:	4b23      	ldr	r3, [pc, #140]	; (4012ec <pmc_sleep+0x268>)
  401260:	430b      	orrs	r3, r1
  401262:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401264:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401266:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40126a:	d0fb      	beq.n	401264 <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40126c:	4a11      	ldr	r2, [pc, #68]	; (4012b4 <pmc_sleep+0x230>)
  40126e:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401270:	4b18      	ldr	r3, [pc, #96]	; (4012d4 <pmc_sleep+0x250>)
  401272:	400b      	ands	r3, r1
  401274:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401278:	6213      	str	r3, [r2, #32]
  40127a:	e78c      	b.n	401196 <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  40127c:	2100      	movs	r1, #0
  40127e:	e793      	b.n	4011a8 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401280:	4a08      	ldr	r2, [pc, #32]	; (4012a4 <pmc_sleep+0x220>)
  401282:	6913      	ldr	r3, [r2, #16]
  401284:	f043 0304 	orr.w	r3, r3, #4
  401288:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  40128a:	4a19      	ldr	r2, [pc, #100]	; (4012f0 <pmc_sleep+0x26c>)
  40128c:	4b19      	ldr	r3, [pc, #100]	; (4012f4 <pmc_sleep+0x270>)
  40128e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401290:	2201      	movs	r2, #1
  401292:	4b05      	ldr	r3, [pc, #20]	; (4012a8 <pmc_sleep+0x224>)
  401294:	701a      	strb	r2, [r3, #0]
  401296:	f3bf 8f5f 	dmb	sy
  40129a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  40129c:	bf30      	wfi
  40129e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4012a2:	bf00      	nop
  4012a4:	e000ed00 	.word	0xe000ed00
  4012a8:	20400018 	.word	0x20400018
  4012ac:	00401035 	.word	0x00401035
  4012b0:	20400c68 	.word	0x20400c68
  4012b4:	400e0600 	.word	0x400e0600
  4012b8:	400e0c00 	.word	0x400e0c00
  4012bc:	00370008 	.word	0x00370008
  4012c0:	00400fc1 	.word	0x00400fc1
  4012c4:	fec8ffff 	.word	0xfec8ffff
  4012c8:	00401039 	.word	0x00401039
  4012cc:	fec8fffc 	.word	0xfec8fffc
  4012d0:	01370002 	.word	0x01370002
  4012d4:	ffc8ff87 	.word	0xffc8ff87
  4012d8:	07ff0000 	.word	0x07ff0000
  4012dc:	20400c6c 	.word	0x20400c6c
  4012e0:	ffc8fffe 	.word	0xffc8fffe
  4012e4:	ffc8fffc 	.word	0xffc8fffc
  4012e8:	00370001 	.word	0x00370001
  4012ec:	01370000 	.word	0x01370000
  4012f0:	a5000004 	.word	0xa5000004
  4012f4:	400e1810 	.word	0x400e1810

004012f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012f8:	e7fe      	b.n	4012f8 <Dummy_Handler>
	...

004012fc <Reset_Handler>:
{
  4012fc:	b500      	push	{lr}
  4012fe:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401300:	4b25      	ldr	r3, [pc, #148]	; (401398 <Reset_Handler+0x9c>)
  401302:	4a26      	ldr	r2, [pc, #152]	; (40139c <Reset_Handler+0xa0>)
  401304:	429a      	cmp	r2, r3
  401306:	d010      	beq.n	40132a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401308:	4b25      	ldr	r3, [pc, #148]	; (4013a0 <Reset_Handler+0xa4>)
  40130a:	4a23      	ldr	r2, [pc, #140]	; (401398 <Reset_Handler+0x9c>)
  40130c:	429a      	cmp	r2, r3
  40130e:	d20c      	bcs.n	40132a <Reset_Handler+0x2e>
  401310:	3b01      	subs	r3, #1
  401312:	1a9b      	subs	r3, r3, r2
  401314:	f023 0303 	bic.w	r3, r3, #3
  401318:	3304      	adds	r3, #4
  40131a:	4413      	add	r3, r2
  40131c:	491f      	ldr	r1, [pc, #124]	; (40139c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40131e:	f851 0b04 	ldr.w	r0, [r1], #4
  401322:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401326:	429a      	cmp	r2, r3
  401328:	d1f9      	bne.n	40131e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  40132a:	4b1e      	ldr	r3, [pc, #120]	; (4013a4 <Reset_Handler+0xa8>)
  40132c:	4a1e      	ldr	r2, [pc, #120]	; (4013a8 <Reset_Handler+0xac>)
  40132e:	429a      	cmp	r2, r3
  401330:	d20a      	bcs.n	401348 <Reset_Handler+0x4c>
  401332:	3b01      	subs	r3, #1
  401334:	1a9b      	subs	r3, r3, r2
  401336:	f023 0303 	bic.w	r3, r3, #3
  40133a:	3304      	adds	r3, #4
  40133c:	4413      	add	r3, r2
                *pDest++ = 0;
  40133e:	2100      	movs	r1, #0
  401340:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401344:	4293      	cmp	r3, r2
  401346:	d1fb      	bne.n	401340 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401348:	4a18      	ldr	r2, [pc, #96]	; (4013ac <Reset_Handler+0xb0>)
  40134a:	4b19      	ldr	r3, [pc, #100]	; (4013b0 <Reset_Handler+0xb4>)
  40134c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401350:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401352:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401356:	fab3 f383 	clz	r3, r3
  40135a:	095b      	lsrs	r3, r3, #5
  40135c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40135e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401360:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401364:	2200      	movs	r2, #0
  401366:	4b13      	ldr	r3, [pc, #76]	; (4013b4 <Reset_Handler+0xb8>)
  401368:	701a      	strb	r2, [r3, #0]
	return flags;
  40136a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  40136c:	4a12      	ldr	r2, [pc, #72]	; (4013b8 <Reset_Handler+0xbc>)
  40136e:	6813      	ldr	r3, [r2, #0]
  401370:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401374:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401376:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40137a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40137e:	b129      	cbz	r1, 40138c <Reset_Handler+0x90>
		cpu_irq_enable();
  401380:	2201      	movs	r2, #1
  401382:	4b0c      	ldr	r3, [pc, #48]	; (4013b4 <Reset_Handler+0xb8>)
  401384:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401386:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40138a:	b662      	cpsie	i
        __libc_init_array();
  40138c:	4b0b      	ldr	r3, [pc, #44]	; (4013bc <Reset_Handler+0xc0>)
  40138e:	4798      	blx	r3
        main();
  401390:	4b0b      	ldr	r3, [pc, #44]	; (4013c0 <Reset_Handler+0xc4>)
  401392:	4798      	blx	r3
  401394:	e7fe      	b.n	401394 <Reset_Handler+0x98>
  401396:	bf00      	nop
  401398:	20400000 	.word	0x20400000
  40139c:	004070c4 	.word	0x004070c4
  4013a0:	204009d0 	.word	0x204009d0
  4013a4:	20400d58 	.word	0x20400d58
  4013a8:	204009d0 	.word	0x204009d0
  4013ac:	e000ed00 	.word	0xe000ed00
  4013b0:	00400000 	.word	0x00400000
  4013b4:	20400018 	.word	0x20400018
  4013b8:	e000ed88 	.word	0xe000ed88
  4013bc:	00402325 	.word	0x00402325
  4013c0:	004018c9 	.word	0x004018c9

004013c4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4013c4:	4b3b      	ldr	r3, [pc, #236]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  4013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013c8:	f003 0303 	and.w	r3, r3, #3
  4013cc:	2b01      	cmp	r3, #1
  4013ce:	d01d      	beq.n	40140c <SystemCoreClockUpdate+0x48>
  4013d0:	b183      	cbz	r3, 4013f4 <SystemCoreClockUpdate+0x30>
  4013d2:	2b02      	cmp	r3, #2
  4013d4:	d036      	beq.n	401444 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4013d6:	4b37      	ldr	r3, [pc, #220]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  4013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013da:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013de:	2b70      	cmp	r3, #112	; 0x70
  4013e0:	d05f      	beq.n	4014a2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013e2:	4b34      	ldr	r3, [pc, #208]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  4013e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4013e6:	4934      	ldr	r1, [pc, #208]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  4013e8:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4013ec:	680b      	ldr	r3, [r1, #0]
  4013ee:	40d3      	lsrs	r3, r2
  4013f0:	600b      	str	r3, [r1, #0]
  4013f2:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4013f4:	4b31      	ldr	r3, [pc, #196]	; (4014bc <SystemCoreClockUpdate+0xf8>)
  4013f6:	695b      	ldr	r3, [r3, #20]
  4013f8:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013fc:	bf14      	ite	ne
  4013fe:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401402:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401406:	4b2c      	ldr	r3, [pc, #176]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401408:	601a      	str	r2, [r3, #0]
  40140a:	e7e4      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40140c:	4b29      	ldr	r3, [pc, #164]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  40140e:	6a1b      	ldr	r3, [r3, #32]
  401410:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401414:	d003      	beq.n	40141e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401416:	4a2a      	ldr	r2, [pc, #168]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401418:	4b27      	ldr	r3, [pc, #156]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  40141a:	601a      	str	r2, [r3, #0]
  40141c:	e7db      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40141e:	4a29      	ldr	r2, [pc, #164]	; (4014c4 <SystemCoreClockUpdate+0x100>)
  401420:	4b25      	ldr	r3, [pc, #148]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401422:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401424:	4b23      	ldr	r3, [pc, #140]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401426:	6a1b      	ldr	r3, [r3, #32]
  401428:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40142c:	2b10      	cmp	r3, #16
  40142e:	d005      	beq.n	40143c <SystemCoreClockUpdate+0x78>
  401430:	2b20      	cmp	r3, #32
  401432:	d1d0      	bne.n	4013d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  401434:	4a22      	ldr	r2, [pc, #136]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401436:	4b20      	ldr	r3, [pc, #128]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401438:	601a      	str	r2, [r3, #0]
          break;
  40143a:	e7cc      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40143c:	4a22      	ldr	r2, [pc, #136]	; (4014c8 <SystemCoreClockUpdate+0x104>)
  40143e:	4b1e      	ldr	r3, [pc, #120]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401440:	601a      	str	r2, [r3, #0]
          break;
  401442:	e7c8      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401444:	4b1b      	ldr	r3, [pc, #108]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401446:	6a1b      	ldr	r3, [r3, #32]
  401448:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40144c:	d016      	beq.n	40147c <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40144e:	4a1c      	ldr	r2, [pc, #112]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401450:	4b19      	ldr	r3, [pc, #100]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401452:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401454:	4b17      	ldr	r3, [pc, #92]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401458:	f003 0303 	and.w	r3, r3, #3
  40145c:	2b02      	cmp	r3, #2
  40145e:	d1ba      	bne.n	4013d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401460:	4a14      	ldr	r2, [pc, #80]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401462:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401464:	6a92      	ldr	r2, [r2, #40]	; 0x28
  401466:	4814      	ldr	r0, [pc, #80]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401468:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40146c:	6803      	ldr	r3, [r0, #0]
  40146e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401472:	b2d2      	uxtb	r2, r2
  401474:	fbb3 f3f2 	udiv	r3, r3, r2
  401478:	6003      	str	r3, [r0, #0]
  40147a:	e7ac      	b.n	4013d6 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40147c:	4a11      	ldr	r2, [pc, #68]	; (4014c4 <SystemCoreClockUpdate+0x100>)
  40147e:	4b0e      	ldr	r3, [pc, #56]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401480:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401482:	4b0c      	ldr	r3, [pc, #48]	; (4014b4 <SystemCoreClockUpdate+0xf0>)
  401484:	6a1b      	ldr	r3, [r3, #32]
  401486:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40148a:	2b10      	cmp	r3, #16
  40148c:	d005      	beq.n	40149a <SystemCoreClockUpdate+0xd6>
  40148e:	2b20      	cmp	r3, #32
  401490:	d1e0      	bne.n	401454 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401492:	4a0b      	ldr	r2, [pc, #44]	; (4014c0 <SystemCoreClockUpdate+0xfc>)
  401494:	4b08      	ldr	r3, [pc, #32]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  401496:	601a      	str	r2, [r3, #0]
          break;
  401498:	e7dc      	b.n	401454 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40149a:	4a0b      	ldr	r2, [pc, #44]	; (4014c8 <SystemCoreClockUpdate+0x104>)
  40149c:	4b06      	ldr	r3, [pc, #24]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  40149e:	601a      	str	r2, [r3, #0]
          break;
  4014a0:	e7d8      	b.n	401454 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4014a2:	4a05      	ldr	r2, [pc, #20]	; (4014b8 <SystemCoreClockUpdate+0xf4>)
  4014a4:	6813      	ldr	r3, [r2, #0]
  4014a6:	4909      	ldr	r1, [pc, #36]	; (4014cc <SystemCoreClockUpdate+0x108>)
  4014a8:	fba1 1303 	umull	r1, r3, r1, r3
  4014ac:	085b      	lsrs	r3, r3, #1
  4014ae:	6013      	str	r3, [r2, #0]
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop
  4014b4:	400e0600 	.word	0x400e0600
  4014b8:	2040001c 	.word	0x2040001c
  4014bc:	400e1810 	.word	0x400e1810
  4014c0:	00b71b00 	.word	0x00b71b00
  4014c4:	003d0900 	.word	0x003d0900
  4014c8:	007a1200 	.word	0x007a1200
  4014cc:	aaaaaaab 	.word	0xaaaaaaab

004014d0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014d0:	4b16      	ldr	r3, [pc, #88]	; (40152c <system_init_flash+0x5c>)
  4014d2:	4298      	cmp	r0, r3
  4014d4:	d913      	bls.n	4014fe <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014d6:	4b16      	ldr	r3, [pc, #88]	; (401530 <system_init_flash+0x60>)
  4014d8:	4298      	cmp	r0, r3
  4014da:	d915      	bls.n	401508 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014dc:	4b15      	ldr	r3, [pc, #84]	; (401534 <system_init_flash+0x64>)
  4014de:	4298      	cmp	r0, r3
  4014e0:	d916      	bls.n	401510 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014e2:	4b15      	ldr	r3, [pc, #84]	; (401538 <system_init_flash+0x68>)
  4014e4:	4298      	cmp	r0, r3
  4014e6:	d917      	bls.n	401518 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014e8:	4b14      	ldr	r3, [pc, #80]	; (40153c <system_init_flash+0x6c>)
  4014ea:	4298      	cmp	r0, r3
  4014ec:	d918      	bls.n	401520 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4014ee:	4b14      	ldr	r3, [pc, #80]	; (401540 <system_init_flash+0x70>)
  4014f0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014f2:	bf94      	ite	ls
  4014f4:	4a13      	ldrls	r2, [pc, #76]	; (401544 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4014f6:	4a14      	ldrhi	r2, [pc, #80]	; (401548 <system_init_flash+0x78>)
  4014f8:	4b14      	ldr	r3, [pc, #80]	; (40154c <system_init_flash+0x7c>)
  4014fa:	601a      	str	r2, [r3, #0]
  4014fc:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401502:	4b12      	ldr	r3, [pc, #72]	; (40154c <system_init_flash+0x7c>)
  401504:	601a      	str	r2, [r3, #0]
  401506:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401508:	4a11      	ldr	r2, [pc, #68]	; (401550 <system_init_flash+0x80>)
  40150a:	4b10      	ldr	r3, [pc, #64]	; (40154c <system_init_flash+0x7c>)
  40150c:	601a      	str	r2, [r3, #0]
  40150e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401510:	4a10      	ldr	r2, [pc, #64]	; (401554 <system_init_flash+0x84>)
  401512:	4b0e      	ldr	r3, [pc, #56]	; (40154c <system_init_flash+0x7c>)
  401514:	601a      	str	r2, [r3, #0]
  401516:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401518:	4a0f      	ldr	r2, [pc, #60]	; (401558 <system_init_flash+0x88>)
  40151a:	4b0c      	ldr	r3, [pc, #48]	; (40154c <system_init_flash+0x7c>)
  40151c:	601a      	str	r2, [r3, #0]
  40151e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401520:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401524:	4b09      	ldr	r3, [pc, #36]	; (40154c <system_init_flash+0x7c>)
  401526:	601a      	str	r2, [r3, #0]
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	015ef3bf 	.word	0x015ef3bf
  401530:	02bde77f 	.word	0x02bde77f
  401534:	041cdb3f 	.word	0x041cdb3f
  401538:	057bceff 	.word	0x057bceff
  40153c:	06dac2bf 	.word	0x06dac2bf
  401540:	0839b67f 	.word	0x0839b67f
  401544:	04000500 	.word	0x04000500
  401548:	04000600 	.word	0x04000600
  40154c:	400e0c00 	.word	0x400e0c00
  401550:	04000100 	.word	0x04000100
  401554:	04000200 	.word	0x04000200
  401558:	04000300 	.word	0x04000300

0040155c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40155c:	4b0a      	ldr	r3, [pc, #40]	; (401588 <_sbrk+0x2c>)
  40155e:	681b      	ldr	r3, [r3, #0]
  401560:	b153      	cbz	r3, 401578 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401562:	4b09      	ldr	r3, [pc, #36]	; (401588 <_sbrk+0x2c>)
  401564:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401566:	181a      	adds	r2, r3, r0
  401568:	4908      	ldr	r1, [pc, #32]	; (40158c <_sbrk+0x30>)
  40156a:	4291      	cmp	r1, r2
  40156c:	db08      	blt.n	401580 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40156e:	4610      	mov	r0, r2
  401570:	4a05      	ldr	r2, [pc, #20]	; (401588 <_sbrk+0x2c>)
  401572:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401574:	4618      	mov	r0, r3
  401576:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401578:	4a05      	ldr	r2, [pc, #20]	; (401590 <_sbrk+0x34>)
  40157a:	4b03      	ldr	r3, [pc, #12]	; (401588 <_sbrk+0x2c>)
  40157c:	601a      	str	r2, [r3, #0]
  40157e:	e7f0      	b.n	401562 <_sbrk+0x6>
		return (caddr_t) -1;	
  401580:	f04f 30ff 	mov.w	r0, #4294967295
}
  401584:	4770      	bx	lr
  401586:	bf00      	nop
  401588:	20400c70 	.word	0x20400c70
  40158c:	2045fffc 	.word	0x2045fffc
  401590:	20402f58 	.word	0x20402f58

00401594 <trig_pulse>:
void trig_pulse(Pio *pio, uint32_t mask) {
  401594:	b538      	push	{r3, r4, r5, lr}
  401596:	4604      	mov	r4, r0
  401598:	460d      	mov	r5, r1
	pio_set(pio, mask);
  40159a:	4b05      	ldr	r3, [pc, #20]	; (4015b0 <trig_pulse+0x1c>)
  40159c:	4798      	blx	r3
	delay_us(10);
  40159e:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4015a2:	4b04      	ldr	r3, [pc, #16]	; (4015b4 <trig_pulse+0x20>)
  4015a4:	4798      	blx	r3
	pio_clear(pio, mask);
  4015a6:	4629      	mov	r1, r5
  4015a8:	4620      	mov	r0, r4
  4015aa:	4b03      	ldr	r3, [pc, #12]	; (4015b8 <trig_pulse+0x24>)
  4015ac:	4798      	blx	r3
  4015ae:	bd38      	pop	{r3, r4, r5, pc}
  4015b0:	00400bad 	.word	0x00400bad
  4015b4:	20400001 	.word	0x20400001
  4015b8:	00400bb1 	.word	0x00400bb1

004015bc <pin_toggle>:
}

void pin_toggle(Pio *pio, uint32_t mask) {
  4015bc:	b538      	push	{r3, r4, r5, lr}
  4015be:	4604      	mov	r4, r0
  4015c0:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  4015c2:	4b06      	ldr	r3, [pc, #24]	; (4015dc <pin_toggle+0x20>)
  4015c4:	4798      	blx	r3
  4015c6:	b920      	cbnz	r0, 4015d2 <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  4015c8:	4629      	mov	r1, r5
  4015ca:	4620      	mov	r0, r4
  4015cc:	4b04      	ldr	r3, [pc, #16]	; (4015e0 <pin_toggle+0x24>)
  4015ce:	4798      	blx	r3
  4015d0:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  4015d2:	4629      	mov	r1, r5
  4015d4:	4620      	mov	r0, r4
  4015d6:	4b03      	ldr	r3, [pc, #12]	; (4015e4 <pin_toggle+0x28>)
  4015d8:	4798      	blx	r3
  4015da:	bd38      	pop	{r3, r4, r5, pc}
  4015dc:	00400d51 	.word	0x00400d51
  4015e0:	00400bad 	.word	0x00400bad
  4015e4:	00400bb1 	.word	0x00400bb1

004015e8 <output_init>:
void output_init(Pio *p_pio, const uint32_t ul_mask, uint32_t ul_id, int estado) {
  4015e8:	b570      	push	{r4, r5, r6, lr}
  4015ea:	b082      	sub	sp, #8
  4015ec:	4604      	mov	r4, r0
  4015ee:	460d      	mov	r5, r1
  4015f0:	461e      	mov	r6, r3
	pmc_enable_periph_clk(ul_id);
  4015f2:	4610      	mov	r0, r2
  4015f4:	4b05      	ldr	r3, [pc, #20]	; (40160c <output_init+0x24>)
  4015f6:	4798      	blx	r3
	pio_set_output(p_pio, ul_mask, estado, 0, 0);
  4015f8:	2300      	movs	r3, #0
  4015fa:	9300      	str	r3, [sp, #0]
  4015fc:	4632      	mov	r2, r6
  4015fe:	4629      	mov	r1, r5
  401600:	4620      	mov	r0, r4
  401602:	4c03      	ldr	r4, [pc, #12]	; (401610 <output_init+0x28>)
  401604:	47a0      	blx	r4
};
  401606:	b002      	add	sp, #8
  401608:	bd70      	pop	{r4, r5, r6, pc}
  40160a:	bf00      	nop
  40160c:	00400fe1 	.word	0x00400fe1
  401610:	00400c97 	.word	0x00400c97

00401614 <input_init>:

// BUT1_PIO -- p_pio
// BUT1_IDX_MASK -- ul_mask
// BUT1_PIO_ID -- ul_id

void input_init(Pio *p_pio, const uint32_t ul_mask, uint32_t ul_id, void (*p_handler) (), int only_rise) {
  401614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401618:	b082      	sub	sp, #8
  40161a:	4605      	mov	r5, r0
  40161c:	460e      	mov	r6, r1
  40161e:	4614      	mov	r4, r2
  401620:	461f      	mov	r7, r3
	pmc_enable_periph_clk(ul_id);
  401622:	4610      	mov	r0, r2
  401624:	4b1a      	ldr	r3, [pc, #104]	; (401690 <input_init+0x7c>)
  401626:	4798      	blx	r3

	// Configura PIO para lidar com o pino do botão como entrada
	// com pull-up
	//pio_configure(p_pio, PIO_INPUT, ul_mask, PIO_PULLUP | PIO_DEBOUNCE);
	// sem pull-up
	pio_configure(p_pio, PIO_INPUT, ul_mask, PIO_DEFAULT);
  401628:	2300      	movs	r3, #0
  40162a:	4632      	mov	r2, r6
  40162c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401630:	4628      	mov	r0, r5
  401632:	f8df 8074 	ldr.w	r8, [pc, #116]	; 4016a8 <input_init+0x94>
  401636:	47c0      	blx	r8
	//pio_set_debounce_filter(p_pio, ul_mask, 60);

	// Configura interrupção no pino referente ao botao e associa
	// função de callback caso uma interrupção for gerada
	// a função de callback é a: but_callback()
	pio_handler_set(p_pio,
  401638:	9b08      	ldr	r3, [sp, #32]
  40163a:	2b00      	cmp	r3, #0
  40163c:	9700      	str	r7, [sp, #0]
  40163e:	bf14      	ite	ne
  401640:	2370      	movne	r3, #112	; 0x70
  401642:	2340      	moveq	r3, #64	; 0x40
  401644:	4632      	mov	r2, r6
  401646:	4621      	mov	r1, r4
  401648:	4628      	mov	r0, r5
  40164a:	4f12      	ldr	r7, [pc, #72]	; (401694 <input_init+0x80>)
  40164c:	47b8      	blx	r7
		only_rise ? PIO_IT_RISE_EDGE : PIO_IT_EDGE,
		p_handler
	);

	// Ativa interrupção e limpa primeira IRQ gerada na ativacao
	pio_enable_interrupt(p_pio, ul_mask);
  40164e:	4631      	mov	r1, r6
  401650:	4628      	mov	r0, r5
  401652:	4b11      	ldr	r3, [pc, #68]	; (401698 <input_init+0x84>)
  401654:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  401656:	4628      	mov	r0, r5
  401658:	4b10      	ldr	r3, [pc, #64]	; (40169c <input_init+0x88>)
  40165a:	4798      	blx	r3
	
	// Configura NVIC para receber interrupcoes do PIO do botao
	// com prioridade 4 (quanto mais próximo de 0 maior)
	NVIC_EnableIRQ(ul_id);
  40165c:	b262      	sxtb	r2, r4
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40165e:	0950      	lsrs	r0, r2, #5
  401660:	b2e4      	uxtb	r4, r4
  401662:	f004 011f 	and.w	r1, r4, #31
  401666:	2301      	movs	r3, #1
  401668:	408b      	lsls	r3, r1
  40166a:	490d      	ldr	r1, [pc, #52]	; (4016a0 <input_init+0x8c>)
  40166c:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  401670:	2a00      	cmp	r2, #0
  401672:	db07      	blt.n	401684 <input_init+0x70>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401674:	4b0a      	ldr	r3, [pc, #40]	; (4016a0 <input_init+0x8c>)
  401676:	4413      	add	r3, r2
  401678:	2280      	movs	r2, #128	; 0x80
  40167a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	NVIC_SetPriority(ul_id, 4); // Prioridade 4
}
  40167e:	b002      	add	sp, #8
  401680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401684:	f004 040f 	and.w	r4, r4, #15
  401688:	4b06      	ldr	r3, [pc, #24]	; (4016a4 <input_init+0x90>)
  40168a:	2280      	movs	r2, #128	; 0x80
  40168c:	551a      	strb	r2, [r3, r4]
  40168e:	e7f6      	b.n	40167e <input_init+0x6a>
  401690:	00400fe1 	.word	0x00400fe1
  401694:	00400ded 	.word	0x00400ded
  401698:	00400d8f 	.word	0x00400d8f
  40169c:	00400d93 	.word	0x00400d93
  4016a0:	e000e100 	.word	0xe000e100
  4016a4:	e000ed14 	.word	0xe000ed14
  4016a8:	00400cc1 	.word	0x00400cc1

004016ac <TC_init>:

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4016ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4016b0:	b085      	sub	sp, #20
  4016b2:	4606      	mov	r6, r0
  4016b4:	460c      	mov	r4, r1
  4016b6:	4617      	mov	r7, r2
  4016b8:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  4016ba:	4608      	mov	r0, r1
  4016bc:	4b1c      	ldr	r3, [pc, #112]	; (401730 <TC_init+0x84>)
  4016be:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupçcão no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4016c0:	4d1c      	ldr	r5, [pc, #112]	; (401734 <TC_init+0x88>)
  4016c2:	9500      	str	r5, [sp, #0]
  4016c4:	ab02      	add	r3, sp, #8
  4016c6:	aa03      	add	r2, sp, #12
  4016c8:	4629      	mov	r1, r5
  4016ca:	4640      	mov	r0, r8
  4016cc:	f8df 9080 	ldr.w	r9, [pc, #128]	; 401750 <TC_init+0xa4>
  4016d0:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4016d2:	9a02      	ldr	r2, [sp, #8]
  4016d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  4016d8:	4639      	mov	r1, r7
  4016da:	4630      	mov	r0, r6
  4016dc:	4b16      	ldr	r3, [pc, #88]	; (401738 <TC_init+0x8c>)
  4016de:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4016e0:	9a03      	ldr	r2, [sp, #12]
  4016e2:	fbb5 f2f2 	udiv	r2, r5, r2
  4016e6:	fbb2 f2f8 	udiv	r2, r2, r8
  4016ea:	4639      	mov	r1, r7
  4016ec:	4630      	mov	r0, r6
  4016ee:	4b13      	ldr	r3, [pc, #76]	; (40173c <TC_init+0x90>)
  4016f0:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  4016f2:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4016f4:	2b00      	cmp	r3, #0
  4016f6:	db13      	blt.n	401720 <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016f8:	4a11      	ldr	r2, [pc, #68]	; (401740 <TC_init+0x94>)
  4016fa:	2180      	movs	r1, #128	; 0x80
  4016fc:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016fe:	095b      	lsrs	r3, r3, #5
  401700:	f004 041f 	and.w	r4, r4, #31
  401704:	2201      	movs	r2, #1
  401706:	fa02 f404 	lsl.w	r4, r2, r4
  40170a:	4a0e      	ldr	r2, [pc, #56]	; (401744 <TC_init+0x98>)
  40170c:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401710:	2210      	movs	r2, #16
  401712:	4639      	mov	r1, r7
  401714:	4630      	mov	r0, r6
  401716:	4b0c      	ldr	r3, [pc, #48]	; (401748 <TC_init+0x9c>)
  401718:	4798      	blx	r3
}
  40171a:	b005      	add	sp, #20
  40171c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401720:	f004 010f 	and.w	r1, r4, #15
  401724:	4a09      	ldr	r2, [pc, #36]	; (40174c <TC_init+0xa0>)
  401726:	440a      	add	r2, r1
  401728:	2180      	movs	r1, #128	; 0x80
  40172a:	7611      	strb	r1, [r2, #24]
  40172c:	e7e7      	b.n	4016fe <TC_init+0x52>
  40172e:	bf00      	nop
  401730:	00400fe1 	.word	0x00400fe1
  401734:	11e1a300 	.word	0x11e1a300
  401738:	004003bb 	.word	0x004003bb
  40173c:	004003dd 	.word	0x004003dd
  401740:	e000e400 	.word	0xe000e400
  401744:	e000e100 	.word	0xe000e100
  401748:	004003e5 	.word	0x004003e5
  40174c:	e000ecfc 	.word	0xe000ecfc
  401750:	004003f5 	.word	0x004003f5

00401754 <RTT_init>:

void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  401754:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401758:	ed2d 8b02 	vpush	{d8}
  40175c:	b082      	sub	sp, #8
  40175e:	ee08 0a10 	vmov	s16, r0
  401762:	4688      	mov	r8, r1
  401764:	4617      	mov	r7, r2

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
	
	rtt_sel_source(RTT, false);
  401766:	4c20      	ldr	r4, [pc, #128]	; (4017e8 <RTT_init+0x94>)
  401768:	2100      	movs	r1, #0
  40176a:	4620      	mov	r0, r4
  40176c:	4b1f      	ldr	r3, [pc, #124]	; (4017ec <RTT_init+0x98>)
  40176e:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  401770:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 4017f0 <RTT_init+0x9c>
  401774:	eec7 7a08 	vdiv.f32	s15, s14, s16
  401778:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40177c:	edcd 7a01 	vstr	s15, [sp, #4]
	rtt_init(RTT, pllPreScale);
  401780:	f8bd 1004 	ldrh.w	r1, [sp, #4]
  401784:	4620      	mov	r0, r4
  401786:	4b1b      	ldr	r3, [pc, #108]	; (4017f4 <RTT_init+0xa0>)
  401788:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  40178a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
  40178e:	d116      	bne.n	4017be <RTT_init+0x6a>
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401790:	4b19      	ldr	r3, [pc, #100]	; (4017f8 <RTT_init+0xa4>)
  401792:	2208      	movs	r2, #8
  401794:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401798:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40179c:	2180      	movs	r1, #128	; 0x80
  40179e:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4017a2:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(RTT_IRQn);
	NVIC_SetPriority(RTT_IRQn, 4);
	NVIC_EnableIRQ(RTT_IRQn);

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  4017a4:	f417 3f40 	tst.w	r7, #196608	; 0x30000
  4017a8:	d119      	bne.n	4017de <RTT_init+0x8a>
		rtt_enable_interrupt(RTT, rttIRQSource);
	else
		rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4017aa:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4017ae:	480e      	ldr	r0, [pc, #56]	; (4017e8 <RTT_init+0x94>)
  4017b0:	4b12      	ldr	r3, [pc, #72]	; (4017fc <RTT_init+0xa8>)
  4017b2:	4798      	blx	r3
	
  4017b4:	b002      	add	sp, #8
  4017b6:	ecbd 8b02 	vpop	{d8}
  4017ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ul_previous_time = rtt_read_timer_value(RTT);
  4017be:	4620      	mov	r0, r4
  4017c0:	4b0f      	ldr	r3, [pc, #60]	; (401800 <RTT_init+0xac>)
  4017c2:	4798      	blx	r3
  4017c4:	4604      	mov	r4, r0
		while (ul_previous_time == rtt_read_timer_value(RTT));
  4017c6:	4e08      	ldr	r6, [pc, #32]	; (4017e8 <RTT_init+0x94>)
  4017c8:	4d0d      	ldr	r5, [pc, #52]	; (401800 <RTT_init+0xac>)
  4017ca:	4630      	mov	r0, r6
  4017cc:	47a8      	blx	r5
  4017ce:	4284      	cmp	r4, r0
  4017d0:	d0fb      	beq.n	4017ca <RTT_init+0x76>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  4017d2:	eb04 0108 	add.w	r1, r4, r8
  4017d6:	4804      	ldr	r0, [pc, #16]	; (4017e8 <RTT_init+0x94>)
  4017d8:	4b0a      	ldr	r3, [pc, #40]	; (401804 <RTT_init+0xb0>)
  4017da:	4798      	blx	r3
  4017dc:	e7d8      	b.n	401790 <RTT_init+0x3c>
		rtt_enable_interrupt(RTT, rttIRQSource);
  4017de:	4639      	mov	r1, r7
  4017e0:	4801      	ldr	r0, [pc, #4]	; (4017e8 <RTT_init+0x94>)
  4017e2:	4b09      	ldr	r3, [pc, #36]	; (401808 <RTT_init+0xb4>)
  4017e4:	4798      	blx	r3
  4017e6:	e7e5      	b.n	4017b4 <RTT_init+0x60>
  4017e8:	400e1830 	.word	0x400e1830
  4017ec:	004001c1 	.word	0x004001c1
  4017f0:	47000000 	.word	0x47000000
  4017f4:	004001ad 	.word	0x004001ad
  4017f8:	e000e100 	.word	0xe000e100
  4017fc:	00400201 	.word	0x00400201
  401800:	00400215 	.word	0x00400215
  401804:	0040022d 	.word	0x0040022d
  401808:	004001ed 	.word	0x004001ed

0040180c <echo_callback>:
void but1_callback(void) {
	but1_press_flag = 1;
}


void echo_callback(void) {
  40180c:	b508      	push	{r3, lr}
	if (!pio_get(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK)) {
  40180e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401812:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401816:	480f      	ldr	r0, [pc, #60]	; (401854 <echo_callback+0x48>)
  401818:	4b0f      	ldr	r3, [pc, #60]	; (401858 <echo_callback+0x4c>)
  40181a:	4798      	blx	r3
  40181c:	b918      	cbnz	r0, 401826 <echo_callback+0x1a>
		fall_flag = 1;
  40181e:	2201      	movs	r2, #1
  401820:	4b0e      	ldr	r3, [pc, #56]	; (40185c <echo_callback+0x50>)
  401822:	601a      	str	r2, [r3, #0]
  401824:	bd08      	pop	{r3, pc}
	} 
	
	else if (pio_get(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK)) {
  401826:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40182a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40182e:	4809      	ldr	r0, [pc, #36]	; (401854 <echo_callback+0x48>)
  401830:	4b09      	ldr	r3, [pc, #36]	; (401858 <echo_callback+0x4c>)
  401832:	4798      	blx	r3
  401834:	b900      	cbnz	r0, 401838 <echo_callback+0x2c>
  401836:	bd08      	pop	{r3, pc}
		RTT_init(RTT_FREQ, rtt_alarm, RTT_MR_ALMIEN);
  401838:	4b09      	ldr	r3, [pc, #36]	; (401860 <echo_callback+0x54>)
  40183a:	edd3 7a00 	vldr	s15, [r3]
  40183e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  401846:	ee17 1a90 	vmov	r1, s15
  40184a:	4806      	ldr	r0, [pc, #24]	; (401864 <echo_callback+0x58>)
  40184c:	4b06      	ldr	r3, [pc, #24]	; (401868 <echo_callback+0x5c>)
  40184e:	4798      	blx	r3
	}
}
  401850:	e7f1      	b.n	401836 <echo_callback+0x2a>
  401852:	bf00      	nop
  401854:	400e1400 	.word	0x400e1400
  401858:	00400bb5 	.word	0x00400bb5
  40185c:	20400c74 	.word	0x20400c74
  401860:	20400020 	.word	0x20400020
  401864:	46fa0000 	.word	0x46fa0000
  401868:	00401755 	.word	0x00401755

0040186c <TC0_Handler>:
void TC0_Handler(void) {
  40186c:	b510      	push	{r4, lr}
  40186e:	b082      	sub	sp, #8
	volatile uint32_t status = tc_get_status(TC0, 0);
  401870:	2100      	movs	r1, #0
  401872:	4807      	ldr	r0, [pc, #28]	; (401890 <TC0_Handler+0x24>)
  401874:	4b07      	ldr	r3, [pc, #28]	; (401894 <TC0_Handler+0x28>)
  401876:	4798      	blx	r3
  401878:	9001      	str	r0, [sp, #4]
	trig_pulse(TRIG_PIO, TRIG_PIO_IDX_MASK);
  40187a:	4c07      	ldr	r4, [pc, #28]	; (401898 <TC0_Handler+0x2c>)
  40187c:	2140      	movs	r1, #64	; 0x40
  40187e:	4620      	mov	r0, r4
  401880:	4b06      	ldr	r3, [pc, #24]	; (40189c <TC0_Handler+0x30>)
  401882:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIO_IDX_MASK);
  401884:	2101      	movs	r1, #1
  401886:	4620      	mov	r0, r4
  401888:	4b05      	ldr	r3, [pc, #20]	; (4018a0 <TC0_Handler+0x34>)
  40188a:	4798      	blx	r3
}
  40188c:	b002      	add	sp, #8
  40188e:	bd10      	pop	{r4, pc}
  401890:	4000c000 	.word	0x4000c000
  401894:	004003ed 	.word	0x004003ed
  401898:	400e0e00 	.word	0x400e0e00
  40189c:	00401595 	.word	0x00401595
  4018a0:	004015bd 	.word	0x004015bd

004018a4 <RTT_Handler>:
void RTT_Handler(void) {
  4018a4:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  4018a6:	4805      	ldr	r0, [pc, #20]	; (4018bc <RTT_Handler+0x18>)
  4018a8:	4b05      	ldr	r3, [pc, #20]	; (4018c0 <RTT_Handler+0x1c>)
  4018aa:	4798      	blx	r3
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4018ac:	f010 0f01 	tst.w	r0, #1
  4018b0:	d003      	beq.n	4018ba <RTT_Handler+0x16>
		timeout++;
  4018b2:	4a04      	ldr	r2, [pc, #16]	; (4018c4 <RTT_Handler+0x20>)
  4018b4:	6813      	ldr	r3, [r2, #0]
  4018b6:	3301      	adds	r3, #1
  4018b8:	6013      	str	r3, [r2, #0]
  4018ba:	bd08      	pop	{r3, pc}
  4018bc:	400e1830 	.word	0x400e1830
  4018c0:	00400229 	.word	0x00400229
  4018c4:	20400c78 	.word	0x20400c78

004018c8 <main>:


int main (void)
{
  4018c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018cc:	b083      	sub	sp, #12
	board_init();
  4018ce:	4b49      	ldr	r3, [pc, #292]	; (4019f4 <main+0x12c>)
  4018d0:	4798      	blx	r3
	sysclk_init();
  4018d2:	4b49      	ldr	r3, [pc, #292]	; (4019f8 <main+0x130>)
  4018d4:	4798      	blx	r3
	
	// Disable the watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  4018d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4018da:	4b48      	ldr	r3, [pc, #288]	; (4019fc <main+0x134>)
  4018dc:	605a      	str	r2, [r3, #4]
	delay_init();

	// Init OLED
	gfx_mono_ssd1306_init();
  4018de:	4b48      	ldr	r3, [pc, #288]	; (401a00 <main+0x138>)
  4018e0:	4798      	blx	r3
	
	// Init trigger and led
	output_init(TRIG_PIO, TRIG_PIO_IDX_MASK, TRIG_PIO_ID, 0);
  4018e2:	4d48      	ldr	r5, [pc, #288]	; (401a04 <main+0x13c>)
  4018e4:	2300      	movs	r3, #0
  4018e6:	220a      	movs	r2, #10
  4018e8:	2140      	movs	r1, #64	; 0x40
  4018ea:	4628      	mov	r0, r5
  4018ec:	4c46      	ldr	r4, [pc, #280]	; (401a08 <main+0x140>)
  4018ee:	47a0      	blx	r4
	output_init(LED_PIO, LED_PIO_IDX_MASK, LED_PIO_ID, 1);
  4018f0:	2301      	movs	r3, #1
  4018f2:	220a      	movs	r2, #10
  4018f4:	4619      	mov	r1, r3
  4018f6:	4628      	mov	r0, r5
  4018f8:	47a0      	blx	r4
	
	// Init echo
	input_init(ECHO_PIO, ECHO_PIO_IDX_MASK, ECHO_PIO_ID, echo_callback, 0);
  4018fa:	2400      	movs	r4, #0
  4018fc:	9400      	str	r4, [sp, #0]
  4018fe:	4b43      	ldr	r3, [pc, #268]	; (401a0c <main+0x144>)
  401900:	2210      	movs	r2, #16
  401902:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401906:	4842      	ldr	r0, [pc, #264]	; (401a10 <main+0x148>)
  401908:	4d42      	ldr	r5, [pc, #264]	; (401a14 <main+0x14c>)
  40190a:	47a8      	blx	r5
	
	
	// TC to activate trigger
	TC_init(TC0, ID_TC0, 0, 2);
  40190c:	4d42      	ldr	r5, [pc, #264]	; (401a18 <main+0x150>)
  40190e:	2302      	movs	r3, #2
  401910:	4622      	mov	r2, r4
  401912:	2117      	movs	r1, #23
  401914:	4628      	mov	r0, r5
  401916:	4e41      	ldr	r6, [pc, #260]	; (401a1c <main+0x154>)
  401918:	47b0      	blx	r6
	tc_start(TC0, 0);
  40191a:	4621      	mov	r1, r4
  40191c:	4628      	mov	r0, r5
  40191e:	4b40      	ldr	r3, [pc, #256]	; (401a20 <main+0x158>)
  401920:	4798      	blx	r3
		if (fall_flag){
			rtt_result = rtt_read_timer_value(RTT);
			seconds = (double) rtt_result/(RTT_FREQ*2);
			distance = (double) SPEED*seconds*100;
			
			if (distance <= 400 && distance >= 2){
  401922:	f04f 0800 	mov.w	r8, #0
  401926:	f8df 9150 	ldr.w	r9, [pc, #336]	; 401a78 <main+0x1b0>
				
				timeout = 0;
			}
			
			if (distance > 400 || distance < 2){
				timeout = 5;
  40192a:	4c3e      	ldr	r4, [pc, #248]	; (401a24 <main+0x15c>)
  40192c:	e04d      	b.n	4019ca <main+0x102>
			rtt_result = rtt_read_timer_value(RTT);
  40192e:	483e      	ldr	r0, [pc, #248]	; (401a28 <main+0x160>)
  401930:	4b3e      	ldr	r3, [pc, #248]	; (401a2c <main+0x164>)
  401932:	4798      	blx	r3
			seconds = (double) rtt_result/(RTT_FREQ*2);
  401934:	4b3e      	ldr	r3, [pc, #248]	; (401a30 <main+0x168>)
  401936:	4798      	blx	r3
  401938:	2200      	movs	r2, #0
  40193a:	4b3e      	ldr	r3, [pc, #248]	; (401a34 <main+0x16c>)
  40193c:	4d3e      	ldr	r5, [pc, #248]	; (401a38 <main+0x170>)
  40193e:	47a8      	blx	r5
			distance = (double) SPEED*seconds*100;
  401940:	4d3e      	ldr	r5, [pc, #248]	; (401a3c <main+0x174>)
  401942:	2200      	movs	r2, #0
  401944:	4b3e      	ldr	r3, [pc, #248]	; (401a40 <main+0x178>)
  401946:	47a8      	blx	r5
  401948:	2200      	movs	r2, #0
  40194a:	4b3e      	ldr	r3, [pc, #248]	; (401a44 <main+0x17c>)
  40194c:	47a8      	blx	r5
  40194e:	4606      	mov	r6, r0
  401950:	460f      	mov	r7, r1
			if (distance <= 400 && distance >= 2){
  401952:	4642      	mov	r2, r8
  401954:	464b      	mov	r3, r9
  401956:	4d3c      	ldr	r5, [pc, #240]	; (401a48 <main+0x180>)
  401958:	47a8      	blx	r5
  40195a:	b138      	cbz	r0, 40196c <main+0xa4>
  40195c:	2200      	movs	r2, #0
  40195e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401962:	4630      	mov	r0, r6
  401964:	4639      	mov	r1, r7
  401966:	4d39      	ldr	r5, [pc, #228]	; (401a4c <main+0x184>)
  401968:	47a8      	blx	r5
  40196a:	b9a0      	cbnz	r0, 401996 <main+0xce>
			if (distance > 400 || distance < 2){
  40196c:	4642      	mov	r2, r8
  40196e:	464b      	mov	r3, r9
  401970:	4630      	mov	r0, r6
  401972:	4639      	mov	r1, r7
  401974:	4d36      	ldr	r5, [pc, #216]	; (401a50 <main+0x188>)
  401976:	47a8      	blx	r5
  401978:	b938      	cbnz	r0, 40198a <main+0xc2>
  40197a:	2200      	movs	r2, #0
  40197c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401980:	4630      	mov	r0, r6
  401982:	4639      	mov	r1, r7
  401984:	4d33      	ldr	r5, [pc, #204]	; (401a54 <main+0x18c>)
  401986:	47a8      	blx	r5
  401988:	b108      	cbz	r0, 40198e <main+0xc6>
				timeout = 5;
  40198a:	2305      	movs	r3, #5
  40198c:	6023      	str	r3, [r4, #0]
			}
			
			fall_flag = 0;
  40198e:	2200      	movs	r2, #0
  401990:	4b31      	ldr	r3, [pc, #196]	; (401a58 <main+0x190>)
  401992:	601a      	str	r2, [r3, #0]
  401994:	e01d      	b.n	4019d2 <main+0x10a>
				gfx_mono_draw_string("          ", 0, 0, &sysfont);
  401996:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 401a70 <main+0x1a8>
  40199a:	465b      	mov	r3, fp
  40199c:	2200      	movs	r2, #0
  40199e:	4611      	mov	r1, r2
  4019a0:	482e      	ldr	r0, [pc, #184]	; (401a5c <main+0x194>)
  4019a2:	4d2f      	ldr	r5, [pc, #188]	; (401a60 <main+0x198>)
  4019a4:	47a8      	blx	r5
				sprintf(str, "%.2lf cm", distance);
  4019a6:	4632      	mov	r2, r6
  4019a8:	463b      	mov	r3, r7
  4019aa:	492e      	ldr	r1, [pc, #184]	; (401a64 <main+0x19c>)
  4019ac:	482e      	ldr	r0, [pc, #184]	; (401a68 <main+0x1a0>)
  4019ae:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 401a7c <main+0x1b4>
  4019b2:	47d0      	blx	sl
				gfx_mono_draw_string(str, 0, 0, &sysfont);
  4019b4:	465b      	mov	r3, fp
  4019b6:	2200      	movs	r2, #0
  4019b8:	4611      	mov	r1, r2
  4019ba:	482b      	ldr	r0, [pc, #172]	; (401a68 <main+0x1a0>)
  4019bc:	47a8      	blx	r5
				timeout = 0;
  4019be:	2300      	movs	r3, #0
  4019c0:	6023      	str	r3, [r4, #0]
  4019c2:	e7d3      	b.n	40196c <main+0xa4>
		if (timeout >= 5) {
			gfx_mono_draw_string("          ", 0, 0, &sysfont);
			gfx_mono_draw_string("ERROR! Check connections!", 0, 0, &sysfont);
		}
	  
	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4019c4:	2002      	movs	r0, #2
  4019c6:	4b29      	ldr	r3, [pc, #164]	; (401a6c <main+0x1a4>)
  4019c8:	4798      	blx	r3
		if (fall_flag){
  4019ca:	4b23      	ldr	r3, [pc, #140]	; (401a58 <main+0x190>)
  4019cc:	681b      	ldr	r3, [r3, #0]
  4019ce:	2b00      	cmp	r3, #0
  4019d0:	d1ad      	bne.n	40192e <main+0x66>
		if (timeout >= 5) {
  4019d2:	6823      	ldr	r3, [r4, #0]
  4019d4:	2b04      	cmp	r3, #4
  4019d6:	ddf5      	ble.n	4019c4 <main+0xfc>
			gfx_mono_draw_string("          ", 0, 0, &sysfont);
  4019d8:	4e25      	ldr	r6, [pc, #148]	; (401a70 <main+0x1a8>)
  4019da:	4633      	mov	r3, r6
  4019dc:	2200      	movs	r2, #0
  4019de:	4611      	mov	r1, r2
  4019e0:	481e      	ldr	r0, [pc, #120]	; (401a5c <main+0x194>)
  4019e2:	4d1f      	ldr	r5, [pc, #124]	; (401a60 <main+0x198>)
  4019e4:	47a8      	blx	r5
			gfx_mono_draw_string("ERROR! Check connections!", 0, 0, &sysfont);
  4019e6:	4633      	mov	r3, r6
  4019e8:	2200      	movs	r2, #0
  4019ea:	4611      	mov	r1, r2
  4019ec:	4821      	ldr	r0, [pc, #132]	; (401a74 <main+0x1ac>)
  4019ee:	47a8      	blx	r5
  4019f0:	e7e8      	b.n	4019c4 <main+0xfc>
  4019f2:	bf00      	nop
  4019f4:	00400a6d 	.word	0x00400a6d
  4019f8:	004009fd 	.word	0x004009fd
  4019fc:	400e1850 	.word	0x400e1850
  401a00:	004006dd 	.word	0x004006dd
  401a04:	400e0e00 	.word	0x400e0e00
  401a08:	004015e9 	.word	0x004015e9
  401a0c:	0040180d 	.word	0x0040180d
  401a10:	400e1400 	.word	0x400e1400
  401a14:	00401615 	.word	0x00401615
  401a18:	4000c000 	.word	0x4000c000
  401a1c:	004016ad 	.word	0x004016ad
  401a20:	004003d5 	.word	0x004003d5
  401a24:	20400c78 	.word	0x20400c78
  401a28:	400e1830 	.word	0x400e1830
  401a2c:	00400215 	.word	0x00400215
  401a30:	00401d25 	.word	0x00401d25
  401a34:	40ef4000 	.word	0x40ef4000
  401a38:	00402045 	.word	0x00402045
  401a3c:	00401df1 	.word	0x00401df1
  401a40:	40754000 	.word	0x40754000
  401a44:	40590000 	.word	0x40590000
  401a48:	004022e9 	.word	0x004022e9
  401a4c:	004022fd 	.word	0x004022fd
  401a50:	00402311 	.word	0x00402311
  401a54:	004022d5 	.word	0x004022d5
  401a58:	20400c74 	.word	0x20400c74
  401a5c:	00406dd8 	.word	0x00406dd8
  401a60:	00400645 	.word	0x00400645
  401a64:	00406de4 	.word	0x00406de4
  401a68:	20400cb0 	.word	0x20400cb0
  401a6c:	00401085 	.word	0x00401085
  401a70:	2040000c 	.word	0x2040000c
  401a74:	00406df0 	.word	0x00406df0
  401a78:	40790000 	.word	0x40790000
  401a7c:	00402411 	.word	0x00402411

00401a80 <__aeabi_drsub>:
  401a80:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401a84:	e002      	b.n	401a8c <__adddf3>
  401a86:	bf00      	nop

00401a88 <__aeabi_dsub>:
  401a88:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401a8c <__adddf3>:
  401a8c:	b530      	push	{r4, r5, lr}
  401a8e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401a92:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401a96:	ea94 0f05 	teq	r4, r5
  401a9a:	bf08      	it	eq
  401a9c:	ea90 0f02 	teqeq	r0, r2
  401aa0:	bf1f      	itttt	ne
  401aa2:	ea54 0c00 	orrsne.w	ip, r4, r0
  401aa6:	ea55 0c02 	orrsne.w	ip, r5, r2
  401aaa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401aae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401ab2:	f000 80e2 	beq.w	401c7a <__adddf3+0x1ee>
  401ab6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401aba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401abe:	bfb8      	it	lt
  401ac0:	426d      	neglt	r5, r5
  401ac2:	dd0c      	ble.n	401ade <__adddf3+0x52>
  401ac4:	442c      	add	r4, r5
  401ac6:	ea80 0202 	eor.w	r2, r0, r2
  401aca:	ea81 0303 	eor.w	r3, r1, r3
  401ace:	ea82 0000 	eor.w	r0, r2, r0
  401ad2:	ea83 0101 	eor.w	r1, r3, r1
  401ad6:	ea80 0202 	eor.w	r2, r0, r2
  401ada:	ea81 0303 	eor.w	r3, r1, r3
  401ade:	2d36      	cmp	r5, #54	; 0x36
  401ae0:	bf88      	it	hi
  401ae2:	bd30      	pophi	{r4, r5, pc}
  401ae4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401ae8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401aec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401af0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401af4:	d002      	beq.n	401afc <__adddf3+0x70>
  401af6:	4240      	negs	r0, r0
  401af8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401afc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401b00:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401b04:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401b08:	d002      	beq.n	401b10 <__adddf3+0x84>
  401b0a:	4252      	negs	r2, r2
  401b0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401b10:	ea94 0f05 	teq	r4, r5
  401b14:	f000 80a7 	beq.w	401c66 <__adddf3+0x1da>
  401b18:	f1a4 0401 	sub.w	r4, r4, #1
  401b1c:	f1d5 0e20 	rsbs	lr, r5, #32
  401b20:	db0d      	blt.n	401b3e <__adddf3+0xb2>
  401b22:	fa02 fc0e 	lsl.w	ip, r2, lr
  401b26:	fa22 f205 	lsr.w	r2, r2, r5
  401b2a:	1880      	adds	r0, r0, r2
  401b2c:	f141 0100 	adc.w	r1, r1, #0
  401b30:	fa03 f20e 	lsl.w	r2, r3, lr
  401b34:	1880      	adds	r0, r0, r2
  401b36:	fa43 f305 	asr.w	r3, r3, r5
  401b3a:	4159      	adcs	r1, r3
  401b3c:	e00e      	b.n	401b5c <__adddf3+0xd0>
  401b3e:	f1a5 0520 	sub.w	r5, r5, #32
  401b42:	f10e 0e20 	add.w	lr, lr, #32
  401b46:	2a01      	cmp	r2, #1
  401b48:	fa03 fc0e 	lsl.w	ip, r3, lr
  401b4c:	bf28      	it	cs
  401b4e:	f04c 0c02 	orrcs.w	ip, ip, #2
  401b52:	fa43 f305 	asr.w	r3, r3, r5
  401b56:	18c0      	adds	r0, r0, r3
  401b58:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401b5c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401b60:	d507      	bpl.n	401b72 <__adddf3+0xe6>
  401b62:	f04f 0e00 	mov.w	lr, #0
  401b66:	f1dc 0c00 	rsbs	ip, ip, #0
  401b6a:	eb7e 0000 	sbcs.w	r0, lr, r0
  401b6e:	eb6e 0101 	sbc.w	r1, lr, r1
  401b72:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401b76:	d31b      	bcc.n	401bb0 <__adddf3+0x124>
  401b78:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401b7c:	d30c      	bcc.n	401b98 <__adddf3+0x10c>
  401b7e:	0849      	lsrs	r1, r1, #1
  401b80:	ea5f 0030 	movs.w	r0, r0, rrx
  401b84:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401b88:	f104 0401 	add.w	r4, r4, #1
  401b8c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401b90:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401b94:	f080 809a 	bcs.w	401ccc <__adddf3+0x240>
  401b98:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401b9c:	bf08      	it	eq
  401b9e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401ba2:	f150 0000 	adcs.w	r0, r0, #0
  401ba6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401baa:	ea41 0105 	orr.w	r1, r1, r5
  401bae:	bd30      	pop	{r4, r5, pc}
  401bb0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401bb4:	4140      	adcs	r0, r0
  401bb6:	eb41 0101 	adc.w	r1, r1, r1
  401bba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401bbe:	f1a4 0401 	sub.w	r4, r4, #1
  401bc2:	d1e9      	bne.n	401b98 <__adddf3+0x10c>
  401bc4:	f091 0f00 	teq	r1, #0
  401bc8:	bf04      	itt	eq
  401bca:	4601      	moveq	r1, r0
  401bcc:	2000      	moveq	r0, #0
  401bce:	fab1 f381 	clz	r3, r1
  401bd2:	bf08      	it	eq
  401bd4:	3320      	addeq	r3, #32
  401bd6:	f1a3 030b 	sub.w	r3, r3, #11
  401bda:	f1b3 0220 	subs.w	r2, r3, #32
  401bde:	da0c      	bge.n	401bfa <__adddf3+0x16e>
  401be0:	320c      	adds	r2, #12
  401be2:	dd08      	ble.n	401bf6 <__adddf3+0x16a>
  401be4:	f102 0c14 	add.w	ip, r2, #20
  401be8:	f1c2 020c 	rsb	r2, r2, #12
  401bec:	fa01 f00c 	lsl.w	r0, r1, ip
  401bf0:	fa21 f102 	lsr.w	r1, r1, r2
  401bf4:	e00c      	b.n	401c10 <__adddf3+0x184>
  401bf6:	f102 0214 	add.w	r2, r2, #20
  401bfa:	bfd8      	it	le
  401bfc:	f1c2 0c20 	rsble	ip, r2, #32
  401c00:	fa01 f102 	lsl.w	r1, r1, r2
  401c04:	fa20 fc0c 	lsr.w	ip, r0, ip
  401c08:	bfdc      	itt	le
  401c0a:	ea41 010c 	orrle.w	r1, r1, ip
  401c0e:	4090      	lslle	r0, r2
  401c10:	1ae4      	subs	r4, r4, r3
  401c12:	bfa2      	ittt	ge
  401c14:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401c18:	4329      	orrge	r1, r5
  401c1a:	bd30      	popge	{r4, r5, pc}
  401c1c:	ea6f 0404 	mvn.w	r4, r4
  401c20:	3c1f      	subs	r4, #31
  401c22:	da1c      	bge.n	401c5e <__adddf3+0x1d2>
  401c24:	340c      	adds	r4, #12
  401c26:	dc0e      	bgt.n	401c46 <__adddf3+0x1ba>
  401c28:	f104 0414 	add.w	r4, r4, #20
  401c2c:	f1c4 0220 	rsb	r2, r4, #32
  401c30:	fa20 f004 	lsr.w	r0, r0, r4
  401c34:	fa01 f302 	lsl.w	r3, r1, r2
  401c38:	ea40 0003 	orr.w	r0, r0, r3
  401c3c:	fa21 f304 	lsr.w	r3, r1, r4
  401c40:	ea45 0103 	orr.w	r1, r5, r3
  401c44:	bd30      	pop	{r4, r5, pc}
  401c46:	f1c4 040c 	rsb	r4, r4, #12
  401c4a:	f1c4 0220 	rsb	r2, r4, #32
  401c4e:	fa20 f002 	lsr.w	r0, r0, r2
  401c52:	fa01 f304 	lsl.w	r3, r1, r4
  401c56:	ea40 0003 	orr.w	r0, r0, r3
  401c5a:	4629      	mov	r1, r5
  401c5c:	bd30      	pop	{r4, r5, pc}
  401c5e:	fa21 f004 	lsr.w	r0, r1, r4
  401c62:	4629      	mov	r1, r5
  401c64:	bd30      	pop	{r4, r5, pc}
  401c66:	f094 0f00 	teq	r4, #0
  401c6a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401c6e:	bf06      	itte	eq
  401c70:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401c74:	3401      	addeq	r4, #1
  401c76:	3d01      	subne	r5, #1
  401c78:	e74e      	b.n	401b18 <__adddf3+0x8c>
  401c7a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401c7e:	bf18      	it	ne
  401c80:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401c84:	d029      	beq.n	401cda <__adddf3+0x24e>
  401c86:	ea94 0f05 	teq	r4, r5
  401c8a:	bf08      	it	eq
  401c8c:	ea90 0f02 	teqeq	r0, r2
  401c90:	d005      	beq.n	401c9e <__adddf3+0x212>
  401c92:	ea54 0c00 	orrs.w	ip, r4, r0
  401c96:	bf04      	itt	eq
  401c98:	4619      	moveq	r1, r3
  401c9a:	4610      	moveq	r0, r2
  401c9c:	bd30      	pop	{r4, r5, pc}
  401c9e:	ea91 0f03 	teq	r1, r3
  401ca2:	bf1e      	ittt	ne
  401ca4:	2100      	movne	r1, #0
  401ca6:	2000      	movne	r0, #0
  401ca8:	bd30      	popne	{r4, r5, pc}
  401caa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401cae:	d105      	bne.n	401cbc <__adddf3+0x230>
  401cb0:	0040      	lsls	r0, r0, #1
  401cb2:	4149      	adcs	r1, r1
  401cb4:	bf28      	it	cs
  401cb6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401cba:	bd30      	pop	{r4, r5, pc}
  401cbc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401cc0:	bf3c      	itt	cc
  401cc2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401cc6:	bd30      	popcc	{r4, r5, pc}
  401cc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401ccc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401cd0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401cd4:	f04f 0000 	mov.w	r0, #0
  401cd8:	bd30      	pop	{r4, r5, pc}
  401cda:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401cde:	bf1a      	itte	ne
  401ce0:	4619      	movne	r1, r3
  401ce2:	4610      	movne	r0, r2
  401ce4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401ce8:	bf1c      	itt	ne
  401cea:	460b      	movne	r3, r1
  401cec:	4602      	movne	r2, r0
  401cee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401cf2:	bf06      	itte	eq
  401cf4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401cf8:	ea91 0f03 	teqeq	r1, r3
  401cfc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401d00:	bd30      	pop	{r4, r5, pc}
  401d02:	bf00      	nop

00401d04 <__aeabi_ui2d>:
  401d04:	f090 0f00 	teq	r0, #0
  401d08:	bf04      	itt	eq
  401d0a:	2100      	moveq	r1, #0
  401d0c:	4770      	bxeq	lr
  401d0e:	b530      	push	{r4, r5, lr}
  401d10:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d14:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d18:	f04f 0500 	mov.w	r5, #0
  401d1c:	f04f 0100 	mov.w	r1, #0
  401d20:	e750      	b.n	401bc4 <__adddf3+0x138>
  401d22:	bf00      	nop

00401d24 <__aeabi_i2d>:
  401d24:	f090 0f00 	teq	r0, #0
  401d28:	bf04      	itt	eq
  401d2a:	2100      	moveq	r1, #0
  401d2c:	4770      	bxeq	lr
  401d2e:	b530      	push	{r4, r5, lr}
  401d30:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401d34:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401d38:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401d3c:	bf48      	it	mi
  401d3e:	4240      	negmi	r0, r0
  401d40:	f04f 0100 	mov.w	r1, #0
  401d44:	e73e      	b.n	401bc4 <__adddf3+0x138>
  401d46:	bf00      	nop

00401d48 <__aeabi_f2d>:
  401d48:	0042      	lsls	r2, r0, #1
  401d4a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  401d4e:	ea4f 0131 	mov.w	r1, r1, rrx
  401d52:	ea4f 7002 	mov.w	r0, r2, lsl #28
  401d56:	bf1f      	itttt	ne
  401d58:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  401d5c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d60:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  401d64:	4770      	bxne	lr
  401d66:	f092 0f00 	teq	r2, #0
  401d6a:	bf14      	ite	ne
  401d6c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  401d70:	4770      	bxeq	lr
  401d72:	b530      	push	{r4, r5, lr}
  401d74:	f44f 7460 	mov.w	r4, #896	; 0x380
  401d78:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401d7c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401d80:	e720      	b.n	401bc4 <__adddf3+0x138>
  401d82:	bf00      	nop

00401d84 <__aeabi_ul2d>:
  401d84:	ea50 0201 	orrs.w	r2, r0, r1
  401d88:	bf08      	it	eq
  401d8a:	4770      	bxeq	lr
  401d8c:	b530      	push	{r4, r5, lr}
  401d8e:	f04f 0500 	mov.w	r5, #0
  401d92:	e00a      	b.n	401daa <__aeabi_l2d+0x16>

00401d94 <__aeabi_l2d>:
  401d94:	ea50 0201 	orrs.w	r2, r0, r1
  401d98:	bf08      	it	eq
  401d9a:	4770      	bxeq	lr
  401d9c:	b530      	push	{r4, r5, lr}
  401d9e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  401da2:	d502      	bpl.n	401daa <__aeabi_l2d+0x16>
  401da4:	4240      	negs	r0, r0
  401da6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401daa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401dae:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401db2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401db6:	f43f aedc 	beq.w	401b72 <__adddf3+0xe6>
  401dba:	f04f 0203 	mov.w	r2, #3
  401dbe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dc2:	bf18      	it	ne
  401dc4:	3203      	addne	r2, #3
  401dc6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401dca:	bf18      	it	ne
  401dcc:	3203      	addne	r2, #3
  401dce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401dd2:	f1c2 0320 	rsb	r3, r2, #32
  401dd6:	fa00 fc03 	lsl.w	ip, r0, r3
  401dda:	fa20 f002 	lsr.w	r0, r0, r2
  401dde:	fa01 fe03 	lsl.w	lr, r1, r3
  401de2:	ea40 000e 	orr.w	r0, r0, lr
  401de6:	fa21 f102 	lsr.w	r1, r1, r2
  401dea:	4414      	add	r4, r2
  401dec:	e6c1      	b.n	401b72 <__adddf3+0xe6>
  401dee:	bf00      	nop

00401df0 <__aeabi_dmul>:
  401df0:	b570      	push	{r4, r5, r6, lr}
  401df2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401df6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  401dfa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401dfe:	bf1d      	ittte	ne
  401e00:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401e04:	ea94 0f0c 	teqne	r4, ip
  401e08:	ea95 0f0c 	teqne	r5, ip
  401e0c:	f000 f8de 	bleq	401fcc <__aeabi_dmul+0x1dc>
  401e10:	442c      	add	r4, r5
  401e12:	ea81 0603 	eor.w	r6, r1, r3
  401e16:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  401e1a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  401e1e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401e22:	bf18      	it	ne
  401e24:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401e28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401e2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401e30:	d038      	beq.n	401ea4 <__aeabi_dmul+0xb4>
  401e32:	fba0 ce02 	umull	ip, lr, r0, r2
  401e36:	f04f 0500 	mov.w	r5, #0
  401e3a:	fbe1 e502 	umlal	lr, r5, r1, r2
  401e3e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401e42:	fbe0 e503 	umlal	lr, r5, r0, r3
  401e46:	f04f 0600 	mov.w	r6, #0
  401e4a:	fbe1 5603 	umlal	r5, r6, r1, r3
  401e4e:	f09c 0f00 	teq	ip, #0
  401e52:	bf18      	it	ne
  401e54:	f04e 0e01 	orrne.w	lr, lr, #1
  401e58:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  401e5c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401e60:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401e64:	d204      	bcs.n	401e70 <__aeabi_dmul+0x80>
  401e66:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  401e6a:	416d      	adcs	r5, r5
  401e6c:	eb46 0606 	adc.w	r6, r6, r6
  401e70:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  401e74:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  401e78:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  401e7c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  401e80:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  401e84:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401e88:	bf88      	it	hi
  401e8a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  401e8e:	d81e      	bhi.n	401ece <__aeabi_dmul+0xde>
  401e90:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  401e94:	bf08      	it	eq
  401e96:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  401e9a:	f150 0000 	adcs.w	r0, r0, #0
  401e9e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401ea2:	bd70      	pop	{r4, r5, r6, pc}
  401ea4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  401ea8:	ea46 0101 	orr.w	r1, r6, r1
  401eac:	ea40 0002 	orr.w	r0, r0, r2
  401eb0:	ea81 0103 	eor.w	r1, r1, r3
  401eb4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  401eb8:	bfc2      	ittt	gt
  401eba:	ebd4 050c 	rsbsgt	r5, r4, ip
  401ebe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  401ec2:	bd70      	popgt	{r4, r5, r6, pc}
  401ec4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401ec8:	f04f 0e00 	mov.w	lr, #0
  401ecc:	3c01      	subs	r4, #1
  401ece:	f300 80ab 	bgt.w	402028 <__aeabi_dmul+0x238>
  401ed2:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401ed6:	bfde      	ittt	le
  401ed8:	2000      	movle	r0, #0
  401eda:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  401ede:	bd70      	pople	{r4, r5, r6, pc}
  401ee0:	f1c4 0400 	rsb	r4, r4, #0
  401ee4:	3c20      	subs	r4, #32
  401ee6:	da35      	bge.n	401f54 <__aeabi_dmul+0x164>
  401ee8:	340c      	adds	r4, #12
  401eea:	dc1b      	bgt.n	401f24 <__aeabi_dmul+0x134>
  401eec:	f104 0414 	add.w	r4, r4, #20
  401ef0:	f1c4 0520 	rsb	r5, r4, #32
  401ef4:	fa00 f305 	lsl.w	r3, r0, r5
  401ef8:	fa20 f004 	lsr.w	r0, r0, r4
  401efc:	fa01 f205 	lsl.w	r2, r1, r5
  401f00:	ea40 0002 	orr.w	r0, r0, r2
  401f04:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401f08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401f0c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f10:	fa21 f604 	lsr.w	r6, r1, r4
  401f14:	eb42 0106 	adc.w	r1, r2, r6
  401f18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f1c:	bf08      	it	eq
  401f1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f22:	bd70      	pop	{r4, r5, r6, pc}
  401f24:	f1c4 040c 	rsb	r4, r4, #12
  401f28:	f1c4 0520 	rsb	r5, r4, #32
  401f2c:	fa00 f304 	lsl.w	r3, r0, r4
  401f30:	fa20 f005 	lsr.w	r0, r0, r5
  401f34:	fa01 f204 	lsl.w	r2, r1, r4
  401f38:	ea40 0002 	orr.w	r0, r0, r2
  401f3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f40:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401f44:	f141 0100 	adc.w	r1, r1, #0
  401f48:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f4c:	bf08      	it	eq
  401f4e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f52:	bd70      	pop	{r4, r5, r6, pc}
  401f54:	f1c4 0520 	rsb	r5, r4, #32
  401f58:	fa00 f205 	lsl.w	r2, r0, r5
  401f5c:	ea4e 0e02 	orr.w	lr, lr, r2
  401f60:	fa20 f304 	lsr.w	r3, r0, r4
  401f64:	fa01 f205 	lsl.w	r2, r1, r5
  401f68:	ea43 0302 	orr.w	r3, r3, r2
  401f6c:	fa21 f004 	lsr.w	r0, r1, r4
  401f70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401f74:	fa21 f204 	lsr.w	r2, r1, r4
  401f78:	ea20 0002 	bic.w	r0, r0, r2
  401f7c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  401f80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  401f84:	bf08      	it	eq
  401f86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401f8a:	bd70      	pop	{r4, r5, r6, pc}
  401f8c:	f094 0f00 	teq	r4, #0
  401f90:	d10f      	bne.n	401fb2 <__aeabi_dmul+0x1c2>
  401f92:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  401f96:	0040      	lsls	r0, r0, #1
  401f98:	eb41 0101 	adc.w	r1, r1, r1
  401f9c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401fa0:	bf08      	it	eq
  401fa2:	3c01      	subeq	r4, #1
  401fa4:	d0f7      	beq.n	401f96 <__aeabi_dmul+0x1a6>
  401fa6:	ea41 0106 	orr.w	r1, r1, r6
  401faa:	f095 0f00 	teq	r5, #0
  401fae:	bf18      	it	ne
  401fb0:	4770      	bxne	lr
  401fb2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  401fb6:	0052      	lsls	r2, r2, #1
  401fb8:	eb43 0303 	adc.w	r3, r3, r3
  401fbc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  401fc0:	bf08      	it	eq
  401fc2:	3d01      	subeq	r5, #1
  401fc4:	d0f7      	beq.n	401fb6 <__aeabi_dmul+0x1c6>
  401fc6:	ea43 0306 	orr.w	r3, r3, r6
  401fca:	4770      	bx	lr
  401fcc:	ea94 0f0c 	teq	r4, ip
  401fd0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401fd4:	bf18      	it	ne
  401fd6:	ea95 0f0c 	teqne	r5, ip
  401fda:	d00c      	beq.n	401ff6 <__aeabi_dmul+0x206>
  401fdc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401fe0:	bf18      	it	ne
  401fe2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401fe6:	d1d1      	bne.n	401f8c <__aeabi_dmul+0x19c>
  401fe8:	ea81 0103 	eor.w	r1, r1, r3
  401fec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401ff0:	f04f 0000 	mov.w	r0, #0
  401ff4:	bd70      	pop	{r4, r5, r6, pc}
  401ff6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401ffa:	bf06      	itte	eq
  401ffc:	4610      	moveq	r0, r2
  401ffe:	4619      	moveq	r1, r3
  402000:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402004:	d019      	beq.n	40203a <__aeabi_dmul+0x24a>
  402006:	ea94 0f0c 	teq	r4, ip
  40200a:	d102      	bne.n	402012 <__aeabi_dmul+0x222>
  40200c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402010:	d113      	bne.n	40203a <__aeabi_dmul+0x24a>
  402012:	ea95 0f0c 	teq	r5, ip
  402016:	d105      	bne.n	402024 <__aeabi_dmul+0x234>
  402018:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40201c:	bf1c      	itt	ne
  40201e:	4610      	movne	r0, r2
  402020:	4619      	movne	r1, r3
  402022:	d10a      	bne.n	40203a <__aeabi_dmul+0x24a>
  402024:	ea81 0103 	eor.w	r1, r1, r3
  402028:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40202c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402030:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402034:	f04f 0000 	mov.w	r0, #0
  402038:	bd70      	pop	{r4, r5, r6, pc}
  40203a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40203e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402042:	bd70      	pop	{r4, r5, r6, pc}

00402044 <__aeabi_ddiv>:
  402044:	b570      	push	{r4, r5, r6, lr}
  402046:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40204a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40204e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402052:	bf1d      	ittte	ne
  402054:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402058:	ea94 0f0c 	teqne	r4, ip
  40205c:	ea95 0f0c 	teqne	r5, ip
  402060:	f000 f8a7 	bleq	4021b2 <__aeabi_ddiv+0x16e>
  402064:	eba4 0405 	sub.w	r4, r4, r5
  402068:	ea81 0e03 	eor.w	lr, r1, r3
  40206c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402070:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402074:	f000 8088 	beq.w	402188 <__aeabi_ddiv+0x144>
  402078:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40207c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402080:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402084:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402088:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40208c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402090:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402094:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402098:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40209c:	429d      	cmp	r5, r3
  40209e:	bf08      	it	eq
  4020a0:	4296      	cmpeq	r6, r2
  4020a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4020a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4020aa:	d202      	bcs.n	4020b2 <__aeabi_ddiv+0x6e>
  4020ac:	085b      	lsrs	r3, r3, #1
  4020ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4020b2:	1ab6      	subs	r6, r6, r2
  4020b4:	eb65 0503 	sbc.w	r5, r5, r3
  4020b8:	085b      	lsrs	r3, r3, #1
  4020ba:	ea4f 0232 	mov.w	r2, r2, rrx
  4020be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4020c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4020c6:	ebb6 0e02 	subs.w	lr, r6, r2
  4020ca:	eb75 0e03 	sbcs.w	lr, r5, r3
  4020ce:	bf22      	ittt	cs
  4020d0:	1ab6      	subcs	r6, r6, r2
  4020d2:	4675      	movcs	r5, lr
  4020d4:	ea40 000c 	orrcs.w	r0, r0, ip
  4020d8:	085b      	lsrs	r3, r3, #1
  4020da:	ea4f 0232 	mov.w	r2, r2, rrx
  4020de:	ebb6 0e02 	subs.w	lr, r6, r2
  4020e2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4020e6:	bf22      	ittt	cs
  4020e8:	1ab6      	subcs	r6, r6, r2
  4020ea:	4675      	movcs	r5, lr
  4020ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4020f0:	085b      	lsrs	r3, r3, #1
  4020f2:	ea4f 0232 	mov.w	r2, r2, rrx
  4020f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4020fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4020fe:	bf22      	ittt	cs
  402100:	1ab6      	subcs	r6, r6, r2
  402102:	4675      	movcs	r5, lr
  402104:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402108:	085b      	lsrs	r3, r3, #1
  40210a:	ea4f 0232 	mov.w	r2, r2, rrx
  40210e:	ebb6 0e02 	subs.w	lr, r6, r2
  402112:	eb75 0e03 	sbcs.w	lr, r5, r3
  402116:	bf22      	ittt	cs
  402118:	1ab6      	subcs	r6, r6, r2
  40211a:	4675      	movcs	r5, lr
  40211c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402120:	ea55 0e06 	orrs.w	lr, r5, r6
  402124:	d018      	beq.n	402158 <__aeabi_ddiv+0x114>
  402126:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40212a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40212e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402132:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402136:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40213a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40213e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402142:	d1c0      	bne.n	4020c6 <__aeabi_ddiv+0x82>
  402144:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402148:	d10b      	bne.n	402162 <__aeabi_ddiv+0x11e>
  40214a:	ea41 0100 	orr.w	r1, r1, r0
  40214e:	f04f 0000 	mov.w	r0, #0
  402152:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402156:	e7b6      	b.n	4020c6 <__aeabi_ddiv+0x82>
  402158:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40215c:	bf04      	itt	eq
  40215e:	4301      	orreq	r1, r0
  402160:	2000      	moveq	r0, #0
  402162:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402166:	bf88      	it	hi
  402168:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40216c:	f63f aeaf 	bhi.w	401ece <__aeabi_dmul+0xde>
  402170:	ebb5 0c03 	subs.w	ip, r5, r3
  402174:	bf04      	itt	eq
  402176:	ebb6 0c02 	subseq.w	ip, r6, r2
  40217a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40217e:	f150 0000 	adcs.w	r0, r0, #0
  402182:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402186:	bd70      	pop	{r4, r5, r6, pc}
  402188:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40218c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402190:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402194:	bfc2      	ittt	gt
  402196:	ebd4 050c 	rsbsgt	r5, r4, ip
  40219a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40219e:	bd70      	popgt	{r4, r5, r6, pc}
  4021a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4021a4:	f04f 0e00 	mov.w	lr, #0
  4021a8:	3c01      	subs	r4, #1
  4021aa:	e690      	b.n	401ece <__aeabi_dmul+0xde>
  4021ac:	ea45 0e06 	orr.w	lr, r5, r6
  4021b0:	e68d      	b.n	401ece <__aeabi_dmul+0xde>
  4021b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4021b6:	ea94 0f0c 	teq	r4, ip
  4021ba:	bf08      	it	eq
  4021bc:	ea95 0f0c 	teqeq	r5, ip
  4021c0:	f43f af3b 	beq.w	40203a <__aeabi_dmul+0x24a>
  4021c4:	ea94 0f0c 	teq	r4, ip
  4021c8:	d10a      	bne.n	4021e0 <__aeabi_ddiv+0x19c>
  4021ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4021ce:	f47f af34 	bne.w	40203a <__aeabi_dmul+0x24a>
  4021d2:	ea95 0f0c 	teq	r5, ip
  4021d6:	f47f af25 	bne.w	402024 <__aeabi_dmul+0x234>
  4021da:	4610      	mov	r0, r2
  4021dc:	4619      	mov	r1, r3
  4021de:	e72c      	b.n	40203a <__aeabi_dmul+0x24a>
  4021e0:	ea95 0f0c 	teq	r5, ip
  4021e4:	d106      	bne.n	4021f4 <__aeabi_ddiv+0x1b0>
  4021e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4021ea:	f43f aefd 	beq.w	401fe8 <__aeabi_dmul+0x1f8>
  4021ee:	4610      	mov	r0, r2
  4021f0:	4619      	mov	r1, r3
  4021f2:	e722      	b.n	40203a <__aeabi_dmul+0x24a>
  4021f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4021f8:	bf18      	it	ne
  4021fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4021fe:	f47f aec5 	bne.w	401f8c <__aeabi_dmul+0x19c>
  402202:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402206:	f47f af0d 	bne.w	402024 <__aeabi_dmul+0x234>
  40220a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40220e:	f47f aeeb 	bne.w	401fe8 <__aeabi_dmul+0x1f8>
  402212:	e712      	b.n	40203a <__aeabi_dmul+0x24a>

00402214 <__gedf2>:
  402214:	f04f 3cff 	mov.w	ip, #4294967295
  402218:	e006      	b.n	402228 <__cmpdf2+0x4>
  40221a:	bf00      	nop

0040221c <__ledf2>:
  40221c:	f04f 0c01 	mov.w	ip, #1
  402220:	e002      	b.n	402228 <__cmpdf2+0x4>
  402222:	bf00      	nop

00402224 <__cmpdf2>:
  402224:	f04f 0c01 	mov.w	ip, #1
  402228:	f84d cd04 	str.w	ip, [sp, #-4]!
  40222c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402230:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402234:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402238:	bf18      	it	ne
  40223a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40223e:	d01b      	beq.n	402278 <__cmpdf2+0x54>
  402240:	b001      	add	sp, #4
  402242:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402246:	bf0c      	ite	eq
  402248:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40224c:	ea91 0f03 	teqne	r1, r3
  402250:	bf02      	ittt	eq
  402252:	ea90 0f02 	teqeq	r0, r2
  402256:	2000      	moveq	r0, #0
  402258:	4770      	bxeq	lr
  40225a:	f110 0f00 	cmn.w	r0, #0
  40225e:	ea91 0f03 	teq	r1, r3
  402262:	bf58      	it	pl
  402264:	4299      	cmppl	r1, r3
  402266:	bf08      	it	eq
  402268:	4290      	cmpeq	r0, r2
  40226a:	bf2c      	ite	cs
  40226c:	17d8      	asrcs	r0, r3, #31
  40226e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402272:	f040 0001 	orr.w	r0, r0, #1
  402276:	4770      	bx	lr
  402278:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40227c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402280:	d102      	bne.n	402288 <__cmpdf2+0x64>
  402282:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402286:	d107      	bne.n	402298 <__cmpdf2+0x74>
  402288:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40228c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402290:	d1d6      	bne.n	402240 <__cmpdf2+0x1c>
  402292:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402296:	d0d3      	beq.n	402240 <__cmpdf2+0x1c>
  402298:	f85d 0b04 	ldr.w	r0, [sp], #4
  40229c:	4770      	bx	lr
  40229e:	bf00      	nop

004022a0 <__aeabi_cdrcmple>:
  4022a0:	4684      	mov	ip, r0
  4022a2:	4610      	mov	r0, r2
  4022a4:	4662      	mov	r2, ip
  4022a6:	468c      	mov	ip, r1
  4022a8:	4619      	mov	r1, r3
  4022aa:	4663      	mov	r3, ip
  4022ac:	e000      	b.n	4022b0 <__aeabi_cdcmpeq>
  4022ae:	bf00      	nop

004022b0 <__aeabi_cdcmpeq>:
  4022b0:	b501      	push	{r0, lr}
  4022b2:	f7ff ffb7 	bl	402224 <__cmpdf2>
  4022b6:	2800      	cmp	r0, #0
  4022b8:	bf48      	it	mi
  4022ba:	f110 0f00 	cmnmi.w	r0, #0
  4022be:	bd01      	pop	{r0, pc}

004022c0 <__aeabi_dcmpeq>:
  4022c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4022c4:	f7ff fff4 	bl	4022b0 <__aeabi_cdcmpeq>
  4022c8:	bf0c      	ite	eq
  4022ca:	2001      	moveq	r0, #1
  4022cc:	2000      	movne	r0, #0
  4022ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4022d2:	bf00      	nop

004022d4 <__aeabi_dcmplt>:
  4022d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4022d8:	f7ff ffea 	bl	4022b0 <__aeabi_cdcmpeq>
  4022dc:	bf34      	ite	cc
  4022de:	2001      	movcc	r0, #1
  4022e0:	2000      	movcs	r0, #0
  4022e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4022e6:	bf00      	nop

004022e8 <__aeabi_dcmple>:
  4022e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4022ec:	f7ff ffe0 	bl	4022b0 <__aeabi_cdcmpeq>
  4022f0:	bf94      	ite	ls
  4022f2:	2001      	movls	r0, #1
  4022f4:	2000      	movhi	r0, #0
  4022f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4022fa:	bf00      	nop

004022fc <__aeabi_dcmpge>:
  4022fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402300:	f7ff ffce 	bl	4022a0 <__aeabi_cdrcmple>
  402304:	bf94      	ite	ls
  402306:	2001      	movls	r0, #1
  402308:	2000      	movhi	r0, #0
  40230a:	f85d fb08 	ldr.w	pc, [sp], #8
  40230e:	bf00      	nop

00402310 <__aeabi_dcmpgt>:
  402310:	f84d ed08 	str.w	lr, [sp, #-8]!
  402314:	f7ff ffc4 	bl	4022a0 <__aeabi_cdrcmple>
  402318:	bf34      	ite	cc
  40231a:	2001      	movcc	r0, #1
  40231c:	2000      	movcs	r0, #0
  40231e:	f85d fb08 	ldr.w	pc, [sp], #8
  402322:	bf00      	nop

00402324 <__libc_init_array>:
  402324:	b570      	push	{r4, r5, r6, lr}
  402326:	4e0f      	ldr	r6, [pc, #60]	; (402364 <__libc_init_array+0x40>)
  402328:	4d0f      	ldr	r5, [pc, #60]	; (402368 <__libc_init_array+0x44>)
  40232a:	1b76      	subs	r6, r6, r5
  40232c:	10b6      	asrs	r6, r6, #2
  40232e:	bf18      	it	ne
  402330:	2400      	movne	r4, #0
  402332:	d005      	beq.n	402340 <__libc_init_array+0x1c>
  402334:	3401      	adds	r4, #1
  402336:	f855 3b04 	ldr.w	r3, [r5], #4
  40233a:	4798      	blx	r3
  40233c:	42a6      	cmp	r6, r4
  40233e:	d1f9      	bne.n	402334 <__libc_init_array+0x10>
  402340:	4e0a      	ldr	r6, [pc, #40]	; (40236c <__libc_init_array+0x48>)
  402342:	4d0b      	ldr	r5, [pc, #44]	; (402370 <__libc_init_array+0x4c>)
  402344:	1b76      	subs	r6, r6, r5
  402346:	f004 fea7 	bl	407098 <_init>
  40234a:	10b6      	asrs	r6, r6, #2
  40234c:	bf18      	it	ne
  40234e:	2400      	movne	r4, #0
  402350:	d006      	beq.n	402360 <__libc_init_array+0x3c>
  402352:	3401      	adds	r4, #1
  402354:	f855 3b04 	ldr.w	r3, [r5], #4
  402358:	4798      	blx	r3
  40235a:	42a6      	cmp	r6, r4
  40235c:	d1f9      	bne.n	402352 <__libc_init_array+0x2e>
  40235e:	bd70      	pop	{r4, r5, r6, pc}
  402360:	bd70      	pop	{r4, r5, r6, pc}
  402362:	bf00      	nop
  402364:	004070a4 	.word	0x004070a4
  402368:	004070a4 	.word	0x004070a4
  40236c:	004070ac 	.word	0x004070ac
  402370:	004070a4 	.word	0x004070a4

00402374 <memset>:
  402374:	b470      	push	{r4, r5, r6}
  402376:	0786      	lsls	r6, r0, #30
  402378:	d046      	beq.n	402408 <memset+0x94>
  40237a:	1e54      	subs	r4, r2, #1
  40237c:	2a00      	cmp	r2, #0
  40237e:	d041      	beq.n	402404 <memset+0x90>
  402380:	b2ca      	uxtb	r2, r1
  402382:	4603      	mov	r3, r0
  402384:	e002      	b.n	40238c <memset+0x18>
  402386:	f114 34ff 	adds.w	r4, r4, #4294967295
  40238a:	d33b      	bcc.n	402404 <memset+0x90>
  40238c:	f803 2b01 	strb.w	r2, [r3], #1
  402390:	079d      	lsls	r5, r3, #30
  402392:	d1f8      	bne.n	402386 <memset+0x12>
  402394:	2c03      	cmp	r4, #3
  402396:	d92e      	bls.n	4023f6 <memset+0x82>
  402398:	b2cd      	uxtb	r5, r1
  40239a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40239e:	2c0f      	cmp	r4, #15
  4023a0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4023a4:	d919      	bls.n	4023da <memset+0x66>
  4023a6:	f103 0210 	add.w	r2, r3, #16
  4023aa:	4626      	mov	r6, r4
  4023ac:	3e10      	subs	r6, #16
  4023ae:	2e0f      	cmp	r6, #15
  4023b0:	f842 5c10 	str.w	r5, [r2, #-16]
  4023b4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4023b8:	f842 5c08 	str.w	r5, [r2, #-8]
  4023bc:	f842 5c04 	str.w	r5, [r2, #-4]
  4023c0:	f102 0210 	add.w	r2, r2, #16
  4023c4:	d8f2      	bhi.n	4023ac <memset+0x38>
  4023c6:	f1a4 0210 	sub.w	r2, r4, #16
  4023ca:	f022 020f 	bic.w	r2, r2, #15
  4023ce:	f004 040f 	and.w	r4, r4, #15
  4023d2:	3210      	adds	r2, #16
  4023d4:	2c03      	cmp	r4, #3
  4023d6:	4413      	add	r3, r2
  4023d8:	d90d      	bls.n	4023f6 <memset+0x82>
  4023da:	461e      	mov	r6, r3
  4023dc:	4622      	mov	r2, r4
  4023de:	3a04      	subs	r2, #4
  4023e0:	2a03      	cmp	r2, #3
  4023e2:	f846 5b04 	str.w	r5, [r6], #4
  4023e6:	d8fa      	bhi.n	4023de <memset+0x6a>
  4023e8:	1f22      	subs	r2, r4, #4
  4023ea:	f022 0203 	bic.w	r2, r2, #3
  4023ee:	3204      	adds	r2, #4
  4023f0:	4413      	add	r3, r2
  4023f2:	f004 0403 	and.w	r4, r4, #3
  4023f6:	b12c      	cbz	r4, 402404 <memset+0x90>
  4023f8:	b2c9      	uxtb	r1, r1
  4023fa:	441c      	add	r4, r3
  4023fc:	f803 1b01 	strb.w	r1, [r3], #1
  402400:	429c      	cmp	r4, r3
  402402:	d1fb      	bne.n	4023fc <memset+0x88>
  402404:	bc70      	pop	{r4, r5, r6}
  402406:	4770      	bx	lr
  402408:	4614      	mov	r4, r2
  40240a:	4603      	mov	r3, r0
  40240c:	e7c2      	b.n	402394 <memset+0x20>
  40240e:	bf00      	nop

00402410 <sprintf>:
  402410:	b40e      	push	{r1, r2, r3}
  402412:	b5f0      	push	{r4, r5, r6, r7, lr}
  402414:	b09c      	sub	sp, #112	; 0x70
  402416:	ab21      	add	r3, sp, #132	; 0x84
  402418:	490f      	ldr	r1, [pc, #60]	; (402458 <sprintf+0x48>)
  40241a:	f853 2b04 	ldr.w	r2, [r3], #4
  40241e:	9301      	str	r3, [sp, #4]
  402420:	4605      	mov	r5, r0
  402422:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402426:	6808      	ldr	r0, [r1, #0]
  402428:	9502      	str	r5, [sp, #8]
  40242a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40242e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402432:	a902      	add	r1, sp, #8
  402434:	9506      	str	r5, [sp, #24]
  402436:	f8ad 7014 	strh.w	r7, [sp, #20]
  40243a:	9404      	str	r4, [sp, #16]
  40243c:	9407      	str	r4, [sp, #28]
  40243e:	f8ad 6016 	strh.w	r6, [sp, #22]
  402442:	f000 f80b 	bl	40245c <_svfprintf_r>
  402446:	9b02      	ldr	r3, [sp, #8]
  402448:	2200      	movs	r2, #0
  40244a:	701a      	strb	r2, [r3, #0]
  40244c:	b01c      	add	sp, #112	; 0x70
  40244e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402452:	b003      	add	sp, #12
  402454:	4770      	bx	lr
  402456:	bf00      	nop
  402458:	20400024 	.word	0x20400024

0040245c <_svfprintf_r>:
  40245c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402460:	b0c3      	sub	sp, #268	; 0x10c
  402462:	460c      	mov	r4, r1
  402464:	910b      	str	r1, [sp, #44]	; 0x2c
  402466:	4692      	mov	sl, r2
  402468:	930f      	str	r3, [sp, #60]	; 0x3c
  40246a:	900c      	str	r0, [sp, #48]	; 0x30
  40246c:	f002 fa0c 	bl	404888 <_localeconv_r>
  402470:	6803      	ldr	r3, [r0, #0]
  402472:	931a      	str	r3, [sp, #104]	; 0x68
  402474:	4618      	mov	r0, r3
  402476:	f003 f8e3 	bl	405640 <strlen>
  40247a:	89a3      	ldrh	r3, [r4, #12]
  40247c:	9019      	str	r0, [sp, #100]	; 0x64
  40247e:	0619      	lsls	r1, r3, #24
  402480:	d503      	bpl.n	40248a <_svfprintf_r+0x2e>
  402482:	6923      	ldr	r3, [r4, #16]
  402484:	2b00      	cmp	r3, #0
  402486:	f001 8003 	beq.w	403490 <_svfprintf_r+0x1034>
  40248a:	2300      	movs	r3, #0
  40248c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402490:	9313      	str	r3, [sp, #76]	; 0x4c
  402492:	9315      	str	r3, [sp, #84]	; 0x54
  402494:	9314      	str	r3, [sp, #80]	; 0x50
  402496:	9327      	str	r3, [sp, #156]	; 0x9c
  402498:	9326      	str	r3, [sp, #152]	; 0x98
  40249a:	9318      	str	r3, [sp, #96]	; 0x60
  40249c:	931b      	str	r3, [sp, #108]	; 0x6c
  40249e:	9309      	str	r3, [sp, #36]	; 0x24
  4024a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4024a4:	46c8      	mov	r8, r9
  4024a6:	9316      	str	r3, [sp, #88]	; 0x58
  4024a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4024aa:	f89a 3000 	ldrb.w	r3, [sl]
  4024ae:	4654      	mov	r4, sl
  4024b0:	b1e3      	cbz	r3, 4024ec <_svfprintf_r+0x90>
  4024b2:	2b25      	cmp	r3, #37	; 0x25
  4024b4:	d102      	bne.n	4024bc <_svfprintf_r+0x60>
  4024b6:	e019      	b.n	4024ec <_svfprintf_r+0x90>
  4024b8:	2b25      	cmp	r3, #37	; 0x25
  4024ba:	d003      	beq.n	4024c4 <_svfprintf_r+0x68>
  4024bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4024c0:	2b00      	cmp	r3, #0
  4024c2:	d1f9      	bne.n	4024b8 <_svfprintf_r+0x5c>
  4024c4:	eba4 050a 	sub.w	r5, r4, sl
  4024c8:	b185      	cbz	r5, 4024ec <_svfprintf_r+0x90>
  4024ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4024ce:	f8c8 a000 	str.w	sl, [r8]
  4024d2:	3301      	adds	r3, #1
  4024d4:	442a      	add	r2, r5
  4024d6:	2b07      	cmp	r3, #7
  4024d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4024dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4024de:	9326      	str	r3, [sp, #152]	; 0x98
  4024e0:	dc7f      	bgt.n	4025e2 <_svfprintf_r+0x186>
  4024e2:	f108 0808 	add.w	r8, r8, #8
  4024e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4024e8:	442b      	add	r3, r5
  4024ea:	9309      	str	r3, [sp, #36]	; 0x24
  4024ec:	7823      	ldrb	r3, [r4, #0]
  4024ee:	2b00      	cmp	r3, #0
  4024f0:	d07f      	beq.n	4025f2 <_svfprintf_r+0x196>
  4024f2:	2300      	movs	r3, #0
  4024f4:	461a      	mov	r2, r3
  4024f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4024fa:	4619      	mov	r1, r3
  4024fc:	930d      	str	r3, [sp, #52]	; 0x34
  4024fe:	469b      	mov	fp, r3
  402500:	f04f 30ff 	mov.w	r0, #4294967295
  402504:	7863      	ldrb	r3, [r4, #1]
  402506:	900a      	str	r0, [sp, #40]	; 0x28
  402508:	f104 0a01 	add.w	sl, r4, #1
  40250c:	f10a 0a01 	add.w	sl, sl, #1
  402510:	f1a3 0020 	sub.w	r0, r3, #32
  402514:	2858      	cmp	r0, #88	; 0x58
  402516:	f200 83c1 	bhi.w	402c9c <_svfprintf_r+0x840>
  40251a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40251e:	0238      	.short	0x0238
  402520:	03bf03bf 	.word	0x03bf03bf
  402524:	03bf0240 	.word	0x03bf0240
  402528:	03bf03bf 	.word	0x03bf03bf
  40252c:	03bf03bf 	.word	0x03bf03bf
  402530:	024503bf 	.word	0x024503bf
  402534:	03bf0203 	.word	0x03bf0203
  402538:	026b005d 	.word	0x026b005d
  40253c:	028603bf 	.word	0x028603bf
  402540:	039d039d 	.word	0x039d039d
  402544:	039d039d 	.word	0x039d039d
  402548:	039d039d 	.word	0x039d039d
  40254c:	039d039d 	.word	0x039d039d
  402550:	03bf039d 	.word	0x03bf039d
  402554:	03bf03bf 	.word	0x03bf03bf
  402558:	03bf03bf 	.word	0x03bf03bf
  40255c:	03bf03bf 	.word	0x03bf03bf
  402560:	03bf03bf 	.word	0x03bf03bf
  402564:	033703bf 	.word	0x033703bf
  402568:	03bf0357 	.word	0x03bf0357
  40256c:	03bf0357 	.word	0x03bf0357
  402570:	03bf03bf 	.word	0x03bf03bf
  402574:	039803bf 	.word	0x039803bf
  402578:	03bf03bf 	.word	0x03bf03bf
  40257c:	03bf03ad 	.word	0x03bf03ad
  402580:	03bf03bf 	.word	0x03bf03bf
  402584:	03bf03bf 	.word	0x03bf03bf
  402588:	03bf0259 	.word	0x03bf0259
  40258c:	031e03bf 	.word	0x031e03bf
  402590:	03bf03bf 	.word	0x03bf03bf
  402594:	03bf03bf 	.word	0x03bf03bf
  402598:	03bf03bf 	.word	0x03bf03bf
  40259c:	03bf03bf 	.word	0x03bf03bf
  4025a0:	03bf03bf 	.word	0x03bf03bf
  4025a4:	02db02c6 	.word	0x02db02c6
  4025a8:	03570357 	.word	0x03570357
  4025ac:	028b0357 	.word	0x028b0357
  4025b0:	03bf02db 	.word	0x03bf02db
  4025b4:	029003bf 	.word	0x029003bf
  4025b8:	029d03bf 	.word	0x029d03bf
  4025bc:	02b401cc 	.word	0x02b401cc
  4025c0:	03bf0208 	.word	0x03bf0208
  4025c4:	03bf01e1 	.word	0x03bf01e1
  4025c8:	03bf007e 	.word	0x03bf007e
  4025cc:	020d03bf 	.word	0x020d03bf
  4025d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4025d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4025d4:	4240      	negs	r0, r0
  4025d6:	900d      	str	r0, [sp, #52]	; 0x34
  4025d8:	f04b 0b04 	orr.w	fp, fp, #4
  4025dc:	f89a 3000 	ldrb.w	r3, [sl]
  4025e0:	e794      	b.n	40250c <_svfprintf_r+0xb0>
  4025e2:	aa25      	add	r2, sp, #148	; 0x94
  4025e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025e8:	f003 f898 	bl	40571c <__ssprint_r>
  4025ec:	b940      	cbnz	r0, 402600 <_svfprintf_r+0x1a4>
  4025ee:	46c8      	mov	r8, r9
  4025f0:	e779      	b.n	4024e6 <_svfprintf_r+0x8a>
  4025f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4025f4:	b123      	cbz	r3, 402600 <_svfprintf_r+0x1a4>
  4025f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025fa:	aa25      	add	r2, sp, #148	; 0x94
  4025fc:	f003 f88e 	bl	40571c <__ssprint_r>
  402600:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402602:	899b      	ldrh	r3, [r3, #12]
  402604:	f013 0f40 	tst.w	r3, #64	; 0x40
  402608:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40260a:	bf18      	it	ne
  40260c:	f04f 33ff 	movne.w	r3, #4294967295
  402610:	9309      	str	r3, [sp, #36]	; 0x24
  402612:	9809      	ldr	r0, [sp, #36]	; 0x24
  402614:	b043      	add	sp, #268	; 0x10c
  402616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40261a:	f01b 0f20 	tst.w	fp, #32
  40261e:	9311      	str	r3, [sp, #68]	; 0x44
  402620:	f040 81dd 	bne.w	4029de <_svfprintf_r+0x582>
  402624:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402626:	f01b 0f10 	tst.w	fp, #16
  40262a:	4613      	mov	r3, r2
  40262c:	f040 856e 	bne.w	40310c <_svfprintf_r+0xcb0>
  402630:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402634:	f000 856a 	beq.w	40310c <_svfprintf_r+0xcb0>
  402638:	8814      	ldrh	r4, [r2, #0]
  40263a:	3204      	adds	r2, #4
  40263c:	2500      	movs	r5, #0
  40263e:	2301      	movs	r3, #1
  402640:	920f      	str	r2, [sp, #60]	; 0x3c
  402642:	2700      	movs	r7, #0
  402644:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402648:	990a      	ldr	r1, [sp, #40]	; 0x28
  40264a:	1c4a      	adds	r2, r1, #1
  40264c:	f000 8265 	beq.w	402b1a <_svfprintf_r+0x6be>
  402650:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402654:	9207      	str	r2, [sp, #28]
  402656:	ea54 0205 	orrs.w	r2, r4, r5
  40265a:	f040 8264 	bne.w	402b26 <_svfprintf_r+0x6ca>
  40265e:	2900      	cmp	r1, #0
  402660:	f040 843c 	bne.w	402edc <_svfprintf_r+0xa80>
  402664:	2b00      	cmp	r3, #0
  402666:	f040 84d7 	bne.w	403018 <_svfprintf_r+0xbbc>
  40266a:	f01b 0301 	ands.w	r3, fp, #1
  40266e:	930e      	str	r3, [sp, #56]	; 0x38
  402670:	f000 8604 	beq.w	40327c <_svfprintf_r+0xe20>
  402674:	ae42      	add	r6, sp, #264	; 0x108
  402676:	2330      	movs	r3, #48	; 0x30
  402678:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40267c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40267e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402680:	4293      	cmp	r3, r2
  402682:	bfb8      	it	lt
  402684:	4613      	movlt	r3, r2
  402686:	9308      	str	r3, [sp, #32]
  402688:	2300      	movs	r3, #0
  40268a:	9312      	str	r3, [sp, #72]	; 0x48
  40268c:	b117      	cbz	r7, 402694 <_svfprintf_r+0x238>
  40268e:	9b08      	ldr	r3, [sp, #32]
  402690:	3301      	adds	r3, #1
  402692:	9308      	str	r3, [sp, #32]
  402694:	9b07      	ldr	r3, [sp, #28]
  402696:	f013 0302 	ands.w	r3, r3, #2
  40269a:	9310      	str	r3, [sp, #64]	; 0x40
  40269c:	d002      	beq.n	4026a4 <_svfprintf_r+0x248>
  40269e:	9b08      	ldr	r3, [sp, #32]
  4026a0:	3302      	adds	r3, #2
  4026a2:	9308      	str	r3, [sp, #32]
  4026a4:	9b07      	ldr	r3, [sp, #28]
  4026a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4026aa:	f040 830e 	bne.w	402cca <_svfprintf_r+0x86e>
  4026ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4026b0:	9a08      	ldr	r2, [sp, #32]
  4026b2:	eba3 0b02 	sub.w	fp, r3, r2
  4026b6:	f1bb 0f00 	cmp.w	fp, #0
  4026ba:	f340 8306 	ble.w	402cca <_svfprintf_r+0x86e>
  4026be:	f1bb 0f10 	cmp.w	fp, #16
  4026c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4026c6:	dd29      	ble.n	40271c <_svfprintf_r+0x2c0>
  4026c8:	4643      	mov	r3, r8
  4026ca:	4621      	mov	r1, r4
  4026cc:	46a8      	mov	r8, r5
  4026ce:	2710      	movs	r7, #16
  4026d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4026d4:	e006      	b.n	4026e4 <_svfprintf_r+0x288>
  4026d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4026da:	f1bb 0f10 	cmp.w	fp, #16
  4026de:	f103 0308 	add.w	r3, r3, #8
  4026e2:	dd18      	ble.n	402716 <_svfprintf_r+0x2ba>
  4026e4:	3201      	adds	r2, #1
  4026e6:	48b7      	ldr	r0, [pc, #732]	; (4029c4 <_svfprintf_r+0x568>)
  4026e8:	9226      	str	r2, [sp, #152]	; 0x98
  4026ea:	3110      	adds	r1, #16
  4026ec:	2a07      	cmp	r2, #7
  4026ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4026f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4026f4:	ddef      	ble.n	4026d6 <_svfprintf_r+0x27a>
  4026f6:	aa25      	add	r2, sp, #148	; 0x94
  4026f8:	4629      	mov	r1, r5
  4026fa:	4620      	mov	r0, r4
  4026fc:	f003 f80e 	bl	40571c <__ssprint_r>
  402700:	2800      	cmp	r0, #0
  402702:	f47f af7d 	bne.w	402600 <_svfprintf_r+0x1a4>
  402706:	f1ab 0b10 	sub.w	fp, fp, #16
  40270a:	f1bb 0f10 	cmp.w	fp, #16
  40270e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402710:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402712:	464b      	mov	r3, r9
  402714:	dce6      	bgt.n	4026e4 <_svfprintf_r+0x288>
  402716:	4645      	mov	r5, r8
  402718:	460c      	mov	r4, r1
  40271a:	4698      	mov	r8, r3
  40271c:	3201      	adds	r2, #1
  40271e:	4ba9      	ldr	r3, [pc, #676]	; (4029c4 <_svfprintf_r+0x568>)
  402720:	9226      	str	r2, [sp, #152]	; 0x98
  402722:	445c      	add	r4, fp
  402724:	2a07      	cmp	r2, #7
  402726:	9427      	str	r4, [sp, #156]	; 0x9c
  402728:	e888 0808 	stmia.w	r8, {r3, fp}
  40272c:	f300 8498 	bgt.w	403060 <_svfprintf_r+0xc04>
  402730:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402734:	f108 0808 	add.w	r8, r8, #8
  402738:	b177      	cbz	r7, 402758 <_svfprintf_r+0x2fc>
  40273a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40273c:	3301      	adds	r3, #1
  40273e:	3401      	adds	r4, #1
  402740:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402744:	2201      	movs	r2, #1
  402746:	2b07      	cmp	r3, #7
  402748:	9427      	str	r4, [sp, #156]	; 0x9c
  40274a:	9326      	str	r3, [sp, #152]	; 0x98
  40274c:	e888 0006 	stmia.w	r8, {r1, r2}
  402750:	f300 83db 	bgt.w	402f0a <_svfprintf_r+0xaae>
  402754:	f108 0808 	add.w	r8, r8, #8
  402758:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40275a:	b16b      	cbz	r3, 402778 <_svfprintf_r+0x31c>
  40275c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40275e:	3301      	adds	r3, #1
  402760:	3402      	adds	r4, #2
  402762:	a91e      	add	r1, sp, #120	; 0x78
  402764:	2202      	movs	r2, #2
  402766:	2b07      	cmp	r3, #7
  402768:	9427      	str	r4, [sp, #156]	; 0x9c
  40276a:	9326      	str	r3, [sp, #152]	; 0x98
  40276c:	e888 0006 	stmia.w	r8, {r1, r2}
  402770:	f300 83d6 	bgt.w	402f20 <_svfprintf_r+0xac4>
  402774:	f108 0808 	add.w	r8, r8, #8
  402778:	2d80      	cmp	r5, #128	; 0x80
  40277a:	f000 8315 	beq.w	402da8 <_svfprintf_r+0x94c>
  40277e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402780:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402782:	1a9f      	subs	r7, r3, r2
  402784:	2f00      	cmp	r7, #0
  402786:	dd36      	ble.n	4027f6 <_svfprintf_r+0x39a>
  402788:	2f10      	cmp	r7, #16
  40278a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40278c:	4d8e      	ldr	r5, [pc, #568]	; (4029c8 <_svfprintf_r+0x56c>)
  40278e:	dd27      	ble.n	4027e0 <_svfprintf_r+0x384>
  402790:	4642      	mov	r2, r8
  402792:	4621      	mov	r1, r4
  402794:	46b0      	mov	r8, r6
  402796:	f04f 0b10 	mov.w	fp, #16
  40279a:	462e      	mov	r6, r5
  40279c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40279e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4027a0:	e004      	b.n	4027ac <_svfprintf_r+0x350>
  4027a2:	3f10      	subs	r7, #16
  4027a4:	2f10      	cmp	r7, #16
  4027a6:	f102 0208 	add.w	r2, r2, #8
  4027aa:	dd15      	ble.n	4027d8 <_svfprintf_r+0x37c>
  4027ac:	3301      	adds	r3, #1
  4027ae:	3110      	adds	r1, #16
  4027b0:	2b07      	cmp	r3, #7
  4027b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4027b4:	9326      	str	r3, [sp, #152]	; 0x98
  4027b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4027ba:	ddf2      	ble.n	4027a2 <_svfprintf_r+0x346>
  4027bc:	aa25      	add	r2, sp, #148	; 0x94
  4027be:	4629      	mov	r1, r5
  4027c0:	4620      	mov	r0, r4
  4027c2:	f002 ffab 	bl	40571c <__ssprint_r>
  4027c6:	2800      	cmp	r0, #0
  4027c8:	f47f af1a 	bne.w	402600 <_svfprintf_r+0x1a4>
  4027cc:	3f10      	subs	r7, #16
  4027ce:	2f10      	cmp	r7, #16
  4027d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027d4:	464a      	mov	r2, r9
  4027d6:	dce9      	bgt.n	4027ac <_svfprintf_r+0x350>
  4027d8:	4635      	mov	r5, r6
  4027da:	460c      	mov	r4, r1
  4027dc:	4646      	mov	r6, r8
  4027de:	4690      	mov	r8, r2
  4027e0:	3301      	adds	r3, #1
  4027e2:	443c      	add	r4, r7
  4027e4:	2b07      	cmp	r3, #7
  4027e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e8:	9326      	str	r3, [sp, #152]	; 0x98
  4027ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4027ee:	f300 8381 	bgt.w	402ef4 <_svfprintf_r+0xa98>
  4027f2:	f108 0808 	add.w	r8, r8, #8
  4027f6:	9b07      	ldr	r3, [sp, #28]
  4027f8:	05df      	lsls	r7, r3, #23
  4027fa:	f100 8268 	bmi.w	402cce <_svfprintf_r+0x872>
  4027fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402800:	990e      	ldr	r1, [sp, #56]	; 0x38
  402802:	f8c8 6000 	str.w	r6, [r8]
  402806:	3301      	adds	r3, #1
  402808:	440c      	add	r4, r1
  40280a:	2b07      	cmp	r3, #7
  40280c:	9427      	str	r4, [sp, #156]	; 0x9c
  40280e:	f8c8 1004 	str.w	r1, [r8, #4]
  402812:	9326      	str	r3, [sp, #152]	; 0x98
  402814:	f300 834d 	bgt.w	402eb2 <_svfprintf_r+0xa56>
  402818:	f108 0808 	add.w	r8, r8, #8
  40281c:	9b07      	ldr	r3, [sp, #28]
  40281e:	075b      	lsls	r3, r3, #29
  402820:	d53a      	bpl.n	402898 <_svfprintf_r+0x43c>
  402822:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402824:	9a08      	ldr	r2, [sp, #32]
  402826:	1a9d      	subs	r5, r3, r2
  402828:	2d00      	cmp	r5, #0
  40282a:	dd35      	ble.n	402898 <_svfprintf_r+0x43c>
  40282c:	2d10      	cmp	r5, #16
  40282e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402830:	dd20      	ble.n	402874 <_svfprintf_r+0x418>
  402832:	2610      	movs	r6, #16
  402834:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402836:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40283a:	e004      	b.n	402846 <_svfprintf_r+0x3ea>
  40283c:	3d10      	subs	r5, #16
  40283e:	2d10      	cmp	r5, #16
  402840:	f108 0808 	add.w	r8, r8, #8
  402844:	dd16      	ble.n	402874 <_svfprintf_r+0x418>
  402846:	3301      	adds	r3, #1
  402848:	4a5e      	ldr	r2, [pc, #376]	; (4029c4 <_svfprintf_r+0x568>)
  40284a:	9326      	str	r3, [sp, #152]	; 0x98
  40284c:	3410      	adds	r4, #16
  40284e:	2b07      	cmp	r3, #7
  402850:	9427      	str	r4, [sp, #156]	; 0x9c
  402852:	e888 0044 	stmia.w	r8, {r2, r6}
  402856:	ddf1      	ble.n	40283c <_svfprintf_r+0x3e0>
  402858:	aa25      	add	r2, sp, #148	; 0x94
  40285a:	4659      	mov	r1, fp
  40285c:	4638      	mov	r0, r7
  40285e:	f002 ff5d 	bl	40571c <__ssprint_r>
  402862:	2800      	cmp	r0, #0
  402864:	f47f aecc 	bne.w	402600 <_svfprintf_r+0x1a4>
  402868:	3d10      	subs	r5, #16
  40286a:	2d10      	cmp	r5, #16
  40286c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40286e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402870:	46c8      	mov	r8, r9
  402872:	dce8      	bgt.n	402846 <_svfprintf_r+0x3ea>
  402874:	3301      	adds	r3, #1
  402876:	4a53      	ldr	r2, [pc, #332]	; (4029c4 <_svfprintf_r+0x568>)
  402878:	9326      	str	r3, [sp, #152]	; 0x98
  40287a:	442c      	add	r4, r5
  40287c:	2b07      	cmp	r3, #7
  40287e:	9427      	str	r4, [sp, #156]	; 0x9c
  402880:	e888 0024 	stmia.w	r8, {r2, r5}
  402884:	dd08      	ble.n	402898 <_svfprintf_r+0x43c>
  402886:	aa25      	add	r2, sp, #148	; 0x94
  402888:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40288a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40288c:	f002 ff46 	bl	40571c <__ssprint_r>
  402890:	2800      	cmp	r0, #0
  402892:	f47f aeb5 	bne.w	402600 <_svfprintf_r+0x1a4>
  402896:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402898:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40289a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40289c:	9908      	ldr	r1, [sp, #32]
  40289e:	428a      	cmp	r2, r1
  4028a0:	bfac      	ite	ge
  4028a2:	189b      	addge	r3, r3, r2
  4028a4:	185b      	addlt	r3, r3, r1
  4028a6:	9309      	str	r3, [sp, #36]	; 0x24
  4028a8:	2c00      	cmp	r4, #0
  4028aa:	f040 830d 	bne.w	402ec8 <_svfprintf_r+0xa6c>
  4028ae:	2300      	movs	r3, #0
  4028b0:	9326      	str	r3, [sp, #152]	; 0x98
  4028b2:	46c8      	mov	r8, r9
  4028b4:	e5f9      	b.n	4024aa <_svfprintf_r+0x4e>
  4028b6:	9311      	str	r3, [sp, #68]	; 0x44
  4028b8:	f01b 0320 	ands.w	r3, fp, #32
  4028bc:	f040 81e3 	bne.w	402c86 <_svfprintf_r+0x82a>
  4028c0:	f01b 0210 	ands.w	r2, fp, #16
  4028c4:	f040 842e 	bne.w	403124 <_svfprintf_r+0xcc8>
  4028c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4028cc:	f000 842a 	beq.w	403124 <_svfprintf_r+0xcc8>
  4028d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4028d2:	4613      	mov	r3, r2
  4028d4:	460a      	mov	r2, r1
  4028d6:	3204      	adds	r2, #4
  4028d8:	880c      	ldrh	r4, [r1, #0]
  4028da:	920f      	str	r2, [sp, #60]	; 0x3c
  4028dc:	2500      	movs	r5, #0
  4028de:	e6b0      	b.n	402642 <_svfprintf_r+0x1e6>
  4028e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4028e2:	9311      	str	r3, [sp, #68]	; 0x44
  4028e4:	6816      	ldr	r6, [r2, #0]
  4028e6:	2400      	movs	r4, #0
  4028e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4028ec:	1d15      	adds	r5, r2, #4
  4028ee:	2e00      	cmp	r6, #0
  4028f0:	f000 86a7 	beq.w	403642 <_svfprintf_r+0x11e6>
  4028f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4028f6:	1c53      	adds	r3, r2, #1
  4028f8:	f000 8609 	beq.w	40350e <_svfprintf_r+0x10b2>
  4028fc:	4621      	mov	r1, r4
  4028fe:	4630      	mov	r0, r6
  402900:	f002 fa86 	bl	404e10 <memchr>
  402904:	2800      	cmp	r0, #0
  402906:	f000 86e1 	beq.w	4036cc <_svfprintf_r+0x1270>
  40290a:	1b83      	subs	r3, r0, r6
  40290c:	930e      	str	r3, [sp, #56]	; 0x38
  40290e:	940a      	str	r4, [sp, #40]	; 0x28
  402910:	950f      	str	r5, [sp, #60]	; 0x3c
  402912:	f8cd b01c 	str.w	fp, [sp, #28]
  402916:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40291a:	9308      	str	r3, [sp, #32]
  40291c:	9412      	str	r4, [sp, #72]	; 0x48
  40291e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402922:	e6b3      	b.n	40268c <_svfprintf_r+0x230>
  402924:	f89a 3000 	ldrb.w	r3, [sl]
  402928:	2201      	movs	r2, #1
  40292a:	212b      	movs	r1, #43	; 0x2b
  40292c:	e5ee      	b.n	40250c <_svfprintf_r+0xb0>
  40292e:	f04b 0b20 	orr.w	fp, fp, #32
  402932:	f89a 3000 	ldrb.w	r3, [sl]
  402936:	e5e9      	b.n	40250c <_svfprintf_r+0xb0>
  402938:	9311      	str	r3, [sp, #68]	; 0x44
  40293a:	2a00      	cmp	r2, #0
  40293c:	f040 8795 	bne.w	40386a <_svfprintf_r+0x140e>
  402940:	4b22      	ldr	r3, [pc, #136]	; (4029cc <_svfprintf_r+0x570>)
  402942:	9318      	str	r3, [sp, #96]	; 0x60
  402944:	f01b 0f20 	tst.w	fp, #32
  402948:	f040 8111 	bne.w	402b6e <_svfprintf_r+0x712>
  40294c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40294e:	f01b 0f10 	tst.w	fp, #16
  402952:	4613      	mov	r3, r2
  402954:	f040 83e1 	bne.w	40311a <_svfprintf_r+0xcbe>
  402958:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40295c:	f000 83dd 	beq.w	40311a <_svfprintf_r+0xcbe>
  402960:	3304      	adds	r3, #4
  402962:	8814      	ldrh	r4, [r2, #0]
  402964:	930f      	str	r3, [sp, #60]	; 0x3c
  402966:	2500      	movs	r5, #0
  402968:	f01b 0f01 	tst.w	fp, #1
  40296c:	f000 810c 	beq.w	402b88 <_svfprintf_r+0x72c>
  402970:	ea54 0305 	orrs.w	r3, r4, r5
  402974:	f000 8108 	beq.w	402b88 <_svfprintf_r+0x72c>
  402978:	2330      	movs	r3, #48	; 0x30
  40297a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40297e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402982:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402986:	f04b 0b02 	orr.w	fp, fp, #2
  40298a:	2302      	movs	r3, #2
  40298c:	e659      	b.n	402642 <_svfprintf_r+0x1e6>
  40298e:	f89a 3000 	ldrb.w	r3, [sl]
  402992:	2900      	cmp	r1, #0
  402994:	f47f adba 	bne.w	40250c <_svfprintf_r+0xb0>
  402998:	2201      	movs	r2, #1
  40299a:	2120      	movs	r1, #32
  40299c:	e5b6      	b.n	40250c <_svfprintf_r+0xb0>
  40299e:	f04b 0b01 	orr.w	fp, fp, #1
  4029a2:	f89a 3000 	ldrb.w	r3, [sl]
  4029a6:	e5b1      	b.n	40250c <_svfprintf_r+0xb0>
  4029a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4029aa:	6823      	ldr	r3, [r4, #0]
  4029ac:	930d      	str	r3, [sp, #52]	; 0x34
  4029ae:	4618      	mov	r0, r3
  4029b0:	2800      	cmp	r0, #0
  4029b2:	4623      	mov	r3, r4
  4029b4:	f103 0304 	add.w	r3, r3, #4
  4029b8:	f6ff ae0a 	blt.w	4025d0 <_svfprintf_r+0x174>
  4029bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4029be:	f89a 3000 	ldrb.w	r3, [sl]
  4029c2:	e5a3      	b.n	40250c <_svfprintf_r+0xb0>
  4029c4:	00406e54 	.word	0x00406e54
  4029c8:	00406e64 	.word	0x00406e64
  4029cc:	00406e34 	.word	0x00406e34
  4029d0:	f04b 0b10 	orr.w	fp, fp, #16
  4029d4:	f01b 0f20 	tst.w	fp, #32
  4029d8:	9311      	str	r3, [sp, #68]	; 0x44
  4029da:	f43f ae23 	beq.w	402624 <_svfprintf_r+0x1c8>
  4029de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4029e0:	3507      	adds	r5, #7
  4029e2:	f025 0307 	bic.w	r3, r5, #7
  4029e6:	f103 0208 	add.w	r2, r3, #8
  4029ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4029ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4029f0:	2301      	movs	r3, #1
  4029f2:	e626      	b.n	402642 <_svfprintf_r+0x1e6>
  4029f4:	f89a 3000 	ldrb.w	r3, [sl]
  4029f8:	2b2a      	cmp	r3, #42	; 0x2a
  4029fa:	f10a 0401 	add.w	r4, sl, #1
  4029fe:	f000 8727 	beq.w	403850 <_svfprintf_r+0x13f4>
  402a02:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a06:	2809      	cmp	r0, #9
  402a08:	46a2      	mov	sl, r4
  402a0a:	f200 86ad 	bhi.w	403768 <_svfprintf_r+0x130c>
  402a0e:	2300      	movs	r3, #0
  402a10:	461c      	mov	r4, r3
  402a12:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402a16:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402a1a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402a1e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402a22:	2809      	cmp	r0, #9
  402a24:	d9f5      	bls.n	402a12 <_svfprintf_r+0x5b6>
  402a26:	940a      	str	r4, [sp, #40]	; 0x28
  402a28:	e572      	b.n	402510 <_svfprintf_r+0xb4>
  402a2a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402a2e:	f89a 3000 	ldrb.w	r3, [sl]
  402a32:	e56b      	b.n	40250c <_svfprintf_r+0xb0>
  402a34:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402a38:	f89a 3000 	ldrb.w	r3, [sl]
  402a3c:	e566      	b.n	40250c <_svfprintf_r+0xb0>
  402a3e:	f89a 3000 	ldrb.w	r3, [sl]
  402a42:	2b6c      	cmp	r3, #108	; 0x6c
  402a44:	bf03      	ittte	eq
  402a46:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402a4a:	f04b 0b20 	orreq.w	fp, fp, #32
  402a4e:	f10a 0a01 	addeq.w	sl, sl, #1
  402a52:	f04b 0b10 	orrne.w	fp, fp, #16
  402a56:	e559      	b.n	40250c <_svfprintf_r+0xb0>
  402a58:	2a00      	cmp	r2, #0
  402a5a:	f040 8711 	bne.w	403880 <_svfprintf_r+0x1424>
  402a5e:	f01b 0f20 	tst.w	fp, #32
  402a62:	f040 84f9 	bne.w	403458 <_svfprintf_r+0xffc>
  402a66:	f01b 0f10 	tst.w	fp, #16
  402a6a:	f040 84ac 	bne.w	4033c6 <_svfprintf_r+0xf6a>
  402a6e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a72:	f000 84a8 	beq.w	4033c6 <_svfprintf_r+0xf6a>
  402a76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a78:	6813      	ldr	r3, [r2, #0]
  402a7a:	3204      	adds	r2, #4
  402a7c:	920f      	str	r2, [sp, #60]	; 0x3c
  402a7e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402a82:	801a      	strh	r2, [r3, #0]
  402a84:	e511      	b.n	4024aa <_svfprintf_r+0x4e>
  402a86:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a88:	4bb3      	ldr	r3, [pc, #716]	; (402d58 <_svfprintf_r+0x8fc>)
  402a8a:	680c      	ldr	r4, [r1, #0]
  402a8c:	9318      	str	r3, [sp, #96]	; 0x60
  402a8e:	2230      	movs	r2, #48	; 0x30
  402a90:	2378      	movs	r3, #120	; 0x78
  402a92:	3104      	adds	r1, #4
  402a94:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402a98:	9311      	str	r3, [sp, #68]	; 0x44
  402a9a:	f04b 0b02 	orr.w	fp, fp, #2
  402a9e:	910f      	str	r1, [sp, #60]	; 0x3c
  402aa0:	2500      	movs	r5, #0
  402aa2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402aa6:	2302      	movs	r3, #2
  402aa8:	e5cb      	b.n	402642 <_svfprintf_r+0x1e6>
  402aaa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402aac:	9311      	str	r3, [sp, #68]	; 0x44
  402aae:	680a      	ldr	r2, [r1, #0]
  402ab0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402ab4:	2300      	movs	r3, #0
  402ab6:	460a      	mov	r2, r1
  402ab8:	461f      	mov	r7, r3
  402aba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402abe:	3204      	adds	r2, #4
  402ac0:	2301      	movs	r3, #1
  402ac2:	9308      	str	r3, [sp, #32]
  402ac4:	f8cd b01c 	str.w	fp, [sp, #28]
  402ac8:	970a      	str	r7, [sp, #40]	; 0x28
  402aca:	9712      	str	r7, [sp, #72]	; 0x48
  402acc:	920f      	str	r2, [sp, #60]	; 0x3c
  402ace:	930e      	str	r3, [sp, #56]	; 0x38
  402ad0:	ae28      	add	r6, sp, #160	; 0xa0
  402ad2:	e5df      	b.n	402694 <_svfprintf_r+0x238>
  402ad4:	9311      	str	r3, [sp, #68]	; 0x44
  402ad6:	2a00      	cmp	r2, #0
  402ad8:	f040 86ea 	bne.w	4038b0 <_svfprintf_r+0x1454>
  402adc:	f01b 0f20 	tst.w	fp, #32
  402ae0:	d15d      	bne.n	402b9e <_svfprintf_r+0x742>
  402ae2:	f01b 0f10 	tst.w	fp, #16
  402ae6:	f040 8308 	bne.w	4030fa <_svfprintf_r+0xc9e>
  402aea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402aee:	f000 8304 	beq.w	4030fa <_svfprintf_r+0xc9e>
  402af2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402af4:	f9b1 4000 	ldrsh.w	r4, [r1]
  402af8:	3104      	adds	r1, #4
  402afa:	17e5      	asrs	r5, r4, #31
  402afc:	4622      	mov	r2, r4
  402afe:	462b      	mov	r3, r5
  402b00:	910f      	str	r1, [sp, #60]	; 0x3c
  402b02:	2a00      	cmp	r2, #0
  402b04:	f173 0300 	sbcs.w	r3, r3, #0
  402b08:	db58      	blt.n	402bbc <_svfprintf_r+0x760>
  402b0a:	990a      	ldr	r1, [sp, #40]	; 0x28
  402b0c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b10:	1c4a      	adds	r2, r1, #1
  402b12:	f04f 0301 	mov.w	r3, #1
  402b16:	f47f ad9b 	bne.w	402650 <_svfprintf_r+0x1f4>
  402b1a:	ea54 0205 	orrs.w	r2, r4, r5
  402b1e:	f000 81df 	beq.w	402ee0 <_svfprintf_r+0xa84>
  402b22:	f8cd b01c 	str.w	fp, [sp, #28]
  402b26:	2b01      	cmp	r3, #1
  402b28:	f000 827b 	beq.w	403022 <_svfprintf_r+0xbc6>
  402b2c:	2b02      	cmp	r3, #2
  402b2e:	f040 8206 	bne.w	402f3e <_svfprintf_r+0xae2>
  402b32:	9818      	ldr	r0, [sp, #96]	; 0x60
  402b34:	464e      	mov	r6, r9
  402b36:	0923      	lsrs	r3, r4, #4
  402b38:	f004 010f 	and.w	r1, r4, #15
  402b3c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402b40:	092a      	lsrs	r2, r5, #4
  402b42:	461c      	mov	r4, r3
  402b44:	4615      	mov	r5, r2
  402b46:	5c43      	ldrb	r3, [r0, r1]
  402b48:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402b4c:	ea54 0305 	orrs.w	r3, r4, r5
  402b50:	d1f1      	bne.n	402b36 <_svfprintf_r+0x6da>
  402b52:	eba9 0306 	sub.w	r3, r9, r6
  402b56:	930e      	str	r3, [sp, #56]	; 0x38
  402b58:	e590      	b.n	40267c <_svfprintf_r+0x220>
  402b5a:	9311      	str	r3, [sp, #68]	; 0x44
  402b5c:	2a00      	cmp	r2, #0
  402b5e:	f040 86a3 	bne.w	4038a8 <_svfprintf_r+0x144c>
  402b62:	4b7e      	ldr	r3, [pc, #504]	; (402d5c <_svfprintf_r+0x900>)
  402b64:	9318      	str	r3, [sp, #96]	; 0x60
  402b66:	f01b 0f20 	tst.w	fp, #32
  402b6a:	f43f aeef 	beq.w	40294c <_svfprintf_r+0x4f0>
  402b6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b70:	3507      	adds	r5, #7
  402b72:	f025 0307 	bic.w	r3, r5, #7
  402b76:	f103 0208 	add.w	r2, r3, #8
  402b7a:	f01b 0f01 	tst.w	fp, #1
  402b7e:	920f      	str	r2, [sp, #60]	; 0x3c
  402b80:	e9d3 4500 	ldrd	r4, r5, [r3]
  402b84:	f47f aef4 	bne.w	402970 <_svfprintf_r+0x514>
  402b88:	2302      	movs	r3, #2
  402b8a:	e55a      	b.n	402642 <_svfprintf_r+0x1e6>
  402b8c:	9311      	str	r3, [sp, #68]	; 0x44
  402b8e:	2a00      	cmp	r2, #0
  402b90:	f040 8686 	bne.w	4038a0 <_svfprintf_r+0x1444>
  402b94:	f04b 0b10 	orr.w	fp, fp, #16
  402b98:	f01b 0f20 	tst.w	fp, #32
  402b9c:	d0a1      	beq.n	402ae2 <_svfprintf_r+0x686>
  402b9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ba0:	3507      	adds	r5, #7
  402ba2:	f025 0507 	bic.w	r5, r5, #7
  402ba6:	e9d5 2300 	ldrd	r2, r3, [r5]
  402baa:	2a00      	cmp	r2, #0
  402bac:	f105 0108 	add.w	r1, r5, #8
  402bb0:	461d      	mov	r5, r3
  402bb2:	f173 0300 	sbcs.w	r3, r3, #0
  402bb6:	910f      	str	r1, [sp, #60]	; 0x3c
  402bb8:	4614      	mov	r4, r2
  402bba:	daa6      	bge.n	402b0a <_svfprintf_r+0x6ae>
  402bbc:	272d      	movs	r7, #45	; 0x2d
  402bbe:	4264      	negs	r4, r4
  402bc0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402bc4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402bc8:	2301      	movs	r3, #1
  402bca:	e53d      	b.n	402648 <_svfprintf_r+0x1ec>
  402bcc:	9311      	str	r3, [sp, #68]	; 0x44
  402bce:	2a00      	cmp	r2, #0
  402bd0:	f040 8662 	bne.w	403898 <_svfprintf_r+0x143c>
  402bd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402bd6:	3507      	adds	r5, #7
  402bd8:	f025 0307 	bic.w	r3, r5, #7
  402bdc:	f103 0208 	add.w	r2, r3, #8
  402be0:	920f      	str	r2, [sp, #60]	; 0x3c
  402be2:	681a      	ldr	r2, [r3, #0]
  402be4:	9215      	str	r2, [sp, #84]	; 0x54
  402be6:	685b      	ldr	r3, [r3, #4]
  402be8:	9314      	str	r3, [sp, #80]	; 0x50
  402bea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402bec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402bee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402bf2:	4628      	mov	r0, r5
  402bf4:	4621      	mov	r1, r4
  402bf6:	f04f 32ff 	mov.w	r2, #4294967295
  402bfa:	4b59      	ldr	r3, [pc, #356]	; (402d60 <_svfprintf_r+0x904>)
  402bfc:	f003 fa02 	bl	406004 <__aeabi_dcmpun>
  402c00:	2800      	cmp	r0, #0
  402c02:	f040 834a 	bne.w	40329a <_svfprintf_r+0xe3e>
  402c06:	4628      	mov	r0, r5
  402c08:	4621      	mov	r1, r4
  402c0a:	f04f 32ff 	mov.w	r2, #4294967295
  402c0e:	4b54      	ldr	r3, [pc, #336]	; (402d60 <_svfprintf_r+0x904>)
  402c10:	f7ff fb6a 	bl	4022e8 <__aeabi_dcmple>
  402c14:	2800      	cmp	r0, #0
  402c16:	f040 8340 	bne.w	40329a <_svfprintf_r+0xe3e>
  402c1a:	a815      	add	r0, sp, #84	; 0x54
  402c1c:	c80d      	ldmia	r0, {r0, r2, r3}
  402c1e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c20:	f7ff fb58 	bl	4022d4 <__aeabi_dcmplt>
  402c24:	2800      	cmp	r0, #0
  402c26:	f040 8530 	bne.w	40368a <_svfprintf_r+0x122e>
  402c2a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c2e:	4e4d      	ldr	r6, [pc, #308]	; (402d64 <_svfprintf_r+0x908>)
  402c30:	4b4d      	ldr	r3, [pc, #308]	; (402d68 <_svfprintf_r+0x90c>)
  402c32:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402c36:	9007      	str	r0, [sp, #28]
  402c38:	9811      	ldr	r0, [sp, #68]	; 0x44
  402c3a:	2203      	movs	r2, #3
  402c3c:	2100      	movs	r1, #0
  402c3e:	9208      	str	r2, [sp, #32]
  402c40:	910a      	str	r1, [sp, #40]	; 0x28
  402c42:	2847      	cmp	r0, #71	; 0x47
  402c44:	bfd8      	it	le
  402c46:	461e      	movle	r6, r3
  402c48:	920e      	str	r2, [sp, #56]	; 0x38
  402c4a:	9112      	str	r1, [sp, #72]	; 0x48
  402c4c:	e51e      	b.n	40268c <_svfprintf_r+0x230>
  402c4e:	f04b 0b08 	orr.w	fp, fp, #8
  402c52:	f89a 3000 	ldrb.w	r3, [sl]
  402c56:	e459      	b.n	40250c <_svfprintf_r+0xb0>
  402c58:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c5c:	2300      	movs	r3, #0
  402c5e:	461c      	mov	r4, r3
  402c60:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402c64:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402c68:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402c6c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402c70:	2809      	cmp	r0, #9
  402c72:	d9f5      	bls.n	402c60 <_svfprintf_r+0x804>
  402c74:	940d      	str	r4, [sp, #52]	; 0x34
  402c76:	e44b      	b.n	402510 <_svfprintf_r+0xb4>
  402c78:	f04b 0b10 	orr.w	fp, fp, #16
  402c7c:	9311      	str	r3, [sp, #68]	; 0x44
  402c7e:	f01b 0320 	ands.w	r3, fp, #32
  402c82:	f43f ae1d 	beq.w	4028c0 <_svfprintf_r+0x464>
  402c86:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402c88:	3507      	adds	r5, #7
  402c8a:	f025 0307 	bic.w	r3, r5, #7
  402c8e:	f103 0208 	add.w	r2, r3, #8
  402c92:	e9d3 4500 	ldrd	r4, r5, [r3]
  402c96:	920f      	str	r2, [sp, #60]	; 0x3c
  402c98:	2300      	movs	r3, #0
  402c9a:	e4d2      	b.n	402642 <_svfprintf_r+0x1e6>
  402c9c:	9311      	str	r3, [sp, #68]	; 0x44
  402c9e:	2a00      	cmp	r2, #0
  402ca0:	f040 85e7 	bne.w	403872 <_svfprintf_r+0x1416>
  402ca4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402ca6:	2a00      	cmp	r2, #0
  402ca8:	f43f aca3 	beq.w	4025f2 <_svfprintf_r+0x196>
  402cac:	2300      	movs	r3, #0
  402cae:	2101      	movs	r1, #1
  402cb0:	461f      	mov	r7, r3
  402cb2:	9108      	str	r1, [sp, #32]
  402cb4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402cb8:	f8cd b01c 	str.w	fp, [sp, #28]
  402cbc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402cc0:	930a      	str	r3, [sp, #40]	; 0x28
  402cc2:	9312      	str	r3, [sp, #72]	; 0x48
  402cc4:	910e      	str	r1, [sp, #56]	; 0x38
  402cc6:	ae28      	add	r6, sp, #160	; 0xa0
  402cc8:	e4e4      	b.n	402694 <_svfprintf_r+0x238>
  402cca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ccc:	e534      	b.n	402738 <_svfprintf_r+0x2dc>
  402cce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cd0:	2b65      	cmp	r3, #101	; 0x65
  402cd2:	f340 80a7 	ble.w	402e24 <_svfprintf_r+0x9c8>
  402cd6:	a815      	add	r0, sp, #84	; 0x54
  402cd8:	c80d      	ldmia	r0, {r0, r2, r3}
  402cda:	9914      	ldr	r1, [sp, #80]	; 0x50
  402cdc:	f7ff faf0 	bl	4022c0 <__aeabi_dcmpeq>
  402ce0:	2800      	cmp	r0, #0
  402ce2:	f000 8150 	beq.w	402f86 <_svfprintf_r+0xb2a>
  402ce6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ce8:	4a20      	ldr	r2, [pc, #128]	; (402d6c <_svfprintf_r+0x910>)
  402cea:	f8c8 2000 	str.w	r2, [r8]
  402cee:	3301      	adds	r3, #1
  402cf0:	3401      	adds	r4, #1
  402cf2:	2201      	movs	r2, #1
  402cf4:	2b07      	cmp	r3, #7
  402cf6:	9427      	str	r4, [sp, #156]	; 0x9c
  402cf8:	9326      	str	r3, [sp, #152]	; 0x98
  402cfa:	f8c8 2004 	str.w	r2, [r8, #4]
  402cfe:	f300 836a 	bgt.w	4033d6 <_svfprintf_r+0xf7a>
  402d02:	f108 0808 	add.w	r8, r8, #8
  402d06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d08:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d0c:	4293      	cmp	r3, r2
  402d0e:	db03      	blt.n	402d18 <_svfprintf_r+0x8bc>
  402d10:	9b07      	ldr	r3, [sp, #28]
  402d12:	07dd      	lsls	r5, r3, #31
  402d14:	f57f ad82 	bpl.w	40281c <_svfprintf_r+0x3c0>
  402d18:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d1a:	9919      	ldr	r1, [sp, #100]	; 0x64
  402d1c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402d1e:	f8c8 2000 	str.w	r2, [r8]
  402d22:	3301      	adds	r3, #1
  402d24:	440c      	add	r4, r1
  402d26:	2b07      	cmp	r3, #7
  402d28:	f8c8 1004 	str.w	r1, [r8, #4]
  402d2c:	9427      	str	r4, [sp, #156]	; 0x9c
  402d2e:	9326      	str	r3, [sp, #152]	; 0x98
  402d30:	f300 839e 	bgt.w	403470 <_svfprintf_r+0x1014>
  402d34:	f108 0808 	add.w	r8, r8, #8
  402d38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d3a:	1e5e      	subs	r6, r3, #1
  402d3c:	2e00      	cmp	r6, #0
  402d3e:	f77f ad6d 	ble.w	40281c <_svfprintf_r+0x3c0>
  402d42:	2e10      	cmp	r6, #16
  402d44:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d46:	4d0a      	ldr	r5, [pc, #40]	; (402d70 <_svfprintf_r+0x914>)
  402d48:	f340 81f5 	ble.w	403136 <_svfprintf_r+0xcda>
  402d4c:	4622      	mov	r2, r4
  402d4e:	2710      	movs	r7, #16
  402d50:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d54:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402d56:	e013      	b.n	402d80 <_svfprintf_r+0x924>
  402d58:	00406e34 	.word	0x00406e34
  402d5c:	00406e20 	.word	0x00406e20
  402d60:	7fefffff 	.word	0x7fefffff
  402d64:	00406e14 	.word	0x00406e14
  402d68:	00406e10 	.word	0x00406e10
  402d6c:	00406e50 	.word	0x00406e50
  402d70:	00406e64 	.word	0x00406e64
  402d74:	f108 0808 	add.w	r8, r8, #8
  402d78:	3e10      	subs	r6, #16
  402d7a:	2e10      	cmp	r6, #16
  402d7c:	f340 81da 	ble.w	403134 <_svfprintf_r+0xcd8>
  402d80:	3301      	adds	r3, #1
  402d82:	3210      	adds	r2, #16
  402d84:	2b07      	cmp	r3, #7
  402d86:	9227      	str	r2, [sp, #156]	; 0x9c
  402d88:	9326      	str	r3, [sp, #152]	; 0x98
  402d8a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d8e:	ddf1      	ble.n	402d74 <_svfprintf_r+0x918>
  402d90:	aa25      	add	r2, sp, #148	; 0x94
  402d92:	4621      	mov	r1, r4
  402d94:	4658      	mov	r0, fp
  402d96:	f002 fcc1 	bl	40571c <__ssprint_r>
  402d9a:	2800      	cmp	r0, #0
  402d9c:	f47f ac30 	bne.w	402600 <_svfprintf_r+0x1a4>
  402da0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402da2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402da4:	46c8      	mov	r8, r9
  402da6:	e7e7      	b.n	402d78 <_svfprintf_r+0x91c>
  402da8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402daa:	9a08      	ldr	r2, [sp, #32]
  402dac:	1a9f      	subs	r7, r3, r2
  402dae:	2f00      	cmp	r7, #0
  402db0:	f77f ace5 	ble.w	40277e <_svfprintf_r+0x322>
  402db4:	2f10      	cmp	r7, #16
  402db6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402db8:	4db6      	ldr	r5, [pc, #728]	; (403094 <_svfprintf_r+0xc38>)
  402dba:	dd27      	ble.n	402e0c <_svfprintf_r+0x9b0>
  402dbc:	4642      	mov	r2, r8
  402dbe:	4621      	mov	r1, r4
  402dc0:	46b0      	mov	r8, r6
  402dc2:	f04f 0b10 	mov.w	fp, #16
  402dc6:	462e      	mov	r6, r5
  402dc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402dca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402dcc:	e004      	b.n	402dd8 <_svfprintf_r+0x97c>
  402dce:	3f10      	subs	r7, #16
  402dd0:	2f10      	cmp	r7, #16
  402dd2:	f102 0208 	add.w	r2, r2, #8
  402dd6:	dd15      	ble.n	402e04 <_svfprintf_r+0x9a8>
  402dd8:	3301      	adds	r3, #1
  402dda:	3110      	adds	r1, #16
  402ddc:	2b07      	cmp	r3, #7
  402dde:	9127      	str	r1, [sp, #156]	; 0x9c
  402de0:	9326      	str	r3, [sp, #152]	; 0x98
  402de2:	e882 0840 	stmia.w	r2, {r6, fp}
  402de6:	ddf2      	ble.n	402dce <_svfprintf_r+0x972>
  402de8:	aa25      	add	r2, sp, #148	; 0x94
  402dea:	4629      	mov	r1, r5
  402dec:	4620      	mov	r0, r4
  402dee:	f002 fc95 	bl	40571c <__ssprint_r>
  402df2:	2800      	cmp	r0, #0
  402df4:	f47f ac04 	bne.w	402600 <_svfprintf_r+0x1a4>
  402df8:	3f10      	subs	r7, #16
  402dfa:	2f10      	cmp	r7, #16
  402dfc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402dfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e00:	464a      	mov	r2, r9
  402e02:	dce9      	bgt.n	402dd8 <_svfprintf_r+0x97c>
  402e04:	4635      	mov	r5, r6
  402e06:	460c      	mov	r4, r1
  402e08:	4646      	mov	r6, r8
  402e0a:	4690      	mov	r8, r2
  402e0c:	3301      	adds	r3, #1
  402e0e:	443c      	add	r4, r7
  402e10:	2b07      	cmp	r3, #7
  402e12:	9427      	str	r4, [sp, #156]	; 0x9c
  402e14:	9326      	str	r3, [sp, #152]	; 0x98
  402e16:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e1a:	f300 8232 	bgt.w	403282 <_svfprintf_r+0xe26>
  402e1e:	f108 0808 	add.w	r8, r8, #8
  402e22:	e4ac      	b.n	40277e <_svfprintf_r+0x322>
  402e24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e28:	2b01      	cmp	r3, #1
  402e2a:	f340 81fe 	ble.w	40322a <_svfprintf_r+0xdce>
  402e2e:	3701      	adds	r7, #1
  402e30:	3401      	adds	r4, #1
  402e32:	2301      	movs	r3, #1
  402e34:	2f07      	cmp	r7, #7
  402e36:	9427      	str	r4, [sp, #156]	; 0x9c
  402e38:	9726      	str	r7, [sp, #152]	; 0x98
  402e3a:	f8c8 6000 	str.w	r6, [r8]
  402e3e:	f8c8 3004 	str.w	r3, [r8, #4]
  402e42:	f300 8203 	bgt.w	40324c <_svfprintf_r+0xdf0>
  402e46:	f108 0808 	add.w	r8, r8, #8
  402e4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e4c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402e4e:	f8c8 3000 	str.w	r3, [r8]
  402e52:	3701      	adds	r7, #1
  402e54:	4414      	add	r4, r2
  402e56:	2f07      	cmp	r7, #7
  402e58:	9427      	str	r4, [sp, #156]	; 0x9c
  402e5a:	9726      	str	r7, [sp, #152]	; 0x98
  402e5c:	f8c8 2004 	str.w	r2, [r8, #4]
  402e60:	f300 8200 	bgt.w	403264 <_svfprintf_r+0xe08>
  402e64:	f108 0808 	add.w	r8, r8, #8
  402e68:	a815      	add	r0, sp, #84	; 0x54
  402e6a:	c80d      	ldmia	r0, {r0, r2, r3}
  402e6c:	9914      	ldr	r1, [sp, #80]	; 0x50
  402e6e:	f7ff fa27 	bl	4022c0 <__aeabi_dcmpeq>
  402e72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402e74:	2800      	cmp	r0, #0
  402e76:	f040 8101 	bne.w	40307c <_svfprintf_r+0xc20>
  402e7a:	3b01      	subs	r3, #1
  402e7c:	3701      	adds	r7, #1
  402e7e:	3601      	adds	r6, #1
  402e80:	441c      	add	r4, r3
  402e82:	2f07      	cmp	r7, #7
  402e84:	9726      	str	r7, [sp, #152]	; 0x98
  402e86:	9427      	str	r4, [sp, #156]	; 0x9c
  402e88:	f8c8 6000 	str.w	r6, [r8]
  402e8c:	f8c8 3004 	str.w	r3, [r8, #4]
  402e90:	f300 8127 	bgt.w	4030e2 <_svfprintf_r+0xc86>
  402e94:	f108 0808 	add.w	r8, r8, #8
  402e98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402e9a:	f8c8 2004 	str.w	r2, [r8, #4]
  402e9e:	3701      	adds	r7, #1
  402ea0:	4414      	add	r4, r2
  402ea2:	ab21      	add	r3, sp, #132	; 0x84
  402ea4:	2f07      	cmp	r7, #7
  402ea6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ea8:	9726      	str	r7, [sp, #152]	; 0x98
  402eaa:	f8c8 3000 	str.w	r3, [r8]
  402eae:	f77f acb3 	ble.w	402818 <_svfprintf_r+0x3bc>
  402eb2:	aa25      	add	r2, sp, #148	; 0x94
  402eb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402eb8:	f002 fc30 	bl	40571c <__ssprint_r>
  402ebc:	2800      	cmp	r0, #0
  402ebe:	f47f ab9f 	bne.w	402600 <_svfprintf_r+0x1a4>
  402ec2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ec4:	46c8      	mov	r8, r9
  402ec6:	e4a9      	b.n	40281c <_svfprintf_r+0x3c0>
  402ec8:	aa25      	add	r2, sp, #148	; 0x94
  402eca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ecc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ece:	f002 fc25 	bl	40571c <__ssprint_r>
  402ed2:	2800      	cmp	r0, #0
  402ed4:	f43f aceb 	beq.w	4028ae <_svfprintf_r+0x452>
  402ed8:	f7ff bb92 	b.w	402600 <_svfprintf_r+0x1a4>
  402edc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ee0:	2b01      	cmp	r3, #1
  402ee2:	f000 8134 	beq.w	40314e <_svfprintf_r+0xcf2>
  402ee6:	2b02      	cmp	r3, #2
  402ee8:	d125      	bne.n	402f36 <_svfprintf_r+0xada>
  402eea:	f8cd b01c 	str.w	fp, [sp, #28]
  402eee:	2400      	movs	r4, #0
  402ef0:	2500      	movs	r5, #0
  402ef2:	e61e      	b.n	402b32 <_svfprintf_r+0x6d6>
  402ef4:	aa25      	add	r2, sp, #148	; 0x94
  402ef6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ef8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402efa:	f002 fc0f 	bl	40571c <__ssprint_r>
  402efe:	2800      	cmp	r0, #0
  402f00:	f47f ab7e 	bne.w	402600 <_svfprintf_r+0x1a4>
  402f04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f06:	46c8      	mov	r8, r9
  402f08:	e475      	b.n	4027f6 <_svfprintf_r+0x39a>
  402f0a:	aa25      	add	r2, sp, #148	; 0x94
  402f0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f10:	f002 fc04 	bl	40571c <__ssprint_r>
  402f14:	2800      	cmp	r0, #0
  402f16:	f47f ab73 	bne.w	402600 <_svfprintf_r+0x1a4>
  402f1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f1c:	46c8      	mov	r8, r9
  402f1e:	e41b      	b.n	402758 <_svfprintf_r+0x2fc>
  402f20:	aa25      	add	r2, sp, #148	; 0x94
  402f22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f24:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f26:	f002 fbf9 	bl	40571c <__ssprint_r>
  402f2a:	2800      	cmp	r0, #0
  402f2c:	f47f ab68 	bne.w	402600 <_svfprintf_r+0x1a4>
  402f30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402f32:	46c8      	mov	r8, r9
  402f34:	e420      	b.n	402778 <_svfprintf_r+0x31c>
  402f36:	f8cd b01c 	str.w	fp, [sp, #28]
  402f3a:	2400      	movs	r4, #0
  402f3c:	2500      	movs	r5, #0
  402f3e:	4649      	mov	r1, r9
  402f40:	e000      	b.n	402f44 <_svfprintf_r+0xae8>
  402f42:	4631      	mov	r1, r6
  402f44:	08e2      	lsrs	r2, r4, #3
  402f46:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402f4a:	08e8      	lsrs	r0, r5, #3
  402f4c:	f004 0307 	and.w	r3, r4, #7
  402f50:	4605      	mov	r5, r0
  402f52:	4614      	mov	r4, r2
  402f54:	3330      	adds	r3, #48	; 0x30
  402f56:	ea54 0205 	orrs.w	r2, r4, r5
  402f5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  402f5e:	f101 36ff 	add.w	r6, r1, #4294967295
  402f62:	d1ee      	bne.n	402f42 <_svfprintf_r+0xae6>
  402f64:	9a07      	ldr	r2, [sp, #28]
  402f66:	07d2      	lsls	r2, r2, #31
  402f68:	f57f adf3 	bpl.w	402b52 <_svfprintf_r+0x6f6>
  402f6c:	2b30      	cmp	r3, #48	; 0x30
  402f6e:	f43f adf0 	beq.w	402b52 <_svfprintf_r+0x6f6>
  402f72:	3902      	subs	r1, #2
  402f74:	2330      	movs	r3, #48	; 0x30
  402f76:	f806 3c01 	strb.w	r3, [r6, #-1]
  402f7a:	eba9 0301 	sub.w	r3, r9, r1
  402f7e:	930e      	str	r3, [sp, #56]	; 0x38
  402f80:	460e      	mov	r6, r1
  402f82:	f7ff bb7b 	b.w	40267c <_svfprintf_r+0x220>
  402f86:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402f88:	2900      	cmp	r1, #0
  402f8a:	f340 822e 	ble.w	4033ea <_svfprintf_r+0xf8e>
  402f8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402f92:	4293      	cmp	r3, r2
  402f94:	bfa8      	it	ge
  402f96:	4613      	movge	r3, r2
  402f98:	2b00      	cmp	r3, #0
  402f9a:	461f      	mov	r7, r3
  402f9c:	dd0d      	ble.n	402fba <_svfprintf_r+0xb5e>
  402f9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fa0:	f8c8 6000 	str.w	r6, [r8]
  402fa4:	3301      	adds	r3, #1
  402fa6:	443c      	add	r4, r7
  402fa8:	2b07      	cmp	r3, #7
  402faa:	9427      	str	r4, [sp, #156]	; 0x9c
  402fac:	f8c8 7004 	str.w	r7, [r8, #4]
  402fb0:	9326      	str	r3, [sp, #152]	; 0x98
  402fb2:	f300 831f 	bgt.w	4035f4 <_svfprintf_r+0x1198>
  402fb6:	f108 0808 	add.w	r8, r8, #8
  402fba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402fbc:	2f00      	cmp	r7, #0
  402fbe:	bfa8      	it	ge
  402fc0:	1bdb      	subge	r3, r3, r7
  402fc2:	2b00      	cmp	r3, #0
  402fc4:	461f      	mov	r7, r3
  402fc6:	f340 80d6 	ble.w	403176 <_svfprintf_r+0xd1a>
  402fca:	2f10      	cmp	r7, #16
  402fcc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fce:	4d31      	ldr	r5, [pc, #196]	; (403094 <_svfprintf_r+0xc38>)
  402fd0:	f340 81ed 	ble.w	4033ae <_svfprintf_r+0xf52>
  402fd4:	4642      	mov	r2, r8
  402fd6:	4621      	mov	r1, r4
  402fd8:	46b0      	mov	r8, r6
  402fda:	f04f 0b10 	mov.w	fp, #16
  402fde:	462e      	mov	r6, r5
  402fe0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402fe2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402fe4:	e004      	b.n	402ff0 <_svfprintf_r+0xb94>
  402fe6:	3208      	adds	r2, #8
  402fe8:	3f10      	subs	r7, #16
  402fea:	2f10      	cmp	r7, #16
  402fec:	f340 81db 	ble.w	4033a6 <_svfprintf_r+0xf4a>
  402ff0:	3301      	adds	r3, #1
  402ff2:	3110      	adds	r1, #16
  402ff4:	2b07      	cmp	r3, #7
  402ff6:	9127      	str	r1, [sp, #156]	; 0x9c
  402ff8:	9326      	str	r3, [sp, #152]	; 0x98
  402ffa:	e882 0840 	stmia.w	r2, {r6, fp}
  402ffe:	ddf2      	ble.n	402fe6 <_svfprintf_r+0xb8a>
  403000:	aa25      	add	r2, sp, #148	; 0x94
  403002:	4629      	mov	r1, r5
  403004:	4620      	mov	r0, r4
  403006:	f002 fb89 	bl	40571c <__ssprint_r>
  40300a:	2800      	cmp	r0, #0
  40300c:	f47f aaf8 	bne.w	402600 <_svfprintf_r+0x1a4>
  403010:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403012:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403014:	464a      	mov	r2, r9
  403016:	e7e7      	b.n	402fe8 <_svfprintf_r+0xb8c>
  403018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40301a:	930e      	str	r3, [sp, #56]	; 0x38
  40301c:	464e      	mov	r6, r9
  40301e:	f7ff bb2d 	b.w	40267c <_svfprintf_r+0x220>
  403022:	2d00      	cmp	r5, #0
  403024:	bf08      	it	eq
  403026:	2c0a      	cmpeq	r4, #10
  403028:	f0c0 808f 	bcc.w	40314a <_svfprintf_r+0xcee>
  40302c:	464e      	mov	r6, r9
  40302e:	4620      	mov	r0, r4
  403030:	4629      	mov	r1, r5
  403032:	220a      	movs	r2, #10
  403034:	2300      	movs	r3, #0
  403036:	f003 f823 	bl	406080 <__aeabi_uldivmod>
  40303a:	3230      	adds	r2, #48	; 0x30
  40303c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403040:	4620      	mov	r0, r4
  403042:	4629      	mov	r1, r5
  403044:	2300      	movs	r3, #0
  403046:	220a      	movs	r2, #10
  403048:	f003 f81a 	bl	406080 <__aeabi_uldivmod>
  40304c:	4604      	mov	r4, r0
  40304e:	460d      	mov	r5, r1
  403050:	ea54 0305 	orrs.w	r3, r4, r5
  403054:	d1eb      	bne.n	40302e <_svfprintf_r+0xbd2>
  403056:	eba9 0306 	sub.w	r3, r9, r6
  40305a:	930e      	str	r3, [sp, #56]	; 0x38
  40305c:	f7ff bb0e 	b.w	40267c <_svfprintf_r+0x220>
  403060:	aa25      	add	r2, sp, #148	; 0x94
  403062:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403064:	980c      	ldr	r0, [sp, #48]	; 0x30
  403066:	f002 fb59 	bl	40571c <__ssprint_r>
  40306a:	2800      	cmp	r0, #0
  40306c:	f47f aac8 	bne.w	402600 <_svfprintf_r+0x1a4>
  403070:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403074:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403076:	46c8      	mov	r8, r9
  403078:	f7ff bb5e 	b.w	402738 <_svfprintf_r+0x2dc>
  40307c:	1e5e      	subs	r6, r3, #1
  40307e:	2e00      	cmp	r6, #0
  403080:	f77f af0a 	ble.w	402e98 <_svfprintf_r+0xa3c>
  403084:	2e10      	cmp	r6, #16
  403086:	4d03      	ldr	r5, [pc, #12]	; (403094 <_svfprintf_r+0xc38>)
  403088:	dd22      	ble.n	4030d0 <_svfprintf_r+0xc74>
  40308a:	4622      	mov	r2, r4
  40308c:	f04f 0b10 	mov.w	fp, #16
  403090:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403092:	e006      	b.n	4030a2 <_svfprintf_r+0xc46>
  403094:	00406e64 	.word	0x00406e64
  403098:	3e10      	subs	r6, #16
  40309a:	2e10      	cmp	r6, #16
  40309c:	f108 0808 	add.w	r8, r8, #8
  4030a0:	dd15      	ble.n	4030ce <_svfprintf_r+0xc72>
  4030a2:	3701      	adds	r7, #1
  4030a4:	3210      	adds	r2, #16
  4030a6:	2f07      	cmp	r7, #7
  4030a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4030aa:	9726      	str	r7, [sp, #152]	; 0x98
  4030ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4030b0:	ddf2      	ble.n	403098 <_svfprintf_r+0xc3c>
  4030b2:	aa25      	add	r2, sp, #148	; 0x94
  4030b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030b6:	4620      	mov	r0, r4
  4030b8:	f002 fb30 	bl	40571c <__ssprint_r>
  4030bc:	2800      	cmp	r0, #0
  4030be:	f47f aa9f 	bne.w	402600 <_svfprintf_r+0x1a4>
  4030c2:	3e10      	subs	r6, #16
  4030c4:	2e10      	cmp	r6, #16
  4030c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4030c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030ca:	46c8      	mov	r8, r9
  4030cc:	dce9      	bgt.n	4030a2 <_svfprintf_r+0xc46>
  4030ce:	4614      	mov	r4, r2
  4030d0:	3701      	adds	r7, #1
  4030d2:	4434      	add	r4, r6
  4030d4:	2f07      	cmp	r7, #7
  4030d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4030d8:	9726      	str	r7, [sp, #152]	; 0x98
  4030da:	e888 0060 	stmia.w	r8, {r5, r6}
  4030de:	f77f aed9 	ble.w	402e94 <_svfprintf_r+0xa38>
  4030e2:	aa25      	add	r2, sp, #148	; 0x94
  4030e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030e8:	f002 fb18 	bl	40571c <__ssprint_r>
  4030ec:	2800      	cmp	r0, #0
  4030ee:	f47f aa87 	bne.w	402600 <_svfprintf_r+0x1a4>
  4030f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4030f6:	46c8      	mov	r8, r9
  4030f8:	e6ce      	b.n	402e98 <_svfprintf_r+0xa3c>
  4030fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4030fc:	6814      	ldr	r4, [r2, #0]
  4030fe:	4613      	mov	r3, r2
  403100:	3304      	adds	r3, #4
  403102:	17e5      	asrs	r5, r4, #31
  403104:	930f      	str	r3, [sp, #60]	; 0x3c
  403106:	4622      	mov	r2, r4
  403108:	462b      	mov	r3, r5
  40310a:	e4fa      	b.n	402b02 <_svfprintf_r+0x6a6>
  40310c:	3204      	adds	r2, #4
  40310e:	681c      	ldr	r4, [r3, #0]
  403110:	920f      	str	r2, [sp, #60]	; 0x3c
  403112:	2301      	movs	r3, #1
  403114:	2500      	movs	r5, #0
  403116:	f7ff ba94 	b.w	402642 <_svfprintf_r+0x1e6>
  40311a:	681c      	ldr	r4, [r3, #0]
  40311c:	3304      	adds	r3, #4
  40311e:	930f      	str	r3, [sp, #60]	; 0x3c
  403120:	2500      	movs	r5, #0
  403122:	e421      	b.n	402968 <_svfprintf_r+0x50c>
  403124:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403126:	460a      	mov	r2, r1
  403128:	3204      	adds	r2, #4
  40312a:	680c      	ldr	r4, [r1, #0]
  40312c:	920f      	str	r2, [sp, #60]	; 0x3c
  40312e:	2500      	movs	r5, #0
  403130:	f7ff ba87 	b.w	402642 <_svfprintf_r+0x1e6>
  403134:	4614      	mov	r4, r2
  403136:	3301      	adds	r3, #1
  403138:	4434      	add	r4, r6
  40313a:	2b07      	cmp	r3, #7
  40313c:	9427      	str	r4, [sp, #156]	; 0x9c
  40313e:	9326      	str	r3, [sp, #152]	; 0x98
  403140:	e888 0060 	stmia.w	r8, {r5, r6}
  403144:	f77f ab68 	ble.w	402818 <_svfprintf_r+0x3bc>
  403148:	e6b3      	b.n	402eb2 <_svfprintf_r+0xa56>
  40314a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40314e:	f8cd b01c 	str.w	fp, [sp, #28]
  403152:	ae42      	add	r6, sp, #264	; 0x108
  403154:	3430      	adds	r4, #48	; 0x30
  403156:	2301      	movs	r3, #1
  403158:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40315c:	930e      	str	r3, [sp, #56]	; 0x38
  40315e:	f7ff ba8d 	b.w	40267c <_svfprintf_r+0x220>
  403162:	aa25      	add	r2, sp, #148	; 0x94
  403164:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403166:	980c      	ldr	r0, [sp, #48]	; 0x30
  403168:	f002 fad8 	bl	40571c <__ssprint_r>
  40316c:	2800      	cmp	r0, #0
  40316e:	f47f aa47 	bne.w	402600 <_svfprintf_r+0x1a4>
  403172:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403174:	46c8      	mov	r8, r9
  403176:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403178:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40317a:	429a      	cmp	r2, r3
  40317c:	db44      	blt.n	403208 <_svfprintf_r+0xdac>
  40317e:	9b07      	ldr	r3, [sp, #28]
  403180:	07d9      	lsls	r1, r3, #31
  403182:	d441      	bmi.n	403208 <_svfprintf_r+0xdac>
  403184:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403186:	9812      	ldr	r0, [sp, #72]	; 0x48
  403188:	1a9a      	subs	r2, r3, r2
  40318a:	1a1d      	subs	r5, r3, r0
  40318c:	4295      	cmp	r5, r2
  40318e:	bfa8      	it	ge
  403190:	4615      	movge	r5, r2
  403192:	2d00      	cmp	r5, #0
  403194:	dd0e      	ble.n	4031b4 <_svfprintf_r+0xd58>
  403196:	9926      	ldr	r1, [sp, #152]	; 0x98
  403198:	f8c8 5004 	str.w	r5, [r8, #4]
  40319c:	3101      	adds	r1, #1
  40319e:	4406      	add	r6, r0
  4031a0:	442c      	add	r4, r5
  4031a2:	2907      	cmp	r1, #7
  4031a4:	f8c8 6000 	str.w	r6, [r8]
  4031a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4031aa:	9126      	str	r1, [sp, #152]	; 0x98
  4031ac:	f300 823b 	bgt.w	403626 <_svfprintf_r+0x11ca>
  4031b0:	f108 0808 	add.w	r8, r8, #8
  4031b4:	2d00      	cmp	r5, #0
  4031b6:	bfac      	ite	ge
  4031b8:	1b56      	subge	r6, r2, r5
  4031ba:	4616      	movlt	r6, r2
  4031bc:	2e00      	cmp	r6, #0
  4031be:	f77f ab2d 	ble.w	40281c <_svfprintf_r+0x3c0>
  4031c2:	2e10      	cmp	r6, #16
  4031c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031c6:	4db0      	ldr	r5, [pc, #704]	; (403488 <_svfprintf_r+0x102c>)
  4031c8:	ddb5      	ble.n	403136 <_svfprintf_r+0xcda>
  4031ca:	4622      	mov	r2, r4
  4031cc:	2710      	movs	r7, #16
  4031ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4031d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4031d4:	e004      	b.n	4031e0 <_svfprintf_r+0xd84>
  4031d6:	f108 0808 	add.w	r8, r8, #8
  4031da:	3e10      	subs	r6, #16
  4031dc:	2e10      	cmp	r6, #16
  4031de:	dda9      	ble.n	403134 <_svfprintf_r+0xcd8>
  4031e0:	3301      	adds	r3, #1
  4031e2:	3210      	adds	r2, #16
  4031e4:	2b07      	cmp	r3, #7
  4031e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4031e8:	9326      	str	r3, [sp, #152]	; 0x98
  4031ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4031ee:	ddf2      	ble.n	4031d6 <_svfprintf_r+0xd7a>
  4031f0:	aa25      	add	r2, sp, #148	; 0x94
  4031f2:	4621      	mov	r1, r4
  4031f4:	4658      	mov	r0, fp
  4031f6:	f002 fa91 	bl	40571c <__ssprint_r>
  4031fa:	2800      	cmp	r0, #0
  4031fc:	f47f aa00 	bne.w	402600 <_svfprintf_r+0x1a4>
  403200:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403202:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403204:	46c8      	mov	r8, r9
  403206:	e7e8      	b.n	4031da <_svfprintf_r+0xd7e>
  403208:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40320a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40320c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40320e:	f8c8 1000 	str.w	r1, [r8]
  403212:	3301      	adds	r3, #1
  403214:	4404      	add	r4, r0
  403216:	2b07      	cmp	r3, #7
  403218:	9427      	str	r4, [sp, #156]	; 0x9c
  40321a:	f8c8 0004 	str.w	r0, [r8, #4]
  40321e:	9326      	str	r3, [sp, #152]	; 0x98
  403220:	f300 81f5 	bgt.w	40360e <_svfprintf_r+0x11b2>
  403224:	f108 0808 	add.w	r8, r8, #8
  403228:	e7ac      	b.n	403184 <_svfprintf_r+0xd28>
  40322a:	9b07      	ldr	r3, [sp, #28]
  40322c:	07da      	lsls	r2, r3, #31
  40322e:	f53f adfe 	bmi.w	402e2e <_svfprintf_r+0x9d2>
  403232:	3701      	adds	r7, #1
  403234:	3401      	adds	r4, #1
  403236:	2301      	movs	r3, #1
  403238:	2f07      	cmp	r7, #7
  40323a:	9427      	str	r4, [sp, #156]	; 0x9c
  40323c:	9726      	str	r7, [sp, #152]	; 0x98
  40323e:	f8c8 6000 	str.w	r6, [r8]
  403242:	f8c8 3004 	str.w	r3, [r8, #4]
  403246:	f77f ae25 	ble.w	402e94 <_svfprintf_r+0xa38>
  40324a:	e74a      	b.n	4030e2 <_svfprintf_r+0xc86>
  40324c:	aa25      	add	r2, sp, #148	; 0x94
  40324e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403250:	980c      	ldr	r0, [sp, #48]	; 0x30
  403252:	f002 fa63 	bl	40571c <__ssprint_r>
  403256:	2800      	cmp	r0, #0
  403258:	f47f a9d2 	bne.w	402600 <_svfprintf_r+0x1a4>
  40325c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40325e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403260:	46c8      	mov	r8, r9
  403262:	e5f2      	b.n	402e4a <_svfprintf_r+0x9ee>
  403264:	aa25      	add	r2, sp, #148	; 0x94
  403266:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403268:	980c      	ldr	r0, [sp, #48]	; 0x30
  40326a:	f002 fa57 	bl	40571c <__ssprint_r>
  40326e:	2800      	cmp	r0, #0
  403270:	f47f a9c6 	bne.w	402600 <_svfprintf_r+0x1a4>
  403274:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403276:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403278:	46c8      	mov	r8, r9
  40327a:	e5f5      	b.n	402e68 <_svfprintf_r+0xa0c>
  40327c:	464e      	mov	r6, r9
  40327e:	f7ff b9fd 	b.w	40267c <_svfprintf_r+0x220>
  403282:	aa25      	add	r2, sp, #148	; 0x94
  403284:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403286:	980c      	ldr	r0, [sp, #48]	; 0x30
  403288:	f002 fa48 	bl	40571c <__ssprint_r>
  40328c:	2800      	cmp	r0, #0
  40328e:	f47f a9b7 	bne.w	402600 <_svfprintf_r+0x1a4>
  403292:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403294:	46c8      	mov	r8, r9
  403296:	f7ff ba72 	b.w	40277e <_svfprintf_r+0x322>
  40329a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40329c:	4622      	mov	r2, r4
  40329e:	4620      	mov	r0, r4
  4032a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4032a2:	4623      	mov	r3, r4
  4032a4:	4621      	mov	r1, r4
  4032a6:	f002 fead 	bl	406004 <__aeabi_dcmpun>
  4032aa:	2800      	cmp	r0, #0
  4032ac:	f040 8286 	bne.w	4037bc <_svfprintf_r+0x1360>
  4032b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032b2:	3301      	adds	r3, #1
  4032b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032b6:	f023 0320 	bic.w	r3, r3, #32
  4032ba:	930e      	str	r3, [sp, #56]	; 0x38
  4032bc:	f000 81e2 	beq.w	403684 <_svfprintf_r+0x1228>
  4032c0:	2b47      	cmp	r3, #71	; 0x47
  4032c2:	f000 811e 	beq.w	403502 <_svfprintf_r+0x10a6>
  4032c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4032ca:	9307      	str	r3, [sp, #28]
  4032cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4032ce:	1e1f      	subs	r7, r3, #0
  4032d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4032d2:	9308      	str	r3, [sp, #32]
  4032d4:	bfbb      	ittet	lt
  4032d6:	463b      	movlt	r3, r7
  4032d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4032dc:	2300      	movge	r3, #0
  4032de:	232d      	movlt	r3, #45	; 0x2d
  4032e0:	9310      	str	r3, [sp, #64]	; 0x40
  4032e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032e4:	2b66      	cmp	r3, #102	; 0x66
  4032e6:	f000 81bb 	beq.w	403660 <_svfprintf_r+0x1204>
  4032ea:	2b46      	cmp	r3, #70	; 0x46
  4032ec:	f000 80df 	beq.w	4034ae <_svfprintf_r+0x1052>
  4032f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032f2:	9a08      	ldr	r2, [sp, #32]
  4032f4:	2b45      	cmp	r3, #69	; 0x45
  4032f6:	bf0c      	ite	eq
  4032f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4032fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4032fc:	a823      	add	r0, sp, #140	; 0x8c
  4032fe:	a920      	add	r1, sp, #128	; 0x80
  403300:	bf08      	it	eq
  403302:	1c5d      	addeq	r5, r3, #1
  403304:	9004      	str	r0, [sp, #16]
  403306:	9103      	str	r1, [sp, #12]
  403308:	a81f      	add	r0, sp, #124	; 0x7c
  40330a:	2102      	movs	r1, #2
  40330c:	463b      	mov	r3, r7
  40330e:	9002      	str	r0, [sp, #8]
  403310:	9501      	str	r5, [sp, #4]
  403312:	9100      	str	r1, [sp, #0]
  403314:	980c      	ldr	r0, [sp, #48]	; 0x30
  403316:	f000 fb73 	bl	403a00 <_dtoa_r>
  40331a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40331c:	2b67      	cmp	r3, #103	; 0x67
  40331e:	4606      	mov	r6, r0
  403320:	f040 81e0 	bne.w	4036e4 <_svfprintf_r+0x1288>
  403324:	f01b 0f01 	tst.w	fp, #1
  403328:	f000 8246 	beq.w	4037b8 <_svfprintf_r+0x135c>
  40332c:	1974      	adds	r4, r6, r5
  40332e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403330:	9808      	ldr	r0, [sp, #32]
  403332:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403334:	4639      	mov	r1, r7
  403336:	f7fe ffc3 	bl	4022c0 <__aeabi_dcmpeq>
  40333a:	2800      	cmp	r0, #0
  40333c:	f040 8165 	bne.w	40360a <_svfprintf_r+0x11ae>
  403340:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403342:	42a3      	cmp	r3, r4
  403344:	d206      	bcs.n	403354 <_svfprintf_r+0xef8>
  403346:	2130      	movs	r1, #48	; 0x30
  403348:	1c5a      	adds	r2, r3, #1
  40334a:	9223      	str	r2, [sp, #140]	; 0x8c
  40334c:	7019      	strb	r1, [r3, #0]
  40334e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403350:	429c      	cmp	r4, r3
  403352:	d8f9      	bhi.n	403348 <_svfprintf_r+0xeec>
  403354:	1b9b      	subs	r3, r3, r6
  403356:	9313      	str	r3, [sp, #76]	; 0x4c
  403358:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40335a:	2b47      	cmp	r3, #71	; 0x47
  40335c:	f000 80e9 	beq.w	403532 <_svfprintf_r+0x10d6>
  403360:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403362:	2b65      	cmp	r3, #101	; 0x65
  403364:	f340 81cd 	ble.w	403702 <_svfprintf_r+0x12a6>
  403368:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40336a:	2b66      	cmp	r3, #102	; 0x66
  40336c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40336e:	9312      	str	r3, [sp, #72]	; 0x48
  403370:	f000 819e 	beq.w	4036b0 <_svfprintf_r+0x1254>
  403374:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403376:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403378:	4619      	mov	r1, r3
  40337a:	4291      	cmp	r1, r2
  40337c:	f300 818a 	bgt.w	403694 <_svfprintf_r+0x1238>
  403380:	f01b 0f01 	tst.w	fp, #1
  403384:	f040 8213 	bne.w	4037ae <_svfprintf_r+0x1352>
  403388:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40338c:	9308      	str	r3, [sp, #32]
  40338e:	2367      	movs	r3, #103	; 0x67
  403390:	920e      	str	r2, [sp, #56]	; 0x38
  403392:	9311      	str	r3, [sp, #68]	; 0x44
  403394:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403396:	2b00      	cmp	r3, #0
  403398:	f040 80c4 	bne.w	403524 <_svfprintf_r+0x10c8>
  40339c:	930a      	str	r3, [sp, #40]	; 0x28
  40339e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4033a2:	f7ff b973 	b.w	40268c <_svfprintf_r+0x230>
  4033a6:	4635      	mov	r5, r6
  4033a8:	460c      	mov	r4, r1
  4033aa:	4646      	mov	r6, r8
  4033ac:	4690      	mov	r8, r2
  4033ae:	3301      	adds	r3, #1
  4033b0:	443c      	add	r4, r7
  4033b2:	2b07      	cmp	r3, #7
  4033b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4033b6:	9326      	str	r3, [sp, #152]	; 0x98
  4033b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4033bc:	f73f aed1 	bgt.w	403162 <_svfprintf_r+0xd06>
  4033c0:	f108 0808 	add.w	r8, r8, #8
  4033c4:	e6d7      	b.n	403176 <_svfprintf_r+0xd1a>
  4033c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033c8:	6813      	ldr	r3, [r2, #0]
  4033ca:	3204      	adds	r2, #4
  4033cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4033ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4033d0:	601a      	str	r2, [r3, #0]
  4033d2:	f7ff b86a 	b.w	4024aa <_svfprintf_r+0x4e>
  4033d6:	aa25      	add	r2, sp, #148	; 0x94
  4033d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033dc:	f002 f99e 	bl	40571c <__ssprint_r>
  4033e0:	2800      	cmp	r0, #0
  4033e2:	f47f a90d 	bne.w	402600 <_svfprintf_r+0x1a4>
  4033e6:	46c8      	mov	r8, r9
  4033e8:	e48d      	b.n	402d06 <_svfprintf_r+0x8aa>
  4033ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033ec:	4a27      	ldr	r2, [pc, #156]	; (40348c <_svfprintf_r+0x1030>)
  4033ee:	f8c8 2000 	str.w	r2, [r8]
  4033f2:	3301      	adds	r3, #1
  4033f4:	3401      	adds	r4, #1
  4033f6:	2201      	movs	r2, #1
  4033f8:	2b07      	cmp	r3, #7
  4033fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4033fc:	9326      	str	r3, [sp, #152]	; 0x98
  4033fe:	f8c8 2004 	str.w	r2, [r8, #4]
  403402:	dc72      	bgt.n	4034ea <_svfprintf_r+0x108e>
  403404:	f108 0808 	add.w	r8, r8, #8
  403408:	b929      	cbnz	r1, 403416 <_svfprintf_r+0xfba>
  40340a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40340c:	b91b      	cbnz	r3, 403416 <_svfprintf_r+0xfba>
  40340e:	9b07      	ldr	r3, [sp, #28]
  403410:	07d8      	lsls	r0, r3, #31
  403412:	f57f aa03 	bpl.w	40281c <_svfprintf_r+0x3c0>
  403416:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403418:	9819      	ldr	r0, [sp, #100]	; 0x64
  40341a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40341c:	f8c8 2000 	str.w	r2, [r8]
  403420:	3301      	adds	r3, #1
  403422:	4602      	mov	r2, r0
  403424:	4422      	add	r2, r4
  403426:	2b07      	cmp	r3, #7
  403428:	9227      	str	r2, [sp, #156]	; 0x9c
  40342a:	f8c8 0004 	str.w	r0, [r8, #4]
  40342e:	9326      	str	r3, [sp, #152]	; 0x98
  403430:	f300 818d 	bgt.w	40374e <_svfprintf_r+0x12f2>
  403434:	f108 0808 	add.w	r8, r8, #8
  403438:	2900      	cmp	r1, #0
  40343a:	f2c0 8165 	blt.w	403708 <_svfprintf_r+0x12ac>
  40343e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403440:	f8c8 6000 	str.w	r6, [r8]
  403444:	3301      	adds	r3, #1
  403446:	188c      	adds	r4, r1, r2
  403448:	2b07      	cmp	r3, #7
  40344a:	9427      	str	r4, [sp, #156]	; 0x9c
  40344c:	9326      	str	r3, [sp, #152]	; 0x98
  40344e:	f8c8 1004 	str.w	r1, [r8, #4]
  403452:	f77f a9e1 	ble.w	402818 <_svfprintf_r+0x3bc>
  403456:	e52c      	b.n	402eb2 <_svfprintf_r+0xa56>
  403458:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40345a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40345c:	6813      	ldr	r3, [r2, #0]
  40345e:	17cd      	asrs	r5, r1, #31
  403460:	4608      	mov	r0, r1
  403462:	3204      	adds	r2, #4
  403464:	4629      	mov	r1, r5
  403466:	920f      	str	r2, [sp, #60]	; 0x3c
  403468:	e9c3 0100 	strd	r0, r1, [r3]
  40346c:	f7ff b81d 	b.w	4024aa <_svfprintf_r+0x4e>
  403470:	aa25      	add	r2, sp, #148	; 0x94
  403472:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403474:	980c      	ldr	r0, [sp, #48]	; 0x30
  403476:	f002 f951 	bl	40571c <__ssprint_r>
  40347a:	2800      	cmp	r0, #0
  40347c:	f47f a8c0 	bne.w	402600 <_svfprintf_r+0x1a4>
  403480:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403482:	46c8      	mov	r8, r9
  403484:	e458      	b.n	402d38 <_svfprintf_r+0x8dc>
  403486:	bf00      	nop
  403488:	00406e64 	.word	0x00406e64
  40348c:	00406e50 	.word	0x00406e50
  403490:	2140      	movs	r1, #64	; 0x40
  403492:	980c      	ldr	r0, [sp, #48]	; 0x30
  403494:	f001 fa0a 	bl	4048ac <_malloc_r>
  403498:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40349a:	6010      	str	r0, [r2, #0]
  40349c:	6110      	str	r0, [r2, #16]
  40349e:	2800      	cmp	r0, #0
  4034a0:	f000 81f2 	beq.w	403888 <_svfprintf_r+0x142c>
  4034a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4034a6:	2340      	movs	r3, #64	; 0x40
  4034a8:	6153      	str	r3, [r2, #20]
  4034aa:	f7fe bfee 	b.w	40248a <_svfprintf_r+0x2e>
  4034ae:	a823      	add	r0, sp, #140	; 0x8c
  4034b0:	a920      	add	r1, sp, #128	; 0x80
  4034b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4034b4:	9004      	str	r0, [sp, #16]
  4034b6:	9103      	str	r1, [sp, #12]
  4034b8:	a81f      	add	r0, sp, #124	; 0x7c
  4034ba:	2103      	movs	r1, #3
  4034bc:	9002      	str	r0, [sp, #8]
  4034be:	9a08      	ldr	r2, [sp, #32]
  4034c0:	9401      	str	r4, [sp, #4]
  4034c2:	463b      	mov	r3, r7
  4034c4:	9100      	str	r1, [sp, #0]
  4034c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034c8:	f000 fa9a 	bl	403a00 <_dtoa_r>
  4034cc:	4625      	mov	r5, r4
  4034ce:	4606      	mov	r6, r0
  4034d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4034d2:	2b46      	cmp	r3, #70	; 0x46
  4034d4:	eb06 0405 	add.w	r4, r6, r5
  4034d8:	f47f af29 	bne.w	40332e <_svfprintf_r+0xed2>
  4034dc:	7833      	ldrb	r3, [r6, #0]
  4034de:	2b30      	cmp	r3, #48	; 0x30
  4034e0:	f000 8178 	beq.w	4037d4 <_svfprintf_r+0x1378>
  4034e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4034e6:	442c      	add	r4, r5
  4034e8:	e721      	b.n	40332e <_svfprintf_r+0xed2>
  4034ea:	aa25      	add	r2, sp, #148	; 0x94
  4034ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034f0:	f002 f914 	bl	40571c <__ssprint_r>
  4034f4:	2800      	cmp	r0, #0
  4034f6:	f47f a883 	bne.w	402600 <_svfprintf_r+0x1a4>
  4034fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4034fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034fe:	46c8      	mov	r8, r9
  403500:	e782      	b.n	403408 <_svfprintf_r+0xfac>
  403502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403504:	2b00      	cmp	r3, #0
  403506:	bf08      	it	eq
  403508:	2301      	moveq	r3, #1
  40350a:	930a      	str	r3, [sp, #40]	; 0x28
  40350c:	e6db      	b.n	4032c6 <_svfprintf_r+0xe6a>
  40350e:	4630      	mov	r0, r6
  403510:	940a      	str	r4, [sp, #40]	; 0x28
  403512:	f002 f895 	bl	405640 <strlen>
  403516:	950f      	str	r5, [sp, #60]	; 0x3c
  403518:	900e      	str	r0, [sp, #56]	; 0x38
  40351a:	f8cd b01c 	str.w	fp, [sp, #28]
  40351e:	4603      	mov	r3, r0
  403520:	f7ff b9f9 	b.w	402916 <_svfprintf_r+0x4ba>
  403524:	272d      	movs	r7, #45	; 0x2d
  403526:	2300      	movs	r3, #0
  403528:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40352c:	930a      	str	r3, [sp, #40]	; 0x28
  40352e:	f7ff b8ae 	b.w	40268e <_svfprintf_r+0x232>
  403532:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403534:	9312      	str	r3, [sp, #72]	; 0x48
  403536:	461a      	mov	r2, r3
  403538:	3303      	adds	r3, #3
  40353a:	db04      	blt.n	403546 <_svfprintf_r+0x10ea>
  40353c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40353e:	4619      	mov	r1, r3
  403540:	4291      	cmp	r1, r2
  403542:	f6bf af17 	bge.w	403374 <_svfprintf_r+0xf18>
  403546:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403548:	3b02      	subs	r3, #2
  40354a:	9311      	str	r3, [sp, #68]	; 0x44
  40354c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403550:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403554:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403556:	3b01      	subs	r3, #1
  403558:	2b00      	cmp	r3, #0
  40355a:	931f      	str	r3, [sp, #124]	; 0x7c
  40355c:	bfbd      	ittte	lt
  40355e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403560:	f1c3 0301 	rsblt	r3, r3, #1
  403564:	222d      	movlt	r2, #45	; 0x2d
  403566:	222b      	movge	r2, #43	; 0x2b
  403568:	2b09      	cmp	r3, #9
  40356a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40356e:	f340 8116 	ble.w	40379e <_svfprintf_r+0x1342>
  403572:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403576:	4620      	mov	r0, r4
  403578:	4dab      	ldr	r5, [pc, #684]	; (403828 <_svfprintf_r+0x13cc>)
  40357a:	e000      	b.n	40357e <_svfprintf_r+0x1122>
  40357c:	4610      	mov	r0, r2
  40357e:	fb85 1203 	smull	r1, r2, r5, r3
  403582:	17d9      	asrs	r1, r3, #31
  403584:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403588:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40358c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403590:	3230      	adds	r2, #48	; 0x30
  403592:	2909      	cmp	r1, #9
  403594:	f800 2c01 	strb.w	r2, [r0, #-1]
  403598:	460b      	mov	r3, r1
  40359a:	f100 32ff 	add.w	r2, r0, #4294967295
  40359e:	dced      	bgt.n	40357c <_svfprintf_r+0x1120>
  4035a0:	3330      	adds	r3, #48	; 0x30
  4035a2:	3802      	subs	r0, #2
  4035a4:	b2d9      	uxtb	r1, r3
  4035a6:	4284      	cmp	r4, r0
  4035a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4035ac:	f240 8165 	bls.w	40387a <_svfprintf_r+0x141e>
  4035b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4035b4:	4613      	mov	r3, r2
  4035b6:	e001      	b.n	4035bc <_svfprintf_r+0x1160>
  4035b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4035bc:	f800 1b01 	strb.w	r1, [r0], #1
  4035c0:	42a3      	cmp	r3, r4
  4035c2:	d1f9      	bne.n	4035b8 <_svfprintf_r+0x115c>
  4035c4:	3301      	adds	r3, #1
  4035c6:	1a9b      	subs	r3, r3, r2
  4035c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4035cc:	4413      	add	r3, r2
  4035ce:	aa21      	add	r2, sp, #132	; 0x84
  4035d0:	1a9b      	subs	r3, r3, r2
  4035d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4035d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4035d6:	2a01      	cmp	r2, #1
  4035d8:	4413      	add	r3, r2
  4035da:	930e      	str	r3, [sp, #56]	; 0x38
  4035dc:	f340 8119 	ble.w	403812 <_svfprintf_r+0x13b6>
  4035e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4035e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4035e4:	4413      	add	r3, r2
  4035e6:	930e      	str	r3, [sp, #56]	; 0x38
  4035e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035ec:	9308      	str	r3, [sp, #32]
  4035ee:	2300      	movs	r3, #0
  4035f0:	9312      	str	r3, [sp, #72]	; 0x48
  4035f2:	e6cf      	b.n	403394 <_svfprintf_r+0xf38>
  4035f4:	aa25      	add	r2, sp, #148	; 0x94
  4035f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035fa:	f002 f88f 	bl	40571c <__ssprint_r>
  4035fe:	2800      	cmp	r0, #0
  403600:	f47e affe 	bne.w	402600 <_svfprintf_r+0x1a4>
  403604:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403606:	46c8      	mov	r8, r9
  403608:	e4d7      	b.n	402fba <_svfprintf_r+0xb5e>
  40360a:	4623      	mov	r3, r4
  40360c:	e6a2      	b.n	403354 <_svfprintf_r+0xef8>
  40360e:	aa25      	add	r2, sp, #148	; 0x94
  403610:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403612:	980c      	ldr	r0, [sp, #48]	; 0x30
  403614:	f002 f882 	bl	40571c <__ssprint_r>
  403618:	2800      	cmp	r0, #0
  40361a:	f47e aff1 	bne.w	402600 <_svfprintf_r+0x1a4>
  40361e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403620:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403622:	46c8      	mov	r8, r9
  403624:	e5ae      	b.n	403184 <_svfprintf_r+0xd28>
  403626:	aa25      	add	r2, sp, #148	; 0x94
  403628:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40362a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40362c:	f002 f876 	bl	40571c <__ssprint_r>
  403630:	2800      	cmp	r0, #0
  403632:	f47e afe5 	bne.w	402600 <_svfprintf_r+0x1a4>
  403636:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403638:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40363a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40363c:	1a9a      	subs	r2, r3, r2
  40363e:	46c8      	mov	r8, r9
  403640:	e5b8      	b.n	4031b4 <_svfprintf_r+0xd58>
  403642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403644:	9612      	str	r6, [sp, #72]	; 0x48
  403646:	2b06      	cmp	r3, #6
  403648:	bf28      	it	cs
  40364a:	2306      	movcs	r3, #6
  40364c:	960a      	str	r6, [sp, #40]	; 0x28
  40364e:	4637      	mov	r7, r6
  403650:	9308      	str	r3, [sp, #32]
  403652:	950f      	str	r5, [sp, #60]	; 0x3c
  403654:	f8cd b01c 	str.w	fp, [sp, #28]
  403658:	930e      	str	r3, [sp, #56]	; 0x38
  40365a:	4e74      	ldr	r6, [pc, #464]	; (40382c <_svfprintf_r+0x13d0>)
  40365c:	f7ff b816 	b.w	40268c <_svfprintf_r+0x230>
  403660:	a823      	add	r0, sp, #140	; 0x8c
  403662:	a920      	add	r1, sp, #128	; 0x80
  403664:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403666:	9004      	str	r0, [sp, #16]
  403668:	9103      	str	r1, [sp, #12]
  40366a:	a81f      	add	r0, sp, #124	; 0x7c
  40366c:	2103      	movs	r1, #3
  40366e:	9002      	str	r0, [sp, #8]
  403670:	9a08      	ldr	r2, [sp, #32]
  403672:	9501      	str	r5, [sp, #4]
  403674:	463b      	mov	r3, r7
  403676:	9100      	str	r1, [sp, #0]
  403678:	980c      	ldr	r0, [sp, #48]	; 0x30
  40367a:	f000 f9c1 	bl	403a00 <_dtoa_r>
  40367e:	4606      	mov	r6, r0
  403680:	1944      	adds	r4, r0, r5
  403682:	e72b      	b.n	4034dc <_svfprintf_r+0x1080>
  403684:	2306      	movs	r3, #6
  403686:	930a      	str	r3, [sp, #40]	; 0x28
  403688:	e61d      	b.n	4032c6 <_svfprintf_r+0xe6a>
  40368a:	272d      	movs	r7, #45	; 0x2d
  40368c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403690:	f7ff bacd 	b.w	402c2e <_svfprintf_r+0x7d2>
  403694:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403696:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403698:	4413      	add	r3, r2
  40369a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40369c:	930e      	str	r3, [sp, #56]	; 0x38
  40369e:	2a00      	cmp	r2, #0
  4036a0:	f340 80b0 	ble.w	403804 <_svfprintf_r+0x13a8>
  4036a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4036a8:	9308      	str	r3, [sp, #32]
  4036aa:	2367      	movs	r3, #103	; 0x67
  4036ac:	9311      	str	r3, [sp, #68]	; 0x44
  4036ae:	e671      	b.n	403394 <_svfprintf_r+0xf38>
  4036b0:	2b00      	cmp	r3, #0
  4036b2:	f340 80c3 	ble.w	40383c <_svfprintf_r+0x13e0>
  4036b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036b8:	2a00      	cmp	r2, #0
  4036ba:	f040 8099 	bne.w	4037f0 <_svfprintf_r+0x1394>
  4036be:	f01b 0f01 	tst.w	fp, #1
  4036c2:	f040 8095 	bne.w	4037f0 <_svfprintf_r+0x1394>
  4036c6:	9308      	str	r3, [sp, #32]
  4036c8:	930e      	str	r3, [sp, #56]	; 0x38
  4036ca:	e663      	b.n	403394 <_svfprintf_r+0xf38>
  4036cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4036ce:	9308      	str	r3, [sp, #32]
  4036d0:	930e      	str	r3, [sp, #56]	; 0x38
  4036d2:	900a      	str	r0, [sp, #40]	; 0x28
  4036d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4036d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4036da:	9012      	str	r0, [sp, #72]	; 0x48
  4036dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4036e0:	f7fe bfd4 	b.w	40268c <_svfprintf_r+0x230>
  4036e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4036e6:	2b47      	cmp	r3, #71	; 0x47
  4036e8:	f47f ae20 	bne.w	40332c <_svfprintf_r+0xed0>
  4036ec:	f01b 0f01 	tst.w	fp, #1
  4036f0:	f47f aeee 	bne.w	4034d0 <_svfprintf_r+0x1074>
  4036f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4036f6:	1b9b      	subs	r3, r3, r6
  4036f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4036fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4036fc:	2b47      	cmp	r3, #71	; 0x47
  4036fe:	f43f af18 	beq.w	403532 <_svfprintf_r+0x10d6>
  403702:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403704:	9312      	str	r3, [sp, #72]	; 0x48
  403706:	e721      	b.n	40354c <_svfprintf_r+0x10f0>
  403708:	424f      	negs	r7, r1
  40370a:	3110      	adds	r1, #16
  40370c:	4d48      	ldr	r5, [pc, #288]	; (403830 <_svfprintf_r+0x13d4>)
  40370e:	da2f      	bge.n	403770 <_svfprintf_r+0x1314>
  403710:	2410      	movs	r4, #16
  403712:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403716:	e004      	b.n	403722 <_svfprintf_r+0x12c6>
  403718:	f108 0808 	add.w	r8, r8, #8
  40371c:	3f10      	subs	r7, #16
  40371e:	2f10      	cmp	r7, #16
  403720:	dd26      	ble.n	403770 <_svfprintf_r+0x1314>
  403722:	3301      	adds	r3, #1
  403724:	3210      	adds	r2, #16
  403726:	2b07      	cmp	r3, #7
  403728:	9227      	str	r2, [sp, #156]	; 0x9c
  40372a:	9326      	str	r3, [sp, #152]	; 0x98
  40372c:	f8c8 5000 	str.w	r5, [r8]
  403730:	f8c8 4004 	str.w	r4, [r8, #4]
  403734:	ddf0      	ble.n	403718 <_svfprintf_r+0x12bc>
  403736:	aa25      	add	r2, sp, #148	; 0x94
  403738:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40373a:	4658      	mov	r0, fp
  40373c:	f001 ffee 	bl	40571c <__ssprint_r>
  403740:	2800      	cmp	r0, #0
  403742:	f47e af5d 	bne.w	402600 <_svfprintf_r+0x1a4>
  403746:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403748:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40374a:	46c8      	mov	r8, r9
  40374c:	e7e6      	b.n	40371c <_svfprintf_r+0x12c0>
  40374e:	aa25      	add	r2, sp, #148	; 0x94
  403750:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403752:	980c      	ldr	r0, [sp, #48]	; 0x30
  403754:	f001 ffe2 	bl	40571c <__ssprint_r>
  403758:	2800      	cmp	r0, #0
  40375a:	f47e af51 	bne.w	402600 <_svfprintf_r+0x1a4>
  40375e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403760:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403762:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403764:	46c8      	mov	r8, r9
  403766:	e667      	b.n	403438 <_svfprintf_r+0xfdc>
  403768:	2000      	movs	r0, #0
  40376a:	900a      	str	r0, [sp, #40]	; 0x28
  40376c:	f7fe bed0 	b.w	402510 <_svfprintf_r+0xb4>
  403770:	3301      	adds	r3, #1
  403772:	443a      	add	r2, r7
  403774:	2b07      	cmp	r3, #7
  403776:	e888 00a0 	stmia.w	r8, {r5, r7}
  40377a:	9227      	str	r2, [sp, #156]	; 0x9c
  40377c:	9326      	str	r3, [sp, #152]	; 0x98
  40377e:	f108 0808 	add.w	r8, r8, #8
  403782:	f77f ae5c 	ble.w	40343e <_svfprintf_r+0xfe2>
  403786:	aa25      	add	r2, sp, #148	; 0x94
  403788:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40378a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40378c:	f001 ffc6 	bl	40571c <__ssprint_r>
  403790:	2800      	cmp	r0, #0
  403792:	f47e af35 	bne.w	402600 <_svfprintf_r+0x1a4>
  403796:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403798:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40379a:	46c8      	mov	r8, r9
  40379c:	e64f      	b.n	40343e <_svfprintf_r+0xfe2>
  40379e:	3330      	adds	r3, #48	; 0x30
  4037a0:	2230      	movs	r2, #48	; 0x30
  4037a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4037a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4037aa:	ab22      	add	r3, sp, #136	; 0x88
  4037ac:	e70f      	b.n	4035ce <_svfprintf_r+0x1172>
  4037ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4037b2:	4413      	add	r3, r2
  4037b4:	930e      	str	r3, [sp, #56]	; 0x38
  4037b6:	e775      	b.n	4036a4 <_svfprintf_r+0x1248>
  4037b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4037ba:	e5cb      	b.n	403354 <_svfprintf_r+0xef8>
  4037bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4037be:	4e1d      	ldr	r6, [pc, #116]	; (403834 <_svfprintf_r+0x13d8>)
  4037c0:	2b00      	cmp	r3, #0
  4037c2:	bfb6      	itet	lt
  4037c4:	272d      	movlt	r7, #45	; 0x2d
  4037c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4037ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4037ce:	4b1a      	ldr	r3, [pc, #104]	; (403838 <_svfprintf_r+0x13dc>)
  4037d0:	f7ff ba2f 	b.w	402c32 <_svfprintf_r+0x7d6>
  4037d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4037d6:	9808      	ldr	r0, [sp, #32]
  4037d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4037da:	4639      	mov	r1, r7
  4037dc:	f7fe fd70 	bl	4022c0 <__aeabi_dcmpeq>
  4037e0:	2800      	cmp	r0, #0
  4037e2:	f47f ae7f 	bne.w	4034e4 <_svfprintf_r+0x1088>
  4037e6:	f1c5 0501 	rsb	r5, r5, #1
  4037ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4037ec:	442c      	add	r4, r5
  4037ee:	e59e      	b.n	40332e <_svfprintf_r+0xed2>
  4037f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4037f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4037f4:	4413      	add	r3, r2
  4037f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4037f8:	441a      	add	r2, r3
  4037fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4037fe:	920e      	str	r2, [sp, #56]	; 0x38
  403800:	9308      	str	r3, [sp, #32]
  403802:	e5c7      	b.n	403394 <_svfprintf_r+0xf38>
  403804:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403806:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403808:	f1c3 0301 	rsb	r3, r3, #1
  40380c:	441a      	add	r2, r3
  40380e:	4613      	mov	r3, r2
  403810:	e7d0      	b.n	4037b4 <_svfprintf_r+0x1358>
  403812:	f01b 0301 	ands.w	r3, fp, #1
  403816:	9312      	str	r3, [sp, #72]	; 0x48
  403818:	f47f aee2 	bne.w	4035e0 <_svfprintf_r+0x1184>
  40381c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40381e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403822:	9308      	str	r3, [sp, #32]
  403824:	e5b6      	b.n	403394 <_svfprintf_r+0xf38>
  403826:	bf00      	nop
  403828:	66666667 	.word	0x66666667
  40382c:	00406e48 	.word	0x00406e48
  403830:	00406e64 	.word	0x00406e64
  403834:	00406e1c 	.word	0x00406e1c
  403838:	00406e18 	.word	0x00406e18
  40383c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40383e:	b913      	cbnz	r3, 403846 <_svfprintf_r+0x13ea>
  403840:	f01b 0f01 	tst.w	fp, #1
  403844:	d002      	beq.n	40384c <_svfprintf_r+0x13f0>
  403846:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403848:	3301      	adds	r3, #1
  40384a:	e7d4      	b.n	4037f6 <_svfprintf_r+0x139a>
  40384c:	2301      	movs	r3, #1
  40384e:	e73a      	b.n	4036c6 <_svfprintf_r+0x126a>
  403850:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403852:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403856:	6828      	ldr	r0, [r5, #0]
  403858:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40385c:	900a      	str	r0, [sp, #40]	; 0x28
  40385e:	4628      	mov	r0, r5
  403860:	3004      	adds	r0, #4
  403862:	46a2      	mov	sl, r4
  403864:	900f      	str	r0, [sp, #60]	; 0x3c
  403866:	f7fe be51 	b.w	40250c <_svfprintf_r+0xb0>
  40386a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40386e:	f7ff b867 	b.w	402940 <_svfprintf_r+0x4e4>
  403872:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403876:	f7ff ba15 	b.w	402ca4 <_svfprintf_r+0x848>
  40387a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40387e:	e6a6      	b.n	4035ce <_svfprintf_r+0x1172>
  403880:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403884:	f7ff b8eb 	b.w	402a5e <_svfprintf_r+0x602>
  403888:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40388a:	230c      	movs	r3, #12
  40388c:	6013      	str	r3, [r2, #0]
  40388e:	f04f 33ff 	mov.w	r3, #4294967295
  403892:	9309      	str	r3, [sp, #36]	; 0x24
  403894:	f7fe bebd 	b.w	402612 <_svfprintf_r+0x1b6>
  403898:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40389c:	f7ff b99a 	b.w	402bd4 <_svfprintf_r+0x778>
  4038a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038a4:	f7ff b976 	b.w	402b94 <_svfprintf_r+0x738>
  4038a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038ac:	f7ff b959 	b.w	402b62 <_svfprintf_r+0x706>
  4038b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4038b4:	f7ff b912 	b.w	402adc <_svfprintf_r+0x680>

004038b8 <register_fini>:
  4038b8:	4b02      	ldr	r3, [pc, #8]	; (4038c4 <register_fini+0xc>)
  4038ba:	b113      	cbz	r3, 4038c2 <register_fini+0xa>
  4038bc:	4802      	ldr	r0, [pc, #8]	; (4038c8 <register_fini+0x10>)
  4038be:	f000 b805 	b.w	4038cc <atexit>
  4038c2:	4770      	bx	lr
  4038c4:	00000000 	.word	0x00000000
  4038c8:	00404855 	.word	0x00404855

004038cc <atexit>:
  4038cc:	2300      	movs	r3, #0
  4038ce:	4601      	mov	r1, r0
  4038d0:	461a      	mov	r2, r3
  4038d2:	4618      	mov	r0, r3
  4038d4:	f001 bfa0 	b.w	405818 <__register_exitproc>

004038d8 <quorem>:
  4038d8:	6902      	ldr	r2, [r0, #16]
  4038da:	690b      	ldr	r3, [r1, #16]
  4038dc:	4293      	cmp	r3, r2
  4038de:	f300 808d 	bgt.w	4039fc <quorem+0x124>
  4038e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4038e6:	f103 38ff 	add.w	r8, r3, #4294967295
  4038ea:	f101 0714 	add.w	r7, r1, #20
  4038ee:	f100 0b14 	add.w	fp, r0, #20
  4038f2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4038f6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4038fa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4038fe:	b083      	sub	sp, #12
  403900:	3201      	adds	r2, #1
  403902:	fbb3 f9f2 	udiv	r9, r3, r2
  403906:	eb0b 0304 	add.w	r3, fp, r4
  40390a:	9400      	str	r4, [sp, #0]
  40390c:	eb07 0a04 	add.w	sl, r7, r4
  403910:	9301      	str	r3, [sp, #4]
  403912:	f1b9 0f00 	cmp.w	r9, #0
  403916:	d039      	beq.n	40398c <quorem+0xb4>
  403918:	2500      	movs	r5, #0
  40391a:	462e      	mov	r6, r5
  40391c:	46bc      	mov	ip, r7
  40391e:	46de      	mov	lr, fp
  403920:	f85c 4b04 	ldr.w	r4, [ip], #4
  403924:	f8de 3000 	ldr.w	r3, [lr]
  403928:	b2a2      	uxth	r2, r4
  40392a:	fb09 5502 	mla	r5, r9, r2, r5
  40392e:	0c22      	lsrs	r2, r4, #16
  403930:	0c2c      	lsrs	r4, r5, #16
  403932:	fb09 4202 	mla	r2, r9, r2, r4
  403936:	b2ad      	uxth	r5, r5
  403938:	1b75      	subs	r5, r6, r5
  40393a:	b296      	uxth	r6, r2
  40393c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403940:	fa15 f383 	uxtah	r3, r5, r3
  403944:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403948:	b29b      	uxth	r3, r3
  40394a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40394e:	45e2      	cmp	sl, ip
  403950:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403954:	f84e 3b04 	str.w	r3, [lr], #4
  403958:	ea4f 4626 	mov.w	r6, r6, asr #16
  40395c:	d2e0      	bcs.n	403920 <quorem+0x48>
  40395e:	9b00      	ldr	r3, [sp, #0]
  403960:	f85b 3003 	ldr.w	r3, [fp, r3]
  403964:	b993      	cbnz	r3, 40398c <quorem+0xb4>
  403966:	9c01      	ldr	r4, [sp, #4]
  403968:	1f23      	subs	r3, r4, #4
  40396a:	459b      	cmp	fp, r3
  40396c:	d20c      	bcs.n	403988 <quorem+0xb0>
  40396e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403972:	b94b      	cbnz	r3, 403988 <quorem+0xb0>
  403974:	f1a4 0308 	sub.w	r3, r4, #8
  403978:	e002      	b.n	403980 <quorem+0xa8>
  40397a:	681a      	ldr	r2, [r3, #0]
  40397c:	3b04      	subs	r3, #4
  40397e:	b91a      	cbnz	r2, 403988 <quorem+0xb0>
  403980:	459b      	cmp	fp, r3
  403982:	f108 38ff 	add.w	r8, r8, #4294967295
  403986:	d3f8      	bcc.n	40397a <quorem+0xa2>
  403988:	f8c0 8010 	str.w	r8, [r0, #16]
  40398c:	4604      	mov	r4, r0
  40398e:	f001 fd33 	bl	4053f8 <__mcmp>
  403992:	2800      	cmp	r0, #0
  403994:	db2e      	blt.n	4039f4 <quorem+0x11c>
  403996:	f109 0901 	add.w	r9, r9, #1
  40399a:	465d      	mov	r5, fp
  40399c:	2300      	movs	r3, #0
  40399e:	f857 1b04 	ldr.w	r1, [r7], #4
  4039a2:	6828      	ldr	r0, [r5, #0]
  4039a4:	b28a      	uxth	r2, r1
  4039a6:	1a9a      	subs	r2, r3, r2
  4039a8:	0c0b      	lsrs	r3, r1, #16
  4039aa:	fa12 f280 	uxtah	r2, r2, r0
  4039ae:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4039b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4039b6:	b292      	uxth	r2, r2
  4039b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4039bc:	45ba      	cmp	sl, r7
  4039be:	f845 2b04 	str.w	r2, [r5], #4
  4039c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4039c6:	d2ea      	bcs.n	40399e <quorem+0xc6>
  4039c8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4039cc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4039d0:	b982      	cbnz	r2, 4039f4 <quorem+0x11c>
  4039d2:	1f1a      	subs	r2, r3, #4
  4039d4:	4593      	cmp	fp, r2
  4039d6:	d20b      	bcs.n	4039f0 <quorem+0x118>
  4039d8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4039dc:	b942      	cbnz	r2, 4039f0 <quorem+0x118>
  4039de:	3b08      	subs	r3, #8
  4039e0:	e002      	b.n	4039e8 <quorem+0x110>
  4039e2:	681a      	ldr	r2, [r3, #0]
  4039e4:	3b04      	subs	r3, #4
  4039e6:	b91a      	cbnz	r2, 4039f0 <quorem+0x118>
  4039e8:	459b      	cmp	fp, r3
  4039ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4039ee:	d3f8      	bcc.n	4039e2 <quorem+0x10a>
  4039f0:	f8c4 8010 	str.w	r8, [r4, #16]
  4039f4:	4648      	mov	r0, r9
  4039f6:	b003      	add	sp, #12
  4039f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039fc:	2000      	movs	r0, #0
  4039fe:	4770      	bx	lr

00403a00 <_dtoa_r>:
  403a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a04:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403a06:	b09b      	sub	sp, #108	; 0x6c
  403a08:	4604      	mov	r4, r0
  403a0a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403a0c:	4692      	mov	sl, r2
  403a0e:	469b      	mov	fp, r3
  403a10:	b141      	cbz	r1, 403a24 <_dtoa_r+0x24>
  403a12:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403a14:	604a      	str	r2, [r1, #4]
  403a16:	2301      	movs	r3, #1
  403a18:	4093      	lsls	r3, r2
  403a1a:	608b      	str	r3, [r1, #8]
  403a1c:	f001 fb14 	bl	405048 <_Bfree>
  403a20:	2300      	movs	r3, #0
  403a22:	6423      	str	r3, [r4, #64]	; 0x40
  403a24:	f1bb 0f00 	cmp.w	fp, #0
  403a28:	465d      	mov	r5, fp
  403a2a:	db35      	blt.n	403a98 <_dtoa_r+0x98>
  403a2c:	2300      	movs	r3, #0
  403a2e:	6033      	str	r3, [r6, #0]
  403a30:	4b9d      	ldr	r3, [pc, #628]	; (403ca8 <_dtoa_r+0x2a8>)
  403a32:	43ab      	bics	r3, r5
  403a34:	d015      	beq.n	403a62 <_dtoa_r+0x62>
  403a36:	4650      	mov	r0, sl
  403a38:	4659      	mov	r1, fp
  403a3a:	2200      	movs	r2, #0
  403a3c:	2300      	movs	r3, #0
  403a3e:	f7fe fc3f 	bl	4022c0 <__aeabi_dcmpeq>
  403a42:	4680      	mov	r8, r0
  403a44:	2800      	cmp	r0, #0
  403a46:	d02d      	beq.n	403aa4 <_dtoa_r+0xa4>
  403a48:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a4a:	2301      	movs	r3, #1
  403a4c:	6013      	str	r3, [r2, #0]
  403a4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a50:	2b00      	cmp	r3, #0
  403a52:	f000 80bd 	beq.w	403bd0 <_dtoa_r+0x1d0>
  403a56:	4895      	ldr	r0, [pc, #596]	; (403cac <_dtoa_r+0x2ac>)
  403a58:	6018      	str	r0, [r3, #0]
  403a5a:	3801      	subs	r0, #1
  403a5c:	b01b      	add	sp, #108	; 0x6c
  403a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a62:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a64:	f242 730f 	movw	r3, #9999	; 0x270f
  403a68:	6013      	str	r3, [r2, #0]
  403a6a:	f1ba 0f00 	cmp.w	sl, #0
  403a6e:	d10d      	bne.n	403a8c <_dtoa_r+0x8c>
  403a70:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403a74:	b955      	cbnz	r5, 403a8c <_dtoa_r+0x8c>
  403a76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a78:	488d      	ldr	r0, [pc, #564]	; (403cb0 <_dtoa_r+0x2b0>)
  403a7a:	2b00      	cmp	r3, #0
  403a7c:	d0ee      	beq.n	403a5c <_dtoa_r+0x5c>
  403a7e:	f100 0308 	add.w	r3, r0, #8
  403a82:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403a84:	6013      	str	r3, [r2, #0]
  403a86:	b01b      	add	sp, #108	; 0x6c
  403a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a8e:	4889      	ldr	r0, [pc, #548]	; (403cb4 <_dtoa_r+0x2b4>)
  403a90:	2b00      	cmp	r3, #0
  403a92:	d0e3      	beq.n	403a5c <_dtoa_r+0x5c>
  403a94:	1cc3      	adds	r3, r0, #3
  403a96:	e7f4      	b.n	403a82 <_dtoa_r+0x82>
  403a98:	2301      	movs	r3, #1
  403a9a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403a9e:	6033      	str	r3, [r6, #0]
  403aa0:	46ab      	mov	fp, r5
  403aa2:	e7c5      	b.n	403a30 <_dtoa_r+0x30>
  403aa4:	aa18      	add	r2, sp, #96	; 0x60
  403aa6:	ab19      	add	r3, sp, #100	; 0x64
  403aa8:	9201      	str	r2, [sp, #4]
  403aaa:	9300      	str	r3, [sp, #0]
  403aac:	4652      	mov	r2, sl
  403aae:	465b      	mov	r3, fp
  403ab0:	4620      	mov	r0, r4
  403ab2:	f001 fd41 	bl	405538 <__d2b>
  403ab6:	0d2b      	lsrs	r3, r5, #20
  403ab8:	4681      	mov	r9, r0
  403aba:	d071      	beq.n	403ba0 <_dtoa_r+0x1a0>
  403abc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403ac0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403ac4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403ac6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403aca:	4650      	mov	r0, sl
  403acc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403ad0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403ad4:	2200      	movs	r2, #0
  403ad6:	4b78      	ldr	r3, [pc, #480]	; (403cb8 <_dtoa_r+0x2b8>)
  403ad8:	f7fd ffd6 	bl	401a88 <__aeabi_dsub>
  403adc:	a36c      	add	r3, pc, #432	; (adr r3, 403c90 <_dtoa_r+0x290>)
  403ade:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ae2:	f7fe f985 	bl	401df0 <__aeabi_dmul>
  403ae6:	a36c      	add	r3, pc, #432	; (adr r3, 403c98 <_dtoa_r+0x298>)
  403ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403aec:	f7fd ffce 	bl	401a8c <__adddf3>
  403af0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403af4:	4630      	mov	r0, r6
  403af6:	f7fe f915 	bl	401d24 <__aeabi_i2d>
  403afa:	a369      	add	r3, pc, #420	; (adr r3, 403ca0 <_dtoa_r+0x2a0>)
  403afc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b00:	f7fe f976 	bl	401df0 <__aeabi_dmul>
  403b04:	4602      	mov	r2, r0
  403b06:	460b      	mov	r3, r1
  403b08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403b0c:	f7fd ffbe 	bl	401a8c <__adddf3>
  403b10:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403b14:	f002 fa8c 	bl	406030 <__aeabi_d2iz>
  403b18:	2200      	movs	r2, #0
  403b1a:	9002      	str	r0, [sp, #8]
  403b1c:	2300      	movs	r3, #0
  403b1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403b22:	f7fe fbd7 	bl	4022d4 <__aeabi_dcmplt>
  403b26:	2800      	cmp	r0, #0
  403b28:	f040 8173 	bne.w	403e12 <_dtoa_r+0x412>
  403b2c:	9d02      	ldr	r5, [sp, #8]
  403b2e:	2d16      	cmp	r5, #22
  403b30:	f200 815d 	bhi.w	403dee <_dtoa_r+0x3ee>
  403b34:	4b61      	ldr	r3, [pc, #388]	; (403cbc <_dtoa_r+0x2bc>)
  403b36:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403b3a:	e9d3 0100 	ldrd	r0, r1, [r3]
  403b3e:	4652      	mov	r2, sl
  403b40:	465b      	mov	r3, fp
  403b42:	f7fe fbe5 	bl	402310 <__aeabi_dcmpgt>
  403b46:	2800      	cmp	r0, #0
  403b48:	f000 81c5 	beq.w	403ed6 <_dtoa_r+0x4d6>
  403b4c:	1e6b      	subs	r3, r5, #1
  403b4e:	9302      	str	r3, [sp, #8]
  403b50:	2300      	movs	r3, #0
  403b52:	930e      	str	r3, [sp, #56]	; 0x38
  403b54:	1bbf      	subs	r7, r7, r6
  403b56:	1e7b      	subs	r3, r7, #1
  403b58:	9306      	str	r3, [sp, #24]
  403b5a:	f100 8154 	bmi.w	403e06 <_dtoa_r+0x406>
  403b5e:	2300      	movs	r3, #0
  403b60:	9308      	str	r3, [sp, #32]
  403b62:	9b02      	ldr	r3, [sp, #8]
  403b64:	2b00      	cmp	r3, #0
  403b66:	f2c0 8145 	blt.w	403df4 <_dtoa_r+0x3f4>
  403b6a:	9a06      	ldr	r2, [sp, #24]
  403b6c:	930d      	str	r3, [sp, #52]	; 0x34
  403b6e:	4611      	mov	r1, r2
  403b70:	4419      	add	r1, r3
  403b72:	2300      	movs	r3, #0
  403b74:	9106      	str	r1, [sp, #24]
  403b76:	930c      	str	r3, [sp, #48]	; 0x30
  403b78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b7a:	2b09      	cmp	r3, #9
  403b7c:	d82a      	bhi.n	403bd4 <_dtoa_r+0x1d4>
  403b7e:	2b05      	cmp	r3, #5
  403b80:	f340 865b 	ble.w	40483a <_dtoa_r+0xe3a>
  403b84:	3b04      	subs	r3, #4
  403b86:	9324      	str	r3, [sp, #144]	; 0x90
  403b88:	2500      	movs	r5, #0
  403b8a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b8c:	3b02      	subs	r3, #2
  403b8e:	2b03      	cmp	r3, #3
  403b90:	f200 8642 	bhi.w	404818 <_dtoa_r+0xe18>
  403b94:	e8df f013 	tbh	[pc, r3, lsl #1]
  403b98:	02c903d4 	.word	0x02c903d4
  403b9c:	046103df 	.word	0x046103df
  403ba0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403ba2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403ba4:	443e      	add	r6, r7
  403ba6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403baa:	2b20      	cmp	r3, #32
  403bac:	f340 818e 	ble.w	403ecc <_dtoa_r+0x4cc>
  403bb0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403bb4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403bb8:	409d      	lsls	r5, r3
  403bba:	fa2a f000 	lsr.w	r0, sl, r0
  403bbe:	4328      	orrs	r0, r5
  403bc0:	f7fe f8a0 	bl	401d04 <__aeabi_ui2d>
  403bc4:	2301      	movs	r3, #1
  403bc6:	3e01      	subs	r6, #1
  403bc8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403bcc:	9314      	str	r3, [sp, #80]	; 0x50
  403bce:	e781      	b.n	403ad4 <_dtoa_r+0xd4>
  403bd0:	483b      	ldr	r0, [pc, #236]	; (403cc0 <_dtoa_r+0x2c0>)
  403bd2:	e743      	b.n	403a5c <_dtoa_r+0x5c>
  403bd4:	2100      	movs	r1, #0
  403bd6:	6461      	str	r1, [r4, #68]	; 0x44
  403bd8:	4620      	mov	r0, r4
  403bda:	9125      	str	r1, [sp, #148]	; 0x94
  403bdc:	f001 fa0e 	bl	404ffc <_Balloc>
  403be0:	f04f 33ff 	mov.w	r3, #4294967295
  403be4:	930a      	str	r3, [sp, #40]	; 0x28
  403be6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403be8:	930f      	str	r3, [sp, #60]	; 0x3c
  403bea:	2301      	movs	r3, #1
  403bec:	9004      	str	r0, [sp, #16]
  403bee:	6420      	str	r0, [r4, #64]	; 0x40
  403bf0:	9224      	str	r2, [sp, #144]	; 0x90
  403bf2:	930b      	str	r3, [sp, #44]	; 0x2c
  403bf4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403bf6:	2b00      	cmp	r3, #0
  403bf8:	f2c0 80d9 	blt.w	403dae <_dtoa_r+0x3ae>
  403bfc:	9a02      	ldr	r2, [sp, #8]
  403bfe:	2a0e      	cmp	r2, #14
  403c00:	f300 80d5 	bgt.w	403dae <_dtoa_r+0x3ae>
  403c04:	4b2d      	ldr	r3, [pc, #180]	; (403cbc <_dtoa_r+0x2bc>)
  403c06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403c12:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403c14:	2b00      	cmp	r3, #0
  403c16:	f2c0 83ba 	blt.w	40438e <_dtoa_r+0x98e>
  403c1a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403c1e:	4650      	mov	r0, sl
  403c20:	462a      	mov	r2, r5
  403c22:	4633      	mov	r3, r6
  403c24:	4659      	mov	r1, fp
  403c26:	f7fe fa0d 	bl	402044 <__aeabi_ddiv>
  403c2a:	f002 fa01 	bl	406030 <__aeabi_d2iz>
  403c2e:	4680      	mov	r8, r0
  403c30:	f7fe f878 	bl	401d24 <__aeabi_i2d>
  403c34:	462a      	mov	r2, r5
  403c36:	4633      	mov	r3, r6
  403c38:	f7fe f8da 	bl	401df0 <__aeabi_dmul>
  403c3c:	460b      	mov	r3, r1
  403c3e:	4602      	mov	r2, r0
  403c40:	4659      	mov	r1, fp
  403c42:	4650      	mov	r0, sl
  403c44:	f7fd ff20 	bl	401a88 <__aeabi_dsub>
  403c48:	9d04      	ldr	r5, [sp, #16]
  403c4a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403c4e:	702b      	strb	r3, [r5, #0]
  403c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c52:	2b01      	cmp	r3, #1
  403c54:	4606      	mov	r6, r0
  403c56:	460f      	mov	r7, r1
  403c58:	f105 0501 	add.w	r5, r5, #1
  403c5c:	d068      	beq.n	403d30 <_dtoa_r+0x330>
  403c5e:	2200      	movs	r2, #0
  403c60:	4b18      	ldr	r3, [pc, #96]	; (403cc4 <_dtoa_r+0x2c4>)
  403c62:	f7fe f8c5 	bl	401df0 <__aeabi_dmul>
  403c66:	2200      	movs	r2, #0
  403c68:	2300      	movs	r3, #0
  403c6a:	4606      	mov	r6, r0
  403c6c:	460f      	mov	r7, r1
  403c6e:	f7fe fb27 	bl	4022c0 <__aeabi_dcmpeq>
  403c72:	2800      	cmp	r0, #0
  403c74:	f040 8088 	bne.w	403d88 <_dtoa_r+0x388>
  403c78:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403c7c:	f04f 0a00 	mov.w	sl, #0
  403c80:	f8df b040 	ldr.w	fp, [pc, #64]	; 403cc4 <_dtoa_r+0x2c4>
  403c84:	940c      	str	r4, [sp, #48]	; 0x30
  403c86:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403c8a:	e028      	b.n	403cde <_dtoa_r+0x2de>
  403c8c:	f3af 8000 	nop.w
  403c90:	636f4361 	.word	0x636f4361
  403c94:	3fd287a7 	.word	0x3fd287a7
  403c98:	8b60c8b3 	.word	0x8b60c8b3
  403c9c:	3fc68a28 	.word	0x3fc68a28
  403ca0:	509f79fb 	.word	0x509f79fb
  403ca4:	3fd34413 	.word	0x3fd34413
  403ca8:	7ff00000 	.word	0x7ff00000
  403cac:	00406e51 	.word	0x00406e51
  403cb0:	00406e74 	.word	0x00406e74
  403cb4:	00406e80 	.word	0x00406e80
  403cb8:	3ff80000 	.word	0x3ff80000
  403cbc:	00406eb0 	.word	0x00406eb0
  403cc0:	00406e50 	.word	0x00406e50
  403cc4:	40240000 	.word	0x40240000
  403cc8:	f7fe f892 	bl	401df0 <__aeabi_dmul>
  403ccc:	2200      	movs	r2, #0
  403cce:	2300      	movs	r3, #0
  403cd0:	4606      	mov	r6, r0
  403cd2:	460f      	mov	r7, r1
  403cd4:	f7fe faf4 	bl	4022c0 <__aeabi_dcmpeq>
  403cd8:	2800      	cmp	r0, #0
  403cda:	f040 83c1 	bne.w	404460 <_dtoa_r+0xa60>
  403cde:	4642      	mov	r2, r8
  403ce0:	464b      	mov	r3, r9
  403ce2:	4630      	mov	r0, r6
  403ce4:	4639      	mov	r1, r7
  403ce6:	f7fe f9ad 	bl	402044 <__aeabi_ddiv>
  403cea:	f002 f9a1 	bl	406030 <__aeabi_d2iz>
  403cee:	4604      	mov	r4, r0
  403cf0:	f7fe f818 	bl	401d24 <__aeabi_i2d>
  403cf4:	4642      	mov	r2, r8
  403cf6:	464b      	mov	r3, r9
  403cf8:	f7fe f87a 	bl	401df0 <__aeabi_dmul>
  403cfc:	4602      	mov	r2, r0
  403cfe:	460b      	mov	r3, r1
  403d00:	4630      	mov	r0, r6
  403d02:	4639      	mov	r1, r7
  403d04:	f7fd fec0 	bl	401a88 <__aeabi_dsub>
  403d08:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403d0c:	9e04      	ldr	r6, [sp, #16]
  403d0e:	f805 eb01 	strb.w	lr, [r5], #1
  403d12:	eba5 0e06 	sub.w	lr, r5, r6
  403d16:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403d18:	45b6      	cmp	lr, r6
  403d1a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403d1e:	4652      	mov	r2, sl
  403d20:	465b      	mov	r3, fp
  403d22:	d1d1      	bne.n	403cc8 <_dtoa_r+0x2c8>
  403d24:	46a0      	mov	r8, r4
  403d26:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403d2a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d2c:	4606      	mov	r6, r0
  403d2e:	460f      	mov	r7, r1
  403d30:	4632      	mov	r2, r6
  403d32:	463b      	mov	r3, r7
  403d34:	4630      	mov	r0, r6
  403d36:	4639      	mov	r1, r7
  403d38:	f7fd fea8 	bl	401a8c <__adddf3>
  403d3c:	4606      	mov	r6, r0
  403d3e:	460f      	mov	r7, r1
  403d40:	4602      	mov	r2, r0
  403d42:	460b      	mov	r3, r1
  403d44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d48:	f7fe fac4 	bl	4022d4 <__aeabi_dcmplt>
  403d4c:	b948      	cbnz	r0, 403d62 <_dtoa_r+0x362>
  403d4e:	4632      	mov	r2, r6
  403d50:	463b      	mov	r3, r7
  403d52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d56:	f7fe fab3 	bl	4022c0 <__aeabi_dcmpeq>
  403d5a:	b1a8      	cbz	r0, 403d88 <_dtoa_r+0x388>
  403d5c:	f018 0f01 	tst.w	r8, #1
  403d60:	d012      	beq.n	403d88 <_dtoa_r+0x388>
  403d62:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403d66:	9a04      	ldr	r2, [sp, #16]
  403d68:	1e6b      	subs	r3, r5, #1
  403d6a:	e004      	b.n	403d76 <_dtoa_r+0x376>
  403d6c:	429a      	cmp	r2, r3
  403d6e:	f000 8401 	beq.w	404574 <_dtoa_r+0xb74>
  403d72:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403d76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403d7a:	f103 0501 	add.w	r5, r3, #1
  403d7e:	d0f5      	beq.n	403d6c <_dtoa_r+0x36c>
  403d80:	f108 0801 	add.w	r8, r8, #1
  403d84:	f883 8000 	strb.w	r8, [r3]
  403d88:	4649      	mov	r1, r9
  403d8a:	4620      	mov	r0, r4
  403d8c:	f001 f95c 	bl	405048 <_Bfree>
  403d90:	2200      	movs	r2, #0
  403d92:	9b02      	ldr	r3, [sp, #8]
  403d94:	702a      	strb	r2, [r5, #0]
  403d96:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403d98:	3301      	adds	r3, #1
  403d9a:	6013      	str	r3, [r2, #0]
  403d9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403d9e:	2b00      	cmp	r3, #0
  403da0:	f000 839e 	beq.w	4044e0 <_dtoa_r+0xae0>
  403da4:	9804      	ldr	r0, [sp, #16]
  403da6:	601d      	str	r5, [r3, #0]
  403da8:	b01b      	add	sp, #108	; 0x6c
  403daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403db0:	2a00      	cmp	r2, #0
  403db2:	d03e      	beq.n	403e32 <_dtoa_r+0x432>
  403db4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403db6:	2a01      	cmp	r2, #1
  403db8:	f340 8311 	ble.w	4043de <_dtoa_r+0x9de>
  403dbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403dc0:	1e5f      	subs	r7, r3, #1
  403dc2:	42ba      	cmp	r2, r7
  403dc4:	f2c0 838f 	blt.w	4044e6 <_dtoa_r+0xae6>
  403dc8:	1bd7      	subs	r7, r2, r7
  403dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dcc:	2b00      	cmp	r3, #0
  403dce:	f2c0 848b 	blt.w	4046e8 <_dtoa_r+0xce8>
  403dd2:	9d08      	ldr	r5, [sp, #32]
  403dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403dd6:	9a08      	ldr	r2, [sp, #32]
  403dd8:	441a      	add	r2, r3
  403dda:	9208      	str	r2, [sp, #32]
  403ddc:	9a06      	ldr	r2, [sp, #24]
  403dde:	2101      	movs	r1, #1
  403de0:	441a      	add	r2, r3
  403de2:	4620      	mov	r0, r4
  403de4:	9206      	str	r2, [sp, #24]
  403de6:	f001 f9c9 	bl	40517c <__i2b>
  403dea:	4606      	mov	r6, r0
  403dec:	e024      	b.n	403e38 <_dtoa_r+0x438>
  403dee:	2301      	movs	r3, #1
  403df0:	930e      	str	r3, [sp, #56]	; 0x38
  403df2:	e6af      	b.n	403b54 <_dtoa_r+0x154>
  403df4:	9a08      	ldr	r2, [sp, #32]
  403df6:	9b02      	ldr	r3, [sp, #8]
  403df8:	1ad2      	subs	r2, r2, r3
  403dfa:	425b      	negs	r3, r3
  403dfc:	930c      	str	r3, [sp, #48]	; 0x30
  403dfe:	2300      	movs	r3, #0
  403e00:	9208      	str	r2, [sp, #32]
  403e02:	930d      	str	r3, [sp, #52]	; 0x34
  403e04:	e6b8      	b.n	403b78 <_dtoa_r+0x178>
  403e06:	f1c7 0301 	rsb	r3, r7, #1
  403e0a:	9308      	str	r3, [sp, #32]
  403e0c:	2300      	movs	r3, #0
  403e0e:	9306      	str	r3, [sp, #24]
  403e10:	e6a7      	b.n	403b62 <_dtoa_r+0x162>
  403e12:	9d02      	ldr	r5, [sp, #8]
  403e14:	4628      	mov	r0, r5
  403e16:	f7fd ff85 	bl	401d24 <__aeabi_i2d>
  403e1a:	4602      	mov	r2, r0
  403e1c:	460b      	mov	r3, r1
  403e1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403e22:	f7fe fa4d 	bl	4022c0 <__aeabi_dcmpeq>
  403e26:	2800      	cmp	r0, #0
  403e28:	f47f ae80 	bne.w	403b2c <_dtoa_r+0x12c>
  403e2c:	1e6b      	subs	r3, r5, #1
  403e2e:	9302      	str	r3, [sp, #8]
  403e30:	e67c      	b.n	403b2c <_dtoa_r+0x12c>
  403e32:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403e34:	9d08      	ldr	r5, [sp, #32]
  403e36:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403e38:	2d00      	cmp	r5, #0
  403e3a:	dd0c      	ble.n	403e56 <_dtoa_r+0x456>
  403e3c:	9906      	ldr	r1, [sp, #24]
  403e3e:	2900      	cmp	r1, #0
  403e40:	460b      	mov	r3, r1
  403e42:	dd08      	ble.n	403e56 <_dtoa_r+0x456>
  403e44:	42a9      	cmp	r1, r5
  403e46:	9a08      	ldr	r2, [sp, #32]
  403e48:	bfa8      	it	ge
  403e4a:	462b      	movge	r3, r5
  403e4c:	1ad2      	subs	r2, r2, r3
  403e4e:	1aed      	subs	r5, r5, r3
  403e50:	1acb      	subs	r3, r1, r3
  403e52:	9208      	str	r2, [sp, #32]
  403e54:	9306      	str	r3, [sp, #24]
  403e56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e58:	b1d3      	cbz	r3, 403e90 <_dtoa_r+0x490>
  403e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e5c:	2b00      	cmp	r3, #0
  403e5e:	f000 82b7 	beq.w	4043d0 <_dtoa_r+0x9d0>
  403e62:	2f00      	cmp	r7, #0
  403e64:	dd10      	ble.n	403e88 <_dtoa_r+0x488>
  403e66:	4631      	mov	r1, r6
  403e68:	463a      	mov	r2, r7
  403e6a:	4620      	mov	r0, r4
  403e6c:	f001 fa22 	bl	4052b4 <__pow5mult>
  403e70:	464a      	mov	r2, r9
  403e72:	4601      	mov	r1, r0
  403e74:	4606      	mov	r6, r0
  403e76:	4620      	mov	r0, r4
  403e78:	f001 f98a 	bl	405190 <__multiply>
  403e7c:	4649      	mov	r1, r9
  403e7e:	4680      	mov	r8, r0
  403e80:	4620      	mov	r0, r4
  403e82:	f001 f8e1 	bl	405048 <_Bfree>
  403e86:	46c1      	mov	r9, r8
  403e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403e8a:	1bda      	subs	r2, r3, r7
  403e8c:	f040 82a1 	bne.w	4043d2 <_dtoa_r+0x9d2>
  403e90:	2101      	movs	r1, #1
  403e92:	4620      	mov	r0, r4
  403e94:	f001 f972 	bl	40517c <__i2b>
  403e98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e9a:	2b00      	cmp	r3, #0
  403e9c:	4680      	mov	r8, r0
  403e9e:	dd1c      	ble.n	403eda <_dtoa_r+0x4da>
  403ea0:	4601      	mov	r1, r0
  403ea2:	461a      	mov	r2, r3
  403ea4:	4620      	mov	r0, r4
  403ea6:	f001 fa05 	bl	4052b4 <__pow5mult>
  403eaa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403eac:	2b01      	cmp	r3, #1
  403eae:	4680      	mov	r8, r0
  403eb0:	f340 8254 	ble.w	40435c <_dtoa_r+0x95c>
  403eb4:	2300      	movs	r3, #0
  403eb6:	930c      	str	r3, [sp, #48]	; 0x30
  403eb8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403ebc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403ec0:	6918      	ldr	r0, [r3, #16]
  403ec2:	f001 f90b 	bl	4050dc <__hi0bits>
  403ec6:	f1c0 0020 	rsb	r0, r0, #32
  403eca:	e010      	b.n	403eee <_dtoa_r+0x4ee>
  403ecc:	f1c3 0520 	rsb	r5, r3, #32
  403ed0:	fa0a f005 	lsl.w	r0, sl, r5
  403ed4:	e674      	b.n	403bc0 <_dtoa_r+0x1c0>
  403ed6:	900e      	str	r0, [sp, #56]	; 0x38
  403ed8:	e63c      	b.n	403b54 <_dtoa_r+0x154>
  403eda:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403edc:	2b01      	cmp	r3, #1
  403ede:	f340 8287 	ble.w	4043f0 <_dtoa_r+0x9f0>
  403ee2:	2300      	movs	r3, #0
  403ee4:	930c      	str	r3, [sp, #48]	; 0x30
  403ee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403ee8:	2001      	movs	r0, #1
  403eea:	2b00      	cmp	r3, #0
  403eec:	d1e4      	bne.n	403eb8 <_dtoa_r+0x4b8>
  403eee:	9a06      	ldr	r2, [sp, #24]
  403ef0:	4410      	add	r0, r2
  403ef2:	f010 001f 	ands.w	r0, r0, #31
  403ef6:	f000 80a1 	beq.w	40403c <_dtoa_r+0x63c>
  403efa:	f1c0 0320 	rsb	r3, r0, #32
  403efe:	2b04      	cmp	r3, #4
  403f00:	f340 849e 	ble.w	404840 <_dtoa_r+0xe40>
  403f04:	9b08      	ldr	r3, [sp, #32]
  403f06:	f1c0 001c 	rsb	r0, r0, #28
  403f0a:	4403      	add	r3, r0
  403f0c:	9308      	str	r3, [sp, #32]
  403f0e:	4613      	mov	r3, r2
  403f10:	4403      	add	r3, r0
  403f12:	4405      	add	r5, r0
  403f14:	9306      	str	r3, [sp, #24]
  403f16:	9b08      	ldr	r3, [sp, #32]
  403f18:	2b00      	cmp	r3, #0
  403f1a:	dd05      	ble.n	403f28 <_dtoa_r+0x528>
  403f1c:	4649      	mov	r1, r9
  403f1e:	461a      	mov	r2, r3
  403f20:	4620      	mov	r0, r4
  403f22:	f001 fa17 	bl	405354 <__lshift>
  403f26:	4681      	mov	r9, r0
  403f28:	9b06      	ldr	r3, [sp, #24]
  403f2a:	2b00      	cmp	r3, #0
  403f2c:	dd05      	ble.n	403f3a <_dtoa_r+0x53a>
  403f2e:	4641      	mov	r1, r8
  403f30:	461a      	mov	r2, r3
  403f32:	4620      	mov	r0, r4
  403f34:	f001 fa0e 	bl	405354 <__lshift>
  403f38:	4680      	mov	r8, r0
  403f3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403f3c:	2b00      	cmp	r3, #0
  403f3e:	f040 8086 	bne.w	40404e <_dtoa_r+0x64e>
  403f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f44:	2b00      	cmp	r3, #0
  403f46:	f340 8266 	ble.w	404416 <_dtoa_r+0xa16>
  403f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f4c:	2b00      	cmp	r3, #0
  403f4e:	f000 8098 	beq.w	404082 <_dtoa_r+0x682>
  403f52:	2d00      	cmp	r5, #0
  403f54:	dd05      	ble.n	403f62 <_dtoa_r+0x562>
  403f56:	4631      	mov	r1, r6
  403f58:	462a      	mov	r2, r5
  403f5a:	4620      	mov	r0, r4
  403f5c:	f001 f9fa 	bl	405354 <__lshift>
  403f60:	4606      	mov	r6, r0
  403f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f64:	2b00      	cmp	r3, #0
  403f66:	f040 8337 	bne.w	4045d8 <_dtoa_r+0xbd8>
  403f6a:	9606      	str	r6, [sp, #24]
  403f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f6e:	9a04      	ldr	r2, [sp, #16]
  403f70:	f8dd b018 	ldr.w	fp, [sp, #24]
  403f74:	3b01      	subs	r3, #1
  403f76:	18d3      	adds	r3, r2, r3
  403f78:	930b      	str	r3, [sp, #44]	; 0x2c
  403f7a:	f00a 0301 	and.w	r3, sl, #1
  403f7e:	930c      	str	r3, [sp, #48]	; 0x30
  403f80:	4617      	mov	r7, r2
  403f82:	46c2      	mov	sl, r8
  403f84:	4651      	mov	r1, sl
  403f86:	4648      	mov	r0, r9
  403f88:	f7ff fca6 	bl	4038d8 <quorem>
  403f8c:	4631      	mov	r1, r6
  403f8e:	4605      	mov	r5, r0
  403f90:	4648      	mov	r0, r9
  403f92:	f001 fa31 	bl	4053f8 <__mcmp>
  403f96:	465a      	mov	r2, fp
  403f98:	900a      	str	r0, [sp, #40]	; 0x28
  403f9a:	4651      	mov	r1, sl
  403f9c:	4620      	mov	r0, r4
  403f9e:	f001 fa47 	bl	405430 <__mdiff>
  403fa2:	68c2      	ldr	r2, [r0, #12]
  403fa4:	4680      	mov	r8, r0
  403fa6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403faa:	2a00      	cmp	r2, #0
  403fac:	f040 822b 	bne.w	404406 <_dtoa_r+0xa06>
  403fb0:	4601      	mov	r1, r0
  403fb2:	4648      	mov	r0, r9
  403fb4:	9308      	str	r3, [sp, #32]
  403fb6:	f001 fa1f 	bl	4053f8 <__mcmp>
  403fba:	4641      	mov	r1, r8
  403fbc:	9006      	str	r0, [sp, #24]
  403fbe:	4620      	mov	r0, r4
  403fc0:	f001 f842 	bl	405048 <_Bfree>
  403fc4:	9a06      	ldr	r2, [sp, #24]
  403fc6:	9b08      	ldr	r3, [sp, #32]
  403fc8:	b932      	cbnz	r2, 403fd8 <_dtoa_r+0x5d8>
  403fca:	9924      	ldr	r1, [sp, #144]	; 0x90
  403fcc:	b921      	cbnz	r1, 403fd8 <_dtoa_r+0x5d8>
  403fce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403fd0:	2a00      	cmp	r2, #0
  403fd2:	f000 83ef 	beq.w	4047b4 <_dtoa_r+0xdb4>
  403fd6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403fd8:	990a      	ldr	r1, [sp, #40]	; 0x28
  403fda:	2900      	cmp	r1, #0
  403fdc:	f2c0 829f 	blt.w	40451e <_dtoa_r+0xb1e>
  403fe0:	d105      	bne.n	403fee <_dtoa_r+0x5ee>
  403fe2:	9924      	ldr	r1, [sp, #144]	; 0x90
  403fe4:	b919      	cbnz	r1, 403fee <_dtoa_r+0x5ee>
  403fe6:	990c      	ldr	r1, [sp, #48]	; 0x30
  403fe8:	2900      	cmp	r1, #0
  403fea:	f000 8298 	beq.w	40451e <_dtoa_r+0xb1e>
  403fee:	2a00      	cmp	r2, #0
  403ff0:	f300 8306 	bgt.w	404600 <_dtoa_r+0xc00>
  403ff4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ff6:	703b      	strb	r3, [r7, #0]
  403ff8:	f107 0801 	add.w	r8, r7, #1
  403ffc:	4297      	cmp	r7, r2
  403ffe:	4645      	mov	r5, r8
  404000:	f000 830c 	beq.w	40461c <_dtoa_r+0xc1c>
  404004:	4649      	mov	r1, r9
  404006:	2300      	movs	r3, #0
  404008:	220a      	movs	r2, #10
  40400a:	4620      	mov	r0, r4
  40400c:	f001 f826 	bl	40505c <__multadd>
  404010:	455e      	cmp	r6, fp
  404012:	4681      	mov	r9, r0
  404014:	4631      	mov	r1, r6
  404016:	f04f 0300 	mov.w	r3, #0
  40401a:	f04f 020a 	mov.w	r2, #10
  40401e:	4620      	mov	r0, r4
  404020:	f000 81eb 	beq.w	4043fa <_dtoa_r+0x9fa>
  404024:	f001 f81a 	bl	40505c <__multadd>
  404028:	4659      	mov	r1, fp
  40402a:	4606      	mov	r6, r0
  40402c:	2300      	movs	r3, #0
  40402e:	220a      	movs	r2, #10
  404030:	4620      	mov	r0, r4
  404032:	f001 f813 	bl	40505c <__multadd>
  404036:	4647      	mov	r7, r8
  404038:	4683      	mov	fp, r0
  40403a:	e7a3      	b.n	403f84 <_dtoa_r+0x584>
  40403c:	201c      	movs	r0, #28
  40403e:	9b08      	ldr	r3, [sp, #32]
  404040:	4403      	add	r3, r0
  404042:	9308      	str	r3, [sp, #32]
  404044:	9b06      	ldr	r3, [sp, #24]
  404046:	4403      	add	r3, r0
  404048:	4405      	add	r5, r0
  40404a:	9306      	str	r3, [sp, #24]
  40404c:	e763      	b.n	403f16 <_dtoa_r+0x516>
  40404e:	4641      	mov	r1, r8
  404050:	4648      	mov	r0, r9
  404052:	f001 f9d1 	bl	4053f8 <__mcmp>
  404056:	2800      	cmp	r0, #0
  404058:	f6bf af73 	bge.w	403f42 <_dtoa_r+0x542>
  40405c:	9f02      	ldr	r7, [sp, #8]
  40405e:	4649      	mov	r1, r9
  404060:	2300      	movs	r3, #0
  404062:	220a      	movs	r2, #10
  404064:	4620      	mov	r0, r4
  404066:	3f01      	subs	r7, #1
  404068:	9702      	str	r7, [sp, #8]
  40406a:	f000 fff7 	bl	40505c <__multadd>
  40406e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404070:	4681      	mov	r9, r0
  404072:	2b00      	cmp	r3, #0
  404074:	f040 83b6 	bne.w	4047e4 <_dtoa_r+0xde4>
  404078:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40407a:	2b00      	cmp	r3, #0
  40407c:	f340 83bf 	ble.w	4047fe <_dtoa_r+0xdfe>
  404080:	930a      	str	r3, [sp, #40]	; 0x28
  404082:	f8dd b010 	ldr.w	fp, [sp, #16]
  404086:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404088:	465d      	mov	r5, fp
  40408a:	e002      	b.n	404092 <_dtoa_r+0x692>
  40408c:	f000 ffe6 	bl	40505c <__multadd>
  404090:	4681      	mov	r9, r0
  404092:	4641      	mov	r1, r8
  404094:	4648      	mov	r0, r9
  404096:	f7ff fc1f 	bl	4038d8 <quorem>
  40409a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40409e:	f805 ab01 	strb.w	sl, [r5], #1
  4040a2:	eba5 030b 	sub.w	r3, r5, fp
  4040a6:	42bb      	cmp	r3, r7
  4040a8:	f04f 020a 	mov.w	r2, #10
  4040ac:	f04f 0300 	mov.w	r3, #0
  4040b0:	4649      	mov	r1, r9
  4040b2:	4620      	mov	r0, r4
  4040b4:	dbea      	blt.n	40408c <_dtoa_r+0x68c>
  4040b6:	9b04      	ldr	r3, [sp, #16]
  4040b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040ba:	2a01      	cmp	r2, #1
  4040bc:	bfac      	ite	ge
  4040be:	189b      	addge	r3, r3, r2
  4040c0:	3301      	addlt	r3, #1
  4040c2:	461d      	mov	r5, r3
  4040c4:	f04f 0b00 	mov.w	fp, #0
  4040c8:	4649      	mov	r1, r9
  4040ca:	2201      	movs	r2, #1
  4040cc:	4620      	mov	r0, r4
  4040ce:	f001 f941 	bl	405354 <__lshift>
  4040d2:	4641      	mov	r1, r8
  4040d4:	4681      	mov	r9, r0
  4040d6:	f001 f98f 	bl	4053f8 <__mcmp>
  4040da:	2800      	cmp	r0, #0
  4040dc:	f340 823d 	ble.w	40455a <_dtoa_r+0xb5a>
  4040e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4040e4:	9904      	ldr	r1, [sp, #16]
  4040e6:	1e6b      	subs	r3, r5, #1
  4040e8:	e004      	b.n	4040f4 <_dtoa_r+0x6f4>
  4040ea:	428b      	cmp	r3, r1
  4040ec:	f000 81ae 	beq.w	40444c <_dtoa_r+0xa4c>
  4040f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4040f4:	2a39      	cmp	r2, #57	; 0x39
  4040f6:	f103 0501 	add.w	r5, r3, #1
  4040fa:	d0f6      	beq.n	4040ea <_dtoa_r+0x6ea>
  4040fc:	3201      	adds	r2, #1
  4040fe:	701a      	strb	r2, [r3, #0]
  404100:	4641      	mov	r1, r8
  404102:	4620      	mov	r0, r4
  404104:	f000 ffa0 	bl	405048 <_Bfree>
  404108:	2e00      	cmp	r6, #0
  40410a:	f43f ae3d 	beq.w	403d88 <_dtoa_r+0x388>
  40410e:	f1bb 0f00 	cmp.w	fp, #0
  404112:	d005      	beq.n	404120 <_dtoa_r+0x720>
  404114:	45b3      	cmp	fp, r6
  404116:	d003      	beq.n	404120 <_dtoa_r+0x720>
  404118:	4659      	mov	r1, fp
  40411a:	4620      	mov	r0, r4
  40411c:	f000 ff94 	bl	405048 <_Bfree>
  404120:	4631      	mov	r1, r6
  404122:	4620      	mov	r0, r4
  404124:	f000 ff90 	bl	405048 <_Bfree>
  404128:	e62e      	b.n	403d88 <_dtoa_r+0x388>
  40412a:	2300      	movs	r3, #0
  40412c:	930b      	str	r3, [sp, #44]	; 0x2c
  40412e:	9b02      	ldr	r3, [sp, #8]
  404130:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404132:	4413      	add	r3, r2
  404134:	930f      	str	r3, [sp, #60]	; 0x3c
  404136:	3301      	adds	r3, #1
  404138:	2b01      	cmp	r3, #1
  40413a:	461f      	mov	r7, r3
  40413c:	461e      	mov	r6, r3
  40413e:	930a      	str	r3, [sp, #40]	; 0x28
  404140:	bfb8      	it	lt
  404142:	2701      	movlt	r7, #1
  404144:	2100      	movs	r1, #0
  404146:	2f17      	cmp	r7, #23
  404148:	6461      	str	r1, [r4, #68]	; 0x44
  40414a:	d90a      	bls.n	404162 <_dtoa_r+0x762>
  40414c:	2201      	movs	r2, #1
  40414e:	2304      	movs	r3, #4
  404150:	005b      	lsls	r3, r3, #1
  404152:	f103 0014 	add.w	r0, r3, #20
  404156:	4287      	cmp	r7, r0
  404158:	4611      	mov	r1, r2
  40415a:	f102 0201 	add.w	r2, r2, #1
  40415e:	d2f7      	bcs.n	404150 <_dtoa_r+0x750>
  404160:	6461      	str	r1, [r4, #68]	; 0x44
  404162:	4620      	mov	r0, r4
  404164:	f000 ff4a 	bl	404ffc <_Balloc>
  404168:	2e0e      	cmp	r6, #14
  40416a:	9004      	str	r0, [sp, #16]
  40416c:	6420      	str	r0, [r4, #64]	; 0x40
  40416e:	f63f ad41 	bhi.w	403bf4 <_dtoa_r+0x1f4>
  404172:	2d00      	cmp	r5, #0
  404174:	f43f ad3e 	beq.w	403bf4 <_dtoa_r+0x1f4>
  404178:	9902      	ldr	r1, [sp, #8]
  40417a:	2900      	cmp	r1, #0
  40417c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404180:	f340 8202 	ble.w	404588 <_dtoa_r+0xb88>
  404184:	4bb8      	ldr	r3, [pc, #736]	; (404468 <_dtoa_r+0xa68>)
  404186:	f001 020f 	and.w	r2, r1, #15
  40418a:	110d      	asrs	r5, r1, #4
  40418c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404190:	06e9      	lsls	r1, r5, #27
  404192:	e9d3 6700 	ldrd	r6, r7, [r3]
  404196:	f140 81ae 	bpl.w	4044f6 <_dtoa_r+0xaf6>
  40419a:	4bb4      	ldr	r3, [pc, #720]	; (40446c <_dtoa_r+0xa6c>)
  40419c:	4650      	mov	r0, sl
  40419e:	4659      	mov	r1, fp
  4041a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4041a4:	f7fd ff4e 	bl	402044 <__aeabi_ddiv>
  4041a8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4041ac:	f005 050f 	and.w	r5, r5, #15
  4041b0:	f04f 0a03 	mov.w	sl, #3
  4041b4:	b18d      	cbz	r5, 4041da <_dtoa_r+0x7da>
  4041b6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40446c <_dtoa_r+0xa6c>
  4041ba:	07ea      	lsls	r2, r5, #31
  4041bc:	d509      	bpl.n	4041d2 <_dtoa_r+0x7d2>
  4041be:	4630      	mov	r0, r6
  4041c0:	4639      	mov	r1, r7
  4041c2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4041c6:	f7fd fe13 	bl	401df0 <__aeabi_dmul>
  4041ca:	f10a 0a01 	add.w	sl, sl, #1
  4041ce:	4606      	mov	r6, r0
  4041d0:	460f      	mov	r7, r1
  4041d2:	106d      	asrs	r5, r5, #1
  4041d4:	f108 0808 	add.w	r8, r8, #8
  4041d8:	d1ef      	bne.n	4041ba <_dtoa_r+0x7ba>
  4041da:	463b      	mov	r3, r7
  4041dc:	4632      	mov	r2, r6
  4041de:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4041e2:	f7fd ff2f 	bl	402044 <__aeabi_ddiv>
  4041e6:	4607      	mov	r7, r0
  4041e8:	4688      	mov	r8, r1
  4041ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4041ec:	b143      	cbz	r3, 404200 <_dtoa_r+0x800>
  4041ee:	2200      	movs	r2, #0
  4041f0:	4b9f      	ldr	r3, [pc, #636]	; (404470 <_dtoa_r+0xa70>)
  4041f2:	4638      	mov	r0, r7
  4041f4:	4641      	mov	r1, r8
  4041f6:	f7fe f86d 	bl	4022d4 <__aeabi_dcmplt>
  4041fa:	2800      	cmp	r0, #0
  4041fc:	f040 8286 	bne.w	40470c <_dtoa_r+0xd0c>
  404200:	4650      	mov	r0, sl
  404202:	f7fd fd8f 	bl	401d24 <__aeabi_i2d>
  404206:	463a      	mov	r2, r7
  404208:	4643      	mov	r3, r8
  40420a:	f7fd fdf1 	bl	401df0 <__aeabi_dmul>
  40420e:	4b99      	ldr	r3, [pc, #612]	; (404474 <_dtoa_r+0xa74>)
  404210:	2200      	movs	r2, #0
  404212:	f7fd fc3b 	bl	401a8c <__adddf3>
  404216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404218:	4605      	mov	r5, r0
  40421a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40421e:	2b00      	cmp	r3, #0
  404220:	f000 813e 	beq.w	4044a0 <_dtoa_r+0xaa0>
  404224:	9b02      	ldr	r3, [sp, #8]
  404226:	9315      	str	r3, [sp, #84]	; 0x54
  404228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40422a:	9312      	str	r3, [sp, #72]	; 0x48
  40422c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40422e:	2b00      	cmp	r3, #0
  404230:	f000 81fa 	beq.w	404628 <_dtoa_r+0xc28>
  404234:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404236:	4b8c      	ldr	r3, [pc, #560]	; (404468 <_dtoa_r+0xa68>)
  404238:	498f      	ldr	r1, [pc, #572]	; (404478 <_dtoa_r+0xa78>)
  40423a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40423e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404242:	2000      	movs	r0, #0
  404244:	f7fd fefe 	bl	402044 <__aeabi_ddiv>
  404248:	462a      	mov	r2, r5
  40424a:	4633      	mov	r3, r6
  40424c:	f7fd fc1c 	bl	401a88 <__aeabi_dsub>
  404250:	4682      	mov	sl, r0
  404252:	468b      	mov	fp, r1
  404254:	4638      	mov	r0, r7
  404256:	4641      	mov	r1, r8
  404258:	f001 feea 	bl	406030 <__aeabi_d2iz>
  40425c:	4605      	mov	r5, r0
  40425e:	f7fd fd61 	bl	401d24 <__aeabi_i2d>
  404262:	4602      	mov	r2, r0
  404264:	460b      	mov	r3, r1
  404266:	4638      	mov	r0, r7
  404268:	4641      	mov	r1, r8
  40426a:	f7fd fc0d 	bl	401a88 <__aeabi_dsub>
  40426e:	3530      	adds	r5, #48	; 0x30
  404270:	fa5f f885 	uxtb.w	r8, r5
  404274:	9d04      	ldr	r5, [sp, #16]
  404276:	4606      	mov	r6, r0
  404278:	460f      	mov	r7, r1
  40427a:	f885 8000 	strb.w	r8, [r5]
  40427e:	4602      	mov	r2, r0
  404280:	460b      	mov	r3, r1
  404282:	4650      	mov	r0, sl
  404284:	4659      	mov	r1, fp
  404286:	3501      	adds	r5, #1
  404288:	f7fe f842 	bl	402310 <__aeabi_dcmpgt>
  40428c:	2800      	cmp	r0, #0
  40428e:	d154      	bne.n	40433a <_dtoa_r+0x93a>
  404290:	4632      	mov	r2, r6
  404292:	463b      	mov	r3, r7
  404294:	2000      	movs	r0, #0
  404296:	4976      	ldr	r1, [pc, #472]	; (404470 <_dtoa_r+0xa70>)
  404298:	f7fd fbf6 	bl	401a88 <__aeabi_dsub>
  40429c:	4602      	mov	r2, r0
  40429e:	460b      	mov	r3, r1
  4042a0:	4650      	mov	r0, sl
  4042a2:	4659      	mov	r1, fp
  4042a4:	f7fe f834 	bl	402310 <__aeabi_dcmpgt>
  4042a8:	2800      	cmp	r0, #0
  4042aa:	f040 8270 	bne.w	40478e <_dtoa_r+0xd8e>
  4042ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4042b0:	2a01      	cmp	r2, #1
  4042b2:	f000 8111 	beq.w	4044d8 <_dtoa_r+0xad8>
  4042b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042b8:	9a04      	ldr	r2, [sp, #16]
  4042ba:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4042be:	4413      	add	r3, r2
  4042c0:	4699      	mov	r9, r3
  4042c2:	e00d      	b.n	4042e0 <_dtoa_r+0x8e0>
  4042c4:	2000      	movs	r0, #0
  4042c6:	496a      	ldr	r1, [pc, #424]	; (404470 <_dtoa_r+0xa70>)
  4042c8:	f7fd fbde 	bl	401a88 <__aeabi_dsub>
  4042cc:	4652      	mov	r2, sl
  4042ce:	465b      	mov	r3, fp
  4042d0:	f7fe f800 	bl	4022d4 <__aeabi_dcmplt>
  4042d4:	2800      	cmp	r0, #0
  4042d6:	f040 8258 	bne.w	40478a <_dtoa_r+0xd8a>
  4042da:	454d      	cmp	r5, r9
  4042dc:	f000 80fa 	beq.w	4044d4 <_dtoa_r+0xad4>
  4042e0:	4650      	mov	r0, sl
  4042e2:	4659      	mov	r1, fp
  4042e4:	2200      	movs	r2, #0
  4042e6:	4b65      	ldr	r3, [pc, #404]	; (40447c <_dtoa_r+0xa7c>)
  4042e8:	f7fd fd82 	bl	401df0 <__aeabi_dmul>
  4042ec:	2200      	movs	r2, #0
  4042ee:	4b63      	ldr	r3, [pc, #396]	; (40447c <_dtoa_r+0xa7c>)
  4042f0:	4682      	mov	sl, r0
  4042f2:	468b      	mov	fp, r1
  4042f4:	4630      	mov	r0, r6
  4042f6:	4639      	mov	r1, r7
  4042f8:	f7fd fd7a 	bl	401df0 <__aeabi_dmul>
  4042fc:	460f      	mov	r7, r1
  4042fe:	4606      	mov	r6, r0
  404300:	f001 fe96 	bl	406030 <__aeabi_d2iz>
  404304:	4680      	mov	r8, r0
  404306:	f7fd fd0d 	bl	401d24 <__aeabi_i2d>
  40430a:	4602      	mov	r2, r0
  40430c:	460b      	mov	r3, r1
  40430e:	4630      	mov	r0, r6
  404310:	4639      	mov	r1, r7
  404312:	f7fd fbb9 	bl	401a88 <__aeabi_dsub>
  404316:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40431a:	fa5f f888 	uxtb.w	r8, r8
  40431e:	4652      	mov	r2, sl
  404320:	465b      	mov	r3, fp
  404322:	f805 8b01 	strb.w	r8, [r5], #1
  404326:	4606      	mov	r6, r0
  404328:	460f      	mov	r7, r1
  40432a:	f7fd ffd3 	bl	4022d4 <__aeabi_dcmplt>
  40432e:	4632      	mov	r2, r6
  404330:	463b      	mov	r3, r7
  404332:	2800      	cmp	r0, #0
  404334:	d0c6      	beq.n	4042c4 <_dtoa_r+0x8c4>
  404336:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40433a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40433c:	9302      	str	r3, [sp, #8]
  40433e:	e523      	b.n	403d88 <_dtoa_r+0x388>
  404340:	2300      	movs	r3, #0
  404342:	930b      	str	r3, [sp, #44]	; 0x2c
  404344:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404346:	2b00      	cmp	r3, #0
  404348:	f340 80dc 	ble.w	404504 <_dtoa_r+0xb04>
  40434c:	461f      	mov	r7, r3
  40434e:	461e      	mov	r6, r3
  404350:	930f      	str	r3, [sp, #60]	; 0x3c
  404352:	930a      	str	r3, [sp, #40]	; 0x28
  404354:	e6f6      	b.n	404144 <_dtoa_r+0x744>
  404356:	2301      	movs	r3, #1
  404358:	930b      	str	r3, [sp, #44]	; 0x2c
  40435a:	e7f3      	b.n	404344 <_dtoa_r+0x944>
  40435c:	f1ba 0f00 	cmp.w	sl, #0
  404360:	f47f ada8 	bne.w	403eb4 <_dtoa_r+0x4b4>
  404364:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404368:	2b00      	cmp	r3, #0
  40436a:	f47f adba 	bne.w	403ee2 <_dtoa_r+0x4e2>
  40436e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404372:	0d3f      	lsrs	r7, r7, #20
  404374:	053f      	lsls	r7, r7, #20
  404376:	2f00      	cmp	r7, #0
  404378:	f000 820d 	beq.w	404796 <_dtoa_r+0xd96>
  40437c:	9b08      	ldr	r3, [sp, #32]
  40437e:	3301      	adds	r3, #1
  404380:	9308      	str	r3, [sp, #32]
  404382:	9b06      	ldr	r3, [sp, #24]
  404384:	3301      	adds	r3, #1
  404386:	9306      	str	r3, [sp, #24]
  404388:	2301      	movs	r3, #1
  40438a:	930c      	str	r3, [sp, #48]	; 0x30
  40438c:	e5ab      	b.n	403ee6 <_dtoa_r+0x4e6>
  40438e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404390:	2b00      	cmp	r3, #0
  404392:	f73f ac42 	bgt.w	403c1a <_dtoa_r+0x21a>
  404396:	f040 8221 	bne.w	4047dc <_dtoa_r+0xddc>
  40439a:	2200      	movs	r2, #0
  40439c:	4b38      	ldr	r3, [pc, #224]	; (404480 <_dtoa_r+0xa80>)
  40439e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4043a2:	f7fd fd25 	bl	401df0 <__aeabi_dmul>
  4043a6:	4652      	mov	r2, sl
  4043a8:	465b      	mov	r3, fp
  4043aa:	f7fd ffa7 	bl	4022fc <__aeabi_dcmpge>
  4043ae:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4043b2:	4646      	mov	r6, r8
  4043b4:	2800      	cmp	r0, #0
  4043b6:	d041      	beq.n	40443c <_dtoa_r+0xa3c>
  4043b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4043ba:	9d04      	ldr	r5, [sp, #16]
  4043bc:	43db      	mvns	r3, r3
  4043be:	9302      	str	r3, [sp, #8]
  4043c0:	4641      	mov	r1, r8
  4043c2:	4620      	mov	r0, r4
  4043c4:	f000 fe40 	bl	405048 <_Bfree>
  4043c8:	2e00      	cmp	r6, #0
  4043ca:	f43f acdd 	beq.w	403d88 <_dtoa_r+0x388>
  4043ce:	e6a7      	b.n	404120 <_dtoa_r+0x720>
  4043d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4043d2:	4649      	mov	r1, r9
  4043d4:	4620      	mov	r0, r4
  4043d6:	f000 ff6d 	bl	4052b4 <__pow5mult>
  4043da:	4681      	mov	r9, r0
  4043dc:	e558      	b.n	403e90 <_dtoa_r+0x490>
  4043de:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4043e0:	2a00      	cmp	r2, #0
  4043e2:	f000 8187 	beq.w	4046f4 <_dtoa_r+0xcf4>
  4043e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4043ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4043ec:	9d08      	ldr	r5, [sp, #32]
  4043ee:	e4f2      	b.n	403dd6 <_dtoa_r+0x3d6>
  4043f0:	f1ba 0f00 	cmp.w	sl, #0
  4043f4:	f47f ad75 	bne.w	403ee2 <_dtoa_r+0x4e2>
  4043f8:	e7b4      	b.n	404364 <_dtoa_r+0x964>
  4043fa:	f000 fe2f 	bl	40505c <__multadd>
  4043fe:	4647      	mov	r7, r8
  404400:	4606      	mov	r6, r0
  404402:	4683      	mov	fp, r0
  404404:	e5be      	b.n	403f84 <_dtoa_r+0x584>
  404406:	4601      	mov	r1, r0
  404408:	4620      	mov	r0, r4
  40440a:	9306      	str	r3, [sp, #24]
  40440c:	f000 fe1c 	bl	405048 <_Bfree>
  404410:	2201      	movs	r2, #1
  404412:	9b06      	ldr	r3, [sp, #24]
  404414:	e5e0      	b.n	403fd8 <_dtoa_r+0x5d8>
  404416:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404418:	2b02      	cmp	r3, #2
  40441a:	f77f ad96 	ble.w	403f4a <_dtoa_r+0x54a>
  40441e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404420:	2b00      	cmp	r3, #0
  404422:	d1c9      	bne.n	4043b8 <_dtoa_r+0x9b8>
  404424:	4641      	mov	r1, r8
  404426:	2205      	movs	r2, #5
  404428:	4620      	mov	r0, r4
  40442a:	f000 fe17 	bl	40505c <__multadd>
  40442e:	4601      	mov	r1, r0
  404430:	4680      	mov	r8, r0
  404432:	4648      	mov	r0, r9
  404434:	f000 ffe0 	bl	4053f8 <__mcmp>
  404438:	2800      	cmp	r0, #0
  40443a:	ddbd      	ble.n	4043b8 <_dtoa_r+0x9b8>
  40443c:	9a02      	ldr	r2, [sp, #8]
  40443e:	9904      	ldr	r1, [sp, #16]
  404440:	2331      	movs	r3, #49	; 0x31
  404442:	3201      	adds	r2, #1
  404444:	9202      	str	r2, [sp, #8]
  404446:	700b      	strb	r3, [r1, #0]
  404448:	1c4d      	adds	r5, r1, #1
  40444a:	e7b9      	b.n	4043c0 <_dtoa_r+0x9c0>
  40444c:	9a02      	ldr	r2, [sp, #8]
  40444e:	3201      	adds	r2, #1
  404450:	9202      	str	r2, [sp, #8]
  404452:	9a04      	ldr	r2, [sp, #16]
  404454:	2331      	movs	r3, #49	; 0x31
  404456:	7013      	strb	r3, [r2, #0]
  404458:	e652      	b.n	404100 <_dtoa_r+0x700>
  40445a:	2301      	movs	r3, #1
  40445c:	930b      	str	r3, [sp, #44]	; 0x2c
  40445e:	e666      	b.n	40412e <_dtoa_r+0x72e>
  404460:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404464:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404466:	e48f      	b.n	403d88 <_dtoa_r+0x388>
  404468:	00406eb0 	.word	0x00406eb0
  40446c:	00406e88 	.word	0x00406e88
  404470:	3ff00000 	.word	0x3ff00000
  404474:	401c0000 	.word	0x401c0000
  404478:	3fe00000 	.word	0x3fe00000
  40447c:	40240000 	.word	0x40240000
  404480:	40140000 	.word	0x40140000
  404484:	4650      	mov	r0, sl
  404486:	f7fd fc4d 	bl	401d24 <__aeabi_i2d>
  40448a:	463a      	mov	r2, r7
  40448c:	4643      	mov	r3, r8
  40448e:	f7fd fcaf 	bl	401df0 <__aeabi_dmul>
  404492:	2200      	movs	r2, #0
  404494:	4bc1      	ldr	r3, [pc, #772]	; (40479c <_dtoa_r+0xd9c>)
  404496:	f7fd faf9 	bl	401a8c <__adddf3>
  40449a:	4605      	mov	r5, r0
  40449c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4044a0:	4641      	mov	r1, r8
  4044a2:	2200      	movs	r2, #0
  4044a4:	4bbe      	ldr	r3, [pc, #760]	; (4047a0 <_dtoa_r+0xda0>)
  4044a6:	4638      	mov	r0, r7
  4044a8:	f7fd faee 	bl	401a88 <__aeabi_dsub>
  4044ac:	462a      	mov	r2, r5
  4044ae:	4633      	mov	r3, r6
  4044b0:	4682      	mov	sl, r0
  4044b2:	468b      	mov	fp, r1
  4044b4:	f7fd ff2c 	bl	402310 <__aeabi_dcmpgt>
  4044b8:	4680      	mov	r8, r0
  4044ba:	2800      	cmp	r0, #0
  4044bc:	f040 8110 	bne.w	4046e0 <_dtoa_r+0xce0>
  4044c0:	462a      	mov	r2, r5
  4044c2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4044c6:	4650      	mov	r0, sl
  4044c8:	4659      	mov	r1, fp
  4044ca:	f7fd ff03 	bl	4022d4 <__aeabi_dcmplt>
  4044ce:	b118      	cbz	r0, 4044d8 <_dtoa_r+0xad8>
  4044d0:	4646      	mov	r6, r8
  4044d2:	e771      	b.n	4043b8 <_dtoa_r+0x9b8>
  4044d4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4044d8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4044dc:	f7ff bb8a 	b.w	403bf4 <_dtoa_r+0x1f4>
  4044e0:	9804      	ldr	r0, [sp, #16]
  4044e2:	f7ff babb 	b.w	403a5c <_dtoa_r+0x5c>
  4044e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4044e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4044ea:	970c      	str	r7, [sp, #48]	; 0x30
  4044ec:	1afb      	subs	r3, r7, r3
  4044ee:	441a      	add	r2, r3
  4044f0:	920d      	str	r2, [sp, #52]	; 0x34
  4044f2:	2700      	movs	r7, #0
  4044f4:	e469      	b.n	403dca <_dtoa_r+0x3ca>
  4044f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4044fa:	f04f 0a02 	mov.w	sl, #2
  4044fe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404502:	e657      	b.n	4041b4 <_dtoa_r+0x7b4>
  404504:	2100      	movs	r1, #0
  404506:	2301      	movs	r3, #1
  404508:	6461      	str	r1, [r4, #68]	; 0x44
  40450a:	4620      	mov	r0, r4
  40450c:	9325      	str	r3, [sp, #148]	; 0x94
  40450e:	f000 fd75 	bl	404ffc <_Balloc>
  404512:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404514:	9004      	str	r0, [sp, #16]
  404516:	6420      	str	r0, [r4, #64]	; 0x40
  404518:	930a      	str	r3, [sp, #40]	; 0x28
  40451a:	930f      	str	r3, [sp, #60]	; 0x3c
  40451c:	e629      	b.n	404172 <_dtoa_r+0x772>
  40451e:	2a00      	cmp	r2, #0
  404520:	46d0      	mov	r8, sl
  404522:	f8cd b018 	str.w	fp, [sp, #24]
  404526:	469a      	mov	sl, r3
  404528:	dd11      	ble.n	40454e <_dtoa_r+0xb4e>
  40452a:	4649      	mov	r1, r9
  40452c:	2201      	movs	r2, #1
  40452e:	4620      	mov	r0, r4
  404530:	f000 ff10 	bl	405354 <__lshift>
  404534:	4641      	mov	r1, r8
  404536:	4681      	mov	r9, r0
  404538:	f000 ff5e 	bl	4053f8 <__mcmp>
  40453c:	2800      	cmp	r0, #0
  40453e:	f340 8146 	ble.w	4047ce <_dtoa_r+0xdce>
  404542:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404546:	f000 8106 	beq.w	404756 <_dtoa_r+0xd56>
  40454a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40454e:	46b3      	mov	fp, r6
  404550:	f887 a000 	strb.w	sl, [r7]
  404554:	1c7d      	adds	r5, r7, #1
  404556:	9e06      	ldr	r6, [sp, #24]
  404558:	e5d2      	b.n	404100 <_dtoa_r+0x700>
  40455a:	d104      	bne.n	404566 <_dtoa_r+0xb66>
  40455c:	f01a 0f01 	tst.w	sl, #1
  404560:	d001      	beq.n	404566 <_dtoa_r+0xb66>
  404562:	e5bd      	b.n	4040e0 <_dtoa_r+0x6e0>
  404564:	4615      	mov	r5, r2
  404566:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40456a:	2b30      	cmp	r3, #48	; 0x30
  40456c:	f105 32ff 	add.w	r2, r5, #4294967295
  404570:	d0f8      	beq.n	404564 <_dtoa_r+0xb64>
  404572:	e5c5      	b.n	404100 <_dtoa_r+0x700>
  404574:	9904      	ldr	r1, [sp, #16]
  404576:	2230      	movs	r2, #48	; 0x30
  404578:	700a      	strb	r2, [r1, #0]
  40457a:	9a02      	ldr	r2, [sp, #8]
  40457c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404580:	3201      	adds	r2, #1
  404582:	9202      	str	r2, [sp, #8]
  404584:	f7ff bbfc 	b.w	403d80 <_dtoa_r+0x380>
  404588:	f000 80bb 	beq.w	404702 <_dtoa_r+0xd02>
  40458c:	9b02      	ldr	r3, [sp, #8]
  40458e:	425d      	negs	r5, r3
  404590:	4b84      	ldr	r3, [pc, #528]	; (4047a4 <_dtoa_r+0xda4>)
  404592:	f005 020f 	and.w	r2, r5, #15
  404596:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40459a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40459e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4045a2:	f7fd fc25 	bl	401df0 <__aeabi_dmul>
  4045a6:	112d      	asrs	r5, r5, #4
  4045a8:	4607      	mov	r7, r0
  4045aa:	4688      	mov	r8, r1
  4045ac:	f000 812c 	beq.w	404808 <_dtoa_r+0xe08>
  4045b0:	4e7d      	ldr	r6, [pc, #500]	; (4047a8 <_dtoa_r+0xda8>)
  4045b2:	f04f 0a02 	mov.w	sl, #2
  4045b6:	07eb      	lsls	r3, r5, #31
  4045b8:	d509      	bpl.n	4045ce <_dtoa_r+0xbce>
  4045ba:	4638      	mov	r0, r7
  4045bc:	4641      	mov	r1, r8
  4045be:	e9d6 2300 	ldrd	r2, r3, [r6]
  4045c2:	f7fd fc15 	bl	401df0 <__aeabi_dmul>
  4045c6:	f10a 0a01 	add.w	sl, sl, #1
  4045ca:	4607      	mov	r7, r0
  4045cc:	4688      	mov	r8, r1
  4045ce:	106d      	asrs	r5, r5, #1
  4045d0:	f106 0608 	add.w	r6, r6, #8
  4045d4:	d1ef      	bne.n	4045b6 <_dtoa_r+0xbb6>
  4045d6:	e608      	b.n	4041ea <_dtoa_r+0x7ea>
  4045d8:	6871      	ldr	r1, [r6, #4]
  4045da:	4620      	mov	r0, r4
  4045dc:	f000 fd0e 	bl	404ffc <_Balloc>
  4045e0:	6933      	ldr	r3, [r6, #16]
  4045e2:	3302      	adds	r3, #2
  4045e4:	009a      	lsls	r2, r3, #2
  4045e6:	4605      	mov	r5, r0
  4045e8:	f106 010c 	add.w	r1, r6, #12
  4045ec:	300c      	adds	r0, #12
  4045ee:	f000 fc5f 	bl	404eb0 <memcpy>
  4045f2:	4629      	mov	r1, r5
  4045f4:	2201      	movs	r2, #1
  4045f6:	4620      	mov	r0, r4
  4045f8:	f000 feac 	bl	405354 <__lshift>
  4045fc:	9006      	str	r0, [sp, #24]
  4045fe:	e4b5      	b.n	403f6c <_dtoa_r+0x56c>
  404600:	2b39      	cmp	r3, #57	; 0x39
  404602:	f8cd b018 	str.w	fp, [sp, #24]
  404606:	46d0      	mov	r8, sl
  404608:	f000 80a5 	beq.w	404756 <_dtoa_r+0xd56>
  40460c:	f103 0a01 	add.w	sl, r3, #1
  404610:	46b3      	mov	fp, r6
  404612:	f887 a000 	strb.w	sl, [r7]
  404616:	1c7d      	adds	r5, r7, #1
  404618:	9e06      	ldr	r6, [sp, #24]
  40461a:	e571      	b.n	404100 <_dtoa_r+0x700>
  40461c:	465a      	mov	r2, fp
  40461e:	46d0      	mov	r8, sl
  404620:	46b3      	mov	fp, r6
  404622:	469a      	mov	sl, r3
  404624:	4616      	mov	r6, r2
  404626:	e54f      	b.n	4040c8 <_dtoa_r+0x6c8>
  404628:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40462a:	495e      	ldr	r1, [pc, #376]	; (4047a4 <_dtoa_r+0xda4>)
  40462c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404630:	462a      	mov	r2, r5
  404632:	4633      	mov	r3, r6
  404634:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404638:	f7fd fbda 	bl	401df0 <__aeabi_dmul>
  40463c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404640:	4638      	mov	r0, r7
  404642:	4641      	mov	r1, r8
  404644:	f001 fcf4 	bl	406030 <__aeabi_d2iz>
  404648:	4605      	mov	r5, r0
  40464a:	f7fd fb6b 	bl	401d24 <__aeabi_i2d>
  40464e:	460b      	mov	r3, r1
  404650:	4602      	mov	r2, r0
  404652:	4641      	mov	r1, r8
  404654:	4638      	mov	r0, r7
  404656:	f7fd fa17 	bl	401a88 <__aeabi_dsub>
  40465a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40465c:	460f      	mov	r7, r1
  40465e:	9904      	ldr	r1, [sp, #16]
  404660:	3530      	adds	r5, #48	; 0x30
  404662:	2b01      	cmp	r3, #1
  404664:	700d      	strb	r5, [r1, #0]
  404666:	4606      	mov	r6, r0
  404668:	f101 0501 	add.w	r5, r1, #1
  40466c:	d026      	beq.n	4046bc <_dtoa_r+0xcbc>
  40466e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404670:	9a04      	ldr	r2, [sp, #16]
  404672:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4047b0 <_dtoa_r+0xdb0>
  404676:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40467a:	4413      	add	r3, r2
  40467c:	f04f 0a00 	mov.w	sl, #0
  404680:	4699      	mov	r9, r3
  404682:	4652      	mov	r2, sl
  404684:	465b      	mov	r3, fp
  404686:	4630      	mov	r0, r6
  404688:	4639      	mov	r1, r7
  40468a:	f7fd fbb1 	bl	401df0 <__aeabi_dmul>
  40468e:	460f      	mov	r7, r1
  404690:	4606      	mov	r6, r0
  404692:	f001 fccd 	bl	406030 <__aeabi_d2iz>
  404696:	4680      	mov	r8, r0
  404698:	f7fd fb44 	bl	401d24 <__aeabi_i2d>
  40469c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4046a0:	4602      	mov	r2, r0
  4046a2:	460b      	mov	r3, r1
  4046a4:	4630      	mov	r0, r6
  4046a6:	4639      	mov	r1, r7
  4046a8:	f7fd f9ee 	bl	401a88 <__aeabi_dsub>
  4046ac:	f805 8b01 	strb.w	r8, [r5], #1
  4046b0:	454d      	cmp	r5, r9
  4046b2:	4606      	mov	r6, r0
  4046b4:	460f      	mov	r7, r1
  4046b6:	d1e4      	bne.n	404682 <_dtoa_r+0xc82>
  4046b8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4046bc:	4b3b      	ldr	r3, [pc, #236]	; (4047ac <_dtoa_r+0xdac>)
  4046be:	2200      	movs	r2, #0
  4046c0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4046c4:	f7fd f9e2 	bl	401a8c <__adddf3>
  4046c8:	4632      	mov	r2, r6
  4046ca:	463b      	mov	r3, r7
  4046cc:	f7fd fe02 	bl	4022d4 <__aeabi_dcmplt>
  4046d0:	2800      	cmp	r0, #0
  4046d2:	d046      	beq.n	404762 <_dtoa_r+0xd62>
  4046d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4046d6:	9302      	str	r3, [sp, #8]
  4046d8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4046dc:	f7ff bb43 	b.w	403d66 <_dtoa_r+0x366>
  4046e0:	f04f 0800 	mov.w	r8, #0
  4046e4:	4646      	mov	r6, r8
  4046e6:	e6a9      	b.n	40443c <_dtoa_r+0xa3c>
  4046e8:	9b08      	ldr	r3, [sp, #32]
  4046ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4046ec:	1a9d      	subs	r5, r3, r2
  4046ee:	2300      	movs	r3, #0
  4046f0:	f7ff bb71 	b.w	403dd6 <_dtoa_r+0x3d6>
  4046f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4046f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4046f8:	9d08      	ldr	r5, [sp, #32]
  4046fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4046fe:	f7ff bb6a 	b.w	403dd6 <_dtoa_r+0x3d6>
  404702:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404706:	f04f 0a02 	mov.w	sl, #2
  40470a:	e56e      	b.n	4041ea <_dtoa_r+0x7ea>
  40470c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40470e:	2b00      	cmp	r3, #0
  404710:	f43f aeb8 	beq.w	404484 <_dtoa_r+0xa84>
  404714:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404716:	2b00      	cmp	r3, #0
  404718:	f77f aede 	ble.w	4044d8 <_dtoa_r+0xad8>
  40471c:	2200      	movs	r2, #0
  40471e:	4b24      	ldr	r3, [pc, #144]	; (4047b0 <_dtoa_r+0xdb0>)
  404720:	4638      	mov	r0, r7
  404722:	4641      	mov	r1, r8
  404724:	f7fd fb64 	bl	401df0 <__aeabi_dmul>
  404728:	4607      	mov	r7, r0
  40472a:	4688      	mov	r8, r1
  40472c:	f10a 0001 	add.w	r0, sl, #1
  404730:	f7fd faf8 	bl	401d24 <__aeabi_i2d>
  404734:	463a      	mov	r2, r7
  404736:	4643      	mov	r3, r8
  404738:	f7fd fb5a 	bl	401df0 <__aeabi_dmul>
  40473c:	2200      	movs	r2, #0
  40473e:	4b17      	ldr	r3, [pc, #92]	; (40479c <_dtoa_r+0xd9c>)
  404740:	f7fd f9a4 	bl	401a8c <__adddf3>
  404744:	9a02      	ldr	r2, [sp, #8]
  404746:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404748:	9312      	str	r3, [sp, #72]	; 0x48
  40474a:	3a01      	subs	r2, #1
  40474c:	4605      	mov	r5, r0
  40474e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404752:	9215      	str	r2, [sp, #84]	; 0x54
  404754:	e56a      	b.n	40422c <_dtoa_r+0x82c>
  404756:	2239      	movs	r2, #57	; 0x39
  404758:	46b3      	mov	fp, r6
  40475a:	703a      	strb	r2, [r7, #0]
  40475c:	9e06      	ldr	r6, [sp, #24]
  40475e:	1c7d      	adds	r5, r7, #1
  404760:	e4c0      	b.n	4040e4 <_dtoa_r+0x6e4>
  404762:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404766:	2000      	movs	r0, #0
  404768:	4910      	ldr	r1, [pc, #64]	; (4047ac <_dtoa_r+0xdac>)
  40476a:	f7fd f98d 	bl	401a88 <__aeabi_dsub>
  40476e:	4632      	mov	r2, r6
  404770:	463b      	mov	r3, r7
  404772:	f7fd fdcd 	bl	402310 <__aeabi_dcmpgt>
  404776:	b908      	cbnz	r0, 40477c <_dtoa_r+0xd7c>
  404778:	e6ae      	b.n	4044d8 <_dtoa_r+0xad8>
  40477a:	4615      	mov	r5, r2
  40477c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404780:	2b30      	cmp	r3, #48	; 0x30
  404782:	f105 32ff 	add.w	r2, r5, #4294967295
  404786:	d0f8      	beq.n	40477a <_dtoa_r+0xd7a>
  404788:	e5d7      	b.n	40433a <_dtoa_r+0x93a>
  40478a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40478e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404790:	9302      	str	r3, [sp, #8]
  404792:	f7ff bae8 	b.w	403d66 <_dtoa_r+0x366>
  404796:	970c      	str	r7, [sp, #48]	; 0x30
  404798:	f7ff bba5 	b.w	403ee6 <_dtoa_r+0x4e6>
  40479c:	401c0000 	.word	0x401c0000
  4047a0:	40140000 	.word	0x40140000
  4047a4:	00406eb0 	.word	0x00406eb0
  4047a8:	00406e88 	.word	0x00406e88
  4047ac:	3fe00000 	.word	0x3fe00000
  4047b0:	40240000 	.word	0x40240000
  4047b4:	2b39      	cmp	r3, #57	; 0x39
  4047b6:	f8cd b018 	str.w	fp, [sp, #24]
  4047ba:	46d0      	mov	r8, sl
  4047bc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4047c0:	469a      	mov	sl, r3
  4047c2:	d0c8      	beq.n	404756 <_dtoa_r+0xd56>
  4047c4:	f1bb 0f00 	cmp.w	fp, #0
  4047c8:	f73f aebf 	bgt.w	40454a <_dtoa_r+0xb4a>
  4047cc:	e6bf      	b.n	40454e <_dtoa_r+0xb4e>
  4047ce:	f47f aebe 	bne.w	40454e <_dtoa_r+0xb4e>
  4047d2:	f01a 0f01 	tst.w	sl, #1
  4047d6:	f43f aeba 	beq.w	40454e <_dtoa_r+0xb4e>
  4047da:	e6b2      	b.n	404542 <_dtoa_r+0xb42>
  4047dc:	f04f 0800 	mov.w	r8, #0
  4047e0:	4646      	mov	r6, r8
  4047e2:	e5e9      	b.n	4043b8 <_dtoa_r+0x9b8>
  4047e4:	4631      	mov	r1, r6
  4047e6:	2300      	movs	r3, #0
  4047e8:	220a      	movs	r2, #10
  4047ea:	4620      	mov	r0, r4
  4047ec:	f000 fc36 	bl	40505c <__multadd>
  4047f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4047f2:	2b00      	cmp	r3, #0
  4047f4:	4606      	mov	r6, r0
  4047f6:	dd0a      	ble.n	40480e <_dtoa_r+0xe0e>
  4047f8:	930a      	str	r3, [sp, #40]	; 0x28
  4047fa:	f7ff bbaa 	b.w	403f52 <_dtoa_r+0x552>
  4047fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404800:	2b02      	cmp	r3, #2
  404802:	dc23      	bgt.n	40484c <_dtoa_r+0xe4c>
  404804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404806:	e43b      	b.n	404080 <_dtoa_r+0x680>
  404808:	f04f 0a02 	mov.w	sl, #2
  40480c:	e4ed      	b.n	4041ea <_dtoa_r+0x7ea>
  40480e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404810:	2b02      	cmp	r3, #2
  404812:	dc1b      	bgt.n	40484c <_dtoa_r+0xe4c>
  404814:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404816:	e7ef      	b.n	4047f8 <_dtoa_r+0xdf8>
  404818:	2500      	movs	r5, #0
  40481a:	6465      	str	r5, [r4, #68]	; 0x44
  40481c:	4629      	mov	r1, r5
  40481e:	4620      	mov	r0, r4
  404820:	f000 fbec 	bl	404ffc <_Balloc>
  404824:	f04f 33ff 	mov.w	r3, #4294967295
  404828:	930a      	str	r3, [sp, #40]	; 0x28
  40482a:	930f      	str	r3, [sp, #60]	; 0x3c
  40482c:	2301      	movs	r3, #1
  40482e:	9004      	str	r0, [sp, #16]
  404830:	9525      	str	r5, [sp, #148]	; 0x94
  404832:	6420      	str	r0, [r4, #64]	; 0x40
  404834:	930b      	str	r3, [sp, #44]	; 0x2c
  404836:	f7ff b9dd 	b.w	403bf4 <_dtoa_r+0x1f4>
  40483a:	2501      	movs	r5, #1
  40483c:	f7ff b9a5 	b.w	403b8a <_dtoa_r+0x18a>
  404840:	f43f ab69 	beq.w	403f16 <_dtoa_r+0x516>
  404844:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404848:	f7ff bbf9 	b.w	40403e <_dtoa_r+0x63e>
  40484c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40484e:	930a      	str	r3, [sp, #40]	; 0x28
  404850:	e5e5      	b.n	40441e <_dtoa_r+0xa1e>
  404852:	bf00      	nop

00404854 <__libc_fini_array>:
  404854:	b538      	push	{r3, r4, r5, lr}
  404856:	4c0a      	ldr	r4, [pc, #40]	; (404880 <__libc_fini_array+0x2c>)
  404858:	4d0a      	ldr	r5, [pc, #40]	; (404884 <__libc_fini_array+0x30>)
  40485a:	1b64      	subs	r4, r4, r5
  40485c:	10a4      	asrs	r4, r4, #2
  40485e:	d00a      	beq.n	404876 <__libc_fini_array+0x22>
  404860:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404864:	3b01      	subs	r3, #1
  404866:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40486a:	3c01      	subs	r4, #1
  40486c:	f855 3904 	ldr.w	r3, [r5], #-4
  404870:	4798      	blx	r3
  404872:	2c00      	cmp	r4, #0
  404874:	d1f9      	bne.n	40486a <__libc_fini_array+0x16>
  404876:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40487a:	f002 bc17 	b.w	4070ac <_fini>
  40487e:	bf00      	nop
  404880:	004070bc 	.word	0x004070bc
  404884:	004070b8 	.word	0x004070b8

00404888 <_localeconv_r>:
  404888:	4a04      	ldr	r2, [pc, #16]	; (40489c <_localeconv_r+0x14>)
  40488a:	4b05      	ldr	r3, [pc, #20]	; (4048a0 <_localeconv_r+0x18>)
  40488c:	6812      	ldr	r2, [r2, #0]
  40488e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404890:	2800      	cmp	r0, #0
  404892:	bf08      	it	eq
  404894:	4618      	moveq	r0, r3
  404896:	30f0      	adds	r0, #240	; 0xf0
  404898:	4770      	bx	lr
  40489a:	bf00      	nop
  40489c:	20400024 	.word	0x20400024
  4048a0:	20400864 	.word	0x20400864

004048a4 <__retarget_lock_acquire_recursive>:
  4048a4:	4770      	bx	lr
  4048a6:	bf00      	nop

004048a8 <__retarget_lock_release_recursive>:
  4048a8:	4770      	bx	lr
  4048aa:	bf00      	nop

004048ac <_malloc_r>:
  4048ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048b0:	f101 060b 	add.w	r6, r1, #11
  4048b4:	2e16      	cmp	r6, #22
  4048b6:	b083      	sub	sp, #12
  4048b8:	4605      	mov	r5, r0
  4048ba:	f240 809e 	bls.w	4049fa <_malloc_r+0x14e>
  4048be:	f036 0607 	bics.w	r6, r6, #7
  4048c2:	f100 80bd 	bmi.w	404a40 <_malloc_r+0x194>
  4048c6:	42b1      	cmp	r1, r6
  4048c8:	f200 80ba 	bhi.w	404a40 <_malloc_r+0x194>
  4048cc:	f000 fb8a 	bl	404fe4 <__malloc_lock>
  4048d0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4048d4:	f0c0 8293 	bcc.w	404dfe <_malloc_r+0x552>
  4048d8:	0a73      	lsrs	r3, r6, #9
  4048da:	f000 80b8 	beq.w	404a4e <_malloc_r+0x1a2>
  4048de:	2b04      	cmp	r3, #4
  4048e0:	f200 8179 	bhi.w	404bd6 <_malloc_r+0x32a>
  4048e4:	09b3      	lsrs	r3, r6, #6
  4048e6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4048ea:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4048ee:	00c3      	lsls	r3, r0, #3
  4048f0:	4fbf      	ldr	r7, [pc, #764]	; (404bf0 <_malloc_r+0x344>)
  4048f2:	443b      	add	r3, r7
  4048f4:	f1a3 0108 	sub.w	r1, r3, #8
  4048f8:	685c      	ldr	r4, [r3, #4]
  4048fa:	42a1      	cmp	r1, r4
  4048fc:	d106      	bne.n	40490c <_malloc_r+0x60>
  4048fe:	e00c      	b.n	40491a <_malloc_r+0x6e>
  404900:	2a00      	cmp	r2, #0
  404902:	f280 80aa 	bge.w	404a5a <_malloc_r+0x1ae>
  404906:	68e4      	ldr	r4, [r4, #12]
  404908:	42a1      	cmp	r1, r4
  40490a:	d006      	beq.n	40491a <_malloc_r+0x6e>
  40490c:	6863      	ldr	r3, [r4, #4]
  40490e:	f023 0303 	bic.w	r3, r3, #3
  404912:	1b9a      	subs	r2, r3, r6
  404914:	2a0f      	cmp	r2, #15
  404916:	ddf3      	ble.n	404900 <_malloc_r+0x54>
  404918:	4670      	mov	r0, lr
  40491a:	693c      	ldr	r4, [r7, #16]
  40491c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404c04 <_malloc_r+0x358>
  404920:	4574      	cmp	r4, lr
  404922:	f000 81ab 	beq.w	404c7c <_malloc_r+0x3d0>
  404926:	6863      	ldr	r3, [r4, #4]
  404928:	f023 0303 	bic.w	r3, r3, #3
  40492c:	1b9a      	subs	r2, r3, r6
  40492e:	2a0f      	cmp	r2, #15
  404930:	f300 8190 	bgt.w	404c54 <_malloc_r+0x3a8>
  404934:	2a00      	cmp	r2, #0
  404936:	f8c7 e014 	str.w	lr, [r7, #20]
  40493a:	f8c7 e010 	str.w	lr, [r7, #16]
  40493e:	f280 809d 	bge.w	404a7c <_malloc_r+0x1d0>
  404942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404946:	f080 8161 	bcs.w	404c0c <_malloc_r+0x360>
  40494a:	08db      	lsrs	r3, r3, #3
  40494c:	f103 0c01 	add.w	ip, r3, #1
  404950:	1099      	asrs	r1, r3, #2
  404952:	687a      	ldr	r2, [r7, #4]
  404954:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404958:	f8c4 8008 	str.w	r8, [r4, #8]
  40495c:	2301      	movs	r3, #1
  40495e:	408b      	lsls	r3, r1
  404960:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404964:	4313      	orrs	r3, r2
  404966:	3908      	subs	r1, #8
  404968:	60e1      	str	r1, [r4, #12]
  40496a:	607b      	str	r3, [r7, #4]
  40496c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404970:	f8c8 400c 	str.w	r4, [r8, #12]
  404974:	1082      	asrs	r2, r0, #2
  404976:	2401      	movs	r4, #1
  404978:	4094      	lsls	r4, r2
  40497a:	429c      	cmp	r4, r3
  40497c:	f200 808b 	bhi.w	404a96 <_malloc_r+0x1ea>
  404980:	421c      	tst	r4, r3
  404982:	d106      	bne.n	404992 <_malloc_r+0xe6>
  404984:	f020 0003 	bic.w	r0, r0, #3
  404988:	0064      	lsls	r4, r4, #1
  40498a:	421c      	tst	r4, r3
  40498c:	f100 0004 	add.w	r0, r0, #4
  404990:	d0fa      	beq.n	404988 <_malloc_r+0xdc>
  404992:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404996:	46cc      	mov	ip, r9
  404998:	4680      	mov	r8, r0
  40499a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40499e:	459c      	cmp	ip, r3
  4049a0:	d107      	bne.n	4049b2 <_malloc_r+0x106>
  4049a2:	e16d      	b.n	404c80 <_malloc_r+0x3d4>
  4049a4:	2a00      	cmp	r2, #0
  4049a6:	f280 817b 	bge.w	404ca0 <_malloc_r+0x3f4>
  4049aa:	68db      	ldr	r3, [r3, #12]
  4049ac:	459c      	cmp	ip, r3
  4049ae:	f000 8167 	beq.w	404c80 <_malloc_r+0x3d4>
  4049b2:	6859      	ldr	r1, [r3, #4]
  4049b4:	f021 0103 	bic.w	r1, r1, #3
  4049b8:	1b8a      	subs	r2, r1, r6
  4049ba:	2a0f      	cmp	r2, #15
  4049bc:	ddf2      	ble.n	4049a4 <_malloc_r+0xf8>
  4049be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4049c2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4049c6:	9300      	str	r3, [sp, #0]
  4049c8:	199c      	adds	r4, r3, r6
  4049ca:	4628      	mov	r0, r5
  4049cc:	f046 0601 	orr.w	r6, r6, #1
  4049d0:	f042 0501 	orr.w	r5, r2, #1
  4049d4:	605e      	str	r6, [r3, #4]
  4049d6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4049da:	f8cc 8008 	str.w	r8, [ip, #8]
  4049de:	617c      	str	r4, [r7, #20]
  4049e0:	613c      	str	r4, [r7, #16]
  4049e2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4049e6:	f8c4 e008 	str.w	lr, [r4, #8]
  4049ea:	6065      	str	r5, [r4, #4]
  4049ec:	505a      	str	r2, [r3, r1]
  4049ee:	f000 faff 	bl	404ff0 <__malloc_unlock>
  4049f2:	9b00      	ldr	r3, [sp, #0]
  4049f4:	f103 0408 	add.w	r4, r3, #8
  4049f8:	e01e      	b.n	404a38 <_malloc_r+0x18c>
  4049fa:	2910      	cmp	r1, #16
  4049fc:	d820      	bhi.n	404a40 <_malloc_r+0x194>
  4049fe:	f000 faf1 	bl	404fe4 <__malloc_lock>
  404a02:	2610      	movs	r6, #16
  404a04:	2318      	movs	r3, #24
  404a06:	2002      	movs	r0, #2
  404a08:	4f79      	ldr	r7, [pc, #484]	; (404bf0 <_malloc_r+0x344>)
  404a0a:	443b      	add	r3, r7
  404a0c:	f1a3 0208 	sub.w	r2, r3, #8
  404a10:	685c      	ldr	r4, [r3, #4]
  404a12:	4294      	cmp	r4, r2
  404a14:	f000 813d 	beq.w	404c92 <_malloc_r+0x3e6>
  404a18:	6863      	ldr	r3, [r4, #4]
  404a1a:	68e1      	ldr	r1, [r4, #12]
  404a1c:	68a6      	ldr	r6, [r4, #8]
  404a1e:	f023 0303 	bic.w	r3, r3, #3
  404a22:	4423      	add	r3, r4
  404a24:	4628      	mov	r0, r5
  404a26:	685a      	ldr	r2, [r3, #4]
  404a28:	60f1      	str	r1, [r6, #12]
  404a2a:	f042 0201 	orr.w	r2, r2, #1
  404a2e:	608e      	str	r6, [r1, #8]
  404a30:	605a      	str	r2, [r3, #4]
  404a32:	f000 fadd 	bl	404ff0 <__malloc_unlock>
  404a36:	3408      	adds	r4, #8
  404a38:	4620      	mov	r0, r4
  404a3a:	b003      	add	sp, #12
  404a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a40:	2400      	movs	r4, #0
  404a42:	230c      	movs	r3, #12
  404a44:	4620      	mov	r0, r4
  404a46:	602b      	str	r3, [r5, #0]
  404a48:	b003      	add	sp, #12
  404a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a4e:	2040      	movs	r0, #64	; 0x40
  404a50:	f44f 7300 	mov.w	r3, #512	; 0x200
  404a54:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404a58:	e74a      	b.n	4048f0 <_malloc_r+0x44>
  404a5a:	4423      	add	r3, r4
  404a5c:	68e1      	ldr	r1, [r4, #12]
  404a5e:	685a      	ldr	r2, [r3, #4]
  404a60:	68a6      	ldr	r6, [r4, #8]
  404a62:	f042 0201 	orr.w	r2, r2, #1
  404a66:	60f1      	str	r1, [r6, #12]
  404a68:	4628      	mov	r0, r5
  404a6a:	608e      	str	r6, [r1, #8]
  404a6c:	605a      	str	r2, [r3, #4]
  404a6e:	f000 fabf 	bl	404ff0 <__malloc_unlock>
  404a72:	3408      	adds	r4, #8
  404a74:	4620      	mov	r0, r4
  404a76:	b003      	add	sp, #12
  404a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a7c:	4423      	add	r3, r4
  404a7e:	4628      	mov	r0, r5
  404a80:	685a      	ldr	r2, [r3, #4]
  404a82:	f042 0201 	orr.w	r2, r2, #1
  404a86:	605a      	str	r2, [r3, #4]
  404a88:	f000 fab2 	bl	404ff0 <__malloc_unlock>
  404a8c:	3408      	adds	r4, #8
  404a8e:	4620      	mov	r0, r4
  404a90:	b003      	add	sp, #12
  404a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a96:	68bc      	ldr	r4, [r7, #8]
  404a98:	6863      	ldr	r3, [r4, #4]
  404a9a:	f023 0803 	bic.w	r8, r3, #3
  404a9e:	45b0      	cmp	r8, r6
  404aa0:	d304      	bcc.n	404aac <_malloc_r+0x200>
  404aa2:	eba8 0306 	sub.w	r3, r8, r6
  404aa6:	2b0f      	cmp	r3, #15
  404aa8:	f300 8085 	bgt.w	404bb6 <_malloc_r+0x30a>
  404aac:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404c08 <_malloc_r+0x35c>
  404ab0:	4b50      	ldr	r3, [pc, #320]	; (404bf4 <_malloc_r+0x348>)
  404ab2:	f8d9 2000 	ldr.w	r2, [r9]
  404ab6:	681b      	ldr	r3, [r3, #0]
  404ab8:	3201      	adds	r2, #1
  404aba:	4433      	add	r3, r6
  404abc:	eb04 0a08 	add.w	sl, r4, r8
  404ac0:	f000 8155 	beq.w	404d6e <_malloc_r+0x4c2>
  404ac4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404ac8:	330f      	adds	r3, #15
  404aca:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404ace:	f02b 0b0f 	bic.w	fp, fp, #15
  404ad2:	4659      	mov	r1, fp
  404ad4:	4628      	mov	r0, r5
  404ad6:	f000 fd8b 	bl	4055f0 <_sbrk_r>
  404ada:	1c41      	adds	r1, r0, #1
  404adc:	4602      	mov	r2, r0
  404ade:	f000 80fc 	beq.w	404cda <_malloc_r+0x42e>
  404ae2:	4582      	cmp	sl, r0
  404ae4:	f200 80f7 	bhi.w	404cd6 <_malloc_r+0x42a>
  404ae8:	4b43      	ldr	r3, [pc, #268]	; (404bf8 <_malloc_r+0x34c>)
  404aea:	6819      	ldr	r1, [r3, #0]
  404aec:	4459      	add	r1, fp
  404aee:	6019      	str	r1, [r3, #0]
  404af0:	f000 814d 	beq.w	404d8e <_malloc_r+0x4e2>
  404af4:	f8d9 0000 	ldr.w	r0, [r9]
  404af8:	3001      	adds	r0, #1
  404afa:	bf1b      	ittet	ne
  404afc:	eba2 0a0a 	subne.w	sl, r2, sl
  404b00:	4451      	addne	r1, sl
  404b02:	f8c9 2000 	streq.w	r2, [r9]
  404b06:	6019      	strne	r1, [r3, #0]
  404b08:	f012 0107 	ands.w	r1, r2, #7
  404b0c:	f000 8115 	beq.w	404d3a <_malloc_r+0x48e>
  404b10:	f1c1 0008 	rsb	r0, r1, #8
  404b14:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404b18:	4402      	add	r2, r0
  404b1a:	3108      	adds	r1, #8
  404b1c:	eb02 090b 	add.w	r9, r2, fp
  404b20:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404b24:	eba1 0909 	sub.w	r9, r1, r9
  404b28:	4649      	mov	r1, r9
  404b2a:	4628      	mov	r0, r5
  404b2c:	9301      	str	r3, [sp, #4]
  404b2e:	9200      	str	r2, [sp, #0]
  404b30:	f000 fd5e 	bl	4055f0 <_sbrk_r>
  404b34:	1c43      	adds	r3, r0, #1
  404b36:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404b3a:	f000 8143 	beq.w	404dc4 <_malloc_r+0x518>
  404b3e:	1a80      	subs	r0, r0, r2
  404b40:	4448      	add	r0, r9
  404b42:	f040 0001 	orr.w	r0, r0, #1
  404b46:	6819      	ldr	r1, [r3, #0]
  404b48:	60ba      	str	r2, [r7, #8]
  404b4a:	4449      	add	r1, r9
  404b4c:	42bc      	cmp	r4, r7
  404b4e:	6050      	str	r0, [r2, #4]
  404b50:	6019      	str	r1, [r3, #0]
  404b52:	d017      	beq.n	404b84 <_malloc_r+0x2d8>
  404b54:	f1b8 0f0f 	cmp.w	r8, #15
  404b58:	f240 80fb 	bls.w	404d52 <_malloc_r+0x4a6>
  404b5c:	6860      	ldr	r0, [r4, #4]
  404b5e:	f1a8 020c 	sub.w	r2, r8, #12
  404b62:	f022 0207 	bic.w	r2, r2, #7
  404b66:	eb04 0e02 	add.w	lr, r4, r2
  404b6a:	f000 0001 	and.w	r0, r0, #1
  404b6e:	f04f 0c05 	mov.w	ip, #5
  404b72:	4310      	orrs	r0, r2
  404b74:	2a0f      	cmp	r2, #15
  404b76:	6060      	str	r0, [r4, #4]
  404b78:	f8ce c004 	str.w	ip, [lr, #4]
  404b7c:	f8ce c008 	str.w	ip, [lr, #8]
  404b80:	f200 8117 	bhi.w	404db2 <_malloc_r+0x506>
  404b84:	4b1d      	ldr	r3, [pc, #116]	; (404bfc <_malloc_r+0x350>)
  404b86:	68bc      	ldr	r4, [r7, #8]
  404b88:	681a      	ldr	r2, [r3, #0]
  404b8a:	4291      	cmp	r1, r2
  404b8c:	bf88      	it	hi
  404b8e:	6019      	strhi	r1, [r3, #0]
  404b90:	4b1b      	ldr	r3, [pc, #108]	; (404c00 <_malloc_r+0x354>)
  404b92:	681a      	ldr	r2, [r3, #0]
  404b94:	4291      	cmp	r1, r2
  404b96:	6862      	ldr	r2, [r4, #4]
  404b98:	bf88      	it	hi
  404b9a:	6019      	strhi	r1, [r3, #0]
  404b9c:	f022 0203 	bic.w	r2, r2, #3
  404ba0:	4296      	cmp	r6, r2
  404ba2:	eba2 0306 	sub.w	r3, r2, r6
  404ba6:	d801      	bhi.n	404bac <_malloc_r+0x300>
  404ba8:	2b0f      	cmp	r3, #15
  404baa:	dc04      	bgt.n	404bb6 <_malloc_r+0x30a>
  404bac:	4628      	mov	r0, r5
  404bae:	f000 fa1f 	bl	404ff0 <__malloc_unlock>
  404bb2:	2400      	movs	r4, #0
  404bb4:	e740      	b.n	404a38 <_malloc_r+0x18c>
  404bb6:	19a2      	adds	r2, r4, r6
  404bb8:	f043 0301 	orr.w	r3, r3, #1
  404bbc:	f046 0601 	orr.w	r6, r6, #1
  404bc0:	6066      	str	r6, [r4, #4]
  404bc2:	4628      	mov	r0, r5
  404bc4:	60ba      	str	r2, [r7, #8]
  404bc6:	6053      	str	r3, [r2, #4]
  404bc8:	f000 fa12 	bl	404ff0 <__malloc_unlock>
  404bcc:	3408      	adds	r4, #8
  404bce:	4620      	mov	r0, r4
  404bd0:	b003      	add	sp, #12
  404bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404bd6:	2b14      	cmp	r3, #20
  404bd8:	d971      	bls.n	404cbe <_malloc_r+0x412>
  404bda:	2b54      	cmp	r3, #84	; 0x54
  404bdc:	f200 80a3 	bhi.w	404d26 <_malloc_r+0x47a>
  404be0:	0b33      	lsrs	r3, r6, #12
  404be2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404be6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404bea:	00c3      	lsls	r3, r0, #3
  404bec:	e680      	b.n	4048f0 <_malloc_r+0x44>
  404bee:	bf00      	nop
  404bf0:	20400454 	.word	0x20400454
  404bf4:	20400cac 	.word	0x20400cac
  404bf8:	20400c7c 	.word	0x20400c7c
  404bfc:	20400ca4 	.word	0x20400ca4
  404c00:	20400ca8 	.word	0x20400ca8
  404c04:	2040045c 	.word	0x2040045c
  404c08:	2040085c 	.word	0x2040085c
  404c0c:	0a5a      	lsrs	r2, r3, #9
  404c0e:	2a04      	cmp	r2, #4
  404c10:	d95b      	bls.n	404cca <_malloc_r+0x41e>
  404c12:	2a14      	cmp	r2, #20
  404c14:	f200 80ae 	bhi.w	404d74 <_malloc_r+0x4c8>
  404c18:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404c1c:	00c9      	lsls	r1, r1, #3
  404c1e:	325b      	adds	r2, #91	; 0x5b
  404c20:	eb07 0c01 	add.w	ip, r7, r1
  404c24:	5879      	ldr	r1, [r7, r1]
  404c26:	f1ac 0c08 	sub.w	ip, ip, #8
  404c2a:	458c      	cmp	ip, r1
  404c2c:	f000 8088 	beq.w	404d40 <_malloc_r+0x494>
  404c30:	684a      	ldr	r2, [r1, #4]
  404c32:	f022 0203 	bic.w	r2, r2, #3
  404c36:	4293      	cmp	r3, r2
  404c38:	d273      	bcs.n	404d22 <_malloc_r+0x476>
  404c3a:	6889      	ldr	r1, [r1, #8]
  404c3c:	458c      	cmp	ip, r1
  404c3e:	d1f7      	bne.n	404c30 <_malloc_r+0x384>
  404c40:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404c44:	687b      	ldr	r3, [r7, #4]
  404c46:	60e2      	str	r2, [r4, #12]
  404c48:	f8c4 c008 	str.w	ip, [r4, #8]
  404c4c:	6094      	str	r4, [r2, #8]
  404c4e:	f8cc 400c 	str.w	r4, [ip, #12]
  404c52:	e68f      	b.n	404974 <_malloc_r+0xc8>
  404c54:	19a1      	adds	r1, r4, r6
  404c56:	f046 0c01 	orr.w	ip, r6, #1
  404c5a:	f042 0601 	orr.w	r6, r2, #1
  404c5e:	f8c4 c004 	str.w	ip, [r4, #4]
  404c62:	4628      	mov	r0, r5
  404c64:	6179      	str	r1, [r7, #20]
  404c66:	6139      	str	r1, [r7, #16]
  404c68:	f8c1 e00c 	str.w	lr, [r1, #12]
  404c6c:	f8c1 e008 	str.w	lr, [r1, #8]
  404c70:	604e      	str	r6, [r1, #4]
  404c72:	50e2      	str	r2, [r4, r3]
  404c74:	f000 f9bc 	bl	404ff0 <__malloc_unlock>
  404c78:	3408      	adds	r4, #8
  404c7a:	e6dd      	b.n	404a38 <_malloc_r+0x18c>
  404c7c:	687b      	ldr	r3, [r7, #4]
  404c7e:	e679      	b.n	404974 <_malloc_r+0xc8>
  404c80:	f108 0801 	add.w	r8, r8, #1
  404c84:	f018 0f03 	tst.w	r8, #3
  404c88:	f10c 0c08 	add.w	ip, ip, #8
  404c8c:	f47f ae85 	bne.w	40499a <_malloc_r+0xee>
  404c90:	e02d      	b.n	404cee <_malloc_r+0x442>
  404c92:	68dc      	ldr	r4, [r3, #12]
  404c94:	42a3      	cmp	r3, r4
  404c96:	bf08      	it	eq
  404c98:	3002      	addeq	r0, #2
  404c9a:	f43f ae3e 	beq.w	40491a <_malloc_r+0x6e>
  404c9e:	e6bb      	b.n	404a18 <_malloc_r+0x16c>
  404ca0:	4419      	add	r1, r3
  404ca2:	461c      	mov	r4, r3
  404ca4:	684a      	ldr	r2, [r1, #4]
  404ca6:	68db      	ldr	r3, [r3, #12]
  404ca8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404cac:	f042 0201 	orr.w	r2, r2, #1
  404cb0:	604a      	str	r2, [r1, #4]
  404cb2:	4628      	mov	r0, r5
  404cb4:	60f3      	str	r3, [r6, #12]
  404cb6:	609e      	str	r6, [r3, #8]
  404cb8:	f000 f99a 	bl	404ff0 <__malloc_unlock>
  404cbc:	e6bc      	b.n	404a38 <_malloc_r+0x18c>
  404cbe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404cc2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404cc6:	00c3      	lsls	r3, r0, #3
  404cc8:	e612      	b.n	4048f0 <_malloc_r+0x44>
  404cca:	099a      	lsrs	r2, r3, #6
  404ccc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404cd0:	00c9      	lsls	r1, r1, #3
  404cd2:	3238      	adds	r2, #56	; 0x38
  404cd4:	e7a4      	b.n	404c20 <_malloc_r+0x374>
  404cd6:	42bc      	cmp	r4, r7
  404cd8:	d054      	beq.n	404d84 <_malloc_r+0x4d8>
  404cda:	68bc      	ldr	r4, [r7, #8]
  404cdc:	6862      	ldr	r2, [r4, #4]
  404cde:	f022 0203 	bic.w	r2, r2, #3
  404ce2:	e75d      	b.n	404ba0 <_malloc_r+0x2f4>
  404ce4:	f859 3908 	ldr.w	r3, [r9], #-8
  404ce8:	4599      	cmp	r9, r3
  404cea:	f040 8086 	bne.w	404dfa <_malloc_r+0x54e>
  404cee:	f010 0f03 	tst.w	r0, #3
  404cf2:	f100 30ff 	add.w	r0, r0, #4294967295
  404cf6:	d1f5      	bne.n	404ce4 <_malloc_r+0x438>
  404cf8:	687b      	ldr	r3, [r7, #4]
  404cfa:	ea23 0304 	bic.w	r3, r3, r4
  404cfe:	607b      	str	r3, [r7, #4]
  404d00:	0064      	lsls	r4, r4, #1
  404d02:	429c      	cmp	r4, r3
  404d04:	f63f aec7 	bhi.w	404a96 <_malloc_r+0x1ea>
  404d08:	2c00      	cmp	r4, #0
  404d0a:	f43f aec4 	beq.w	404a96 <_malloc_r+0x1ea>
  404d0e:	421c      	tst	r4, r3
  404d10:	4640      	mov	r0, r8
  404d12:	f47f ae3e 	bne.w	404992 <_malloc_r+0xe6>
  404d16:	0064      	lsls	r4, r4, #1
  404d18:	421c      	tst	r4, r3
  404d1a:	f100 0004 	add.w	r0, r0, #4
  404d1e:	d0fa      	beq.n	404d16 <_malloc_r+0x46a>
  404d20:	e637      	b.n	404992 <_malloc_r+0xe6>
  404d22:	468c      	mov	ip, r1
  404d24:	e78c      	b.n	404c40 <_malloc_r+0x394>
  404d26:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404d2a:	d815      	bhi.n	404d58 <_malloc_r+0x4ac>
  404d2c:	0bf3      	lsrs	r3, r6, #15
  404d2e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404d32:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404d36:	00c3      	lsls	r3, r0, #3
  404d38:	e5da      	b.n	4048f0 <_malloc_r+0x44>
  404d3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404d3e:	e6ed      	b.n	404b1c <_malloc_r+0x270>
  404d40:	687b      	ldr	r3, [r7, #4]
  404d42:	1092      	asrs	r2, r2, #2
  404d44:	2101      	movs	r1, #1
  404d46:	fa01 f202 	lsl.w	r2, r1, r2
  404d4a:	4313      	orrs	r3, r2
  404d4c:	607b      	str	r3, [r7, #4]
  404d4e:	4662      	mov	r2, ip
  404d50:	e779      	b.n	404c46 <_malloc_r+0x39a>
  404d52:	2301      	movs	r3, #1
  404d54:	6053      	str	r3, [r2, #4]
  404d56:	e729      	b.n	404bac <_malloc_r+0x300>
  404d58:	f240 5254 	movw	r2, #1364	; 0x554
  404d5c:	4293      	cmp	r3, r2
  404d5e:	d822      	bhi.n	404da6 <_malloc_r+0x4fa>
  404d60:	0cb3      	lsrs	r3, r6, #18
  404d62:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404d66:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404d6a:	00c3      	lsls	r3, r0, #3
  404d6c:	e5c0      	b.n	4048f0 <_malloc_r+0x44>
  404d6e:	f103 0b10 	add.w	fp, r3, #16
  404d72:	e6ae      	b.n	404ad2 <_malloc_r+0x226>
  404d74:	2a54      	cmp	r2, #84	; 0x54
  404d76:	d829      	bhi.n	404dcc <_malloc_r+0x520>
  404d78:	0b1a      	lsrs	r2, r3, #12
  404d7a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404d7e:	00c9      	lsls	r1, r1, #3
  404d80:	326e      	adds	r2, #110	; 0x6e
  404d82:	e74d      	b.n	404c20 <_malloc_r+0x374>
  404d84:	4b20      	ldr	r3, [pc, #128]	; (404e08 <_malloc_r+0x55c>)
  404d86:	6819      	ldr	r1, [r3, #0]
  404d88:	4459      	add	r1, fp
  404d8a:	6019      	str	r1, [r3, #0]
  404d8c:	e6b2      	b.n	404af4 <_malloc_r+0x248>
  404d8e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404d92:	2800      	cmp	r0, #0
  404d94:	f47f aeae 	bne.w	404af4 <_malloc_r+0x248>
  404d98:	eb08 030b 	add.w	r3, r8, fp
  404d9c:	68ba      	ldr	r2, [r7, #8]
  404d9e:	f043 0301 	orr.w	r3, r3, #1
  404da2:	6053      	str	r3, [r2, #4]
  404da4:	e6ee      	b.n	404b84 <_malloc_r+0x2d8>
  404da6:	207f      	movs	r0, #127	; 0x7f
  404da8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404dac:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404db0:	e59e      	b.n	4048f0 <_malloc_r+0x44>
  404db2:	f104 0108 	add.w	r1, r4, #8
  404db6:	4628      	mov	r0, r5
  404db8:	9300      	str	r3, [sp, #0]
  404dba:	f000 fe0f 	bl	4059dc <_free_r>
  404dbe:	9b00      	ldr	r3, [sp, #0]
  404dc0:	6819      	ldr	r1, [r3, #0]
  404dc2:	e6df      	b.n	404b84 <_malloc_r+0x2d8>
  404dc4:	2001      	movs	r0, #1
  404dc6:	f04f 0900 	mov.w	r9, #0
  404dca:	e6bc      	b.n	404b46 <_malloc_r+0x29a>
  404dcc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404dd0:	d805      	bhi.n	404dde <_malloc_r+0x532>
  404dd2:	0bda      	lsrs	r2, r3, #15
  404dd4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404dd8:	00c9      	lsls	r1, r1, #3
  404dda:	3277      	adds	r2, #119	; 0x77
  404ddc:	e720      	b.n	404c20 <_malloc_r+0x374>
  404dde:	f240 5154 	movw	r1, #1364	; 0x554
  404de2:	428a      	cmp	r2, r1
  404de4:	d805      	bhi.n	404df2 <_malloc_r+0x546>
  404de6:	0c9a      	lsrs	r2, r3, #18
  404de8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404dec:	00c9      	lsls	r1, r1, #3
  404dee:	327c      	adds	r2, #124	; 0x7c
  404df0:	e716      	b.n	404c20 <_malloc_r+0x374>
  404df2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404df6:	227e      	movs	r2, #126	; 0x7e
  404df8:	e712      	b.n	404c20 <_malloc_r+0x374>
  404dfa:	687b      	ldr	r3, [r7, #4]
  404dfc:	e780      	b.n	404d00 <_malloc_r+0x454>
  404dfe:	08f0      	lsrs	r0, r6, #3
  404e00:	f106 0308 	add.w	r3, r6, #8
  404e04:	e600      	b.n	404a08 <_malloc_r+0x15c>
  404e06:	bf00      	nop
  404e08:	20400c7c 	.word	0x20400c7c
  404e0c:	00000000 	.word	0x00000000

00404e10 <memchr>:
  404e10:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e14:	2a10      	cmp	r2, #16
  404e16:	db2b      	blt.n	404e70 <memchr+0x60>
  404e18:	f010 0f07 	tst.w	r0, #7
  404e1c:	d008      	beq.n	404e30 <memchr+0x20>
  404e1e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e22:	3a01      	subs	r2, #1
  404e24:	428b      	cmp	r3, r1
  404e26:	d02d      	beq.n	404e84 <memchr+0x74>
  404e28:	f010 0f07 	tst.w	r0, #7
  404e2c:	b342      	cbz	r2, 404e80 <memchr+0x70>
  404e2e:	d1f6      	bne.n	404e1e <memchr+0xe>
  404e30:	b4f0      	push	{r4, r5, r6, r7}
  404e32:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404e36:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404e3a:	f022 0407 	bic.w	r4, r2, #7
  404e3e:	f07f 0700 	mvns.w	r7, #0
  404e42:	2300      	movs	r3, #0
  404e44:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404e48:	3c08      	subs	r4, #8
  404e4a:	ea85 0501 	eor.w	r5, r5, r1
  404e4e:	ea86 0601 	eor.w	r6, r6, r1
  404e52:	fa85 f547 	uadd8	r5, r5, r7
  404e56:	faa3 f587 	sel	r5, r3, r7
  404e5a:	fa86 f647 	uadd8	r6, r6, r7
  404e5e:	faa5 f687 	sel	r6, r5, r7
  404e62:	b98e      	cbnz	r6, 404e88 <memchr+0x78>
  404e64:	d1ee      	bne.n	404e44 <memchr+0x34>
  404e66:	bcf0      	pop	{r4, r5, r6, r7}
  404e68:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404e6c:	f002 0207 	and.w	r2, r2, #7
  404e70:	b132      	cbz	r2, 404e80 <memchr+0x70>
  404e72:	f810 3b01 	ldrb.w	r3, [r0], #1
  404e76:	3a01      	subs	r2, #1
  404e78:	ea83 0301 	eor.w	r3, r3, r1
  404e7c:	b113      	cbz	r3, 404e84 <memchr+0x74>
  404e7e:	d1f8      	bne.n	404e72 <memchr+0x62>
  404e80:	2000      	movs	r0, #0
  404e82:	4770      	bx	lr
  404e84:	3801      	subs	r0, #1
  404e86:	4770      	bx	lr
  404e88:	2d00      	cmp	r5, #0
  404e8a:	bf06      	itte	eq
  404e8c:	4635      	moveq	r5, r6
  404e8e:	3803      	subeq	r0, #3
  404e90:	3807      	subne	r0, #7
  404e92:	f015 0f01 	tst.w	r5, #1
  404e96:	d107      	bne.n	404ea8 <memchr+0x98>
  404e98:	3001      	adds	r0, #1
  404e9a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404e9e:	bf02      	ittt	eq
  404ea0:	3001      	addeq	r0, #1
  404ea2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404ea6:	3001      	addeq	r0, #1
  404ea8:	bcf0      	pop	{r4, r5, r6, r7}
  404eaa:	3801      	subs	r0, #1
  404eac:	4770      	bx	lr
  404eae:	bf00      	nop

00404eb0 <memcpy>:
  404eb0:	4684      	mov	ip, r0
  404eb2:	ea41 0300 	orr.w	r3, r1, r0
  404eb6:	f013 0303 	ands.w	r3, r3, #3
  404eba:	d16d      	bne.n	404f98 <memcpy+0xe8>
  404ebc:	3a40      	subs	r2, #64	; 0x40
  404ebe:	d341      	bcc.n	404f44 <memcpy+0x94>
  404ec0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ec4:	f840 3b04 	str.w	r3, [r0], #4
  404ec8:	f851 3b04 	ldr.w	r3, [r1], #4
  404ecc:	f840 3b04 	str.w	r3, [r0], #4
  404ed0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed4:	f840 3b04 	str.w	r3, [r0], #4
  404ed8:	f851 3b04 	ldr.w	r3, [r1], #4
  404edc:	f840 3b04 	str.w	r3, [r0], #4
  404ee0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ee4:	f840 3b04 	str.w	r3, [r0], #4
  404ee8:	f851 3b04 	ldr.w	r3, [r1], #4
  404eec:	f840 3b04 	str.w	r3, [r0], #4
  404ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ef4:	f840 3b04 	str.w	r3, [r0], #4
  404ef8:	f851 3b04 	ldr.w	r3, [r1], #4
  404efc:	f840 3b04 	str.w	r3, [r0], #4
  404f00:	f851 3b04 	ldr.w	r3, [r1], #4
  404f04:	f840 3b04 	str.w	r3, [r0], #4
  404f08:	f851 3b04 	ldr.w	r3, [r1], #4
  404f0c:	f840 3b04 	str.w	r3, [r0], #4
  404f10:	f851 3b04 	ldr.w	r3, [r1], #4
  404f14:	f840 3b04 	str.w	r3, [r0], #4
  404f18:	f851 3b04 	ldr.w	r3, [r1], #4
  404f1c:	f840 3b04 	str.w	r3, [r0], #4
  404f20:	f851 3b04 	ldr.w	r3, [r1], #4
  404f24:	f840 3b04 	str.w	r3, [r0], #4
  404f28:	f851 3b04 	ldr.w	r3, [r1], #4
  404f2c:	f840 3b04 	str.w	r3, [r0], #4
  404f30:	f851 3b04 	ldr.w	r3, [r1], #4
  404f34:	f840 3b04 	str.w	r3, [r0], #4
  404f38:	f851 3b04 	ldr.w	r3, [r1], #4
  404f3c:	f840 3b04 	str.w	r3, [r0], #4
  404f40:	3a40      	subs	r2, #64	; 0x40
  404f42:	d2bd      	bcs.n	404ec0 <memcpy+0x10>
  404f44:	3230      	adds	r2, #48	; 0x30
  404f46:	d311      	bcc.n	404f6c <memcpy+0xbc>
  404f48:	f851 3b04 	ldr.w	r3, [r1], #4
  404f4c:	f840 3b04 	str.w	r3, [r0], #4
  404f50:	f851 3b04 	ldr.w	r3, [r1], #4
  404f54:	f840 3b04 	str.w	r3, [r0], #4
  404f58:	f851 3b04 	ldr.w	r3, [r1], #4
  404f5c:	f840 3b04 	str.w	r3, [r0], #4
  404f60:	f851 3b04 	ldr.w	r3, [r1], #4
  404f64:	f840 3b04 	str.w	r3, [r0], #4
  404f68:	3a10      	subs	r2, #16
  404f6a:	d2ed      	bcs.n	404f48 <memcpy+0x98>
  404f6c:	320c      	adds	r2, #12
  404f6e:	d305      	bcc.n	404f7c <memcpy+0xcc>
  404f70:	f851 3b04 	ldr.w	r3, [r1], #4
  404f74:	f840 3b04 	str.w	r3, [r0], #4
  404f78:	3a04      	subs	r2, #4
  404f7a:	d2f9      	bcs.n	404f70 <memcpy+0xc0>
  404f7c:	3204      	adds	r2, #4
  404f7e:	d008      	beq.n	404f92 <memcpy+0xe2>
  404f80:	07d2      	lsls	r2, r2, #31
  404f82:	bf1c      	itt	ne
  404f84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404f88:	f800 3b01 	strbne.w	r3, [r0], #1
  404f8c:	d301      	bcc.n	404f92 <memcpy+0xe2>
  404f8e:	880b      	ldrh	r3, [r1, #0]
  404f90:	8003      	strh	r3, [r0, #0]
  404f92:	4660      	mov	r0, ip
  404f94:	4770      	bx	lr
  404f96:	bf00      	nop
  404f98:	2a08      	cmp	r2, #8
  404f9a:	d313      	bcc.n	404fc4 <memcpy+0x114>
  404f9c:	078b      	lsls	r3, r1, #30
  404f9e:	d08d      	beq.n	404ebc <memcpy+0xc>
  404fa0:	f010 0303 	ands.w	r3, r0, #3
  404fa4:	d08a      	beq.n	404ebc <memcpy+0xc>
  404fa6:	f1c3 0304 	rsb	r3, r3, #4
  404faa:	1ad2      	subs	r2, r2, r3
  404fac:	07db      	lsls	r3, r3, #31
  404fae:	bf1c      	itt	ne
  404fb0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404fb4:	f800 3b01 	strbne.w	r3, [r0], #1
  404fb8:	d380      	bcc.n	404ebc <memcpy+0xc>
  404fba:	f831 3b02 	ldrh.w	r3, [r1], #2
  404fbe:	f820 3b02 	strh.w	r3, [r0], #2
  404fc2:	e77b      	b.n	404ebc <memcpy+0xc>
  404fc4:	3a04      	subs	r2, #4
  404fc6:	d3d9      	bcc.n	404f7c <memcpy+0xcc>
  404fc8:	3a01      	subs	r2, #1
  404fca:	f811 3b01 	ldrb.w	r3, [r1], #1
  404fce:	f800 3b01 	strb.w	r3, [r0], #1
  404fd2:	d2f9      	bcs.n	404fc8 <memcpy+0x118>
  404fd4:	780b      	ldrb	r3, [r1, #0]
  404fd6:	7003      	strb	r3, [r0, #0]
  404fd8:	784b      	ldrb	r3, [r1, #1]
  404fda:	7043      	strb	r3, [r0, #1]
  404fdc:	788b      	ldrb	r3, [r1, #2]
  404fde:	7083      	strb	r3, [r0, #2]
  404fe0:	4660      	mov	r0, ip
  404fe2:	4770      	bx	lr

00404fe4 <__malloc_lock>:
  404fe4:	4801      	ldr	r0, [pc, #4]	; (404fec <__malloc_lock+0x8>)
  404fe6:	f7ff bc5d 	b.w	4048a4 <__retarget_lock_acquire_recursive>
  404fea:	bf00      	nop
  404fec:	20400d40 	.word	0x20400d40

00404ff0 <__malloc_unlock>:
  404ff0:	4801      	ldr	r0, [pc, #4]	; (404ff8 <__malloc_unlock+0x8>)
  404ff2:	f7ff bc59 	b.w	4048a8 <__retarget_lock_release_recursive>
  404ff6:	bf00      	nop
  404ff8:	20400d40 	.word	0x20400d40

00404ffc <_Balloc>:
  404ffc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404ffe:	b570      	push	{r4, r5, r6, lr}
  405000:	4605      	mov	r5, r0
  405002:	460c      	mov	r4, r1
  405004:	b14b      	cbz	r3, 40501a <_Balloc+0x1e>
  405006:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40500a:	b180      	cbz	r0, 40502e <_Balloc+0x32>
  40500c:	6802      	ldr	r2, [r0, #0]
  40500e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405012:	2300      	movs	r3, #0
  405014:	6103      	str	r3, [r0, #16]
  405016:	60c3      	str	r3, [r0, #12]
  405018:	bd70      	pop	{r4, r5, r6, pc}
  40501a:	2221      	movs	r2, #33	; 0x21
  40501c:	2104      	movs	r1, #4
  40501e:	f000 fc5d 	bl	4058dc <_calloc_r>
  405022:	64e8      	str	r0, [r5, #76]	; 0x4c
  405024:	4603      	mov	r3, r0
  405026:	2800      	cmp	r0, #0
  405028:	d1ed      	bne.n	405006 <_Balloc+0xa>
  40502a:	2000      	movs	r0, #0
  40502c:	bd70      	pop	{r4, r5, r6, pc}
  40502e:	2101      	movs	r1, #1
  405030:	fa01 f604 	lsl.w	r6, r1, r4
  405034:	1d72      	adds	r2, r6, #5
  405036:	4628      	mov	r0, r5
  405038:	0092      	lsls	r2, r2, #2
  40503a:	f000 fc4f 	bl	4058dc <_calloc_r>
  40503e:	2800      	cmp	r0, #0
  405040:	d0f3      	beq.n	40502a <_Balloc+0x2e>
  405042:	6044      	str	r4, [r0, #4]
  405044:	6086      	str	r6, [r0, #8]
  405046:	e7e4      	b.n	405012 <_Balloc+0x16>

00405048 <_Bfree>:
  405048:	b131      	cbz	r1, 405058 <_Bfree+0x10>
  40504a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40504c:	684a      	ldr	r2, [r1, #4]
  40504e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405052:	6008      	str	r0, [r1, #0]
  405054:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405058:	4770      	bx	lr
  40505a:	bf00      	nop

0040505c <__multadd>:
  40505c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40505e:	690c      	ldr	r4, [r1, #16]
  405060:	b083      	sub	sp, #12
  405062:	460d      	mov	r5, r1
  405064:	4606      	mov	r6, r0
  405066:	f101 0e14 	add.w	lr, r1, #20
  40506a:	2700      	movs	r7, #0
  40506c:	f8de 0000 	ldr.w	r0, [lr]
  405070:	b281      	uxth	r1, r0
  405072:	fb02 3301 	mla	r3, r2, r1, r3
  405076:	0c01      	lsrs	r1, r0, #16
  405078:	0c18      	lsrs	r0, r3, #16
  40507a:	fb02 0101 	mla	r1, r2, r1, r0
  40507e:	b29b      	uxth	r3, r3
  405080:	3701      	adds	r7, #1
  405082:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405086:	42bc      	cmp	r4, r7
  405088:	f84e 3b04 	str.w	r3, [lr], #4
  40508c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405090:	dcec      	bgt.n	40506c <__multadd+0x10>
  405092:	b13b      	cbz	r3, 4050a4 <__multadd+0x48>
  405094:	68aa      	ldr	r2, [r5, #8]
  405096:	4294      	cmp	r4, r2
  405098:	da07      	bge.n	4050aa <__multadd+0x4e>
  40509a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40509e:	3401      	adds	r4, #1
  4050a0:	6153      	str	r3, [r2, #20]
  4050a2:	612c      	str	r4, [r5, #16]
  4050a4:	4628      	mov	r0, r5
  4050a6:	b003      	add	sp, #12
  4050a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4050aa:	6869      	ldr	r1, [r5, #4]
  4050ac:	9301      	str	r3, [sp, #4]
  4050ae:	3101      	adds	r1, #1
  4050b0:	4630      	mov	r0, r6
  4050b2:	f7ff ffa3 	bl	404ffc <_Balloc>
  4050b6:	692a      	ldr	r2, [r5, #16]
  4050b8:	3202      	adds	r2, #2
  4050ba:	f105 010c 	add.w	r1, r5, #12
  4050be:	4607      	mov	r7, r0
  4050c0:	0092      	lsls	r2, r2, #2
  4050c2:	300c      	adds	r0, #12
  4050c4:	f7ff fef4 	bl	404eb0 <memcpy>
  4050c8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4050ca:	6869      	ldr	r1, [r5, #4]
  4050cc:	9b01      	ldr	r3, [sp, #4]
  4050ce:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4050d2:	6028      	str	r0, [r5, #0]
  4050d4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4050d8:	463d      	mov	r5, r7
  4050da:	e7de      	b.n	40509a <__multadd+0x3e>

004050dc <__hi0bits>:
  4050dc:	0c02      	lsrs	r2, r0, #16
  4050de:	0412      	lsls	r2, r2, #16
  4050e0:	4603      	mov	r3, r0
  4050e2:	b9b2      	cbnz	r2, 405112 <__hi0bits+0x36>
  4050e4:	0403      	lsls	r3, r0, #16
  4050e6:	2010      	movs	r0, #16
  4050e8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4050ec:	bf04      	itt	eq
  4050ee:	021b      	lsleq	r3, r3, #8
  4050f0:	3008      	addeq	r0, #8
  4050f2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4050f6:	bf04      	itt	eq
  4050f8:	011b      	lsleq	r3, r3, #4
  4050fa:	3004      	addeq	r0, #4
  4050fc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405100:	bf04      	itt	eq
  405102:	009b      	lsleq	r3, r3, #2
  405104:	3002      	addeq	r0, #2
  405106:	2b00      	cmp	r3, #0
  405108:	db02      	blt.n	405110 <__hi0bits+0x34>
  40510a:	005b      	lsls	r3, r3, #1
  40510c:	d403      	bmi.n	405116 <__hi0bits+0x3a>
  40510e:	2020      	movs	r0, #32
  405110:	4770      	bx	lr
  405112:	2000      	movs	r0, #0
  405114:	e7e8      	b.n	4050e8 <__hi0bits+0xc>
  405116:	3001      	adds	r0, #1
  405118:	4770      	bx	lr
  40511a:	bf00      	nop

0040511c <__lo0bits>:
  40511c:	6803      	ldr	r3, [r0, #0]
  40511e:	f013 0207 	ands.w	r2, r3, #7
  405122:	4601      	mov	r1, r0
  405124:	d007      	beq.n	405136 <__lo0bits+0x1a>
  405126:	07da      	lsls	r2, r3, #31
  405128:	d421      	bmi.n	40516e <__lo0bits+0x52>
  40512a:	0798      	lsls	r0, r3, #30
  40512c:	d421      	bmi.n	405172 <__lo0bits+0x56>
  40512e:	089b      	lsrs	r3, r3, #2
  405130:	600b      	str	r3, [r1, #0]
  405132:	2002      	movs	r0, #2
  405134:	4770      	bx	lr
  405136:	b298      	uxth	r0, r3
  405138:	b198      	cbz	r0, 405162 <__lo0bits+0x46>
  40513a:	4610      	mov	r0, r2
  40513c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405140:	bf04      	itt	eq
  405142:	0a1b      	lsreq	r3, r3, #8
  405144:	3008      	addeq	r0, #8
  405146:	071a      	lsls	r2, r3, #28
  405148:	bf04      	itt	eq
  40514a:	091b      	lsreq	r3, r3, #4
  40514c:	3004      	addeq	r0, #4
  40514e:	079a      	lsls	r2, r3, #30
  405150:	bf04      	itt	eq
  405152:	089b      	lsreq	r3, r3, #2
  405154:	3002      	addeq	r0, #2
  405156:	07da      	lsls	r2, r3, #31
  405158:	d407      	bmi.n	40516a <__lo0bits+0x4e>
  40515a:	085b      	lsrs	r3, r3, #1
  40515c:	d104      	bne.n	405168 <__lo0bits+0x4c>
  40515e:	2020      	movs	r0, #32
  405160:	4770      	bx	lr
  405162:	0c1b      	lsrs	r3, r3, #16
  405164:	2010      	movs	r0, #16
  405166:	e7e9      	b.n	40513c <__lo0bits+0x20>
  405168:	3001      	adds	r0, #1
  40516a:	600b      	str	r3, [r1, #0]
  40516c:	4770      	bx	lr
  40516e:	2000      	movs	r0, #0
  405170:	4770      	bx	lr
  405172:	085b      	lsrs	r3, r3, #1
  405174:	600b      	str	r3, [r1, #0]
  405176:	2001      	movs	r0, #1
  405178:	4770      	bx	lr
  40517a:	bf00      	nop

0040517c <__i2b>:
  40517c:	b510      	push	{r4, lr}
  40517e:	460c      	mov	r4, r1
  405180:	2101      	movs	r1, #1
  405182:	f7ff ff3b 	bl	404ffc <_Balloc>
  405186:	2201      	movs	r2, #1
  405188:	6144      	str	r4, [r0, #20]
  40518a:	6102      	str	r2, [r0, #16]
  40518c:	bd10      	pop	{r4, pc}
  40518e:	bf00      	nop

00405190 <__multiply>:
  405190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405194:	690c      	ldr	r4, [r1, #16]
  405196:	6915      	ldr	r5, [r2, #16]
  405198:	42ac      	cmp	r4, r5
  40519a:	b083      	sub	sp, #12
  40519c:	468b      	mov	fp, r1
  40519e:	4616      	mov	r6, r2
  4051a0:	da04      	bge.n	4051ac <__multiply+0x1c>
  4051a2:	4622      	mov	r2, r4
  4051a4:	46b3      	mov	fp, r6
  4051a6:	462c      	mov	r4, r5
  4051a8:	460e      	mov	r6, r1
  4051aa:	4615      	mov	r5, r2
  4051ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4051b0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4051b4:	eb04 0805 	add.w	r8, r4, r5
  4051b8:	4598      	cmp	r8, r3
  4051ba:	bfc8      	it	gt
  4051bc:	3101      	addgt	r1, #1
  4051be:	f7ff ff1d 	bl	404ffc <_Balloc>
  4051c2:	f100 0914 	add.w	r9, r0, #20
  4051c6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4051ca:	45d1      	cmp	r9, sl
  4051cc:	9000      	str	r0, [sp, #0]
  4051ce:	d205      	bcs.n	4051dc <__multiply+0x4c>
  4051d0:	464b      	mov	r3, r9
  4051d2:	2100      	movs	r1, #0
  4051d4:	f843 1b04 	str.w	r1, [r3], #4
  4051d8:	459a      	cmp	sl, r3
  4051da:	d8fb      	bhi.n	4051d4 <__multiply+0x44>
  4051dc:	f106 0c14 	add.w	ip, r6, #20
  4051e0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4051e4:	f10b 0b14 	add.w	fp, fp, #20
  4051e8:	459c      	cmp	ip, r3
  4051ea:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4051ee:	d24c      	bcs.n	40528a <__multiply+0xfa>
  4051f0:	f8cd a004 	str.w	sl, [sp, #4]
  4051f4:	469a      	mov	sl, r3
  4051f6:	f8dc 5000 	ldr.w	r5, [ip]
  4051fa:	b2af      	uxth	r7, r5
  4051fc:	b1ef      	cbz	r7, 40523a <__multiply+0xaa>
  4051fe:	2100      	movs	r1, #0
  405200:	464d      	mov	r5, r9
  405202:	465e      	mov	r6, fp
  405204:	460c      	mov	r4, r1
  405206:	f856 2b04 	ldr.w	r2, [r6], #4
  40520a:	6828      	ldr	r0, [r5, #0]
  40520c:	b293      	uxth	r3, r2
  40520e:	b281      	uxth	r1, r0
  405210:	fb07 1303 	mla	r3, r7, r3, r1
  405214:	0c12      	lsrs	r2, r2, #16
  405216:	0c01      	lsrs	r1, r0, #16
  405218:	4423      	add	r3, r4
  40521a:	fb07 1102 	mla	r1, r7, r2, r1
  40521e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405222:	b29b      	uxth	r3, r3
  405224:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405228:	45b6      	cmp	lr, r6
  40522a:	f845 3b04 	str.w	r3, [r5], #4
  40522e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405232:	d8e8      	bhi.n	405206 <__multiply+0x76>
  405234:	602c      	str	r4, [r5, #0]
  405236:	f8dc 5000 	ldr.w	r5, [ip]
  40523a:	0c2d      	lsrs	r5, r5, #16
  40523c:	d01d      	beq.n	40527a <__multiply+0xea>
  40523e:	f8d9 3000 	ldr.w	r3, [r9]
  405242:	4648      	mov	r0, r9
  405244:	461c      	mov	r4, r3
  405246:	4659      	mov	r1, fp
  405248:	2200      	movs	r2, #0
  40524a:	880e      	ldrh	r6, [r1, #0]
  40524c:	0c24      	lsrs	r4, r4, #16
  40524e:	fb05 4406 	mla	r4, r5, r6, r4
  405252:	4422      	add	r2, r4
  405254:	b29b      	uxth	r3, r3
  405256:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40525a:	f840 3b04 	str.w	r3, [r0], #4
  40525e:	f851 3b04 	ldr.w	r3, [r1], #4
  405262:	6804      	ldr	r4, [r0, #0]
  405264:	0c1b      	lsrs	r3, r3, #16
  405266:	b2a6      	uxth	r6, r4
  405268:	fb05 6303 	mla	r3, r5, r3, r6
  40526c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405270:	458e      	cmp	lr, r1
  405272:	ea4f 4213 	mov.w	r2, r3, lsr #16
  405276:	d8e8      	bhi.n	40524a <__multiply+0xba>
  405278:	6003      	str	r3, [r0, #0]
  40527a:	f10c 0c04 	add.w	ip, ip, #4
  40527e:	45e2      	cmp	sl, ip
  405280:	f109 0904 	add.w	r9, r9, #4
  405284:	d8b7      	bhi.n	4051f6 <__multiply+0x66>
  405286:	f8dd a004 	ldr.w	sl, [sp, #4]
  40528a:	f1b8 0f00 	cmp.w	r8, #0
  40528e:	dd0b      	ble.n	4052a8 <__multiply+0x118>
  405290:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  405294:	f1aa 0a04 	sub.w	sl, sl, #4
  405298:	b11b      	cbz	r3, 4052a2 <__multiply+0x112>
  40529a:	e005      	b.n	4052a8 <__multiply+0x118>
  40529c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4052a0:	b913      	cbnz	r3, 4052a8 <__multiply+0x118>
  4052a2:	f1b8 0801 	subs.w	r8, r8, #1
  4052a6:	d1f9      	bne.n	40529c <__multiply+0x10c>
  4052a8:	9800      	ldr	r0, [sp, #0]
  4052aa:	f8c0 8010 	str.w	r8, [r0, #16]
  4052ae:	b003      	add	sp, #12
  4052b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004052b4 <__pow5mult>:
  4052b4:	f012 0303 	ands.w	r3, r2, #3
  4052b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052bc:	4614      	mov	r4, r2
  4052be:	4607      	mov	r7, r0
  4052c0:	d12e      	bne.n	405320 <__pow5mult+0x6c>
  4052c2:	460d      	mov	r5, r1
  4052c4:	10a4      	asrs	r4, r4, #2
  4052c6:	d01c      	beq.n	405302 <__pow5mult+0x4e>
  4052c8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4052ca:	b396      	cbz	r6, 405332 <__pow5mult+0x7e>
  4052cc:	07e3      	lsls	r3, r4, #31
  4052ce:	f04f 0800 	mov.w	r8, #0
  4052d2:	d406      	bmi.n	4052e2 <__pow5mult+0x2e>
  4052d4:	1064      	asrs	r4, r4, #1
  4052d6:	d014      	beq.n	405302 <__pow5mult+0x4e>
  4052d8:	6830      	ldr	r0, [r6, #0]
  4052da:	b1a8      	cbz	r0, 405308 <__pow5mult+0x54>
  4052dc:	4606      	mov	r6, r0
  4052de:	07e3      	lsls	r3, r4, #31
  4052e0:	d5f8      	bpl.n	4052d4 <__pow5mult+0x20>
  4052e2:	4632      	mov	r2, r6
  4052e4:	4629      	mov	r1, r5
  4052e6:	4638      	mov	r0, r7
  4052e8:	f7ff ff52 	bl	405190 <__multiply>
  4052ec:	b1b5      	cbz	r5, 40531c <__pow5mult+0x68>
  4052ee:	686a      	ldr	r2, [r5, #4]
  4052f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4052f2:	1064      	asrs	r4, r4, #1
  4052f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4052f8:	6029      	str	r1, [r5, #0]
  4052fa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4052fe:	4605      	mov	r5, r0
  405300:	d1ea      	bne.n	4052d8 <__pow5mult+0x24>
  405302:	4628      	mov	r0, r5
  405304:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405308:	4632      	mov	r2, r6
  40530a:	4631      	mov	r1, r6
  40530c:	4638      	mov	r0, r7
  40530e:	f7ff ff3f 	bl	405190 <__multiply>
  405312:	6030      	str	r0, [r6, #0]
  405314:	f8c0 8000 	str.w	r8, [r0]
  405318:	4606      	mov	r6, r0
  40531a:	e7e0      	b.n	4052de <__pow5mult+0x2a>
  40531c:	4605      	mov	r5, r0
  40531e:	e7d9      	b.n	4052d4 <__pow5mult+0x20>
  405320:	1e5a      	subs	r2, r3, #1
  405322:	4d0b      	ldr	r5, [pc, #44]	; (405350 <__pow5mult+0x9c>)
  405324:	2300      	movs	r3, #0
  405326:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40532a:	f7ff fe97 	bl	40505c <__multadd>
  40532e:	4605      	mov	r5, r0
  405330:	e7c8      	b.n	4052c4 <__pow5mult+0x10>
  405332:	2101      	movs	r1, #1
  405334:	4638      	mov	r0, r7
  405336:	f7ff fe61 	bl	404ffc <_Balloc>
  40533a:	f240 2171 	movw	r1, #625	; 0x271
  40533e:	2201      	movs	r2, #1
  405340:	2300      	movs	r3, #0
  405342:	6141      	str	r1, [r0, #20]
  405344:	6102      	str	r2, [r0, #16]
  405346:	4606      	mov	r6, r0
  405348:	64b8      	str	r0, [r7, #72]	; 0x48
  40534a:	6003      	str	r3, [r0, #0]
  40534c:	e7be      	b.n	4052cc <__pow5mult+0x18>
  40534e:	bf00      	nop
  405350:	00406f78 	.word	0x00406f78

00405354 <__lshift>:
  405354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405358:	4691      	mov	r9, r2
  40535a:	690a      	ldr	r2, [r1, #16]
  40535c:	688b      	ldr	r3, [r1, #8]
  40535e:	ea4f 1469 	mov.w	r4, r9, asr #5
  405362:	eb04 0802 	add.w	r8, r4, r2
  405366:	f108 0501 	add.w	r5, r8, #1
  40536a:	429d      	cmp	r5, r3
  40536c:	460e      	mov	r6, r1
  40536e:	4607      	mov	r7, r0
  405370:	6849      	ldr	r1, [r1, #4]
  405372:	dd04      	ble.n	40537e <__lshift+0x2a>
  405374:	005b      	lsls	r3, r3, #1
  405376:	429d      	cmp	r5, r3
  405378:	f101 0101 	add.w	r1, r1, #1
  40537c:	dcfa      	bgt.n	405374 <__lshift+0x20>
  40537e:	4638      	mov	r0, r7
  405380:	f7ff fe3c 	bl	404ffc <_Balloc>
  405384:	2c00      	cmp	r4, #0
  405386:	f100 0314 	add.w	r3, r0, #20
  40538a:	dd06      	ble.n	40539a <__lshift+0x46>
  40538c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405390:	2100      	movs	r1, #0
  405392:	f843 1b04 	str.w	r1, [r3], #4
  405396:	429a      	cmp	r2, r3
  405398:	d1fb      	bne.n	405392 <__lshift+0x3e>
  40539a:	6934      	ldr	r4, [r6, #16]
  40539c:	f106 0114 	add.w	r1, r6, #20
  4053a0:	f019 091f 	ands.w	r9, r9, #31
  4053a4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4053a8:	d01d      	beq.n	4053e6 <__lshift+0x92>
  4053aa:	f1c9 0c20 	rsb	ip, r9, #32
  4053ae:	2200      	movs	r2, #0
  4053b0:	680c      	ldr	r4, [r1, #0]
  4053b2:	fa04 f409 	lsl.w	r4, r4, r9
  4053b6:	4314      	orrs	r4, r2
  4053b8:	f843 4b04 	str.w	r4, [r3], #4
  4053bc:	f851 2b04 	ldr.w	r2, [r1], #4
  4053c0:	458e      	cmp	lr, r1
  4053c2:	fa22 f20c 	lsr.w	r2, r2, ip
  4053c6:	d8f3      	bhi.n	4053b0 <__lshift+0x5c>
  4053c8:	601a      	str	r2, [r3, #0]
  4053ca:	b10a      	cbz	r2, 4053d0 <__lshift+0x7c>
  4053cc:	f108 0502 	add.w	r5, r8, #2
  4053d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4053d2:	6872      	ldr	r2, [r6, #4]
  4053d4:	3d01      	subs	r5, #1
  4053d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4053da:	6105      	str	r5, [r0, #16]
  4053dc:	6031      	str	r1, [r6, #0]
  4053de:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4053e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4053e6:	3b04      	subs	r3, #4
  4053e8:	f851 2b04 	ldr.w	r2, [r1], #4
  4053ec:	f843 2f04 	str.w	r2, [r3, #4]!
  4053f0:	458e      	cmp	lr, r1
  4053f2:	d8f9      	bhi.n	4053e8 <__lshift+0x94>
  4053f4:	e7ec      	b.n	4053d0 <__lshift+0x7c>
  4053f6:	bf00      	nop

004053f8 <__mcmp>:
  4053f8:	b430      	push	{r4, r5}
  4053fa:	690b      	ldr	r3, [r1, #16]
  4053fc:	4605      	mov	r5, r0
  4053fe:	6900      	ldr	r0, [r0, #16]
  405400:	1ac0      	subs	r0, r0, r3
  405402:	d10f      	bne.n	405424 <__mcmp+0x2c>
  405404:	009b      	lsls	r3, r3, #2
  405406:	3514      	adds	r5, #20
  405408:	3114      	adds	r1, #20
  40540a:	4419      	add	r1, r3
  40540c:	442b      	add	r3, r5
  40540e:	e001      	b.n	405414 <__mcmp+0x1c>
  405410:	429d      	cmp	r5, r3
  405412:	d207      	bcs.n	405424 <__mcmp+0x2c>
  405414:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405418:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40541c:	4294      	cmp	r4, r2
  40541e:	d0f7      	beq.n	405410 <__mcmp+0x18>
  405420:	d302      	bcc.n	405428 <__mcmp+0x30>
  405422:	2001      	movs	r0, #1
  405424:	bc30      	pop	{r4, r5}
  405426:	4770      	bx	lr
  405428:	f04f 30ff 	mov.w	r0, #4294967295
  40542c:	e7fa      	b.n	405424 <__mcmp+0x2c>
  40542e:	bf00      	nop

00405430 <__mdiff>:
  405430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405434:	690f      	ldr	r7, [r1, #16]
  405436:	460e      	mov	r6, r1
  405438:	6911      	ldr	r1, [r2, #16]
  40543a:	1a7f      	subs	r7, r7, r1
  40543c:	2f00      	cmp	r7, #0
  40543e:	4690      	mov	r8, r2
  405440:	d117      	bne.n	405472 <__mdiff+0x42>
  405442:	0089      	lsls	r1, r1, #2
  405444:	f106 0514 	add.w	r5, r6, #20
  405448:	f102 0e14 	add.w	lr, r2, #20
  40544c:	186b      	adds	r3, r5, r1
  40544e:	4471      	add	r1, lr
  405450:	e001      	b.n	405456 <__mdiff+0x26>
  405452:	429d      	cmp	r5, r3
  405454:	d25c      	bcs.n	405510 <__mdiff+0xe0>
  405456:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40545a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40545e:	42a2      	cmp	r2, r4
  405460:	d0f7      	beq.n	405452 <__mdiff+0x22>
  405462:	d25e      	bcs.n	405522 <__mdiff+0xf2>
  405464:	4633      	mov	r3, r6
  405466:	462c      	mov	r4, r5
  405468:	4646      	mov	r6, r8
  40546a:	4675      	mov	r5, lr
  40546c:	4698      	mov	r8, r3
  40546e:	2701      	movs	r7, #1
  405470:	e005      	b.n	40547e <__mdiff+0x4e>
  405472:	db58      	blt.n	405526 <__mdiff+0xf6>
  405474:	f106 0514 	add.w	r5, r6, #20
  405478:	f108 0414 	add.w	r4, r8, #20
  40547c:	2700      	movs	r7, #0
  40547e:	6871      	ldr	r1, [r6, #4]
  405480:	f7ff fdbc 	bl	404ffc <_Balloc>
  405484:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405488:	6936      	ldr	r6, [r6, #16]
  40548a:	60c7      	str	r7, [r0, #12]
  40548c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405490:	46a6      	mov	lr, r4
  405492:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405496:	f100 0414 	add.w	r4, r0, #20
  40549a:	2300      	movs	r3, #0
  40549c:	f85e 1b04 	ldr.w	r1, [lr], #4
  4054a0:	f855 8b04 	ldr.w	r8, [r5], #4
  4054a4:	b28a      	uxth	r2, r1
  4054a6:	fa13 f388 	uxtah	r3, r3, r8
  4054aa:	0c09      	lsrs	r1, r1, #16
  4054ac:	1a9a      	subs	r2, r3, r2
  4054ae:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4054b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4054b6:	b292      	uxth	r2, r2
  4054b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4054bc:	45f4      	cmp	ip, lr
  4054be:	f844 2b04 	str.w	r2, [r4], #4
  4054c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054c6:	d8e9      	bhi.n	40549c <__mdiff+0x6c>
  4054c8:	42af      	cmp	r7, r5
  4054ca:	d917      	bls.n	4054fc <__mdiff+0xcc>
  4054cc:	46a4      	mov	ip, r4
  4054ce:	46ae      	mov	lr, r5
  4054d0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4054d4:	fa13 f382 	uxtah	r3, r3, r2
  4054d8:	1419      	asrs	r1, r3, #16
  4054da:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4054de:	b29b      	uxth	r3, r3
  4054e0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4054e4:	4577      	cmp	r7, lr
  4054e6:	f84c 2b04 	str.w	r2, [ip], #4
  4054ea:	ea4f 4321 	mov.w	r3, r1, asr #16
  4054ee:	d8ef      	bhi.n	4054d0 <__mdiff+0xa0>
  4054f0:	43ed      	mvns	r5, r5
  4054f2:	442f      	add	r7, r5
  4054f4:	f027 0703 	bic.w	r7, r7, #3
  4054f8:	3704      	adds	r7, #4
  4054fa:	443c      	add	r4, r7
  4054fc:	3c04      	subs	r4, #4
  4054fe:	b922      	cbnz	r2, 40550a <__mdiff+0xda>
  405500:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405504:	3e01      	subs	r6, #1
  405506:	2b00      	cmp	r3, #0
  405508:	d0fa      	beq.n	405500 <__mdiff+0xd0>
  40550a:	6106      	str	r6, [r0, #16]
  40550c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405510:	2100      	movs	r1, #0
  405512:	f7ff fd73 	bl	404ffc <_Balloc>
  405516:	2201      	movs	r2, #1
  405518:	2300      	movs	r3, #0
  40551a:	6102      	str	r2, [r0, #16]
  40551c:	6143      	str	r3, [r0, #20]
  40551e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405522:	4674      	mov	r4, lr
  405524:	e7ab      	b.n	40547e <__mdiff+0x4e>
  405526:	4633      	mov	r3, r6
  405528:	f106 0414 	add.w	r4, r6, #20
  40552c:	f102 0514 	add.w	r5, r2, #20
  405530:	4616      	mov	r6, r2
  405532:	2701      	movs	r7, #1
  405534:	4698      	mov	r8, r3
  405536:	e7a2      	b.n	40547e <__mdiff+0x4e>

00405538 <__d2b>:
  405538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40553c:	b082      	sub	sp, #8
  40553e:	2101      	movs	r1, #1
  405540:	461c      	mov	r4, r3
  405542:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405546:	4615      	mov	r5, r2
  405548:	9e08      	ldr	r6, [sp, #32]
  40554a:	f7ff fd57 	bl	404ffc <_Balloc>
  40554e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405552:	4680      	mov	r8, r0
  405554:	b10f      	cbz	r7, 40555a <__d2b+0x22>
  405556:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40555a:	9401      	str	r4, [sp, #4]
  40555c:	b31d      	cbz	r5, 4055a6 <__d2b+0x6e>
  40555e:	a802      	add	r0, sp, #8
  405560:	f840 5d08 	str.w	r5, [r0, #-8]!
  405564:	f7ff fdda 	bl	40511c <__lo0bits>
  405568:	2800      	cmp	r0, #0
  40556a:	d134      	bne.n	4055d6 <__d2b+0x9e>
  40556c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405570:	f8c8 2014 	str.w	r2, [r8, #20]
  405574:	2b00      	cmp	r3, #0
  405576:	bf0c      	ite	eq
  405578:	2101      	moveq	r1, #1
  40557a:	2102      	movne	r1, #2
  40557c:	f8c8 3018 	str.w	r3, [r8, #24]
  405580:	f8c8 1010 	str.w	r1, [r8, #16]
  405584:	b9df      	cbnz	r7, 4055be <__d2b+0x86>
  405586:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40558a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40558e:	6030      	str	r0, [r6, #0]
  405590:	6918      	ldr	r0, [r3, #16]
  405592:	f7ff fda3 	bl	4050dc <__hi0bits>
  405596:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405598:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40559c:	6018      	str	r0, [r3, #0]
  40559e:	4640      	mov	r0, r8
  4055a0:	b002      	add	sp, #8
  4055a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055a6:	a801      	add	r0, sp, #4
  4055a8:	f7ff fdb8 	bl	40511c <__lo0bits>
  4055ac:	9b01      	ldr	r3, [sp, #4]
  4055ae:	f8c8 3014 	str.w	r3, [r8, #20]
  4055b2:	2101      	movs	r1, #1
  4055b4:	3020      	adds	r0, #32
  4055b6:	f8c8 1010 	str.w	r1, [r8, #16]
  4055ba:	2f00      	cmp	r7, #0
  4055bc:	d0e3      	beq.n	405586 <__d2b+0x4e>
  4055be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4055c0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4055c4:	4407      	add	r7, r0
  4055c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4055ca:	6037      	str	r7, [r6, #0]
  4055cc:	6018      	str	r0, [r3, #0]
  4055ce:	4640      	mov	r0, r8
  4055d0:	b002      	add	sp, #8
  4055d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4055d6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4055da:	f1c0 0220 	rsb	r2, r0, #32
  4055de:	fa03 f202 	lsl.w	r2, r3, r2
  4055e2:	430a      	orrs	r2, r1
  4055e4:	40c3      	lsrs	r3, r0
  4055e6:	9301      	str	r3, [sp, #4]
  4055e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4055ec:	e7c2      	b.n	405574 <__d2b+0x3c>
  4055ee:	bf00      	nop

004055f0 <_sbrk_r>:
  4055f0:	b538      	push	{r3, r4, r5, lr}
  4055f2:	4c07      	ldr	r4, [pc, #28]	; (405610 <_sbrk_r+0x20>)
  4055f4:	2300      	movs	r3, #0
  4055f6:	4605      	mov	r5, r0
  4055f8:	4608      	mov	r0, r1
  4055fa:	6023      	str	r3, [r4, #0]
  4055fc:	f7fb ffae 	bl	40155c <_sbrk>
  405600:	1c43      	adds	r3, r0, #1
  405602:	d000      	beq.n	405606 <_sbrk_r+0x16>
  405604:	bd38      	pop	{r3, r4, r5, pc}
  405606:	6823      	ldr	r3, [r4, #0]
  405608:	2b00      	cmp	r3, #0
  40560a:	d0fb      	beq.n	405604 <_sbrk_r+0x14>
  40560c:	602b      	str	r3, [r5, #0]
  40560e:	bd38      	pop	{r3, r4, r5, pc}
  405610:	20400d54 	.word	0x20400d54
	...

00405640 <strlen>:
  405640:	f890 f000 	pld	[r0]
  405644:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405648:	f020 0107 	bic.w	r1, r0, #7
  40564c:	f06f 0c00 	mvn.w	ip, #0
  405650:	f010 0407 	ands.w	r4, r0, #7
  405654:	f891 f020 	pld	[r1, #32]
  405658:	f040 8049 	bne.w	4056ee <strlen+0xae>
  40565c:	f04f 0400 	mov.w	r4, #0
  405660:	f06f 0007 	mvn.w	r0, #7
  405664:	e9d1 2300 	ldrd	r2, r3, [r1]
  405668:	f891 f040 	pld	[r1, #64]	; 0x40
  40566c:	f100 0008 	add.w	r0, r0, #8
  405670:	fa82 f24c 	uadd8	r2, r2, ip
  405674:	faa4 f28c 	sel	r2, r4, ip
  405678:	fa83 f34c 	uadd8	r3, r3, ip
  40567c:	faa2 f38c 	sel	r3, r2, ip
  405680:	bb4b      	cbnz	r3, 4056d6 <strlen+0x96>
  405682:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405686:	fa82 f24c 	uadd8	r2, r2, ip
  40568a:	f100 0008 	add.w	r0, r0, #8
  40568e:	faa4 f28c 	sel	r2, r4, ip
  405692:	fa83 f34c 	uadd8	r3, r3, ip
  405696:	faa2 f38c 	sel	r3, r2, ip
  40569a:	b9e3      	cbnz	r3, 4056d6 <strlen+0x96>
  40569c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4056a0:	fa82 f24c 	uadd8	r2, r2, ip
  4056a4:	f100 0008 	add.w	r0, r0, #8
  4056a8:	faa4 f28c 	sel	r2, r4, ip
  4056ac:	fa83 f34c 	uadd8	r3, r3, ip
  4056b0:	faa2 f38c 	sel	r3, r2, ip
  4056b4:	b97b      	cbnz	r3, 4056d6 <strlen+0x96>
  4056b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4056ba:	f101 0120 	add.w	r1, r1, #32
  4056be:	fa82 f24c 	uadd8	r2, r2, ip
  4056c2:	f100 0008 	add.w	r0, r0, #8
  4056c6:	faa4 f28c 	sel	r2, r4, ip
  4056ca:	fa83 f34c 	uadd8	r3, r3, ip
  4056ce:	faa2 f38c 	sel	r3, r2, ip
  4056d2:	2b00      	cmp	r3, #0
  4056d4:	d0c6      	beq.n	405664 <strlen+0x24>
  4056d6:	2a00      	cmp	r2, #0
  4056d8:	bf04      	itt	eq
  4056da:	3004      	addeq	r0, #4
  4056dc:	461a      	moveq	r2, r3
  4056de:	ba12      	rev	r2, r2
  4056e0:	fab2 f282 	clz	r2, r2
  4056e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4056e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4056ec:	4770      	bx	lr
  4056ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4056f2:	f004 0503 	and.w	r5, r4, #3
  4056f6:	f1c4 0000 	rsb	r0, r4, #0
  4056fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4056fe:	f014 0f04 	tst.w	r4, #4
  405702:	f891 f040 	pld	[r1, #64]	; 0x40
  405706:	fa0c f505 	lsl.w	r5, ip, r5
  40570a:	ea62 0205 	orn	r2, r2, r5
  40570e:	bf1c      	itt	ne
  405710:	ea63 0305 	ornne	r3, r3, r5
  405714:	4662      	movne	r2, ip
  405716:	f04f 0400 	mov.w	r4, #0
  40571a:	e7a9      	b.n	405670 <strlen+0x30>

0040571c <__ssprint_r>:
  40571c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405720:	6893      	ldr	r3, [r2, #8]
  405722:	b083      	sub	sp, #12
  405724:	4690      	mov	r8, r2
  405726:	2b00      	cmp	r3, #0
  405728:	d070      	beq.n	40580c <__ssprint_r+0xf0>
  40572a:	4682      	mov	sl, r0
  40572c:	460c      	mov	r4, r1
  40572e:	6817      	ldr	r7, [r2, #0]
  405730:	688d      	ldr	r5, [r1, #8]
  405732:	6808      	ldr	r0, [r1, #0]
  405734:	e042      	b.n	4057bc <__ssprint_r+0xa0>
  405736:	89a3      	ldrh	r3, [r4, #12]
  405738:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40573c:	d02e      	beq.n	40579c <__ssprint_r+0x80>
  40573e:	6965      	ldr	r5, [r4, #20]
  405740:	6921      	ldr	r1, [r4, #16]
  405742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405746:	eba0 0b01 	sub.w	fp, r0, r1
  40574a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40574e:	f10b 0001 	add.w	r0, fp, #1
  405752:	106d      	asrs	r5, r5, #1
  405754:	4430      	add	r0, r6
  405756:	42a8      	cmp	r0, r5
  405758:	462a      	mov	r2, r5
  40575a:	bf84      	itt	hi
  40575c:	4605      	movhi	r5, r0
  40575e:	462a      	movhi	r2, r5
  405760:	055b      	lsls	r3, r3, #21
  405762:	d538      	bpl.n	4057d6 <__ssprint_r+0xba>
  405764:	4611      	mov	r1, r2
  405766:	4650      	mov	r0, sl
  405768:	f7ff f8a0 	bl	4048ac <_malloc_r>
  40576c:	2800      	cmp	r0, #0
  40576e:	d03c      	beq.n	4057ea <__ssprint_r+0xce>
  405770:	465a      	mov	r2, fp
  405772:	6921      	ldr	r1, [r4, #16]
  405774:	9001      	str	r0, [sp, #4]
  405776:	f7ff fb9b 	bl	404eb0 <memcpy>
  40577a:	89a2      	ldrh	r2, [r4, #12]
  40577c:	9b01      	ldr	r3, [sp, #4]
  40577e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405782:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405786:	81a2      	strh	r2, [r4, #12]
  405788:	eba5 020b 	sub.w	r2, r5, fp
  40578c:	eb03 000b 	add.w	r0, r3, fp
  405790:	6165      	str	r5, [r4, #20]
  405792:	6123      	str	r3, [r4, #16]
  405794:	6020      	str	r0, [r4, #0]
  405796:	60a2      	str	r2, [r4, #8]
  405798:	4635      	mov	r5, r6
  40579a:	46b3      	mov	fp, r6
  40579c:	465a      	mov	r2, fp
  40579e:	4649      	mov	r1, r9
  4057a0:	f000 fa18 	bl	405bd4 <memmove>
  4057a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4057a8:	68a2      	ldr	r2, [r4, #8]
  4057aa:	6820      	ldr	r0, [r4, #0]
  4057ac:	1b55      	subs	r5, r2, r5
  4057ae:	4458      	add	r0, fp
  4057b0:	1b9e      	subs	r6, r3, r6
  4057b2:	60a5      	str	r5, [r4, #8]
  4057b4:	6020      	str	r0, [r4, #0]
  4057b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4057ba:	b33e      	cbz	r6, 40580c <__ssprint_r+0xf0>
  4057bc:	687e      	ldr	r6, [r7, #4]
  4057be:	463b      	mov	r3, r7
  4057c0:	3708      	adds	r7, #8
  4057c2:	2e00      	cmp	r6, #0
  4057c4:	d0fa      	beq.n	4057bc <__ssprint_r+0xa0>
  4057c6:	42ae      	cmp	r6, r5
  4057c8:	f8d3 9000 	ldr.w	r9, [r3]
  4057cc:	46ab      	mov	fp, r5
  4057ce:	d2b2      	bcs.n	405736 <__ssprint_r+0x1a>
  4057d0:	4635      	mov	r5, r6
  4057d2:	46b3      	mov	fp, r6
  4057d4:	e7e2      	b.n	40579c <__ssprint_r+0x80>
  4057d6:	4650      	mov	r0, sl
  4057d8:	f000 fa60 	bl	405c9c <_realloc_r>
  4057dc:	4603      	mov	r3, r0
  4057de:	2800      	cmp	r0, #0
  4057e0:	d1d2      	bne.n	405788 <__ssprint_r+0x6c>
  4057e2:	6921      	ldr	r1, [r4, #16]
  4057e4:	4650      	mov	r0, sl
  4057e6:	f000 f8f9 	bl	4059dc <_free_r>
  4057ea:	230c      	movs	r3, #12
  4057ec:	f8ca 3000 	str.w	r3, [sl]
  4057f0:	89a3      	ldrh	r3, [r4, #12]
  4057f2:	2200      	movs	r2, #0
  4057f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057f8:	f04f 30ff 	mov.w	r0, #4294967295
  4057fc:	81a3      	strh	r3, [r4, #12]
  4057fe:	f8c8 2008 	str.w	r2, [r8, #8]
  405802:	f8c8 2004 	str.w	r2, [r8, #4]
  405806:	b003      	add	sp, #12
  405808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40580c:	2000      	movs	r0, #0
  40580e:	f8c8 0004 	str.w	r0, [r8, #4]
  405812:	b003      	add	sp, #12
  405814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405818 <__register_exitproc>:
  405818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40581c:	4d2c      	ldr	r5, [pc, #176]	; (4058d0 <__register_exitproc+0xb8>)
  40581e:	4606      	mov	r6, r0
  405820:	6828      	ldr	r0, [r5, #0]
  405822:	4698      	mov	r8, r3
  405824:	460f      	mov	r7, r1
  405826:	4691      	mov	r9, r2
  405828:	f7ff f83c 	bl	4048a4 <__retarget_lock_acquire_recursive>
  40582c:	4b29      	ldr	r3, [pc, #164]	; (4058d4 <__register_exitproc+0xbc>)
  40582e:	681c      	ldr	r4, [r3, #0]
  405830:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405834:	2b00      	cmp	r3, #0
  405836:	d03e      	beq.n	4058b6 <__register_exitproc+0x9e>
  405838:	685a      	ldr	r2, [r3, #4]
  40583a:	2a1f      	cmp	r2, #31
  40583c:	dc1c      	bgt.n	405878 <__register_exitproc+0x60>
  40583e:	f102 0e01 	add.w	lr, r2, #1
  405842:	b176      	cbz	r6, 405862 <__register_exitproc+0x4a>
  405844:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405848:	2401      	movs	r4, #1
  40584a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40584e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405852:	4094      	lsls	r4, r2
  405854:	4320      	orrs	r0, r4
  405856:	2e02      	cmp	r6, #2
  405858:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40585c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405860:	d023      	beq.n	4058aa <__register_exitproc+0x92>
  405862:	3202      	adds	r2, #2
  405864:	f8c3 e004 	str.w	lr, [r3, #4]
  405868:	6828      	ldr	r0, [r5, #0]
  40586a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40586e:	f7ff f81b 	bl	4048a8 <__retarget_lock_release_recursive>
  405872:	2000      	movs	r0, #0
  405874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405878:	4b17      	ldr	r3, [pc, #92]	; (4058d8 <__register_exitproc+0xc0>)
  40587a:	b30b      	cbz	r3, 4058c0 <__register_exitproc+0xa8>
  40587c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405880:	f3af 8000 	nop.w
  405884:	4603      	mov	r3, r0
  405886:	b1d8      	cbz	r0, 4058c0 <__register_exitproc+0xa8>
  405888:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40588c:	6002      	str	r2, [r0, #0]
  40588e:	2100      	movs	r1, #0
  405890:	6041      	str	r1, [r0, #4]
  405892:	460a      	mov	r2, r1
  405894:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405898:	f04f 0e01 	mov.w	lr, #1
  40589c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4058a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4058a4:	2e00      	cmp	r6, #0
  4058a6:	d0dc      	beq.n	405862 <__register_exitproc+0x4a>
  4058a8:	e7cc      	b.n	405844 <__register_exitproc+0x2c>
  4058aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4058ae:	430c      	orrs	r4, r1
  4058b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4058b4:	e7d5      	b.n	405862 <__register_exitproc+0x4a>
  4058b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4058ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4058be:	e7bb      	b.n	405838 <__register_exitproc+0x20>
  4058c0:	6828      	ldr	r0, [r5, #0]
  4058c2:	f7fe fff1 	bl	4048a8 <__retarget_lock_release_recursive>
  4058c6:	f04f 30ff 	mov.w	r0, #4294967295
  4058ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4058ce:	bf00      	nop
  4058d0:	20400450 	.word	0x20400450
  4058d4:	00406e0c 	.word	0x00406e0c
  4058d8:	00000000 	.word	0x00000000

004058dc <_calloc_r>:
  4058dc:	b510      	push	{r4, lr}
  4058de:	fb02 f101 	mul.w	r1, r2, r1
  4058e2:	f7fe ffe3 	bl	4048ac <_malloc_r>
  4058e6:	4604      	mov	r4, r0
  4058e8:	b1d8      	cbz	r0, 405922 <_calloc_r+0x46>
  4058ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4058ee:	f022 0203 	bic.w	r2, r2, #3
  4058f2:	3a04      	subs	r2, #4
  4058f4:	2a24      	cmp	r2, #36	; 0x24
  4058f6:	d818      	bhi.n	40592a <_calloc_r+0x4e>
  4058f8:	2a13      	cmp	r2, #19
  4058fa:	d914      	bls.n	405926 <_calloc_r+0x4a>
  4058fc:	2300      	movs	r3, #0
  4058fe:	2a1b      	cmp	r2, #27
  405900:	6003      	str	r3, [r0, #0]
  405902:	6043      	str	r3, [r0, #4]
  405904:	d916      	bls.n	405934 <_calloc_r+0x58>
  405906:	2a24      	cmp	r2, #36	; 0x24
  405908:	6083      	str	r3, [r0, #8]
  40590a:	60c3      	str	r3, [r0, #12]
  40590c:	bf11      	iteee	ne
  40590e:	f100 0210 	addne.w	r2, r0, #16
  405912:	6103      	streq	r3, [r0, #16]
  405914:	6143      	streq	r3, [r0, #20]
  405916:	f100 0218 	addeq.w	r2, r0, #24
  40591a:	2300      	movs	r3, #0
  40591c:	6013      	str	r3, [r2, #0]
  40591e:	6053      	str	r3, [r2, #4]
  405920:	6093      	str	r3, [r2, #8]
  405922:	4620      	mov	r0, r4
  405924:	bd10      	pop	{r4, pc}
  405926:	4602      	mov	r2, r0
  405928:	e7f7      	b.n	40591a <_calloc_r+0x3e>
  40592a:	2100      	movs	r1, #0
  40592c:	f7fc fd22 	bl	402374 <memset>
  405930:	4620      	mov	r0, r4
  405932:	bd10      	pop	{r4, pc}
  405934:	f100 0208 	add.w	r2, r0, #8
  405938:	e7ef      	b.n	40591a <_calloc_r+0x3e>
  40593a:	bf00      	nop

0040593c <_malloc_trim_r>:
  40593c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40593e:	4f24      	ldr	r7, [pc, #144]	; (4059d0 <_malloc_trim_r+0x94>)
  405940:	460c      	mov	r4, r1
  405942:	4606      	mov	r6, r0
  405944:	f7ff fb4e 	bl	404fe4 <__malloc_lock>
  405948:	68bb      	ldr	r3, [r7, #8]
  40594a:	685d      	ldr	r5, [r3, #4]
  40594c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405950:	310f      	adds	r1, #15
  405952:	f025 0503 	bic.w	r5, r5, #3
  405956:	4429      	add	r1, r5
  405958:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40595c:	f021 010f 	bic.w	r1, r1, #15
  405960:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405964:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405968:	db07      	blt.n	40597a <_malloc_trim_r+0x3e>
  40596a:	2100      	movs	r1, #0
  40596c:	4630      	mov	r0, r6
  40596e:	f7ff fe3f 	bl	4055f0 <_sbrk_r>
  405972:	68bb      	ldr	r3, [r7, #8]
  405974:	442b      	add	r3, r5
  405976:	4298      	cmp	r0, r3
  405978:	d004      	beq.n	405984 <_malloc_trim_r+0x48>
  40597a:	4630      	mov	r0, r6
  40597c:	f7ff fb38 	bl	404ff0 <__malloc_unlock>
  405980:	2000      	movs	r0, #0
  405982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405984:	4261      	negs	r1, r4
  405986:	4630      	mov	r0, r6
  405988:	f7ff fe32 	bl	4055f0 <_sbrk_r>
  40598c:	3001      	adds	r0, #1
  40598e:	d00d      	beq.n	4059ac <_malloc_trim_r+0x70>
  405990:	4b10      	ldr	r3, [pc, #64]	; (4059d4 <_malloc_trim_r+0x98>)
  405992:	68ba      	ldr	r2, [r7, #8]
  405994:	6819      	ldr	r1, [r3, #0]
  405996:	1b2d      	subs	r5, r5, r4
  405998:	f045 0501 	orr.w	r5, r5, #1
  40599c:	4630      	mov	r0, r6
  40599e:	1b09      	subs	r1, r1, r4
  4059a0:	6055      	str	r5, [r2, #4]
  4059a2:	6019      	str	r1, [r3, #0]
  4059a4:	f7ff fb24 	bl	404ff0 <__malloc_unlock>
  4059a8:	2001      	movs	r0, #1
  4059aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4059ac:	2100      	movs	r1, #0
  4059ae:	4630      	mov	r0, r6
  4059b0:	f7ff fe1e 	bl	4055f0 <_sbrk_r>
  4059b4:	68ba      	ldr	r2, [r7, #8]
  4059b6:	1a83      	subs	r3, r0, r2
  4059b8:	2b0f      	cmp	r3, #15
  4059ba:	ddde      	ble.n	40597a <_malloc_trim_r+0x3e>
  4059bc:	4c06      	ldr	r4, [pc, #24]	; (4059d8 <_malloc_trim_r+0x9c>)
  4059be:	4905      	ldr	r1, [pc, #20]	; (4059d4 <_malloc_trim_r+0x98>)
  4059c0:	6824      	ldr	r4, [r4, #0]
  4059c2:	f043 0301 	orr.w	r3, r3, #1
  4059c6:	1b00      	subs	r0, r0, r4
  4059c8:	6053      	str	r3, [r2, #4]
  4059ca:	6008      	str	r0, [r1, #0]
  4059cc:	e7d5      	b.n	40597a <_malloc_trim_r+0x3e>
  4059ce:	bf00      	nop
  4059d0:	20400454 	.word	0x20400454
  4059d4:	20400c7c 	.word	0x20400c7c
  4059d8:	2040085c 	.word	0x2040085c

004059dc <_free_r>:
  4059dc:	2900      	cmp	r1, #0
  4059de:	d044      	beq.n	405a6a <_free_r+0x8e>
  4059e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4059e4:	460d      	mov	r5, r1
  4059e6:	4680      	mov	r8, r0
  4059e8:	f7ff fafc 	bl	404fe4 <__malloc_lock>
  4059ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4059f0:	4969      	ldr	r1, [pc, #420]	; (405b98 <_free_r+0x1bc>)
  4059f2:	f027 0301 	bic.w	r3, r7, #1
  4059f6:	f1a5 0408 	sub.w	r4, r5, #8
  4059fa:	18e2      	adds	r2, r4, r3
  4059fc:	688e      	ldr	r6, [r1, #8]
  4059fe:	6850      	ldr	r0, [r2, #4]
  405a00:	42b2      	cmp	r2, r6
  405a02:	f020 0003 	bic.w	r0, r0, #3
  405a06:	d05e      	beq.n	405ac6 <_free_r+0xea>
  405a08:	07fe      	lsls	r6, r7, #31
  405a0a:	6050      	str	r0, [r2, #4]
  405a0c:	d40b      	bmi.n	405a26 <_free_r+0x4a>
  405a0e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405a12:	1be4      	subs	r4, r4, r7
  405a14:	f101 0e08 	add.w	lr, r1, #8
  405a18:	68a5      	ldr	r5, [r4, #8]
  405a1a:	4575      	cmp	r5, lr
  405a1c:	443b      	add	r3, r7
  405a1e:	d06d      	beq.n	405afc <_free_r+0x120>
  405a20:	68e7      	ldr	r7, [r4, #12]
  405a22:	60ef      	str	r7, [r5, #12]
  405a24:	60bd      	str	r5, [r7, #8]
  405a26:	1815      	adds	r5, r2, r0
  405a28:	686d      	ldr	r5, [r5, #4]
  405a2a:	07ed      	lsls	r5, r5, #31
  405a2c:	d53e      	bpl.n	405aac <_free_r+0xd0>
  405a2e:	f043 0201 	orr.w	r2, r3, #1
  405a32:	6062      	str	r2, [r4, #4]
  405a34:	50e3      	str	r3, [r4, r3]
  405a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405a3a:	d217      	bcs.n	405a6c <_free_r+0x90>
  405a3c:	08db      	lsrs	r3, r3, #3
  405a3e:	1c58      	adds	r0, r3, #1
  405a40:	109a      	asrs	r2, r3, #2
  405a42:	684d      	ldr	r5, [r1, #4]
  405a44:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405a48:	60a7      	str	r7, [r4, #8]
  405a4a:	2301      	movs	r3, #1
  405a4c:	4093      	lsls	r3, r2
  405a4e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405a52:	432b      	orrs	r3, r5
  405a54:	3a08      	subs	r2, #8
  405a56:	60e2      	str	r2, [r4, #12]
  405a58:	604b      	str	r3, [r1, #4]
  405a5a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405a5e:	60fc      	str	r4, [r7, #12]
  405a60:	4640      	mov	r0, r8
  405a62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405a66:	f7ff bac3 	b.w	404ff0 <__malloc_unlock>
  405a6a:	4770      	bx	lr
  405a6c:	0a5a      	lsrs	r2, r3, #9
  405a6e:	2a04      	cmp	r2, #4
  405a70:	d852      	bhi.n	405b18 <_free_r+0x13c>
  405a72:	099a      	lsrs	r2, r3, #6
  405a74:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405a78:	00ff      	lsls	r7, r7, #3
  405a7a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405a7e:	19c8      	adds	r0, r1, r7
  405a80:	59ca      	ldr	r2, [r1, r7]
  405a82:	3808      	subs	r0, #8
  405a84:	4290      	cmp	r0, r2
  405a86:	d04f      	beq.n	405b28 <_free_r+0x14c>
  405a88:	6851      	ldr	r1, [r2, #4]
  405a8a:	f021 0103 	bic.w	r1, r1, #3
  405a8e:	428b      	cmp	r3, r1
  405a90:	d232      	bcs.n	405af8 <_free_r+0x11c>
  405a92:	6892      	ldr	r2, [r2, #8]
  405a94:	4290      	cmp	r0, r2
  405a96:	d1f7      	bne.n	405a88 <_free_r+0xac>
  405a98:	68c3      	ldr	r3, [r0, #12]
  405a9a:	60a0      	str	r0, [r4, #8]
  405a9c:	60e3      	str	r3, [r4, #12]
  405a9e:	609c      	str	r4, [r3, #8]
  405aa0:	60c4      	str	r4, [r0, #12]
  405aa2:	4640      	mov	r0, r8
  405aa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405aa8:	f7ff baa2 	b.w	404ff0 <__malloc_unlock>
  405aac:	6895      	ldr	r5, [r2, #8]
  405aae:	4f3b      	ldr	r7, [pc, #236]	; (405b9c <_free_r+0x1c0>)
  405ab0:	42bd      	cmp	r5, r7
  405ab2:	4403      	add	r3, r0
  405ab4:	d040      	beq.n	405b38 <_free_r+0x15c>
  405ab6:	68d0      	ldr	r0, [r2, #12]
  405ab8:	60e8      	str	r0, [r5, #12]
  405aba:	f043 0201 	orr.w	r2, r3, #1
  405abe:	6085      	str	r5, [r0, #8]
  405ac0:	6062      	str	r2, [r4, #4]
  405ac2:	50e3      	str	r3, [r4, r3]
  405ac4:	e7b7      	b.n	405a36 <_free_r+0x5a>
  405ac6:	07ff      	lsls	r7, r7, #31
  405ac8:	4403      	add	r3, r0
  405aca:	d407      	bmi.n	405adc <_free_r+0x100>
  405acc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405ad0:	1aa4      	subs	r4, r4, r2
  405ad2:	4413      	add	r3, r2
  405ad4:	68a0      	ldr	r0, [r4, #8]
  405ad6:	68e2      	ldr	r2, [r4, #12]
  405ad8:	60c2      	str	r2, [r0, #12]
  405ada:	6090      	str	r0, [r2, #8]
  405adc:	4a30      	ldr	r2, [pc, #192]	; (405ba0 <_free_r+0x1c4>)
  405ade:	6812      	ldr	r2, [r2, #0]
  405ae0:	f043 0001 	orr.w	r0, r3, #1
  405ae4:	4293      	cmp	r3, r2
  405ae6:	6060      	str	r0, [r4, #4]
  405ae8:	608c      	str	r4, [r1, #8]
  405aea:	d3b9      	bcc.n	405a60 <_free_r+0x84>
  405aec:	4b2d      	ldr	r3, [pc, #180]	; (405ba4 <_free_r+0x1c8>)
  405aee:	4640      	mov	r0, r8
  405af0:	6819      	ldr	r1, [r3, #0]
  405af2:	f7ff ff23 	bl	40593c <_malloc_trim_r>
  405af6:	e7b3      	b.n	405a60 <_free_r+0x84>
  405af8:	4610      	mov	r0, r2
  405afa:	e7cd      	b.n	405a98 <_free_r+0xbc>
  405afc:	1811      	adds	r1, r2, r0
  405afe:	6849      	ldr	r1, [r1, #4]
  405b00:	07c9      	lsls	r1, r1, #31
  405b02:	d444      	bmi.n	405b8e <_free_r+0x1b2>
  405b04:	6891      	ldr	r1, [r2, #8]
  405b06:	68d2      	ldr	r2, [r2, #12]
  405b08:	60ca      	str	r2, [r1, #12]
  405b0a:	4403      	add	r3, r0
  405b0c:	f043 0001 	orr.w	r0, r3, #1
  405b10:	6091      	str	r1, [r2, #8]
  405b12:	6060      	str	r0, [r4, #4]
  405b14:	50e3      	str	r3, [r4, r3]
  405b16:	e7a3      	b.n	405a60 <_free_r+0x84>
  405b18:	2a14      	cmp	r2, #20
  405b1a:	d816      	bhi.n	405b4a <_free_r+0x16e>
  405b1c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405b20:	00ff      	lsls	r7, r7, #3
  405b22:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405b26:	e7aa      	b.n	405a7e <_free_r+0xa2>
  405b28:	10aa      	asrs	r2, r5, #2
  405b2a:	2301      	movs	r3, #1
  405b2c:	684d      	ldr	r5, [r1, #4]
  405b2e:	4093      	lsls	r3, r2
  405b30:	432b      	orrs	r3, r5
  405b32:	604b      	str	r3, [r1, #4]
  405b34:	4603      	mov	r3, r0
  405b36:	e7b0      	b.n	405a9a <_free_r+0xbe>
  405b38:	f043 0201 	orr.w	r2, r3, #1
  405b3c:	614c      	str	r4, [r1, #20]
  405b3e:	610c      	str	r4, [r1, #16]
  405b40:	60e5      	str	r5, [r4, #12]
  405b42:	60a5      	str	r5, [r4, #8]
  405b44:	6062      	str	r2, [r4, #4]
  405b46:	50e3      	str	r3, [r4, r3]
  405b48:	e78a      	b.n	405a60 <_free_r+0x84>
  405b4a:	2a54      	cmp	r2, #84	; 0x54
  405b4c:	d806      	bhi.n	405b5c <_free_r+0x180>
  405b4e:	0b1a      	lsrs	r2, r3, #12
  405b50:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405b54:	00ff      	lsls	r7, r7, #3
  405b56:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405b5a:	e790      	b.n	405a7e <_free_r+0xa2>
  405b5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405b60:	d806      	bhi.n	405b70 <_free_r+0x194>
  405b62:	0bda      	lsrs	r2, r3, #15
  405b64:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405b68:	00ff      	lsls	r7, r7, #3
  405b6a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405b6e:	e786      	b.n	405a7e <_free_r+0xa2>
  405b70:	f240 5054 	movw	r0, #1364	; 0x554
  405b74:	4282      	cmp	r2, r0
  405b76:	d806      	bhi.n	405b86 <_free_r+0x1aa>
  405b78:	0c9a      	lsrs	r2, r3, #18
  405b7a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405b7e:	00ff      	lsls	r7, r7, #3
  405b80:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405b84:	e77b      	b.n	405a7e <_free_r+0xa2>
  405b86:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405b8a:	257e      	movs	r5, #126	; 0x7e
  405b8c:	e777      	b.n	405a7e <_free_r+0xa2>
  405b8e:	f043 0101 	orr.w	r1, r3, #1
  405b92:	6061      	str	r1, [r4, #4]
  405b94:	6013      	str	r3, [r2, #0]
  405b96:	e763      	b.n	405a60 <_free_r+0x84>
  405b98:	20400454 	.word	0x20400454
  405b9c:	2040045c 	.word	0x2040045c
  405ba0:	20400860 	.word	0x20400860
  405ba4:	20400cac 	.word	0x20400cac

00405ba8 <__ascii_mbtowc>:
  405ba8:	b082      	sub	sp, #8
  405baa:	b149      	cbz	r1, 405bc0 <__ascii_mbtowc+0x18>
  405bac:	b15a      	cbz	r2, 405bc6 <__ascii_mbtowc+0x1e>
  405bae:	b16b      	cbz	r3, 405bcc <__ascii_mbtowc+0x24>
  405bb0:	7813      	ldrb	r3, [r2, #0]
  405bb2:	600b      	str	r3, [r1, #0]
  405bb4:	7812      	ldrb	r2, [r2, #0]
  405bb6:	1c10      	adds	r0, r2, #0
  405bb8:	bf18      	it	ne
  405bba:	2001      	movne	r0, #1
  405bbc:	b002      	add	sp, #8
  405bbe:	4770      	bx	lr
  405bc0:	a901      	add	r1, sp, #4
  405bc2:	2a00      	cmp	r2, #0
  405bc4:	d1f3      	bne.n	405bae <__ascii_mbtowc+0x6>
  405bc6:	4610      	mov	r0, r2
  405bc8:	b002      	add	sp, #8
  405bca:	4770      	bx	lr
  405bcc:	f06f 0001 	mvn.w	r0, #1
  405bd0:	e7f4      	b.n	405bbc <__ascii_mbtowc+0x14>
  405bd2:	bf00      	nop

00405bd4 <memmove>:
  405bd4:	4288      	cmp	r0, r1
  405bd6:	b5f0      	push	{r4, r5, r6, r7, lr}
  405bd8:	d90d      	bls.n	405bf6 <memmove+0x22>
  405bda:	188b      	adds	r3, r1, r2
  405bdc:	4298      	cmp	r0, r3
  405bde:	d20a      	bcs.n	405bf6 <memmove+0x22>
  405be0:	1884      	adds	r4, r0, r2
  405be2:	2a00      	cmp	r2, #0
  405be4:	d051      	beq.n	405c8a <memmove+0xb6>
  405be6:	4622      	mov	r2, r4
  405be8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405bec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405bf0:	4299      	cmp	r1, r3
  405bf2:	d1f9      	bne.n	405be8 <memmove+0x14>
  405bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bf6:	2a0f      	cmp	r2, #15
  405bf8:	d948      	bls.n	405c8c <memmove+0xb8>
  405bfa:	ea41 0300 	orr.w	r3, r1, r0
  405bfe:	079b      	lsls	r3, r3, #30
  405c00:	d146      	bne.n	405c90 <memmove+0xbc>
  405c02:	f100 0410 	add.w	r4, r0, #16
  405c06:	f101 0310 	add.w	r3, r1, #16
  405c0a:	4615      	mov	r5, r2
  405c0c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405c10:	f844 6c10 	str.w	r6, [r4, #-16]
  405c14:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405c18:	f844 6c0c 	str.w	r6, [r4, #-12]
  405c1c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405c20:	f844 6c08 	str.w	r6, [r4, #-8]
  405c24:	3d10      	subs	r5, #16
  405c26:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405c2a:	f844 6c04 	str.w	r6, [r4, #-4]
  405c2e:	2d0f      	cmp	r5, #15
  405c30:	f103 0310 	add.w	r3, r3, #16
  405c34:	f104 0410 	add.w	r4, r4, #16
  405c38:	d8e8      	bhi.n	405c0c <memmove+0x38>
  405c3a:	f1a2 0310 	sub.w	r3, r2, #16
  405c3e:	f023 030f 	bic.w	r3, r3, #15
  405c42:	f002 0e0f 	and.w	lr, r2, #15
  405c46:	3310      	adds	r3, #16
  405c48:	f1be 0f03 	cmp.w	lr, #3
  405c4c:	4419      	add	r1, r3
  405c4e:	4403      	add	r3, r0
  405c50:	d921      	bls.n	405c96 <memmove+0xc2>
  405c52:	1f1e      	subs	r6, r3, #4
  405c54:	460d      	mov	r5, r1
  405c56:	4674      	mov	r4, lr
  405c58:	3c04      	subs	r4, #4
  405c5a:	f855 7b04 	ldr.w	r7, [r5], #4
  405c5e:	f846 7f04 	str.w	r7, [r6, #4]!
  405c62:	2c03      	cmp	r4, #3
  405c64:	d8f8      	bhi.n	405c58 <memmove+0x84>
  405c66:	f1ae 0404 	sub.w	r4, lr, #4
  405c6a:	f024 0403 	bic.w	r4, r4, #3
  405c6e:	3404      	adds	r4, #4
  405c70:	4421      	add	r1, r4
  405c72:	4423      	add	r3, r4
  405c74:	f002 0203 	and.w	r2, r2, #3
  405c78:	b162      	cbz	r2, 405c94 <memmove+0xc0>
  405c7a:	3b01      	subs	r3, #1
  405c7c:	440a      	add	r2, r1
  405c7e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405c82:	f803 4f01 	strb.w	r4, [r3, #1]!
  405c86:	428a      	cmp	r2, r1
  405c88:	d1f9      	bne.n	405c7e <memmove+0xaa>
  405c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c8c:	4603      	mov	r3, r0
  405c8e:	e7f3      	b.n	405c78 <memmove+0xa4>
  405c90:	4603      	mov	r3, r0
  405c92:	e7f2      	b.n	405c7a <memmove+0xa6>
  405c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c96:	4672      	mov	r2, lr
  405c98:	e7ee      	b.n	405c78 <memmove+0xa4>
  405c9a:	bf00      	nop

00405c9c <_realloc_r>:
  405c9c:	2900      	cmp	r1, #0
  405c9e:	f000 8095 	beq.w	405dcc <_realloc_r+0x130>
  405ca2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ca6:	460d      	mov	r5, r1
  405ca8:	4616      	mov	r6, r2
  405caa:	b083      	sub	sp, #12
  405cac:	4680      	mov	r8, r0
  405cae:	f106 070b 	add.w	r7, r6, #11
  405cb2:	f7ff f997 	bl	404fe4 <__malloc_lock>
  405cb6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405cba:	2f16      	cmp	r7, #22
  405cbc:	f02e 0403 	bic.w	r4, lr, #3
  405cc0:	f1a5 0908 	sub.w	r9, r5, #8
  405cc4:	d83c      	bhi.n	405d40 <_realloc_r+0xa4>
  405cc6:	2210      	movs	r2, #16
  405cc8:	4617      	mov	r7, r2
  405cca:	42be      	cmp	r6, r7
  405ccc:	d83d      	bhi.n	405d4a <_realloc_r+0xae>
  405cce:	4294      	cmp	r4, r2
  405cd0:	da43      	bge.n	405d5a <_realloc_r+0xbe>
  405cd2:	4bc4      	ldr	r3, [pc, #784]	; (405fe4 <_realloc_r+0x348>)
  405cd4:	6899      	ldr	r1, [r3, #8]
  405cd6:	eb09 0004 	add.w	r0, r9, r4
  405cda:	4288      	cmp	r0, r1
  405cdc:	f000 80b4 	beq.w	405e48 <_realloc_r+0x1ac>
  405ce0:	6843      	ldr	r3, [r0, #4]
  405ce2:	f023 0101 	bic.w	r1, r3, #1
  405ce6:	4401      	add	r1, r0
  405ce8:	6849      	ldr	r1, [r1, #4]
  405cea:	07c9      	lsls	r1, r1, #31
  405cec:	d54c      	bpl.n	405d88 <_realloc_r+0xec>
  405cee:	f01e 0f01 	tst.w	lr, #1
  405cf2:	f000 809b 	beq.w	405e2c <_realloc_r+0x190>
  405cf6:	4631      	mov	r1, r6
  405cf8:	4640      	mov	r0, r8
  405cfa:	f7fe fdd7 	bl	4048ac <_malloc_r>
  405cfe:	4606      	mov	r6, r0
  405d00:	2800      	cmp	r0, #0
  405d02:	d03a      	beq.n	405d7a <_realloc_r+0xde>
  405d04:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d08:	f023 0301 	bic.w	r3, r3, #1
  405d0c:	444b      	add	r3, r9
  405d0e:	f1a0 0208 	sub.w	r2, r0, #8
  405d12:	429a      	cmp	r2, r3
  405d14:	f000 8121 	beq.w	405f5a <_realloc_r+0x2be>
  405d18:	1f22      	subs	r2, r4, #4
  405d1a:	2a24      	cmp	r2, #36	; 0x24
  405d1c:	f200 8107 	bhi.w	405f2e <_realloc_r+0x292>
  405d20:	2a13      	cmp	r2, #19
  405d22:	f200 80db 	bhi.w	405edc <_realloc_r+0x240>
  405d26:	4603      	mov	r3, r0
  405d28:	462a      	mov	r2, r5
  405d2a:	6811      	ldr	r1, [r2, #0]
  405d2c:	6019      	str	r1, [r3, #0]
  405d2e:	6851      	ldr	r1, [r2, #4]
  405d30:	6059      	str	r1, [r3, #4]
  405d32:	6892      	ldr	r2, [r2, #8]
  405d34:	609a      	str	r2, [r3, #8]
  405d36:	4629      	mov	r1, r5
  405d38:	4640      	mov	r0, r8
  405d3a:	f7ff fe4f 	bl	4059dc <_free_r>
  405d3e:	e01c      	b.n	405d7a <_realloc_r+0xde>
  405d40:	f027 0707 	bic.w	r7, r7, #7
  405d44:	2f00      	cmp	r7, #0
  405d46:	463a      	mov	r2, r7
  405d48:	dabf      	bge.n	405cca <_realloc_r+0x2e>
  405d4a:	2600      	movs	r6, #0
  405d4c:	230c      	movs	r3, #12
  405d4e:	4630      	mov	r0, r6
  405d50:	f8c8 3000 	str.w	r3, [r8]
  405d54:	b003      	add	sp, #12
  405d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d5a:	462e      	mov	r6, r5
  405d5c:	1be3      	subs	r3, r4, r7
  405d5e:	2b0f      	cmp	r3, #15
  405d60:	d81e      	bhi.n	405da0 <_realloc_r+0x104>
  405d62:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405d66:	f003 0301 	and.w	r3, r3, #1
  405d6a:	4323      	orrs	r3, r4
  405d6c:	444c      	add	r4, r9
  405d6e:	f8c9 3004 	str.w	r3, [r9, #4]
  405d72:	6863      	ldr	r3, [r4, #4]
  405d74:	f043 0301 	orr.w	r3, r3, #1
  405d78:	6063      	str	r3, [r4, #4]
  405d7a:	4640      	mov	r0, r8
  405d7c:	f7ff f938 	bl	404ff0 <__malloc_unlock>
  405d80:	4630      	mov	r0, r6
  405d82:	b003      	add	sp, #12
  405d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d88:	f023 0303 	bic.w	r3, r3, #3
  405d8c:	18e1      	adds	r1, r4, r3
  405d8e:	4291      	cmp	r1, r2
  405d90:	db1f      	blt.n	405dd2 <_realloc_r+0x136>
  405d92:	68c3      	ldr	r3, [r0, #12]
  405d94:	6882      	ldr	r2, [r0, #8]
  405d96:	462e      	mov	r6, r5
  405d98:	60d3      	str	r3, [r2, #12]
  405d9a:	460c      	mov	r4, r1
  405d9c:	609a      	str	r2, [r3, #8]
  405d9e:	e7dd      	b.n	405d5c <_realloc_r+0xc0>
  405da0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405da4:	eb09 0107 	add.w	r1, r9, r7
  405da8:	f002 0201 	and.w	r2, r2, #1
  405dac:	444c      	add	r4, r9
  405dae:	f043 0301 	orr.w	r3, r3, #1
  405db2:	4317      	orrs	r7, r2
  405db4:	f8c9 7004 	str.w	r7, [r9, #4]
  405db8:	604b      	str	r3, [r1, #4]
  405dba:	6863      	ldr	r3, [r4, #4]
  405dbc:	f043 0301 	orr.w	r3, r3, #1
  405dc0:	3108      	adds	r1, #8
  405dc2:	6063      	str	r3, [r4, #4]
  405dc4:	4640      	mov	r0, r8
  405dc6:	f7ff fe09 	bl	4059dc <_free_r>
  405dca:	e7d6      	b.n	405d7a <_realloc_r+0xde>
  405dcc:	4611      	mov	r1, r2
  405dce:	f7fe bd6d 	b.w	4048ac <_malloc_r>
  405dd2:	f01e 0f01 	tst.w	lr, #1
  405dd6:	d18e      	bne.n	405cf6 <_realloc_r+0x5a>
  405dd8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ddc:	eba9 0a01 	sub.w	sl, r9, r1
  405de0:	f8da 1004 	ldr.w	r1, [sl, #4]
  405de4:	f021 0103 	bic.w	r1, r1, #3
  405de8:	440b      	add	r3, r1
  405dea:	4423      	add	r3, r4
  405dec:	4293      	cmp	r3, r2
  405dee:	db25      	blt.n	405e3c <_realloc_r+0x1a0>
  405df0:	68c2      	ldr	r2, [r0, #12]
  405df2:	6881      	ldr	r1, [r0, #8]
  405df4:	4656      	mov	r6, sl
  405df6:	60ca      	str	r2, [r1, #12]
  405df8:	6091      	str	r1, [r2, #8]
  405dfa:	f8da 100c 	ldr.w	r1, [sl, #12]
  405dfe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e02:	1f22      	subs	r2, r4, #4
  405e04:	2a24      	cmp	r2, #36	; 0x24
  405e06:	60c1      	str	r1, [r0, #12]
  405e08:	6088      	str	r0, [r1, #8]
  405e0a:	f200 8094 	bhi.w	405f36 <_realloc_r+0x29a>
  405e0e:	2a13      	cmp	r2, #19
  405e10:	d96f      	bls.n	405ef2 <_realloc_r+0x256>
  405e12:	6829      	ldr	r1, [r5, #0]
  405e14:	f8ca 1008 	str.w	r1, [sl, #8]
  405e18:	6869      	ldr	r1, [r5, #4]
  405e1a:	f8ca 100c 	str.w	r1, [sl, #12]
  405e1e:	2a1b      	cmp	r2, #27
  405e20:	f200 80a2 	bhi.w	405f68 <_realloc_r+0x2cc>
  405e24:	3508      	adds	r5, #8
  405e26:	f10a 0210 	add.w	r2, sl, #16
  405e2a:	e063      	b.n	405ef4 <_realloc_r+0x258>
  405e2c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405e30:	eba9 0a03 	sub.w	sl, r9, r3
  405e34:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e38:	f021 0103 	bic.w	r1, r1, #3
  405e3c:	1863      	adds	r3, r4, r1
  405e3e:	4293      	cmp	r3, r2
  405e40:	f6ff af59 	blt.w	405cf6 <_realloc_r+0x5a>
  405e44:	4656      	mov	r6, sl
  405e46:	e7d8      	b.n	405dfa <_realloc_r+0x15e>
  405e48:	6841      	ldr	r1, [r0, #4]
  405e4a:	f021 0b03 	bic.w	fp, r1, #3
  405e4e:	44a3      	add	fp, r4
  405e50:	f107 0010 	add.w	r0, r7, #16
  405e54:	4583      	cmp	fp, r0
  405e56:	da56      	bge.n	405f06 <_realloc_r+0x26a>
  405e58:	f01e 0f01 	tst.w	lr, #1
  405e5c:	f47f af4b 	bne.w	405cf6 <_realloc_r+0x5a>
  405e60:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e64:	eba9 0a01 	sub.w	sl, r9, r1
  405e68:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e6c:	f021 0103 	bic.w	r1, r1, #3
  405e70:	448b      	add	fp, r1
  405e72:	4558      	cmp	r0, fp
  405e74:	dce2      	bgt.n	405e3c <_realloc_r+0x1a0>
  405e76:	4656      	mov	r6, sl
  405e78:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e7c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e80:	1f22      	subs	r2, r4, #4
  405e82:	2a24      	cmp	r2, #36	; 0x24
  405e84:	60c1      	str	r1, [r0, #12]
  405e86:	6088      	str	r0, [r1, #8]
  405e88:	f200 808f 	bhi.w	405faa <_realloc_r+0x30e>
  405e8c:	2a13      	cmp	r2, #19
  405e8e:	f240 808a 	bls.w	405fa6 <_realloc_r+0x30a>
  405e92:	6829      	ldr	r1, [r5, #0]
  405e94:	f8ca 1008 	str.w	r1, [sl, #8]
  405e98:	6869      	ldr	r1, [r5, #4]
  405e9a:	f8ca 100c 	str.w	r1, [sl, #12]
  405e9e:	2a1b      	cmp	r2, #27
  405ea0:	f200 808a 	bhi.w	405fb8 <_realloc_r+0x31c>
  405ea4:	3508      	adds	r5, #8
  405ea6:	f10a 0210 	add.w	r2, sl, #16
  405eaa:	6829      	ldr	r1, [r5, #0]
  405eac:	6011      	str	r1, [r2, #0]
  405eae:	6869      	ldr	r1, [r5, #4]
  405eb0:	6051      	str	r1, [r2, #4]
  405eb2:	68a9      	ldr	r1, [r5, #8]
  405eb4:	6091      	str	r1, [r2, #8]
  405eb6:	eb0a 0107 	add.w	r1, sl, r7
  405eba:	ebab 0207 	sub.w	r2, fp, r7
  405ebe:	f042 0201 	orr.w	r2, r2, #1
  405ec2:	6099      	str	r1, [r3, #8]
  405ec4:	604a      	str	r2, [r1, #4]
  405ec6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405eca:	f003 0301 	and.w	r3, r3, #1
  405ece:	431f      	orrs	r7, r3
  405ed0:	4640      	mov	r0, r8
  405ed2:	f8ca 7004 	str.w	r7, [sl, #4]
  405ed6:	f7ff f88b 	bl	404ff0 <__malloc_unlock>
  405eda:	e751      	b.n	405d80 <_realloc_r+0xe4>
  405edc:	682b      	ldr	r3, [r5, #0]
  405ede:	6003      	str	r3, [r0, #0]
  405ee0:	686b      	ldr	r3, [r5, #4]
  405ee2:	6043      	str	r3, [r0, #4]
  405ee4:	2a1b      	cmp	r2, #27
  405ee6:	d82d      	bhi.n	405f44 <_realloc_r+0x2a8>
  405ee8:	f100 0308 	add.w	r3, r0, #8
  405eec:	f105 0208 	add.w	r2, r5, #8
  405ef0:	e71b      	b.n	405d2a <_realloc_r+0x8e>
  405ef2:	4632      	mov	r2, r6
  405ef4:	6829      	ldr	r1, [r5, #0]
  405ef6:	6011      	str	r1, [r2, #0]
  405ef8:	6869      	ldr	r1, [r5, #4]
  405efa:	6051      	str	r1, [r2, #4]
  405efc:	68a9      	ldr	r1, [r5, #8]
  405efe:	6091      	str	r1, [r2, #8]
  405f00:	461c      	mov	r4, r3
  405f02:	46d1      	mov	r9, sl
  405f04:	e72a      	b.n	405d5c <_realloc_r+0xc0>
  405f06:	eb09 0107 	add.w	r1, r9, r7
  405f0a:	ebab 0b07 	sub.w	fp, fp, r7
  405f0e:	f04b 0201 	orr.w	r2, fp, #1
  405f12:	6099      	str	r1, [r3, #8]
  405f14:	604a      	str	r2, [r1, #4]
  405f16:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405f1a:	f003 0301 	and.w	r3, r3, #1
  405f1e:	431f      	orrs	r7, r3
  405f20:	4640      	mov	r0, r8
  405f22:	f845 7c04 	str.w	r7, [r5, #-4]
  405f26:	f7ff f863 	bl	404ff0 <__malloc_unlock>
  405f2a:	462e      	mov	r6, r5
  405f2c:	e728      	b.n	405d80 <_realloc_r+0xe4>
  405f2e:	4629      	mov	r1, r5
  405f30:	f7ff fe50 	bl	405bd4 <memmove>
  405f34:	e6ff      	b.n	405d36 <_realloc_r+0x9a>
  405f36:	4629      	mov	r1, r5
  405f38:	4630      	mov	r0, r6
  405f3a:	461c      	mov	r4, r3
  405f3c:	46d1      	mov	r9, sl
  405f3e:	f7ff fe49 	bl	405bd4 <memmove>
  405f42:	e70b      	b.n	405d5c <_realloc_r+0xc0>
  405f44:	68ab      	ldr	r3, [r5, #8]
  405f46:	6083      	str	r3, [r0, #8]
  405f48:	68eb      	ldr	r3, [r5, #12]
  405f4a:	60c3      	str	r3, [r0, #12]
  405f4c:	2a24      	cmp	r2, #36	; 0x24
  405f4e:	d017      	beq.n	405f80 <_realloc_r+0x2e4>
  405f50:	f100 0310 	add.w	r3, r0, #16
  405f54:	f105 0210 	add.w	r2, r5, #16
  405f58:	e6e7      	b.n	405d2a <_realloc_r+0x8e>
  405f5a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f5e:	f023 0303 	bic.w	r3, r3, #3
  405f62:	441c      	add	r4, r3
  405f64:	462e      	mov	r6, r5
  405f66:	e6f9      	b.n	405d5c <_realloc_r+0xc0>
  405f68:	68a9      	ldr	r1, [r5, #8]
  405f6a:	f8ca 1010 	str.w	r1, [sl, #16]
  405f6e:	68e9      	ldr	r1, [r5, #12]
  405f70:	f8ca 1014 	str.w	r1, [sl, #20]
  405f74:	2a24      	cmp	r2, #36	; 0x24
  405f76:	d00c      	beq.n	405f92 <_realloc_r+0x2f6>
  405f78:	3510      	adds	r5, #16
  405f7a:	f10a 0218 	add.w	r2, sl, #24
  405f7e:	e7b9      	b.n	405ef4 <_realloc_r+0x258>
  405f80:	692b      	ldr	r3, [r5, #16]
  405f82:	6103      	str	r3, [r0, #16]
  405f84:	696b      	ldr	r3, [r5, #20]
  405f86:	6143      	str	r3, [r0, #20]
  405f88:	f105 0218 	add.w	r2, r5, #24
  405f8c:	f100 0318 	add.w	r3, r0, #24
  405f90:	e6cb      	b.n	405d2a <_realloc_r+0x8e>
  405f92:	692a      	ldr	r2, [r5, #16]
  405f94:	f8ca 2018 	str.w	r2, [sl, #24]
  405f98:	696a      	ldr	r2, [r5, #20]
  405f9a:	f8ca 201c 	str.w	r2, [sl, #28]
  405f9e:	3518      	adds	r5, #24
  405fa0:	f10a 0220 	add.w	r2, sl, #32
  405fa4:	e7a6      	b.n	405ef4 <_realloc_r+0x258>
  405fa6:	4632      	mov	r2, r6
  405fa8:	e77f      	b.n	405eaa <_realloc_r+0x20e>
  405faa:	4629      	mov	r1, r5
  405fac:	4630      	mov	r0, r6
  405fae:	9301      	str	r3, [sp, #4]
  405fb0:	f7ff fe10 	bl	405bd4 <memmove>
  405fb4:	9b01      	ldr	r3, [sp, #4]
  405fb6:	e77e      	b.n	405eb6 <_realloc_r+0x21a>
  405fb8:	68a9      	ldr	r1, [r5, #8]
  405fba:	f8ca 1010 	str.w	r1, [sl, #16]
  405fbe:	68e9      	ldr	r1, [r5, #12]
  405fc0:	f8ca 1014 	str.w	r1, [sl, #20]
  405fc4:	2a24      	cmp	r2, #36	; 0x24
  405fc6:	d003      	beq.n	405fd0 <_realloc_r+0x334>
  405fc8:	3510      	adds	r5, #16
  405fca:	f10a 0218 	add.w	r2, sl, #24
  405fce:	e76c      	b.n	405eaa <_realloc_r+0x20e>
  405fd0:	692a      	ldr	r2, [r5, #16]
  405fd2:	f8ca 2018 	str.w	r2, [sl, #24]
  405fd6:	696a      	ldr	r2, [r5, #20]
  405fd8:	f8ca 201c 	str.w	r2, [sl, #28]
  405fdc:	3518      	adds	r5, #24
  405fde:	f10a 0220 	add.w	r2, sl, #32
  405fe2:	e762      	b.n	405eaa <_realloc_r+0x20e>
  405fe4:	20400454 	.word	0x20400454

00405fe8 <__ascii_wctomb>:
  405fe8:	b121      	cbz	r1, 405ff4 <__ascii_wctomb+0xc>
  405fea:	2aff      	cmp	r2, #255	; 0xff
  405fec:	d804      	bhi.n	405ff8 <__ascii_wctomb+0x10>
  405fee:	700a      	strb	r2, [r1, #0]
  405ff0:	2001      	movs	r0, #1
  405ff2:	4770      	bx	lr
  405ff4:	4608      	mov	r0, r1
  405ff6:	4770      	bx	lr
  405ff8:	238a      	movs	r3, #138	; 0x8a
  405ffa:	6003      	str	r3, [r0, #0]
  405ffc:	f04f 30ff 	mov.w	r0, #4294967295
  406000:	4770      	bx	lr
  406002:	bf00      	nop

00406004 <__aeabi_dcmpun>:
  406004:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406008:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40600c:	d102      	bne.n	406014 <__aeabi_dcmpun+0x10>
  40600e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406012:	d10a      	bne.n	40602a <__aeabi_dcmpun+0x26>
  406014:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406018:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40601c:	d102      	bne.n	406024 <__aeabi_dcmpun+0x20>
  40601e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406022:	d102      	bne.n	40602a <__aeabi_dcmpun+0x26>
  406024:	f04f 0000 	mov.w	r0, #0
  406028:	4770      	bx	lr
  40602a:	f04f 0001 	mov.w	r0, #1
  40602e:	4770      	bx	lr

00406030 <__aeabi_d2iz>:
  406030:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406034:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406038:	d215      	bcs.n	406066 <__aeabi_d2iz+0x36>
  40603a:	d511      	bpl.n	406060 <__aeabi_d2iz+0x30>
  40603c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406040:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406044:	d912      	bls.n	40606c <__aeabi_d2iz+0x3c>
  406046:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40604a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40604e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406052:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406056:	fa23 f002 	lsr.w	r0, r3, r2
  40605a:	bf18      	it	ne
  40605c:	4240      	negne	r0, r0
  40605e:	4770      	bx	lr
  406060:	f04f 0000 	mov.w	r0, #0
  406064:	4770      	bx	lr
  406066:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40606a:	d105      	bne.n	406078 <__aeabi_d2iz+0x48>
  40606c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406070:	bf08      	it	eq
  406072:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406076:	4770      	bx	lr
  406078:	f04f 0000 	mov.w	r0, #0
  40607c:	4770      	bx	lr
  40607e:	bf00      	nop

00406080 <__aeabi_uldivmod>:
  406080:	b953      	cbnz	r3, 406098 <__aeabi_uldivmod+0x18>
  406082:	b94a      	cbnz	r2, 406098 <__aeabi_uldivmod+0x18>
  406084:	2900      	cmp	r1, #0
  406086:	bf08      	it	eq
  406088:	2800      	cmpeq	r0, #0
  40608a:	bf1c      	itt	ne
  40608c:	f04f 31ff 	movne.w	r1, #4294967295
  406090:	f04f 30ff 	movne.w	r0, #4294967295
  406094:	f000 b97a 	b.w	40638c <__aeabi_idiv0>
  406098:	f1ad 0c08 	sub.w	ip, sp, #8
  40609c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4060a0:	f000 f806 	bl	4060b0 <__udivmoddi4>
  4060a4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4060a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4060ac:	b004      	add	sp, #16
  4060ae:	4770      	bx	lr

004060b0 <__udivmoddi4>:
  4060b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4060b4:	468c      	mov	ip, r1
  4060b6:	460d      	mov	r5, r1
  4060b8:	4604      	mov	r4, r0
  4060ba:	9e08      	ldr	r6, [sp, #32]
  4060bc:	2b00      	cmp	r3, #0
  4060be:	d151      	bne.n	406164 <__udivmoddi4+0xb4>
  4060c0:	428a      	cmp	r2, r1
  4060c2:	4617      	mov	r7, r2
  4060c4:	d96d      	bls.n	4061a2 <__udivmoddi4+0xf2>
  4060c6:	fab2 fe82 	clz	lr, r2
  4060ca:	f1be 0f00 	cmp.w	lr, #0
  4060ce:	d00b      	beq.n	4060e8 <__udivmoddi4+0x38>
  4060d0:	f1ce 0c20 	rsb	ip, lr, #32
  4060d4:	fa01 f50e 	lsl.w	r5, r1, lr
  4060d8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4060dc:	fa02 f70e 	lsl.w	r7, r2, lr
  4060e0:	ea4c 0c05 	orr.w	ip, ip, r5
  4060e4:	fa00 f40e 	lsl.w	r4, r0, lr
  4060e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4060ec:	0c25      	lsrs	r5, r4, #16
  4060ee:	fbbc f8fa 	udiv	r8, ip, sl
  4060f2:	fa1f f987 	uxth.w	r9, r7
  4060f6:	fb0a cc18 	mls	ip, sl, r8, ip
  4060fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4060fe:	fb08 f309 	mul.w	r3, r8, r9
  406102:	42ab      	cmp	r3, r5
  406104:	d90a      	bls.n	40611c <__udivmoddi4+0x6c>
  406106:	19ed      	adds	r5, r5, r7
  406108:	f108 32ff 	add.w	r2, r8, #4294967295
  40610c:	f080 8123 	bcs.w	406356 <__udivmoddi4+0x2a6>
  406110:	42ab      	cmp	r3, r5
  406112:	f240 8120 	bls.w	406356 <__udivmoddi4+0x2a6>
  406116:	f1a8 0802 	sub.w	r8, r8, #2
  40611a:	443d      	add	r5, r7
  40611c:	1aed      	subs	r5, r5, r3
  40611e:	b2a4      	uxth	r4, r4
  406120:	fbb5 f0fa 	udiv	r0, r5, sl
  406124:	fb0a 5510 	mls	r5, sl, r0, r5
  406128:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40612c:	fb00 f909 	mul.w	r9, r0, r9
  406130:	45a1      	cmp	r9, r4
  406132:	d909      	bls.n	406148 <__udivmoddi4+0x98>
  406134:	19e4      	adds	r4, r4, r7
  406136:	f100 33ff 	add.w	r3, r0, #4294967295
  40613a:	f080 810a 	bcs.w	406352 <__udivmoddi4+0x2a2>
  40613e:	45a1      	cmp	r9, r4
  406140:	f240 8107 	bls.w	406352 <__udivmoddi4+0x2a2>
  406144:	3802      	subs	r0, #2
  406146:	443c      	add	r4, r7
  406148:	eba4 0409 	sub.w	r4, r4, r9
  40614c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406150:	2100      	movs	r1, #0
  406152:	2e00      	cmp	r6, #0
  406154:	d061      	beq.n	40621a <__udivmoddi4+0x16a>
  406156:	fa24 f40e 	lsr.w	r4, r4, lr
  40615a:	2300      	movs	r3, #0
  40615c:	6034      	str	r4, [r6, #0]
  40615e:	6073      	str	r3, [r6, #4]
  406160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406164:	428b      	cmp	r3, r1
  406166:	d907      	bls.n	406178 <__udivmoddi4+0xc8>
  406168:	2e00      	cmp	r6, #0
  40616a:	d054      	beq.n	406216 <__udivmoddi4+0x166>
  40616c:	2100      	movs	r1, #0
  40616e:	e886 0021 	stmia.w	r6, {r0, r5}
  406172:	4608      	mov	r0, r1
  406174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406178:	fab3 f183 	clz	r1, r3
  40617c:	2900      	cmp	r1, #0
  40617e:	f040 808e 	bne.w	40629e <__udivmoddi4+0x1ee>
  406182:	42ab      	cmp	r3, r5
  406184:	d302      	bcc.n	40618c <__udivmoddi4+0xdc>
  406186:	4282      	cmp	r2, r0
  406188:	f200 80fa 	bhi.w	406380 <__udivmoddi4+0x2d0>
  40618c:	1a84      	subs	r4, r0, r2
  40618e:	eb65 0503 	sbc.w	r5, r5, r3
  406192:	2001      	movs	r0, #1
  406194:	46ac      	mov	ip, r5
  406196:	2e00      	cmp	r6, #0
  406198:	d03f      	beq.n	40621a <__udivmoddi4+0x16a>
  40619a:	e886 1010 	stmia.w	r6, {r4, ip}
  40619e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4061a2:	b912      	cbnz	r2, 4061aa <__udivmoddi4+0xfa>
  4061a4:	2701      	movs	r7, #1
  4061a6:	fbb7 f7f2 	udiv	r7, r7, r2
  4061aa:	fab7 fe87 	clz	lr, r7
  4061ae:	f1be 0f00 	cmp.w	lr, #0
  4061b2:	d134      	bne.n	40621e <__udivmoddi4+0x16e>
  4061b4:	1beb      	subs	r3, r5, r7
  4061b6:	0c3a      	lsrs	r2, r7, #16
  4061b8:	fa1f fc87 	uxth.w	ip, r7
  4061bc:	2101      	movs	r1, #1
  4061be:	fbb3 f8f2 	udiv	r8, r3, r2
  4061c2:	0c25      	lsrs	r5, r4, #16
  4061c4:	fb02 3318 	mls	r3, r2, r8, r3
  4061c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4061cc:	fb0c f308 	mul.w	r3, ip, r8
  4061d0:	42ab      	cmp	r3, r5
  4061d2:	d907      	bls.n	4061e4 <__udivmoddi4+0x134>
  4061d4:	19ed      	adds	r5, r5, r7
  4061d6:	f108 30ff 	add.w	r0, r8, #4294967295
  4061da:	d202      	bcs.n	4061e2 <__udivmoddi4+0x132>
  4061dc:	42ab      	cmp	r3, r5
  4061de:	f200 80d1 	bhi.w	406384 <__udivmoddi4+0x2d4>
  4061e2:	4680      	mov	r8, r0
  4061e4:	1aed      	subs	r5, r5, r3
  4061e6:	b2a3      	uxth	r3, r4
  4061e8:	fbb5 f0f2 	udiv	r0, r5, r2
  4061ec:	fb02 5510 	mls	r5, r2, r0, r5
  4061f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4061f4:	fb0c fc00 	mul.w	ip, ip, r0
  4061f8:	45a4      	cmp	ip, r4
  4061fa:	d907      	bls.n	40620c <__udivmoddi4+0x15c>
  4061fc:	19e4      	adds	r4, r4, r7
  4061fe:	f100 33ff 	add.w	r3, r0, #4294967295
  406202:	d202      	bcs.n	40620a <__udivmoddi4+0x15a>
  406204:	45a4      	cmp	ip, r4
  406206:	f200 80b8 	bhi.w	40637a <__udivmoddi4+0x2ca>
  40620a:	4618      	mov	r0, r3
  40620c:	eba4 040c 	sub.w	r4, r4, ip
  406210:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406214:	e79d      	b.n	406152 <__udivmoddi4+0xa2>
  406216:	4631      	mov	r1, r6
  406218:	4630      	mov	r0, r6
  40621a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40621e:	f1ce 0420 	rsb	r4, lr, #32
  406222:	fa05 f30e 	lsl.w	r3, r5, lr
  406226:	fa07 f70e 	lsl.w	r7, r7, lr
  40622a:	fa20 f804 	lsr.w	r8, r0, r4
  40622e:	0c3a      	lsrs	r2, r7, #16
  406230:	fa25 f404 	lsr.w	r4, r5, r4
  406234:	ea48 0803 	orr.w	r8, r8, r3
  406238:	fbb4 f1f2 	udiv	r1, r4, r2
  40623c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406240:	fb02 4411 	mls	r4, r2, r1, r4
  406244:	fa1f fc87 	uxth.w	ip, r7
  406248:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40624c:	fb01 f30c 	mul.w	r3, r1, ip
  406250:	42ab      	cmp	r3, r5
  406252:	fa00 f40e 	lsl.w	r4, r0, lr
  406256:	d909      	bls.n	40626c <__udivmoddi4+0x1bc>
  406258:	19ed      	adds	r5, r5, r7
  40625a:	f101 30ff 	add.w	r0, r1, #4294967295
  40625e:	f080 808a 	bcs.w	406376 <__udivmoddi4+0x2c6>
  406262:	42ab      	cmp	r3, r5
  406264:	f240 8087 	bls.w	406376 <__udivmoddi4+0x2c6>
  406268:	3902      	subs	r1, #2
  40626a:	443d      	add	r5, r7
  40626c:	1aeb      	subs	r3, r5, r3
  40626e:	fa1f f588 	uxth.w	r5, r8
  406272:	fbb3 f0f2 	udiv	r0, r3, r2
  406276:	fb02 3310 	mls	r3, r2, r0, r3
  40627a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40627e:	fb00 f30c 	mul.w	r3, r0, ip
  406282:	42ab      	cmp	r3, r5
  406284:	d907      	bls.n	406296 <__udivmoddi4+0x1e6>
  406286:	19ed      	adds	r5, r5, r7
  406288:	f100 38ff 	add.w	r8, r0, #4294967295
  40628c:	d26f      	bcs.n	40636e <__udivmoddi4+0x2be>
  40628e:	42ab      	cmp	r3, r5
  406290:	d96d      	bls.n	40636e <__udivmoddi4+0x2be>
  406292:	3802      	subs	r0, #2
  406294:	443d      	add	r5, r7
  406296:	1aeb      	subs	r3, r5, r3
  406298:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40629c:	e78f      	b.n	4061be <__udivmoddi4+0x10e>
  40629e:	f1c1 0720 	rsb	r7, r1, #32
  4062a2:	fa22 f807 	lsr.w	r8, r2, r7
  4062a6:	408b      	lsls	r3, r1
  4062a8:	fa05 f401 	lsl.w	r4, r5, r1
  4062ac:	ea48 0303 	orr.w	r3, r8, r3
  4062b0:	fa20 fe07 	lsr.w	lr, r0, r7
  4062b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4062b8:	40fd      	lsrs	r5, r7
  4062ba:	ea4e 0e04 	orr.w	lr, lr, r4
  4062be:	fbb5 f9fc 	udiv	r9, r5, ip
  4062c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4062c6:	fb0c 5519 	mls	r5, ip, r9, r5
  4062ca:	fa1f f883 	uxth.w	r8, r3
  4062ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4062d2:	fb09 f408 	mul.w	r4, r9, r8
  4062d6:	42ac      	cmp	r4, r5
  4062d8:	fa02 f201 	lsl.w	r2, r2, r1
  4062dc:	fa00 fa01 	lsl.w	sl, r0, r1
  4062e0:	d908      	bls.n	4062f4 <__udivmoddi4+0x244>
  4062e2:	18ed      	adds	r5, r5, r3
  4062e4:	f109 30ff 	add.w	r0, r9, #4294967295
  4062e8:	d243      	bcs.n	406372 <__udivmoddi4+0x2c2>
  4062ea:	42ac      	cmp	r4, r5
  4062ec:	d941      	bls.n	406372 <__udivmoddi4+0x2c2>
  4062ee:	f1a9 0902 	sub.w	r9, r9, #2
  4062f2:	441d      	add	r5, r3
  4062f4:	1b2d      	subs	r5, r5, r4
  4062f6:	fa1f fe8e 	uxth.w	lr, lr
  4062fa:	fbb5 f0fc 	udiv	r0, r5, ip
  4062fe:	fb0c 5510 	mls	r5, ip, r0, r5
  406302:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  406306:	fb00 f808 	mul.w	r8, r0, r8
  40630a:	45a0      	cmp	r8, r4
  40630c:	d907      	bls.n	40631e <__udivmoddi4+0x26e>
  40630e:	18e4      	adds	r4, r4, r3
  406310:	f100 35ff 	add.w	r5, r0, #4294967295
  406314:	d229      	bcs.n	40636a <__udivmoddi4+0x2ba>
  406316:	45a0      	cmp	r8, r4
  406318:	d927      	bls.n	40636a <__udivmoddi4+0x2ba>
  40631a:	3802      	subs	r0, #2
  40631c:	441c      	add	r4, r3
  40631e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406322:	eba4 0408 	sub.w	r4, r4, r8
  406326:	fba0 8902 	umull	r8, r9, r0, r2
  40632a:	454c      	cmp	r4, r9
  40632c:	46c6      	mov	lr, r8
  40632e:	464d      	mov	r5, r9
  406330:	d315      	bcc.n	40635e <__udivmoddi4+0x2ae>
  406332:	d012      	beq.n	40635a <__udivmoddi4+0x2aa>
  406334:	b156      	cbz	r6, 40634c <__udivmoddi4+0x29c>
  406336:	ebba 030e 	subs.w	r3, sl, lr
  40633a:	eb64 0405 	sbc.w	r4, r4, r5
  40633e:	fa04 f707 	lsl.w	r7, r4, r7
  406342:	40cb      	lsrs	r3, r1
  406344:	431f      	orrs	r7, r3
  406346:	40cc      	lsrs	r4, r1
  406348:	6037      	str	r7, [r6, #0]
  40634a:	6074      	str	r4, [r6, #4]
  40634c:	2100      	movs	r1, #0
  40634e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406352:	4618      	mov	r0, r3
  406354:	e6f8      	b.n	406148 <__udivmoddi4+0x98>
  406356:	4690      	mov	r8, r2
  406358:	e6e0      	b.n	40611c <__udivmoddi4+0x6c>
  40635a:	45c2      	cmp	sl, r8
  40635c:	d2ea      	bcs.n	406334 <__udivmoddi4+0x284>
  40635e:	ebb8 0e02 	subs.w	lr, r8, r2
  406362:	eb69 0503 	sbc.w	r5, r9, r3
  406366:	3801      	subs	r0, #1
  406368:	e7e4      	b.n	406334 <__udivmoddi4+0x284>
  40636a:	4628      	mov	r0, r5
  40636c:	e7d7      	b.n	40631e <__udivmoddi4+0x26e>
  40636e:	4640      	mov	r0, r8
  406370:	e791      	b.n	406296 <__udivmoddi4+0x1e6>
  406372:	4681      	mov	r9, r0
  406374:	e7be      	b.n	4062f4 <__udivmoddi4+0x244>
  406376:	4601      	mov	r1, r0
  406378:	e778      	b.n	40626c <__udivmoddi4+0x1bc>
  40637a:	3802      	subs	r0, #2
  40637c:	443c      	add	r4, r7
  40637e:	e745      	b.n	40620c <__udivmoddi4+0x15c>
  406380:	4608      	mov	r0, r1
  406382:	e708      	b.n	406196 <__udivmoddi4+0xe6>
  406384:	f1a8 0802 	sub.w	r8, r8, #2
  406388:	443d      	add	r5, r7
  40638a:	e72b      	b.n	4061e4 <__udivmoddi4+0x134>

0040638c <__aeabi_idiv0>:
  40638c:	4770      	bx	lr
  40638e:	bf00      	nop

00406390 <sysfont_glyphs>:
	...
  4063b0:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  4063c0:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4063d0:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4063e8:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4063f8:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  406408:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  406420:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406430:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406440:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  406458:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406474:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406484:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406494:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  4064a4:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4064cc:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4064f4:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  406504:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  406528:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406538:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406548:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406558:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406570:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406580:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406590:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  4065a8:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  4065b8:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  4065c8:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  4065e0:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  4065f0:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406600:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406618:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406628:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406638:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406650:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406660:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406670:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40668c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40669c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  4066ac:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  4066c8:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  4066e0:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4066f8:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406708:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406718:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406730:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406740:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406750:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406768:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406778:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406788:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  4067a0:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  4067b0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4067c0:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  4067d8:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  4067e8:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4067f8:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406810:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406820:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406830:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406848:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406858:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406868:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406880:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406890:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  4068a0:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  4068b8:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4068c8:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  4068d8:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  4068f0:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406900:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406910:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406928:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406938:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406948:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406960:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406970:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406980:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406998:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  4069a8:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  4069b8:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  4069d0:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  4069e0:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  4069f0:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406a08:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406a18:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406a28:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406a40:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406a50:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406a60:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406a88:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406a98:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406ab4:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406acc:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406adc:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406aec:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406b04:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406b14:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406b24:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  406b3c:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  406b4c:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  406b5c:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  406b6c:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  406b7c:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  406b8c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  406b9c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  406bac:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  406bbc:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  406bcc:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  406be4:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  406bf4:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406c04:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  406c20:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  406c3c:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  406c58:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  406c68:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  406c78:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  406c90:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  406cac:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  406cc8:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  406ce4:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  406d00:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  406d1c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  406d38:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  406d54:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  406d64:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  406d74:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  406d84:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  406d94:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  406da4:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  406db4:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  406dc4:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  406dd4:	0000 0000 2020 2020 2020 2020 2020 0000     ....          ..
  406de4:	2e25 6c32 2066 6d63 0000 0000 5245 4f52     %.2lf cm....ERRO
  406df4:	2152 4320 6568 6b63 6320 6e6f 656e 7463     R! Check connect
  406e04:	6f69 736e 0021 0000                         ions!...

00406e0c <_global_impure_ptr>:
  406e0c:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  406e1c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406e2c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406e3c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406e4c:	296c 0000 0030 0000                         l)..0...

00406e54 <blanks.7223>:
  406e54:	2020 2020 2020 2020 2020 2020 2020 2020                     

00406e64 <zeroes.7224>:
  406e64:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  406e74:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  406e84:	0000 0000                                   ....

00406e88 <__mprec_bigtens>:
  406e88:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406e98:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406ea8:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406eb0 <__mprec_tens>:
  406eb0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  406ec0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  406ed0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  406ee0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  406ef0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  406f00:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  406f10:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406f20:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406f30:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406f40:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406f50:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406f60:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406f70:	9db4 79d9 7843 44ea                         ...yCx.D

00406f78 <p05.6055>:
  406f78:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  406f88:	4f50 4953 0058 0000 002e 0000               POSIX.......

00406f94 <_ctype_>:
  406f94:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406fa4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406fb4:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406fc4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406fd4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406fe4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406ff4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407004:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407014:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407098 <_init>:
  407098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40709a:	bf00      	nop
  40709c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40709e:	bc08      	pop	{r3}
  4070a0:	469e      	mov	lr, r3
  4070a2:	4770      	bx	lr

004070a4 <__init_array_start>:
  4070a4:	004038b9 	.word	0x004038b9

004070a8 <__frame_dummy_init_array_entry>:
  4070a8:	00400165                                e.@.

004070ac <_fini>:
  4070ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4070ae:	bf00      	nop
  4070b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4070b2:	bc08      	pop	{r3}
  4070b4:	469e      	mov	lr, r3
  4070b6:	4770      	bx	lr

004070b8 <__fini_array_start>:
  4070b8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6390 0040 0e0a 7d20               .....c@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <rtt_alarm>:
20400020:	3958 443c                                   X9<D

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0d30 2040                                   0.@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5fe9 0040 5ba9 0040 0000 0000 6f94 0040     ._@..[@......o@.
20400954:	6f90 0040 6e30 0040 6e30 0040 6e30 0040     .o@.0n@.0n@.0n@.
20400964:	6e30 0040 6e30 0040 6e30 0040 6e30 0040     0n@.0n@.0n@.0n@.
20400974:	6e30 0040 6e30 0040 ffff ffff ffff ffff     0n@.0n@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
