#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 22 08:42:28 2022
# Process ID: 15088
# Current directory: D:/Projects/Vivado_Projects/13-cpu-novem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14612 D:\Projects\Vivado_Projects\13-cpu-novem\13-cpu-novem.xpr
# Log file: D:/Projects/Vivado_Projects/13-cpu-novem/vivado.log
# Journal file: D:/Projects/Vivado_Projects/13-cpu-novem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 1089.773 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'walkingcra8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj walkingcra8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module walkingcra8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xelab -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot walkingcra8_behav xil_defaultlib.walkingcra8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot walkingcra8_behav xil_defaultlib.walkingcra8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:37]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:38]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:39]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:40]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:41]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:42]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:43]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1089.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'walkingcra8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj walkingcra8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/BranchCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2458] undeclared symbol ps, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v:41]
INFO: [VRFC 10-2458] undeclared symbol gs, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/CLA8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContrGen
INFO: [VRFC 10-2458] undeclared symbol s7, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLU4
INFO: [VRFC 10-2458] undeclared symbol p4, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2458] undeclared symbol p3, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2458] undeclared symbol p2, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2458] undeclared symbol p1, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/d_reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg32file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2458] undeclared symbol imem0, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:121]
INFO: [VRFC 10-2458] undeclared symbol imem1, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:121]
INFO: [VRFC 10-2458] undeclared symbol imem2, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:121]
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:129]
INFO: [VRFC 10-2458] undeclared symbol x2, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:129]
INFO: [VRFC 10-2458] undeclared symbol x3, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:129]
INFO: [VRFC 10-2458] undeclared symbol x4, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:129]
INFO: [VRFC 10-2458] undeclared symbol dmem0, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:151]
INFO: [VRFC 10-2458] undeclared symbol dmem1, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:151]
INFO: [VRFC 10-2458] undeclared symbol dmem2, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:151]
INFO: [VRFC 10-2458] undeclared symbol dpc, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:163]
INFO: [VRFC 10-2458] undeclared symbol dnextpc, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:164]
INFO: [VRFC 10-2458] undeclared symbol PCA, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:165]
INFO: [VRFC 10-2458] undeclared symbol PCB, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:166]
INFO: [VRFC 10-2458] undeclared symbol PCASRC, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCBSRC, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:168]
INFO: [VRFC 10-2458] undeclared symbol dbgresult, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/testmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testmem
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xelab -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot walkingcra8_behav xil_defaultlib.walkingcra8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot walkingcra8_behav xil_defaultlib.walkingcra8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:37]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:38]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:39]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:40]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:41]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:42]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:43]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1089.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/cra8.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xelab -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'm2' on this module [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:121]
ERROR: [VRFC 10-3180] cannot find port 'm2' on this module [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:151]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1089.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/Adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/BranchCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2458] undeclared symbol ps, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v:41]
INFO: [VRFC 10-2458] undeclared symbol gs, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/CLA8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContrGen
INFO: [VRFC 10-2458] undeclared symbol s7, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLU4
INFO: [VRFC 10-2458] undeclared symbol p4, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2458] undeclared symbol p3, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2458] undeclared symbol p2, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2458] undeclared symbol p1, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/d_reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg32file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2458] undeclared symbol x1, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:125]
INFO: [VRFC 10-2458] undeclared symbol x2, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:125]
INFO: [VRFC 10-2458] undeclared symbol x3, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:125]
INFO: [VRFC 10-2458] undeclared symbol x4, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:125]
INFO: [VRFC 10-2458] undeclared symbol dpc, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:157]
INFO: [VRFC 10-2458] undeclared symbol dnextpc, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:158]
INFO: [VRFC 10-2458] undeclared symbol PCA, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:159]
INFO: [VRFC 10-2458] undeclared symbol PCB, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:160]
INFO: [VRFC 10-2458] undeclared symbol PCASRC, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:161]
INFO: [VRFC 10-2458] undeclared symbol PCBSRC, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:162]
INFO: [VRFC 10-2458] undeclared symbol dbgresult, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:163]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/testmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xelab -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'x1' [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.d_reg32file
Compiling module xil_defaultlib.InstrToImm
Compiling module xil_defaultlib.ContrGen
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.CLU4
Compiling module xil_defaultlib.CLA4
Compiling module xil_defaultlib.CLA8
Compiling module xil_defaultlib.Adder32
Compiling module xil_defaultlib.barrelsft32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCond
Compiling module xil_defaultlib.rv32is
Compiling module xil_defaultlib.testmem
Compiling module xil_defaultlib.testdmem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_batch_vlg_tst
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_batch_vlg_tst_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/xsim.dir/cpu_batch_vlg_tst_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/xsim.dir/cpu_batch_vlg_tst_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 22 10:20:42 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 98.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 22 10:20:42 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '27' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_batch_vlg_tst_behav -key {Behavioral:sim_1:Functional:cpu_batch_vlg_tst} -tclbatch {cpu_batch_vlg_tst.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cpu_batch_vlg_tst.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File rv32ui-p-simple.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case rv32ui-p-simple ~~~
WARNING: File rv32ui-p-simple_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case rv32ui-p-simple unknown error in cycle  -1.
WARNING: File rv32ui-p-add.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-add ~~~
WARNING: File rv32ui-p-add_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-add unknown error in cycle  -1.
WARNING: File rv32ui-p-addi.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-addi ~~~
WARNING: File rv32ui-p-addi_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-addi unknown error in cycle  -1.
WARNING: File rv32ui-p-and.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-and ~~~
WARNING: File rv32ui-p-and_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-and unknown error in cycle  -1.
WARNING: File rv32ui-p-andi.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-andi ~~~
WARNING: File rv32ui-p-andi_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-andi unknown error in cycle  -1.
WARNING: File rv32ui-p-auipc.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case  rv32ui-p-auipc ~~~
WARNING: File rv32ui-p-auipc_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case  rv32ui-p-auipc unknown error in cycle  -1.
WARNING: File rv32ui-p-beq.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-beq ~~~
WARNING: File rv32ui-p-beq_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-beq unknown error in cycle  -1.
WARNING: File rv32ui-p-bge.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-bge ~~~
WARNING: File rv32ui-p-bge_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-bge unknown error in cycle  -1.
WARNING: File rv32ui-p-bgeu.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-bgeu ~~~
WARNING: File rv32ui-p-bgeu_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-bgeu unknown error in cycle  -1.
WARNING: File rv32ui-p-blt.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-blt ~~~
WARNING: File rv32ui-p-blt_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-blt unknown error in cycle  -1.
WARNING: File rv32ui-p-bltu.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-bltu ~~~
WARNING: File rv32ui-p-bltu_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-bltu unknown error in cycle  -1.
WARNING: File rv32ui-p-bne.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-bne ~~~
WARNING: File rv32ui-p-bne_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-bne unknown error in cycle  -1.
WARNING: File rv32ui-p-jal.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-jal ~~~
WARNING: File rv32ui-p-jal_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-jal unknown error in cycle  -1.
WARNING: File rv32ui-p-jalr.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-jalr ~~~
WARNING: File rv32ui-p-jalr_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-jalr unknown error in cycle  -1.
WARNING: File rv32ui-p-lb.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-lb ~~~
WARNING: File rv32ui-p-lb_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-lb unknown error in cycle  -1.
WARNING: File rv32ui-p-lbu.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-lbu ~~~
WARNING: File rv32ui-p-lbu_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-lbu unknown error in cycle  -1.
WARNING: File rv32ui-p-lh.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-lh ~~~
WARNING: File rv32ui-p-lh_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-lh unknown error in cycle  -1.
WARNING: File rv32ui-p-lhu.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-lhu ~~~
WARNING: File rv32ui-p-lhu_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-lhu unknown error in cycle  -1.
WARNING: File rv32ui-p-lui.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-lui ~~~
WARNING: File rv32ui-p-lui_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-lui unknown error in cycle  -1.
WARNING: File rv32ui-p-lw.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-lw ~~~
WARNING: File rv32ui-p-lw_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-lw unknown error in cycle  -1.
WARNING: File rv32ui-p-or.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-or ~~~
WARNING: File rv32ui-p-or_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-or unknown error in cycle  -1.
WARNING: File rv32ui-p-ori.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-ori ~~~
WARNING: File rv32ui-p-ori_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-ori unknown error in cycle  -1.
WARNING: File rv32ui-p-sb.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-sb ~~~
WARNING: File rv32ui-p-sb_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-sb unknown error in cycle  -1.
WARNING: File rv32ui-p-sh.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-sh ~~~
WARNING: File rv32ui-p-sh_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-sh unknown error in cycle  -1.
WARNING: File rv32ui-p-sll.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-sll ~~~
WARNING: File rv32ui-p-sll_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-sll unknown error in cycle  -1.
WARNING: File rv32ui-p-slli.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-slli ~~~
WARNING: File rv32ui-p-slli_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-slli unknown error in cycle  -1.
WARNING: File rv32ui-p-slt.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-slt ~~~
WARNING: File rv32ui-p-slt_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-slt unknown error in cycle  -1.
WARNING: File rv32ui-p-slti.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-slti ~~~
WARNING: File rv32ui-p-slti_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-slti unknown error in cycle  -1.
WARNING: File rv32ui-p-sltiu.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case  rv32ui-p-sltiu ~~~
WARNING: File rv32ui-p-sltiu_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case  rv32ui-p-sltiu unknown error in cycle  -1.
WARNING: File rv32ui-p-sltu.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-sltu ~~~
WARNING: File rv32ui-p-sltu_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-sltu unknown error in cycle  -1.
WARNING: File rv32ui-p-sra.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-sra ~~~
WARNING: File rv32ui-p-sra_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-sra unknown error in cycle  -1.
WARNING: File rv32ui-p-srai.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-srai ~~~
WARNING: File rv32ui-p-srai_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-srai unknown error in cycle  -1.
WARNING: File rv32ui-p-srl.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-srl ~~~
WARNING: File rv32ui-p-srl_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-srl unknown error in cycle  -1.
WARNING: File rv32ui-p-srli.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case   rv32ui-p-srli ~~~
WARNING: File rv32ui-p-srli_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case   rv32ui-p-srli unknown error in cycle  -1.
WARNING: File rv32ui-p-sub.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-sub ~~~
WARNING: File rv32ui-p-sub_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case    rv32ui-p-sub unknown error in cycle  -1.
WARNING: File rv32ui-p-sw.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case     rv32ui-p-sw ~~~
WARNING: File rv32ui-p-sw_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ ERROR:test case     rv32ui-p-sw unknown error in cycle  -1.
WARNING: File rv32ui-p-xor.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 78 cannot be opened for reading. Please ensure that this file is available in the current working directory.
~~~ Begin test case    rv32ui-p-xor ~~~
WARNING: File rv32ui-p-xor_d.hex referenced on D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v at line 170 cannot be opened for reading. Please ensure that this file is available in the current working directory.
xsim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_batch_vlg_tst_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 1089.773 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.773 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.773 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xelab -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'x1' [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
~~~ Begin test case rv32ui-p-simple ~~~
~~~ ERROR:test case rv32ui-p-simple unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-add ~~~
~~~ ERROR:test case    rv32ui-p-add unknown error in cycle   0.
~~~ Begin test case   rv32ui-p-addi ~~~
~~~ ERROR:test case   rv32ui-p-addi unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-and ~~~
~~~ ERROR:test case    rv32ui-p-and unknown error in cycle   0.
~~~ Begin test case   rv32ui-p-andi ~~~
~~~ ERROR:test case   rv32ui-p-andi unknown error in cycle   0.
~~~ Begin test case  rv32ui-p-auipc ~~~
~~~ ERROR:test case  rv32ui-p-auipc unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-beq ~~~
~~~ ERROR:test case    rv32ui-p-beq unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-bge ~~~
~~~ ERROR:test case    rv32ui-p-bge unknown error in cycle   0.
~~~ Begin test case   rv32ui-p-bgeu ~~~
~~~ ERROR:test case   rv32ui-p-bgeu unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-blt ~~~
~~~ ERROR:test case    rv32ui-p-blt unknown error in cycle   0.
~~~ Begin test case   rv32ui-p-bltu ~~~
~~~ ERROR:test case   rv32ui-p-bltu unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-bne ~~~
~~~ ERROR:test case    rv32ui-p-bne unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-jal ~~~
~~~ ERROR:test case    rv32ui-p-jal unknown error in cycle   0.
~~~ Begin test case   rv32ui-p-jalr ~~~
~~~ ERROR:test case   rv32ui-p-jalr unknown error in cycle   0.
~~~ Begin test case     rv32ui-p-lb ~~~
~~~ ERROR:test case     rv32ui-p-lb unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-lbu ~~~
~~~ ERROR:test case    rv32ui-p-lbu unknown error in cycle   0.
~~~ Begin test case     rv32ui-p-lh ~~~
~~~ ERROR:test case     rv32ui-p-lh unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-lhu ~~~
~~~ ERROR:test case    rv32ui-p-lhu unknown error in cycle   0.
~~~ Begin test case    rv32ui-p-lui ~~~
~~~ ERROR:test case    rv32ui-p-lui unknown error in cycle   0.
~~~ Begin test case     rv32ui-p-lw ~~~
~~~ ERROR:test case     rv32ui-p-lw unknown error in cycle   0.
~~~ Begin test case     rv32ui-p-or ~~~
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 1089.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:38 ; elapsed = 00:07:28 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:07:28 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:02:17 ; elapsed = 00:24:26 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:02:18 ; elapsed = 00:24:27 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v
add_files -norecurse D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/mem.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/mem.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/d_reg8file.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/d_reg8file.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/Adder8.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/Adder8.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/BranchCond.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/BranchCond.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/dmem.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/dmem.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/testmem.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/testmem.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/32barrel.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/32barrel.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/testdmem.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/testdmem.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/CLA4.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/CLA8.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/CLA8.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/clu4.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/fa.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/fa.v
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v
add_files -norecurse {D:/Projects/Vivado_Projects/13-cpu-novem/testdmem.v D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v D:/Projects/Vivado_Projects/13-cpu-novem/testmem.v D:/Projects/Vivado_Projects/13-cpu-novem/d_reg8file.v D:/Projects/Vivado_Projects/13-cpu-novem/dmem.v D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v D:/Projects/Vivado_Projects/13-cpu-novem/BranchCond.v D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v D:/Projects/Vivado_Projects/13-cpu-novem/32barrel.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/32barrel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrelsft32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimplifiedAdder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/BranchCond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ContrGen
INFO: [VRFC 10-2458] undeclared symbol s7, assumed default net type wire [D:/Projects/Vivado_Projects/13-cpu-novem/ContrGen.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/InstrToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/d_reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_reg32file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-311] analyzing module rv32is
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/testdmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testdmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Vivado_Projects/13-cpu-novem/cpu_batch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_batch_vlg_tst
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xelab -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 801e0ca4a96242e79284cc2033060931 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_batch_vlg_tst_behav xil_defaultlib.cpu_batch_vlg_tst xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'm2' on this module [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:119]
ERROR: [VRFC 10-3180] cannot find port 'm2' on this module [D:/Projects/Vivado_Projects/13-cpu-novem/riscv-cpu.v:150]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1089.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse D:/Projects/Vivado_Projects/13-cpu-novem/mem.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Projects/Vivado_Projects/13-cpu-novem/mem.v] -no_script -reset -force -quiet
remove_files  D:/Projects/Vivado_Projects/13-cpu-novem/mem.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:34 ; elapsed = 00:06:16 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:35 ; elapsed = 00:06:17 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\cpu_batch.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Projects\Vivado_Projects\13-cpu-novem\riscv-cpu.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_batch_vlg_tst' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/Vivado_Projects/13-cpu-novem/13-cpu-novem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_batch_vlg_tst_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:27 ; elapsed = 00:06:40 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:06:40 . Memory (MB): peak = 1089.773 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 22 14:16:40 2022...
