// Seed: 77991150
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    output wand id_4,
    output wand id_5,
    input uwire id_6,
    output wire id_7,
    output wand id_8,
    output wire id_9,
    input tri0 id_10
);
endmodule
module module_1 #(
    parameter id_7 = 32'd65,
    parameter id_9 = 32'd77
) (
    input tri0 id_0,
    input tri0 id_1,
    output tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    input tri id_5,
    output tri id_6,
    output uwire _id_7,
    output tri id_8,
    output supply1 _id_9
);
  wire id_11;
  logic [id_9 : id_7] id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_1,
      id_8,
      id_3,
      id_4,
      id_5,
      id_3,
      id_6,
      id_8,
      id_1
  );
  logic id_13[1 : 1];
  ;
  logic [id_9 : -1] id_14;
  tri [1 : -1] id_15 = 1;
  final $clog2(56);
  ;
endmodule
