<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/pulley-interpreter-35.0.0/src/lib.rs`."><title>lib.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="pulley_interpreter" data-themes="" data-resource-suffix="" data-rustdoc-version="1.92.0 (ded5c06cf 2025-12-08)" data-channel="1.92.0" data-search-js="search-d69d8955.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-ce535bd0.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">pulley_interpreter/</div>lib.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-4"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! The pulley bytecode for fast interpreters.
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="attr">#![cfg_attr(docsrs, feature(doc_auto_cfg))]
<a href=#4 id=4 data-nosnippet>4</a>#![cfg_attr(pulley_tail_calls, feature(explicit_tail_calls))]
<a href=#5 id=5 data-nosnippet>5</a>#![cfg_attr(pulley_tail_calls, allow(incomplete_features, unstable_features))]
<a href=#6 id=6 data-nosnippet>6</a>#![deny(missing_docs)]
<a href=#7 id=7 data-nosnippet>7</a>#![no_std]
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a>#[cfg(feature = <span class="string">"std"</span>)]
<a href=#10 id=10 data-nosnippet>10</a>#[macro_use]
<a href=#11 id=11 data-nosnippet>11</a></span><span class="kw">extern crate </span>std;
<a href=#12 id=12 data-nosnippet>12</a>
<a href=#13 id=13 data-nosnippet>13</a><span class="attr">#[cfg(feature = <span class="string">"decode"</span>)]
<a href=#14 id=14 data-nosnippet>14</a></span><span class="kw">extern crate </span>alloc;
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a><span class="doccomment">/// Calls the given macro with each opcode.
<a href=#17 id=17 data-nosnippet>17</a>///
<a href=#18 id=18 data-nosnippet>18</a>/// # Instruction Guidelines
<a href=#19 id=19 data-nosnippet>19</a>///
<a href=#20 id=20 data-nosnippet>20</a>/// We're inventing an instruction set here which naturally brings a whole set
<a href=#21 id=21 data-nosnippet>21</a>/// of design questions. Note that this is explicitly intended to be only ever
<a href=#22 id=22 data-nosnippet>22</a>/// used for Pulley where there are a different set of design constraints than
<a href=#23 id=23 data-nosnippet>23</a>/// other instruction sets (e.g. general-purpose CPU ISAs). Some examples of
<a href=#24 id=24 data-nosnippet>24</a>/// constraints for Pulley are:
<a href=#25 id=25 data-nosnippet>25</a>///
<a href=#26 id=26 data-nosnippet>26</a>/// * Instructions must be portable to many architectures.
<a href=#27 id=27 data-nosnippet>27</a>/// * The Pulley ISA is mostly target-independent as the compilation target is
<a href=#28 id=28 data-nosnippet>28</a>///   currently only parameterized on pointer width and endianness.
<a href=#29 id=29 data-nosnippet>29</a>/// * Pulley instructions should be balance of time-to-decode and code size. For
<a href=#30 id=30 data-nosnippet>30</a>///   example super fancy bit-packing tricks might be tough to decode in
<a href=#31 id=31 data-nosnippet>31</a>///   software but might be worthwhile if it's quite common and greatly reduces
<a href=#32 id=32 data-nosnippet>32</a>///   the size of bytecode. There's not a hard-and-fast answer here, but a
<a href=#33 id=33 data-nosnippet>33</a>///   balance to be made.
<a href=#34 id=34 data-nosnippet>34</a>/// * Many "macro ops" are present to reduce the size of compiled bytecode so
<a href=#35 id=35 data-nosnippet>35</a>///   there is a wide set of duplicate functionality between opcodes (and this
<a href=#36 id=36 data-nosnippet>36</a>///   is expected).
<a href=#37 id=37 data-nosnippet>37</a>///
<a href=#38 id=38 data-nosnippet>38</a>/// Given all this it's also useful to have a set of guidelines used to name and
<a href=#39 id=39 data-nosnippet>39</a>/// develop Pulley instructions. As of the time of this writing it's still
<a href=#40 id=40 data-nosnippet>40</a>/// pretty early days for Pulley so some of these guidelines may change over
<a href=#41 id=41 data-nosnippet>41</a>/// time. Additionally instructions don't necessarily all follow these
<a href=#42 id=42 data-nosnippet>42</a>/// conventions and that may also change over time. With that in mind, here's a
<a href=#43 id=43 data-nosnippet>43</a>/// rough set of guidelines:
<a href=#44 id=44 data-nosnippet>44</a>///
<a href=#45 id=45 data-nosnippet>45</a>/// * Most instructions are prefixed with `x`, `f`, or `v`, indicating which
<a href=#46 id=46 data-nosnippet>46</a>///   type of register they're operating on. (e.g. `xadd32` operates on the `x`
<a href=#47 id=47 data-nosnippet>47</a>///   integer registers and `fadd32` operates on the `f` float registers).
<a href=#48 id=48 data-nosnippet>48</a>///
<a href=#49 id=49 data-nosnippet>49</a>/// * Most instructions are suffixed or otherwise contain the bit width they're
<a href=#50 id=50 data-nosnippet>50</a>///   operating on. For example `xadd32` is a 32-bit addition.
<a href=#51 id=51 data-nosnippet>51</a>///
<a href=#52 id=52 data-nosnippet>52</a>/// * If an instruction operates on signed or unsigned data (such as division
<a href=#53 id=53 data-nosnippet>53</a>///   and remainder), then the instruction is suffixed with `_s` or `_u`.
<a href=#54 id=54 data-nosnippet>54</a>///
<a href=#55 id=55 data-nosnippet>55</a>/// * Instructions operate on either 32 or 64-bit parts of a register.
<a href=#56 id=56 data-nosnippet>56</a>///   Instructions modifying only 32-bits of a register always modify the "low"
<a href=#57 id=57 data-nosnippet>57</a>///   part of a register and leave the upper part unmodified. This is intended
<a href=#58 id=58 data-nosnippet>58</a>///   to help 32-bit platforms where if most operations are 32-bit there's no
<a href=#59 id=59 data-nosnippet>59</a>///   need for extra instructions to sign or zero extend and modify the upper
<a href=#60 id=60 data-nosnippet>60</a>///   half of the register.
<a href=#61 id=61 data-nosnippet>61</a>///
<a href=#62 id=62 data-nosnippet>62</a>/// * Binops use `BinaryOperands&lt;T&gt;` for the destination and argument registers.
<a href=#63 id=63 data-nosnippet>63</a>///
<a href=#64 id=64 data-nosnippet>64</a>/// * Instructions operating on memory contain a few pieces of information:
<a href=#65 id=65 data-nosnippet>65</a>///
<a href=#66 id=66 data-nosnippet>66</a>///   ```text
<a href=#67 id=67 data-nosnippet>67</a>///   xload16le_u32_o32
<a href=#68 id=68 data-nosnippet>68</a>///   │└─┬┘└┤└┤ └┬┘ └┬┘
<a href=#69 id=69 data-nosnippet>69</a>///   │  │  │ │  │   ▼
<a href=#70 id=70 data-nosnippet>70</a>///   │  │  │ │  │   addressing mode
<a href=#71 id=71 data-nosnippet>71</a>///   │  │  │ │  ▼
<a href=#72 id=72 data-nosnippet>72</a>///   │  │  │ │  width of register modified + sign-extension (optional)
<a href=#73 id=73 data-nosnippet>73</a>///   │  │  │ ▼
<a href=#74 id=74 data-nosnippet>74</a>///   │  │  │ endianness of the operation (le/be)
<a href=#75 id=75 data-nosnippet>75</a>///   │  │  ▼
<a href=#76 id=76 data-nosnippet>76</a>///   │  │  bit-width of the operation
<a href=#77 id=77 data-nosnippet>77</a>///   │  ▼
<a href=#78 id=78 data-nosnippet>78</a>///   │  what's happening (load/store)
<a href=#79 id=79 data-nosnippet>79</a>///   ▼
<a href=#80 id=80 data-nosnippet>80</a>///   register being operated on (x/f/z)
<a href=#81 id=81 data-nosnippet>81</a>///   ```
<a href=#82 id=82 data-nosnippet>82</a>///
<a href=#83 id=83 data-nosnippet>83</a>/// More guidelines might get added here over time, and if you have any
<a href=#84 id=84 data-nosnippet>84</a>/// questions feel free to raise them and we can try to add them here as well!
<a href=#85 id=85 data-nosnippet>85</a></span><span class="attr">#[macro_export]
<a href=#86 id=86 data-nosnippet>86</a></span><span class="macro">macro_rules!</span> for_each_op {
<a href=#87 id=87 data-nosnippet>87</a>    ( <span class="macro-nonterminal">$</span><span class="kw">macro</span>:<span class="macro-nonterminal">ident </span>) =&gt; {
<a href=#88 id=88 data-nosnippet>88</a>        <span class="macro-nonterminal">$</span><span class="macro">macro!</span> {
<a href=#89 id=89 data-nosnippet>89</a>            <span class="doccomment">/// Transfer control the address in the `lr` register.
<a href=#90 id=90 data-nosnippet>90</a>            </span><span class="macro-nonterminal">ret </span>= Ret;
<a href=#91 id=91 data-nosnippet>91</a>
<a href=#92 id=92 data-nosnippet>92</a>            <span class="doccomment">/// Transfer control to the PC at the given offset and set the `lr`
<a href=#93 id=93 data-nosnippet>93</a>            /// register to the PC just after this instruction.
<a href=#94 id=94 data-nosnippet>94</a>            ///
<a href=#95 id=95 data-nosnippet>95</a>            /// This instruction generally assumes that the Pulley ABI is being
<a href=#96 id=96 data-nosnippet>96</a>            /// respected where arguments are in argument registers (starting at
<a href=#97 id=97 data-nosnippet>97</a>            /// x0 for integer arguments) and results are in result registers.
<a href=#98 id=98 data-nosnippet>98</a>            /// This instruction itself assume that all arguments are already in
<a href=#99 id=99 data-nosnippet>99</a>            /// their registers. Subsequent instructions below enable moving
<a href=#100 id=100 data-nosnippet>100</a>            /// arguments into the correct registers as part of the same call
<a href=#101 id=101 data-nosnippet>101</a>            /// instruction.
<a href=#102 id=102 data-nosnippet>102</a>            </span>call = Call { offset: PcRelOffset };
<a href=#103 id=103 data-nosnippet>103</a>            <span class="doccomment">/// Like `call`, but also `x0 = arg1`
<a href=#104 id=104 data-nosnippet>104</a>            </span>call1 = Call1 { arg1: XReg, offset: PcRelOffset };
<a href=#105 id=105 data-nosnippet>105</a>            <span class="doccomment">/// Like `call`, but also `x0, x1 = arg1, arg2`
<a href=#106 id=106 data-nosnippet>106</a>            </span>call2 = Call2 { arg1: XReg, arg2: XReg, offset: PcRelOffset };
<a href=#107 id=107 data-nosnippet>107</a>            <span class="doccomment">/// Like `call`, but also `x0, x1, x2 = arg1, arg2, arg3`
<a href=#108 id=108 data-nosnippet>108</a>            </span>call3 = Call3 { arg1: XReg, arg2: XReg, arg3: XReg, offset: PcRelOffset };
<a href=#109 id=109 data-nosnippet>109</a>            <span class="doccomment">/// Like `call`, but also `x0, x1, x2, x3 = arg1, arg2, arg3, arg4`
<a href=#110 id=110 data-nosnippet>110</a>            </span>call4 = Call4 { arg1: XReg, arg2: XReg, arg3: XReg, arg4: XReg, offset: PcRelOffset };
<a href=#111 id=111 data-nosnippet>111</a>
<a href=#112 id=112 data-nosnippet>112</a>            <span class="doccomment">/// Transfer control to the PC in `reg` and set `lr` to the PC just
<a href=#113 id=113 data-nosnippet>113</a>            /// after this instruction.
<a href=#114 id=114 data-nosnippet>114</a>            </span>call_indirect = CallIndirect { reg: XReg };
<a href=#115 id=115 data-nosnippet>115</a>
<a href=#116 id=116 data-nosnippet>116</a>            <span class="doccomment">/// Unconditionally transfer control to the PC at the given offset.
<a href=#117 id=117 data-nosnippet>117</a>            </span>jump = Jump { offset: PcRelOffset };
<a href=#118 id=118 data-nosnippet>118</a>
<a href=#119 id=119 data-nosnippet>119</a>            <span class="doccomment">/// Unconditionally transfer control to the PC at specified
<a href=#120 id=120 data-nosnippet>120</a>            /// register.
<a href=#121 id=121 data-nosnippet>121</a>            </span>xjump = XJump { reg: XReg };
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a>            <span class="doccomment">/// Conditionally transfer control to the given PC offset if
<a href=#124 id=124 data-nosnippet>124</a>            /// `low32(cond)` contains a non-zero value.
<a href=#125 id=125 data-nosnippet>125</a>            </span>br_if32 = BrIf { cond: XReg, offset: PcRelOffset };
<a href=#126 id=126 data-nosnippet>126</a>
<a href=#127 id=127 data-nosnippet>127</a>            <span class="doccomment">/// Conditionally transfer control to the given PC offset if
<a href=#128 id=128 data-nosnippet>128</a>            /// `low32(cond)` contains a zero value.
<a href=#129 id=129 data-nosnippet>129</a>            </span>br_if_not32 = BrIfNot { cond: XReg, offset: PcRelOffset };
<a href=#130 id=130 data-nosnippet>130</a>
<a href=#131 id=131 data-nosnippet>131</a>            <span class="doccomment">/// Branch if `a == b`.
<a href=#132 id=132 data-nosnippet>132</a>            </span>br_if_xeq32 = BrIfXeq32 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#133 id=133 data-nosnippet>133</a>            <span class="doccomment">/// Branch if `a != `b.
<a href=#134 id=134 data-nosnippet>134</a>            </span>br_if_xneq32 = BrIfXneq32 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#135 id=135 data-nosnippet>135</a>            <span class="doccomment">/// Branch if signed `a &lt; b`.
<a href=#136 id=136 data-nosnippet>136</a>            </span>br_if_xslt32 = BrIfXslt32 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#137 id=137 data-nosnippet>137</a>            <span class="doccomment">/// Branch if signed `a &lt;= b`.
<a href=#138 id=138 data-nosnippet>138</a>            </span>br_if_xslteq32 = BrIfXslteq32 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#139 id=139 data-nosnippet>139</a>            <span class="doccomment">/// Branch if unsigned `a &lt; b`.
<a href=#140 id=140 data-nosnippet>140</a>            </span>br_if_xult32 = BrIfXult32 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#141 id=141 data-nosnippet>141</a>            <span class="doccomment">/// Branch if unsigned `a &lt;= b`.
<a href=#142 id=142 data-nosnippet>142</a>            </span>br_if_xulteq32 = BrIfXulteq32 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#143 id=143 data-nosnippet>143</a>            <span class="doccomment">/// Branch if `a == b`.
<a href=#144 id=144 data-nosnippet>144</a>            </span>br_if_xeq64 = BrIfXeq64 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#145 id=145 data-nosnippet>145</a>            <span class="doccomment">/// Branch if `a != `b.
<a href=#146 id=146 data-nosnippet>146</a>            </span>br_if_xneq64 = BrIfXneq64 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#147 id=147 data-nosnippet>147</a>            <span class="doccomment">/// Branch if signed `a &lt; b`.
<a href=#148 id=148 data-nosnippet>148</a>            </span>br_if_xslt64 = BrIfXslt64 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#149 id=149 data-nosnippet>149</a>            <span class="doccomment">/// Branch if signed `a &lt;= b`.
<a href=#150 id=150 data-nosnippet>150</a>            </span>br_if_xslteq64 = BrIfXslteq64 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#151 id=151 data-nosnippet>151</a>            <span class="doccomment">/// Branch if unsigned `a &lt; b`.
<a href=#152 id=152 data-nosnippet>152</a>            </span>br_if_xult64 = BrIfXult64 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#153 id=153 data-nosnippet>153</a>            <span class="doccomment">/// Branch if unsigned `a &lt;= b`.
<a href=#154 id=154 data-nosnippet>154</a>            </span>br_if_xulteq64 = BrIfXulteq64 { a: XReg, b: XReg, offset: PcRelOffset };
<a href=#155 id=155 data-nosnippet>155</a>
<a href=#156 id=156 data-nosnippet>156</a>            <span class="doccomment">/// Branch if `a == b`.
<a href=#157 id=157 data-nosnippet>157</a>            </span>br_if_xeq32_i8 = BrIfXeq32I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#158 id=158 data-nosnippet>158</a>            <span class="doccomment">/// Branch if `a == b`.
<a href=#159 id=159 data-nosnippet>159</a>            </span>br_if_xeq32_i32 = BrIfXeq32I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#160 id=160 data-nosnippet>160</a>            <span class="doccomment">/// Branch if `a != `b.
<a href=#161 id=161 data-nosnippet>161</a>            </span>br_if_xneq32_i8 = BrIfXneq32I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#162 id=162 data-nosnippet>162</a>            <span class="doccomment">/// Branch if `a != `b.
<a href=#163 id=163 data-nosnippet>163</a>            </span>br_if_xneq32_i32 = BrIfXneq32I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#164 id=164 data-nosnippet>164</a>            <span class="doccomment">/// Branch if signed `a &lt; b`.
<a href=#165 id=165 data-nosnippet>165</a>            </span>br_if_xslt32_i8 = BrIfXslt32I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#166 id=166 data-nosnippet>166</a>            <span class="doccomment">/// Branch if signed `a &lt; b`.
<a href=#167 id=167 data-nosnippet>167</a>            </span>br_if_xslt32_i32 = BrIfXslt32I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#168 id=168 data-nosnippet>168</a>            <span class="doccomment">/// Branch if signed `a &gt; b`.
<a href=#169 id=169 data-nosnippet>169</a>            </span>br_if_xsgt32_i8 = BrIfXsgt32I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#170 id=170 data-nosnippet>170</a>            <span class="doccomment">/// Branch if signed `a &gt; b`.
<a href=#171 id=171 data-nosnippet>171</a>            </span>br_if_xsgt32_i32 = BrIfXsgt32I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#172 id=172 data-nosnippet>172</a>            <span class="doccomment">/// Branch if signed `a &lt;= b`.
<a href=#173 id=173 data-nosnippet>173</a>            </span>br_if_xslteq32_i8 = BrIfXslteq32I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#174 id=174 data-nosnippet>174</a>            <span class="doccomment">/// Branch if signed `a &lt;= b`.
<a href=#175 id=175 data-nosnippet>175</a>            </span>br_if_xslteq32_i32 = BrIfXslteq32I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#176 id=176 data-nosnippet>176</a>            <span class="doccomment">/// Branch if signed `a &gt;= b`.
<a href=#177 id=177 data-nosnippet>177</a>            </span>br_if_xsgteq32_i8 = BrIfXsgteq32I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#178 id=178 data-nosnippet>178</a>            <span class="doccomment">/// Branch if signed `a &gt;= b`.
<a href=#179 id=179 data-nosnippet>179</a>            </span>br_if_xsgteq32_i32 = BrIfXsgteq32I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#180 id=180 data-nosnippet>180</a>            <span class="doccomment">/// Branch if unsigned `a &lt; b`.
<a href=#181 id=181 data-nosnippet>181</a>            </span>br_if_xult32_u8 = BrIfXult32U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#182 id=182 data-nosnippet>182</a>            <span class="doccomment">/// Branch if unsigned `a &lt; b`.
<a href=#183 id=183 data-nosnippet>183</a>            </span>br_if_xult32_u32 = BrIfXult32U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#184 id=184 data-nosnippet>184</a>            <span class="doccomment">/// Branch if unsigned `a &lt;= b`.
<a href=#185 id=185 data-nosnippet>185</a>            </span>br_if_xulteq32_u8 = BrIfXulteq32U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#186 id=186 data-nosnippet>186</a>            <span class="doccomment">/// Branch if unsigned `a &lt;= b`.
<a href=#187 id=187 data-nosnippet>187</a>            </span>br_if_xulteq32_u32 = BrIfXulteq32U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#188 id=188 data-nosnippet>188</a>            <span class="doccomment">/// Branch if unsigned `a &gt; b`.
<a href=#189 id=189 data-nosnippet>189</a>            </span>br_if_xugt32_u8 = BrIfXugt32U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#190 id=190 data-nosnippet>190</a>            <span class="doccomment">/// Branch if unsigned `a &gt; b`.
<a href=#191 id=191 data-nosnippet>191</a>            </span>br_if_xugt32_u32 = BrIfXugt32U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#192 id=192 data-nosnippet>192</a>            <span class="doccomment">/// Branch if unsigned `a &gt;= b`.
<a href=#193 id=193 data-nosnippet>193</a>            </span>br_if_xugteq32_u8 = BrIfXugteq32U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#194 id=194 data-nosnippet>194</a>            <span class="doccomment">/// Branch if unsigned `a &gt;= b`.
<a href=#195 id=195 data-nosnippet>195</a>            </span>br_if_xugteq32_u32 = BrIfXugteq32U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#196 id=196 data-nosnippet>196</a>
<a href=#197 id=197 data-nosnippet>197</a>            <span class="doccomment">/// Branch if `a == b`.
<a href=#198 id=198 data-nosnippet>198</a>            </span>br_if_xeq64_i8 = BrIfXeq64I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#199 id=199 data-nosnippet>199</a>            <span class="doccomment">/// Branch if `a == b`.
<a href=#200 id=200 data-nosnippet>200</a>            </span>br_if_xeq64_i32 = BrIfXeq64I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#201 id=201 data-nosnippet>201</a>            <span class="doccomment">/// Branch if `a != `b.
<a href=#202 id=202 data-nosnippet>202</a>            </span>br_if_xneq64_i8 = BrIfXneq64I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#203 id=203 data-nosnippet>203</a>            <span class="doccomment">/// Branch if `a != `b.
<a href=#204 id=204 data-nosnippet>204</a>            </span>br_if_xneq64_i32 = BrIfXneq64I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#205 id=205 data-nosnippet>205</a>            <span class="doccomment">/// Branch if signed `a &lt; b`.
<a href=#206 id=206 data-nosnippet>206</a>            </span>br_if_xslt64_i8 = BrIfXslt64I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#207 id=207 data-nosnippet>207</a>            <span class="doccomment">/// Branch if signed `a &lt; b`.
<a href=#208 id=208 data-nosnippet>208</a>            </span>br_if_xslt64_i32 = BrIfXslt64I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#209 id=209 data-nosnippet>209</a>            <span class="doccomment">/// Branch if signed `a &gt; b`.
<a href=#210 id=210 data-nosnippet>210</a>            </span>br_if_xsgt64_i8 = BrIfXsgt64I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#211 id=211 data-nosnippet>211</a>            <span class="doccomment">/// Branch if signed `a &gt; b`.
<a href=#212 id=212 data-nosnippet>212</a>            </span>br_if_xsgt64_i32 = BrIfXsgt64I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#213 id=213 data-nosnippet>213</a>            <span class="doccomment">/// Branch if signed `a &lt;= b`.
<a href=#214 id=214 data-nosnippet>214</a>            </span>br_if_xslteq64_i8 = BrIfXslteq64I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#215 id=215 data-nosnippet>215</a>            <span class="doccomment">/// Branch if signed `a &lt;= b`.
<a href=#216 id=216 data-nosnippet>216</a>            </span>br_if_xslteq64_i32 = BrIfXslteq64I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#217 id=217 data-nosnippet>217</a>            <span class="doccomment">/// Branch if signed `a &gt;= b`.
<a href=#218 id=218 data-nosnippet>218</a>            </span>br_if_xsgteq64_i8 = BrIfXsgteq64I8 { a: XReg, b: i8, offset: PcRelOffset };
<a href=#219 id=219 data-nosnippet>219</a>            <span class="doccomment">/// Branch if signed `a &gt;= b`.
<a href=#220 id=220 data-nosnippet>220</a>            </span>br_if_xsgteq64_i32 = BrIfXsgteq64I32 { a: XReg, b: i32, offset: PcRelOffset };
<a href=#221 id=221 data-nosnippet>221</a>            <span class="doccomment">/// Branch if unsigned `a &lt; b`.
<a href=#222 id=222 data-nosnippet>222</a>            </span>br_if_xult64_u8 = BrIfXult64U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#223 id=223 data-nosnippet>223</a>            <span class="doccomment">/// Branch if unsigned `a &lt; b`.
<a href=#224 id=224 data-nosnippet>224</a>            </span>br_if_xult64_u32 = BrIfXult64U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#225 id=225 data-nosnippet>225</a>            <span class="doccomment">/// Branch if unsigned `a &lt;= b`.
<a href=#226 id=226 data-nosnippet>226</a>            </span>br_if_xulteq64_u8 = BrIfXulteq64U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#227 id=227 data-nosnippet>227</a>            <span class="doccomment">/// Branch if unsigned `a &lt;= b`.
<a href=#228 id=228 data-nosnippet>228</a>            </span>br_if_xulteq64_u32 = BrIfXulteq64U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#229 id=229 data-nosnippet>229</a>            <span class="doccomment">/// Branch if unsigned `a &gt; b`.
<a href=#230 id=230 data-nosnippet>230</a>            </span>br_if_xugt64_u8 = BrIfXugt64U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#231 id=231 data-nosnippet>231</a>            <span class="doccomment">/// Branch if unsigned `a &gt; b`.
<a href=#232 id=232 data-nosnippet>232</a>            </span>br_if_xugt64_u32 = BrIfXugt64U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#233 id=233 data-nosnippet>233</a>            <span class="doccomment">/// Branch if unsigned `a &gt;= b`.
<a href=#234 id=234 data-nosnippet>234</a>            </span>br_if_xugteq64_u8 = BrIfXugteq64U8 { a: XReg, b: u8, offset: PcRelOffset };
<a href=#235 id=235 data-nosnippet>235</a>            <span class="doccomment">/// Branch if unsigned `a &gt;= b`.
<a href=#236 id=236 data-nosnippet>236</a>            </span>br_if_xugteq64_u32 = BrIfXugteq64U32 { a: XReg, b: u32, offset: PcRelOffset };
<a href=#237 id=237 data-nosnippet>237</a>
<a href=#238 id=238 data-nosnippet>238</a>            <span class="doccomment">/// Branch to the label indicated by `low32(idx)`.
<a href=#239 id=239 data-nosnippet>239</a>            ///
<a href=#240 id=240 data-nosnippet>240</a>            /// After this instruction are `amt` instances of `PcRelOffset`
<a href=#241 id=241 data-nosnippet>241</a>            /// and the `idx` selects which one will be branched to. The value
<a href=#242 id=242 data-nosnippet>242</a>            /// of `idx` is clamped to `amt - 1` (e.g. the last offset is the
<a href=#243 id=243 data-nosnippet>243</a>            /// "default" one.
<a href=#244 id=244 data-nosnippet>244</a>            </span>br_table32 = BrTable32 { idx: XReg, amt: u32 };
<a href=#245 id=245 data-nosnippet>245</a>
<a href=#246 id=246 data-nosnippet>246</a>            <span class="doccomment">/// Move between `x` registers.
<a href=#247 id=247 data-nosnippet>247</a>            </span>xmov = Xmov { dst: XReg, src: XReg };
<a href=#248 id=248 data-nosnippet>248</a>
<a href=#249 id=249 data-nosnippet>249</a>            <span class="doccomment">/// Set `dst = 0`
<a href=#250 id=250 data-nosnippet>250</a>            </span>xzero = Xzero { dst: XReg };
<a href=#251 id=251 data-nosnippet>251</a>            <span class="doccomment">/// Set `dst = 1`
<a href=#252 id=252 data-nosnippet>252</a>            </span>xone = Xone { dst: XReg };
<a href=#253 id=253 data-nosnippet>253</a>            <span class="doccomment">/// Set `dst = sign_extend(imm8)`.
<a href=#254 id=254 data-nosnippet>254</a>            </span>xconst8 = Xconst8 { dst: XReg, imm: i8 };
<a href=#255 id=255 data-nosnippet>255</a>            <span class="doccomment">/// Set `dst = sign_extend(imm16)`.
<a href=#256 id=256 data-nosnippet>256</a>            </span>xconst16 = Xconst16 { dst: XReg, imm: i16 };
<a href=#257 id=257 data-nosnippet>257</a>            <span class="doccomment">/// Set `dst = sign_extend(imm32)`.
<a href=#258 id=258 data-nosnippet>258</a>            </span>xconst32 = Xconst32 { dst: XReg, imm: i32 };
<a href=#259 id=259 data-nosnippet>259</a>            <span class="doccomment">/// Set `dst = imm64`.
<a href=#260 id=260 data-nosnippet>260</a>            </span>xconst64 = Xconst64 { dst: XReg, imm: i64 };
<a href=#261 id=261 data-nosnippet>261</a>
<a href=#262 id=262 data-nosnippet>262</a>            <span class="doccomment">/// 32-bit wrapping addition: `low32(dst) = low32(src1) + low32(src2)`.
<a href=#263 id=263 data-nosnippet>263</a>            ///
<a href=#264 id=264 data-nosnippet>264</a>            /// The upper 32-bits of `dst` are unmodified.
<a href=#265 id=265 data-nosnippet>265</a>            </span>xadd32 = Xadd32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#266 id=266 data-nosnippet>266</a>            <span class="doccomment">/// Same as `xadd32` but `src2` is a zero-extended 8-bit immediate.
<a href=#267 id=267 data-nosnippet>267</a>            </span>xadd32_u8 = Xadd32U8 { dst: XReg, src1: XReg, src2: u8 };
<a href=#268 id=268 data-nosnippet>268</a>            <span class="doccomment">/// Same as `xadd32` but `src2` is a 32-bit immediate.
<a href=#269 id=269 data-nosnippet>269</a>            </span>xadd32_u32 = Xadd32U32 { dst: XReg, src1: XReg, src2: u32 };
<a href=#270 id=270 data-nosnippet>270</a>
<a href=#271 id=271 data-nosnippet>271</a>            <span class="doccomment">/// 64-bit wrapping addition: `dst = src1 + src2`.
<a href=#272 id=272 data-nosnippet>272</a>            </span>xadd64 = Xadd64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#273 id=273 data-nosnippet>273</a>            <span class="doccomment">/// Same as `xadd64` but `src2` is a zero-extended 8-bit immediate.
<a href=#274 id=274 data-nosnippet>274</a>            </span>xadd64_u8 = Xadd64U8 { dst: XReg, src1: XReg, src2: u8 };
<a href=#275 id=275 data-nosnippet>275</a>            <span class="doccomment">/// Same as `xadd64` but `src2` is a zero-extended 32-bit immediate.
<a href=#276 id=276 data-nosnippet>276</a>            </span>xadd64_u32 = Xadd64U32 { dst: XReg, src1: XReg, src2: u32 };
<a href=#277 id=277 data-nosnippet>277</a>
<a href=#278 id=278 data-nosnippet>278</a>            <span class="doccomment">/// `low32(dst) = low32(src1) * low32(src2) + low32(src3)`
<a href=#279 id=279 data-nosnippet>279</a>            </span>xmadd32 = Xmadd32 { dst: XReg, src1: XReg, src2: XReg, src3: XReg };
<a href=#280 id=280 data-nosnippet>280</a>            <span class="doccomment">/// `dst = src1 * src2 + src3`
<a href=#281 id=281 data-nosnippet>281</a>            </span>xmadd64 = Xmadd64 { dst: XReg, src1: XReg, src2: XReg, src3: XReg };
<a href=#282 id=282 data-nosnippet>282</a>
<a href=#283 id=283 data-nosnippet>283</a>            <span class="doccomment">/// 32-bit wrapping subtraction: `low32(dst) = low32(src1) - low32(src2)`.
<a href=#284 id=284 data-nosnippet>284</a>            ///
<a href=#285 id=285 data-nosnippet>285</a>            /// The upper 32-bits of `dst` are unmodified.
<a href=#286 id=286 data-nosnippet>286</a>            </span>xsub32 = Xsub32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#287 id=287 data-nosnippet>287</a>            <span class="doccomment">/// Same as `xsub32` but `src2` is a zero-extended 8-bit immediate.
<a href=#288 id=288 data-nosnippet>288</a>            </span>xsub32_u8 = Xsub32U8 { dst: XReg, src1: XReg, src2: u8 };
<a href=#289 id=289 data-nosnippet>289</a>            <span class="doccomment">/// Same as `xsub32` but `src2` is a 32-bit immediate.
<a href=#290 id=290 data-nosnippet>290</a>            </span>xsub32_u32 = Xsub32U32 { dst: XReg, src1: XReg, src2: u32 };
<a href=#291 id=291 data-nosnippet>291</a>
<a href=#292 id=292 data-nosnippet>292</a>            <span class="doccomment">/// 64-bit wrapping subtraction: `dst = src1 - src2`.
<a href=#293 id=293 data-nosnippet>293</a>            </span>xsub64 = Xsub64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#294 id=294 data-nosnippet>294</a>            <span class="doccomment">/// Same as `xsub64` but `src2` is a zero-extended 8-bit immediate.
<a href=#295 id=295 data-nosnippet>295</a>            </span>xsub64_u8 = Xsub64U8 { dst: XReg, src1: XReg, src2: u8 };
<a href=#296 id=296 data-nosnippet>296</a>            <span class="doccomment">/// Same as `xsub64` but `src2` is a zero-extended 32-bit immediate.
<a href=#297 id=297 data-nosnippet>297</a>            </span>xsub64_u32 = Xsub64U32 { dst: XReg, src1: XReg, src2: u32 };
<a href=#298 id=298 data-nosnippet>298</a>
<a href=#299 id=299 data-nosnippet>299</a>            <span class="doccomment">/// `low32(dst) = low32(src1) * low32(src2)`
<a href=#300 id=300 data-nosnippet>300</a>            </span>xmul32 = XMul32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#301 id=301 data-nosnippet>301</a>            <span class="doccomment">/// Same as `xmul64` but `src2` is a sign-extended 8-bit immediate.
<a href=#302 id=302 data-nosnippet>302</a>            </span>xmul32_s8 = Xmul32S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#303 id=303 data-nosnippet>303</a>            <span class="doccomment">/// Same as `xmul32` but `src2` is a sign-extended 32-bit immediate.
<a href=#304 id=304 data-nosnippet>304</a>            </span>xmul32_s32 = Xmul32S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#305 id=305 data-nosnippet>305</a>
<a href=#306 id=306 data-nosnippet>306</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#307 id=307 data-nosnippet>307</a>            </span>xmul64 = XMul64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#308 id=308 data-nosnippet>308</a>            <span class="doccomment">/// Same as `xmul64` but `src2` is a sign-extended 8-bit immediate.
<a href=#309 id=309 data-nosnippet>309</a>            </span>xmul64_s8 = Xmul64S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#310 id=310 data-nosnippet>310</a>            <span class="doccomment">/// Same as `xmul64` but `src2` is a sign-extended 64-bit immediate.
<a href=#311 id=311 data-nosnippet>311</a>            </span>xmul64_s32 = Xmul64S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#312 id=312 data-nosnippet>312</a>
<a href=#313 id=313 data-nosnippet>313</a>            <span class="doccomment">/// `low32(dst) = trailing_zeros(low32(src))`
<a href=#314 id=314 data-nosnippet>314</a>            </span>xctz32 = Xctz32 { dst: XReg, src: XReg };
<a href=#315 id=315 data-nosnippet>315</a>            <span class="doccomment">/// `dst = trailing_zeros(src)`
<a href=#316 id=316 data-nosnippet>316</a>            </span>xctz64 = Xctz64 { dst: XReg, src: XReg };
<a href=#317 id=317 data-nosnippet>317</a>
<a href=#318 id=318 data-nosnippet>318</a>            <span class="doccomment">/// `low32(dst) = leading_zeros(low32(src))`
<a href=#319 id=319 data-nosnippet>319</a>            </span>xclz32 = Xclz32 { dst: XReg, src: XReg };
<a href=#320 id=320 data-nosnippet>320</a>            <span class="doccomment">/// `dst = leading_zeros(src)`
<a href=#321 id=321 data-nosnippet>321</a>            </span>xclz64 = Xclz64 { dst: XReg, src: XReg };
<a href=#322 id=322 data-nosnippet>322</a>
<a href=#323 id=323 data-nosnippet>323</a>            <span class="doccomment">/// `low32(dst) = count_ones(low32(src))`
<a href=#324 id=324 data-nosnippet>324</a>            </span>xpopcnt32 = Xpopcnt32 { dst: XReg, src: XReg };
<a href=#325 id=325 data-nosnippet>325</a>            <span class="doccomment">/// `dst = count_ones(src)`
<a href=#326 id=326 data-nosnippet>326</a>            </span>xpopcnt64 = Xpopcnt64 { dst: XReg, src: XReg };
<a href=#327 id=327 data-nosnippet>327</a>
<a href=#328 id=328 data-nosnippet>328</a>            <span class="doccomment">/// `low32(dst) = rotate_left(low32(src1), low32(src2))`
<a href=#329 id=329 data-nosnippet>329</a>            </span>xrotl32 = Xrotl32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#330 id=330 data-nosnippet>330</a>            <span class="doccomment">/// `dst = rotate_left(src1, src2)`
<a href=#331 id=331 data-nosnippet>331</a>            </span>xrotl64 = Xrotl64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#332 id=332 data-nosnippet>332</a>
<a href=#333 id=333 data-nosnippet>333</a>            <span class="doccomment">/// `low32(dst) = rotate_right(low32(src1), low32(src2))`
<a href=#334 id=334 data-nosnippet>334</a>            </span>xrotr32 = Xrotr32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#335 id=335 data-nosnippet>335</a>            <span class="doccomment">/// `dst = rotate_right(src1, src2)`
<a href=#336 id=336 data-nosnippet>336</a>            </span>xrotr64 = Xrotr64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#337 id=337 data-nosnippet>337</a>
<a href=#338 id=338 data-nosnippet>338</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &lt;&lt; low5(src2)`
<a href=#339 id=339 data-nosnippet>339</a>            </span>xshl32 = Xshl32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#340 id=340 data-nosnippet>340</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &gt;&gt; low5(src2)`
<a href=#341 id=341 data-nosnippet>341</a>            </span>xshr32_s = Xshr32S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#342 id=342 data-nosnippet>342</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &gt;&gt; low5(src2)`
<a href=#343 id=343 data-nosnippet>343</a>            </span>xshr32_u = Xshr32U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#344 id=344 data-nosnippet>344</a>            <span class="doccomment">/// `dst = src1 &lt;&lt; low5(src2)`
<a href=#345 id=345 data-nosnippet>345</a>            </span>xshl64 = Xshl64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#346 id=346 data-nosnippet>346</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; low6(src2)`
<a href=#347 id=347 data-nosnippet>347</a>            </span>xshr64_s = Xshr64S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#348 id=348 data-nosnippet>348</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; low6(src2)`
<a href=#349 id=349 data-nosnippet>349</a>            </span>xshr64_u = Xshr64U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#350 id=350 data-nosnippet>350</a>
<a href=#351 id=351 data-nosnippet>351</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &lt;&lt; low5(src2)`
<a href=#352 id=352 data-nosnippet>352</a>            </span>xshl32_u6 = Xshl32U6 { operands: BinaryOperands&lt;XReg, XReg, U6&gt; };
<a href=#353 id=353 data-nosnippet>353</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &gt;&gt; low5(src2)`
<a href=#354 id=354 data-nosnippet>354</a>            </span>xshr32_s_u6 = Xshr32SU6 { operands: BinaryOperands&lt;XReg, XReg, U6&gt; };
<a href=#355 id=355 data-nosnippet>355</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &gt;&gt; low5(src2)`
<a href=#356 id=356 data-nosnippet>356</a>            </span>xshr32_u_u6 = Xshr32UU6 { operands: BinaryOperands&lt;XReg, XReg, U6&gt; };
<a href=#357 id=357 data-nosnippet>357</a>            <span class="doccomment">/// `dst = src1 &lt;&lt; low5(src2)`
<a href=#358 id=358 data-nosnippet>358</a>            </span>xshl64_u6 = Xshl64U6 { operands: BinaryOperands&lt;XReg, XReg, U6&gt; };
<a href=#359 id=359 data-nosnippet>359</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; low6(src2)`
<a href=#360 id=360 data-nosnippet>360</a>            </span>xshr64_s_u6 = Xshr64SU6 { operands: BinaryOperands&lt;XReg, XReg, U6&gt; };
<a href=#361 id=361 data-nosnippet>361</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; low6(src2)`
<a href=#362 id=362 data-nosnippet>362</a>            </span>xshr64_u_u6 = Xshr64UU6 { operands: BinaryOperands&lt;XReg, XReg, U6&gt; };
<a href=#363 id=363 data-nosnippet>363</a>
<a href=#364 id=364 data-nosnippet>364</a>            <span class="doccomment">/// `low32(dst) = -low32(src)`
<a href=#365 id=365 data-nosnippet>365</a>            </span>xneg32 = Xneg32 { dst: XReg, src: XReg };
<a href=#366 id=366 data-nosnippet>366</a>            <span class="doccomment">/// `dst = -src`
<a href=#367 id=367 data-nosnippet>367</a>            </span>xneg64 = Xneg64 { dst: XReg, src: XReg };
<a href=#368 id=368 data-nosnippet>368</a>
<a href=#369 id=369 data-nosnippet>369</a>            <span class="doccomment">/// `low32(dst) = src1 == src2`
<a href=#370 id=370 data-nosnippet>370</a>            </span>xeq64 = Xeq64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#371 id=371 data-nosnippet>371</a>            <span class="doccomment">/// `low32(dst) = src1 != src2`
<a href=#372 id=372 data-nosnippet>372</a>            </span>xneq64 = Xneq64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#373 id=373 data-nosnippet>373</a>            <span class="doccomment">/// `low32(dst) = src1 &lt; src2` (signed)
<a href=#374 id=374 data-nosnippet>374</a>            </span>xslt64 = Xslt64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#375 id=375 data-nosnippet>375</a>            <span class="doccomment">/// `low32(dst) = src1 &lt;= src2` (signed)
<a href=#376 id=376 data-nosnippet>376</a>            </span>xslteq64 = Xslteq64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#377 id=377 data-nosnippet>377</a>            <span class="doccomment">/// `low32(dst) = src1 &lt; src2` (unsigned)
<a href=#378 id=378 data-nosnippet>378</a>            </span>xult64 = Xult64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#379 id=379 data-nosnippet>379</a>            <span class="doccomment">/// `low32(dst) = src1 &lt;= src2` (unsigned)
<a href=#380 id=380 data-nosnippet>380</a>            </span>xulteq64 = Xulteq64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#381 id=381 data-nosnippet>381</a>            <span class="doccomment">/// `low32(dst) = low32(src1) == low32(src2)`
<a href=#382 id=382 data-nosnippet>382</a>            </span>xeq32 = Xeq32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#383 id=383 data-nosnippet>383</a>            <span class="doccomment">/// `low32(dst) = low32(src1) != low32(src2)`
<a href=#384 id=384 data-nosnippet>384</a>            </span>xneq32 = Xneq32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#385 id=385 data-nosnippet>385</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &lt; low32(src2)` (signed)
<a href=#386 id=386 data-nosnippet>386</a>            </span>xslt32 = Xslt32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#387 id=387 data-nosnippet>387</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &lt;= low32(src2)` (signed)
<a href=#388 id=388 data-nosnippet>388</a>            </span>xslteq32 = Xslteq32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#389 id=389 data-nosnippet>389</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &lt; low32(src2)` (unsigned)
<a href=#390 id=390 data-nosnippet>390</a>            </span>xult32 = Xult32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#391 id=391 data-nosnippet>391</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &lt;= low32(src2)` (unsigned)
<a href=#392 id=392 data-nosnippet>392</a>            </span>xulteq32 = Xulteq32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#393 id=393 data-nosnippet>393</a>
<a href=#394 id=394 data-nosnippet>394</a>            <span class="comment">// Loads/stores with various addressing modes. Note that each style
<a href=#395 id=395 data-nosnippet>395</a>            // of addressing mode is split to its own suite of instructions to
<a href=#396 id=396 data-nosnippet>396</a>            // simplify the implementation of each opcode and avoid internal
<a href=#397 id=397 data-nosnippet>397</a>            // branching when using one addressing mode vs another.
<a href=#398 id=398 data-nosnippet>398</a>            //
<a href=#399 id=399 data-nosnippet>399</a>            // Note that big-endian, float, and vector loads are deferred to
<a href=#400 id=400 data-nosnippet>400</a>            // the "extended" opcode set below.
<a href=#401 id=401 data-nosnippet>401</a>
<a href=#402 id=402 data-nosnippet>402</a>            </span><span class="doccomment">/// `low32(dst) = zext_8_32(*addr)`
<a href=#403 id=403 data-nosnippet>403</a>            </span>xload8_u32_o32 = XLoad8U32O32 { dst: XReg, addr: AddrO32 };
<a href=#404 id=404 data-nosnippet>404</a>            <span class="doccomment">/// `low32(dst) = sext_8_32(*addr)`
<a href=#405 id=405 data-nosnippet>405</a>            </span>xload8_s32_o32 = XLoad8S32O32 { dst: XReg, addr: AddrO32 };
<a href=#406 id=406 data-nosnippet>406</a>            <span class="doccomment">/// `low32(dst) = o32ext_16_32(*addr)`
<a href=#407 id=407 data-nosnippet>407</a>            </span>xload16le_u32_o32 = XLoad16LeU32O32 { dst: XReg, addr: AddrO32 };
<a href=#408 id=408 data-nosnippet>408</a>            <span class="doccomment">/// `low32(dst) = sext_16_32(*addr)`
<a href=#409 id=409 data-nosnippet>409</a>            </span>xload16le_s32_o32 = XLoad16LeS32O32 { dst: XReg, addr: AddrO32 };
<a href=#410 id=410 data-nosnippet>410</a>            <span class="doccomment">/// `low32(dst) = *addr`
<a href=#411 id=411 data-nosnippet>411</a>            </span>xload32le_o32 = XLoad32LeO32 { dst: XReg, addr: AddrO32 };
<a href=#412 id=412 data-nosnippet>412</a>            <span class="doccomment">/// `dst = *addr`
<a href=#413 id=413 data-nosnippet>413</a>            </span>xload64le_o32 = XLoad64LeO32 { dst: XReg, addr: AddrO32 };
<a href=#414 id=414 data-nosnippet>414</a>            <span class="doccomment">/// `*addr = low8(src)`
<a href=#415 id=415 data-nosnippet>415</a>            </span>xstore8_o32 = XStore8O32 { addr: AddrO32, src: XReg };
<a href=#416 id=416 data-nosnippet>416</a>            <span class="doccomment">/// `*addr = low16(src)`
<a href=#417 id=417 data-nosnippet>417</a>            </span>xstore16le_o32 = XStore16LeO32 { addr: AddrO32, src: XReg };
<a href=#418 id=418 data-nosnippet>418</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#419 id=419 data-nosnippet>419</a>            </span>xstore32le_o32 = XStore32LeO32 { addr: AddrO32, src: XReg };
<a href=#420 id=420 data-nosnippet>420</a>            <span class="doccomment">/// `*addr = src`
<a href=#421 id=421 data-nosnippet>421</a>            </span>xstore64le_o32 = XStore64LeO32 { addr: AddrO32, src: XReg };
<a href=#422 id=422 data-nosnippet>422</a>
<a href=#423 id=423 data-nosnippet>423</a>            <span class="doccomment">/// `low32(dst) = zext_8_32(*addr)`
<a href=#424 id=424 data-nosnippet>424</a>            </span>xload8_u32_z = XLoad8U32Z { dst: XReg, addr: AddrZ };
<a href=#425 id=425 data-nosnippet>425</a>            <span class="doccomment">/// `low32(dst) = sext_8_32(*addr)`
<a href=#426 id=426 data-nosnippet>426</a>            </span>xload8_s32_z = XLoad8S32Z { dst: XReg, addr: AddrZ };
<a href=#427 id=427 data-nosnippet>427</a>            <span class="doccomment">/// `low32(dst) = zext_16_32(*addr)`
<a href=#428 id=428 data-nosnippet>428</a>            </span>xload16le_u32_z = XLoad16LeU32Z { dst: XReg, addr: AddrZ };
<a href=#429 id=429 data-nosnippet>429</a>            <span class="doccomment">/// `low32(dst) = sext_16_32(*addr)`
<a href=#430 id=430 data-nosnippet>430</a>            </span>xload16le_s32_z = XLoad16LeS32Z { dst: XReg, addr: AddrZ };
<a href=#431 id=431 data-nosnippet>431</a>            <span class="doccomment">/// `low32(dst) = *addr`
<a href=#432 id=432 data-nosnippet>432</a>            </span>xload32le_z = XLoad32LeZ { dst: XReg, addr: AddrZ };
<a href=#433 id=433 data-nosnippet>433</a>            <span class="doccomment">/// `dst = *addr`
<a href=#434 id=434 data-nosnippet>434</a>            </span>xload64le_z = XLoad64LeZ { dst: XReg, addr: AddrZ };
<a href=#435 id=435 data-nosnippet>435</a>            <span class="doccomment">/// `*addr = low8(src)`
<a href=#436 id=436 data-nosnippet>436</a>            </span>xstore8_z = XStore8Z { addr: AddrZ, src: XReg };
<a href=#437 id=437 data-nosnippet>437</a>            <span class="doccomment">/// `*addr = low16(src)`
<a href=#438 id=438 data-nosnippet>438</a>            </span>xstore16le_z = XStore16LeZ { addr: AddrZ, src: XReg };
<a href=#439 id=439 data-nosnippet>439</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#440 id=440 data-nosnippet>440</a>            </span>xstore32le_z = XStore32LeZ { addr: AddrZ, src: XReg };
<a href=#441 id=441 data-nosnippet>441</a>            <span class="doccomment">/// `*addr = src`
<a href=#442 id=442 data-nosnippet>442</a>            </span>xstore64le_z = XStore64LeZ { addr: AddrZ, src: XReg };
<a href=#443 id=443 data-nosnippet>443</a>
<a href=#444 id=444 data-nosnippet>444</a>            <span class="doccomment">/// `low32(dst) = zext_8_32(*addr)`
<a href=#445 id=445 data-nosnippet>445</a>            </span>xload8_u32_g32 = XLoad8U32G32 { dst: XReg, addr: AddrG32 };
<a href=#446 id=446 data-nosnippet>446</a>            <span class="doccomment">/// `low32(dst) = sext_8_32(*addr)`
<a href=#447 id=447 data-nosnippet>447</a>            </span>xload8_s32_g32 = XLoad8S32G32 { dst: XReg, addr: AddrG32 };
<a href=#448 id=448 data-nosnippet>448</a>            <span class="doccomment">/// `low32(dst) = zext_16_32(*addr)`
<a href=#449 id=449 data-nosnippet>449</a>            </span>xload16le_u32_g32 = XLoad16LeU32G32 { dst: XReg, addr: AddrG32 };
<a href=#450 id=450 data-nosnippet>450</a>            <span class="doccomment">/// `low32(dst) = sext_16_32(*addr)`
<a href=#451 id=451 data-nosnippet>451</a>            </span>xload16le_s32_g32 = XLoad16LeS32G32 { dst: XReg, addr: AddrG32 };
<a href=#452 id=452 data-nosnippet>452</a>            <span class="doccomment">/// `low32(dst) = *addr`
<a href=#453 id=453 data-nosnippet>453</a>            </span>xload32le_g32 = XLoad32LeG32 { dst: XReg, addr: AddrG32 };
<a href=#454 id=454 data-nosnippet>454</a>            <span class="doccomment">/// `dst = *addr`
<a href=#455 id=455 data-nosnippet>455</a>            </span>xload64le_g32 = XLoad64LeG32 { dst: XReg, addr: AddrG32 };
<a href=#456 id=456 data-nosnippet>456</a>            <span class="doccomment">/// `*addr = low8(src)`
<a href=#457 id=457 data-nosnippet>457</a>            </span>xstore8_g32 = XStore8G32 { addr: AddrG32, src: XReg };
<a href=#458 id=458 data-nosnippet>458</a>            <span class="doccomment">/// `*addr = low16(src)`
<a href=#459 id=459 data-nosnippet>459</a>            </span>xstore16le_g32 = XStore16LeG32 { addr: AddrG32, src: XReg };
<a href=#460 id=460 data-nosnippet>460</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#461 id=461 data-nosnippet>461</a>            </span>xstore32le_g32 = XStore32LeG32 { addr: AddrG32, src: XReg };
<a href=#462 id=462 data-nosnippet>462</a>            <span class="doccomment">/// `*addr = src`
<a href=#463 id=463 data-nosnippet>463</a>            </span>xstore64le_g32 = XStore64LeG32 { addr: AddrG32, src: XReg };
<a href=#464 id=464 data-nosnippet>464</a>
<a href=#465 id=465 data-nosnippet>465</a>            <span class="doccomment">/// `low32(dst) = zext_8_32(*addr)`
<a href=#466 id=466 data-nosnippet>466</a>            </span>xload8_u32_g32bne = XLoad8U32G32Bne { dst: XReg, addr: AddrG32Bne };
<a href=#467 id=467 data-nosnippet>467</a>            <span class="doccomment">/// `low32(dst) = sext_8_32(*addr)`
<a href=#468 id=468 data-nosnippet>468</a>            </span>xload8_s32_g32bne = XLoad8S32G32Bne { dst: XReg, addr: AddrG32Bne };
<a href=#469 id=469 data-nosnippet>469</a>            <span class="doccomment">/// `low32(dst) = zext_16_32(*addr)`
<a href=#470 id=470 data-nosnippet>470</a>            </span>xload16le_u32_g32bne = XLoad16LeU32G32Bne { dst: XReg, addr: AddrG32Bne };
<a href=#471 id=471 data-nosnippet>471</a>            <span class="doccomment">/// `low32(dst) = sext_16_32(*addr)`
<a href=#472 id=472 data-nosnippet>472</a>            </span>xload16le_s32_g32bne = XLoad16LeS32G32Bne { dst: XReg, addr: AddrG32Bne };
<a href=#473 id=473 data-nosnippet>473</a>            <span class="doccomment">/// `low32(dst) = *addr`
<a href=#474 id=474 data-nosnippet>474</a>            </span>xload32le_g32bne = XLoad32LeG32Bne { dst: XReg, addr: AddrG32Bne };
<a href=#475 id=475 data-nosnippet>475</a>            <span class="doccomment">/// `dst = *addr`
<a href=#476 id=476 data-nosnippet>476</a>            </span>xload64le_g32bne = XLoad64LeG32Bne { dst: XReg, addr: AddrG32Bne };
<a href=#477 id=477 data-nosnippet>477</a>            <span class="doccomment">/// `*addr = low8(src)`
<a href=#478 id=478 data-nosnippet>478</a>            </span>xstore8_g32bne = XStore8G32Bne { addr: AddrG32Bne, src: XReg };
<a href=#479 id=479 data-nosnippet>479</a>            <span class="doccomment">/// `*addr = low16(src)`
<a href=#480 id=480 data-nosnippet>480</a>            </span>xstore16le_g32bne = XStore16LeG32Bne { addr: AddrG32Bne, src: XReg };
<a href=#481 id=481 data-nosnippet>481</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#482 id=482 data-nosnippet>482</a>            </span>xstore32le_g32bne = XStore32LeG32Bne { addr: AddrG32Bne, src: XReg };
<a href=#483 id=483 data-nosnippet>483</a>            <span class="doccomment">/// `*addr = src`
<a href=#484 id=484 data-nosnippet>484</a>            </span>xstore64le_g32bne = XStore64LeG32Bne { addr: AddrG32Bne, src: XReg };
<a href=#485 id=485 data-nosnippet>485</a>
<a href=#486 id=486 data-nosnippet>486</a>
<a href=#487 id=487 data-nosnippet>487</a>            <span class="doccomment">/// `push lr; push fp; fp = sp`
<a href=#488 id=488 data-nosnippet>488</a>            </span>push_frame = PushFrame ;
<a href=#489 id=489 data-nosnippet>489</a>            <span class="doccomment">/// `sp = fp; pop fp; pop lr`
<a href=#490 id=490 data-nosnippet>490</a>            </span>pop_frame = PopFrame ;
<a href=#491 id=491 data-nosnippet>491</a>
<a href=#492 id=492 data-nosnippet>492</a>            <span class="doccomment">/// Macro-instruction to enter a function, allocate some stack, and
<a href=#493 id=493 data-nosnippet>493</a>            /// then save some registers.
<a href=#494 id=494 data-nosnippet>494</a>            ///
<a href=#495 id=495 data-nosnippet>495</a>            /// This is equivalent to `push_frame`, `stack_alloc32 amt`, then
<a href=#496 id=496 data-nosnippet>496</a>            /// saving all of `regs` to the top of the stack just allocated.
<a href=#497 id=497 data-nosnippet>497</a>            </span>push_frame_save = PushFrameSave { amt: u16, regs: UpperRegSet&lt;XReg&gt; };
<a href=#498 id=498 data-nosnippet>498</a>            <span class="doccomment">/// Inverse of `push_frame_save`. Restores `regs` from the top of
<a href=#499 id=499 data-nosnippet>499</a>            /// the stack, then runs `stack_free32 amt`, then runs `pop_frame`.
<a href=#500 id=500 data-nosnippet>500</a>            </span>pop_frame_restore = PopFrameRestore { amt: u16, regs: UpperRegSet&lt;XReg&gt; };
<a href=#501 id=501 data-nosnippet>501</a>
<a href=#502 id=502 data-nosnippet>502</a>            <span class="doccomment">/// `sp = sp.checked_sub(amt)`
<a href=#503 id=503 data-nosnippet>503</a>            </span>stack_alloc32 = StackAlloc32 { amt: u32 };
<a href=#504 id=504 data-nosnippet>504</a>
<a href=#505 id=505 data-nosnippet>505</a>            <span class="doccomment">/// `sp = sp + amt`
<a href=#506 id=506 data-nosnippet>506</a>            </span>stack_free32 = StackFree32 { amt: u32 };
<a href=#507 id=507 data-nosnippet>507</a>
<a href=#508 id=508 data-nosnippet>508</a>            <span class="doccomment">/// `dst = zext(low8(src))`
<a href=#509 id=509 data-nosnippet>509</a>            </span>zext8 = Zext8 { dst: XReg, src: XReg };
<a href=#510 id=510 data-nosnippet>510</a>            <span class="doccomment">/// `dst = zext(low16(src))`
<a href=#511 id=511 data-nosnippet>511</a>            </span>zext16 = Zext16 { dst: XReg, src: XReg };
<a href=#512 id=512 data-nosnippet>512</a>            <span class="doccomment">/// `dst = zext(low32(src))`
<a href=#513 id=513 data-nosnippet>513</a>            </span>zext32 = Zext32 { dst: XReg, src: XReg };
<a href=#514 id=514 data-nosnippet>514</a>            <span class="doccomment">/// `dst = sext(low8(src))`
<a href=#515 id=515 data-nosnippet>515</a>            </span>sext8 = Sext8 { dst: XReg, src: XReg };
<a href=#516 id=516 data-nosnippet>516</a>            <span class="doccomment">/// `dst = sext(low16(src))`
<a href=#517 id=517 data-nosnippet>517</a>            </span>sext16 = Sext16 { dst: XReg, src: XReg };
<a href=#518 id=518 data-nosnippet>518</a>            <span class="doccomment">/// `dst = sext(low32(src))`
<a href=#519 id=519 data-nosnippet>519</a>            </span>sext32 = Sext32 { dst: XReg, src: XReg };
<a href=#520 id=520 data-nosnippet>520</a>
<a href=#521 id=521 data-nosnippet>521</a>            <span class="doccomment">/// `low32(dst) = |low32(src)|`
<a href=#522 id=522 data-nosnippet>522</a>            </span>xabs32 = XAbs32 { dst: XReg, src: XReg };
<a href=#523 id=523 data-nosnippet>523</a>            <span class="doccomment">/// `dst = |src|`
<a href=#524 id=524 data-nosnippet>524</a>            </span>xabs64 = XAbs64 { dst: XReg, src: XReg };
<a href=#525 id=525 data-nosnippet>525</a>
<a href=#526 id=526 data-nosnippet>526</a>            <span class="doccomment">/// `low32(dst) = low32(src1) / low32(src2)` (signed)
<a href=#527 id=527 data-nosnippet>527</a>            </span>xdiv32_s = XDiv32S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#528 id=528 data-nosnippet>528</a>
<a href=#529 id=529 data-nosnippet>529</a>            <span class="doccomment">/// `dst = src1 / src2` (signed)
<a href=#530 id=530 data-nosnippet>530</a>            </span>xdiv64_s = XDiv64S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#531 id=531 data-nosnippet>531</a>
<a href=#532 id=532 data-nosnippet>532</a>            <span class="doccomment">/// `low32(dst) = low32(src1) / low32(src2)` (unsigned)
<a href=#533 id=533 data-nosnippet>533</a>            </span>xdiv32_u = XDiv32U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#534 id=534 data-nosnippet>534</a>
<a href=#535 id=535 data-nosnippet>535</a>            <span class="doccomment">/// `dst = src1 / src2` (unsigned)
<a href=#536 id=536 data-nosnippet>536</a>            </span>xdiv64_u = XDiv64U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#537 id=537 data-nosnippet>537</a>
<a href=#538 id=538 data-nosnippet>538</a>            <span class="doccomment">/// `low32(dst) = low32(src1) % low32(src2)` (signed)
<a href=#539 id=539 data-nosnippet>539</a>            </span>xrem32_s = XRem32S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#540 id=540 data-nosnippet>540</a>
<a href=#541 id=541 data-nosnippet>541</a>            <span class="doccomment">/// `dst = src1 / src2` (signed)
<a href=#542 id=542 data-nosnippet>542</a>            </span>xrem64_s = XRem64S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#543 id=543 data-nosnippet>543</a>
<a href=#544 id=544 data-nosnippet>544</a>            <span class="doccomment">/// `low32(dst) = low32(src1) % low32(src2)` (unsigned)
<a href=#545 id=545 data-nosnippet>545</a>            </span>xrem32_u = XRem32U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#546 id=546 data-nosnippet>546</a>
<a href=#547 id=547 data-nosnippet>547</a>            <span class="doccomment">/// `dst = src1 / src2` (unsigned)
<a href=#548 id=548 data-nosnippet>548</a>            </span>xrem64_u = XRem64U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#549 id=549 data-nosnippet>549</a>
<a href=#550 id=550 data-nosnippet>550</a>            <span class="doccomment">/// `low32(dst) = low32(src1) &amp; low32(src2)`
<a href=#551 id=551 data-nosnippet>551</a>            </span>xband32 = XBand32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#552 id=552 data-nosnippet>552</a>            <span class="doccomment">/// Same as `xband64` but `src2` is a sign-extended 8-bit immediate.
<a href=#553 id=553 data-nosnippet>553</a>            </span>xband32_s8 = Xband32S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#554 id=554 data-nosnippet>554</a>            <span class="doccomment">/// Same as `xband32` but `src2` is a sign-extended 32-bit immediate.
<a href=#555 id=555 data-nosnippet>555</a>            </span>xband32_s32 = Xband32S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#556 id=556 data-nosnippet>556</a>            <span class="doccomment">/// `dst = src1 &amp; src2`
<a href=#557 id=557 data-nosnippet>557</a>            </span>xband64 = XBand64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#558 id=558 data-nosnippet>558</a>            <span class="doccomment">/// Same as `xband64` but `src2` is a sign-extended 8-bit immediate.
<a href=#559 id=559 data-nosnippet>559</a>            </span>xband64_s8 = Xband64S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#560 id=560 data-nosnippet>560</a>            <span class="doccomment">/// Same as `xband64` but `src2` is a sign-extended 32-bit immediate.
<a href=#561 id=561 data-nosnippet>561</a>            </span>xband64_s32 = Xband64S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#562 id=562 data-nosnippet>562</a>            <span class="doccomment">/// `low32(dst) = low32(src1) | low32(src2)`
<a href=#563 id=563 data-nosnippet>563</a>            </span>xbor32 = XBor32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#564 id=564 data-nosnippet>564</a>            <span class="doccomment">/// Same as `xbor64` but `src2` is a sign-extended 8-bit immediate.
<a href=#565 id=565 data-nosnippet>565</a>            </span>xbor32_s8 = Xbor32S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#566 id=566 data-nosnippet>566</a>            <span class="doccomment">/// Same as `xbor32` but `src2` is a sign-extended 32-bit immediate.
<a href=#567 id=567 data-nosnippet>567</a>            </span>xbor32_s32 = Xbor32S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#568 id=568 data-nosnippet>568</a>            <span class="doccomment">/// `dst = src1 | src2`
<a href=#569 id=569 data-nosnippet>569</a>            </span>xbor64 = XBor64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#570 id=570 data-nosnippet>570</a>            <span class="doccomment">/// Same as `xbor64` but `src2` is a sign-extended 8-bit immediate.
<a href=#571 id=571 data-nosnippet>571</a>            </span>xbor64_s8 = Xbor64S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#572 id=572 data-nosnippet>572</a>            <span class="doccomment">/// Same as `xbor64` but `src2` is a sign-extended 32-bit immediate.
<a href=#573 id=573 data-nosnippet>573</a>            </span>xbor64_s32 = Xbor64S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#574 id=574 data-nosnippet>574</a>
<a href=#575 id=575 data-nosnippet>575</a>            <span class="doccomment">/// `low32(dst) = low32(src1) ^ low32(src2)`
<a href=#576 id=576 data-nosnippet>576</a>            </span>xbxor32 = XBxor32 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#577 id=577 data-nosnippet>577</a>            <span class="doccomment">/// Same as `xbxor64` but `src2` is a sign-extended 8-bit immediate.
<a href=#578 id=578 data-nosnippet>578</a>            </span>xbxor32_s8 = Xbxor32S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#579 id=579 data-nosnippet>579</a>            <span class="doccomment">/// Same as `xbxor32` but `src2` is a sign-extended 32-bit immediate.
<a href=#580 id=580 data-nosnippet>580</a>            </span>xbxor32_s32 = Xbxor32S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#581 id=581 data-nosnippet>581</a>            <span class="doccomment">/// `dst = src1 ^ src2`
<a href=#582 id=582 data-nosnippet>582</a>            </span>xbxor64 = XBxor64 { operands: BinaryOperands&lt;XReg&gt; };
<a href=#583 id=583 data-nosnippet>583</a>            <span class="doccomment">/// Same as `xbxor64` but `src2` is a sign-extended 8-bit immediate.
<a href=#584 id=584 data-nosnippet>584</a>            </span>xbxor64_s8 = Xbxor64S8 { dst: XReg, src1: XReg, src2: i8 };
<a href=#585 id=585 data-nosnippet>585</a>            <span class="doccomment">/// Same as `xbxor64` but `src2` is a sign-extended 32-bit immediate.
<a href=#586 id=586 data-nosnippet>586</a>            </span>xbxor64_s32 = Xbxor64S32 { dst: XReg, src1: XReg, src2: i32 };
<a href=#587 id=587 data-nosnippet>587</a>
<a href=#588 id=588 data-nosnippet>588</a>            <span class="doccomment">/// `low32(dst) = !low32(src1)`
<a href=#589 id=589 data-nosnippet>589</a>            </span>xbnot32 = XBnot32 { dst: XReg, src: XReg };
<a href=#590 id=590 data-nosnippet>590</a>            <span class="doccomment">/// `dst = !src1`
<a href=#591 id=591 data-nosnippet>591</a>            </span>xbnot64 = XBnot64 { dst: XReg, src: XReg };
<a href=#592 id=592 data-nosnippet>592</a>
<a href=#593 id=593 data-nosnippet>593</a>            <span class="doccomment">/// `low32(dst) = min(low32(src1), low32(src2))` (unsigned)
<a href=#594 id=594 data-nosnippet>594</a>            </span>xmin32_u = Xmin32U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#595 id=595 data-nosnippet>595</a>            <span class="doccomment">/// `low32(dst) = min(low32(src1), low32(src2))` (signed)
<a href=#596 id=596 data-nosnippet>596</a>            </span>xmin32_s = Xmin32S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#597 id=597 data-nosnippet>597</a>            <span class="doccomment">/// `low32(dst) = max(low32(src1), low32(src2))` (unsigned)
<a href=#598 id=598 data-nosnippet>598</a>            </span>xmax32_u = Xmax32U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#599 id=599 data-nosnippet>599</a>            <span class="doccomment">/// `low32(dst) = max(low32(src1), low32(src2))` (signed)
<a href=#600 id=600 data-nosnippet>600</a>            </span>xmax32_s = Xmax32S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#601 id=601 data-nosnippet>601</a>            <span class="doccomment">/// `dst = min(src1, src2)` (unsigned)
<a href=#602 id=602 data-nosnippet>602</a>            </span>xmin64_u = Xmin64U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#603 id=603 data-nosnippet>603</a>            <span class="doccomment">/// `dst = min(src1, src2)` (signed)
<a href=#604 id=604 data-nosnippet>604</a>            </span>xmin64_s = Xmin64S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#605 id=605 data-nosnippet>605</a>            <span class="doccomment">/// `dst = max(src1, src2)` (unsigned)
<a href=#606 id=606 data-nosnippet>606</a>            </span>xmax64_u = Xmax64U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#607 id=607 data-nosnippet>607</a>            <span class="doccomment">/// `dst = max(src1, src2)` (signed)
<a href=#608 id=608 data-nosnippet>608</a>            </span>xmax64_s = Xmax64S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#609 id=609 data-nosnippet>609</a>
<a href=#610 id=610 data-nosnippet>610</a>            <span class="doccomment">/// `low32(dst) = low32(cond) ? low32(if_nonzero) : low32(if_zero)`
<a href=#611 id=611 data-nosnippet>611</a>            </span>xselect32 = XSelect32 { dst: XReg, cond: XReg, if_nonzero: XReg, if_zero: XReg };
<a href=#612 id=612 data-nosnippet>612</a>            <span class="doccomment">/// `dst = low32(cond) ? if_nonzero : if_zero`
<a href=#613 id=613 data-nosnippet>613</a>            </span>xselect64 = XSelect64 { dst: XReg, cond: XReg, if_nonzero: XReg, if_zero: XReg };
<a href=#614 id=614 data-nosnippet>614</a>        }
<a href=#615 id=615 data-nosnippet>615</a>    };
<a href=#616 id=616 data-nosnippet>616</a>}
<a href=#617 id=617 data-nosnippet>617</a>
<a href=#618 id=618 data-nosnippet>618</a><span class="doccomment">/// Calls the given macro with each extended opcode.
<a href=#619 id=619 data-nosnippet>619</a></span><span class="attr">#[macro_export]
<a href=#620 id=620 data-nosnippet>620</a></span><span class="macro">macro_rules!</span> for_each_extended_op {
<a href=#621 id=621 data-nosnippet>621</a>    ( <span class="macro-nonterminal">$</span><span class="kw">macro</span>:<span class="macro-nonterminal">ident </span>) =&gt; {
<a href=#622 id=622 data-nosnippet>622</a>        <span class="macro-nonterminal">$</span><span class="macro">macro!</span> {
<a href=#623 id=623 data-nosnippet>623</a>            <span class="doccomment">/// Raise a trap.
<a href=#624 id=624 data-nosnippet>624</a>            </span><span class="macro-nonterminal">trap </span>= Trap;
<a href=#625 id=625 data-nosnippet>625</a>
<a href=#626 id=626 data-nosnippet>626</a>            <span class="doccomment">/// Do nothing.
<a href=#627 id=627 data-nosnippet>627</a>            </span>nop = Nop;
<a href=#628 id=628 data-nosnippet>628</a>
<a href=#629 id=629 data-nosnippet>629</a>            <span class="doccomment">/// A special opcode to halt interpreter execution and yield control
<a href=#630 id=630 data-nosnippet>630</a>            /// back to the host.
<a href=#631 id=631 data-nosnippet>631</a>            ///
<a href=#632 id=632 data-nosnippet>632</a>            /// This opcode results in `DoneReason::CallIndirectHost` where the
<a href=#633 id=633 data-nosnippet>633</a>            /// `id` here is shepherded along to the embedder. It's up to the
<a href=#634 id=634 data-nosnippet>634</a>            /// embedder to determine what to do with the `id` and the current
<a href=#635 id=635 data-nosnippet>635</a>            /// state of registers and the stack.
<a href=#636 id=636 data-nosnippet>636</a>            ///
<a href=#637 id=637 data-nosnippet>637</a>            /// In Wasmtime this is used to implement interpreter-to-host calls.
<a href=#638 id=638 data-nosnippet>638</a>            /// This is modeled as a `call` instruction where the first
<a href=#639 id=639 data-nosnippet>639</a>            /// parameter is the native function pointer to invoke and all
<a href=#640 id=640 data-nosnippet>640</a>            /// remaining parameters for the native function are in following
<a href=#641 id=641 data-nosnippet>641</a>            /// parameter positions (e.g. `x1`, `x2`, ...). The results of the
<a href=#642 id=642 data-nosnippet>642</a>            /// host call are then store in `x0`.
<a href=#643 id=643 data-nosnippet>643</a>            ///
<a href=#644 id=644 data-nosnippet>644</a>            /// Handling this in Wasmtime is done through a "relocation" which
<a href=#645 id=645 data-nosnippet>645</a>            /// is resolved at link-time when raw bytecode from Cranelift is
<a href=#646 id=646 data-nosnippet>646</a>            /// assembled into the final object that Wasmtime will interpret.
<a href=#647 id=647 data-nosnippet>647</a>            </span>call_indirect_host = CallIndirectHost { id: u8 };
<a href=#648 id=648 data-nosnippet>648</a>
<a href=#649 id=649 data-nosnippet>649</a>            <span class="doccomment">/// Gets the special "fp" register and moves it into `dst`.
<a href=#650 id=650 data-nosnippet>650</a>            </span>xmov_fp = XmovFp { dst: XReg };
<a href=#651 id=651 data-nosnippet>651</a>
<a href=#652 id=652 data-nosnippet>652</a>            <span class="doccomment">/// Gets the special "lr" register and moves it into `dst`.
<a href=#653 id=653 data-nosnippet>653</a>            </span>xmov_lr = XmovLr { dst: XReg };
<a href=#654 id=654 data-nosnippet>654</a>
<a href=#655 id=655 data-nosnippet>655</a>            <span class="doccomment">/// `dst = byteswap(low32(src))`
<a href=#656 id=656 data-nosnippet>656</a>            </span>bswap32 = Bswap32 { dst: XReg, src: XReg };
<a href=#657 id=657 data-nosnippet>657</a>            <span class="doccomment">/// `dst = byteswap(src)`
<a href=#658 id=658 data-nosnippet>658</a>            </span>bswap64 = Bswap64 { dst: XReg, src: XReg };
<a href=#659 id=659 data-nosnippet>659</a>
<a href=#660 id=660 data-nosnippet>660</a>            <span class="doccomment">/// 32-bit checked unsigned addition: `low32(dst) = low32(src1) +
<a href=#661 id=661 data-nosnippet>661</a>            /// low32(src2)`.
<a href=#662 id=662 data-nosnippet>662</a>            ///
<a href=#663 id=663 data-nosnippet>663</a>            /// The upper 32-bits of `dst` are unmodified. Traps if the addition
<a href=#664 id=664 data-nosnippet>664</a>            /// overflows.
<a href=#665 id=665 data-nosnippet>665</a>            </span>xadd32_uoverflow_trap = Xadd32UoverflowTrap { operands: BinaryOperands&lt;XReg&gt; };
<a href=#666 id=666 data-nosnippet>666</a>
<a href=#667 id=667 data-nosnippet>667</a>            <span class="doccomment">/// 64-bit checked unsigned addition: `dst = src1 + src2`.
<a href=#668 id=668 data-nosnippet>668</a>            </span>xadd64_uoverflow_trap = Xadd64UoverflowTrap { operands: BinaryOperands&lt;XReg&gt; };
<a href=#669 id=669 data-nosnippet>669</a>
<a href=#670 id=670 data-nosnippet>670</a>            <span class="doccomment">/// `dst = high64(src1 * src2)` (signed)
<a href=#671 id=671 data-nosnippet>671</a>            </span>xmulhi64_s = XMulHi64S { operands: BinaryOperands&lt;XReg&gt; };
<a href=#672 id=672 data-nosnippet>672</a>            <span class="doccomment">/// `dst = high64(src1 * src2)` (unsigned)
<a href=#673 id=673 data-nosnippet>673</a>            </span>xmulhi64_u = XMulHi64U { operands: BinaryOperands&lt;XReg&gt; };
<a href=#674 id=674 data-nosnippet>674</a>
<a href=#675 id=675 data-nosnippet>675</a>            <span class="doccomment">/// low32(dst) = if low32(src) == 0 { 0 } else { -1 }
<a href=#676 id=676 data-nosnippet>676</a>            </span>xbmask32 = Xbmask32 { dst: XReg, src: XReg };
<a href=#677 id=677 data-nosnippet>677</a>            <span class="doccomment">/// dst = if src == 0 { 0 } else { -1 }
<a href=#678 id=678 data-nosnippet>678</a>            </span>xbmask64 = Xbmask64 { dst: XReg, src: XReg };
<a href=#679 id=679 data-nosnippet>679</a>
<a href=#680 id=680 data-nosnippet>680</a>            <span class="comment">// Big-endian loads/stores of X-registers using the "o32"
<a href=#681 id=681 data-nosnippet>681</a>            // addressing mode
<a href=#682 id=682 data-nosnippet>682</a>
<a href=#683 id=683 data-nosnippet>683</a>            </span><span class="doccomment">/// `low32(dst) = zext(*addr)`
<a href=#684 id=684 data-nosnippet>684</a>            </span>xload16be_u32_o32 = XLoad16BeU32O32 { dst: XReg, addr: AddrO32 };
<a href=#685 id=685 data-nosnippet>685</a>            <span class="doccomment">/// `low32(dst) = sext(*addr)`
<a href=#686 id=686 data-nosnippet>686</a>            </span>xload16be_s32_o32 = XLoad16BeS32O32 { dst: XReg, addr: AddrO32 };
<a href=#687 id=687 data-nosnippet>687</a>            <span class="doccomment">/// `low32(dst) = zext(*addr)`
<a href=#688 id=688 data-nosnippet>688</a>            </span>xload32be_o32 = XLoad32BeO32 { dst: XReg, addr: AddrO32 };
<a href=#689 id=689 data-nosnippet>689</a>            <span class="doccomment">/// `dst = *addr`
<a href=#690 id=690 data-nosnippet>690</a>            </span>xload64be_o32 = XLoad64BeO32 { dst: XReg, addr: AddrO32 };
<a href=#691 id=691 data-nosnippet>691</a>            <span class="doccomment">/// `*addr = low16(src)`
<a href=#692 id=692 data-nosnippet>692</a>            </span>xstore16be_o32 = XStore16BeO32 { addr: AddrO32, src: XReg };
<a href=#693 id=693 data-nosnippet>693</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#694 id=694 data-nosnippet>694</a>            </span>xstore32be_o32 = XStore32BeO32 { addr: AddrO32, src: XReg };
<a href=#695 id=695 data-nosnippet>695</a>            <span class="doccomment">/// `*addr = low64(src)`
<a href=#696 id=696 data-nosnippet>696</a>            </span>xstore64be_o32 = XStore64BeO32 { addr: AddrO32, src: XReg };
<a href=#697 id=697 data-nosnippet>697</a>
<a href=#698 id=698 data-nosnippet>698</a>            <span class="comment">// Big and little endian float loads/stores. Note that the "Z"
<a href=#699 id=699 data-nosnippet>699</a>            // addressing mode only has little-endian variants.
<a href=#700 id=700 data-nosnippet>700</a>
<a href=#701 id=701 data-nosnippet>701</a>            </span><span class="doccomment">/// `low32(dst) = zext(*addr)`
<a href=#702 id=702 data-nosnippet>702</a>            </span>fload32be_o32 = Fload32BeO32 { dst: FReg, addr: AddrO32 };
<a href=#703 id=703 data-nosnippet>703</a>            <span class="doccomment">/// `dst = *addr`
<a href=#704 id=704 data-nosnippet>704</a>            </span>fload64be_o32 = Fload64BeO32 { dst: FReg, addr: AddrO32 };
<a href=#705 id=705 data-nosnippet>705</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#706 id=706 data-nosnippet>706</a>            </span>fstore32be_o32 = Fstore32BeO32 { addr: AddrO32, src: FReg };
<a href=#707 id=707 data-nosnippet>707</a>            <span class="doccomment">/// `*addr = src`
<a href=#708 id=708 data-nosnippet>708</a>            </span>fstore64be_o32 = Fstore64BeO32 { addr: AddrO32, src: FReg };
<a href=#709 id=709 data-nosnippet>709</a>
<a href=#710 id=710 data-nosnippet>710</a>            <span class="doccomment">/// `low32(dst) = zext(*addr)`
<a href=#711 id=711 data-nosnippet>711</a>            </span>fload32le_o32 = Fload32LeO32 { dst: FReg, addr: AddrO32 };
<a href=#712 id=712 data-nosnippet>712</a>            <span class="doccomment">/// `dst = *addr`
<a href=#713 id=713 data-nosnippet>713</a>            </span>fload64le_o32 = Fload64LeO32 { dst: FReg, addr: AddrO32 };
<a href=#714 id=714 data-nosnippet>714</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#715 id=715 data-nosnippet>715</a>            </span>fstore32le_o32 = Fstore32LeO32 { addr: AddrO32, src: FReg };
<a href=#716 id=716 data-nosnippet>716</a>            <span class="doccomment">/// `*addr = src`
<a href=#717 id=717 data-nosnippet>717</a>            </span>fstore64le_o32 = Fstore64LeO32 { addr: AddrO32, src: FReg };
<a href=#718 id=718 data-nosnippet>718</a>
<a href=#719 id=719 data-nosnippet>719</a>            <span class="doccomment">/// `low32(dst) = zext(*addr)`
<a href=#720 id=720 data-nosnippet>720</a>            </span>fload32le_z = Fload32LeZ { dst: FReg, addr: AddrZ };
<a href=#721 id=721 data-nosnippet>721</a>            <span class="doccomment">/// `dst = *addr`
<a href=#722 id=722 data-nosnippet>722</a>            </span>fload64le_z = Fload64LeZ { dst: FReg, addr: AddrZ };
<a href=#723 id=723 data-nosnippet>723</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#724 id=724 data-nosnippet>724</a>            </span>fstore32le_z = Fstore32LeZ { addr: AddrZ, src: FReg };
<a href=#725 id=725 data-nosnippet>725</a>            <span class="doccomment">/// `*addr = src`
<a href=#726 id=726 data-nosnippet>726</a>            </span>fstore64le_z = Fstore64LeZ { addr: AddrZ, src: FReg };
<a href=#727 id=727 data-nosnippet>727</a>
<a href=#728 id=728 data-nosnippet>728</a>            <span class="doccomment">/// `low32(dst) = zext(*addr)`
<a href=#729 id=729 data-nosnippet>729</a>            </span>fload32le_g32 = Fload32LeG32 { dst: FReg, addr: AddrG32 };
<a href=#730 id=730 data-nosnippet>730</a>            <span class="doccomment">/// `dst = *addr`
<a href=#731 id=731 data-nosnippet>731</a>            </span>fload64le_g32 = Fload64LeG32 { dst: FReg, addr: AddrG32 };
<a href=#732 id=732 data-nosnippet>732</a>            <span class="doccomment">/// `*addr = low32(src)`
<a href=#733 id=733 data-nosnippet>733</a>            </span>fstore32le_g32 = Fstore32LeG32 { addr: AddrG32, src: FReg };
<a href=#734 id=734 data-nosnippet>734</a>            <span class="doccomment">/// `*addr = src`
<a href=#735 id=735 data-nosnippet>735</a>            </span>fstore64le_g32 = Fstore64LeG32 { addr: AddrG32, src: FReg };
<a href=#736 id=736 data-nosnippet>736</a>
<a href=#737 id=737 data-nosnippet>737</a>            <span class="comment">// Vector loads/stores. Note that big-endian variants are all
<a href=#738 id=738 data-nosnippet>738</a>            // omitted.
<a href=#739 id=739 data-nosnippet>739</a>
<a href=#740 id=740 data-nosnippet>740</a>            </span><span class="doccomment">/// `dst = *addr`
<a href=#741 id=741 data-nosnippet>741</a>            </span>vload128le_o32 = VLoad128O32 { dst: VReg, addr: AddrO32 };
<a href=#742 id=742 data-nosnippet>742</a>            <span class="doccomment">/// `*addr = src`
<a href=#743 id=743 data-nosnippet>743</a>            </span>vstore128le_o32 = Vstore128LeO32 { addr: AddrO32, src: VReg };
<a href=#744 id=744 data-nosnippet>744</a>            <span class="doccomment">/// `dst = *(ptr + offset)`
<a href=#745 id=745 data-nosnippet>745</a>            </span>vload128le_z = VLoad128Z { dst: VReg, addr: AddrZ };
<a href=#746 id=746 data-nosnippet>746</a>            <span class="doccomment">/// `*(ptr + offset) = src`
<a href=#747 id=747 data-nosnippet>747</a>            </span>vstore128le_z = Vstore128LeZ { addr: AddrZ, src: VReg };
<a href=#748 id=748 data-nosnippet>748</a>            <span class="doccomment">/// `dst = *(ptr + offset)`
<a href=#749 id=749 data-nosnippet>749</a>            </span>vload128le_g32 = VLoad128G32 { dst: VReg, addr: AddrG32 };
<a href=#750 id=750 data-nosnippet>750</a>            <span class="doccomment">/// `*(ptr + offset) = src`
<a href=#751 id=751 data-nosnippet>751</a>            </span>vstore128le_g32 = Vstore128LeG32 { addr: AddrG32, src: VReg };
<a href=#752 id=752 data-nosnippet>752</a>
<a href=#753 id=753 data-nosnippet>753</a>            <span class="doccomment">/// Move between `f` registers.
<a href=#754 id=754 data-nosnippet>754</a>            </span>fmov = Fmov { dst: FReg, src: FReg };
<a href=#755 id=755 data-nosnippet>755</a>            <span class="doccomment">/// Move between `v` registers.
<a href=#756 id=756 data-nosnippet>756</a>            </span>vmov = Vmov { dst: VReg, src: VReg };
<a href=#757 id=757 data-nosnippet>757</a>
<a href=#758 id=758 data-nosnippet>758</a>            <span class="doccomment">/// `low32(dst) = bitcast low32(src) as i32`
<a href=#759 id=759 data-nosnippet>759</a>            </span>bitcast_int_from_float_32 = BitcastIntFromFloat32 { dst: XReg, src: FReg };
<a href=#760 id=760 data-nosnippet>760</a>            <span class="doccomment">/// `dst = bitcast src as i64`
<a href=#761 id=761 data-nosnippet>761</a>            </span>bitcast_int_from_float_64 = BitcastIntFromFloat64 { dst: XReg, src: FReg };
<a href=#762 id=762 data-nosnippet>762</a>            <span class="doccomment">/// `low32(dst) = bitcast low32(src) as f32`
<a href=#763 id=763 data-nosnippet>763</a>            </span>bitcast_float_from_int_32 = BitcastFloatFromInt32 { dst: FReg, src: XReg };
<a href=#764 id=764 data-nosnippet>764</a>            <span class="doccomment">/// `dst = bitcast src as f64`
<a href=#765 id=765 data-nosnippet>765</a>            </span>bitcast_float_from_int_64 = BitcastFloatFromInt64 { dst: FReg, src: XReg };
<a href=#766 id=766 data-nosnippet>766</a>
<a href=#767 id=767 data-nosnippet>767</a>            <span class="doccomment">/// `low32(dst) = bits`
<a href=#768 id=768 data-nosnippet>768</a>            </span>fconst32 = FConst32 { dst: FReg, bits: u32 };
<a href=#769 id=769 data-nosnippet>769</a>            <span class="doccomment">/// `dst = bits`
<a href=#770 id=770 data-nosnippet>770</a>            </span>fconst64 = FConst64 { dst: FReg, bits: u64 };
<a href=#771 id=771 data-nosnippet>771</a>
<a href=#772 id=772 data-nosnippet>772</a>            <span class="doccomment">/// `low32(dst) = zext(src1 == src2)`
<a href=#773 id=773 data-nosnippet>773</a>            </span>feq32 = Feq32 { dst: XReg, src1: FReg, src2: FReg };
<a href=#774 id=774 data-nosnippet>774</a>            <span class="doccomment">/// `low32(dst) = zext(src1 != src2)`
<a href=#775 id=775 data-nosnippet>775</a>            </span>fneq32 = Fneq32 { dst: XReg, src1: FReg, src2: FReg };
<a href=#776 id=776 data-nosnippet>776</a>            <span class="doccomment">/// `low32(dst) = zext(src1 &lt; src2)`
<a href=#777 id=777 data-nosnippet>777</a>            </span>flt32 = Flt32 { dst: XReg, src1: FReg, src2: FReg };
<a href=#778 id=778 data-nosnippet>778</a>            <span class="doccomment">/// `low32(dst) = zext(src1 &lt;= src2)`
<a href=#779 id=779 data-nosnippet>779</a>            </span>flteq32 = Flteq32 { dst: XReg, src1: FReg, src2: FReg };
<a href=#780 id=780 data-nosnippet>780</a>            <span class="doccomment">/// `low32(dst) = zext(src1 == src2)`
<a href=#781 id=781 data-nosnippet>781</a>            </span>feq64 = Feq64 { dst: XReg, src1: FReg, src2: FReg };
<a href=#782 id=782 data-nosnippet>782</a>            <span class="doccomment">/// `low32(dst) = zext(src1 != src2)`
<a href=#783 id=783 data-nosnippet>783</a>            </span>fneq64 = Fneq64 { dst: XReg, src1: FReg, src2: FReg };
<a href=#784 id=784 data-nosnippet>784</a>            <span class="doccomment">/// `low32(dst) = zext(src1 &lt; src2)`
<a href=#785 id=785 data-nosnippet>785</a>            </span>flt64 = Flt64 { dst: XReg, src1: FReg, src2: FReg };
<a href=#786 id=786 data-nosnippet>786</a>            <span class="doccomment">/// `low32(dst) = zext(src1 &lt;= src2)`
<a href=#787 id=787 data-nosnippet>787</a>            </span>flteq64 = Flteq64 { dst: XReg, src1: FReg, src2: FReg };
<a href=#788 id=788 data-nosnippet>788</a>
<a href=#789 id=789 data-nosnippet>789</a>            <span class="doccomment">/// `low32(dst) = low32(cond) ? low32(if_nonzero) : low32(if_zero)`
<a href=#790 id=790 data-nosnippet>790</a>            </span>fselect32 = FSelect32 { dst: FReg, cond: XReg, if_nonzero: FReg, if_zero: FReg };
<a href=#791 id=791 data-nosnippet>791</a>            <span class="doccomment">/// `dst = low32(cond) ? if_nonzero : if_zero`
<a href=#792 id=792 data-nosnippet>792</a>            </span>fselect64 = FSelect64 { dst: FReg, cond: XReg, if_nonzero: FReg, if_zero: FReg };
<a href=#793 id=793 data-nosnippet>793</a>
<a href=#794 id=794 data-nosnippet>794</a>            <span class="doccomment">/// `low32(dst) = demote(src)`
<a href=#795 id=795 data-nosnippet>795</a>            </span>f32_from_f64 = F32FromF64 { dst: FReg, src: FReg };
<a href=#796 id=796 data-nosnippet>796</a>            <span class="doccomment">/// `(st) = promote(low32(src))`
<a href=#797 id=797 data-nosnippet>797</a>            </span>f64_from_f32 = F64FromF32 { dst: FReg, src: FReg };
<a href=#798 id=798 data-nosnippet>798</a>
<a href=#799 id=799 data-nosnippet>799</a>            <span class="doccomment">/// `low32(dst) = checked_f32_from_signed(low32(src))`
<a href=#800 id=800 data-nosnippet>800</a>            </span>f32_from_x32_s = F32FromX32S { dst: FReg, src: XReg };
<a href=#801 id=801 data-nosnippet>801</a>            <span class="doccomment">/// `low32(dst) = checked_f32_from_unsigned(low32(src))`
<a href=#802 id=802 data-nosnippet>802</a>            </span>f32_from_x32_u = F32FromX32U { dst: FReg, src: XReg };
<a href=#803 id=803 data-nosnippet>803</a>            <span class="doccomment">/// `low32(dst) = checked_f32_from_signed(src)`
<a href=#804 id=804 data-nosnippet>804</a>            </span>f32_from_x64_s = F32FromX64S { dst: FReg, src: XReg };
<a href=#805 id=805 data-nosnippet>805</a>            <span class="doccomment">/// `low32(dst) = checked_f32_from_unsigned(src)`
<a href=#806 id=806 data-nosnippet>806</a>            </span>f32_from_x64_u = F32FromX64U { dst: FReg, src: XReg };
<a href=#807 id=807 data-nosnippet>807</a>            <span class="doccomment">/// `dst = checked_f64_from_signed(low32(src))`
<a href=#808 id=808 data-nosnippet>808</a>            </span>f64_from_x32_s = F64FromX32S { dst: FReg, src: XReg };
<a href=#809 id=809 data-nosnippet>809</a>            <span class="doccomment">/// `dst = checked_f64_from_unsigned(low32(src))`
<a href=#810 id=810 data-nosnippet>810</a>            </span>f64_from_x32_u = F64FromX32U { dst: FReg, src: XReg };
<a href=#811 id=811 data-nosnippet>811</a>            <span class="doccomment">/// `dst = checked_f64_from_signed(src)`
<a href=#812 id=812 data-nosnippet>812</a>            </span>f64_from_x64_s = F64FromX64S { dst: FReg, src: XReg };
<a href=#813 id=813 data-nosnippet>813</a>            <span class="doccomment">/// `dst = checked_f64_from_unsigned(src)`
<a href=#814 id=814 data-nosnippet>814</a>            </span>f64_from_x64_u = F64FromX64U { dst: FReg, src: XReg };
<a href=#815 id=815 data-nosnippet>815</a>
<a href=#816 id=816 data-nosnippet>816</a>            <span class="doccomment">/// `low32(dst) = checked_signed_from_f32(low32(src))`
<a href=#817 id=817 data-nosnippet>817</a>            </span>x32_from_f32_s = X32FromF32S { dst: XReg, src: FReg };
<a href=#818 id=818 data-nosnippet>818</a>            <span class="doccomment">/// `low32(dst) = checked_unsigned_from_f32(low32(src))`
<a href=#819 id=819 data-nosnippet>819</a>            </span>x32_from_f32_u = X32FromF32U { dst: XReg, src: FReg };
<a href=#820 id=820 data-nosnippet>820</a>            <span class="doccomment">/// `low32(dst) = checked_signed_from_f64(src)`
<a href=#821 id=821 data-nosnippet>821</a>            </span>x32_from_f64_s = X32FromF64S { dst: XReg, src: FReg };
<a href=#822 id=822 data-nosnippet>822</a>            <span class="doccomment">/// `low32(dst) = checked_unsigned_from_f64(src)`
<a href=#823 id=823 data-nosnippet>823</a>            </span>x32_from_f64_u = X32FromF64U { dst: XReg, src: FReg };
<a href=#824 id=824 data-nosnippet>824</a>            <span class="doccomment">/// `dst = checked_signed_from_f32(low32(src))`
<a href=#825 id=825 data-nosnippet>825</a>            </span>x64_from_f32_s = X64FromF32S { dst: XReg, src: FReg };
<a href=#826 id=826 data-nosnippet>826</a>            <span class="doccomment">/// `dst = checked_unsigned_from_f32(low32(src))`
<a href=#827 id=827 data-nosnippet>827</a>            </span>x64_from_f32_u = X64FromF32U { dst: XReg, src: FReg };
<a href=#828 id=828 data-nosnippet>828</a>            <span class="doccomment">/// `dst = checked_signed_from_f64(src)`
<a href=#829 id=829 data-nosnippet>829</a>            </span>x64_from_f64_s = X64FromF64S { dst: XReg, src: FReg };
<a href=#830 id=830 data-nosnippet>830</a>            <span class="doccomment">/// `dst = checked_unsigned_from_f64(src)`
<a href=#831 id=831 data-nosnippet>831</a>            </span>x64_from_f64_u = X64FromF64U { dst: XReg, src: FReg };
<a href=#832 id=832 data-nosnippet>832</a>
<a href=#833 id=833 data-nosnippet>833</a>            <span class="doccomment">/// `low32(dst) = saturating_signed_from_f32(low32(src))`
<a href=#834 id=834 data-nosnippet>834</a>            </span>x32_from_f32_s_sat = X32FromF32SSat { dst: XReg, src: FReg };
<a href=#835 id=835 data-nosnippet>835</a>            <span class="doccomment">/// `low32(dst) = saturating_unsigned_from_f32(low32(src))`
<a href=#836 id=836 data-nosnippet>836</a>            </span>x32_from_f32_u_sat = X32FromF32USat { dst: XReg, src: FReg };
<a href=#837 id=837 data-nosnippet>837</a>            <span class="doccomment">/// `low32(dst) = saturating_signed_from_f64(src)`
<a href=#838 id=838 data-nosnippet>838</a>            </span>x32_from_f64_s_sat = X32FromF64SSat { dst: XReg, src: FReg };
<a href=#839 id=839 data-nosnippet>839</a>            <span class="doccomment">/// `low32(dst) = saturating_unsigned_from_f64(src)`
<a href=#840 id=840 data-nosnippet>840</a>            </span>x32_from_f64_u_sat = X32FromF64USat { dst: XReg, src: FReg };
<a href=#841 id=841 data-nosnippet>841</a>            <span class="doccomment">/// `dst = saturating_signed_from_f32(low32(src))`
<a href=#842 id=842 data-nosnippet>842</a>            </span>x64_from_f32_s_sat = X64FromF32SSat { dst: XReg, src: FReg };
<a href=#843 id=843 data-nosnippet>843</a>            <span class="doccomment">/// `dst = saturating_unsigned_from_f32(low32(src))`
<a href=#844 id=844 data-nosnippet>844</a>            </span>x64_from_f32_u_sat = X64FromF32USat { dst: XReg, src: FReg };
<a href=#845 id=845 data-nosnippet>845</a>            <span class="doccomment">/// `dst = saturating_signed_from_f64(src)`
<a href=#846 id=846 data-nosnippet>846</a>            </span>x64_from_f64_s_sat = X64FromF64SSat { dst: XReg, src: FReg };
<a href=#847 id=847 data-nosnippet>847</a>            <span class="doccomment">/// `dst = saturating_unsigned_from_f64(src)`
<a href=#848 id=848 data-nosnippet>848</a>            </span>x64_from_f64_u_sat = X64FromF64USat { dst: XReg, src: FReg };
<a href=#849 id=849 data-nosnippet>849</a>
<a href=#850 id=850 data-nosnippet>850</a>            <span class="doccomment">/// `low32(dst) = copysign(low32(src1), low32(src2))`
<a href=#851 id=851 data-nosnippet>851</a>            </span>fcopysign32 = FCopySign32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#852 id=852 data-nosnippet>852</a>            <span class="doccomment">/// `dst = copysign(src1, src2)`
<a href=#853 id=853 data-nosnippet>853</a>            </span>fcopysign64 = FCopySign64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#854 id=854 data-nosnippet>854</a>
<a href=#855 id=855 data-nosnippet>855</a>            <span class="doccomment">/// `low32(dst) = low32(src1) + low32(src2)`
<a href=#856 id=856 data-nosnippet>856</a>            </span>fadd32 = Fadd32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#857 id=857 data-nosnippet>857</a>            <span class="doccomment">/// `low32(dst) = low32(src1) - low32(src2)`
<a href=#858 id=858 data-nosnippet>858</a>            </span>fsub32 = Fsub32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#859 id=859 data-nosnippet>859</a>            <span class="doccomment">/// `low128(dst) = low128(src1) - low128(src2)`
<a href=#860 id=860 data-nosnippet>860</a>            </span>vsubf32x4 = Vsubf32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#861 id=861 data-nosnippet>861</a>            <span class="doccomment">/// `low32(dst) = low32(src1) * low32(src2)`
<a href=#862 id=862 data-nosnippet>862</a>            </span>fmul32 = Fmul32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#863 id=863 data-nosnippet>863</a>            <span class="doccomment">/// `low128(dst) = low128(src1) * low128(src2)`
<a href=#864 id=864 data-nosnippet>864</a>            </span>vmulf32x4 = Vmulf32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#865 id=865 data-nosnippet>865</a>            <span class="doccomment">/// `low32(dst) = low32(src1) / low32(src2)`
<a href=#866 id=866 data-nosnippet>866</a>            </span>fdiv32 = Fdiv32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#867 id=867 data-nosnippet>867</a>            <span class="doccomment">/// `low128(dst) = low128(src1) / low128(src2)`
<a href=#868 id=868 data-nosnippet>868</a>            </span>vdivf32x4 = Vdivf32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#869 id=869 data-nosnippet>869</a>            <span class="doccomment">/// `low32(dst) = ieee_maximum(low32(src1), low32(src2))`
<a href=#870 id=870 data-nosnippet>870</a>            </span>fmaximum32 = Fmaximum32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#871 id=871 data-nosnippet>871</a>            <span class="doccomment">/// `low32(dst) = ieee_minimum(low32(src1), low32(src2))`
<a href=#872 id=872 data-nosnippet>872</a>            </span>fminimum32 = Fminimum32 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#873 id=873 data-nosnippet>873</a>            <span class="doccomment">/// `low32(dst) = ieee_trunc(low32(src))`
<a href=#874 id=874 data-nosnippet>874</a>            </span>ftrunc32 = Ftrunc32 { dst: FReg, src: FReg };
<a href=#875 id=875 data-nosnippet>875</a>            <span class="doccomment">/// `low128(dst) = ieee_trunc(low128(src))`
<a href=#876 id=876 data-nosnippet>876</a>            </span>vtrunc32x4 = Vtrunc32x4 { dst: VReg, src: VReg };
<a href=#877 id=877 data-nosnippet>877</a>            <span class="doccomment">/// `low128(dst) = ieee_trunc(low128(src))`
<a href=#878 id=878 data-nosnippet>878</a>            </span>vtrunc64x2 = Vtrunc64x2 { dst: VReg, src: VReg };
<a href=#879 id=879 data-nosnippet>879</a>            <span class="doccomment">/// `low32(dst) = ieee_floor(low32(src))`
<a href=#880 id=880 data-nosnippet>880</a>            </span>ffloor32 = Ffloor32 { dst: FReg, src: FReg };
<a href=#881 id=881 data-nosnippet>881</a>            <span class="doccomment">/// `low128(dst) = ieee_floor(low128(src))`
<a href=#882 id=882 data-nosnippet>882</a>            </span>vfloor32x4 = Vfloor32x4 { dst: VReg, src: VReg };
<a href=#883 id=883 data-nosnippet>883</a>            <span class="doccomment">/// `low128(dst) = ieee_floor(low128(src))`
<a href=#884 id=884 data-nosnippet>884</a>            </span>vfloor64x2 = Vfloor64x2 { dst: VReg, src: VReg };
<a href=#885 id=885 data-nosnippet>885</a>            <span class="doccomment">/// `low32(dst) = ieee_ceil(low32(src))`
<a href=#886 id=886 data-nosnippet>886</a>            </span>fceil32 = Fceil32 { dst: FReg, src: FReg };
<a href=#887 id=887 data-nosnippet>887</a>            <span class="doccomment">/// `low128(dst) = ieee_ceil(low128(src))`
<a href=#888 id=888 data-nosnippet>888</a>            </span>vceil32x4 = Vceil32x4 { dst: VReg, src: VReg };
<a href=#889 id=889 data-nosnippet>889</a>            <span class="doccomment">/// `low128(dst) = ieee_ceil(low128(src))`
<a href=#890 id=890 data-nosnippet>890</a>            </span>vceil64x2 = Vceil64x2 { dst: VReg, src: VReg };
<a href=#891 id=891 data-nosnippet>891</a>            <span class="doccomment">/// `low32(dst) = ieee_nearest(low32(src))`
<a href=#892 id=892 data-nosnippet>892</a>            </span>fnearest32 = Fnearest32 { dst: FReg, src: FReg };
<a href=#893 id=893 data-nosnippet>893</a>            <span class="doccomment">/// `low32(dst) = ieee_sqrt(low32(src))`
<a href=#894 id=894 data-nosnippet>894</a>            </span>fsqrt32 = Fsqrt32 { dst: FReg, src: FReg };
<a href=#895 id=895 data-nosnippet>895</a>            <span class="doccomment">/// `low32(dst) = ieee_sqrt(low32(src))`
<a href=#896 id=896 data-nosnippet>896</a>            </span>vsqrt32x4 = Vsqrt32x4 { dst: VReg, src: VReg };
<a href=#897 id=897 data-nosnippet>897</a>            <span class="doccomment">/// `low32(dst) = ieee_sqrt(low32(src))`
<a href=#898 id=898 data-nosnippet>898</a>            </span>vsqrt64x2 = Vsqrt64x2 { dst: VReg, src: VReg };
<a href=#899 id=899 data-nosnippet>899</a>            <span class="doccomment">/// `low32(dst) = -low32(src)`
<a href=#900 id=900 data-nosnippet>900</a>            </span>fneg32 = Fneg32 { dst: FReg, src: FReg };
<a href=#901 id=901 data-nosnippet>901</a>            <span class="doccomment">/// `low128(dst) = -low128(src)`
<a href=#902 id=902 data-nosnippet>902</a>            </span>vnegf32x4 = Vnegf32x4 { dst: VReg, src: VReg };
<a href=#903 id=903 data-nosnippet>903</a>            <span class="doccomment">/// `low32(dst) = |low32(src)|`
<a href=#904 id=904 data-nosnippet>904</a>            </span>fabs32 = Fabs32 { dst: FReg, src: FReg };
<a href=#905 id=905 data-nosnippet>905</a>
<a href=#906 id=906 data-nosnippet>906</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#907 id=907 data-nosnippet>907</a>            </span>fadd64 = Fadd64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#908 id=908 data-nosnippet>908</a>            <span class="doccomment">/// `dst = src1 - src2`
<a href=#909 id=909 data-nosnippet>909</a>            </span>fsub64 = Fsub64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#910 id=910 data-nosnippet>910</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#911 id=911 data-nosnippet>911</a>            </span>fmul64 = Fmul64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#912 id=912 data-nosnippet>912</a>            <span class="doccomment">/// `dst = src1 / src2`
<a href=#913 id=913 data-nosnippet>913</a>            </span>fdiv64 = Fdiv64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#914 id=914 data-nosnippet>914</a>            <span class="doccomment">/// `dst = src1 / src2`
<a href=#915 id=915 data-nosnippet>915</a>            </span>vdivf64x2 = VDivF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#916 id=916 data-nosnippet>916</a>            <span class="doccomment">/// `dst = ieee_maximum(src1, src2)`
<a href=#917 id=917 data-nosnippet>917</a>            </span>fmaximum64 = Fmaximum64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#918 id=918 data-nosnippet>918</a>            <span class="doccomment">/// `dst = ieee_minimum(src1, src2)`
<a href=#919 id=919 data-nosnippet>919</a>            </span>fminimum64 = Fminimum64 { operands: BinaryOperands&lt;FReg&gt; };
<a href=#920 id=920 data-nosnippet>920</a>            <span class="doccomment">/// `dst = ieee_trunc(src)`
<a href=#921 id=921 data-nosnippet>921</a>            </span>ftrunc64 = Ftrunc64 { dst: FReg, src: FReg };
<a href=#922 id=922 data-nosnippet>922</a>            <span class="doccomment">/// `dst = ieee_floor(src)`
<a href=#923 id=923 data-nosnippet>923</a>            </span>ffloor64 = Ffloor64 { dst: FReg, src: FReg };
<a href=#924 id=924 data-nosnippet>924</a>            <span class="doccomment">/// `dst = ieee_ceil(src)`
<a href=#925 id=925 data-nosnippet>925</a>            </span>fceil64 = Fceil64 { dst: FReg, src: FReg };
<a href=#926 id=926 data-nosnippet>926</a>            <span class="doccomment">/// `dst = ieee_nearest(src)`
<a href=#927 id=927 data-nosnippet>927</a>            </span>fnearest64 = Fnearest64 { dst: FReg, src: FReg };
<a href=#928 id=928 data-nosnippet>928</a>            <span class="doccomment">/// `low128(dst) = ieee_nearest(low128(src))`
<a href=#929 id=929 data-nosnippet>929</a>            </span>vnearest32x4 = Vnearest32x4 { dst: VReg, src: VReg };
<a href=#930 id=930 data-nosnippet>930</a>            <span class="doccomment">/// `low128(dst) = ieee_nearest(low128(src))`
<a href=#931 id=931 data-nosnippet>931</a>            </span>vnearest64x2 = Vnearest64x2 { dst: VReg, src: VReg };
<a href=#932 id=932 data-nosnippet>932</a>            <span class="doccomment">/// `dst = ieee_sqrt(src)`
<a href=#933 id=933 data-nosnippet>933</a>            </span>fsqrt64 = Fsqrt64 { dst: FReg, src: FReg };
<a href=#934 id=934 data-nosnippet>934</a>            <span class="doccomment">/// `dst = -src`
<a href=#935 id=935 data-nosnippet>935</a>            </span>fneg64 = Fneg64 { dst: FReg, src: FReg };
<a href=#936 id=936 data-nosnippet>936</a>            <span class="doccomment">/// `dst = |src|`
<a href=#937 id=937 data-nosnippet>937</a>            </span>fabs64 = Fabs64 { dst: FReg, src: FReg };
<a href=#938 id=938 data-nosnippet>938</a>
<a href=#939 id=939 data-nosnippet>939</a>            <span class="doccomment">/// `dst = imm`
<a href=#940 id=940 data-nosnippet>940</a>            </span>vconst128 = Vconst128 { dst: VReg, imm: u128 };
<a href=#941 id=941 data-nosnippet>941</a>
<a href=#942 id=942 data-nosnippet>942</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#943 id=943 data-nosnippet>943</a>            </span>vaddi8x16 = VAddI8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#944 id=944 data-nosnippet>944</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#945 id=945 data-nosnippet>945</a>            </span>vaddi16x8 = VAddI16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#946 id=946 data-nosnippet>946</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#947 id=947 data-nosnippet>947</a>            </span>vaddi32x4 = VAddI32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#948 id=948 data-nosnippet>948</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#949 id=949 data-nosnippet>949</a>            </span>vaddi64x2 = VAddI64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#950 id=950 data-nosnippet>950</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#951 id=951 data-nosnippet>951</a>            </span>vaddf32x4 = VAddF32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#952 id=952 data-nosnippet>952</a>            <span class="doccomment">/// `dst = src1 + src2`
<a href=#953 id=953 data-nosnippet>953</a>            </span>vaddf64x2 = VAddF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#954 id=954 data-nosnippet>954</a>
<a href=#955 id=955 data-nosnippet>955</a>            <span class="doccomment">/// `dst = satruating_add(src1, src2)`
<a href=#956 id=956 data-nosnippet>956</a>            </span>vaddi8x16_sat = VAddI8x16Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#957 id=957 data-nosnippet>957</a>            <span class="doccomment">/// `dst = satruating_add(src1, src2)`
<a href=#958 id=958 data-nosnippet>958</a>            </span>vaddu8x16_sat = VAddU8x16Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#959 id=959 data-nosnippet>959</a>            <span class="doccomment">/// `dst = satruating_add(src1, src2)`
<a href=#960 id=960 data-nosnippet>960</a>            </span>vaddi16x8_sat = VAddI16x8Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#961 id=961 data-nosnippet>961</a>            <span class="doccomment">/// `dst = satruating_add(src1, src2)`
<a href=#962 id=962 data-nosnippet>962</a>            </span>vaddu16x8_sat = VAddU16x8Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#963 id=963 data-nosnippet>963</a>
<a href=#964 id=964 data-nosnippet>964</a>            <span class="doccomment">/// `dst = [src1[0] + src1[1], ..., src2[6] + src2[7]]`
<a href=#965 id=965 data-nosnippet>965</a>            </span>vaddpairwisei16x8_s = VAddpairwiseI16x8S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#966 id=966 data-nosnippet>966</a>            <span class="doccomment">/// `dst = [src1[0] + src1[1], ..., src2[2] + src2[3]]`
<a href=#967 id=967 data-nosnippet>967</a>            </span>vaddpairwisei32x4_s = VAddpairwiseI32x4S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#968 id=968 data-nosnippet>968</a>
<a href=#969 id=969 data-nosnippet>969</a>            <span class="doccomment">/// `dst = src1 &lt;&lt; src2`
<a href=#970 id=970 data-nosnippet>970</a>            </span>vshli8x16 = VShlI8x16 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#971 id=971 data-nosnippet>971</a>            <span class="doccomment">/// `dst = src1 &lt;&lt; src2`
<a href=#972 id=972 data-nosnippet>972</a>            </span>vshli16x8 = VShlI16x8 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#973 id=973 data-nosnippet>973</a>            <span class="doccomment">/// `dst = src1 &lt;&lt; src2`
<a href=#974 id=974 data-nosnippet>974</a>            </span>vshli32x4 = VShlI32x4 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#975 id=975 data-nosnippet>975</a>            <span class="doccomment">/// `dst = src1 &lt;&lt; src2`
<a href=#976 id=976 data-nosnippet>976</a>            </span>vshli64x2 = VShlI64x2 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#977 id=977 data-nosnippet>977</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (signed)
<a href=#978 id=978 data-nosnippet>978</a>            </span>vshri8x16_s = VShrI8x16S { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#979 id=979 data-nosnippet>979</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (signed)
<a href=#980 id=980 data-nosnippet>980</a>            </span>vshri16x8_s = VShrI16x8S { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#981 id=981 data-nosnippet>981</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (signed)
<a href=#982 id=982 data-nosnippet>982</a>            </span>vshri32x4_s = VShrI32x4S { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#983 id=983 data-nosnippet>983</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (signed)
<a href=#984 id=984 data-nosnippet>984</a>            </span>vshri64x2_s = VShrI64x2S { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#985 id=985 data-nosnippet>985</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (unsigned)
<a href=#986 id=986 data-nosnippet>986</a>            </span>vshri8x16_u = VShrI8x16U { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#987 id=987 data-nosnippet>987</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (unsigned)
<a href=#988 id=988 data-nosnippet>988</a>            </span>vshri16x8_u = VShrI16x8U { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#989 id=989 data-nosnippet>989</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (unsigned)
<a href=#990 id=990 data-nosnippet>990</a>            </span>vshri32x4_u = VShrI32x4U { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#991 id=991 data-nosnippet>991</a>            <span class="doccomment">/// `dst = src1 &gt;&gt; src2` (unsigned)
<a href=#992 id=992 data-nosnippet>992</a>            </span>vshri64x2_u = VShrI64x2U { operands: BinaryOperands&lt;VReg, VReg, XReg&gt; };
<a href=#993 id=993 data-nosnippet>993</a>
<a href=#994 id=994 data-nosnippet>994</a>            <span class="doccomment">/// `dst = splat(low8(src))`
<a href=#995 id=995 data-nosnippet>995</a>            </span>vsplatx8 = VSplatX8 { dst: VReg, src: XReg };
<a href=#996 id=996 data-nosnippet>996</a>            <span class="doccomment">/// `dst = splat(low16(src))`
<a href=#997 id=997 data-nosnippet>997</a>            </span>vsplatx16 = VSplatX16 { dst: VReg, src: XReg };
<a href=#998 id=998 data-nosnippet>998</a>            <span class="doccomment">/// `dst = splat(low32(src))`
<a href=#999 id=999 data-nosnippet>999</a>            </span>vsplatx32 = VSplatX32 { dst: VReg, src: XReg };
<a href=#1000 id=1000 data-nosnippet>1000</a>            <span class="doccomment">/// `dst = splat(src)`
<a href=#1001 id=1001 data-nosnippet>1001</a>            </span>vsplatx64 = VSplatX64 { dst: VReg, src: XReg };
<a href=#1002 id=1002 data-nosnippet>1002</a>            <span class="doccomment">/// `dst = splat(low32(src))`
<a href=#1003 id=1003 data-nosnippet>1003</a>            </span>vsplatf32 = VSplatF32 { dst: VReg, src: FReg };
<a href=#1004 id=1004 data-nosnippet>1004</a>            <span class="doccomment">/// `dst = splat(src)`
<a href=#1005 id=1005 data-nosnippet>1005</a>            </span>vsplatf64 = VSplatF64 { dst: VReg, src: FReg };
<a href=#1006 id=1006 data-nosnippet>1006</a>
<a href=#1007 id=1007 data-nosnippet>1007</a>            <span class="doccomment">/// Load the 64-bit source as i8x8 and sign-extend to i16x8.
<a href=#1008 id=1008 data-nosnippet>1008</a>            </span>vload8x8_s_z = VLoad8x8SZ { dst: VReg, addr: AddrZ };
<a href=#1009 id=1009 data-nosnippet>1009</a>            <span class="doccomment">/// Load the 64-bit source as u8x8 and zero-extend to i16x8.
<a href=#1010 id=1010 data-nosnippet>1010</a>            </span>vload8x8_u_z = VLoad8x8UZ { dst: VReg, addr: AddrZ };
<a href=#1011 id=1011 data-nosnippet>1011</a>            <span class="doccomment">/// Load the 64-bit source as i16x4 and sign-extend to i32x4.
<a href=#1012 id=1012 data-nosnippet>1012</a>            </span>vload16x4le_s_z = VLoad16x4LeSZ { dst: VReg, addr: AddrZ };
<a href=#1013 id=1013 data-nosnippet>1013</a>            <span class="doccomment">/// Load the 64-bit source as u16x4 and zero-extend to i32x4.
<a href=#1014 id=1014 data-nosnippet>1014</a>            </span>vload16x4le_u_z = VLoad16x4LeUZ { dst: VReg, addr: AddrZ };
<a href=#1015 id=1015 data-nosnippet>1015</a>            <span class="doccomment">/// Load the 64-bit source as i32x2 and sign-extend to i64x2.
<a href=#1016 id=1016 data-nosnippet>1016</a>            </span>vload32x2le_s_z = VLoad32x2LeSZ { dst: VReg, addr: AddrZ };
<a href=#1017 id=1017 data-nosnippet>1017</a>            <span class="doccomment">/// Load the 64-bit source as u32x2 and zero-extend to i64x2.
<a href=#1018 id=1018 data-nosnippet>1018</a>            </span>vload32x2le_u_z = VLoad32x2LeUZ { dst: VReg, addr: AddrZ };
<a href=#1019 id=1019 data-nosnippet>1019</a>
<a href=#1020 id=1020 data-nosnippet>1020</a>            <span class="doccomment">/// `dst = src1 &amp; src2`
<a href=#1021 id=1021 data-nosnippet>1021</a>            </span>vband128 = VBand128 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1022 id=1022 data-nosnippet>1022</a>            <span class="doccomment">/// `dst = src1 | src2`
<a href=#1023 id=1023 data-nosnippet>1023</a>            </span>vbor128 = VBor128 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1024 id=1024 data-nosnippet>1024</a>            <span class="doccomment">/// `dst = src1 ^ src2`
<a href=#1025 id=1025 data-nosnippet>1025</a>            </span>vbxor128 = VBxor128 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1026 id=1026 data-nosnippet>1026</a>            <span class="doccomment">/// `dst = !src1`
<a href=#1027 id=1027 data-nosnippet>1027</a>            </span>vbnot128 = VBnot128 { dst: VReg, src: VReg };
<a href=#1028 id=1028 data-nosnippet>1028</a>            <span class="doccomment">/// `dst = (c &amp; x) | (!c &amp; y)`
<a href=#1029 id=1029 data-nosnippet>1029</a>            </span>vbitselect128 = VBitselect128 { dst: VReg, c: VReg, x: VReg, y: VReg };
<a href=#1030 id=1030 data-nosnippet>1030</a>            <span class="doccomment">/// Collect high bits of each lane into the low 32-bits of the
<a href=#1031 id=1031 data-nosnippet>1031</a>            /// destination.
<a href=#1032 id=1032 data-nosnippet>1032</a>            </span>vbitmask8x16 = Vbitmask8x16 { dst: XReg, src: VReg };
<a href=#1033 id=1033 data-nosnippet>1033</a>            <span class="doccomment">/// Collect high bits of each lane into the low 32-bits of the
<a href=#1034 id=1034 data-nosnippet>1034</a>            /// destination.
<a href=#1035 id=1035 data-nosnippet>1035</a>            </span>vbitmask16x8 = Vbitmask16x8 { dst: XReg, src: VReg };
<a href=#1036 id=1036 data-nosnippet>1036</a>            <span class="doccomment">/// Collect high bits of each lane into the low 32-bits of the
<a href=#1037 id=1037 data-nosnippet>1037</a>            /// destination.
<a href=#1038 id=1038 data-nosnippet>1038</a>            </span>vbitmask32x4 = Vbitmask32x4 { dst: XReg, src: VReg };
<a href=#1039 id=1039 data-nosnippet>1039</a>            <span class="doccomment">/// Collect high bits of each lane into the low 32-bits of the
<a href=#1040 id=1040 data-nosnippet>1040</a>            /// destination.
<a href=#1041 id=1041 data-nosnippet>1041</a>            </span>vbitmask64x2 = Vbitmask64x2 { dst: XReg, src: VReg };
<a href=#1042 id=1042 data-nosnippet>1042</a>            <span class="doccomment">/// Store whether all lanes are nonzero in `dst`.
<a href=#1043 id=1043 data-nosnippet>1043</a>            </span>valltrue8x16 = Valltrue8x16 { dst: XReg, src: VReg };
<a href=#1044 id=1044 data-nosnippet>1044</a>            <span class="doccomment">/// Store whether all lanes are nonzero in `dst`.
<a href=#1045 id=1045 data-nosnippet>1045</a>            </span>valltrue16x8 = Valltrue16x8 { dst: XReg, src: VReg };
<a href=#1046 id=1046 data-nosnippet>1046</a>            <span class="doccomment">/// Store whether all lanes are nonzero in `dst`.
<a href=#1047 id=1047 data-nosnippet>1047</a>            </span>valltrue32x4 = Valltrue32x4 { dst: XReg, src: VReg };
<a href=#1048 id=1048 data-nosnippet>1048</a>            <span class="doccomment">/// Store whether any lanes are nonzero in `dst`.
<a href=#1049 id=1049 data-nosnippet>1049</a>            </span>valltrue64x2 = Valltrue64x2 { dst: XReg, src: VReg };
<a href=#1050 id=1050 data-nosnippet>1050</a>            <span class="doccomment">/// Store whether any lanes are nonzero in `dst`.
<a href=#1051 id=1051 data-nosnippet>1051</a>            </span>vanytrue8x16 = Vanytrue8x16 { dst: XReg, src: VReg };
<a href=#1052 id=1052 data-nosnippet>1052</a>            <span class="doccomment">/// Store whether any lanes are nonzero in `dst`.
<a href=#1053 id=1053 data-nosnippet>1053</a>            </span>vanytrue16x8 = Vanytrue16x8 { dst: XReg, src: VReg };
<a href=#1054 id=1054 data-nosnippet>1054</a>            <span class="doccomment">/// Store whether any lanes are nonzero in `dst`.
<a href=#1055 id=1055 data-nosnippet>1055</a>            </span>vanytrue32x4 = Vanytrue32x4 { dst: XReg, src: VReg };
<a href=#1056 id=1056 data-nosnippet>1056</a>            <span class="doccomment">/// Store whether any lanes are nonzero in `dst`.
<a href=#1057 id=1057 data-nosnippet>1057</a>            </span>vanytrue64x2 = Vanytrue64x2 { dst: XReg, src: VReg };
<a href=#1058 id=1058 data-nosnippet>1058</a>
<a href=#1059 id=1059 data-nosnippet>1059</a>            <span class="doccomment">/// Int-to-float conversion (same as `f32_from_x32_s`)
<a href=#1060 id=1060 data-nosnippet>1060</a>            </span>vf32x4_from_i32x4_s = VF32x4FromI32x4S { dst: VReg, src: VReg };
<a href=#1061 id=1061 data-nosnippet>1061</a>            <span class="doccomment">/// Int-to-float conversion (same as `f32_from_x32_u`)
<a href=#1062 id=1062 data-nosnippet>1062</a>            </span>vf32x4_from_i32x4_u = VF32x4FromI32x4U { dst: VReg, src: VReg };
<a href=#1063 id=1063 data-nosnippet>1063</a>            <span class="doccomment">/// Int-to-float conversion (same as `f64_from_x64_s`)
<a href=#1064 id=1064 data-nosnippet>1064</a>            </span>vf64x2_from_i64x2_s = VF64x2FromI64x2S { dst: VReg, src: VReg };
<a href=#1065 id=1065 data-nosnippet>1065</a>            <span class="doccomment">/// Int-to-float conversion (same as `f64_from_x64_u`)
<a href=#1066 id=1066 data-nosnippet>1066</a>            </span>vf64x2_from_i64x2_u = VF64x2FromI64x2U { dst: VReg, src: VReg };
<a href=#1067 id=1067 data-nosnippet>1067</a>            <span class="doccomment">/// Float-to-int conversion (same as `x32_from_f32_s`
<a href=#1068 id=1068 data-nosnippet>1068</a>            </span>vi32x4_from_f32x4_s = VI32x4FromF32x4S { dst: VReg, src: VReg };
<a href=#1069 id=1069 data-nosnippet>1069</a>            <span class="doccomment">/// Float-to-int conversion (same as `x32_from_f32_u`
<a href=#1070 id=1070 data-nosnippet>1070</a>            </span>vi32x4_from_f32x4_u = VI32x4FromF32x4U { dst: VReg, src: VReg };
<a href=#1071 id=1071 data-nosnippet>1071</a>            <span class="doccomment">/// Float-to-int conversion (same as `x64_from_f64_s`
<a href=#1072 id=1072 data-nosnippet>1072</a>            </span>vi64x2_from_f64x2_s = VI64x2FromF64x2S { dst: VReg, src: VReg };
<a href=#1073 id=1073 data-nosnippet>1073</a>            <span class="doccomment">/// Float-to-int conversion (same as `x64_from_f64_u`
<a href=#1074 id=1074 data-nosnippet>1074</a>            </span>vi64x2_from_f64x2_u = VI64x2FromF64x2U { dst: VReg, src: VReg };
<a href=#1075 id=1075 data-nosnippet>1075</a>
<a href=#1076 id=1076 data-nosnippet>1076</a>            <span class="doccomment">/// Widens the low lanes of the input vector, as signed, to twice
<a href=#1077 id=1077 data-nosnippet>1077</a>            /// the width.
<a href=#1078 id=1078 data-nosnippet>1078</a>            </span>vwidenlow8x16_s = VWidenLow8x16S { dst: VReg, src: VReg };
<a href=#1079 id=1079 data-nosnippet>1079</a>            <span class="doccomment">/// Widens the low lanes of the input vector, as unsigned, to twice
<a href=#1080 id=1080 data-nosnippet>1080</a>            /// the width.
<a href=#1081 id=1081 data-nosnippet>1081</a>            </span>vwidenlow8x16_u = VWidenLow8x16U { dst: VReg, src: VReg };
<a href=#1082 id=1082 data-nosnippet>1082</a>            <span class="doccomment">/// Widens the low lanes of the input vector, as signed, to twice
<a href=#1083 id=1083 data-nosnippet>1083</a>            /// the width.
<a href=#1084 id=1084 data-nosnippet>1084</a>            </span>vwidenlow16x8_s = VWidenLow16x8S { dst: VReg, src: VReg };
<a href=#1085 id=1085 data-nosnippet>1085</a>            <span class="doccomment">/// Widens the low lanes of the input vector, as unsigned, to twice
<a href=#1086 id=1086 data-nosnippet>1086</a>            /// the width.
<a href=#1087 id=1087 data-nosnippet>1087</a>            </span>vwidenlow16x8_u = VWidenLow16x8U { dst: VReg, src: VReg };
<a href=#1088 id=1088 data-nosnippet>1088</a>            <span class="doccomment">/// Widens the low lanes of the input vector, as signed, to twice
<a href=#1089 id=1089 data-nosnippet>1089</a>            /// the width.
<a href=#1090 id=1090 data-nosnippet>1090</a>            </span>vwidenlow32x4_s = VWidenLow32x4S { dst: VReg, src: VReg };
<a href=#1091 id=1091 data-nosnippet>1091</a>            <span class="doccomment">/// Widens the low lanes of the input vector, as unsigned, to twice
<a href=#1092 id=1092 data-nosnippet>1092</a>            /// the width.
<a href=#1093 id=1093 data-nosnippet>1093</a>            </span>vwidenlow32x4_u = VWidenLow32x4U { dst: VReg, src: VReg };
<a href=#1094 id=1094 data-nosnippet>1094</a>            <span class="doccomment">/// Widens the high lanes of the input vector, as signed, to twice
<a href=#1095 id=1095 data-nosnippet>1095</a>            /// the width.
<a href=#1096 id=1096 data-nosnippet>1096</a>            </span>vwidenhigh8x16_s = VWidenHigh8x16S { dst: VReg, src: VReg };
<a href=#1097 id=1097 data-nosnippet>1097</a>            <span class="doccomment">/// Widens the high lanes of the input vector, as unsigned, to twice
<a href=#1098 id=1098 data-nosnippet>1098</a>            /// the width.
<a href=#1099 id=1099 data-nosnippet>1099</a>            </span>vwidenhigh8x16_u = VWidenHigh8x16U { dst: VReg, src: VReg };
<a href=#1100 id=1100 data-nosnippet>1100</a>            <span class="doccomment">/// Widens the high lanes of the input vector, as signed, to twice
<a href=#1101 id=1101 data-nosnippet>1101</a>            /// the width.
<a href=#1102 id=1102 data-nosnippet>1102</a>            </span>vwidenhigh16x8_s = VWidenHigh16x8S { dst: VReg, src: VReg };
<a href=#1103 id=1103 data-nosnippet>1103</a>            <span class="doccomment">/// Widens the high lanes of the input vector, as unsigned, to twice
<a href=#1104 id=1104 data-nosnippet>1104</a>            /// the width.
<a href=#1105 id=1105 data-nosnippet>1105</a>            </span>vwidenhigh16x8_u = VWidenHigh16x8U { dst: VReg, src: VReg };
<a href=#1106 id=1106 data-nosnippet>1106</a>            <span class="doccomment">/// Widens the high lanes of the input vector, as signed, to twice
<a href=#1107 id=1107 data-nosnippet>1107</a>            /// the width.
<a href=#1108 id=1108 data-nosnippet>1108</a>            </span>vwidenhigh32x4_s = VWidenHigh32x4S { dst: VReg, src: VReg };
<a href=#1109 id=1109 data-nosnippet>1109</a>            <span class="doccomment">/// Widens the high lanes of the input vector, as unsigned, to twice
<a href=#1110 id=1110 data-nosnippet>1110</a>            /// the width.
<a href=#1111 id=1111 data-nosnippet>1111</a>            </span>vwidenhigh32x4_u = VWidenHigh32x4U { dst: VReg, src: VReg };
<a href=#1112 id=1112 data-nosnippet>1112</a>
<a href=#1113 id=1113 data-nosnippet>1113</a>            <span class="doccomment">/// Narrows the two 16x8 vectors, assuming all input lanes are
<a href=#1114 id=1114 data-nosnippet>1114</a>            /// signed, to half the width. Narrowing is signed and saturating.
<a href=#1115 id=1115 data-nosnippet>1115</a>            </span>vnarrow16x8_s = Vnarrow16x8S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1116 id=1116 data-nosnippet>1116</a>            <span class="doccomment">/// Narrows the two 16x8 vectors, assuming all input lanes are
<a href=#1117 id=1117 data-nosnippet>1117</a>            /// signed, to half the width. Narrowing is unsigned and saturating.
<a href=#1118 id=1118 data-nosnippet>1118</a>            </span>vnarrow16x8_u = Vnarrow16x8U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1119 id=1119 data-nosnippet>1119</a>            <span class="doccomment">/// Narrows the two 32x4 vectors, assuming all input lanes are
<a href=#1120 id=1120 data-nosnippet>1120</a>            /// signed, to half the width. Narrowing is signed and saturating.
<a href=#1121 id=1121 data-nosnippet>1121</a>            </span>vnarrow32x4_s = Vnarrow32x4S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1122 id=1122 data-nosnippet>1122</a>            <span class="doccomment">/// Narrows the two 32x4 vectors, assuming all input lanes are
<a href=#1123 id=1123 data-nosnippet>1123</a>            /// signed, to half the width. Narrowing is unsigned and saturating.
<a href=#1124 id=1124 data-nosnippet>1124</a>            </span>vnarrow32x4_u = Vnarrow32x4U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1125 id=1125 data-nosnippet>1125</a>            <span class="doccomment">/// Narrows the two 64x2 vectors, assuming all input lanes are
<a href=#1126 id=1126 data-nosnippet>1126</a>            /// signed, to half the width. Narrowing is signed and saturating.
<a href=#1127 id=1127 data-nosnippet>1127</a>            </span>vnarrow64x2_s = Vnarrow64x2S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1128 id=1128 data-nosnippet>1128</a>            <span class="doccomment">/// Narrows the two 64x2 vectors, assuming all input lanes are
<a href=#1129 id=1129 data-nosnippet>1129</a>            /// signed, to half the width. Narrowing is unsigned and saturating.
<a href=#1130 id=1130 data-nosnippet>1130</a>            </span>vnarrow64x2_u = Vnarrow64x2U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1131 id=1131 data-nosnippet>1131</a>            <span class="doccomment">/// Narrows the two 64x2 vectors, assuming all input lanes are
<a href=#1132 id=1132 data-nosnippet>1132</a>            /// unsigned, to half the width. Narrowing is unsigned and saturating.
<a href=#1133 id=1133 data-nosnippet>1133</a>            </span>vunarrow64x2_u = Vunarrow64x2U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1134 id=1134 data-nosnippet>1134</a>            <span class="doccomment">/// Promotes the low two lanes of the f32x4 input to f64x2.
<a href=#1135 id=1135 data-nosnippet>1135</a>            </span>vfpromotelow = VFpromoteLow { dst: VReg, src: VReg };
<a href=#1136 id=1136 data-nosnippet>1136</a>            <span class="doccomment">/// Demotes the two f64x2 lanes to f32x2 and then extends with two
<a href=#1137 id=1137 data-nosnippet>1137</a>            /// more zero lanes.
<a href=#1138 id=1138 data-nosnippet>1138</a>            </span>vfdemote = VFdemote { dst: VReg, src: VReg };
<a href=#1139 id=1139 data-nosnippet>1139</a>
<a href=#1140 id=1140 data-nosnippet>1140</a>            <span class="doccomment">/// `dst = src1 - src2`
<a href=#1141 id=1141 data-nosnippet>1141</a>            </span>vsubi8x16 = VSubI8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1142 id=1142 data-nosnippet>1142</a>            <span class="doccomment">/// `dst = src1 - src2`
<a href=#1143 id=1143 data-nosnippet>1143</a>            </span>vsubi16x8 = VSubI16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1144 id=1144 data-nosnippet>1144</a>            <span class="doccomment">/// `dst = src1 - src2`
<a href=#1145 id=1145 data-nosnippet>1145</a>            </span>vsubi32x4 = VSubI32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1146 id=1146 data-nosnippet>1146</a>            <span class="doccomment">/// `dst = src1 - src2`
<a href=#1147 id=1147 data-nosnippet>1147</a>            </span>vsubi64x2 = VSubI64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1148 id=1148 data-nosnippet>1148</a>            <span class="doccomment">/// `dst = src1 - src2`
<a href=#1149 id=1149 data-nosnippet>1149</a>            </span>vsubf64x2 = VSubF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1150 id=1150 data-nosnippet>1150</a>
<a href=#1151 id=1151 data-nosnippet>1151</a>            <span class="doccomment">/// `dst = saturating_sub(src1, src2)`
<a href=#1152 id=1152 data-nosnippet>1152</a>            </span>vsubi8x16_sat = VSubI8x16Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1153 id=1153 data-nosnippet>1153</a>            <span class="doccomment">/// `dst = saturating_sub(src1, src2)`
<a href=#1154 id=1154 data-nosnippet>1154</a>            </span>vsubu8x16_sat = VSubU8x16Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1155 id=1155 data-nosnippet>1155</a>            <span class="doccomment">/// `dst = saturating_sub(src1, src2)`
<a href=#1156 id=1156 data-nosnippet>1156</a>            </span>vsubi16x8_sat = VSubI16x8Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1157 id=1157 data-nosnippet>1157</a>            <span class="doccomment">/// `dst = saturating_sub(src1, src2)`
<a href=#1158 id=1158 data-nosnippet>1158</a>            </span>vsubu16x8_sat = VSubU16x8Sat { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1159 id=1159 data-nosnippet>1159</a>
<a href=#1160 id=1160 data-nosnippet>1160</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#1161 id=1161 data-nosnippet>1161</a>            </span>vmuli8x16 = VMulI8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1162 id=1162 data-nosnippet>1162</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#1163 id=1163 data-nosnippet>1163</a>            </span>vmuli16x8 = VMulI16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1164 id=1164 data-nosnippet>1164</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#1165 id=1165 data-nosnippet>1165</a>            </span>vmuli32x4 = VMulI32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1166 id=1166 data-nosnippet>1166</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#1167 id=1167 data-nosnippet>1167</a>            </span>vmuli64x2 = VMulI64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1168 id=1168 data-nosnippet>1168</a>            <span class="doccomment">/// `dst = src1 * src2`
<a href=#1169 id=1169 data-nosnippet>1169</a>            </span>vmulf64x2 = VMulF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1170 id=1170 data-nosnippet>1170</a>
<a href=#1171 id=1171 data-nosnippet>1171</a>            <span class="doccomment">/// `dst = signed_saturate(src1 * src2 + (1 &lt;&lt; (Q - 1)) &gt;&gt; Q)`
<a href=#1172 id=1172 data-nosnippet>1172</a>            </span>vqmulrsi16x8 = VQmulrsI16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1173 id=1173 data-nosnippet>1173</a>
<a href=#1174 id=1174 data-nosnippet>1174</a>            <span class="doccomment">/// `dst = count_ones(src)`
<a href=#1175 id=1175 data-nosnippet>1175</a>            </span>vpopcnt8x16 = VPopcnt8x16 { dst: VReg, src: VReg };
<a href=#1176 id=1176 data-nosnippet>1176</a>
<a href=#1177 id=1177 data-nosnippet>1177</a>            <span class="doccomment">/// `low32(dst) = zext(src[lane])`
<a href=#1178 id=1178 data-nosnippet>1178</a>            </span>xextractv8x16 = XExtractV8x16 { dst: XReg, src: VReg, lane: u8 };
<a href=#1179 id=1179 data-nosnippet>1179</a>            <span class="doccomment">/// `low32(dst) = zext(src[lane])`
<a href=#1180 id=1180 data-nosnippet>1180</a>            </span>xextractv16x8 = XExtractV16x8 { dst: XReg, src: VReg, lane: u8 };
<a href=#1181 id=1181 data-nosnippet>1181</a>            <span class="doccomment">/// `low32(dst) = src[lane]`
<a href=#1182 id=1182 data-nosnippet>1182</a>            </span>xextractv32x4 = XExtractV32x4 { dst: XReg, src: VReg, lane: u8 };
<a href=#1183 id=1183 data-nosnippet>1183</a>            <span class="doccomment">/// `dst = src[lane]`
<a href=#1184 id=1184 data-nosnippet>1184</a>            </span>xextractv64x2 = XExtractV64x2 { dst: XReg, src: VReg, lane: u8 };
<a href=#1185 id=1185 data-nosnippet>1185</a>            <span class="doccomment">/// `low32(dst) = src[lane]`
<a href=#1186 id=1186 data-nosnippet>1186</a>            </span>fextractv32x4 = FExtractV32x4 { dst: FReg, src: VReg, lane: u8 };
<a href=#1187 id=1187 data-nosnippet>1187</a>            <span class="doccomment">/// `dst = src[lane]`
<a href=#1188 id=1188 data-nosnippet>1188</a>            </span>fextractv64x2 = FExtractV64x2 { dst: FReg, src: VReg, lane: u8 };
<a href=#1189 id=1189 data-nosnippet>1189</a>
<a href=#1190 id=1190 data-nosnippet>1190</a>            <span class="doccomment">/// `dst = src1; dst[lane] = src2`
<a href=#1191 id=1191 data-nosnippet>1191</a>            </span>vinsertx8 = VInsertX8 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt;, lane: u8 };
<a href=#1192 id=1192 data-nosnippet>1192</a>            <span class="doccomment">/// `dst = src1; dst[lane] = src2`
<a href=#1193 id=1193 data-nosnippet>1193</a>            </span>vinsertx16 = VInsertX16 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt;, lane: u8 };
<a href=#1194 id=1194 data-nosnippet>1194</a>            <span class="doccomment">/// `dst = src1; dst[lane] = src2`
<a href=#1195 id=1195 data-nosnippet>1195</a>            </span>vinsertx32 = VInsertX32 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt;, lane: u8 };
<a href=#1196 id=1196 data-nosnippet>1196</a>            <span class="doccomment">/// `dst = src1; dst[lane] = src2`
<a href=#1197 id=1197 data-nosnippet>1197</a>            </span>vinsertx64 = VInsertX64 { operands: BinaryOperands&lt;VReg, VReg, XReg&gt;, lane: u8 };
<a href=#1198 id=1198 data-nosnippet>1198</a>            <span class="doccomment">/// `dst = src1; dst[lane] = src2`
<a href=#1199 id=1199 data-nosnippet>1199</a>            </span>vinsertf32 = VInsertF32 { operands: BinaryOperands&lt;VReg, VReg, FReg&gt;, lane: u8 };
<a href=#1200 id=1200 data-nosnippet>1200</a>            <span class="doccomment">/// `dst = src1; dst[lane] = src2`
<a href=#1201 id=1201 data-nosnippet>1201</a>            </span>vinsertf64 = VInsertF64 { operands: BinaryOperands&lt;VReg, VReg, FReg&gt;, lane: u8 };
<a href=#1202 id=1202 data-nosnippet>1202</a>
<a href=#1203 id=1203 data-nosnippet>1203</a>            <span class="doccomment">/// `dst = src == dst`
<a href=#1204 id=1204 data-nosnippet>1204</a>            </span>veq8x16 = Veq8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1205 id=1205 data-nosnippet>1205</a>            <span class="doccomment">/// `dst = src != dst`
<a href=#1206 id=1206 data-nosnippet>1206</a>            </span>vneq8x16 = Vneq8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1207 id=1207 data-nosnippet>1207</a>            <span class="doccomment">/// `dst = src &lt; dst` (signed)
<a href=#1208 id=1208 data-nosnippet>1208</a>            </span>vslt8x16 = Vslt8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1209 id=1209 data-nosnippet>1209</a>            <span class="doccomment">/// `dst = src &lt;= dst` (signed)
<a href=#1210 id=1210 data-nosnippet>1210</a>            </span>vslteq8x16 = Vslteq8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1211 id=1211 data-nosnippet>1211</a>            <span class="doccomment">/// `dst = src &lt; dst` (unsigned)
<a href=#1212 id=1212 data-nosnippet>1212</a>            </span>vult8x16 = Vult8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1213 id=1213 data-nosnippet>1213</a>            <span class="doccomment">/// `dst = src &lt;= dst` (unsigned)
<a href=#1214 id=1214 data-nosnippet>1214</a>            </span>vulteq8x16 = Vulteq8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1215 id=1215 data-nosnippet>1215</a>            <span class="doccomment">/// `dst = src == dst`
<a href=#1216 id=1216 data-nosnippet>1216</a>            </span>veq16x8 = Veq16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1217 id=1217 data-nosnippet>1217</a>            <span class="doccomment">/// `dst = src != dst`
<a href=#1218 id=1218 data-nosnippet>1218</a>            </span>vneq16x8 = Vneq16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1219 id=1219 data-nosnippet>1219</a>            <span class="doccomment">/// `dst = src &lt; dst` (signed)
<a href=#1220 id=1220 data-nosnippet>1220</a>            </span>vslt16x8 = Vslt16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1221 id=1221 data-nosnippet>1221</a>            <span class="doccomment">/// `dst = src &lt;= dst` (signed)
<a href=#1222 id=1222 data-nosnippet>1222</a>            </span>vslteq16x8 = Vslteq16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1223 id=1223 data-nosnippet>1223</a>            <span class="doccomment">/// `dst = src &lt; dst` (unsigned)
<a href=#1224 id=1224 data-nosnippet>1224</a>            </span>vult16x8 = Vult16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1225 id=1225 data-nosnippet>1225</a>            <span class="doccomment">/// `dst = src &lt;= dst` (unsigned)
<a href=#1226 id=1226 data-nosnippet>1226</a>            </span>vulteq16x8 = Vulteq16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1227 id=1227 data-nosnippet>1227</a>            <span class="doccomment">/// `dst = src == dst`
<a href=#1228 id=1228 data-nosnippet>1228</a>            </span>veq32x4 = Veq32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1229 id=1229 data-nosnippet>1229</a>            <span class="doccomment">/// `dst = src != dst`
<a href=#1230 id=1230 data-nosnippet>1230</a>            </span>vneq32x4 = Vneq32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1231 id=1231 data-nosnippet>1231</a>            <span class="doccomment">/// `dst = src &lt; dst` (signed)
<a href=#1232 id=1232 data-nosnippet>1232</a>            </span>vslt32x4 = Vslt32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1233 id=1233 data-nosnippet>1233</a>            <span class="doccomment">/// `dst = src &lt;= dst` (signed)
<a href=#1234 id=1234 data-nosnippet>1234</a>            </span>vslteq32x4 = Vslteq32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1235 id=1235 data-nosnippet>1235</a>            <span class="doccomment">/// `dst = src &lt; dst` (unsigned)
<a href=#1236 id=1236 data-nosnippet>1236</a>            </span>vult32x4 = Vult32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1237 id=1237 data-nosnippet>1237</a>            <span class="doccomment">/// `dst = src &lt;= dst` (unsigned)
<a href=#1238 id=1238 data-nosnippet>1238</a>            </span>vulteq32x4 = Vulteq32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1239 id=1239 data-nosnippet>1239</a>            <span class="doccomment">/// `dst = src == dst`
<a href=#1240 id=1240 data-nosnippet>1240</a>            </span>veq64x2 = Veq64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1241 id=1241 data-nosnippet>1241</a>            <span class="doccomment">/// `dst = src != dst`
<a href=#1242 id=1242 data-nosnippet>1242</a>            </span>vneq64x2 = Vneq64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1243 id=1243 data-nosnippet>1243</a>            <span class="doccomment">/// `dst = src &lt; dst` (signed)
<a href=#1244 id=1244 data-nosnippet>1244</a>            </span>vslt64x2 = Vslt64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1245 id=1245 data-nosnippet>1245</a>            <span class="doccomment">/// `dst = src &lt;= dst` (signed)
<a href=#1246 id=1246 data-nosnippet>1246</a>            </span>vslteq64x2 = Vslteq64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1247 id=1247 data-nosnippet>1247</a>            <span class="doccomment">/// `dst = src &lt; dst` (unsigned)
<a href=#1248 id=1248 data-nosnippet>1248</a>            </span>vult64x2 = Vult64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1249 id=1249 data-nosnippet>1249</a>            <span class="doccomment">/// `dst = src &lt;= dst` (unsigned)
<a href=#1250 id=1250 data-nosnippet>1250</a>            </span>vulteq64x2 = Vulteq64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1251 id=1251 data-nosnippet>1251</a>
<a href=#1252 id=1252 data-nosnippet>1252</a>            <span class="doccomment">/// `dst = -src`
<a href=#1253 id=1253 data-nosnippet>1253</a>            </span>vneg8x16 = Vneg8x16 { dst: VReg, src: VReg };
<a href=#1254 id=1254 data-nosnippet>1254</a>            <span class="doccomment">/// `dst = -src`
<a href=#1255 id=1255 data-nosnippet>1255</a>            </span>vneg16x8 = Vneg16x8 { dst: VReg, src: VReg };
<a href=#1256 id=1256 data-nosnippet>1256</a>            <span class="doccomment">/// `dst = -src`
<a href=#1257 id=1257 data-nosnippet>1257</a>            </span>vneg32x4 = Vneg32x4 { dst: VReg, src: VReg };
<a href=#1258 id=1258 data-nosnippet>1258</a>            <span class="doccomment">/// `dst = -src`
<a href=#1259 id=1259 data-nosnippet>1259</a>            </span>vneg64x2 = Vneg64x2 { dst: VReg, src: VReg };
<a href=#1260 id=1260 data-nosnippet>1260</a>            <span class="doccomment">/// `dst = -src`
<a href=#1261 id=1261 data-nosnippet>1261</a>            </span>vnegf64x2 = VnegF64x2 { dst: VReg, src: VReg };
<a href=#1262 id=1262 data-nosnippet>1262</a>
<a href=#1263 id=1263 data-nosnippet>1263</a>            <span class="doccomment">/// `dst = min(src1, src2)` (signed)
<a href=#1264 id=1264 data-nosnippet>1264</a>            </span>vmin8x16_s = Vmin8x16S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1265 id=1265 data-nosnippet>1265</a>            <span class="doccomment">/// `dst = min(src1, src2)` (unsigned)
<a href=#1266 id=1266 data-nosnippet>1266</a>            </span>vmin8x16_u = Vmin8x16U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1267 id=1267 data-nosnippet>1267</a>            <span class="doccomment">/// `dst = min(src1, src2)` (signed)
<a href=#1268 id=1268 data-nosnippet>1268</a>            </span>vmin16x8_s = Vmin16x8S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1269 id=1269 data-nosnippet>1269</a>            <span class="doccomment">/// `dst = min(src1, src2)` (unsigned)
<a href=#1270 id=1270 data-nosnippet>1270</a>            </span>vmin16x8_u = Vmin16x8U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1271 id=1271 data-nosnippet>1271</a>            <span class="doccomment">/// `dst = max(src1, src2)` (signed)
<a href=#1272 id=1272 data-nosnippet>1272</a>            </span>vmax8x16_s = Vmax8x16S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1273 id=1273 data-nosnippet>1273</a>            <span class="doccomment">/// `dst = max(src1, src2)` (unsigned)
<a href=#1274 id=1274 data-nosnippet>1274</a>            </span>vmax8x16_u = Vmax8x16U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1275 id=1275 data-nosnippet>1275</a>            <span class="doccomment">/// `dst = max(src1, src2)` (signed)
<a href=#1276 id=1276 data-nosnippet>1276</a>            </span>vmax16x8_s = Vmax16x8S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1277 id=1277 data-nosnippet>1277</a>            <span class="doccomment">/// `dst = max(src1, src2)` (unsigned)
<a href=#1278 id=1278 data-nosnippet>1278</a>            </span>vmax16x8_u = Vmax16x8U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1279 id=1279 data-nosnippet>1279</a>
<a href=#1280 id=1280 data-nosnippet>1280</a>            <span class="doccomment">/// `dst = min(src1, src2)` (signed)
<a href=#1281 id=1281 data-nosnippet>1281</a>            </span>vmin32x4_s = Vmin32x4S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1282 id=1282 data-nosnippet>1282</a>            <span class="doccomment">/// `dst = min(src1, src2)` (unsigned)
<a href=#1283 id=1283 data-nosnippet>1283</a>            </span>vmin32x4_u = Vmin32x4U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1284 id=1284 data-nosnippet>1284</a>            <span class="doccomment">/// `dst = max(src1, src2)` (signed)
<a href=#1285 id=1285 data-nosnippet>1285</a>            </span>vmax32x4_s = Vmax32x4S { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1286 id=1286 data-nosnippet>1286</a>            <span class="doccomment">/// `dst = max(src1, src2)` (unsigned)
<a href=#1287 id=1287 data-nosnippet>1287</a>            </span>vmax32x4_u = Vmax32x4U { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1288 id=1288 data-nosnippet>1288</a>
<a href=#1289 id=1289 data-nosnippet>1289</a>            <span class="doccomment">/// `dst = |src|`
<a href=#1290 id=1290 data-nosnippet>1290</a>            </span>vabs8x16 = Vabs8x16 { dst: VReg, src: VReg };
<a href=#1291 id=1291 data-nosnippet>1291</a>            <span class="doccomment">/// `dst = |src|`
<a href=#1292 id=1292 data-nosnippet>1292</a>            </span>vabs16x8 = Vabs16x8 { dst: VReg, src: VReg };
<a href=#1293 id=1293 data-nosnippet>1293</a>            <span class="doccomment">/// `dst = |src|`
<a href=#1294 id=1294 data-nosnippet>1294</a>            </span>vabs32x4 = Vabs32x4 { dst: VReg, src: VReg };
<a href=#1295 id=1295 data-nosnippet>1295</a>            <span class="doccomment">/// `dst = |src|`
<a href=#1296 id=1296 data-nosnippet>1296</a>            </span>vabs64x2 = Vabs64x2 { dst: VReg, src: VReg };
<a href=#1297 id=1297 data-nosnippet>1297</a>
<a href=#1298 id=1298 data-nosnippet>1298</a>            <span class="doccomment">/// `dst = |src|`
<a href=#1299 id=1299 data-nosnippet>1299</a>            </span>vabsf32x4 = Vabsf32x4 { dst: VReg, src: VReg };
<a href=#1300 id=1300 data-nosnippet>1300</a>            <span class="doccomment">/// `dst = |src|`
<a href=#1301 id=1301 data-nosnippet>1301</a>            </span>vabsf64x2 = Vabsf64x2 { dst: VReg, src: VReg };
<a href=#1302 id=1302 data-nosnippet>1302</a>            <span class="doccomment">/// `dst = ieee_maximum(src1, src2)`
<a href=#1303 id=1303 data-nosnippet>1303</a>            </span>vmaximumf32x4 = Vmaximumf32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1304 id=1304 data-nosnippet>1304</a>            <span class="doccomment">/// `dst = ieee_maximum(src1, src2)`
<a href=#1305 id=1305 data-nosnippet>1305</a>            </span>vmaximumf64x2 = Vmaximumf64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1306 id=1306 data-nosnippet>1306</a>            <span class="doccomment">/// `dst = ieee_minimum(src1, src2)`
<a href=#1307 id=1307 data-nosnippet>1307</a>            </span>vminimumf32x4 = Vminimumf32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1308 id=1308 data-nosnippet>1308</a>            <span class="doccomment">/// `dst = ieee_minimum(src1, src2)`
<a href=#1309 id=1309 data-nosnippet>1309</a>            </span>vminimumf64x2 = Vminimumf64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1310 id=1310 data-nosnippet>1310</a>
<a href=#1311 id=1311 data-nosnippet>1311</a>            <span class="doccomment">/// `dst = shuffle(src1, src2, mask)`
<a href=#1312 id=1312 data-nosnippet>1312</a>            </span>vshuffle = VShuffle { dst: VReg, src1: VReg, src2: VReg, mask: u128 };
<a href=#1313 id=1313 data-nosnippet>1313</a>
<a href=#1314 id=1314 data-nosnippet>1314</a>            <span class="doccomment">/// `dst = swizzle(src1, src2)`
<a href=#1315 id=1315 data-nosnippet>1315</a>            </span>vswizzlei8x16 = Vswizzlei8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1316 id=1316 data-nosnippet>1316</a>
<a href=#1317 id=1317 data-nosnippet>1317</a>            <span class="doccomment">/// `dst = (src1 + src2 + 1) // 2`
<a href=#1318 id=1318 data-nosnippet>1318</a>            </span>vavground8x16 = Vavground8x16 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1319 id=1319 data-nosnippet>1319</a>            <span class="doccomment">/// `dst = (src1 + src2 + 1) // 2`
<a href=#1320 id=1320 data-nosnippet>1320</a>            </span>vavground16x8 = Vavground16x8 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1321 id=1321 data-nosnippet>1321</a>
<a href=#1322 id=1322 data-nosnippet>1322</a>            <span class="doccomment">/// `dst = src == dst`
<a href=#1323 id=1323 data-nosnippet>1323</a>            </span>veqf32x4 = VeqF32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1324 id=1324 data-nosnippet>1324</a>            <span class="doccomment">/// `dst = src != dst`
<a href=#1325 id=1325 data-nosnippet>1325</a>            </span>vneqf32x4 = VneqF32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1326 id=1326 data-nosnippet>1326</a>            <span class="doccomment">/// `dst = src &lt; dst`
<a href=#1327 id=1327 data-nosnippet>1327</a>            </span>vltf32x4 = VltF32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1328 id=1328 data-nosnippet>1328</a>            <span class="doccomment">/// `dst = src &lt;= dst`
<a href=#1329 id=1329 data-nosnippet>1329</a>            </span>vlteqf32x4 = VlteqF32x4 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1330 id=1330 data-nosnippet>1330</a>            <span class="doccomment">/// `dst = src == dst`
<a href=#1331 id=1331 data-nosnippet>1331</a>            </span>veqf64x2 = VeqF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1332 id=1332 data-nosnippet>1332</a>            <span class="doccomment">/// `dst = src != dst`
<a href=#1333 id=1333 data-nosnippet>1333</a>            </span>vneqf64x2 = VneqF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1334 id=1334 data-nosnippet>1334</a>            <span class="doccomment">/// `dst = src &lt; dst`
<a href=#1335 id=1335 data-nosnippet>1335</a>            </span>vltf64x2 = VltF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1336 id=1336 data-nosnippet>1336</a>            <span class="doccomment">/// `dst = src &lt;= dst`
<a href=#1337 id=1337 data-nosnippet>1337</a>            </span>vlteqf64x2 = VlteqF64x2 { operands: BinaryOperands&lt;VReg&gt; };
<a href=#1338 id=1338 data-nosnippet>1338</a>
<a href=#1339 id=1339 data-nosnippet>1339</a>            <span class="doccomment">/// `dst = ieee_fma(a, b, c)`
<a href=#1340 id=1340 data-nosnippet>1340</a>            </span>vfma32x4 = Vfma32x4 { dst: VReg, a: VReg, b: VReg, c: VReg };
<a href=#1341 id=1341 data-nosnippet>1341</a>            <span class="doccomment">/// `dst = ieee_fma(a, b, c)`
<a href=#1342 id=1342 data-nosnippet>1342</a>            </span>vfma64x2 = Vfma64x2 { dst: VReg, a: VReg, b: VReg, c: VReg };
<a href=#1343 id=1343 data-nosnippet>1343</a>
<a href=#1344 id=1344 data-nosnippet>1344</a>            <span class="doccomment">/// `dst = low32(cond) ? if_nonzero : if_zero`
<a href=#1345 id=1345 data-nosnippet>1345</a>            </span>vselect = Vselect { dst: VReg, cond: XReg, if_nonzero: VReg, if_zero: VReg };
<a href=#1346 id=1346 data-nosnippet>1346</a>
<a href=#1347 id=1347 data-nosnippet>1347</a>            <span class="doccomment">/// `dst_hi:dst_lo = lhs_hi:lhs_lo + rhs_hi:rhs_lo`
<a href=#1348 id=1348 data-nosnippet>1348</a>            </span>xadd128 = Xadd128 {
<a href=#1349 id=1349 data-nosnippet>1349</a>                dst_lo: XReg,
<a href=#1350 id=1350 data-nosnippet>1350</a>                dst_hi: XReg,
<a href=#1351 id=1351 data-nosnippet>1351</a>                lhs_lo: XReg,
<a href=#1352 id=1352 data-nosnippet>1352</a>                lhs_hi: XReg,
<a href=#1353 id=1353 data-nosnippet>1353</a>                rhs_lo: XReg,
<a href=#1354 id=1354 data-nosnippet>1354</a>                rhs_hi: XReg
<a href=#1355 id=1355 data-nosnippet>1355</a>            };
<a href=#1356 id=1356 data-nosnippet>1356</a>            <span class="doccomment">/// `dst_hi:dst_lo = lhs_hi:lhs_lo - rhs_hi:rhs_lo`
<a href=#1357 id=1357 data-nosnippet>1357</a>            </span>xsub128 = Xsub128 {
<a href=#1358 id=1358 data-nosnippet>1358</a>                dst_lo: XReg,
<a href=#1359 id=1359 data-nosnippet>1359</a>                dst_hi: XReg,
<a href=#1360 id=1360 data-nosnippet>1360</a>                lhs_lo: XReg,
<a href=#1361 id=1361 data-nosnippet>1361</a>                lhs_hi: XReg,
<a href=#1362 id=1362 data-nosnippet>1362</a>                rhs_lo: XReg,
<a href=#1363 id=1363 data-nosnippet>1363</a>                rhs_hi: XReg
<a href=#1364 id=1364 data-nosnippet>1364</a>            };
<a href=#1365 id=1365 data-nosnippet>1365</a>            <span class="doccomment">/// `dst_hi:dst_lo = sext(lhs) * sext(rhs)`
<a href=#1366 id=1366 data-nosnippet>1366</a>            </span>xwidemul64_s = Xwidemul64S {
<a href=#1367 id=1367 data-nosnippet>1367</a>                dst_lo: XReg,
<a href=#1368 id=1368 data-nosnippet>1368</a>                dst_hi: XReg,
<a href=#1369 id=1369 data-nosnippet>1369</a>                lhs: XReg,
<a href=#1370 id=1370 data-nosnippet>1370</a>                rhs: XReg
<a href=#1371 id=1371 data-nosnippet>1371</a>            };
<a href=#1372 id=1372 data-nosnippet>1372</a>            <span class="doccomment">/// `dst_hi:dst_lo = zext(lhs) * zext(rhs)`
<a href=#1373 id=1373 data-nosnippet>1373</a>            </span>xwidemul64_u = Xwidemul64U {
<a href=#1374 id=1374 data-nosnippet>1374</a>                dst_lo: XReg,
<a href=#1375 id=1375 data-nosnippet>1375</a>                dst_hi: XReg,
<a href=#1376 id=1376 data-nosnippet>1376</a>                lhs: XReg,
<a href=#1377 id=1377 data-nosnippet>1377</a>                rhs: XReg
<a href=#1378 id=1378 data-nosnippet>1378</a>            };
<a href=#1379 id=1379 data-nosnippet>1379</a>        }
<a href=#1380 id=1380 data-nosnippet>1380</a>    };
<a href=#1381 id=1381 data-nosnippet>1381</a>}
<a href=#1382 id=1382 data-nosnippet>1382</a>
<a href=#1383 id=1383 data-nosnippet>1383</a><span class="attr">#[cfg(feature = <span class="string">"decode"</span>)]
<a href=#1384 id=1384 data-nosnippet>1384</a></span><span class="kw">pub mod </span>decode;
<a href=#1385 id=1385 data-nosnippet>1385</a><span class="attr">#[cfg(feature = <span class="string">"disas"</span>)]
<a href=#1386 id=1386 data-nosnippet>1386</a></span><span class="kw">pub mod </span>disas;
<a href=#1387 id=1387 data-nosnippet>1387</a><span class="attr">#[cfg(feature = <span class="string">"encode"</span>)]
<a href=#1388 id=1388 data-nosnippet>1388</a></span><span class="kw">pub mod </span>encode;
<a href=#1389 id=1389 data-nosnippet>1389</a><span class="attr">#[cfg(feature = <span class="string">"interp"</span>)]
<a href=#1390 id=1390 data-nosnippet>1390</a></span><span class="kw">pub mod </span>interp;
<a href=#1391 id=1391 data-nosnippet>1391</a><span class="attr">#[cfg(feature = <span class="string">"profile"</span>)]
<a href=#1392 id=1392 data-nosnippet>1392</a></span><span class="kw">pub mod </span>profile;
<a href=#1393 id=1393 data-nosnippet>1393</a><span class="attr">#[cfg(all(not(feature = <span class="string">"profile"</span>), feature = <span class="string">"interp"</span>))]
<a href=#1394 id=1394 data-nosnippet>1394</a></span><span class="kw">mod </span>profile_disabled;
<a href=#1395 id=1395 data-nosnippet>1395</a><span class="attr">#[cfg(all(not(feature = <span class="string">"profile"</span>), feature = <span class="string">"interp"</span>))]
<a href=#1396 id=1396 data-nosnippet>1396</a></span><span class="kw">use </span>profile_disabled <span class="kw">as </span>profile;
<a href=#1397 id=1397 data-nosnippet>1397</a>
<a href=#1398 id=1398 data-nosnippet>1398</a><span class="kw">pub mod </span>regs;
<a href=#1399 id=1399 data-nosnippet>1399</a><span class="kw">pub use </span>regs::<span class="kw-2">*</span>;
<a href=#1400 id=1400 data-nosnippet>1400</a>
<a href=#1401 id=1401 data-nosnippet>1401</a><span class="kw">pub mod </span>imms;
<a href=#1402 id=1402 data-nosnippet>1402</a><span class="kw">pub use </span>imms::<span class="kw-2">*</span>;
<a href=#1403 id=1403 data-nosnippet>1403</a>
<a href=#1404 id=1404 data-nosnippet>1404</a><span class="kw">pub mod </span>op;
<a href=#1405 id=1405 data-nosnippet>1405</a><span class="kw">pub use </span>op::<span class="kw-2">*</span>;
<a href=#1406 id=1406 data-nosnippet>1406</a>
<a href=#1407 id=1407 data-nosnippet>1407</a><span class="kw">pub mod </span>opcode;
<a href=#1408 id=1408 data-nosnippet>1408</a><span class="kw">pub use </span>opcode::<span class="kw-2">*</span>;
<a href=#1409 id=1409 data-nosnippet>1409</a>
<a href=#1410 id=1410 data-nosnippet>1410</a><span class="attr">#[cfg(any(feature = <span class="string">"encode"</span>, feature = <span class="string">"decode"</span>))]
<a href=#1411 id=1411 data-nosnippet>1411</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">unsafe fn </span>unreachable_unchecked&lt;T&gt;() -&gt; T {
<a href=#1412 id=1412 data-nosnippet>1412</a>    <span class="attr">#[cfg(debug_assertions)]
<a href=#1413 id=1413 data-nosnippet>1413</a>    </span><span class="macro">unreachable!</span>();
<a href=#1414 id=1414 data-nosnippet>1414</a>
<a href=#1415 id=1415 data-nosnippet>1415</a>    <span class="attr">#[cfg(not(debug_assertions))]
<a href=#1416 id=1416 data-nosnippet>1416</a>    </span><span class="kw">unsafe </span>{
<a href=#1417 id=1417 data-nosnippet>1417</a>        core::hint::unreachable_unchecked()
<a href=#1418 id=1418 data-nosnippet>1418</a>    }
<a href=#1419 id=1419 data-nosnippet>1419</a>}</code></pre></div></section></main></body></html>