# Verilog
- Advantages
    - automation
    - use to check large scale ISL
    - i am Using verilog
## Project
- Half Adder
    - main module file 'half_add.v' 
    - half_adder(bit1,bit2,sum,carry)
        - bit1,bit2 = {0,1} (input)
        - sum,carry = {0,1} (output)