<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\user\desktop\uct-fpga-course-2022\practicals\01 - getting started\counter.v&quot;:6:2:6:7|Found inferred clock Counter|ipClk which controls 31 sequential elements including counter[30:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\user\desktop\uct-fpga-course-2022\practicals\01 - getting started\counter.v</Navigation>
            <Navigation>6</Navigation>
            <Navigation>2</Navigation>
            <Navigation>6</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Found inferred clock Counter|ipClk which controls 31 sequential elements including counter[30:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock Counter|ipClk with period 5.00ns. Please declare a user-defined clock on port ipClk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock Counter|ipClk with period 5.00ns. Please declare a user-defined clock on port ipClk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>