#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG4` reader"]
pub type R = crate::R<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec>;
#[doc = "Register `PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG4` writer"]
pub type W = crate::W<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec>;
#[doc = "Field `ENABLE_128_CLR` reader - 0:0\\]
Enable clear for slv_events_in\\[64\\]"]
pub type Enable128ClrR = crate::BitReader;
#[doc = "Field `ENABLE_128_CLR` writer - 0:0\\]
Enable clear for slv_events_in\\[64\\]"]
pub type Enable128ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_129_CLR` reader - 1:1\\]
Enable clear for slv_events_in\\[65\\]"]
pub type Enable129ClrR = crate::BitReader;
#[doc = "Field `ENABLE_129_CLR` writer - 1:1\\]
Enable clear for slv_events_in\\[65\\]"]
pub type Enable129ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_130_CLR` reader - 2:2\\]
Enable clear for slv_events_in\\[66\\]"]
pub type Enable130ClrR = crate::BitReader;
#[doc = "Field `ENABLE_130_CLR` writer - 2:2\\]
Enable clear for slv_events_in\\[66\\]"]
pub type Enable130ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_131_CLR` reader - 3:3\\]
Enable clear for slv_events_in\\[67\\]"]
pub type Enable131ClrR = crate::BitReader;
#[doc = "Field `ENABLE_131_CLR` writer - 3:3\\]
Enable clear for slv_events_in\\[67\\]"]
pub type Enable131ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_132_CLR` reader - 4:4\\]
Enable clear for slv_events_in\\[68\\]"]
pub type Enable132ClrR = crate::BitReader;
#[doc = "Field `ENABLE_132_CLR` writer - 4:4\\]
Enable clear for slv_events_in\\[68\\]"]
pub type Enable132ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_133_CLR` reader - 5:5\\]
Enable clear for slv_events_in\\[69\\]"]
pub type Enable133ClrR = crate::BitReader;
#[doc = "Field `ENABLE_133_CLR` writer - 5:5\\]
Enable clear for slv_events_in\\[69\\]"]
pub type Enable133ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_134_CLR` reader - 6:6\\]
Enable clear for slv_events_in\\[70\\]"]
pub type Enable134ClrR = crate::BitReader;
#[doc = "Field `ENABLE_134_CLR` writer - 6:6\\]
Enable clear for slv_events_in\\[70\\]"]
pub type Enable134ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_135_CLR` reader - 7:7\\]
Enable clear for slv_events_in\\[71\\]"]
pub type Enable135ClrR = crate::BitReader;
#[doc = "Field `ENABLE_135_CLR` writer - 7:7\\]
Enable clear for slv_events_in\\[71\\]"]
pub type Enable135ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_136_CLR` reader - 8:8\\]
Enable clear for slv_events_in\\[72\\]"]
pub type Enable136ClrR = crate::BitReader;
#[doc = "Field `ENABLE_136_CLR` writer - 8:8\\]
Enable clear for slv_events_in\\[72\\]"]
pub type Enable136ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_137_CLR` reader - 9:9\\]
Enable clear for slv_events_in\\[73\\]"]
pub type Enable137ClrR = crate::BitReader;
#[doc = "Field `ENABLE_137_CLR` writer - 9:9\\]
Enable clear for slv_events_in\\[73\\]"]
pub type Enable137ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_138_CLR` reader - 10:10\\]
Enable clear for slv_events_in\\[74\\]"]
pub type Enable138ClrR = crate::BitReader;
#[doc = "Field `ENABLE_138_CLR` writer - 10:10\\]
Enable clear for slv_events_in\\[74\\]"]
pub type Enable138ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_139_CLR` reader - 11:11\\]
Enable clear for slv_events_in\\[75\\]"]
pub type Enable139ClrR = crate::BitReader;
#[doc = "Field `ENABLE_139_CLR` writer - 11:11\\]
Enable clear for slv_events_in\\[75\\]"]
pub type Enable139ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_140_CLR` reader - 12:12\\]
Enable clear for slv_events_in\\[76\\]"]
pub type Enable140ClrR = crate::BitReader;
#[doc = "Field `ENABLE_140_CLR` writer - 12:12\\]
Enable clear for slv_events_in\\[76\\]"]
pub type Enable140ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_141_CLR` reader - 13:13\\]
Enable clear for slv_events_in\\[77\\]"]
pub type Enable141ClrR = crate::BitReader;
#[doc = "Field `ENABLE_141_CLR` writer - 13:13\\]
Enable clear for slv_events_in\\[77\\]"]
pub type Enable141ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_142_CLR` reader - 14:14\\]
Enable clear for slv_events_in\\[78\\]"]
pub type Enable142ClrR = crate::BitReader;
#[doc = "Field `ENABLE_142_CLR` writer - 14:14\\]
Enable clear for slv_events_in\\[78\\]"]
pub type Enable142ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_143_CLR` reader - 15:15\\]
Enable clear for slv_events_in\\[79\\]"]
pub type Enable143ClrR = crate::BitReader;
#[doc = "Field `ENABLE_143_CLR` writer - 15:15\\]
Enable clear for slv_events_in\\[79\\]"]
pub type Enable143ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_144_CLR` reader - 16:16\\]
Enable clear for slv_events_in\\[80\\]"]
pub type Enable144ClrR = crate::BitReader;
#[doc = "Field `ENABLE_144_CLR` writer - 16:16\\]
Enable clear for slv_events_in\\[80\\]"]
pub type Enable144ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_145_CLR` reader - 17:17\\]
Enable clear for slv_events_in\\[81\\]"]
pub type Enable145ClrR = crate::BitReader;
#[doc = "Field `ENABLE_145_CLR` writer - 17:17\\]
Enable clear for slv_events_in\\[81\\]"]
pub type Enable145ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_146_CLR` reader - 18:18\\]
Enable clear for slv_events_in\\[82\\]"]
pub type Enable146ClrR = crate::BitReader;
#[doc = "Field `ENABLE_146_CLR` writer - 18:18\\]
Enable clear for slv_events_in\\[82\\]"]
pub type Enable146ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_147_CLR` reader - 19:19\\]
Enable clear for slv_events_in\\[83\\]"]
pub type Enable147ClrR = crate::BitReader;
#[doc = "Field `ENABLE_147_CLR` writer - 19:19\\]
Enable clear for slv_events_in\\[83\\]"]
pub type Enable147ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_148_CLR` reader - 20:20\\]
Enable clear for slv_events_in\\[84\\]"]
pub type Enable148ClrR = crate::BitReader;
#[doc = "Field `ENABLE_148_CLR` writer - 20:20\\]
Enable clear for slv_events_in\\[84\\]"]
pub type Enable148ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_149_CLR` reader - 21:21\\]
Enable clear for slv_events_in\\[85\\]"]
pub type Enable149ClrR = crate::BitReader;
#[doc = "Field `ENABLE_149_CLR` writer - 21:21\\]
Enable clear for slv_events_in\\[85\\]"]
pub type Enable149ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_150_CLR` reader - 22:22\\]
Enable clear for slv_events_in\\[86\\]"]
pub type Enable150ClrR = crate::BitReader;
#[doc = "Field `ENABLE_150_CLR` writer - 22:22\\]
Enable clear for slv_events_in\\[86\\]"]
pub type Enable150ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_151_CLR` reader - 23:23\\]
Enable clear for slv_events_in\\[87\\]"]
pub type Enable151ClrR = crate::BitReader;
#[doc = "Field `ENABLE_151_CLR` writer - 23:23\\]
Enable clear for slv_events_in\\[87\\]"]
pub type Enable151ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_152_CLR` reader - 24:24\\]
Enable clear for slv_events_in\\[88\\]"]
pub type Enable152ClrR = crate::BitReader;
#[doc = "Field `ENABLE_152_CLR` writer - 24:24\\]
Enable clear for slv_events_in\\[88\\]"]
pub type Enable152ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_153_CLR` reader - 25:25\\]
Enable clear for slv_events_in\\[89\\]"]
pub type Enable153ClrR = crate::BitReader;
#[doc = "Field `ENABLE_153_CLR` writer - 25:25\\]
Enable clear for slv_events_in\\[89\\]"]
pub type Enable153ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_154_CLR` reader - 26:26\\]
Enable clear for slv_events_in\\[90\\]"]
pub type Enable154ClrR = crate::BitReader;
#[doc = "Field `ENABLE_154_CLR` writer - 26:26\\]
Enable clear for slv_events_in\\[90\\]"]
pub type Enable154ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_155_CLR` reader - 27:27\\]
Enable clear for slv_events_in\\[91\\]"]
pub type Enable155ClrR = crate::BitReader;
#[doc = "Field `ENABLE_155_CLR` writer - 27:27\\]
Enable clear for slv_events_in\\[91\\]"]
pub type Enable155ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_156_CLR` reader - 28:28\\]
Enable clear for slv_events_in\\[92\\]"]
pub type Enable156ClrR = crate::BitReader;
#[doc = "Field `ENABLE_156_CLR` writer - 28:28\\]
Enable clear for slv_events_in\\[92\\]"]
pub type Enable156ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_157_CLR` reader - 29:29\\]
Enable clear for slv_events_in\\[93\\]"]
pub type Enable157ClrR = crate::BitReader;
#[doc = "Field `ENABLE_157_CLR` writer - 29:29\\]
Enable clear for slv_events_in\\[93\\]"]
pub type Enable157ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_158_CLR` reader - 30:30\\]
Enable clear for slv_events_in\\[94\\]"]
pub type Enable158ClrR = crate::BitReader;
#[doc = "Field `ENABLE_158_CLR` writer - 30:30\\]
Enable clear for slv_events_in\\[94\\]"]
pub type Enable158ClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ENABLE_159_CLR` reader - 31:31\\]
Enable clear for slv_events_in\\[95\\]"]
pub type Enable159ClrR = crate::BitReader;
#[doc = "Field `ENABLE_159_CLR` writer - 31:31\\]
Enable clear for slv_events_in\\[95\\]"]
pub type Enable159ClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for slv_events_in\\[64\\]"]
    #[inline(always)]
    pub fn enable_128_clr(&self) -> Enable128ClrR {
        Enable128ClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for slv_events_in\\[65\\]"]
    #[inline(always)]
    pub fn enable_129_clr(&self) -> Enable129ClrR {
        Enable129ClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for slv_events_in\\[66\\]"]
    #[inline(always)]
    pub fn enable_130_clr(&self) -> Enable130ClrR {
        Enable130ClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for slv_events_in\\[67\\]"]
    #[inline(always)]
    pub fn enable_131_clr(&self) -> Enable131ClrR {
        Enable131ClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for slv_events_in\\[68\\]"]
    #[inline(always)]
    pub fn enable_132_clr(&self) -> Enable132ClrR {
        Enable132ClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for slv_events_in\\[69\\]"]
    #[inline(always)]
    pub fn enable_133_clr(&self) -> Enable133ClrR {
        Enable133ClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for slv_events_in\\[70\\]"]
    #[inline(always)]
    pub fn enable_134_clr(&self) -> Enable134ClrR {
        Enable134ClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for slv_events_in\\[71\\]"]
    #[inline(always)]
    pub fn enable_135_clr(&self) -> Enable135ClrR {
        Enable135ClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for slv_events_in\\[72\\]"]
    #[inline(always)]
    pub fn enable_136_clr(&self) -> Enable136ClrR {
        Enable136ClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for slv_events_in\\[73\\]"]
    #[inline(always)]
    pub fn enable_137_clr(&self) -> Enable137ClrR {
        Enable137ClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for slv_events_in\\[74\\]"]
    #[inline(always)]
    pub fn enable_138_clr(&self) -> Enable138ClrR {
        Enable138ClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for slv_events_in\\[75\\]"]
    #[inline(always)]
    pub fn enable_139_clr(&self) -> Enable139ClrR {
        Enable139ClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for slv_events_in\\[76\\]"]
    #[inline(always)]
    pub fn enable_140_clr(&self) -> Enable140ClrR {
        Enable140ClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for slv_events_in\\[77\\]"]
    #[inline(always)]
    pub fn enable_141_clr(&self) -> Enable141ClrR {
        Enable141ClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for slv_events_in\\[78\\]"]
    #[inline(always)]
    pub fn enable_142_clr(&self) -> Enable142ClrR {
        Enable142ClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for slv_events_in\\[79\\]"]
    #[inline(always)]
    pub fn enable_143_clr(&self) -> Enable143ClrR {
        Enable143ClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for slv_events_in\\[80\\]"]
    #[inline(always)]
    pub fn enable_144_clr(&self) -> Enable144ClrR {
        Enable144ClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for slv_events_in\\[81\\]"]
    #[inline(always)]
    pub fn enable_145_clr(&self) -> Enable145ClrR {
        Enable145ClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for slv_events_in\\[82\\]"]
    #[inline(always)]
    pub fn enable_146_clr(&self) -> Enable146ClrR {
        Enable146ClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for slv_events_in\\[83\\]"]
    #[inline(always)]
    pub fn enable_147_clr(&self) -> Enable147ClrR {
        Enable147ClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for slv_events_in\\[84\\]"]
    #[inline(always)]
    pub fn enable_148_clr(&self) -> Enable148ClrR {
        Enable148ClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for slv_events_in\\[85\\]"]
    #[inline(always)]
    pub fn enable_149_clr(&self) -> Enable149ClrR {
        Enable149ClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for slv_events_in\\[86\\]"]
    #[inline(always)]
    pub fn enable_150_clr(&self) -> Enable150ClrR {
        Enable150ClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for slv_events_in\\[87\\]"]
    #[inline(always)]
    pub fn enable_151_clr(&self) -> Enable151ClrR {
        Enable151ClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for slv_events_in\\[88\\]"]
    #[inline(always)]
    pub fn enable_152_clr(&self) -> Enable152ClrR {
        Enable152ClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for slv_events_in\\[89\\]"]
    #[inline(always)]
    pub fn enable_153_clr(&self) -> Enable153ClrR {
        Enable153ClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for slv_events_in\\[90\\]"]
    #[inline(always)]
    pub fn enable_154_clr(&self) -> Enable154ClrR {
        Enable154ClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for slv_events_in\\[91\\]"]
    #[inline(always)]
    pub fn enable_155_clr(&self) -> Enable155ClrR {
        Enable155ClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for slv_events_in\\[92\\]"]
    #[inline(always)]
    pub fn enable_156_clr(&self) -> Enable156ClrR {
        Enable156ClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for slv_events_in\\[93\\]"]
    #[inline(always)]
    pub fn enable_157_clr(&self) -> Enable157ClrR {
        Enable157ClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for slv_events_in\\[94\\]"]
    #[inline(always)]
    pub fn enable_158_clr(&self) -> Enable158ClrR {
        Enable158ClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for slv_events_in\\[95\\]"]
    #[inline(always)]
    pub fn enable_159_clr(&self) -> Enable159ClrR {
        Enable159ClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Enable clear for slv_events_in\\[64\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_128_clr(&mut self) -> Enable128ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable128ClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Enable clear for slv_events_in\\[65\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_129_clr(&mut self) -> Enable129ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable129ClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Enable clear for slv_events_in\\[66\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_130_clr(&mut self) -> Enable130ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable130ClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Enable clear for slv_events_in\\[67\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_131_clr(&mut self) -> Enable131ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable131ClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Enable clear for slv_events_in\\[68\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_132_clr(&mut self) -> Enable132ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable132ClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Enable clear for slv_events_in\\[69\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_133_clr(&mut self) -> Enable133ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable133ClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Enable clear for slv_events_in\\[70\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_134_clr(&mut self) -> Enable134ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable134ClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Enable clear for slv_events_in\\[71\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_135_clr(&mut self) -> Enable135ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable135ClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Enable clear for slv_events_in\\[72\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_136_clr(&mut self) -> Enable136ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable136ClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Enable clear for slv_events_in\\[73\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_137_clr(&mut self) -> Enable137ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable137ClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Enable clear for slv_events_in\\[74\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_138_clr(&mut self) -> Enable138ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable138ClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Enable clear for slv_events_in\\[75\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_139_clr(&mut self) -> Enable139ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable139ClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Enable clear for slv_events_in\\[76\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_140_clr(&mut self) -> Enable140ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable140ClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Enable clear for slv_events_in\\[77\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_141_clr(&mut self) -> Enable141ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable141ClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Enable clear for slv_events_in\\[78\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_142_clr(&mut self) -> Enable142ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable142ClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Enable clear for slv_events_in\\[79\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_143_clr(&mut self) -> Enable143ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable143ClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Enable clear for slv_events_in\\[80\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_144_clr(&mut self) -> Enable144ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable144ClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Enable clear for slv_events_in\\[81\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_145_clr(&mut self) -> Enable145ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable145ClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Enable clear for slv_events_in\\[82\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_146_clr(&mut self) -> Enable146ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable146ClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Enable clear for slv_events_in\\[83\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_147_clr(&mut self) -> Enable147ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable147ClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Enable clear for slv_events_in\\[84\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_148_clr(&mut self) -> Enable148ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable148ClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Enable clear for slv_events_in\\[85\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_149_clr(&mut self) -> Enable149ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable149ClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Enable clear for slv_events_in\\[86\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_150_clr(&mut self) -> Enable150ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable150ClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Enable clear for slv_events_in\\[87\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_151_clr(&mut self) -> Enable151ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable151ClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Enable clear for slv_events_in\\[88\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_152_clr(&mut self) -> Enable152ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable152ClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Enable clear for slv_events_in\\[89\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_153_clr(&mut self) -> Enable153ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable153ClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Enable clear for slv_events_in\\[90\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_154_clr(&mut self) -> Enable154ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable154ClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Enable clear for slv_events_in\\[91\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_155_clr(&mut self) -> Enable155ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable155ClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Enable clear for slv_events_in\\[92\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_156_clr(&mut self) -> Enable156ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable156ClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Enable clear for slv_events_in\\[93\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_157_clr(&mut self) -> Enable157ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable157ClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Enable clear for slv_events_in\\[94\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_158_clr(&mut self) -> Enable158ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable158ClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Enable clear for slv_events_in\\[95\\]"]
    #[inline(always)]
    #[must_use]
    pub fn enable_159_clr(&mut self) -> Enable159ClrW<Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec> {
        Enable159ClrW::new(self, 31)
    }
}
#[doc = "PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG4\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`pr1_icss_intc__intc_slv__regs_enable_clr_reg4::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`pr1_icss_intc__intc_slv__regs_enable_clr_reg4::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec;
impl crate::RegisterSpec for Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pr1_icss_intc__intc_slv__regs_enable_clr_reg4::R`](R) reader structure"]
impl crate::Readable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec {}
#[doc = "`write(|w| ..)` method takes [`pr1_icss_intc__intc_slv__regs_enable_clr_reg4::W`](W) writer structure"]
impl crate::Writable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PR1_ICSS_INTC__INTC_SLV__REGS_ENABLE_CLR_REG4 to value 0"]
impl crate::Resettable for Pr1IcssIntc_IntcSlv_RegsEnableClrReg4Spec {
    const RESET_VALUE: u32 = 0;
}
