$date
	Mon May 19 11:40:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module latch1_test $end
$var wire 2 ! q [1:0] $end
$var reg 2 " d [1:0] $end
$var reg 1 # load $end
$scope module u_latch1 $end
$var wire 2 $ d [1:0] $end
$var wire 1 # load $end
$var reg 2 % q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b11 $
0#
b11 "
bx !
$end
#1
b11 !
b11 %
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
