package TclResources

import Descriptors._

object TclGeneralConfigs {

  def getProjectWrapperTCLSyntax(functionalTcl: String, descriptor: FullSysGenDescriptor, isQuestaSim: Boolean = false): String = {
    val sb = new StringBuilder

    sb.append(
      """
        ################################################################
        # Get the folder of the script
        ################################################################
        namespace eval _tcl {
            proc get_script_folder {} {
                set script_path [file normalize [info script]]
                set script_folder [file dirname $script_path]
                return $script_folder
            }
        }
        variable script_folder
        set script_folder [_tcl::get_script_folder]

        ################################################################
        # Check if script is running in correct Vivado version.
        ################################################################
        set scripts_vivado_version 2024.1
        set current_vivado_version [version -short]

        if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
            puts ""
            if { [string compare $scripts_vivado_version $current_vivado_version] > 0 } {
                catch {common::send_gid_msg -ssname BD::TCL -id 2042 -severity "ERROR" " This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Sourcing the script failed since it was created with a future version of Vivado."}

            } else {
                catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}

            }

            return 1
        }
        ################################################################
        # Create the project
        ################################################################

        
      """
    )
    
    sb.append(f"create_project project_1 ${descriptor.name}_vivado_project -part xcu55c-fsvh2892-2L-e -force\n") 

    sb.append("""
        set_property BOARD_PART xilinx.com:au55c:part0:1.0 [current_project]
        variable design_name
        set design_name design_1
        create_bd_design $design_name
        set errMsg ""
        set nRet 0
        set cur_design [current_bd_design -quiet]
        set list_cells [get_bd_cells -quiet]
    """)
    if(!isQuestaSim)
      sb.append("""
          ################################################################
          # Include the verilog modules and constraints
          ################################################################

          add_files -fileset sources_1 [glob ../rtl/*.v] [glob ../rtl/*.vh] [glob ../rtl/*.sv]
          import_files -fileset sources_1 [glob ../rtl/*.v] [glob ../rtl/*.vh] [glob ../rtl/*.sv]
          

          add_files -fileset sources_1 [glob ../rtl/synth/*.v] 
          import_files -fileset sources_1 [glob ../rtl/synth/*.v] 

          add_files -fileset constrs_1 -norecurse ../rtl/synth/u55c.xdc
          import_files -fileset constrs_1 ../rtl/synth/u55c.xdc
      """)
    else 
      sb.append(
        """
          add_files -fileset sources_1 [glob ../rtl/*.v] [glob ../rtl/*.vh] [glob ../rtl/*.sv]
          import_files -fileset sources_1 [glob ../rtl/*.v] [glob ../rtl/*.vh] [glob ../rtl/*.sv]

          add_files -fileset sources_1 [glob ../rtl/questa/*.sv] 
          import_files -fileset sources_1 [glob ../rtl/questa/*.sv] 
        """
      )

    sb.append("""
        ################################################################
        # Create the root design
        ################################################################
        proc create_root_design { parentCell } {

            variable script_folder
            variable design_name

            if { $parentCell eq "" } {
                set parentCell [get_bd_cells /]
            }

            # Get object for parentCell
            set parentObj [get_bd_cells $parentCell]
            if { $parentObj == "" } {
                catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
                return
            }

            # Make sure parentObj is hier blk
            set parentType [get_property TYPE $parentObj]
            if { $parentType ne "hier" } {
                catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
                return
            }

            # Save current instance; Restore later
            set oldCurInst [current_bd_instance .]

            # Set parent object as current
            current_bd_instance $parentObj
        """)

    sb.append(functionalTcl)

    sb.append("""    
                validate_bd_design
                save_bd_design
            }

            create_root_design ""            
          """)

    if(!isQuestaSim)
      sb.append("            set_property top top_pcie [current_fileset]\n")
    else 
      sb.append("            set_property top main_sim [get_filesets sim_1]\n set_property top_lib xil_defaultlib [get_filesets sim_1]\n")

    sb.append("""
      update_compile_order -fileset sources_1
    """)

    sb.toString()
  }

  def getHBMConfigTclSyntax(totalAXIPorts: Int): String = {
    
    require(totalAXIPorts <= 32)
    
    val sb = new StringBuilder

    sb.append("""
            # 1. Create and configure the HBM
            create_bd_cell -type ip -vlnv xilinx.com:ip:hbm:1.0 hbm_0

            set_property -dict [list \
            CONFIG.USER_APB_EN {false} \
            CONFIG.USER_HBM_DENSITY {16GB} \
            CONFIG.USER_MC0_ECC_BYPASS {true} \
            CONFIG.USER_XSDB_INTF_EN {FALSE} \
            ] [get_bd_cells hbm_0]

            # 2. Create a constant of width 32 bits and value 0x00000000 and connect to the parity input of the HBM
            create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
            set_property -dict [list CONFIG.CONST_VAL {0} CONFIG.CONST_WIDTH {32} ] [get_bd_cells xlconstant_0]
                # Connecting the constant to the parity bits of the HBM 

        """)

    for (i <- 0 until math.min(totalAXIPorts, 32)) {
      // Connecting the constant to the parity bits of the HBM
      sb.append("connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins hbm_0/AXI_" + f"${i}%02d" + "_WDATA_PARITY]\n")
    }

    if (totalAXIPorts < 32) {
      // Create a config for the HBm to remove the extra axi ports
      sb.append("set_property -dict [list \\\n")

      for (i <- totalAXIPorts until 32) {
        sb.append("CONFIG.USER_SAXI_" + f"${i}%02d" + " {false} \\\n")
      }
      sb.append("] [get_bd_cells hbm_0]\n")
    }

    sb.append("""
        #  3. EXPORT HBM_CATTRIP_LS 
        create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1
        set_property -dict [list CONFIG.C_OPERATION {or} CONFIG.C_SIZE {1} ] [get_bd_cells util_vector_logic_1]
        create_bd_port -dir O HBM_CATTRIP_LS
        connect_bd_net [get_bd_ports HBM_CATTRIP_LS] [get_bd_pins util_vector_logic_1/Res]
        connect_bd_net [get_bd_pins util_vector_logic_1/Op1] [get_bd_pins hbm_0/DRAM_0_STAT_CATTRIP]
        connect_bd_net [get_bd_pins util_vector_logic_1/Op2] [get_bd_pins hbm_0/DRAM_1_STAT_CATTRIP]

        # 4. Create the IBUFDS for the clock of the HBM and connect them, export the input differential clock as sysclk2
        create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_1
        connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins hbm_0/HBM_REF_CLK_*]
        connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins hbm_0/APB_*_PCLK]
        make_bd_intf_pins_external  [get_bd_intf_pins util_ds_buf_1/CLK_IN_D] -name SYSCLK2

        # 5. Create processor system reset for the HBM APB PRESETN
        create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
        connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins util_ds_buf_1/IBUF_OUT]
        connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins hbm_0/APB_*_PRESET_N]
        connect_bd_net [get_bd_ports PCIE_PERST_LS_65] [get_bd_pins proc_sys_reset_0/ext_reset_in]
        """)

    sb.toString()
  }

  def getXdmaConfigTclSyntax(): String = {
    """
        # 1.Create the xdma
        create_bd_cell -type ip -vlnv xilinx.com:ip:xdma:4.1 xdma_0

        # 2.Configure the xdma
        set_property -dict [list \
                    CONFIG.axil_master_64bit_en {true} \
                    CONFIG.axilite_master_en {true} \
                    CONFIG.axilite_master_scale {Gigabytes} \
                    CONFIG.pl_link_cap_max_link_speed {8.0_GT/s} \
                    CONFIG.pl_link_cap_max_link_width {X16} \
                    CONFIG.xdma_pcie_64bit_en {true} \
                    ] [get_bd_cells xdma_0]

        set_property -dict [list \
            CONFIG.axilite_master_scale {Megabytes} \
            CONFIG.axilite_master_size {4} \
        ] [get_bd_cells xdma_0]

        set_property CONFIG.cfg_mgmt_if {false} [get_bd_cells xdma_0]

        # Ground the irq
        create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
        set_property CONFIG.CONST_VAL {0} [get_bd_cells xlconstant_1]
        connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xdma_0/usr_irq_req]

        # Export the xdma pcie_mgt interface
        make_bd_intf_pins_external  [get_bd_intf_pins xdma_0/pcie_mgt] -name PEX

        # 3. Create the clocking buffer for the xdma
        create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
        set_property CONFIG.C_BUF_TYPE {IBUFDSGTE} [get_bd_cells util_ds_buf_0]

        # Connect the clocks to the XDMA IP
        connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_DS_ODIV2] [get_bd_pins xdma_0/sys_clk]
        connect_bd_net [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins xdma_0/sys_clk_gt]

        # Export the differential clock of the buffer
        make_bd_intf_pins_external  [get_bd_intf_pins util_ds_buf_0/CLK_IN_D] -name PCIE_REFCLK1

        # Export the PCIE reset
        make_bd_pins_external  [get_bd_pins xdma_0/sys_rst_n] -name PCIE_PERST_LS_65

        # Make AXI domain clock converter for the xdma memory access
        create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0

        # Make AXI domain clock converter for the xdma management access
        create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_1
        """
  }

  def getSytstemClockingAndResetConfigTclSyntax(descriptor: FullSysGenDescriptor, isQuestaSim: Boolean = false): String = {
    val sb = new StringBuilder

    // Create and configure the clock wizard
    sb.append("create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0")
    sb.append(
      """
        set_property -dict [list \
              CONFIG.CLKOUT1_JITTER {81.911} \
              CONFIG.CLKOUT1_PHASE_ERROR {76.967} \
              """ +
        f"CONFIG.CLKOUT1_REQUESTED_OUT_FREQ ${descriptor.targetFrequency}%.3f" + """\""" +
        """
            CONFIG.CLK_IN1_BOARD_INTERFACE {pcie_refclk} \
            CONFIG.MMCM_CLKFBOUT_MULT_F {15.000} \
            CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} \
            CONFIG.MMCM_CLKOUT1_DIVIDE {5} \
            CONFIG.NUM_OUT_CLKS {2} \
            CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
            CONFIG.RESET_PORT {resetn} \
            CONFIG.RESET_TYPE {ACTIVE_LOW} \
            ] [get_bd_cells clk_wiz_0]
        """
    )

    // Export the clock to the external clock
    sb.append("make_bd_intf_pins_external  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D] -name SYSCLK3\n")

    // Connect the axi clocks to this clock
    sb.append("connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins hbm_0/AXI_*_ACLK]\n")
    sb.append(f"connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ${descriptor.name}_0/clock]\n")
    sb.append("connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_clock_converter_0/m_axi_aclk]\n")
    sb.append("connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_clock_converter_1/m_axi_aclk]\n")

    // Connect the clock wizard reset
    sb.append("connect_bd_net [get_bd_ports PCIE_PERST_LS_65] [get_bd_pins clk_wiz_0/resetn]\n")

    // Create reset system
    sb.append("create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1\n")

    // Connect it to the clock wizard and the axi resets of the system
    sb.append("connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_1/dcm_locked]\n")
    sb.append("connect_bd_net [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins clk_wiz_0/clk_out1]\n")
    sb.append(f"connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_reset] [get_bd_pins ${descriptor.name}_0/reset]\n")
    sb.append(
      "connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axi_clock_converter_0/m_axi_aresetn]\n"
    )
    sb.append(
      "connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axi_clock_converter_1/m_axi_aresetn]\n"
    )
    
    // Create the second reset system
    sb.append("connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins hbm_0/AXI_*_ARESET_N]\n")




    sb.append(
      "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_dwidth_converter*/*clk*]\n"
    )
    sb.append(
      "connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins axi_dwidth_converter*/*aresetn*]\n"
    ) 

    // Reset coming from AXI through the pcie
    sb.append("""
            # Create and configure AXI GPIO
        create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
        set_property -dict [list \
          CONFIG.C_ALL_OUTPUTS {1} \
          CONFIG.C_DOUT_DEFAULT {0xFFFFFFFF} \
          CONFIG.C_GPIO_WIDTH {1} \
        ] [get_bd_cells axi_gpio_0]

        # Create and configure logic vector
        create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
        set_property -dict [list \
          CONFIG.C_OPERATION {and} \
          CONFIG.C_SIZE {1} \
        ] [get_bd_cells util_vector_logic_0]

        # Create axi interconnect
        create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_32
        set_property -dict [list \
          CONFIG.NUM_MI {2} \
          CONFIG.NUM_SI {1} \
        ] [get_bd_cells smartconnect_32]
        
        """

    )

    if(!isQuestaSim) {
      sb.append(     
          """
          # Connect the axi full of the xdma to the axi clock converter
          connect_bd_intf_net [get_bd_intf_pins xdma_0/M_AXI] [get_bd_intf_pins axi_clock_converter_0/S_AXI]
          connect_bd_net [get_bd_pins xdma_0/axi_aclk] [get_bd_pins axi_clock_converter_0/s_axi_aclk]
          connect_bd_net [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins axi_clock_converter_0/s_axi_aresetn]

          # Connect the xdma axi lite to the axi clock converters and the axi gpio through the smartconnect
          connect_bd_intf_net [get_bd_intf_pins smartconnect_32/S00_AXI] [get_bd_intf_pins xdma_0/M_AXI_LITE]
          connect_bd_net [get_bd_pins xdma_0/axi_aclk] [get_bd_pins axi_clock_converter_1/s_axi_aclk]
          connect_bd_net [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins axi_clock_converter_1/s_axi_aresetn]
          connect_bd_intf_net [get_bd_intf_pins smartconnect_32/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]
          connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_1/S_AXI] [get_bd_intf_pins smartconnect_32/M00_AXI]
          connect_bd_net [get_bd_pins xdma_0/axi_aclk] [get_bd_pins smartconnect_32/aclk]
          connect_bd_net [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins smartconnect_32/aresetn]
          connect_bd_net [get_bd_pins xdma_0/axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk]
          connect_bd_net [get_bd_pins xdma_0/axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]
          
      """)
    } else {
      sb.append("""
        # Connect the axi_vip_1 to the samrtconnect 32
        connect_bd_intf_net [get_bd_intf_pins smartconnect_32/S00_AXI] [get_bd_intf_pins axi_vip_1/M_AXI]
        # Connect master 0 of the smartconnect to the axi clock converter 1
        connect_bd_intf_net [get_bd_intf_pins smartconnect_32/M00_AXI] [get_bd_intf_pins axi_clock_converter_1/S_AXI]
        # Connecy master 1 of the smartconnect to the axi gpio 0
        connect_bd_intf_net [get_bd_intf_pins smartconnect_32/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]

        connect_bd_net [get_bd_pins axi_vip_clk] [get_bd_pins smartconnect_32/aclk]
        connect_bd_net [get_bd_pins axi_vip_aresetn] [get_bd_pins smartconnect_32/aresetn]
        connect_bd_net [get_bd_pins axi_vip_clk] [get_bd_pins axi_gpio_0/s_axi_aclk]
        connect_bd_net [get_bd_ports axi_vip_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]

      """)
    }

    
    sb.append("connect_bd_net [get_bd_ports PCIE_PERST_LS_65] [get_bd_pins util_vector_logic_0/Op2]\n")
    sb.append("connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins proc_sys_reset_1/ext_reset_in]\n")
    sb.append("connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins util_vector_logic_0/Op1]\n")

    sb.toString()
  }

  def getMastersAddressMapTcl(): String = {
    ""
  }

  def getPEsTcl(descriptor: FullSysGenDescriptor): String = {
    // In the PE HDL path for each task type check if there are any files with .tcl extension
    // read all the tcl files into one string and return it
    
    val sb = new StringBuilder
    for(task <- descriptor.taskDescriptors) {
      val peHDLPath = task.peHDLPath
      // Get all the names of the files in that directory
      val files = new java.io.File(peHDLPath).listFiles.filter(_.getName.endsWith(".tcl"))
      // if files is not empty then read all the files and append them to the string builder
      for(file <- files) {
        val source = scala.io.Source.fromFile(file)
        val lines = try source.mkString finally source.close()
        sb.append(lines)
      }
    }

    sb.toString()
  }

  def getAxiVipConfig(): String = {
    """
    create_bd_port -dir I -type clk -freq_hz 250000000 axi_vip_clk
    create_bd_port -dir I axi_vip_aresetn

    create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
    create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_1
    
    set_property -dict [list \
      CONFIG.ADDR_WIDTH {64} \
      CONFIG.DATA_WIDTH {32} \
      CONFIG.INTERFACE_MODE {MASTER} \
    ] [get_bd_cells axi_vip_1]

    set_property -dict [list \
      CONFIG.ADDR_WIDTH {64} \
      CONFIG.DATA_WIDTH {512} \
      CONFIG.INTERFACE_MODE {MASTER} \
    ] [get_bd_cells axi_vip_0]

    # Connect the axi vip to the clock and reset
    connect_bd_net [get_bd_ports axi_vip_clk] [get_bd_pins axi_vip_1/aclk]
    connect_bd_net [get_bd_ports axi_vip_clk] [get_bd_pins axi_vip_0/aclk]
    connect_bd_net [get_bd_ports axi_vip_aresetn] [get_bd_pins axi_vip_1/aresetn]
    connect_bd_net [get_bd_ports axi_vip_aresetn] [get_bd_pins axi_vip_0/aresetn]

    # Make AXI domain clock converter for the xdma memory access
    create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0

    # Make AXI domain clock converter for the xdma management access
    create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_1

    # Create the xdma reset port for other components that need it
    create_bd_port -dir I PCIE_PERST_LS_65
    """
  }
}
