$date
	Fri Jun 20 20:37:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_keyb_antirepeat $end
$var wire 1 ! enable_real $end
$var reg 1 " clk $end
$var reg 1 # enable_filter $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # enable_filter $end
$var wire 1 $ reset $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var reg 2 ' curr_state [2:1] $end
$var reg 1 ! enable_real $end
$var reg 2 ( next_state [2:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 &
b0 %
$end
#0
$dumpvars
bx (
bx '
1$
0#
0"
x!
$end
#5000
b0 (
0!
b0 '
1"
#10000
0"
#15000
1"
0$
#20000
0"
#25000
1"
#30000
0"
#35000
b1 (
1!
1"
1#
#40000
0"
#45000
0!
b1 '
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
b0 (
1"
0#
#100000
0"
#105000
b0 '
1"
#110000
0"
#115000
b1 (
1!
1"
1#
#120000
0"
#125000
0!
b1 '
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
