component Estadosmotores
	port (
		CLK: in STD_LOGIC;
		PB1: in STD_LOGIC;
		PB2: in STD_LOGIC;
		PB3: in STD_LOGIC;
		RESET: in STD_LOGIC;
		M1: out STD_LOGIC;
		M2: out STD_LOGIC;
		M3: out STD_LOGIC);
end component;


instance_name : Estadosmotores
( CLK => ,
 PB1 => ,
 PB2 => ,
 PB3 => ,
 RESET => ,
 M1 => ,
 M2 => ,
 M3 => );
