
--  ________  _______   ________   _______   ________  ________  _________  ___  ________  ________           ________  _______   ________           ________  ________  ___  ___  ________                 ________  ___       _______   ________      
-- |\   ____\|\  ___ \ |\   ___  \|\  ___ \ |\   __  \|\   __  \|\___   ___\\  \|\   __  \|\   ___  \        |\   ___ \|\  ___ \ |\   ____\         |\   ____\|\   __  \|\  \|\  \|\   ____\               |\   ____\|\  \     |\  ___ \ |\   ____\     
--  \ \  \___|\ \   __/|\ \  \\ \  \ \   __/|\ \  \|\  \ \  \|\  \|___ \  \_\ \  \ \  \|\  \ \  \\ \  \       \ \  \_|\ \ \   __/|\ \  \___|_        \ \  \___|\ \  \|\  \ \  \\\  \ \  \___|_  ____________\ \  \___|\ \  \    \ \   __/|\ \  \___|_    
--   \ \  \  __\ \  \_|/_\ \  \\ \  \ \  \_|/_\ \   _  _\ \   __  \   \ \  \ \ \  \ \  \\\  \ \  \\ \  \       \ \  \ \\ \ \  \_|/_\ \_____  \        \ \_____  \ \  \\\  \ \  \\\  \ \_____  \|\____________\ \  \    \ \  \    \ \  \_|/_\ \_____  \   
--    \ \  \|\  \ \  \_|\ \ \  \\ \  \ \  \_|\ \ \  \\  \\ \  \ \  \   \ \  \ \ \  \ \  \\\  \ \  \\ \  \       \ \  \_\\ \ \  \_|\ \|____|\  \        \|____|\  \ \  \\\  \ \  \\\  \|____|\  \|____________|\ \  \____\ \  \____\ \  \_|\ \|____|\  \  
--     \ \_______\ \_______\ \__\\ \__\ \_______\ \__\\ _\\ \__\ \__\   \ \__\ \ \__\ \_______\ \__\\ \__\       \ \_______\ \_______\____\_\  \         ____\_\  \ \_______\ \_______\____\_\  \              \ \_______\ \_______\ \_______\____\_\  \ 
--      \|_______|\|_______|\|__| \|__|\|_______|\|__|\|__|\|__|\|__|    \|__|  \|__|\|_______|\|__| \|__|        \|_______|\|_______|\_________\       |\_________\|_______|\|_______|\_________\              \|_______|\|_______|\|_______|\_________\
--                                                                                                                                    \|_________|       \|_________|                  \|_________|                                           \|_________|                                                                                                                                                                                                                                  

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.my_package_2.all; 
use work.my_package.all; 

entity Key_Expansion is   
  port(
    clk     	: in  std_logic;
    rstn    	: in  std_logic;
    key_in  	: in  std_logic_vector(127 downto 0);
    w0_sub  	: in  std_logic_vector(31  downto 0);
    adress  	: out std_logic_vector(31  downto 0);
    key_out 	: out std_logic_vector(127 downto 0);
	key_select 	: in integer; 
	Gen_key 	: out integer 
	
  );       
end entity;       

architecture RTL of Key_Expansion is

signal w0, w1, w2, w3, w0_old, w1_old, w2_old, w3_old : std_logic_vector(31 downto 0);
signal w0_rotword, temp_w0, temp_w1, temp_w2, temp_w3, RconXORtemp : std_logic_vector(31 downto 0);
signal key_prev : std_logic_vector(127 downto 0) := (others => '0');
signal cpt, OK_CPT, OK_GEN : integer := 0;

type Rcon_type is array (0 to 10) of std_logic_vector(31 downto 0);
	signal Rcon: Rcon_type := (others => (others => '0'));

type Key_Gen_type is array (0 to 10) of std_logic_vector(127 downto 0);
	signal Key_gen: Key_Gen_type := (others => (others => '0'));
	
begin
-- Temp correspond au Word precedent :
temp_w0 <= w3;
temp_w1 <= w0;
temp_w2 <= w1;
temp_w3 <= w2;

-- Generation des Rcon :
RCON_GEN: process (clk, rstn)
variable current_Rcon: std_logic_vector(7 downto 0) := x"01";
begin
	if (rstn = '0') then 
		Rcon <= (others => (others => '0')); 
	elsif rising_edge(clk) then 
		Rcon(0) <= (x"00000000");
		Rcon(1) <= current_Rcon&(x"000000");
		for i in 2 to 10 loop
			current_Rcon := mult_X(current_Rcon);
			Rcon(i) <= current_Rcon&(x"000000");
		end loop;
		current_Rcon := x"01";
		OK_CPT  <= 1;
	end if;
end process;

-- Compteur etapes pour generation des sous clees / Autotisation d'écriture de clees :
CPT_CLK: process (clk, rstn)
begin
    if rstn = '0' then
        cpt <= 0;
    elsif rising_edge(clk) and (OK_CPT = 1) and (OK_GEN = 1) then
		if cpt = 10 then
            cpt <= 0;
			OK_GEN 	<= 0;
        else
			cpt <= cpt + 1;
        end if;
    end if;
	if rising_edge(clk) and (OK_GEN = 0) then
		if (key_in /= key_prev) then
			OK_GEN 	<= 1;
		end if;
	end if;
	key_prev <= key_in;
end process;

-- Traitement de w0 :
w0_rotword 	<= rotword(temp_w0);
adress 		<= w0_rotword;

-- Attribution des valeurs a w1, w2 et w3 :
w1 <= (w1_old XOR temp_w1) when (cpt >= 1) else key_in(95 downto 64); 
w2 <= (w2_old XOR temp_w2) when (cpt >= 1) else key_in(63 downto 32);  
w3 <= (w3_old XOR temp_w3) when (cpt >= 1) else key_in(31 downto 0);	

-- Generation de W0, W1, W2 et W3 precedents :
WORDS_GEN: process (clk, rstn)
begin 
	if (rstn = '0') then 
		w0_old 	<= (others => '0'); 
		w1_old 	<= (others => '0'); 
		w2_old 	<= (others => '0'); 
		w3_old 	<= (others => '0'); 
	elsif rising_edge(clk) then 
		w0_old <= w0;
		w1_old <= w1;
		w2_old <= w2;
		w3_old <= w3;
	end if;
end process;

-- Attribution de la valeur à w0 :
RconXORtemp <= ((w0_sub XOR Rcon(cpt)));
w0 <= (RconXORtemp  XOR w0_old) when ((cpt >= 1) AND (OK_GEN = 1)) else key_in(127 downto 96); --XOR w3_old; -- Etape 3: Lecture des datas des SBOXs

-- Creation de la cle generee: 
-- key_out <= w0 & w1 & w2 & w3;
Gen_key <= OK_GEN;

-- Sauvegarde des ss cles dans un tableau :
KEYGEN: process (clk, rstn)
begin
	if (rstn = '0') then 
		Key_gen <= (others => (others => '0')); 
	elsif rising_edge(clk) and (OK_GEN = 1) then 
		Key_gen(cpt) <= w0 & w1 & w2 & w3;
	end if;
end process;

-- Lecture des cles 
KEYREAD: process (clk, rstn, key_select, Key_gen)
begin
	if (rstn = '0') then 
		key_out <= (others => '0'); 
	elsif rising_edge(clk) then 
		if (OK_GEN = 0) then 
			key_out <= Key_gen(key_select);
		else 
			key_out <= (others => '0'); 
		end if;
	end if;
end process;
end architecture;





















--  ________  _______   ________   _______   ________  ________  _________  ___  ________  ________           ________  _______   ________           ________  ________  ___  ___  ________                 ________  ___       _______   ________      
-- |\   ____\|\  ___ \ |\   ___  \|\  ___ \ |\   __  \|\   __  \|\___   ___\\  \|\   __  \|\   ___  \        |\   ___ \|\  ___ \ |\   ____\         |\   ____\|\   __  \|\  \|\  \|\   ____\               |\   ____\|\  \     |\  ___ \ |\   ____\     
--  \ \  \___|\ \   __/|\ \  \\ \  \ \   __/|\ \  \|\  \ \  \|\  \|___ \  \_\ \  \ \  \|\  \ \  \\ \  \       \ \  \_|\ \ \   __/|\ \  \___|_        \ \  \___|\ \  \|\  \ \  \\\  \ \  \___|_  ____________\ \  \___|\ \  \    \ \   __/|\ \  \___|_    
--   \ \  \  __\ \  \_|/_\ \  \\ \  \ \  \_|/_\ \   _  _\ \   __  \   \ \  \ \ \  \ \  \\\  \ \  \\ \  \       \ \  \ \\ \ \  \_|/_\ \_____  \        \ \_____  \ \  \\\  \ \  \\\  \ \_____  \|\____________\ \  \    \ \  \    \ \  \_|/_\ \_____  \   
--    \ \  \|\  \ \  \_|\ \ \  \\ \  \ \  \_|\ \ \  \\  \\ \  \ \  \   \ \  \ \ \  \ \  \\\  \ \  \\ \  \       \ \  \_\\ \ \  \_|\ \|____|\  \        \|____|\  \ \  \\\  \ \  \\\  \|____|\  \|____________|\ \  \____\ \  \____\ \  \_|\ \|____|\  \  
--     \ \_______\ \_______\ \__\\ \__\ \_______\ \__\\ _\\ \__\ \__\   \ \__\ \ \__\ \_______\ \__\\ \__\       \ \_______\ \_______\____\_\  \         ____\_\  \ \_______\ \_______\____\_\  \              \ \_______\ \_______\ \_______\____\_\  \ 
--      \|_______|\|_______|\|__| \|__|\|_______|\|__|\|__|\|__|\|__|    \|__|  \|__|\|_______|\|__| \|__|        \|_______|\|_______|\_________\       |\_________\|_______|\|_______|\_________\              \|_______|\|_______|\|_______|\_________\
--                                                                                                                                    \|_________|       \|_________|                  \|_________|                                           \|_________|                                                                                                                                                                                                                                  

-- library ieee;
-- use ieee.std_logic_1164.all;
-- use ieee.numeric_std.all;
-- use work.my_package_2.all; 
-- use work.my_package.all; 

-- entity Key_Expansion is   
  -- port(
    -- clk     : in  std_logic;
    -- rstn    : in  std_logic;
    -- key_in  : in  std_logic_vector(127 downto 0);
    -- data    : in  std_logic_vector(31  downto 0);
    -- adress  : out std_logic_vector(31  downto 0);
    -- key_out : out std_logic_vector(127 downto 0)
  -- );       
-- end entity;       

-- architecture RTL of Key_Expansion is

-- signal w0 : std_logic_vector(31 downto 0);
-- signal w1 : std_logic_vector(31 downto 0);
-- signal w2 : std_logic_vector(31 downto 0);
-- signal w3 : std_logic_vector(31 downto 0); 
-- signal w3_sbox, w3_rotword : std_logic_vector(31 downto 0);
-- signal w0_old : std_logic_vector(31 downto 0);
-- signal w1_old : std_logic_vector(31 downto 0);
-- signal w2_old : std_logic_vector(31 downto 0);
-- signal w3_old : std_logic_vector(31 downto 0);

-- signal cpt : integer := 0;
-- signal OK_RCON, OK_SBOX, OK_XOR, OK_CPT : integer := 0;
-- type Rcon_type is array (0 to 9) of std_logic_vector(31 downto 0);
-- signal Rcon: Rcon_type:= (others => (others => '0'));

-- begin

-- Etape 0: Generation des Rcon
-- RCON_GEN: process (clk, rstn)
-- variable current_Rcon: std_logic_vector(7 downto 0) := x"01";
-- begin
	-- if (rstn = '0') then 
		-- Rcon <= (others => (others => '0')); 
	-- elsif rising_edge(clk) then 
		-- Rcon(0) <= current_Rcon&(x"000000");
		-- for i in 1 to 9 loop
			-- current_Rcon := mult_X(current_Rcon);
			-- Rcon(i) <= current_Rcon&(x"000000");
		-- end loop;
	-- current_Rcon := x"01";
	-- OK_CPT  <= 1;															-- Generation RCON termine, on passe alors a la generation des clees
	-- end if;
-- end process;

--Etape 0: Compteur etapes 
-- CPT_CLK: process (clk, rstn)
    -- begin
        -- if rstn = '0' then
            -- cpt <= 0;
        -- elsif rising_edge(clk) and (OK_CPT = 1) then
			-- if cpt = 9 then
                -- cpt <= 0;
            -- else
				-- cpt <= cpt + 1;
            -- end if;
        -- end if;
    -- end process;

-- Etape 1: Etage ROTWORD
-- w3_rotword <= rotword(w3_old);

-- Etape 2: On accede aux SBOX via le signal adress
-- adress <= w3_rotword;

-- Etape 3: Lecture des datas des SBOXs

-- Etape 5: Generation de W0, W1, W2 et W3
-- WORDS_GEN: process (clk, rstn, data, Rcon)
-- begin 
	-- if (rstn = '0') then 
		-- w0 <= (others => '0'); 
		-- w1 <= (others => '0'); 
		-- w2 <= (others => '0'); 
		-- w3 <= (others => '0'); 
		-- w0_old <= (others => '0'); 
		-- w1_old <= (others => '0'); 
		-- w2_old <= (others => '0'); 
		-- w3_old <= (others => '0'); 
	-- elsif rising_edge(clk) and (cpt /= 0) then
		-- w0 <= w0_old XOR w3_old; 
		-- w1 <= w1_old XOR (w0_old XOR w3_old);  
		-- w2 <= w2_old XOR (w1_old XOR (w0_old XOR w3_old));
		-- w3 <= (data XOR Rcon(cpt))XOR w3_old; -- Etape 3: Lecture des datas des SBOXs
		-- w0_old <= w0;
		-- w1_old <= w1;
		-- w2_old <= w2;
		-- w3_old <= w3;
	-- elsif rising_edge(clk) and (cpt = 0) then
		-- w0 <= key_in(31 downto 0);
		-- w1 <= key_in(63 downto 32);
		-- w2 <= key_in(95 downto 64);
		-- w3 <= key_in(127 downto 96); 
		-- w0_old <= w0;
		-- w1_old <= w1;
		-- w2_old <= w2;
		-- w3_old <= w3;
	-- end if;
-- end process;

-----------------------------------------------
----------------- Combinatoire ----------------
-----------------------------------------------	
-- Key de sortie
-- key_out <= w0 & w1 & w2 & w3;


-- end architecture;


























