#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55f0c7d8c4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f0c7e69470 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55f0c7e86a10_0 .net "bflag", 0 0, v0x55f0c7e85990_0;  1 drivers
v0x55f0c7e86ad0_0 .var "funct", 5 0;
v0x55f0c7e86b90_0 .net "hi", 31 0, v0x55f0c7e85b30_0;  1 drivers
v0x55f0c7e86c30_0 .var "instword", 31 0;
v0x55f0c7e86cd0_0 .net "lo", 31 0, v0x55f0c7e85cf0_0;  1 drivers
v0x55f0c7e86d70_0 .net "result", 31 0, v0x55f0c7e86230_0;  1 drivers
v0x55f0c7e86e40_0 .var "rs", 31 0;
v0x55f0c7e86ee0_0 .var "rt", 31 0;
v0x55f0c7e86fa0_0 .var "word", 31 6;
S_0x55f0c7e57240 .scope module, "dut" "alu" 3 62, 4 1 0, S_0x55f0c7e69470;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55f0c7e6f3e0_0 .net *"_ivl_10", 31 0, L_0x55f0c7e96410;  1 drivers
L_0x7fd6368cd018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e6b220_0 .net/2u *"_ivl_14", 15 0, L_0x7fd6368cd018;  1 drivers
v0x55f0c7e6d540_0 .net *"_ivl_17", 15 0, L_0x55f0c7ea6670;  1 drivers
v0x55f0c7e56340_0 .net *"_ivl_18", 31 0, L_0x55f0c7ea6760;  1 drivers
v0x55f0c7e66220_0 .net *"_ivl_23", 4 0, L_0x55f0c7ea69f0;  1 drivers
L_0x7fd6368cd060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e66ce0_0 .net *"_ivl_27", 0 0, L_0x7fd6368cd060;  1 drivers
v0x55f0c7e85610_0 .net *"_ivl_5", 0 0, L_0x55f0c7e96020;  1 drivers
v0x55f0c7e856f0_0 .net *"_ivl_6", 15 0, L_0x55f0c7e96150;  1 drivers
v0x55f0c7e857d0_0 .net *"_ivl_9", 15 0, L_0x55f0c7e96370;  1 drivers
v0x55f0c7e858b0_0 .net "addr_rt", 4 0, L_0x55f0c7ea6bf0;  1 drivers
v0x55f0c7e85990_0 .var "b_flag", 0 0;
v0x55f0c7e85a50_0 .net "funct", 5 0, L_0x55f0c7e95f80;  1 drivers
v0x55f0c7e85b30_0 .var "hi", 31 0;
v0x55f0c7e85c10_0 .net "instructionword", 31 0, v0x55f0c7e86c30_0;  1 drivers
v0x55f0c7e85cf0_0 .var "lo", 31 0;
v0x55f0c7e85dd0_0 .var "memaddroffset", 31 0;
v0x55f0c7e85eb0_0 .var "multresult", 63 0;
v0x55f0c7e85f90_0 .net "op1", 31 0, v0x55f0c7e86e40_0;  1 drivers
v0x55f0c7e86070_0 .net "op2", 31 0, v0x55f0c7e86ee0_0;  1 drivers
v0x55f0c7e86150_0 .net "opcode", 5 0, L_0x55f0c7e95e90;  1 drivers
v0x55f0c7e86230_0 .var "result", 31 0;
v0x55f0c7e86310_0 .net "shamt", 5 0, L_0x55f0c7ea6a90;  1 drivers
v0x55f0c7e863f0_0 .net/s "sign_op1", 31 0, v0x55f0c7e86e40_0;  alias, 1 drivers
v0x55f0c7e864b0_0 .net/s "sign_op2", 31 0, v0x55f0c7e86ee0_0;  alias, 1 drivers
v0x55f0c7e86550_0 .net "simmediatedata", 15 0, L_0x55f0c7e96570;  1 drivers
v0x55f0c7e86610_0 .net "uimmediatedata", 15 0, L_0x55f0c7ea68a0;  1 drivers
v0x55f0c7e866f0_0 .net "unsign_op1", 31 0, v0x55f0c7e86e40_0;  alias, 1 drivers
v0x55f0c7e867b0_0 .net "unsign_op2", 31 0, v0x55f0c7e86ee0_0;  alias, 1 drivers
E_0x55f0c7dcf810/0 .event anyedge, v0x55f0c7e86150_0, v0x55f0c7e85a50_0, v0x55f0c7e86070_0, v0x55f0c7e86310_0;
E_0x55f0c7dcf810/1 .event anyedge, v0x55f0c7e85f90_0, v0x55f0c7e85eb0_0, v0x55f0c7e858b0_0, v0x55f0c7e86550_0;
E_0x55f0c7dcf810/2 .event anyedge, v0x55f0c7e86610_0;
E_0x55f0c7dcf810 .event/or E_0x55f0c7dcf810/0, E_0x55f0c7dcf810/1, E_0x55f0c7dcf810/2;
L_0x55f0c7e95e90 .part v0x55f0c7e86c30_0, 26, 6;
L_0x55f0c7e95f80 .part v0x55f0c7e86c30_0, 0, 6;
L_0x55f0c7e96020 .part v0x55f0c7e86c30_0, 15, 1;
LS_0x55f0c7e96150_0_0 .concat [ 1 1 1 1], L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020;
LS_0x55f0c7e96150_0_4 .concat [ 1 1 1 1], L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020;
LS_0x55f0c7e96150_0_8 .concat [ 1 1 1 1], L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020;
LS_0x55f0c7e96150_0_12 .concat [ 1 1 1 1], L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020, L_0x55f0c7e96020;
L_0x55f0c7e96150 .concat [ 4 4 4 4], LS_0x55f0c7e96150_0_0, LS_0x55f0c7e96150_0_4, LS_0x55f0c7e96150_0_8, LS_0x55f0c7e96150_0_12;
L_0x55f0c7e96370 .part v0x55f0c7e86c30_0, 0, 16;
L_0x55f0c7e96410 .concat [ 16 16 0 0], L_0x55f0c7e96370, L_0x55f0c7e96150;
L_0x55f0c7e96570 .part L_0x55f0c7e96410, 0, 16;
L_0x55f0c7ea6670 .part v0x55f0c7e86c30_0, 0, 16;
L_0x55f0c7ea6760 .concat [ 16 16 0 0], L_0x55f0c7ea6670, L_0x7fd6368cd018;
L_0x55f0c7ea68a0 .part L_0x55f0c7ea6760, 0, 16;
L_0x55f0c7ea69f0 .part v0x55f0c7e86c30_0, 6, 5;
L_0x55f0c7ea6a90 .concat [ 5 1 0 0], L_0x55f0c7ea69f0, L_0x7fd6368cd060;
L_0x55f0c7ea6bf0 .part v0x55f0c7e86c30_0, 16, 5;
S_0x55f0c7e44160 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fd636916678 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0c7e87080_0 .net "clk", 0 0, o0x7fd636916678;  0 drivers
o0x7fd6369166a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f0c7e87160_0 .net "data_address", 31 0, o0x7fd6369166a8;  0 drivers
o0x7fd6369166d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0c7e87240_0 .net "data_read", 0 0, o0x7fd6369166d8;  0 drivers
v0x55f0c7e87310_0 .var "data_readdata", 31 0;
o0x7fd636916738 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f0c7e873f0_0 .net "data_write", 0 0, o0x7fd636916738;  0 drivers
o0x7fd636916768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f0c7e874b0_0 .net "data_writedata", 31 0, o0x7fd636916768;  0 drivers
S_0x55f0c7e56a40 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fd6369168b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55f0c7e87650_0 .net "instr_address", 31 0, o0x7fd6369168b8;  0 drivers
v0x55f0c7e87750_0 .var "instr_readdata", 31 0;
S_0x55f0c7e56e10 .scope module, "sw_tb" "sw_tb" 7 1;
 .timescale 0 0;
v0x55f0c7e954b0_0 .net "active", 0 0, L_0x55f0c7eb0750;  1 drivers
v0x55f0c7e95570_0 .var "clk", 0 0;
v0x55f0c7e95610_0 .var "clk_enable", 0 0;
v0x55f0c7e95700_0 .net "data_address", 31 0, L_0x55f0c7eae830;  1 drivers
v0x55f0c7e957a0_0 .net "data_read", 0 0, L_0x55f0c7eac420;  1 drivers
v0x55f0c7e95890_0 .var "data_readdata", 31 0;
v0x55f0c7e95960_0 .net "data_write", 0 0, L_0x55f0c7eac240;  1 drivers
v0x55f0c7e95a30_0 .net "data_writedata", 31 0, L_0x55f0c7eae530;  1 drivers
v0x55f0c7e95b00_0 .net "instr_address", 31 0, L_0x55f0c7eafdc0;  1 drivers
v0x55f0c7e95c60_0 .var "instr_readdata", 31 0;
v0x55f0c7e95d00_0 .net "register_v0", 31 0, L_0x55f0c7eae4c0;  1 drivers
v0x55f0c7e95df0_0 .var "reset", 0 0;
S_0x55f0c7e690a0 .scope module, "dut" "mips_cpu_harvard" 7 74, 8 1 0, S_0x55f0c7e56e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55f0c7e6d3e0 .functor OR 1, L_0x55f0c7ea7460, L_0x55f0c7ea77a0, C4<0>, C4<0>;
L_0x55f0c7e66100 .functor BUFZ 1, L_0x55f0c7ea6fb0, C4<0>, C4<0>, C4<0>;
L_0x55f0c7e66bc0 .functor BUFZ 1, L_0x55f0c7ea71a0, C4<0>, C4<0>, C4<0>;
L_0x55f0c7e02810 .functor BUFZ 1, L_0x55f0c7ea71a0, C4<0>, C4<0>, C4<0>;
L_0x55f0c7ea7c50 .functor AND 1, L_0x55f0c7ea6fb0, L_0x55f0c7ea8060, C4<1>, C4<1>;
L_0x55f0c7e70450 .functor OR 1, L_0x55f0c7ea7c50, L_0x55f0c7ea7ae0, C4<0>, C4<0>;
L_0x55f0c7e704c0 .functor OR 1, L_0x55f0c7e70450, L_0x55f0c7ea7e70, C4<0>, C4<0>;
L_0x55f0c7ea8300 .functor OR 1, L_0x55f0c7e704c0, L_0x55f0c7ea9960, C4<0>, C4<0>;
L_0x55f0c7ea8410 .functor OR 1, L_0x55f0c7ea8300, L_0x55f0c7ea91d0, C4<0>, C4<0>;
L_0x55f0c7ea84d0 .functor BUFZ 1, L_0x55f0c7ea7290, C4<0>, C4<0>, C4<0>;
L_0x55f0c7ea90c0 .functor AND 1, L_0x55f0c7ea8a20, L_0x55f0c7ea8e90, C4<1>, C4<1>;
L_0x55f0c7ea91d0 .functor OR 1, L_0x55f0c7ea8720, L_0x55f0c7ea90c0, C4<0>, C4<0>;
L_0x55f0c7ea9960 .functor AND 1, L_0x55f0c7ea9490, L_0x55f0c7ea9740, C4<1>, C4<1>;
L_0x55f0c7eaa110 .functor OR 1, L_0x55f0c7ea9bb0, L_0x55f0c7ea9ed0, C4<0>, C4<0>;
L_0x55f0c7ea9330 .functor OR 1, L_0x55f0c7eaa680, L_0x55f0c7eaa980, C4<0>, C4<0>;
L_0x55f0c7eaa860 .functor AND 1, L_0x55f0c7eaa390, L_0x55f0c7ea9330, C4<1>, C4<1>;
L_0x55f0c7eab180 .functor OR 1, L_0x55f0c7eaae10, L_0x55f0c7eab090, C4<0>, C4<0>;
L_0x55f0c7eab480 .functor OR 1, L_0x55f0c7eab180, L_0x55f0c7eab290, C4<0>, C4<0>;
L_0x55f0c7eab630 .functor AND 1, L_0x55f0c7ea6fb0, L_0x55f0c7eab480, C4<1>, C4<1>;
L_0x55f0c7eac420 .functor BUFZ 1, L_0x55f0c7e66bc0, C4<0>, C4<0>, C4<0>;
L_0x55f0c7ead030 .functor AND 1, L_0x55f0c7eb0750, L_0x55f0c7ea8410, C4<1>, C4<1>;
L_0x55f0c7ead140 .functor OR 1, L_0x55f0c7ea91d0, L_0x55f0c7ea9960, C4<0>, C4<0>;
L_0x55f0c7eae530 .functor BUFZ 32, L_0x55f0c7eae3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0c7eae5f0 .functor BUFZ 32, L_0x55f0c7ead310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0c7eae730 .functor BUFZ 32, L_0x55f0c7eae3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0c7eae830 .functor BUFZ 32, v0x55f0c7e88b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0c7eafa20 .functor AND 1, v0x55f0c7e95610_0, L_0x55f0c7eab630, C4<1>, C4<1>;
L_0x55f0c7eafa90 .functor AND 1, L_0x55f0c7eafa20, v0x55f0c7e92580_0, C4<1>, C4<1>;
L_0x55f0c7eafdc0 .functor BUFZ 32, v0x55f0c7e89ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0c7eb0750 .functor BUFZ 1, v0x55f0c7e92580_0, C4<0>, C4<0>, C4<0>;
L_0x55f0c7eb08c0 .functor AND 1, v0x55f0c7e95610_0, v0x55f0c7e92580_0, C4<1>, C4<1>;
v0x55f0c7e8c990_0 .net *"_ivl_100", 31 0, L_0x55f0c7ea93a0;  1 drivers
L_0x7fd6368cd528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8ca90_0 .net *"_ivl_103", 25 0, L_0x7fd6368cd528;  1 drivers
L_0x7fd6368cd570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8cb70_0 .net/2u *"_ivl_104", 31 0, L_0x7fd6368cd570;  1 drivers
v0x55f0c7e8cc30_0 .net *"_ivl_106", 0 0, L_0x55f0c7ea9490;  1 drivers
v0x55f0c7e8ccf0_0 .net *"_ivl_109", 5 0, L_0x55f0c7ea96a0;  1 drivers
L_0x7fd6368cd5b8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8cdd0_0 .net/2u *"_ivl_110", 5 0, L_0x7fd6368cd5b8;  1 drivers
v0x55f0c7e8ceb0_0 .net *"_ivl_112", 0 0, L_0x55f0c7ea9740;  1 drivers
v0x55f0c7e8cf70_0 .net *"_ivl_116", 31 0, L_0x55f0c7ea9ac0;  1 drivers
L_0x7fd6368cd600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d050_0 .net *"_ivl_119", 25 0, L_0x7fd6368cd600;  1 drivers
L_0x7fd6368cd138 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d130_0 .net/2u *"_ivl_12", 5 0, L_0x7fd6368cd138;  1 drivers
L_0x7fd6368cd648 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d210_0 .net/2u *"_ivl_120", 31 0, L_0x7fd6368cd648;  1 drivers
v0x55f0c7e8d2f0_0 .net *"_ivl_122", 0 0, L_0x55f0c7ea9bb0;  1 drivers
v0x55f0c7e8d3b0_0 .net *"_ivl_124", 31 0, L_0x55f0c7ea9de0;  1 drivers
L_0x7fd6368cd690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d490_0 .net *"_ivl_127", 25 0, L_0x7fd6368cd690;  1 drivers
L_0x7fd6368cd6d8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d570_0 .net/2u *"_ivl_128", 31 0, L_0x7fd6368cd6d8;  1 drivers
v0x55f0c7e8d650_0 .net *"_ivl_130", 0 0, L_0x55f0c7ea9ed0;  1 drivers
v0x55f0c7e8d710_0 .net *"_ivl_134", 31 0, L_0x55f0c7eaa2a0;  1 drivers
L_0x7fd6368cd720 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d900_0 .net *"_ivl_137", 25 0, L_0x7fd6368cd720;  1 drivers
L_0x7fd6368cd768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8d9e0_0 .net/2u *"_ivl_138", 31 0, L_0x7fd6368cd768;  1 drivers
v0x55f0c7e8dac0_0 .net *"_ivl_140", 0 0, L_0x55f0c7eaa390;  1 drivers
v0x55f0c7e8db80_0 .net *"_ivl_143", 5 0, L_0x55f0c7eaa5e0;  1 drivers
L_0x7fd6368cd7b0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8dc60_0 .net/2u *"_ivl_144", 5 0, L_0x7fd6368cd7b0;  1 drivers
v0x55f0c7e8dd40_0 .net *"_ivl_146", 0 0, L_0x55f0c7eaa680;  1 drivers
v0x55f0c7e8de00_0 .net *"_ivl_149", 5 0, L_0x55f0c7eaa8e0;  1 drivers
L_0x7fd6368cd7f8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8dee0_0 .net/2u *"_ivl_150", 5 0, L_0x7fd6368cd7f8;  1 drivers
v0x55f0c7e8dfc0_0 .net *"_ivl_152", 0 0, L_0x55f0c7eaa980;  1 drivers
v0x55f0c7e8e080_0 .net *"_ivl_155", 0 0, L_0x55f0c7ea9330;  1 drivers
v0x55f0c7e8e140_0 .net *"_ivl_159", 1 0, L_0x55f0c7eaad20;  1 drivers
L_0x7fd6368cd180 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8e220_0 .net/2u *"_ivl_16", 5 0, L_0x7fd6368cd180;  1 drivers
L_0x7fd6368cd840 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8e300_0 .net/2u *"_ivl_160", 1 0, L_0x7fd6368cd840;  1 drivers
v0x55f0c7e8e3e0_0 .net *"_ivl_162", 0 0, L_0x55f0c7eaae10;  1 drivers
L_0x7fd6368cd888 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8e4a0_0 .net/2u *"_ivl_164", 5 0, L_0x7fd6368cd888;  1 drivers
v0x55f0c7e8e580_0 .net *"_ivl_166", 0 0, L_0x55f0c7eab090;  1 drivers
v0x55f0c7e8e850_0 .net *"_ivl_169", 0 0, L_0x55f0c7eab180;  1 drivers
L_0x7fd6368cd8d0 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8e910_0 .net/2u *"_ivl_170", 5 0, L_0x7fd6368cd8d0;  1 drivers
v0x55f0c7e8e9f0_0 .net *"_ivl_172", 0 0, L_0x55f0c7eab290;  1 drivers
v0x55f0c7e8eab0_0 .net *"_ivl_175", 0 0, L_0x55f0c7eab480;  1 drivers
v0x55f0c7e8eb70_0 .net *"_ivl_178", 31 0, L_0x55f0c7eab6f0;  1 drivers
L_0x7fd6368cd918 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8ec50_0 .net *"_ivl_181", 25 0, L_0x7fd6368cd918;  1 drivers
L_0x7fd6368cd960 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8ed30_0 .net/2u *"_ivl_182", 31 0, L_0x7fd6368cd960;  1 drivers
v0x55f0c7e8ee10_0 .net *"_ivl_186", 31 0, L_0x55f0c7eabc90;  1 drivers
L_0x7fd6368cd9a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8eef0_0 .net *"_ivl_189", 25 0, L_0x7fd6368cd9a8;  1 drivers
L_0x7fd6368cd9f0 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8efd0_0 .net/2u *"_ivl_190", 31 0, L_0x7fd6368cd9f0;  1 drivers
L_0x7fd6368cda38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8f0b0_0 .net/2u *"_ivl_194", 0 0, L_0x7fd6368cda38;  1 drivers
v0x55f0c7e8f190_0 .net *"_ivl_20", 31 0, L_0x55f0c7ea7370;  1 drivers
L_0x7fd6368cda80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8f270_0 .net/2u *"_ivl_204", 4 0, L_0x7fd6368cda80;  1 drivers
v0x55f0c7e8f350_0 .net *"_ivl_207", 4 0, L_0x55f0c7eac8a0;  1 drivers
v0x55f0c7e8f430_0 .net *"_ivl_209", 4 0, L_0x55f0c7eacad0;  1 drivers
v0x55f0c7e8f510_0 .net *"_ivl_210", 4 0, L_0x55f0c7eacb70;  1 drivers
v0x55f0c7e8f5f0_0 .net *"_ivl_217", 0 0, L_0x55f0c7ead140;  1 drivers
L_0x7fd6368cdac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8f6b0_0 .net/2u *"_ivl_218", 31 0, L_0x7fd6368cdac8;  1 drivers
v0x55f0c7e8f790_0 .net *"_ivl_220", 31 0, L_0x55f0c7ead270;  1 drivers
v0x55f0c7e8f870_0 .net *"_ivl_222", 31 0, L_0x55f0c7ead530;  1 drivers
v0x55f0c7e8f950_0 .net *"_ivl_224", 31 0, L_0x55f0c7ead6c0;  1 drivers
v0x55f0c7e8fa30_0 .net *"_ivl_226", 31 0, L_0x55f0c7eada10;  1 drivers
L_0x7fd6368cd1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8fb10_0 .net *"_ivl_23", 25 0, L_0x7fd6368cd1c8;  1 drivers
v0x55f0c7e8fbf0_0 .net *"_ivl_239", 0 0, L_0x55f0c7eafa20;  1 drivers
L_0x7fd6368cd210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8fcb0_0 .net/2u *"_ivl_24", 31 0, L_0x7fd6368cd210;  1 drivers
L_0x7fd6368cdc30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8fd90_0 .net/2u *"_ivl_242", 31 0, L_0x7fd6368cdc30;  1 drivers
v0x55f0c7e8fe70_0 .net *"_ivl_247", 0 0, L_0x55f0c7eaff20;  1 drivers
L_0x7fd6368cdc78 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8ff50_0 .net/2u *"_ivl_248", 15 0, L_0x7fd6368cdc78;  1 drivers
L_0x7fd6368cdcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e90030_0 .net/2u *"_ivl_250", 15 0, L_0x7fd6368cdcc0;  1 drivers
v0x55f0c7e90110_0 .net *"_ivl_252", 15 0, L_0x55f0c7eb01a0;  1 drivers
v0x55f0c7e901f0_0 .net *"_ivl_255", 15 0, L_0x55f0c7eb0330;  1 drivers
v0x55f0c7e902d0_0 .net *"_ivl_26", 0 0, L_0x55f0c7ea7460;  1 drivers
v0x55f0c7e907a0_0 .net *"_ivl_28", 31 0, L_0x55f0c7ea7620;  1 drivers
L_0x7fd6368cd258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e90880_0 .net *"_ivl_31", 25 0, L_0x7fd6368cd258;  1 drivers
L_0x7fd6368cd2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e90960_0 .net/2u *"_ivl_32", 31 0, L_0x7fd6368cd2a0;  1 drivers
v0x55f0c7e90a40_0 .net *"_ivl_34", 0 0, L_0x55f0c7ea77a0;  1 drivers
v0x55f0c7e90b00_0 .net *"_ivl_4", 31 0, L_0x55f0c7ea6e30;  1 drivers
v0x55f0c7e90be0_0 .net *"_ivl_45", 2 0, L_0x55f0c7ea7a40;  1 drivers
L_0x7fd6368cd2e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e90cc0_0 .net/2u *"_ivl_46", 2 0, L_0x7fd6368cd2e8;  1 drivers
v0x55f0c7e90da0_0 .net *"_ivl_51", 2 0, L_0x55f0c7ea7cc0;  1 drivers
L_0x7fd6368cd330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e90e80_0 .net/2u *"_ivl_52", 2 0, L_0x7fd6368cd330;  1 drivers
v0x55f0c7e90f60_0 .net *"_ivl_57", 0 0, L_0x55f0c7ea8060;  1 drivers
v0x55f0c7e91020_0 .net *"_ivl_59", 0 0, L_0x55f0c7ea7c50;  1 drivers
v0x55f0c7e910e0_0 .net *"_ivl_61", 0 0, L_0x55f0c7e70450;  1 drivers
v0x55f0c7e911a0_0 .net *"_ivl_63", 0 0, L_0x55f0c7e704c0;  1 drivers
v0x55f0c7e91260_0 .net *"_ivl_65", 0 0, L_0x55f0c7ea8300;  1 drivers
L_0x7fd6368cd0a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e91320_0 .net *"_ivl_7", 25 0, L_0x7fd6368cd0a8;  1 drivers
v0x55f0c7e91400_0 .net *"_ivl_70", 31 0, L_0x55f0c7ea85f0;  1 drivers
L_0x7fd6368cd378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e914e0_0 .net *"_ivl_73", 25 0, L_0x7fd6368cd378;  1 drivers
L_0x7fd6368cd3c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e915c0_0 .net/2u *"_ivl_74", 31 0, L_0x7fd6368cd3c0;  1 drivers
v0x55f0c7e916a0_0 .net *"_ivl_76", 0 0, L_0x55f0c7ea8720;  1 drivers
v0x55f0c7e91760_0 .net *"_ivl_78", 31 0, L_0x55f0c7ea8890;  1 drivers
L_0x7fd6368cd0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e91840_0 .net/2u *"_ivl_8", 31 0, L_0x7fd6368cd0f0;  1 drivers
L_0x7fd6368cd408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e91920_0 .net *"_ivl_81", 25 0, L_0x7fd6368cd408;  1 drivers
L_0x7fd6368cd450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e91a00_0 .net/2u *"_ivl_82", 31 0, L_0x7fd6368cd450;  1 drivers
v0x55f0c7e91ae0_0 .net *"_ivl_84", 0 0, L_0x55f0c7ea8a20;  1 drivers
v0x55f0c7e91ba0_0 .net *"_ivl_87", 0 0, L_0x55f0c7ea8b90;  1 drivers
v0x55f0c7e91c80_0 .net *"_ivl_88", 31 0, L_0x55f0c7ea8930;  1 drivers
L_0x7fd6368cd498 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e91d60_0 .net *"_ivl_91", 30 0, L_0x7fd6368cd498;  1 drivers
L_0x7fd6368cd4e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e91e40_0 .net/2u *"_ivl_92", 31 0, L_0x7fd6368cd4e0;  1 drivers
v0x55f0c7e91f20_0 .net *"_ivl_94", 0 0, L_0x55f0c7ea8e90;  1 drivers
v0x55f0c7e91fe0_0 .net *"_ivl_97", 0 0, L_0x55f0c7ea90c0;  1 drivers
v0x55f0c7e920a0_0 .net "active", 0 0, L_0x55f0c7eb0750;  alias, 1 drivers
v0x55f0c7e92160_0 .net "alu_op1", 31 0, L_0x55f0c7eae5f0;  1 drivers
v0x55f0c7e92220_0 .net "alu_op2", 31 0, L_0x55f0c7eae730;  1 drivers
v0x55f0c7e922e0_0 .net "alui_instr", 0 0, L_0x55f0c7ea7ae0;  1 drivers
v0x55f0c7e923a0_0 .net "b_flag", 0 0, v0x55f0c7e886d0_0;  1 drivers
v0x55f0c7e92440_0 .net "clk", 0 0, v0x55f0c7e95570_0;  1 drivers
v0x55f0c7e924e0_0 .net "clk_enable", 0 0, v0x55f0c7e95610_0;  1 drivers
v0x55f0c7e92580_0 .var "cpu_active", 0 0;
v0x55f0c7e92620_0 .net "curr_addr", 31 0, v0x55f0c7e89ab0_0;  1 drivers
v0x55f0c7e926f0_0 .net "curr_addr_p4", 31 0, L_0x55f0c7eafd20;  1 drivers
v0x55f0c7e927b0_0 .net "data_address", 31 0, L_0x55f0c7eae830;  alias, 1 drivers
v0x55f0c7e92890_0 .net "data_read", 0 0, L_0x55f0c7eac420;  alias, 1 drivers
v0x55f0c7e92950_0 .net "data_readdata", 31 0, v0x55f0c7e95890_0;  1 drivers
v0x55f0c7e92a30_0 .net "data_write", 0 0, L_0x55f0c7eac240;  alias, 1 drivers
v0x55f0c7e92af0_0 .net "data_writedata", 31 0, L_0x55f0c7eae530;  alias, 1 drivers
v0x55f0c7e92bd0_0 .net "funct_code", 5 0, L_0x55f0c7ea6d60;  1 drivers
v0x55f0c7e92cb0_0 .net "hi_out", 31 0, v0x55f0c7e8a220_0;  1 drivers
v0x55f0c7e92da0_0 .net "hl_reg_enable", 0 0, L_0x55f0c7eafa90;  1 drivers
v0x55f0c7e92e40_0 .net "instr_address", 31 0, L_0x55f0c7eafdc0;  alias, 1 drivers
v0x55f0c7e92f00_0 .net "instr_opcode", 5 0, L_0x55f0c7ea6c90;  1 drivers
v0x55f0c7e92fe0_0 .net "instr_readdata", 31 0, v0x55f0c7e95c60_0;  1 drivers
v0x55f0c7e930a0_0 .net "j_imm", 0 0, L_0x55f0c7eaa110;  1 drivers
v0x55f0c7e93140_0 .net "j_reg", 0 0, L_0x55f0c7eaa860;  1 drivers
v0x55f0c7e93200_0 .net "l_type", 0 0, L_0x55f0c7ea7e70;  1 drivers
v0x55f0c7e932c0_0 .net "link_const", 0 0, L_0x55f0c7ea91d0;  1 drivers
v0x55f0c7e93380_0 .net "link_reg", 0 0, L_0x55f0c7ea9960;  1 drivers
v0x55f0c7e93440_0 .net "lo_out", 31 0, v0x55f0c7e8aa70_0;  1 drivers
v0x55f0c7e93530_0 .net "lw", 0 0, L_0x55f0c7ea71a0;  1 drivers
v0x55f0c7e935d0_0 .net "mem_read", 0 0, L_0x55f0c7e66bc0;  1 drivers
v0x55f0c7e93690_0 .net "mem_to_reg", 0 0, L_0x55f0c7e02810;  1 drivers
v0x55f0c7e93750_0 .net "mem_write", 0 0, L_0x55f0c7ea84d0;  1 drivers
v0x55f0c7e93810_0 .net "memaddroffset", 31 0, v0x55f0c7e88b10_0;  1 drivers
v0x55f0c7e93900_0 .net "mfhi", 0 0, L_0x55f0c7eab9f0;  1 drivers
v0x55f0c7e939a0_0 .net "mflo", 0 0, L_0x55f0c7eabf90;  1 drivers
v0x55f0c7e94270_0 .net "movefrom", 0 0, L_0x55f0c7e6d3e0;  1 drivers
v0x55f0c7e94330_0 .net "muldiv", 0 0, L_0x55f0c7eab630;  1 drivers
v0x55f0c7e943f0_0 .var "next_instr_addr", 31 0;
v0x55f0c7e944e0_0 .net "offset", 31 0, L_0x55f0c7eb05c0;  1 drivers
v0x55f0c7e945a0_0 .net "pc_enable", 0 0, L_0x55f0c7eb08c0;  1 drivers
v0x55f0c7e94670_0 .net "r_format", 0 0, L_0x55f0c7ea6fb0;  1 drivers
v0x55f0c7e94710_0 .net "reg_a_read_data", 31 0, L_0x55f0c7ead310;  1 drivers
v0x55f0c7e94800_0 .net "reg_a_read_index", 4 0, L_0x55f0c7eab590;  1 drivers
v0x55f0c7e948d0_0 .net "reg_b_read_data", 31 0, L_0x55f0c7eae3b0;  1 drivers
v0x55f0c7e949a0_0 .net "reg_b_read_index", 4 0, L_0x55f0c7eac7b0;  1 drivers
v0x55f0c7e94a70_0 .net "reg_dst", 0 0, L_0x55f0c7e66100;  1 drivers
v0x55f0c7e94b10_0 .net "reg_write", 0 0, L_0x55f0c7ea8410;  1 drivers
v0x55f0c7e94bd0_0 .net "reg_write_data", 31 0, L_0x55f0c7eadba0;  1 drivers
v0x55f0c7e94cc0_0 .net "reg_write_enable", 0 0, L_0x55f0c7ead030;  1 drivers
v0x55f0c7e94d90_0 .net "reg_write_index", 4 0, L_0x55f0c7eacea0;  1 drivers
v0x55f0c7e94e60_0 .net "register_v0", 31 0, L_0x55f0c7eae4c0;  alias, 1 drivers
v0x55f0c7e94f30_0 .net "reset", 0 0, v0x55f0c7e95df0_0;  1 drivers
v0x55f0c7e95060_0 .net "result", 31 0, v0x55f0c7e88f70_0;  1 drivers
v0x55f0c7e95130_0 .net "result_hi", 31 0, v0x55f0c7e88870_0;  1 drivers
v0x55f0c7e951d0_0 .net "result_lo", 31 0, v0x55f0c7e88a30_0;  1 drivers
v0x55f0c7e95270_0 .net "sw", 0 0, L_0x55f0c7ea7290;  1 drivers
E_0x55f0c7dccd60/0 .event anyedge, v0x55f0c7e886d0_0, v0x55f0c7e926f0_0, v0x55f0c7e944e0_0, v0x55f0c7e930a0_0;
E_0x55f0c7dccd60/1 .event anyedge, v0x55f0c7e88950_0, v0x55f0c7e93140_0, v0x55f0c7e8b970_0;
E_0x55f0c7dccd60 .event/or E_0x55f0c7dccd60/0, E_0x55f0c7dccd60/1;
L_0x55f0c7ea6c90 .part v0x55f0c7e95c60_0, 26, 6;
L_0x55f0c7ea6d60 .part v0x55f0c7e95c60_0, 0, 6;
L_0x55f0c7ea6e30 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd0a8;
L_0x55f0c7ea6fb0 .cmp/eq 32, L_0x55f0c7ea6e30, L_0x7fd6368cd0f0;
L_0x55f0c7ea71a0 .cmp/eq 6, L_0x55f0c7ea6c90, L_0x7fd6368cd138;
L_0x55f0c7ea7290 .cmp/eq 6, L_0x55f0c7ea6c90, L_0x7fd6368cd180;
L_0x55f0c7ea7370 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd1c8;
L_0x55f0c7ea7460 .cmp/eq 32, L_0x55f0c7ea7370, L_0x7fd6368cd210;
L_0x55f0c7ea7620 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd258;
L_0x55f0c7ea77a0 .cmp/eq 32, L_0x55f0c7ea7620, L_0x7fd6368cd2a0;
L_0x55f0c7ea7a40 .part L_0x55f0c7ea6c90, 3, 3;
L_0x55f0c7ea7ae0 .cmp/eq 3, L_0x55f0c7ea7a40, L_0x7fd6368cd2e8;
L_0x55f0c7ea7cc0 .part L_0x55f0c7ea6c90, 3, 3;
L_0x55f0c7ea7e70 .cmp/eq 3, L_0x55f0c7ea7cc0, L_0x7fd6368cd330;
L_0x55f0c7ea8060 .reduce/nor L_0x55f0c7eab630;
L_0x55f0c7ea85f0 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd378;
L_0x55f0c7ea8720 .cmp/eq 32, L_0x55f0c7ea85f0, L_0x7fd6368cd3c0;
L_0x55f0c7ea8890 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd408;
L_0x55f0c7ea8a20 .cmp/eq 32, L_0x55f0c7ea8890, L_0x7fd6368cd450;
L_0x55f0c7ea8b90 .part v0x55f0c7e95c60_0, 20, 1;
L_0x55f0c7ea8930 .concat [ 1 31 0 0], L_0x55f0c7ea8b90, L_0x7fd6368cd498;
L_0x55f0c7ea8e90 .cmp/eq 32, L_0x55f0c7ea8930, L_0x7fd6368cd4e0;
L_0x55f0c7ea93a0 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd528;
L_0x55f0c7ea9490 .cmp/eq 32, L_0x55f0c7ea93a0, L_0x7fd6368cd570;
L_0x55f0c7ea96a0 .part v0x55f0c7e95c60_0, 0, 6;
L_0x55f0c7ea9740 .cmp/eq 6, L_0x55f0c7ea96a0, L_0x7fd6368cd5b8;
L_0x55f0c7ea9ac0 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd600;
L_0x55f0c7ea9bb0 .cmp/eq 32, L_0x55f0c7ea9ac0, L_0x7fd6368cd648;
L_0x55f0c7ea9de0 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd690;
L_0x55f0c7ea9ed0 .cmp/eq 32, L_0x55f0c7ea9de0, L_0x7fd6368cd6d8;
L_0x55f0c7eaa2a0 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd720;
L_0x55f0c7eaa390 .cmp/eq 32, L_0x55f0c7eaa2a0, L_0x7fd6368cd768;
L_0x55f0c7eaa5e0 .part v0x55f0c7e95c60_0, 0, 6;
L_0x55f0c7eaa680 .cmp/eq 6, L_0x55f0c7eaa5e0, L_0x7fd6368cd7b0;
L_0x55f0c7eaa8e0 .part v0x55f0c7e95c60_0, 0, 6;
L_0x55f0c7eaa980 .cmp/eq 6, L_0x55f0c7eaa8e0, L_0x7fd6368cd7f8;
L_0x55f0c7eaad20 .part L_0x55f0c7ea6d60, 3, 2;
L_0x55f0c7eaae10 .cmp/eq 2, L_0x55f0c7eaad20, L_0x7fd6368cd840;
L_0x55f0c7eab090 .cmp/eq 6, L_0x55f0c7ea6d60, L_0x7fd6368cd888;
L_0x55f0c7eab290 .cmp/eq 6, L_0x55f0c7ea6d60, L_0x7fd6368cd8d0;
L_0x55f0c7eab6f0 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd918;
L_0x55f0c7eab9f0 .cmp/eq 32, L_0x55f0c7eab6f0, L_0x7fd6368cd960;
L_0x55f0c7eabc90 .concat [ 6 26 0 0], L_0x55f0c7ea6c90, L_0x7fd6368cd9a8;
L_0x55f0c7eabf90 .cmp/eq 32, L_0x55f0c7eabc90, L_0x7fd6368cd9f0;
L_0x55f0c7eac240 .functor MUXZ 1, L_0x7fd6368cda38, L_0x55f0c7ea84d0, L_0x55f0c7eb0750, C4<>;
L_0x55f0c7eab590 .part v0x55f0c7e95c60_0, 21, 5;
L_0x55f0c7eac7b0 .part v0x55f0c7e95c60_0, 16, 5;
L_0x55f0c7eac8a0 .part v0x55f0c7e95c60_0, 11, 5;
L_0x55f0c7eacad0 .part v0x55f0c7e95c60_0, 16, 5;
L_0x55f0c7eacb70 .functor MUXZ 5, L_0x55f0c7eacad0, L_0x55f0c7eac8a0, L_0x55f0c7e66100, C4<>;
L_0x55f0c7eacea0 .functor MUXZ 5, L_0x55f0c7eacb70, L_0x7fd6368cda80, L_0x55f0c7ea91d0, C4<>;
L_0x55f0c7ead270 .arith/sum 32, L_0x55f0c7eafd20, L_0x7fd6368cdac8;
L_0x55f0c7ead530 .functor MUXZ 32, v0x55f0c7e88f70_0, v0x55f0c7e95890_0, L_0x55f0c7e02810, C4<>;
L_0x55f0c7ead6c0 .functor MUXZ 32, L_0x55f0c7ead530, v0x55f0c7e8aa70_0, L_0x55f0c7eabf90, C4<>;
L_0x55f0c7eada10 .functor MUXZ 32, L_0x55f0c7ead6c0, v0x55f0c7e8a220_0, L_0x55f0c7eab9f0, C4<>;
L_0x55f0c7eadba0 .functor MUXZ 32, L_0x55f0c7eada10, L_0x55f0c7ead270, L_0x55f0c7ead140, C4<>;
L_0x55f0c7eafd20 .arith/sum 32, v0x55f0c7e89ab0_0, L_0x7fd6368cdc30;
L_0x55f0c7eaff20 .part v0x55f0c7e95c60_0, 15, 1;
L_0x55f0c7eb01a0 .functor MUXZ 16, L_0x7fd6368cdcc0, L_0x7fd6368cdc78, L_0x55f0c7eaff20, C4<>;
L_0x55f0c7eb0330 .part v0x55f0c7e95c60_0, 0, 16;
L_0x55f0c7eb05c0 .concat [ 16 16 0 0], L_0x55f0c7eb0330, L_0x55f0c7eb01a0;
S_0x55f0c7e87a70 .scope module, "cpu_alu" "alu" 8 155, 4 1 0, S_0x55f0c7e690a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55f0c7e87d30_0 .net *"_ivl_10", 31 0, L_0x55f0c7eaf1e0;  1 drivers
L_0x7fd6368cdba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e87e30_0 .net/2u *"_ivl_14", 15 0, L_0x7fd6368cdba0;  1 drivers
v0x55f0c7e87f10_0 .net *"_ivl_17", 15 0, L_0x55f0c7eaf400;  1 drivers
v0x55f0c7e87fd0_0 .net *"_ivl_18", 31 0, L_0x55f0c7eaf4f0;  1 drivers
v0x55f0c7e880b0_0 .net *"_ivl_23", 4 0, L_0x55f0c7eaf780;  1 drivers
L_0x7fd6368cdbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e881e0_0 .net *"_ivl_27", 0 0, L_0x7fd6368cdbe8;  1 drivers
v0x55f0c7e882c0_0 .net *"_ivl_5", 0 0, L_0x55f0c7eaeac0;  1 drivers
v0x55f0c7e883a0_0 .net *"_ivl_6", 15 0, L_0x55f0c7eaeb60;  1 drivers
v0x55f0c7e88480_0 .net *"_ivl_9", 15 0, L_0x55f0c7eaef30;  1 drivers
v0x55f0c7e885f0_0 .net "addr_rt", 4 0, L_0x55f0c7eaf980;  1 drivers
v0x55f0c7e886d0_0 .var "b_flag", 0 0;
v0x55f0c7e88790_0 .net "funct", 5 0, L_0x55f0c7eaea20;  1 drivers
v0x55f0c7e88870_0 .var "hi", 31 0;
v0x55f0c7e88950_0 .net "instructionword", 31 0, v0x55f0c7e95c60_0;  alias, 1 drivers
v0x55f0c7e88a30_0 .var "lo", 31 0;
v0x55f0c7e88b10_0 .var "memaddroffset", 31 0;
v0x55f0c7e88bf0_0 .var "multresult", 63 0;
v0x55f0c7e88cd0_0 .net "op1", 31 0, L_0x55f0c7eae5f0;  alias, 1 drivers
v0x55f0c7e88db0_0 .net "op2", 31 0, L_0x55f0c7eae730;  alias, 1 drivers
v0x55f0c7e88e90_0 .net "opcode", 5 0, L_0x55f0c7eae980;  1 drivers
v0x55f0c7e88f70_0 .var "result", 31 0;
v0x55f0c7e89050_0 .net "shamt", 5 0, L_0x55f0c7eaf820;  1 drivers
v0x55f0c7e89130_0 .net/s "sign_op1", 31 0, L_0x55f0c7eae5f0;  alias, 1 drivers
v0x55f0c7e891f0_0 .net/s "sign_op2", 31 0, L_0x55f0c7eae730;  alias, 1 drivers
v0x55f0c7e892c0_0 .net "simmediatedata", 15 0, L_0x55f0c7eaf310;  1 drivers
v0x55f0c7e89380_0 .net "uimmediatedata", 15 0, L_0x55f0c7eaf630;  1 drivers
v0x55f0c7e89460_0 .net "unsign_op1", 31 0, L_0x55f0c7eae5f0;  alias, 1 drivers
v0x55f0c7e89520_0 .net "unsign_op2", 31 0, L_0x55f0c7eae730;  alias, 1 drivers
E_0x55f0c7e70720/0 .event anyedge, v0x55f0c7e88e90_0, v0x55f0c7e88790_0, v0x55f0c7e88db0_0, v0x55f0c7e89050_0;
E_0x55f0c7e70720/1 .event anyedge, v0x55f0c7e88cd0_0, v0x55f0c7e88bf0_0, v0x55f0c7e885f0_0, v0x55f0c7e892c0_0;
E_0x55f0c7e70720/2 .event anyedge, v0x55f0c7e89380_0;
E_0x55f0c7e70720 .event/or E_0x55f0c7e70720/0, E_0x55f0c7e70720/1, E_0x55f0c7e70720/2;
L_0x55f0c7eae980 .part v0x55f0c7e95c60_0, 26, 6;
L_0x55f0c7eaea20 .part v0x55f0c7e95c60_0, 0, 6;
L_0x55f0c7eaeac0 .part v0x55f0c7e95c60_0, 15, 1;
LS_0x55f0c7eaeb60_0_0 .concat [ 1 1 1 1], L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0;
LS_0x55f0c7eaeb60_0_4 .concat [ 1 1 1 1], L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0;
LS_0x55f0c7eaeb60_0_8 .concat [ 1 1 1 1], L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0;
LS_0x55f0c7eaeb60_0_12 .concat [ 1 1 1 1], L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0, L_0x55f0c7eaeac0;
L_0x55f0c7eaeb60 .concat [ 4 4 4 4], LS_0x55f0c7eaeb60_0_0, LS_0x55f0c7eaeb60_0_4, LS_0x55f0c7eaeb60_0_8, LS_0x55f0c7eaeb60_0_12;
L_0x55f0c7eaef30 .part v0x55f0c7e95c60_0, 0, 16;
L_0x55f0c7eaf1e0 .concat [ 16 16 0 0], L_0x55f0c7eaef30, L_0x55f0c7eaeb60;
L_0x55f0c7eaf310 .part L_0x55f0c7eaf1e0, 0, 16;
L_0x55f0c7eaf400 .part v0x55f0c7e95c60_0, 0, 16;
L_0x55f0c7eaf4f0 .concat [ 16 16 0 0], L_0x55f0c7eaf400, L_0x7fd6368cdba0;
L_0x55f0c7eaf630 .part L_0x55f0c7eaf4f0, 0, 16;
L_0x55f0c7eaf780 .part v0x55f0c7e95c60_0, 6, 5;
L_0x55f0c7eaf820 .concat [ 5 1 0 0], L_0x55f0c7eaf780, L_0x7fd6368cdbe8;
L_0x55f0c7eaf980 .part v0x55f0c7e95c60_0, 16, 5;
S_0x55f0c7e89780 .scope module, "cpu_pc" "pc" 8 229, 9 1 0, S_0x55f0c7e690a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55f0c7e899d0_0 .net "clk", 0 0, v0x55f0c7e95570_0;  alias, 1 drivers
v0x55f0c7e89ab0_0 .var "curr_addr", 31 0;
v0x55f0c7e89b90_0 .net "enable", 0 0, L_0x55f0c7eb08c0;  alias, 1 drivers
v0x55f0c7e89c30_0 .net "next_addr", 31 0, v0x55f0c7e943f0_0;  1 drivers
v0x55f0c7e89d10_0 .net "reset", 0 0, v0x55f0c7e95df0_0;  alias, 1 drivers
E_0x55f0c7e70760 .event posedge, v0x55f0c7e899d0_0;
S_0x55f0c7e89ec0 .scope module, "hi" "hl_reg" 8 182, 10 1 0, S_0x55f0c7e690a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55f0c7e8a150_0 .net "clk", 0 0, v0x55f0c7e95570_0;  alias, 1 drivers
v0x55f0c7e8a220_0 .var "data", 31 0;
v0x55f0c7e8a2e0_0 .net "data_in", 31 0, v0x55f0c7e88870_0;  alias, 1 drivers
v0x55f0c7e8a3e0_0 .net "data_out", 31 0, v0x55f0c7e8a220_0;  alias, 1 drivers
v0x55f0c7e8a4a0_0 .net "enable", 0 0, L_0x55f0c7eafa90;  alias, 1 drivers
v0x55f0c7e8a5b0_0 .net "reset", 0 0, v0x55f0c7e95df0_0;  alias, 1 drivers
S_0x55f0c7e8a700 .scope module, "lo" "hl_reg" 8 174, 10 1 0, S_0x55f0c7e690a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55f0c7e8a960_0 .net "clk", 0 0, v0x55f0c7e95570_0;  alias, 1 drivers
v0x55f0c7e8aa70_0 .var "data", 31 0;
v0x55f0c7e8ab50_0 .net "data_in", 31 0, v0x55f0c7e88a30_0;  alias, 1 drivers
v0x55f0c7e8ac20_0 .net "data_out", 31 0, v0x55f0c7e8aa70_0;  alias, 1 drivers
v0x55f0c7e8ace0_0 .net "enable", 0 0, L_0x55f0c7eafa90;  alias, 1 drivers
v0x55f0c7e8add0_0 .net "reset", 0 0, v0x55f0c7e95df0_0;  alias, 1 drivers
S_0x55f0c7e8af40 .scope module, "register" "regfile" 8 121, 11 1 0, S_0x55f0c7e690a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55f0c7ead310 .functor BUFZ 32, L_0x55f0c7eadf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f0c7eae3b0 .functor BUFZ 32, L_0x55f0c7eae1d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f0c7e8bdd0_2 .array/port v0x55f0c7e8bdd0, 2;
L_0x55f0c7eae4c0 .functor BUFZ 32, v0x55f0c7e8bdd0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f0c7e8b280_0 .net *"_ivl_0", 31 0, L_0x55f0c7eadf50;  1 drivers
v0x55f0c7e8b380_0 .net *"_ivl_10", 6 0, L_0x55f0c7eae270;  1 drivers
L_0x7fd6368cdb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8b460_0 .net *"_ivl_13", 1 0, L_0x7fd6368cdb58;  1 drivers
v0x55f0c7e8b520_0 .net *"_ivl_2", 6 0, L_0x55f0c7eadff0;  1 drivers
L_0x7fd6368cdb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f0c7e8b600_0 .net *"_ivl_5", 1 0, L_0x7fd6368cdb10;  1 drivers
v0x55f0c7e8b730_0 .net *"_ivl_8", 31 0, L_0x55f0c7eae1d0;  1 drivers
v0x55f0c7e8b810_0 .net "r_clk", 0 0, v0x55f0c7e95570_0;  alias, 1 drivers
v0x55f0c7e8b8b0_0 .net "r_clk_enable", 0 0, v0x55f0c7e95610_0;  alias, 1 drivers
v0x55f0c7e8b970_0 .net "read_data1", 31 0, L_0x55f0c7ead310;  alias, 1 drivers
v0x55f0c7e8ba50_0 .net "read_data2", 31 0, L_0x55f0c7eae3b0;  alias, 1 drivers
v0x55f0c7e8bb30_0 .net "read_reg1", 4 0, L_0x55f0c7eab590;  alias, 1 drivers
v0x55f0c7e8bc10_0 .net "read_reg2", 4 0, L_0x55f0c7eac7b0;  alias, 1 drivers
v0x55f0c7e8bcf0_0 .net "register_v0", 31 0, L_0x55f0c7eae4c0;  alias, 1 drivers
v0x55f0c7e8bdd0 .array "registers", 0 31, 31 0;
v0x55f0c7e8c3a0_0 .net "reset", 0 0, v0x55f0c7e95df0_0;  alias, 1 drivers
v0x55f0c7e8c440_0 .net "write_control", 0 0, L_0x55f0c7ead030;  alias, 1 drivers
v0x55f0c7e8c500_0 .net "write_data", 31 0, L_0x55f0c7eadba0;  alias, 1 drivers
v0x55f0c7e8c6f0_0 .net "write_reg", 4 0, L_0x55f0c7eacea0;  alias, 1 drivers
L_0x55f0c7eadf50 .array/port v0x55f0c7e8bdd0, L_0x55f0c7eadff0;
L_0x55f0c7eadff0 .concat [ 5 2 0 0], L_0x55f0c7eab590, L_0x7fd6368cdb10;
L_0x55f0c7eae1d0 .array/port v0x55f0c7e8bdd0, L_0x55f0c7eae270;
L_0x55f0c7eae270 .concat [ 5 2 0 0], L_0x55f0c7eac7b0, L_0x7fd6368cdb58;
    .scope S_0x55f0c7e57240;
T_0 ;
    %wait E_0x55f0c7dcf810;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %load/vec4 v0x55f0c7e86150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55f0c7e85a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %jmp T_0.45;
T_0.23 ;
    %load/vec4 v0x55f0c7e867b0_0;
    %ix/getv 4, v0x55f0c7e86310_0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.24 ;
    %load/vec4 v0x55f0c7e867b0_0;
    %ix/getv 4, v0x55f0c7e86310_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.25 ;
    %load/vec4 v0x55f0c7e867b0_0;
    %ix/getv 4, v0x55f0c7e86310_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.26 ;
    %load/vec4 v0x55f0c7e867b0_0;
    %ix/getv 4, v0x55f0c7e866f0_0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.27 ;
    %load/vec4 v0x55f0c7e867b0_0;
    %ix/getv 4, v0x55f0c7e866f0_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.28 ;
    %load/vec4 v0x55f0c7e867b0_0;
    %ix/getv 4, v0x55f0c7e866f0_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.29 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %pad/s 64;
    %load/vec4 v0x55f0c7e864b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55f0c7e85eb0_0, 0, 64;
    %load/vec4 v0x55f0c7e85eb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f0c7e85b30_0, 0, 32;
    %load/vec4 v0x55f0c7e85eb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f0c7e85cf0_0, 0, 32;
    %jmp T_0.45;
T_0.30 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %pad/u 64;
    %load/vec4 v0x55f0c7e867b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f0c7e85eb0_0, 0, 64;
    %load/vec4 v0x55f0c7e85eb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f0c7e85b30_0, 0, 32;
    %load/vec4 v0x55f0c7e85eb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f0c7e85cf0_0, 0, 32;
    %jmp T_0.45;
T_0.31 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e864b0_0;
    %mod/s;
    %store/vec4 v0x55f0c7e85b30_0, 0, 32;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e864b0_0;
    %div/s;
    %store/vec4 v0x55f0c7e85cf0_0, 0, 32;
    %jmp T_0.45;
T_0.32 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %mod;
    %store/vec4 v0x55f0c7e85b30_0, 0, 32;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %div;
    %store/vec4 v0x55f0c7e85cf0_0, 0, 32;
    %jmp T_0.45;
T_0.33 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %store/vec4 v0x55f0c7e85b30_0, 0, 32;
    %jmp T_0.45;
T_0.34 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %store/vec4 v0x55f0c7e85cf0_0, 0, 32;
    %jmp T_0.45;
T_0.35 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e864b0_0;
    %add;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.36 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %add;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.37 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e864b0_0;
    %sub;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.38 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %sub;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.39 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %and;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.40 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %or;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.41 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %xor;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.42 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %or;
    %inv;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.43 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e864b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.47, 8;
T_0.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.47, 8;
 ; End of false expr.
    %blend;
T_0.47;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e867b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55f0c7e858b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %jmp T_0.54;
T_0.50 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.56;
T_0.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.56 ;
    %jmp T_0.54;
T_0.51 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.58;
T_0.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.58 ;
    %jmp T_0.54;
T_0.52 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.60;
T_0.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.60 ;
    %jmp T_0.54;
T_0.53 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.62;
T_0.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.62 ;
    %jmp T_0.54;
T_0.54 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %load/vec4 v0x55f0c7e86070_0;
    %cmp/e;
    %jmp/0xz  T_0.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.64 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %load/vec4 v0x55f0c7e86070_0;
    %cmp/ne;
    %jmp/0xz  T_0.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.66;
T_0.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.66 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.68;
T_0.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.68 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55f0c7e85f90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
    %jmp T_0.70;
T_0.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e85990_0, 0, 1;
T_0.70 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55f0c7e863f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.72, 8;
T_0.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.72, 8;
 ; End of false expr.
    %blend;
T_0.72;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.74, 8;
T_0.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.74, 8;
 ; End of false expr.
    %blend;
T_0.74;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86610_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86610_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86610_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55f0c7e86610_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e86230_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55f0c7e866f0_0;
    %load/vec4 v0x55f0c7e86550_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e85dd0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f0c7e69470;
T_1 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55f0c7e86fa0_0, 0, 26;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x55f0c7e86ad0_0, 0, 6;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x55f0c7e86c30_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55f0c7e86e40_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55f0c7e86ee0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 30 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 31 "$display", "b flag is %b", v0x55f0c7e86a10_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x55f0c7e86fa0_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x55f0c7e86ad0_0, 0, 6;
    %load/vec4 v0x55f0c7e86fa0_0;
    %load/vec4 v0x55f0c7e86ad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f0c7e86c30_0, 0, 32;
    %pushi/vec4 3794967296, 0, 32;
    %store/vec4 v0x55f0c7e86e40_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x55f0c7e86ee0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 40 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 41 "$display", "unsigned of result = %d", v0x55f0c7e86d70_0 {0 0 0};
    %load/vec4 v0x55f0c7e86d70_0;
    %vpi_call/w 3 42 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x55f0c7e86b90_0;
    %load/vec4 v0x55f0c7e86cd0_0;
    %vpi_call/w 3 43 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 44 "$display", "b flag is %b", v0x55f0c7e86a10_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f0c7e8af40;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f0c7e8bdd0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55f0c7e8af40;
T_3 ;
    %wait E_0x55f0c7e70760;
    %load/vec4 v0x55f0c7e8c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f0c7e8b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f0c7e8c440_0;
    %load/vec4 v0x55f0c7e8c6f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55f0c7e8c500_0;
    %load/vec4 v0x55f0c7e8c6f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f0c7e8bdd0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f0c7e87a70;
T_4 ;
    %wait E_0x55f0c7e70720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %load/vec4 v0x55f0c7e88e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55f0c7e88790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %jmp T_4.45;
T_4.23 ;
    %load/vec4 v0x55f0c7e89520_0;
    %ix/getv 4, v0x55f0c7e89050_0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.24 ;
    %load/vec4 v0x55f0c7e89520_0;
    %ix/getv 4, v0x55f0c7e89050_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.25 ;
    %load/vec4 v0x55f0c7e89520_0;
    %ix/getv 4, v0x55f0c7e89050_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.26 ;
    %load/vec4 v0x55f0c7e89520_0;
    %ix/getv 4, v0x55f0c7e89460_0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.27 ;
    %load/vec4 v0x55f0c7e89520_0;
    %ix/getv 4, v0x55f0c7e89460_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.28 ;
    %load/vec4 v0x55f0c7e89520_0;
    %ix/getv 4, v0x55f0c7e89460_0;
    %shiftr 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.29 ;
    %load/vec4 v0x55f0c7e89130_0;
    %pad/s 64;
    %load/vec4 v0x55f0c7e891f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55f0c7e88bf0_0, 0, 64;
    %load/vec4 v0x55f0c7e88bf0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f0c7e88870_0, 0, 32;
    %load/vec4 v0x55f0c7e88bf0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f0c7e88a30_0, 0, 32;
    %jmp T_4.45;
T_4.30 ;
    %load/vec4 v0x55f0c7e89460_0;
    %pad/u 64;
    %load/vec4 v0x55f0c7e89520_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55f0c7e88bf0_0, 0, 64;
    %load/vec4 v0x55f0c7e88bf0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55f0c7e88870_0, 0, 32;
    %load/vec4 v0x55f0c7e88bf0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55f0c7e88a30_0, 0, 32;
    %jmp T_4.45;
T_4.31 ;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e891f0_0;
    %mod/s;
    %store/vec4 v0x55f0c7e88870_0, 0, 32;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e891f0_0;
    %div/s;
    %store/vec4 v0x55f0c7e88a30_0, 0, 32;
    %jmp T_4.45;
T_4.32 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %mod;
    %store/vec4 v0x55f0c7e88870_0, 0, 32;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %div;
    %store/vec4 v0x55f0c7e88a30_0, 0, 32;
    %jmp T_4.45;
T_4.33 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %store/vec4 v0x55f0c7e88870_0, 0, 32;
    %jmp T_4.45;
T_4.34 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %store/vec4 v0x55f0c7e88a30_0, 0, 32;
    %jmp T_4.45;
T_4.35 ;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e891f0_0;
    %add;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.36 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %add;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.37 ;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e891f0_0;
    %sub;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.38 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %sub;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.39 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %and;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.40 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %or;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.41 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %xor;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.42 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %or;
    %inv;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.43 ;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e891f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.47, 8;
T_4.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.47, 8;
 ; End of false expr.
    %blend;
T_4.47;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89520_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.45;
T_4.45 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55f0c7e885f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %jmp T_4.54;
T_4.50 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.56;
T_4.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.56 ;
    %jmp T_4.54;
T_4.51 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.58;
T_4.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.58 ;
    %jmp T_4.54;
T_4.52 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_4.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.60;
T_4.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.60 ;
    %jmp T_4.54;
T_4.53 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_4.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.62;
T_4.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.62 ;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %load/vec4 v0x55f0c7e88db0_0;
    %cmp/e;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.64;
T_4.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.64 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %load/vec4 v0x55f0c7e88db0_0;
    %cmp/ne;
    %jmp/0xz  T_4.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.66;
T_4.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.66 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.68;
T_4.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.68 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55f0c7e88cd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
    %jmp T_4.70;
T_4.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e886d0_0, 0, 1;
T_4.70 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55f0c7e89130_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.72, 8;
T_4.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.72, 8;
 ; End of false expr.
    %blend;
T_4.72;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.74, 8;
T_4.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.74, 8;
 ; End of false expr.
    %blend;
T_4.74;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89380_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89380_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e89380_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55f0c7e89380_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e88f70_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55f0c7e89460_0;
    %load/vec4 v0x55f0c7e892c0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55f0c7e88b10_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f0c7e8a700;
T_5 ;
    %wait E_0x55f0c7e70760;
    %load/vec4 v0x55f0c7e8add0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0c7e8aa70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55f0c7e8ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55f0c7e8ab50_0;
    %assign/vec4 v0x55f0c7e8aa70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f0c7e89ec0;
T_6 ;
    %wait E_0x55f0c7e70760;
    %load/vec4 v0x55f0c7e8a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f0c7e8a220_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f0c7e8a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55f0c7e8a2e0_0;
    %assign/vec4 v0x55f0c7e8a220_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f0c7e89780;
T_7 ;
    %wait E_0x55f0c7e70760;
    %load/vec4 v0x55f0c7e89d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55f0c7e89ab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55f0c7e89b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55f0c7e89c30_0;
    %assign/vec4 v0x55f0c7e89ab0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f0c7e690a0;
T_8 ;
    %wait E_0x55f0c7e70760;
    %vpi_call/w 8 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55f0c7e92fe0_0, v0x55f0c7e920a0_0, v0x55f0c7e94b10_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55f0c7e94800_0, v0x55f0c7e949a0_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_write_data=%h, result=%d, reg_write_index=%d", v0x55f0c7e94bd0_0, v0x55f0c7e95060_0, v0x55f0c7e94d90_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "pc=%h", v0x55f0c7e92620_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f0c7e690a0;
T_9 ;
    %wait E_0x55f0c7dccd60;
    %load/vec4 v0x55f0c7e923a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55f0c7e926f0_0;
    %load/vec4 v0x55f0c7e944e0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f0c7e943f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f0c7e930a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55f0c7e926f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55f0c7e92fe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55f0c7e943f0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55f0c7e93140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55f0c7e94710_0;
    %store/vec4 v0x55f0c7e943f0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55f0c7e926f0_0;
    %store/vec4 v0x55f0c7e943f0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f0c7e690a0;
T_10 ;
    %wait E_0x55f0c7e70760;
    %load/vec4 v0x55f0c7e94f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e92580_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55f0c7e92620_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55f0c7e92580_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55f0c7e56e10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e95570_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55f0c7e95570_0;
    %inv;
    %store/vec4 v0x55f0c7e95570_0, 0, 1;
    %delay 1, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55f0c7e56e10;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e95df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f0c7e95610_0, 0, 1;
    %wait E_0x55f0c7e70760;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f0c7e95df0_0, 0, 1;
    %wait E_0x55f0c7e70760;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x55f0c7e95c60_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x55f0c7e95890_0, 0, 32;
    %wait E_0x55f0c7e70760;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x55f0c7e95c60_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55f0c7e95890_0, 0, 32;
    %wait E_0x55f0c7e70760;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x55f0c7e95c60_0, 0, 32;
    %wait E_0x55f0c7e70760;
    %delay 1, 0;
    %vpi_call/w 7 64 "$display", v0x55f0c7e95d00_0 {0 0 0};
    %load/vec4 v0x55f0c7e95960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_12.1 ;
    %load/vec4 v0x55f0c7e957a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55f0c7e95700_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x55f0c7e95700_0 {0 0 0};
T_12.5 ;
    %load/vec4 v0x55f0c7e95a30_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x55f0c7e95a30_0 {0 0 0};
T_12.7 ;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
