;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x01
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x02
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW

/* RTC */
RTC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_isr__INTC_MASK EQU 0x02
RTC_isr__INTC_NUMBER EQU 1
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RTC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* emFile */
emFile_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_Clock_1__INDEX EQU 0x00
emFile_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_Clock_1__PM_ACT_MSK EQU 0x01
emFile_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_Clock_1__PM_STBY_MSK EQU 0x01
emFile_miso0__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
emFile_miso0__0__MASK EQU 0x40
emFile_miso0__0__PC EQU CYREG_PRT0_PC6
emFile_miso0__0__PORT EQU 0
emFile_miso0__0__SHIFT EQU 6
emFile_miso0__AG EQU CYREG_PRT0_AG
emFile_miso0__AMUX EQU CYREG_PRT0_AMUX
emFile_miso0__BIE EQU CYREG_PRT0_BIE
emFile_miso0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
emFile_miso0__BYP EQU CYREG_PRT0_BYP
emFile_miso0__CTL EQU CYREG_PRT0_CTL
emFile_miso0__DM0 EQU CYREG_PRT0_DM0
emFile_miso0__DM1 EQU CYREG_PRT0_DM1
emFile_miso0__DM2 EQU CYREG_PRT0_DM2
emFile_miso0__DR EQU CYREG_PRT0_DR
emFile_miso0__INP_DIS EQU CYREG_PRT0_INP_DIS
emFile_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
emFile_miso0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
emFile_miso0__LCD_EN EQU CYREG_PRT0_LCD_EN
emFile_miso0__MASK EQU 0x40
emFile_miso0__PORT EQU 0
emFile_miso0__PRT EQU CYREG_PRT0_PRT
emFile_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
emFile_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
emFile_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
emFile_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
emFile_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
emFile_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
emFile_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
emFile_miso0__PS EQU CYREG_PRT0_PS
emFile_miso0__SHIFT EQU 6
emFile_miso0__SLW EQU CYREG_PRT0_SLW
emFile_mosi0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
emFile_mosi0__0__MASK EQU 0x01
emFile_mosi0__0__PC EQU CYREG_PRT3_PC0
emFile_mosi0__0__PORT EQU 3
emFile_mosi0__0__SHIFT EQU 0
emFile_mosi0__AG EQU CYREG_PRT3_AG
emFile_mosi0__AMUX EQU CYREG_PRT3_AMUX
emFile_mosi0__BIE EQU CYREG_PRT3_BIE
emFile_mosi0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
emFile_mosi0__BYP EQU CYREG_PRT3_BYP
emFile_mosi0__CTL EQU CYREG_PRT3_CTL
emFile_mosi0__DM0 EQU CYREG_PRT3_DM0
emFile_mosi0__DM1 EQU CYREG_PRT3_DM1
emFile_mosi0__DM2 EQU CYREG_PRT3_DM2
emFile_mosi0__DR EQU CYREG_PRT3_DR
emFile_mosi0__INP_DIS EQU CYREG_PRT3_INP_DIS
emFile_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
emFile_mosi0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
emFile_mosi0__LCD_EN EQU CYREG_PRT3_LCD_EN
emFile_mosi0__MASK EQU 0x01
emFile_mosi0__PORT EQU 3
emFile_mosi0__PRT EQU CYREG_PRT3_PRT
emFile_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
emFile_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
emFile_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
emFile_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
emFile_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
emFile_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
emFile_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
emFile_mosi0__PS EQU CYREG_PRT3_PS
emFile_mosi0__SHIFT EQU 0
emFile_mosi0__SLW EQU CYREG_PRT3_SLW
emFile_sclk0__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
emFile_sclk0__0__MASK EQU 0x20
emFile_sclk0__0__PC EQU CYREG_IO_PC_PRT15_PC5
emFile_sclk0__0__PORT EQU 15
emFile_sclk0__0__SHIFT EQU 5
emFile_sclk0__AG EQU CYREG_PRT15_AG
emFile_sclk0__AMUX EQU CYREG_PRT15_AMUX
emFile_sclk0__BIE EQU CYREG_PRT15_BIE
emFile_sclk0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
emFile_sclk0__BYP EQU CYREG_PRT15_BYP
emFile_sclk0__CTL EQU CYREG_PRT15_CTL
emFile_sclk0__DM0 EQU CYREG_PRT15_DM0
emFile_sclk0__DM1 EQU CYREG_PRT15_DM1
emFile_sclk0__DM2 EQU CYREG_PRT15_DM2
emFile_sclk0__DR EQU CYREG_PRT15_DR
emFile_sclk0__INP_DIS EQU CYREG_PRT15_INP_DIS
emFile_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
emFile_sclk0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
emFile_sclk0__LCD_EN EQU CYREG_PRT15_LCD_EN
emFile_sclk0__MASK EQU 0x20
emFile_sclk0__PORT EQU 15
emFile_sclk0__PRT EQU CYREG_PRT15_PRT
emFile_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
emFile_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
emFile_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
emFile_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
emFile_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
emFile_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
emFile_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
emFile_sclk0__PS EQU CYREG_PRT15_PS
emFile_sclk0__SHIFT EQU 5
emFile_sclk0__SLW EQU CYREG_PRT15_SLW
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
emFile_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB01_MSK
emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB01_ST
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB02_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB02_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB02_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB02_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB02_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB02_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
emFile_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
emFile_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
emFile_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
emFile_SPI0_CS__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
emFile_SPI0_CS__0__MASK EQU 0x10
emFile_SPI0_CS__0__PC EQU CYREG_PRT2_PC4
emFile_SPI0_CS__0__PORT EQU 2
emFile_SPI0_CS__0__SHIFT EQU 4
emFile_SPI0_CS__AG EQU CYREG_PRT2_AG
emFile_SPI0_CS__AMUX EQU CYREG_PRT2_AMUX
emFile_SPI0_CS__BIE EQU CYREG_PRT2_BIE
emFile_SPI0_CS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
emFile_SPI0_CS__BYP EQU CYREG_PRT2_BYP
emFile_SPI0_CS__CTL EQU CYREG_PRT2_CTL
emFile_SPI0_CS__DM0 EQU CYREG_PRT2_DM0
emFile_SPI0_CS__DM1 EQU CYREG_PRT2_DM1
emFile_SPI0_CS__DM2 EQU CYREG_PRT2_DM2
emFile_SPI0_CS__DR EQU CYREG_PRT2_DR
emFile_SPI0_CS__INP_DIS EQU CYREG_PRT2_INP_DIS
emFile_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
emFile_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
emFile_SPI0_CS__LCD_EN EQU CYREG_PRT2_LCD_EN
emFile_SPI0_CS__MASK EQU 0x10
emFile_SPI0_CS__PORT EQU 2
emFile_SPI0_CS__PRT EQU CYREG_PRT2_PRT
emFile_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
emFile_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
emFile_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
emFile_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
emFile_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
emFile_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
emFile_SPI0_CS__PS EQU CYREG_PRT2_PS
emFile_SPI0_CS__SHIFT EQU 4
emFile_SPI0_CS__SLW EQU CYREG_PRT2_SLW

/* AN_VBAT */
AN_VBAT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
AN_VBAT__0__MASK EQU 0x01
AN_VBAT__0__PC EQU CYREG_PRT0_PC0
AN_VBAT__0__PORT EQU 0
AN_VBAT__0__SHIFT EQU 0
AN_VBAT__AG EQU CYREG_PRT0_AG
AN_VBAT__AMUX EQU CYREG_PRT0_AMUX
AN_VBAT__BIE EQU CYREG_PRT0_BIE
AN_VBAT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AN_VBAT__BYP EQU CYREG_PRT0_BYP
AN_VBAT__CTL EQU CYREG_PRT0_CTL
AN_VBAT__DM0 EQU CYREG_PRT0_DM0
AN_VBAT__DM1 EQU CYREG_PRT0_DM1
AN_VBAT__DM2 EQU CYREG_PRT0_DM2
AN_VBAT__DR EQU CYREG_PRT0_DR
AN_VBAT__INP_DIS EQU CYREG_PRT0_INP_DIS
AN_VBAT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AN_VBAT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AN_VBAT__LCD_EN EQU CYREG_PRT0_LCD_EN
AN_VBAT__MASK EQU 0x01
AN_VBAT__PORT EQU 0
AN_VBAT__PRT EQU CYREG_PRT0_PRT
AN_VBAT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AN_VBAT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AN_VBAT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AN_VBAT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AN_VBAT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AN_VBAT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AN_VBAT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AN_VBAT__PS EQU CYREG_PRT0_PS
AN_VBAT__SHIFT EQU 0
AN_VBAT__SLW EQU CYREG_PRT0_SLW

/* AN_VSOL */
AN_VSOL__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
AN_VSOL__0__MASK EQU 0x20
AN_VSOL__0__PC EQU CYREG_PRT0_PC5
AN_VSOL__0__PORT EQU 0
AN_VSOL__0__SHIFT EQU 5
AN_VSOL__AG EQU CYREG_PRT0_AG
AN_VSOL__AMUX EQU CYREG_PRT0_AMUX
AN_VSOL__BIE EQU CYREG_PRT0_BIE
AN_VSOL__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AN_VSOL__BYP EQU CYREG_PRT0_BYP
AN_VSOL__CTL EQU CYREG_PRT0_CTL
AN_VSOL__DM0 EQU CYREG_PRT0_DM0
AN_VSOL__DM1 EQU CYREG_PRT0_DM1
AN_VSOL__DM2 EQU CYREG_PRT0_DM2
AN_VSOL__DR EQU CYREG_PRT0_DR
AN_VSOL__INP_DIS EQU CYREG_PRT0_INP_DIS
AN_VSOL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AN_VSOL__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AN_VSOL__LCD_EN EQU CYREG_PRT0_LCD_EN
AN_VSOL__MASK EQU 0x20
AN_VSOL__PORT EQU 0
AN_VSOL__PRT EQU CYREG_PRT0_PRT
AN_VSOL__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AN_VSOL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AN_VSOL__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AN_VSOL__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AN_VSOL__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AN_VSOL__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AN_VSOL__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AN_VSOL__PS EQU CYREG_PRT0_PS
AN_VSOL__SHIFT EQU 5
AN_VSOL__SLW EQU CYREG_PRT0_SLW

/* Debug_TX */
Debug_TX__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Debug_TX__0__MASK EQU 0x10
Debug_TX__0__PC EQU CYREG_IO_PC_PRT15_PC4
Debug_TX__0__PORT EQU 15
Debug_TX__0__SHIFT EQU 4
Debug_TX__AG EQU CYREG_PRT15_AG
Debug_TX__AMUX EQU CYREG_PRT15_AMUX
Debug_TX__BIE EQU CYREG_PRT15_BIE
Debug_TX__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Debug_TX__BYP EQU CYREG_PRT15_BYP
Debug_TX__CTL EQU CYREG_PRT15_CTL
Debug_TX__DM0 EQU CYREG_PRT15_DM0
Debug_TX__DM1 EQU CYREG_PRT15_DM1
Debug_TX__DM2 EQU CYREG_PRT15_DM2
Debug_TX__DR EQU CYREG_PRT15_DR
Debug_TX__INP_DIS EQU CYREG_PRT15_INP_DIS
Debug_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Debug_TX__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Debug_TX__LCD_EN EQU CYREG_PRT15_LCD_EN
Debug_TX__MASK EQU 0x10
Debug_TX__PORT EQU 15
Debug_TX__PRT EQU CYREG_PRT15_PRT
Debug_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Debug_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Debug_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Debug_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Debug_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Debug_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Debug_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Debug_TX__PS EQU CYREG_PRT15_PS
Debug_TX__SHIFT EQU 4
Debug_TX__SLW EQU CYREG_PRT15_SLW

/* Rx_Telit */
Rx_Telit__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Rx_Telit__0__MASK EQU 0x40
Rx_Telit__0__PC EQU CYREG_PRT3_PC6
Rx_Telit__0__PORT EQU 3
Rx_Telit__0__SHIFT EQU 6
Rx_Telit__AG EQU CYREG_PRT3_AG
Rx_Telit__AMUX EQU CYREG_PRT3_AMUX
Rx_Telit__BIE EQU CYREG_PRT3_BIE
Rx_Telit__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_Telit__BYP EQU CYREG_PRT3_BYP
Rx_Telit__CTL EQU CYREG_PRT3_CTL
Rx_Telit__DM0 EQU CYREG_PRT3_DM0
Rx_Telit__DM1 EQU CYREG_PRT3_DM1
Rx_Telit__DM2 EQU CYREG_PRT3_DM2
Rx_Telit__DR EQU CYREG_PRT3_DR
Rx_Telit__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_Telit__INTSTAT EQU CYREG_PICU3_INTSTAT
Rx_Telit__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_Telit__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_Telit__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_Telit__MASK EQU 0x40
Rx_Telit__PORT EQU 3
Rx_Telit__PRT EQU CYREG_PRT3_PRT
Rx_Telit__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_Telit__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_Telit__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_Telit__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_Telit__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_Telit__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_Telit__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_Telit__PS EQU CYREG_PRT3_PS
Rx_Telit__SHIFT EQU 6
Rx_Telit__SLW EQU CYREG_PRT3_SLW
Rx_Telit__SNAP EQU CYREG_PICU3_SNAP

/* Tx_Telit */
Tx_Telit__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Tx_Telit__0__MASK EQU 0x80
Tx_Telit__0__PC EQU CYREG_PRT3_PC7
Tx_Telit__0__PORT EQU 3
Tx_Telit__0__SHIFT EQU 7
Tx_Telit__AG EQU CYREG_PRT3_AG
Tx_Telit__AMUX EQU CYREG_PRT3_AMUX
Tx_Telit__BIE EQU CYREG_PRT3_BIE
Tx_Telit__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_Telit__BYP EQU CYREG_PRT3_BYP
Tx_Telit__CTL EQU CYREG_PRT3_CTL
Tx_Telit__DM0 EQU CYREG_PRT3_DM0
Tx_Telit__DM1 EQU CYREG_PRT3_DM1
Tx_Telit__DM2 EQU CYREG_PRT3_DM2
Tx_Telit__DR EQU CYREG_PRT3_DR
Tx_Telit__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_Telit__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_Telit__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_Telit__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_Telit__MASK EQU 0x80
Tx_Telit__PORT EQU 3
Tx_Telit__PRT EQU CYREG_PRT3_PRT
Tx_Telit__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_Telit__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_Telit__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_Telit__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_Telit__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_Telit__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_Telit__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_Telit__PS EQU CYREG_PRT3_PS
Tx_Telit__SHIFT EQU 7
Tx_Telit__SLW EQU CYREG_PRT3_SLW

/* Clock_IMO */
Clock_IMO__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_IMO__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_IMO__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_IMO__CFG2_SRC_SEL_MASK EQU 0x07
Clock_IMO__INDEX EQU 0x04
Clock_IMO__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_IMO__PM_ACT_MSK EQU 0x10
Clock_IMO__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_IMO__PM_STBY_MSK EQU 0x10

/* AN_PRTRANS */
AN_PRTRANS__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
AN_PRTRANS__0__MASK EQU 0x04
AN_PRTRANS__0__PC EQU CYREG_PRT3_PC2
AN_PRTRANS__0__PORT EQU 3
AN_PRTRANS__0__SHIFT EQU 2
AN_PRTRANS__AG EQU CYREG_PRT3_AG
AN_PRTRANS__AMUX EQU CYREG_PRT3_AMUX
AN_PRTRANS__BIE EQU CYREG_PRT3_BIE
AN_PRTRANS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
AN_PRTRANS__BYP EQU CYREG_PRT3_BYP
AN_PRTRANS__CTL EQU CYREG_PRT3_CTL
AN_PRTRANS__DM0 EQU CYREG_PRT3_DM0
AN_PRTRANS__DM1 EQU CYREG_PRT3_DM1
AN_PRTRANS__DM2 EQU CYREG_PRT3_DM2
AN_PRTRANS__DR EQU CYREG_PRT3_DR
AN_PRTRANS__INP_DIS EQU CYREG_PRT3_INP_DIS
AN_PRTRANS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
AN_PRTRANS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
AN_PRTRANS__LCD_EN EQU CYREG_PRT3_LCD_EN
AN_PRTRANS__MASK EQU 0x04
AN_PRTRANS__PORT EQU 3
AN_PRTRANS__PRT EQU CYREG_PRT3_PRT
AN_PRTRANS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
AN_PRTRANS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
AN_PRTRANS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
AN_PRTRANS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
AN_PRTRANS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
AN_PRTRANS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
AN_PRTRANS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
AN_PRTRANS__PS EQU CYREG_PRT3_PS
AN_PRTRANS__SHIFT EQU 2
AN_PRTRANS__SLW EQU CYREG_PRT3_SLW

/* Debug_UART */
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Debug_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
Debug_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Debug_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
Debug_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Debug_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
Debug_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
Debug_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Debug_UART_BUART_sTX_TxSts__0__POS EQU 0
Debug_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Debug_UART_BUART_sTX_TxSts__1__POS EQU 1
Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Debug_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Debug_UART_BUART_sTX_TxSts__2__POS EQU 2
Debug_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Debug_UART_BUART_sTX_TxSts__3__POS EQU 3
Debug_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Debug_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Debug_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
Debug_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Debug_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Debug_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Debug_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Debug_UART_IntClock__INDEX EQU 0x02
Debug_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Debug_UART_IntClock__PM_ACT_MSK EQU 0x04
Debug_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Debug_UART_IntClock__PM_STBY_MSK EQU 0x04

/* Power_VDD1 */
Power_VDD1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Power_VDD1__0__MASK EQU 0x04
Power_VDD1__0__PC EQU CYREG_PRT0_PC2
Power_VDD1__0__PORT EQU 0
Power_VDD1__0__SHIFT EQU 2
Power_VDD1__AG EQU CYREG_PRT0_AG
Power_VDD1__AMUX EQU CYREG_PRT0_AMUX
Power_VDD1__BIE EQU CYREG_PRT0_BIE
Power_VDD1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VDD1__BYP EQU CYREG_PRT0_BYP
Power_VDD1__CTL EQU CYREG_PRT0_CTL
Power_VDD1__DM0 EQU CYREG_PRT0_DM0
Power_VDD1__DM1 EQU CYREG_PRT0_DM1
Power_VDD1__DM2 EQU CYREG_PRT0_DM2
Power_VDD1__DR EQU CYREG_PRT0_DR
Power_VDD1__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VDD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VDD1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VDD1__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VDD1__MASK EQU 0x04
Power_VDD1__PORT EQU 0
Power_VDD1__PRT EQU CYREG_PRT0_PRT
Power_VDD1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VDD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VDD1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VDD1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VDD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VDD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VDD1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VDD1__PS EQU CYREG_PRT0_PS
Power_VDD1__SHIFT EQU 2
Power_VDD1__SLW EQU CYREG_PRT0_SLW

/* Power_VDD2 */
Power_VDD2__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Power_VDD2__0__MASK EQU 0x08
Power_VDD2__0__PC EQU CYREG_PRT0_PC3
Power_VDD2__0__PORT EQU 0
Power_VDD2__0__SHIFT EQU 3
Power_VDD2__AG EQU CYREG_PRT0_AG
Power_VDD2__AMUX EQU CYREG_PRT0_AMUX
Power_VDD2__BIE EQU CYREG_PRT0_BIE
Power_VDD2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VDD2__BYP EQU CYREG_PRT0_BYP
Power_VDD2__CTL EQU CYREG_PRT0_CTL
Power_VDD2__DM0 EQU CYREG_PRT0_DM0
Power_VDD2__DM1 EQU CYREG_PRT0_DM1
Power_VDD2__DM2 EQU CYREG_PRT0_DM2
Power_VDD2__DR EQU CYREG_PRT0_DR
Power_VDD2__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VDD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VDD2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VDD2__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VDD2__MASK EQU 0x08
Power_VDD2__PORT EQU 0
Power_VDD2__PRT EQU CYREG_PRT0_PRT
Power_VDD2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VDD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VDD2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VDD2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VDD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VDD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VDD2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VDD2__PS EQU CYREG_PRT0_PS
Power_VDD2__SHIFT EQU 3
Power_VDD2__SLW EQU CYREG_PRT0_SLW

/* UART_Telit */
UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_Telit_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_Telit_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_Telit_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_Telit_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_Telit_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_Telit_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_Telit_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_Telit_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_Telit_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_Telit_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Telit_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_Telit_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Telit_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Telit_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Telit_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_Telit_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_Telit_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_Telit_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_Telit_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Telit_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_Telit_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_Telit_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_Telit_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_Telit_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_Telit_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_Telit_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_Telit_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_Telit_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_Telit_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_Telit_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_Telit_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_Telit_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_Telit_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_Telit_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_Telit_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_Telit_BUART_sRX_RxSts__3__POS EQU 3
UART_Telit_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_Telit_BUART_sRX_RxSts__4__POS EQU 4
UART_Telit_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_Telit_BUART_sRX_RxSts__5__POS EQU 5
UART_Telit_BUART_sRX_RxSts__MASK EQU 0x38
UART_Telit_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_Telit_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_Telit_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_Telit_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_Telit_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_Telit_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_Telit_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
UART_Telit_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_Telit_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_Telit_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_Telit_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_Telit_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_Telit_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_Telit_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_Telit_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_Telit_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_Telit_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_Telit_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_Telit_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_Telit_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Telit_BUART_sTX_TxSts__0__POS EQU 0
UART_Telit_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Telit_BUART_sTX_TxSts__1__POS EQU 1
UART_Telit_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_Telit_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_Telit_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Telit_BUART_sTX_TxSts__2__POS EQU 2
UART_Telit_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Telit_BUART_sTX_TxSts__3__POS EQU 3
UART_Telit_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Telit_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_Telit_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_Telit_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_Telit_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_Telit_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_Telit_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_Telit_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Telit_IntClock__INDEX EQU 0x03
UART_Telit_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Telit_IntClock__PM_ACT_MSK EQU 0x08
UART_Telit_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Telit_IntClock__PM_STBY_MSK EQU 0x08

/* Power_VBAT1 */
Power_VBAT1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Power_VBAT1__0__MASK EQU 0x01
Power_VBAT1__0__PC EQU CYREG_PRT12_PC0
Power_VBAT1__0__PORT EQU 12
Power_VBAT1__0__SHIFT EQU 0
Power_VBAT1__AG EQU CYREG_PRT12_AG
Power_VBAT1__BIE EQU CYREG_PRT12_BIE
Power_VBAT1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Power_VBAT1__BYP EQU CYREG_PRT12_BYP
Power_VBAT1__DM0 EQU CYREG_PRT12_DM0
Power_VBAT1__DM1 EQU CYREG_PRT12_DM1
Power_VBAT1__DM2 EQU CYREG_PRT12_DM2
Power_VBAT1__DR EQU CYREG_PRT12_DR
Power_VBAT1__INP_DIS EQU CYREG_PRT12_INP_DIS
Power_VBAT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Power_VBAT1__MASK EQU 0x01
Power_VBAT1__PORT EQU 12
Power_VBAT1__PRT EQU CYREG_PRT12_PRT
Power_VBAT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Power_VBAT1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Power_VBAT1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Power_VBAT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Power_VBAT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Power_VBAT1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Power_VBAT1__PS EQU CYREG_PRT12_PS
Power_VBAT1__SHIFT EQU 0
Power_VBAT1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Power_VBAT1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Power_VBAT1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Power_VBAT1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Power_VBAT1__SLW EQU CYREG_PRT12_SLW

/* Power_VBAT2 */
Power_VBAT2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Power_VBAT2__0__MASK EQU 0x02
Power_VBAT2__0__PC EQU CYREG_PRT0_PC1
Power_VBAT2__0__PORT EQU 0
Power_VBAT2__0__SHIFT EQU 1
Power_VBAT2__AG EQU CYREG_PRT0_AG
Power_VBAT2__AMUX EQU CYREG_PRT0_AMUX
Power_VBAT2__BIE EQU CYREG_PRT0_BIE
Power_VBAT2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Power_VBAT2__BYP EQU CYREG_PRT0_BYP
Power_VBAT2__CTL EQU CYREG_PRT0_CTL
Power_VBAT2__DM0 EQU CYREG_PRT0_DM0
Power_VBAT2__DM1 EQU CYREG_PRT0_DM1
Power_VBAT2__DM2 EQU CYREG_PRT0_DM2
Power_VBAT2__DR EQU CYREG_PRT0_DR
Power_VBAT2__INP_DIS EQU CYREG_PRT0_INP_DIS
Power_VBAT2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Power_VBAT2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Power_VBAT2__LCD_EN EQU CYREG_PRT0_LCD_EN
Power_VBAT2__MASK EQU 0x02
Power_VBAT2__PORT EQU 0
Power_VBAT2__PRT EQU CYREG_PRT0_PRT
Power_VBAT2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Power_VBAT2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Power_VBAT2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Power_VBAT2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Power_VBAT2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Power_VBAT2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Power_VBAT2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Power_VBAT2__PS EQU CYREG_PRT0_PS
Power_VBAT2__SHIFT EQU 1
Power_VBAT2__SLW EQU CYREG_PRT0_SLW

/* isr_telit_rx */
isr_telit_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_telit_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_telit_rx__INTC_MASK EQU 0x08
isr_telit_rx__INTC_NUMBER EQU 3
isr_telit_rx__INTC_PRIOR_NUM EQU 7
isr_telit_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_telit_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_telit_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Telit_pwr */
Pin_Telit_pwr__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Telit_pwr__0__MASK EQU 0x10
Pin_Telit_pwr__0__PC EQU CYREG_PRT0_PC4
Pin_Telit_pwr__0__PORT EQU 0
Pin_Telit_pwr__0__SHIFT EQU 4
Pin_Telit_pwr__AG EQU CYREG_PRT0_AG
Pin_Telit_pwr__AMUX EQU CYREG_PRT0_AMUX
Pin_Telit_pwr__BIE EQU CYREG_PRT0_BIE
Pin_Telit_pwr__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Telit_pwr__BYP EQU CYREG_PRT0_BYP
Pin_Telit_pwr__CTL EQU CYREG_PRT0_CTL
Pin_Telit_pwr__DM0 EQU CYREG_PRT0_DM0
Pin_Telit_pwr__DM1 EQU CYREG_PRT0_DM1
Pin_Telit_pwr__DM2 EQU CYREG_PRT0_DM2
Pin_Telit_pwr__DR EQU CYREG_PRT0_DR
Pin_Telit_pwr__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Telit_pwr__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Telit_pwr__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Telit_pwr__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Telit_pwr__MASK EQU 0x10
Pin_Telit_pwr__PORT EQU 0
Pin_Telit_pwr__PRT EQU CYREG_PRT0_PRT
Pin_Telit_pwr__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Telit_pwr__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Telit_pwr__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Telit_pwr__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Telit_pwr__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Telit_pwr__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Telit_pwr__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Telit_pwr__PS EQU CYREG_PRT0_PS
Pin_Telit_pwr__SHIFT EQU 4
Pin_Telit_pwr__SLW EQU CYREG_PRT0_SLW

/* SD_Card_Power */
SD_Card_Power__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SD_Card_Power__0__MASK EQU 0x20
SD_Card_Power__0__PC EQU CYREG_PRT2_PC5
SD_Card_Power__0__PORT EQU 2
SD_Card_Power__0__SHIFT EQU 5
SD_Card_Power__AG EQU CYREG_PRT2_AG
SD_Card_Power__AMUX EQU CYREG_PRT2_AMUX
SD_Card_Power__BIE EQU CYREG_PRT2_BIE
SD_Card_Power__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SD_Card_Power__BYP EQU CYREG_PRT2_BYP
SD_Card_Power__CTL EQU CYREG_PRT2_CTL
SD_Card_Power__DM0 EQU CYREG_PRT2_DM0
SD_Card_Power__DM1 EQU CYREG_PRT2_DM1
SD_Card_Power__DM2 EQU CYREG_PRT2_DM2
SD_Card_Power__DR EQU CYREG_PRT2_DR
SD_Card_Power__INP_DIS EQU CYREG_PRT2_INP_DIS
SD_Card_Power__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SD_Card_Power__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SD_Card_Power__LCD_EN EQU CYREG_PRT2_LCD_EN
SD_Card_Power__MASK EQU 0x20
SD_Card_Power__PORT EQU 2
SD_Card_Power__PRT EQU CYREG_PRT2_PRT
SD_Card_Power__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SD_Card_Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SD_Card_Power__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SD_Card_Power__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SD_Card_Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SD_Card_Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SD_Card_Power__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SD_Card_Power__PS EQU CYREG_PRT2_PS
SD_Card_Power__SHIFT EQU 5
SD_Card_Power__SLW EQU CYREG_PRT2_SLW

/* SD_Chip_Detect */
SD_Chip_Detect__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SD_Chip_Detect__0__MASK EQU 0x80
SD_Chip_Detect__0__PC EQU CYREG_PRT2_PC7
SD_Chip_Detect__0__PORT EQU 2
SD_Chip_Detect__0__SHIFT EQU 7
SD_Chip_Detect__AG EQU CYREG_PRT2_AG
SD_Chip_Detect__AMUX EQU CYREG_PRT2_AMUX
SD_Chip_Detect__BIE EQU CYREG_PRT2_BIE
SD_Chip_Detect__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SD_Chip_Detect__BYP EQU CYREG_PRT2_BYP
SD_Chip_Detect__CTL EQU CYREG_PRT2_CTL
SD_Chip_Detect__DM0 EQU CYREG_PRT2_DM0
SD_Chip_Detect__DM1 EQU CYREG_PRT2_DM1
SD_Chip_Detect__DM2 EQU CYREG_PRT2_DM2
SD_Chip_Detect__DR EQU CYREG_PRT2_DR
SD_Chip_Detect__INP_DIS EQU CYREG_PRT2_INP_DIS
SD_Chip_Detect__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SD_Chip_Detect__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SD_Chip_Detect__LCD_EN EQU CYREG_PRT2_LCD_EN
SD_Chip_Detect__MASK EQU 0x80
SD_Chip_Detect__PORT EQU 2
SD_Chip_Detect__PRT EQU CYREG_PRT2_PRT
SD_Chip_Detect__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SD_Chip_Detect__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SD_Chip_Detect__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SD_Chip_Detect__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SD_Chip_Detect__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SD_Chip_Detect__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SD_Chip_Detect__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SD_Chip_Detect__PS EQU CYREG_PRT2_PS
SD_Chip_Detect__SHIFT EQU 7
SD_Chip_Detect__SLW EQU CYREG_PRT2_SLW

/* isr_SleepTimer */
isr_SleepTimer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_SleepTimer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_SleepTimer__INTC_MASK EQU 0x04
isr_SleepTimer__INTC_NUMBER EQU 2
isr_SleepTimer__INTC_PRIOR_NUM EQU 7
isr_SleepTimer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_SleepTimer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_SleepTimer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Level_Sensor_RX */
Level_Sensor_RX__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Level_Sensor_RX__0__MASK EQU 0x01
Level_Sensor_RX__0__PC EQU CYREG_PRT1_PC0
Level_Sensor_RX__0__PORT EQU 1
Level_Sensor_RX__0__SHIFT EQU 0
Level_Sensor_RX__AG EQU CYREG_PRT1_AG
Level_Sensor_RX__AMUX EQU CYREG_PRT1_AMUX
Level_Sensor_RX__BIE EQU CYREG_PRT1_BIE
Level_Sensor_RX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Level_Sensor_RX__BYP EQU CYREG_PRT1_BYP
Level_Sensor_RX__CTL EQU CYREG_PRT1_CTL
Level_Sensor_RX__DM0 EQU CYREG_PRT1_DM0
Level_Sensor_RX__DM1 EQU CYREG_PRT1_DM1
Level_Sensor_RX__DM2 EQU CYREG_PRT1_DM2
Level_Sensor_RX__DR EQU CYREG_PRT1_DR
Level_Sensor_RX__INP_DIS EQU CYREG_PRT1_INP_DIS
Level_Sensor_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Level_Sensor_RX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Level_Sensor_RX__LCD_EN EQU CYREG_PRT1_LCD_EN
Level_Sensor_RX__MASK EQU 0x01
Level_Sensor_RX__PORT EQU 1
Level_Sensor_RX__PRT EQU CYREG_PRT1_PRT
Level_Sensor_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Level_Sensor_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Level_Sensor_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Level_Sensor_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Level_Sensor_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Level_Sensor_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Level_Sensor_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Level_Sensor_RX__PS EQU CYREG_PRT1_PS
Level_Sensor_RX__SHIFT EQU 0
Level_Sensor_RX__SLW EQU CYREG_PRT1_SLW

/* Pin_Telit_ONOFF */
Pin_Telit_ONOFF__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Pin_Telit_ONOFF__0__MASK EQU 0x02
Pin_Telit_ONOFF__0__PC EQU CYREG_IO_PC_PRT15_PC1
Pin_Telit_ONOFF__0__PORT EQU 15
Pin_Telit_ONOFF__0__SHIFT EQU 1
Pin_Telit_ONOFF__AG EQU CYREG_PRT15_AG
Pin_Telit_ONOFF__AMUX EQU CYREG_PRT15_AMUX
Pin_Telit_ONOFF__BIE EQU CYREG_PRT15_BIE
Pin_Telit_ONOFF__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Telit_ONOFF__BYP EQU CYREG_PRT15_BYP
Pin_Telit_ONOFF__CTL EQU CYREG_PRT15_CTL
Pin_Telit_ONOFF__DM0 EQU CYREG_PRT15_DM0
Pin_Telit_ONOFF__DM1 EQU CYREG_PRT15_DM1
Pin_Telit_ONOFF__DM2 EQU CYREG_PRT15_DM2
Pin_Telit_ONOFF__DR EQU CYREG_PRT15_DR
Pin_Telit_ONOFF__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Telit_ONOFF__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Telit_ONOFF__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Telit_ONOFF__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Telit_ONOFF__MASK EQU 0x02
Pin_Telit_ONOFF__PORT EQU 15
Pin_Telit_ONOFF__PRT EQU CYREG_PRT15_PRT
Pin_Telit_ONOFF__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Telit_ONOFF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Telit_ONOFF__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Telit_ONOFF__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Telit_ONOFF__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Telit_ONOFF__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Telit_ONOFF__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Telit_ONOFF__PS EQU CYREG_PRT15_PS
Pin_Telit_ONOFF__SHIFT EQU 1
Pin_Telit_ONOFF__SLW EQU CYREG_PRT15_SLW

/* Pin_Telit_SWRDY */
Pin_Telit_SWRDY__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_Telit_SWRDY__0__MASK EQU 0x01
Pin_Telit_SWRDY__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_Telit_SWRDY__0__PORT EQU 15
Pin_Telit_SWRDY__0__SHIFT EQU 0
Pin_Telit_SWRDY__AG EQU CYREG_PRT15_AG
Pin_Telit_SWRDY__AMUX EQU CYREG_PRT15_AMUX
Pin_Telit_SWRDY__BIE EQU CYREG_PRT15_BIE
Pin_Telit_SWRDY__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Telit_SWRDY__BYP EQU CYREG_PRT15_BYP
Pin_Telit_SWRDY__CTL EQU CYREG_PRT15_CTL
Pin_Telit_SWRDY__DM0 EQU CYREG_PRT15_DM0
Pin_Telit_SWRDY__DM1 EQU CYREG_PRT15_DM1
Pin_Telit_SWRDY__DM2 EQU CYREG_PRT15_DM2
Pin_Telit_SWRDY__DR EQU CYREG_PRT15_DR
Pin_Telit_SWRDY__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Telit_SWRDY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Telit_SWRDY__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Telit_SWRDY__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Telit_SWRDY__MASK EQU 0x01
Pin_Telit_SWRDY__PORT EQU 15
Pin_Telit_SWRDY__PRT EQU CYREG_PRT15_PRT
Pin_Telit_SWRDY__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Telit_SWRDY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Telit_SWRDY__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Telit_SWRDY__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Telit_SWRDY__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Telit_SWRDY__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Telit_SWRDY__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Telit_SWRDY__PS EQU CYREG_PRT15_PS
Pin_Telit_SWRDY__SHIFT EQU 0
Pin_Telit_SWRDY__SLW EQU CYREG_PRT15_SLW

/* Level_Sensor_ISR */
Level_Sensor_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Level_Sensor_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Level_Sensor_ISR__INTC_MASK EQU 0x01
Level_Sensor_ISR__INTC_NUMBER EQU 0
Level_Sensor_ISR__INTC_PRIOR_NUM EQU 7
Level_Sensor_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Level_Sensor_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Level_Sensor_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Telit_ControlReg */
Telit_ControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
Telit_ControlReg_Sync_ctrl_reg__0__POS EQU 0
Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Telit_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Telit_ControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Telit_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Telit_ControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Telit_ControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Telit_ControlReg_Sync_ctrl_reg__MASK EQU 0x01
Telit_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Telit_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Telit_ControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB08_MSK

/* Level_Sensor_UART */
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Level_Sensor_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
Level_Sensor_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Level_Sensor_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
Level_Sensor_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
Level_Sensor_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Level_Sensor_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
Level_Sensor_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
Level_Sensor_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Level_Sensor_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Level_Sensor_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Level_Sensor_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
Level_Sensor_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Level_Sensor_UART_BUART_sRX_RxSts__3__POS EQU 3
Level_Sensor_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Level_Sensor_UART_BUART_sRX_RxSts__4__POS EQU 4
Level_Sensor_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Level_Sensor_UART_BUART_sRX_RxSts__5__POS EQU 5
Level_Sensor_UART_BUART_sRX_RxSts__MASK EQU 0x38
Level_Sensor_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
Level_Sensor_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Level_Sensor_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST

/* Level_Sensor_Power */
Level_Sensor_Power__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Level_Sensor_Power__0__MASK EQU 0x10
Level_Sensor_Power__0__PC EQU CYREG_PRT12_PC4
Level_Sensor_Power__0__PORT EQU 12
Level_Sensor_Power__0__SHIFT EQU 4
Level_Sensor_Power__AG EQU CYREG_PRT12_AG
Level_Sensor_Power__BIE EQU CYREG_PRT12_BIE
Level_Sensor_Power__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Level_Sensor_Power__BYP EQU CYREG_PRT12_BYP
Level_Sensor_Power__DM0 EQU CYREG_PRT12_DM0
Level_Sensor_Power__DM1 EQU CYREG_PRT12_DM1
Level_Sensor_Power__DM2 EQU CYREG_PRT12_DM2
Level_Sensor_Power__DR EQU CYREG_PRT12_DR
Level_Sensor_Power__INP_DIS EQU CYREG_PRT12_INP_DIS
Level_Sensor_Power__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Level_Sensor_Power__MASK EQU 0x10
Level_Sensor_Power__PORT EQU 12
Level_Sensor_Power__PRT EQU CYREG_PRT12_PRT
Level_Sensor_Power__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Level_Sensor_Power__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Level_Sensor_Power__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Level_Sensor_Power__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Level_Sensor_Power__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Level_Sensor_Power__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Level_Sensor_Power__PS EQU CYREG_PRT12_PS
Level_Sensor_Power__SHIFT EQU 4
Level_Sensor_Power__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Level_Sensor_Power__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Level_Sensor_Power__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Level_Sensor_Power__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Level_Sensor_Power__SLW EQU CYREG_PRT12_SLW

/* Battery_Voltage_Enable */
Battery_Voltage_Enable__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Battery_Voltage_Enable__0__MASK EQU 0x02
Battery_Voltage_Enable__0__PC EQU CYREG_PRT12_PC1
Battery_Voltage_Enable__0__PORT EQU 12
Battery_Voltage_Enable__0__SHIFT EQU 1
Battery_Voltage_Enable__AG EQU CYREG_PRT12_AG
Battery_Voltage_Enable__BIE EQU CYREG_PRT12_BIE
Battery_Voltage_Enable__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Battery_Voltage_Enable__BYP EQU CYREG_PRT12_BYP
Battery_Voltage_Enable__DM0 EQU CYREG_PRT12_DM0
Battery_Voltage_Enable__DM1 EQU CYREG_PRT12_DM1
Battery_Voltage_Enable__DM2 EQU CYREG_PRT12_DM2
Battery_Voltage_Enable__DR EQU CYREG_PRT12_DR
Battery_Voltage_Enable__INP_DIS EQU CYREG_PRT12_INP_DIS
Battery_Voltage_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Battery_Voltage_Enable__MASK EQU 0x02
Battery_Voltage_Enable__PORT EQU 12
Battery_Voltage_Enable__PRT EQU CYREG_PRT12_PRT
Battery_Voltage_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Battery_Voltage_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Battery_Voltage_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Battery_Voltage_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Battery_Voltage_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Battery_Voltage_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Battery_Voltage_Enable__PS EQU CYREG_PRT12_PS
Battery_Voltage_Enable__SHIFT EQU 1
Battery_Voltage_Enable__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Battery_Voltage_Enable__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Battery_Voltage_Enable__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Battery_Voltage_Enable__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Battery_Voltage_Enable__SLW EQU CYREG_PRT12_SLW

/* Pressure_Voltage_Enable */
Pressure_Voltage_Enable__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pressure_Voltage_Enable__0__MASK EQU 0x08
Pressure_Voltage_Enable__0__PC EQU CYREG_PRT3_PC3
Pressure_Voltage_Enable__0__PORT EQU 3
Pressure_Voltage_Enable__0__SHIFT EQU 3
Pressure_Voltage_Enable__AG EQU CYREG_PRT3_AG
Pressure_Voltage_Enable__AMUX EQU CYREG_PRT3_AMUX
Pressure_Voltage_Enable__BIE EQU CYREG_PRT3_BIE
Pressure_Voltage_Enable__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pressure_Voltage_Enable__BYP EQU CYREG_PRT3_BYP
Pressure_Voltage_Enable__CTL EQU CYREG_PRT3_CTL
Pressure_Voltage_Enable__DM0 EQU CYREG_PRT3_DM0
Pressure_Voltage_Enable__DM1 EQU CYREG_PRT3_DM1
Pressure_Voltage_Enable__DM2 EQU CYREG_PRT3_DM2
Pressure_Voltage_Enable__DR EQU CYREG_PRT3_DR
Pressure_Voltage_Enable__INP_DIS EQU CYREG_PRT3_INP_DIS
Pressure_Voltage_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pressure_Voltage_Enable__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pressure_Voltage_Enable__LCD_EN EQU CYREG_PRT3_LCD_EN
Pressure_Voltage_Enable__MASK EQU 0x08
Pressure_Voltage_Enable__PORT EQU 3
Pressure_Voltage_Enable__PRT EQU CYREG_PRT3_PRT
Pressure_Voltage_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pressure_Voltage_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pressure_Voltage_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pressure_Voltage_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pressure_Voltage_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pressure_Voltage_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pressure_Voltage_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pressure_Voltage_Enable__PS EQU CYREG_PRT3_PS
Pressure_Voltage_Enable__SHIFT EQU 3
Pressure_Voltage_Enable__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
autoVrefComparator_0__CLK EQU CYREG_CMP0_CLK
autoVrefComparator_0__CMP_MASK EQU 0x01
autoVrefComparator_0__CMP_NUMBER EQU 0
autoVrefComparator_0__CR EQU CYREG_CMP0_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT0_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x01
autoVrefComparator_0__LUT__MSK_SHIFT EQU 0
autoVrefComparator_0__LUT__MX EQU CYREG_LUT0_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x01
autoVrefComparator_0__LUT__SR_SHIFT EQU 0
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x01
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x01
autoVrefComparator_0__SW0 EQU CYREG_CMP0_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP0_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP0_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP0_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP0_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP0_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP0_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x01
autoVrefComparator_0__WRK_SHIFT EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x4000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000009
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
