INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/cf_math_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/apb_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/axi_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/package/base_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/package/tb_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/demux.sv" into library work
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_tx.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/err_gen.sv" into library work
INFO: [VRFC 10-311] analyzing module err_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_top.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux_simple.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_demux_simple
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux_id_counters.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_demux_id_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/spill_register_flushable.sv" into library work
INFO: [VRFC 10-311] analyzing module spill_register_flushable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/delta_counter.sv" into library work
INFO: [VRFC 10-311] analyzing module delta_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_to_axi_lite.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_to_axi_lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_reg_if.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_reg_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/apb_to_simple_if.sv" into library work
INFO: [VRFC 10-311] analyzing module apb_to_simple_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/onehot_to_bin.sv" into library work
INFO: [VRFC 10-311] analyzing module onehot_to_bin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/gray_to_bin.sv" into library work
INFO: [VRFC 10-311] analyzing module gray_to_bin
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_burst_splitter_counters.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_burst_splitter_counters
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_atop_filter.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_atop_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/edge_detector.sv" into library work
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/mem.sv" into library work
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_demux.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/stream_register.sv" into library work
INFO: [VRFC 10-311] analyzing module stream_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/apb_wrapper.sv" into library work
INFO: [VRFC 10-311] analyzing module apb_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/rr_arb_tree.sv" into library work
INFO: [VRFC 10-311] analyzing module rr_arb_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/register_dual_flop.sv" into library work
INFO: [VRFC 10-311] analyzing module register_dual_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/register.sv" into library work
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/cdc_fifo.sv" into library work
INFO: [VRFC 10-311] analyzing module cdc_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/dff.sv" into library work
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/lzc.sv" into library work
INFO: [VRFC 10-311] analyzing module lzc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/apb_fsm.sv" into library work
INFO: [VRFC 10-311] analyzing module apb_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_burst_splitter.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_burst_splitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/uart_rx.sv" into library work
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/fifo_v3.sv" into library work
INFO: [VRFC 10-311] analyzing module fifo_v3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/id_queue.sv" into library work
INFO: [VRFC 10-311] analyzing module id_queue
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_err_slv.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_err_slv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/spill_register.sv" into library work
INFO: [VRFC 10-311] analyzing module spill_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/bin_to_gray.sv" into library work
INFO: [VRFC 10-311] analyzing module bin_to_gray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/decoder.sv" into library work
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/clk_div.sv" into library work
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_to_axi_lite_id_reflect.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_to_axi_lite_id_reflect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/mux.sv" into library work
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/counter.sv" into library work
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_burst_splitter_ax_chan.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_burst_splitter_ax_chan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/sub/uvm_practice/design/axi_to_simple_if.sv" into library work
INFO: [VRFC 10-311] analyzing module axi_to_simple_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/tb_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/axi_intf.sv" into library work
WARNING: [VRFC 10-3824] variable 'wid' must explicitly be declared as automatic or static [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/axi_intf.sv:29]
WARNING: [VRFC 10-3824] variable 'rid' must explicitly be declared as automatic or static [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/axi_intf.sv:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/interfaces/uart_intf.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/tb_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/uart_tx_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/uart_rx_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/reg_req_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/seq_items/reg_rsp_seq_item.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/sequences/apply_reset_sequence.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/sequences/send_rx_sequence.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/sequences/send_axi_sequence.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_sequencer.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_driver.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_monitor.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/tb/tb_agent.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_monitor.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_sequencer.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_driver.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/uart/uart_agent.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/axi/axi_monitor.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/axi/axi_sequencer.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/axi/axi_driver.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/components/axi/axi_agent.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/environments/simple_env.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/testcases/base_test.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/testcases/parity_check_test.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/testcases/stopbit_check_test.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/uvm_tb_top.sv" into library work
INFO: [VRFC 10-311] analyzing module uvm_tb_top
WARNING: [VRFC 10-3824] variable 'testname' must explicitly be declared as automatic or static [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/uvm_tb_top.sv:45]
WARNING: [VRFC 10-3824] variable 'clk_freq_MHz' must explicitly be declared as automatic or static [/home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/uvm_tb_top.sv:46]
