
zad8abc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c0c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08002d94  08002d94  00012d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002dd4  08002dd4  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08002dd4  08002dd4  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002dd4  08002dd4  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dd4  08002dd4  00012dd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002dd8  08002dd8  00012dd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08002ddc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  20000008  08002de4  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08002de4  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b9a  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001a7c  00000000  00000000  00028bd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000950  00000000  00000000  0002a650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000868  00000000  00000000  0002afa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018564  00000000  00000000  0002b808  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000660e  00000000  00000000  00043d6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000843a9  00000000  00000000  0004a37a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ce723  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002614  00000000  00000000  000ce7a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002d7c 	.word	0x08002d7c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08002d7c 	.word	0x08002d7c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
 80001e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e6:	f023 020f 	bic.w	r2, r3, #15
 80001ea:	683b      	ldr	r3, [r7, #0]
 80001ec:	431a      	orrs	r2, r3
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr

080001fe <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80001fe:	b480      	push	{r7}
 8000200:	b083      	sub	sp, #12
 8000202:	af00      	add	r7, sp, #0
 8000204:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	689b      	ldr	r3, [r3, #8]
 800020a:	f003 0301 	and.w	r3, r3, #1
 800020e:	2b01      	cmp	r3, #1
 8000210:	bf0c      	ite	eq
 8000212:	2301      	moveq	r3, #1
 8000214:	2300      	movne	r3, #0
 8000216:	b2db      	uxtb	r3, r3
}
 8000218:	4618      	mov	r0, r3
 800021a:	370c      	adds	r7, #12
 800021c:	46bd      	mov	sp, r7
 800021e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000222:	4770      	bx	lr

08000224 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8000224:	b590      	push	{r4, r7, lr}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800022e:	2300      	movs	r3, #0
 8000230:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 8000232:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000236:	f7ff ffe2 	bl	80001fe <LL_ADC_IsEnabled>
 800023a:	4604      	mov	r4, r0
 800023c:	4817      	ldr	r0, [pc, #92]	; (800029c <LL_ADC_CommonInit+0x78>)
 800023e:	f7ff ffde 	bl	80001fe <LL_ADC_IsEnabled>
 8000242:	4603      	mov	r3, r0
 8000244:	4323      	orrs	r3, r4
 8000246:	2b00      	cmp	r3, #0
 8000248:	d120      	bne.n	800028c <LL_ADC_CommonInit+0x68>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	685b      	ldr	r3, [r3, #4]
 800024e:	2b00      	cmp	r3, #0
 8000250:	d012      	beq.n	8000278 <LL_ADC_CommonInit+0x54>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	689a      	ldr	r2, [r3, #8]
 8000256:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <LL_ADC_CommonInit+0x7c>)
 8000258:	4013      	ands	r3, r2
 800025a:	683a      	ldr	r2, [r7, #0]
 800025c:	6811      	ldr	r1, [r2, #0]
 800025e:	683a      	ldr	r2, [r7, #0]
 8000260:	6852      	ldr	r2, [r2, #4]
 8000262:	4311      	orrs	r1, r2
 8000264:	683a      	ldr	r2, [r7, #0]
 8000266:	6892      	ldr	r2, [r2, #8]
 8000268:	4311      	orrs	r1, r2
 800026a:	683a      	ldr	r2, [r7, #0]
 800026c:	68d2      	ldr	r2, [r2, #12]
 800026e:	430a      	orrs	r2, r1
 8000270:	431a      	orrs	r2, r3
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	609a      	str	r2, [r3, #8]
 8000276:	e00b      	b.n	8000290 <LL_ADC_CommonInit+0x6c>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	689a      	ldr	r2, [r3, #8]
 800027c:	4b08      	ldr	r3, [pc, #32]	; (80002a0 <LL_ADC_CommonInit+0x7c>)
 800027e:	4013      	ands	r3, r2
 8000280:	683a      	ldr	r2, [r7, #0]
 8000282:	6812      	ldr	r2, [r2, #0]
 8000284:	431a      	orrs	r2, r3
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	609a      	str	r2, [r3, #8]
 800028a:	e001      	b.n	8000290 <LL_ADC_CommonInit+0x6c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800028c:	2301      	movs	r3, #1
 800028e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8000290:	7bfb      	ldrb	r3, [r7, #15]
}
 8000292:	4618      	mov	r0, r3
 8000294:	3714      	adds	r7, #20
 8000296:	46bd      	mov	sp, r7
 8000298:	bd90      	pop	{r4, r7, pc}
 800029a:	bf00      	nop
 800029c:	50000100 	.word	0x50000100
 80002a0:	fffc30e0 	.word	0xfffc30e0

080002a4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b084      	sub	sp, #16
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
 80002ac:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80002ae:	2300      	movs	r3, #0
 80002b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80002b2:	6878      	ldr	r0, [r7, #4]
 80002b4:	f7ff ffa3 	bl	80001fe <LL_ADC_IsEnabled>
 80002b8:	4603      	mov	r3, r0
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d111      	bne.n	80002e2 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	68db      	ldr	r3, [r3, #12]
 80002c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80002c6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80002ca:	683a      	ldr	r2, [r7, #0]
 80002cc:	6811      	ldr	r1, [r2, #0]
 80002ce:	683a      	ldr	r2, [r7, #0]
 80002d0:	6852      	ldr	r2, [r2, #4]
 80002d2:	4311      	orrs	r1, r2
 80002d4:	683a      	ldr	r2, [r7, #0]
 80002d6:	6892      	ldr	r2, [r2, #8]
 80002d8:	430a      	orrs	r2, r1
 80002da:	431a      	orrs	r2, r3
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	60da      	str	r2, [r3, #12]
 80002e0:	e001      	b.n	80002e6 <LL_ADC_Init+0x42>
    
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80002e2:	2301      	movs	r3, #1
 80002e4:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80002e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	3710      	adds	r7, #16
 80002ec:	46bd      	mov	sp, r7
 80002ee:	bd80      	pop	{r7, pc}

080002f0 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80002fa:	2300      	movs	r3, #0
 80002fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 80002fe:	6878      	ldr	r0, [r7, #4]
 8000300:	f7ff ff7d 	bl	80001fe <LL_ADC_IsEnabled>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d132      	bne.n	8000370 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800030a:	683b      	ldr	r3, [r7, #0]
 800030c:	685b      	ldr	r3, [r3, #4]
 800030e:	2b00      	cmp	r3, #0
 8000310:	d015      	beq.n	800033e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	68da      	ldr	r2, [r3, #12]
 8000316:	4b1a      	ldr	r3, [pc, #104]	; (8000380 <LL_ADC_REG_Init+0x90>)
 8000318:	4013      	ands	r3, r2
 800031a:	683a      	ldr	r2, [r7, #0]
 800031c:	6811      	ldr	r1, [r2, #0]
 800031e:	683a      	ldr	r2, [r7, #0]
 8000320:	6892      	ldr	r2, [r2, #8]
 8000322:	4311      	orrs	r1, r2
 8000324:	683a      	ldr	r2, [r7, #0]
 8000326:	68d2      	ldr	r2, [r2, #12]
 8000328:	4311      	orrs	r1, r2
 800032a:	683a      	ldr	r2, [r7, #0]
 800032c:	6912      	ldr	r2, [r2, #16]
 800032e:	4311      	orrs	r1, r2
 8000330:	683a      	ldr	r2, [r7, #0]
 8000332:	6952      	ldr	r2, [r2, #20]
 8000334:	430a      	orrs	r2, r1
 8000336:	431a      	orrs	r2, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	60da      	str	r2, [r3, #12]
 800033c:	e011      	b.n	8000362 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	68da      	ldr	r2, [r3, #12]
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <LL_ADC_REG_Init+0x90>)
 8000344:	4013      	ands	r3, r2
 8000346:	683a      	ldr	r2, [r7, #0]
 8000348:	6811      	ldr	r1, [r2, #0]
 800034a:	683a      	ldr	r2, [r7, #0]
 800034c:	68d2      	ldr	r2, [r2, #12]
 800034e:	4311      	orrs	r1, r2
 8000350:	683a      	ldr	r2, [r7, #0]
 8000352:	6912      	ldr	r2, [r2, #16]
 8000354:	4311      	orrs	r1, r2
 8000356:	683a      	ldr	r2, [r7, #0]
 8000358:	6952      	ldr	r2, [r2, #20]
 800035a:	430a      	orrs	r2, r1
 800035c:	431a      	orrs	r2, r3
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }
    
    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	4619      	mov	r1, r3
 8000368:	6878      	ldr	r0, [r7, #4]
 800036a:	f7ff ff35 	bl	80001d8 <LL_ADC_REG_SetSequencerLength>
 800036e:	e001      	b.n	8000374 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8000370:	2301      	movs	r3, #1
 8000372:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8000374:	7bfb      	ldrb	r3, [r7, #15]
}
 8000376:	4618      	mov	r0, r3
 8000378:	3710      	adds	r7, #16
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	fff0c03c 	.word	0xfff0c03c

08000384 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000384:	b480      	push	{r7}
 8000386:	b089      	sub	sp, #36	; 0x24
 8000388:	af00      	add	r7, sp, #0
 800038a:	60f8      	str	r0, [r7, #12]
 800038c:	60b9      	str	r1, [r7, #8]
 800038e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	681a      	ldr	r2, [r3, #0]
 8000394:	68bb      	ldr	r3, [r7, #8]
 8000396:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000398:	697b      	ldr	r3, [r7, #20]
 800039a:	fa93 f3a3 	rbit	r3, r3
 800039e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80003a0:	693b      	ldr	r3, [r7, #16]
 80003a2:	fab3 f383 	clz	r3, r3
 80003a6:	005b      	lsls	r3, r3, #1
 80003a8:	2103      	movs	r1, #3
 80003aa:	fa01 f303 	lsl.w	r3, r1, r3
 80003ae:	43db      	mvns	r3, r3
 80003b0:	401a      	ands	r2, r3
 80003b2:	68bb      	ldr	r3, [r7, #8]
 80003b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003b6:	69fb      	ldr	r3, [r7, #28]
 80003b8:	fa93 f3a3 	rbit	r3, r3
 80003bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80003be:	69bb      	ldr	r3, [r7, #24]
 80003c0:	fab3 f383 	clz	r3, r3
 80003c4:	005b      	lsls	r3, r3, #1
 80003c6:	6879      	ldr	r1, [r7, #4]
 80003c8:	fa01 f303 	lsl.w	r3, r1, r3
 80003cc:	431a      	orrs	r2, r3
 80003ce:	68fb      	ldr	r3, [r7, #12]
 80003d0:	601a      	str	r2, [r3, #0]
}
 80003d2:	bf00      	nop
 80003d4:	3724      	adds	r7, #36	; 0x24
 80003d6:	46bd      	mov	sp, r7
 80003d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003dc:	4770      	bx	lr

080003de <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80003de:	b480      	push	{r7}
 80003e0:	b085      	sub	sp, #20
 80003e2:	af00      	add	r7, sp, #0
 80003e4:	60f8      	str	r0, [r7, #12]
 80003e6:	60b9      	str	r1, [r7, #8]
 80003e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80003ea:	68fb      	ldr	r3, [r7, #12]
 80003ec:	685a      	ldr	r2, [r3, #4]
 80003ee:	68bb      	ldr	r3, [r7, #8]
 80003f0:	43db      	mvns	r3, r3
 80003f2:	401a      	ands	r2, r3
 80003f4:	68bb      	ldr	r3, [r7, #8]
 80003f6:	6879      	ldr	r1, [r7, #4]
 80003f8:	fb01 f303 	mul.w	r3, r1, r3
 80003fc:	431a      	orrs	r2, r3
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	605a      	str	r2, [r3, #4]
}
 8000402:	bf00      	nop
 8000404:	3714      	adds	r7, #20
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr

0800040e <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800040e:	b480      	push	{r7}
 8000410:	b089      	sub	sp, #36	; 0x24
 8000412:	af00      	add	r7, sp, #0
 8000414:	60f8      	str	r0, [r7, #12]
 8000416:	60b9      	str	r1, [r7, #8]
 8000418:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800041a:	68fb      	ldr	r3, [r7, #12]
 800041c:	689a      	ldr	r2, [r3, #8]
 800041e:	68bb      	ldr	r3, [r7, #8]
 8000420:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000422:	697b      	ldr	r3, [r7, #20]
 8000424:	fa93 f3a3 	rbit	r3, r3
 8000428:	613b      	str	r3, [r7, #16]
  return(result);
 800042a:	693b      	ldr	r3, [r7, #16]
 800042c:	fab3 f383 	clz	r3, r3
 8000430:	005b      	lsls	r3, r3, #1
 8000432:	2103      	movs	r1, #3
 8000434:	fa01 f303 	lsl.w	r3, r1, r3
 8000438:	43db      	mvns	r3, r3
 800043a:	401a      	ands	r2, r3
 800043c:	68bb      	ldr	r3, [r7, #8]
 800043e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000440:	69fb      	ldr	r3, [r7, #28]
 8000442:	fa93 f3a3 	rbit	r3, r3
 8000446:	61bb      	str	r3, [r7, #24]
  return(result);
 8000448:	69bb      	ldr	r3, [r7, #24]
 800044a:	fab3 f383 	clz	r3, r3
 800044e:	005b      	lsls	r3, r3, #1
 8000450:	6879      	ldr	r1, [r7, #4]
 8000452:	fa01 f303 	lsl.w	r3, r1, r3
 8000456:	431a      	orrs	r2, r3
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800045c:	bf00      	nop
 800045e:	3724      	adds	r7, #36	; 0x24
 8000460:	46bd      	mov	sp, r7
 8000462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000466:	4770      	bx	lr

08000468 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000468:	b480      	push	{r7}
 800046a:	b089      	sub	sp, #36	; 0x24
 800046c:	af00      	add	r7, sp, #0
 800046e:	60f8      	str	r0, [r7, #12]
 8000470:	60b9      	str	r1, [r7, #8]
 8000472:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000474:	68fb      	ldr	r3, [r7, #12]
 8000476:	68da      	ldr	r2, [r3, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	fa93 f3a3 	rbit	r3, r3
 8000482:	613b      	str	r3, [r7, #16]
  return(result);
 8000484:	693b      	ldr	r3, [r7, #16]
 8000486:	fab3 f383 	clz	r3, r3
 800048a:	005b      	lsls	r3, r3, #1
 800048c:	2103      	movs	r1, #3
 800048e:	fa01 f303 	lsl.w	r3, r1, r3
 8000492:	43db      	mvns	r3, r3
 8000494:	401a      	ands	r2, r3
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800049a:	69fb      	ldr	r3, [r7, #28]
 800049c:	fa93 f3a3 	rbit	r3, r3
 80004a0:	61bb      	str	r3, [r7, #24]
  return(result);
 80004a2:	69bb      	ldr	r3, [r7, #24]
 80004a4:	fab3 f383 	clz	r3, r3
 80004a8:	005b      	lsls	r3, r3, #1
 80004aa:	6879      	ldr	r1, [r7, #4]
 80004ac:	fa01 f303 	lsl.w	r3, r1, r3
 80004b0:	431a      	orrs	r2, r3
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	60da      	str	r2, [r3, #12]
}
 80004b6:	bf00      	nop
 80004b8:	3724      	adds	r7, #36	; 0x24
 80004ba:	46bd      	mov	sp, r7
 80004bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c0:	4770      	bx	lr

080004c2 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80004c2:	b480      	push	{r7}
 80004c4:	b089      	sub	sp, #36	; 0x24
 80004c6:	af00      	add	r7, sp, #0
 80004c8:	60f8      	str	r0, [r7, #12]
 80004ca:	60b9      	str	r1, [r7, #8]
 80004cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	6a1a      	ldr	r2, [r3, #32]
 80004d2:	68bb      	ldr	r3, [r7, #8]
 80004d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004d6:	697b      	ldr	r3, [r7, #20]
 80004d8:	fa93 f3a3 	rbit	r3, r3
 80004dc:	613b      	str	r3, [r7, #16]
  return(result);
 80004de:	693b      	ldr	r3, [r7, #16]
 80004e0:	fab3 f383 	clz	r3, r3
 80004e4:	009b      	lsls	r3, r3, #2
 80004e6:	210f      	movs	r1, #15
 80004e8:	fa01 f303 	lsl.w	r3, r1, r3
 80004ec:	43db      	mvns	r3, r3
 80004ee:	401a      	ands	r2, r3
 80004f0:	68bb      	ldr	r3, [r7, #8]
 80004f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004f4:	69fb      	ldr	r3, [r7, #28]
 80004f6:	fa93 f3a3 	rbit	r3, r3
 80004fa:	61bb      	str	r3, [r7, #24]
  return(result);
 80004fc:	69bb      	ldr	r3, [r7, #24]
 80004fe:	fab3 f383 	clz	r3, r3
 8000502:	009b      	lsls	r3, r3, #2
 8000504:	6879      	ldr	r1, [r7, #4]
 8000506:	fa01 f303 	lsl.w	r3, r1, r3
 800050a:	431a      	orrs	r2, r3
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000510:	bf00      	nop
 8000512:	3724      	adds	r7, #36	; 0x24
 8000514:	46bd      	mov	sp, r7
 8000516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051a:	4770      	bx	lr

0800051c <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800051c:	b480      	push	{r7}
 800051e:	b089      	sub	sp, #36	; 0x24
 8000520:	af00      	add	r7, sp, #0
 8000522:	60f8      	str	r0, [r7, #12]
 8000524:	60b9      	str	r1, [r7, #8]
 8000526:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	0a1b      	lsrs	r3, r3, #8
 8000530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	fa93 f3a3 	rbit	r3, r3
 8000538:	613b      	str	r3, [r7, #16]
  return(result);
 800053a:	693b      	ldr	r3, [r7, #16]
 800053c:	fab3 f383 	clz	r3, r3
 8000540:	009b      	lsls	r3, r3, #2
 8000542:	210f      	movs	r1, #15
 8000544:	fa01 f303 	lsl.w	r3, r1, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	401a      	ands	r2, r3
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	0a1b      	lsrs	r3, r3, #8
 8000550:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000552:	69fb      	ldr	r3, [r7, #28]
 8000554:	fa93 f3a3 	rbit	r3, r3
 8000558:	61bb      	str	r3, [r7, #24]
  return(result);
 800055a:	69bb      	ldr	r3, [r7, #24]
 800055c:	fab3 f383 	clz	r3, r3
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	6879      	ldr	r1, [r7, #4]
 8000564:	fa01 f303 	lsl.w	r3, r1, r3
 8000568:	431a      	orrs	r2, r3
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800056e:	bf00      	nop
 8000570:	3724      	adds	r7, #36	; 0x24
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	b088      	sub	sp, #32
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
 8000582:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000584:	2300      	movs	r3, #0
 8000586:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000588:	2300      	movs	r3, #0
 800058a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	fa93 f3a3 	rbit	r3, r3
 8000598:	613b      	str	r3, [r7, #16]
  return(result);
 800059a:	693b      	ldr	r3, [r7, #16]
 800059c:	fab3 f383 	clz	r3, r3
 80005a0:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80005a2:	e048      	b.n	8000636 <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	2101      	movs	r1, #1
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	fa01 f303 	lsl.w	r3, r1, r3
 80005b0:	4013      	ands	r3, r2
 80005b2:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 80005b4:	69bb      	ldr	r3, [r7, #24]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d03a      	beq.n	8000630 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	461a      	mov	r2, r3
 80005c0:	69b9      	ldr	r1, [r7, #24]
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f7ff fede 	bl	8000384 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d003      	beq.n	80005d8 <LL_GPIO_Init+0x5e>
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	685b      	ldr	r3, [r3, #4]
 80005d4:	2b02      	cmp	r3, #2
 80005d6:	d106      	bne.n	80005e6 <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	689b      	ldr	r3, [r3, #8]
 80005dc:	461a      	mov	r2, r3
 80005de:	69b9      	ldr	r1, [r7, #24]
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f7ff ff14 	bl	800040e <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	691b      	ldr	r3, [r3, #16]
 80005ea:	461a      	mov	r2, r3
 80005ec:	69b9      	ldr	r1, [r7, #24]
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f7ff ff3a 	bl	8000468 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	685b      	ldr	r3, [r3, #4]
 80005f8:	2b02      	cmp	r3, #2
 80005fa:	d119      	bne.n	8000630 <LL_GPIO_Init+0xb6>
 80005fc:	69bb      	ldr	r3, [r7, #24]
 80005fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	fa93 f3a3 	rbit	r3, r3
 8000606:	60bb      	str	r3, [r7, #8]
  return(result);
 8000608:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800060a:	fab3 f383 	clz	r3, r3
 800060e:	2b07      	cmp	r3, #7
 8000610:	d807      	bhi.n	8000622 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	695b      	ldr	r3, [r3, #20]
 8000616:	461a      	mov	r2, r3
 8000618:	69b9      	ldr	r1, [r7, #24]
 800061a:	6878      	ldr	r0, [r7, #4]
 800061c:	f7ff ff51 	bl	80004c2 <LL_GPIO_SetAFPin_0_7>
 8000620:	e006      	b.n	8000630 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	695b      	ldr	r3, [r3, #20]
 8000626:	461a      	mov	r2, r3
 8000628:	69b9      	ldr	r1, [r7, #24]
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f7ff ff76 	bl	800051c <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000630:	69fb      	ldr	r3, [r7, #28]
 8000632:	3301      	adds	r3, #1
 8000634:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	681a      	ldr	r2, [r3, #0]
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	fa22 f303 	lsr.w	r3, r2, r3
 8000640:	2b00      	cmp	r3, #0
 8000642:	d1af      	bne.n	80005a4 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d003      	beq.n	8000654 <LL_GPIO_Init+0xda>
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	685b      	ldr	r3, [r3, #4]
 8000650:	2b02      	cmp	r3, #2
 8000652:	d107      	bne.n	8000664 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	6819      	ldr	r1, [r3, #0]
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	461a      	mov	r2, r3
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f7ff febd 	bl	80003de <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000664:	2300      	movs	r3, #0
}
 8000666:	4618      	mov	r0, r3
 8000668:	3720      	adds	r7, #32
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000674:	4b06      	ldr	r3, [pc, #24]	; (8000690 <LL_RCC_HSI_IsReady+0x20>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f003 0302 	and.w	r3, r3, #2
 800067c:	2b02      	cmp	r3, #2
 800067e:	bf0c      	ite	eq
 8000680:	2301      	moveq	r3, #1
 8000682:	2300      	movne	r3, #0
 8000684:	b2db      	uxtb	r3, r3
}
 8000686:	4618      	mov	r0, r3
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr
 8000690:	40021000 	.word	0x40021000

08000694 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000694:	b480      	push	{r7}
 8000696:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <LL_RCC_LSE_IsReady+0x20>)
 800069a:	6a1b      	ldr	r3, [r3, #32]
 800069c:	f003 0302 	and.w	r3, r3, #2
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	bf0c      	ite	eq
 80006a4:	2301      	moveq	r3, #1
 80006a6:	2300      	movne	r3, #0
 80006a8:	b2db      	uxtb	r3, r3
}
 80006aa:	4618      	mov	r0, r3
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	40021000 	.word	0x40021000

080006b8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80006bc:	4b04      	ldr	r3, [pc, #16]	; (80006d0 <LL_RCC_GetSysClkSource+0x18>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	f003 030c 	and.w	r3, r3, #12
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	40021000 	.word	0x40021000

080006d4 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80006d8:	4b04      	ldr	r3, [pc, #16]	; (80006ec <LL_RCC_GetAHBPrescaler+0x18>)
 80006da:	685b      	ldr	r3, [r3, #4]
 80006dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	40021000 	.word	0x40021000

080006f0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80006f4:	4b04      	ldr	r3, [pc, #16]	; (8000708 <LL_RCC_GetAPB1Prescaler+0x18>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	46bd      	mov	sp, r7
 8000700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	40021000 	.word	0x40021000

0800070c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000710:	4b04      	ldr	r3, [pc, #16]	; (8000724 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000718:	4618      	mov	r0, r3
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	40021000 	.word	0x40021000

08000728 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000730:	4b07      	ldr	r3, [pc, #28]	; (8000750 <LL_RCC_GetUSARTClockSource+0x28>)
 8000732:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000734:	2103      	movs	r1, #3
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	fa01 f303 	lsl.w	r3, r1, r3
 800073c:	401a      	ands	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	061b      	lsls	r3, r3, #24
 8000742:	4313      	orrs	r3, r2
}
 8000744:	4618      	mov	r0, r3
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	40021000 	.word	0x40021000

08000754 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000758:	4b04      	ldr	r3, [pc, #16]	; (800076c <LL_RCC_PLL_GetMainSource+0x18>)
 800075a:	685b      	ldr	r3, [r3, #4]
 800075c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000760:	4618      	mov	r0, r3
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40021000 	.word	0x40021000

08000770 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000774:	4b04      	ldr	r3, [pc, #16]	; (8000788 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 800077c:	4618      	mov	r0, r3
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
 8000786:	bf00      	nop
 8000788:	40021000 	.word	0x40021000

0800078c <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000790:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <LL_RCC_PLL_GetPrediv+0x18>)
 8000792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000794:	f003 030f 	and.w	r3, r3, #15
}
 8000798:	4618      	mov	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	40021000 	.word	0x40021000

080007a8 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80007b0:	f000 f860 	bl	8000874 <RCC_GetSystemClockFreq>
 80007b4:	4602      	mov	r2, r0
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 f87a 	bl	80008b8 <RCC_GetHCLKClockFreq>
 80007c4:	4602      	mov	r2, r0
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	4618      	mov	r0, r3
 80007d0:	f000 f888 	bl	80008e4 <RCC_GetPCLK1ClockFreq>
 80007d4:	4602      	mov	r2, r0
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	685b      	ldr	r3, [r3, #4]
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 f894 	bl	800090c <RCC_GetPCLK2ClockFreq>
 80007e4:	4602      	mov	r2, r0
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	60da      	str	r2, [r3, #12]
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d12a      	bne.n	800085c <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8000806:	6878      	ldr	r0, [r7, #4]
 8000808:	f7ff ff8e 	bl	8000728 <LL_RCC_GetUSARTClockSource>
 800080c:	4603      	mov	r3, r0
 800080e:	2b02      	cmp	r3, #2
 8000810:	d00f      	beq.n	8000832 <LL_RCC_GetUSARTClockFreq+0x3e>
 8000812:	2b03      	cmp	r3, #3
 8000814:	d005      	beq.n	8000822 <LL_RCC_GetUSARTClockFreq+0x2e>
 8000816:	2b01      	cmp	r3, #1
 8000818:	d114      	bne.n	8000844 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800081a:	f000 f82b 	bl	8000874 <RCC_GetSystemClockFreq>
 800081e:	60f8      	str	r0, [r7, #12]
        break;
 8000820:	e021      	b.n	8000866 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8000822:	f7ff ff25 	bl	8000670 <LL_RCC_HSI_IsReady>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d019      	beq.n	8000860 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 800082c:	4b10      	ldr	r3, [pc, #64]	; (8000870 <LL_RCC_GetUSARTClockFreq+0x7c>)
 800082e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000830:	e016      	b.n	8000860 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8000832:	f7ff ff2f 	bl	8000694 <LL_RCC_LSE_IsReady>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d013      	beq.n	8000864 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 800083c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000840:	60fb      	str	r3, [r7, #12]
        }
        break;
 8000842:	e00f      	b.n	8000864 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8000844:	f000 f816 	bl	8000874 <RCC_GetSystemClockFreq>
 8000848:	4603      	mov	r3, r0
 800084a:	4618      	mov	r0, r3
 800084c:	f000 f834 	bl	80008b8 <RCC_GetHCLKClockFreq>
 8000850:	4603      	mov	r3, r0
 8000852:	4618      	mov	r0, r3
 8000854:	f000 f846 	bl	80008e4 <RCC_GetPCLK1ClockFreq>
 8000858:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 800085a:	e004      	b.n	8000866 <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 800085c:	bf00      	nop
 800085e:	e002      	b.n	8000866 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8000860:	bf00      	nop
 8000862:	e000      	b.n	8000866 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8000864:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8000866:	68fb      	ldr	r3, [r7, #12]
}
 8000868:	4618      	mov	r0, r3
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	007a1200 	.word	0x007a1200

08000874 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800087e:	f7ff ff1b 	bl	80006b8 <LL_RCC_GetSysClkSource>
 8000882:	4603      	mov	r3, r0
 8000884:	2b04      	cmp	r3, #4
 8000886:	d006      	beq.n	8000896 <RCC_GetSystemClockFreq+0x22>
 8000888:	2b08      	cmp	r3, #8
 800088a:	d007      	beq.n	800089c <RCC_GetSystemClockFreq+0x28>
 800088c:	2b00      	cmp	r3, #0
 800088e:	d109      	bne.n	80008a4 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8000890:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <RCC_GetSystemClockFreq+0x40>)
 8000892:	607b      	str	r3, [r7, #4]
      break;
 8000894:	e009      	b.n	80008aa <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8000896:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <RCC_GetSystemClockFreq+0x40>)
 8000898:	607b      	str	r3, [r7, #4]
      break;
 800089a:	e006      	b.n	80008aa <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800089c:	f000 f84a 	bl	8000934 <RCC_PLL_GetFreqDomain_SYS>
 80008a0:	6078      	str	r0, [r7, #4]
      break;
 80008a2:	e002      	b.n	80008aa <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80008a4:	4b03      	ldr	r3, [pc, #12]	; (80008b4 <RCC_GetSystemClockFreq+0x40>)
 80008a6:	607b      	str	r3, [r7, #4]
      break;
 80008a8:	bf00      	nop
  }

  return frequency;
 80008aa:	687b      	ldr	r3, [r7, #4]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3708      	adds	r7, #8
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	007a1200 	.word	0x007a1200

080008b8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80008c0:	f7ff ff08 	bl	80006d4 <LL_RCC_GetAHBPrescaler>
 80008c4:	4603      	mov	r3, r0
 80008c6:	091b      	lsrs	r3, r3, #4
 80008c8:	f003 030f 	and.w	r3, r3, #15
 80008cc:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <RCC_GetHCLKClockFreq+0x28>)
 80008ce:	5cd3      	ldrb	r3, [r2, r3]
 80008d0:	461a      	mov	r2, r3
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	40d3      	lsrs	r3, r2
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	08002d9c 	.word	0x08002d9c

080008e4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80008ec:	f7ff ff00 	bl	80006f0 <LL_RCC_GetAPB1Prescaler>
 80008f0:	4603      	mov	r3, r0
 80008f2:	0a1b      	lsrs	r3, r3, #8
 80008f4:	4a04      	ldr	r2, [pc, #16]	; (8000908 <RCC_GetPCLK1ClockFreq+0x24>)
 80008f6:	5cd3      	ldrb	r3, [r2, r3]
 80008f8:	461a      	mov	r2, r3
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	40d3      	lsrs	r3, r2
}
 80008fe:	4618      	mov	r0, r3
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	08002dac 	.word	0x08002dac

0800090c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8000914:	f7ff fefa 	bl	800070c <LL_RCC_GetAPB2Prescaler>
 8000918:	4603      	mov	r3, r0
 800091a:	0adb      	lsrs	r3, r3, #11
 800091c:	4a04      	ldr	r2, [pc, #16]	; (8000930 <RCC_GetPCLK2ClockFreq+0x24>)
 800091e:	5cd3      	ldrb	r3, [r2, r3]
 8000920:	461a      	mov	r2, r3
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	40d3      	lsrs	r3, r2
}
 8000926:	4618      	mov	r0, r3
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	08002dac 	.word	0x08002dac

08000934 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8000934:	b590      	push	{r4, r7, lr}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8000942:	f7ff ff07 	bl	8000754 <LL_RCC_PLL_GetMainSource>
 8000946:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d003      	beq.n	8000956 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800094e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000952:	d003      	beq.n	800095c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8000954:	e005      	b.n	8000962 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8000956:	4b13      	ldr	r3, [pc, #76]	; (80009a4 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8000958:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800095a:	e005      	b.n	8000968 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800095c:	4b12      	ldr	r3, [pc, #72]	; (80009a8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800095e:	60fb      	str	r3, [r7, #12]
      break;
 8000960:	e002      	b.n	8000968 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8000962:	4b10      	ldr	r3, [pc, #64]	; (80009a4 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8000964:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8000966:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8000968:	f7ff ff10 	bl	800078c <LL_RCC_PLL_GetPrediv>
 800096c:	4603      	mov	r3, r0
 800096e:	3301      	adds	r3, #1
 8000970:	68fa      	ldr	r2, [r7, #12]
 8000972:	fbb2 f4f3 	udiv	r4, r2, r3
 8000976:	f7ff fefb 	bl	8000770 <LL_RCC_PLL_GetMultiplicator>
 800097a:	4603      	mov	r3, r0
 800097c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000980:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000984:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	fa92 f2a2 	rbit	r2, r2
 800098c:	603a      	str	r2, [r7, #0]
  return(result);
 800098e:	683a      	ldr	r2, [r7, #0]
 8000990:	fab2 f282 	clz	r2, r2
 8000994:	40d3      	lsrs	r3, r2
 8000996:	3302      	adds	r3, #2
 8000998:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 800099c:	4618      	mov	r0, r3
 800099e:	3714      	adds	r7, #20
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd90      	pop	{r4, r7, pc}
 80009a4:	003d0900 	.word	0x003d0900
 80009a8:	007a1200 	.word	0x007a1200

080009ac <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	683a      	ldr	r2, [r7, #0]
 80009ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009bc:	bf00      	nop
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	683a      	ldr	r2, [r7, #0]
 80009d6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	683a      	ldr	r2, [r7, #0]
 80009f2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80009f4:	bf00      	nop
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	683a      	ldr	r2, [r7, #0]
 8000a0e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	683a      	ldr	r2, [r7, #0]
 8000a2a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	683a      	ldr	r2, [r7, #0]
 8000a46:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000a48:	bf00      	nop
 8000a4a:	370c      	adds	r7, #12
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	683a      	ldr	r2, [r7, #0]
 8000a62:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000a64:	bf00      	nop
 8000a66:	370c      	adds	r7, #12
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <LL_TIM_OC_SetCompareCH5>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH5 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR5, CompareValue);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	683a      	ldr	r2, [r7, #0]
 8000a7e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8000a80:	bf00      	nop
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <LL_TIM_OC_SetCompareCH6>:
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @note   CH6 channel is not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	695b      	ldr	r3, [r3, #20]
 8000ab4:	f043 0201 	orr.w	r2, r3, #1
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	615a      	str	r2, [r3, #20]
}
 8000abc:	bf00      	nop
 8000abe:	370c      	adds	r7, #12
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr

08000ac8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a2f      	ldr	r2, [pc, #188]	; (8000b9c <LL_TIM_Init+0xd4>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d007      	beq.n	8000af4 <LL_TIM_Init+0x2c>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000aea:	d003      	beq.n	8000af4 <LL_TIM_Init+0x2c>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a2c      	ldr	r2, [pc, #176]	; (8000ba0 <LL_TIM_Init+0xd8>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d106      	bne.n	8000b02 <LL_TIM_Init+0x3a>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	4313      	orrs	r3, r2
 8000b00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a25      	ldr	r2, [pc, #148]	; (8000b9c <LL_TIM_Init+0xd4>)
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d013      	beq.n	8000b32 <LL_TIM_Init+0x6a>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b10:	d00f      	beq.n	8000b32 <LL_TIM_Init+0x6a>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a22      	ldr	r2, [pc, #136]	; (8000ba0 <LL_TIM_Init+0xd8>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d00b      	beq.n	8000b32 <LL_TIM_Init+0x6a>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a21      	ldr	r2, [pc, #132]	; (8000ba4 <LL_TIM_Init+0xdc>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d007      	beq.n	8000b32 <LL_TIM_Init+0x6a>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	4a20      	ldr	r2, [pc, #128]	; (8000ba8 <LL_TIM_Init+0xe0>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d003      	beq.n	8000b32 <LL_TIM_Init+0x6a>
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4a1f      	ldr	r2, [pc, #124]	; (8000bac <LL_TIM_Init+0xe4>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d106      	bne.n	8000b40 <LL_TIM_Init+0x78>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	68db      	ldr	r3, [r3, #12]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff ff3b 	bl	80009c8 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	4619      	mov	r1, r3
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f7ff ff27 	bl	80009ac <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <LL_TIM_Init+0xd4>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d00b      	beq.n	8000b7e <LL_TIM_Init+0xb6>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <LL_TIM_Init+0xdc>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d007      	beq.n	8000b7e <LL_TIM_Init+0xb6>
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	4a0d      	ldr	r2, [pc, #52]	; (8000ba8 <LL_TIM_Init+0xe0>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d003      	beq.n	8000b7e <LL_TIM_Init+0xb6>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4a0c      	ldr	r2, [pc, #48]	; (8000bac <LL_TIM_Init+0xe4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d105      	bne.n	8000b8a <LL_TIM_Init+0xc2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	7c1b      	ldrb	r3, [r3, #16]
 8000b82:	4619      	mov	r1, r3
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f7ff ff2d 	bl	80009e4 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff ff8c 	bl	8000aa8 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	40012c00 	.word	0x40012c00
 8000ba0:	40000400 	.word	0x40000400
 8000ba4:	40014000 	.word	0x40014000
 8000ba8:	40014400 	.word	0x40014400
 8000bac:	40014800 	.word	0x40014800

08000bb0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	60f8      	str	r0, [r7, #12]
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000bc6:	d01f      	beq.n	8000c08 <LL_TIM_OC_Init+0x58>
 8000bc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000bcc:	d804      	bhi.n	8000bd8 <LL_TIM_OC_Init+0x28>
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d00c      	beq.n	8000bec <LL_TIM_OC_Init+0x3c>
 8000bd2:	2b10      	cmp	r3, #16
 8000bd4:	d011      	beq.n	8000bfa <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 8000bd6:	e033      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 8000bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bdc:	d022      	beq.n	8000c24 <LL_TIM_OC_Init+0x74>
 8000bde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000be2:	d026      	beq.n	8000c32 <LL_TIM_OC_Init+0x82>
 8000be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000be8:	d015      	beq.n	8000c16 <LL_TIM_OC_Init+0x66>
      break;
 8000bea:	e029      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8000bec:	6879      	ldr	r1, [r7, #4]
 8000bee:	68f8      	ldr	r0, [r7, #12]
 8000bf0:	f000 f82c 	bl	8000c4c <OC1Config>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	75fb      	strb	r3, [r7, #23]
      break;
 8000bf8:	e022      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8000bfa:	6879      	ldr	r1, [r7, #4]
 8000bfc:	68f8      	ldr	r0, [r7, #12]
 8000bfe:	f000 f8a5 	bl	8000d4c <OC2Config>
 8000c02:	4603      	mov	r3, r0
 8000c04:	75fb      	strb	r3, [r7, #23]
      break;
 8000c06:	e01b      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8000c08:	6879      	ldr	r1, [r7, #4]
 8000c0a:	68f8      	ldr	r0, [r7, #12]
 8000c0c:	f000 f922 	bl	8000e54 <OC3Config>
 8000c10:	4603      	mov	r3, r0
 8000c12:	75fb      	strb	r3, [r7, #23]
      break;
 8000c14:	e014      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8000c16:	6879      	ldr	r1, [r7, #4]
 8000c18:	68f8      	ldr	r0, [r7, #12]
 8000c1a:	f000 f99f 	bl	8000f5c <OC4Config>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	75fb      	strb	r3, [r7, #23]
      break;
 8000c22:	e00d      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8000c24:	6879      	ldr	r1, [r7, #4]
 8000c26:	68f8      	ldr	r0, [r7, #12]
 8000c28:	f000 fa04 	bl	8001034 <OC5Config>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	75fb      	strb	r3, [r7, #23]
      break;
 8000c30:	e006      	b.n	8000c40 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8000c32:	6879      	ldr	r1, [r7, #4]
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f000 fa5f 	bl	80010f8 <OC6Config>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	75fb      	strb	r3, [r7, #23]
      break;
 8000c3e:	bf00      	nop
  }

  return result;
 8000c40:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3718      	adds	r7, #24
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
	...

08000c4c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6a1b      	ldr	r3, [r3, #32]
 8000c66:	f023 0201 	bic.w	r2, r3, #1
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6a1b      	ldr	r3, [r3, #32]
 8000c72:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8000c80:	68fb      	ldr	r3, [r7, #12]
 8000c82:	f023 0303 	bic.w	r3, r3, #3
 8000c86:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c92:	683a      	ldr	r2, [r7, #0]
 8000c94:	6812      	ldr	r2, [r2, #0]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	f023 0202 	bic.w	r2, r3, #2
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	691b      	ldr	r3, [r3, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	f023 0201 	bic.w	r2, r3, #1
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4a20      	ldr	r2, [pc, #128]	; (8000d3c <OC1Config+0xf0>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d00b      	beq.n	8000cd6 <OC1Config+0x8a>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	4a1f      	ldr	r2, [pc, #124]	; (8000d40 <OC1Config+0xf4>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d007      	beq.n	8000cd6 <OC1Config+0x8a>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4a1e      	ldr	r2, [pc, #120]	; (8000d44 <OC1Config+0xf8>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d003      	beq.n	8000cd6 <OC1Config+0x8a>
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	4a1d      	ldr	r2, [pc, #116]	; (8000d48 <OC1Config+0xfc>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d11e      	bne.n	8000d14 <OC1Config+0xc8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	f023 0208 	bic.w	r2, r3, #8
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	695b      	ldr	r3, [r3, #20]
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	f023 0204 	bic.w	r2, r3, #4
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	009b      	lsls	r3, r3, #2
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000cfc:	683b      	ldr	r3, [r7, #0]
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	4619      	mov	r1, r3
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f7ff fe6a 	bl	8000a00 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	697a      	ldr	r2, [r7, #20]
 8000d30:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000d32:	2300      	movs	r3, #0
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	40012c00 	.word	0x40012c00
 8000d40:	40014000 	.word	0x40014000
 8000d44:	40014400 	.word	0x40014400
 8000d48:	40014800 	.word	0x40014800

08000d4c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6a1b      	ldr	r3, [r3, #32]
 8000d66:	f023 0210 	bic.w	r2, r3, #16
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6a1b      	ldr	r3, [r3, #32]
 8000d72:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	699b      	ldr	r3, [r3, #24]
 8000d7e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000d8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000d92:	683a      	ldr	r2, [r7, #0]
 8000d94:	6812      	ldr	r2, [r2, #0]
 8000d96:	0212      	lsls	r2, r2, #8
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	f023 0220 	bic.w	r2, r3, #32
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	691b      	ldr	r3, [r3, #16]
 8000da6:	011b      	lsls	r3, r3, #4
 8000da8:	4313      	orrs	r3, r2
 8000daa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	f023 0210 	bic.w	r2, r3, #16
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	011b      	lsls	r3, r3, #4
 8000db8:	4313      	orrs	r3, r2
 8000dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4a21      	ldr	r2, [pc, #132]	; (8000e44 <OC2Config+0xf8>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d00b      	beq.n	8000ddc <OC2Config+0x90>
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	4a20      	ldr	r2, [pc, #128]	; (8000e48 <OC2Config+0xfc>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d007      	beq.n	8000ddc <OC2Config+0x90>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	4a1f      	ldr	r2, [pc, #124]	; (8000e4c <OC2Config+0x100>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d003      	beq.n	8000ddc <OC2Config+0x90>
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	4a1e      	ldr	r2, [pc, #120]	; (8000e50 <OC2Config+0x104>)
 8000dd8:	4293      	cmp	r3, r2
 8000dda:	d11f      	bne.n	8000e1c <OC2Config+0xd0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	019b      	lsls	r3, r3, #6
 8000de8:	4313      	orrs	r3, r2
 8000dea:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	019b      	lsls	r3, r3, #6
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	4313      	orrs	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	00db      	lsls	r3, r3, #3
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	6878      	ldr	r0, [r7, #4]
 8000e30:	f7ff fdf4 	bl	8000a1c <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	697a      	ldr	r2, [r7, #20]
 8000e38:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000e3a:	2300      	movs	r3, #0
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	3718      	adds	r7, #24
 8000e40:	46bd      	mov	sp, r7
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40012c00 	.word	0x40012c00
 8000e48:	40014000 	.word	0x40014000
 8000e4c:	40014400 	.word	0x40014400
 8000e50:	40014800 	.word	0x40014800

08000e54 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b086      	sub	sp, #24
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8000e62:	2300      	movs	r3, #0
 8000e64:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a1b      	ldr	r3, [r3, #32]
 8000e6e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6a1b      	ldr	r3, [r3, #32]
 8000e7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	f023 0303 	bic.w	r3, r3, #3
 8000e8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	6812      	ldr	r2, [r2, #0]
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	691b      	ldr	r3, [r3, #16]
 8000eac:	021b      	lsls	r3, r3, #8
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a21      	ldr	r2, [pc, #132]	; (8000f4c <OC3Config+0xf8>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d00b      	beq.n	8000ee2 <OC3Config+0x8e>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a20      	ldr	r2, [pc, #128]	; (8000f50 <OC3Config+0xfc>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d007      	beq.n	8000ee2 <OC3Config+0x8e>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a1f      	ldr	r2, [pc, #124]	; (8000f54 <OC3Config+0x100>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d003      	beq.n	8000ee2 <OC3Config+0x8e>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a1e      	ldr	r2, [pc, #120]	; (8000f58 <OC3Config+0x104>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d11f      	bne.n	8000f22 <OC3Config+0xce>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	029b      	lsls	r3, r3, #10
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	029b      	lsls	r3, r3, #10
 8000efe:	4313      	orrs	r3, r2
 8000f00:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	011b      	lsls	r3, r3, #4
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	69db      	ldr	r3, [r3, #28]
 8000f1c:	015b      	lsls	r3, r3, #5
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	68db      	ldr	r3, [r3, #12]
 8000f32:	4619      	mov	r1, r3
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f7ff fd7f 	bl	8000a38 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	697a      	ldr	r2, [r7, #20]
 8000f3e:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40012c00 	.word	0x40012c00
 8000f50:	40014000 	.word	0x40014000
 8000f54:	40014400 	.word	0x40014400
 8000f58:	40014800 	.word	0x40014800

08000f5c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b086      	sub	sp, #24
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8000f66:	2300      	movs	r3, #0
 8000f68:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6a1b      	ldr	r3, [r3, #32]
 8000f76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6a1b      	ldr	r3, [r3, #32]
 8000f82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	613b      	str	r3, [r7, #16]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f96:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	6812      	ldr	r2, [r2, #0]
 8000fa6:	0212      	lsls	r2, r2, #8
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	613b      	str	r3, [r7, #16]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	691b      	ldr	r3, [r3, #16]
 8000fb6:	031b      	lsls	r3, r3, #12
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	031b      	lsls	r3, r3, #12
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4a15      	ldr	r2, [pc, #84]	; (8001024 <OC4Config+0xc8>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d00b      	beq.n	8000fec <OC4Config+0x90>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4a14      	ldr	r2, [pc, #80]	; (8001028 <OC4Config+0xcc>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d007      	beq.n	8000fec <OC4Config+0x90>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4a13      	ldr	r2, [pc, #76]	; (800102c <OC4Config+0xd0>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d003      	beq.n	8000fec <OC4Config+0x90>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4a12      	ldr	r2, [pc, #72]	; (8001030 <OC4Config+0xd4>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d107      	bne.n	8000ffc <OC4Config+0xa0>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	699b      	ldr	r3, [r3, #24]
 8000ff6:	019b      	lsls	r3, r3, #6
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	697a      	ldr	r2, [r7, #20]
 8001000:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	4619      	mov	r1, r3
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f7ff fd20 	bl	8000a54 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68fa      	ldr	r2, [r7, #12]
 8001018:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800101a:	2300      	movs	r3, #0
}
 800101c:	4618      	mov	r0, r3
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40012c00 	.word	0x40012c00
 8001028:	40014000 	.word	0x40014000
 800102c:	40014400 	.word	0x40014400
 8001030:	40014800 	.word	0x40014800

08001034 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 800103e:	2300      	movs	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001042:	2300      	movs	r3, #0
 8001044:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6a1b      	ldr	r3, [r3, #32]
 800104a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800105c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	6812      	ldr	r2, [r2, #0]
 800106c:	4313      	orrs	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	691b      	ldr	r3, [r3, #16]
 800107a:	041b      	lsls	r3, r3, #16
 800107c:	4313      	orrs	r3, r2
 800107e:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	041b      	lsls	r3, r3, #16
 800108c:	4313      	orrs	r3, r2
 800108e:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a15      	ldr	r2, [pc, #84]	; (80010e8 <OC5Config+0xb4>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d00b      	beq.n	80010b0 <OC5Config+0x7c>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a14      	ldr	r2, [pc, #80]	; (80010ec <OC5Config+0xb8>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d007      	beq.n	80010b0 <OC5Config+0x7c>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a13      	ldr	r2, [pc, #76]	; (80010f0 <OC5Config+0xbc>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d003      	beq.n	80010b0 <OC5Config+0x7c>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4a12      	ldr	r2, [pc, #72]	; (80010f4 <OC5Config+0xc0>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d109      	bne.n	80010c4 <OC5Config+0x90>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	021b      	lsls	r3, r3, #8
 80010be:	431a      	orrs	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	4619      	mov	r1, r3
 80010d0:	6878      	ldr	r0, [r7, #4]
 80010d2:	f7ff fccd 	bl	8000a70 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	68ba      	ldr	r2, [r7, #8]
 80010da:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40012c00 	.word	0x40012c00
 80010ec:	40014000 	.word	0x40014000
 80010f0:	40014400 	.word	0x40014400
 80010f4:	40014800 	.word	0x40014800

080010f8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr3 = 0U;
 8001102:	2300      	movs	r3, #0
 8001104:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001106:	2300      	movs	r3, #0
 8001108:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6a1b      	ldr	r3, [r3, #32]
 800110e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a1b      	ldr	r3, [r3, #32]
 800111a:	60bb      	str	r3, [r7, #8]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001120:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001128:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800112c:	683a      	ldr	r2, [r7, #0]
 800112e:	6812      	ldr	r2, [r2, #0]
 8001130:	0212      	lsls	r2, r2, #8
 8001132:	4313      	orrs	r3, r2
 8001134:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	051b      	lsls	r3, r3, #20
 8001142:	4313      	orrs	r3, r2
 8001144:	60bb      	str	r3, [r7, #8]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	051b      	lsls	r3, r3, #20
 8001152:	4313      	orrs	r3, r2
 8001154:	60bb      	str	r3, [r7, #8]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	4a14      	ldr	r2, [pc, #80]	; (80011ac <OC6Config+0xb4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	d00b      	beq.n	8001176 <OC6Config+0x7e>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a13      	ldr	r2, [pc, #76]	; (80011b0 <OC6Config+0xb8>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d007      	beq.n	8001176 <OC6Config+0x7e>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a12      	ldr	r2, [pc, #72]	; (80011b4 <OC6Config+0xbc>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d003      	beq.n	8001176 <OC6Config+0x7e>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <OC6Config+0xc0>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d109      	bne.n	800118a <OC6Config+0x92>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	699b      	ldr	r3, [r3, #24]
 8001182:	029b      	lsls	r3, r3, #10
 8001184:	431a      	orrs	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	4619      	mov	r1, r3
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f7ff fc78 	bl	8000a8c <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	68ba      	ldr	r2, [r7, #8]
 80011a0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40012c00 	.word	0x40012c00
 80011b0:	40014000 	.word	0x40014000
 80011b4:	40014400 	.word	0x40014400
 80011b8:	40014800 	.word	0x40014800

080011bc <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f003 0301 	and.w	r3, r3, #1
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	bf0c      	ite	eq
 80011d0:	2301      	moveq	r3, #1
 80011d2:	2300      	movne	r3, #0
 80011d4:	b2db      	uxtb	r3, r3
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr

080011e2 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80011e2:	b480      	push	{r7}
 80011e4:	b083      	sub	sp, #12
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	431a      	orrs	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	605a      	str	r2, [r3, #4]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	431a      	orrs	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	609a      	str	r2, [r3, #8]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 800122e:	b4b0      	push	{r4, r5, r7}
 8001230:	b085      	sub	sp, #20
 8001232:	af00      	add	r7, sp, #0
 8001234:	60f8      	str	r0, [r7, #12]
 8001236:	60b9      	str	r1, [r7, #8]
 8001238:	607a      	str	r2, [r7, #4]
 800123a:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 800123c:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 800123e:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001246:	d114      	bne.n	8001272 <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	005a      	lsls	r2, r3, #1
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	085b      	lsrs	r3, r3, #1
 8001250:	441a      	add	r2, r3
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	fbb2 f3f3 	udiv	r3, r2, r3
 8001258:	b29b      	uxth	r3, r3
 800125a:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 800125c:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001260:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001262:	086b      	lsrs	r3, r5, #1
 8001264:	b29b      	uxth	r3, r3
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001270:	e00a      	b.n	8001288 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	085a      	lsrs	r2, r3, #1
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	441a      	add	r2, r3
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001280:	b29b      	uxth	r3, r3
 8001282:	461a      	mov	r2, r3
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	60da      	str	r2, [r3, #12]
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	bcb0      	pop	{r4, r5, r7}
 8001290:	4770      	bx	lr
	...

08001294 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b088      	sub	sp, #32
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80012a2:	2300      	movs	r3, #0
 80012a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff ff88 	bl	80011bc <LL_USART_IsEnabled>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d14e      	bne.n	8001350 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4b29      	ldr	r3, [pc, #164]	; (800135c <LL_USART_Init+0xc8>)
 80012b8:	4013      	ands	r3, r2
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	6851      	ldr	r1, [r2, #4]
 80012be:	683a      	ldr	r2, [r7, #0]
 80012c0:	68d2      	ldr	r2, [r2, #12]
 80012c2:	4311      	orrs	r1, r2
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	6912      	ldr	r2, [r2, #16]
 80012c8:	4311      	orrs	r1, r2
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	6992      	ldr	r2, [r2, #24]
 80012ce:	430a      	orrs	r2, r1
 80012d0:	431a      	orrs	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	4619      	mov	r1, r3
 80012dc:	6878      	ldr	r0, [r7, #4]
 80012de:	f7ff ff80 	bl	80011e2 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	695b      	ldr	r3, [r3, #20]
 80012e6:	4619      	mov	r1, r3
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f7ff ff8d 	bl	8001208 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a1b      	ldr	r2, [pc, #108]	; (8001360 <LL_USART_Init+0xcc>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d104      	bne.n	8001300 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f7ff fa7c 	bl	80007f4 <LL_RCC_GetUSARTClockFreq>
 80012fc:	61b8      	str	r0, [r7, #24]
 80012fe:	e016      	b.n	800132e <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a18      	ldr	r2, [pc, #96]	; (8001364 <LL_USART_Init+0xd0>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d107      	bne.n	8001318 <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001308:	f107 0308 	add.w	r3, r7, #8
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fa4b 	bl	80007a8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	61bb      	str	r3, [r7, #24]
 8001316:	e00a      	b.n	800132e <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a13      	ldr	r2, [pc, #76]	; (8001368 <LL_USART_Init+0xd4>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d106      	bne.n	800132e <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	4618      	mov	r0, r3
 8001326:	f7ff fa3f 	bl	80007a8 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d00d      	beq.n	8001350 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d009      	beq.n	8001350 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 800133c:	2300      	movs	r3, #0
 800133e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	699a      	ldr	r2, [r3, #24]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	69b9      	ldr	r1, [r7, #24]
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f7ff ff6f 	bl	800122e <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001350:	7ffb      	ldrb	r3, [r7, #31]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	efff69f3 	.word	0xefff69f3
 8001360:	40013800 	.word	0x40013800
 8001364:	40004400 	.word	0x40004400
 8001368:	40004800 	.word	0x40004800

0800136c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	fbb2 f3f3 	udiv	r3, r2, r3
 800137e:	4a07      	ldr	r2, [pc, #28]	; (800139c <LL_InitTick+0x30>)
 8001380:	3b01      	subs	r3, #1
 8001382:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <LL_InitTick+0x30>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800138a:	4b04      	ldr	r3, [pc, #16]	; (800139c <LL_InitTick+0x30>)
 800138c:	2205      	movs	r2, #5
 800138e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	e000e010 	.word	0xe000e010

080013a0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80013a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffdd 	bl	800136c <LL_InitTick>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80013c4:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <LL_mDelay+0x44>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80013ca:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d2:	d00c      	beq.n	80013ee <LL_mDelay+0x32>
  {
    Delay++;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3301      	adds	r3, #1
 80013d8:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80013da:	e008      	b.n	80013ee <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <LL_mDelay+0x44>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d002      	beq.n	80013ee <LL_mDelay+0x32>
    {
      Delay--;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3b01      	subs	r3, #1
 80013ec:	607b      	str	r3, [r7, #4]
  while (Delay)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d1f3      	bne.n	80013dc <LL_mDelay+0x20>
    }
  }
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000e010 	.word	0xe000e010

08001404 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800140c:	4a04      	ldr	r2, [pc, #16]	; (8001420 <LL_SetSystemCoreClock+0x1c>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6013      	str	r3, [r2, #0]
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	20000004 	.word	0x20000004

08001424 <LL_ADC_REG_SetSequencerRanks>:
{
 8001424:	b490      	push	{r4, r7}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	3330      	adds	r3, #48	; 0x30
 8001434:	4619      	mov	r1, r3
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800143c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001440:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	fa93 f3a3 	rbit	r3, r3
 8001448:	613b      	str	r3, [r7, #16]
  return(result);
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	fab3 f383 	clz	r3, r3
 8001450:	fa22 f303 	lsr.w	r3, r2, r3
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	440b      	add	r3, r1
 8001458:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 800145a:	6822      	ldr	r2, [r4, #0]
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	f003 031f 	and.w	r3, r3, #31
 8001462:	211f      	movs	r1, #31
 8001464:	fa01 f303 	lsl.w	r3, r1, r3
 8001468:	43db      	mvns	r3, r3
 800146a:	401a      	ands	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	f003 031f 	and.w	r3, r3, #31
 8001478:	f1c3 031a 	rsb	r3, r3, #26
 800147c:	fa21 f303 	lsr.w	r3, r1, r3
 8001480:	4313      	orrs	r3, r2
 8001482:	6023      	str	r3, [r4, #0]
}
 8001484:	bf00      	nop
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bc90      	pop	{r4, r7}
 800148c:	4770      	bx	lr

0800148e <LL_ADC_SetChannelSamplingTime>:
{
 800148e:	b490      	push	{r4, r7}
 8001490:	b08a      	sub	sp, #40	; 0x28
 8001492:	af00      	add	r7, sp, #0
 8001494:	60f8      	str	r0, [r7, #12]
 8001496:	60b9      	str	r1, [r7, #8]
 8001498:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	3314      	adds	r3, #20
 800149e:	4619      	mov	r1, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80014a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	fa93 f3a3 	rbit	r3, r3
 80014b2:	613b      	str	r3, [r7, #16]
  return(result);
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	fa22 f303 	lsr.w	r3, r2, r3
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 80014c4:	6822      	ldr	r2, [r4, #0]
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 80014cc:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 80014d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	fa93 f3a3 	rbit	r3, r3
 80014d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	fab3 f383 	clz	r3, r3
 80014e0:	fa21 f303 	lsr.w	r3, r1, r3
 80014e4:	2107      	movs	r1, #7
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	401a      	ands	r2, r3
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 80014f4:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 80014f8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	fa93 f3a3 	rbit	r3, r3
 8001500:	623b      	str	r3, [r7, #32]
  return(result);
 8001502:	6a3b      	ldr	r3, [r7, #32]
 8001504:	fab3 f383 	clz	r3, r3
 8001508:	fa21 f303 	lsr.w	r3, r1, r3
 800150c:	6879      	ldr	r1, [r7, #4]
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
 8001512:	4313      	orrs	r3, r2
 8001514:	6023      	str	r3, [r4, #0]
}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	; 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bc90      	pop	{r4, r7}
 800151e:	4770      	bx	lr

08001520 <LL_ADC_SetChannelSingleDiff>:
{
 8001520:	b480      	push	{r7}
 8001522:	b085      	sub	sp, #20
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001538:	43db      	mvns	r3, r3
 800153a:	401a      	ands	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	f003 0320 	and.w	r3, r3, #32
 8001542:	4908      	ldr	r1, [pc, #32]	; (8001564 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001544:	4099      	lsls	r1, r3
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	400b      	ands	r3, r1
 800154a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800154e:	431a      	orrs	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8001556:	bf00      	nop
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
 8001562:	bf00      	nop
 8001564:	0007ffff 	.word	0x0007ffff

08001568 <LL_ADC_DisableIT_EOC>:
  * @rmtoll IER      EOCIE          LL_ADC_DisableIT_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f023 0204 	bic.w	r2, r3, #4
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	605a      	str	r2, [r3, #4]
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_ADC_DisableIT_EOS>:
  * @rmtoll IER      EOSIE          LL_ADC_DisableIT_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f023 0208 	bic.w	r2, r3, #8
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	605a      	str	r2, [r3, #4]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015b2:	695a      	ldr	r2, [r3, #20]
 80015b4:	4907      	ldr	r1, [pc, #28]	; (80015d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80015be:	695a      	ldr	r2, [r3, #20]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4013      	ands	r3, r2
 80015c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015c6:	68fb      	ldr	r3, [r7, #12]
}
 80015c8:	bf00      	nop
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	40021000 	.word	0x40021000

080015d8 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b094      	sub	sp, #80	; 0x50
 80015dc:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80015de:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80015ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
 80015f8:	611a      	str	r2, [r3, #16]
 80015fa:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80015fc:	f107 031c 	add.w	r3, r7, #28
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	605a      	str	r2, [r3, #4]
 8001606:	609a      	str	r2, [r3, #8]
 8001608:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
 8001618:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 800161a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800161e:	f7ff ffc3 	bl	80015a8 <LL_AHB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001622:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001626:	f7ff ffbf 	bl	80015a8 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800162a:	2301      	movs	r3, #1
 800162c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800162e:	2303      	movs	r3, #3
 8001630:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001636:	1d3b      	adds	r3, r7, #4
 8001638:	4619      	mov	r1, r3
 800163a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800163e:	f7fe ff9c 	bl	800057a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001642:	2300      	movs	r3, #0
 8001644:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001646:	2300      	movs	r3, #0
 8001648:	64bb      	str	r3, [r7, #72]	; 0x48
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800164a:	2300      	movs	r3, #0
 800164c:	64fb      	str	r3, [r7, #76]	; 0x4c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800164e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001652:	4619      	mov	r1, r3
 8001654:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001658:	f7fe fe24 	bl	80002a4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800165c:	2300      	movs	r3, #0
 800165e:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001660:	2300      	movs	r3, #0
 8001662:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001668:	2300      	movs	r3, #0
 800166a:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_LIMITED;
 800166c:	2301      	movs	r3, #1
 800166e:	63fb      	str	r3, [r7, #60]	; 0x3c
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8001670:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001674:	643b      	str	r3, [r7, #64]	; 0x40
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001676:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800167a:	4619      	mov	r1, r3
 800167c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001680:	f7fe fe36 	bl	80002f0 <LL_ADC_REG_Init>
  LL_ADC_DisableIT_EOC(ADC1);
 8001684:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001688:	f7ff ff6e 	bl	8001568 <LL_ADC_DisableIT_EOC>
  LL_ADC_DisableIT_EOS(ADC1);
 800168c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001690:	f7ff ff7a 	bl	8001588 <LL_ADC_DisableIT_EOS>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV1;
 8001694:	2300      	movs	r3, #0
 8001696:	61fb      	str	r3, [r7, #28]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001698:	2300      	movs	r3, #0
 800169a:	623b      	str	r3, [r7, #32]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800169c:	f107 031c 	add.w	r3, r7, #28
 80016a0:	4619      	mov	r1, r3
 80016a2:	480c      	ldr	r0, [pc, #48]	; (80016d4 <MX_ADC1_Init+0xfc>)
 80016a4:	f7fe fdbe 	bl	8000224 <LL_ADC_CommonInit>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 80016a8:	4a0b      	ldr	r2, [pc, #44]	; (80016d8 <MX_ADC1_Init+0x100>)
 80016aa:	2106      	movs	r1, #6
 80016ac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016b0:	f7ff feb8 	bl	8001424 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 80016b4:	2200      	movs	r2, #0
 80016b6:	4908      	ldr	r1, [pc, #32]	; (80016d8 <MX_ADC1_Init+0x100>)
 80016b8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016bc:	f7ff fee7 	bl	800148e <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80016c0:	227f      	movs	r2, #127	; 0x7f
 80016c2:	4905      	ldr	r1, [pc, #20]	; (80016d8 <MX_ADC1_Init+0x100>)
 80016c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80016c8:	f7ff ff2a 	bl	8001520 <LL_ADC_SetChannelSingleDiff>

}
 80016cc:	bf00      	nop
 80016ce:	3750      	adds	r7, #80	; 0x50
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	50000300 	.word	0x50000300
 80016d8:	04300002 	.word	0x04300002

080016dc <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	f003 021f 	and.w	r2, r3, #31
 80016ec:	4907      	ldr	r1, [pc, #28]	; (800170c <NVIC_EnableIRQ+0x30>)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	095b      	lsrs	r3, r3, #5
 80016f4:	2001      	movs	r0, #1
 80016f6:	fa00 f202 	lsl.w	r2, r0, r2
 80016fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000e100 	.word	0xe000e100

08001710 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	6039      	str	r1, [r7, #0]
 800171a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800171c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001720:	2b00      	cmp	r3, #0
 8001722:	da0b      	bge.n	800173c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	b2da      	uxtb	r2, r3
 8001728:	490c      	ldr	r1, [pc, #48]	; (800175c <NVIC_SetPriority+0x4c>)
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	f003 030f 	and.w	r3, r3, #15
 8001730:	3b04      	subs	r3, #4
 8001732:	0112      	lsls	r2, r2, #4
 8001734:	b2d2      	uxtb	r2, r2
 8001736:	440b      	add	r3, r1
 8001738:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800173a:	e009      	b.n	8001750 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	b2da      	uxtb	r2, r3
 8001740:	4907      	ldr	r1, [pc, #28]	; (8001760 <NVIC_SetPriority+0x50>)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	0112      	lsls	r2, r2, #4
 8001748:	b2d2      	uxtb	r2, r2
 800174a:	440b      	add	r3, r1
 800174c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	e000ed00 	.word	0xe000ed00
 8001760:	e000e100 	.word	0xe000e100

08001764 <LL_AHB1_GRP1_EnableClock>:
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800176e:	695a      	ldr	r2, [r3, #20]
 8001770:	4907      	ldr	r1, [pc, #28]	; (8001790 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4313      	orrs	r3, r2
 8001776:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001778:	4b05      	ldr	r3, [pc, #20]	; (8001790 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800177a:	695a      	ldr	r2, [r3, #20]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4013      	ands	r3, r2
 8001780:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001782:	68fb      	ldr	r3, [r7, #12]
}
 8001784:	bf00      	nop
 8001786:	3714      	adds	r7, #20
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	40021000 	.word	0x40021000

08001794 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff ffe3 	bl	8001764 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0); //NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0)
 800179e:	2100      	movs	r1, #0
 80017a0:	2010      	movs	r0, #16
 80017a2:	f7ff ffb5 	bl	8001710 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80017a6:	2010      	movs	r0, #16
 80017a8:	f7ff ff98 	bl	80016dc <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0); //NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0)
 80017ac:	2100      	movs	r1, #0
 80017ae:	2011      	movs	r0, #17
 80017b0:	f7ff ffae 	bl	8001710 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80017b4:	2011      	movs	r0, #17
 80017b6:	f7ff ff91 	bl	80016dc <NVIC_EnableIRQ>

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
	...

080017c0 <LL_AHB1_GRP1_EnableClock>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80017c8:	4b08      	ldr	r3, [pc, #32]	; (80017ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80017ca:	695a      	ldr	r2, [r3, #20]
 80017cc:	4907      	ldr	r1, [pc, #28]	; (80017ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4313      	orrs	r3, r2
 80017d2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80017d6:	695a      	ldr	r2, [r3, #20]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4013      	ands	r3, r2
 80017dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017de:	68fb      	ldr	r3, [r7, #12]
}
 80017e0:	bf00      	nop
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	40021000 	.word	0x40021000

080017f0 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	683a      	ldr	r2, [r7, #0]
 80017fe:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001812:	463b      	mov	r3, r7
 8001814:	2200      	movs	r2, #0
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	609a      	str	r2, [r3, #8]
 800181c:	60da      	str	r2, [r3, #12]
 800181e:	611a      	str	r2, [r3, #16]
 8001820:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001822:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001826:	f7ff ffcb 	bl	80017c0 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800182a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800182e:	f7ff ffc7 	bl	80017c0 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 8001832:	2108      	movs	r1, #8
 8001834:	480a      	ldr	r0, [pc, #40]	; (8001860 <MX_GPIO_Init+0x54>)
 8001836:	f7ff ffdb 	bl	80017f0 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800183a:	2308      	movs	r3, #8
 800183c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800183e:	2301      	movs	r3, #1
 8001840:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800184a:	2300      	movs	r3, #0
 800184c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800184e:	463b      	mov	r3, r7
 8001850:	4619      	mov	r1, r3
 8001852:	4803      	ldr	r0, [pc, #12]	; (8001860 <MX_GPIO_Init+0x54>)
 8001854:	f7fe fe91 	bl	800057a <LL_GPIO_Init>

}
 8001858:	bf00      	nop
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	48000400 	.word	0x48000400

08001864 <NVIC_SetPriorityGrouping>:
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <NVIC_SetPriorityGrouping+0x44>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800188c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001890:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001896:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <NVIC_SetPriorityGrouping+0x44>)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	60d3      	str	r3, [r2, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <LL_RCC_HSI_Enable>:
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <LL_RCC_HSI_Enable+0x1c>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a04      	ldr	r2, [pc, #16]	; (80018c8 <LL_RCC_HSI_Enable+0x1c>)
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	6013      	str	r3, [r2, #0]
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000

080018cc <LL_RCC_HSI_IsReady>:
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80018d0:	4b06      	ldr	r3, [pc, #24]	; (80018ec <LL_RCC_HSI_IsReady+0x20>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0302 	and.w	r3, r3, #2
 80018d8:	2b02      	cmp	r3, #2
 80018da:	bf0c      	ite	eq
 80018dc:	2301      	moveq	r3, #1
 80018de:	2300      	movne	r3, #0
 80018e0:	b2db      	uxtb	r3, r3
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr
 80018ec:	40021000 	.word	0x40021000

080018f0 <LL_RCC_HSI_SetCalibTrimming>:
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80018f8:	4b07      	ldr	r3, [pc, #28]	; (8001918 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	4904      	ldr	r1, [pc, #16]	; (8001918 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001906:	4313      	orrs	r3, r2
 8001908:	600b      	str	r3, [r1, #0]
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40021000 	.word	0x40021000

0800191c <LL_RCC_SetSysClkSource>:
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001924:	4b06      	ldr	r3, [pc, #24]	; (8001940 <LL_RCC_SetSysClkSource+0x24>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f023 0203 	bic.w	r2, r3, #3
 800192c:	4904      	ldr	r1, [pc, #16]	; (8001940 <LL_RCC_SetSysClkSource+0x24>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4313      	orrs	r3, r2
 8001932:	604b      	str	r3, [r1, #4]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	40021000 	.word	0x40021000

08001944 <LL_RCC_GetSysClkSource>:
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <LL_RCC_GetSysClkSource+0x18>)
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f003 030c 	and.w	r3, r3, #12
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000

08001960 <LL_RCC_SetAHBPrescaler>:
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <LL_RCC_SetAHBPrescaler+0x24>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001970:	4904      	ldr	r1, [pc, #16]	; (8001984 <LL_RCC_SetAHBPrescaler+0x24>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4313      	orrs	r3, r2
 8001976:	604b      	str	r3, [r1, #4]
}
 8001978:	bf00      	nop
 800197a:	370c      	adds	r7, #12
 800197c:	46bd      	mov	sp, r7
 800197e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001982:	4770      	bx	lr
 8001984:	40021000 	.word	0x40021000

08001988 <LL_RCC_SetAPB1Prescaler>:
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001990:	4b06      	ldr	r3, [pc, #24]	; (80019ac <LL_RCC_SetAPB1Prescaler+0x24>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001998:	4904      	ldr	r1, [pc, #16]	; (80019ac <LL_RCC_SetAPB1Prescaler+0x24>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	604b      	str	r3, [r1, #4]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	40021000 	.word	0x40021000

080019b0 <LL_RCC_SetAPB2Prescaler>:
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80019b8:	4b06      	ldr	r3, [pc, #24]	; (80019d4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80019c0:	4904      	ldr	r1, [pc, #16]	; (80019d4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	604b      	str	r3, [r1, #4]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	40021000 	.word	0x40021000

080019d8 <LL_RCC_SetADCClockSource>:
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_ADCPRE12, ADCxSource);
 80019e0:	4b06      	ldr	r3, [pc, #24]	; (80019fc <LL_RCC_SetADCClockSource+0x24>)
 80019e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019e4:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80019e8:	4904      	ldr	r1, [pc, #16]	; (80019fc <LL_RCC_SetADCClockSource+0x24>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4313      	orrs	r3, r2
 80019ee:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80019f0:	bf00      	nop
 80019f2:	370c      	adds	r7, #12
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	40021000 	.word	0x40021000

08001a00 <LL_RCC_PLL_Enable>:
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001a04:	4b05      	ldr	r3, [pc, #20]	; (8001a1c <LL_RCC_PLL_Enable+0x1c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a04      	ldr	r2, [pc, #16]	; (8001a1c <LL_RCC_PLL_Enable+0x1c>)
 8001a0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a0e:	6013      	str	r3, [r2, #0]
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000

08001a20 <LL_RCC_PLL_IsReady>:
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001a24:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <LL_RCC_PLL_IsReady+0x24>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a30:	bf0c      	ite	eq
 8001a32:	2301      	moveq	r3, #1
 8001a34:	2300      	movne	r3, #0
 8001a36:	b2db      	uxtb	r3, r3
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	40021000 	.word	0x40021000

08001a48 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
 8001a50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL, (Source & RCC_CFGR_PLLSRC) | PLLMul);
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	430b      	orrs	r3, r1
 8001a64:	4909      	ldr	r1, [pc, #36]	; (8001a8c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001a66:	4313      	orrs	r3, r2
 8001a68:	604b      	str	r3, [r1, #4]
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV, (Source & RCC_CFGR2_PREDIV));
 8001a6a:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6e:	f023 020f 	bic.w	r2, r3, #15
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f003 030f 	and.w	r3, r3, #15
 8001a78:	4904      	ldr	r1, [pc, #16]	; (8001a8c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001a7e:	bf00      	nop
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	40021000 	.word	0x40021000

08001a90 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001a98:	4b08      	ldr	r3, [pc, #32]	; (8001abc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a9a:	69da      	ldr	r2, [r3, #28]
 8001a9c:	4907      	ldr	r1, [pc, #28]	; (8001abc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001aa4:	4b05      	ldr	r3, [pc, #20]	; (8001abc <LL_APB1_GRP1_EnableClock+0x2c>)
 8001aa6:	69da      	ldr	r2, [r3, #28]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	bf00      	nop
 8001ab2:	3714      	adds	r7, #20
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr
 8001abc:	40021000 	.word	0x40021000

08001ac0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001ac8:	4b08      	ldr	r3, [pc, #32]	; (8001aec <LL_APB2_GRP1_EnableClock+0x2c>)
 8001aca:	699a      	ldr	r2, [r3, #24]
 8001acc:	4907      	ldr	r1, [pc, #28]	; (8001aec <LL_APB2_GRP1_EnableClock+0x2c>)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <LL_APB2_GRP1_EnableClock+0x2c>)
 8001ad6:	699a      	ldr	r2, [r3, #24]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4013      	ands	r3, r2
 8001adc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ade:	68fb      	ldr	r3, [r7, #12]
}
 8001ae0:	bf00      	nop
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	40021000 	.word	0x40021000

08001af0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <LL_FLASH_SetLatency+0x24>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f023 0207 	bic.w	r2, r3, #7
 8001b00:	4904      	ldr	r1, [pc, #16]	; (8001b14 <LL_FLASH_SetLatency+0x24>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	600b      	str	r3, [r1, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	40022000 	.word	0x40022000

08001b18 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001b1c:	4b04      	ldr	r3, [pc, #16]	; (8001b30 <LL_FLASH_GetLatency+0x18>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0307 	and.w	r3, r3, #7
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40022000 	.word	0x40022000

08001b34 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	d106      	bne.n	8001b50 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001b42:	4b09      	ldr	r3, [pc, #36]	; (8001b68 <LL_SYSTICK_SetClkSource+0x34>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a08      	ldr	r2, [pc, #32]	; (8001b68 <LL_SYSTICK_SetClkSource+0x34>)
 8001b48:	f043 0304 	orr.w	r3, r3, #4
 8001b4c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001b4e:	e005      	b.n	8001b5c <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001b50:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <LL_SYSTICK_SetClkSource+0x34>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a04      	ldr	r2, [pc, #16]	; (8001b68 <LL_SYSTICK_SetClkSource+0x34>)
 8001b56:	f023 0304 	bic.w	r3, r3, #4
 8001b5a:	6013      	str	r3, [r2, #0]
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000e010 	.word	0xe000e010

08001b6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001b70:	2001      	movs	r0, #1
 8001b72:	f7ff ffa5 	bl	8001ac0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001b76:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001b7a:	f7ff ff89 	bl	8001a90 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b7e:	2003      	movs	r0, #3
 8001b80:	f7ff fe70 	bl	8001864 <NVIC_SetPriorityGrouping>

  /* Configure the system clock */
  SystemClock_Config();
 8001b84:	f000 f816 	bl	8001bb4 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b88:	f7ff fe40 	bl	800180c <MX_GPIO_Init>
  MX_DMA_Init();
 8001b8c:	f7ff fe02 	bl	8001794 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b90:	f000 ff52 	bl	8002a38 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001b94:	f7ff fd20 	bl	80015d8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001b98:	f000 fbc0 	bl	800231c <MX_TIM2_Init>
  USART2_RegisterCallback(proccesDmaData);
 8001b9c:	4804      	ldr	r0, [pc, #16]	; (8001bb0 <main+0x44>)
 8001b9e:	f000 ff39 	bl	8002a14 <USART2_RegisterCallback>
    		uint8_t tx3[] = " bytes, load [in %]: ";
    		uint8_t tx4[] = "  %\n \r";
*/
    		while (1)
  {
    					USART2_CheckDmaReception();
 8001ba2:	f001 f821 	bl	8002be8 <USART2_CheckDmaReception>
    					strcat(final,pomoc3);
    					strcat(final,tx4);

    				  USART2_PutBuffer(final, strlen(final));
  */
    				  LL_mDelay(800);
 8001ba6:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001baa:	f7ff fc07 	bl	80013bc <LL_mDelay>
    					USART2_CheckDmaReception();
 8001bae:	e7f8      	b.n	8001ba2 <main+0x36>
 8001bb0:	08001c45 	.word	0x08001c45

08001bb4 <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */

void SystemClock_Config(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001bb8:	2000      	movs	r0, #0
 8001bba:	f7ff ff99 	bl	8001af0 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8001bbe:	f7ff ffab 	bl	8001b18 <LL_FLASH_GetLatency>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <SystemClock_Config+0x18>
  {
  Error_Handler();
 8001bc8:	f000 f880 	bl	8001ccc <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8001bcc:	f7ff fe6e 	bl	80018ac <LL_RCC_HSI_Enable>


  while(LL_RCC_HSI_IsReady() != 1)
 8001bd0:	bf00      	nop
 8001bd2:	f7ff fe7b 	bl	80018cc <LL_RCC_HSI_IsReady>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d1fa      	bne.n	8001bd2 <SystemClock_Config+0x1e>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001bdc:	2010      	movs	r0, #16
 8001bde:	f7ff fe87 	bl	80018f0 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_4);
 8001be2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff ff2e 	bl	8001a48 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001bec:	f7ff ff08 	bl	8001a00 <LL_RCC_PLL_Enable>


  while(LL_RCC_PLL_IsReady() != 1)
 8001bf0:	bf00      	nop
 8001bf2:	f7ff ff15 	bl	8001a20 <LL_RCC_PLL_IsReady>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d1fa      	bne.n	8001bf2 <SystemClock_Config+0x3e>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	f7ff feaf 	bl	8001960 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001c02:	2000      	movs	r0, #0
 8001c04:	f7ff fec0 	bl	8001988 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f7ff fed1 	bl	80019b0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f7ff fe84 	bl	800191c <LL_RCC_SetSysClkSource>


  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001c14:	bf00      	nop
 8001c16:	f7ff fe95 	bl	8001944 <LL_RCC_GetSysClkSource>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1fa      	bne.n	8001c16 <SystemClock_Config+0x62>
  {

  }
  LL_Init1msTick(8000000);
 8001c20:	4807      	ldr	r0, [pc, #28]	; (8001c40 <SystemClock_Config+0x8c>)
 8001c22:	f7ff fbbd 	bl	80013a0 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8001c26:	2004      	movs	r0, #4
 8001c28:	f7ff ff84 	bl	8001b34 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 8001c2c:	4804      	ldr	r0, [pc, #16]	; (8001c40 <SystemClock_Config+0x8c>)
 8001c2e:	f7ff fbe9 	bl	8001404 <LL_SetSystemCoreClock>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSRC_PLL_DIV_1);
 8001c32:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001c36:	f7ff fecf 	bl	80019d8 <LL_RCC_SetADCClockSource>
}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	007a1200 	.word	0x007a1200

08001c44 <proccesDmaData>:

char pole[]=" ";
void proccesDmaData(uint8_t sign)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
	/* Process received data */
		// type your algorithm here:
		if (start==0 && sign=='$'){				// zaciatok
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	; (8001cc0 <proccesDmaData+0x7c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d105      	bne.n	8001c62 <proccesDmaData+0x1e>
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	2b24      	cmp	r3, #36	; 0x24
 8001c5a:	d102      	bne.n	8001c62 <proccesDmaData+0x1e>
					start=1;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	; (8001cc0 <proccesDmaData+0x7c>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	601a      	str	r2, [r3, #0]
		}

		if(start==1 && sign!=0){					//nacitavanie slova
 8001c62:	4b17      	ldr	r3, [pc, #92]	; (8001cc0 <proccesDmaData+0x7c>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d10c      	bne.n	8001c84 <proccesDmaData+0x40>
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d009      	beq.n	8001c84 <proccesDmaData+0x40>
			poc_prijatych++;
 8001c70:	4b14      	ldr	r3, [pc, #80]	; (8001cc4 <proccesDmaData+0x80>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	3301      	adds	r3, #1
 8001c76:	4a13      	ldr	r2, [pc, #76]	; (8001cc4 <proccesDmaData+0x80>)
 8001c78:	6013      	str	r3, [r2, #0]
			pole[poc_prijatych]=sign;
 8001c7a:	4b12      	ldr	r3, [pc, #72]	; (8001cc4 <proccesDmaData+0x80>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4912      	ldr	r1, [pc, #72]	; (8001cc8 <proccesDmaData+0x84>)
 8001c80:	79fa      	ldrb	r2, [r7, #7]
 8001c82:	54ca      	strb	r2, [r1, r3]
		}

		if (poc_prijatych==10 && start == 1){	//10
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <proccesDmaData+0x80>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b0a      	cmp	r3, #10
 8001c8a:	d109      	bne.n	8001ca0 <proccesDmaData+0x5c>
 8001c8c:	4b0c      	ldr	r3, [pc, #48]	; (8001cc0 <proccesDmaData+0x7c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d105      	bne.n	8001ca0 <proccesDmaData+0x5c>
					start=0;
 8001c94:	4b0a      	ldr	r3, [pc, #40]	; (8001cc0 <proccesDmaData+0x7c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
					poc_prijatych=0;
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <proccesDmaData+0x80>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
		}
		if (start==1 && sign=='$'){				// konec
 8001ca0:	4b07      	ldr	r3, [pc, #28]	; (8001cc0 <proccesDmaData+0x7c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b01      	cmp	r3, #1
 8001ca6:	d105      	bne.n	8001cb4 <proccesDmaData+0x70>
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	2b24      	cmp	r3, #36	; 0x24
 8001cac:	d102      	bne.n	8001cb4 <proccesDmaData+0x70>
					start=0;
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <proccesDmaData+0x7c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
				}

}
 8001cb4:	bf00      	nop
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	20000024 	.word	0x20000024
 8001cc4:	20000028 	.word	0x20000028
 8001cc8:	20000000 	.word	0x20000000

08001ccc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
	...

08001cdc <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	3b01      	subs	r3, #1
 8001cea:	4a0b      	ldr	r2, [pc, #44]	; (8001d18 <LL_DMA_DisableChannel+0x3c>)
 8001cec:	5cd3      	ldrb	r3, [r2, r3]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4413      	add	r3, r2
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	3a01      	subs	r2, #1
 8001cfa:	4907      	ldr	r1, [pc, #28]	; (8001d18 <LL_DMA_DisableChannel+0x3c>)
 8001cfc:	5c8a      	ldrb	r2, [r1, r2]
 8001cfe:	4611      	mov	r1, r2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	440a      	add	r2, r1
 8001d04:	f023 0301 	bic.w	r3, r3, #1
 8001d08:	6013      	str	r3, [r2, #0]
}
 8001d0a:	bf00      	nop
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
 8001d16:	bf00      	nop
 8001d18:	08002d94 	.word	0x08002d94

08001d1c <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001d30:	bf0c      	ite	eq
 8001d32:	2301      	moveq	r3, #1
 8001d34:	2300      	movne	r3, #0
 8001d36:	b2db      	uxtb	r3, r3
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d58:	bf0c      	ite	eq
 8001d5a:	2301      	moveq	r3, #1
 8001d5c:	2300      	movne	r3, #0
 8001d5e:	b2db      	uxtb	r3, r3
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d80:	bf0c      	ite	eq
 8001d82:	2301      	moveq	r3, #1
 8001d84:	2300      	movne	r3, #0
 8001d86:	b2db      	uxtb	r3, r3
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	370c      	adds	r7, #12
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001da2:	605a      	str	r2, [r3, #4]
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dbe:	605a      	str	r2, [r3, #4]
}
 8001dc0:	bf00      	nop
 8001dc2:	370c      	adds	r7, #12
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001dda:	605a      	str	r2, [r3, #4]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69db      	ldr	r3, [r3, #28]
 8001df4:	f003 0310 	and.w	r3, r3, #16
 8001df8:	2b10      	cmp	r3, #16
 8001dfa:	bf0c      	ite	eq
 8001dfc:	2301      	moveq	r3, #1
 8001dfe:	2300      	movne	r3, #0
 8001e00:	b2db      	uxtb	r3, r3
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr

08001e0e <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b083      	sub	sp, #12
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e1e:	2b40      	cmp	r3, #64	; 0x40
 8001e20:	bf0c      	ite	eq
 8001e22:	2301      	moveq	r3, #1
 8001e24:	2300      	movne	r3, #0
 8001e26:	b2db      	uxtb	r3, r3
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2210      	movs	r2, #16
 8001e40:	621a      	str	r2, [r3, #32]
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e60:	e7fe      	b.n	8001e60 <HardFault_Handler+0x4>

08001e62 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e66:	e7fe      	b.n	8001e66 <MemManage_Handler+0x4>

08001e68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e6c:	e7fe      	b.n	8001e6c <BusFault_Handler+0x4>

08001e6e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e72:	e7fe      	b.n	8001e72 <UsageFault_Handler+0x4>

08001e74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001eb0:	480c      	ldr	r0, [pc, #48]	; (8001ee4 <DMA1_Channel6_IRQHandler+0x38>)
 8001eb2:	f7ff ff33 	bl	8001d1c <LL_DMA_IsActiveFlag_TC6>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d105      	bne.n	8001ec8 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001ebc:	f000 fe94 	bl	8002be8 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001ec0:	4808      	ldr	r0, [pc, #32]	; (8001ee4 <DMA1_Channel6_IRQHandler+0x38>)
 8001ec2:	f7ff ff67 	bl	8001d94 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001ec6:	e00a      	b.n	8001ede <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001ec8:	4806      	ldr	r0, [pc, #24]	; (8001ee4 <DMA1_Channel6_IRQHandler+0x38>)
 8001eca:	f7ff ff4f 	bl	8001d6c <LL_DMA_IsActiveFlag_HT6>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d104      	bne.n	8001ede <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001ed4:	f000 fe88 	bl	8002be8 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001ed8:	4802      	ldr	r0, [pc, #8]	; (8001ee4 <DMA1_Channel6_IRQHandler+0x38>)
 8001eda:	f7ff ff77 	bl	8001dcc <LL_DMA_ClearFlag_HT6>
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40020000 	.word	0x40020000

08001ee8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001eec:	480a      	ldr	r0, [pc, #40]	; (8001f18 <DMA1_Channel7_IRQHandler+0x30>)
 8001eee:	f7ff ff29 	bl	8001d44 <LL_DMA_IsActiveFlag_TC7>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d10d      	bne.n	8001f14 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001ef8:	4807      	ldr	r0, [pc, #28]	; (8001f18 <DMA1_Channel7_IRQHandler+0x30>)
 8001efa:	f7ff ff59 	bl	8001db0 <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001efe:	bf00      	nop
 8001f00:	4806      	ldr	r0, [pc, #24]	; (8001f1c <DMA1_Channel7_IRQHandler+0x34>)
 8001f02:	f7ff ff84 	bl	8001e0e <LL_USART_IsActiveFlag_TC>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0f9      	beq.n	8001f00 <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001f0c:	2107      	movs	r1, #7
 8001f0e:	4802      	ldr	r0, [pc, #8]	; (8001f18 <DMA1_Channel7_IRQHandler+0x30>)
 8001f10:	f7ff fee4 	bl	8001cdc <LL_DMA_DisableChannel>
	}
}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40020000 	.word	0x40020000
 8001f1c:	40004400 	.word	0x40004400

08001f20 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
	...

08001f30 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001f34:	4806      	ldr	r0, [pc, #24]	; (8001f50 <USART2_IRQHandler+0x20>)
 8001f36:	f7ff ff57 	bl	8001de8 <LL_USART_IsActiveFlag_IDLE>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d004      	beq.n	8001f4a <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001f40:	f000 fe52 	bl	8002be8 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001f44:	4802      	ldr	r0, [pc, #8]	; (8001f50 <USART2_IRQHandler+0x20>)
 8001f46:	f7ff ff75 	bl	8001e34 <LL_USART_ClearFlag_IDLE>
	}
}
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40004400 	.word	0x40004400

08001f54 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f58:	4b1f      	ldr	r3, [pc, #124]	; (8001fd8 <SystemInit+0x84>)
 8001f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f5e:	4a1e      	ldr	r2, [pc, #120]	; (8001fd8 <SystemInit+0x84>)
 8001f60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001f68:	4b1c      	ldr	r3, [pc, #112]	; (8001fdc <SystemInit+0x88>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a1b      	ldr	r2, [pc, #108]	; (8001fdc <SystemInit+0x88>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001f74:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <SystemInit+0x88>)
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	4918      	ldr	r1, [pc, #96]	; (8001fdc <SystemInit+0x88>)
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <SystemInit+0x8c>)
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001f80:	4b16      	ldr	r3, [pc, #88]	; (8001fdc <SystemInit+0x88>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a15      	ldr	r2, [pc, #84]	; (8001fdc <SystemInit+0x88>)
 8001f86:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f90:	4b12      	ldr	r3, [pc, #72]	; (8001fdc <SystemInit+0x88>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a11      	ldr	r2, [pc, #68]	; (8001fdc <SystemInit+0x88>)
 8001f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f9a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	; (8001fdc <SystemInit+0x88>)
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	4a0e      	ldr	r2, [pc, #56]	; (8001fdc <SystemInit+0x88>)
 8001fa2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001fa6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001fa8:	4b0c      	ldr	r3, [pc, #48]	; (8001fdc <SystemInit+0x88>)
 8001faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fac:	4a0b      	ldr	r2, [pc, #44]	; (8001fdc <SystemInit+0x88>)
 8001fae:	f023 030f 	bic.w	r3, r3, #15
 8001fb2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001fb4:	4b09      	ldr	r3, [pc, #36]	; (8001fdc <SystemInit+0x88>)
 8001fb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fb8:	4908      	ldr	r1, [pc, #32]	; (8001fdc <SystemInit+0x88>)
 8001fba:	4b0a      	ldr	r3, [pc, #40]	; (8001fe4 <SystemInit+0x90>)
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001fc0:	4b06      	ldr	r3, [pc, #24]	; (8001fdc <SystemInit+0x88>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001fc6:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <SystemInit+0x84>)
 8001fc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fcc:	609a      	str	r2, [r3, #8]
#endif
}
 8001fce:	bf00      	nop
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	e000ed00 	.word	0xe000ed00
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	f87fc00c 	.word	0xf87fc00c
 8001fe4:	ff00fccc 	.word	0xff00fccc

08001fe8 <NVIC_GetPriorityGrouping>:
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fec:	4b04      	ldr	r3, [pc, #16]	; (8002000 <NVIC_GetPriorityGrouping+0x18>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	0a1b      	lsrs	r3, r3, #8
 8001ff2:	f003 0307 	and.w	r3, r3, #7
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <NVIC_EnableIRQ>:
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	f003 021f 	and.w	r2, r3, #31
 8002014:	4907      	ldr	r1, [pc, #28]	; (8002034 <NVIC_EnableIRQ+0x30>)
 8002016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201a:	095b      	lsrs	r3, r3, #5
 800201c:	2001      	movs	r0, #1
 800201e:	fa00 f202 	lsl.w	r2, r0, r2
 8002022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002026:	bf00      	nop
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	e000e100 	.word	0xe000e100

08002038 <NVIC_SetPriority>:
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	6039      	str	r1, [r7, #0]
 8002042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8002044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002048:	2b00      	cmp	r3, #0
 800204a:	da0b      	bge.n	8002064 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	b2da      	uxtb	r2, r3
 8002050:	490c      	ldr	r1, [pc, #48]	; (8002084 <NVIC_SetPriority+0x4c>)
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	f003 030f 	and.w	r3, r3, #15
 8002058:	3b04      	subs	r3, #4
 800205a:	0112      	lsls	r2, r2, #4
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	440b      	add	r3, r1
 8002060:	761a      	strb	r2, [r3, #24]
}
 8002062:	e009      	b.n	8002078 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	b2da      	uxtb	r2, r3
 8002068:	4907      	ldr	r1, [pc, #28]	; (8002088 <NVIC_SetPriority+0x50>)
 800206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206e:	0112      	lsls	r2, r2, #4
 8002070:	b2d2      	uxtb	r2, r2
 8002072:	440b      	add	r3, r1
 8002074:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr
 8002084:	e000ed00 	.word	0xe000ed00
 8002088:	e000e100 	.word	0xe000e100

0800208c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800208c:	b480      	push	{r7}
 800208e:	b089      	sub	sp, #36	; 0x24
 8002090:	af00      	add	r7, sp, #0
 8002092:	60f8      	str	r0, [r7, #12]
 8002094:	60b9      	str	r1, [r7, #8]
 8002096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f003 0307 	and.w	r3, r3, #7
 800209e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	f1c3 0307 	rsb	r3, r3, #7
 80020a6:	2b04      	cmp	r3, #4
 80020a8:	bf28      	it	cs
 80020aa:	2304      	movcs	r3, #4
 80020ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	3304      	adds	r3, #4
 80020b2:	2b06      	cmp	r3, #6
 80020b4:	d902      	bls.n	80020bc <NVIC_EncodePriority+0x30>
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	3b03      	subs	r3, #3
 80020ba:	e000      	b.n	80020be <NVIC_EncodePriority+0x32>
 80020bc:	2300      	movs	r3, #0
 80020be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020c0:	f04f 32ff 	mov.w	r2, #4294967295
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ca:	43da      	mvns	r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	401a      	ands	r2, r3
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020d4:	f04f 31ff 	mov.w	r1, #4294967295
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	fa01 f303 	lsl.w	r3, r1, r3
 80020de:	43d9      	mvns	r1, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e4:	4313      	orrs	r3, r2
         );
}
 80020e6:	4618      	mov	r0, r3
 80020e8:	3724      	adds	r7, #36	; 0x24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr
	...

080020f4 <LL_AHB1_GRP1_EnableClock>:
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80020fe:	695a      	ldr	r2, [r3, #20]
 8002100:	4907      	ldr	r1, [pc, #28]	; (8002120 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4313      	orrs	r3, r2
 8002106:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4013      	ands	r3, r2
 8002110:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002112:	68fb      	ldr	r3, [r7, #12]
}
 8002114:	bf00      	nop
 8002116:	3714      	adds	r7, #20
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40021000 	.word	0x40021000

08002124 <LL_APB1_GRP1_EnableClock>:
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 800212c:	4b08      	ldr	r3, [pc, #32]	; (8002150 <LL_APB1_GRP1_EnableClock+0x2c>)
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	4907      	ldr	r1, [pc, #28]	; (8002150 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4313      	orrs	r3, r2
 8002136:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002138:	4b05      	ldr	r3, [pc, #20]	; (8002150 <LL_APB1_GRP1_EnableClock+0x2c>)
 800213a:	69da      	ldr	r2, [r3, #28]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4013      	ands	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002142:	68fb      	ldr	r3, [r7, #12]
}
 8002144:	bf00      	nop
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	40021000 	.word	0x40021000

08002154 <LL_TIM_DisableARRPreload>:
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	601a      	str	r2, [r3, #0]
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_TIM_OC_DisableFast>:
{
 8002174:	b4b0      	push	{r4, r5, r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d028      	beq.n	80021d6 <LL_TIM_OC_DisableFast+0x62>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	2b04      	cmp	r3, #4
 8002188:	d023      	beq.n	80021d2 <LL_TIM_OC_DisableFast+0x5e>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	2b10      	cmp	r3, #16
 800218e:	d01e      	beq.n	80021ce <LL_TIM_OC_DisableFast+0x5a>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	2b40      	cmp	r3, #64	; 0x40
 8002194:	d019      	beq.n	80021ca <LL_TIM_OC_DisableFast+0x56>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800219c:	d013      	beq.n	80021c6 <LL_TIM_OC_DisableFast+0x52>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021a4:	d00d      	beq.n	80021c2 <LL_TIM_OC_DisableFast+0x4e>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021ac:	d007      	beq.n	80021be <LL_TIM_OC_DisableFast+0x4a>
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021b4:	d101      	bne.n	80021ba <LL_TIM_OC_DisableFast+0x46>
 80021b6:	2307      	movs	r3, #7
 80021b8:	e00e      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021ba:	2308      	movs	r3, #8
 80021bc:	e00c      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021be:	2306      	movs	r3, #6
 80021c0:	e00a      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021c2:	2305      	movs	r3, #5
 80021c4:	e008      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021c6:	2304      	movs	r3, #4
 80021c8:	e006      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021ca:	2303      	movs	r3, #3
 80021cc:	e004      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e002      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021d2:	2301      	movs	r3, #1
 80021d4:	e000      	b.n	80021d8 <LL_TIM_OC_DisableFast+0x64>
 80021d6:	2300      	movs	r3, #0
 80021d8:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	3318      	adds	r3, #24
 80021de:	461a      	mov	r2, r3
 80021e0:	4629      	mov	r1, r5
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <LL_TIM_OC_DisableFast+0x94>)
 80021e4:	5c5b      	ldrb	r3, [r3, r1]
 80021e6:	4413      	add	r3, r2
 80021e8:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80021ea:	6822      	ldr	r2, [r4, #0]
 80021ec:	4629      	mov	r1, r5
 80021ee:	4b07      	ldr	r3, [pc, #28]	; (800220c <LL_TIM_OC_DisableFast+0x98>)
 80021f0:	5c5b      	ldrb	r3, [r3, r1]
 80021f2:	4619      	mov	r1, r3
 80021f4:	2304      	movs	r3, #4
 80021f6:	408b      	lsls	r3, r1
 80021f8:	43db      	mvns	r3, r3
 80021fa:	4013      	ands	r3, r2
 80021fc:	6023      	str	r3, [r4, #0]
}
 80021fe:	bf00      	nop
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bcb0      	pop	{r4, r5, r7}
 8002206:	4770      	bx	lr
 8002208:	08002db4 	.word	0x08002db4
 800220c:	08002dc0 	.word	0x08002dc0

08002210 <LL_TIM_OC_EnablePreload>:
{
 8002210:	b4b0      	push	{r4, r5, r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d028      	beq.n	8002272 <LL_TIM_OC_EnablePreload+0x62>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	2b04      	cmp	r3, #4
 8002224:	d023      	beq.n	800226e <LL_TIM_OC_EnablePreload+0x5e>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	2b10      	cmp	r3, #16
 800222a:	d01e      	beq.n	800226a <LL_TIM_OC_EnablePreload+0x5a>
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	2b40      	cmp	r3, #64	; 0x40
 8002230:	d019      	beq.n	8002266 <LL_TIM_OC_EnablePreload+0x56>
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002238:	d013      	beq.n	8002262 <LL_TIM_OC_EnablePreload+0x52>
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002240:	d00d      	beq.n	800225e <LL_TIM_OC_EnablePreload+0x4e>
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002248:	d007      	beq.n	800225a <LL_TIM_OC_EnablePreload+0x4a>
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002250:	d101      	bne.n	8002256 <LL_TIM_OC_EnablePreload+0x46>
 8002252:	2307      	movs	r3, #7
 8002254:	e00e      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 8002256:	2308      	movs	r3, #8
 8002258:	e00c      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 800225a:	2306      	movs	r3, #6
 800225c:	e00a      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 800225e:	2305      	movs	r3, #5
 8002260:	e008      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 8002262:	2304      	movs	r3, #4
 8002264:	e006      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 8002266:	2303      	movs	r3, #3
 8002268:	e004      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 800226a:	2302      	movs	r3, #2
 800226c:	e002      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <LL_TIM_OC_EnablePreload+0x64>
 8002272:	2300      	movs	r3, #0
 8002274:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	3318      	adds	r3, #24
 800227a:	461a      	mov	r2, r3
 800227c:	4629      	mov	r1, r5
 800227e:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <LL_TIM_OC_EnablePreload+0x94>)
 8002280:	5c5b      	ldrb	r3, [r3, r1]
 8002282:	4413      	add	r3, r2
 8002284:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002286:	6822      	ldr	r2, [r4, #0]
 8002288:	4629      	mov	r1, r5
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <LL_TIM_OC_EnablePreload+0x98>)
 800228c:	5c5b      	ldrb	r3, [r3, r1]
 800228e:	4619      	mov	r1, r3
 8002290:	2308      	movs	r3, #8
 8002292:	408b      	lsls	r3, r1
 8002294:	4313      	orrs	r3, r2
 8002296:	6023      	str	r3, [r4, #0]
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	bcb0      	pop	{r4, r5, r7}
 80022a0:	4770      	bx	lr
 80022a2:	bf00      	nop
 80022a4:	08002db4 	.word	0x08002db4
 80022a8:	08002dc0 	.word	0x08002dc0

080022ac <LL_TIM_SetClockSource>:
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80022be:	f023 0307 	bic.w	r3, r3, #7
 80022c2:	683a      	ldr	r2, [r7, #0]
 80022c4:	431a      	orrs	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	609a      	str	r2, [r3, #8]
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <LL_TIM_SetTriggerOutput>:
{
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	431a      	orrs	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	605a      	str	r2, [r3, #4]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <LL_TIM_DisableMasterSlaveMode>:
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	609a      	str	r2, [r3, #8]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b094      	sub	sp, #80	; 0x50
 8002320:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002322:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002326:	2200      	movs	r2, #0
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	605a      	str	r2, [r3, #4]
 800232c:	609a      	str	r2, [r3, #8]
 800232e:	60da      	str	r2, [r3, #12]
 8002330:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8002332:	f107 031c 	add.w	r3, r7, #28
 8002336:	2220      	movs	r2, #32
 8002338:	2100      	movs	r1, #0
 800233a:	4618      	mov	r0, r3
 800233c:	f000 fd16 	bl	8002d6c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
 8002348:	609a      	str	r2, [r3, #8]
 800234a:	60da      	str	r2, [r3, #12]
 800234c:	611a      	str	r2, [r3, #16]
 800234e:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8002350:	2001      	movs	r0, #1
 8002352:	f7ff fee7 	bl	8002124 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002356:	f7ff fe47 	bl	8001fe8 <NVIC_GetPriorityGrouping>
 800235a:	4603      	mov	r3, r0
 800235c:	2200      	movs	r2, #0
 800235e:	2100      	movs	r1, #0
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fe93 	bl	800208c <NVIC_EncodePriority>
 8002366:	4603      	mov	r3, r0
 8002368:	4619      	mov	r1, r3
 800236a:	201c      	movs	r0, #28
 800236c:	f7ff fe64 	bl	8002038 <NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8002370:	201c      	movs	r0, #28
 8002372:	f7ff fe47 	bl	8002004 <NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 0;
 8002376:	2300      	movs	r3, #0
 8002378:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800237a:	2300      	movs	r3, #0
 800237c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 0;
 800237e:	2300      	movs	r3, #0
 8002380:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002382:	2300      	movs	r3, #0
 8002384:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002386:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800238a:	4619      	mov	r1, r3
 800238c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002390:	f7fe fb9a 	bl	8000ac8 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8002394:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002398:	f7ff fedc 	bl	8002154 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 800239c:	2100      	movs	r1, #0
 800239e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023a2:	f7ff ff83 	bl	80022ac <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 80023a6:	2101      	movs	r1, #1
 80023a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023ac:	f7ff ff30 	bl	8002210 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80023b0:	2360      	movs	r3, #96	; 0x60
 80023b2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80023b8:	2300      	movs	r3, #0
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80023bc:	2300      	movs	r3, #0
 80023be:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80023c4:	f107 031c 	add.w	r3, r7, #28
 80023c8:	461a      	mov	r2, r3
 80023ca:	2101      	movs	r1, #1
 80023cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023d0:	f7fe fbee 	bl	8000bb0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 80023d4:	2101      	movs	r1, #1
 80023d6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023da:	f7ff fecb 	bl	8002174 <LL_TIM_OC_DisableFast>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 80023de:	2300      	movs	r3, #0
 80023e0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80023e2:	2300      	movs	r3, #0
 80023e4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80023e6:	2300      	movs	r3, #0
 80023e8:	627b      	str	r3, [r7, #36]	; 0x24
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80023ea:	f107 031c 	add.w	r3, r7, #28
 80023ee:	461a      	mov	r2, r3
 80023f0:	2110      	movs	r1, #16
 80023f2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023f6:	f7fe fbdb 	bl	8000bb0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 80023fa:	2110      	movs	r1, #16
 80023fc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002400:	f7ff feb8 	bl	8002174 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8002404:	2100      	movs	r1, #0
 8002406:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800240a:	f7ff ff64 	bl	80022d6 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800240e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002412:	f7ff ff73 	bl	80022fc <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002416:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800241a:	f7ff fe6b 	bl	80020f4 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 800241e:	2320      	movs	r3, #32
 8002420:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002422:	2302      	movs	r3, #2
 8002424:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800242e:	2300      	movs	r3, #0
 8002430:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8002432:	2301      	movs	r3, #1
 8002434:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002436:	1d3b      	adds	r3, r7, #4
 8002438:	4619      	mov	r1, r3
 800243a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800243e:	f7fe f89c 	bl	800057a <LL_GPIO_Init>

}
 8002442:	bf00      	nop
 8002444:	3750      	adds	r7, #80	; 0x50
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
	...

0800244c <NVIC_EnableIRQ>:
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	4603      	mov	r3, r0
 8002454:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002456:	79fb      	ldrb	r3, [r7, #7]
 8002458:	f003 021f 	and.w	r2, r3, #31
 800245c:	4907      	ldr	r1, [pc, #28]	; (800247c <NVIC_EnableIRQ+0x30>)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	095b      	lsrs	r3, r3, #5
 8002464:	2001      	movs	r0, #1
 8002466:	fa00 f202 	lsl.w	r2, r0, r2
 800246a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800246e:	bf00      	nop
 8002470:	370c      	adds	r7, #12
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	e000e100 	.word	0xe000e100

08002480 <NVIC_SetPriority>:
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	6039      	str	r1, [r7, #0]
 800248a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800248c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002490:	2b00      	cmp	r3, #0
 8002492:	da0b      	bge.n	80024ac <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	b2da      	uxtb	r2, r3
 8002498:	490c      	ldr	r1, [pc, #48]	; (80024cc <NVIC_SetPriority+0x4c>)
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	f003 030f 	and.w	r3, r3, #15
 80024a0:	3b04      	subs	r3, #4
 80024a2:	0112      	lsls	r2, r2, #4
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	761a      	strb	r2, [r3, #24]
}
 80024aa:	e009      	b.n	80024c0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	b2da      	uxtb	r2, r3
 80024b0:	4907      	ldr	r1, [pc, #28]	; (80024d0 <NVIC_SetPriority+0x50>)
 80024b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b6:	0112      	lsls	r2, r2, #4
 80024b8:	b2d2      	uxtb	r2, r2
 80024ba:	440b      	add	r3, r1
 80024bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	e000ed00 	.word	0xe000ed00
 80024d0:	e000e100 	.word	0xe000e100

080024d4 <LL_DMA_EnableChannel>:
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	3b01      	subs	r3, #1
 80024e2:	4a0b      	ldr	r2, [pc, #44]	; (8002510 <LL_DMA_EnableChannel+0x3c>)
 80024e4:	5cd3      	ldrb	r3, [r2, r3]
 80024e6:	461a      	mov	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4413      	add	r3, r2
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	3a01      	subs	r2, #1
 80024f2:	4907      	ldr	r1, [pc, #28]	; (8002510 <LL_DMA_EnableChannel+0x3c>)
 80024f4:	5c8a      	ldrb	r2, [r1, r2]
 80024f6:	4611      	mov	r1, r2
 80024f8:	687a      	ldr	r2, [r7, #4]
 80024fa:	440a      	add	r2, r1
 80024fc:	f043 0301 	orr.w	r3, r3, #1
 8002500:	6013      	str	r3, [r2, #0]
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	08002dcc 	.word	0x08002dcc

08002514 <LL_DMA_DisableChannel>:
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	3b01      	subs	r3, #1
 8002522:	4a0b      	ldr	r2, [pc, #44]	; (8002550 <LL_DMA_DisableChannel+0x3c>)
 8002524:	5cd3      	ldrb	r3, [r2, r3]
 8002526:	461a      	mov	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4413      	add	r3, r2
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	3a01      	subs	r2, #1
 8002532:	4907      	ldr	r1, [pc, #28]	; (8002550 <LL_DMA_DisableChannel+0x3c>)
 8002534:	5c8a      	ldrb	r2, [r1, r2]
 8002536:	4611      	mov	r1, r2
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	440a      	add	r2, r1
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	6013      	str	r3, [r2, #0]
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	08002dcc 	.word	0x08002dcc

08002554 <LL_DMA_SetDataTransferDirection>:
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	3b01      	subs	r3, #1
 8002564:	4a0d      	ldr	r2, [pc, #52]	; (800259c <LL_DMA_SetDataTransferDirection+0x48>)
 8002566:	5cd3      	ldrb	r3, [r2, r3]
 8002568:	461a      	mov	r2, r3
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	4413      	add	r3, r2
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002574:	f023 0310 	bic.w	r3, r3, #16
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	3a01      	subs	r2, #1
 800257c:	4907      	ldr	r1, [pc, #28]	; (800259c <LL_DMA_SetDataTransferDirection+0x48>)
 800257e:	5c8a      	ldrb	r2, [r1, r2]
 8002580:	4611      	mov	r1, r2
 8002582:	68fa      	ldr	r2, [r7, #12]
 8002584:	440a      	add	r2, r1
 8002586:	4611      	mov	r1, r2
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	4313      	orrs	r3, r2
 800258c:	600b      	str	r3, [r1, #0]
}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	08002dcc 	.word	0x08002dcc

080025a0 <LL_DMA_GetDataTransferDirection>:
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	3b01      	subs	r3, #1
 80025ae:	4a07      	ldr	r2, [pc, #28]	; (80025cc <LL_DMA_GetDataTransferDirection+0x2c>)
 80025b0:	5cd3      	ldrb	r3, [r2, r3]
 80025b2:	461a      	mov	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4413      	add	r3, r2
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	f244 0310 	movw	r3, #16400	; 0x4010
 80025be:	4013      	ands	r3, r2
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	08002dcc 	.word	0x08002dcc

080025d0 <LL_DMA_SetMode>:
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	3b01      	subs	r3, #1
 80025e0:	4a0c      	ldr	r2, [pc, #48]	; (8002614 <LL_DMA_SetMode+0x44>)
 80025e2:	5cd3      	ldrb	r3, [r2, r3]
 80025e4:	461a      	mov	r2, r3
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	4413      	add	r3, r2
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f023 0220 	bic.w	r2, r3, #32
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	4907      	ldr	r1, [pc, #28]	; (8002614 <LL_DMA_SetMode+0x44>)
 80025f6:	5ccb      	ldrb	r3, [r1, r3]
 80025f8:	4619      	mov	r1, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	440b      	add	r3, r1
 80025fe:	4619      	mov	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4313      	orrs	r3, r2
 8002604:	600b      	str	r3, [r1, #0]
}
 8002606:	bf00      	nop
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	08002dcc 	.word	0x08002dcc

08002618 <LL_DMA_SetPeriphIncMode>:
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	3b01      	subs	r3, #1
 8002628:	4a0c      	ldr	r2, [pc, #48]	; (800265c <LL_DMA_SetPeriphIncMode+0x44>)
 800262a:	5cd3      	ldrb	r3, [r2, r3]
 800262c:	461a      	mov	r2, r3
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	4413      	add	r3, r2
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	3b01      	subs	r3, #1
 800263c:	4907      	ldr	r1, [pc, #28]	; (800265c <LL_DMA_SetPeriphIncMode+0x44>)
 800263e:	5ccb      	ldrb	r3, [r1, r3]
 8002640:	4619      	mov	r1, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	440b      	add	r3, r1
 8002646:	4619      	mov	r1, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
}
 800264e:	bf00      	nop
 8002650:	3714      	adds	r7, #20
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	08002dcc 	.word	0x08002dcc

08002660 <LL_DMA_SetMemoryIncMode>:
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	3b01      	subs	r3, #1
 8002670:	4a0c      	ldr	r2, [pc, #48]	; (80026a4 <LL_DMA_SetMemoryIncMode+0x44>)
 8002672:	5cd3      	ldrb	r3, [r2, r3]
 8002674:	461a      	mov	r2, r3
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4413      	add	r3, r2
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	3b01      	subs	r3, #1
 8002684:	4907      	ldr	r1, [pc, #28]	; (80026a4 <LL_DMA_SetMemoryIncMode+0x44>)
 8002686:	5ccb      	ldrb	r3, [r1, r3]
 8002688:	4619      	mov	r1, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	440b      	add	r3, r1
 800268e:	4619      	mov	r1, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4313      	orrs	r3, r2
 8002694:	600b      	str	r3, [r1, #0]
}
 8002696:	bf00      	nop
 8002698:	3714      	adds	r7, #20
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	08002dcc 	.word	0x08002dcc

080026a8 <LL_DMA_SetPeriphSize>:
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	60f8      	str	r0, [r7, #12]
 80026b0:	60b9      	str	r1, [r7, #8]
 80026b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	3b01      	subs	r3, #1
 80026b8:	4a0c      	ldr	r2, [pc, #48]	; (80026ec <LL_DMA_SetPeriphSize+0x44>)
 80026ba:	5cd3      	ldrb	r3, [r2, r3]
 80026bc:	461a      	mov	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4413      	add	r3, r2
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	3b01      	subs	r3, #1
 80026cc:	4907      	ldr	r1, [pc, #28]	; (80026ec <LL_DMA_SetPeriphSize+0x44>)
 80026ce:	5ccb      	ldrb	r3, [r1, r3]
 80026d0:	4619      	mov	r1, r3
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	440b      	add	r3, r1
 80026d6:	4619      	mov	r1, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	4313      	orrs	r3, r2
 80026dc:	600b      	str	r3, [r1, #0]
}
 80026de:	bf00      	nop
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e8:	4770      	bx	lr
 80026ea:	bf00      	nop
 80026ec:	08002dcc 	.word	0x08002dcc

080026f0 <LL_DMA_SetMemorySize>:
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	3b01      	subs	r3, #1
 8002700:	4a0c      	ldr	r2, [pc, #48]	; (8002734 <LL_DMA_SetMemorySize+0x44>)
 8002702:	5cd3      	ldrb	r3, [r2, r3]
 8002704:	461a      	mov	r2, r3
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4413      	add	r3, r2
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	3b01      	subs	r3, #1
 8002714:	4907      	ldr	r1, [pc, #28]	; (8002734 <LL_DMA_SetMemorySize+0x44>)
 8002716:	5ccb      	ldrb	r3, [r1, r3]
 8002718:	4619      	mov	r1, r3
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	440b      	add	r3, r1
 800271e:	4619      	mov	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	4313      	orrs	r3, r2
 8002724:	600b      	str	r3, [r1, #0]
}
 8002726:	bf00      	nop
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	08002dcc 	.word	0x08002dcc

08002738 <LL_DMA_SetChannelPriorityLevel>:
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	3b01      	subs	r3, #1
 8002748:	4a0c      	ldr	r2, [pc, #48]	; (800277c <LL_DMA_SetChannelPriorityLevel+0x44>)
 800274a:	5cd3      	ldrb	r3, [r2, r3]
 800274c:	461a      	mov	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	4413      	add	r3, r2
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	3b01      	subs	r3, #1
 800275c:	4907      	ldr	r1, [pc, #28]	; (800277c <LL_DMA_SetChannelPriorityLevel+0x44>)
 800275e:	5ccb      	ldrb	r3, [r1, r3]
 8002760:	4619      	mov	r1, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	440b      	add	r3, r1
 8002766:	4619      	mov	r1, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4313      	orrs	r3, r2
 800276c:	600b      	str	r3, [r1, #0]
}
 800276e:	bf00      	nop
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	08002dcc 	.word	0x08002dcc

08002780 <LL_DMA_SetDataLength>:
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	3b01      	subs	r3, #1
 8002790:	4a0c      	ldr	r2, [pc, #48]	; (80027c4 <LL_DMA_SetDataLength+0x44>)
 8002792:	5cd3      	ldrb	r3, [r2, r3]
 8002794:	461a      	mov	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4413      	add	r3, r2
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	0c1b      	lsrs	r3, r3, #16
 800279e:	041b      	lsls	r3, r3, #16
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	3a01      	subs	r2, #1
 80027a4:	4907      	ldr	r1, [pc, #28]	; (80027c4 <LL_DMA_SetDataLength+0x44>)
 80027a6:	5c8a      	ldrb	r2, [r1, r2]
 80027a8:	4611      	mov	r1, r2
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	440a      	add	r2, r1
 80027ae:	4611      	mov	r1, r2
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	604b      	str	r3, [r1, #4]
}
 80027b6:	bf00      	nop
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	08002dcc 	.word	0x08002dcc

080027c8 <LL_DMA_GetDataLength>:
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	4a06      	ldr	r2, [pc, #24]	; (80027f0 <LL_DMA_GetDataLength+0x28>)
 80027d8:	5cd3      	ldrb	r3, [r2, r3]
 80027da:	461a      	mov	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4413      	add	r3, r2
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	b29b      	uxth	r3, r3
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	08002dcc 	.word	0x08002dcc

080027f4 <LL_DMA_ConfigAddresses>:
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
 8002800:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	2b10      	cmp	r3, #16
 8002806:	d114      	bne.n	8002832 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	3b01      	subs	r3, #1
 800280c:	4a16      	ldr	r2, [pc, #88]	; (8002868 <LL_DMA_ConfigAddresses+0x74>)
 800280e:	5cd3      	ldrb	r3, [r2, r3]
 8002810:	461a      	mov	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	4413      	add	r3, r2
 8002816:	461a      	mov	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	3b01      	subs	r3, #1
 8002820:	4a11      	ldr	r2, [pc, #68]	; (8002868 <LL_DMA_ConfigAddresses+0x74>)
 8002822:	5cd3      	ldrb	r3, [r2, r3]
 8002824:	461a      	mov	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	4413      	add	r3, r2
 800282a:	461a      	mov	r2, r3
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	6093      	str	r3, [r2, #8]
}
 8002830:	e013      	b.n	800285a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	3b01      	subs	r3, #1
 8002836:	4a0c      	ldr	r2, [pc, #48]	; (8002868 <LL_DMA_ConfigAddresses+0x74>)
 8002838:	5cd3      	ldrb	r3, [r2, r3]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	461a      	mov	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	3b01      	subs	r3, #1
 800284a:	4a07      	ldr	r2, [pc, #28]	; (8002868 <LL_DMA_ConfigAddresses+0x74>)
 800284c:	5cd3      	ldrb	r3, [r2, r3]
 800284e:	461a      	mov	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4413      	add	r3, r2
 8002854:	461a      	mov	r2, r3
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	60d3      	str	r3, [r2, #12]
}
 800285a:	bf00      	nop
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	08002dcc 	.word	0x08002dcc

0800286c <LL_DMA_SetPeriphAddress>:
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	3b01      	subs	r3, #1
 800287c:	4a06      	ldr	r2, [pc, #24]	; (8002898 <LL_DMA_SetPeriphAddress+0x2c>)
 800287e:	5cd3      	ldrb	r3, [r2, r3]
 8002880:	461a      	mov	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	4413      	add	r3, r2
 8002886:	461a      	mov	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6093      	str	r3, [r2, #8]
}
 800288c:	bf00      	nop
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	08002dcc 	.word	0x08002dcc

0800289c <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	3b01      	subs	r3, #1
 80028aa:	4a0b      	ldr	r2, [pc, #44]	; (80028d8 <LL_DMA_EnableIT_TE+0x3c>)
 80028ac:	5cd3      	ldrb	r3, [r2, r3]
 80028ae:	461a      	mov	r2, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4413      	add	r3, r2
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	3a01      	subs	r2, #1
 80028ba:	4907      	ldr	r1, [pc, #28]	; (80028d8 <LL_DMA_EnableIT_TE+0x3c>)
 80028bc:	5c8a      	ldrb	r2, [r1, r2]
 80028be:	4611      	mov	r1, r2
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	440a      	add	r2, r1
 80028c4:	f043 0308 	orr.w	r3, r3, #8
 80028c8:	6013      	str	r3, [r2, #0]
}
 80028ca:	bf00      	nop
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	08002dcc 	.word	0x08002dcc

080028dc <LL_AHB1_GRP1_EnableClock>:
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80028e4:	4b08      	ldr	r3, [pc, #32]	; (8002908 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028e6:	695a      	ldr	r2, [r3, #20]
 80028e8:	4907      	ldr	r1, [pc, #28]	; (8002908 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028f2:	695a      	ldr	r2, [r3, #20]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4013      	ands	r3, r2
 80028f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028fa:	68fb      	ldr	r3, [r7, #12]
}
 80028fc:	bf00      	nop
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	40021000 	.word	0x40021000

0800290c <LL_APB1_GRP1_EnableClock>:
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002914:	4b08      	ldr	r3, [pc, #32]	; (8002938 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002916:	69da      	ldr	r2, [r3, #28]
 8002918:	4907      	ldr	r1, [pc, #28]	; (8002938 <LL_APB1_GRP1_EnableClock+0x2c>)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4313      	orrs	r3, r2
 800291e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002922:	69da      	ldr	r2, [r3, #28]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	4013      	ands	r3, r2
 8002928:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800292a:	68fb      	ldr	r3, [r7, #12]
}
 800292c:	bf00      	nop
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	40021000 	.word	0x40021000

0800293c <LL_USART_Enable>:
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f043 0201 	orr.w	r2, r3, #1
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	601a      	str	r2, [r3, #0]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <LL_USART_ConfigAsyncMode>:
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	609a      	str	r2, [r3, #8]
}
 800297c:	bf00      	nop
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	609a      	str	r2, [r3, #8]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	609a      	str	r2, [r3, #8]
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	609a      	str	r2, [r3, #8]
}
 80029dc:	bf00      	nop
 80029de:	370c      	adds	r7, #12
 80029e0:	46bd      	mov	sp, r7
 80029e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e6:	4770      	bx	lr

080029e8 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 80029e8:	b490      	push	{r4, r7}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 80029f2:	2400      	movs	r4, #0

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d103      	bne.n	8002a02 <LL_USART_DMA_GetRegAddr+0x1a>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3328      	adds	r3, #40	; 0x28
 80029fe:	461c      	mov	r4, r3
 8002a00:	e002      	b.n	8002a08 <LL_USART_DMA_GetRegAddr+0x20>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3324      	adds	r3, #36	; 0x24
 8002a06:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8002a08:	4623      	mov	r3, r4
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3708      	adds	r7, #8
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc90      	pop	{r4, r7}
 8002a12:	4770      	bx	lr

08002a14 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(uint8_t data) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <USART2_RegisterCallback+0x20>)
 8002a26:	6013      	str	r3, [r2, #0]
	}
}
 8002a28:	bf00      	nop
 8002a2a:	370c      	adds	r7, #12
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	2000002c 	.word	0x2000002c

08002a38 <MX_USART2_UART_Init>:

uint8_t pos;

void MX_USART2_UART_Init(void)
{
 8002a38:	b5b0      	push	{r4, r5, r7, lr}
 8002a3a:	b090      	sub	sp, #64	; 0x40
 8002a3c:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002a3e:	f107 031c 	add.w	r3, r7, #28
 8002a42:	2200      	movs	r2, #0
 8002a44:	601a      	str	r2, [r3, #0]
 8002a46:	605a      	str	r2, [r3, #4]
 8002a48:	609a      	str	r2, [r3, #8]
 8002a4a:	60da      	str	r2, [r3, #12]
 8002a4c:	611a      	str	r2, [r3, #16]
 8002a4e:	615a      	str	r2, [r3, #20]
 8002a50:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a52:	1d3b      	adds	r3, r7, #4
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	605a      	str	r2, [r3, #4]
 8002a5a:	609a      	str	r2, [r3, #8]
 8002a5c:	60da      	str	r2, [r3, #12]
 8002a5e:	611a      	str	r2, [r3, #16]
 8002a60:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002a62:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a66:	f7ff ff51 	bl	800290c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002a6a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a6e:	f7ff ff35 	bl	80028dc <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8002a72:	f248 0304 	movw	r3, #32772	; 0x8004
 8002a76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a78:	2302      	movs	r3, #2
 8002a7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a84:	2300      	movs	r3, #0
 8002a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002a88:	2307      	movs	r3, #7
 8002a8a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8c:	1d3b      	adds	r3, r7, #4
 8002a8e:	4619      	mov	r1, r3
 8002a90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a94:	f7fd fd71 	bl	800057a <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002a98:	2200      	movs	r2, #0
 8002a9a:	2106      	movs	r1, #6
 8002a9c:	484f      	ldr	r0, [pc, #316]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002a9e:	f7ff fd59 	bl	8002554 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8002aa2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002aa6:	2106      	movs	r1, #6
 8002aa8:	484c      	ldr	r0, [pc, #304]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002aaa:	f7ff fe45 	bl	8002738 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8002aae:	2200      	movs	r2, #0
 8002ab0:	2106      	movs	r1, #6
 8002ab2:	484a      	ldr	r0, [pc, #296]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002ab4:	f7ff fd8c 	bl	80025d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2106      	movs	r1, #6
 8002abc:	4847      	ldr	r0, [pc, #284]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002abe:	f7ff fdab 	bl	8002618 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8002ac2:	2280      	movs	r2, #128	; 0x80
 8002ac4:	2106      	movs	r1, #6
 8002ac6:	4845      	ldr	r0, [pc, #276]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002ac8:	f7ff fdca 	bl	8002660 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8002acc:	2200      	movs	r2, #0
 8002ace:	2106      	movs	r1, #6
 8002ad0:	4842      	ldr	r0, [pc, #264]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002ad2:	f7ff fde9 	bl	80026a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	2106      	movs	r1, #6
 8002ada:	4840      	ldr	r0, [pc, #256]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002adc:	f7ff fe08 	bl	80026f0 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	483f      	ldr	r0, [pc, #252]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002ae4:	f7ff ff80 	bl	80029e8 <LL_USART_DMA_GetRegAddr>
 8002ae8:	4605      	mov	r5, r0
 8002aea:	4c3e      	ldr	r4, [pc, #248]	; (8002be4 <MX_USART2_UART_Init+0x1ac>)
 8002aec:	2106      	movs	r1, #6
 8002aee:	483b      	ldr	r0, [pc, #236]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002af0:	f7ff fd56 	bl	80025a0 <LL_DMA_GetDataTransferDirection>
 8002af4:	4603      	mov	r3, r0
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	4623      	mov	r3, r4
 8002afa:	462a      	mov	r2, r5
 8002afc:	2106      	movs	r1, #6
 8002afe:	4837      	ldr	r0, [pc, #220]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b00:	f7ff fe78 	bl	80027f4 <LL_DMA_ConfigAddresses>
  				  						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
  				  							(uint32_t)bufferUSART2dma,
  				  							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  				    LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002b04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b08:	2106      	movs	r1, #6
 8002b0a:	4834      	ldr	r0, [pc, #208]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b0c:	f7ff fe38 	bl	8002780 <LL_DMA_SetDataLength>
  				    LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002b10:	2106      	movs	r1, #6
 8002b12:	4832      	ldr	r0, [pc, #200]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b14:	f7ff fcde 	bl	80024d4 <LL_DMA_EnableChannel>
  				    LL_USART_EnableDMAReq_RX(USART2);
 8002b18:	4831      	ldr	r0, [pc, #196]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002b1a:	f7ff ff45 	bl	80029a8 <LL_USART_EnableDMAReq_RX>

  /* USART2_TX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8002b1e:	2210      	movs	r2, #16
 8002b20:	2107      	movs	r1, #7
 8002b22:	482e      	ldr	r0, [pc, #184]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b24:	f7ff fd16 	bl	8002554 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 8002b28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b2c:	2107      	movs	r1, #7
 8002b2e:	482b      	ldr	r0, [pc, #172]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b30:	f7ff fe02 	bl	8002738 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8002b34:	2200      	movs	r2, #0
 8002b36:	2107      	movs	r1, #7
 8002b38:	4828      	ldr	r0, [pc, #160]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b3a:	f7ff fd49 	bl	80025d0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8002b3e:	2200      	movs	r2, #0
 8002b40:	2107      	movs	r1, #7
 8002b42:	4826      	ldr	r0, [pc, #152]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b44:	f7ff fd68 	bl	8002618 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8002b48:	2280      	movs	r2, #128	; 0x80
 8002b4a:	2107      	movs	r1, #7
 8002b4c:	4823      	ldr	r0, [pc, #140]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b4e:	f7ff fd87 	bl	8002660 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8002b52:	2200      	movs	r2, #0
 8002b54:	2107      	movs	r1, #7
 8002b56:	4821      	ldr	r0, [pc, #132]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b58:	f7ff fda6 	bl	80026a8 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2107      	movs	r1, #7
 8002b60:	481e      	ldr	r0, [pc, #120]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b62:	f7ff fdc5 	bl	80026f0 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8002b66:	2100      	movs	r1, #0
 8002b68:	481d      	ldr	r0, [pc, #116]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002b6a:	f7ff ff3d 	bl	80029e8 <LL_USART_DMA_GetRegAddr>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	461a      	mov	r2, r3
 8002b72:	2107      	movs	r1, #7
 8002b74:	4819      	ldr	r0, [pc, #100]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b76:	f7ff fe79 	bl	800286c <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 8002b7a:	4819      	ldr	r0, [pc, #100]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002b7c:	f7ff ff24 	bl	80029c8 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8002b80:	2107      	movs	r1, #7
 8002b82:	4816      	ldr	r0, [pc, #88]	; (8002bdc <MX_USART2_UART_Init+0x1a4>)
 8002b84:	f7ff fe8a 	bl	800289c <LL_DMA_EnableIT_TE>


  NVIC_SetPriority(USART2_IRQn, 0);
 8002b88:	2100      	movs	r1, #0
 8002b8a:	2026      	movs	r0, #38	; 0x26
 8002b8c:	f7ff fc78 	bl	8002480 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002b90:	2026      	movs	r0, #38	; 0x26
 8002b92:	f7ff fc5b 	bl	800244c <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002b96:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002b9a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002ba8:	230c      	movs	r3, #12
 8002baa:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002bb4:	f107 031c 	add.w	r3, r7, #28
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4809      	ldr	r0, [pc, #36]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002bbc:	f7fe fb6a 	bl	8001294 <LL_USART_Init>
  LL_USART_DisableIT_CTS(USART2);
 8002bc0:	4807      	ldr	r0, [pc, #28]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002bc2:	f7ff fee1 	bl	8002988 <LL_USART_DisableIT_CTS>
  LL_USART_ConfigAsyncMode(USART2);
 8002bc6:	4806      	ldr	r0, [pc, #24]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002bc8:	f7ff fec8 	bl	800295c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002bcc:	4804      	ldr	r0, [pc, #16]	; (8002be0 <MX_USART2_UART_Init+0x1a8>)
 8002bce:	f7ff feb5 	bl	800293c <LL_USART_Enable>

}
 8002bd2:	bf00      	nop
 8002bd4:	3738      	adds	r7, #56	; 0x38
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bdb0      	pop	{r4, r5, r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40020000 	.word	0x40020000
 8002be0:	40004400 	.word	0x40004400
 8002be4:	20000038 	.word	0x20000038

08002be8 <USART2_CheckDmaReception>:

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
}

void USART2_CheckDmaReception(void)
{
 8002be8:	b5b0      	push	{r4, r5, r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af02      	add	r7, sp, #8
	if(USART2_ProcessData == 0) return;
 8002bee:	4b32      	ldr	r3, [pc, #200]	; (8002cb8 <USART2_CheckDmaReception+0xd0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d05c      	beq.n	8002cb0 <USART2_CheckDmaReception+0xc8>
	static uint8_t old_pos = 0;

		//memset(bufferUSART2dma, 0, strlen(bufferUSART2dma));	//vynuluje buff


		uint8_t num = LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6) % 256;	// 0 - 255
 8002bf6:	2106      	movs	r1, #6
 8002bf8:	4830      	ldr	r0, [pc, #192]	; (8002cbc <USART2_CheckDmaReception+0xd4>)
 8002bfa:	f7ff fde5 	bl	80027c8 <LL_DMA_GetDataLength>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	70fb      	strb	r3, [r7, #3]

		pos = DMA_USART2_BUFFER_SIZE-num;
 8002c02:	78fb      	ldrb	r3, [r7, #3]
 8002c04:	425b      	negs	r3, r3
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	4b2d      	ldr	r3, [pc, #180]	; (8002cc0 <USART2_CheckDmaReception+0xd8>)
 8002c0a:	701a      	strb	r2, [r3, #0]

		for (int i = old_pos; i <= pos; i++)
 8002c0c:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <USART2_CheckDmaReception+0xdc>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	607b      	str	r3, [r7, #4]
 8002c12:	e00a      	b.n	8002c2a <USART2_CheckDmaReception+0x42>
		{
		USART2_ProcessData(bufferUSART2dma[i]); // zavola funkciu v maine, pricom ukazuje na prvy znak novoprijaty
 8002c14:	4b28      	ldr	r3, [pc, #160]	; (8002cb8 <USART2_CheckDmaReception+0xd0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	492b      	ldr	r1, [pc, #172]	; (8002cc8 <USART2_CheckDmaReception+0xe0>)
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	440a      	add	r2, r1
 8002c1e:	7812      	ldrb	r2, [r2, #0]
 8002c20:	4610      	mov	r0, r2
 8002c22:	4798      	blx	r3
		for (int i = old_pos; i <= pos; i++)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3301      	adds	r3, #1
 8002c28:	607b      	str	r3, [r7, #4]
 8002c2a:	4b25      	ldr	r3, [pc, #148]	; (8002cc0 <USART2_CheckDmaReception+0xd8>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4293      	cmp	r3, r2
 8002c34:	ddee      	ble.n	8002c14 <USART2_CheckDmaReception+0x2c>
		}

		old_pos = pos;
 8002c36:	4b22      	ldr	r3, [pc, #136]	; (8002cc0 <USART2_CheckDmaReception+0xd8>)
 8002c38:	781a      	ldrb	r2, [r3, #0]
 8002c3a:	4b22      	ldr	r3, [pc, #136]	; (8002cc4 <USART2_CheckDmaReception+0xdc>)
 8002c3c:	701a      	strb	r2, [r3, #0]

		if (num < 20 && num != 0)
 8002c3e:	78fb      	ldrb	r3, [r7, #3]
 8002c40:	2b13      	cmp	r3, #19
 8002c42:	d836      	bhi.n	8002cb2 <USART2_CheckDmaReception+0xca>
 8002c44:	78fb      	ldrb	r3, [r7, #3]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d033      	beq.n	8002cb2 <USART2_CheckDmaReception+0xca>
			{
				memset(bufferUSART2dma, 0, strlen(bufferUSART2dma));											//vynuluje buff
 8002c4a:	481f      	ldr	r0, [pc, #124]	; (8002cc8 <USART2_CheckDmaReception+0xe0>)
 8002c4c:	f7fd fabc 	bl	80001c8 <strlen>
 8002c50:	4603      	mov	r3, r0
 8002c52:	461a      	mov	r2, r3
 8002c54:	2100      	movs	r1, #0
 8002c56:	481c      	ldr	r0, [pc, #112]	; (8002cc8 <USART2_CheckDmaReception+0xe0>)
 8002c58:	f000 f888 	bl	8002d6c <memset>

				LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);													//NAA SPSA
 8002c5c:	2106      	movs	r1, #6
 8002c5e:	4817      	ldr	r0, [pc, #92]	; (8002cbc <USART2_CheckDmaReception+0xd4>)
 8002c60:	f7ff fc58 	bl	8002514 <LL_DMA_DisableChannel>
				LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002c64:	2101      	movs	r1, #1
 8002c66:	4819      	ldr	r0, [pc, #100]	; (8002ccc <USART2_CheckDmaReception+0xe4>)
 8002c68:	f7ff febe 	bl	80029e8 <LL_USART_DMA_GetRegAddr>
 8002c6c:	4605      	mov	r5, r0
 8002c6e:	4c16      	ldr	r4, [pc, #88]	; (8002cc8 <USART2_CheckDmaReception+0xe0>)
 8002c70:	2106      	movs	r1, #6
 8002c72:	4812      	ldr	r0, [pc, #72]	; (8002cbc <USART2_CheckDmaReception+0xd4>)
 8002c74:	f7ff fc94 	bl	80025a0 <LL_DMA_GetDataTransferDirection>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	4623      	mov	r3, r4
 8002c7e:	462a      	mov	r2, r5
 8002c80:	2106      	movs	r1, #6
 8002c82:	480e      	ldr	r0, [pc, #56]	; (8002cbc <USART2_CheckDmaReception+0xd4>)
 8002c84:	f7ff fdb6 	bl	80027f4 <LL_DMA_ConfigAddresses>
				  						 	LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
				  							(uint32_t)bufferUSART2dma,
				  							LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

				    LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002c88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c8c:	2106      	movs	r1, #6
 8002c8e:	480b      	ldr	r0, [pc, #44]	; (8002cbc <USART2_CheckDmaReception+0xd4>)
 8002c90:	f7ff fd76 	bl	8002780 <LL_DMA_SetDataLength>
				    LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002c94:	2106      	movs	r1, #6
 8002c96:	4809      	ldr	r0, [pc, #36]	; (8002cbc <USART2_CheckDmaReception+0xd4>)
 8002c98:	f7ff fc1c 	bl	80024d4 <LL_DMA_EnableChannel>
				    LL_USART_EnableDMAReq_RX(USART2);
 8002c9c:	480b      	ldr	r0, [pc, #44]	; (8002ccc <USART2_CheckDmaReception+0xe4>)
 8002c9e:	f7ff fe83 	bl	80029a8 <LL_USART_EnableDMAReq_RX>

			old_pos = 0;
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <USART2_CheckDmaReception+0xdc>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
			pos = 0;
 8002ca8:	4b05      	ldr	r3, [pc, #20]	; (8002cc0 <USART2_CheckDmaReception+0xd8>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	701a      	strb	r2, [r3, #0]
 8002cae:	e000      	b.n	8002cb2 <USART2_CheckDmaReception+0xca>
	if(USART2_ProcessData == 0) return;
 8002cb0:	bf00      	nop
			}
}
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bdb0      	pop	{r4, r5, r7, pc}
 8002cb8:	2000002c 	.word	0x2000002c
 8002cbc:	40020000 	.word	0x40020000
 8002cc0:	20000034 	.word	0x20000034
 8002cc4:	20000030 	.word	0x20000030
 8002cc8:	20000038 	.word	0x20000038
 8002ccc:	40004400 	.word	0x40004400

08002cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002cd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d08 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002cd4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002cd6:	e003      	b.n	8002ce0 <LoopCopyDataInit>

08002cd8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002cd8:	4b0c      	ldr	r3, [pc, #48]	; (8002d0c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002cda:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002cdc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002cde:	3104      	adds	r1, #4

08002ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002ce0:	480b      	ldr	r0, [pc, #44]	; (8002d10 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002ce4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002ce6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002ce8:	d3f6      	bcc.n	8002cd8 <CopyDataInit>
	ldr	r2, =_sbss
 8002cea:	4a0b      	ldr	r2, [pc, #44]	; (8002d18 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002cec:	e002      	b.n	8002cf4 <LoopFillZerobss>

08002cee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002cee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002cf0:	f842 3b04 	str.w	r3, [r2], #4

08002cf4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002cf4:	4b09      	ldr	r3, [pc, #36]	; (8002d1c <LoopForever+0x16>)
	cmp	r2, r3
 8002cf6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002cf8:	d3f9      	bcc.n	8002cee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cfa:	f7ff f92b 	bl	8001f54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cfe:	f000 f811 	bl	8002d24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d02:	f7fe ff33 	bl	8001b6c <main>

08002d06 <LoopForever>:

LoopForever:
    b LoopForever
 8002d06:	e7fe      	b.n	8002d06 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d08:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002d0c:	08002ddc 	.word	0x08002ddc
	ldr	r0, =_sdata
 8002d10:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002d14:	20000008 	.word	0x20000008
	ldr	r2, =_sbss
 8002d18:	20000008 	.word	0x20000008
	ldr	r3, = _ebss
 8002d1c:	20000138 	.word	0x20000138

08002d20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002d20:	e7fe      	b.n	8002d20 <ADC1_2_IRQHandler>
	...

08002d24 <__libc_init_array>:
 8002d24:	b570      	push	{r4, r5, r6, lr}
 8002d26:	4e0d      	ldr	r6, [pc, #52]	; (8002d5c <__libc_init_array+0x38>)
 8002d28:	4c0d      	ldr	r4, [pc, #52]	; (8002d60 <__libc_init_array+0x3c>)
 8002d2a:	1ba4      	subs	r4, r4, r6
 8002d2c:	10a4      	asrs	r4, r4, #2
 8002d2e:	2500      	movs	r5, #0
 8002d30:	42a5      	cmp	r5, r4
 8002d32:	d109      	bne.n	8002d48 <__libc_init_array+0x24>
 8002d34:	4e0b      	ldr	r6, [pc, #44]	; (8002d64 <__libc_init_array+0x40>)
 8002d36:	4c0c      	ldr	r4, [pc, #48]	; (8002d68 <__libc_init_array+0x44>)
 8002d38:	f000 f820 	bl	8002d7c <_init>
 8002d3c:	1ba4      	subs	r4, r4, r6
 8002d3e:	10a4      	asrs	r4, r4, #2
 8002d40:	2500      	movs	r5, #0
 8002d42:	42a5      	cmp	r5, r4
 8002d44:	d105      	bne.n	8002d52 <__libc_init_array+0x2e>
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
 8002d48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d4c:	4798      	blx	r3
 8002d4e:	3501      	adds	r5, #1
 8002d50:	e7ee      	b.n	8002d30 <__libc_init_array+0xc>
 8002d52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d56:	4798      	blx	r3
 8002d58:	3501      	adds	r5, #1
 8002d5a:	e7f2      	b.n	8002d42 <__libc_init_array+0x1e>
 8002d5c:	08002dd4 	.word	0x08002dd4
 8002d60:	08002dd4 	.word	0x08002dd4
 8002d64:	08002dd4 	.word	0x08002dd4
 8002d68:	08002dd8 	.word	0x08002dd8

08002d6c <memset>:
 8002d6c:	4402      	add	r2, r0
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d100      	bne.n	8002d76 <memset+0xa>
 8002d74:	4770      	bx	lr
 8002d76:	f803 1b01 	strb.w	r1, [r3], #1
 8002d7a:	e7f9      	b.n	8002d70 <memset+0x4>

08002d7c <_init>:
 8002d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d7e:	bf00      	nop
 8002d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d82:	bc08      	pop	{r3}
 8002d84:	469e      	mov	lr, r3
 8002d86:	4770      	bx	lr

08002d88 <_fini>:
 8002d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d8a:	bf00      	nop
 8002d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d8e:	bc08      	pop	{r3}
 8002d90:	469e      	mov	lr, r3
 8002d92:	4770      	bx	lr
