

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  24:128:16,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     16:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   24576 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        6,1,1,6,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_reg_optimization                    7 # Optimization to be applied (default=6 which is none)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:128:8,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file    gpuwattch_k20x.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    1 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 732.0:732.0:732.0:1300.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_latency_clear                    1 # Opcode latencies for CLEAR INSTRUCTIONDefault 1
-ptx_opcode_initiation_clear                    1 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 732000000.000000:732000000.000000:732000000.000000:1300000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000136612021858:0.00000000136612021858:0.00000000136612021858:0.00000000076923076923
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
0fbb49c3210ada62dd2f0d2fdc453b0d  /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/rodinia_2.4/cuda/heartwall/heartwall > _cuobjdump_complete_output_1aipHG"
Parsing file _cuobjdump_complete_output_1aipHG
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6kernelv : hostFun 0x0x4023c0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating constant region for "d_unique" from 0x100 to 0x5880 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "d_common" from 0x5880 to 0x5a88 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "d_common_change" from 0x5a90 to 0x5aa0 (global memory space) 3
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43780_30_non_const_par_max_coo33748" from 0x0 to 0x20c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43779_32_non_const_par_max_val34272" from 0x280 to 0x48c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43772_32_non_const_in_final_sum" from 0x48c to 0x490 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43778_32_non_const_denomT" from 0x490 to 0x494 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936" from 0x500 to 0x2da4 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340" from 0x2e00 to 0x2ecc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544" from 0x2f00 to 0x2fcc (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_43773_32_non_const_in_sqr_final_sum" from 0x2fcc to 0x2fd0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6kernelv'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6kernelv'...
GPGPU-Sim PTX: Finding dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6kernelv'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6kernelv'...
GPGPU-Sim PTX: reconvergence points for _Z6kernelv...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:1077) @%p2 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:1093) @%p16 bra BB_1_5; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:1116) mov.s32 %r35, %r14; 
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x150 (_1.ptx:1119) @%p37 bra BB_1_10; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x218 (_1.ptx:1146) @%p59 bra BB_1_9; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230 (_1.ptx:1151) ld.global.s32 %r60, [%r48]; 
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:1171) @%p77 bra BB_1_7; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:1173) mov.u64 %r3, d_unique; 
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2f0 (_1.ptx:1176) @!%p79 bra BB_1_231; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2888) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x398 (_1.ptx:1198) @%p90 bra BB_1_16; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x448 (_1.ptx:1222) @%p106 bra BB_1_15; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (_1.ptx:1227) add.s32 %r107, %r56, %r86; 
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4c8 (_1.ptx:1240) @%p116 bra BB_1_13; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (_1.ptx:1242) bar.sync 0; 
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x520 (_1.ptx:1252) @%p121 bra BB_1_21; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5c0 (_1.ptx:1274) @%p135 bra BB_1_20; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_1.ptx:1279) sub.s32 %r136, %r52, %r57; 
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x640 (_1.ptx:1292) @%p145 bra BB_1_18; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_1.ptx:1294) mov.u64 %r122, __cuda___cuda_local_var_43782_32_non_const_d_in_mod_temp22936; 
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x670 (_1.ptx:1299) @!%p147 bra BB_1_35; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:1409) bar.sync 0; 
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x730 (_1.ptx:1325) @%p168 bra BB_1_25; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:1330) add.s32 %r169, %r166, %r158; 
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7a0 (_1.ptx:1341) @%p179 bra BB_1_32; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:1474) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x838 (_1.ptx:1362) @!%p193 bra BB_1_30; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x938 (_1.ptx:1396) @%p221 bra BB_1_29; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x940 (_1.ptx:1398) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x950 (_1.ptx:1400) @%p222 bra BB_1_27; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x958 (_1.ptx:1402) bra.uni BB_1_33; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:1474) st.global.f32 [%r157], %r194; 
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x968 (_1.ptx:1405) bra.uni BB_1_222; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2888) selp.s32 %r975, 1, 0, %p79; 
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x998 (_1.ptx:1413) @!%p225 bra BB_1_47; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_1.ptx:1490) bar.sync 0; 
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xa48 (_1.ptx:1437) @%p242 bra BB_1_40; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (_1.ptx:1442) setp.ge.s32 %p243, %r235, %r56; 
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xa68 (_1.ptx:1443) @%p243 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa88 (_1.ptx:1448) @%p245 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xaa8 (_1.ptx:1453) @%p248 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xac8 (_1.ptx:1458) @%p251 bra BB_1_45; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xb20 (_1.ptx:1470) bra.uni BB_1_46; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (_1.ptx:1485) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xb50 (_1.ptx:1478) @%p223 bra BB_1_23; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (_1.ptx:1480) bra.uni BB_1_36; 
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xb58 (_1.ptx:1480) bra.uni BB_1_36; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x978 (_1.ptx:1409) bar.sync 0; 
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xb88 (_1.ptx:1488) @%p262 bra BB_1_38; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb90 (_1.ptx:1490) bar.sync 0; 
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xbb0 (_1.ptx:1494) @!%p264 bra BB_1_53; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_1.ptx:1536) bar.sync 0; 
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xc30 (_1.ptx:1512) @%p278 bra BB_1_52; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:1531) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xca8 (_1.ptx:1529) @%p287 bra BB_1_51; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb0 (_1.ptx:1531) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xcc8 (_1.ptx:1534) @%p288 bra BB_1_49; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd0 (_1.ptx:1536) bar.sync 0; 
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xcf0 (_1.ptx:1540) @!%p290 bra BB_1_58; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:1586) bar.sync 0; 
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xdb0 (_1.ptx:1566) @%p307 bra BB_1_57; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc8 (_1.ptx:1571) add.s32 %r308, %r56, %r302; 
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xe30 (_1.ptx:1584) @%p317 bra BB_1_55; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (_1.ptx:1586) bar.sync 0; 
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xe58 (_1.ptx:1590) @!%p319 bra BB_1_64; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:1640) bar.sync 0; 
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xf18 (_1.ptx:1616) @%p336 bra BB_1_62; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_1.ptx:1621) add.s32 %r337, %r56, %r331; 
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xf98 (_1.ptx:1634) @%p346 bra BB_1_60; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa0 (_1.ptx:1636) bra.uni BB_1_65; 
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xfa0 (_1.ptx:1636) bra.uni BB_1_65; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb0 (_1.ptx:1640) bar.sync 0; 
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xfc0 (_1.ptx:1642) @!%p319 bra BB_1_68; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:1669) bar.sync 0; 
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1078 (_1.ptx:1667) @%p359 bra BB_1_67; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:1669) bar.sync 0; 
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1098 (_1.ptx:1672) @!%p360 bra BB_1_74; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (_1.ptx:1709) bar.sync 0; 
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1686) @%p370 bra BB_1_73; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1178 (_1.ptx:1705) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1170 (_1.ptx:1703) @%p378 bra BB_1_72; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1178 (_1.ptx:1705) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1188 (_1.ptx:1707) @%p379 bra BB_1_70; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (_1.ptx:1709) bar.sync 0; 
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x11b0 (_1.ptx:1713) @!%p381 bra BB_1_79; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (_1.ptx:1758) bar.sync 0; 
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1268 (_1.ptx:1738) @%p398 bra BB_1_78; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1280 (_1.ptx:1743) add.s32 %r399, %r56, %r393; 
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x12e8 (_1.ptx:1756) @%p408 bra BB_1_76; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (_1.ptx:1758) bar.sync 0; 
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1310 (_1.ptx:1762) @!%p410 bra BB_1_84; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1807) bar.sync 0; 
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x13c8 (_1.ptx:1787) @%p427 bra BB_1_83; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e0 (_1.ptx:1792) add.s32 %r428, %r56, %r422; 
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1448 (_1.ptx:1805) @%p437 bra BB_1_81; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1450 (_1.ptx:1807) bar.sync 0; 
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1460 (_1.ptx:1809) @!%p410 bra BB_1_87; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:1836) bar.sync 0; 
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1518 (_1.ptx:1834) @%p450 bra BB_1_86; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_1.ptx:1836) bar.sync 0; 
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1540 (_1.ptx:1840) @%p452 bra BB_1_90; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (_1.ptx:1866) bar.sync 0; 
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15f0 (_1.ptx:1864) @%p466 bra BB_1_89; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f8 (_1.ptx:1866) bar.sync 0; 
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1608 (_1.ptx:1868) @!%p225 bra BB_1_101; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (_1.ptx:1935) bar.sync 0; 
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x16b8 (_1.ptx:1892) @%p477 bra BB_1_94; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_1.ptx:1897) setp.ge.s32 %p478, %r235, %r56; 
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x16d8 (_1.ptx:1898) @%p478 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x16f8 (_1.ptx:1903) @%p481 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1718 (_1.ptx:1908) @%p483 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1738 (_1.ptx:1913) @%p486 bra BB_1_99; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1790 (_1.ptx:1925) bra.uni BB_1_100; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1930) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1933) @%p497 bra BB_1_92; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (_1.ptx:1935) bar.sync 0; 
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x17d8 (_1.ptx:1937) @!%p264 bra BB_1_107; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1979) bar.sync 0; 
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1858 (_1.ptx:1955) @%p507 bra BB_1_106; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d8 (_1.ptx:1974) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x18d0 (_1.ptx:1972) @%p514 bra BB_1_105; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d8 (_1.ptx:1974) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x18f0 (_1.ptx:1977) @%p515 bra BB_1_103; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f8 (_1.ptx:1979) bar.sync 0; 
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1908 (_1.ptx:1981) @!%p290 bra BB_1_112; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:2027) bar.sync 0; 
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x19c8 (_1.ptx:2007) @%p527 bra BB_1_111; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e0 (_1.ptx:2012) add.s32 %r528, %r56, %r302; 
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1a48 (_1.ptx:2025) @%p537 bra BB_1_109; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (_1.ptx:2027) bar.sync 0; 
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1a60 (_1.ptx:2029) @!%p319 bra BB_1_117; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba0 (_1.ptx:2074) bar.sync 0; 
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1b18 (_1.ptx:2054) @%p549 bra BB_1_116; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b30 (_1.ptx:2059) add.s32 %r550, %r56, %r331; 
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1b98 (_1.ptx:2072) @%p559 bra BB_1_114; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba0 (_1.ptx:2074) bar.sync 0; 
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1bb0 (_1.ptx:2076) @!%p319 bra BB_1_120; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c70 (_1.ptx:2103) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1c68 (_1.ptx:2101) @%p572 bra BB_1_119; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c70 (_1.ptx:2103) mov.s32 %r35, %r14; 
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1c78 (_1.ptx:2104) @!%p360 bra BB_1_126; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:2141) bar.sync 0; 
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1cd8 (_1.ptx:2118) @%p581 bra BB_1_125; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:2137) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1d50 (_1.ptx:2135) @%p587 bra BB_1_124; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d58 (_1.ptx:2137) add.s32 %r35, %r35, 128; 
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1d68 (_1.ptx:2139) @%p588 bra BB_1_122; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d70 (_1.ptx:2141) bar.sync 0; 
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1d80 (_1.ptx:2143) @!%p381 bra BB_1_131; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:2188) bar.sync 0; 
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1e38 (_1.ptx:2168) @%p600 bra BB_1_130; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_1.ptx:2173) add.s32 %r601, %r56, %r393; 
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1eb8 (_1.ptx:2186) @%p610 bra BB_1_128; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec0 (_1.ptx:2188) bar.sync 0; 
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1ed0 (_1.ptx:2190) @!%p410 bra BB_1_136; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:2235) bar.sync 0; 
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1f88 (_1.ptx:2215) @%p624 bra BB_1_135; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa0 (_1.ptx:2220) add.s32 %r625, %r56, %r422; 
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x2008 (_1.ptx:2233) @%p634 bra BB_1_133; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2010 (_1.ptx:2235) bar.sync 0; 
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x2020 (_1.ptx:2237) @!%p410 bra BB_1_139; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:2264) bar.sync 0; 
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x20d8 (_1.ptx:2262) @%p647 bra BB_1_138; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e0 (_1.ptx:2264) bar.sync 0; 
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x20f0 (_1.ptx:2266) @!%p410 bra BB_1_142; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f0 (_1.ptx:2301) bar.sync 0; 
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x21e8 (_1.ptx:2299) @%p666 bra BB_1_141; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f0 (_1.ptx:2301) bar.sync 0; 
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x2210 (_1.ptx:2305) @%p668 bra BB_1_145; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c0 (_1.ptx:2330) bar.sync 0; 
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x22b8 (_1.ptx:2328) @%p682 bra BB_1_144; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c0 (_1.ptx:2330) bar.sync 0; 
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x22d8 (_1.ptx:2333) @%p683 bra BB_1_153; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2410 (_1.ptx:2380) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x2358 (_1.ptx:2351) @!%p693 bra BB_1_151; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e8 (_1.ptx:2374) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x23d0 (_1.ptx:2368) @%p706 bra BB_1_149; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d8 (_1.ptx:2370) bra.uni BB_1_152; 
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x23d8 (_1.ptx:2370) bra.uni BB_1_152; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e8 (_1.ptx:2374) st.shared.f32 [%r695], %r283; 
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x2408 (_1.ptx:2378) @%p707 bra BB_1_147; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2410 (_1.ptx:2380) mov.u64 %r684, __cuda___cuda_local_var_43770_32_non_const_in_partial_sum33340; 
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x2438 (_1.ptx:2385) @%p709 bra BB_1_161; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_1.ptx:2435) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x24c0 (_1.ptx:2404) @!%p721 bra BB_1_159; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2558 (_1.ptx:2428) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x2540 (_1.ptx:2422) @%p735 bra BB_1_157; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_1.ptx:2424) bra.uni BB_1_160; 
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x2548 (_1.ptx:2424) bra.uni BB_1_160; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2558 (_1.ptx:2428) st.shared.f32 [%r723], %r283; 
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x2580 (_1.ptx:2433) @%p736 bra BB_1_155; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_1.ptx:2435) mov.u64 %r710, __cuda___cuda_local_var_43771_32_non_const_in_sqr_partial_sum33544; 
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x25a8 (_1.ptx:2439) @!%p738 bra BB_1_167; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x25c8 (_1.ptx:2444) @%p741 bra BB_1_166; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x2618 (_1.ptx:2456) @%p746 bra BB_1_164; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (_1.ptx:2458) st.shared.f32 [__cuda_local_var_43772_32_non_const_in_final_sum], %r739; 
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x2628 (_1.ptx:2459) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x2640 (_1.ptx:2463) @%p748 bra BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x2668 (_1.ptx:2469) @%p751 bra BB_1_172; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x26b8 (_1.ptx:2481) @%p756 bra BB_1_170; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (_1.ptx:2483) st.shared.f32 [__cuda_local_var_43773_32_non_const_in_sqr_final_sum], %r749; 
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x26c8 (_1.ptx:2484) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x26d8 (_1.ptx:2487) bra.uni BB_1_173; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (_1.ptx:2491) bar.sync 0; 
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2492) @!%p738 bra BB_1_230; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (_1.ptx:2509) bar.sync 0; 
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x2778 (_1.ptx:2511) @!%p410 bra BB_1_178; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:2536) bar.sync 0; 
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x2820 (_1.ptx:2534) @%p780 bra BB_1_177; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:2536) bar.sync 0; 
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x2838 (_1.ptx:2538) @!%p147 bra BB_1_181; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (_1.ptx:2570) bar.sync 0; 
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x2918 (_1.ptx:2568) @%p794 bra BB_1_180; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (_1.ptx:2570) bar.sync 0; 
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x2930 (_1.ptx:2572) @!%p410 bra BB_1_184; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:2599) bar.sync 0; 
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x29e8 (_1.ptx:2597) @%p807 bra BB_1_183; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:2599) bar.sync 0; 
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x2aa8 (_1.ptx:2622) @%p827 bra BB_1_187; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2650) bar.sync 0; 
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x2b68 (_1.ptx:2648) @%p845 bra BB_1_186; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b70 (_1.ptx:2650) bar.sync 0; 
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x2b90 (_1.ptx:2654) @%p847 bra BB_1_201; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_1.ptx:2753) bar.sync 0; 
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2682) @%p866 bra BB_1_191; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c78 (_1.ptx:2687) add.s32 %r867, %r166, %r860; 
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x2cd0 (_1.ptx:2698) @%p876 bra BB_1_198; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b0 (_1.ptx:2847) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x2d68 (_1.ptx:2719) @!%p892 bra BB_1_196; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x2e00 (_1.ptx:2740) @%p908 bra BB_1_195; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e08 (_1.ptx:2742) add.s32 %r176, %r176, 1; 
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x2e18 (_1.ptx:2744) @%p909 bra BB_1_193; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e20 (_1.ptx:2746) bra.uni BB_1_199; 
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x2e20 (_1.ptx:2746) bra.uni BB_1_199; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30b0 (_1.ptx:2847) ld.global.f32 %r910, [%r620]; 
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x2e30 (_1.ptx:2749) bra.uni BB_1_175; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (_1.ptx:2509) bar.sync 0; 
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x2e58 (_1.ptx:2756) @%p913 bra BB_1_210; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2811) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x2ef8 (_1.ptx:2778) @!%p925 bra BB_1_209; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (_1.ptx:2803) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x2f60 (_1.ptx:2793) @!%p942 bra BB_1_208; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f78 (_1.ptx:2798) add.s32 %r933, %r933, 1; 
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x2f90 (_1.ptx:2801) @%p943 bra BB_1_206; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (_1.ptx:2803) st.shared.s32 [%r926], %r928; 
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2809) @%p944 bra BB_1_204; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd0 (_1.ptx:2811) mov.u64 %r914, __cuda___cuda_local_var_43780_30_non_const_par_max_coo33748; 
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x2fe8 (_1.ptx:2814) @!%p738 bra BB_1_221; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31b8 (_1.ptx:2886) bar.sync 0; 
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x3000 (_1.ptx:2818) @%p946 bra BB_1_217; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2860) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x3050 (_1.ptx:2830) @!%p954 bra BB_1_215; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3078 (_1.ptx:2837) add.s32 %r732, %r732, 1; 
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x3098 (_1.ptx:2841) @%p956 bra BB_1_213; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30a0 (_1.ptx:2843) bra.uni BB_1_218; 
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x30a0 (_1.ptx:2843) bra.uni BB_1_218; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (_1.ptx:2860) add.s32 %r957, %r950, 1; 
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x30e8 (_1.ptx:2854) @%p912 bra BB_1_189; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30f0 (_1.ptx:2856) bra.uni BB_1_202; 
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x30f0 (_1.ptx:2856) bra.uni BB_1_202; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (_1.ptx:2753) bar.sync 0; 
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x3130 (_1.ptx:2866) @%p962 bra BB_1_220; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_1.ptx:2871) sub.s32 %r963, %r84, %r808; 
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x3248 (_1.ptx:2905) @%p990 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x3330 (_1.ptx:2935) @%p1005 bra BB_1_228; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x3400 (_1.ptx:2963) @%p1020 bra BB_1_227; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3418 (_1.ptx:2968) ld.global.f32 %r1021, [%r677]; 
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x34c8 (_1.ptx:2990) @%p1039 bra BB_1_225; 
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2992) exit; 
GPGPU-Sim PTX: ... end of reconvergence points for _Z6kernelv
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6kernelv'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HYLPZO"
Running: cat _ptx_HYLPZO | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_D4XhiX
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_D4XhiX --output-file  /dev/null 2> _ptx_HYLPZOinfo"
GPGPU-Sim PTX: Kernel '_Z6kernelv' : regs=28, lmem=0, smem=11872, cmem=22980
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HYLPZO _ptx2_D4XhiX _ptx_HYLPZOinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c10; deviceAddress = d_common_change; deviceName = d_common_change
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16 bytes
GPGPU-Sim PTX registering constant d_common_change (16 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628c20; deviceAddress = d_common; deviceName = d_common
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 520 bytes
GPGPU-Sim PTX registering constant d_common (520 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x628e40; deviceAddress = d_unique; deviceName = d_unique
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 22400 bytes
GPGPU-Sim PTX registering constant d_unique (22400 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c20
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c20
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 520 bytes  to  symbol d_common+0 @0x5880 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628e40
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628e40
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 22400 bytes  to  symbol d_unique+0 @0x100 ...
frame progress: GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x628c10
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x628c10
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 16 bytes  to  symbol d_common_change+0 @0x5a90 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x4023c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6kernelv' to stream 0, gridDim= (140,1,1) blockDim = (128,1,1) 
kernel '_Z6kernelv' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6kernelv'
GPGPU-Sim uArch: CTA/core = 2, limited by: shmem
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6kernelv'
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3584 (ipc= 7.2) sim_rate=3584 (inst/sec) elapsed = 0:0:00:01 / Thu Feb 11 17:34:38 2016
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 519052 (ipc=115.3) sim_rate=259526 (inst/sec) elapsed = 0:0:00:02 / Thu Feb 11 17:34:40 2016
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1074838 (ipc=143.3) sim_rate=358279 (inst/sec) elapsed = 0:0:00:03 / Thu Feb 11 17:34:41 2016
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1577284 (ipc=157.7) sim_rate=394321 (inst/sec) elapsed = 0:0:00:04 / Thu Feb 11 17:34:42 2016
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2086888 (ipc=167.0) sim_rate=417377 (inst/sec) elapsed = 0:0:00:05 / Thu Feb 11 17:34:43 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13006,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13012,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13013,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13022,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13023,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13024,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13025,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13171,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13172,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13227,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13228,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13243,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13244,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13434,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13435,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13493,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13494,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13504,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13505,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13509,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13510,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13524,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13525,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13529,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13530,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13541,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13542,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13544,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13545,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13550,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13551,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13556,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13557,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13599,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13600,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13622,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13623,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13635,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13636,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13640,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13641,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13643,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13644,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13747,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13748,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13750,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13751,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13755,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13756,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13800,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14300,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14301,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14390,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14391,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 2569591 (ipc=171.3) sim_rate=428265 (inst/sec) elapsed = 0:0:00:06 / Thu Feb 11 17:34:44 2016
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3057838 (ipc=174.7) sim_rate=436834 (inst/sec) elapsed = 0:0:00:07 / Thu Feb 11 17:34:45 2016
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 3547214 (ipc=177.4) sim_rate=443401 (inst/sec) elapsed = 0:0:00:08 / Thu Feb 11 17:34:46 2016
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 4062801 (ipc=180.6) sim_rate=451422 (inst/sec) elapsed = 0:0:00:09 / Thu Feb 11 17:34:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23325,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23326,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23701,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23702,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23767,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23768,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23814,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(23815,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24052,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24053,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24171,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24172,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24228,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24229,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24230,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24231,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24298,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24320,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24321,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24328,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24329,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24381,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24382,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24396,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24397,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24477,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24478,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24501,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24502,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24642,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24643,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24664,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24665,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24818,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24819,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24867,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24868,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24962,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24963,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 4584294 (ipc=183.4) sim_rate=458429 (inst/sec) elapsed = 0:0:00:10 / Thu Feb 11 17:34:48 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25018,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25019,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25065,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25066,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25067,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25068,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26650,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26651,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26685,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26686,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26779,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26780,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26793,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26794,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26815,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26816,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 5038382 (ipc=186.6) sim_rate=458034 (inst/sec) elapsed = 0:0:00:11 / Thu Feb 11 17:34:49 2016
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 5649580 (ipc=191.5) sim_rate=470798 (inst/sec) elapsed = 0:0:00:12 / Thu Feb 11 17:34:50 2016
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 6249621 (ipc=195.3) sim_rate=480740 (inst/sec) elapsed = 0:0:00:13 / Thu Feb 11 17:34:51 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33274,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(33275,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33282,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33283,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33367,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33368,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33609,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33610,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33684,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(33685,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33687,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33688,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33935,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33936,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 6718773 (ipc=197.6) sim_rate=479912 (inst/sec) elapsed = 0:0:00:14 / Thu Feb 11 17:34:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34126,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34127,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34135,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34136,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34155,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(34156,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34164,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34165,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34228,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34229,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34270,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34271,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34275,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34382,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34383,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34397,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34398,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34456,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34457,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34461,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34462,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34462,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34463,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34501,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34502,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34520,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34521,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34588,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34589,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34595,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34596,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34694,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34695,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34988,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34989,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34993,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34994,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35917,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35918,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35985,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35986,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 7243876 (ipc=198.5) sim_rate=482925 (inst/sec) elapsed = 0:0:00:15 / Thu Feb 11 17:34:53 2016
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 7753496 (ipc=198.8) sim_rate=484593 (inst/sec) elapsed = 0:0:00:16 / Thu Feb 11 17:34:54 2016
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 8240343 (ipc=198.6) sim_rate=484726 (inst/sec) elapsed = 0:0:00:17 / Thu Feb 11 17:34:55 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43597,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43598,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 8739555 (ipc=198.6) sim_rate=485530 (inst/sec) elapsed = 0:0:00:18 / Thu Feb 11 17:34:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45235,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45236,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45313,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45314,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (45332,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(45333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45339,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45340,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45342,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45343,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45351,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45352,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (45372,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(45373,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45392,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45393,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45431,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45432,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45441,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45442,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45449,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45450,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45487,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45488,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45526,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45527,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45592,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45593,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (45618,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(45619,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45632,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45633,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45637,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45638,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45766,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45782,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45783,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45850,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45851,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45875,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45878,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45879,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45879,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45880,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45889,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(45890,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45901,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45902,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45905,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45906,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (45934,0), 1 CTAs running
Shared mode is : 0
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(45935,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 9155891 (ipc=199.0) sim_rate=481889 (inst/sec) elapsed = 0:0:00:19 / Thu Feb 11 17:34:57 2016
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 9717148 (ipc=200.4) sim_rate=485857 (inst/sec) elapsed = 0:0:00:20 / Thu Feb 11 17:34:58 2016
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 10286276 (ipc=201.7) sim_rate=489822 (inst/sec) elapsed = 0:0:00:21 / Thu Feb 11 17:34:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (53474,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 10858420 (ipc=203.0) sim_rate=493564 (inst/sec) elapsed = 0:0:00:22 / Thu Feb 11 17:35:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54743,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54795,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55479,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55490,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55560,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55573,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55579,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55588,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55595,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (55624,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (55630,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55667,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (55670,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (55670,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55692,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55694,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55742,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55745,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55800,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (55803,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (55840,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55845,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55869,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55874,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55923,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 11316760 (ipc=202.1) sim_rate=492033 (inst/sec) elapsed = 0:0:00:23 / Thu Feb 11 17:35:01 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56069,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6kernelv').
GPGPU-Sim uArch: GPU detected kernel '_Z6kernelv' finished on shader 4.
kernel_name = _Z6kernelv 
kernel_launch_uid = 1 
gpu_sim_cycle = 56072
gpu_sim_insn = 11316760
gpu_ipc =     201.8255
gpu_tot_sim_cycle = 56072
gpu_tot_sim_insn = 11316760
gpu_tot_ipc =     201.8255
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 140
gpu_stall_icnt2sh    = 12746
gpu_total_sim_rate=492033

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 201764
	L1I_total_cache_misses = 864
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5428, Miss = 2632, Miss_rate = 0.485, Pending_hits = 919, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5374, Miss = 2562, Miss_rate = 0.477, Pending_hits = 943, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5422, Miss = 2633, Miss_rate = 0.486, Pending_hits = 844, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5435, Miss = 2683, Miss_rate = 0.494, Pending_hits = 884, Reservation_fails = 3
	L1D_cache_core[4]: Access = 5436, Miss = 2609, Miss_rate = 0.480, Pending_hits = 951, Reservation_fails = 8
	L1D_cache_core[5]: Access = 5413, Miss = 2616, Miss_rate = 0.483, Pending_hits = 896, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5449, Miss = 2723, Miss_rate = 0.500, Pending_hits = 645, Reservation_fails = 6
	L1D_cache_core[7]: Access = 5280, Miss = 2547, Miss_rate = 0.482, Pending_hits = 653, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5417, Miss = 2606, Miss_rate = 0.481, Pending_hits = 814, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5382, Miss = 2378, Miss_rate = 0.442, Pending_hits = 944, Reservation_fails = 1
	L1D_cache_core[10]: Access = 5414, Miss = 2632, Miss_rate = 0.486, Pending_hits = 886, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5426, Miss = 2698, Miss_rate = 0.497, Pending_hits = 669, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5424, Miss = 2570, Miss_rate = 0.474, Pending_hits = 902, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5349, Miss = 2716, Miss_rate = 0.508, Pending_hits = 583, Reservation_fails = 0
	L1D_total_cache_accesses = 75649
	L1D_total_cache_misses = 36605
	L1D_total_cache_miss_rate = 0.4839
	L1D_total_cache_pending_hits = 11533
	L1D_total_cache_reservation_fails = 18
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 6440
	L1C_total_cache_misses = 1750
	L1C_total_cache_miss_rate = 0.2717
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1089
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4690
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1750
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 10
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 200900
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 864
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4013, 3921, 3830, 3875, 4010, 3923, 3827, 3881, 
gpgpu_n_tot_thrd_icount = 12015360
gpgpu_n_tot_w_icount = 375480
gpgpu_n_stall_shd_mem = 30276
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13875
gpgpu_n_mem_write_global = 22730
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 252
gpgpu_n_load_insn  = 1092700
gpgpu_n_store_insn = 364420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 180040
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1089
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1089
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3711	W0_Idle:129633	W0_Scoreboard:2672082	W1:17080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:3920	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:354480
Stall[0]:  358 Stall[1]:  230 Stall[2]:  395 Stall[3]:  280 Stall[4]:  269 Stall[5]:  297 Stall[6]:  236 Stall[7]:  230 Stall[8]:  241 Stall[9]:  244 Stall[10]:  205 Stall[11]:  248 Stall[12]:  248 Stall[13]:  230 
traffic_breakdown_coretomem[CONST_ACC_R] = 2016 {8:252,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 111000 {8:13875,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2146000 {40:6020,72:5740,136:10970,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 18144 {72:252,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1887000 {136:13875,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 181840 {8:22730,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmrqlatency = 129 
maxdqlatency = 0 
maxmflatency = 424 
averagemflatency = 227 
max_icnt2mem_latency = 90 
max_icnt2sh_latency = 56071 
mrq_lat_table:19615 	3037 	2629 	5210 	3351 	828 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18775 	18082 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21410 	12790 	2723 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6795 	6930 	402 	0 	0 	0 	0 	18 	471 	1624 	3143 	7514 	9960 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	107 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        83        90        89        90        84        86        84        83        83        85        81        27        29        84        90        81 
dram[1]:        85        85        84        80        88        87        66        90        84        80        45        37        42        54        81        81 
dram[2]:        66        89        88        90        87        87        85        77        83        86        33        45        31        40        72        82 
dram[3]:        64        85        86        81        88        86        81        91        82        82        48        49        83        43        75        84 
dram[4]:        66        57        88        89        86        88        75        81        83        86        40        75        49        38        63        88 
dram[5]:        63        85        84        84        89        87        48        67        83        56        28        79        73        63        81        87 
maximum service time to same row:
dram[0]:      9035      9971     14711     14058      8231     10933     14840     10073     10033     12537     14323      9520      8610     11317     16311     11542 
dram[1]:      9458      8557      9137      8046     11190     14962      7285      9691      8628     13214      8551      8286     11058     12722     11404     11283 
dram[2]:      8324      8173     10938     11830     11219     11627     15408      8987     10653      9658     10481     11310      7472      8454      8465     10199 
dram[3]:      9242      8426     12030      8327     10305     10478      8703     15359     15099      9852      8928     11390     11866      8681     11073     12958 
dram[4]:      9897      7136     10017     11892     10503     11759      8751     15371      9693     10927      8732     13639     10751      9089      7150     13407 
dram[5]:      7472      8738      9673      8928     10539     10635      7263     10750     12882     10790      8768     11369     11972     10054     10349     13375 
average row accesses per activate:
dram[0]:  7.214286 15.166667 18.333334  7.454545  7.595745 12.782609 14.160000  6.934426  6.132353 14.115385 12.851851  4.750000  5.356164 11.896552 19.555555  8.255320 
dram[1]:  9.452381 16.227272 10.370370  7.431818  9.000000 10.888889  7.673913  5.732394  6.317461 11.218750  7.458333  5.210526  7.959184 11.090909 16.000000  9.923077 
dram[2]:  7.452830  9.763158  9.281250  9.352942 10.121212  9.656250  8.500000  9.090909  8.224490 10.270270  6.553571  7.714286  7.313725  8.021739 11.468750 11.000000 
dram[3]:  9.300000  8.260870  7.600000 10.066667  9.687500  8.153846  7.277778 11.218750  8.568182  7.795918  5.803030  7.872340 12.129032  7.588235  9.789474 18.947369 
dram[4]: 12.862069  7.296296  7.604651 13.523809 13.863636  9.076923  5.732394 15.608696 11.656250  7.375000  5.486111 10.757576 10.028571  5.012821  7.403846 22.062500 
dram[5]: 12.392858  7.254546  6.264151 14.150000 15.888889  7.020000  5.262500 17.684210 16.761906  5.453333  4.326316 12.464286 23.600000  7.071429  8.888889 19.500000 
average row locality = 34707/4019 = 8.635731
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       187       149       115       168       188       127       150       213       188       145       139       182       174       140       134       176 
dram[1]:       183       154       122       165       181       132       155       207       182       151       149       173       167       150       143       167 
dram[2]:       178       157       132       155       164       142       166       195       176       157       158       164       160       161       152       150 
dram[3]:       167       171       148       140       147       158       185       175       163       168       168       155       154       166       162       145 
dram[4]:       157       181       163       123       133       180       197       157       153       182       178       144       144       174       176       140 
dram[5]:       149       183       168       116       124       191       214       145       145       190       186       139       136       179       182       134 
total reads: 15458
bank skew: 214/115 = 1.86
chip skew: 2582/2567 = 1.01
number of total write accesses:
dram[0]:       217       215       160       160       169       167       204       210       229       222       208       217       217       205       218       212 
dram[1]:       214       203       158       162       161       162       198       200       216       208       209       223       223       216       209       220 
dram[2]:       217       214       165       163       170       167       208       205       227       223       209       214       213       208       215       213 
dram[3]:       205       209       156       162       163       160       208       184       214       214       215       215       222       221       210       215 
dram[4]:       216       213       164       161       172       174       210       202       220       231       217       211       207       217       209       213 
dram[5]:       198       216       164       167       162       160       207       191       207       219       225       210       218       217       218       217 
total reads: 19249
bank skew: 231/156 = 1.48
chip skew: 3237/3173 = 1.02
average mf latency per bank:
dram[0]:        210       204       305       300       352       340       307       285       234       208       192       212       209       194       189       209
dram[1]:        203       201       330       296       307       334       301       281       225       208       199       206       200       198       195       198
dram[2]:        201       200       337       277       301       343       301       269       220       212       204       205       199       203       197       196
dram[3]:        202       211       381       254       275       387       328       257       214       219       206       199       195       204       203       192
dram[4]:        204       217       370       231       235       383       337       228       207       243       212       190       194       209       211       190
dram[5]:        205       216       363       235       245       397       329       257       205       260       211       187       189       216       211       184
maximum mf latency per bank:
dram[0]:        357       349       356       348       400       374       340       385       424       368       341       321       401       342       341       360
dram[1]:        361       372       363       419       385       374       317       363       338       385       330       354       339       339       325       352
dram[2]:        324       335       345       392       386       333       326       361       319       350       342       347       394       318       321       396
dram[3]:        316       325       403       343       368       336       348       369       324       329       338       351       334       353       349       350
dram[4]:        333       358       340       329       359       365       338       335       320       368       340       327       336       359       342       346
dram[5]:        327       368       337       338       370       351       348       317       364       342       378       329       340       349       325       310

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99580 n_nop=88264 n_act=668 n_pre=652 n_req=5805 n_rd=5150 n_write=4846 bw_util=0.2008
n_activity=64846 dram_eff=0.3083
bk0: 374a 93387i bk1: 298a 94385i bk2: 230a 95910i bk3: 336a 94791i bk4: 376a 94262i bk5: 254a 95369i bk6: 300a 94440i bk7: 426a 92829i bk8: 376a 92755i bk9: 290a 93703i bk10: 278a 94531i bk11: 364a 92928i bk12: 348a 92893i bk13: 280a 94515i bk14: 268a 94668i bk15: 352a 93916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.594206
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99580 n_nop=88289 n_act=681 n_pre=665 n_req=5763 n_rd=5162 n_write=4783 bw_util=0.1997
n_activity=64401 dram_eff=0.3088
bk0: 366a 94130i bk1: 308a 94440i bk2: 244a 95421i bk3: 330a 94663i bk4: 362a 95111i bk5: 264a 95140i bk6: 310a 94369i bk7: 414a 93124i bk8: 364a 93355i bk9: 302a 94523i bk10: 298a 93722i bk11: 346a 92880i bk12: 334a 93470i bk13: 300a 94188i bk14: 286a 94411i bk15: 334a 93455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.529363
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99580 n_nop=88284 n_act=665 n_pre=649 n_req=5798 n_rd=5134 n_write=4848 bw_util=0.2005
n_activity=64888 dram_eff=0.3077
bk0: 356a 93738i bk1: 314a 93982i bk2: 264a 95229i bk3: 310a 95026i bk4: 328a 94697i bk5: 284a 94739i bk6: 332a 94031i bk7: 390a 93566i bk8: 352a 93455i bk9: 314a 93818i bk10: 316a 93766i bk11: 328a 93582i bk12: 320a 93522i bk13: 322a 93863i bk14: 304a 94195i bk15: 300a 93979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.573127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99580 n_nop=88370 n_act=660 n_pre=644 n_req=5745 n_rd=5144 n_write=4762 bw_util=0.199
n_activity=65150 dram_eff=0.3041
bk0: 334a 94268i bk1: 342a 94172i bk2: 296a 94865i bk3: 280a 95129i bk4: 294a 95141i bk5: 316a 94832i bk6: 370a 93738i bk7: 350a 94509i bk8: 326a 93992i bk9: 336a 93734i bk10: 336a 93187i bk11: 310a 94061i bk12: 308a 94257i bk13: 332a 93480i bk14: 324a 94031i bk15: 290a 94669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.499659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99580 n_nop=88217 n_act=678 n_pre=662 n_req=5819 n_rd=5164 n_write=4859 bw_util=0.2013
n_activity=64710 dram_eff=0.3098
bk0: 314a 94286i bk1: 362a 93767i bk2: 326a 94808i bk3: 246a 95769i bk4: 266a 95220i bk5: 360a 94294i bk6: 394a 93060i bk7: 314a 94311i bk8: 306a 94212i bk9: 364a 93018i bk10: 356a 93129i bk11: 288a 94176i bk12: 288a 94484i bk13: 348a 92902i bk14: 352a 93496i bk15: 280a 94509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.550291
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99580 n_nop=88275 n_act=678 n_pre=662 n_req=5777 n_rd=5162 n_write=4803 bw_util=0.2001
n_activity=64529 dram_eff=0.3089
bk0: 298a 94755i bk1: 366a 93481i bk2: 336a 94424i bk3: 232a 95521i bk4: 248a 95402i bk5: 382a 94259i bk6: 428a 92705i bk7: 290a 94972i bk8: 290a 94651i bk9: 380a 92752i bk10: 372a 92094i bk11: 278a 94174i bk12: 272a 94430i bk13: 358a 93126i bk14: 364a 93330i bk15: 268a 94524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.537739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3173, Miss = 1275, Miss_rate = 0.402, Pending_hits = 739, Reservation_fails = 199
L2_cache_bank[1]: Access = 3083, Miss = 1300, Miss_rate = 0.422, Pending_hits = 719, Reservation_fails = 70
L2_cache_bank[2]: Access = 3091, Miss = 1282, Miss_rate = 0.415, Pending_hits = 709, Reservation_fails = 157
L2_cache_bank[3]: Access = 3001, Miss = 1299, Miss_rate = 0.433, Pending_hits = 696, Reservation_fails = 0
L2_cache_bank[4]: Access = 3116, Miss = 1286, Miss_rate = 0.413, Pending_hits = 754, Reservation_fails = 137
L2_cache_bank[5]: Access = 2957, Miss = 1281, Miss_rate = 0.433, Pending_hits = 713, Reservation_fails = 2
L2_cache_bank[6]: Access = 3185, Miss = 1294, Miss_rate = 0.406, Pending_hits = 700, Reservation_fails = 51
L2_cache_bank[7]: Access = 2990, Miss = 1278, Miss_rate = 0.427, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[8]: Access = 3167, Miss = 1301, Miss_rate = 0.411, Pending_hits = 734, Reservation_fails = 63
L2_cache_bank[9]: Access = 2993, Miss = 1281, Miss_rate = 0.428, Pending_hits = 718, Reservation_fails = 0
L2_cache_bank[10]: Access = 3145, Miss = 1304, Miss_rate = 0.415, Pending_hits = 706, Reservation_fails = 62
L2_cache_bank[11]: Access = 3096, Miss = 1277, Miss_rate = 0.412, Pending_hits = 714, Reservation_fails = 0
L2_total_cache_accesses = 36997
L2_total_cache_misses = 15458
L2_total_cache_miss_rate = 0.4178
L2_total_cache_pending_hits = 8589
L2_total_cache_reservation_fails = 741
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8719
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 51
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 178
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7087
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11547
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 493
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=93561
icnt_total_pkts_simt_to_mem=98377
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6398
	minimum = 6
	maximum = 61
Network latency average = 10.0837
	minimum = 6
	maximum = 51
Slowest packet = 728
Flit latency average = 8.94117
	minimum = 6
	maximum = 47
Slowest flit = 1637
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0507548
	minimum = 0.0428913 (at node 9)
	maximum = 0.056802 (at node 20)
Accepted packet rate average = 0.0507548
	minimum = 0.0428913 (at node 9)
	maximum = 0.056802 (at node 20)
Injected flit rate average = 0.131656
	minimum = 0.11915 (at node 1)
	maximum = 0.148256 (at node 20)
Accepted flit rate average= 0.131656
	minimum = 0.101851 (at node 9)
	maximum = 0.148113 (at node 20)
Injected packet length average = 2.59397
Accepted packet length average = 2.59397
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6398 (1 samples)
	minimum = 6 (1 samples)
	maximum = 61 (1 samples)
Network latency average = 10.0837 (1 samples)
	minimum = 6 (1 samples)
	maximum = 51 (1 samples)
Flit latency average = 8.94117 (1 samples)
	minimum = 6 (1 samples)
	maximum = 47 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0507548 (1 samples)
	minimum = 0.0428913 (1 samples)
	maximum = 0.056802 (1 samples)
Accepted packet rate average = 0.0507548 (1 samples)
	minimum = 0.0428913 (1 samples)
	maximum = 0.056802 (1 samples)
Injected flit rate average = 0.131656 (1 samples)
	minimum = 0.11915 (1 samples)
	maximum = 0.148256 (1 samples)
Accepted flit rate average = 0.131656 (1 samples)
	minimum = 0.101851 (1 samples)
	maximum = 0.148113 (1 samples)
Injected packet size average = 2.59397 (1 samples)
Accepted packet size average = 2.59397 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 492033 (inst/sec)
gpgpu_simulation_rate = 2437 (cycle/sec)
0 
