
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

          Version I-2013.12-SP5 for RHEL32 -- Jul 20, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Information: As of the J-2014.09 version of dc_shell, the 32-bit
             version of the product will not be delivered by default.
             If you require a 32-bit version for any reason, please
             contact Synopsys technical support.

Initializing...
set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25
read_ddc sine.ddc
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'tc240c'
  Loading link library 'gtech'
Reading ddc file '/home/da/dali3316/32correlators/sine.ddc'.
Loaded 1 design.
Current design is 'sine'.
sine
update_timing
Information: Updating design information... (UID-85)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : sine
Version: I-2013.12-SP5
Date   : Wed Dec 10 21:47:51 2014
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: v[2] (input port clocked by CLK_virtual)
  Endpoint: sv[8] (output port clocked by CLK_virtual)
  Path Group: CLK_virtual
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_virtual (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.30       0.30 f
  v[2] (in)                                0.03       0.33 f
  U3861/Z (CNIVX2)                         0.22       0.55 f
  U3862/Z (CIVX2)                          0.16       0.72 r
  U3975/Z (CND2IX1)                        0.17       0.89 f
  U4902/Z (CNIVX1)                         0.19       1.08 f
  U3722/Z (CMXI2X2)                        0.33       1.40 r
  U2918/Z (CIVX2)                          0.10       1.50 f
  U3788/Z (CMXI2X1)                        0.34       1.85 r
  U1969/Z (CMXI2X1)                        0.17       2.02 f
  U1972/Z (CMX8X1)                         0.54       2.56 f
  U1995/Z (CMX8X1)                         0.54       3.10 f
  U3919/Z (CMXI2XL)                        0.10       3.20 r
  sv[8] (out)                              0.00       3.20 r
  data arrival time                                   3.20

  clock CLK_virtual (rise edge)            5.00       5.00
  clock network delay (ideal)              0.00       5.00
  output external delay                   -0.80       4.20
  data required time                                  4.20
  -----------------------------------------------------------
  data required time                                  4.20
  data arrival time                                  -3.20
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: v[4] (input port clocked by CLK_virtual)
  Endpoint: sv[5] (output port clocked by CLK_virtual)
  Path Group: CLK_virtual
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_virtual (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.30       0.30 r
  v[4] (in)                                0.04       0.34 r
  U3773/Z (CIVX2)                          0.08       0.42 f
  U3797/Z1 (CIVDX1)                        0.13       0.55 f
  U3870/Z (CEOX2)                          0.18       0.73 f
  U5071/Z (CNIVX4)                         0.16       0.89 f
  U5070/Z (CMXI2X2)                        0.31       1.20 r
  U4410/Z (CIVX2)                          0.11       1.30 f
  U302/Z (CMXI2X1)                         0.18       1.49 r
  U3849/Z (CIVX1)                          0.12       1.61 f
  U4342/Z (CMX2XL)                         0.24       1.84 f
  U1141/Z (CMX8X1)                         0.55       2.39 f
  U1156/Z (CMX8X1)                         0.54       2.93 f
  U4785/Z (CMX4XL)                         0.27       3.19 f
  sv[5] (out)                              0.00       3.19 f
  data arrival time                                   3.19

  clock CLK_virtual (rise edge)            5.00       5.00
  clock network delay (ideal)              0.00       5.00
  output external delay                   -0.80       4.20
  data required time                                  4.20
  -----------------------------------------------------------
  data required time                                  4.20
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         1.01


  Startpoint: v[2] (input port clocked by CLK_virtual)
  Endpoint: sv[7] (output port clocked by CLK_virtual)
  Path Group: CLK_virtual
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK_virtual (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.30       0.30 f
  v[2] (in)                                0.03       0.33 f
  U3861/Z (CNIVX2)                         0.22       0.55 f
  U3862/Z (CIVX2)                          0.16       0.72 r
  U3975/Z (CND2IX1)                        0.17       0.89 f
  U4902/Z (CNIVX1)                         0.19       1.08 f
  U3722/Z (CMXI2X2)                        0.33       1.40 r
  U2918/Z (CIVX2)                          0.10       1.50 f
  U3788/Z (CMXI2X1)                        0.34       1.85 r
  U2007/Z (CMXI2X1)                        0.17       2.02 f
  U2008/Z (CMX8X1)                         0.55       2.56 f
  U2025/Z (CMX8X1)                         0.53       3.09 f
  U4903/Z (CMXI2XL)                        0.10       3.19 r
  sv[7] (out)                              0.00       3.19 r
  data arrival time                                   3.19

  clock CLK_virtual (rise edge)            5.00       5.00
  clock network delay (ideal)              0.00       5.00
  output external delay                   -0.80       4.20
  data required time                                  4.20
  -----------------------------------------------------------
  data required time                                  4.20
  data arrival time                                  -3.19
  -----------------------------------------------------------
  slack (MET)                                         1.01


1
read_verilog ssc.v
Loading verilog file '/home/da/dali3316/32correlators/ssc.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file firstblock00.v
Opening include file firstblock01.v
Opening include file firstblock02.v
Opening include file firstblock03.v
Opening include file firstblock04.v
Opening include file firstblock05.v
Opening include file firstblock06.v
Opening include file firstblock07.v
Opening include file firstblock08.v
Opening include file firstblock09.v
Opening include file firstblock10.v
Opening include file firstblock11.v
Opening include file firstblock12.v
Opening include file firstblock13.v
Opening include file firstblock14.v
Opening include file firstblock15.v
Opening include file firstblock16.v
Opening include file firstblock17.v
Opening include file firstblock18.v
Opening include file firstblock19.v
Opening include file firstblock20.v
Opening include file firstblock21.v
Opening include file firstblock22.v
Opening include file firstblock23.v
Opening include file firstblock24.v
Opening include file firstblock25.v
Opening include file firstblock26.v
Opening include file firstblock27.v
Opening include file firstblock28.v
Opening include file firstblock29.v
Opening include file firstblock30.v
Opening include file firstblock31.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/da/dali3316/32correlators/ssc.v
Opening include file firstblock00.v
Opening include file firstblock01.v
Warning:  firstblock01.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock01.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock02.v
Warning:  firstblock02.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock02.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock03.v
Warning:  firstblock03.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock03.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock04.v
Warning:  firstblock04.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock04.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock05.v
Warning:  firstblock05.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock05.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock06.v
Warning:  firstblock06.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock06.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock07.v
Warning:  firstblock07.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock07.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock08.v
Warning:  firstblock08.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock08.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock09.v
Warning:  firstblock09.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock09.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock10.v
Warning:  firstblock10.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock10.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock11.v
Warning:  firstblock11.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock11.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock12.v
Warning:  firstblock12.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock12.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock13.v
Warning:  firstblock13.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock13.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock14.v
Warning:  firstblock14.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock14.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock15.v
Warning:  firstblock15.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock15.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock16.v
Warning:  firstblock16.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock16.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock17.v
Warning:  firstblock17.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock17.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock18.v
Warning:  firstblock18.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock18.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock19.v
Warning:  firstblock19.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock19.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock20.v
Warning:  firstblock20.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock20.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock21.v
Warning:  firstblock21.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock21.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock22.v
Warning:  firstblock22.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock22.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock23.v
Warning:  firstblock23.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock23.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock24.v
Warning:  firstblock24.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock24.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock25.v
Warning:  firstblock25.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock25.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock26.v
Warning:  firstblock26.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock26.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock27.v
Warning:  firstblock27.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock27.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock28.v
Warning:  firstblock28.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock28.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock29.v
Warning:  firstblock29.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock29.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock30.v
Warning:  firstblock30.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock30.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Opening include file firstblock31.v
Warning:  firstblock31.v:62: the undeclared symbol 'Global_Run00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  firstblock31.v:63: the undeclared symbol 'SampleCount00' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock00.v:230: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock00.v:283: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock00.v:326: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock00.v:327: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 69 in file
	'firstblock00.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 133 in file
	'firstblock00.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           191            |     no/auto      |
|           233            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine firstblock00 line 133 in file
		'firstblock00.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock01.v:223: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock01.v:274: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock01.v:317: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock01.v:318: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 65 in file
	'firstblock01.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 129 in file
	'firstblock01.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           187            |     no/auto      |
|           226            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine firstblock01 line 129 in file
		'firstblock01.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock02.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock02.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock02.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock02.v:317: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 129 in file
	'firstblock02.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           225            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine firstblock02 line 129 in file
		'firstblock02.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock03.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock03.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock03.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock03.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock03 line 129 in file
		'firstblock03.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock04.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock04.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock04.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock04.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock04 line 129 in file
		'firstblock04.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock05.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock05.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock05.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock05.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock05 line 129 in file
		'firstblock05.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock06.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock06.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock06.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock06.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock06 line 129 in file
		'firstblock06.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock07.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock07.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock07.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock07.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock07 line 129 in file
		'firstblock07.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock08.v:224: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock08.v:275: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock08.v:318: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock08.v:319: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 129 in file
	'firstblock08.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           188            |     no/auto      |
|           227            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine firstblock08 line 129 in file
		'firstblock08.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock09.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock09.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock09.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock09.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock09 line 129 in file
		'firstblock09.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock10.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock10.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock10.v:316: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock10 line 129 in file
		'firstblock10.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock11 line 129 in file
		'firstblock11.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock12 line 129 in file
		'firstblock12.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock13 line 129 in file
		'firstblock13.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock14 line 129 in file
		'firstblock14.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock15 line 129 in file
		'firstblock15.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock16 line 129 in file
		'firstblock16.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)
Warning:  firstblock17.v:222: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock17.v:273: unsigned to signed assignment occurs. (VER-318)
Warning:  firstblock17.v:316: signed to unsigned part selection occurs. (VER-318)
Warning:  firstblock17.v:317: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine firstblock17 line 129 in file
		'firstblock17.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock18 line 129 in file
		'firstblock18.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock19 line 129 in file
		'firstblock19.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock20 line 129 in file
		'firstblock20.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock21 line 129 in file
		'firstblock21.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock22 line 129 in file
		'firstblock22.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock23 line 129 in file
		'firstblock23.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock24 line 129 in file
		'firstblock24.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock25 line 129 in file
		'firstblock25.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock26 line 129 in file
		'firstblock26.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock27 line 129 in file
		'firstblock27.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock28 line 129 in file
		'firstblock28.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock29 line 129 in file
		'firstblock29.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock30 line 129 in file
		'firstblock30.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Warning:  Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog 'integer' types as signed; synthesized result may not match earlier versions of HDL Compiler. (VER-314)

Inferred memory devices in process
	in routine firstblock31 line 129 in file
		'firstblock31.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| Chip00_DDS_Phase_adjust_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    valuehob000_temp_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|         flag000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp004_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp000_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Cnt_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00Low_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Correlation00High_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |  31   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Correlation00Status_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|         poly000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|        value000_reg         | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp1_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|            v_reg            | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|    SampleCountTemp4_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp2_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp3_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp003_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp4_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp2_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PushADCTemp5_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp1_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    SampleCountTemp3_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Freq00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp003_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp002_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob003_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob002_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob001_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    multcorrelator000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp002_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       ADCTemp001_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     sv_ext_comp001_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        oldhob000_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp004_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp003_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      PRN00Temp002_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
| Chip00_DDS_PhaseTemp001_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        oldhob004_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        PRNHob000_reg        | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Chip00_DDS_Phase_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|          PRN00_reg          | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|        vquad000_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CorrelationTemp000_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       Global_Run_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       SampleCount_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|     CorrelationSeen_reg     | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Freq00_DDS_Add_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  Freq00_DDS_Phase_adj_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | N  | N  | N  |
|   Freq00_DDS_control_reg    | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Chip00_DDS_Freq_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully.
Current design is now '/home/da/dali3316/32correlators/firstblock00.db:firstblock00'
Loaded 33 designs.
Current design is 'firstblock00'.
firstblock00 firstblock01 firstblock02 firstblock03 firstblock04 firstblock05 firstblock06 firstblock07 firstblock08 firstblock09 firstblock10 firstblock11 firstblock12 firstblock13 firstblock14 firstblock15 firstblock16 firstblock17 firstblock18 firstblock19 firstblock20 firstblock21 firstblock22 firstblock23 firstblock24 firstblock25 firstblock26 firstblock27 firstblock28 firstblock29 firstblock30 firstblock31 ssc
create_clock clk -name clk -period 4
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clk]] [get_port rst]]
{addr[31] addr[30] addr[29] addr[28] addr[27] addr[26] addr[25] addr[24] addr[23] addr[22] addr[21] addr[20] addr[19] addr[18] addr[17] addr[16] addr[15] addr[14] addr[13] addr[12] addr[11] addr[10] addr[9] addr[8] addr[7] addr[6] addr[5] addr[4] addr[3] addr[2] addr[1] addr[0] Wdata[31] Wdata[30] Wdata[29] Wdata[28] Wdata[27] Wdata[26] Wdata[25] Wdata[24] Wdata[23] Wdata[22] Wdata[21] Wdata[20] Wdata[19] Wdata[18] Wdata[17] Wdata[16] Wdata[15] Wdata[14] Wdata[13] Wdata[12] Wdata[11] Wdata[10] Wdata[9] Wdata[8] Wdata[7] Wdata[6] Wdata[5] Wdata[4] Wdata[3] Wdata[2] Wdata[1] Wdata[0] write read ADC[15] ADC[14] ADC[13] ADC[12] ADC[11] ADC[10] ADC[9] ADC[8] ADC[7] ADC[6] ADC[5] ADC[4] ADC[3] ADC[2] ADC[1] ADC[0] PushADC}
set_driving_cell -lib_cell CND2X1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
compile -map_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | I-2013.12-DWBB_201312.5 |     *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================


Information: There are 7 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'sine'
  Processing 'firstblock00'
Information: The register 'CorrelationSeen_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'CorrelationSeen_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'Freq00_DDS_control_reg[1]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U3/B U3/Z U486/A U486/Z 
Information: Timing loop detected. (OPT-150)
	U4/B U4/Z U489/A U489/Z 
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U573'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U570'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U567'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U564'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U561'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U558'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U555'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U552'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U549'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U546'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U543'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U540'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U537'
         to break a timing loop. (OPT-314)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'firstblock00_DW01_add_0'
  Processing 'firstblock00_DW01_sub_0'
  Processing 'firstblock00_DW01_sub_1'
  Processing 'firstblock00_DW01_inc_0'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
  Processing 'firstblock00_DW01_add_1'
  Processing 'firstblock00_DW01_add_2'
  Mapping 'firstblock00_DW_mult_tc_0'
  Processing 'firstblock00_DW01_add_3'
  Processing 'firstblock00_DW01_add_4'
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:53   33475.0      0.54      37.2       0.0                                0.00
    0:00:53   33475.0      0.54      37.2       0.0                                0.00
    0:00:53   33475.0      0.54      37.2       0.0                                0.00
    0:00:53   33470.5      0.54      37.2       0.0                                0.00
    0:00:53   33470.5      0.54      37.2       0.0                                0.00
    0:00:57   25298.5      1.52      97.3       0.0                                0.00
    0:00:58   25398.0      1.57      79.6       0.0                                0.00
    0:00:58   25348.0      1.26      73.3       0.0                                0.00
    0:00:59   25362.5      1.14      63.7       0.0                                0.00
    0:00:59   25365.0      1.30      68.2       0.0                                0.00
    0:01:00   25364.0      1.23      65.0       0.0                                0.00
    0:01:00   25374.5      1.06      61.7       0.0                                0.00
    0:01:00   25387.0      0.99      60.7       0.0                                0.00
    0:01:01   25401.0      1.19      64.5       0.0                                0.00
    0:01:01   25408.5      0.95      54.3       0.0                                0.00
    0:01:01   25409.5      0.87      53.9       0.0                                0.00
    0:01:01   25413.0      0.87      53.3       0.0                                0.00
    0:01:02   25420.5      0.85      52.9       0.0                                0.00
    0:01:02   25428.5      0.82      51.8       0.0                                0.00
    0:01:02   25444.0      0.81      50.8       0.0                                0.00
    0:01:02   25471.0      0.81      49.8       0.0                                0.00
    0:01:02   25477.0      0.77      48.9       0.0                                0.00
    0:01:02   25486.5      0.77      47.8       0.0                                0.00
    0:01:03   25506.0      0.74      46.3       0.0                                0.00
    0:01:03   25506.0      0.74      46.3       0.0                                0.00
    0:01:03   25506.0      0.74      46.3       0.0                                0.00
    0:01:03   25506.0      0.74      46.3       0.0                                0.00
    0:01:03   25506.0      0.74      46.3       0.0                                0.00
    0:01:03   25506.0      0.74      46.3       0.0                                0.00
    0:01:03   25560.0      0.63      39.0       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:04   25656.0      0.57      35.1       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:04   25733.0      0.53      33.0       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:04   25816.5      0.51      31.3       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:05   25834.0      0.50      30.5       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:05   25841.0      0.50      30.3       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:05   25995.0      0.47      28.0       0.0                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:05   25995.0      0.47      28.0       0.0                                0.00
    0:01:06   26035.0      0.46      27.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:06   26078.0      0.43      26.3       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:07   26127.5      0.42      25.1       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:07   26172.0      0.41      24.2       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:07   26186.5      0.40      24.0       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:08   26204.5      0.39      23.2       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:08   26216.5      0.38      22.6       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:08   26252.5      0.38      22.1       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:08   26293.5      0.37      21.5       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:09   26347.5      0.36      21.2       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:09   26372.0      0.35      19.6       0.0 multcorrelator000_reg[63]/D      0.00
    0:01:09   26386.5      0.34      19.5       0.0 multcorrelator000_reg[47]/D      0.00
    0:01:09   26400.5      0.34      19.1       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:09   26456.0      0.33      18.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:10   26469.0      0.32      18.5       0.0 sv_ext_comp000_reg[6]/D        0.00
    0:01:10   26501.0      0.32      18.4       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:10   26517.5      0.31      18.7       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:10   26571.5      0.30      18.3       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:11   26600.5      0.30      17.7       0.0 sv_ext_comp000_reg[6]/D        0.00
    0:01:11   26627.0      0.29      17.2       0.0 multcorrelator000_reg[48]/D      0.00
    0:01:11   26701.5      0.28      16.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:11   26724.5      0.27      16.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:12   26753.5      0.27      16.6       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:12   26756.5      0.26      15.5       0.0 sv_ext_comp000_reg[5]/D        0.00
    0:01:12   26782.0      0.26      15.3       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:12   26810.5      0.26      14.6       0.0 multcorrelator000_reg[43]/D      0.00
    0:01:12   26854.0      0.25      14.3       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:12   26861.5      0.25      14.2       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:13   26885.0      0.24      13.5       0.0 multcorrelator000_reg[47]/D      0.00
    0:01:13   26913.5      0.24      13.1       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:13   26913.0      0.23      12.6       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:13   26921.0      0.23      12.5       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:13   26943.0      0.23      12.3       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:14   26964.5      0.22      12.2       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:14   27028.5      0.22      11.8       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:14   27080.0      0.21      11.5       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:14   27117.0      0.20      11.1       0.0 multcorrelator000_reg[35]/D      0.00
    0:01:15   27109.0      0.20      10.8       0.0 multcorrelator000_reg[43]/D      0.00
    0:01:15   27116.5      0.19      10.5       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:15   27113.5      0.19      10.5       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:15   27113.5      0.19      10.4       0.0 multcorrelator000_reg[53]/D      0.00
    0:01:15   27115.0      0.19      10.4       0.0 multcorrelator000_reg[43]/D      0.00
    0:01:15   27126.0      0.18      10.1       0.0 multcorrelator000_reg[38]/D      0.00
    0:01:15   27127.5      0.18       9.9       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:16   27150.0      0.18       9.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:16   27154.5      0.17       8.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:16   27159.0      0.17       8.7       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:16   27159.0      0.17       8.6       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:16   27204.0      0.16       8.4       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:16   27222.0      0.16       8.3       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:17   27232.0      0.16       8.2       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:17   27257.0      0.16       8.0       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:17   27277.5      0.15       7.9       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:17   27286.5      0.15       7.6       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:17   27295.0      0.15       7.4       0.0 multcorrelator000_reg[45]/D      0.00
    0:01:18   27309.5      0.15       7.2       0.0 multcorrelator000_reg[41]/D      0.00
    0:01:18   27320.0      0.14       7.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:18   27330.0      0.14       6.9       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:18   27346.0      0.14       6.8       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:18   27339.5      0.14       6.6       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:18   27355.5      0.13       6.4       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:19   27364.5      0.13       6.1       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:19   27371.5      0.12       6.1       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:19   27390.0      0.12       6.0       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:19   27397.5      0.12       5.7       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:19   27420.0      0.12       5.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:19   27420.5      0.12       5.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:20   27426.5      0.11       5.4       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:20   27439.0      0.11       5.2       0.0 multcorrelator000_reg[56]/D      0.00
    0:01:20   27477.5      0.11       5.2       0.0 multcorrelator000_reg[48]/D      0.00
    0:01:20   27492.0      0.11       4.8       0.0 sv_ext_comp000_reg[5]/D        0.00
    0:01:20   27501.0      0.11       4.7       0.0 sv_ext_comp000_reg[5]/D        0.00
    0:01:21   27517.0      0.10       4.6       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:21   27520.5      0.10       4.6       0.0 multcorrelator000_reg[59]/D      0.00
    0:01:21   27554.5      0.10       4.5       0.0 multcorrelator000_reg[60]/D      0.00
    0:01:21   27559.5      0.10       4.5       0.0 sv_ext_comp000_reg[10]/D       0.00
    0:01:21   27572.5      0.10       4.4       0.0 sv_ext_comp000_reg[5]/D        0.00
    0:01:21   27572.5      0.10       4.4       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:21   27565.5      0.10       4.4       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:21   27577.5      0.10       4.3       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:22   27591.0      0.09       4.1       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:22   27595.0      0.09       4.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:22   27617.0      0.09       3.9       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:22   27625.5      0.09       3.9       0.0 multcorrelator000_reg[47]/D      0.00
    0:01:22   27633.0      0.09       3.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:22   27646.5      0.08       3.7       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:22   27653.5      0.08       3.7       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:23   27655.0      0.08       3.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:23   27650.0      0.08       3.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:23   27656.0      0.08       3.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:23   27662.5      0.08       3.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:23   27662.5      0.08       3.3       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:23   27666.0      0.07       3.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:24   27690.5      0.07       3.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:24   27695.0      0.07       2.9       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:24   27718.5      0.07       2.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:24   27729.5      0.06       2.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:24   27729.5      0.06       2.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:24   27726.0      0.06       2.4       0.0 multcorrelator000_reg[39]/D      0.00
    0:01:24   27730.5      0.06       2.3       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:25   27733.0      0.06       2.3       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:25   27741.5      0.05       2.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:25   27763.5      0.05       2.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:25   27775.0      0.05       1.9       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:25   27774.5      0.05       1.9       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:25   27778.5      0.05       1.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27784.5      0.05       1.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27787.5      0.05       1.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27789.5      0.05       1.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27794.0      0.05       1.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27799.5      0.04       1.7       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27800.5      0.04       1.7       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:26   27806.5      0.04       1.7       0.0 multcorrelator000_reg[47]/D      0.00
    0:01:27   27815.0      0.04       1.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:27   27814.5      0.04       1.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:27   27818.5      0.04       1.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:27   27822.0      0.04       1.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:27   27821.5      0.04       1.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:27   27821.5      0.04       1.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:27   27821.0      0.04       1.4       0.0 multcorrelator000_reg[39]/D      0.00
    0:01:28   27823.5      0.04       1.3       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:28   27827.5      0.03       1.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:28   27839.0      0.03       1.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:28   27854.0      0.03       1.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:28   27868.5      0.03       0.9       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:28   27877.0      0.03       0.9       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:29   27880.0      0.03       0.8       0.0 sv_ext_comp000_reg[13]/D       0.00
    0:01:29   27901.0      0.02       0.8       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:29   27910.0      0.02       0.7       0.0 multcorrelator000_reg[47]/D      0.00
    0:01:29   27916.5      0.02       0.7       0.0 multcorrelator000_reg[39]/D      0.00
    0:01:29   27921.5      0.02       0.7       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:29   27923.0      0.02       0.7       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:30   27935.5      0.02       0.6       0.0 multcorrelator000_reg[57]/D      0.00
    0:01:30   27947.0      0.02       0.6       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:30   27956.0      0.02       0.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:30   27958.0      0.02       0.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:30   27950.5      0.01       0.5       0.0 multcorrelator000_reg[57]/D      0.00
    0:01:30   27958.5      0.01       0.5       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:30   27961.0      0.01       0.4       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27962.0      0.01       0.4       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27967.0      0.01       0.3       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27973.0      0.01       0.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27973.5      0.01       0.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27972.0      0.01       0.2       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27988.5      0.01       0.1       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:31   27987.5      0.01       0.1       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:32   27991.5      0.01       0.1       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:32   27993.0      0.00       0.1       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:32   27995.0      0.00       0.1       0.0 multcorrelator000_reg[57]/D      0.00
    0:01:32   27993.0      0.00       0.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:32   27997.5      0.00       0.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:32   28000.0      0.00       0.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:33   27992.0      0.00       0.0       0.0 multcorrelator000_reg[44]/D      0.00
    0:01:33   27990.0      0.00       0.0       0.0                                0.00
    0:01:33   27989.5      0.00       0.0       0.0                                0.00


  Beginning Design Rule Fixing  (min_path)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:33   27989.5      0.00       0.0       0.0                              -61.91
    0:01:34   28044.5      0.00       0.0       0.0 ADCTemp003_reg[22]/D         -57.06
    0:01:35   28091.0      0.00       0.0       0.0 ADCTemp003_reg[12]/D         -53.45
    0:01:37   28136.5      0.00       0.0       0.0 ADCTemp002_reg[12]/D         -49.82
    0:01:37   28199.5      0.00       0.0       0.0 SampleCountTemp4_reg[7]/D    -44.69
    0:01:37   28257.5      0.00       0.0       0.0 SampleCountTemp4_reg[26]/D    -40.56
    0:01:37   28296.5      0.00       0.0       0.0 Correlation00Status_reg[18]/D    -37.39
    0:01:38   28332.5      0.00       0.0       0.0 Correlation00Low_reg[19]/D    -34.89
    0:01:38   28374.5      0.00       0.0       0.0 Correlation00Cnt_reg[15]/D    -32.49
    0:01:38   28428.0      0.00       0.0       0.0 poly000_reg[13]/D            -28.05
    0:01:40   28468.5      0.00       0.0       0.0 PRN00Temp004_reg[9]/D        -25.48
    0:01:40   28527.5      0.00       0.0       0.0 Global_Run_reg[23]/D         -20.84
    0:01:41   28569.5      0.00       0.0       0.0 sv_ext_comp000_reg[21]/D     -18.34
    0:01:42   28602.5      0.00       0.0       0.0 CorrelationTemp000_reg[8]/D    -16.72
    0:01:42   28636.0      0.00       0.0       0.0 SampleCountTemp3_reg[2]/D    -14.99
    0:01:42   28699.0      0.00       0.0       0.0 SampleCountTemp3_reg[11]/D    -10.50
    0:01:42   28758.5      0.00       0.0       0.0 SampleCountTemp1_reg[20]/D     -6.20
    0:01:43   28816.0      0.00       0.0       0.0 SampleCountTemp3_reg[27]/D     -2.00
    0:01:43   28844.5      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                             MIN DELAY
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:43   28844.5      0.00       0.0       0.0                                0.00
    0:01:43   28844.5      0.00       0.0       0.0                                0.00
    0:01:44   28558.0      0.03       0.2       0.0                                0.00
    0:01:45   28443.0      0.38       9.9       0.0                                0.00
    0:01:45   28401.5      0.30       8.0       0.0                               -0.00
    0:01:45   28362.5      0.29       7.5       0.0                               -0.00
    0:01:45   28344.5      0.29       7.5       0.0                               -0.00
    0:01:45   28331.0      0.29       7.5       0.0                               -0.00
    0:01:45   28322.0      0.29       7.5       0.0                               -0.00
    0:01:45   28314.0      0.29       7.5       0.0                               -0.00
    0:01:46   28306.0      0.29       7.5       0.0                               -0.00
    0:01:46   28299.0      0.29       7.5       0.0                               -0.00
    0:01:46   28299.0      0.29       7.5       0.0                               -0.00
    0:01:47   28358.0      0.00       0.1       0.0 multcorrelator000_reg[44]/D     -0.00
    0:01:47   28357.5      0.00       0.0       0.0 sv_ext_comp000_reg[6]/D       -0.00
    0:01:47   28379.5      0.00       0.0       0.0 multcorrelator000_reg[44]/D     -0.00
    0:01:47   28380.5      0.00       0.0       0.0                               -0.00
    0:01:48   27899.5      0.27      13.0       0.0                               -0.00
    0:01:48   27829.5      0.27      13.0       0.0                               -0.00
    0:01:48   27822.5      0.27      13.0       0.0                               -0.00
    0:01:48   27820.5      0.27      13.0       0.0                               -0.00
    0:01:48   27820.5      0.27      13.0       0.0                               -0.00
    0:01:48   27820.5      0.27      13.0       0.0                               -0.00
    0:01:48   27820.5      0.27      13.0       0.0                               -0.00
    0:01:48   27820.5      0.27      13.0       0.0                               -0.00
    0:01:49   27907.5      0.07       3.5       0.0 multcorrelator000_reg[39]/D     -0.08
    0:01:49   27931.0      0.04       1.9       0.0 multcorrelator000_reg[47]/D     -0.25
    0:01:50   27956.0      0.03       1.0       0.0 multcorrelator000_reg[60]/D     -0.33
    0:01:50   27977.5      0.02       0.5       0.0 sv_ext_comp000_reg[13]/D      -0.33
    0:01:50   27986.0      0.01       0.3       0.0                               -0.33
    0:01:51   27989.0      0.01       0.3       0.0                               -0.33
    0:01:51   27995.5      0.01       0.3       0.0                               -0.33
    0:01:51   28004.0      0.01       0.2       0.0                               -0.33
    0:01:51   28016.0      0.01       0.2       0.0                               -0.33
    0:01:51   28024.0      0.01       0.2       0.0                               -0.33
    0:01:51   28028.0      0.01       0.1       0.0                               -0.33
    0:01:51   28035.5      0.00       0.0       0.0                               -0.33
    0:01:52   28041.5      0.00       0.0       0.0                               -0.33
    0:01:52   28046.5      0.00       0.0       0.0 CorrelationTemp000_reg[45]/D     -0.05
    0:01:52   28048.0      0.00       0.0       0.0                                0.00
Loading db file '/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25'

  Optimization Complete
  ---------------------
1
create_clock clk -name clk -period 5
1
update_timing
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U540/A U540/Z U86/B U86/Z 
Information: Timing loop detected. (OPT-150)
	U543/A U543/Z U92/B U92/Z 
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U540'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U543'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U573'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U537'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U546'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U106'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U570'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U567'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U564'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U561'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U558'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U555'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U552'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'U549'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U5'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U7'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U8'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U12'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U13'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U14'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U15'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U18'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U19'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U21'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'U23'
         to break a timing loop. (OPT-314)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : firstblock00
Version: I-2013.12-SP5
Date   : Wed Dec 10 21:50:04 2014
****************************************

Operating Conditions: NOMIN25   Library: tc240c
Wire Load Model Mode: top

  Startpoint: ADCTemp003_reg[21]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multcorrelator000_reg[62]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADCTemp003_reg[21]/CP (CFD2QX1)                         0.00       0.00 r
  ADCTemp003_reg[21]/Q (CFD2QX1)                          0.29       0.29 f
  mult_300/a[21] (firstblock00_DW_mult_tc_1)              0.00       0.29 f
  mult_300/U3617/Z (CIVX2)                                0.06       0.35 r
  mult_300/U2591/Z (CIVX3)                                0.06       0.41 f
  mult_300/U3714/Z (CENX2)                                0.16       0.57 f
  mult_300/U2592/Z (CIVX4)                                0.05       0.62 r
  mult_300/U2905/Z (CIVX4)                                0.09       0.71 f
  mult_300/U3667/Z (COND2XL)                              0.28       0.99 r
  mult_300/U903/S (CFA1X1)                                0.42       1.41 f
  mult_300/U901/CO (CFA1X1)                               0.28       1.70 f
  mult_300/U3672/Z (CND2XL)                               0.07       1.76 r
  mult_300/U2965/Z (CND3XL)                               0.22       1.99 f
  mult_300/U887/S (CFA1X1)                                0.40       2.38 r
  mult_300/U5104/Z (COR2X1)                               0.12       2.50 r
  mult_300/U2976/Z (CND2X1)                               0.12       2.62 f
  mult_300/U243/Z (CNR2X2)                                0.09       2.71 r
  mult_300/U229/Z (CND2X2)                                0.09       2.80 f
  mult_300/U181/Z (CNR2X2)                                0.07       2.87 r
  mult_300/U3471/Z (CND2X1)                               0.08       2.95 f
  mult_300/U5118/Z (COND1XL)                              0.12       3.08 r
  mult_300/U4616/Z (CIVXL)                                0.07       3.15 f
  mult_300/U5052/Z (COND1XL)                              0.09       3.24 r
  mult_300/U4933/Z (CENXL)                                0.17       3.41 r
  mult_300/product[62] (firstblock00_DW_mult_tc_1)        0.00       3.41 r
  U3020/Z (CND2XL)                                        0.08       3.49 f
  U3021/Z (CND2XL)                                        0.05       3.54 r
  multcorrelator000_reg[62]/D (CFD2XL)                    0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  multcorrelator000_reg[62]/CP (CFD2XL)                   0.00       4.75 r
  library setup time                                     -0.21       4.54
  data required time                                                 4.54
  --------------------------------------------------------------------------
  data required time                                                 4.54
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ADCTemp003_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multcorrelator000_reg[41]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADCTemp003_reg[8]/CP (CFD2QX2)                          0.00       0.00 r
  ADCTemp003_reg[8]/Q (CFD2QX2)                           0.38       0.38 f
  mult_300/a[8] (firstblock00_DW_mult_tc_1)               0.00       0.38 f
  mult_300/U2886/Z (CIVX2)                                0.07       0.44 r
  mult_300/U3514/Z (CIVX3)                                0.08       0.52 f
  mult_300/U3887/Z (CENX4)                                0.18       0.70 r
  mult_300/U2067/Z (COND2X1)                              0.18       0.88 f
  mult_300/U1062/S (CFA1X1)                               0.44       1.32 r
  mult_300/U4037/Z (CENX2)                                0.16       1.48 r
  mult_300/U4625/Z (CENX2)                                0.16       1.64 r
  mult_300/U3709/Z (CIVX2)                                0.07       1.71 f
  mult_300/U3706/Z (CND2X2)                               0.05       1.77 r
  mult_300/U3707/Z (CND2X2)                               0.07       1.84 f
  mult_300/U4622/Z (CEOX2)                                0.16       2.00 f
  mult_300/U2557/Z (CND2XL)                               0.09       2.09 r
  mult_300/U2917/Z (CND2X1)                               0.11       2.20 f
  mult_300/U3370/Z (CIVX2)                                0.04       2.23 r
  mult_300/U3368/Z (CND2X1)                               0.08       2.31 f
  mult_300/U3369/Z (CND2X2)                               0.07       2.38 r
  mult_300/U3253/Z (CND2X1)                               0.07       2.45 f
  mult_300/U4781/Z (CND3X1)                               0.09       2.54 r
  mult_300/U5400/Z (CNR2X2)                               0.08       2.62 f
  mult_300/U4978/Z (CNR2X1)                               0.17       2.78 r
  mult_300/U5310/Z (CND2X1)                               0.12       2.90 f
  mult_300/U487/Z (CNR2X2)                                0.10       3.00 r
  mult_300/U4963/Z (CANR1X2)                              0.11       3.11 f
  mult_300/U5451/Z (COND1XL)                              0.13       3.24 r
  mult_300/U5450/Z (CENXL)                                0.17       3.40 r
  mult_300/product[41] (firstblock00_DW_mult_tc_1)        0.00       3.40 r
  U2992/Z (CND2XL)                                        0.08       3.49 f
  U2991/Z (CND2XL)                                        0.05       3.54 r
  multcorrelator000_reg[41]/D (CFD2XL)                    0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  multcorrelator000_reg[41]/CP (CFD2XL)                   0.00       4.75 r
  library setup time                                     -0.21       4.54
  data required time                                                 4.54
  --------------------------------------------------------------------------
  data required time                                                 4.54
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ADCTemp003_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multcorrelator000_reg[42]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ADCTemp003_reg[8]/CP (CFD2QX2)                          0.00       0.00 r
  ADCTemp003_reg[8]/Q (CFD2QX2)                           0.38       0.38 f
  mult_300/a[8] (firstblock00_DW_mult_tc_1)               0.00       0.38 f
  mult_300/U2886/Z (CIVX2)                                0.07       0.44 r
  mult_300/U3514/Z (CIVX3)                                0.08       0.52 f
  mult_300/U3887/Z (CENX4)                                0.18       0.70 r
  mult_300/U2067/Z (COND2X1)                              0.18       0.88 f
  mult_300/U1062/S (CFA1X1)                               0.44       1.32 r
  mult_300/U4037/Z (CENX2)                                0.16       1.48 r
  mult_300/U4625/Z (CENX2)                                0.16       1.64 r
  mult_300/U3709/Z (CIVX2)                                0.07       1.71 f
  mult_300/U3706/Z (CND2X2)                               0.05       1.77 r
  mult_300/U3707/Z (CND2X2)                               0.07       1.84 f
  mult_300/U4622/Z (CEOX2)                                0.16       2.00 f
  mult_300/U2557/Z (CND2XL)                               0.09       2.09 r
  mult_300/U2917/Z (CND2X1)                               0.11       2.20 f
  mult_300/U3370/Z (CIVX2)                                0.04       2.23 r
  mult_300/U3368/Z (CND2X1)                               0.08       2.31 f
  mult_300/U3369/Z (CND2X2)                               0.07       2.38 r
  mult_300/U3253/Z (CND2X1)                               0.07       2.45 f
  mult_300/U4781/Z (CND3X1)                               0.09       2.54 r
  mult_300/U5400/Z (CNR2X2)                               0.08       2.62 f
  mult_300/U4978/Z (CNR2X1)                               0.17       2.78 r
  mult_300/U5310/Z (CND2X1)                               0.12       2.90 f
  mult_300/U487/Z (CNR2X2)                                0.10       3.00 r
  mult_300/U4963/Z (CANR1X2)                              0.11       3.11 f
  mult_300/U5449/Z (COND1XL)                              0.13       3.24 r
  mult_300/U5448/Z (CENXL)                                0.17       3.40 r
  mult_300/product[42] (firstblock00_DW_mult_tc_1)        0.00       3.40 r
  U3921/Z (CND2XL)                                        0.08       3.49 f
  U3912/Z (CND2XL)                                        0.05       3.54 r
  multcorrelator000_reg[42]/D (CFD2XL)                    0.00       3.54 r
  data arrival time                                                  3.54

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.25       4.75
  multcorrelator000_reg[42]/CP (CFD2XL)                   0.00       4.75 r
  library setup time                                     -0.21       4.54
  data required time                                                 4.54
  --------------------------------------------------------------------------
  data required time                                                 4.54
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


1
write -hierarchy -format verilog -output ssc_gates.v
Writing verilog file '/home/da/dali3316/32correlators/ssc_gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 1 nets to module firstblock00 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
