module top
#(parameter param252 = ((((((8'hbb) == (8'ha7)) ? {(8'ha4), (8'h9e)} : {(8'hb4)}) <<< (((8'had) ? (8'ha5) : (8'hb4)) ? (~^(8'hbe)) : ((8'ha6) + (8'hb3)))) ? ((((7'h41) < (8'ha4)) ? ((8'h9e) != (8'hb9)) : ((8'hb2) ? (8'ha2) : (8'h9c))) ? (8'hae) : (!(!(8'hbd)))) : (~|(8'hba))) ? (({((8'had) ? (8'hb8) : (8'hbc))} ? (8'ha9) : {(~(8'ha8))}) ? (~&(((8'ha0) ? (8'hb8) : (8'hb6)) ? ((8'ha9) ? (8'ha9) : (8'hb6)) : ((8'h9c) ? (8'hae) : (8'hbc)))) : (~^((!(7'h42)) ? ((8'ha6) * (8'ha9)) : ((8'h9f) + (8'hbe))))) : (((^((8'hb4) ^~ (8'hb6))) ? (|((8'hb4) <<< (7'h41))) : (((8'hbb) ^~ (8'ha1)) < ((8'hac) >= (8'had)))) ? {{(~^(8'hb3)), (-(8'ha0))}} : ((8'h9f) ^~ ((~|(8'h9f)) == (~^(8'hbe)))))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h264):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h9):(1'h0)] wire0;
  input wire signed [(5'h11):(1'h0)] wire1;
  input wire [(5'h13):(1'h0)] wire2;
  input wire [(4'hc):(1'h0)] wire3;
  input wire signed [(5'h14):(1'h0)] wire4;
  wire [(4'h8):(1'h0)] wire251;
  wire signed [(4'hc):(1'h0)] wire250;
  wire signed [(5'h14):(1'h0)] wire249;
  wire [(5'h11):(1'h0)] wire248;
  wire signed [(5'h13):(1'h0)] wire247;
  wire [(5'h10):(1'h0)] wire241;
  wire signed [(5'h11):(1'h0)] wire240;
  wire signed [(4'hf):(1'h0)] wire239;
  wire signed [(4'h8):(1'h0)] wire224;
  wire signed [(4'ha):(1'h0)] wire222;
  wire signed [(4'hc):(1'h0)] wire221;
  wire signed [(4'he):(1'h0)] wire219;
  wire signed [(3'h5):(1'h0)] wire105;
  wire signed [(5'h14):(1'h0)] wire104;
  wire [(4'h8):(1'h0)] wire103;
  wire [(5'h12):(1'h0)] wire5;
  wire signed [(4'h8):(1'h0)] wire101;
  reg signed [(4'he):(1'h0)] reg246 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg245 = (1'h0);
  reg [(2'h2):(1'h0)] reg244 = (1'h0);
  reg [(2'h2):(1'h0)] reg243 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg21 = (1'h0);
  reg [(4'hb):(1'h0)] reg20 = (1'h0);
  reg [(4'hd):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg signed [(4'he):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg16 = (1'h0);
  reg [(2'h2):(1'h0)] reg15 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg14 = (1'h0);
  reg [(4'hd):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg11 = (1'h0);
  reg [(5'h12):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg9 = (1'h0);
  reg [(5'h15):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg6 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg225 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg226 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg227 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg228 = (1'h0);
  reg [(3'h6):(1'h0)] reg229 = (1'h0);
  reg [(3'h5):(1'h0)] reg230 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg231 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg232 = (1'h0);
  reg [(4'hf):(1'h0)] reg233 = (1'h0);
  reg [(4'hf):(1'h0)] reg234 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg235 = (1'h0);
  reg [(5'h12):(1'h0)] reg236 = (1'h0);
  reg [(3'h4):(1'h0)] reg237 = (1'h0);
  reg [(5'h10):(1'h0)] reg238 = (1'h0);
  assign y = {wire251,
                 wire250,
                 wire249,
                 wire248,
                 wire247,
                 wire241,
                 wire240,
                 wire239,
                 wire224,
                 wire222,
                 wire221,
                 wire219,
                 wire105,
                 wire104,
                 wire103,
                 wire5,
                 wire101,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg225,
                 reg226,
                 reg227,
                 reg228,
                 reg229,
                 reg230,
                 reg231,
                 reg232,
                 reg233,
                 reg234,
                 reg235,
                 reg236,
                 reg237,
                 reg238,
                 (1'h0)};
  assign wire5 = wire2;
  always
    @(posedge clk) begin
      reg6 <= {wire5, wire0[(1'h1):(1'h0)]};
      reg7 <= $signed($unsigned(wire1[(5'h10):(4'ha)]));
      reg8 <= {$signed((~((8'hb5) <<< $unsigned(reg6))))};
      if (($unsigned(reg6[(4'h9):(2'h3)]) ?
          reg8 : ((8'had) & (reg6 ?
              $signed(((8'h9f) ~^ reg8)) : ((reg8 ? reg6 : reg8) ?
                  (~reg7) : (reg8 ? reg7 : wire2))))))
        begin
          reg9 <= (|(~|wire1[(5'h10):(4'hd)]));
          reg10 <= reg7[(1'h1):(1'h1)];
          reg11 <= $unsigned({reg7[(3'h5):(2'h3)],
              (((~&(8'h9c)) >> (reg8 << reg6)) & $signed($signed(reg6)))});
          reg12 <= reg10[(3'h4):(2'h3)];
          if (((wire2[(4'h8):(4'h8)] ?
              (8'hb7) : (reg12[(5'h13):(2'h3)] ?
                  $unsigned($unsigned(reg12)) : ((8'h9d) & $signed(wire2)))) | {reg7[(1'h1):(1'h1)],
              $unsigned(({reg6} ? {reg9, reg10} : (wire4 * wire4)))}))
            begin
              reg13 <= $signed($unsigned((wire4[(1'h1):(1'h0)] ?
                  (~&(reg10 ^ wire3)) : $unsigned(reg6))));
              reg14 <= $unsigned((^~wire2));
              reg15 <= reg12[(4'ha):(3'h7)];
              reg16 <= $signed((wire0[(2'h3):(2'h3)] ?
                  (reg15[(1'h1):(1'h1)] * {reg14,
                      {(8'ha7)}}) : wire5[(4'he):(3'h5)]));
              reg17 <= reg10;
            end
          else
            begin
              reg13 <= $unsigned($signed({wire4}));
              reg14 <= wire1;
            end
        end
      else
        begin
          reg9 <= reg14;
          reg10 <= (reg17 ?
              ($unsigned($unsigned((reg9 ? (8'h9d) : reg15))) ?
                  (&reg15[(1'h0):(1'h0)]) : ($unsigned($signed(reg14)) & (|(~|(8'ha9))))) : wire5);
        end
      if (((wire3 ?
          $signed((|$signed((8'hb3)))) : reg16) < (wire0[(3'h4):(2'h2)] ?
          (7'h42) : $signed(reg17[(3'h4):(3'h4)]))))
        begin
          reg18 <= ((+(wire4[(5'h14):(4'hc)] ?
                  (-$signed((8'hbb))) : (+{reg13}))) ?
              $unsigned({(8'hb6)}) : (&(reg13[(4'ha):(4'h8)] ?
                  $unsigned(reg8[(4'hf):(4'hb)]) : wire4[(5'h14):(4'hd)])));
          reg19 <= (wire0[(1'h0):(1'h0)] ?
              (~^$unsigned((~&((8'hbf) ? reg17 : reg15)))) : reg9);
          reg20 <= $signed((8'ha8));
          reg21 <= $signed(reg7);
        end
      else
        begin
          if ((+(^(~^$unsigned(reg20[(1'h1):(1'h0)])))))
            begin
              reg18 <= $signed($unsigned((7'h42)));
            end
          else
            begin
              reg18 <= ((^$signed($signed($signed((8'ha0))))) ?
                  $signed(reg17) : (^reg14));
              reg19 <= reg19;
              reg20 <= (8'hb5);
            end
        end
    end
  module22 #() modinst102 (wire101, clk, reg10, wire3, reg9, reg6, reg8);
  assign wire103 = ($signed($unsigned(($unsigned(wire3) ^ (8'haf)))) ?
                       $signed((8'ha8)) : $signed($signed(((reg21 < reg8) ?
                           $unsigned(reg6) : (8'had)))));
  assign wire104 = {(~&wire4)};
  assign wire105 = (!$signed((^{(^wire0), $signed((8'ha7))})));
  module106 #() modinst220 (wire219, clk, wire104, reg9, reg6, reg10, wire3);
  assign wire221 = (!((((!wire4) ? {reg21} : $signed(wire101)) ?
                           $unsigned(reg10) : {(~|reg10)}) ?
                       $unsigned((8'ha7)) : $signed($unsigned(wire1[(1'h1):(1'h0)]))));
  module163 #() modinst223 (wire222, clk, reg9, reg18, reg6, reg16);
  assign wire224 = reg17[(4'hc):(4'h8)];
  always
    @(posedge clk) begin
      if ((!{wire101[(4'h8):(4'h8)]}))
        begin
          reg225 <= $signed($unsigned(reg9[(3'h6):(1'h0)]));
          if (wire221[(1'h0):(1'h0)])
            begin
              reg226 <= $unsigned($unsigned((|$unsigned($unsigned(reg9)))));
            end
          else
            begin
              reg226 <= $unsigned(((-(reg13 - $unsigned(reg17))) >>> (^~({reg7} ?
                  $unsigned(wire224) : (|reg13)))));
              reg227 <= (reg226[(1'h0):(1'h0)] >> $signed(($signed(((8'hb3) ?
                      wire101 : reg226)) ?
                  ({reg13,
                      wire105} - (reg225 >> (8'ha3))) : reg16[(4'hc):(4'h8)])));
              reg228 <= (reg226[(2'h2):(1'h0)] ?
                  $unsigned($signed({(reg6 ? wire1 : (8'h9c)),
                      wire3})) : $signed(reg225[(4'h8):(2'h3)]));
              reg229 <= wire5[(1'h0):(1'h0)];
            end
        end
      else
        begin
          reg225 <= reg14;
          reg226 <= ($unsigned($signed((wire0 ? (~wire222) : reg228))) ?
              (wire103[(3'h7):(1'h1)] ?
                  {reg228[(2'h3):(1'h1)]} : (wire104[(4'hb):(4'ha)] && ($signed(reg227) & (^reg6)))) : $signed({$signed((reg7 ?
                      reg15 : wire103))}));
          reg227 <= (($signed($unsigned((+wire1))) ^~ {{$signed(reg20)}}) ?
              {$unsigned(((reg226 - reg21) == (reg17 ?
                      wire222 : wire0)))} : (+$unsigned(wire221[(2'h3):(2'h3)])));
          if (((reg10 ? wire3 : $signed((^~(wire103 ? wire3 : wire104)))) ?
              $signed((reg229 != (+(&(8'hb0))))) : (wire5[(3'h6):(1'h1)] << ((^((7'h41) | reg6)) && $signed({reg228,
                  wire103})))))
            begin
              reg228 <= ($unsigned(wire5) <<< (7'h44));
            end
          else
            begin
              reg228 <= (({$unsigned($signed(reg226)), {{reg229, wire224}}} ?
                      $signed(($unsigned(wire0) ^~ reg19)) : $signed(({reg6} && (^~reg10)))) ?
                  $unsigned((^~(&(reg20 < wire4)))) : wire103[(2'h3):(1'h0)]);
            end
        end
      reg230 <= {$signed({wire221[(4'hc):(3'h6)], $unsigned({reg8})})};
      reg231 <= (-$signed(wire101[(1'h0):(1'h0)]));
      reg232 <= {reg229};
      if ($signed($unsigned($unsigned(wire224))))
        begin
          reg233 <= ($signed((+$signed($signed(wire3)))) >> wire104[(2'h2):(1'h0)]);
          if (wire221[(2'h3):(2'h2)])
            begin
              reg234 <= wire222[(2'h3):(2'h3)];
              reg235 <= wire1[(1'h1):(1'h1)];
              reg236 <= ({$unsigned($signed($unsigned(reg18))), wire219} ?
                  $unsigned($unsigned($signed((^wire222)))) : reg228[(2'h2):(1'h1)]);
              reg237 <= ((wire101[(4'h8):(3'h4)] ?
                      ($signed((reg19 - reg231)) << (reg9 ?
                          (^reg228) : (reg227 ^ reg230))) : wire5) ?
                  ((~$signed($signed(reg12))) ?
                      (+$signed(reg17[(3'h5):(3'h4)])) : ($unsigned((8'haa)) ~^ reg232)) : $unsigned(wire103[(2'h3):(2'h2)]));
            end
          else
            begin
              reg234 <= (reg12 ?
                  (wire219[(4'ha):(3'h4)] ?
                      wire101 : $signed(wire101)) : reg15);
              reg235 <= reg20;
              reg236 <= $unsigned($signed(((~|{reg17, wire3}) ?
                  (reg11[(1'h1):(1'h1)] != $unsigned(reg10)) : ((reg232 - wire5) * $unsigned(reg19)))));
            end
          reg238 <= reg12[(2'h3):(1'h0)];
        end
      else
        begin
          if ($unsigned((|($unsigned(wire103) || (reg232[(3'h6):(3'h5)] ?
              wire2 : reg237[(2'h3):(1'h0)])))))
            begin
              reg233 <= reg231;
            end
          else
            begin
              reg233 <= (((wire222 ? {(reg228 == reg237), reg14} : wire2) ?
                  reg235[(1'h1):(1'h0)] : (reg234[(1'h0):(1'h0)] ?
                      $signed({wire105,
                          (8'hae)}) : wire0[(3'h4):(1'h0)])) >>> (~|(&reg233)));
              reg234 <= $unsigned($unsigned({wire221[(4'hb):(3'h4)]}));
              reg235 <= wire2;
            end
          reg236 <= wire105[(3'h4):(3'h4)];
        end
    end
  assign wire239 = $signed((~|({(wire222 ? wire104 : wire104),
                           $signed((8'hb3))} ?
                       $signed({wire2}) : ($unsigned(reg227) ?
                           (^reg227) : $signed(reg238)))));
  assign wire240 = reg12;
  module106 #() modinst242 (wire241, clk, reg225, reg234, reg21, wire5, wire239);
  always
    @(posedge clk) begin
      if ({(reg234[(3'h7):(1'h1)] >> $unsigned(wire101[(4'h8):(3'h5)])),
          (8'hb4)})
        begin
          reg243 <= wire104[(4'hf):(2'h3)];
          reg244 <= $signed(wire219);
          reg245 <= wire103[(3'h7):(1'h0)];
          reg246 <= (+$unsigned({($signed(wire221) >= $signed(reg231)),
              $unsigned(reg233[(4'hc):(4'hc)])}));
        end
      else
        begin
          reg243 <= wire241[(3'h4):(1'h0)];
        end
    end
  assign wire247 = (8'ha1);
  assign wire248 = $signed(({$unsigned($unsigned(reg21)),
                           $signed($signed(reg232))} ?
                       $unsigned(wire103) : reg235[(1'h0):(1'h0)]));
  assign wire249 = $signed($unsigned((~(wire2[(3'h6):(3'h4)] ^~ $signed(reg20)))));
  assign wire250 = (~|$signed(((!((8'hac) ? wire105 : wire239)) ?
                       reg21[(5'h12):(4'h9)] : reg229[(3'h6):(3'h4)])));
  assign wire251 = (~|((($signed(wire4) != (~^reg225)) >> {(!reg20)}) == $signed((+(!(8'hb2))))));
endmodule

module module106
#(parameter param217 = {{(!(~|{(8'ha0), (8'h9e)})), (~&{{(8'ha2), (7'h44)}})}, (((((8'ha7) == (8'h9c)) ? ((8'hae) ? (8'h9c) : (8'hb7)) : ((8'ha6) ? (8'h9d) : (8'hbe))) ~^ (+((8'ha9) | (8'hbb)))) ? ((~^(8'hb9)) <<< (((8'hbf) & (8'ha8)) ? (&(8'ha5)) : ((7'h43) ? (8'hbd) : (8'ha2)))) : ((((8'hb9) ? (8'haa) : (8'ha9)) ? (8'h9d) : ((8'hae) && (8'hbf))) ~^ (^~(&(8'haa)))))}, 
parameter param218 = ((param217 ? ((param217 >>> (param217 + param217)) <<< param217) : ((param217 != (param217 - param217)) >= ((param217 ? param217 : param217) ? (^~param217) : (8'ha0)))) & (|(((param217 * param217) && (-param217)) ? {{param217, param217}} : (^~param217)))))
(y, clk, wire111, wire110, wire109, wire108, wire107);
  output wire [(32'h140):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire111;
  input wire signed [(4'hf):(1'h0)] wire110;
  input wire [(5'h14):(1'h0)] wire109;
  input wire signed [(5'h12):(1'h0)] wire108;
  input wire [(4'h8):(1'h0)] wire107;
  wire [(3'h4):(1'h0)] wire216;
  wire signed [(4'hf):(1'h0)] wire215;
  wire [(2'h2):(1'h0)] wire210;
  wire signed [(5'h11):(1'h0)] wire199;
  wire signed [(2'h2):(1'h0)] wire198;
  wire [(2'h2):(1'h0)] wire197;
  wire signed [(5'h13):(1'h0)] wire196;
  wire [(5'h11):(1'h0)] wire195;
  wire [(4'hd):(1'h0)] wire194;
  wire signed [(4'hb):(1'h0)] wire192;
  wire [(4'hd):(1'h0)] wire162;
  wire [(2'h3):(1'h0)] wire161;
  wire [(5'h12):(1'h0)] wire159;
  reg signed [(4'hf):(1'h0)] reg214 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg213 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg212 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg211 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg209 = (1'h0);
  reg [(4'h9):(1'h0)] reg208 = (1'h0);
  reg [(3'h5):(1'h0)] reg207 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg206 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg205 = (1'h0);
  reg [(5'h10):(1'h0)] reg204 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg203 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg202 = (1'h0);
  reg signed [(4'he):(1'h0)] reg201 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg200 = (1'h0);
  assign y = {wire216,
                 wire215,
                 wire210,
                 wire199,
                 wire198,
                 wire197,
                 wire196,
                 wire195,
                 wire194,
                 wire192,
                 wire162,
                 wire161,
                 wire159,
                 reg214,
                 reg213,
                 reg212,
                 reg211,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg203,
                 reg202,
                 reg201,
                 reg200,
                 (1'h0)};
  module112 #() modinst160 (.y(wire159), .wire116(wire107), .wire113(wire108), .wire114(wire110), .clk(clk), .wire115(wire111));
  assign wire161 = $signed({(((!wire109) ?
                           wire109[(4'ha):(1'h0)] : wire110) | (((8'h9c) ?
                           wire110 : (8'ha2)) * (|wire107)))});
  assign wire162 = wire159;
  module163 #() modinst193 (.wire164(wire110), .clk(clk), .y(wire192), .wire167(wire108), .wire165(wire107), .wire166(wire162));
  assign wire194 = $signed($unsigned($signed(wire111[(1'h0):(1'h0)])));
  assign wire195 = (wire109[(5'h14):(1'h0)] ?
                       $signed($unsigned((7'h41))) : {{wire192}, wire108});
  assign wire196 = (((-(!wire192)) >>> wire109[(5'h10):(4'ha)]) || $unsigned(($signed((|wire161)) ?
                       ({wire107} ?
                           (wire161 + wire109) : wire192) : wire107[(3'h5):(1'h1)])));
  assign wire197 = (|wire107[(2'h2):(2'h2)]);
  assign wire198 = ((8'haf) ?
                       (|(wire109 ? (~|wire109) : $signed(wire194))) : wire108);
  assign wire199 = $unsigned((($signed((wire198 ?
                       wire107 : wire195)) & (&wire159[(4'ha):(1'h0)])) << wire195[(2'h2):(2'h2)]));
  always
    @(posedge clk) begin
      if ((~^(^~({$unsigned(wire197)} ? (~|$signed(wire199)) : wire192))))
        begin
          if (wire161[(2'h3):(2'h3)])
            begin
              reg200 <= wire110;
            end
          else
            begin
              reg200 <= (~&{wire109,
                  (wire197[(1'h1):(1'h1)] ?
                      {$signed((8'ha6))} : ({wire110, (8'hb8)} ?
                          $signed((8'ha4)) : $signed(wire111)))});
              reg201 <= $unsigned(($signed($signed($signed(wire192))) ?
                  (8'h9c) : (wire198 == wire109[(2'h3):(1'h0)])));
              reg202 <= wire161[(2'h3):(2'h3)];
              reg203 <= wire109[(3'h7):(3'h4)];
              reg204 <= $unsigned($unsigned(wire192));
            end
          reg205 <= $signed(wire161[(2'h3):(1'h0)]);
          reg206 <= wire162;
        end
      else
        begin
          reg200 <= (+(~wire196));
          reg201 <= (^(^reg201[(4'hd):(3'h4)]));
        end
      reg207 <= reg200[(1'h1):(1'h1)];
      reg208 <= $unsigned({reg200[(3'h6):(1'h0)],
          ($unsigned(wire197[(1'h0):(1'h0)]) ?
              $signed((~&wire197)) : wire111)});
      reg209 <= wire110[(1'h0):(1'h0)];
    end
  assign wire210 = ((-$signed($unsigned(wire197))) ^ ((reg207 + wire197) ?
                       wire108[(3'h7):(2'h2)] : wire159[(2'h2):(1'h1)]));
  always
    @(posedge clk) begin
      reg211 <= $signed($signed(reg206));
      reg212 <= wire195;
      reg213 <= reg208;
      reg214 <= ($signed(($signed((wire109 << (7'h43))) ?
          $signed(reg207[(2'h2):(1'h0)]) : {reg209,
              $unsigned(wire198)})) != (((wire199 ?
              ((8'hb8) ? wire109 : (8'hb6)) : $unsigned(reg202)) ?
          $unsigned({wire159}) : reg208) - wire110));
    end
  assign wire215 = $signed($unsigned($unsigned(reg203)));
  assign wire216 = reg208;
endmodule

module module22
#(parameter param100 = (8'hb4))
(y, clk, wire27, wire26, wire25, wire24, wire23);
  output wire [(32'h106):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire27;
  input wire signed [(4'h8):(1'h0)] wire26;
  input wire signed [(4'he):(1'h0)] wire25;
  input wire signed [(4'hd):(1'h0)] wire24;
  input wire [(5'h15):(1'h0)] wire23;
  wire signed [(5'h15):(1'h0)] wire99;
  wire signed [(4'h9):(1'h0)] wire83;
  wire [(4'hd):(1'h0)] wire82;
  wire signed [(4'hf):(1'h0)] wire80;
  wire signed [(4'hc):(1'h0)] wire28;
  reg [(2'h2):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg97 = (1'h0);
  reg [(5'h12):(1'h0)] reg96 = (1'h0);
  reg [(3'h6):(1'h0)] reg95 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg94 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg93 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg92 = (1'h0);
  reg [(2'h3):(1'h0)] reg91 = (1'h0);
  reg [(4'hf):(1'h0)] reg90 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg89 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg88 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg87 = (1'h0);
  reg [(2'h3):(1'h0)] reg86 = (1'h0);
  reg [(3'h5):(1'h0)] reg85 = (1'h0);
  reg [(4'ha):(1'h0)] reg84 = (1'h0);
  assign y = {wire99,
                 wire83,
                 wire82,
                 wire80,
                 wire28,
                 reg98,
                 reg97,
                 reg96,
                 reg95,
                 reg94,
                 reg93,
                 reg92,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 (1'h0)};
  assign wire28 = wire24;
  module29 #() modinst81 (wire80, clk, wire25, wire28, wire26, wire23);
  assign wire82 = {$signed((wire24 < ((wire27 ?
                          wire25 : wire23) >> wire28[(4'hb):(4'h8)]))),
                      ({(^(8'hb3))} - $unsigned($signed(wire80)))};
  assign wire83 = (~^$signed({$unsigned((wire23 ? wire28 : (8'had)))}));
  always
    @(posedge clk) begin
      reg84 <= $unsigned($signed($unsigned({wire27, $signed(wire82)})));
      reg85 <= wire82;
      reg86 <= $signed($signed(wire83));
      if (wire82)
        begin
          if ((($signed((|wire80)) == wire28[(1'h1):(1'h1)]) ?
              (-$signed((wire26[(1'h0):(1'h0)] + {wire25}))) : $signed((($signed(wire80) ?
                  ((8'ha3) == wire83) : wire28[(4'ha):(3'h6)]) <= $unsigned(reg85[(3'h4):(3'h4)])))))
            begin
              reg87 <= ($signed(reg85[(3'h5):(2'h3)]) ?
                  (+$signed(reg84)) : wire23[(4'h9):(4'h8)]);
              reg88 <= wire80;
              reg89 <= (((($signed(wire80) >>> {reg84,
                  wire27}) << wire82) - wire26[(3'h7):(3'h4)]) >>> ((~(((8'ha4) << reg87) ?
                      (wire27 * wire24) : (wire80 ? wire83 : wire24))) ?
                  {wire26[(3'h5):(1'h1)]} : (~^(8'hbd))));
              reg90 <= (&$unsigned(reg88[(4'h9):(3'h4)]));
            end
          else
            begin
              reg87 <= $signed($unsigned((^reg88[(3'h7):(2'h2)])));
              reg88 <= (~(reg85 ?
                  wire80 : (((reg84 ? wire27 : wire82) + $signed(wire27)) ?
                      reg89[(4'he):(4'hb)] : $unsigned($unsigned(wire82)))));
              reg89 <= {({reg86, wire80} | {reg85[(1'h1):(1'h1)]}),
                  ($unsigned($unsigned({(8'ha7)})) ?
                      (~&($signed((8'hbf)) ?
                          (wire25 ?
                              wire82 : reg89) : wire28[(4'h8):(2'h2)])) : reg88)};
              reg90 <= $signed(((reg85 <<< ($unsigned(reg89) & reg90)) * (reg85 ?
                  (^~(wire83 + wire82)) : wire80[(4'he):(4'ha)])));
              reg91 <= ($signed($unsigned((reg86 - {(7'h40)}))) & $signed($signed((reg84[(4'ha):(2'h3)] | $unsigned(wire27)))));
            end
          reg92 <= (wire23[(3'h6):(3'h4)] ?
              (~|($unsigned($unsigned(reg87)) ?
                  $unsigned((^reg89)) : reg86)) : wire80[(3'h7):(3'h7)]);
          reg93 <= ($signed($unsigned($unsigned($signed(wire24)))) ?
              (reg92 | wire25) : wire28[(3'h7):(3'h7)]);
        end
      else
        begin
          reg87 <= (8'hb3);
        end
      if ($signed(wire80[(3'h7):(3'h4)]))
        begin
          if (wire82[(3'h4):(3'h4)])
            begin
              reg94 <= (~|(~^(^((reg90 && reg86) ~^ $unsigned(reg84)))));
              reg95 <= $unsigned((+($unsigned($signed((8'ha7))) + $unsigned(wire28[(2'h2):(2'h2)]))));
              reg96 <= reg85;
            end
          else
            begin
              reg94 <= wire26[(1'h0):(1'h0)];
              reg95 <= (&($unsigned((reg86 ? reg86 : wire82)) ?
                  (($unsigned(reg87) * (reg86 < reg95)) ?
                      wire23[(3'h4):(2'h2)] : (-(!wire83))) : ($unsigned((reg85 ^ (8'hb1))) | (~reg87))));
              reg96 <= (&(reg95 >= {$unsigned((reg85 ? (8'h9d) : reg84))}));
              reg97 <= wire83[(4'h9):(3'h7)];
            end
          reg98 <= $signed((reg92[(5'h13):(4'hb)] & (~|((wire82 || reg87) ^~ $unsigned((8'hb6))))));
        end
      else
        begin
          reg94 <= ((-wire83[(4'h9):(1'h1)]) ^ reg92[(5'h12):(1'h1)]);
          reg95 <= (!(reg85[(2'h2):(1'h1)] * (reg85[(1'h1):(1'h0)] || $signed(wire83[(2'h2):(1'h0)]))));
          reg96 <= {$signed(($signed((wire83 ? reg97 : reg85)) ?
                  (~&(wire24 ?
                      reg97 : wire24)) : (wire23 & reg90[(4'h9):(1'h0)]))),
              $unsigned($signed($unsigned(wire24)))};
          reg97 <= $unsigned($signed((~|($unsigned(wire80) ?
              (wire26 ? wire83 : reg95) : $signed(reg88)))));
        end
    end
  assign wire99 = reg89;
endmodule

module module29
#(parameter param78 = (|((((-(8'hba)) ? (8'hba) : ((8'hb0) << (8'hb8))) ? (^(~(8'hb7))) : (^((8'hb9) + (8'hb4)))) < {{((8'ha7) >> (8'h9f)), (~|(7'h44))}})), 
parameter param79 = param78)
(y, clk, wire33, wire32, wire31, wire30);
  output wire [(32'h1e1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'he):(1'h0)] wire33;
  input wire signed [(4'hc):(1'h0)] wire32;
  input wire [(3'h4):(1'h0)] wire31;
  input wire signed [(5'h15):(1'h0)] wire30;
  wire signed [(4'hc):(1'h0)] wire77;
  wire [(3'h7):(1'h0)] wire76;
  wire [(4'hc):(1'h0)] wire75;
  wire signed [(2'h2):(1'h0)] wire74;
  wire [(4'hf):(1'h0)] wire73;
  wire [(3'h6):(1'h0)] wire46;
  wire signed [(5'h14):(1'h0)] wire45;
  wire [(3'h6):(1'h0)] wire44;
  wire [(5'h15):(1'h0)] wire43;
  wire signed [(2'h3):(1'h0)] wire42;
  wire signed [(4'hb):(1'h0)] wire41;
  wire signed [(3'h4):(1'h0)] wire40;
  wire signed [(3'h7):(1'h0)] wire37;
  wire [(2'h2):(1'h0)] wire36;
  wire signed [(5'h12):(1'h0)] wire35;
  wire signed [(3'h5):(1'h0)] wire34;
  reg signed [(4'hb):(1'h0)] reg72 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg71 = (1'h0);
  reg [(3'h6):(1'h0)] reg70 = (1'h0);
  reg [(3'h6):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg68 = (1'h0);
  reg [(5'h12):(1'h0)] reg67 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg66 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg65 = (1'h0);
  reg [(5'h12):(1'h0)] reg64 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg63 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg62 = (1'h0);
  reg [(4'ha):(1'h0)] reg61 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg60 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg58 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg57 = (1'h0);
  reg [(4'h8):(1'h0)] reg56 = (1'h0);
  reg [(4'h8):(1'h0)] reg55 = (1'h0);
  reg [(5'h14):(1'h0)] reg54 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg53 = (1'h0);
  reg [(4'hf):(1'h0)] reg52 = (1'h0);
  reg [(5'h11):(1'h0)] reg51 = (1'h0);
  reg [(3'h5):(1'h0)] reg50 = (1'h0);
  reg [(4'ha):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg48 = (1'h0);
  reg [(2'h3):(1'h0)] reg47 = (1'h0);
  reg [(5'h12):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg38 = (1'h0);
  assign y = {wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg39,
                 reg38,
                 (1'h0)};
  assign wire34 = (8'hb2);
  assign wire35 = (~^$unsigned(((7'h40) * $unsigned((wire30 >= wire34)))));
  assign wire36 = ((~(~^((wire33 ?
                      wire33 : wire30) < (wire33 < wire34)))) + ($unsigned((wire32 << $signed((8'h9f)))) <<< $signed($signed($unsigned((8'h9d))))));
  assign wire37 = (~^(~^(((wire35 * wire35) == (wire33 ?
                      wire34 : wire31)) ^ (^(^wire36)))));
  always
    @(posedge clk) begin
      reg38 <= $unsigned(wire33);
      reg39 <= wire30;
    end
  assign wire40 = ($unsigned(((((7'h44) ? wire30 : (8'hbe)) ?
                          (wire34 ?
                              (8'hbc) : wire36) : wire33[(4'hd):(4'hb)]) * $signed(((8'ha1) <<< reg38)))) ?
                      $unsigned($signed(wire32)) : wire35);
  assign wire41 = ($unsigned(wire35) && wire34[(3'h5):(1'h0)]);
  assign wire42 = $signed($unsigned((~&$signed($unsigned(wire34)))));
  assign wire43 = (+($unsigned((wire40[(2'h3):(1'h1)] ?
                          $unsigned(wire37) : (8'h9d))) ?
                      wire40 : ({reg38,
                          $unsigned(wire41)} - (wire33[(1'h0):(1'h0)] ~^ wire31))));
  assign wire44 = (+wire36[(1'h1):(1'h0)]);
  assign wire45 = $unsigned((~|({(reg38 ? wire32 : reg39),
                      (8'hb3)} <= {(wire33 != wire34), wire36})));
  assign wire46 = reg39;
  always
    @(posedge clk) begin
      reg47 <= (wire37 <= ($unsigned(((!wire35) ? (~|wire37) : (^wire40))) ?
          $unsigned($signed((7'h42))) : ($signed((wire37 ?
              wire46 : (8'hb5))) >>> $unsigned(wire45))));
      reg48 <= ((&(7'h41)) ?
          $signed($signed($unsigned((reg39 || reg39)))) : wire37[(3'h6):(2'h2)]);
      reg49 <= (((~((wire43 << wire31) ?
                  $unsigned((8'h9f)) : $signed(wire42))) ?
              (~^wire37) : ((wire45 > (reg48 ?
                  wire31 : (8'hb8))) >> wire41[(4'h9):(3'h4)])) ?
          $unsigned($signed((~|wire30[(3'h7):(1'h1)]))) : wire37[(3'h5):(2'h2)]);
      reg50 <= {(8'ha5), wire40};
      if ($signed((^(reg38[(4'h8):(1'h0)] >>> ((wire41 >= wire42) ?
          wire45 : $unsigned(wire36))))))
        begin
          reg51 <= (!$signed($signed((^~wire41))));
        end
      else
        begin
          reg51 <= {wire46[(3'h5):(3'h5)],
              $unsigned((^($signed((8'hb7)) ?
                  wire33[(1'h1):(1'h0)] : $signed(reg39))))};
        end
    end
  always
    @(posedge clk) begin
      reg52 <= ((-((wire42[(2'h3):(1'h0)] ?
          reg38 : (~reg47)) ^ wire44[(2'h2):(1'h1)])) >>> $unsigned(reg50));
      if (wire34[(3'h4):(3'h4)])
        begin
          reg53 <= wire44;
        end
      else
        begin
          reg53 <= $signed($unsigned({((+wire42) ?
                  (~^reg49) : $unsigned(wire44))}));
          reg54 <= $signed((reg49 ?
              $unsigned($unsigned($unsigned(wire45))) : $signed($signed((~wire31)))));
          reg55 <= (&$signed({wire31,
              ((reg48 <<< (8'hb4)) | (wire36 ? reg49 : wire37))}));
          if (((((|reg50[(1'h1):(1'h1)]) && wire32) ?
                  (!(|reg50)) : ($unsigned((8'hbf)) ?
                      reg50[(1'h0):(1'h0)] : (8'had))) ?
              wire34[(1'h1):(1'h1)] : (-(wire36[(2'h2):(1'h0)] <<< $unsigned($signed(reg38))))))
            begin
              reg56 <= ($signed($signed(wire36[(1'h0):(1'h0)])) ?
                  $unsigned(wire46[(2'h3):(1'h1)]) : (($signed((^~wire30)) ?
                      wire32 : $signed((reg50 >>> wire44))) >>> reg50[(2'h2):(1'h0)]));
              reg57 <= $unsigned($signed(wire43[(5'h14):(3'h4)]));
              reg58 <= $signed($unsigned(reg56[(1'h0):(1'h0)]));
              reg59 <= reg52;
            end
          else
            begin
              reg56 <= $signed(reg50);
              reg57 <= wire44[(1'h1):(1'h1)];
            end
          reg60 <= ($unsigned(wire46) >>> $signed((reg54[(4'hd):(2'h2)] ?
              $unsigned({(8'hbe)}) : wire33[(3'h7):(1'h1)])));
        end
      if (($unsigned(wire42[(2'h3):(2'h2)]) <= wire41[(4'h8):(2'h2)]))
        begin
          if ($unsigned(wire46))
            begin
              reg61 <= $unsigned((+reg47));
              reg62 <= (reg47 <<< $signed(reg38[(3'h6):(1'h0)]));
              reg63 <= reg49[(2'h3):(2'h3)];
              reg64 <= {(8'hb1),
                  {{($signed(reg49) ?
                              reg49[(1'h1):(1'h1)] : (wire37 ? reg53 : reg53))},
                      (!wire40[(2'h2):(1'h1)])}};
            end
          else
            begin
              reg61 <= reg64[(1'h1):(1'h0)];
              reg62 <= $signed(((~|($signed((7'h42)) * ((8'hbc) ?
                      reg58 : wire33))) ?
                  ($signed((~|wire43)) >= ((wire41 ? (8'hb4) : reg47) ?
                      (~&reg59) : wire42[(1'h1):(1'h0)])) : {($unsigned(wire36) != $signed(reg55))}));
              reg63 <= (|$signed($unsigned({$signed(wire46),
                  {reg50, (8'hb2)}})));
              reg64 <= reg64;
            end
          reg65 <= reg57[(4'h8):(3'h7)];
          reg66 <= ((^~((~&$signed((8'ha1))) ?
              ($signed(wire46) != (reg55 ?
                  reg38 : wire44)) : wire36)) <<< (reg64 ?
              (reg58 ?
                  $signed(reg56[(1'h1):(1'h1)]) : reg52[(3'h5):(1'h1)]) : ($unsigned((reg38 ^ wire34)) & (~|$unsigned((8'h9c))))));
          reg67 <= reg52[(3'h7):(2'h2)];
          if (reg59[(5'h14):(4'hd)])
            begin
              reg68 <= wire42[(2'h3):(2'h2)];
              reg69 <= $unsigned(wire31);
              reg70 <= $signed(reg61);
              reg71 <= ($signed(wire32) <<< reg67);
              reg72 <= ((8'hae) ?
                  (!reg47) : (+$unsigned($unsigned((~^reg50)))));
            end
          else
            begin
              reg68 <= wire41;
              reg69 <= $signed(($unsigned($signed(reg58[(4'hb):(3'h6)])) ?
                  $unsigned($signed(reg54[(4'hc):(4'hc)])) : $signed(((!wire34) ?
                      reg62[(3'h6):(3'h4)] : $unsigned(reg55)))));
              reg70 <= ((^wire41[(1'h1):(1'h0)]) ?
                  reg48 : reg39[(4'h8):(2'h2)]);
            end
        end
      else
        begin
          reg61 <= wire41[(4'h9):(1'h1)];
          reg62 <= $signed(reg58[(4'hc):(4'hb)]);
          reg63 <= (+reg52[(4'h9):(4'h9)]);
        end
    end
  assign wire73 = ((8'ha0) != (|$unsigned(($signed((7'h41)) ?
                      (wire30 ? (8'ha0) : reg39) : (reg60 ? wire41 : reg39)))));
  assign wire74 = {$signed(($signed(wire37) ?
                          $unsigned((wire42 == reg54)) : (8'hb7))),
                      $unsigned({(8'ha8),
                          {((8'haa) ? reg72 : wire44), reg54[(3'h6):(1'h1)]}})};
  assign wire75 = (^~((reg71 ?
                      $unsigned($signed(reg69)) : (^~reg69[(1'h1):(1'h1)])) & reg68[(5'h13):(4'he)]));
  assign wire76 = $signed(((wire31[(3'h4):(3'h4)] << {{reg52}}) < ((~^(reg50 ?
                      reg50 : (8'hb0))) || (8'hab))));
  assign wire77 = $unsigned({(~|wire40)});
endmodule

module module163  (y, clk, wire167, wire166, wire165, wire164);
  output wire [(32'h100):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire167;
  input wire [(2'h2):(1'h0)] wire166;
  input wire [(2'h2):(1'h0)] wire165;
  input wire signed [(4'hf):(1'h0)] wire164;
  wire [(2'h2):(1'h0)] wire191;
  wire signed [(4'he):(1'h0)] wire190;
  wire signed [(4'hb):(1'h0)] wire189;
  wire signed [(4'h8):(1'h0)] wire188;
  wire [(5'h12):(1'h0)] wire187;
  wire [(4'ha):(1'h0)] wire186;
  wire signed [(4'h9):(1'h0)] wire185;
  wire [(5'h14):(1'h0)] wire184;
  wire signed [(4'hb):(1'h0)] wire183;
  wire signed [(3'h4):(1'h0)] wire182;
  wire [(3'h4):(1'h0)] wire181;
  wire signed [(4'he):(1'h0)] wire180;
  wire signed [(4'hc):(1'h0)] wire179;
  wire [(3'h7):(1'h0)] wire178;
  wire signed [(3'h4):(1'h0)] wire177;
  wire [(4'hf):(1'h0)] wire176;
  wire [(4'h8):(1'h0)] wire170;
  wire signed [(4'hb):(1'h0)] wire169;
  wire [(4'hf):(1'h0)] wire168;
  reg [(4'hd):(1'h0)] reg175 = (1'h0);
  reg [(4'hc):(1'h0)] reg174 = (1'h0);
  reg [(4'hd):(1'h0)] reg173 = (1'h0);
  reg [(5'h12):(1'h0)] reg172 = (1'h0);
  reg [(2'h2):(1'h0)] reg171 = (1'h0);
  assign y = {wire191,
                 wire190,
                 wire189,
                 wire188,
                 wire187,
                 wire186,
                 wire185,
                 wire184,
                 wire183,
                 wire182,
                 wire181,
                 wire180,
                 wire179,
                 wire178,
                 wire177,
                 wire176,
                 wire170,
                 wire169,
                 wire168,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 (1'h0)};
  assign wire168 = (~&$signed((-$signed({wire166}))));
  assign wire169 = wire167[(2'h2):(1'h1)];
  assign wire170 = (wire169[(2'h3):(2'h2)] ?
                       $signed(wire164[(2'h3):(2'h2)]) : wire168[(4'ha):(4'h8)]);
  always
    @(posedge clk) begin
      reg171 <= wire165;
      reg172 <= wire166[(1'h1):(1'h1)];
      reg173 <= {{$signed($unsigned((8'hb8)))}};
      reg174 <= ($signed($signed((!(&wire169)))) & wire168[(4'hd):(1'h1)]);
      reg175 <= (reg172 ?
          reg172 : (reg173[(4'hb):(2'h3)] ~^ ($signed((|wire169)) ?
              $signed({(8'hb2)}) : $unsigned(reg172))));
    end
  assign wire176 = $signed((~(((reg171 >> reg171) ?
                       reg175[(3'h5):(1'h1)] : $signed(wire168)) > (8'hb9))));
  assign wire177 = $unsigned(wire164[(3'h6):(2'h3)]);
  assign wire178 = wire165[(2'h2):(1'h0)];
  assign wire179 = (reg172[(3'h4):(3'h4)] != wire167);
  assign wire180 = $signed({($unsigned($unsigned((7'h43))) ?
                           (~&reg175[(4'hb):(4'h9)]) : ($signed(wire179) ?
                               (reg174 ? (7'h44) : reg175) : (~&wire178))),
                       $unsigned((wire177[(1'h1):(1'h0)] ?
                           $unsigned(wire166) : reg173[(3'h4):(1'h1)]))});
  assign wire181 = $signed(wire170);
  assign wire182 = (~&((~($unsigned(wire169) * (wire169 + wire178))) == (wire164 ?
                       wire164 : reg172[(4'hb):(4'h9)])));
  assign wire183 = ((wire169[(4'hb):(3'h4)] ?
                       ((wire169[(4'ha):(3'h6)] ? wire170 : (7'h42)) ?
                           wire180[(3'h6):(3'h4)] : reg171) : ($unsigned(wire170[(3'h6):(2'h2)]) > {(wire164 > (8'hb8))})) ^~ ((^~($unsigned(reg174) <<< $signed(reg175))) ?
                       wire182[(1'h0):(1'h0)] : (((wire179 >>> wire181) ?
                           {wire167,
                               wire167} : $unsigned(wire169)) < ($signed((8'hb9)) ?
                           wire167[(1'h0):(1'h0)] : (wire168 ?
                               wire168 : wire182)))));
  assign wire184 = {(reg172[(4'hb):(1'h1)] ^ $signed((~^(reg171 ?
                           wire170 : wire164))))};
  assign wire185 = $signed((~^$signed({wire178, wire180})));
  assign wire186 = {$unsigned($unsigned(reg174))};
  assign wire187 = ((8'hbd) <<< ({(~&$unsigned((8'hab)))} > ((7'h42) ?
                       $unsigned((wire177 << (8'ha3))) : ($signed(reg172) ?
                           wire168 : $unsigned(wire180)))));
  assign wire188 = ($signed(wire177[(3'h4):(3'h4)]) ?
                       (~$signed(((8'h9d) > (reg172 ?
                           wire176 : wire170)))) : wire164[(4'hc):(4'h8)]);
  assign wire189 = $unsigned($unsigned($unsigned($unsigned(((8'ha8) ?
                       wire177 : wire169)))));
  assign wire190 = ({wire184[(5'h11):(3'h5)],
                       $signed({((8'ha5) ?
                               wire168 : wire186)})} ^~ ({$unsigned((wire183 || wire183)),
                       ((wire165 * reg174) ?
                           $signed(wire176) : (wire165 ?
                               reg173 : wire189))} - {$signed($unsigned((8'ha4))),
                       (wire183[(4'h9):(1'h1)] != (+wire179))}));
  assign wire191 = (7'h44);
endmodule

module module112  (y, clk, wire116, wire115, wire114, wire113);
  output wire [(32'h1fb):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire116;
  input wire signed [(2'h3):(1'h0)] wire115;
  input wire [(4'he):(1'h0)] wire114;
  input wire signed [(5'h12):(1'h0)] wire113;
  wire [(2'h3):(1'h0)] wire152;
  wire [(5'h14):(1'h0)] wire147;
  wire signed [(5'h11):(1'h0)] wire146;
  wire [(4'he):(1'h0)] wire145;
  wire [(4'h8):(1'h0)] wire144;
  wire signed [(5'h15):(1'h0)] wire125;
  wire [(5'h10):(1'h0)] wire124;
  wire [(3'h4):(1'h0)] wire123;
  wire [(4'hb):(1'h0)] wire122;
  wire signed [(3'h4):(1'h0)] wire121;
  wire signed [(4'hb):(1'h0)] wire120;
  wire signed [(5'h12):(1'h0)] wire119;
  wire [(4'h9):(1'h0)] wire118;
  wire signed [(5'h14):(1'h0)] wire117;
  reg [(5'h14):(1'h0)] reg158 = (1'h0);
  reg [(5'h13):(1'h0)] reg157 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg156 = (1'h0);
  reg [(4'hd):(1'h0)] reg155 = (1'h0);
  reg [(5'h14):(1'h0)] reg154 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg153 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg151 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg150 = (1'h0);
  reg [(4'hc):(1'h0)] reg149 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg148 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg143 = (1'h0);
  reg [(3'h6):(1'h0)] reg142 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg141 = (1'h0);
  reg [(5'h15):(1'h0)] reg140 = (1'h0);
  reg [(4'hf):(1'h0)] reg139 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg138 = (1'h0);
  reg [(4'h9):(1'h0)] reg137 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg136 = (1'h0);
  reg [(5'h12):(1'h0)] reg135 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg134 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg133 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg132 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg131 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg130 = (1'h0);
  reg [(5'h12):(1'h0)] reg129 = (1'h0);
  reg signed [(4'he):(1'h0)] reg128 = (1'h0);
  reg [(2'h2):(1'h0)] reg127 = (1'h0);
  reg [(4'h8):(1'h0)] reg126 = (1'h0);
  assign y = {wire152,
                 wire147,
                 wire146,
                 wire145,
                 wire144,
                 wire125,
                 wire124,
                 wire123,
                 wire122,
                 wire121,
                 wire120,
                 wire119,
                 wire118,
                 wire117,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg151,
                 reg150,
                 reg149,
                 reg148,
                 reg143,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg133,
                 reg132,
                 reg131,
                 reg130,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 (1'h0)};
  assign wire117 = $unsigned($unsigned((8'hb4)));
  assign wire118 = ((-(+$unsigned(wire117[(4'hb):(4'hb)]))) ?
                       (~^(8'ha5)) : ($unsigned({wire113[(5'h10):(2'h2)]}) ?
                           $signed((wire115[(2'h3):(2'h3)] < wire116[(2'h2):(2'h2)])) : (-{$signed(wire117),
                               (~&wire117)})));
  assign wire119 = $unsigned(wire117);
  assign wire120 = ((+$signed((wire118[(4'h8):(2'h3)] ?
                       wire119 : $unsigned((8'hbb))))) < $signed($signed(wire115[(2'h3):(1'h0)])));
  assign wire121 = ((~|$unsigned((wire119[(3'h4):(1'h0)] ?
                       (wire115 ?
                           wire118 : wire119) : $unsigned((8'had))))) == (((~|wire118[(2'h3):(2'h3)]) != (wire116[(2'h3):(1'h1)] << (wire113 ?
                           wire115 : wire119))) ?
                       wire113 : ($unsigned($signed(wire118)) ?
                           $unsigned((|wire113)) : (~&(wire114 <= wire119)))));
  assign wire122 = (!wire119[(4'ha):(1'h1)]);
  assign wire123 = (wire115 + $signed($signed({{wire120}, {wire119}})));
  assign wire124 = ($signed(wire116[(4'h8):(2'h2)]) ?
                       $unsigned(($unsigned(wire123) ~^ $signed(wire113[(2'h3):(2'h2)]))) : $unsigned((~&(^~$unsigned(wire116)))));
  assign wire125 = ((-$signed(wire118)) ?
                       wire113 : (((^$unsigned((8'h9f))) ?
                               $unsigned({wire114,
                                   wire117}) : (wire115[(1'h1):(1'h0)] ~^ (~&(8'hbb)))) ?
                           (|wire114[(4'hb):(3'h5)]) : wire116[(4'h8):(1'h0)]));
  always
    @(posedge clk) begin
      reg126 <= $unsigned($signed(({wire123[(2'h3):(1'h0)]} ?
          $signed($unsigned(wire116)) : wire114[(4'he):(4'ha)])));
      if ($signed($unsigned((((wire120 ? (8'ha0) : (8'hac)) | wire121) ?
          ((wire125 ? wire122 : wire115) ?
              wire120[(1'h1):(1'h0)] : wire124) : {wire122}))))
        begin
          if ({wire124, (!$signed($signed({wire121, wire118})))})
            begin
              reg127 <= wire118;
            end
          else
            begin
              reg127 <= wire117[(4'hf):(2'h3)];
            end
          reg128 <= $signed($signed(wire125[(3'h4):(2'h3)]));
          reg129 <= ((wire120[(4'hb):(4'h8)] ?
                  (((^~wire120) << $signed(reg126)) <<< (8'hae)) : wire125) ?
              wire123[(2'h3):(1'h0)] : $signed((8'ha0)));
        end
      else
        begin
          reg127 <= {wire114};
          reg128 <= reg126[(2'h2):(1'h1)];
        end
      if ($unsigned(wire121))
        begin
          reg130 <= wire113[(1'h0):(1'h0)];
          reg131 <= wire121[(1'h0):(1'h0)];
          reg132 <= wire117[(2'h2):(2'h2)];
          if (reg128)
            begin
              reg133 <= (-wire125[(4'hc):(4'hc)]);
              reg134 <= ((~|(8'hbe)) ?
                  (-($signed($unsigned(reg132)) ~^ wire121)) : $signed(((~(wire120 > wire122)) >>> $signed(reg129))));
              reg135 <= (($unsigned(wire120[(3'h7):(3'h6)]) != ((8'hb0) ?
                      ((-wire120) ?
                          (wire117 ?
                              wire125 : reg131) : $signed(reg132)) : $unsigned($signed(reg131)))) ?
                  wire123 : {(^(+reg127[(1'h0):(1'h0)])), wire115});
              reg136 <= $signed((~|$unsigned(($signed(reg130) && (8'hab)))));
            end
          else
            begin
              reg133 <= ($signed((|((+reg131) ? reg131 : (|(8'ha1))))) ?
                  wire125 : wire120[(2'h3):(2'h2)]);
              reg134 <= ($unsigned({((~^reg131) * {wire122}),
                  reg136}) * wire114[(4'h8):(3'h7)]);
              reg135 <= (((((wire119 != wire115) != wire125[(5'h11):(2'h3)]) ?
                      (|(reg136 ? wire114 : (8'hbd))) : {((8'haf) ?
                              wire120 : wire120),
                          {(8'ha0)}}) ?
                  reg134[(4'hc):(3'h5)] : {{reg134[(3'h5):(1'h0)],
                          {reg136}}}) << $signed(reg131));
              reg136 <= (($unsigned((wire116[(4'h8):(2'h2)] | (wire114 <<< reg132))) | (!reg127[(1'h1):(1'h1)])) || $signed(reg128[(1'h1):(1'h0)]));
              reg137 <= $unsigned(wire121);
            end
          if ({(reg127 ?
                  $unsigned(((wire119 ? wire118 : reg133) ?
                      $unsigned(wire114) : wire124)) : wire118),
              wire119})
            begin
              reg138 <= (~&(((((8'hb2) ?
                  wire117 : reg136) <= (~^reg128)) * ($unsigned((8'ha4)) ?
                  $unsigned(wire120) : $unsigned(wire116))) <= wire114));
              reg139 <= reg134;
              reg140 <= wire121;
              reg141 <= (($unsigned({wire117}) ?
                  (~&((|(8'ha8)) ~^ $unsigned(reg128))) : ($unsigned($unsigned(wire122)) ?
                      (+reg136) : (7'h43))) ^~ $unsigned({reg128,
                  (~&$unsigned(wire125))}));
            end
          else
            begin
              reg138 <= $unsigned(reg130[(5'h10):(4'he)]);
              reg139 <= $signed($unsigned((+reg128[(3'h4):(1'h0)])));
              reg140 <= ({reg131,
                  ($unsigned((~&wire124)) && (~&$unsigned(wire113)))} * $signed(reg126[(3'h6):(3'h6)]));
              reg141 <= $signed((^$unsigned($unsigned(reg127))));
            end
        end
      else
        begin
          reg130 <= (((&wire125[(5'h14):(3'h6)]) - wire117) < $signed(({wire116} || $signed($unsigned((8'h9d))))));
        end
      reg142 <= $signed($unsigned(reg127));
      reg143 <= reg131[(2'h2):(1'h0)];
    end
  assign wire144 = (~reg138[(1'h1):(1'h0)]);
  assign wire145 = {wire113[(4'hd):(3'h5)]};
  assign wire146 = (wire122[(4'h9):(2'h3)] ?
                       {(!reg127[(2'h2):(2'h2)]),
                           (reg143[(4'he):(4'h8)] ?
                               (!(~reg128)) : wire117)} : reg143);
  assign wire147 = reg127[(1'h0):(1'h0)];
  always
    @(posedge clk) begin
      reg148 <= ((wire145 ^ reg130) ?
          ((!((reg126 ? reg142 : (8'ha8)) ?
              reg139[(3'h5):(1'h0)] : $signed(reg133))) ^ (~^$signed({wire118,
              reg134}))) : reg133[(2'h2):(2'h2)]);
      reg149 <= {(^wire144[(3'h7):(3'h5)]),
          ($signed(((~^reg135) ?
              (~^wire117) : wire118)) ~^ (^~$unsigned($signed(reg140))))};
      reg150 <= (wire147[(5'h13):(5'h12)] * $signed((~|wire144)));
      reg151 <= $signed((~&{($signed((8'hb7)) | (!reg128)), wire118}));
    end
  assign wire152 = $signed((wire120 != {$unsigned(((8'hb1) - wire124)),
                       reg131[(1'h1):(1'h0)]}));
  always
    @(posedge clk) begin
      if (reg148[(4'h9):(2'h2)])
        begin
          reg153 <= (!{(-reg127)});
          reg154 <= $signed($signed(wire122));
          if ($unsigned(reg132))
            begin
              reg155 <= {((!(+wire152[(2'h3):(1'h0)])) ?
                      (^~(reg150[(2'h2):(1'h0)] ?
                          $unsigned(wire115) : wire152[(1'h1):(1'h0)])) : ((^reg135) ?
                          ($signed(reg135) ~^ $signed(reg137)) : $unsigned($unsigned((8'hbc))))),
                  $signed($signed(((reg140 || wire121) ?
                      (wire118 ? reg132 : wire121) : $unsigned((8'hb9)))))};
            end
          else
            begin
              reg155 <= (8'haf);
            end
        end
      else
        begin
          reg153 <= (-reg140[(1'h0):(1'h0)]);
        end
      reg156 <= ($signed(reg126[(2'h2):(2'h2)]) ?
          $unsigned(($unsigned(wire119[(3'h6):(2'h2)]) ?
              (^reg151[(1'h0):(1'h0)]) : (wire145 ?
                  $signed(reg138) : (reg151 ?
                      reg135 : wire145)))) : (~&(|($unsigned(reg143) >= (reg149 ?
              wire121 : wire124)))));
      reg157 <= (|wire115);
      reg158 <= ($unsigned(reg134) >= ({((reg150 + reg131) ?
                  wire118 : $unsigned(reg142)),
              reg148} ?
          ((~$signed((8'ha2))) >>> {(+(8'ha9)), (~&reg141)}) : (8'hbc)));
    end
endmodule
