


__Case__
+ The case statement compares an expression to a series of cases and executes the statement or statement group associated with the first matching case:


```verilog
case ()
< case1 > : < statement >
< case2 > : < statement >
default : < statement >
endcase
```

![](assets/README-f51d0.png)


`FORCE`

![](assets/README-a9d1b.png)

![](assets/README-61af1.png)

![](assets/README-31f8d.png)



Part I: 7to1 mux

![](assets/README-17458.png)


Part II: Ripple adder

![](assets/README-b32dc.png)


Part III: Alu


![](assets/README-24f3b.png)
