<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>sparse</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>46</BRAM_18K>
            <DSP>9</DSP>
            <FF>4673</FF>
            <LUT>6103</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_sparse_addr_AWVALID</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_AWREADY</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_AWADDR</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_WVALID</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_WREADY</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_WDATA</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_WSTRB</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_ARVALID</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_ARREADY</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_ARADDR</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_RVALID</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_RREADY</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_RDATA</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_RRESP</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_BVALID</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_BREADY</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_sparse_addr_BRESP</name>
            <Object>sparse_addr</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>bool</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sparse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>sparse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>sparse</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWVALID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWREADY</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWADDR</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWLEN</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWSIZE</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWBURST</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWLOCK</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWCACHE</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWPROT</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWQOS</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWREGION</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_AWUSER</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WVALID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WREADY</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WDATA</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WSTRB</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WLAST</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_WUSER</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARVALID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARREADY</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARADDR</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARLEN</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARSIZE</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARBURST</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARLOCK</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARCACHE</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARPROT</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARQOS</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARREGION</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_ARUSER</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RVALID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RREADY</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RDATA</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RLAST</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RUSER</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_RRESP</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_BVALID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_BREADY</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_BRESP</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_BID</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_sparse_data_BUSER</name>
            <Object>sparse_data</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>sparse</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>202</ID>
                </Instance>
                <Instance>
                    <InstName>load_ap_uint_256_ap_int_8_32u_U0</InstName>
                    <ModuleName>load_ap_uint_256_ap_int_8_32u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>212</ID>
                    <BindInstances>am_ram_V_U mul_32s_32s_32_1_1_U5 mul_32s_32s_32_1_1_U6 add_ln22_fu_412_p2 add_ln22_1_fu_479_p2 add_ln25_fu_501_p2 add_ln25_1_fu_543_p2 add_ln39_fu_577_p2 add_ln33_fu_912_p2 count_2_fu_969_p2 idx_count_1_fu_981_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>mul_ap_uint_256_ap_int_8_ap_int_8_32u_U0</InstName>
                    <ModuleName>mul_ap_uint_256_ap_int_8_ap_int_8_32u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>238</ID>
                    <BindInstances>block_2_fu_721_p2 add_ln57_fu_749_p2 add_ln62_fu_776_p2 add_ln63_fu_782_p2 add_ln64_fu_870_p2 add_ln66_fu_1194_p2 add_ln66_1_fu_1200_p2 add_ln66_2_fu_1206_p2 add_ln66_3_fu_1212_p2 add_ln66_4_fu_1218_p2 add_ln66_5_fu_1224_p2 add_ln66_6_fu_1230_p2 add_ln66_7_fu_1236_p2 add_ln66_8_fu_1242_p2 add_ln66_9_fu_1248_p2 add_ln66_10_fu_1254_p2 add_ln66_11_fu_1260_p2 add_ln66_12_fu_1266_p2 add_ln66_13_fu_1272_p2 add_ln66_14_fu_1278_p2 add_ln66_15_fu_1284_p2 add_ln66_16_fu_1290_p2 add_ln66_17_fu_1296_p2 add_ln66_18_fu_1302_p2 add_ln66_19_fu_1308_p2 add_ln66_20_fu_1314_p2 add_ln66_21_fu_1320_p2 add_ln66_22_fu_1326_p2 add_ln66_23_fu_1332_p2 add_ln66_24_fu_1338_p2 add_ln66_25_fu_1344_p2 add_ln66_26_fu_1350_p2 add_ln66_27_fu_1356_p2 add_ln66_28_fu_1362_p2 add_ln66_29_fu_1368_p2 add_ln66_30_fu_1374_p2 add_ln66_31_fu_1380_p2 idx_ram_base_1_fu_792_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_ap_uint_256_ap_int_8_ap_int_8_32u_U0</InstName>
                    <ModuleName>store_ap_uint_256_ap_int_8_ap_int_8_32u_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1_fu_124</InstName>
                            <ModuleName>store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>124</ID>
                            <BindInstances>add_ln91_fu_104_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_32s_32s_32_1_1_U34 add_ln91_fu_172_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>outputs_c_U fm_COLS_c_U am_ROWS_c_U output_data_addr3_c_U data_out_U fm_ram_V_U idx_ram_U count_ram_U am_ROWS_c9_channel_U fm_COLS_c10_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_ap_uint_256_ap_int_8_32u_s</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
                <VITIS_LOOP_25_2/>
                <VITIS_LOOP_29_3>
                    <VITIS_LOOP_33_4/>
                </VITIS_LOOP_29_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_22_1>
                    <VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_25_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_2>
                    <VITIS_LOOP_29_3>
                        <Name>VITIS_LOOP_29_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_33_4>
                            <Name>VITIS_LOOP_33_4</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_33_4>
                    </VITIS_LOOP_29_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1250</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="am_ram_V_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:18" URAM="0" VARIABLE="am_ram_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:20" URAM="0" VARIABLE="mul_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:21" URAM="0" VARIABLE="mul_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_412_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_1_fu_479_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:22" URAM="0" VARIABLE="add_ln22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_501_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_543_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:25" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_577_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_912_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="count_2_fu_969_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:35" URAM="0" VARIABLE="count_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_4" OPTYPE="add" PRAGMA="" RTLNAME="idx_count_1_fu_981_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:36" URAM="0" VARIABLE="idx_count_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mul_ap_uint_256_ap_int_8_ap_int_8_32u_s</Name>
            <Loops>
                <VITIS_LOOP_55_1>
                    <VITIS_LOOP_57_2>
                        <VITIS_LOOP_62_3/>
                    </VITIS_LOOP_57_2>
                </VITIS_LOOP_55_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_55_1>
                        <Name>VITIS_LOOP_55_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_57_2>
                            <Name>VITIS_LOOP_57_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>3</min>
                                    <max>768</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>3 ~ 768</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_62_3>
                                <Name>VITIS_LOOP_62_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>
                                    <range>
                                        <min>0</min>
                                        <max>255</max>
                                    </range>
                                </TripCount>
                                <Latency>0 ~ 765</Latency>
                                <AbsoluteTimeLatency>0 ns ~ 7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_62_3>
                        </VITIS_LOOP_57_2>
                    </VITIS_LOOP_55_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>487</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1095</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_55_1" OPTYPE="add" PRAGMA="" RTLNAME="block_2_fu_721_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:55" URAM="0" VARIABLE="block_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_749_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_776_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_782_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_870_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_1194_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_1200_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_1206_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_1212_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_1218_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_5_fu_1224_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_6_fu_1230_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_7_fu_1236_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_8_fu_1242_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_9_fu_1248_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_10_fu_1254_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_11_fu_1260_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_12_fu_1266_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_13_fu_1272_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_14_fu_1278_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_15_fu_1284_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_16_fu_1290_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_17_fu_1296_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_18_fu_1302_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_19_fu_1308_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_20_fu_1314_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_21_fu_1320_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_22_fu_1326_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_23_fu_1332_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_24_fu_1338_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_25_fu_1344_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_26_fu_1350_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_27_fu_1356_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_28_fu_1362_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_29_fu_1368_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_30_fu_1374_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_31_fu_1380_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:66" URAM="0" VARIABLE="add_ln66_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_2" OPTYPE="add" PRAGMA="" RTLNAME="idx_ram_base_1_fu_792_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:69" URAM="0" VARIABLE="idx_ram_base_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_91_1</Name>
            <Loops>
                <VITIS_LOOP_91_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_1>
                        <Name>VITIS_LOOP_91_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>289</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>113</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_104_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_ap_uint_256_ap_int_8_ap_int_8_32u_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>473</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>670</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U34" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:88" URAM="0" VARIABLE="mul_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_172_p2" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sparse</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>46</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4673</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>6103</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outputs_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:36" URAM="0" VARIABLE="outputs_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fm_COLS_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:36" URAM="0" VARIABLE="fm_COLS_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="am_ROWS_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:36" URAM="0" VARIABLE="am_ROWS_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_data_addr3_c_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:36" URAM="0" VARIABLE="output_data_addr3_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="data_out_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:29" URAM="0" VARIABLE="data_out"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fm_ram_V_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:32" URAM="0" VARIABLE="fm_ram_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="idx_ram_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:33" URAM="0" VARIABLE="idx_ram"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="count_ram_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:34" URAM="0" VARIABLE="count_ram"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="am_ROWS_c9_channel_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:37" URAM="0" VARIABLE="am_ROWS_c9_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fm_COLS_c10_channel_U" SOURCE="/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/sparse.cpp:37" URAM="0" VARIABLE="fm_COLS_c10_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>data_out_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_data_addr1" index="0" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="input_data_addr1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_data_addr2" index="1" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="input_data_addr2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_data_addr3" index="2" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="output_data_addr3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="am_ROWS" index="3" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="am_ROWS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="am_COLS" index="4" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="am_COLS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fm_ROWS" index="5" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="fm_ROWS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fm_COLS" index="6" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="fm_COLS" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputs" index="7" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_sparse_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_sparse_addr" name="inputs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_sparse_addr" name="inputs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outputs" index="8" direction="inout" srcType="ap_uint&lt;256&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_sparse_data" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_sparse_addr" name="outputs_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_sparse_addr" name="outputs_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sparse_flag" index="9" direction="out" srcType="bool&amp;" srcSize="1">
            <hwRefs>
                <hwRef type="register" interface="s_axi_sparse_addr" name="sparse_flag" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_sparse_addr" name="sparse_flag_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_sparse_addr" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_sparse_addr_" paramPrefix="C_S_AXI_SPARSE_ADDR_">
            <ports>
                <port>s_axi_sparse_addr_ARADDR</port>
                <port>s_axi_sparse_addr_ARREADY</port>
                <port>s_axi_sparse_addr_ARVALID</port>
                <port>s_axi_sparse_addr_AWADDR</port>
                <port>s_axi_sparse_addr_AWREADY</port>
                <port>s_axi_sparse_addr_AWVALID</port>
                <port>s_axi_sparse_addr_BREADY</port>
                <port>s_axi_sparse_addr_BRESP</port>
                <port>s_axi_sparse_addr_BVALID</port>
                <port>s_axi_sparse_addr_RDATA</port>
                <port>s_axi_sparse_addr_RREADY</port>
                <port>s_axi_sparse_addr_RRESP</port>
                <port>s_axi_sparse_addr_RVALID</port>
                <port>s_axi_sparse_addr_WDATA</port>
                <port>s_axi_sparse_addr_WREADY</port>
                <port>s_axi_sparse_addr_WSTRB</port>
                <port>s_axi_sparse_addr_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_data_addr1" access="W" description="Data signal of input_data_addr1" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_data_addr1" access="W" description="Bit 31 to 0 of input_data_addr1"/>
                    </fields>
                </register>
                <register offset="0x18" name="input_data_addr2" access="W" description="Data signal of input_data_addr2" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_data_addr2" access="W" description="Bit 31 to 0 of input_data_addr2"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_data_addr3" access="W" description="Data signal of output_data_addr3" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_data_addr3" access="W" description="Bit 31 to 0 of output_data_addr3"/>
                    </fields>
                </register>
                <register offset="0x28" name="am_ROWS" access="W" description="Data signal of am_ROWS" range="32">
                    <fields>
                        <field offset="0" width="32" name="am_ROWS" access="W" description="Bit 31 to 0 of am_ROWS"/>
                    </fields>
                </register>
                <register offset="0x30" name="am_COLS" access="W" description="Data signal of am_COLS" range="32">
                    <fields>
                        <field offset="0" width="32" name="am_COLS" access="W" description="Bit 31 to 0 of am_COLS"/>
                    </fields>
                </register>
                <register offset="0x38" name="fm_ROWS" access="W" description="Data signal of fm_ROWS" range="32">
                    <fields>
                        <field offset="0" width="32" name="fm_ROWS" access="W" description="Bit 31 to 0 of fm_ROWS"/>
                    </fields>
                </register>
                <register offset="0x40" name="fm_COLS" access="W" description="Data signal of fm_COLS" range="32">
                    <fields>
                        <field offset="0" width="32" name="fm_COLS" access="W" description="Bit 31 to 0 of fm_COLS"/>
                    </fields>
                </register>
                <register offset="0x48" name="inputs_1" access="W" description="Data signal of inputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputs" access="W" description="Bit 31 to 0 of inputs"/>
                    </fields>
                </register>
                <register offset="0x4c" name="inputs_2" access="W" description="Data signal of inputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="inputs" access="W" description="Bit 63 to 32 of inputs"/>
                    </fields>
                </register>
                <register offset="0x54" name="outputs_1" access="W" description="Data signal of outputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="outputs" access="W" description="Bit 31 to 0 of outputs"/>
                    </fields>
                </register>
                <register offset="0x58" name="outputs_2" access="W" description="Data signal of outputs" range="32">
                    <fields>
                        <field offset="0" width="32" name="outputs" access="W" description="Bit 63 to 32 of outputs"/>
                    </fields>
                </register>
                <register offset="0x60" name="sparse_flag" access="R" description="Data signal of sparse_flag" range="32">
                    <fields>
                        <field offset="0" width="1" name="sparse_flag" access="R" description="Bit 0 to 0 of sparse_flag"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x64" name="sparse_flag_ctrl" access="R" description="Control signal of sparse_flag" range="32">
                    <fields>
                        <field offset="0" width="1" name="sparse_flag_ap_vld" access="R" description="Control signal sparse_flag_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_data_addr1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="input_data_addr2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="output_data_addr3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="am_ROWS"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="am_COLS"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="fm_ROWS"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="fm_COLS"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="inputs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="outputs"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="sparse_flag"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_sparse_addr:m_axi_sparse_data</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_sparse_data" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_sparse_data_" paramPrefix="C_M_AXI_SPARSE_DATA_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_sparse_data_ARADDR</port>
                <port>m_axi_sparse_data_ARBURST</port>
                <port>m_axi_sparse_data_ARCACHE</port>
                <port>m_axi_sparse_data_ARID</port>
                <port>m_axi_sparse_data_ARLEN</port>
                <port>m_axi_sparse_data_ARLOCK</port>
                <port>m_axi_sparse_data_ARPROT</port>
                <port>m_axi_sparse_data_ARQOS</port>
                <port>m_axi_sparse_data_ARREADY</port>
                <port>m_axi_sparse_data_ARREGION</port>
                <port>m_axi_sparse_data_ARSIZE</port>
                <port>m_axi_sparse_data_ARUSER</port>
                <port>m_axi_sparse_data_ARVALID</port>
                <port>m_axi_sparse_data_AWADDR</port>
                <port>m_axi_sparse_data_AWBURST</port>
                <port>m_axi_sparse_data_AWCACHE</port>
                <port>m_axi_sparse_data_AWID</port>
                <port>m_axi_sparse_data_AWLEN</port>
                <port>m_axi_sparse_data_AWLOCK</port>
                <port>m_axi_sparse_data_AWPROT</port>
                <port>m_axi_sparse_data_AWQOS</port>
                <port>m_axi_sparse_data_AWREADY</port>
                <port>m_axi_sparse_data_AWREGION</port>
                <port>m_axi_sparse_data_AWSIZE</port>
                <port>m_axi_sparse_data_AWUSER</port>
                <port>m_axi_sparse_data_AWVALID</port>
                <port>m_axi_sparse_data_BID</port>
                <port>m_axi_sparse_data_BREADY</port>
                <port>m_axi_sparse_data_BRESP</port>
                <port>m_axi_sparse_data_BUSER</port>
                <port>m_axi_sparse_data_BVALID</port>
                <port>m_axi_sparse_data_RDATA</port>
                <port>m_axi_sparse_data_RID</port>
                <port>m_axi_sparse_data_RLAST</port>
                <port>m_axi_sparse_data_RREADY</port>
                <port>m_axi_sparse_data_RRESP</port>
                <port>m_axi_sparse_data_RUSER</port>
                <port>m_axi_sparse_data_RVALID</port>
                <port>m_axi_sparse_data_WDATA</port>
                <port>m_axi_sparse_data_WID</port>
                <port>m_axi_sparse_data_WLAST</port>
                <port>m_axi_sparse_data_WREADY</port>
                <port>m_axi_sparse_data_WSTRB</port>
                <port>m_axi_sparse_data_WUSER</port>
                <port>m_axi_sparse_data_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="inputs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="inputs"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="32" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="outputs"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="outputs"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_sparse_data">256 -&gt; 256, 64, 32, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_sparse_addr">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_sparse_addr">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_sparse_addr">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_sparse_addr">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_sparse_addr">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_sparse_addr">input_data_addr1, 0x10, 32, W, Data signal of input_data_addr1, </column>
                    <column name="s_axi_sparse_addr">input_data_addr2, 0x18, 32, W, Data signal of input_data_addr2, </column>
                    <column name="s_axi_sparse_addr">output_data_addr3, 0x20, 32, W, Data signal of output_data_addr3, </column>
                    <column name="s_axi_sparse_addr">am_ROWS, 0x28, 32, W, Data signal of am_ROWS, </column>
                    <column name="s_axi_sparse_addr">am_COLS, 0x30, 32, W, Data signal of am_COLS, </column>
                    <column name="s_axi_sparse_addr">fm_ROWS, 0x38, 32, W, Data signal of fm_ROWS, </column>
                    <column name="s_axi_sparse_addr">fm_COLS, 0x40, 32, W, Data signal of fm_COLS, </column>
                    <column name="s_axi_sparse_addr">inputs_1, 0x48, 32, W, Data signal of inputs, </column>
                    <column name="s_axi_sparse_addr">inputs_2, 0x4c, 32, W, Data signal of inputs, </column>
                    <column name="s_axi_sparse_addr">outputs_1, 0x54, 32, W, Data signal of outputs, </column>
                    <column name="s_axi_sparse_addr">outputs_2, 0x58, 32, W, Data signal of outputs, </column>
                    <column name="s_axi_sparse_addr">sparse_flag, 0x60, 32, R, Data signal of sparse_flag, </column>
                    <column name="s_axi_sparse_addr">sparse_flag_ctrl, 0x64, 32, R, Control signal of sparse_flag, 0=sparse_flag_ap_vld</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_data_addr1">in, unsigned int</column>
                    <column name="input_data_addr2">in, unsigned int</column>
                    <column name="output_data_addr3">in, unsigned int</column>
                    <column name="am_ROWS">in, unsigned int</column>
                    <column name="am_COLS">in, unsigned int</column>
                    <column name="fm_ROWS">in, unsigned int</column>
                    <column name="fm_COLS">in, unsigned int</column>
                    <column name="inputs">inout, ap_uint&lt;256&gt;*</column>
                    <column name="outputs">inout, ap_uint&lt;256&gt;*</column>
                    <column name="sparse_flag">out, bool&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_data_addr1">s_axi_sparse_addr, register, , name=input_data_addr1 offset=0x10 range=32</column>
                    <column name="input_data_addr2">s_axi_sparse_addr, register, , name=input_data_addr2 offset=0x18 range=32</column>
                    <column name="output_data_addr3">s_axi_sparse_addr, register, , name=output_data_addr3 offset=0x20 range=32</column>
                    <column name="am_ROWS">s_axi_sparse_addr, register, , name=am_ROWS offset=0x28 range=32</column>
                    <column name="am_COLS">s_axi_sparse_addr, register, , name=am_COLS offset=0x30 range=32</column>
                    <column name="fm_ROWS">s_axi_sparse_addr, register, , name=fm_ROWS offset=0x38 range=32</column>
                    <column name="fm_COLS">s_axi_sparse_addr, register, , name=fm_COLS offset=0x40 range=32</column>
                    <column name="inputs">m_axi_sparse_data, interface, , </column>
                    <column name="inputs">s_axi_sparse_addr, register, offset, name=inputs_1 offset=0x48 range=32</column>
                    <column name="inputs">s_axi_sparse_addr, register, offset, name=inputs_2 offset=0x4c range=32</column>
                    <column name="outputs">m_axi_sparse_data, interface, , </column>
                    <column name="outputs">s_axi_sparse_addr, register, offset, name=outputs_1 offset=0x54 range=32</column>
                    <column name="outputs">s_axi_sparse_addr, register, offset, name=outputs_2 offset=0x58 range=32</column>
                    <column name="sparse_flag">s_axi_sparse_addr, register, , name=sparse_flag offset=0x60 range=32</column>
                    <column name="sparse_flag">s_axi_sparse_addr, register, , name=sparse_flag_ctrl offset=0x64 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_sparse_data">VITIS_LOOP_22_1, read, variable, 256, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:22:19</column>
                    <column name="m_axi_sparse_data">VITIS_LOOP_25_2, read, variable, 256, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:25:19</column>
                    <column name="m_axi_sparse_data">VITIS_LOOP_91_1, write, variable, 256, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91:19</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_sparse_data">inputs, VITIS_LOOP_25_2, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:25:19</column>
                    <column name="m_axi_sparse_data">inputs, VITIS_LOOP_22_1, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:22:19</column>
                    <column name="m_axi_sparse_data">outputs, VITIS_LOOP_91_1, Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:91:19</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="include/helpers.hpp:28" status="valid" parentFunction="load" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/helpers.hpp:32" status="valid" parentFunction="load" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/helpers.hpp:54" status="valid" parentFunction="mul" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="include/helpers.hpp:61" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/helpers.hpp:93" status="valid" parentFunction="store" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:53" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:60" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:67" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:74" status="valid" parentFunction="getvaladdr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:79" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:80" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:84" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:85" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:90" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:92" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:97" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:98" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:102" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:104" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:111" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:112" status="valid" parentFunction="widetype&lt;t, t_width, t_datawidth, enable&gt;" variable="" isDirective="0" options="variable = m_Val complete dim = 1"/>
        <Pragma type="inline" location="include/types.hpp:116" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:118" status="valid" parentFunction="constructor" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:126" status="valid" parentFunction="operator const ap_uint&lt;t_typewidth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:143" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:147" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:156" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:159" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:167" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:170" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:178" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:181" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:192" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:227" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:235" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:243" status="valid" parentFunction="getvaladdr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:296" status="valid" parentFunction="hlsreg" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="include/types.hpp:297" status="valid" parentFunction="hlsreg" variable="" isDirective="0" options="ap_none port = return register"/>
        <Pragma type="inline" location="include/types.hpp:317" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:318" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options="variable = m_Val COMPLETE"/>
        <Pragma type="inline" location="include/types.hpp:321" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:323" status="valid" parentFunction="boolarr&lt;w&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:328" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:332" status="valid" parentFunction="and" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:335" status="valid" parentFunction="and" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:341" status="valid" parentFunction="or" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:344" status="valid" parentFunction="or" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:350" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:352" status="valid" parentFunction="reset" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:360" status="valid" parentFunction="streamsareempty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:364" status="valid" parentFunction="streamsareempty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:425" status="valid" parentFunction="convwideval2bits" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:433" status="valid" parentFunction="convwideval2bits" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:444" status="valid" parentFunction="convbits2widetype" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:452" status="valid" parentFunction="convbits2widetype" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:522" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:526" status="valid" parentFunction="getflush" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:530" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:536" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:575" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:579" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:586" status="valid" parentFunction="getvectoftaggedvalues" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:614" status="valid" parentFunction="triangsrl&lt;t, t_width&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/types.hpp:615" status="valid" parentFunction="triangsrl&lt;t, t_width&gt;" variable="" isDirective="0" options="variable = m_Sreg dim = 1 complete"/>
        <Pragma type="inline" location="include/types.hpp:618" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:622" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:628" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/types.hpp:631" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:663" status="valid" parentFunction="windowrm&lt;t, t_rows, t_cols&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:666" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:670" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:676" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/types.hpp:679" status="valid" parentFunction="clear" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:686" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:691" status="valid" parentFunction="shift" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/types.hpp:696" status="valid" parentFunction="unshift" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/sparse.cpp:16" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = m_axi port = inputs bundle = sparse_data latency = 32"/>
        <Pragma type="interface" location="src/sparse.cpp:17" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = m_axi port = outputs bundle = sparse_data latency = 32"/>
        <Pragma type="interface" location="src/sparse.cpp:18" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = input_data_addr1 bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:19" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = input_data_addr2 bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:20" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = output_data_addr3 bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:21" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = am_ROWS bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:22" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = am_COLS bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:23" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = fm_ROWS bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:24" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = fm_COLS bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:25" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = sparse_flag bundle = sparse_addr"/>
        <Pragma type="interface" location="src/sparse.cpp:26" status="valid" parentFunction="sparse" variable="" isDirective="0" options="mode = s_axilite port = return bundle = sparse_addr"/>
        <Pragma type="stream" location="src/sparse.cpp:30" status="valid" parentFunction="sparse" variable="" isDirective="0" options="variable = data_out depth = 64"/>
        <Pragma type="dataflow" location="src/sparse.cpp:36" status="valid" parentFunction="sparse" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

