--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml uart_test.twx uart_test.ncd -o uart_test.twr uart_test.pcf
-ucf Nexys3_Master.ucf

Design file:              uart_test.ncd
Physical constraint file: uart_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn         |    4.429(R)|      SLOW  |   -1.298(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    4.467(R)|      SLOW  |   -1.433(R)|      FAST  |clk_BUFGP         |   0.000|
rx          |    2.131(R)|      SLOW  |   -0.395(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |        11.302(R)|      SLOW  |         5.703(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |        11.018(R)|      SLOW  |         5.497(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        11.202(R)|      SLOW  |         5.530(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |        11.210(R)|      SLOW  |         5.579(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |        10.588(R)|      SLOW  |         5.252(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |        10.626(R)|      SLOW  |         5.302(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |        10.531(R)|      SLOW  |         5.349(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |        10.296(R)|      SLOW  |         5.204(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<3>     |        10.250(R)|      SLOW  |         5.802(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<6>     |        10.470(R)|      SLOW  |         5.957(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |         8.956(R)|      SLOW  |         5.046(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.210|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 19 12:26:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



