###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Wed Mar  5 15:20:22 2025
#  Design:            fifo_top
#  Command:           report_timing -early -max_paths 50 -nworst 1 -path_type full_clock -net > ${reportDir}/worst_min_path.rpt
###############################################################
Path 1: MET Hold Check with Pin m/mem_reg[9][6]/CP 
Endpoint:   m/mem_reg[9][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.224
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.107  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.107  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.453  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.460  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.574  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.592  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.715  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.750  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.029  
      m/g1979__1705/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.030  
      m/g1979__1705/ZN           ^     m/n_20      nd12d1  0.183  1.221    1.214  
      m/mem_reg[9][6]/ENN        ^     m/n_20      decrq1  0.003  1.224    1.216  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.122  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.122  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.981  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.989  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.393  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.411  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.742  
      m/mem_reg[9][6]/CP       ^     m/CTS_1     decrq1  0.040  1.774    1.782  
      ---------------------------------------------------------------------------
Path 2: MET Hold Check with Pin m/mem_reg[8][6]/CP 
Endpoint:   m/mem_reg[8][6]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.226
  Arrival Time                  1.234
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.107  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.107  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.452  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.460  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.574  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.592  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.715  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.750  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.028  
      m/g1967__6417/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.030  
      m/g1967__6417/Z            v     m/n_32      or02d1  0.193  1.231    1.223  
      m/mem_reg[8][6]/ENN        v     m/n_32      decrq1  0.003  1.234    1.226  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.123  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.123  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.981  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.989  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.394  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.411  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.743  
      m/mem_reg[8][6]/CP       ^     m/CTS_1     decrq1  0.038  1.773    1.781  
      ---------------------------------------------------------------------------
Path 3: MET Hold Check with Pin m/mem_reg[8][4]/CP 
Endpoint:   m/mem_reg[8][4]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.225
  Arrival Time                  1.234
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.106  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.106  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.452  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.459  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.573  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.591  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.714  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.749  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.028  
      m/g1967__6417/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.029  
      m/g1967__6417/Z            v     m/n_32      or02d1  0.193  1.231    1.222  
      m/mem_reg[8][4]/ENN        v     m/n_32      decrq1  0.003  1.234    1.225  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.123  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.123  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.982  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.990  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.394  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.412  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.743  
      m/mem_reg[8][4]/CP       ^     m/CTS_1     decrq1  0.037  1.772    1.781  
      ---------------------------------------------------------------------------
Path 4: MET Hold Check with Pin f/wr_addr_bin_r_reg[0]/CP 
Endpoint:   f/wr_addr_bin_r_reg[0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.760
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.155
  Arrival Time                  1.166
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -------------------------------------------------------------------------------------------
      Pin                        Edge  Net                       Cell    Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad                -       -      0.115    0.104  
      pc3d01_2/PAD               ^     wr_clk_pad                pc3d01  0.000  0.115    0.104  
      pc3d01_2/CIN               ^     write_clk                 pc3d01  0.345  0.460    0.449  
      pc3c01_2/CCLK              ^     write_clk                 pc3c01  0.008  0.468    0.457  
      pc3c01_2/CP                ^     wr_clk                    pc3c01  0.114  0.582    0.571  
      CTS_ccl_a_buf_00061/I      ^     wr_clk                    bufbd7  0.018  0.600    0.589  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1                     bufbd7  0.123  0.723    0.712  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1                     dfcrq1  0.035  0.758    0.747  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]                dfcrq1  0.279  1.036    1.026  
      f/g225__7410/B             v     wr_addr[0]                ah01d1  0.000  1.037    1.026  
      f/g225__7410/S             v     f/wr_addr_binary_next[0]  ah01d1  0.129  1.166    1.155  
      f/wr_addr_bin_r_reg[0]/D   v     f/wr_addr_binary_next[0]  dfcrq1  0.000  1.166    1.155  
      -------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.125  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.125  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.858  0.973    0.984  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.981    0.992  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.404  1.386    1.396  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  1.403    1.414  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.325  1.728    1.739  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.032  1.760    1.770  
      -----------------------------------------------------------------------------
Path 5: MET Hold Check with Pin m/mem_reg[9][4]/CP 
Endpoint:   m/mem_reg[9][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.225
  Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.103  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.103  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.449  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.457  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.571  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.589  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.712  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.746  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.025  
      m/g1979__1705/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.027  
      m/g1979__1705/ZN           ^     m/n_20      nd12d1  0.183  1.221    1.210  
      m/mem_reg[9][4]/ENN        ^     m/n_20      decrq1  0.004  1.225    1.214  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.126  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.126  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.984  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.993  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.397  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.414  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.746  
      m/mem_reg[9][4]/CP       ^     m/CTS_1     decrq1  0.037  1.772    1.783  
      ---------------------------------------------------------------------------
Path 6: MET Hold Check with Pin m/mem_reg[15][6]/CP 
Endpoint:   m/mem_reg[15][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.222
  Arrival Time                  1.235
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.102  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.102  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.447  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.455  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.569  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.587  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.710  
      f/wr_addr_bin_r_reg[1]/CP  ^     CTS_1       dfcrq1  0.034  0.757    0.744  
      f/wr_addr_bin_r_reg[1]/Q   v     wr_addr[1]  dfcrq1  0.249  1.006    0.993  
      m/g1992__9315/A2           v     wr_addr[1]  nd12d1  0.001  1.007    0.994  
      m/g1992__9315/ZN           ^     m/n_10      nd12d1  0.055  1.061    1.049  
      m/g1989__6161/A2           ^     m/n_10      nr02d1  0.000  1.061    1.049  
      m/g1989__6161/ZN           v     m/n_11      nr02d1  0.037  1.098    1.085  
      m/g1975__6783/A1           v     m/n_11      nd02d1  0.000  1.098    1.085  
      m/g1975__6783/ZN           ^     m/n_24      nd02d1  0.135  1.233    1.220  
      m/mem_reg[15][6]/ENN       ^     m/n_24      decrq1  0.002  1.235    1.222  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.127  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.127  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.986  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.994  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.398  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.416  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.747  
      m/mem_reg[15][6]/CP      ^     m/CTS_1     decrq1  0.039  1.774    1.787  
      ---------------------------------------------------------------------------
Path 7: MET Hold Check with Pin m/mem_reg[13][4]/CP 
Endpoint:   m/mem_reg[13][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.215
  Arrival Time                  1.228
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.102  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.102  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.447  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.455  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.569  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.587  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.710  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.745  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.024  
      m/g1972__4319/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.025  
      m/g1972__4319/ZN           ^     m/n_27      nd12d1  0.187  1.225    1.213  
      m/mem_reg[13][4]/ENN       ^     m/n_27      decrq1  0.003  1.228    1.215  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.128  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.128  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.986  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.994  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.398  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.416  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.748  
      m/mem_reg[13][4]/CP      ^     m/CTS_1     decrq1  0.040  1.775    1.787  
      ---------------------------------------------------------------------------
Path 8: MET Hold Check with Pin m/mem_reg[8][5]/CP 
Endpoint:   m/mem_reg[8][5]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.766
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.234
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.101  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.101  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.454  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.568  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.586  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.709  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.744  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.023  
      m/g1967__6417/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.024  
      m/g1967__6417/Z            v     m/n_32      or02d1  0.193  1.231    1.217  
      m/mem_reg[8][5]/ENN        v     m/n_32      decrq1  0.003  1.234    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.128  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.128  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.987  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.995  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.399  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.417  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[8][5]/CP       ^     m/CTS_1     decrq1  0.032  1.766    1.780  
      ---------------------------------------------------------------------------
Path 9: MET Hold Check with Pin m/mem_reg[8][7]/CP 
Endpoint:   m/mem_reg[8][7]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.766
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.234
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.101  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.101  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.454  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.568  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.586  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.709  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.744  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.023  
      m/g1967__6417/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.024  
      m/g1967__6417/Z            v     m/n_32      or02d1  0.193  1.231    1.217  
      m/mem_reg[8][7]/ENN        v     m/n_32      decrq1  0.003  1.234    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.987  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.995  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.399  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.417  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[8][7]/CP       ^     m/CTS_1     decrq1  0.032  1.766    1.780  
      ---------------------------------------------------------------------------
Path 10: MET Hold Check with Pin m/mem_reg[8][3]/CP 
Endpoint:   m/mem_reg[8][3]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.765
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.233
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.454  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.743  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.022  
      m/g1967__6417/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.024  
      m/g1967__6417/Z            v     m/n_32      or02d1  0.193  1.231    1.216  
      m/mem_reg[8][3]/ENN        v     m/n_32      decrq1  0.003  1.233    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[8][3]/CP       ^     m/CTS_1     decrq1  0.031  1.765    1.780  
      ---------------------------------------------------------------------------
Path 11: MET Hold Check with Pin m/mem_reg[9][5]/CP 
Endpoint:   m/mem_reg[9][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.769
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.211
  Arrival Time                  1.226
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.454  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.743  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.022  
      m/g1979__1705/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.024  
      m/g1979__1705/ZN           ^     m/n_20      nd12d1  0.183  1.221    1.207  
      m/mem_reg[9][5]/ENN        ^     m/n_20      decrq1  0.005  1.226    1.211  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[9][5]/CP       ^     m/CTS_1     decrq1  0.035  1.769    1.784  
      ---------------------------------------------------------------------------
Path 12: MET Hold Check with Pin m/mem_reg[15][7]/CP 
Endpoint:   m/mem_reg[15][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[1]/CP  ^     CTS_1       dfcrq1  0.034  0.757    0.742  
      f/wr_addr_bin_r_reg[1]/Q   v     wr_addr[1]  dfcrq1  0.249  1.006    0.991  
      m/g1992__9315/A2           v     wr_addr[1]  nd12d1  0.001  1.007    0.992  
      m/g1992__9315/ZN           ^     m/n_10      nd12d1  0.055  1.061    1.047  
      m/g1989__6161/A2           ^     m/n_10      nr02d1  0.000  1.061    1.047  
      m/g1989__6161/ZN           v     m/n_11      nr02d1  0.037  1.098    1.083  
      m/g1975__6783/A1           v     m/n_11      nd02d1  0.000  1.098    1.083  
      m/g1975__6783/ZN           ^     m/n_24      nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][7]/ENN       ^     m/n_24      decrq1  0.002  1.235    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[15][7]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.787  
      ---------------------------------------------------------------------------
Path 13: MET Hold Check with Pin m/mem_reg[15][5]/CP 
Endpoint:   m/mem_reg[15][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[1]/CP  ^     CTS_1       dfcrq1  0.034  0.757    0.742  
      f/wr_addr_bin_r_reg[1]/Q   v     wr_addr[1]  dfcrq1  0.249  1.006    0.991  
      m/g1992__9315/A2           v     wr_addr[1]  nd12d1  0.001  1.007    0.992  
      m/g1992__9315/ZN           ^     m/n_10      nd12d1  0.055  1.061    1.047  
      m/g1989__6161/A2           ^     m/n_10      nr02d1  0.000  1.061    1.047  
      m/g1989__6161/ZN           v     m/n_11      nr02d1  0.037  1.098    1.083  
      m/g1975__6783/A1           v     m/n_11      nd02d1  0.000  1.098    1.083  
      m/g1975__6783/ZN           ^     m/n_24      nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][5]/ENN       ^     m/n_24      decrq1  0.002  1.235    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[15][5]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.787  
      ---------------------------------------------------------------------------
Path 14: MET Hold Check with Pin m/mem_reg[11][6]/CP 
Endpoint:   m/mem_reg[11][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.743  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.022  
      m/g1977__1617/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.024  
      m/g1977__1617/ZN           ^     m/n_22      nd02d1  0.187  1.225    1.211  
      m/mem_reg[11][6]/ENN       ^     m/n_22      decrq1  0.004  1.229    1.214  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[11][6]/CP      ^     m/CTS_1     decrq1  0.038  1.773    1.787  
      ---------------------------------------------------------------------------
Path 15: MET Hold Check with Pin m/mem_reg[11][4]/CP 
Endpoint:   m/mem_reg[11][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.446  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.743  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.022  
      m/g1977__1617/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.024  
      m/g1977__1617/ZN           ^     m/n_22      nd02d1  0.187  1.225    1.211  
      m/mem_reg[11][4]/ENN       ^     m/n_22      decrq1  0.004  1.229    1.214  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.129  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.129  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.749  
      m/mem_reg[11][4]/CP      ^     m/CTS_1     decrq1  0.038  1.773    1.787  
      ---------------------------------------------------------------------------
Path 16: MET Hold Check with Pin m/mem_reg[11][7]/CP 
Endpoint:   m/mem_reg[11][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.743  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.022  
      m/g1977__1617/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.023  
      m/g1977__1617/ZN           ^     m/n_22      nd02d1  0.187  1.225    1.210  
      m/mem_reg[11][7]/ENN       ^     m/n_22      decrq1  0.004  1.229    1.214  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.400  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.750  
      m/mem_reg[11][7]/CP      ^     m/CTS_1     decrq1  0.038  1.772    1.787  
      ---------------------------------------------------------------------------
Path 17: MET Hold Check with Pin m/mem_reg[11][5]/CP 
Endpoint:   m/mem_reg[11][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.228
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.743  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.021  
      m/g1977__1617/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.023  
      m/g1977__1617/ZN           ^     m/n_22      nd02d1  0.187  1.225    1.210  
      m/mem_reg[11][5]/ENN       ^     m/n_22      decrq1  0.003  1.228    1.214  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.401  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.750  
      m/mem_reg[11][5]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.787  
      ---------------------------------------------------------------------------
Path 18: MET Hold Check with Pin m/mem_reg[15][2]/CP 
Endpoint:   m/mem_reg[15][2]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.234
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[1]/CP  ^     CTS_1       dfcrq1  0.034  0.757    0.742  
      f/wr_addr_bin_r_reg[1]/Q   v     wr_addr[1]  dfcrq1  0.249  1.006    0.991  
      m/g1992__9315/A2           v     wr_addr[1]  nd12d1  0.001  1.007    0.991  
      m/g1992__9315/ZN           ^     m/n_10      nd12d1  0.055  1.061    1.046  
      m/g1989__6161/A2           ^     m/n_10      nr02d1  0.000  1.061    1.046  
      m/g1989__6161/ZN           v     m/n_11      nr02d1  0.037  1.098    1.083  
      m/g1975__6783/A1           v     m/n_11      nd02d1  0.000  1.098    1.083  
      m/g1975__6783/ZN           ^     m/n_24      nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][2]/ENN       ^     m/n_24      decrq1  0.002  1.234    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.401  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.750  
      m/mem_reg[15][2]/CP      ^     m/CTS_1     decrq1  0.037  1.771    1.787  
      ---------------------------------------------------------------------------
Path 19: MET Hold Check with Pin f/wr_addr_bin_r_reg[3]/CP 
Endpoint:   f/wr_addr_bin_r_reg[3]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.758
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.150
  Arrival Time                  1.165
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -------------------------------------------------------------------------------------------
      Pin                        Edge  Net                       Cell    Delay  Arrival  Required  
                                                                                Time     Time  
      -------------------------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad                -       -      0.115    0.100  
      pc3d01_2/PAD               ^     wr_clk_pad                pc3d01  0.000  0.115    0.100  
      pc3d01_2/CIN               ^     write_clk                 pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk                 pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk                    pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk                    bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1                     bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1                     dfcrq1  0.033  0.756    0.741  
      f/wr_addr_bin_r_reg[3]/Q   v     wr_addr[3]                dfcrq1  0.265  1.021    1.006  
      f/g218__9315/B             v     wr_addr[3]                ah01d1  0.001  1.022    1.007  
      f/g218__9315/S             v     f/wr_addr_binary_next[3]  ah01d1  0.143  1.165    1.150  
      f/wr_addr_bin_r_reg[3]/D   v     f/wr_addr_binary_next[3]  dfcrq1  0.000  1.165    1.150  
      -------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.981    0.996  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.404  1.386    1.401  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  1.403    1.418  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.325  1.728    1.743  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.030  1.758    1.773  
      -----------------------------------------------------------------------------
Path 20: MET Hold Check with Pin m/mem_reg[15][3]/CP 
Endpoint:   m/mem_reg[15][3]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.099  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.099  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.567  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.585  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[1]/CP  ^     CTS_1       dfcrq1  0.034  0.757    0.742  
      f/wr_addr_bin_r_reg[1]/Q   v     wr_addr[1]  dfcrq1  0.249  1.006    0.991  
      m/g1992__9315/A2           v     wr_addr[1]  nd12d1  0.001  1.007    0.991  
      m/g1992__9315/ZN           ^     m/n_10      nd12d1  0.055  1.061    1.046  
      m/g1989__6161/A2           ^     m/n_10      nr02d1  0.000  1.061    1.046  
      m/g1989__6161/ZN           v     m/n_11      nr02d1  0.037  1.098    1.083  
      m/g1975__6783/A1           v     m/n_11      nd02d1  0.000  1.098    1.083  
      m/g1975__6783/ZN           ^     m/n_24      nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][3]/ENN       ^     m/n_24      decrq1  0.002  1.235    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.997  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.401  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.418  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.750  
      m/mem_reg[15][3]/CP      ^     m/CTS_1     decrq1  0.037  1.771    1.787  
      ---------------------------------------------------------------------------
Path 21: MET Hold Check with Pin m/mem_reg[11][3]/CP 
Endpoint:   m/mem_reg[11][3]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.228
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.099  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.099  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.566  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.584  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.708  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.742  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.021  
      m/g1977__1617/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.023  
      m/g1977__1617/ZN           ^     m/n_22      nd02d1  0.187  1.225    1.210  
      m/mem_reg[11][3]/ENN       ^     m/n_22      decrq1  0.003  1.228    1.213  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.988  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.997  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.401  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.419  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.750  
      m/mem_reg[11][3]/CP      ^     m/CTS_1     decrq1  0.036  1.771    1.787  
      ---------------------------------------------------------------------------
Path 22: MET Hold Check with Pin m/mem_reg[15][4]/CP 
Endpoint:   m/mem_reg[15][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.099  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.099  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.445  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.453  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.566  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.584  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.707  
      f/wr_addr_bin_r_reg[1]/CP  ^     CTS_1       dfcrq1  0.034  0.757    0.741  
      f/wr_addr_bin_r_reg[1]/Q   v     wr_addr[1]  dfcrq1  0.249  1.006    0.990  
      m/g1992__9315/A2           v     wr_addr[1]  nd12d1  0.001  1.007    0.991  
      m/g1992__9315/ZN           ^     m/n_10      nd12d1  0.055  1.061    1.046  
      m/g1989__6161/A2           ^     m/n_10      nr02d1  0.000  1.061    1.046  
      m/g1989__6161/ZN           v     m/n_11      nr02d1  0.037  1.098    1.083  
      m/g1975__6783/A1           v     m/n_11      nd02d1  0.000  1.098    1.083  
      m/g1975__6783/ZN           ^     m/n_24      nd02d1  0.135  1.233    1.217  
      m/mem_reg[15][4]/ENN       ^     m/n_24      decrq1  0.002  1.235    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.130  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.130  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.989  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.997  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.401  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.419  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.750  
      m/mem_reg[15][4]/CP      ^     m/CTS_1     decrq1  0.037  1.771    1.787  
      ---------------------------------------------------------------------------
Path 23: MET Hold Check with Pin m/mem_reg[13][6]/CP 
Endpoint:   m/mem_reg[13][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.099  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.099  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.444  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.452  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.566  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.584  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.707  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.742  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.021  
      m/g1972__4319/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.022  
      m/g1972__4319/ZN           ^     m/n_27      nd12d1  0.187  1.225    1.210  
      m/mem_reg[13][6]/ENN       ^     m/n_27      decrq1  0.004  1.229    1.214  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.131  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.131  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.989  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.997  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.401  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.419  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.751  
      m/mem_reg[13][6]/CP      ^     m/CTS_1     decrq1  0.038  1.773    1.789  
      ---------------------------------------------------------------------------
Path 24: MET Hold Check with Pin m/mem_reg[9][7]/CP 
Endpoint:   m/mem_reg[9][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.766
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.208
  Arrival Time                  1.225
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.098  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.098  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.443  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.451  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.565  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.583  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.706  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.741  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.019  
      m/g1979__1705/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.021  
      m/g1979__1705/ZN           ^     m/n_20      nd12d1  0.183  1.221    1.204  
      m/mem_reg[9][7]/ENN        ^     m/n_20      decrq1  0.004  1.225    1.208  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.132  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.132  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.990  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.998  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.403  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.420  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.752  
      m/mem_reg[9][7]/CP       ^     m/CTS_1     decrq1  0.032  1.766    1.784  
      ---------------------------------------------------------------------------
Path 25: MET Hold Check with Pin m/mem_reg[13][7]/CP 
Endpoint:   m/mem_reg[13][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.230
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.098  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.098  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.443  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.451  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.565  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.583  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.706  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.741  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.019  
      m/g1972__4319/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.021  
      m/g1972__4319/ZN           ^     m/n_27      nd12d1  0.187  1.225    1.208  
      m/mem_reg[13][7]/ENN       ^     m/n_27      decrq1  0.005  1.230    1.213  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.132  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.132  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.990  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.998  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.403  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.420  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.752  
      m/mem_reg[13][7]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.789  
      ---------------------------------------------------------------------------
Path 26: MET Hold Check with Pin m/mem_reg[13][5]/CP 
Endpoint:   m/mem_reg[13][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.230
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.098  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.098  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.443  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.451  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.565  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.583  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.706  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.740  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.019  
      m/g1972__4319/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.021  
      m/g1972__4319/ZN           ^     m/n_27      nd12d1  0.187  1.225    1.208  
      m/mem_reg[13][5]/ENN       ^     m/n_27      decrq1  0.005  1.230    1.213  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.132  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.132  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.990  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    0.999  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.403  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.420  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.752  
      m/mem_reg[13][5]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.789  
      ---------------------------------------------------------------------------
Path 27: MET Hold Check with Pin m/mem_reg[5][7]/CP 
Endpoint:   m/mem_reg[5][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.235
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.097  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.097  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.442  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.450  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.564  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.582  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.705  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.739  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.018  
      m/g1981__8246/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.020  
      m/g1981__8246/ZN           ^     m/n_18      nd02d1  0.194  1.232    1.214  
      m/mem_reg[5][7]/ENN        ^     m/n_18      decrq1  0.003  1.235    1.216  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.133  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.133  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.991  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.000  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.404  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.421  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.753  
      m/mem_reg[5][7]/CP       ^     m/CTS_1     decrq1  0.041  1.776    1.794  
      ---------------------------------------------------------------------------
Path 28: MET Hold Check with Pin m/mem_reg[5][5]/CP 
Endpoint:   m/mem_reg[5][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.235
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.097  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.097  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.442  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.450  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.564  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.582  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.705  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.739  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.018  
      m/g1981__8246/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.020  
      m/g1981__8246/ZN           ^     m/n_18      nd02d1  0.194  1.232    1.214  
      m/mem_reg[5][5]/ENN        ^     m/n_18      decrq1  0.003  1.235    1.217  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.133  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.133  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.991  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.000  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.404  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.421  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.753  
      m/mem_reg[5][5]/CP       ^     m/CTS_1     decrq1  0.041  1.776    1.794  
      ---------------------------------------------------------------------------
Path 29: MET Hold Check with Pin m/mem_reg[5][6]/CP 
Endpoint:   m/mem_reg[5][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.234
  Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.096  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.096  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.442  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.450  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.563  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.581  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.705  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.739  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.018  
      m/g1981__8246/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.020  
      m/g1981__8246/ZN           ^     m/n_18      nd02d1  0.194  1.232    1.214  
      m/mem_reg[5][6]/ENN        ^     m/n_18      decrq1  0.003  1.234    1.216  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.133  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.133  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.991  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.000  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.404  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.422  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.753  
      m/mem_reg[5][6]/CP       ^     m/CTS_1     decrq1  0.041  1.775    1.794  
      ---------------------------------------------------------------------------
Path 30: MET Hold Check with Pin m/mem_reg[5][4]/CP 
Endpoint:   m/mem_reg[5][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.215
  Arrival Time                  1.233
  Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.096  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.096  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.441  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.449  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.563  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.581  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.704  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.739  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.018  
      m/g1981__8246/A2           v     wr_addr[0]  nd02d1  0.002  1.038    1.019  
      m/g1981__8246/ZN           ^     m/n_18      nd02d1  0.194  1.232    1.213  
      m/mem_reg[5][4]/ENN        ^     m/n_18      decrq1  0.002  1.233    1.215  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.133  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.133  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.992  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.000  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.404  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.422  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.754  
      m/mem_reg[5][4]/CP       ^     m/CTS_1     decrq1  0.039  1.774    1.793  
      ---------------------------------------------------------------------------
Path 31: MET Hold Check with Pin m/mem_reg[1][5]/CP 
Endpoint:   m/mem_reg[1][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.241
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.439  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.447  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.561  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.579  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.702  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.735  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.009  
      m/g1987__7482/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.009  
      m/g1987__7482/ZN           v     m/n_13      nr02d1  0.057  1.087    1.066  
      m/g1968__5477/A1           v     m/n_13      nd02d1  0.000  1.087    1.066  
      m/g1968__5477/ZN           ^     m/n_31      nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][5]/ENN        ^     m/n_31      decrq1  0.001  1.241    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.994  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.424  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[1][5]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.796  
      ---------------------------------------------------------------------------
Path 32: MET Hold Check with Pin m/mem_reg[1][7]/CP 
Endpoint:   m/mem_reg[1][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.241
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.439  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.447  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.561  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.579  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.702  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.735  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.009  
      m/g1987__7482/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.009  
      m/g1987__7482/ZN           v     m/n_13      nr02d1  0.057  1.087    1.066  
      m/g1968__5477/A1           v     m/n_13      nd02d1  0.000  1.087    1.066  
      m/g1968__5477/ZN           ^     m/n_31      nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][7]/ENN        ^     m/n_31      decrq1  0.001  1.241    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.994  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.424  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[1][7]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.796  
      ---------------------------------------------------------------------------
Path 33: MET Hold Check with Pin m/mem_reg[12][2]/CP 
Endpoint:   m/mem_reg[12][2]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.222
  Arrival Time                  1.243
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.439  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.447  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.561  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.579  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.702  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.736  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.017  
      m/g1971__6260/Z            v     m/n_28      or02d1  0.203  1.241    1.220  
      m/mem_reg[12][2]/ENN       v     m/n_28      decrq1  0.002  1.243    1.222  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.994  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[12][2]/CP      ^     m/CTS_1     decrq1  0.037  1.771    1.793  
      ---------------------------------------------------------------------------
Path 34: MET Hold Check with Pin m/mem_reg[12][6]/CP 
Endpoint:   m/mem_reg[12][6]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.223
  Arrival Time                  1.245
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.439  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.447  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.702  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.736  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.017  
      m/g1971__6260/Z            v     m/n_28      or02d1  0.203  1.241    1.220  
      m/mem_reg[12][6]/ENN       v     m/n_28      decrq1  0.003  1.245    1.223  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.994  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[12][6]/CP      ^     m/CTS_1     decrq1  0.038  1.773    1.794  
      ---------------------------------------------------------------------------
Path 35: MET Hold Check with Pin m/mem_reg[12][4]/CP 
Endpoint:   m/mem_reg[12][4]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.223
  Arrival Time                  1.245
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.439  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.447  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.702  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.736  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.017  
      m/g1971__6260/Z            v     m/n_28      or02d1  0.203  1.241    1.220  
      m/mem_reg[12][4]/ENN       v     m/n_28      decrq1  0.003  1.245    1.223  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.994  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[12][4]/CP      ^     m/CTS_1     decrq1  0.038  1.773    1.794  
      ---------------------------------------------------------------------------
Path 36: MET Hold Check with Pin m/mem_reg[1][3]/CP 
Endpoint:   m/mem_reg[1][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.241
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.439  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.447  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.701  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.735  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.008  
      m/g1987__7482/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.009  
      m/g1987__7482/ZN           v     m/n_13      nr02d1  0.057  1.087    1.066  
      m/g1968__5477/A1           v     m/n_13      nd02d1  0.000  1.087    1.066  
      m/g1968__5477/ZN           ^     m/n_31      nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][3]/ENN        ^     m/n_31      decrq1  0.001  1.241    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.994  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[1][3]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.796  
      ---------------------------------------------------------------------------
Path 37: MET Hold Check with Pin m/mem_reg[1][6]/CP 
Endpoint:   m/mem_reg[1][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.241
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.438  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.446  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.701  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.734  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.008  
      m/g1987__7482/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.009  
      m/g1987__7482/ZN           v     m/n_13      nr02d1  0.057  1.087    1.066  
      m/g1968__5477/A1           v     m/n_13      nd02d1  0.000  1.087    1.066  
      m/g1968__5477/ZN           ^     m/n_31      nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][6]/ENN        ^     m/n_31      decrq1  0.001  1.241    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.995  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.756  
      m/mem_reg[1][6]/CP       ^     m/CTS_1     decrq1  0.040  1.774    1.796  
      ---------------------------------------------------------------------------
Path 38: MET Hold Check with Pin f/wr_addr_bin_r_reg[2]/CP 
Endpoint:   f/wr_addr_bin_r_reg[2]/D (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[2]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.759
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.121
  Arrival Time                  1.142
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      ------------------------------------------------------------------------------------------------------------
      Pin                                 Edge  Net                               Cell    Delay  Arrival  Required  
                                                                                                 Time     Time  
      ------------------------------------------------------------------------------------------------------------
      wr_clk_pad                          ^     wr_clk_pad                        -       -      0.115    0.093  
      pc3d01_2/PAD                        ^     wr_clk_pad                        pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN                        ^     write_clk                         pc3d01  0.345  0.460    0.438  
      pc3c01_2/CCLK                       ^     write_clk                         pc3c01  0.008  0.468    0.446  
      pc3c01_2/CP                         ^     wr_clk                            pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I               ^     wr_clk                            bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z               ^     CTS_1                             bufbd7  0.123  0.723    0.701  
      f/wr_addr_bin_r_reg[2]/CP           ^     CTS_1                             dfcrq1  0.034  0.757    0.735  
      f/wr_addr_bin_r_reg[2]/Q            ^     wr_addr[2]                        dfcrq1  0.225  0.982    0.960  
      f/g221__2883/B                      ^     wr_addr[2]                        ah01d1  0.000  0.982    0.960  
      f/g221__2883/S                      ^     f/wr_addr_binary_next[2]          ah01d1  0.104  1.086    1.064  
      f/FE_PHC18_wr_addr_binary_next_2/I  ^     f/wr_addr_binary_next[2]          buffd1  0.000  1.086    1.064  
      f/FE_PHC18_wr_addr_binary_next_2/Z  ^     f/FE_PHN18_wr_addr_binary_next_2  buffd1  0.057  1.142    1.121  
      f/wr_addr_bin_r_reg[2]/D            ^     f/FE_PHN18_wr_addr_binary_next_2  dfcrq1  0.000  1.142    1.121  
      ------------------------------------------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.136  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.136  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.858  0.973    0.995  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.404  1.386    1.407  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  1.403    1.425  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.325  1.728    1.750  
      f/wr_addr_bin_r_reg[2]/CP  ^     CTS_1       dfcrq1  0.031  1.759    1.781  
      -----------------------------------------------------------------------------
Path 39: MET Hold Check with Pin m/mem_reg[12][7]/CP 
Endpoint:   m/mem_reg[12][7]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.223
  Arrival Time                  1.245
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.438  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.446  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.701  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.736  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.016  
      m/g1971__6260/Z            v     m/n_28      or02d1  0.203  1.241    1.220  
      m/mem_reg[12][7]/ENN       v     m/n_28      decrq1  0.003  1.245    1.223  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.137  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.137  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.995  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.407  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.757  
      m/mem_reg[12][7]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.794  
      ---------------------------------------------------------------------------
Path 40: MET Hold Check with Pin m/mem_reg[12][5]/CP 
Endpoint:   m/mem_reg[12][5]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.222
  Arrival Time                  1.244
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.093  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.093  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.438  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.446  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.701  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.736  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.014  
      m/g1971__6260/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.016  
      m/g1971__6260/Z            v     m/n_28      or02d1  0.203  1.241    1.220  
      m/mem_reg[12][5]/ENN       v     m/n_28      decrq1  0.003  1.244    1.222  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.137  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.137  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.995  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.003  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.408  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.425  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.757  
      m/mem_reg[12][5]/CP      ^     m/CTS_1     decrq1  0.037  1.772    1.794  
      ---------------------------------------------------------------------------
Path 41: MET Hold Check with Pin m/mem_reg[9][3]/CP 
Endpoint:   m/mem_reg[9][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.762
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.204
  Arrival Time                  1.226
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.092  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.092  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.438  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.446  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.560  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.578  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.701  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.735  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.014  
      m/g1979__1705/A2           v     wr_addr[0]  nd12d1  0.002  1.038    1.016  
      m/g1979__1705/ZN           ^     m/n_20      nd12d1  0.183  1.221    1.199  
      m/mem_reg[9][3]/ENN        ^     m/n_20      decrq1  0.005  1.226    1.204  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.137  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.137  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.995  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.004  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.408  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.426  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.757  
      m/mem_reg[9][3]/CP       ^     m/CTS_1     decrq1  0.027  1.762    1.784  
      ---------------------------------------------------------------------------
Path 42: MET Hold Check with Pin m/mem_reg[12][3]/CP 
Endpoint:   m/mem_reg[12][3]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.770
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.221
  Arrival Time                  1.244
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.092  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.092  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.437  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.445  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.559  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.577  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.700  
      f/wr_addr_bin_r_reg[0]/CP  ^     CTS_1       dfcrq1  0.035  0.758    0.735  
      f/wr_addr_bin_r_reg[0]/Q   v     wr_addr[0]  dfcrq1  0.279  1.036    1.013  
      m/g1971__6260/A2           v     wr_addr[0]  or02d1  0.002  1.038    1.015  
      m/g1971__6260/Z            v     m/n_28      or02d1  0.203  1.241    1.218  
      m/mem_reg[12][3]/ENN       v     m/n_28      decrq1  0.003  1.244    1.221  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.138  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.138  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.996  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.004  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.409  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.426  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.758  
      m/mem_reg[12][3]/CP      ^     m/CTS_1     decrq1  0.036  1.770    1.794  
      ---------------------------------------------------------------------------
Path 43: MET Hold Check with Pin m/mem_reg[7][5]/CP 
Endpoint:   m/mem_reg[7][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.090  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.090  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.443  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.557  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.575  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.698  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.731  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.005  
      m/g1986__5115/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.006  
      m/g1986__5115/ZN           v     m/n_14      nr02d1  0.057  1.088    1.063  
      m/g1970__5107/A1           v     m/n_14      nd02d1  0.000  1.088    1.063  
      m/g1970__5107/ZN           ^     m/n_29      nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][5]/ENN        ^     m/n_29      decrq1  0.003  1.245    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.998  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.006  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.428  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[7][5]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------
Path 44: MET Hold Check with Pin m/mem_reg[7][7]/CP 
Endpoint:   m/mem_reg[7][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.443  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.557  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.575  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.698  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.731  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.005  
      m/g1986__5115/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.005  
      m/g1986__5115/ZN           v     m/n_14      nr02d1  0.057  1.088    1.063  
      m/g1970__5107/A1           v     m/n_14      nd02d1  0.000  1.088    1.063  
      m/g1970__5107/ZN           ^     m/n_29      nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][7]/ENN        ^     m/n_29      decrq1  0.003  1.245    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.998  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.428  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[7][7]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------
Path 45: MET Hold Check with Pin m/mem_reg[3][6]/CP 
Endpoint:   m/mem_reg[3][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.443  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.557  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.575  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.698  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.731  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.005  
      m/g1988__4733/A1           ^     wr_addr[3]  nr02d1  0.001  1.030    1.005  
      m/g1988__4733/ZN           v     m/n_12      nr02d1  0.061  1.091    1.066  
      m/g1974__5526/A1           v     m/n_12      nd02d1  0.000  1.091    1.066  
      m/g1974__5526/ZN           ^     m/n_25      nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][6]/ENN        ^     m/n_25      decrq1  0.003  1.245    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.998  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.429  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[3][6]/CP       ^     m/CTS_1     decrq1  0.041  1.775    1.801  
      ---------------------------------------------------------------------------
Path 46: MET Hold Check with Pin m/mem_reg[3][3]/CP 
Endpoint:   m/mem_reg[3][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.443  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.556  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.574  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.697  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.731  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.004  
      m/g1988__4733/A1           ^     wr_addr[3]  nr02d1  0.001  1.030    1.005  
      m/g1988__4733/ZN           v     m/n_12      nr02d1  0.061  1.091    1.066  
      m/g1974__5526/A1           v     m/n_12      nd02d1  0.000  1.091    1.066  
      m/g1974__5526/ZN           ^     m/n_25      nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][3]/ENN        ^     m/n_25      decrq1  0.003  1.245    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.999  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.429  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[3][3]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------
Path 47: MET Hold Check with Pin m/mem_reg[3][7]/CP 
Endpoint:   m/mem_reg[3][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.443  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.556  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.574  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.697  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.731  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.004  
      m/g1988__4733/A1           ^     wr_addr[3]  nr02d1  0.001  1.030    1.005  
      m/g1988__4733/ZN           v     m/n_12      nr02d1  0.061  1.091    1.066  
      m/g1974__5526/A1           v     m/n_12      nd02d1  0.000  1.091    1.066  
      m/g1974__5526/ZN           ^     m/n_25      nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][7]/ENN        ^     m/n_25      decrq1  0.003  1.245    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.999  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.429  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[3][7]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------
Path 48: MET Hold Check with Pin m/mem_reg[3][5]/CP 
Endpoint:   m/mem_reg[3][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.443  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.556  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.574  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.697  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.731  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.004  
      m/g1988__4733/A1           ^     wr_addr[3]  nr02d1  0.001  1.030    1.005  
      m/g1988__4733/ZN           v     m/n_12      nr02d1  0.061  1.091    1.066  
      m/g1974__5526/A1           v     m/n_12      nd02d1  0.000  1.091    1.066  
      m/g1974__5526/ZN           ^     m/n_25      nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][5]/ENN        ^     m/n_25      decrq1  0.003  1.245    1.220  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.999  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.429  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[3][5]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------
Path 49: MET Hold Check with Pin m/mem_reg[7][6]/CP 
Endpoint:   m/mem_reg[7][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.442  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.556  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.574  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.697  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.730  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.004  
      m/g1986__5115/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.005  
      m/g1986__5115/ZN           v     m/n_14      nr02d1  0.057  1.088    1.062  
      m/g1970__5107/A1           v     m/n_14      nd02d1  0.000  1.088    1.062  
      m/g1970__5107/ZN           ^     m/n_29      nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][6]/ENN        ^     m/n_29      decrq1  0.003  1.245    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.999  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.429  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[7][6]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------
Path 50: MET Hold Check with Pin m/mem_reg[7][4]/CP 
Endpoint:   m/mem_reg[7][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
      -----------------------------------------------------------------------------
      Pin                        Edge  Net         Cell    Delay  Arrival  Required  
                                                                  Time     Time  
      -----------------------------------------------------------------------------
      wr_clk_pad                 ^     wr_clk_pad  -       -      0.115    0.089  
      pc3d01_2/PAD               ^     wr_clk_pad  pc3d01  0.000  0.115    0.089  
      pc3d01_2/CIN               ^     write_clk   pc3d01  0.345  0.460    0.435  
      pc3c01_2/CCLK              ^     write_clk   pc3c01  0.008  0.468    0.442  
      pc3c01_2/CP                ^     wr_clk      pc3c01  0.114  0.582    0.556  
      CTS_ccl_a_buf_00061/I      ^     wr_clk      bufbd7  0.018  0.600    0.574  
      CTS_ccl_a_buf_00061/Z      ^     CTS_1       bufbd7  0.123  0.723    0.697  
      f/wr_addr_bin_r_reg[3]/CP  ^     CTS_1       dfcrq1  0.033  0.756    0.730  
      f/wr_addr_bin_r_reg[3]/Q   ^     wr_addr[3]  dfcrq1  0.274  1.030    1.004  
      m/g1986__5115/A1           ^     wr_addr[3]  nr02d1  0.001  1.031    1.005  
      m/g1986__5115/ZN           v     m/n_14      nr02d1  0.057  1.088    1.062  
      m/g1970__5107/A1           v     m/n_14      nd02d1  0.000  1.088    1.062  
      m/g1970__5107/ZN           ^     m/n_29      nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][4]/ENN        ^     m/n_29      decrq1  0.003  1.245    1.219  
      -----------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
      ---------------------------------------------------------------------------
      Pin                      Edge  Net         Cell    Delay  Arrival  Required  
                                                                Time     Time  
      ---------------------------------------------------------------------------
      wr_clk_pad               ^     wr_clk_pad  -       -      0.115    0.140  
      pc3d01_2/PAD             ^     wr_clk_pad  pc3d01  0.000  0.115    0.140  
      pc3d01_2/CIN             ^     write_clk   pc3d01  0.858  0.973    0.999  
      pc3c01_2/CCLK            ^     write_clk   pc3c01  0.008  0.981    1.007  
      pc3c01_2/CP              ^     wr_clk      pc3c01  0.404  1.386    1.411  
      m/CTS_ccl_a_buf_00062/I  ^     wr_clk      bufbd7  0.018  1.403    1.429  
      m/CTS_ccl_a_buf_00062/Z  ^     m/CTS_1     bufbd7  0.331  1.735    1.760  
      m/mem_reg[7][4]/CP       ^     m/CTS_1     decrq1  0.040  1.775    1.800  
      ---------------------------------------------------------------------------

