// Seed: 2765611758
module module_0 (
    output wor   id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wor   id_3,
    input  uwire id_4
);
  wire id_6[(  -1 'b0 ) : 1];
endmodule
module module_1 #(
    parameter id_5 = 32'd80
) (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    input wand _id_5,
    output wand id_6,
    output wire id_7
);
  logic id_9;
  wire [id_5 : -1] id_10;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
