Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:35:14 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/UniformILPNew/fir_GM_UniformILPNew_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.981ns (29.231%)  route 2.375ns (70.769%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 6.734 - 4.000 ) 
    Source Clock Delay      (SCD):    3.272ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.335ns (routing 1.366ns, distribution 0.969ns)
  Clock Net Delay (Destination): 2.087ns (routing 1.239ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4495, routed)        2.335     3.272    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X151Y224       FDCE                                         r  Delay1No9_instance/Y_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y224       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.351 r  Delay1No9_instance/Y_reg[30]/Q
                         net (fo=5, routed)           0.696     4.047    Delay1No8_instance/Y_reg[33]_0[30]
    SLICE_X155Y194       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.146 r  Delay1No8_instance/geqOp_carry__0_i_9/O
                         net (fo=1, routed)           0.010     4.156    Sum7_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[7]
    SLICE_X155Y194       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.271 r  Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.297    Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X155Y195       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.349 r  Sum7_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.345     4.694    Delay1No8_instance/CO[0]
    SLICE_X153Y195       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.835 f  Delay1No8_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.354     5.189    Delay1No8_instance/Sum7_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X155Y195       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.288 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.051     5.339    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X155Y195       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.438 r  Delay1No8_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.363     5.801    Delay1No9_instance/Y_reg[23]_0
    SLICE_X153Y193       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     5.850 r  Delay1No9_instance/shiftedFracY_d1[27]_i_2/O
                         net (fo=5, routed)           0.193     6.043    Delay1No9_instance/Sum7_0_impl_instance/level2[20]
    SLICE_X154Y190       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     6.195 r  Delay1No9_instance/shiftedFracY_d1[31]_i_3/O
                         net (fo=2, routed)           0.287     6.482    Delay1No8_instance/Y_reg[26]_0[8]
    SLICE_X155Y190       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     6.578 r  Delay1No8_instance/shiftedFracY_d1[15]_i_1/O
                         net (fo=1, routed)           0.050     6.628    Sum7_0_impl_instance/FPAddSubOp_instance/D[4]
    SLICE_X155Y190       FDRE                                         r  Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4495, routed)        2.087     6.734    Sum7_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X155Y190       FDRE                                         r  Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]/C
                         clock pessimism              0.465     7.199    
                         clock uncertainty           -0.035     7.163    
    SLICE_X155Y190       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.188    Sum7_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[15]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  0.560    




