# CSE 241: Digital Logic Design  

> *“It is going to be necessary that everything that happens in a finite volume of space and time would have to be analyzable with a finite number of logical operations.”*  
> — Richard Feynman quoting Turing  

---

## 📌 Logistics  
- **Course:** CSE 241 – Digital Logic Design  
- **Semester:** Fall 2025  
- **Instructor:** Dr. Faisal Iradat  
- **Email:** firadat@iba.edu.pk  
- **Office:** Room 210, Tabba Building  
- **Office Hours:** Tue 1:30 – 3:30 PM  
- **TA:** Sharique Baig (m.baig.28369@khi.iba.edu.pk)  
- **LMS:** Digital Logic Design (Class No.: 99522)  
- **GitHub Repo:** [Digital-Logic-Design](https://github.com/firadat76/Digital-Logic-Design)  

---

## 🎯 Course Description  
This course introduces the **fundamentals of digital electronics and logic design**. Students will learn:  
- Number systems and codes  
- Boolean algebra and logic gates  
- Karnaugh maps and simplification techniques  
- Combinational and sequential circuits  
- Flip-flops, adders, counters, and registers  
- Hardware Description Languages (HDL)  

Hands-on labs will reinforce concepts using tools like **Logisim** and **Icarus Verilog**.  

---

## 🎓 Program Learning Outcomes (PLOs)  
- **PLO-2:** Knowledge for Solving Computing Problems  
- **PLO-5:** Modern Tool Usage  
- **PLO-6:** Individual and Team Work  

---

## 📘 Course Learning Outcomes (CLOs)  

| CLO   | Description                                                                 | Cognition     |
|-------|-----------------------------------------------------------------------------|---------------|
| CLO-1 | Understand and apply fundamental concepts of digital logic design           | Cognitive     |
| CLO-2 | Analyze and design combinational logic circuits                             | Cognitive     |
| CLO-3 | Analyze and design sequential logic circuits                                | Cognitive     |
| CLO-4 | Demonstrate ability to code digital circuits using HDL                      | Psychomotor   |
| CLO-5 | Collaborate effectively in teams for labs and project tasks                 | Affective     |

---

## 🔗 CLO–PLO Mapping  

|       | PLO-2 | PLO-5 | PLO-6 |
|-------|-------|-------|-------|
| CLO-1 | ✓     |       |       |
| CLO-2 | ✓     |       |       |
| CLO-3 | ✓     |       |       |
| CLO-4 |       | ✓     |       |
| CLO-5 |       |       | ✓     |

---

## 📝 Grading Policy  

| Component            | Weight |
|----------------------|--------|
| Activities / Quizzes | 10%    |
| Labs & Project       | 30%    |
| Midterm Exam         | 25%    |
| Final Exam           | 35%    |

📌 **Course Project:** *Maze Runner*  
Students will design and implement a hardware-based maze-solving system, integrating **combinational and sequential circuits**. This project emphasizes problem-solving, optimization, and teamwork.  

---

## 📚 Textbooks & References  

**Textbooks:**  
- *Digital Design and Computer Architecture* by David Harris & Sarah Harris  
- *Introduction to Logic Design* by Alan Marcovitz  

**References:**  
- *The Science of Computing* by Carl Burch  

---

## 📅 Weekly Breakdown  

### Week 1: Course Overview / Number System  
- Course overview & learning objectives  
- Rules, assessments, grading, and project  
- Number systems types and conversion  
- Binary codes  
- Digital input types and truth table  

### Weeks 2–4: Logic Gates, Boolean Algebra, K-map  
- Logic gates: definition, arithmetic & symbolic representation  
- Boolean postulates & theorems  
- Boolean functions and complements  
- Sum of min terms & product of max terms  
- Standard & canonical forms  
- Simplification of Boolean expressions  
- Karnaugh maps (2, 3, 4 variable K-maps)  

### Weeks 5–7: Functions of Boolean Algebra  
- Encoder / Decoder  
- Adder & Subtractor (Half & Full)  
- Multiplexer & De-multiplexer  
- Circuit design with Mux/Demux  
- Circuit design using functions  
- Revision & K-map practice  
- **Quiz 3, 4 – Assignment 2, 3**  

### Weeks 8–9: Mid-Term & Break  

### Week 10: Mid-Term Review & Sequential Circuits  
- Mid-term review  
- Introduction to sequential circuits  
- Latches (SR) and Flip-Flops (D, T, JK)  

### Weeks 11–13: Sequential Circuits  
- Characteristic tables & equations of flip-flops  
- Timing diagrams  
- FSM: design & analysis of clocked sequential circuits  
- State equations, state tables, and diagrams  
- Circuit design using functions  
- **Quiz 5, 6 – Assignment 4**  

### Weeks 14–16: Registers, Counters & Project  
- Registers  
- Counters (Synchronous & Asynchronous)  
- Up/Down Counters  
- Project Evaluation: *Maze Runner*  
- Final Revision  
- **Quiz 7, 8 – Assignment 5**  

---

## 📌 Policies  
- **Attendance:** IBA policy applies.  
- **Makeup Exams:** Allowed only in exceptional cases with valid documents.  
- **Academic Integrity:** Strictly enforced. Plagiarism, cheating, or collusion will result in disciplinary action.  

---

## 👨‍🏫 Office Hours  
- **Day/Time:** Tuesday 1:30 PM – 3:30 PM  
- **Location:** Room 210, Tabba Building  

---
