<profile>

<section name = "Vivado HLS Report for 'conv'" level="0">
<item name = "Date">Fri Jun 23 14:06:00 2017
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">convolution</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485tffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.11</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">507, 507, 508, 508, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">506, 506, 46, -, -, 11, no</column>
<column name=" + Loop 1.1">44, 44, 4, -, -, 11, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 3, 0, 120</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 74</column>
<column name="Register">-, -, 164, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_fu_156_p2">*, 3, 0, 21, 32, 32</column>
<column name="i_1_fu_122_p2">+, 0, 0, 13, 4, 1</column>
<column name="j_1_fu_150_p2">+, 0, 0, 13, 4, 1</column>
<column name="next_mul_fu_110_p2">+, 0, 0, 15, 7, 4</column>
<column name="sum_1_fu_160_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_2_fu_132_p2">+, 0, 0, 15, 7, 7</column>
<column name="exitcond1_fu_116_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="exitcond_fu_144_p2">icmp, 0, 0, 2, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="i_reg_67">9, 2, 4, 8</column>
<column name="j_reg_90">9, 2, 4, 8</column>
<column name="phi_mul_reg_78">9, 2, 7, 14</column>
<column name="sum_fu_32">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_208">32, 0, 32, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="b_load_reg_213">32, 0, 32, 0</column>
<column name="i_1_reg_185">4, 0, 4, 0</column>
<column name="i_reg_67">4, 0, 4, 0</column>
<column name="j_1_reg_203">4, 0, 4, 0</column>
<column name="j_reg_90">4, 0, 4, 0</column>
<column name="next_mul_reg_177">7, 0, 7, 0</column>
<column name="phi_mul_reg_78">7, 0, 7, 0</column>
<column name="sum_fu_32">32, 0, 32, 0</column>
<column name="tmp_reg_218">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv, return value</column>
<column name="a_address0">out, 7, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 32, ap_memory, a, array</column>
<column name="b_address0">out, 7, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 32, ap_memory, b, array</column>
<column name="c">out, 32, ap_vld, c, pointer</column>
<column name="c_ap_vld">out, 1, ap_vld, c, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.11</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp', conv.cpp:13">mul, 8.11, 8.11, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
