# 3-8-Decoder
This repository contains a 3-to-8 Decoder implemented in Verilog HDL. A decoder is a combinational circuit that takes a 3-bit binary input and activates one of the 8 output lines based on the input value. The circuit includes an enable signal to control its functionality.
