{
	"author": [
		"Prasenjit Basu",
		"Sayantan Das",
		"Pallab Dasgupta",
		"P. P. Chakrabarti",
		"Chunduri Rama Mohan",
		"Limor Fix"
	],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 1",
	"booktitleshort": "DATE v1",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/BasuDDCMF04",
	"doi": "10.1109/DATE.2004.1268922",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1268922",
	"pages": "668-669",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"formal",
		"verif",
		"coverag",
		"are",
		"the",
		"rtl",
		"properti",
		"cover",
		"the",
		"design",
		"s",
		"architectur",
		"intent"
	],
	"tag": [
		"architecture",
		"design",
		"question",
		"verification"
	],
	"title": "Formal Verification Coverage: Are the RTL-Properties Covering the Designâ€™s Architectural Intent?",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}