--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml blink.twx blink.ncd -o blink.twr blink.pcf -ucf blinkk.ucf

Design file:              blink.ncd
Physical constraint file: blink.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1513 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.101ns.
--------------------------------------------------------------------------------

Paths for end point rreg (SLICE_X22Y11.A6), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          rreg (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.580 - 0.534)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.DQ      Tcko                  0.447   counter<3>
                                                       counter_3
    SLICE_X14Y22.A1      net (fanout=2)        0.865   counter<3>
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X22Y11.A6      net (fanout=24)       1.782   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X22Y11.CLK     Tas                   0.341   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.462ns logic, 2.650ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          rreg (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.061ns (Levels of Logic = 3)
  Clock Path Skew:      0.046ns (0.580 - 0.534)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X14Y22.A2      net (fanout=2)        0.814   counter<2>
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X22Y11.A6      net (fanout=24)       1.782   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X22Y11.CLK     Tas                   0.341   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      4.061ns (1.462ns logic, 2.599ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          rreg (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.045ns (Levels of Logic = 3)
  Clock Path Skew:      0.055ns (0.580 - 0.525)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X14Y22.C1      net (fanout=2)        0.954   counter<14>
    SLICE_X14Y22.COUT    Topcyc                0.295   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X22Y11.A6      net (fanout=24)       1.782   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X22Y11.CLK     Tas                   0.341   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.306ns logic, 2.739ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_2 (SLICE_X12Y18.C3), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.299ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.DQ      Tcko                  0.447   counter<3>
                                                       counter_3
    SLICE_X14Y22.A1      net (fanout=2)        0.865   counter<3>
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y18.C3      net (fanout=24)       1.021   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y18.CLK     Tas                   0.289   counter<3>
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.410ns logic, 1.889ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.248ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X14Y22.A2      net (fanout=2)        0.814   counter<2>
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y18.C3      net (fanout=24)       1.021   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y18.CLK     Tas                   0.289   counter<3>
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (1.410ns logic, 1.838ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          counter_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.232ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X14Y22.C1      net (fanout=2)        0.954   counter<14>
    SLICE_X14Y22.COUT    Topcyc                0.295   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y18.C3      net (fanout=24)       1.021   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y18.CLK     Tas                   0.289   counter<3>
                                                       counter_2_rstpot
                                                       counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.254ns logic, 1.978ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_3 (SLICE_X12Y18.D4), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.260ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.DQ      Tcko                  0.447   counter<3>
                                                       counter_3
    SLICE_X14Y22.A1      net (fanout=2)        0.865   counter<3>
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y18.D4      net (fanout=24)       0.982   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y18.CLK     Tas                   0.289   counter<3>
                                                       counter_3_rstpot
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.410ns logic, 1.850ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_2 (FF)
  Destination:          counter_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.209ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_2 to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.CQ      Tcko                  0.447   counter<3>
                                                       counter_2
    SLICE_X14Y22.A2      net (fanout=2)        0.814   counter<2>
    SLICE_X14Y22.COUT    Topcya                0.395   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<0>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y18.D4      net (fanout=24)       0.982   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y18.CLK     Tas                   0.289   counter<3>
                                                       counter_3_rstpot
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.410ns logic, 1.799ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_14 (FF)
  Destination:          counter_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.193ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_14 to counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.CQ      Tcko                  0.391   counter<15>
                                                       counter_14
    SLICE_X14Y22.C1      net (fanout=2)        0.954   counter<14>
    SLICE_X14Y22.COUT    Topcyc                0.295   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_lut<2>
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CIN     net (fanout=1)        0.003   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<3>
    SLICE_X14Y23.CMUX    Tcinc                 0.279   GND_1_o_counter[31]_LessThan_2_o
                                                       Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>_inv1_cy
    SLICE_X12Y18.D4      net (fanout=24)       0.982   Mcompar_GND_1_o_counter[31]_LessThan_2_o_cy<6>
    SLICE_X12Y18.CLK     Tas                   0.289   counter<3>
                                                       counter_3_rstpot
                                                       counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.254ns logic, 1.939ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X12Y25.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_25 (FF)
  Destination:          counter_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_25 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.BQ      Tcko                  0.234   counter<25>
                                                       counter_25
    SLICE_X12Y25.B5      net (fanout=3)        0.067   counter<25>
    SLICE_X12Y25.CLK     Tah         (-Th)    -0.237   counter<25>
                                                       counter<25>_rt.1
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point rreg (SLICE_X22Y11.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rreg (FF)
  Destination:          rreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rreg to rreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y11.AQ      Tcko                  0.200   rreg
                                                       rreg
    SLICE_X22Y11.A5      net (fanout=2)        0.180   rreg
    SLICE_X22Y11.CLK     Tah         (-Th)    -0.190   rreg
                                                       rreg_rstpot
                                                       rreg
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.390ns logic, 0.180ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X12Y25.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_24 (FF)
  Destination:          counter_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_24 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.234   counter<25>
                                                       counter_24
    SLICE_X12Y25.A5      net (fanout=2)        0.207   counter<24>
    SLICE_X12Y25.CLK     Tah         (-Th)    -0.243   counter<25>
                                                       counter<24>_rt
                                                       Mcount_counter_xor<25>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.477ns logic, 0.207ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.520ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.820ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: rreg/CLK
  Logical resource: rreg/CK
  Location pin: SLICE_X22Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 30.845ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: counter<23>/CLK
  Logical resource: counter_23/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.101|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1513 paths, 0 nets, and 120 connections

Design statistics:
   Minimum period:   4.101ns{1}   (Maximum frequency: 243.843MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 03 11:22:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



