

================================================================
== Vitis HLS Report for 'Rayleigh_Pipeline_VITIS_LOOP_69_6'
================================================================
* Date:           Wed May 25 16:34:15 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        normalRNG.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  2.340 us|  2.340 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_6  |       37|       37|        10|          4|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      72|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    22|        0|    1628|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     249|    -|
|Register             |        -|     -|      727|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    22|      727|    1981|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U64  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dadd_64ns_64ns_64_1_full_dsp_1_U65  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U66   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dmul_64ns_64ns_64_1_max_dsp_1_U67   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                               |                                |        0|  22|  0| 1628|    0|
    +------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_203_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln69_fu_197_p2  |      icmp|   0|  0|   9|           4|           5|
    |or_ln73_1_fu_242_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln73_2_fu_256_p2  |        or|   0|  0|   7|           7|           2|
    |or_ln73_3_fu_270_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln73_4_fu_284_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln73_5_fu_298_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln73_6_fu_312_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln73_fu_222_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  72|          58|          25|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |H_rvd_address0                    |  26|          5|    6|         30|
    |H_rvd_address1                    |  26|          5|    6|         30|
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    4|          8|
    |grp_fu_148_p0                     |  14|          3|   64|        192|
    |grp_fu_148_p1                     |  26|          5|   64|        320|
    |grp_fu_153_p0                     |  14|          3|   64|        192|
    |grp_fu_153_p1                     |  26|          5|   64|        320|
    |grp_fu_158_p1                     |  14|          3|   64|        192|
    |grp_fu_164_p1                     |  14|          3|   64|        192|
    |i_fu_58                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 249|         51|  410|       1499|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_3_reg_337                       |   4|   0|    4|          0|
    |i_fu_58                           |   4|   0|    4|          0|
    |icmp_ln69_reg_342                 |   1|   0|    1|          0|
    |icmp_ln69_reg_342_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_1_reg_376                     |  64|   0|   64|          0|
    |mul_3_reg_391                     |  64|   0|   64|          0|
    |mul_4_reg_406                     |  64|   0|   64|          0|
    |mul_5_reg_411                     |  64|   0|   64|          0|
    |mul_6_reg_416                     |  64|   0|   64|          0|
    |mul_7_reg_421                     |  64|   0|   64|          0|
    |mul_7_reg_421_pp0_iter2_reg       |  64|   0|   64|          0|
    |reg_172                           |  64|   0|   64|          0|
    |reg_178                           |  64|   0|   64|          0|
    |reg_184                           |  64|   0|   64|          0|
    |tmp_s_reg_346                     |   4|   0|    7|          3|
    |i_3_reg_337                       |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 727|  32|  670|          3|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_69_6|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_69_6|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_69_6|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_69_6|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_69_6|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Rayleigh_Pipeline_VITIS_LOOP_69_6|  return value|
|H_rvd_address0    |  out|    6|   ap_memory|                              H_rvd|         array|
|H_rvd_ce0         |  out|    1|   ap_memory|                              H_rvd|         array|
|H_rvd_q0          |   in|   64|   ap_memory|                              H_rvd|         array|
|H_rvd_address1    |  out|    6|   ap_memory|                              H_rvd|         array|
|H_rvd_ce1         |  out|    1|   ap_memory|                              H_rvd|         array|
|H_rvd_q1          |   in|   64|   ap_memory|                              H_rvd|         array|
|H_mul_x_address0  |  out|    3|   ap_memory|                            H_mul_x|         array|
|H_mul_x_ce0       |  out|    1|   ap_memory|                            H_mul_x|         array|
|H_mul_x_we0       |  out|    1|   ap_memory|                            H_mul_x|         array|
|H_mul_x_d0        |  out|   64|   ap_memory|                            H_mul_x|         array|
+------------------+-----+-----+------------+-----------------------------------+--------------+

