m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/czhe/Documents/fpga_proj/q_6_5/simulation/modelsim
vfour_bit_usr
Z1 !s110 1572881976
!i10b 1
!s100 o76fN`J0PKFecQQ^D2dhk2
I^9W0ZazkB?]MMG_`HbJ903
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1572881858
Z4 8C:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5.v
Z5 FC:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5.v
L0 28
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1572881976.000000
Z8 !s107 C:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/czhe/Documents/fpga_proj/q_6_5|C:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/q_6_5
Z12 tCvgOpt 0
vq_6_5
R1
!i10b 1
!s100 LoUePBgRB:Q:LkXIiVTTT3
ID41:Qa:X?kckCe2Y0LBfg1
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vq_6_5_tb
!s110 1572882005
!i10b 1
!s100 2oLYF8B]RoDY6PW<:IF1;0
IcLVF2kV;GhQJIjh_C=Gbg0
R2
R0
w1572882001
8C:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5_tb.v
FC:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5_tb.v
L0 1
R6
r1
!s85 0
31
!s108 1572882005.000000
!s107 C:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/czhe/Documents/fpga_proj/q_6_5/q_6_5_tb.v|
!i113 1
o-work work
R12
