#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun  7 22:08:28 2025
# Process ID: 1409100
# Current directory: /home/cameronbarrett/ece194bb/project/final.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/cameronbarrett/ece194bb/project/final.runs/impl_1/top.vdi
# Journal file: /home/cameronbarrett/ece194bb/project/final.runs/impl_1/vivado.jou
# Running On: xilinxlab08, OS: Linux, CPU Frequency: 3200.000 MHz, CPU Physical cores: 4, Host memory: 16384 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3106.055 ; gain = 2.016 ; free physical = 3972 ; free virtual = 20130
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ece/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_bram_ctrl_0_0/cpm_axi_bram_ctrl_0_0.dcp' for cell 'cpm/cpm_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_blk_mem_gen_0_0/cpm_blk_mem_gen_0_0.dcp' for cell 'cpm/cpm_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_0_0/cpm_axi_gpio_0_0.dcp' for cell 'cpm/cpm_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_1_0/cpm_axi_gpio_1_0.dcp' for cell 'cpm/cpm_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/cpm_smartconnect_0_0.dcp' for cell 'cpm/cpm_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0.dcp' for cell 'cpm/cpm_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_ila_0_0/cpm_ila_0_0.dcp' for cell 'cpm/cpm_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/cpm_jtag_axi_0_0.dcp' for cell 'cpm/cpm_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_reset_inv_0_0/cpm_reset_inv_0_0.dcp' for cell 'cpm/cpm_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_rst_clk_wiz_100M_0/cpm_rst_clk_wiz_100M_0.dcp' for cell 'cpm/cpm_i/rst_clk_wiz_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3110.227 ; gain = 0.000 ; free physical = 3499 ; free virtual = 19657
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, cpm/cpm_i/clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk_top 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cpm/cpm_i/clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: cpm/cpm_i/ila_0 UUID: f6e49ecc-1fab-595f-abfd-627bed5fff50 
INFO: [Chipscope 16-324] Core: cpm/cpm_i/jtag_axi_0 UUID: 103d7adf-b988-50d0-b313-e558f384c81c 
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_rst_clk_wiz_100M_0/cpm_rst_clk_wiz_100M_0_board.xdc] for cell 'cpm/cpm_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_rst_clk_wiz_100M_0/cpm_rst_clk_wiz_100M_0_board.xdc] for cell 'cpm/cpm_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_rst_clk_wiz_100M_0/cpm_rst_clk_wiz_100M_0.xdc] for cell 'cpm/cpm_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_rst_clk_wiz_100M_0/cpm_rst_clk_wiz_100M_0.xdc] for cell 'cpm/cpm_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_0_0/cpm_axi_gpio_0_0_board.xdc] for cell 'cpm/cpm_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_0_0/cpm_axi_gpio_0_0_board.xdc] for cell 'cpm/cpm_i/axi_gpio_0/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_0_0/cpm_axi_gpio_0_0.xdc] for cell 'cpm/cpm_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_0_0/cpm_axi_gpio_0_0.xdc] for cell 'cpm/cpm_i/axi_gpio_0/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_1_0/cpm_axi_gpio_1_0_board.xdc] for cell 'cpm/cpm_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_1_0/cpm_axi_gpio_1_0_board.xdc] for cell 'cpm/cpm_i/axi_gpio_1/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_1_0/cpm_axi_gpio_1_0.xdc] for cell 'cpm/cpm_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_axi_gpio_1_0/cpm_axi_gpio_1_0.xdc] for cell 'cpm/cpm_i/axi_gpio_1/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0_board.xdc] for cell 'cpm/cpm_i/clk_wiz/inst'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0_board.xdc] for cell 'cpm/cpm_i/clk_wiz/inst'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0.xdc] for cell 'cpm/cpm_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3396.156 ; gain = 261.969 ; free physical = 2900 ; free virtual = 19075
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_clk_wiz_0/cpm_clk_wiz_0.xdc] for cell 'cpm/cpm_i/clk_wiz/inst'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cpm/cpm_i/ila_0/inst'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'cpm/cpm_i/ila_0/inst'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'cpm/cpm_i/ila_0/inst'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'cpm/cpm_i/ila_0/inst'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'cpm/cpm_i/jtag_axi_0/inst'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'cpm/cpm_i/jtag_axi_0/inst'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0_board.xdc] for cell 'cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0_board.xdc] for cell 'cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0.xdc] for cell 'cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0.xdc] for cell 'cpm/cpm_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-1714] 64 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.156 ; gain = 0.000 ; free physical = 2839 ; free virtual = 19015
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 148 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3396.156 ; gain = 290.102 ; free physical = 2839 ; free virtual = 19015
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3428.172 ; gain = 32.016 ; free physical = 2907 ; free virtual = 19082

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11202f322

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3428.172 ; gain = 0.000 ; free physical = 2889 ; free virtual = 19065

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3706.094 ; gain = 0.000 ; free physical = 3864 ; free virtual = 18910
Phase 1 Generate And Synthesize Debug Cores | Checksum: 122c409f6

Time (s): cpu = 00:01:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3864 ; free virtual = 18910

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter cpm/cpm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance cpm/cpm_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_5, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11c6611ca

Time (s): cpu = 00:01:29 ; elapsed = 00:01:55 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3872 ; free virtual = 18918
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Retarget, 120 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: f30c06e4

Time (s): cpu = 00:01:29 ; elapsed = 00:01:55 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3872 ; free virtual = 18918
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Constant propagation, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__125) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__120) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__115) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__110) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__105) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__100) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__95) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__90) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__85) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__80) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__75) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__70) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__65) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__60) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__55) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__50) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__45) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__40) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__35) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance cpm/cpm_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_m_sc_reset_pipe (cpm_smartconnect_0_0_sc_util_v1_0_4_pipeline__parameterized0__30) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 4 Sweep | Checksum: 123de4e00

Time (s): cpu = 00:01:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3865 ; free virtual = 18911
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 403 cells
INFO: [Opt 31-1021] In phase Sweep, 1522 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_top_IBUF_BUFG_inst to drive 749 load(s) on clock net clk_top_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 9e600f86

Time (s): cpu = 00:01:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3847 ; free virtual = 18893
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 9e600f86

Time (s): cpu = 00:01:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3842 ; free virtual = 18888
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 9e600f86

Time (s): cpu = 00:01:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3832 ; free virtual = 18878
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              34  |                                            120  |
|  Constant propagation         |               4  |              45  |                                            127  |
|  Sweep                        |               0  |             403  |                                           1522  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            125  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3706.094 ; gain = 0.000 ; free physical = 3795 ; free virtual = 18841
Ending Logic Optimization Task | Checksum: 1b13e40c8

Time (s): cpu = 00:01:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3706.094 ; gain = 43.781 ; free physical = 3794 ; free virtual = 18841

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 14 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 19a6c9a68

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3928.039 ; gain = 0.000 ; free physical = 3828 ; free virtual = 18883
Ending Power Optimization Task | Checksum: 19a6c9a68

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3928.039 ; gain = 221.945 ; free physical = 3836 ; free virtual = 18891

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19a6c9a68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3928.039 ; gain = 0.000 ; free physical = 3836 ; free virtual = 18891
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/constraints/cpm_jtag_axi_0_0_impl.xdc] from IP /home/cameronbarrett/ece194bb/project/final.srcs/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/cpm_jtag_axi_0_0.xci
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/constraints/cpm_jtag_axi_0_0_impl.xdc] for cell 'cpm/cpm_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/constraints/cpm_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_jtag_axi_0_0/constraints/cpm_jtag_axi_0_0_impl.xdc] for cell 'cpm/cpm_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3928.039 ; gain = 0.000 ; free physical = 3832 ; free virtual = 18887
Ending Netlist Obfuscation Task | Checksum: 193407d2b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3928.039 ; gain = 0.000 ; free physical = 3832 ; free virtual = 18887
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:03 . Memory (MB): peak = 3928.039 ; gain = 531.883 ; free physical = 3832 ; free virtual = 18887
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3928.039 ; gain = 0.000 ; free physical = 3813 ; free virtual = 18869
INFO: [Common 17-1381] The checkpoint '/home/cameronbarrett/ece194bb/project/final.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameronbarrett/ece194bb/project/final.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3769 ; free virtual = 18831
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b55316ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3769 ; free virtual = 18831
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3769 ; free virtual = 18830

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ce0542a

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3786 ; free virtual = 18851

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b53c0f1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3786 ; free virtual = 18853

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b53c0f1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3786 ; free virtual = 18853
Phase 1 Placer Initialization | Checksum: 1b53c0f1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3785 ; free virtual = 18852

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22c78fd7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3784 ; free virtual = 18852

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 239ae597e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3785 ; free virtual = 18853

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 239ae597e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3785 ; free virtual = 18853

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 251 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 114 nets or LUTs. Breaked 0 LUT, combined 114 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3761 ; free virtual = 18833

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            114  |                   114  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            114  |                   114  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1bec41746

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3762 ; free virtual = 18833
Phase 2.4 Global Placement Core | Checksum: 2559fe29e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3759 ; free virtual = 18831
Phase 2 Global Placement | Checksum: 2559fe29e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3762 ; free virtual = 18834

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1aa41ab0d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3763 ; free virtual = 18835

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16fbce996

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3760 ; free virtual = 18832

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19ecde86c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3761 ; free virtual = 18833

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 175b4c978

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3760 ; free virtual = 18833

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 1bee295db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3732 ; free virtual = 18805
Phase 3.5 Small Shape Detail Placement | Checksum: 1bee295db

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3736 ; free virtual = 18809

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15dbef2b2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3737 ; free virtual = 18809

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 139a31a3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3737 ; free virtual = 18809
Phase 3 Detail Placement | Checksum: 139a31a3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3737 ; free virtual = 18809

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159a55552

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.738 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 208456d62

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3747 ; free virtual = 18820
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ddc58d19

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3746 ; free virtual = 18819
Phase 4.1.1.1 BUFG Insertion | Checksum: 159a55552

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3746 ; free virtual = 18819

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.738. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f898f908

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3746 ; free virtual = 18819

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821
Phase 4.1 Post Commit Optimization | Checksum: 1f898f908

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f898f908

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f898f908

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821
Phase 4.3 Placer Reporting | Checksum: 1f898f908

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3749 ; free virtual = 18821

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3749 ; free virtual = 18821
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19bc0f3fd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821
Ending Placer Task | Checksum: a30021d2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3748 ; free virtual = 18821
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3764 ; free virtual = 18837
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3931.051 ; gain = 0.000 ; free physical = 3733 ; free virtual = 18818
INFO: [Common 17-1381] The checkpoint '/home/cameronbarrett/ece194bb/project/final.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3939.055 ; gain = 0.000 ; free physical = 3752 ; free virtual = 18830
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3939.055 ; gain = 0.000 ; free physical = 3760 ; free virtual = 18838
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2f4d4e2c ConstDB: 0 ShapeSum: 73b2d3a6 RouteDB: 0
Post Restoration Checksum: NetGraph: 2a1fb1db NumContArr: 6c5f0602 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 967eb7dd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3946.012 ; gain = 6.957 ; free physical = 3573 ; free virtual = 18676

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 967eb7dd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3954.008 ; gain = 14.953 ; free physical = 3552 ; free virtual = 18656

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 967eb7dd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3954.008 ; gain = 14.953 ; free physical = 3552 ; free virtual = 18656
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19443574c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3983.305 ; gain = 44.250 ; free physical = 3541 ; free virtual = 18645
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.799  | TNS=0.000  | WHS=-0.364 | THS=-254.399|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 191e0cfa6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 3983.305 ; gain = 44.250 ; free physical = 3539 ; free virtual = 18643
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.799  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1d98a97e7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3539 ; free virtual = 18644

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7360
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7359
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ffbb7180

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ffbb7180

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639
Phase 3 Initial Routing | Checksum: 17c519f1c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3532 ; free virtual = 18637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 366
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.523  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1222c1f76

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18640

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.523  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 181430ee9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639
Phase 4 Rip-up And Reroute | Checksum: 181430ee9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 181430ee9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181430ee9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639
Phase 5 Delay and Skew Optimization | Checksum: 181430ee9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb7a9fe2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.523  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: db382fca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639
Phase 6 Post Hold Fix | Checksum: db382fca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.842538 %
  Global Horizontal Routing Utilization  = 1.19338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: db382fca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3534 ; free virtual = 18639

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: db382fca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3532 ; free virtual = 18637

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 93c45418

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3531 ; free virtual = 18637

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.523  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 93c45418

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3531 ; free virtual = 18636
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3556 ; free virtual = 18661

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 3999.305 ; gain = 60.250 ; free physical = 3556 ; free virtual = 18661
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4015.312 ; gain = 8.004 ; free physical = 3520 ; free virtual = 18639
INFO: [Common 17-1381] The checkpoint '/home/cameronbarrett/ece194bb/project/final.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameronbarrett/ece194bb/project/final.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cameronbarrett/ece194bb/project/final.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
148 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 22:12:14 2025...
