
Bluepill_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034c8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080035d4  080035d4  000045d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003674  08003674  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003674  08003674  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003674  08003674  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003674  08003674  00004674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003678  08003678  00004678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800367c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  080036e4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  080036e4  00005268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b35b  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a65  00000000  00000000  000103ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  00011e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000973  00000000  00000000  00012a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018528  00000000  00000000  000133e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf0f  00000000  00000000  0002b90b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bfd0  00000000  00000000  0003881a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c47ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a50  00000000  00000000  000c4830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000c8280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	080035bc 	.word	0x080035bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	080035bc 	.word	0x080035bc

0800014c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, char *ptr, int len) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b086      	sub	sp, #24
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef hstatus;

    if (fd == 1 || fd == 2) {
 8000158:	68fb      	ldr	r3, [r7, #12]
 800015a:	2b01      	cmp	r3, #1
 800015c:	d002      	beq.n	8000164 <_write+0x18>
 800015e:	68fb      	ldr	r3, [r7, #12]
 8000160:	2b02      	cmp	r3, #2
 8000162:	d111      	bne.n	8000188 <_write+0x3c>
      hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	b29a      	uxth	r2, r3
 8000168:	f04f 33ff 	mov.w	r3, #4294967295
 800016c:	68b9      	ldr	r1, [r7, #8]
 800016e:	4809      	ldr	r0, [pc, #36]	@ (8000194 <_write+0x48>)
 8000170:	f002 f8ba 	bl	80022e8 <HAL_UART_Transmit>
 8000174:	4603      	mov	r3, r0
 8000176:	75fb      	strb	r3, [r7, #23]
      if (hstatus == HAL_OK)
 8000178:	7dfb      	ldrb	r3, [r7, #23]
 800017a:	2b00      	cmp	r3, #0
 800017c:	d101      	bne.n	8000182 <_write+0x36>
        return len;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	e004      	b.n	800018c <_write+0x40>
      else
        return -1;
 8000182:	f04f 33ff 	mov.w	r3, #4294967295
 8000186:	e001      	b.n	800018c <_write+0x40>
    }
    return -1;
 8000188:	f04f 33ff 	mov.w	r3, #4294967295
}
 800018c:	4618      	mov	r0, r3
 800018e:	3718      	adds	r7, #24
 8000190:	46bd      	mov	sp, r7
 8000192:	bd80      	pop	{r7, pc}
 8000194:	200000cc 	.word	0x200000cc

08000198 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b08a      	sub	sp, #40	@ 0x28
 800019c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800019e:	f000 fb65 	bl	800086c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001a2:	f000 f87f 	bl	80002a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a6:	f000 f965 	bl	8000474 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001aa:	f000 f939 	bl	8000420 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80001ae:	f000 f8bf 	bl	8000330 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  printf("--------------\r\n");
 80001b2:	4836      	ldr	r0, [pc, #216]	@ (800028c <main+0xf4>)
 80001b4:	f002 fb96 	bl	80028e4 <puts>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80001b8:	2104      	movs	r1, #4
 80001ba:	4835      	ldr	r0, [pc, #212]	@ (8000290 <main+0xf8>)
 80001bc:	f001 fb0a 	bl	80017d4 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80001c0:	4b33      	ldr	r3, [pc, #204]	@ (8000290 <main+0xf8>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	2200      	movs	r2, #0
 80001c6:	639a      	str	r2, [r3, #56]	@ 0x38


  uint32_t now=0, nextTick=1000, loopCount=0, nextBlink=500, nextChange=2000;
 80001c8:	2300      	movs	r3, #0
 80001ca:	60bb      	str	r3, [r7, #8]
 80001cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001d0:	61fb      	str	r3, [r7, #28]
 80001d2:	2300      	movs	r3, #0
 80001d4:	61bb      	str	r3, [r7, #24]
 80001d6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80001da:	617b      	str	r3, [r7, #20]
 80001dc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80001e0:	613b      	str	r3, [r7, #16]
  uint16_t duty=0, dutyChange=1000;
 80001e2:	2300      	movs	r3, #0
 80001e4:	81fb      	strh	r3, [r7, #14]
 80001e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001ea:	80fb      	strh	r3, [r7, #6]
  int8_t dir=1;
 80001ec:	2301      	movs	r3, #1
 80001ee:	737b      	strb	r3, [r7, #13]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  now=uwTick;
 80001f0:	4b28      	ldr	r3, [pc, #160]	@ (8000294 <main+0xfc>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	60bb      	str	r3, [r7, #8]

	  if(now>=nextTick){
 80001f6:	68ba      	ldr	r2, [r7, #8]
 80001f8:	69fb      	ldr	r3, [r7, #28]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d313      	bcc.n	8000226 <main+0x8e>
		  printf("Tick: %lu, Loop: %lu, Duty Cycle: %u, Dir: %d\r\n", now/1000, loopCount, duty, dir);
 80001fe:	68bb      	ldr	r3, [r7, #8]
 8000200:	4a25      	ldr	r2, [pc, #148]	@ (8000298 <main+0x100>)
 8000202:	fba2 2303 	umull	r2, r3, r2, r3
 8000206:	0999      	lsrs	r1, r3, #6
 8000208:	89fa      	ldrh	r2, [r7, #14]
 800020a:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800020e:	9300      	str	r3, [sp, #0]
 8000210:	4613      	mov	r3, r2
 8000212:	69ba      	ldr	r2, [r7, #24]
 8000214:	4821      	ldr	r0, [pc, #132]	@ (800029c <main+0x104>)
 8000216:	f002 fafd 	bl	8002814 <iprintf>
		  nextTick=now+1000;
 800021a:	68bb      	ldr	r3, [r7, #8]
 800021c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000220:	61fb      	str	r3, [r7, #28]
		  loopCount=0;
 8000222:	2300      	movs	r3, #0
 8000224:	61bb      	str	r3, [r7, #24]
	  }

	  if(now>nextBlink){
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	697b      	ldr	r3, [r7, #20]
 800022a:	429a      	cmp	r2, r3
 800022c:	d908      	bls.n	8000240 <main+0xa8>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800022e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000232:	481b      	ldr	r0, [pc, #108]	@ (80002a0 <main+0x108>)
 8000234:	f000 fdfc 	bl	8000e30 <HAL_GPIO_TogglePin>
		  nextBlink=now+500;
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800023e:	617b      	str	r3, [r7, #20]
	  }

	  if(now>nextChange){
 8000240:	68ba      	ldr	r2, [r7, #8]
 8000242:	693b      	ldr	r3, [r7, #16]
 8000244:	429a      	cmp	r2, r3
 8000246:	d91d      	bls.n	8000284 <main+0xec>
		  duty+=dutyChange*dir;
 8000248:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800024c:	b29b      	uxth	r3, r3
 800024e:	88fa      	ldrh	r2, [r7, #6]
 8000250:	fb02 f303 	mul.w	r3, r2, r3
 8000254:	b29a      	uxth	r2, r3
 8000256:	89fb      	ldrh	r3, [r7, #14]
 8000258:	4413      	add	r3, r2
 800025a:	81fb      	strh	r3, [r7, #14]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty);
 800025c:	4b0c      	ldr	r3, [pc, #48]	@ (8000290 <main+0xf8>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	89fa      	ldrh	r2, [r7, #14]
 8000262:	639a      	str	r2, [r3, #56]	@ 0x38

		  if(duty>=10000){
 8000264:	89fb      	ldrh	r3, [r7, #14]
 8000266:	f242 720f 	movw	r2, #9999	@ 0x270f
 800026a:	4293      	cmp	r3, r2
 800026c:	d901      	bls.n	8000272 <main+0xda>
			  dir=-1;
 800026e:	23ff      	movs	r3, #255	@ 0xff
 8000270:	737b      	strb	r3, [r7, #13]
		  }

		  if(duty<=0){
 8000272:	89fb      	ldrh	r3, [r7, #14]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d101      	bne.n	800027c <main+0xe4>
			  dir=1;
 8000278:	2301      	movs	r3, #1
 800027a:	737b      	strb	r3, [r7, #13]
		  }


		  nextChange=now+2000;
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8000282:	613b      	str	r3, [r7, #16]
	  }

	  loopCount++;
 8000284:	69bb      	ldr	r3, [r7, #24]
 8000286:	3301      	adds	r3, #1
 8000288:	61bb      	str	r3, [r7, #24]
	  now=uwTick;
 800028a:	e7b1      	b.n	80001f0 <main+0x58>
 800028c:	080035d4 	.word	0x080035d4
 8000290:	20000084 	.word	0x20000084
 8000294:	20000118 	.word	0x20000118
 8000298:	10624dd3 	.word	0x10624dd3
 800029c:	080035e4 	.word	0x080035e4
 80002a0:	40011000 	.word	0x40011000

080002a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b090      	sub	sp, #64	@ 0x40
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0318 	add.w	r3, r7, #24
 80002ae:	2228      	movs	r2, #40	@ 0x28
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f002 fbf6 	bl	8002aa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	1d3b      	adds	r3, r7, #4
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002c6:	2301      	movs	r3, #1
 80002c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002ca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002d0:	2300      	movs	r3, #0
 80002d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d4:	2301      	movs	r3, #1
 80002d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d8:	2302      	movs	r3, #2
 80002da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002e2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e8:	f107 0318 	add.w	r3, r7, #24
 80002ec:	4618      	mov	r0, r3
 80002ee:	f000 fdb9 	bl	8000e64 <HAL_RCC_OscConfig>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002f8:	f000 f908 	bl	800050c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002fc:	230f      	movs	r3, #15
 80002fe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000300:	2302      	movs	r3, #2
 8000302:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000304:	2300      	movs	r3, #0
 8000306:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000308:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800030c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030e:	2300      	movs	r3, #0
 8000310:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	2102      	movs	r1, #2
 8000316:	4618      	mov	r0, r3
 8000318:	f001 f826 	bl	8001368 <HAL_RCC_ClockConfig>
 800031c:	4603      	mov	r3, r0
 800031e:	2b00      	cmp	r3, #0
 8000320:	d001      	beq.n	8000326 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000322:	f000 f8f3 	bl	800050c <Error_Handler>
  }
}
 8000326:	bf00      	nop
 8000328:	3740      	adds	r7, #64	@ 0x40
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}
	...

08000330 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b08e      	sub	sp, #56	@ 0x38
 8000334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000336:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800033a:	2200      	movs	r2, #0
 800033c:	601a      	str	r2, [r3, #0]
 800033e:	605a      	str	r2, [r3, #4]
 8000340:	609a      	str	r2, [r3, #8]
 8000342:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000344:	f107 0320 	add.w	r3, r7, #32
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
 8000354:	605a      	str	r2, [r3, #4]
 8000356:	609a      	str	r2, [r3, #8]
 8000358:	60da      	str	r2, [r3, #12]
 800035a:	611a      	str	r2, [r3, #16]
 800035c:	615a      	str	r2, [r3, #20]
 800035e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000360:	4b2d      	ldr	r3, [pc, #180]	@ (8000418 <MX_TIM3_Init+0xe8>)
 8000362:	4a2e      	ldr	r2, [pc, #184]	@ (800041c <MX_TIM3_Init+0xec>)
 8000364:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 14400-1;
 8000366:	4b2c      	ldr	r3, [pc, #176]	@ (8000418 <MX_TIM3_Init+0xe8>)
 8000368:	f643 023f 	movw	r2, #14399	@ 0x383f
 800036c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800036e:	4b2a      	ldr	r3, [pc, #168]	@ (8000418 <MX_TIM3_Init+0xe8>)
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8000374:	4b28      	ldr	r3, [pc, #160]	@ (8000418 <MX_TIM3_Init+0xe8>)
 8000376:	f242 720f 	movw	r2, #9999	@ 0x270f
 800037a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800037c:	4b26      	ldr	r3, [pc, #152]	@ (8000418 <MX_TIM3_Init+0xe8>)
 800037e:	2200      	movs	r2, #0
 8000380:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000382:	4b25      	ldr	r3, [pc, #148]	@ (8000418 <MX_TIM3_Init+0xe8>)
 8000384:	2200      	movs	r2, #0
 8000386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000388:	4823      	ldr	r0, [pc, #140]	@ (8000418 <MX_TIM3_Init+0xe8>)
 800038a:	f001 f97b 	bl	8001684 <HAL_TIM_Base_Init>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000394:	f000 f8ba 	bl	800050c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000398:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800039c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800039e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80003a2:	4619      	mov	r1, r3
 80003a4:	481c      	ldr	r0, [pc, #112]	@ (8000418 <MX_TIM3_Init+0xe8>)
 80003a6:	f001 fb79 	bl	8001a9c <HAL_TIM_ConfigClockSource>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80003b0:	f000 f8ac 	bl	800050c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80003b4:	4818      	ldr	r0, [pc, #96]	@ (8000418 <MX_TIM3_Init+0xe8>)
 80003b6:	f001 f9b4 	bl	8001722 <HAL_TIM_PWM_Init>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80003c0:	f000 f8a4 	bl	800050c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c8:	2300      	movs	r3, #0
 80003ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80003cc:	f107 0320 	add.w	r3, r7, #32
 80003d0:	4619      	mov	r1, r3
 80003d2:	4811      	ldr	r0, [pc, #68]	@ (8000418 <MX_TIM3_Init+0xe8>)
 80003d4:	f001 feda 	bl	800218c <HAL_TIMEx_MasterConfigSynchronization>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80003de:	f000 f895 	bl	800050c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003e2:	2360      	movs	r3, #96	@ 0x60
 80003e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 5000;
 80003e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80003ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003ec:	2300      	movs	r3, #0
 80003ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003f0:	2300      	movs	r3, #0
 80003f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80003f4:	1d3b      	adds	r3, r7, #4
 80003f6:	2204      	movs	r2, #4
 80003f8:	4619      	mov	r1, r3
 80003fa:	4807      	ldr	r0, [pc, #28]	@ (8000418 <MX_TIM3_Init+0xe8>)
 80003fc:	f001 fa8c 	bl	8001918 <HAL_TIM_PWM_ConfigChannel>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000406:	f000 f881 	bl	800050c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800040a:	4803      	ldr	r0, [pc, #12]	@ (8000418 <MX_TIM3_Init+0xe8>)
 800040c:	f000 f8d4 	bl	80005b8 <HAL_TIM_MspPostInit>

}
 8000410:	bf00      	nop
 8000412:	3738      	adds	r7, #56	@ 0x38
 8000414:	46bd      	mov	sp, r7
 8000416:	bd80      	pop	{r7, pc}
 8000418:	20000084 	.word	0x20000084
 800041c:	40000400 	.word	0x40000400

08000420 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000424:	4b11      	ldr	r3, [pc, #68]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 8000426:	4a12      	ldr	r2, [pc, #72]	@ (8000470 <MX_USART1_UART_Init+0x50>)
 8000428:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800042a:	4b10      	ldr	r3, [pc, #64]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 800042c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000430:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000432:	4b0e      	ldr	r3, [pc, #56]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 8000434:	2200      	movs	r2, #0
 8000436:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000438:	4b0c      	ldr	r3, [pc, #48]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800043e:	4b0b      	ldr	r3, [pc, #44]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 8000440:	2200      	movs	r2, #0
 8000442:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000444:	4b09      	ldr	r3, [pc, #36]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 8000446:	220c      	movs	r2, #12
 8000448:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800044a:	4b08      	ldr	r3, [pc, #32]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 800044c:	2200      	movs	r2, #0
 800044e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000450:	4b06      	ldr	r3, [pc, #24]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 8000452:	2200      	movs	r2, #0
 8000454:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000456:	4805      	ldr	r0, [pc, #20]	@ (800046c <MX_USART1_UART_Init+0x4c>)
 8000458:	f001 fef6 	bl	8002248 <HAL_UART_Init>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000462:	f000 f853 	bl	800050c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000466:	bf00      	nop
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	200000cc 	.word	0x200000cc
 8000470:	40013800 	.word	0x40013800

08000474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b088      	sub	sp, #32
 8000478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047a:	f107 0310 	add.w	r3, r7, #16
 800047e:	2200      	movs	r2, #0
 8000480:	601a      	str	r2, [r3, #0]
 8000482:	605a      	str	r2, [r3, #4]
 8000484:	609a      	str	r2, [r3, #8]
 8000486:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000488:	4b1e      	ldr	r3, [pc, #120]	@ (8000504 <MX_GPIO_Init+0x90>)
 800048a:	699b      	ldr	r3, [r3, #24]
 800048c:	4a1d      	ldr	r2, [pc, #116]	@ (8000504 <MX_GPIO_Init+0x90>)
 800048e:	f043 0310 	orr.w	r3, r3, #16
 8000492:	6193      	str	r3, [r2, #24]
 8000494:	4b1b      	ldr	r3, [pc, #108]	@ (8000504 <MX_GPIO_Init+0x90>)
 8000496:	699b      	ldr	r3, [r3, #24]
 8000498:	f003 0310 	and.w	r3, r3, #16
 800049c:	60fb      	str	r3, [r7, #12]
 800049e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004a0:	4b18      	ldr	r3, [pc, #96]	@ (8000504 <MX_GPIO_Init+0x90>)
 80004a2:	699b      	ldr	r3, [r3, #24]
 80004a4:	4a17      	ldr	r2, [pc, #92]	@ (8000504 <MX_GPIO_Init+0x90>)
 80004a6:	f043 0320 	orr.w	r3, r3, #32
 80004aa:	6193      	str	r3, [r2, #24]
 80004ac:	4b15      	ldr	r3, [pc, #84]	@ (8000504 <MX_GPIO_Init+0x90>)
 80004ae:	699b      	ldr	r3, [r3, #24]
 80004b0:	f003 0320 	and.w	r3, r3, #32
 80004b4:	60bb      	str	r3, [r7, #8]
 80004b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b8:	4b12      	ldr	r3, [pc, #72]	@ (8000504 <MX_GPIO_Init+0x90>)
 80004ba:	699b      	ldr	r3, [r3, #24]
 80004bc:	4a11      	ldr	r2, [pc, #68]	@ (8000504 <MX_GPIO_Init+0x90>)
 80004be:	f043 0304 	orr.w	r3, r3, #4
 80004c2:	6193      	str	r3, [r2, #24]
 80004c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000504 <MX_GPIO_Init+0x90>)
 80004c6:	699b      	ldr	r3, [r3, #24]
 80004c8:	f003 0304 	and.w	r3, r3, #4
 80004cc:	607b      	str	r3, [r7, #4]
 80004ce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80004d0:	2201      	movs	r2, #1
 80004d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004d6:	480c      	ldr	r0, [pc, #48]	@ (8000508 <MX_GPIO_Init+0x94>)
 80004d8:	f000 fc92 	bl	8000e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80004dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80004e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80004e2:	2311      	movs	r3, #17
 80004e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e6:	2300      	movs	r3, #0
 80004e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ea:	2302      	movs	r3, #2
 80004ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80004ee:	f107 0310 	add.w	r3, r7, #16
 80004f2:	4619      	mov	r1, r3
 80004f4:	4804      	ldr	r0, [pc, #16]	@ (8000508 <MX_GPIO_Init+0x94>)
 80004f6:	f000 faff 	bl	8000af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004fa:	bf00      	nop
 80004fc:	3720      	adds	r7, #32
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	40021000 	.word	0x40021000
 8000508:	40011000 	.word	0x40011000

0800050c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000510:	b672      	cpsid	i
}
 8000512:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <Error_Handler+0x8>

08000518 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000518:	b480      	push	{r7}
 800051a:	b085      	sub	sp, #20
 800051c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800051e:	4b15      	ldr	r3, [pc, #84]	@ (8000574 <HAL_MspInit+0x5c>)
 8000520:	699b      	ldr	r3, [r3, #24]
 8000522:	4a14      	ldr	r2, [pc, #80]	@ (8000574 <HAL_MspInit+0x5c>)
 8000524:	f043 0301 	orr.w	r3, r3, #1
 8000528:	6193      	str	r3, [r2, #24]
 800052a:	4b12      	ldr	r3, [pc, #72]	@ (8000574 <HAL_MspInit+0x5c>)
 800052c:	699b      	ldr	r3, [r3, #24]
 800052e:	f003 0301 	and.w	r3, r3, #1
 8000532:	60bb      	str	r3, [r7, #8]
 8000534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000536:	4b0f      	ldr	r3, [pc, #60]	@ (8000574 <HAL_MspInit+0x5c>)
 8000538:	69db      	ldr	r3, [r3, #28]
 800053a:	4a0e      	ldr	r2, [pc, #56]	@ (8000574 <HAL_MspInit+0x5c>)
 800053c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000540:	61d3      	str	r3, [r2, #28]
 8000542:	4b0c      	ldr	r3, [pc, #48]	@ (8000574 <HAL_MspInit+0x5c>)
 8000544:	69db      	ldr	r3, [r3, #28]
 8000546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800054a:	607b      	str	r3, [r7, #4]
 800054c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800054e:	4b0a      	ldr	r3, [pc, #40]	@ (8000578 <HAL_MspInit+0x60>)
 8000550:	685b      	ldr	r3, [r3, #4]
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
 800055e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	4a04      	ldr	r2, [pc, #16]	@ (8000578 <HAL_MspInit+0x60>)
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800056a:	bf00      	nop
 800056c:	3714      	adds	r7, #20
 800056e:	46bd      	mov	sp, r7
 8000570:	bc80      	pop	{r7}
 8000572:	4770      	bx	lr
 8000574:	40021000 	.word	0x40021000
 8000578:	40010000 	.word	0x40010000

0800057c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800057c:	b480      	push	{r7}
 800057e:	b085      	sub	sp, #20
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	4a09      	ldr	r2, [pc, #36]	@ (80005b0 <HAL_TIM_Base_MspInit+0x34>)
 800058a:	4293      	cmp	r3, r2
 800058c:	d10b      	bne.n	80005a6 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800058e:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <HAL_TIM_Base_MspInit+0x38>)
 8000590:	69db      	ldr	r3, [r3, #28]
 8000592:	4a08      	ldr	r2, [pc, #32]	@ (80005b4 <HAL_TIM_Base_MspInit+0x38>)
 8000594:	f043 0302 	orr.w	r3, r3, #2
 8000598:	61d3      	str	r3, [r2, #28]
 800059a:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <HAL_TIM_Base_MspInit+0x38>)
 800059c:	69db      	ldr	r3, [r3, #28]
 800059e:	f003 0302 	and.w	r3, r3, #2
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80005a6:	bf00      	nop
 80005a8:	3714      	adds	r7, #20
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bc80      	pop	{r7}
 80005ae:	4770      	bx	lr
 80005b0:	40000400 	.word	0x40000400
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b088      	sub	sp, #32
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c0:	f107 0310 	add.w	r3, r7, #16
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000610 <HAL_TIM_MspPostInit+0x58>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d117      	bne.n	8000608 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000614 <HAL_TIM_MspPostInit+0x5c>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000614 <HAL_TIM_MspPostInit+0x5c>)
 80005de:	f043 0304 	orr.w	r3, r3, #4
 80005e2:	6193      	str	r3, [r2, #24]
 80005e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000614 <HAL_TIM_MspPostInit+0x5c>)
 80005e6:	699b      	ldr	r3, [r3, #24]
 80005e8:	f003 0304 	and.w	r3, r3, #4
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80005f0:	2380      	movs	r3, #128	@ 0x80
 80005f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005f4:	2302      	movs	r3, #2
 80005f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2302      	movs	r3, #2
 80005fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fc:	f107 0310 	add.w	r3, r7, #16
 8000600:	4619      	mov	r1, r3
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <HAL_TIM_MspPostInit+0x60>)
 8000604:	f000 fa78 	bl	8000af8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000608:	bf00      	nop
 800060a:	3720      	adds	r7, #32
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	40000400 	.word	0x40000400
 8000614:	40021000 	.word	0x40021000
 8000618:	40010800 	.word	0x40010800

0800061c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b088      	sub	sp, #32
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000624:	f107 0310 	add.w	r3, r7, #16
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a1c      	ldr	r2, [pc, #112]	@ (80006a8 <HAL_UART_MspInit+0x8c>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d131      	bne.n	80006a0 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800063c:	4b1b      	ldr	r3, [pc, #108]	@ (80006ac <HAL_UART_MspInit+0x90>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a1a      	ldr	r2, [pc, #104]	@ (80006ac <HAL_UART_MspInit+0x90>)
 8000642:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b18      	ldr	r3, [pc, #96]	@ (80006ac <HAL_UART_MspInit+0x90>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000654:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <HAL_UART_MspInit+0x90>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a14      	ldr	r2, [pc, #80]	@ (80006ac <HAL_UART_MspInit+0x90>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <HAL_UART_MspInit+0x90>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0304 	and.w	r3, r3, #4
 8000668:	60bb      	str	r3, [r7, #8]
 800066a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800066c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000670:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000672:	2302      	movs	r3, #2
 8000674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000676:	2303      	movs	r3, #3
 8000678:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800067a:	f107 0310 	add.w	r3, r7, #16
 800067e:	4619      	mov	r1, r3
 8000680:	480b      	ldr	r0, [pc, #44]	@ (80006b0 <HAL_UART_MspInit+0x94>)
 8000682:	f000 fa39 	bl	8000af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000686:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800068a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	f107 0310 	add.w	r3, r7, #16
 8000698:	4619      	mov	r1, r3
 800069a:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <HAL_UART_MspInit+0x94>)
 800069c:	f000 fa2c 	bl	8000af8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80006a0:	bf00      	nop
 80006a2:	3720      	adds	r7, #32
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40013800 	.word	0x40013800
 80006ac:	40021000 	.word	0x40021000
 80006b0:	40010800 	.word	0x40010800

080006b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <NMI_Handler+0x4>

080006bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <HardFault_Handler+0x4>

080006c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <MemManage_Handler+0x4>

080006cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <BusFault_Handler+0x4>

080006d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <UsageFault_Handler+0x4>

080006dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006e0:	bf00      	nop
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bc80      	pop	{r7}
 80006f2:	4770      	bx	lr

080006f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006f8:	bf00      	nop
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bc80      	pop	{r7}
 80006fe:	4770      	bx	lr

08000700 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000704:	f000 f8f8 	bl	80008f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000708:	bf00      	nop
 800070a:	bd80      	pop	{r7, pc}

0800070c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	60b9      	str	r1, [r7, #8]
 8000716:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	e00a      	b.n	8000734 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800071e:	f3af 8000 	nop.w
 8000722:	4601      	mov	r1, r0
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	1c5a      	adds	r2, r3, #1
 8000728:	60ba      	str	r2, [r7, #8]
 800072a:	b2ca      	uxtb	r2, r1
 800072c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800072e:	697b      	ldr	r3, [r7, #20]
 8000730:	3301      	adds	r3, #1
 8000732:	617b      	str	r3, [r7, #20]
 8000734:	697a      	ldr	r2, [r7, #20]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	429a      	cmp	r2, r3
 800073a:	dbf0      	blt.n	800071e <_read+0x12>
  }

  return len;
 800073c:	687b      	ldr	r3, [r7, #4]
}
 800073e:	4618      	mov	r0, r3
 8000740:	3718      	adds	r7, #24
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000746:	b480      	push	{r7}
 8000748:	b083      	sub	sp, #12
 800074a:	af00      	add	r7, sp, #0
 800074c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800074e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000752:	4618      	mov	r0, r3
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr

0800075c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800076c:	605a      	str	r2, [r3, #4]
  return 0;
 800076e:	2300      	movs	r3, #0
}
 8000770:	4618      	mov	r0, r3
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	bc80      	pop	{r7}
 8000778:	4770      	bx	lr

0800077a <_isatty>:

int _isatty(int file)
{
 800077a:	b480      	push	{r7}
 800077c:	b083      	sub	sp, #12
 800077e:	af00      	add	r7, sp, #0
 8000780:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000782:	2301      	movs	r3, #1
}
 8000784:	4618      	mov	r0, r3
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr

0800078e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800078e:	b480      	push	{r7}
 8000790:	b085      	sub	sp, #20
 8000792:	af00      	add	r7, sp, #0
 8000794:	60f8      	str	r0, [r7, #12]
 8000796:	60b9      	str	r1, [r7, #8]
 8000798:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800079a:	2300      	movs	r3, #0
}
 800079c:	4618      	mov	r0, r3
 800079e:	3714      	adds	r7, #20
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
	...

080007a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b086      	sub	sp, #24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007b0:	4a14      	ldr	r2, [pc, #80]	@ (8000804 <_sbrk+0x5c>)
 80007b2:	4b15      	ldr	r3, [pc, #84]	@ (8000808 <_sbrk+0x60>)
 80007b4:	1ad3      	subs	r3, r2, r3
 80007b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007bc:	4b13      	ldr	r3, [pc, #76]	@ (800080c <_sbrk+0x64>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d102      	bne.n	80007ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007c4:	4b11      	ldr	r3, [pc, #68]	@ (800080c <_sbrk+0x64>)
 80007c6:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <_sbrk+0x68>)
 80007c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <_sbrk+0x64>)
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4413      	add	r3, r2
 80007d2:	693a      	ldr	r2, [r7, #16]
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d207      	bcs.n	80007e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007d8:	f002 f9b2 	bl	8002b40 <__errno>
 80007dc:	4603      	mov	r3, r0
 80007de:	220c      	movs	r2, #12
 80007e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007e2:	f04f 33ff 	mov.w	r3, #4294967295
 80007e6:	e009      	b.n	80007fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007e8:	4b08      	ldr	r3, [pc, #32]	@ (800080c <_sbrk+0x64>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007ee:	4b07      	ldr	r3, [pc, #28]	@ (800080c <_sbrk+0x64>)
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	4413      	add	r3, r2
 80007f6:	4a05      	ldr	r2, [pc, #20]	@ (800080c <_sbrk+0x64>)
 80007f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007fa:	68fb      	ldr	r3, [r7, #12]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3718      	adds	r7, #24
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20005000 	.word	0x20005000
 8000808:	00000400 	.word	0x00000400
 800080c:	20000114 	.word	0x20000114
 8000810:	20000268 	.word	0x20000268

08000814 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr

08000820 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000820:	f7ff fff8 	bl	8000814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000826:	490c      	ldr	r1, [pc, #48]	@ (8000858 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000828:	4a0c      	ldr	r2, [pc, #48]	@ (800085c <LoopFillZerobss+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800082c:	e002      	b.n	8000834 <LoopCopyDataInit>

0800082e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800082e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000832:	3304      	adds	r3, #4

08000834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000838:	d3f9      	bcc.n	800082e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083a:	4a09      	ldr	r2, [pc, #36]	@ (8000860 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800083c:	4c09      	ldr	r4, [pc, #36]	@ (8000864 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000840:	e001      	b.n	8000846 <LoopFillZerobss>

08000842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000844:	3204      	adds	r2, #4

08000846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000848:	d3fb      	bcc.n	8000842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084a:	f002 f97f 	bl	8002b4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800084e:	f7ff fca3 	bl	8000198 <main>
  bx lr
 8000852:	4770      	bx	lr
  ldr r0, =_sdata
 8000854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000858:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800085c:	0800367c 	.word	0x0800367c
  ldr r2, =_sbss
 8000860:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000864:	20000268 	.word	0x20000268

08000868 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000868:	e7fe      	b.n	8000868 <ADC1_2_IRQHandler>
	...

0800086c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000870:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <HAL_Init+0x28>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	4a07      	ldr	r2, [pc, #28]	@ (8000894 <HAL_Init+0x28>)
 8000876:	f043 0310 	orr.w	r3, r3, #16
 800087a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800087c:	2003      	movs	r0, #3
 800087e:	f000 f907 	bl	8000a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000882:	200f      	movs	r0, #15
 8000884:	f000 f808 	bl	8000898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000888:	f7ff fe46 	bl	8000518 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40022000 	.word	0x40022000

08000898 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a0:	4b12      	ldr	r3, [pc, #72]	@ (80008ec <HAL_InitTick+0x54>)
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <HAL_InitTick+0x58>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	4619      	mov	r1, r3
 80008aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80008b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 f911 	bl	8000ade <HAL_SYSTICK_Config>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e00e      	b.n	80008e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2b0f      	cmp	r3, #15
 80008ca:	d80a      	bhi.n	80008e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008cc:	2200      	movs	r2, #0
 80008ce:	6879      	ldr	r1, [r7, #4]
 80008d0:	f04f 30ff 	mov.w	r0, #4294967295
 80008d4:	f000 f8e7 	bl	8000aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008d8:	4a06      	ldr	r2, [pc, #24]	@ (80008f4 <HAL_InitTick+0x5c>)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008de:	2300      	movs	r3, #0
 80008e0:	e000      	b.n	80008e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008e2:	2301      	movs	r3, #1
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	20000000 	.word	0x20000000
 80008f0:	20000008 	.word	0x20000008
 80008f4:	20000004 	.word	0x20000004

080008f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008fc:	4b05      	ldr	r3, [pc, #20]	@ (8000914 <HAL_IncTick+0x1c>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	461a      	mov	r2, r3
 8000902:	4b05      	ldr	r3, [pc, #20]	@ (8000918 <HAL_IncTick+0x20>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4413      	add	r3, r2
 8000908:	4a03      	ldr	r2, [pc, #12]	@ (8000918 <HAL_IncTick+0x20>)
 800090a:	6013      	str	r3, [r2, #0]
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr
 8000914:	20000008 	.word	0x20000008
 8000918:	20000118 	.word	0x20000118

0800091c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  return uwTick;
 8000920:	4b02      	ldr	r3, [pc, #8]	@ (800092c <HAL_GetTick+0x10>)
 8000922:	681b      	ldr	r3, [r3, #0]
}
 8000924:	4618      	mov	r0, r3
 8000926:	46bd      	mov	sp, r7
 8000928:	bc80      	pop	{r7}
 800092a:	4770      	bx	lr
 800092c:	20000118 	.word	0x20000118

08000930 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f003 0307 	and.w	r3, r3, #7
 800093e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000940:	4b0c      	ldr	r3, [pc, #48]	@ (8000974 <__NVIC_SetPriorityGrouping+0x44>)
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000946:	68ba      	ldr	r2, [r7, #8]
 8000948:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800094c:	4013      	ands	r3, r2
 800094e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000958:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800095c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000960:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000962:	4a04      	ldr	r2, [pc, #16]	@ (8000974 <__NVIC_SetPriorityGrouping+0x44>)
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	60d3      	str	r3, [r2, #12]
}
 8000968:	bf00      	nop
 800096a:	3714      	adds	r7, #20
 800096c:	46bd      	mov	sp, r7
 800096e:	bc80      	pop	{r7}
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800097c:	4b04      	ldr	r3, [pc, #16]	@ (8000990 <__NVIC_GetPriorityGrouping+0x18>)
 800097e:	68db      	ldr	r3, [r3, #12]
 8000980:	0a1b      	lsrs	r3, r3, #8
 8000982:	f003 0307 	and.w	r3, r3, #7
}
 8000986:	4618      	mov	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	bc80      	pop	{r7}
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	db0a      	blt.n	80009be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	490c      	ldr	r1, [pc, #48]	@ (80009e0 <__NVIC_SetPriority+0x4c>)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	0112      	lsls	r2, r2, #4
 80009b4:	b2d2      	uxtb	r2, r2
 80009b6:	440b      	add	r3, r1
 80009b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009bc:	e00a      	b.n	80009d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4908      	ldr	r1, [pc, #32]	@ (80009e4 <__NVIC_SetPriority+0x50>)
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	f003 030f 	and.w	r3, r3, #15
 80009ca:	3b04      	subs	r3, #4
 80009cc:	0112      	lsls	r2, r2, #4
 80009ce:	b2d2      	uxtb	r2, r2
 80009d0:	440b      	add	r3, r1
 80009d2:	761a      	strb	r2, [r3, #24]
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000e100 	.word	0xe000e100
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b089      	sub	sp, #36	@ 0x24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	60f8      	str	r0, [r7, #12]
 80009f0:	60b9      	str	r1, [r7, #8]
 80009f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f4:	68fb      	ldr	r3, [r7, #12]
 80009f6:	f003 0307 	and.w	r3, r3, #7
 80009fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009fc:	69fb      	ldr	r3, [r7, #28]
 80009fe:	f1c3 0307 	rsb	r3, r3, #7
 8000a02:	2b04      	cmp	r3, #4
 8000a04:	bf28      	it	cs
 8000a06:	2304      	movcs	r3, #4
 8000a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0a:	69fb      	ldr	r3, [r7, #28]
 8000a0c:	3304      	adds	r3, #4
 8000a0e:	2b06      	cmp	r3, #6
 8000a10:	d902      	bls.n	8000a18 <NVIC_EncodePriority+0x30>
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	3b03      	subs	r3, #3
 8000a16:	e000      	b.n	8000a1a <NVIC_EncodePriority+0x32>
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a20:	69bb      	ldr	r3, [r7, #24]
 8000a22:	fa02 f303 	lsl.w	r3, r2, r3
 8000a26:	43da      	mvns	r2, r3
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a30:	f04f 31ff 	mov.w	r1, #4294967295
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3a:	43d9      	mvns	r1, r3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a40:	4313      	orrs	r3, r2
         );
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3724      	adds	r7, #36	@ 0x24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr

08000a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	3b01      	subs	r3, #1
 8000a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a5c:	d301      	bcc.n	8000a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a5e:	2301      	movs	r3, #1
 8000a60:	e00f      	b.n	8000a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a62:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <SysTick_Config+0x40>)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a6a:	210f      	movs	r1, #15
 8000a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a70:	f7ff ff90 	bl	8000994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a74:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <SysTick_Config+0x40>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a7a:	4b04      	ldr	r3, [pc, #16]	@ (8000a8c <SysTick_Config+0x40>)
 8000a7c:	2207      	movs	r2, #7
 8000a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	e000e010 	.word	0xe000e010

08000a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff ff49 	bl	8000930 <__NVIC_SetPriorityGrouping>
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	4603      	mov	r3, r0
 8000aae:	60b9      	str	r1, [r7, #8]
 8000ab0:	607a      	str	r2, [r7, #4]
 8000ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ab8:	f7ff ff5e 	bl	8000978 <__NVIC_GetPriorityGrouping>
 8000abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	68b9      	ldr	r1, [r7, #8]
 8000ac2:	6978      	ldr	r0, [r7, #20]
 8000ac4:	f7ff ff90 	bl	80009e8 <NVIC_EncodePriority>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff ff5f 	bl	8000994 <__NVIC_SetPriority>
}
 8000ad6:	bf00      	nop
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ae6:	6878      	ldr	r0, [r7, #4]
 8000ae8:	f7ff ffb0 	bl	8000a4c <SysTick_Config>
 8000aec:	4603      	mov	r3, r0
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
	...

08000af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b08b      	sub	sp, #44	@ 0x2c
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b02:	2300      	movs	r3, #0
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b06:	2300      	movs	r3, #0
 8000b08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0a:	e169      	b.n	8000de0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	fa02 f303 	lsl.w	r3, r2, r3
 8000b14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	69fa      	ldr	r2, [r7, #28]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b20:	69ba      	ldr	r2, [r7, #24]
 8000b22:	69fb      	ldr	r3, [r7, #28]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	f040 8158 	bne.w	8000dda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	4a9a      	ldr	r2, [pc, #616]	@ (8000d98 <HAL_GPIO_Init+0x2a0>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d05e      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b34:	4a98      	ldr	r2, [pc, #608]	@ (8000d98 <HAL_GPIO_Init+0x2a0>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d875      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b3a:	4a98      	ldr	r2, [pc, #608]	@ (8000d9c <HAL_GPIO_Init+0x2a4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d058      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b40:	4a96      	ldr	r2, [pc, #600]	@ (8000d9c <HAL_GPIO_Init+0x2a4>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d86f      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b46:	4a96      	ldr	r2, [pc, #600]	@ (8000da0 <HAL_GPIO_Init+0x2a8>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d052      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b4c:	4a94      	ldr	r2, [pc, #592]	@ (8000da0 <HAL_GPIO_Init+0x2a8>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d869      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b52:	4a94      	ldr	r2, [pc, #592]	@ (8000da4 <HAL_GPIO_Init+0x2ac>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d04c      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b58:	4a92      	ldr	r2, [pc, #584]	@ (8000da4 <HAL_GPIO_Init+0x2ac>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d863      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b5e:	4a92      	ldr	r2, [pc, #584]	@ (8000da8 <HAL_GPIO_Init+0x2b0>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d046      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b64:	4a90      	ldr	r2, [pc, #576]	@ (8000da8 <HAL_GPIO_Init+0x2b0>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d85d      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b6a:	2b12      	cmp	r3, #18
 8000b6c:	d82a      	bhi.n	8000bc4 <HAL_GPIO_Init+0xcc>
 8000b6e:	2b12      	cmp	r3, #18
 8000b70:	d859      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b72:	a201      	add	r2, pc, #4	@ (adr r2, 8000b78 <HAL_GPIO_Init+0x80>)
 8000b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b78:	08000bf3 	.word	0x08000bf3
 8000b7c:	08000bcd 	.word	0x08000bcd
 8000b80:	08000bdf 	.word	0x08000bdf
 8000b84:	08000c21 	.word	0x08000c21
 8000b88:	08000c27 	.word	0x08000c27
 8000b8c:	08000c27 	.word	0x08000c27
 8000b90:	08000c27 	.word	0x08000c27
 8000b94:	08000c27 	.word	0x08000c27
 8000b98:	08000c27 	.word	0x08000c27
 8000b9c:	08000c27 	.word	0x08000c27
 8000ba0:	08000c27 	.word	0x08000c27
 8000ba4:	08000c27 	.word	0x08000c27
 8000ba8:	08000c27 	.word	0x08000c27
 8000bac:	08000c27 	.word	0x08000c27
 8000bb0:	08000c27 	.word	0x08000c27
 8000bb4:	08000c27 	.word	0x08000c27
 8000bb8:	08000c27 	.word	0x08000c27
 8000bbc:	08000bd5 	.word	0x08000bd5
 8000bc0:	08000be9 	.word	0x08000be9
 8000bc4:	4a79      	ldr	r2, [pc, #484]	@ (8000dac <HAL_GPIO_Init+0x2b4>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d013      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bca:	e02c      	b.n	8000c26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	623b      	str	r3, [r7, #32]
          break;
 8000bd2:	e029      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	3304      	adds	r3, #4
 8000bda:	623b      	str	r3, [r7, #32]
          break;
 8000bdc:	e024      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	3308      	adds	r3, #8
 8000be4:	623b      	str	r3, [r7, #32]
          break;
 8000be6:	e01f      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	330c      	adds	r3, #12
 8000bee:	623b      	str	r3, [r7, #32]
          break;
 8000bf0:	e01a      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d102      	bne.n	8000c00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bfa:	2304      	movs	r3, #4
 8000bfc:	623b      	str	r3, [r7, #32]
          break;
 8000bfe:	e013      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d105      	bne.n	8000c14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c08:	2308      	movs	r3, #8
 8000c0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	69fa      	ldr	r2, [r7, #28]
 8000c10:	611a      	str	r2, [r3, #16]
          break;
 8000c12:	e009      	b.n	8000c28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c14:	2308      	movs	r3, #8
 8000c16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	69fa      	ldr	r2, [r7, #28]
 8000c1c:	615a      	str	r2, [r3, #20]
          break;
 8000c1e:	e003      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
          break;
 8000c24:	e000      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          break;
 8000c26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	2bff      	cmp	r3, #255	@ 0xff
 8000c2c:	d801      	bhi.n	8000c32 <HAL_GPIO_Init+0x13a>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	e001      	b.n	8000c36 <HAL_GPIO_Init+0x13e>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3304      	adds	r3, #4
 8000c36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	2bff      	cmp	r3, #255	@ 0xff
 8000c3c:	d802      	bhi.n	8000c44 <HAL_GPIO_Init+0x14c>
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	e002      	b.n	8000c4a <HAL_GPIO_Init+0x152>
 8000c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c46:	3b08      	subs	r3, #8
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	210f      	movs	r1, #15
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	fa01 f303 	lsl.w	r3, r1, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	401a      	ands	r2, r3
 8000c5c:	6a39      	ldr	r1, [r7, #32]
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	fa01 f303 	lsl.w	r3, r1, r3
 8000c64:	431a      	orrs	r2, r3
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f000 80b1 	beq.w	8000dda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c78:	4b4d      	ldr	r3, [pc, #308]	@ (8000db0 <HAL_GPIO_Init+0x2b8>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a4c      	ldr	r2, [pc, #304]	@ (8000db0 <HAL_GPIO_Init+0x2b8>)
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b4a      	ldr	r3, [pc, #296]	@ (8000db0 <HAL_GPIO_Init+0x2b8>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c90:	4a48      	ldr	r2, [pc, #288]	@ (8000db4 <HAL_GPIO_Init+0x2bc>)
 8000c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c94:	089b      	lsrs	r3, r3, #2
 8000c96:	3302      	adds	r3, #2
 8000c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca0:	f003 0303 	and.w	r3, r3, #3
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	220f      	movs	r2, #15
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	43db      	mvns	r3, r3
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a40      	ldr	r2, [pc, #256]	@ (8000db8 <HAL_GPIO_Init+0x2c0>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d013      	beq.n	8000ce4 <HAL_GPIO_Init+0x1ec>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a3f      	ldr	r2, [pc, #252]	@ (8000dbc <HAL_GPIO_Init+0x2c4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d00d      	beq.n	8000ce0 <HAL_GPIO_Init+0x1e8>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a3e      	ldr	r2, [pc, #248]	@ (8000dc0 <HAL_GPIO_Init+0x2c8>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d007      	beq.n	8000cdc <HAL_GPIO_Init+0x1e4>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a3d      	ldr	r2, [pc, #244]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d101      	bne.n	8000cd8 <HAL_GPIO_Init+0x1e0>
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	e006      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000cd8:	2304      	movs	r3, #4
 8000cda:	e004      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000cdc:	2302      	movs	r3, #2
 8000cde:	e002      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e000      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ce8:	f002 0203 	and.w	r2, r2, #3
 8000cec:	0092      	lsls	r2, r2, #2
 8000cee:	4093      	lsls	r3, r2
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cf6:	492f      	ldr	r1, [pc, #188]	@ (8000db4 <HAL_GPIO_Init+0x2bc>)
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfa:	089b      	lsrs	r3, r3, #2
 8000cfc:	3302      	adds	r3, #2
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d006      	beq.n	8000d1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d10:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d12:	689a      	ldr	r2, [r3, #8]
 8000d14:	492c      	ldr	r1, [pc, #176]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	608b      	str	r3, [r1, #8]
 8000d1c:	e006      	b.n	8000d2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d20:	689a      	ldr	r2, [r3, #8]
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	4928      	ldr	r1, [pc, #160]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d28:	4013      	ands	r3, r2
 8000d2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d006      	beq.n	8000d46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d38:	4b23      	ldr	r3, [pc, #140]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d3a:	68da      	ldr	r2, [r3, #12]
 8000d3c:	4922      	ldr	r1, [pc, #136]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	60cb      	str	r3, [r1, #12]
 8000d44:	e006      	b.n	8000d54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d46:	4b20      	ldr	r3, [pc, #128]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d48:	68da      	ldr	r2, [r3, #12]
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	491e      	ldr	r1, [pc, #120]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d50:	4013      	ands	r3, r2
 8000d52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d006      	beq.n	8000d6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d60:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d62:	685a      	ldr	r2, [r3, #4]
 8000d64:	4918      	ldr	r1, [pc, #96]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	604b      	str	r3, [r1, #4]
 8000d6c:	e006      	b.n	8000d7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d6e:	4b16      	ldr	r3, [pc, #88]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d70:	685a      	ldr	r2, [r3, #4]
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	43db      	mvns	r3, r3
 8000d76:	4914      	ldr	r1, [pc, #80]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d78:	4013      	ands	r3, r2
 8000d7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d021      	beq.n	8000dcc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	490e      	ldr	r1, [pc, #56]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	600b      	str	r3, [r1, #0]
 8000d94:	e021      	b.n	8000dda <HAL_GPIO_Init+0x2e2>
 8000d96:	bf00      	nop
 8000d98:	10320000 	.word	0x10320000
 8000d9c:	10310000 	.word	0x10310000
 8000da0:	10220000 	.word	0x10220000
 8000da4:	10210000 	.word	0x10210000
 8000da8:	10120000 	.word	0x10120000
 8000dac:	10110000 	.word	0x10110000
 8000db0:	40021000 	.word	0x40021000
 8000db4:	40010000 	.word	0x40010000
 8000db8:	40010800 	.word	0x40010800
 8000dbc:	40010c00 	.word	0x40010c00
 8000dc0:	40011000 	.word	0x40011000
 8000dc4:	40011400 	.word	0x40011400
 8000dc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <HAL_GPIO_Init+0x304>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	4909      	ldr	r1, [pc, #36]	@ (8000dfc <HAL_GPIO_Init+0x304>)
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ddc:	3301      	adds	r3, #1
 8000dde:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	f47f ae8e 	bne.w	8000b0c <HAL_GPIO_Init+0x14>
  }
}
 8000df0:	bf00      	nop
 8000df2:	bf00      	nop
 8000df4:	372c      	adds	r7, #44	@ 0x2c
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	40010400 	.word	0x40010400

08000e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	807b      	strh	r3, [r7, #2]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e10:	787b      	ldrb	r3, [r7, #1]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d003      	beq.n	8000e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e16:	887a      	ldrh	r2, [r7, #2]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e1c:	e003      	b.n	8000e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e1e:	887b      	ldrh	r3, [r7, #2]
 8000e20:	041a      	lsls	r2, r3, #16
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	611a      	str	r2, [r3, #16]
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e42:	887a      	ldrh	r2, [r7, #2]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4013      	ands	r3, r2
 8000e48:	041a      	lsls	r2, r3, #16
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	43d9      	mvns	r1, r3
 8000e4e:	887b      	ldrh	r3, [r7, #2]
 8000e50:	400b      	ands	r3, r1
 8000e52:	431a      	orrs	r2, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	611a      	str	r2, [r3, #16]
}
 8000e58:	bf00      	nop
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
	...

08000e64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b086      	sub	sp, #24
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d101      	bne.n	8000e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	e272      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 0301 	and.w	r3, r3, #1
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	f000 8087 	beq.w	8000f92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e84:	4b92      	ldr	r3, [pc, #584]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 030c 	and.w	r3, r3, #12
 8000e8c:	2b04      	cmp	r3, #4
 8000e8e:	d00c      	beq.n	8000eaa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e90:	4b8f      	ldr	r3, [pc, #572]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f003 030c 	and.w	r3, r3, #12
 8000e98:	2b08      	cmp	r3, #8
 8000e9a:	d112      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x5e>
 8000e9c:	4b8c      	ldr	r3, [pc, #560]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ea8:	d10b      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eaa:	4b89      	ldr	r3, [pc, #548]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d06c      	beq.n	8000f90 <HAL_RCC_OscConfig+0x12c>
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d168      	bne.n	8000f90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e24c      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000eca:	d106      	bne.n	8000eda <HAL_RCC_OscConfig+0x76>
 8000ecc:	4b80      	ldr	r3, [pc, #512]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a7f      	ldr	r2, [pc, #508]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000ed2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ed6:	6013      	str	r3, [r2, #0]
 8000ed8:	e02e      	b.n	8000f38 <HAL_RCC_OscConfig+0xd4>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10c      	bne.n	8000efc <HAL_RCC_OscConfig+0x98>
 8000ee2:	4b7b      	ldr	r3, [pc, #492]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a7a      	ldr	r2, [pc, #488]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eec:	6013      	str	r3, [r2, #0]
 8000eee:	4b78      	ldr	r3, [pc, #480]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a77      	ldr	r2, [pc, #476]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000ef4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ef8:	6013      	str	r3, [r2, #0]
 8000efa:	e01d      	b.n	8000f38 <HAL_RCC_OscConfig+0xd4>
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f04:	d10c      	bne.n	8000f20 <HAL_RCC_OscConfig+0xbc>
 8000f06:	4b72      	ldr	r3, [pc, #456]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	4a71      	ldr	r2, [pc, #452]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f10:	6013      	str	r3, [r2, #0]
 8000f12:	4b6f      	ldr	r3, [pc, #444]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a6e      	ldr	r2, [pc, #440]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f1c:	6013      	str	r3, [r2, #0]
 8000f1e:	e00b      	b.n	8000f38 <HAL_RCC_OscConfig+0xd4>
 8000f20:	4b6b      	ldr	r3, [pc, #428]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a6a      	ldr	r2, [pc, #424]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f2a:	6013      	str	r3, [r2, #0]
 8000f2c:	4b68      	ldr	r3, [pc, #416]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a67      	ldr	r2, [pc, #412]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d013      	beq.n	8000f68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f40:	f7ff fcec 	bl	800091c <HAL_GetTick>
 8000f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f46:	e008      	b.n	8000f5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f48:	f7ff fce8 	bl	800091c <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	2b64      	cmp	r3, #100	@ 0x64
 8000f54:	d901      	bls.n	8000f5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f56:	2303      	movs	r3, #3
 8000f58:	e200      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f5a:	4b5d      	ldr	r3, [pc, #372]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d0f0      	beq.n	8000f48 <HAL_RCC_OscConfig+0xe4>
 8000f66:	e014      	b.n	8000f92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f68:	f7ff fcd8 	bl	800091c <HAL_GetTick>
 8000f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f6e:	e008      	b.n	8000f82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f70:	f7ff fcd4 	bl	800091c <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b64      	cmp	r3, #100	@ 0x64
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e1ec      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f82:	4b53      	ldr	r3, [pc, #332]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1f0      	bne.n	8000f70 <HAL_RCC_OscConfig+0x10c>
 8000f8e:	e000      	b.n	8000f92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d063      	beq.n	8001066 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f9e:	4b4c      	ldr	r3, [pc, #304]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 030c 	and.w	r3, r3, #12
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d00b      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000faa:	4b49      	ldr	r3, [pc, #292]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 030c 	and.w	r3, r3, #12
 8000fb2:	2b08      	cmp	r3, #8
 8000fb4:	d11c      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x18c>
 8000fb6:	4b46      	ldr	r3, [pc, #280]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d116      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fc2:	4b43      	ldr	r3, [pc, #268]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d005      	beq.n	8000fda <HAL_RCC_OscConfig+0x176>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	691b      	ldr	r3, [r3, #16]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d001      	beq.n	8000fda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e1c0      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fda:	4b3d      	ldr	r3, [pc, #244]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	00db      	lsls	r3, r3, #3
 8000fe8:	4939      	ldr	r1, [pc, #228]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8000fea:	4313      	orrs	r3, r2
 8000fec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fee:	e03a      	b.n	8001066 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	691b      	ldr	r3, [r3, #16]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d020      	beq.n	800103a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ff8:	4b36      	ldr	r3, [pc, #216]	@ (80010d4 <HAL_RCC_OscConfig+0x270>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fc8d 	bl	800091c <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001006:	f7ff fc89 	bl	800091c <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e1a1      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001018:	4b2d      	ldr	r3, [pc, #180]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f003 0302 	and.w	r3, r3, #2
 8001020:	2b00      	cmp	r3, #0
 8001022:	d0f0      	beq.n	8001006 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001024:	4b2a      	ldr	r3, [pc, #168]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	4927      	ldr	r1, [pc, #156]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 8001034:	4313      	orrs	r3, r2
 8001036:	600b      	str	r3, [r1, #0]
 8001038:	e015      	b.n	8001066 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800103a:	4b26      	ldr	r3, [pc, #152]	@ (80010d4 <HAL_RCC_OscConfig+0x270>)
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001040:	f7ff fc6c 	bl	800091c <HAL_GetTick>
 8001044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001046:	e008      	b.n	800105a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001048:	f7ff fc68 	bl	800091c <HAL_GetTick>
 800104c:	4602      	mov	r2, r0
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	1ad3      	subs	r3, r2, r3
 8001052:	2b02      	cmp	r3, #2
 8001054:	d901      	bls.n	800105a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001056:	2303      	movs	r3, #3
 8001058:	e180      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800105a:	4b1d      	ldr	r3, [pc, #116]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1f0      	bne.n	8001048 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d03a      	beq.n	80010e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	699b      	ldr	r3, [r3, #24]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d019      	beq.n	80010ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800107a:	4b17      	ldr	r3, [pc, #92]	@ (80010d8 <HAL_RCC_OscConfig+0x274>)
 800107c:	2201      	movs	r2, #1
 800107e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001080:	f7ff fc4c 	bl	800091c <HAL_GetTick>
 8001084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001086:	e008      	b.n	800109a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001088:	f7ff fc48 	bl	800091c <HAL_GetTick>
 800108c:	4602      	mov	r2, r0
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	1ad3      	subs	r3, r2, r3
 8001092:	2b02      	cmp	r3, #2
 8001094:	d901      	bls.n	800109a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001096:	2303      	movs	r3, #3
 8001098:	e160      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800109a:	4b0d      	ldr	r3, [pc, #52]	@ (80010d0 <HAL_RCC_OscConfig+0x26c>)
 800109c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800109e:	f003 0302 	and.w	r3, r3, #2
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d0f0      	beq.n	8001088 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010a6:	2001      	movs	r0, #1
 80010a8:	f000 face 	bl	8001648 <RCC_Delay>
 80010ac:	e01c      	b.n	80010e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010ae:	4b0a      	ldr	r3, [pc, #40]	@ (80010d8 <HAL_RCC_OscConfig+0x274>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b4:	f7ff fc32 	bl	800091c <HAL_GetTick>
 80010b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ba:	e00f      	b.n	80010dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010bc:	f7ff fc2e 	bl	800091c <HAL_GetTick>
 80010c0:	4602      	mov	r2, r0
 80010c2:	693b      	ldr	r3, [r7, #16]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	2b02      	cmp	r3, #2
 80010c8:	d908      	bls.n	80010dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010ca:	2303      	movs	r3, #3
 80010cc:	e146      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
 80010ce:	bf00      	nop
 80010d0:	40021000 	.word	0x40021000
 80010d4:	42420000 	.word	0x42420000
 80010d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010dc:	4b92      	ldr	r3, [pc, #584]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80010de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d1e9      	bne.n	80010bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 80a6 	beq.w	8001242 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010f6:	2300      	movs	r3, #0
 80010f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010fa:	4b8b      	ldr	r3, [pc, #556]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d10d      	bne.n	8001122 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001106:	4b88      	ldr	r3, [pc, #544]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	4a87      	ldr	r2, [pc, #540]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 800110c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001110:	61d3      	str	r3, [r2, #28]
 8001112:	4b85      	ldr	r3, [pc, #532]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800111e:	2301      	movs	r3, #1
 8001120:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001122:	4b82      	ldr	r3, [pc, #520]	@ (800132c <HAL_RCC_OscConfig+0x4c8>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800112a:	2b00      	cmp	r3, #0
 800112c:	d118      	bne.n	8001160 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800112e:	4b7f      	ldr	r3, [pc, #508]	@ (800132c <HAL_RCC_OscConfig+0x4c8>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a7e      	ldr	r2, [pc, #504]	@ (800132c <HAL_RCC_OscConfig+0x4c8>)
 8001134:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800113a:	f7ff fbef 	bl	800091c <HAL_GetTick>
 800113e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001140:	e008      	b.n	8001154 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001142:	f7ff fbeb 	bl	800091c <HAL_GetTick>
 8001146:	4602      	mov	r2, r0
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	1ad3      	subs	r3, r2, r3
 800114c:	2b64      	cmp	r3, #100	@ 0x64
 800114e:	d901      	bls.n	8001154 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001150:	2303      	movs	r3, #3
 8001152:	e103      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001154:	4b75      	ldr	r3, [pc, #468]	@ (800132c <HAL_RCC_OscConfig+0x4c8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800115c:	2b00      	cmp	r3, #0
 800115e:	d0f0      	beq.n	8001142 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	68db      	ldr	r3, [r3, #12]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d106      	bne.n	8001176 <HAL_RCC_OscConfig+0x312>
 8001168:	4b6f      	ldr	r3, [pc, #444]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 800116a:	6a1b      	ldr	r3, [r3, #32]
 800116c:	4a6e      	ldr	r2, [pc, #440]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 800116e:	f043 0301 	orr.w	r3, r3, #1
 8001172:	6213      	str	r3, [r2, #32]
 8001174:	e02d      	b.n	80011d2 <HAL_RCC_OscConfig+0x36e>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10c      	bne.n	8001198 <HAL_RCC_OscConfig+0x334>
 800117e:	4b6a      	ldr	r3, [pc, #424]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	4a69      	ldr	r2, [pc, #420]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001184:	f023 0301 	bic.w	r3, r3, #1
 8001188:	6213      	str	r3, [r2, #32]
 800118a:	4b67      	ldr	r3, [pc, #412]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 800118c:	6a1b      	ldr	r3, [r3, #32]
 800118e:	4a66      	ldr	r2, [pc, #408]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001190:	f023 0304 	bic.w	r3, r3, #4
 8001194:	6213      	str	r3, [r2, #32]
 8001196:	e01c      	b.n	80011d2 <HAL_RCC_OscConfig+0x36e>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	2b05      	cmp	r3, #5
 800119e:	d10c      	bne.n	80011ba <HAL_RCC_OscConfig+0x356>
 80011a0:	4b61      	ldr	r3, [pc, #388]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011a2:	6a1b      	ldr	r3, [r3, #32]
 80011a4:	4a60      	ldr	r2, [pc, #384]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011a6:	f043 0304 	orr.w	r3, r3, #4
 80011aa:	6213      	str	r3, [r2, #32]
 80011ac:	4b5e      	ldr	r3, [pc, #376]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011ae:	6a1b      	ldr	r3, [r3, #32]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6213      	str	r3, [r2, #32]
 80011b8:	e00b      	b.n	80011d2 <HAL_RCC_OscConfig+0x36e>
 80011ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011bc:	6a1b      	ldr	r3, [r3, #32]
 80011be:	4a5a      	ldr	r2, [pc, #360]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011c0:	f023 0301 	bic.w	r3, r3, #1
 80011c4:	6213      	str	r3, [r2, #32]
 80011c6:	4b58      	ldr	r3, [pc, #352]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011c8:	6a1b      	ldr	r3, [r3, #32]
 80011ca:	4a57      	ldr	r2, [pc, #348]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011cc:	f023 0304 	bic.w	r3, r3, #4
 80011d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d015      	beq.n	8001206 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011da:	f7ff fb9f 	bl	800091c <HAL_GetTick>
 80011de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011e0:	e00a      	b.n	80011f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e2:	f7ff fb9b 	bl	800091c <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e0b1      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011f8:	4b4b      	ldr	r3, [pc, #300]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80011fa:	6a1b      	ldr	r3, [r3, #32]
 80011fc:	f003 0302 	and.w	r3, r3, #2
 8001200:	2b00      	cmp	r3, #0
 8001202:	d0ee      	beq.n	80011e2 <HAL_RCC_OscConfig+0x37e>
 8001204:	e014      	b.n	8001230 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001206:	f7ff fb89 	bl	800091c <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800120c:	e00a      	b.n	8001224 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800120e:	f7ff fb85 	bl	800091c <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	f241 3288 	movw	r2, #5000	@ 0x1388
 800121c:	4293      	cmp	r3, r2
 800121e:	d901      	bls.n	8001224 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e09b      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001224:	4b40      	ldr	r3, [pc, #256]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001226:	6a1b      	ldr	r3, [r3, #32]
 8001228:	f003 0302 	and.w	r3, r3, #2
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1ee      	bne.n	800120e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001230:	7dfb      	ldrb	r3, [r7, #23]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d105      	bne.n	8001242 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001236:	4b3c      	ldr	r3, [pc, #240]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001238:	69db      	ldr	r3, [r3, #28]
 800123a:	4a3b      	ldr	r2, [pc, #236]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 800123c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001240:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	2b00      	cmp	r3, #0
 8001248:	f000 8087 	beq.w	800135a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800124c:	4b36      	ldr	r3, [pc, #216]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	f003 030c 	and.w	r3, r3, #12
 8001254:	2b08      	cmp	r3, #8
 8001256:	d061      	beq.n	800131c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69db      	ldr	r3, [r3, #28]
 800125c:	2b02      	cmp	r3, #2
 800125e:	d146      	bne.n	80012ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001260:	4b33      	ldr	r3, [pc, #204]	@ (8001330 <HAL_RCC_OscConfig+0x4cc>)
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001266:	f7ff fb59 	bl	800091c <HAL_GetTick>
 800126a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800126c:	e008      	b.n	8001280 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126e:	f7ff fb55 	bl	800091c <HAL_GetTick>
 8001272:	4602      	mov	r2, r0
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b02      	cmp	r3, #2
 800127a:	d901      	bls.n	8001280 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e06d      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001280:	4b29      	ldr	r3, [pc, #164]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001288:	2b00      	cmp	r3, #0
 800128a:	d1f0      	bne.n	800126e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a1b      	ldr	r3, [r3, #32]
 8001290:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001294:	d108      	bne.n	80012a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001296:	4b24      	ldr	r3, [pc, #144]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	4921      	ldr	r1, [pc, #132]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80012a4:	4313      	orrs	r3, r2
 80012a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a19      	ldr	r1, [r3, #32]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b8:	430b      	orrs	r3, r1
 80012ba:	491b      	ldr	r1, [pc, #108]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80012bc:	4313      	orrs	r3, r2
 80012be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012c0:	4b1b      	ldr	r3, [pc, #108]	@ (8001330 <HAL_RCC_OscConfig+0x4cc>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c6:	f7ff fb29 	bl	800091c <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012cc:	e008      	b.n	80012e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012ce:	f7ff fb25 	bl	800091c <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d901      	bls.n	80012e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e03d      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e0:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d0f0      	beq.n	80012ce <HAL_RCC_OscConfig+0x46a>
 80012ec:	e035      	b.n	800135a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <HAL_RCC_OscConfig+0x4cc>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f4:	f7ff fb12 	bl	800091c <HAL_GetTick>
 80012f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012fc:	f7ff fb0e 	bl	800091c <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b02      	cmp	r3, #2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e026      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_RCC_OscConfig+0x4c4>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001316:	2b00      	cmp	r3, #0
 8001318:	d1f0      	bne.n	80012fc <HAL_RCC_OscConfig+0x498>
 800131a:	e01e      	b.n	800135a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	69db      	ldr	r3, [r3, #28]
 8001320:	2b01      	cmp	r3, #1
 8001322:	d107      	bne.n	8001334 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	e019      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
 8001328:	40021000 	.word	0x40021000
 800132c:	40007000 	.word	0x40007000
 8001330:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001334:	4b0b      	ldr	r3, [pc, #44]	@ (8001364 <HAL_RCC_OscConfig+0x500>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a1b      	ldr	r3, [r3, #32]
 8001344:	429a      	cmp	r2, r3
 8001346:	d106      	bne.n	8001356 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001352:	429a      	cmp	r2, r3
 8001354:	d001      	beq.n	800135a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	e000      	b.n	800135c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800135a:	2300      	movs	r3, #0
}
 800135c:	4618      	mov	r0, r3
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40021000 	.word	0x40021000

08001368 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d101      	bne.n	800137c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001378:	2301      	movs	r3, #1
 800137a:	e0d0      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800137c:	4b6a      	ldr	r3, [pc, #424]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f003 0307 	and.w	r3, r3, #7
 8001384:	683a      	ldr	r2, [r7, #0]
 8001386:	429a      	cmp	r2, r3
 8001388:	d910      	bls.n	80013ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800138a:	4b67      	ldr	r3, [pc, #412]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f023 0207 	bic.w	r2, r3, #7
 8001392:	4965      	ldr	r1, [pc, #404]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	4313      	orrs	r3, r2
 8001398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800139a:	4b63      	ldr	r3, [pc, #396]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	683a      	ldr	r2, [r7, #0]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d001      	beq.n	80013ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0b8      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0302 	and.w	r3, r3, #2
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d020      	beq.n	80013fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d005      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013c4:	4b59      	ldr	r3, [pc, #356]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4a58      	ldr	r2, [pc, #352]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80013ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80013ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 0308 	and.w	r3, r3, #8
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d005      	beq.n	80013e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013dc:	4b53      	ldr	r3, [pc, #332]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	4a52      	ldr	r2, [pc, #328]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80013e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80013e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013e8:	4b50      	ldr	r3, [pc, #320]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	494d      	ldr	r1, [pc, #308]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	d040      	beq.n	8001488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d107      	bne.n	800141e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800140e:	4b47      	ldr	r3, [pc, #284]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d115      	bne.n	8001446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e07f      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b02      	cmp	r3, #2
 8001424:	d107      	bne.n	8001436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001426:	4b41      	ldr	r3, [pc, #260]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d109      	bne.n	8001446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e073      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001436:	4b3d      	ldr	r3, [pc, #244]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e06b      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001446:	4b39      	ldr	r3, [pc, #228]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f023 0203 	bic.w	r2, r3, #3
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	4936      	ldr	r1, [pc, #216]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001454:	4313      	orrs	r3, r2
 8001456:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001458:	f7ff fa60 	bl	800091c <HAL_GetTick>
 800145c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800145e:	e00a      	b.n	8001476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001460:	f7ff fa5c 	bl	800091c <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800146e:	4293      	cmp	r3, r2
 8001470:	d901      	bls.n	8001476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e053      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001476:	4b2d      	ldr	r3, [pc, #180]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f003 020c 	and.w	r2, r3, #12
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	429a      	cmp	r2, r3
 8001486:	d1eb      	bne.n	8001460 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001488:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0307 	and.w	r3, r3, #7
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	429a      	cmp	r2, r3
 8001494:	d210      	bcs.n	80014b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001496:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f023 0207 	bic.w	r2, r3, #7
 800149e:	4922      	ldr	r1, [pc, #136]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a6:	4b20      	ldr	r3, [pc, #128]	@ (8001528 <HAL_RCC_ClockConfig+0x1c0>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d001      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e032      	b.n	800151e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0304 	and.w	r3, r3, #4
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d008      	beq.n	80014d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014c4:	4b19      	ldr	r3, [pc, #100]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	4916      	ldr	r1, [pc, #88]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80014d2:	4313      	orrs	r3, r2
 80014d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0308 	and.w	r3, r3, #8
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d009      	beq.n	80014f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80014e2:	4b12      	ldr	r3, [pc, #72]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	691b      	ldr	r3, [r3, #16]
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	490e      	ldr	r1, [pc, #56]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80014f2:	4313      	orrs	r3, r2
 80014f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014f6:	f000 f821 	bl	800153c <HAL_RCC_GetSysClockFreq>
 80014fa:	4602      	mov	r2, r0
 80014fc:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <HAL_RCC_ClockConfig+0x1c4>)
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	091b      	lsrs	r3, r3, #4
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	490a      	ldr	r1, [pc, #40]	@ (8001530 <HAL_RCC_ClockConfig+0x1c8>)
 8001508:	5ccb      	ldrb	r3, [r1, r3]
 800150a:	fa22 f303 	lsr.w	r3, r2, r3
 800150e:	4a09      	ldr	r2, [pc, #36]	@ (8001534 <HAL_RCC_ClockConfig+0x1cc>)
 8001510:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001512:	4b09      	ldr	r3, [pc, #36]	@ (8001538 <HAL_RCC_ClockConfig+0x1d0>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff f9be 	bl	8000898 <HAL_InitTick>

  return HAL_OK;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3710      	adds	r7, #16
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40022000 	.word	0x40022000
 800152c:	40021000 	.word	0x40021000
 8001530:	08003614 	.word	0x08003614
 8001534:	20000000 	.word	0x20000000
 8001538:	20000004 	.word	0x20000004

0800153c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	2300      	movs	r3, #0
 8001548:	60bb      	str	r3, [r7, #8]
 800154a:	2300      	movs	r3, #0
 800154c:	617b      	str	r3, [r7, #20]
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001552:	2300      	movs	r3, #0
 8001554:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001556:	4b1e      	ldr	r3, [pc, #120]	@ (80015d0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f003 030c 	and.w	r3, r3, #12
 8001562:	2b04      	cmp	r3, #4
 8001564:	d002      	beq.n	800156c <HAL_RCC_GetSysClockFreq+0x30>
 8001566:	2b08      	cmp	r3, #8
 8001568:	d003      	beq.n	8001572 <HAL_RCC_GetSysClockFreq+0x36>
 800156a:	e027      	b.n	80015bc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800156c:	4b19      	ldr	r3, [pc, #100]	@ (80015d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800156e:	613b      	str	r3, [r7, #16]
      break;
 8001570:	e027      	b.n	80015c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	0c9b      	lsrs	r3, r3, #18
 8001576:	f003 030f 	and.w	r3, r3, #15
 800157a:	4a17      	ldr	r2, [pc, #92]	@ (80015d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800157c:	5cd3      	ldrb	r3, [r2, r3]
 800157e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001586:	2b00      	cmp	r3, #0
 8001588:	d010      	beq.n	80015ac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800158a:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <HAL_RCC_GetSysClockFreq+0x94>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	0c5b      	lsrs	r3, r3, #17
 8001590:	f003 0301 	and.w	r3, r3, #1
 8001594:	4a11      	ldr	r2, [pc, #68]	@ (80015dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001596:	5cd3      	ldrb	r3, [r2, r3]
 8001598:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a0d      	ldr	r2, [pc, #52]	@ (80015d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800159e:	fb03 f202 	mul.w	r2, r3, r2
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a8:	617b      	str	r3, [r7, #20]
 80015aa:	e004      	b.n	80015b6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a0c      	ldr	r2, [pc, #48]	@ (80015e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80015b0:	fb02 f303 	mul.w	r3, r2, r3
 80015b4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	613b      	str	r3, [r7, #16]
      break;
 80015ba:	e002      	b.n	80015c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015bc:	4b05      	ldr	r3, [pc, #20]	@ (80015d4 <HAL_RCC_GetSysClockFreq+0x98>)
 80015be:	613b      	str	r3, [r7, #16]
      break;
 80015c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015c2:	693b      	ldr	r3, [r7, #16]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	371c      	adds	r7, #28
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40021000 	.word	0x40021000
 80015d4:	007a1200 	.word	0x007a1200
 80015d8:	0800362c 	.word	0x0800362c
 80015dc:	0800363c 	.word	0x0800363c
 80015e0:	003d0900 	.word	0x003d0900

080015e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80015e8:	4b02      	ldr	r3, [pc, #8]	@ (80015f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80015ea:	681b      	ldr	r3, [r3, #0]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	20000000 	.word	0x20000000

080015f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015fc:	f7ff fff2 	bl	80015e4 <HAL_RCC_GetHCLKFreq>
 8001600:	4602      	mov	r2, r0
 8001602:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	0a1b      	lsrs	r3, r3, #8
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	4903      	ldr	r1, [pc, #12]	@ (800161c <HAL_RCC_GetPCLK1Freq+0x24>)
 800160e:	5ccb      	ldrb	r3, [r1, r3]
 8001610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001614:	4618      	mov	r0, r3
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40021000 	.word	0x40021000
 800161c:	08003624 	.word	0x08003624

08001620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001624:	f7ff ffde 	bl	80015e4 <HAL_RCC_GetHCLKFreq>
 8001628:	4602      	mov	r2, r0
 800162a:	4b05      	ldr	r3, [pc, #20]	@ (8001640 <HAL_RCC_GetPCLK2Freq+0x20>)
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	0adb      	lsrs	r3, r3, #11
 8001630:	f003 0307 	and.w	r3, r3, #7
 8001634:	4903      	ldr	r1, [pc, #12]	@ (8001644 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001636:	5ccb      	ldrb	r3, [r1, r3]
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800163c:	4618      	mov	r0, r3
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40021000 	.word	0x40021000
 8001644:	08003624 	.word	0x08003624

08001648 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001650:	4b0a      	ldr	r3, [pc, #40]	@ (800167c <RCC_Delay+0x34>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0a      	ldr	r2, [pc, #40]	@ (8001680 <RCC_Delay+0x38>)
 8001656:	fba2 2303 	umull	r2, r3, r2, r3
 800165a:	0a5b      	lsrs	r3, r3, #9
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	fb02 f303 	mul.w	r3, r2, r3
 8001662:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001664:	bf00      	nop
  }
  while (Delay --);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	1e5a      	subs	r2, r3, #1
 800166a:	60fa      	str	r2, [r7, #12]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f9      	bne.n	8001664 <RCC_Delay+0x1c>
}
 8001670:	bf00      	nop
 8001672:	bf00      	nop
 8001674:	3714      	adds	r7, #20
 8001676:	46bd      	mov	sp, r7
 8001678:	bc80      	pop	{r7}
 800167a:	4770      	bx	lr
 800167c:	20000000 	.word	0x20000000
 8001680:	10624dd3 	.word	0x10624dd3

08001684 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d101      	bne.n	8001696 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e041      	b.n	800171a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d106      	bne.n	80016b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7fe ff66 	bl	800057c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2202      	movs	r2, #2
 80016b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3304      	adds	r3, #4
 80016c0:	4619      	mov	r1, r3
 80016c2:	4610      	mov	r0, r2
 80016c4:	f000 fab2 	bl	8001c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2201      	movs	r2, #1
 80016d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2201      	movs	r2, #1
 80016f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2201      	movs	r2, #1
 80016fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2201      	movs	r2, #1
 8001704:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2201      	movs	r2, #1
 800170c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2201      	movs	r2, #1
 8001714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b082      	sub	sp, #8
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e041      	b.n	80017b8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800173a:	b2db      	uxtb	r3, r3
 800173c:	2b00      	cmp	r3, #0
 800173e:	d106      	bne.n	800174e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f839 	bl	80017c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2202      	movs	r2, #2
 8001752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	3304      	adds	r3, #4
 800175e:	4619      	mov	r1, r3
 8001760:	4610      	mov	r0, r2
 8001762:	f000 fa63 	bl	8001c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2201      	movs	r2, #1
 8001772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2201      	movs	r2, #1
 800179a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2201      	movs	r2, #1
 80017a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2201      	movs	r2, #1
 80017aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2201      	movs	r2, #1
 80017b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3708      	adds	r7, #8
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
	...

080017d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d109      	bne.n	80017f8 <HAL_TIM_PWM_Start+0x24>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	bf14      	ite	ne
 80017f0:	2301      	movne	r3, #1
 80017f2:	2300      	moveq	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	e022      	b.n	800183e <HAL_TIM_PWM_Start+0x6a>
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	d109      	bne.n	8001812 <HAL_TIM_PWM_Start+0x3e>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b01      	cmp	r3, #1
 8001808:	bf14      	ite	ne
 800180a:	2301      	movne	r3, #1
 800180c:	2300      	moveq	r3, #0
 800180e:	b2db      	uxtb	r3, r3
 8001810:	e015      	b.n	800183e <HAL_TIM_PWM_Start+0x6a>
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	2b08      	cmp	r3, #8
 8001816:	d109      	bne.n	800182c <HAL_TIM_PWM_Start+0x58>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800181e:	b2db      	uxtb	r3, r3
 8001820:	2b01      	cmp	r3, #1
 8001822:	bf14      	ite	ne
 8001824:	2301      	movne	r3, #1
 8001826:	2300      	moveq	r3, #0
 8001828:	b2db      	uxtb	r3, r3
 800182a:	e008      	b.n	800183e <HAL_TIM_PWM_Start+0x6a>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001832:	b2db      	uxtb	r3, r3
 8001834:	2b01      	cmp	r3, #1
 8001836:	bf14      	ite	ne
 8001838:	2301      	movne	r3, #1
 800183a:	2300      	moveq	r3, #0
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e05e      	b.n	8001904 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d104      	bne.n	8001856 <HAL_TIM_PWM_Start+0x82>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2202      	movs	r2, #2
 8001850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001854:	e013      	b.n	800187e <HAL_TIM_PWM_Start+0xaa>
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	2b04      	cmp	r3, #4
 800185a:	d104      	bne.n	8001866 <HAL_TIM_PWM_Start+0x92>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2202      	movs	r2, #2
 8001860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001864:	e00b      	b.n	800187e <HAL_TIM_PWM_Start+0xaa>
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	2b08      	cmp	r3, #8
 800186a:	d104      	bne.n	8001876 <HAL_TIM_PWM_Start+0xa2>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2202      	movs	r2, #2
 8001870:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001874:	e003      	b.n	800187e <HAL_TIM_PWM_Start+0xaa>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2202      	movs	r2, #2
 800187a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	2201      	movs	r2, #1
 8001884:	6839      	ldr	r1, [r7, #0]
 8001886:	4618      	mov	r0, r3
 8001888:	f000 fc5c 	bl	8002144 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1e      	ldr	r2, [pc, #120]	@ (800190c <HAL_TIM_PWM_Start+0x138>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d107      	bne.n	80018a6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a18      	ldr	r2, [pc, #96]	@ (800190c <HAL_TIM_PWM_Start+0x138>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d00e      	beq.n	80018ce <HAL_TIM_PWM_Start+0xfa>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018b8:	d009      	beq.n	80018ce <HAL_TIM_PWM_Start+0xfa>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4a14      	ldr	r2, [pc, #80]	@ (8001910 <HAL_TIM_PWM_Start+0x13c>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d004      	beq.n	80018ce <HAL_TIM_PWM_Start+0xfa>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <HAL_TIM_PWM_Start+0x140>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d111      	bne.n	80018f2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2b06      	cmp	r3, #6
 80018de:	d010      	beq.n	8001902 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f042 0201 	orr.w	r2, r2, #1
 80018ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018f0:	e007      	b.n	8001902 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f042 0201 	orr.w	r2, r2, #1
 8001900:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001902:	2300      	movs	r3, #0
}
 8001904:	4618      	mov	r0, r3
 8001906:	3710      	adds	r7, #16
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40012c00 	.word	0x40012c00
 8001910:	40000400 	.word	0x40000400
 8001914:	40000800 	.word	0x40000800

08001918 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001924:	2300      	movs	r3, #0
 8001926:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800192e:	2b01      	cmp	r3, #1
 8001930:	d101      	bne.n	8001936 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001932:	2302      	movs	r3, #2
 8001934:	e0ae      	b.n	8001a94 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2201      	movs	r2, #1
 800193a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b0c      	cmp	r3, #12
 8001942:	f200 809f 	bhi.w	8001a84 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001946:	a201      	add	r2, pc, #4	@ (adr r2, 800194c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800194c:	08001981 	.word	0x08001981
 8001950:	08001a85 	.word	0x08001a85
 8001954:	08001a85 	.word	0x08001a85
 8001958:	08001a85 	.word	0x08001a85
 800195c:	080019c1 	.word	0x080019c1
 8001960:	08001a85 	.word	0x08001a85
 8001964:	08001a85 	.word	0x08001a85
 8001968:	08001a85 	.word	0x08001a85
 800196c:	08001a03 	.word	0x08001a03
 8001970:	08001a85 	.word	0x08001a85
 8001974:	08001a85 	.word	0x08001a85
 8001978:	08001a85 	.word	0x08001a85
 800197c:	08001a43 	.word	0x08001a43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	4618      	mov	r0, r3
 8001988:	f000 f9be 	bl	8001d08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	699a      	ldr	r2, [r3, #24]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f042 0208 	orr.w	r2, r2, #8
 800199a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	699a      	ldr	r2, [r3, #24]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f022 0204 	bic.w	r2, r2, #4
 80019aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6999      	ldr	r1, [r3, #24]
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	691a      	ldr	r2, [r3, #16]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	430a      	orrs	r2, r1
 80019bc:	619a      	str	r2, [r3, #24]
      break;
 80019be:	e064      	b.n	8001a8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	68b9      	ldr	r1, [r7, #8]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 fa04 	bl	8001dd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	699a      	ldr	r2, [r3, #24]
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80019da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	699a      	ldr	r2, [r3, #24]
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80019ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6999      	ldr	r1, [r3, #24]
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	691b      	ldr	r3, [r3, #16]
 80019f6:	021a      	lsls	r2, r3, #8
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	430a      	orrs	r2, r1
 80019fe:	619a      	str	r2, [r3, #24]
      break;
 8001a00:	e043      	b.n	8001a8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68b9      	ldr	r1, [r7, #8]
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f000 fa4d 	bl	8001ea8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	69da      	ldr	r2, [r3, #28]
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f042 0208 	orr.w	r2, r2, #8
 8001a1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	69da      	ldr	r2, [r3, #28]
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 0204 	bic.w	r2, r2, #4
 8001a2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	69d9      	ldr	r1, [r3, #28]
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	691a      	ldr	r2, [r3, #16]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	61da      	str	r2, [r3, #28]
      break;
 8001a40:	e023      	b.n	8001a8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68b9      	ldr	r1, [r7, #8]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 fa97 	bl	8001f7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	69da      	ldr	r2, [r3, #28]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	69da      	ldr	r2, [r3, #28]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	69d9      	ldr	r1, [r3, #28]
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	691b      	ldr	r3, [r3, #16]
 8001a78:	021a      	lsls	r2, r3, #8
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	61da      	str	r2, [r3, #28]
      break;
 8001a82:	e002      	b.n	8001a8a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	75fb      	strb	r3, [r7, #23]
      break;
 8001a88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3718      	adds	r7, #24
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <HAL_TIM_ConfigClockSource+0x1c>
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	e0b4      	b.n	8001c22 <HAL_TIM_ConfigClockSource+0x186>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2201      	movs	r2, #1
 8001abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001ad6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001ade:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68ba      	ldr	r2, [r7, #8]
 8001ae6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001af0:	d03e      	beq.n	8001b70 <HAL_TIM_ConfigClockSource+0xd4>
 8001af2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001af6:	f200 8087 	bhi.w	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001afa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001afe:	f000 8086 	beq.w	8001c0e <HAL_TIM_ConfigClockSource+0x172>
 8001b02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b06:	d87f      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b08:	2b70      	cmp	r3, #112	@ 0x70
 8001b0a:	d01a      	beq.n	8001b42 <HAL_TIM_ConfigClockSource+0xa6>
 8001b0c:	2b70      	cmp	r3, #112	@ 0x70
 8001b0e:	d87b      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b10:	2b60      	cmp	r3, #96	@ 0x60
 8001b12:	d050      	beq.n	8001bb6 <HAL_TIM_ConfigClockSource+0x11a>
 8001b14:	2b60      	cmp	r3, #96	@ 0x60
 8001b16:	d877      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b18:	2b50      	cmp	r3, #80	@ 0x50
 8001b1a:	d03c      	beq.n	8001b96 <HAL_TIM_ConfigClockSource+0xfa>
 8001b1c:	2b50      	cmp	r3, #80	@ 0x50
 8001b1e:	d873      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b20:	2b40      	cmp	r3, #64	@ 0x40
 8001b22:	d058      	beq.n	8001bd6 <HAL_TIM_ConfigClockSource+0x13a>
 8001b24:	2b40      	cmp	r3, #64	@ 0x40
 8001b26:	d86f      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b28:	2b30      	cmp	r3, #48	@ 0x30
 8001b2a:	d064      	beq.n	8001bf6 <HAL_TIM_ConfigClockSource+0x15a>
 8001b2c:	2b30      	cmp	r3, #48	@ 0x30
 8001b2e:	d86b      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b30:	2b20      	cmp	r3, #32
 8001b32:	d060      	beq.n	8001bf6 <HAL_TIM_ConfigClockSource+0x15a>
 8001b34:	2b20      	cmp	r3, #32
 8001b36:	d867      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d05c      	beq.n	8001bf6 <HAL_TIM_ConfigClockSource+0x15a>
 8001b3c:	2b10      	cmp	r3, #16
 8001b3e:	d05a      	beq.n	8001bf6 <HAL_TIM_ConfigClockSource+0x15a>
 8001b40:	e062      	b.n	8001c08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001b52:	f000 fad8 	bl	8002106 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001b64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68ba      	ldr	r2, [r7, #8]
 8001b6c:	609a      	str	r2, [r3, #8]
      break;
 8001b6e:	e04f      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001b80:	f000 fac1 	bl	8002106 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689a      	ldr	r2, [r3, #8]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b92:	609a      	str	r2, [r3, #8]
      break;
 8001b94:	e03c      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	f000 fa38 	bl	8002018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2150      	movs	r1, #80	@ 0x50
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f000 fa8f 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001bb4:	e02c      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	f000 fa56 	bl	8002074 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2160      	movs	r1, #96	@ 0x60
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f000 fa7f 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001bd4:	e01c      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001be2:	461a      	mov	r2, r3
 8001be4:	f000 fa18 	bl	8002018 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2140      	movs	r1, #64	@ 0x40
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fa6f 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001bf4:	e00c      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4610      	mov	r0, r2
 8001c02:	f000 fa66 	bl	80020d2 <TIM_ITRx_SetConfig>
      break;
 8001c06:	e003      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8001c0c:	e000      	b.n	8001c10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001c0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
	...

08001c2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a2f      	ldr	r2, [pc, #188]	@ (8001cfc <TIM_Base_SetConfig+0xd0>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d00b      	beq.n	8001c5c <TIM_Base_SetConfig+0x30>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c4a:	d007      	beq.n	8001c5c <TIM_Base_SetConfig+0x30>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a2c      	ldr	r2, [pc, #176]	@ (8001d00 <TIM_Base_SetConfig+0xd4>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d003      	beq.n	8001c5c <TIM_Base_SetConfig+0x30>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a2b      	ldr	r2, [pc, #172]	@ (8001d04 <TIM_Base_SetConfig+0xd8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d108      	bne.n	8001c6e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	68fa      	ldr	r2, [r7, #12]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a22      	ldr	r2, [pc, #136]	@ (8001cfc <TIM_Base_SetConfig+0xd0>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d00b      	beq.n	8001c8e <TIM_Base_SetConfig+0x62>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c7c:	d007      	beq.n	8001c8e <TIM_Base_SetConfig+0x62>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a1f      	ldr	r2, [pc, #124]	@ (8001d00 <TIM_Base_SetConfig+0xd4>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d003      	beq.n	8001c8e <TIM_Base_SetConfig+0x62>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a1e      	ldr	r2, [pc, #120]	@ (8001d04 <TIM_Base_SetConfig+0xd8>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d108      	bne.n	8001ca0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	695b      	ldr	r3, [r3, #20]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <TIM_Base_SetConfig+0xd0>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d103      	bne.n	8001cd4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	691a      	ldr	r2, [r3, #16]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d005      	beq.n	8001cf2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	f023 0201 	bic.w	r2, r3, #1
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	611a      	str	r2, [r3, #16]
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3714      	adds	r7, #20
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr
 8001cfc:	40012c00 	.word	0x40012c00
 8001d00:	40000400 	.word	0x40000400
 8001d04:	40000800 	.word	0x40000800

08001d08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
 8001d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a1b      	ldr	r3, [r3, #32]
 8001d1c:	f023 0201 	bic.w	r2, r3, #1
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699b      	ldr	r3, [r3, #24]
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f023 0303 	bic.w	r3, r3, #3
 8001d3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	f023 0302 	bic.w	r3, r3, #2
 8001d50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	697a      	ldr	r2, [r7, #20]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001dd0 <TIM_OC1_SetConfig+0xc8>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d10c      	bne.n	8001d7e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	f023 0308 	bic.w	r3, r3, #8
 8001d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	f023 0304 	bic.w	r3, r3, #4
 8001d7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a13      	ldr	r2, [pc, #76]	@ (8001dd0 <TIM_OC1_SetConfig+0xc8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d111      	bne.n	8001daa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001d94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	693a      	ldr	r2, [r7, #16]
 8001dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	697a      	ldr	r2, [r7, #20]
 8001dc2:	621a      	str	r2, [r3, #32]
}
 8001dc4:	bf00      	nop
 8001dc6:	371c      	adds	r7, #28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40012c00 	.word	0x40012c00

08001dd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b087      	sub	sp, #28
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a1b      	ldr	r3, [r3, #32]
 8001de2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6a1b      	ldr	r3, [r3, #32]
 8001de8:	f023 0210 	bic.w	r2, r3, #16
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	021b      	lsls	r3, r3, #8
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	f023 0320 	bic.w	r3, r3, #32
 8001e1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea4 <TIM_OC2_SetConfig+0xd0>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d10d      	bne.n	8001e50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	011b      	lsls	r3, r3, #4
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	4313      	orrs	r3, r2
 8001e46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a14      	ldr	r2, [pc, #80]	@ (8001ea4 <TIM_OC2_SetConfig+0xd0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d113      	bne.n	8001e80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001e5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001e66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4313      	orrs	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	697a      	ldr	r2, [r7, #20]
 8001e98:	621a      	str	r2, [r3, #32]
}
 8001e9a:	bf00      	nop
 8001e9c:	371c      	adds	r7, #28
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr
 8001ea4:	40012c00 	.word	0x40012c00

08001ea8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b087      	sub	sp, #28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
 8001eb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f023 0303 	bic.w	r3, r3, #3
 8001ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001ef0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	021b      	lsls	r3, r3, #8
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a1d      	ldr	r2, [pc, #116]	@ (8001f78 <TIM_OC3_SetConfig+0xd0>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d10d      	bne.n	8001f22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001f0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	021b      	lsls	r3, r3, #8
 8001f14:	697a      	ldr	r2, [r7, #20]
 8001f16:	4313      	orrs	r3, r2
 8001f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a14      	ldr	r2, [pc, #80]	@ (8001f78 <TIM_OC3_SetConfig+0xd0>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d113      	bne.n	8001f52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001f38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	695b      	ldr	r3, [r3, #20]
 8001f3e:	011b      	lsls	r3, r3, #4
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	011b      	lsls	r3, r3, #4
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685a      	ldr	r2, [r3, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	697a      	ldr	r2, [r7, #20]
 8001f6a:	621a      	str	r2, [r3, #32]
}
 8001f6c:	bf00      	nop
 8001f6e:	371c      	adds	r7, #28
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40012c00 	.word	0x40012c00

08001f7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001fc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	031b      	lsls	r3, r3, #12
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a0f      	ldr	r2, [pc, #60]	@ (8002014 <TIM_OC4_SetConfig+0x98>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d109      	bne.n	8001ff0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001fe2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	019b      	lsls	r3, r3, #6
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	697a      	ldr	r2, [r7, #20]
 8001ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	68fa      	ldr	r2, [r7, #12]
 8001ffa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	693a      	ldr	r2, [r7, #16]
 8002008:	621a      	str	r2, [r3, #32]
}
 800200a:	bf00      	nop
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr
 8002014:	40012c00 	.word	0x40012c00

08002018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	f023 0201 	bic.w	r2, r3, #1
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	699b      	ldr	r3, [r3, #24]
 800203a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002042:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	4313      	orrs	r3, r2
 800204c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f023 030a 	bic.w	r3, r3, #10
 8002054:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	4313      	orrs	r3, r2
 800205c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	621a      	str	r2, [r3, #32]
}
 800206a:	bf00      	nop
 800206c:	371c      	adds	r7, #28
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr

08002074 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	f023 0210 	bic.w	r2, r3, #16
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800209e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	031b      	lsls	r3, r3, #12
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80020b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	011b      	lsls	r3, r3, #4
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	621a      	str	r2, [r3, #32]
}
 80020c8:	bf00      	nop
 80020ca:	371c      	adds	r7, #28
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr

080020d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
 80020da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020ea:	683a      	ldr	r2, [r7, #0]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	f043 0307 	orr.w	r3, r3, #7
 80020f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	609a      	str	r2, [r3, #8]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr

08002106 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002106:	b480      	push	{r7}
 8002108:	b087      	sub	sp, #28
 800210a:	af00      	add	r7, sp, #0
 800210c:	60f8      	str	r0, [r7, #12]
 800210e:	60b9      	str	r1, [r7, #8]
 8002110:	607a      	str	r2, [r7, #4]
 8002112:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002120:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	021a      	lsls	r2, r3, #8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	431a      	orrs	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	4313      	orrs	r3, r2
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	4313      	orrs	r3, r2
 8002132:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	697a      	ldr	r2, [r7, #20]
 8002138:	609a      	str	r2, [r3, #8]
}
 800213a:	bf00      	nop
 800213c:	371c      	adds	r7, #28
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002144:	b480      	push	{r7}
 8002146:	b087      	sub	sp, #28
 8002148:	af00      	add	r7, sp, #0
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f003 031f 	and.w	r3, r3, #31
 8002156:	2201      	movs	r2, #1
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6a1a      	ldr	r2, [r3, #32]
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	43db      	mvns	r3, r3
 8002166:	401a      	ands	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6a1a      	ldr	r2, [r3, #32]
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	f003 031f 	and.w	r3, r3, #31
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	fa01 f303 	lsl.w	r3, r1, r3
 800217c:	431a      	orrs	r2, r3
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	621a      	str	r2, [r3, #32]
}
 8002182:	bf00      	nop
 8002184:	371c      	adds	r7, #28
 8002186:	46bd      	mov	sp, r7
 8002188:	bc80      	pop	{r7}
 800218a:	4770      	bx	lr

0800218c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e046      	b.n	8002232 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2202      	movs	r2, #2
 80021b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4313      	orrs	r3, r2
 80021d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68fa      	ldr	r2, [r7, #12]
 80021dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4a16      	ldr	r2, [pc, #88]	@ (800223c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d00e      	beq.n	8002206 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021f0:	d009      	beq.n	8002206 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a12      	ldr	r2, [pc, #72]	@ (8002240 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d004      	beq.n	8002206 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a10      	ldr	r2, [pc, #64]	@ (8002244 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d10c      	bne.n	8002220 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800220c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	68ba      	ldr	r2, [r7, #8]
 8002214:	4313      	orrs	r3, r2
 8002216:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3714      	adds	r7, #20
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr
 800223c:	40012c00 	.word	0x40012c00
 8002240:	40000400 	.word	0x40000400
 8002244:	40000800 	.word	0x40000800

08002248 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e042      	b.n	80022e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d106      	bne.n	8002274 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7fe f9d4 	bl	800061c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2224      	movs	r2, #36	@ 0x24
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800228a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	f000 f971 	bl	8002574 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691a      	ldr	r2, [r3, #16]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80022a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	695a      	ldr	r2, [r3, #20]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80022b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68da      	ldr	r2, [r3, #12]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80022c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2220      	movs	r2, #32
 80022cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2220      	movs	r2, #32
 80022d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80022de:	2300      	movs	r3, #0
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3708      	adds	r7, #8
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af02      	add	r7, sp, #8
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	603b      	str	r3, [r7, #0]
 80022f4:	4613      	mov	r3, r2
 80022f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b20      	cmp	r3, #32
 8002306:	d175      	bne.n	80023f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <HAL_UART_Transmit+0x2c>
 800230e:	88fb      	ldrh	r3, [r7, #6]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e06e      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2221      	movs	r2, #33	@ 0x21
 8002322:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002326:	f7fe faf9 	bl	800091c <HAL_GetTick>
 800232a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	88fa      	ldrh	r2, [r7, #6]
 8002330:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	88fa      	ldrh	r2, [r7, #6]
 8002336:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002340:	d108      	bne.n	8002354 <HAL_UART_Transmit+0x6c>
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d104      	bne.n	8002354 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800234a:	2300      	movs	r3, #0
 800234c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	61bb      	str	r3, [r7, #24]
 8002352:	e003      	b.n	800235c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002358:	2300      	movs	r3, #0
 800235a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800235c:	e02e      	b.n	80023bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	2200      	movs	r2, #0
 8002366:	2180      	movs	r1, #128	@ 0x80
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f000 f848 	bl	80023fe <UART_WaitOnFlagUntilTimeout>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2220      	movs	r2, #32
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e03a      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10b      	bne.n	800239e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002386:	69bb      	ldr	r3, [r7, #24]
 8002388:	881b      	ldrh	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002394:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	3302      	adds	r3, #2
 800239a:	61bb      	str	r3, [r7, #24]
 800239c:	e007      	b.n	80023ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800239e:	69fb      	ldr	r3, [r7, #28]
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80023a8:	69fb      	ldr	r3, [r7, #28]
 80023aa:	3301      	adds	r3, #1
 80023ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	3b01      	subs	r3, #1
 80023b6:	b29a      	uxth	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1cb      	bne.n	800235e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	2200      	movs	r2, #0
 80023ce:	2140      	movs	r1, #64	@ 0x40
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f814 	bl	80023fe <UART_WaitOnFlagUntilTimeout>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d005      	beq.n	80023e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2220      	movs	r2, #32
 80023e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e006      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2220      	movs	r2, #32
 80023ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	e000      	b.n	80023f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80023f4:	2302      	movs	r3, #2
  }
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3720      	adds	r7, #32
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b086      	sub	sp, #24
 8002402:	af00      	add	r7, sp, #0
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	4613      	mov	r3, r2
 800240c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800240e:	e03b      	b.n	8002488 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002410:	6a3b      	ldr	r3, [r7, #32]
 8002412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002416:	d037      	beq.n	8002488 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002418:	f7fe fa80 	bl	800091c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	6a3a      	ldr	r2, [r7, #32]
 8002424:	429a      	cmp	r2, r3
 8002426:	d302      	bcc.n	800242e <UART_WaitOnFlagUntilTimeout+0x30>
 8002428:	6a3b      	ldr	r3, [r7, #32]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d101      	bne.n	8002432 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e03a      	b.n	80024a8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f003 0304 	and.w	r3, r3, #4
 800243c:	2b00      	cmp	r3, #0
 800243e:	d023      	beq.n	8002488 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	2b80      	cmp	r3, #128	@ 0x80
 8002444:	d020      	beq.n	8002488 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	2b40      	cmp	r3, #64	@ 0x40
 800244a:	d01d      	beq.n	8002488 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0308 	and.w	r3, r3, #8
 8002456:	2b08      	cmp	r3, #8
 8002458:	d116      	bne.n	8002488 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800245a:	2300      	movs	r3, #0
 800245c:	617b      	str	r3, [r7, #20]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	617b      	str	r3, [r7, #20]
 800246e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 f81d 	bl	80024b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2208      	movs	r2, #8
 800247a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e00f      	b.n	80024a8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	4013      	ands	r3, r2
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	429a      	cmp	r2, r3
 8002496:	bf0c      	ite	eq
 8002498:	2301      	moveq	r3, #1
 800249a:	2300      	movne	r3, #0
 800249c:	b2db      	uxtb	r3, r3
 800249e:	461a      	mov	r2, r3
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d0b4      	beq.n	8002410 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b095      	sub	sp, #84	@ 0x54
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	330c      	adds	r3, #12
 80024be:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80024c2:	e853 3f00 	ldrex	r3, [r3]
 80024c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80024c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80024ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80024ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	330c      	adds	r3, #12
 80024d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80024d8:	643a      	str	r2, [r7, #64]	@ 0x40
 80024da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80024de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80024e0:	e841 2300 	strex	r3, r2, [r1]
 80024e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80024e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1e5      	bne.n	80024b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	3314      	adds	r3, #20
 80024f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f4:	6a3b      	ldr	r3, [r7, #32]
 80024f6:	e853 3f00 	ldrex	r3, [r3]
 80024fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	f023 0301 	bic.w	r3, r3, #1
 8002502:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	3314      	adds	r3, #20
 800250a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800250c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800250e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002510:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002512:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002514:	e841 2300 	strex	r3, r2, [r1]
 8002518:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1e5      	bne.n	80024ec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002524:	2b01      	cmp	r3, #1
 8002526:	d119      	bne.n	800255c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	330c      	adds	r3, #12
 800252e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	e853 3f00 	ldrex	r3, [r3]
 8002536:	60bb      	str	r3, [r7, #8]
   return(result);
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	f023 0310 	bic.w	r3, r3, #16
 800253e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	330c      	adds	r3, #12
 8002546:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002548:	61ba      	str	r2, [r7, #24]
 800254a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800254c:	6979      	ldr	r1, [r7, #20]
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	e841 2300 	strex	r3, r2, [r1]
 8002554:	613b      	str	r3, [r7, #16]
   return(result);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1e5      	bne.n	8002528 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2220      	movs	r2, #32
 8002560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800256a:	bf00      	nop
 800256c:	3754      	adds	r7, #84	@ 0x54
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	691b      	ldr	r3, [r3, #16]
 8002582:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	691b      	ldr	r3, [r3, #16]
 800259a:	431a      	orrs	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	695b      	ldr	r3, [r3, #20]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80025ae:	f023 030c 	bic.w	r3, r3, #12
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6812      	ldr	r2, [r2, #0]
 80025b6:	68b9      	ldr	r1, [r7, #8]
 80025b8:	430b      	orrs	r3, r1
 80025ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	699a      	ldr	r2, [r3, #24]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a2c      	ldr	r2, [pc, #176]	@ (8002688 <UART_SetConfig+0x114>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d103      	bne.n	80025e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80025dc:	f7ff f820 	bl	8001620 <HAL_RCC_GetPCLK2Freq>
 80025e0:	60f8      	str	r0, [r7, #12]
 80025e2:	e002      	b.n	80025ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80025e4:	f7ff f808 	bl	80015f8 <HAL_RCC_GetPCLK1Freq>
 80025e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80025ea:	68fa      	ldr	r2, [r7, #12]
 80025ec:	4613      	mov	r3, r2
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	4413      	add	r3, r2
 80025f2:	009a      	lsls	r2, r3, #2
 80025f4:	441a      	add	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002600:	4a22      	ldr	r2, [pc, #136]	@ (800268c <UART_SetConfig+0x118>)
 8002602:	fba2 2303 	umull	r2, r3, r2, r3
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	0119      	lsls	r1, r3, #4
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	009a      	lsls	r2, r3, #2
 8002614:	441a      	add	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002620:	4b1a      	ldr	r3, [pc, #104]	@ (800268c <UART_SetConfig+0x118>)
 8002622:	fba3 0302 	umull	r0, r3, r3, r2
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	2064      	movs	r0, #100	@ 0x64
 800262a:	fb00 f303 	mul.w	r3, r0, r3
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	3332      	adds	r3, #50	@ 0x32
 8002634:	4a15      	ldr	r2, [pc, #84]	@ (800268c <UART_SetConfig+0x118>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	095b      	lsrs	r3, r3, #5
 800263c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002640:	4419      	add	r1, r3
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	4613      	mov	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4413      	add	r3, r2
 800264a:	009a      	lsls	r2, r3, #2
 800264c:	441a      	add	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	fbb2 f2f3 	udiv	r2, r2, r3
 8002658:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <UART_SetConfig+0x118>)
 800265a:	fba3 0302 	umull	r0, r3, r3, r2
 800265e:	095b      	lsrs	r3, r3, #5
 8002660:	2064      	movs	r0, #100	@ 0x64
 8002662:	fb00 f303 	mul.w	r3, r0, r3
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	3332      	adds	r3, #50	@ 0x32
 800266c:	4a07      	ldr	r2, [pc, #28]	@ (800268c <UART_SetConfig+0x118>)
 800266e:	fba2 2303 	umull	r2, r3, r2, r3
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	f003 020f 	and.w	r2, r3, #15
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	440a      	add	r2, r1
 800267e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002680:	bf00      	nop
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}
 8002688:	40013800 	.word	0x40013800
 800268c:	51eb851f 	.word	0x51eb851f

08002690 <std>:
 8002690:	2300      	movs	r3, #0
 8002692:	b510      	push	{r4, lr}
 8002694:	4604      	mov	r4, r0
 8002696:	e9c0 3300 	strd	r3, r3, [r0]
 800269a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800269e:	6083      	str	r3, [r0, #8]
 80026a0:	8181      	strh	r1, [r0, #12]
 80026a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80026a4:	81c2      	strh	r2, [r0, #14]
 80026a6:	6183      	str	r3, [r0, #24]
 80026a8:	4619      	mov	r1, r3
 80026aa:	2208      	movs	r2, #8
 80026ac:	305c      	adds	r0, #92	@ 0x5c
 80026ae:	f000 f9f9 	bl	8002aa4 <memset>
 80026b2:	4b0d      	ldr	r3, [pc, #52]	@ (80026e8 <std+0x58>)
 80026b4:	6224      	str	r4, [r4, #32]
 80026b6:	6263      	str	r3, [r4, #36]	@ 0x24
 80026b8:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <std+0x5c>)
 80026ba:	62a3      	str	r3, [r4, #40]	@ 0x28
 80026bc:	4b0c      	ldr	r3, [pc, #48]	@ (80026f0 <std+0x60>)
 80026be:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80026c0:	4b0c      	ldr	r3, [pc, #48]	@ (80026f4 <std+0x64>)
 80026c2:	6323      	str	r3, [r4, #48]	@ 0x30
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <std+0x68>)
 80026c6:	429c      	cmp	r4, r3
 80026c8:	d006      	beq.n	80026d8 <std+0x48>
 80026ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80026ce:	4294      	cmp	r4, r2
 80026d0:	d002      	beq.n	80026d8 <std+0x48>
 80026d2:	33d0      	adds	r3, #208	@ 0xd0
 80026d4:	429c      	cmp	r4, r3
 80026d6:	d105      	bne.n	80026e4 <std+0x54>
 80026d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80026dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026e0:	f000 ba58 	b.w	8002b94 <__retarget_lock_init_recursive>
 80026e4:	bd10      	pop	{r4, pc}
 80026e6:	bf00      	nop
 80026e8:	080028f5 	.word	0x080028f5
 80026ec:	08002917 	.word	0x08002917
 80026f0:	0800294f 	.word	0x0800294f
 80026f4:	08002973 	.word	0x08002973
 80026f8:	2000011c 	.word	0x2000011c

080026fc <stdio_exit_handler>:
 80026fc:	4a02      	ldr	r2, [pc, #8]	@ (8002708 <stdio_exit_handler+0xc>)
 80026fe:	4903      	ldr	r1, [pc, #12]	@ (800270c <stdio_exit_handler+0x10>)
 8002700:	4803      	ldr	r0, [pc, #12]	@ (8002710 <stdio_exit_handler+0x14>)
 8002702:	f000 b869 	b.w	80027d8 <_fwalk_sglue>
 8002706:	bf00      	nop
 8002708:	2000000c 	.word	0x2000000c
 800270c:	08003429 	.word	0x08003429
 8002710:	2000001c 	.word	0x2000001c

08002714 <cleanup_stdio>:
 8002714:	6841      	ldr	r1, [r0, #4]
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <cleanup_stdio+0x34>)
 8002718:	b510      	push	{r4, lr}
 800271a:	4299      	cmp	r1, r3
 800271c:	4604      	mov	r4, r0
 800271e:	d001      	beq.n	8002724 <cleanup_stdio+0x10>
 8002720:	f000 fe82 	bl	8003428 <_fflush_r>
 8002724:	68a1      	ldr	r1, [r4, #8]
 8002726:	4b09      	ldr	r3, [pc, #36]	@ (800274c <cleanup_stdio+0x38>)
 8002728:	4299      	cmp	r1, r3
 800272a:	d002      	beq.n	8002732 <cleanup_stdio+0x1e>
 800272c:	4620      	mov	r0, r4
 800272e:	f000 fe7b 	bl	8003428 <_fflush_r>
 8002732:	68e1      	ldr	r1, [r4, #12]
 8002734:	4b06      	ldr	r3, [pc, #24]	@ (8002750 <cleanup_stdio+0x3c>)
 8002736:	4299      	cmp	r1, r3
 8002738:	d004      	beq.n	8002744 <cleanup_stdio+0x30>
 800273a:	4620      	mov	r0, r4
 800273c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002740:	f000 be72 	b.w	8003428 <_fflush_r>
 8002744:	bd10      	pop	{r4, pc}
 8002746:	bf00      	nop
 8002748:	2000011c 	.word	0x2000011c
 800274c:	20000184 	.word	0x20000184
 8002750:	200001ec 	.word	0x200001ec

08002754 <global_stdio_init.part.0>:
 8002754:	b510      	push	{r4, lr}
 8002756:	4b0b      	ldr	r3, [pc, #44]	@ (8002784 <global_stdio_init.part.0+0x30>)
 8002758:	4c0b      	ldr	r4, [pc, #44]	@ (8002788 <global_stdio_init.part.0+0x34>)
 800275a:	4a0c      	ldr	r2, [pc, #48]	@ (800278c <global_stdio_init.part.0+0x38>)
 800275c:	4620      	mov	r0, r4
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	2104      	movs	r1, #4
 8002762:	2200      	movs	r2, #0
 8002764:	f7ff ff94 	bl	8002690 <std>
 8002768:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800276c:	2201      	movs	r2, #1
 800276e:	2109      	movs	r1, #9
 8002770:	f7ff ff8e 	bl	8002690 <std>
 8002774:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002778:	2202      	movs	r2, #2
 800277a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800277e:	2112      	movs	r1, #18
 8002780:	f7ff bf86 	b.w	8002690 <std>
 8002784:	20000254 	.word	0x20000254
 8002788:	2000011c 	.word	0x2000011c
 800278c:	080026fd 	.word	0x080026fd

08002790 <__sfp_lock_acquire>:
 8002790:	4801      	ldr	r0, [pc, #4]	@ (8002798 <__sfp_lock_acquire+0x8>)
 8002792:	f000 ba00 	b.w	8002b96 <__retarget_lock_acquire_recursive>
 8002796:	bf00      	nop
 8002798:	2000025d 	.word	0x2000025d

0800279c <__sfp_lock_release>:
 800279c:	4801      	ldr	r0, [pc, #4]	@ (80027a4 <__sfp_lock_release+0x8>)
 800279e:	f000 b9fb 	b.w	8002b98 <__retarget_lock_release_recursive>
 80027a2:	bf00      	nop
 80027a4:	2000025d 	.word	0x2000025d

080027a8 <__sinit>:
 80027a8:	b510      	push	{r4, lr}
 80027aa:	4604      	mov	r4, r0
 80027ac:	f7ff fff0 	bl	8002790 <__sfp_lock_acquire>
 80027b0:	6a23      	ldr	r3, [r4, #32]
 80027b2:	b11b      	cbz	r3, 80027bc <__sinit+0x14>
 80027b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027b8:	f7ff bff0 	b.w	800279c <__sfp_lock_release>
 80027bc:	4b04      	ldr	r3, [pc, #16]	@ (80027d0 <__sinit+0x28>)
 80027be:	6223      	str	r3, [r4, #32]
 80027c0:	4b04      	ldr	r3, [pc, #16]	@ (80027d4 <__sinit+0x2c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1f5      	bne.n	80027b4 <__sinit+0xc>
 80027c8:	f7ff ffc4 	bl	8002754 <global_stdio_init.part.0>
 80027cc:	e7f2      	b.n	80027b4 <__sinit+0xc>
 80027ce:	bf00      	nop
 80027d0:	08002715 	.word	0x08002715
 80027d4:	20000254 	.word	0x20000254

080027d8 <_fwalk_sglue>:
 80027d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027dc:	4607      	mov	r7, r0
 80027de:	4688      	mov	r8, r1
 80027e0:	4614      	mov	r4, r2
 80027e2:	2600      	movs	r6, #0
 80027e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80027e8:	f1b9 0901 	subs.w	r9, r9, #1
 80027ec:	d505      	bpl.n	80027fa <_fwalk_sglue+0x22>
 80027ee:	6824      	ldr	r4, [r4, #0]
 80027f0:	2c00      	cmp	r4, #0
 80027f2:	d1f7      	bne.n	80027e4 <_fwalk_sglue+0xc>
 80027f4:	4630      	mov	r0, r6
 80027f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027fa:	89ab      	ldrh	r3, [r5, #12]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d907      	bls.n	8002810 <_fwalk_sglue+0x38>
 8002800:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002804:	3301      	adds	r3, #1
 8002806:	d003      	beq.n	8002810 <_fwalk_sglue+0x38>
 8002808:	4629      	mov	r1, r5
 800280a:	4638      	mov	r0, r7
 800280c:	47c0      	blx	r8
 800280e:	4306      	orrs	r6, r0
 8002810:	3568      	adds	r5, #104	@ 0x68
 8002812:	e7e9      	b.n	80027e8 <_fwalk_sglue+0x10>

08002814 <iprintf>:
 8002814:	b40f      	push	{r0, r1, r2, r3}
 8002816:	b507      	push	{r0, r1, r2, lr}
 8002818:	4906      	ldr	r1, [pc, #24]	@ (8002834 <iprintf+0x20>)
 800281a:	ab04      	add	r3, sp, #16
 800281c:	6808      	ldr	r0, [r1, #0]
 800281e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002822:	6881      	ldr	r1, [r0, #8]
 8002824:	9301      	str	r3, [sp, #4]
 8002826:	f000 fad7 	bl	8002dd8 <_vfiprintf_r>
 800282a:	b003      	add	sp, #12
 800282c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002830:	b004      	add	sp, #16
 8002832:	4770      	bx	lr
 8002834:	20000018 	.word	0x20000018

08002838 <_puts_r>:
 8002838:	6a03      	ldr	r3, [r0, #32]
 800283a:	b570      	push	{r4, r5, r6, lr}
 800283c:	4605      	mov	r5, r0
 800283e:	460e      	mov	r6, r1
 8002840:	6884      	ldr	r4, [r0, #8]
 8002842:	b90b      	cbnz	r3, 8002848 <_puts_r+0x10>
 8002844:	f7ff ffb0 	bl	80027a8 <__sinit>
 8002848:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800284a:	07db      	lsls	r3, r3, #31
 800284c:	d405      	bmi.n	800285a <_puts_r+0x22>
 800284e:	89a3      	ldrh	r3, [r4, #12]
 8002850:	0598      	lsls	r0, r3, #22
 8002852:	d402      	bmi.n	800285a <_puts_r+0x22>
 8002854:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002856:	f000 f99e 	bl	8002b96 <__retarget_lock_acquire_recursive>
 800285a:	89a3      	ldrh	r3, [r4, #12]
 800285c:	0719      	lsls	r1, r3, #28
 800285e:	d502      	bpl.n	8002866 <_puts_r+0x2e>
 8002860:	6923      	ldr	r3, [r4, #16]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d135      	bne.n	80028d2 <_puts_r+0x9a>
 8002866:	4621      	mov	r1, r4
 8002868:	4628      	mov	r0, r5
 800286a:	f000 f8c5 	bl	80029f8 <__swsetup_r>
 800286e:	b380      	cbz	r0, 80028d2 <_puts_r+0x9a>
 8002870:	f04f 35ff 	mov.w	r5, #4294967295
 8002874:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002876:	07da      	lsls	r2, r3, #31
 8002878:	d405      	bmi.n	8002886 <_puts_r+0x4e>
 800287a:	89a3      	ldrh	r3, [r4, #12]
 800287c:	059b      	lsls	r3, r3, #22
 800287e:	d402      	bmi.n	8002886 <_puts_r+0x4e>
 8002880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002882:	f000 f989 	bl	8002b98 <__retarget_lock_release_recursive>
 8002886:	4628      	mov	r0, r5
 8002888:	bd70      	pop	{r4, r5, r6, pc}
 800288a:	2b00      	cmp	r3, #0
 800288c:	da04      	bge.n	8002898 <_puts_r+0x60>
 800288e:	69a2      	ldr	r2, [r4, #24]
 8002890:	429a      	cmp	r2, r3
 8002892:	dc17      	bgt.n	80028c4 <_puts_r+0x8c>
 8002894:	290a      	cmp	r1, #10
 8002896:	d015      	beq.n	80028c4 <_puts_r+0x8c>
 8002898:	6823      	ldr	r3, [r4, #0]
 800289a:	1c5a      	adds	r2, r3, #1
 800289c:	6022      	str	r2, [r4, #0]
 800289e:	7019      	strb	r1, [r3, #0]
 80028a0:	68a3      	ldr	r3, [r4, #8]
 80028a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80028a6:	3b01      	subs	r3, #1
 80028a8:	60a3      	str	r3, [r4, #8]
 80028aa:	2900      	cmp	r1, #0
 80028ac:	d1ed      	bne.n	800288a <_puts_r+0x52>
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	da11      	bge.n	80028d6 <_puts_r+0x9e>
 80028b2:	4622      	mov	r2, r4
 80028b4:	210a      	movs	r1, #10
 80028b6:	4628      	mov	r0, r5
 80028b8:	f000 f85f 	bl	800297a <__swbuf_r>
 80028bc:	3001      	adds	r0, #1
 80028be:	d0d7      	beq.n	8002870 <_puts_r+0x38>
 80028c0:	250a      	movs	r5, #10
 80028c2:	e7d7      	b.n	8002874 <_puts_r+0x3c>
 80028c4:	4622      	mov	r2, r4
 80028c6:	4628      	mov	r0, r5
 80028c8:	f000 f857 	bl	800297a <__swbuf_r>
 80028cc:	3001      	adds	r0, #1
 80028ce:	d1e7      	bne.n	80028a0 <_puts_r+0x68>
 80028d0:	e7ce      	b.n	8002870 <_puts_r+0x38>
 80028d2:	3e01      	subs	r6, #1
 80028d4:	e7e4      	b.n	80028a0 <_puts_r+0x68>
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	6022      	str	r2, [r4, #0]
 80028dc:	220a      	movs	r2, #10
 80028de:	701a      	strb	r2, [r3, #0]
 80028e0:	e7ee      	b.n	80028c0 <_puts_r+0x88>
	...

080028e4 <puts>:
 80028e4:	4b02      	ldr	r3, [pc, #8]	@ (80028f0 <puts+0xc>)
 80028e6:	4601      	mov	r1, r0
 80028e8:	6818      	ldr	r0, [r3, #0]
 80028ea:	f7ff bfa5 	b.w	8002838 <_puts_r>
 80028ee:	bf00      	nop
 80028f0:	20000018 	.word	0x20000018

080028f4 <__sread>:
 80028f4:	b510      	push	{r4, lr}
 80028f6:	460c      	mov	r4, r1
 80028f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80028fc:	f000 f8fc 	bl	8002af8 <_read_r>
 8002900:	2800      	cmp	r0, #0
 8002902:	bfab      	itete	ge
 8002904:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002906:	89a3      	ldrhlt	r3, [r4, #12]
 8002908:	181b      	addge	r3, r3, r0
 800290a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800290e:	bfac      	ite	ge
 8002910:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002912:	81a3      	strhlt	r3, [r4, #12]
 8002914:	bd10      	pop	{r4, pc}

08002916 <__swrite>:
 8002916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800291a:	461f      	mov	r7, r3
 800291c:	898b      	ldrh	r3, [r1, #12]
 800291e:	4605      	mov	r5, r0
 8002920:	05db      	lsls	r3, r3, #23
 8002922:	460c      	mov	r4, r1
 8002924:	4616      	mov	r6, r2
 8002926:	d505      	bpl.n	8002934 <__swrite+0x1e>
 8002928:	2302      	movs	r3, #2
 800292a:	2200      	movs	r2, #0
 800292c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002930:	f000 f8d0 	bl	8002ad4 <_lseek_r>
 8002934:	89a3      	ldrh	r3, [r4, #12]
 8002936:	4632      	mov	r2, r6
 8002938:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800293c:	81a3      	strh	r3, [r4, #12]
 800293e:	4628      	mov	r0, r5
 8002940:	463b      	mov	r3, r7
 8002942:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800294a:	f000 b8e7 	b.w	8002b1c <_write_r>

0800294e <__sseek>:
 800294e:	b510      	push	{r4, lr}
 8002950:	460c      	mov	r4, r1
 8002952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002956:	f000 f8bd 	bl	8002ad4 <_lseek_r>
 800295a:	1c43      	adds	r3, r0, #1
 800295c:	89a3      	ldrh	r3, [r4, #12]
 800295e:	bf15      	itete	ne
 8002960:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002962:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002966:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800296a:	81a3      	strheq	r3, [r4, #12]
 800296c:	bf18      	it	ne
 800296e:	81a3      	strhne	r3, [r4, #12]
 8002970:	bd10      	pop	{r4, pc}

08002972 <__sclose>:
 8002972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002976:	f000 b89d 	b.w	8002ab4 <_close_r>

0800297a <__swbuf_r>:
 800297a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800297c:	460e      	mov	r6, r1
 800297e:	4614      	mov	r4, r2
 8002980:	4605      	mov	r5, r0
 8002982:	b118      	cbz	r0, 800298c <__swbuf_r+0x12>
 8002984:	6a03      	ldr	r3, [r0, #32]
 8002986:	b90b      	cbnz	r3, 800298c <__swbuf_r+0x12>
 8002988:	f7ff ff0e 	bl	80027a8 <__sinit>
 800298c:	69a3      	ldr	r3, [r4, #24]
 800298e:	60a3      	str	r3, [r4, #8]
 8002990:	89a3      	ldrh	r3, [r4, #12]
 8002992:	071a      	lsls	r2, r3, #28
 8002994:	d501      	bpl.n	800299a <__swbuf_r+0x20>
 8002996:	6923      	ldr	r3, [r4, #16]
 8002998:	b943      	cbnz	r3, 80029ac <__swbuf_r+0x32>
 800299a:	4621      	mov	r1, r4
 800299c:	4628      	mov	r0, r5
 800299e:	f000 f82b 	bl	80029f8 <__swsetup_r>
 80029a2:	b118      	cbz	r0, 80029ac <__swbuf_r+0x32>
 80029a4:	f04f 37ff 	mov.w	r7, #4294967295
 80029a8:	4638      	mov	r0, r7
 80029aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80029ac:	6823      	ldr	r3, [r4, #0]
 80029ae:	6922      	ldr	r2, [r4, #16]
 80029b0:	b2f6      	uxtb	r6, r6
 80029b2:	1a98      	subs	r0, r3, r2
 80029b4:	6963      	ldr	r3, [r4, #20]
 80029b6:	4637      	mov	r7, r6
 80029b8:	4283      	cmp	r3, r0
 80029ba:	dc05      	bgt.n	80029c8 <__swbuf_r+0x4e>
 80029bc:	4621      	mov	r1, r4
 80029be:	4628      	mov	r0, r5
 80029c0:	f000 fd32 	bl	8003428 <_fflush_r>
 80029c4:	2800      	cmp	r0, #0
 80029c6:	d1ed      	bne.n	80029a4 <__swbuf_r+0x2a>
 80029c8:	68a3      	ldr	r3, [r4, #8]
 80029ca:	3b01      	subs	r3, #1
 80029cc:	60a3      	str	r3, [r4, #8]
 80029ce:	6823      	ldr	r3, [r4, #0]
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	6022      	str	r2, [r4, #0]
 80029d4:	701e      	strb	r6, [r3, #0]
 80029d6:	6962      	ldr	r2, [r4, #20]
 80029d8:	1c43      	adds	r3, r0, #1
 80029da:	429a      	cmp	r2, r3
 80029dc:	d004      	beq.n	80029e8 <__swbuf_r+0x6e>
 80029de:	89a3      	ldrh	r3, [r4, #12]
 80029e0:	07db      	lsls	r3, r3, #31
 80029e2:	d5e1      	bpl.n	80029a8 <__swbuf_r+0x2e>
 80029e4:	2e0a      	cmp	r6, #10
 80029e6:	d1df      	bne.n	80029a8 <__swbuf_r+0x2e>
 80029e8:	4621      	mov	r1, r4
 80029ea:	4628      	mov	r0, r5
 80029ec:	f000 fd1c 	bl	8003428 <_fflush_r>
 80029f0:	2800      	cmp	r0, #0
 80029f2:	d0d9      	beq.n	80029a8 <__swbuf_r+0x2e>
 80029f4:	e7d6      	b.n	80029a4 <__swbuf_r+0x2a>
	...

080029f8 <__swsetup_r>:
 80029f8:	b538      	push	{r3, r4, r5, lr}
 80029fa:	4b29      	ldr	r3, [pc, #164]	@ (8002aa0 <__swsetup_r+0xa8>)
 80029fc:	4605      	mov	r5, r0
 80029fe:	6818      	ldr	r0, [r3, #0]
 8002a00:	460c      	mov	r4, r1
 8002a02:	b118      	cbz	r0, 8002a0c <__swsetup_r+0x14>
 8002a04:	6a03      	ldr	r3, [r0, #32]
 8002a06:	b90b      	cbnz	r3, 8002a0c <__swsetup_r+0x14>
 8002a08:	f7ff fece 	bl	80027a8 <__sinit>
 8002a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a10:	0719      	lsls	r1, r3, #28
 8002a12:	d422      	bmi.n	8002a5a <__swsetup_r+0x62>
 8002a14:	06da      	lsls	r2, r3, #27
 8002a16:	d407      	bmi.n	8002a28 <__swsetup_r+0x30>
 8002a18:	2209      	movs	r2, #9
 8002a1a:	602a      	str	r2, [r5, #0]
 8002a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295
 8002a24:	81a3      	strh	r3, [r4, #12]
 8002a26:	e033      	b.n	8002a90 <__swsetup_r+0x98>
 8002a28:	0758      	lsls	r0, r3, #29
 8002a2a:	d512      	bpl.n	8002a52 <__swsetup_r+0x5a>
 8002a2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002a2e:	b141      	cbz	r1, 8002a42 <__swsetup_r+0x4a>
 8002a30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002a34:	4299      	cmp	r1, r3
 8002a36:	d002      	beq.n	8002a3e <__swsetup_r+0x46>
 8002a38:	4628      	mov	r0, r5
 8002a3a:	f000 f8af 	bl	8002b9c <_free_r>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	6363      	str	r3, [r4, #52]	@ 0x34
 8002a42:	89a3      	ldrh	r3, [r4, #12]
 8002a44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002a48:	81a3      	strh	r3, [r4, #12]
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	6063      	str	r3, [r4, #4]
 8002a4e:	6923      	ldr	r3, [r4, #16]
 8002a50:	6023      	str	r3, [r4, #0]
 8002a52:	89a3      	ldrh	r3, [r4, #12]
 8002a54:	f043 0308 	orr.w	r3, r3, #8
 8002a58:	81a3      	strh	r3, [r4, #12]
 8002a5a:	6923      	ldr	r3, [r4, #16]
 8002a5c:	b94b      	cbnz	r3, 8002a72 <__swsetup_r+0x7a>
 8002a5e:	89a3      	ldrh	r3, [r4, #12]
 8002a60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002a64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a68:	d003      	beq.n	8002a72 <__swsetup_r+0x7a>
 8002a6a:	4621      	mov	r1, r4
 8002a6c:	4628      	mov	r0, r5
 8002a6e:	f000 fd28 	bl	80034c2 <__smakebuf_r>
 8002a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002a76:	f013 0201 	ands.w	r2, r3, #1
 8002a7a:	d00a      	beq.n	8002a92 <__swsetup_r+0x9a>
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	60a2      	str	r2, [r4, #8]
 8002a80:	6962      	ldr	r2, [r4, #20]
 8002a82:	4252      	negs	r2, r2
 8002a84:	61a2      	str	r2, [r4, #24]
 8002a86:	6922      	ldr	r2, [r4, #16]
 8002a88:	b942      	cbnz	r2, 8002a9c <__swsetup_r+0xa4>
 8002a8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002a8e:	d1c5      	bne.n	8002a1c <__swsetup_r+0x24>
 8002a90:	bd38      	pop	{r3, r4, r5, pc}
 8002a92:	0799      	lsls	r1, r3, #30
 8002a94:	bf58      	it	pl
 8002a96:	6962      	ldrpl	r2, [r4, #20]
 8002a98:	60a2      	str	r2, [r4, #8]
 8002a9a:	e7f4      	b.n	8002a86 <__swsetup_r+0x8e>
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	e7f7      	b.n	8002a90 <__swsetup_r+0x98>
 8002aa0:	20000018 	.word	0x20000018

08002aa4 <memset>:
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	4402      	add	r2, r0
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d100      	bne.n	8002aae <memset+0xa>
 8002aac:	4770      	bx	lr
 8002aae:	f803 1b01 	strb.w	r1, [r3], #1
 8002ab2:	e7f9      	b.n	8002aa8 <memset+0x4>

08002ab4 <_close_r>:
 8002ab4:	b538      	push	{r3, r4, r5, lr}
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	4d05      	ldr	r5, [pc, #20]	@ (8002ad0 <_close_r+0x1c>)
 8002aba:	4604      	mov	r4, r0
 8002abc:	4608      	mov	r0, r1
 8002abe:	602b      	str	r3, [r5, #0]
 8002ac0:	f7fd fe41 	bl	8000746 <_close>
 8002ac4:	1c43      	adds	r3, r0, #1
 8002ac6:	d102      	bne.n	8002ace <_close_r+0x1a>
 8002ac8:	682b      	ldr	r3, [r5, #0]
 8002aca:	b103      	cbz	r3, 8002ace <_close_r+0x1a>
 8002acc:	6023      	str	r3, [r4, #0]
 8002ace:	bd38      	pop	{r3, r4, r5, pc}
 8002ad0:	20000258 	.word	0x20000258

08002ad4 <_lseek_r>:
 8002ad4:	b538      	push	{r3, r4, r5, lr}
 8002ad6:	4604      	mov	r4, r0
 8002ad8:	4608      	mov	r0, r1
 8002ada:	4611      	mov	r1, r2
 8002adc:	2200      	movs	r2, #0
 8002ade:	4d05      	ldr	r5, [pc, #20]	@ (8002af4 <_lseek_r+0x20>)
 8002ae0:	602a      	str	r2, [r5, #0]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	f7fd fe53 	bl	800078e <_lseek>
 8002ae8:	1c43      	adds	r3, r0, #1
 8002aea:	d102      	bne.n	8002af2 <_lseek_r+0x1e>
 8002aec:	682b      	ldr	r3, [r5, #0]
 8002aee:	b103      	cbz	r3, 8002af2 <_lseek_r+0x1e>
 8002af0:	6023      	str	r3, [r4, #0]
 8002af2:	bd38      	pop	{r3, r4, r5, pc}
 8002af4:	20000258 	.word	0x20000258

08002af8 <_read_r>:
 8002af8:	b538      	push	{r3, r4, r5, lr}
 8002afa:	4604      	mov	r4, r0
 8002afc:	4608      	mov	r0, r1
 8002afe:	4611      	mov	r1, r2
 8002b00:	2200      	movs	r2, #0
 8002b02:	4d05      	ldr	r5, [pc, #20]	@ (8002b18 <_read_r+0x20>)
 8002b04:	602a      	str	r2, [r5, #0]
 8002b06:	461a      	mov	r2, r3
 8002b08:	f7fd fe00 	bl	800070c <_read>
 8002b0c:	1c43      	adds	r3, r0, #1
 8002b0e:	d102      	bne.n	8002b16 <_read_r+0x1e>
 8002b10:	682b      	ldr	r3, [r5, #0]
 8002b12:	b103      	cbz	r3, 8002b16 <_read_r+0x1e>
 8002b14:	6023      	str	r3, [r4, #0]
 8002b16:	bd38      	pop	{r3, r4, r5, pc}
 8002b18:	20000258 	.word	0x20000258

08002b1c <_write_r>:
 8002b1c:	b538      	push	{r3, r4, r5, lr}
 8002b1e:	4604      	mov	r4, r0
 8002b20:	4608      	mov	r0, r1
 8002b22:	4611      	mov	r1, r2
 8002b24:	2200      	movs	r2, #0
 8002b26:	4d05      	ldr	r5, [pc, #20]	@ (8002b3c <_write_r+0x20>)
 8002b28:	602a      	str	r2, [r5, #0]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	f7fd fb0e 	bl	800014c <_write>
 8002b30:	1c43      	adds	r3, r0, #1
 8002b32:	d102      	bne.n	8002b3a <_write_r+0x1e>
 8002b34:	682b      	ldr	r3, [r5, #0]
 8002b36:	b103      	cbz	r3, 8002b3a <_write_r+0x1e>
 8002b38:	6023      	str	r3, [r4, #0]
 8002b3a:	bd38      	pop	{r3, r4, r5, pc}
 8002b3c:	20000258 	.word	0x20000258

08002b40 <__errno>:
 8002b40:	4b01      	ldr	r3, [pc, #4]	@ (8002b48 <__errno+0x8>)
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	20000018 	.word	0x20000018

08002b4c <__libc_init_array>:
 8002b4c:	b570      	push	{r4, r5, r6, lr}
 8002b4e:	2600      	movs	r6, #0
 8002b50:	4d0c      	ldr	r5, [pc, #48]	@ (8002b84 <__libc_init_array+0x38>)
 8002b52:	4c0d      	ldr	r4, [pc, #52]	@ (8002b88 <__libc_init_array+0x3c>)
 8002b54:	1b64      	subs	r4, r4, r5
 8002b56:	10a4      	asrs	r4, r4, #2
 8002b58:	42a6      	cmp	r6, r4
 8002b5a:	d109      	bne.n	8002b70 <__libc_init_array+0x24>
 8002b5c:	f000 fd2e 	bl	80035bc <_init>
 8002b60:	2600      	movs	r6, #0
 8002b62:	4d0a      	ldr	r5, [pc, #40]	@ (8002b8c <__libc_init_array+0x40>)
 8002b64:	4c0a      	ldr	r4, [pc, #40]	@ (8002b90 <__libc_init_array+0x44>)
 8002b66:	1b64      	subs	r4, r4, r5
 8002b68:	10a4      	asrs	r4, r4, #2
 8002b6a:	42a6      	cmp	r6, r4
 8002b6c:	d105      	bne.n	8002b7a <__libc_init_array+0x2e>
 8002b6e:	bd70      	pop	{r4, r5, r6, pc}
 8002b70:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b74:	4798      	blx	r3
 8002b76:	3601      	adds	r6, #1
 8002b78:	e7ee      	b.n	8002b58 <__libc_init_array+0xc>
 8002b7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b7e:	4798      	blx	r3
 8002b80:	3601      	adds	r6, #1
 8002b82:	e7f2      	b.n	8002b6a <__libc_init_array+0x1e>
 8002b84:	08003674 	.word	0x08003674
 8002b88:	08003674 	.word	0x08003674
 8002b8c:	08003674 	.word	0x08003674
 8002b90:	08003678 	.word	0x08003678

08002b94 <__retarget_lock_init_recursive>:
 8002b94:	4770      	bx	lr

08002b96 <__retarget_lock_acquire_recursive>:
 8002b96:	4770      	bx	lr

08002b98 <__retarget_lock_release_recursive>:
 8002b98:	4770      	bx	lr
	...

08002b9c <_free_r>:
 8002b9c:	b538      	push	{r3, r4, r5, lr}
 8002b9e:	4605      	mov	r5, r0
 8002ba0:	2900      	cmp	r1, #0
 8002ba2:	d040      	beq.n	8002c26 <_free_r+0x8a>
 8002ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ba8:	1f0c      	subs	r4, r1, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	bfb8      	it	lt
 8002bae:	18e4      	addlt	r4, r4, r3
 8002bb0:	f000 f8de 	bl	8002d70 <__malloc_lock>
 8002bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c28 <_free_r+0x8c>)
 8002bb6:	6813      	ldr	r3, [r2, #0]
 8002bb8:	b933      	cbnz	r3, 8002bc8 <_free_r+0x2c>
 8002bba:	6063      	str	r3, [r4, #4]
 8002bbc:	6014      	str	r4, [r2, #0]
 8002bbe:	4628      	mov	r0, r5
 8002bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002bc4:	f000 b8da 	b.w	8002d7c <__malloc_unlock>
 8002bc8:	42a3      	cmp	r3, r4
 8002bca:	d908      	bls.n	8002bde <_free_r+0x42>
 8002bcc:	6820      	ldr	r0, [r4, #0]
 8002bce:	1821      	adds	r1, r4, r0
 8002bd0:	428b      	cmp	r3, r1
 8002bd2:	bf01      	itttt	eq
 8002bd4:	6819      	ldreq	r1, [r3, #0]
 8002bd6:	685b      	ldreq	r3, [r3, #4]
 8002bd8:	1809      	addeq	r1, r1, r0
 8002bda:	6021      	streq	r1, [r4, #0]
 8002bdc:	e7ed      	b.n	8002bba <_free_r+0x1e>
 8002bde:	461a      	mov	r2, r3
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	b10b      	cbz	r3, 8002be8 <_free_r+0x4c>
 8002be4:	42a3      	cmp	r3, r4
 8002be6:	d9fa      	bls.n	8002bde <_free_r+0x42>
 8002be8:	6811      	ldr	r1, [r2, #0]
 8002bea:	1850      	adds	r0, r2, r1
 8002bec:	42a0      	cmp	r0, r4
 8002bee:	d10b      	bne.n	8002c08 <_free_r+0x6c>
 8002bf0:	6820      	ldr	r0, [r4, #0]
 8002bf2:	4401      	add	r1, r0
 8002bf4:	1850      	adds	r0, r2, r1
 8002bf6:	4283      	cmp	r3, r0
 8002bf8:	6011      	str	r1, [r2, #0]
 8002bfa:	d1e0      	bne.n	8002bbe <_free_r+0x22>
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4408      	add	r0, r1
 8002c02:	6010      	str	r0, [r2, #0]
 8002c04:	6053      	str	r3, [r2, #4]
 8002c06:	e7da      	b.n	8002bbe <_free_r+0x22>
 8002c08:	d902      	bls.n	8002c10 <_free_r+0x74>
 8002c0a:	230c      	movs	r3, #12
 8002c0c:	602b      	str	r3, [r5, #0]
 8002c0e:	e7d6      	b.n	8002bbe <_free_r+0x22>
 8002c10:	6820      	ldr	r0, [r4, #0]
 8002c12:	1821      	adds	r1, r4, r0
 8002c14:	428b      	cmp	r3, r1
 8002c16:	bf01      	itttt	eq
 8002c18:	6819      	ldreq	r1, [r3, #0]
 8002c1a:	685b      	ldreq	r3, [r3, #4]
 8002c1c:	1809      	addeq	r1, r1, r0
 8002c1e:	6021      	streq	r1, [r4, #0]
 8002c20:	6063      	str	r3, [r4, #4]
 8002c22:	6054      	str	r4, [r2, #4]
 8002c24:	e7cb      	b.n	8002bbe <_free_r+0x22>
 8002c26:	bd38      	pop	{r3, r4, r5, pc}
 8002c28:	20000264 	.word	0x20000264

08002c2c <sbrk_aligned>:
 8002c2c:	b570      	push	{r4, r5, r6, lr}
 8002c2e:	4e0f      	ldr	r6, [pc, #60]	@ (8002c6c <sbrk_aligned+0x40>)
 8002c30:	460c      	mov	r4, r1
 8002c32:	6831      	ldr	r1, [r6, #0]
 8002c34:	4605      	mov	r5, r0
 8002c36:	b911      	cbnz	r1, 8002c3e <sbrk_aligned+0x12>
 8002c38:	f000 fca2 	bl	8003580 <_sbrk_r>
 8002c3c:	6030      	str	r0, [r6, #0]
 8002c3e:	4621      	mov	r1, r4
 8002c40:	4628      	mov	r0, r5
 8002c42:	f000 fc9d 	bl	8003580 <_sbrk_r>
 8002c46:	1c43      	adds	r3, r0, #1
 8002c48:	d103      	bne.n	8002c52 <sbrk_aligned+0x26>
 8002c4a:	f04f 34ff 	mov.w	r4, #4294967295
 8002c4e:	4620      	mov	r0, r4
 8002c50:	bd70      	pop	{r4, r5, r6, pc}
 8002c52:	1cc4      	adds	r4, r0, #3
 8002c54:	f024 0403 	bic.w	r4, r4, #3
 8002c58:	42a0      	cmp	r0, r4
 8002c5a:	d0f8      	beq.n	8002c4e <sbrk_aligned+0x22>
 8002c5c:	1a21      	subs	r1, r4, r0
 8002c5e:	4628      	mov	r0, r5
 8002c60:	f000 fc8e 	bl	8003580 <_sbrk_r>
 8002c64:	3001      	adds	r0, #1
 8002c66:	d1f2      	bne.n	8002c4e <sbrk_aligned+0x22>
 8002c68:	e7ef      	b.n	8002c4a <sbrk_aligned+0x1e>
 8002c6a:	bf00      	nop
 8002c6c:	20000260 	.word	0x20000260

08002c70 <_malloc_r>:
 8002c70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c74:	1ccd      	adds	r5, r1, #3
 8002c76:	f025 0503 	bic.w	r5, r5, #3
 8002c7a:	3508      	adds	r5, #8
 8002c7c:	2d0c      	cmp	r5, #12
 8002c7e:	bf38      	it	cc
 8002c80:	250c      	movcc	r5, #12
 8002c82:	2d00      	cmp	r5, #0
 8002c84:	4606      	mov	r6, r0
 8002c86:	db01      	blt.n	8002c8c <_malloc_r+0x1c>
 8002c88:	42a9      	cmp	r1, r5
 8002c8a:	d904      	bls.n	8002c96 <_malloc_r+0x26>
 8002c8c:	230c      	movs	r3, #12
 8002c8e:	6033      	str	r3, [r6, #0]
 8002c90:	2000      	movs	r0, #0
 8002c92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c96:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002d6c <_malloc_r+0xfc>
 8002c9a:	f000 f869 	bl	8002d70 <__malloc_lock>
 8002c9e:	f8d8 3000 	ldr.w	r3, [r8]
 8002ca2:	461c      	mov	r4, r3
 8002ca4:	bb44      	cbnz	r4, 8002cf8 <_malloc_r+0x88>
 8002ca6:	4629      	mov	r1, r5
 8002ca8:	4630      	mov	r0, r6
 8002caa:	f7ff ffbf 	bl	8002c2c <sbrk_aligned>
 8002cae:	1c43      	adds	r3, r0, #1
 8002cb0:	4604      	mov	r4, r0
 8002cb2:	d158      	bne.n	8002d66 <_malloc_r+0xf6>
 8002cb4:	f8d8 4000 	ldr.w	r4, [r8]
 8002cb8:	4627      	mov	r7, r4
 8002cba:	2f00      	cmp	r7, #0
 8002cbc:	d143      	bne.n	8002d46 <_malloc_r+0xd6>
 8002cbe:	2c00      	cmp	r4, #0
 8002cc0:	d04b      	beq.n	8002d5a <_malloc_r+0xea>
 8002cc2:	6823      	ldr	r3, [r4, #0]
 8002cc4:	4639      	mov	r1, r7
 8002cc6:	4630      	mov	r0, r6
 8002cc8:	eb04 0903 	add.w	r9, r4, r3
 8002ccc:	f000 fc58 	bl	8003580 <_sbrk_r>
 8002cd0:	4581      	cmp	r9, r0
 8002cd2:	d142      	bne.n	8002d5a <_malloc_r+0xea>
 8002cd4:	6821      	ldr	r1, [r4, #0]
 8002cd6:	4630      	mov	r0, r6
 8002cd8:	1a6d      	subs	r5, r5, r1
 8002cda:	4629      	mov	r1, r5
 8002cdc:	f7ff ffa6 	bl	8002c2c <sbrk_aligned>
 8002ce0:	3001      	adds	r0, #1
 8002ce2:	d03a      	beq.n	8002d5a <_malloc_r+0xea>
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	442b      	add	r3, r5
 8002ce8:	6023      	str	r3, [r4, #0]
 8002cea:	f8d8 3000 	ldr.w	r3, [r8]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	bb62      	cbnz	r2, 8002d4c <_malloc_r+0xdc>
 8002cf2:	f8c8 7000 	str.w	r7, [r8]
 8002cf6:	e00f      	b.n	8002d18 <_malloc_r+0xa8>
 8002cf8:	6822      	ldr	r2, [r4, #0]
 8002cfa:	1b52      	subs	r2, r2, r5
 8002cfc:	d420      	bmi.n	8002d40 <_malloc_r+0xd0>
 8002cfe:	2a0b      	cmp	r2, #11
 8002d00:	d917      	bls.n	8002d32 <_malloc_r+0xc2>
 8002d02:	1961      	adds	r1, r4, r5
 8002d04:	42a3      	cmp	r3, r4
 8002d06:	6025      	str	r5, [r4, #0]
 8002d08:	bf18      	it	ne
 8002d0a:	6059      	strne	r1, [r3, #4]
 8002d0c:	6863      	ldr	r3, [r4, #4]
 8002d0e:	bf08      	it	eq
 8002d10:	f8c8 1000 	streq.w	r1, [r8]
 8002d14:	5162      	str	r2, [r4, r5]
 8002d16:	604b      	str	r3, [r1, #4]
 8002d18:	4630      	mov	r0, r6
 8002d1a:	f000 f82f 	bl	8002d7c <__malloc_unlock>
 8002d1e:	f104 000b 	add.w	r0, r4, #11
 8002d22:	1d23      	adds	r3, r4, #4
 8002d24:	f020 0007 	bic.w	r0, r0, #7
 8002d28:	1ac2      	subs	r2, r0, r3
 8002d2a:	bf1c      	itt	ne
 8002d2c:	1a1b      	subne	r3, r3, r0
 8002d2e:	50a3      	strne	r3, [r4, r2]
 8002d30:	e7af      	b.n	8002c92 <_malloc_r+0x22>
 8002d32:	6862      	ldr	r2, [r4, #4]
 8002d34:	42a3      	cmp	r3, r4
 8002d36:	bf0c      	ite	eq
 8002d38:	f8c8 2000 	streq.w	r2, [r8]
 8002d3c:	605a      	strne	r2, [r3, #4]
 8002d3e:	e7eb      	b.n	8002d18 <_malloc_r+0xa8>
 8002d40:	4623      	mov	r3, r4
 8002d42:	6864      	ldr	r4, [r4, #4]
 8002d44:	e7ae      	b.n	8002ca4 <_malloc_r+0x34>
 8002d46:	463c      	mov	r4, r7
 8002d48:	687f      	ldr	r7, [r7, #4]
 8002d4a:	e7b6      	b.n	8002cba <_malloc_r+0x4a>
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	42a3      	cmp	r3, r4
 8002d52:	d1fb      	bne.n	8002d4c <_malloc_r+0xdc>
 8002d54:	2300      	movs	r3, #0
 8002d56:	6053      	str	r3, [r2, #4]
 8002d58:	e7de      	b.n	8002d18 <_malloc_r+0xa8>
 8002d5a:	230c      	movs	r3, #12
 8002d5c:	4630      	mov	r0, r6
 8002d5e:	6033      	str	r3, [r6, #0]
 8002d60:	f000 f80c 	bl	8002d7c <__malloc_unlock>
 8002d64:	e794      	b.n	8002c90 <_malloc_r+0x20>
 8002d66:	6005      	str	r5, [r0, #0]
 8002d68:	e7d6      	b.n	8002d18 <_malloc_r+0xa8>
 8002d6a:	bf00      	nop
 8002d6c:	20000264 	.word	0x20000264

08002d70 <__malloc_lock>:
 8002d70:	4801      	ldr	r0, [pc, #4]	@ (8002d78 <__malloc_lock+0x8>)
 8002d72:	f7ff bf10 	b.w	8002b96 <__retarget_lock_acquire_recursive>
 8002d76:	bf00      	nop
 8002d78:	2000025c 	.word	0x2000025c

08002d7c <__malloc_unlock>:
 8002d7c:	4801      	ldr	r0, [pc, #4]	@ (8002d84 <__malloc_unlock+0x8>)
 8002d7e:	f7ff bf0b 	b.w	8002b98 <__retarget_lock_release_recursive>
 8002d82:	bf00      	nop
 8002d84:	2000025c 	.word	0x2000025c

08002d88 <__sfputc_r>:
 8002d88:	6893      	ldr	r3, [r2, #8]
 8002d8a:	b410      	push	{r4}
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	6093      	str	r3, [r2, #8]
 8002d92:	da07      	bge.n	8002da4 <__sfputc_r+0x1c>
 8002d94:	6994      	ldr	r4, [r2, #24]
 8002d96:	42a3      	cmp	r3, r4
 8002d98:	db01      	blt.n	8002d9e <__sfputc_r+0x16>
 8002d9a:	290a      	cmp	r1, #10
 8002d9c:	d102      	bne.n	8002da4 <__sfputc_r+0x1c>
 8002d9e:	bc10      	pop	{r4}
 8002da0:	f7ff bdeb 	b.w	800297a <__swbuf_r>
 8002da4:	6813      	ldr	r3, [r2, #0]
 8002da6:	1c58      	adds	r0, r3, #1
 8002da8:	6010      	str	r0, [r2, #0]
 8002daa:	7019      	strb	r1, [r3, #0]
 8002dac:	4608      	mov	r0, r1
 8002dae:	bc10      	pop	{r4}
 8002db0:	4770      	bx	lr

08002db2 <__sfputs_r>:
 8002db2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db4:	4606      	mov	r6, r0
 8002db6:	460f      	mov	r7, r1
 8002db8:	4614      	mov	r4, r2
 8002dba:	18d5      	adds	r5, r2, r3
 8002dbc:	42ac      	cmp	r4, r5
 8002dbe:	d101      	bne.n	8002dc4 <__sfputs_r+0x12>
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	e007      	b.n	8002dd4 <__sfputs_r+0x22>
 8002dc4:	463a      	mov	r2, r7
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dcc:	f7ff ffdc 	bl	8002d88 <__sfputc_r>
 8002dd0:	1c43      	adds	r3, r0, #1
 8002dd2:	d1f3      	bne.n	8002dbc <__sfputs_r+0xa>
 8002dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002dd8 <_vfiprintf_r>:
 8002dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ddc:	460d      	mov	r5, r1
 8002dde:	4614      	mov	r4, r2
 8002de0:	4698      	mov	r8, r3
 8002de2:	4606      	mov	r6, r0
 8002de4:	b09d      	sub	sp, #116	@ 0x74
 8002de6:	b118      	cbz	r0, 8002df0 <_vfiprintf_r+0x18>
 8002de8:	6a03      	ldr	r3, [r0, #32]
 8002dea:	b90b      	cbnz	r3, 8002df0 <_vfiprintf_r+0x18>
 8002dec:	f7ff fcdc 	bl	80027a8 <__sinit>
 8002df0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002df2:	07d9      	lsls	r1, r3, #31
 8002df4:	d405      	bmi.n	8002e02 <_vfiprintf_r+0x2a>
 8002df6:	89ab      	ldrh	r3, [r5, #12]
 8002df8:	059a      	lsls	r2, r3, #22
 8002dfa:	d402      	bmi.n	8002e02 <_vfiprintf_r+0x2a>
 8002dfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002dfe:	f7ff feca 	bl	8002b96 <__retarget_lock_acquire_recursive>
 8002e02:	89ab      	ldrh	r3, [r5, #12]
 8002e04:	071b      	lsls	r3, r3, #28
 8002e06:	d501      	bpl.n	8002e0c <_vfiprintf_r+0x34>
 8002e08:	692b      	ldr	r3, [r5, #16]
 8002e0a:	b99b      	cbnz	r3, 8002e34 <_vfiprintf_r+0x5c>
 8002e0c:	4629      	mov	r1, r5
 8002e0e:	4630      	mov	r0, r6
 8002e10:	f7ff fdf2 	bl	80029f8 <__swsetup_r>
 8002e14:	b170      	cbz	r0, 8002e34 <_vfiprintf_r+0x5c>
 8002e16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e18:	07dc      	lsls	r4, r3, #31
 8002e1a:	d504      	bpl.n	8002e26 <_vfiprintf_r+0x4e>
 8002e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e20:	b01d      	add	sp, #116	@ 0x74
 8002e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e26:	89ab      	ldrh	r3, [r5, #12]
 8002e28:	0598      	lsls	r0, r3, #22
 8002e2a:	d4f7      	bmi.n	8002e1c <_vfiprintf_r+0x44>
 8002e2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e2e:	f7ff feb3 	bl	8002b98 <__retarget_lock_release_recursive>
 8002e32:	e7f3      	b.n	8002e1c <_vfiprintf_r+0x44>
 8002e34:	2300      	movs	r3, #0
 8002e36:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e38:	2320      	movs	r3, #32
 8002e3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002e3e:	2330      	movs	r3, #48	@ 0x30
 8002e40:	f04f 0901 	mov.w	r9, #1
 8002e44:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e48:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002ff4 <_vfiprintf_r+0x21c>
 8002e4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002e50:	4623      	mov	r3, r4
 8002e52:	469a      	mov	sl, r3
 8002e54:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e58:	b10a      	cbz	r2, 8002e5e <_vfiprintf_r+0x86>
 8002e5a:	2a25      	cmp	r2, #37	@ 0x25
 8002e5c:	d1f9      	bne.n	8002e52 <_vfiprintf_r+0x7a>
 8002e5e:	ebba 0b04 	subs.w	fp, sl, r4
 8002e62:	d00b      	beq.n	8002e7c <_vfiprintf_r+0xa4>
 8002e64:	465b      	mov	r3, fp
 8002e66:	4622      	mov	r2, r4
 8002e68:	4629      	mov	r1, r5
 8002e6a:	4630      	mov	r0, r6
 8002e6c:	f7ff ffa1 	bl	8002db2 <__sfputs_r>
 8002e70:	3001      	adds	r0, #1
 8002e72:	f000 80a7 	beq.w	8002fc4 <_vfiprintf_r+0x1ec>
 8002e76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e78:	445a      	add	r2, fp
 8002e7a:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e7c:	f89a 3000 	ldrb.w	r3, [sl]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 809f 	beq.w	8002fc4 <_vfiprintf_r+0x1ec>
 8002e86:	2300      	movs	r3, #0
 8002e88:	f04f 32ff 	mov.w	r2, #4294967295
 8002e8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e90:	f10a 0a01 	add.w	sl, sl, #1
 8002e94:	9304      	str	r3, [sp, #16]
 8002e96:	9307      	str	r3, [sp, #28]
 8002e98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002e9c:	931a      	str	r3, [sp, #104]	@ 0x68
 8002e9e:	4654      	mov	r4, sl
 8002ea0:	2205      	movs	r2, #5
 8002ea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ea6:	4853      	ldr	r0, [pc, #332]	@ (8002ff4 <_vfiprintf_r+0x21c>)
 8002ea8:	f000 fb7a 	bl	80035a0 <memchr>
 8002eac:	9a04      	ldr	r2, [sp, #16]
 8002eae:	b9d8      	cbnz	r0, 8002ee8 <_vfiprintf_r+0x110>
 8002eb0:	06d1      	lsls	r1, r2, #27
 8002eb2:	bf44      	itt	mi
 8002eb4:	2320      	movmi	r3, #32
 8002eb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002eba:	0713      	lsls	r3, r2, #28
 8002ebc:	bf44      	itt	mi
 8002ebe:	232b      	movmi	r3, #43	@ 0x2b
 8002ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ec4:	f89a 3000 	ldrb.w	r3, [sl]
 8002ec8:	2b2a      	cmp	r3, #42	@ 0x2a
 8002eca:	d015      	beq.n	8002ef8 <_vfiprintf_r+0x120>
 8002ecc:	4654      	mov	r4, sl
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f04f 0c0a 	mov.w	ip, #10
 8002ed4:	9a07      	ldr	r2, [sp, #28]
 8002ed6:	4621      	mov	r1, r4
 8002ed8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002edc:	3b30      	subs	r3, #48	@ 0x30
 8002ede:	2b09      	cmp	r3, #9
 8002ee0:	d94b      	bls.n	8002f7a <_vfiprintf_r+0x1a2>
 8002ee2:	b1b0      	cbz	r0, 8002f12 <_vfiprintf_r+0x13a>
 8002ee4:	9207      	str	r2, [sp, #28]
 8002ee6:	e014      	b.n	8002f12 <_vfiprintf_r+0x13a>
 8002ee8:	eba0 0308 	sub.w	r3, r0, r8
 8002eec:	fa09 f303 	lsl.w	r3, r9, r3
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	46a2      	mov	sl, r4
 8002ef4:	9304      	str	r3, [sp, #16]
 8002ef6:	e7d2      	b.n	8002e9e <_vfiprintf_r+0xc6>
 8002ef8:	9b03      	ldr	r3, [sp, #12]
 8002efa:	1d19      	adds	r1, r3, #4
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	9103      	str	r1, [sp, #12]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	bfbb      	ittet	lt
 8002f04:	425b      	neglt	r3, r3
 8002f06:	f042 0202 	orrlt.w	r2, r2, #2
 8002f0a:	9307      	strge	r3, [sp, #28]
 8002f0c:	9307      	strlt	r3, [sp, #28]
 8002f0e:	bfb8      	it	lt
 8002f10:	9204      	strlt	r2, [sp, #16]
 8002f12:	7823      	ldrb	r3, [r4, #0]
 8002f14:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f16:	d10a      	bne.n	8002f2e <_vfiprintf_r+0x156>
 8002f18:	7863      	ldrb	r3, [r4, #1]
 8002f1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f1c:	d132      	bne.n	8002f84 <_vfiprintf_r+0x1ac>
 8002f1e:	9b03      	ldr	r3, [sp, #12]
 8002f20:	3402      	adds	r4, #2
 8002f22:	1d1a      	adds	r2, r3, #4
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	9203      	str	r2, [sp, #12]
 8002f28:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f2c:	9305      	str	r3, [sp, #20]
 8002f2e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002ff8 <_vfiprintf_r+0x220>
 8002f32:	2203      	movs	r2, #3
 8002f34:	4650      	mov	r0, sl
 8002f36:	7821      	ldrb	r1, [r4, #0]
 8002f38:	f000 fb32 	bl	80035a0 <memchr>
 8002f3c:	b138      	cbz	r0, 8002f4e <_vfiprintf_r+0x176>
 8002f3e:	2240      	movs	r2, #64	@ 0x40
 8002f40:	9b04      	ldr	r3, [sp, #16]
 8002f42:	eba0 000a 	sub.w	r0, r0, sl
 8002f46:	4082      	lsls	r2, r0
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	3401      	adds	r4, #1
 8002f4c:	9304      	str	r3, [sp, #16]
 8002f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f52:	2206      	movs	r2, #6
 8002f54:	4829      	ldr	r0, [pc, #164]	@ (8002ffc <_vfiprintf_r+0x224>)
 8002f56:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002f5a:	f000 fb21 	bl	80035a0 <memchr>
 8002f5e:	2800      	cmp	r0, #0
 8002f60:	d03f      	beq.n	8002fe2 <_vfiprintf_r+0x20a>
 8002f62:	4b27      	ldr	r3, [pc, #156]	@ (8003000 <_vfiprintf_r+0x228>)
 8002f64:	bb1b      	cbnz	r3, 8002fae <_vfiprintf_r+0x1d6>
 8002f66:	9b03      	ldr	r3, [sp, #12]
 8002f68:	3307      	adds	r3, #7
 8002f6a:	f023 0307 	bic.w	r3, r3, #7
 8002f6e:	3308      	adds	r3, #8
 8002f70:	9303      	str	r3, [sp, #12]
 8002f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f74:	443b      	add	r3, r7
 8002f76:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f78:	e76a      	b.n	8002e50 <_vfiprintf_r+0x78>
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	2001      	movs	r0, #1
 8002f7e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f82:	e7a8      	b.n	8002ed6 <_vfiprintf_r+0xfe>
 8002f84:	2300      	movs	r3, #0
 8002f86:	f04f 0c0a 	mov.w	ip, #10
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	3401      	adds	r4, #1
 8002f8e:	9305      	str	r3, [sp, #20]
 8002f90:	4620      	mov	r0, r4
 8002f92:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f96:	3a30      	subs	r2, #48	@ 0x30
 8002f98:	2a09      	cmp	r2, #9
 8002f9a:	d903      	bls.n	8002fa4 <_vfiprintf_r+0x1cc>
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0c6      	beq.n	8002f2e <_vfiprintf_r+0x156>
 8002fa0:	9105      	str	r1, [sp, #20]
 8002fa2:	e7c4      	b.n	8002f2e <_vfiprintf_r+0x156>
 8002fa4:	4604      	mov	r4, r0
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fac:	e7f0      	b.n	8002f90 <_vfiprintf_r+0x1b8>
 8002fae:	ab03      	add	r3, sp, #12
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	462a      	mov	r2, r5
 8002fb4:	4630      	mov	r0, r6
 8002fb6:	4b13      	ldr	r3, [pc, #76]	@ (8003004 <_vfiprintf_r+0x22c>)
 8002fb8:	a904      	add	r1, sp, #16
 8002fba:	f3af 8000 	nop.w
 8002fbe:	4607      	mov	r7, r0
 8002fc0:	1c78      	adds	r0, r7, #1
 8002fc2:	d1d6      	bne.n	8002f72 <_vfiprintf_r+0x19a>
 8002fc4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002fc6:	07d9      	lsls	r1, r3, #31
 8002fc8:	d405      	bmi.n	8002fd6 <_vfiprintf_r+0x1fe>
 8002fca:	89ab      	ldrh	r3, [r5, #12]
 8002fcc:	059a      	lsls	r2, r3, #22
 8002fce:	d402      	bmi.n	8002fd6 <_vfiprintf_r+0x1fe>
 8002fd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002fd2:	f7ff fde1 	bl	8002b98 <__retarget_lock_release_recursive>
 8002fd6:	89ab      	ldrh	r3, [r5, #12]
 8002fd8:	065b      	lsls	r3, r3, #25
 8002fda:	f53f af1f 	bmi.w	8002e1c <_vfiprintf_r+0x44>
 8002fde:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002fe0:	e71e      	b.n	8002e20 <_vfiprintf_r+0x48>
 8002fe2:	ab03      	add	r3, sp, #12
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	462a      	mov	r2, r5
 8002fe8:	4630      	mov	r0, r6
 8002fea:	4b06      	ldr	r3, [pc, #24]	@ (8003004 <_vfiprintf_r+0x22c>)
 8002fec:	a904      	add	r1, sp, #16
 8002fee:	f000 f87d 	bl	80030ec <_printf_i>
 8002ff2:	e7e4      	b.n	8002fbe <_vfiprintf_r+0x1e6>
 8002ff4:	0800363e 	.word	0x0800363e
 8002ff8:	08003644 	.word	0x08003644
 8002ffc:	08003648 	.word	0x08003648
 8003000:	00000000 	.word	0x00000000
 8003004:	08002db3 	.word	0x08002db3

08003008 <_printf_common>:
 8003008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800300c:	4616      	mov	r6, r2
 800300e:	4698      	mov	r8, r3
 8003010:	688a      	ldr	r2, [r1, #8]
 8003012:	690b      	ldr	r3, [r1, #16]
 8003014:	4607      	mov	r7, r0
 8003016:	4293      	cmp	r3, r2
 8003018:	bfb8      	it	lt
 800301a:	4613      	movlt	r3, r2
 800301c:	6033      	str	r3, [r6, #0]
 800301e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003022:	460c      	mov	r4, r1
 8003024:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003028:	b10a      	cbz	r2, 800302e <_printf_common+0x26>
 800302a:	3301      	adds	r3, #1
 800302c:	6033      	str	r3, [r6, #0]
 800302e:	6823      	ldr	r3, [r4, #0]
 8003030:	0699      	lsls	r1, r3, #26
 8003032:	bf42      	ittt	mi
 8003034:	6833      	ldrmi	r3, [r6, #0]
 8003036:	3302      	addmi	r3, #2
 8003038:	6033      	strmi	r3, [r6, #0]
 800303a:	6825      	ldr	r5, [r4, #0]
 800303c:	f015 0506 	ands.w	r5, r5, #6
 8003040:	d106      	bne.n	8003050 <_printf_common+0x48>
 8003042:	f104 0a19 	add.w	sl, r4, #25
 8003046:	68e3      	ldr	r3, [r4, #12]
 8003048:	6832      	ldr	r2, [r6, #0]
 800304a:	1a9b      	subs	r3, r3, r2
 800304c:	42ab      	cmp	r3, r5
 800304e:	dc2b      	bgt.n	80030a8 <_printf_common+0xa0>
 8003050:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003054:	6822      	ldr	r2, [r4, #0]
 8003056:	3b00      	subs	r3, #0
 8003058:	bf18      	it	ne
 800305a:	2301      	movne	r3, #1
 800305c:	0692      	lsls	r2, r2, #26
 800305e:	d430      	bmi.n	80030c2 <_printf_common+0xba>
 8003060:	4641      	mov	r1, r8
 8003062:	4638      	mov	r0, r7
 8003064:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003068:	47c8      	blx	r9
 800306a:	3001      	adds	r0, #1
 800306c:	d023      	beq.n	80030b6 <_printf_common+0xae>
 800306e:	6823      	ldr	r3, [r4, #0]
 8003070:	6922      	ldr	r2, [r4, #16]
 8003072:	f003 0306 	and.w	r3, r3, #6
 8003076:	2b04      	cmp	r3, #4
 8003078:	bf14      	ite	ne
 800307a:	2500      	movne	r5, #0
 800307c:	6833      	ldreq	r3, [r6, #0]
 800307e:	f04f 0600 	mov.w	r6, #0
 8003082:	bf08      	it	eq
 8003084:	68e5      	ldreq	r5, [r4, #12]
 8003086:	f104 041a 	add.w	r4, r4, #26
 800308a:	bf08      	it	eq
 800308c:	1aed      	subeq	r5, r5, r3
 800308e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003092:	bf08      	it	eq
 8003094:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003098:	4293      	cmp	r3, r2
 800309a:	bfc4      	itt	gt
 800309c:	1a9b      	subgt	r3, r3, r2
 800309e:	18ed      	addgt	r5, r5, r3
 80030a0:	42b5      	cmp	r5, r6
 80030a2:	d11a      	bne.n	80030da <_printf_common+0xd2>
 80030a4:	2000      	movs	r0, #0
 80030a6:	e008      	b.n	80030ba <_printf_common+0xb2>
 80030a8:	2301      	movs	r3, #1
 80030aa:	4652      	mov	r2, sl
 80030ac:	4641      	mov	r1, r8
 80030ae:	4638      	mov	r0, r7
 80030b0:	47c8      	blx	r9
 80030b2:	3001      	adds	r0, #1
 80030b4:	d103      	bne.n	80030be <_printf_common+0xb6>
 80030b6:	f04f 30ff 	mov.w	r0, #4294967295
 80030ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030be:	3501      	adds	r5, #1
 80030c0:	e7c1      	b.n	8003046 <_printf_common+0x3e>
 80030c2:	2030      	movs	r0, #48	@ 0x30
 80030c4:	18e1      	adds	r1, r4, r3
 80030c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80030ca:	1c5a      	adds	r2, r3, #1
 80030cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80030d0:	4422      	add	r2, r4
 80030d2:	3302      	adds	r3, #2
 80030d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80030d8:	e7c2      	b.n	8003060 <_printf_common+0x58>
 80030da:	2301      	movs	r3, #1
 80030dc:	4622      	mov	r2, r4
 80030de:	4641      	mov	r1, r8
 80030e0:	4638      	mov	r0, r7
 80030e2:	47c8      	blx	r9
 80030e4:	3001      	adds	r0, #1
 80030e6:	d0e6      	beq.n	80030b6 <_printf_common+0xae>
 80030e8:	3601      	adds	r6, #1
 80030ea:	e7d9      	b.n	80030a0 <_printf_common+0x98>

080030ec <_printf_i>:
 80030ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030f0:	7e0f      	ldrb	r7, [r1, #24]
 80030f2:	4691      	mov	r9, r2
 80030f4:	2f78      	cmp	r7, #120	@ 0x78
 80030f6:	4680      	mov	r8, r0
 80030f8:	460c      	mov	r4, r1
 80030fa:	469a      	mov	sl, r3
 80030fc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80030fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003102:	d807      	bhi.n	8003114 <_printf_i+0x28>
 8003104:	2f62      	cmp	r7, #98	@ 0x62
 8003106:	d80a      	bhi.n	800311e <_printf_i+0x32>
 8003108:	2f00      	cmp	r7, #0
 800310a:	f000 80d1 	beq.w	80032b0 <_printf_i+0x1c4>
 800310e:	2f58      	cmp	r7, #88	@ 0x58
 8003110:	f000 80b8 	beq.w	8003284 <_printf_i+0x198>
 8003114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003118:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800311c:	e03a      	b.n	8003194 <_printf_i+0xa8>
 800311e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003122:	2b15      	cmp	r3, #21
 8003124:	d8f6      	bhi.n	8003114 <_printf_i+0x28>
 8003126:	a101      	add	r1, pc, #4	@ (adr r1, 800312c <_printf_i+0x40>)
 8003128:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800312c:	08003185 	.word	0x08003185
 8003130:	08003199 	.word	0x08003199
 8003134:	08003115 	.word	0x08003115
 8003138:	08003115 	.word	0x08003115
 800313c:	08003115 	.word	0x08003115
 8003140:	08003115 	.word	0x08003115
 8003144:	08003199 	.word	0x08003199
 8003148:	08003115 	.word	0x08003115
 800314c:	08003115 	.word	0x08003115
 8003150:	08003115 	.word	0x08003115
 8003154:	08003115 	.word	0x08003115
 8003158:	08003297 	.word	0x08003297
 800315c:	080031c3 	.word	0x080031c3
 8003160:	08003251 	.word	0x08003251
 8003164:	08003115 	.word	0x08003115
 8003168:	08003115 	.word	0x08003115
 800316c:	080032b9 	.word	0x080032b9
 8003170:	08003115 	.word	0x08003115
 8003174:	080031c3 	.word	0x080031c3
 8003178:	08003115 	.word	0x08003115
 800317c:	08003115 	.word	0x08003115
 8003180:	08003259 	.word	0x08003259
 8003184:	6833      	ldr	r3, [r6, #0]
 8003186:	1d1a      	adds	r2, r3, #4
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	6032      	str	r2, [r6, #0]
 800318c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003190:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003194:	2301      	movs	r3, #1
 8003196:	e09c      	b.n	80032d2 <_printf_i+0x1e6>
 8003198:	6833      	ldr	r3, [r6, #0]
 800319a:	6820      	ldr	r0, [r4, #0]
 800319c:	1d19      	adds	r1, r3, #4
 800319e:	6031      	str	r1, [r6, #0]
 80031a0:	0606      	lsls	r6, r0, #24
 80031a2:	d501      	bpl.n	80031a8 <_printf_i+0xbc>
 80031a4:	681d      	ldr	r5, [r3, #0]
 80031a6:	e003      	b.n	80031b0 <_printf_i+0xc4>
 80031a8:	0645      	lsls	r5, r0, #25
 80031aa:	d5fb      	bpl.n	80031a4 <_printf_i+0xb8>
 80031ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80031b0:	2d00      	cmp	r5, #0
 80031b2:	da03      	bge.n	80031bc <_printf_i+0xd0>
 80031b4:	232d      	movs	r3, #45	@ 0x2d
 80031b6:	426d      	negs	r5, r5
 80031b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031bc:	230a      	movs	r3, #10
 80031be:	4858      	ldr	r0, [pc, #352]	@ (8003320 <_printf_i+0x234>)
 80031c0:	e011      	b.n	80031e6 <_printf_i+0xfa>
 80031c2:	6821      	ldr	r1, [r4, #0]
 80031c4:	6833      	ldr	r3, [r6, #0]
 80031c6:	0608      	lsls	r0, r1, #24
 80031c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80031cc:	d402      	bmi.n	80031d4 <_printf_i+0xe8>
 80031ce:	0649      	lsls	r1, r1, #25
 80031d0:	bf48      	it	mi
 80031d2:	b2ad      	uxthmi	r5, r5
 80031d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80031d6:	6033      	str	r3, [r6, #0]
 80031d8:	bf14      	ite	ne
 80031da:	230a      	movne	r3, #10
 80031dc:	2308      	moveq	r3, #8
 80031de:	4850      	ldr	r0, [pc, #320]	@ (8003320 <_printf_i+0x234>)
 80031e0:	2100      	movs	r1, #0
 80031e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80031e6:	6866      	ldr	r6, [r4, #4]
 80031e8:	2e00      	cmp	r6, #0
 80031ea:	60a6      	str	r6, [r4, #8]
 80031ec:	db05      	blt.n	80031fa <_printf_i+0x10e>
 80031ee:	6821      	ldr	r1, [r4, #0]
 80031f0:	432e      	orrs	r6, r5
 80031f2:	f021 0104 	bic.w	r1, r1, #4
 80031f6:	6021      	str	r1, [r4, #0]
 80031f8:	d04b      	beq.n	8003292 <_printf_i+0x1a6>
 80031fa:	4616      	mov	r6, r2
 80031fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8003200:	fb03 5711 	mls	r7, r3, r1, r5
 8003204:	5dc7      	ldrb	r7, [r0, r7]
 8003206:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800320a:	462f      	mov	r7, r5
 800320c:	42bb      	cmp	r3, r7
 800320e:	460d      	mov	r5, r1
 8003210:	d9f4      	bls.n	80031fc <_printf_i+0x110>
 8003212:	2b08      	cmp	r3, #8
 8003214:	d10b      	bne.n	800322e <_printf_i+0x142>
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	07df      	lsls	r7, r3, #31
 800321a:	d508      	bpl.n	800322e <_printf_i+0x142>
 800321c:	6923      	ldr	r3, [r4, #16]
 800321e:	6861      	ldr	r1, [r4, #4]
 8003220:	4299      	cmp	r1, r3
 8003222:	bfde      	ittt	le
 8003224:	2330      	movle	r3, #48	@ 0x30
 8003226:	f806 3c01 	strble.w	r3, [r6, #-1]
 800322a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800322e:	1b92      	subs	r2, r2, r6
 8003230:	6122      	str	r2, [r4, #16]
 8003232:	464b      	mov	r3, r9
 8003234:	4621      	mov	r1, r4
 8003236:	4640      	mov	r0, r8
 8003238:	f8cd a000 	str.w	sl, [sp]
 800323c:	aa03      	add	r2, sp, #12
 800323e:	f7ff fee3 	bl	8003008 <_printf_common>
 8003242:	3001      	adds	r0, #1
 8003244:	d14a      	bne.n	80032dc <_printf_i+0x1f0>
 8003246:	f04f 30ff 	mov.w	r0, #4294967295
 800324a:	b004      	add	sp, #16
 800324c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003250:	6823      	ldr	r3, [r4, #0]
 8003252:	f043 0320 	orr.w	r3, r3, #32
 8003256:	6023      	str	r3, [r4, #0]
 8003258:	2778      	movs	r7, #120	@ 0x78
 800325a:	4832      	ldr	r0, [pc, #200]	@ (8003324 <_printf_i+0x238>)
 800325c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003260:	6823      	ldr	r3, [r4, #0]
 8003262:	6831      	ldr	r1, [r6, #0]
 8003264:	061f      	lsls	r7, r3, #24
 8003266:	f851 5b04 	ldr.w	r5, [r1], #4
 800326a:	d402      	bmi.n	8003272 <_printf_i+0x186>
 800326c:	065f      	lsls	r7, r3, #25
 800326e:	bf48      	it	mi
 8003270:	b2ad      	uxthmi	r5, r5
 8003272:	6031      	str	r1, [r6, #0]
 8003274:	07d9      	lsls	r1, r3, #31
 8003276:	bf44      	itt	mi
 8003278:	f043 0320 	orrmi.w	r3, r3, #32
 800327c:	6023      	strmi	r3, [r4, #0]
 800327e:	b11d      	cbz	r5, 8003288 <_printf_i+0x19c>
 8003280:	2310      	movs	r3, #16
 8003282:	e7ad      	b.n	80031e0 <_printf_i+0xf4>
 8003284:	4826      	ldr	r0, [pc, #152]	@ (8003320 <_printf_i+0x234>)
 8003286:	e7e9      	b.n	800325c <_printf_i+0x170>
 8003288:	6823      	ldr	r3, [r4, #0]
 800328a:	f023 0320 	bic.w	r3, r3, #32
 800328e:	6023      	str	r3, [r4, #0]
 8003290:	e7f6      	b.n	8003280 <_printf_i+0x194>
 8003292:	4616      	mov	r6, r2
 8003294:	e7bd      	b.n	8003212 <_printf_i+0x126>
 8003296:	6833      	ldr	r3, [r6, #0]
 8003298:	6825      	ldr	r5, [r4, #0]
 800329a:	1d18      	adds	r0, r3, #4
 800329c:	6961      	ldr	r1, [r4, #20]
 800329e:	6030      	str	r0, [r6, #0]
 80032a0:	062e      	lsls	r6, r5, #24
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	d501      	bpl.n	80032aa <_printf_i+0x1be>
 80032a6:	6019      	str	r1, [r3, #0]
 80032a8:	e002      	b.n	80032b0 <_printf_i+0x1c4>
 80032aa:	0668      	lsls	r0, r5, #25
 80032ac:	d5fb      	bpl.n	80032a6 <_printf_i+0x1ba>
 80032ae:	8019      	strh	r1, [r3, #0]
 80032b0:	2300      	movs	r3, #0
 80032b2:	4616      	mov	r6, r2
 80032b4:	6123      	str	r3, [r4, #16]
 80032b6:	e7bc      	b.n	8003232 <_printf_i+0x146>
 80032b8:	6833      	ldr	r3, [r6, #0]
 80032ba:	2100      	movs	r1, #0
 80032bc:	1d1a      	adds	r2, r3, #4
 80032be:	6032      	str	r2, [r6, #0]
 80032c0:	681e      	ldr	r6, [r3, #0]
 80032c2:	6862      	ldr	r2, [r4, #4]
 80032c4:	4630      	mov	r0, r6
 80032c6:	f000 f96b 	bl	80035a0 <memchr>
 80032ca:	b108      	cbz	r0, 80032d0 <_printf_i+0x1e4>
 80032cc:	1b80      	subs	r0, r0, r6
 80032ce:	6060      	str	r0, [r4, #4]
 80032d0:	6863      	ldr	r3, [r4, #4]
 80032d2:	6123      	str	r3, [r4, #16]
 80032d4:	2300      	movs	r3, #0
 80032d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80032da:	e7aa      	b.n	8003232 <_printf_i+0x146>
 80032dc:	4632      	mov	r2, r6
 80032de:	4649      	mov	r1, r9
 80032e0:	4640      	mov	r0, r8
 80032e2:	6923      	ldr	r3, [r4, #16]
 80032e4:	47d0      	blx	sl
 80032e6:	3001      	adds	r0, #1
 80032e8:	d0ad      	beq.n	8003246 <_printf_i+0x15a>
 80032ea:	6823      	ldr	r3, [r4, #0]
 80032ec:	079b      	lsls	r3, r3, #30
 80032ee:	d413      	bmi.n	8003318 <_printf_i+0x22c>
 80032f0:	68e0      	ldr	r0, [r4, #12]
 80032f2:	9b03      	ldr	r3, [sp, #12]
 80032f4:	4298      	cmp	r0, r3
 80032f6:	bfb8      	it	lt
 80032f8:	4618      	movlt	r0, r3
 80032fa:	e7a6      	b.n	800324a <_printf_i+0x15e>
 80032fc:	2301      	movs	r3, #1
 80032fe:	4632      	mov	r2, r6
 8003300:	4649      	mov	r1, r9
 8003302:	4640      	mov	r0, r8
 8003304:	47d0      	blx	sl
 8003306:	3001      	adds	r0, #1
 8003308:	d09d      	beq.n	8003246 <_printf_i+0x15a>
 800330a:	3501      	adds	r5, #1
 800330c:	68e3      	ldr	r3, [r4, #12]
 800330e:	9903      	ldr	r1, [sp, #12]
 8003310:	1a5b      	subs	r3, r3, r1
 8003312:	42ab      	cmp	r3, r5
 8003314:	dcf2      	bgt.n	80032fc <_printf_i+0x210>
 8003316:	e7eb      	b.n	80032f0 <_printf_i+0x204>
 8003318:	2500      	movs	r5, #0
 800331a:	f104 0619 	add.w	r6, r4, #25
 800331e:	e7f5      	b.n	800330c <_printf_i+0x220>
 8003320:	0800364f 	.word	0x0800364f
 8003324:	08003660 	.word	0x08003660

08003328 <__sflush_r>:
 8003328:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800332c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800332e:	0716      	lsls	r6, r2, #28
 8003330:	4605      	mov	r5, r0
 8003332:	460c      	mov	r4, r1
 8003334:	d454      	bmi.n	80033e0 <__sflush_r+0xb8>
 8003336:	684b      	ldr	r3, [r1, #4]
 8003338:	2b00      	cmp	r3, #0
 800333a:	dc02      	bgt.n	8003342 <__sflush_r+0x1a>
 800333c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800333e:	2b00      	cmp	r3, #0
 8003340:	dd48      	ble.n	80033d4 <__sflush_r+0xac>
 8003342:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003344:	2e00      	cmp	r6, #0
 8003346:	d045      	beq.n	80033d4 <__sflush_r+0xac>
 8003348:	2300      	movs	r3, #0
 800334a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800334e:	682f      	ldr	r7, [r5, #0]
 8003350:	6a21      	ldr	r1, [r4, #32]
 8003352:	602b      	str	r3, [r5, #0]
 8003354:	d030      	beq.n	80033b8 <__sflush_r+0x90>
 8003356:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003358:	89a3      	ldrh	r3, [r4, #12]
 800335a:	0759      	lsls	r1, r3, #29
 800335c:	d505      	bpl.n	800336a <__sflush_r+0x42>
 800335e:	6863      	ldr	r3, [r4, #4]
 8003360:	1ad2      	subs	r2, r2, r3
 8003362:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003364:	b10b      	cbz	r3, 800336a <__sflush_r+0x42>
 8003366:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003368:	1ad2      	subs	r2, r2, r3
 800336a:	2300      	movs	r3, #0
 800336c:	4628      	mov	r0, r5
 800336e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003370:	6a21      	ldr	r1, [r4, #32]
 8003372:	47b0      	blx	r6
 8003374:	1c43      	adds	r3, r0, #1
 8003376:	89a3      	ldrh	r3, [r4, #12]
 8003378:	d106      	bne.n	8003388 <__sflush_r+0x60>
 800337a:	6829      	ldr	r1, [r5, #0]
 800337c:	291d      	cmp	r1, #29
 800337e:	d82b      	bhi.n	80033d8 <__sflush_r+0xb0>
 8003380:	4a28      	ldr	r2, [pc, #160]	@ (8003424 <__sflush_r+0xfc>)
 8003382:	40ca      	lsrs	r2, r1
 8003384:	07d6      	lsls	r6, r2, #31
 8003386:	d527      	bpl.n	80033d8 <__sflush_r+0xb0>
 8003388:	2200      	movs	r2, #0
 800338a:	6062      	str	r2, [r4, #4]
 800338c:	6922      	ldr	r2, [r4, #16]
 800338e:	04d9      	lsls	r1, r3, #19
 8003390:	6022      	str	r2, [r4, #0]
 8003392:	d504      	bpl.n	800339e <__sflush_r+0x76>
 8003394:	1c42      	adds	r2, r0, #1
 8003396:	d101      	bne.n	800339c <__sflush_r+0x74>
 8003398:	682b      	ldr	r3, [r5, #0]
 800339a:	b903      	cbnz	r3, 800339e <__sflush_r+0x76>
 800339c:	6560      	str	r0, [r4, #84]	@ 0x54
 800339e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80033a0:	602f      	str	r7, [r5, #0]
 80033a2:	b1b9      	cbz	r1, 80033d4 <__sflush_r+0xac>
 80033a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80033a8:	4299      	cmp	r1, r3
 80033aa:	d002      	beq.n	80033b2 <__sflush_r+0x8a>
 80033ac:	4628      	mov	r0, r5
 80033ae:	f7ff fbf5 	bl	8002b9c <_free_r>
 80033b2:	2300      	movs	r3, #0
 80033b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80033b6:	e00d      	b.n	80033d4 <__sflush_r+0xac>
 80033b8:	2301      	movs	r3, #1
 80033ba:	4628      	mov	r0, r5
 80033bc:	47b0      	blx	r6
 80033be:	4602      	mov	r2, r0
 80033c0:	1c50      	adds	r0, r2, #1
 80033c2:	d1c9      	bne.n	8003358 <__sflush_r+0x30>
 80033c4:	682b      	ldr	r3, [r5, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0c6      	beq.n	8003358 <__sflush_r+0x30>
 80033ca:	2b1d      	cmp	r3, #29
 80033cc:	d001      	beq.n	80033d2 <__sflush_r+0xaa>
 80033ce:	2b16      	cmp	r3, #22
 80033d0:	d11d      	bne.n	800340e <__sflush_r+0xe6>
 80033d2:	602f      	str	r7, [r5, #0]
 80033d4:	2000      	movs	r0, #0
 80033d6:	e021      	b.n	800341c <__sflush_r+0xf4>
 80033d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033dc:	b21b      	sxth	r3, r3
 80033de:	e01a      	b.n	8003416 <__sflush_r+0xee>
 80033e0:	690f      	ldr	r7, [r1, #16]
 80033e2:	2f00      	cmp	r7, #0
 80033e4:	d0f6      	beq.n	80033d4 <__sflush_r+0xac>
 80033e6:	0793      	lsls	r3, r2, #30
 80033e8:	bf18      	it	ne
 80033ea:	2300      	movne	r3, #0
 80033ec:	680e      	ldr	r6, [r1, #0]
 80033ee:	bf08      	it	eq
 80033f0:	694b      	ldreq	r3, [r1, #20]
 80033f2:	1bf6      	subs	r6, r6, r7
 80033f4:	600f      	str	r7, [r1, #0]
 80033f6:	608b      	str	r3, [r1, #8]
 80033f8:	2e00      	cmp	r6, #0
 80033fa:	ddeb      	ble.n	80033d4 <__sflush_r+0xac>
 80033fc:	4633      	mov	r3, r6
 80033fe:	463a      	mov	r2, r7
 8003400:	4628      	mov	r0, r5
 8003402:	6a21      	ldr	r1, [r4, #32]
 8003404:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8003408:	47e0      	blx	ip
 800340a:	2800      	cmp	r0, #0
 800340c:	dc07      	bgt.n	800341e <__sflush_r+0xf6>
 800340e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003416:	f04f 30ff 	mov.w	r0, #4294967295
 800341a:	81a3      	strh	r3, [r4, #12]
 800341c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800341e:	4407      	add	r7, r0
 8003420:	1a36      	subs	r6, r6, r0
 8003422:	e7e9      	b.n	80033f8 <__sflush_r+0xd0>
 8003424:	20400001 	.word	0x20400001

08003428 <_fflush_r>:
 8003428:	b538      	push	{r3, r4, r5, lr}
 800342a:	690b      	ldr	r3, [r1, #16]
 800342c:	4605      	mov	r5, r0
 800342e:	460c      	mov	r4, r1
 8003430:	b913      	cbnz	r3, 8003438 <_fflush_r+0x10>
 8003432:	2500      	movs	r5, #0
 8003434:	4628      	mov	r0, r5
 8003436:	bd38      	pop	{r3, r4, r5, pc}
 8003438:	b118      	cbz	r0, 8003442 <_fflush_r+0x1a>
 800343a:	6a03      	ldr	r3, [r0, #32]
 800343c:	b90b      	cbnz	r3, 8003442 <_fflush_r+0x1a>
 800343e:	f7ff f9b3 	bl	80027a8 <__sinit>
 8003442:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0f3      	beq.n	8003432 <_fflush_r+0xa>
 800344a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800344c:	07d0      	lsls	r0, r2, #31
 800344e:	d404      	bmi.n	800345a <_fflush_r+0x32>
 8003450:	0599      	lsls	r1, r3, #22
 8003452:	d402      	bmi.n	800345a <_fflush_r+0x32>
 8003454:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003456:	f7ff fb9e 	bl	8002b96 <__retarget_lock_acquire_recursive>
 800345a:	4628      	mov	r0, r5
 800345c:	4621      	mov	r1, r4
 800345e:	f7ff ff63 	bl	8003328 <__sflush_r>
 8003462:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003464:	4605      	mov	r5, r0
 8003466:	07da      	lsls	r2, r3, #31
 8003468:	d4e4      	bmi.n	8003434 <_fflush_r+0xc>
 800346a:	89a3      	ldrh	r3, [r4, #12]
 800346c:	059b      	lsls	r3, r3, #22
 800346e:	d4e1      	bmi.n	8003434 <_fflush_r+0xc>
 8003470:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003472:	f7ff fb91 	bl	8002b98 <__retarget_lock_release_recursive>
 8003476:	e7dd      	b.n	8003434 <_fflush_r+0xc>

08003478 <__swhatbuf_r>:
 8003478:	b570      	push	{r4, r5, r6, lr}
 800347a:	460c      	mov	r4, r1
 800347c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003480:	4615      	mov	r5, r2
 8003482:	2900      	cmp	r1, #0
 8003484:	461e      	mov	r6, r3
 8003486:	b096      	sub	sp, #88	@ 0x58
 8003488:	da0c      	bge.n	80034a4 <__swhatbuf_r+0x2c>
 800348a:	89a3      	ldrh	r3, [r4, #12]
 800348c:	2100      	movs	r1, #0
 800348e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003492:	bf14      	ite	ne
 8003494:	2340      	movne	r3, #64	@ 0x40
 8003496:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800349a:	2000      	movs	r0, #0
 800349c:	6031      	str	r1, [r6, #0]
 800349e:	602b      	str	r3, [r5, #0]
 80034a0:	b016      	add	sp, #88	@ 0x58
 80034a2:	bd70      	pop	{r4, r5, r6, pc}
 80034a4:	466a      	mov	r2, sp
 80034a6:	f000 f849 	bl	800353c <_fstat_r>
 80034aa:	2800      	cmp	r0, #0
 80034ac:	dbed      	blt.n	800348a <__swhatbuf_r+0x12>
 80034ae:	9901      	ldr	r1, [sp, #4]
 80034b0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80034b4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80034b8:	4259      	negs	r1, r3
 80034ba:	4159      	adcs	r1, r3
 80034bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034c0:	e7eb      	b.n	800349a <__swhatbuf_r+0x22>

080034c2 <__smakebuf_r>:
 80034c2:	898b      	ldrh	r3, [r1, #12]
 80034c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80034c6:	079d      	lsls	r5, r3, #30
 80034c8:	4606      	mov	r6, r0
 80034ca:	460c      	mov	r4, r1
 80034cc:	d507      	bpl.n	80034de <__smakebuf_r+0x1c>
 80034ce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80034d2:	6023      	str	r3, [r4, #0]
 80034d4:	6123      	str	r3, [r4, #16]
 80034d6:	2301      	movs	r3, #1
 80034d8:	6163      	str	r3, [r4, #20]
 80034da:	b003      	add	sp, #12
 80034dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034de:	466a      	mov	r2, sp
 80034e0:	ab01      	add	r3, sp, #4
 80034e2:	f7ff ffc9 	bl	8003478 <__swhatbuf_r>
 80034e6:	9f00      	ldr	r7, [sp, #0]
 80034e8:	4605      	mov	r5, r0
 80034ea:	4639      	mov	r1, r7
 80034ec:	4630      	mov	r0, r6
 80034ee:	f7ff fbbf 	bl	8002c70 <_malloc_r>
 80034f2:	b948      	cbnz	r0, 8003508 <__smakebuf_r+0x46>
 80034f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034f8:	059a      	lsls	r2, r3, #22
 80034fa:	d4ee      	bmi.n	80034da <__smakebuf_r+0x18>
 80034fc:	f023 0303 	bic.w	r3, r3, #3
 8003500:	f043 0302 	orr.w	r3, r3, #2
 8003504:	81a3      	strh	r3, [r4, #12]
 8003506:	e7e2      	b.n	80034ce <__smakebuf_r+0xc>
 8003508:	89a3      	ldrh	r3, [r4, #12]
 800350a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800350e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003512:	81a3      	strh	r3, [r4, #12]
 8003514:	9b01      	ldr	r3, [sp, #4]
 8003516:	6020      	str	r0, [r4, #0]
 8003518:	b15b      	cbz	r3, 8003532 <__smakebuf_r+0x70>
 800351a:	4630      	mov	r0, r6
 800351c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003520:	f000 f81e 	bl	8003560 <_isatty_r>
 8003524:	b128      	cbz	r0, 8003532 <__smakebuf_r+0x70>
 8003526:	89a3      	ldrh	r3, [r4, #12]
 8003528:	f023 0303 	bic.w	r3, r3, #3
 800352c:	f043 0301 	orr.w	r3, r3, #1
 8003530:	81a3      	strh	r3, [r4, #12]
 8003532:	89a3      	ldrh	r3, [r4, #12]
 8003534:	431d      	orrs	r5, r3
 8003536:	81a5      	strh	r5, [r4, #12]
 8003538:	e7cf      	b.n	80034da <__smakebuf_r+0x18>
	...

0800353c <_fstat_r>:
 800353c:	b538      	push	{r3, r4, r5, lr}
 800353e:	2300      	movs	r3, #0
 8003540:	4d06      	ldr	r5, [pc, #24]	@ (800355c <_fstat_r+0x20>)
 8003542:	4604      	mov	r4, r0
 8003544:	4608      	mov	r0, r1
 8003546:	4611      	mov	r1, r2
 8003548:	602b      	str	r3, [r5, #0]
 800354a:	f7fd f907 	bl	800075c <_fstat>
 800354e:	1c43      	adds	r3, r0, #1
 8003550:	d102      	bne.n	8003558 <_fstat_r+0x1c>
 8003552:	682b      	ldr	r3, [r5, #0]
 8003554:	b103      	cbz	r3, 8003558 <_fstat_r+0x1c>
 8003556:	6023      	str	r3, [r4, #0]
 8003558:	bd38      	pop	{r3, r4, r5, pc}
 800355a:	bf00      	nop
 800355c:	20000258 	.word	0x20000258

08003560 <_isatty_r>:
 8003560:	b538      	push	{r3, r4, r5, lr}
 8003562:	2300      	movs	r3, #0
 8003564:	4d05      	ldr	r5, [pc, #20]	@ (800357c <_isatty_r+0x1c>)
 8003566:	4604      	mov	r4, r0
 8003568:	4608      	mov	r0, r1
 800356a:	602b      	str	r3, [r5, #0]
 800356c:	f7fd f905 	bl	800077a <_isatty>
 8003570:	1c43      	adds	r3, r0, #1
 8003572:	d102      	bne.n	800357a <_isatty_r+0x1a>
 8003574:	682b      	ldr	r3, [r5, #0]
 8003576:	b103      	cbz	r3, 800357a <_isatty_r+0x1a>
 8003578:	6023      	str	r3, [r4, #0]
 800357a:	bd38      	pop	{r3, r4, r5, pc}
 800357c:	20000258 	.word	0x20000258

08003580 <_sbrk_r>:
 8003580:	b538      	push	{r3, r4, r5, lr}
 8003582:	2300      	movs	r3, #0
 8003584:	4d05      	ldr	r5, [pc, #20]	@ (800359c <_sbrk_r+0x1c>)
 8003586:	4604      	mov	r4, r0
 8003588:	4608      	mov	r0, r1
 800358a:	602b      	str	r3, [r5, #0]
 800358c:	f7fd f90c 	bl	80007a8 <_sbrk>
 8003590:	1c43      	adds	r3, r0, #1
 8003592:	d102      	bne.n	800359a <_sbrk_r+0x1a>
 8003594:	682b      	ldr	r3, [r5, #0]
 8003596:	b103      	cbz	r3, 800359a <_sbrk_r+0x1a>
 8003598:	6023      	str	r3, [r4, #0]
 800359a:	bd38      	pop	{r3, r4, r5, pc}
 800359c:	20000258 	.word	0x20000258

080035a0 <memchr>:
 80035a0:	4603      	mov	r3, r0
 80035a2:	b510      	push	{r4, lr}
 80035a4:	b2c9      	uxtb	r1, r1
 80035a6:	4402      	add	r2, r0
 80035a8:	4293      	cmp	r3, r2
 80035aa:	4618      	mov	r0, r3
 80035ac:	d101      	bne.n	80035b2 <memchr+0x12>
 80035ae:	2000      	movs	r0, #0
 80035b0:	e003      	b.n	80035ba <memchr+0x1a>
 80035b2:	7804      	ldrb	r4, [r0, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	428c      	cmp	r4, r1
 80035b8:	d1f6      	bne.n	80035a8 <memchr+0x8>
 80035ba:	bd10      	pop	{r4, pc}

080035bc <_init>:
 80035bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035be:	bf00      	nop
 80035c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c2:	bc08      	pop	{r3}
 80035c4:	469e      	mov	lr, r3
 80035c6:	4770      	bx	lr

080035c8 <_fini>:
 80035c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ca:	bf00      	nop
 80035cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035ce:	bc08      	pop	{r3}
 80035d0:	469e      	mov	lr, r3
 80035d2:	4770      	bx	lr
