INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Logical_Not.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Logical_Not
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_Not_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Logical_Not
