--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml aula4_parte4.twx aula4_parte4.ncd -o aula4_parte4.twr
aula4_parte4.pcf

Design file:              aula4_parte4.ncd
Physical constraint file: aula4_parte4.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock writeClk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
writeAddress<2>|    0.365(R)|    1.208(R)|writeClk_BUFGP    |   0.000|
writeAddress<3>|    0.123(R)|    1.599(R)|writeClk_BUFGP    |   0.000|
writeAddress<4>|    0.053(R)|    1.460(R)|writeClk_BUFGP    |   0.000|
writeData<0>   |    0.056(R)|    1.522(R)|writeClk_BUFGP    |   0.000|
writeData<1>   |    0.244(R)|    1.374(R)|writeClk_BUFGP    |   0.000|
writeEnable    |    0.372(R)|    1.437(R)|writeClk_BUFGP    |   0.000|
---------------+------------+------------+------------------+--------+

Clock writeClk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
readData<0> |    8.499(R)|writeClk_BUFGP    |   0.000|
readData<1> |    9.112(R)|writeClk_BUFGP    |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
readAddress<5> |readData<0>    |    6.270|
readAddress<5> |readData<1>    |    6.638|
readAddress<6> |readData<0>    |    5.984|
readAddress<6> |readData<1>    |    6.881|
readAddress<7> |readData<0>    |    6.225|
readAddress<7> |readData<1>    |    6.542|
---------------+---------------+---------+


Analysis completed Mon Mar 14 00:43:18 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 128 MB



