`timescale 10 ns/ 1 ns
module gsq_1783_6_0_vlg_tst();
// constants                                           
// general purpose registers
//reg eachvec;
// test vector input registers
reg clk_in;
// wires                                               
wire [3:1]  DIG;
wire [6:0]  SEG;
wire [1:0]  SEL;
wire clk_1khz;
wire [3:0]  data;

// assign statements (if any)                          
gsq_1783_6_0 i1 (
// port map - connection between master ports and signals/registers   
	.DIG(DIG),
	.SEG(SEG),
	.SEL(SEL),
	.clk_1khz(clk_1khz),
	.clk_in(clk_in),
	.data(data)
);
initial                                                
begin                                                  
                          
          clk_in=1'b0;                                             
                                           
//$display("Running testbench");                       
end                                                    
always                                                 
                  
begin                                                  
  #1
clk_in=~clk_in;  
                                                      
                                               
// --> end                                             
end                                                    
endmodule

