library IEEE ;
Use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;
Use ieee.std_logic_unsigned.all;
 use ieee.std_logic_arith.all; 
entity velocity is
  port(-- pg :in std_logic_vector(17 downto 0);
  clk:in std_logic;
  pb :in std_logic_vector(17 downto 0);
  r1 :in integer;
  r2 :in integer;
 x : in std_logic_vector(7 downto 0);
  v : in std_logic_vector(17 downto 0);
 vs:out std_logic_vector( 31 downto 0));
end velocity;
architecture arch of velocity is 
constant w : integer := 4;
constant c1 : integer := 2 ;
constant c2 : integer := 2;
signal a: std_logic_vector(32 downto 0) ;
signal b : integer;
signal c : integer;
begin
  process(clk)
    begin 
      if (clk'event and clk ='1')then 
  a <= std_logic_vector(to_unsigned(w,15))* v ;
 b <= (c1*r1);
c <= (c2 *r2);
vs <= a +b*(pb-x)+ c*(gb-x);;
end if;
end process;
end arch;
