NDSummary.OnToolTipsLoaded("SystemVerilogClass:axi4stream_vif_proxy",{217:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">AXI4STREAM VIF Proxy Class. It has virtual interface for AXI4STREAM VIP interface. Drivers of AXI4STREAM VIP drive transaction/ready onto AXI4STREAM VIP bus interface through APIs(such as&nbsp; put_transaction) of this class, monitor of AXI4STREAM VIP collects AXI4STREAM interface information and convert it into transaction through APIs(get_transaction) in this class.</div></div>",219:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype219\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual</span> task wait_aclks(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_uint&nbsp;</td><td class=\"PName last\">cnt</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Waits specified amount of posedge aclk occur</div></div>",220:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype220\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_posedge_aclk();</div><div class=\"TTSummary\">Waits posedge of ACLK of m_vif</div></div>",221:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype221\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_posedge_aclk_with_hold();</div><div class=\"TTSummary\">Waits posedge of ACLK of m_vif and then wait hold_time</div></div>",222:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype222\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_negedge_aclk();</div><div class=\"TTSummary\">Waits negedge of ACLK of m_vif</div></div>",223:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype223\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_areset_deassert();</div><div class=\"TTSummary\">Waits areset to be deasserted</div></div>",224:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype224\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_boolean_t get_drive_x();</div><div class=\"TTSummary\">Returns 1 if dummy_drive_type is XIL_AXI4STREAM_VIF_DRIVE_X, else returns 0</div></div>",225:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype225\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> cheap_random();</div><div class=\"TTSummary\">Generate simplified randomization of xid,xdest and xlast of VIF when user define XIL_DO_NOT_USE_ADV_RANDOMIZATION</div></div>",226:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype226\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> xil_axi4stream_vif_dummy_drive_t get_dummy_drive_type();</div><div class=\"TTSummary\">Get Dummy Drive Type of m_vif</div></div>",227:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype227\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_valid_asserted();</div><div class=\"TTSummary\">Waits TVALID of m_vif asserted</div></div>",228:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype228\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function new</span>(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">string</span>&nbsp;</td><td class=\"PName\">name</td><td class=\"PDefaultValueSeparator\">=&nbsp;</td><td class=\"PDefaultValue last\"><span class=\"SHString\">&quot;unnamed_axi4stream_vif_proxy&quot;</span></td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Constructor to create a new axi4stream vif proxy,~name~ is the instance name.</div></div>",229:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype229\" class=\"NDPrototype NoParameterForm\">task run_phase();</div><div class=\"TTSummary\">Starts control processes for operation of</div></div>",230:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype230\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> xil_axi4stream_ulong get_current_clk_count();</div><div class=\"TTSummary\">Returns clk_edge_counter</div></div>",231:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype231\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> time get_current_edge_time();</div><div class=\"TTSummary\">Returns clk_edge_time</div></div>",232:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype232\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_drive_x();</div><div class=\"TTSummary\">Sets Dummy Drive type to be XIL_AXI4STREAM_VIF_DRIVE_X</div></div>",233:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype233\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> set_dummy_drive_type(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">xil_axi4stream_vif_dummy_drive_t&nbsp;</td><td class=\"PName last\">inp</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Sets Dummy Drive Type</div></div>",234:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype234\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function void</span> assign_vi (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">virtual interface</span> axi4stream_vip_if `</td><td class=\"PType\">XIL_AXI4STREAM_PARAM_ORDER&nbsp;</td><td class=\"PName last\">vif</td></tr></table></td><td class=\"PAfterParameters\">) ;</td></tr></table></div><div class=\"TTSummary\">Assigns m_vif</div></div>",235:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype235\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> put_noise();</div><div class=\"TTSummary\">Puts noise on bus</div></div>",236:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype236\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> reset();</div><div class=\"TTSummary\">Sets TVALID to be 0 and puts noise onto bus</div></div>",237:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype237\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">virtual function void</span> put_transaction(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input&nbsp;</td><td class=\"PType\">axi4stream_transaction&nbsp;</td><td class=\"PName last\">trans</td></tr></table></td><td class=\"PAfterParameters\">);</td></tr></table></div><div class=\"TTSummary\">Puts transaction information onto bus</div></div>",238:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype238\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> axi4stream_monitor_transaction get_transaction();</div><div class=\"TTSummary\">Collects m_vif information and returns it to axi4stream_transaction</div></div>",239:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype239\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_valid();</div><div class=\"TTSummary\">Sets valid of m_vif to be 1</div></div>",240:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype240\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_valid();</div><div class=\"TTSummary\">Sets valid of m_vif to be 0</div></div>",241:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype241\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> set_ready();</div><div class=\"TTSummary\">Sets ready of m_vif to be 1</div></div>",242:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype242\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function void</span> clr_ready();</div><div class=\"TTSummary\">Sets ready of m_vif to be 0</div></div>",243:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype243\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_live_valid_asserted();</div><div class=\"TTSummary\">Returns 1 if TVALID of m_vif is 1, else returns 0</div></div>",244:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype244\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_live_valid_asserted();</div><div class=\"TTSummary\">Wait TVALID of m_vif is 1</div></div>",245:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype245\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_ready_asserted();</div><div class=\"TTSummary\">If HAS_TRAEADY is on, returns 1 if TREADY of clock block in m_vif is 1, else returns 0 If HAS_TRAEADY is off, returns 1.</div></div>",246:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype246\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_valid_asserted();</div><div class=\"TTSummary\">Returns 1 if TVALID of clock block in m_vif is 1, else returns 0</div></div>",247:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype247\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_areset_asserted();</div><div class=\"TTSummary\">Returns 1 if ARESET_N of clock block in m_vif is 0, else returns 0</div></div>",248:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype248\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_areset_asserted();</div><div class=\"TTSummary\">Waits negedge of ARSET_N of m_vif</div></div>",249:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype249\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_valid_sampled();</div><div class=\"TTSummary\">Waits till TVALID is sampled</div></div>",250:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype250\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual</span> task wait_tx_accepted();</div><div class=\"TTSummary\">Waits till TREADY/TAVLID handshake occurs</div></div>",251:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div id=\"NDPrototype251\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">virtual function</span> bit is_tx_accepted();</div><div class=\"TTSummary\">Returns 1 if TREADY/TVALID handshake occurs, otherwise returns 0</div></div>"});