Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot serdes_tb_behav xil_defaultlib.serdes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'parallel_in' [C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/serdes/serdes.srcs/sim_1/new/serdes_tb.sv:38]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'parallel_out' [C:/Users/turke/OneDrive/Documents/Github/CMPE_Capstone/CODE/hdl/serdes/serdes.srcs/sim_1/new/serdes_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serdes(SERDES_WIDTH=4,EARLY_WIDT...
Compiling module xil_defaultlib.serdes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serdes_tb_behav
