!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A3LAPWR	bench/passthru/main.c	60;"	d	file:
A3LARX	bench/passthru/main.c	61;"	d	file:
A3LATX	bench/passthru/main.c	62;"	d	file:
ACOUSTICMODEM	RAOS/RAOB/PLATFORM.h	19;"	d
ACOUSTICMODEM	RAOS/RAOT/PLATFORM.h	19;"	d
ADAvgFileName	MPC/ADS/ADS.c	/^static char ADAvgFileName[] = "c:00000000.pwr";$/;"	v	file:
ADAvgFileName	links/ADS.c	/^static char ADAvgFileName[] = "c:00000000.pwr";$/;"	v	file:
ADCPWR	bench/passthru/main.c	58;"	d	file:
ADCounter	MPC/ADS/ADS.c	/^int ADCounter = 0;$/;"	v
ADCounter	links/ADS.c	/^int ADCounter = 0;$/;"	v
ADS	MPC/ADS/ADS.c	/^PowerParameters ADS;$/;"	v
ADS	links/ADS.c	/^PowerParameters ADS;$/;"	v
ADS8344BIP	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344UNI		= 0x08, 		ADS8344BIP		= 0x00	};$/;"	e	enum:__anon33
ADS8344CMD	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344CMD		= 0x80	};$/;"	e	enum:__anon31
ADS8344DIF	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344SGL		= 0x04, 		ADS8344DIF		= 0x00	};$/;"	e	enum:__anon32
ADS8344EXT	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^		ADS8344INT		= 0x02, 		ADS8344EXT		= 0x03	};$/;"	e	enum:__anon34
ADS8344INT	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^		ADS8344INT		= 0x02, 		ADS8344EXT		= 0x03	};$/;"	e	enum:__anon34
ADS8344PDFull	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344PDFull	= 0x00,			ADS8344PDFuture	= 0x01,$/;"	e	enum:__anon34
ADS8344PDFuture	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344PDFull	= 0x00,			ADS8344PDFuture	= 0x01,$/;"	e	enum:__anon34
ADS8344SGL	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344SGL		= 0x04, 		ADS8344DIF		= 0x00	};$/;"	e	enum:__anon32
ADS8344UNI	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	/^enum { 	ADS8344UNI		= 0x08, 		ADS8344BIP		= 0x00	};$/;"	e	enum:__anon33
ADSFileHandle	MPC/ADS/ADS.c	/^int ADSFileHandle;$/;"	v
ADSFileHandle	links/ADS.c	/^int ADSFileHandle;$/;"	v
ADSFileName	MPC/ADS/ADS.c	/^void ADSFileName(long counter) {$/;"	f
ADSFileName	links/ADS.c	/^void ADSFileName(long counter) {$/;"	f
ADSOn	MPC/ADS/ADS.c	/^bool ADSOn;$/;"	v
ADSOn	links/ADS.c	/^bool ADSOn;$/;"	v
ADSStartTime	MPC/MPC3.3/Settings.c	/^ulong ADSStartTime;$/;"	v
ADSStartTime	MPC/MPC_SETTINGS/Settings.c	/^ulong ADSStartTime;$/;"	v
ADSStartTime	links/Settings.c	/^ulong ADSStartTime;$/;"	v
ADSTIME	MPC/ADS/ADS.c	/^ushort ADSTIME = 0;$/;"	v
ADSTIME	links/ADS.c	/^ushort ADSTIME = 0;$/;"	v
ADS_Status	MPC/ADS/ADS.c	/^bool ADS_Status() { return ADSOn; }$/;"	f
ADS_Status	links/ADS.c	/^bool ADS_Status() { return ADSOn; }$/;"	f
ADSample	MPC/ADS/ADS.c	/^short *ADSample;$/;"	v
ADSample	links/ADS.c	/^short *ADSample;$/;"	v
ADSamplingRuptHandler	MPC/ADS/ADS.c	/^IEV_C_PROTO(ADSamplingRuptHandler);$/;"	v
ADSamplingRuptHandler	links/ADS.c	/^IEV_C_PROTO(ADSamplingRuptHandler);$/;"	v
ADTimingRuptHandler	MPC/ADS/ADS.c	/^IEV_C_PROTO(ADTimingRuptHandler);$/;"	v
ADTimingRuptHandler	links/ADS.c	/^IEV_C_PROTO(ADTimingRuptHandler);$/;"	v
AD_Check	MPC/ADS/ADS.c	/^bool AD_Check() {$/;"	f
AD_Check	SG/s.c	/^bool AD_Check() {$/;"	f
AD_Check	links/ADS.c	/^bool AD_Check() {$/;"	f
AD_Log	MPC/ADS/ADS.c	/^void AD_Log(void) {$/;"	f
AD_Log	links/ADS.c	/^void AD_Log(void) {$/;"	f
AD_REF_SHDN_PIN	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	53;"	d
AD_Write	MPC/ADS/ADS.c	/^void AD_Write(ushort *AveragedEnergy) {$/;"	f
AD_Write	links/ADS.c	/^void AD_Write(ushort *AveragedEnergy) {$/;"	f
ADisADS8344	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	53;"	d
ADisFirstUnknown	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	51;"	d
ADisMAX146	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	52;"	d
AMDM	MPC/AMODEM/AModem.c	/^AMODEMParameters AMDM;$/;"	v
AMDMSettings	MPC/MPC3.3/Settings.c	/^Settings AMDMSettings[] = {AMODEMMAXUPLOAD_NAME,$/;"	v
AMDMSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings AMDMSettings[] = {AMODEMMAXUPLOAD_NAME,$/;"	v
AMDMSettings	links/Settings.c	/^Settings AMDMSettings[] = {AMODEMMAXUPLOAD_NAME,$/;"	v
AMODEMBAUD	CTDCom/cfxmain.c	46;"	d	file:
AMODEMBAUD	MPC/AMODEM/AModem.h	16;"	d
AMODEMBAUD	MPC/TUPORT/TUPort.h	24;"	d
AMODEMBAUD	MPC/WINCH/Winch.h	25;"	d
AMODEMBAUD	links/Winch.h	25;"	d
AMODEMBLOCKSIZE_DEFAULT	MPC/MPC3.3/Settings.h	244;"	d
AMODEMBLOCKSIZE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	197;"	d
AMODEMBLOCKSIZE_DEFAULT	links/Settings.h	197;"	d
AMODEMBLOCKSIZE_DESC	MPC/MPC3.3/Settings.h	245;"	d
AMODEMBLOCKSIZE_DESC	MPC/MPC_SETTINGS/Settings.h	198;"	d
AMODEMBLOCKSIZE_DESC	links/Settings.h	198;"	d
AMODEMBLOCKSIZE_NAME	MPC/MPC3.3/Settings.h	243;"	d
AMODEMBLOCKSIZE_NAME	MPC/MPC_SETTINGS/Settings.h	196;"	d
AMODEMBLOCKSIZE_NAME	links/Settings.h	196;"	d
AMODEMMAXUPLOAD_DEFAULT	MPC/MPC3.3/Settings.h	238;"	d
AMODEMMAXUPLOAD_DEFAULT	MPC/MPC_SETTINGS/Settings.h	192;"	d
AMODEMMAXUPLOAD_DEFAULT	links/Settings.h	192;"	d
AMODEMMAXUPLOAD_DESC	MPC/MPC3.3/Settings.h	239;"	d
AMODEMMAXUPLOAD_DESC	MPC/MPC_SETTINGS/Settings.h	193;"	d
AMODEMMAXUPLOAD_DESC	links/Settings.h	193;"	d
AMODEMMAXUPLOAD_NAME	MPC/MPC3.3/Settings.h	237;"	d
AMODEMMAXUPLOAD_NAME	MPC/MPC_SETTINGS/Settings.h	191;"	d
AMODEMMAXUPLOAD_NAME	links/Settings.h	191;"	d
AMODEMOFFSET_DEFAULT	MPC/MPC3.3/Settings.h	232;"	d
AMODEMOFFSET_DEFAULT	MPC/MPC_SETTINGS/Settings.h	187;"	d
AMODEMOFFSET_DEFAULT	links/Settings.h	187;"	d
AMODEMOFFSET_DESC	MPC/MPC3.3/Settings.h	233;"	d
AMODEMOFFSET_DESC	MPC/MPC_SETTINGS/Settings.h	188;"	d
AMODEMOFFSET_DESC	links/Settings.h	188;"	d
AMODEMOFFSET_NAME	MPC/MPC3.3/Settings.h	231;"	d
AMODEMOFFSET_NAME	MPC/MPC_SETTINGS/Settings.h	186;"	d
AMODEMOFFSET_NAME	links/Settings.h	186;"	d
AMODEMPWR	MPC/AMODEM/AModem.h	22;"	d
AMODEMPWR	MPC/TUPORT/TUPort.h	2;"	d
AMODEMPWR	MPC/WINCH/Winch.h	22;"	d
AMODEMPWR	links/Winch.h	22;"	d
AMODEMParameters	MPC/AMODEM/AModem.h	/^} AMODEMParameters;$/;"	t	typeref:struct:__anon13
AMODEMRX	CTDCom/cfxmain.c	44;"	d	file:
AMODEMRX	MPC/AMODEM/AModem.h	23;"	d
AMODEMRX	MPC/TUPORT/TUPort.h	3;"	d
AMODEMRX	MPC/WINCH/Winch.h	23;"	d
AMODEMRX	links/Winch.h	23;"	d
AMODEMTX	CTDCom/cfxmain.c	45;"	d	file:
AMODEMTX	MPC/AMODEM/AModem.h	24;"	d
AMODEMTX	MPC/TUPORT/TUPort.h	4;"	d
AMODEMTX	MPC/WINCH/Winch.h	24;"	d
AMODEMTX	links/Winch.h	24;"	d
AModemBuffer	MPC/AMODEM/AModem.c	/^uchar *AModemBuffer;$/;"	v
AModemCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable AModemCmdTable[] =$/;"	v
AModemCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable AModemCmdTable[] =$/;"	v
AModemCmdTable	links/Settings.c	/^CmdTable AModemCmdTable[] =$/;"	v
AModemCom	MPC/AMODEM/AModem.c	/^const char *AModemCom() {$/;"	f
AModemPhase	RAOS/RAOB/RAOSBottom1.c	/^int AModemPhase;$/;"	v
AModemPhase	RAOS/RAOT/RAOSTop3.c	/^int AModemPhase;$/;"	v
AModemPort	MPC/AMODEM/AModem.c	/^TUPort *AModemPort;$/;"	v
AModemPort	MPC/TUPORT/TUPort.c	/^TUPort *AModemPort;$/;"	v
AModemResend	MPC/AMODEM/AModem.c	/^void AModemResend() {$/;"	f
AModemSend	MPC/AMODEM/AModem.c	/^void AModemSend(char *send) {$/;"	f
AModemSleep	MPC/AMODEM/AModem.c	/^void AModemSleep(void) {$/;"	f
AModemStream	MPC/AMODEM/AModem.c	/^int AModemStream(int filehandle) {$/;"	f
AModemUpload	MPC/AMODEM/AModem.c	/^void AModemUpload(const char *fname) {$/;"	f
AModemUploadParameters	MPC/AMODEM/AModem.c	/^void AModemUploadParameters() {$/;"	f
AModem_Data	MPC/AMODEM/AModem.c	/^short AModem_Data() {$/;"	f
AModem_Data	MPC/WINCH/Winch.c	/^void AModem_Data(void) {$/;"	f
AModem_Data	links/Winch.c	/^void AModem_Data(void) {$/;"	f
AModem_RX	MPC/AMODEM/AModem.c	/^short AModem_RX, AModem_TX;$/;"	v
AModem_RX	MPC/TUPORT/TUPort.c	/^short AModem_RX, AModem_TX;$/;"	v
AModem_Send	CTDCom/cfxmain.c	/^void AModem_Send(short reply, bool command) {$/;"	f
AModem_SetPower	MPC/AMODEM/AModem.c	/^void AModem_SetPower(bool high) {$/;"	f
AModem_TX	MPC/AMODEM/AModem.c	/^short AModem_RX, AModem_TX;$/;"	v
AModem_TX	MPC/TUPORT/TUPort.c	/^short AModem_RX, AModem_TX;$/;"	v
ANTLEN	MPC/WINCH/Winch.h	/^  short ANTLEN; \/\/ Length from CTD to antenna. More specifically: From CTD Depth$/;"	m	struct:__anon22
ANTLEN	links/Winch.h	/^  short ANTLEN; \/\/ Length from CTD to antenna. More specifically: From CTD Depth$/;"	m	struct:__anon9
ANTSW	MPC/GPSIRID/GPSIRID.h	/^  short ANTSW;    \/\/=1: antenna switch; =0: no antenna switch$/;"	m	struct:__anon15
ANTSW	links/GPSIRID.h	/^  short ANTSW;    \/\/=1: antenna switch; =0: no antenna switch$/;"	m	struct:__anon4
ANTSWPIN	MPC/GPSIRID/GPSIRID.c	54;"	d	file:
ANTSWPIN	links/GPSIRID.c	54;"	d	file:
ANTSW_DEFAULT	MPC/MPC3.3/Settings.h	132;"	d
ANTSW_DEFAULT	MPC/MPC_SETTINGS/Settings.h	109;"	d
ANTSW_DEFAULT	links/Settings.h	109;"	d
ANTSW_DESC	MPC/MPC3.3/Settings.h	133;"	d
ANTSW_DESC	MPC/MPC_SETTINGS/Settings.h	110;"	d
ANTSW_DESC	links/Settings.h	110;"	d
ANTSW_NAME	MPC/MPC3.3/Settings.h	131;"	d
ANTSW_NAME	MPC/MPC_SETTINGS/Settings.h	108;"	d
ANTSW_NAME	links/Settings.h	108;"	d
APP_STACK_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	99;"	d
APP_USER_NVRAM_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	103;"	d
APP_USER_NVRAM_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	104;"	d
ARGS	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	221;"	d
ASCENTCALLS	MPC/WINCH/Winch.h	/^  short ASCENTCALLS;$/;"	m	struct:__anon23
ASCENTCALLS	links/Winch.h	/^  short ASCENTCALLS;$/;"	m	struct:__anon10
ASCENTRCV	MPC/WINCH/Winch.h	/^  short ASCENTRCV;$/;"	m	struct:__anon23
ASCENTRCV	links/Winch.h	/^  short ASCENTRCV;$/;"	m	struct:__anon10
ASCENTTIME	LARA/PLATFORM.h	/^  short ASCENTTIME;$/;"	m	struct:__anon1
ASCENTTIME	links/PLATFORM.h	/^  short ASCENTTIME;$/;"	m	struct:__anon7
ASM_BIOS_CALL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	91;"	d
ASM_BIOS_JMP	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	92;"	d
ASM_PICO_CALL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	94;"	d
ASM_PICO_JMP	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	95;"	d
ATACapacity	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^				struct ATADriveID **info)			BIOS_CALL(ATACapacity);$/;"	v
ATADriveID	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	} ATADriveID;$/;"	t	typeref:struct:ATADriveID
ATADriveID	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct ATADriveID	\/\/ the info structure returned from ATACapacity()$/;"	s
ATADvr	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^typedef short	(*ATADvr)(void *);$/;"	t
ATAFLashChkBsyDelay	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, ATAFLashChkBsyDelay			= 1000000	\/\/ 1 second (typ 150-250us)$/;"	e	enum:ResetResume::__anon89
ATAFLashStartupTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, ATAFLashStartupTimeout		= 5000000	\/\/ 5 seconds (>1s for NAND cards)$/;"	e	enum:ResetResume::__anon89
ATAReadSectors	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^				void *buffer, short count)			BIOS_CALL(ATAReadSectors);$/;"	v
ATAWriteSectors	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^				void *buffer, short count)			BIOS_CALL(ATAWriteSectors);$/;"	v
ATA_SECTOR_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	50;"	d
AVGVEL	LARA/PLATFORM.h	/^  float AVGVEL;$/;"	m	struct:__anon1
AVGVEL	links/PLATFORM.h	/^  float AVGVEL;$/;"	m	struct:__anon7
Acknowledge	MPC/GPSIRID/GPSIRID.c	/^bool Acknowledge() {$/;"	f
Acknowledge	links/GPSIRID.c	/^bool Acknowledge() {$/;"	f
ActiveAModemCounter	RAOS/RAOB/RAOSBottom1.c	/^int ActiveAModemCounter;$/;"	v
ActiveAModemCounter	RAOS/RAOT/RAOSTop3.c	/^int ActiveAModemCounter;$/;"	v
AllDirsCmd	MPC/MPC3.3/Settings.c	/^char *AllDirsCmd(CmdInfoPtr) {$/;"	f
AllDirsCmd	MPC/MPC_SETTINGS/Settings.c	/^char *AllDirsCmd(CmdInfoPtr) {$/;"	f
AllDirsCmd	links/Settings.c	/^char *AllDirsCmd(CmdInfoPtr) {$/;"	f
AppendDetections	MPC/WISPR/WISPR.c	/^void AppendDetections(char *DTXString, int FileDescriptor) {$/;"	f
AppendDetections	links/WISPR.c	/^void AppendDetections(char *DTXString, int FileDescriptor) {$/;"	f
Append_Files	MPC/MPC3.3/MPC.c	/^bool Append_Files(int Dest, const char *SourceFileName, bool erase,$/;"	f
Append_Files	MPC/MPC_Global/MPC.c	/^bool Append_Files(int Dest, const char *SourceFileName, bool erase,$/;"	f
Append_Files	links/MPC.c	/^bool Append_Files(int Dest, const char *SourceFileName, bool erase,$/;"	f
AttribCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*AttribCmd(CmdInfoPtr cip)					PICO_CALL(AttribCmd);$/;"	v
AverageFIFO	SG/Seaglider.c	/^float AverageFIFO() {$/;"	f
BATCAP	MPC/ADS/ADS.h	/^  char BATCAP[9];$/;"	m	struct:__anon12
BATCAP	links/ADS.h	/^  char BATCAP[9];$/;"	m	struct:__anon2
BATLOG	MPC/ADS/ADS.h	/^  short BATLOG;    \/\/ t logging change in battery capacity$/;"	m	struct:__anon12
BATLOG	links/ADS.h	/^  short BATLOG;    \/\/ t logging change in battery capacity$/;"	m	struct:__anon2
BATTERYCAPACITY_DEFAULT	MPC/MPC3.3/Settings.h	95;"	d
BATTERYCAPACITY_DEFAULT	MPC/MPC_SETTINGS/Settings.h	79;"	d
BATTERYCAPACITY_DEFAULT	links/Settings.h	79;"	d
BATTERYCAPACITY_DESC	MPC/MPC3.3/Settings.h	96;"	d
BATTERYCAPACITY_DESC	MPC/MPC_SETTINGS/Settings.h	80;"	d
BATTERYCAPACITY_DESC	links/Settings.h	80;"	d
BATTERYCAPACITY_NAME	MPC/MPC3.3/Settings.h	93;"	d
BATTERYCAPACITY_NAME	MPC/MPC_SETTINGS/Settings.h	77;"	d
BATTERYCAPACITY_NAME	links/Settings.h	77;"	d
BATTERYLOG	LARA/PLATFORM.h	115;"	d
BATTERYLOG	RAOS/RAOB/PLATFORM.h	83;"	d
BATTERYLOG	SG/PLATFORM.h	80;"	d
BATTERYLOG	links/PLATFORM.h	115;"	d
BATTERYLOGGER_DEFAULT	MPC/MPC3.3/Settings.h	88;"	d
BATTERYLOGGER_DEFAULT	MPC/MPC_SETTINGS/Settings.h	73;"	d
BATTERYLOGGER_DEFAULT	links/Settings.h	73;"	d
BATTERYLOGGER_DESC	MPC/MPC3.3/Settings.h	89;"	d
BATTERYLOGGER_DESC	MPC/MPC_SETTINGS/Settings.h	74;"	d
BATTERYLOGGER_DESC	links/Settings.h	74;"	d
BATTERYLOGGER_NAME	MPC/MPC3.3/Settings.h	87;"	d
BATTERYLOGGER_NAME	MPC/MPC_SETTINGS/Settings.h	72;"	d
BATTERYLOGGER_NAME	links/Settings.h	72;"	d
BAUD	CTDCom/cfxmain.c	48;"	d	file:
BAUD	CTDCom/cfxmain.c	92;"	d	file:
BAUD	MPC/CTD/CTD.h	16;"	d
BAUD	MPC/TUPORT/TUPort.h	21;"	d
BAUD	MPC/WISPR/WISPR.h	49;"	d
BAUD	links/CTD.h	16;"	d
BAUD	links/WISPR.h	49;"	d
BBP	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} ByteBit, *BBP;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon85
BIA18	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	, BIA18			\/\/ 1.8" PCMCIA hard drive$/;"	e	enum:__anon66
BIA25	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	, BIA25			\/\/ 2.5" hard drive$/;"	e	enum:__anon66
BIACheckReady	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	BIACheckReady(bool waitready)				PICO_CALL(BIACheckReady);$/;"	v
BIADEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	}	BIADEV;$/;"	t	typeref:enum:__anon66
BIAFCM	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	, BIAFCM		\/\/ ATA flash card master$/;"	e	enum:__anon66
BIAFCS	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	, BIAFCS		\/\/ ATA flash card slave$/;"	e	enum:__anon66
BIAGetDriver	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^ATADvr	BIAGetDriver(BIADEV device)					PICO_CALL(BIAGetDriver);$/;"	v
BIAGetStatusString	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^char	*BIAGetStatusString(void)					PICO_CALL(BIAGetStatusString);$/;"	v
BIAHD	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	  BIAHD			\/\/ generic IDE hard drive$/;"	e	enum:__anon66
BIAPort	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	}	BIAPort;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon91
BIAPowerUp	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	BIAPowerUp(bool waitready)					PICO_CALL(BIAPowerUp);$/;"	v
BIAST	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	}	BIAST;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon90
BIAShutDown	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^void	BIAShutDown(void)							PICO_CALL(BIAShutDown);$/;"	v
BIA_18_DRIVER_NAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	91;"	d
BIA_25_DRIVER_NAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	90;"	d
BIA_DEFAULT_NS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	974;"	d
BIA_DEFAULT_SCB	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	972;"	d
BIA_DEV_TYPES	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^	, BIA_DEV_TYPES	\/\/ number of know driver types$/;"	e	enum:__anon66
BIA_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	177;"	d
BIA_FCM_DRIVER_NAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	92;"	d
BIA_FCS_DRIVER_NAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	93;"	d
BIA_HD_DRIVER_NAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	89;"	d
BIA_SCS_TYPE_ID	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	973;"	d
BIOSBuildDate	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	BIOSBuildDate[20];	\/\/ for sanity checks$/;"	m	struct:__anon73
BIOSCRC32	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ulong	BIOSCRC32;			\/\/ CRC32 of the 16KB BIOS sector$/;"	m	struct:__anon73
BIOSChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} BIOSChore;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon77
BIOSCopyright	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	BIOSCopyright[12];	\/\/ brief copyright notice$/;"	m	struct:__anon73
BIOSGlobalVarTable	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	} BIOSGlobalVarTable;$/;"	t	typeref:struct:__anon73
BIOSHandlerAddress	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	52;"	d
BIOSLIST	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	52;"	d
BIOSPatchInsert	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	51;"	d
BIOSRelease	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	uchar	BIOSRelease;		\/\/ fixes, no table changes REL*10+SUB$/;"	m	struct:__anon73
BIOSRelease	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	uchar	BIOSRelease;		\/\/ 0 for BIOS x.00, 25 for x.25, etc.$/;"	m	struct:__anon26
BIOSReset	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	BIOSReset(void)								BIOS_CALL(BIOSReset);$/;"	v
BIOSResetToPBM	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	BIOSResetToPBM(void)						BIOS_CALL(BIOSResetToPBM);$/;"	v
BIOSResetToPicoDOS	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	BIOSResetToPicoDOS(void)					BIOS_CALL(BIOSResetToPicoDOS);$/;"	v
BIOSVersion	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	uchar	BIOSVersion;		\/\/ must be equal or greater than your app$/;"	m	struct:__anon73
BIOSVersion	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	uchar	BIOSVersion;		\/\/ 1 for BIOS 1.xx, 2 for 2.xx, etc.$/;"	m	struct:__anon26
BIOS_BUILD	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	50;"	d
BIOS_CALL	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	55;"	d
BIOS_DEF_BEGIN	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	48;"	d
BIOS_DEF_END	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	49;"	d
BIOS_FDTAB_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	72;"	d
BIOS_FDTAB_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	85;"	d
BIOS_FDTAB_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	73;"	d
BIOS_FDTAB_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	86;"	d
BIOS_GLOB_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^const BIOSGlobalVarTable	BIOSGVT : BIOS_GLOB_BASE;	\/\/ BIOS Global Variables$/;"	v
BIOS_GLOB_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	61;"	d
BIOS_GLOB_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	79;"	d
BIOS_GLOB_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	62;"	d
BIOS_GLOB_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	80;"	d
BIOS_PATCH	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	51;"	d
BIOS_RELEASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	48;"	d
BIOS_SUBREL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	49;"	d
BIOS_VBR_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	55;"	d
BIOS_VBR_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	56;"	d
BIOS_VERSION	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	47;"	d
BIRNextFileName	SG/s.c	/^static char *BIRNextFileName(bool hunt, bool incIndex) {$/;"	f	file:
BITSHIFT	AUH/PLATFORM.h	58;"	d
BITSHIFT	CTDCom/PLATFORM.h	83;"	d
BITSHIFT	LARA/PLATFORM.h	124;"	d
BITSHIFT	RAOS/RAOB/PLATFORM.h	92;"	d
BITSHIFT	RAOS/RAOT/PLATFORM.h	87;"	d
BITSHIFT	SG/PLATFORM.h	89;"	d
BITSHIFT	links/PLATFORM.h	124;"	d
BIUMCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		BIUMCR;		\/\/ $YFF400 BIUSM Module Configuration Register $/;"	m	struct:__anon46
BIUTBR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		BIUTBR;		\/\/ $YFF404 BIUSM Time Base Register $/;"	m	struct:__anon46
BIUTEST	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		BIUTEST;	\/\/ $YFF402 BIUSM Test Register $/;"	m	struct:__anon46
BLKSIZE	MPC/AMODEM/AModem.h	/^  short BLKSIZE; \/\/ 256\/512\/1024\/2048\/4096$/;"	m	struct:__anon13
BLUETOOTH_DEFAULT	MPC/MPC3.3/Settings.h	225;"	d
BLUETOOTH_DEFAULT	MPC/MPC_SETTINGS/Settings.h	182;"	d
BLUETOOTH_DEFAULT	links/Settings.h	182;"	d
BLUETOOTH_DESC	MPC/MPC3.3/Settings.h	226;"	d
BLUETOOTH_DESC	MPC/MPC_SETTINGS/Settings.h	183;"	d
BLUETOOTH_DESC	links/Settings.h	183;"	d
BLUETOOTH_NAME	MPC/MPC3.3/Settings.h	224;"	d
BLUETOOTH_NAME	MPC/MPC_SETTINGS/Settings.h	181;"	d
BLUETOOTH_NAME	links/Settings.h	181;"	d
BMT16	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			BMT64 = 0x00,	BMT32 = 0x01,	BMT16 = 0x02,	BMT8 = 0x03 };$/;"	e	enum:ResetResume::__anon75
BMT32	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			BMT64 = 0x00,	BMT32 = 0x01,	BMT16 = 0x02,	BMT8 = 0x03 };$/;"	e	enum:ResetResume::__anon75
BMT64	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			BMT64 = 0x00,	BMT32 = 0x01,	BMT16 = 0x02,	BMT8 = 0x03 };$/;"	e	enum:ResetResume::__anon75
BMT8	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			BMT64 = 0x00,	BMT32 = 0x01,	BMT16 = 0x02,	BMT8 = 0x03 };$/;"	e	enum:ResetResume::__anon75
BOOL	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	84;"	d
BOOL	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	102;"	d
BPB_BkBootSec	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_BkBootSec;			\/\/ sector number for backup boot$/;"	m	struct:BS
BPB_BkBootSec	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_BkBootSec;			\/\/ sector number for backup boot$/;"	m	struct:BS32
BPB_BytsPerSec	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_BytsPerSec;			\/\/ bytes per sector$/;"	m	struct:DPBPB
BPB_BytsPerSec	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_BytsPerSec;			\/\/ bytes per sector$/;"	m	struct:DWBPB
BPB_ExtFlags	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_ExtFlags;			\/\/ bits 0-3 active fat$/;"	m	struct:BS
BPB_ExtFlags	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_ExtFlags;			\/\/ bits 0-3 active fat$/;"	m	struct:BS32
BPB_FATSz16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_FATSz16;			\/\/ sectors per FAT$/;"	m	struct:DPBPB
BPB_FATSz16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_FATSz16;			\/\/ sectors per FAT$/;"	m	struct:DWBPB
BPB_FATSz32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_FATSz32;			\/\/ sectors per fat$/;"	m	struct:BS
BPB_FATSz32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_FATSz32;			\/\/ sectors per fat$/;"	m	struct:BS32
BPB_FSInfo	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_FSInfo;				\/\/ sector number for info sector$/;"	m	struct:BS
BPB_FSInfo	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_FSInfo;				\/\/ sector number for info sector$/;"	m	struct:BS32
BPB_FSVer	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_FSVer;				\/\/ 0:0 is current FAT32 version$/;"	m	struct:BS
BPB_FSVer	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_FSVer;				\/\/ 0:0 is current FAT32 version$/;"	m	struct:BS32
BPB_HiddSec	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_HiddSec;			\/\/ hidden sectors$/;"	m	struct:DPBPB
BPB_HiddSec	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_HiddSec;			\/\/ hidden sectors$/;"	m	struct:DWBPB
BPB_Media	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BPB_Media;				\/\/ media descriptor$/;"	m	struct:DPBPB
BPB_Media	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BPB_Media;				\/\/ media descriptor$/;"	m	struct:DWBPB
BPB_NumFATs	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BPB_NumFATs;			\/\/ number of FATs$/;"	m	struct:DPBPB
BPB_NumFATs	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BPB_NumFATs;			\/\/ number of FATs$/;"	m	struct:DWBPB
BPB_NumHeads	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_NumHeads;			\/\/ number of heads$/;"	m	struct:DPBPB
BPB_NumHeads	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_NumHeads;			\/\/ number of heads$/;"	m	struct:DWBPB
BPB_Reserved	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BPB_Reserved[12];		\/\/ zeros$/;"	m	struct:BS
BPB_Reserved	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BPB_Reserved[12];		\/\/ zeros$/;"	m	struct:BS32
BPB_RootClus	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_RootClus;			\/\/ root directory first cluster$/;"	m	struct:BS
BPB_RootClus	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_RootClus;			\/\/ root directory first cluster$/;"	m	struct:BS32
BPB_RootEntCnt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_RootEntCnt;			\/\/ root directory entries$/;"	m	struct:DPBPB
BPB_RootEntCnt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_RootEntCnt;			\/\/ root directory entries$/;"	m	struct:DWBPB
BPB_RsvdSecCnt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_RsvdSecCnt;			\/\/ reserved sectors$/;"	m	struct:DPBPB
BPB_RsvdSecCnt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_RsvdSecCnt;			\/\/ reserved sectors$/;"	m	struct:DWBPB
BPB_SecPerClus	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BPB_SecPerClus;			\/\/ sectors per cluster$/;"	m	struct:DPBPB
BPB_SecPerClus	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BPB_SecPerClus;			\/\/ sectors per cluster$/;"	m	struct:DWBPB
BPB_SecPerTrk	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_SecPerTrk;			\/\/ sectors per track$/;"	m	struct:DPBPB
BPB_SecPerTrk	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_SecPerTrk;			\/\/ sectors per track$/;"	m	struct:DWBPB
BPB_TotSec16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_TotSec16;			\/\/ total sectors$/;"	m	struct:DPBPB
BPB_TotSec16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		BPB_TotSec16;			\/\/ total sectors$/;"	m	struct:DWBPB
BPB_TotSec32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_TotSec32;			\/\/ extended total sectors$/;"	m	struct:DPBPB
BPB_TotSec32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BPB_TotSec32;			\/\/ extended total sectors$/;"	m	struct:DWBPB
BS	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	BS;$/;"	t	typeref:struct:BS
BS	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct BS	\/\/ unpacked version of BS32 for both FAT16\/FAT32$/;"	s
BS16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	BS16;$/;"	t	typeref:struct:BS16
BS16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct BS16$/;"	s
BS32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	BS32;$/;"	t	typeref:struct:BS32
BS32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct BS32$/;"	s
BSD_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	118;"	d
BSD_FIRST_DEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1050;"	d
BSD_LAST_DEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1051;"	d
BSD_MAX_DEVS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1052;"	d
BS_BootSig	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_BootSig;				\/\/ 0x29$/;"	m	struct:BS
BS_BootSig	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_BootSig;				\/\/ 0x29$/;"	m	struct:BS16
BS_BootSig	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_BootSig;				\/\/ 0x29$/;"	m	struct:BS32
BS_DrvNum	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_DrvNum;				\/\/ 0x80$/;"	m	struct:BS
BS_DrvNum	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_DrvNum;				\/\/ 0x80$/;"	m	struct:BS16
BS_DrvNum	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_DrvNum;				\/\/ 0x80$/;"	m	struct:BS32
BS_FilSysType	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BS_FilSysType[8];		\/\/ FAT type$/;"	m	struct:BS
BS_FilSysType	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BS_FilSysType[8];		\/\/ FAT type$/;"	m	struct:BS16
BS_FilSysType	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BS_FilSysType[8];		\/\/ FAT type$/;"	m	struct:BS32
BS_Reserved1	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_Reserved1;			\/\/ 0x00$/;"	m	struct:BS
BS_Reserved1	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_Reserved1;			\/\/ 0x00$/;"	m	struct:BS16
BS_Reserved1	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		BS_Reserved1;			\/\/ 0x00$/;"	m	struct:BS32
BS_VolID	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BS_VolID;				\/\/ ID code$/;"	m	struct:BS
BS_VolID	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BS_VolID;				\/\/ ID code$/;"	m	struct:BS16
BS_VolID	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		BS_VolID;				\/\/ ID code$/;"	m	struct:BS32
BS_VolLab	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BS_VolLab[11];			\/\/ volume label$/;"	m	struct:BS
BS_VolLab	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BS_VolLab[11];			\/\/ volume label$/;"	m	struct:BS16
BS_VolLab	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		BS_VolLab[11];			\/\/ volume label$/;"	m	struct:BS32
BTSettings	MPC/MPC3.3/Settings.c	/^Settings BTSettings[] = {$/;"	v
BTSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings BTSettings[] = {$/;"	v
BTSettings	links/Settings.c	/^Settings BTSettings[] = {$/;"	v
BT_LP	RAOS/RAOB/RAOSBottom1.c	/^bool BT_LP;$/;"	v
BT_LP	RAOS/RAOT/RAOSTop3.c	/^bool BT_LP;$/;"	v
BUFSIZ	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	24;"	d
BUOYMODE	LARA/PLATFORM.h	/^  short BUOYMODE;  \/\/ 0=stopped 1=ascend 2=descend 3=careful ascent$/;"	m	struct:__anon1
BUOYMODE	links/PLATFORM.h	/^  short BUOYMODE;  \/\/ 0=stopped 1=ascend 2=descend 3=careful ascent$/;"	m	struct:__anon7
BUOYRCV	MPC/WINCH/Winch.h	/^  short BUOYRCV;$/;"	m	struct:__anon23
BUOYRCV	links/Winch.h	/^  short BUOYRCV;$/;"	m	struct:__anon10
BW	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[2]; ushort w; } BW, *pBW;$/;"	t	typeref:union:__anon122
BWL	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[4]; ushort w[2]; ulong l; } BWL, *pBWL;$/;"	t	typeref:union:__anon123
BackROMCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*BackROMCmd(CmdInfoPtr cip)					PICO_CALL(BackROMCmd);$/;"	v
BaudCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*BaudCmd(CmdInfoPtr cip)					PICO_CALL(BaudCmd);$/;"	v
BitShift	MPC/ADS/ADS.c	/^ushort BitShift;$/;"	v
BitShift	links/ADS.c	/^ushort BitShift;$/;"	v
BlkLength	MPC/GPSIRID/GPSIRID.c	/^int BlkLength = 2000; \/\/ Irid file block size. 1kB to 2kB, 1024-2048$/;"	v
BlkLength	links/GPSIRID.c	/^int BlkLength = 2000; \/\/ Irid file block size. 1kB to 2kB, 1024-2048$/;"	v
BootCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*BootCmd(CmdInfoPtr cip)					PICO_CALL(BootCmd);$/;"	v
BreakCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*BreakCmd(CmdInfoPtr cip)					PICO_CALL(BreakCmd);$/;"	v
Buoy_Status	CTDCom/cfxmain.c	/^void Buoy_Status(void) {$/;"	f
Buoy_Status	MPC/WINCH/Winch.c	/^void Buoy_Status(void) {$/;"	f
Buoy_Status	links/Winch.c	/^void Buoy_Status(void) {$/;"	f
BusMonEnable	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum	{	HaltMonEnable = 0x08,		BusMonEnable = 0x04,	$/;"	e	enum:ResetResume::__anon75
Byte2Swap	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	53;"	d
Byte4Swap	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	55;"	d
ByteBit	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} ByteBit, *BBP;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon85
ByteBitClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	817;"	d
ByteBitSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	816;"	d
ByteBitTest	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	818;"	d
CALLHOUR	MPC/GPSIRID/GPSIRID.h	/^  short CALLHOUR; \/\/ Hour at which to call$/;"	m	struct:__anon15
CALLHOUR	links/GPSIRID.h	/^  short CALLHOUR; \/\/ Hour at which to call$/;"	m	struct:__anon4
CALLHOUR_DEFAULT	MPC/MPC3.3/Settings.h	156;"	d
CALLHOUR_DEFAULT	MPC/MPC_SETTINGS/Settings.h	126;"	d
CALLHOUR_DEFAULT	links/Settings.h	126;"	d
CALLHOUR_DESC	MPC/MPC3.3/Settings.h	157;"	d
CALLHOUR_DESC	MPC/MPC_SETTINGS/Settings.h	127;"	d
CALLHOUR_DESC	links/Settings.h	127;"	d
CALLHOUR_NAME	MPC/MPC3.3/Settings.h	155;"	d
CALLHOUR_NAME	MPC/MPC_SETTINGS/Settings.h	125;"	d
CALLHOUR_NAME	links/Settings.h	125;"	d
CALLMODE	MPC/GPSIRID/GPSIRID.h	/^  short CALLMODE; \/\/ 0==call on Dataxinterval, 1== call at set hour everyday.$/;"	m	struct:__anon15
CALLMODE	links/GPSIRID.h	/^  short CALLMODE; \/\/ 0==call on Dataxinterval, 1== call at set hour everyday.$/;"	m	struct:__anon4
CALLMODE_DEFAULT	MPC/MPC3.3/Settings.h	162;"	d
CALLMODE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	130;"	d
CALLMODE_DEFAULT	links/Settings.h	130;"	d
CALLMODE_DESC	MPC/MPC3.3/Settings.h	163;"	d
CALLMODE_DESC	MPC/MPC_SETTINGS/Settings.h	131;"	d
CALLMODE_DESC	links/Settings.h	131;"	d
CALLMODE_NAME	MPC/MPC3.3/Settings.h	161;"	d
CALLMODE_NAME	MPC/MPC_SETTINGS/Settings.h	129;"	d
CALLMODE_NAME	links/Settings.h	129;"	d
CF1	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	88;"	d
CF1SerNum	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	65;"	d
CF1_CLOCKS_PER_SEC	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	104;"	d
CF2	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	91;"	d
CF2CSAC	CSACCom/CSACComTest.c	49;"	d	file:
CFCardDetect	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	CFCardDetect(void)							BIOS_CALL(CFCardDetect);$/;"	v
CFDvrRdyTMTms	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ushort	CFDvrRdyTMTms;		\/\/ CF driver ready timeout in ms$/;"	m	struct:__anon73
CFDvrRdyTMTmsDefault	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	179;"	d
CFDvrRdyTMTmsIBMuD	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	180;"	d
CFEnable	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	CFEnable(bool on)							BIOS_CALL(CFEnable);$/;"	v
CFGetDriver	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^ATADvr	CFGetDriver(void)							BIOS_CALL(CFGetDriver);$/;"	v
CFMaster	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { NoEraXlateFlag = 0x01, CFMaster = 0x10 };	\/\/ > 228r1$/;"	e	enum:ResetResume::__anon78
CFSR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CFSR0;		\/\/ $YFFE0C	Channel Function Selection Register 0 [S]$/;"	m	struct:__anon42
CFSR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CFSR1;		\/\/ $YFFE0E	Channel Function Selection Register 1 [S]$/;"	m	struct:__anon42
CFSR2	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CFSR2;		\/\/ $YFFE10	Channel Function Selection Register 2 [S]$/;"	m	struct:__anon42
CFSR3	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CFSR3;		\/\/ $YFFE12	Channel Function Selection Register 3 [S]$/;"	m	struct:__anon42
CFX	/home/kahn/cf2/headers/CFX/Headers/cfx.h	72;"	d
CFXNum	MPC/MPC3.3/Settings.c	/^char CFXNum[6];               \/\/ 5 digits + terminating zero$/;"	v
CFXNum	MPC/MPC_SETTINGS/Settings.c	/^char CFXNum[6];               \/\/ 5 digits + terminating zero$/;"	v
CFXNum	links/Settings.c	/^char CFXNum[6];               \/\/ 5 digits + terminating zero$/;"	v
CFX_CLOCKS_PER_SEC	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	105;"	d
CFX_CLOCKS_PER_SEC	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	107;"	d
CF_DRIVER_NAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	73;"	d
CF_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	92;"	d
CFxAD	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	}	CFxAD;$/;"	t	typeref:struct:__anon25
CFxADLock	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	73;"	d
CFxADPowerDown	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	76;"	d
CFxADQueueToArray	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	81;"	d
CFxADRawToVolts	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	80;"	d
CFxADRepeat	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	75;"	d
CFxADSample	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	77;"	d
CFxADSampleBlock	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	78;"	d
CFxADUnlock	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	74;"	d
CFxPatchInstall	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	49;"	d
CFxPatchLevel	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	51;"	d
CFxPatchesList	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	50;"	d
CFxSerNum	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	long	CFxSerNum;			\/\/ serial number of this CF1$/;"	m	struct:__anon73
CHAR_BIT	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	8;"	d
CHAR_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	9;"	d
CHAR_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	10;"	d
CHDirCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CHDirCmd(CmdInfoPtr cip)					PICO_CALL(CHDirCmd);$/;"	v
CIER	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CIER;		\/\/ $YFFE0A	Channel Interrupt Enable Register [S]$/;"	m	struct:__anon42
CISR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CISR;		\/\/ $YFFE20	Channel Interrupt Status Register [S]$/;"	m	struct:__anon42
CLEAR_OBJECT	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	810;"	d
CLK	AUH/PLATFORM.h	48;"	d
CLK	AUH/PLATFORM.h	50;"	d
CLK	CTDCom/PLATFORM.h	60;"	d
CLK	CTDCom/PLATFORM.h	62;"	d
CLK	LARA/PLATFORM.h	105;"	d
CLK	LARA/PLATFORM.h	107;"	d
CLK	RAOS/RAOB/PLATFORM.h	75;"	d
CLK	RAOS/RAOB/PLATFORM.h	77;"	d
CLK	RAOS/RAOT/PLATFORM.h	70;"	d
CLK	RAOS/RAOT/PLATFORM.h	72;"	d
CLK	SG/PLATFORM.h	72;"	d
CLK	SG/PLATFORM.h	74;"	d
CLK	links/PLATFORM.h	105;"	d
CLK	links/PLATFORM.h	107;"	d
CLOCKS_PER_SEC	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	11;"	d
CLSCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CLSCmd(CmdInfoPtr cip)						PICO_CALL(CLSCmd);$/;"	v
CMDLINELEN	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	206;"	d
CMDMAXARGS	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	207;"	d
CMD_ARG_DELIMS	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	233;"	d
CMD_BREAK	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	232;"	d
CMD_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	96;"	d
CMD_LINE_DELIM	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	235;"	d
CMD_OPT_DELIM	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	234;"	d
CMD_RANGE_CHAR	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	237;"	d
CMD_REP_CHAR	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	236;"	d
COM4PWR	bench/passthru/main.c	64;"	d	file:
COM4Port	bench/passthru/main.c	/^TUPort *COM4Port;                 \/\/ COM4 port$/;"	v
COM4RX	bench/passthru/main.c	65;"	d	file:
COM4TX	bench/passthru/main.c	66;"	d	file:
CONSOLEINPUT	CTDCom/PLATFORM.h	23;"	d
CONSOLEINPUT	LARA/PLATFORM.h	50;"	d
CONSOLEINPUT	RAOS/RAOB/PLATFORM.h	21;"	d
CONSOLEINPUT	RAOS/RAOT/PLATFORM.h	21;"	d
CONSOLEINPUT	links/PLATFORM.h	50;"	d
CPCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CPCR;		\/\/ $YFF408 CPSM Control Register $/;"	m	struct:__anon46
CPR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CPR0;		\/\/ $YFFE1C	Channel Priority Register 0 [S]$/;"	m	struct:__anon42
CPR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CPR1;		\/\/ $YFFE1E	Channel Priority Register 1 [S]$/;"	m	struct:__anon42
CPSMDivisor	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	DivideBy2,	DivideBy3	} CPSMDivisor;$/;"	t	typeref:enum:__anon51
CPTR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CPTR;		\/\/ $YFF40A CPSM Test Register $/;"	m	struct:__anon46
CPUStop	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum { 	FullStop = 0x00,	FastStop = 0x02,		CPUStop = 0x42 };$/;"	e	enum:__anon100
CPUTestAndSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	73;"	d
CRC16	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^ushort	CRC16(uchar value, ushort runningCRC)		BIOS_CALL(CRC16);$/;"	v
CRC16Block	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^				ulong len, ushort runningCRC)		BIOS_CALL(CRC16Block);$/;"	v
CRC32	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^ulong	CRC32(uchar value, ulong runningCRC)		BIOS_CALL(CRC32);$/;"	v
CRC32Block	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^				ulong len, ulong runningCRC)		BIOS_CALL(CRC32Block);$/;"	v
CRCCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CRCCmd(CmdInfoPtr cip)						PICO_CALL(CRCCmd);$/;"	v
CREG	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CREG;		\/\/ $YFFA38 Test Module Control [S]$/;"	m	struct:__anon40
CREG	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CREG;		\/\/ $YFFA38 Test Module Control [S]$/;"	m	struct:__anon44
CS10GetWaits	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^short	CS10GetWaits(void)							BIOS_CALL(CS10GetWaits);$/;"	v
CS10Options	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^				bool dsSync, short waits)			BIOS_CALL(CS10Options);$/;"	v
CS10Setup	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^				bool is16bit)					 	BIOS_CALL(CS10Setup);$/;"	v
CS10isEClock	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^void	CS10isEClock(bool isECLK)					BIOS_CALL(CS10isEClock);$/;"	v
CS8GetWaits	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^short	CS8GetWaits(void)							BIOS_CALL(CS8GetWaits);$/;"	v
CS8Options	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^				bool dsSync, short waits)			BIOS_CALL(CS8Options);$/;"	v
CS8Setup	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^				bool is16bit)				 		BIOS_CALL(CS8Setup);$/;"	v
CSBAR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR0;		\/\/ $YFFA4C Chip-Select Base 0 [S]$/;"	m	struct:__anon40
CSBAR0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR0;		\/\/ $YFFA4C Chip-Select Base 0 [S]$/;"	m	struct:__anon44
CSBAR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR1;		\/\/ $YFFA50 Chip-Select Base 1 [S]$/;"	m	struct:__anon40
CSBAR1	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR1;		\/\/ $YFFA50 Chip-Select Base 1 [S]$/;"	m	struct:__anon44
CSBAR10	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR10;	\/\/ $YFFA74 Chip-Select Base 10 [S]$/;"	m	struct:__anon40
CSBAR10	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR10;	\/\/ $YFFA74 Chip-Select Base 10 [S]$/;"	m	struct:__anon44
CSBAR2	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR2;		\/\/ $YFFA54 Chip-Select Base 2 [S]$/;"	m	struct:__anon40
CSBAR2	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR2;		\/\/ $YFFA54 Chip-Select Base 2 [S]$/;"	m	struct:__anon44
CSBAR3	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR3;		\/\/ $YFFA58 Chip-Select Base 3 [S]$/;"	m	struct:__anon40
CSBAR3	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR3;		\/\/ $YFFA58 Chip-Select Base 3 [S]$/;"	m	struct:__anon44
CSBAR4	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR4;		\/\/ $YFFA5C Chip-Select Base 4 [S]$/;"	m	struct:__anon40
CSBAR4	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR4;		\/\/ $YFFA5C Chip-Select Base 4 [S]$/;"	m	struct:__anon44
CSBAR5	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR5;		\/\/ $YFFA60 Chip-Select Base 5 [S]$/;"	m	struct:__anon40
CSBAR5	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR5;		\/\/ $YFFA60 Chip-Select Base 5 [S]$/;"	m	struct:__anon44
CSBAR6	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR6;		\/\/ $YFFA64 Chip-Select Base 6 [S]$/;"	m	struct:__anon40
CSBAR6	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR6;		\/\/ $YFFA64 Chip-Select Base 6 [S]$/;"	m	struct:__anon44
CSBAR7	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR7;		\/\/ $YFFA68 Chip-Select Base 7 [S]$/;"	m	struct:__anon40
CSBAR7	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR7;		\/\/ $YFFA68 Chip-Select Base 7 [S]$/;"	m	struct:__anon44
CSBAR8	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR8;		\/\/ $YFFA6C Chip-Select Base 8 [S]$/;"	m	struct:__anon40
CSBAR8	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR8;		\/\/ $YFFA6C Chip-Select Base 8 [S]$/;"	m	struct:__anon44
CSBAR9	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBAR9;		\/\/ $YFFA70 Chip-Select Base 9 [S]$/;"	m	struct:__anon40
CSBAR9	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBAR9;		\/\/ $YFFA70 Chip-Select Base 9 [S]$/;"	m	struct:__anon44
CSBARBT	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSBARBT;	\/\/ $YFFA48 Chip-Select Base Boot [S]$/;"	m	struct:__anon40
CSBARBT	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSBARBT;	\/\/ $YFFA48 Chip-Select Base Boot [S]$/;"	m	struct:__anon44
CSDontChange	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	51;"	d
CSFastTermWaits	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	52;"	d
CSOR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR0;		\/\/ $YFFA4E Chip-Select Option 0 [S]$/;"	m	struct:__anon40
CSOR0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR0;		\/\/ $YFFA4E Chip-Select Option 0 [S]$/;"	m	struct:__anon44
CSOR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR1;		\/\/ $YFFA52 Chip-Select Option 1 [S]$/;"	m	struct:__anon40
CSOR1	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR1;		\/\/ $YFFA52 Chip-Select Option 1 [S]$/;"	m	struct:__anon44
CSOR10	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR10;		\/\/ $YFFA76 Chip-Select Option 10 [S]$/;"	m	struct:__anon40
CSOR10	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR10;		\/\/ $YFFA76 Chip-Select Option 10 [S]$/;"	m	struct:__anon44
CSOR2	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR2;		\/\/ $YFFA56 Chip-Select Option 2 [S]$/;"	m	struct:__anon40
CSOR2	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR2;		\/\/ $YFFA56 Chip-Select Option 2 [S]$/;"	m	struct:__anon44
CSOR3	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR3;		\/\/ $YFFA5A Chip-Select Option 3 [S]$/;"	m	struct:__anon40
CSOR3	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR3;		\/\/ $YFFA5A Chip-Select Option 3 [S]$/;"	m	struct:__anon44
CSOR4	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR4;		\/\/ $YFFA5E Chip-Select Option 4 [S]$/;"	m	struct:__anon40
CSOR4	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR4;		\/\/ $YFFA5E Chip-Select Option 4 [S]$/;"	m	struct:__anon44
CSOR5	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR5;		\/\/ $YFFA62 Chip-Select Option 5 [S]$/;"	m	struct:__anon40
CSOR5	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR5;		\/\/ $YFFA62 Chip-Select Option 5 [S]$/;"	m	struct:__anon44
CSOR6	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR6;		\/\/ $YFFA66 Chip-Select Option 6 [S]$/;"	m	struct:__anon40
CSOR6	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR6;		\/\/ $YFFA66 Chip-Select Option 6 [S]$/;"	m	struct:__anon44
CSOR7	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR7;		\/\/ $YFFA6A Chip-Select Option 7 [S]$/;"	m	struct:__anon40
CSOR7	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR7;		\/\/ $YFFA6A Chip-Select Option 7 [S]$/;"	m	struct:__anon44
CSOR8	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR8;		\/\/ $YFFA6E Chip-Select Option 8 [S]$/;"	m	struct:__anon40
CSOR8	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR8;		\/\/ $YFFA6E Chip-Select Option 8 [S]$/;"	m	struct:__anon44
CSOR9	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSOR9;		\/\/ $YFFA72 Chip-Select Option 9 [S]$/;"	m	struct:__anon40
CSOR9	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSOR9;		\/\/ $YFFA72 Chip-Select Option 9 [S]$/;"	m	struct:__anon44
CSORBT	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSORBT;		\/\/ $YFFA4A Chip-Select Option Boot [S]$/;"	m	struct:__anon40
CSORBT	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSORBT;		\/\/ $YFFA4A Chip-Select Option Boot [S]$/;"	m	struct:__anon44
CSPAR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSPAR0;		\/\/ $YFFA44 Chip-Select Pin Assignment [S]$/;"	m	struct:__anon40
CSPAR0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSPAR0;		\/\/ $YFFA44 Chip-Select Pin Assignment [S]$/;"	m	struct:__anon44
CSPAR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		CSPAR1;		\/\/ $YFFA46 Chip-Select Pin Assignment [S]$/;"	m	struct:__anon40
CSPAR1	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		CSPAR1;		\/\/ $YFFA46 Chip-Select Pin Assignment [S]$/;"	m	struct:__anon44
CTD	AUH/PLATFORM.h	42;"	d
CTD	AUH/PLATFORM.h	44;"	d
CTD	CTDCom/PLATFORM.h	53;"	d
CTD	CTDCom/PLATFORM.h	55;"	d
CTD	MPC/CTD/CTD.c	/^CTDParameters CTD;$/;"	v
CTD	RAOS/RAOB/PLATFORM.h	68;"	d
CTD	RAOS/RAOB/PLATFORM.h	70;"	d
CTD	RAOS/RAOT/PLATFORM.h	63;"	d
CTD	RAOS/RAOT/PLATFORM.h	65;"	d
CTD	SG/PLATFORM.h	42;"	d
CTD	SG/PLATFORM.h	44;"	d
CTD	links/CTD.c	/^CTDParameters CTD;$/;"	v
CTD10	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD10	= 22	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD26	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD26	= 37	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD27	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD27	= 35	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD28	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD28	= 34	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD29	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD29	= 33	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD4	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD4	= 29	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD5	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD5	= 27	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD6	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD6	= 26	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD7	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD7	= 24	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD8	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD8	= 25	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTD9	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTD9	= 23	\/\/ Double Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTDAClearEventFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTDAClearEventFlag(DoubleActionID sm)		BIOS_CALL(CTDAClearEventFlag);$/;"	v
CTDADataRegA	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort	*CTDADataRegA(DoubleActionID sm)			BIOS_CALL(CTDADataRegA);$/;"	v
CTDADataRegB	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort	*CTDADataRegB(DoubleActionID sm)			BIOS_CALL(CTDADataRegB);$/;"	v
CTDAEdgeSelect	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool posB)								BIOS_CALL(CTDAEdgeSelect);$/;"	v
CTDAFlipFlops	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool forceA, bool forceB)				BIOS_CALL(CTDAFlipFlops);$/;"	v
CTDAGetEventFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^bool	CTDAGetEventFlag(DoubleActionID sm)			BIOS_CALL(CTDAGetEventFlag);$/;"	v
CTDAGetIDFromPin	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^DoubleActionID	CTDAGetIDFromPin(short pin)			BIOS_CALL(CTDAGetIDFromPin);$/;"	v
CTDAGetPinFromID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^short	CTDAGetPinFromID(DoubleActionID sm)			BIOS_CALL(CTDAGetPinFromID);$/;"	v
CTDAInterruptFunction	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^		vfptr ifp)									BIOS_CALL(CTDAInterruptFunction);$/;"	v
CTDAInterruptLevel	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			short il, short iarb3)					BIOS_CALL(CTDAInterruptLevel);$/;"	v
CTDAModeSelect	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			DASMModeID mode)						BIOS_CALL(CTDAModeSelect);$/;"	v
CTDASetupOPWM	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			ushort le, ushort te)					BIOS_CALL(CTDASetupOPWM);$/;"	v
CTDATimeBaseBusSelect	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool busB)								BIOS_CALL(CTDATimeBaseBusSelect);$/;"	v
CTDAWiredOrMode	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool wom)								BIOS_CALL(CTDAWiredOrMode);$/;"	v
CTDCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable CTDCmdTable[] =$/;"	v
CTDCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable CTDCmdTable[] =$/;"	v
CTDCmdTable	links/Settings.c	/^CmdTable CTDCmdTable[] =$/;"	v
CTDLogFile	CTDCom/cfxmain.c	/^char CTDLogFile[] = "c:00000000.ctd";$/;"	v
CTDLogFile	MPC/CTD/CTD.c	/^char CTDLogFile[] = "c:00000000.ctd";$/;"	v
CTDLogFile	links/CTD.c	/^char CTDLogFile[] = "c:00000000.ctd";$/;"	v
CTDParameters	MPC/CTD/CTD.h	/^} CTDParameters;/;"	t	typeref:struct:__anon14
CTDParameters	links/CTD.h	/^} CTDParameters;/;"	t	typeref:struct:__anon3
CTDPort	CTDCom/cfxmain.c	/^TUPort *CTDPort;$/;"	v
CTDPort	MPC/CTD/CTD.c	/^TUPort *CTDPort;$/;"	v
CTDPort	MPC/TUPORT/TUPort.c	/^TUPort *CTDPort;$/;"	v
CTDPort	links/CTD.c	/^TUPort *CTDPort;$/;"	v
CTDSAMPLES	LARA/PLATFORM.h	/^  short CTDSAMPLES;$/;"	m	struct:__anon1
CTDSAMPLES	links/PLATFORM.h	/^  short CTDSAMPLES;$/;"	m	struct:__anon7
CTDSENSOR	CTDCom/PLATFORM.h	18;"	d
CTDSENSOR	LARA/PLATFORM.h	45;"	d
CTDSENSOR	links/PLATFORM.h	45;"	d
CTDSamples	CTDCom/cfxmain.c	/^short CTDSamples;$/;"	v
CTDSamples	MPC/CTD/CTD.c	/^short CTDSamples;$/;"	v
CTDSamples	links/CTD.c	/^short CTDSamples;$/;"	v
CTDSettings	MPC/MPC3.3/Settings.c	/^Settings CTDSettings[] = {$/;"	v
CTDSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings CTDSettings[] = {$/;"	v
CTDSettings	links/Settings.c	/^Settings CTDSettings[] = {$/;"	v
CTDSleep	LARA/LARA.c	/^void CTDSleep(void) {$/;"	f
CTDSleep	links/LARA.c	/^void CTDSleep(void) {$/;"	f
CTDUPLOADFILE_DEFAULT	MPC/MPC3.3/Settings.h	294;"	d
CTDUPLOADFILE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	237;"	d
CTDUPLOADFILE_DEFAULT	links/Settings.h	237;"	d
CTDUPLOADFILE_DESC	MPC/MPC3.3/Settings.h	295;"	d
CTDUPLOADFILE_DESC	MPC/MPC_SETTINGS/Settings.h	238;"	d
CTDUPLOADFILE_DESC	links/Settings.h	238;"	d
CTDUPLOADFILE_NAME	MPC/MPC3.3/Settings.h	293;"	d
CTDUPLOADFILE_NAME	MPC/MPC_SETTINGS/Settings.h	236;"	d
CTDUPLOADFILE_NAME	links/Settings.h	236;"	d
CTD_AverageDepth	MPC/CTD/CTD.c	/^float CTD_AverageDepth(int i, float *velocity) {$/;"	f
CTD_AverageDepth	links/CTD.c	/^float CTD_AverageDepth(int i, float *velocity) {$/;"	f
CTD_CalculateVelocity	MPC/CTD/CTD.c	/^float CTD_CalculateVelocity() {$/;"	f
CTD_CalculateVelocity	links/CTD.c	/^float CTD_CalculateVelocity() {$/;"	f
CTD_CreateFile	MPC/CTD/CTD.c	/^void CTD_CreateFile(long filenum) {$/;"	f
CTD_CreateFile	links/CTD.c	/^void CTD_CreateFile(long filenum) {$/;"	f
CTD_Data	CTDCom/cfxmain.c	/^void CTD_Data() {$/;"	f
CTD_Data	MPC/CTD/CTD.c	/^bool CTD_Data() {$/;"	f
CTD_Data	links/CTD.c	/^bool CTD_Data() {$/;"	f
CTD_DateTime	MPC/CTD/CTD.c	/^void CTD_DateTime() {$/;"	f
CTD_DateTime	links/CTD.c	/^void CTD_DateTime() {$/;"	f
CTD_GetPrompt	MPC/CTD/CTD.c	/^bool CTD_GetPrompt() {$/;"	f
CTD_GetPrompt	links/CTD.c	/^bool CTD_GetPrompt() {$/;"	f
CTD_RX	MPC/TUPORT/TUPort.c	/^short CTD_RX, CTD_TX;$/;"	v
CTD_Sample	MPC/CTD/CTD.c	/^void CTD_Sample() {$/;"	f
CTD_Sample	links/CTD.c	/^void CTD_Sample() {$/;"	f
CTD_SampleBreak	CTDCom/cfxmain.c	/^void CTD_SampleBreak() {$/;"	f
CTD_SampleBreak	MPC/CTD/CTD.c	/^void CTD_SampleBreak() {$/;"	f
CTD_SampleBreak	links/CTD.c	/^void CTD_SampleBreak() {$/;"	f
CTD_Send	CTDCom/cfxmain.c	/^void CTD_Send() {$/;"	f
CTD_Start_Up	MPC/CTD/CTD.c	/^bool CTD_Start_Up(bool settime) {$/;"	f
CTD_Start_Up	links/CTD.c	/^bool CTD_Start_Up(bool settime) {$/;"	f
CTD_SyncMode	MPC/CTD/CTD.c	/^void CTD_SyncMode() {$/;"	f
CTD_SyncMode	links/CTD.c	/^void CTD_SyncMode() {$/;"	f
CTD_TX	MPC/TUPORT/TUPort.c	/^short CTD_RX, CTD_TX;$/;"	v
CTD_VertVel	MPC/CTD/CTD.c	/^time_t CTD_VertVel(time_t seconds) {$/;"	f
CTD_VertVel	links/CTD.c	/^time_t CTD_VertVel(time_t seconds) {$/;"	f
CTFRClearCOFFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTFRClearCOFFlag(void)						BIOS_CALL(CTFRClearCOFFlag);$/;"	v
CTFRClockSource	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^CounterClockSourceID CTFRClockSource(void)			BIOS_CALL(CTFRClockSource);$/;"	v
CTFRCounterReg	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort	*CTFRCounterReg(void)						BIOS_CALL(CTFRCounterReg);$/;"	v
CTFRDriveTimeBase	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTFRDriveTimeBase(bool drive, bool busB)	BIOS_CALL(CTFRDriveTimeBase);$/;"	v
CTFRDrivesBuses	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^TimeBaseBusID CTFRDrivesBuses(void)					BIOS_CALL(CTFRDrivesBuses);$/;"	v
CTFRGetCOFFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^bool	CTFRGetCOFFlag(void)						BIOS_CALL(CTFRGetCOFFlag);$/;"	v
CTFRInterruptFunction	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void 	CTFRInterruptFunction(vfptr ifp)			BIOS_CALL(CTFRInterruptFunction);$/;"	v
CTFRInterruptLevel	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTFRInterruptLevel(short il, short iarb3)	BIOS_CALL(CTFRInterruptLevel);$/;"	v
CTFRSelectClockSource	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			(CounterClockSourceID clksel)			BIOS_CALL(CTFRSelectClockSource);$/;"	v
CTM31L	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTM31L= 36	\/\/ Timer Load\/Clock		In		GPIO\/TMR	1M	I+	I+$/;"	e	enum:__anon57
CTM6_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	52;"	d
CTMCClearCOFFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTMCClearCOFFlag(ModulusCounterID sm)		BIOS_CALL(CTMCClearCOFFlag);$/;"	v
CTMCClkSource	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^		ModulusCounterID sm)						BIOS_CALL(CTMCClkSource);$/;"	v
CTMCCounterReg	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort	*CTMCCounterReg(ModulusCounterID sm)		BIOS_CALL(CTMCCounterReg);$/;"	v
CTMCDriveTimeBase	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool drive, bool busB)					BIOS_CALL(CTMCDriveTimeBase);$/;"	v
CTMCDrivesBuses	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^		ModulusCounterID sm)						BIOS_CALL(CTMCDrivesBuses);$/;"	v
CTMCFallingEdge	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	CTMCFallingEdge,	CTMCRisingEdge				} CounterClockSourceID;$/;"	e	enum:__anon48
CTMCGetCOFFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^bool	CTMCGetCOFFlag(ModulusCounterID sm)			BIOS_CALL(CTMCGetCOFFlag);$/;"	v
CTMCInterruptFunction	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			vfptr ifp)								BIOS_CALL(CTMCInterruptFunction);$/;"	v
CTMCInterruptLevel	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			short il, short iarb3)					BIOS_CALL(CTMCInterruptLevel);$/;"	v
CTMCModulusReg	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort	*CTMCModulusReg(ModulusCounterID sm)		BIOS_CALL(CTMCModulusReg);$/;"	v
CTMCRisingEdge	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	CTMCFallingEdge,	CTMCRisingEdge				} CounterClockSourceID;$/;"	e	enum:__anon48
CTMCSelectClockSource	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			CounterClockSourceID clksel)			BIOS_CALL(CTMCSelectClockSource);$/;"	v
CTMCSelectEdges	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool pos, bool neg)						BIOS_CALL(CTMCSelectEdges);$/;"	v
CTMGetPrescaleP6	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^P6DivisorID	CTMGetPrescaleP6(void)					BIOS_CALL(CTMGetPrescaleP6);$/;"	v
CTMInit	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTMInit(void)								BIOS_CALL(CTMInit);$/;"	v
CTMPrescaleIsDiv3	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^bool	CTMPrescaleIsDiv3(void)						BIOS_CALL(CTMPrescaleIsDiv3);$/;"	v
CTMPrescalerRun	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTMPrescalerRun(bool run)					BIOS_CALL(CTMPrescalerRun);$/;"	v
CTMRun	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTMRun(bool run)							BIOS_CALL(CTMRun);$/;"	v
CTMRun	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	CTMRun(bool run)							BIOS_CALL(CTMRun);$/;"	v
CTMSetPrescale	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^		P6DivisorID p6select)						BIOS_CALL(CTMSetPrescale);$/;"	v
CTMTimeBaseReg	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort *CTMTimeBaseReg(TimeBaseBusID timebase)		BIOS_CALL(CTMTimeBaseReg);$/;"	v
CTM_DEF_IARB	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	450;"	d
CTM_DEF_VECT	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	451;"	d
CTM_RTC_DEF_IARB	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	453;"	d
CTM_RTC_DEF_IPL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	452;"	d
CTS14A	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTS14A= 30	\/\/ Single Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTS14B	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTS14B= 28	\/\/ Single Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTS18A	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTS18A= 31	\/\/ Single Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTS18B	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, CTS18B= 32	\/\/ Single Action Timer	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon57
CTSAClearEventFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTSAClearEventFlag(SingleActionID sm)		BIOS_CALL(CTSAClearEventFlag);$/;"	v
CTSADataReg	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^vushort	*CTSADataReg(SingleActionID sm)				BIOS_CALL(CTSADataReg);$/;"	v
CTSAEdgeSelect	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTSAEdgeSelect(SingleActionID sm, bool pos)	BIOS_CALL(CTSAEdgeSelect);$/;"	v
CTSAFlipFlop	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^void	CTSAFlipFlop(SingleActionID sm, bool force)	BIOS_CALL(CTSAFlipFlop);$/;"	v
CTSAGetEventFlag	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^bool	CTSAGetEventFlag(SingleActionID sm)			BIOS_CALL(CTSAGetEventFlag);$/;"	v
CTSAGetIDFromPin	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^SingleActionID	CTSAGetIDFromPin(short pin)			BIOS_CALL(CTSAGetIDFromPin);$/;"	v
CTSAGetPinFromID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^short	CTSAGetPinFromID(SingleActionID sm)			BIOS_CALL(CTSAGetPinFromID);$/;"	v
CTSAInterruptEnable	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool enable)							BIOS_CALL(CTSAInterruptEnable);$/;"	v
CTSAInterruptFunction	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			vfptr ifp)								BIOS_CALL(CTSAInterruptFunction);$/;"	v
CTSAInterruptLevel	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			short il, short iarb3)					BIOS_CALL(CTSAInterruptLevel);$/;"	v
CTSAModeSelect	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			SASMModeID mode)						BIOS_CALL(CTSAModeSelect);$/;"	v
CTSATimeBaseBusSelect	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^			bool busB)								BIOS_CALL(CTSATimeBaseBusSelect);$/;"	v
CURRENT	MPC/ADS/ADS.c	/^long CURRENT; \/\/ Summation of channel 0 from QSPI...$/;"	v
CURRENT	links/ADS.c	/^long CURRENT; \/\/ Summation of channel 0 from QSPI...$/;"	v
CUSTOM_SYPCR	/home/kahn/cf2/headers/CFX/Headers/mxcfxwdt.h	51;"	d
CUSTOM_SYPCR	AUH/AUH.c	96;"	d	file:
CUSTOM_SYPCR	LARA/LARA.c	77;"	d	file:
CUSTOM_SYPCR	RAOS/RAOB/RAOSBottom1.c	121;"	d	file:
CUSTOM_SYPCR	RAOS/RAOT/RAOSTop3.c	140;"	d	file:
CUSTOM_SYPCR	SG/Seaglider.c	97;"	d	file:
CUSTOM_SYPCR	SG/s.c	86;"	d	file:
CUSTOM_SYPCR	links/LARA.c	77;"	d	file:
CalcCrc	MPC/AMODEM/AModem.c	/^ushort CalcCrc(uchar *buf, ushort cnt) {$/;"	f
Calc_Crc	MPC/GPSIRID/GPSIRID.c	/^int Calc_Crc(uchar *buf, int cnt) {$/;"	f
Calc_Crc	links/GPSIRID.c	/^int Calc_Crc(uchar *buf, int cnt) {$/;"	f
CallCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CallCmd(CmdInfoPtr cip)					PICO_CALL(CallCmd);$/;"	v
CallStatus	MPC/GPSIRID/GPSIRID.c	/^short CallStatus() {$/;"	f
CallStatus	links/GPSIRID.c	/^short CallStatus() {$/;"	f
Call_Land	MPC/GPSIRID/GPSIRID.c	/^bool Call_Land(void) {$/;"	f
Call_Land	links/GPSIRID.c	/^bool Call_Land(void) {$/;"	f
Callocf	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^typedef void	*Callocf(ulong nmemb, ulong size);$/;"	t
CaptureCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CaptureCmd(CmdInfoPtr cip)					PICO_CALL(CaptureCmd);$/;"	v
CardChangeCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CardChangeCmd(CmdInfoPtr cip)				PICO_CALL(CardChangeCmd);$/;"	v
ChangeWISPR	MPC/WISPR/WISPR.c	/^void ChangeWISPR(short wnum) {$/;"	f
ChangeWISPR	links/WISPR.c	/^void ChangeWISPR(short wnum) {$/;"	f
CheckRTC_CSACTime	CSACCom/CSACComTest.c	/^bool CheckRTC_CSACTime(void)$/;"	f
CheckSignal	MPC/GPSIRID/GPSIRID.c	/^bool CheckSignal() {$/;"	f
CheckSignal	links/GPSIRID.c	/^bool CheckSignal() {$/;"	f
CheckSum16	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^ushort	CheckSum16(uchar value, ushort runningSum)	BIOS_CALL(CheckSum16);$/;"	v
CheckSum16Block	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^				ulong len, ushort runningSum)		BIOS_CALL(CheckSum16Block);$/;"	v
CheckSum32	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^ulong	CheckSum32(uchar value, ulong runningSum)	BIOS_CALL(CheckSum32);$/;"	v
CheckSum32Block	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^				ulong len, ulong runningSum)		BIOS_CALL(CheckSum32Block);$/;"	v
CheckTime	LARA/LARA.c	/^bool CheckTime(ulong prevTime, short mode, short hour) {$/;"	f
CheckTime	links/LARA.c	/^bool CheckTime(ulong prevTime, short mode, short hour) {$/;"	f
Check_If_Cmds_Done_Or_Resent	MPC/GPSIRID/GPSIRID.c	/^short Check_If_Cmds_Done_Or_Resent(ulong *val0, ulong *val1) {$/;"	f
Check_If_Cmds_Done_Or_Resent	links/GPSIRID.c	/^short Check_If_Cmds_Done_Or_Resent(ulong *val0, ulong *val1) {$/;"	f
Check_Timers	MPC/MPC3.3/MPC.c	/^float Check_Timers(ushort PLI) {$/;"	f
Check_Timers	MPC/MPC_Global/MPC.c	/^float Check_Timers(ushort PLI) {$/;"	f
Check_Timers	SG/s.c	/^int Check_Timers(unsigned int dividened) {$/;"	f
Check_Timers	links/MPC.c	/^float Check_Timers(ushort PLI) {$/;"	f
Check_Vitals	MPC/MPC3.3/MPC.c	/^short Check_Vitals() {$/;"	f
Check_Vitals	MPC/MPC_Global/MPC.c	/^short Check_Vitals() {$/;"	f
Check_Vitals	links/MPC.c	/^short Check_Vitals() {$/;"	f
ChkdskCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ChkdskCmd(CmdInfoPtr cip)					PICO_CALL(ChkdskCmd);$/;"	v
CmdApplicationError	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	209;"	d
CmdCancelled	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	212;"	d
CmdCantWithPicoZOOM	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	210;"	d
CmdCheckOptionChar	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^int		CmdCheckOptionChar(CmdInfoPtr cip, char c)	PICO_CALL(CmdCheckOptionChar);	$/;"	v
CmdConfirm	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^bool	CmdConfirm(char *prompt, char trueReply)	PICO_CALL(CmdConfirm);$/;"	v
CmdDispatch	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdDispatch(CmdInfoPtr cip)				PICO_CALL(CmdDispatch);$/;"	v
CmdDriveError	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	208;"	d
CmdDriveNotFound	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	207;"	d
CmdErrGeneralFailure	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	195;"	d
CmdErrInvalidParam	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	199;"	d
CmdErrParse	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdErrParse(char *errfstr, long *errnum)	PICO_CALL(CmdErrParse);$/;"	v
CmdErrPrivViolation	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	198;"	d
CmdErrUnknownCommand	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	197;"	d
CmdErrWrongParmCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	196;"	d
CmdErrf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			char *str, ...)							PICO_CALL(CmdErrf);$/;"	v
CmdExecf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdExecf(CmdInfoPtr cip, char *str, ...)	PICO_CALL(CmdExecf);$/;"	v
CmdExpectRange	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			long *start, long *end)					PICO_CALL(CmdExpectRange);$/;"	v
CmdExpectValue	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			long *value)							PICO_CALL(CmdExpectValue);$/;"	v
CmdExpectingValue	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	201;"	d
CmdExtractAVDosSwitches	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			char **argv, char *fmt, ...)			PICO_CALL(CmdExtractAVDosSwitches);$/;"	v
CmdExtractArgValues	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			short first, short last, short radix)	PICO_CALL(CmdExtractArgValues);	$/;"	v
CmdExtractCIDosSwitches	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			char *fmt, ...)							PICO_CALL(CmdExtractCIDosSwitches);$/;"	v
CmdFileNotFound	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	206;"	d
CmdInfo	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	}	CmdInfo, *CmdInfoPtr;$/;"	t	typeref:struct:CmdInfo
CmdInfo	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^typedef struct CmdInfo$/;"	s
CmdInfoPtr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	}	CmdInfo, *CmdInfoPtr;$/;"	t	typeref:struct:CmdInfo
CmdInvalidAddress	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	203;"	d
CmdInvalidRange	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	202;"	d
CmdIsDigit	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^int		CmdIsDigit(short c, short base, short *val)	PICO_CALL(CmdIsDigit);$/;"	v
CmdIsNumber	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			short base)								PICO_CALL(CmdIsNumber);	$/;"	v
CmdNotEnoughMemory	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	211;"	d
CmdOddAddress	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	205;"	d
CmdParam	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	}	CmdParam, *CmdParamPtr;$/;"	t	typeref:struct:__anon60
CmdParamPtr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	}	CmdParam, *CmdParamPtr;$/;"	t	typeref:struct:__anon60
CmdParse	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdParse(CmdInfoPtr cip)					PICO_CALL(CmdParse);$/;"	v
CmdReqParamMissing	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	200;"	d
CmdSetDateTime	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			ulong nowsecs)							PICO_CALL(CmdSetDateTime);$/;"	v
CmdSetNextCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			char *nextcmd)							PICO_CALL(CmdSetNextCmd);$/;"	v
CmdStdBreak	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdBreak(CmdInfoPtr cip)				PICO_CALL(CmdStdBreak);$/;"	v
CmdStdCmdTest	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdCmdTest(CmdInfoPtr cip)				PICO_CALL(CmdStdCmdTest);$/;"	v
CmdStdErrText	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdErrText(short errID)					PICO_CALL(CmdStdErrText);$/;"	v
CmdStdHelp	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdHelp(CmdInfoPtr cip)					PICO_CALL(CmdStdHelp);$/;"	v
CmdStdInteractive	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdInteractive(CmdInfoPtr cip)			PICO_CALL(CmdStdInteractive);$/;"	v
CmdStdLPGets	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^short	CmdStdLPGets(char *linebuf, short linelen)	PICO_CALL(CmdStdLPGets);$/;"	v
CmdStdPicoRun	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdPicoRun(CmdInfoPtr cip)				PICO_CALL(CmdStdPicoRun);$/;"	v
CmdStdRun	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStdRun(CmdInfoPtr cip)					PICO_CALL(CmdStdRun);$/;"	v
CmdStdSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			short (*altgets)(char *, short))		PICO_CALL(CmdStdSetup);$/;"	v
CmdStringUpper	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CmdStringUpper(char *s)					PICO_CALL(CmdStringUpper);$/;"	v
CmdTable	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	}	CmdTable, *CmdTablePtr;$/;"	t	typeref:struct:CmdTable
CmdTable	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^typedef struct CmdTable$/;"	s
CmdTablePtr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	}	CmdTable, *CmdTablePtr;$/;"	t	typeref:struct:CmdTable
CmdWrongParmType	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	204;"	d
ComString	MPC/AMODEM/AModem.c	/^char *ComString;$/;"	v
CompareCoordinates	MPC/GPSIRID/GPSIRID.c	/^bool CompareCoordinates(char *LAT, char *LONG) {$/;"	f
CompareCoordinates	links/GPSIRID.c	/^bool CompareCoordinates(char *LAT, char *LONG) {$/;"	f
CompileErrors	SG/Seaglider.c	/^void CompileErrors(int error) {$/;"	f
Connect_SendFile_RecCmd	MPC/GPSIRID/GPSIRID.c	/^short Connect_SendFile_RecCmd(const char *filename, bool reboot) {$/;"	f
Connect_SendFile_RecCmd	links/GPSIRID.c	/^short Connect_SendFile_RecCmd(const char *filename, bool reboot) {$/;"	f
Console	AUH/AUH.c	/^void Console(char in) {$/;"	f
Console	CTDCom/cfxmain.c	/^void Console(char in) {$/;"	f
Console	LARA/LARA.c	/^void Console(char in) {$/;"	f
Console	RAOS/RAOB/RAOSBottom1.c	/^void Console(char in) {$/;"	f
Console	RAOS/RAOT/RAOSTop3.c	/^void Console(char in) {$/;"	f
Console	SG/Seaglider.c	/^void Console(char in) {$/;"	f
Console	SG/s.c	/^int Console(char in) {$/;"	f
Console	SeagliderCom/cfxmain.c	/^void Console(char in) {$/;"	f
Console	links/LARA.c	/^void Console(char in) {$/;"	f
Convert_BitMap_To_CharBuf	MPC/GPSIRID/GPSIRID.c	/^void Convert_BitMap_To_CharBuf(ulong val0, ulong val1, char *bin_str) {$/;"	f
Convert_BitMap_To_CharBuf	links/GPSIRID.c	/^void Convert_BitMap_To_CharBuf(ulong val0, ulong val1, char *bin_str) {$/;"	f
CopyCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*CopyCmd(CmdInfoPtr cip)					PICO_CALL(CopyCmd);$/;"	v
CounterClockSourceID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	CTMCFallingEdge,	CTMCRisingEdge				} CounterClockSourceID;$/;"	t	typeref:enum:__anon48
CustomRTCSyncStart	CSACCom/CSACComTest.c	/^void CustomRTCSyncStart(void) {$/;"	f
CustomSYPCR	AUH/AUH.c	/^short CustomSYPCR = WDT105s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
CustomSYPCR	LARA/LARA.c	/^short CustomSYPCR = WDT105s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
CustomSYPCR	RAOS/RAOB/RAOSBottom1.c	/^short CustomSYPCR = WDT419s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
CustomSYPCR	RAOS/RAOT/RAOSTop3.c	/^short CustomSYPCR = WDT419s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
CustomSYPCR	SG/Seaglider.c	/^short CustomSYPCR = WDT419s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
CustomSYPCR	SG/s.c	/^short CustomSYPCR = WDT105s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
CustomSYPCR	links/LARA.c	/^short CustomSYPCR = WDT105s | HaltMonEnable | BusMonEnable | BMT32;$/;"	v
DA10A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA10A;		\/\/ $YFF452 DASM10 Register A $/;"	m	struct:__anon46
DA10B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA10B;		\/\/ $YFF454 DASM10 Register B $/;"	m	struct:__anon46
DA10SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA10SIC;	\/\/ $YFF450 DASM10 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA26A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA26A;		\/\/ $YFF4D2 DASM26 Register A $/;"	m	struct:__anon46
DA26B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA26B;		\/\/ $YFF4D4 DASM26 Register B $/;"	m	struct:__anon46
DA26SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA26SIC;	\/\/ $YFF4D0 DASM26 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA27A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA27A;		\/\/ $YFF4DA DASM27 Register A $/;"	m	struct:__anon46
DA27B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA27B;		\/\/ $YFF4DC DASM27 Register B $/;"	m	struct:__anon46
DA27SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA27SIC;	\/\/ $YFF4D8 DASM27 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA28A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA28A;		\/\/ $YFF4E2 DASM28 Register A $/;"	m	struct:__anon46
DA28B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA28B;		\/\/ $YFF4E4 DASM28 Register B $/;"	m	struct:__anon46
DA28SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA28SIC;	\/\/ $YFF4E0 DASM28 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA29A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA29A;		\/\/ $YFF4EA DASM29 Register A $/;"	m	struct:__anon46
DA29B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA29B;		\/\/ $YFF4EC DASM29 Register B $/;"	m	struct:__anon46
DA29SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA29SIC;	\/\/ $YFF4E8 DASM29 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA4A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA4A;		\/\/ $YFF422 DASM4 Register A $/;"	m	struct:__anon46
DA4B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA4B;		\/\/ $YFF424 DASM4 Register B $/;"	m	struct:__anon46
DA4SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA4SIC;		\/\/ $YFF420 DASM4 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA5A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA5A;		\/\/ $YFF42A DASM5 Register A $/;"	m	struct:__anon46
DA5B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA5B;		\/\/ $YFF42C DASM5 Register B $/;"	m	struct:__anon46
DA5SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA5SIC;		\/\/ $YFF428 DASM5 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA6A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA6A;		\/\/ $YFF432 DASM6 Register A $/;"	m	struct:__anon46
DA6B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA6B;		\/\/ $YFF434 DASM6 Register B $/;"	m	struct:__anon46
DA6SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA6SIC;		\/\/ $YFF430 DASM6 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA7A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA7A;		\/\/ $YFF43A DASM7 Register A $/;"	m	struct:__anon46
DA7B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA7B;		\/\/ $YFF43C DASM7 Register B $/;"	m	struct:__anon46
DA7SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA7SIC;		\/\/ $YFF438 DASM7 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA8A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA8A;		\/\/ $YFF442 DASM8 Register A $/;"	m	struct:__anon46
DA8B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA8B;		\/\/ $YFF444 DASM8 Register B $/;"	m	struct:__anon46
DA8SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA8SIC;		\/\/ $YFF440 DASM8 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DA9A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA9A;		\/\/ $YFF44A DASM9 Register A $/;"	m	struct:__anon46
DA9B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA9B;		\/\/ $YFF44C DASM9 Register B $/;"	m	struct:__anon46
DA9SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DA9SIC;		\/\/ $YFF448 DASM9 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
DASM10	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM9 = 9, DASM10 = 10, DASM26 = 26,DASM27 = 27,DASM28 = 28,$/;"	e	enum:__anon50
DASM26	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM9 = 9, DASM10 = 10, DASM26 = 26,DASM27 = 27,DASM28 = 28,$/;"	e	enum:__anon50
DASM27	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM9 = 9, DASM10 = 10, DASM26 = 26,DASM27 = 27,DASM28 = 28,$/;"	e	enum:__anon50
DASM28	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM9 = 9, DASM10 = 10, DASM26 = 26,DASM27 = 27,DASM28 = 28,$/;"	e	enum:__anon50
DASM29	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM29 = 29$/;"	e	enum:__anon50
DASM4	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM4 = 4,	DASM5 = 5,	DASM6 = 6,	DASM7 = 7,	DASM8 = 8,	$/;"	e	enum:__anon50
DASM5	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM4 = 4,	DASM5 = 5,	DASM6 = 6,	DASM7 = 7,	DASM8 = 8,	$/;"	e	enum:__anon50
DASM6	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM4 = 4,	DASM5 = 5,	DASM6 = 6,	DASM7 = 7,	DASM8 = 8,	$/;"	e	enum:__anon50
DASM7	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM4 = 4,	DASM5 = 5,	DASM6 = 6,	DASM7 = 7,	DASM8 = 8,	$/;"	e	enum:__anon50
DASM8	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM4 = 4,	DASM5 = 5,	DASM6 = 6,	DASM7 = 7,	DASM8 = 8,	$/;"	e	enum:__anon50
DASM9	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	DASM9 = 9, DASM10 = 10, DASM26 = 26,DASM27 = 27,DASM28 = 28,$/;"	e	enum:__anon50
DASMDisable	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	  DASMDisable	$/;"	e	enum:__anon55
DASMIC	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMIC 			\/\/ Input Capture$/;"	e	enum:__anon55
DASMIPM	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMIPM 			\/\/ Input Period Measurement$/;"	e	enum:__anon55
DASMIPWM	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMIPWM 			\/\/ Input Pulse Width Measurement$/;"	e	enum:__anon55
DASMModeID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	}	DASMModeID;$/;"	t	typeref:enum:__anon55
DASMOCAB	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOCAB			\/\/ Output Compare Flag on A and B$/;"	e	enum:__anon55
DASMOCB	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOCB			\/\/ Output Compare Flag on Channel B$/;"	e	enum:__anon55
DASMOPWM11	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM11		\/\/ Output PWM 11 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM12	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM12		\/\/ Output PWM 12 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM13	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM13		\/\/ Output PWM 13 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM14	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM14		\/\/ Output PWM 14 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM15	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM15		\/\/ Output PWM 15 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM16	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM16 = 8	\/\/ Output PWM 16 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM7	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM7			\/\/ Output PWM 7 Bit Resolution$/;"	e	enum:__anon55
DASMOPWM9	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, DASMOPWM9			\/\/ Output PWM 9 Bit Resolution$/;"	e	enum:__anon55
DATA	LARA/PLATFORM.h	/^  bool DATA;     \/\/ Data is triggered true when the timing interval goes off.$/;"	m	struct:__anon1
DATA	links/PLATFORM.h	/^  bool DATA;     \/\/ Data is triggered true when the timing interval goes off.$/;"	m	struct:__anon7
DATAXINT	MPC/MPC3.3/MPC_Global.h	/^  short DATAXINT;$/;"	m	struct:__anon16
DATAXINT	MPC/MPC_Global/MPC_Global.h	/^  short DATAXINT; \/\/ VEE:DATAXINTERVAL_NAME$/;"	m	struct:__anon19
DATAXINT	links/MPC_Global.h	/^  short DATAXINT; \/\/ VEE:DATAXINTERVAL_NAME$/;"	m	struct:__anon5
DATAXINTERVAL_DEFAULT	MPC/MPC3.3/Settings.h	81;"	d
DATAXINTERVAL_DEFAULT	MPC/MPC_SETTINGS/Settings.h	66;"	d
DATAXINTERVAL_DEFAULT	links/Settings.h	66;"	d
DATAXINTERVAL_DESC	MPC/MPC3.3/Settings.h	82;"	d
DATAXINTERVAL_DESC	MPC/MPC_SETTINGS/Settings.h	67;"	d
DATAXINTERVAL_DESC	links/Settings.h	67;"	d
DATAXINTERVAL_NAME	MPC/MPC3.3/Settings.h	80;"	d
DATAXINTERVAL_NAME	MPC/MPC_SETTINGS/Settings.h	65;"	d
DATAXINTERVAL_NAME	links/Settings.h	65;"	d
DBG	AUH/PLATFORM.h	35;"	d
DBG	AUH/PLATFORM.h	37;"	d
DBG	CTDCom/PLATFORM.h	46;"	d
DBG	CTDCom/PLATFORM.h	48;"	d
DBG	LARA/PLATFORM.h	91;"	d
DBG	LARA/PLATFORM.h	93;"	d
DBG	RAOS/RAOB/PLATFORM.h	61;"	d
DBG	RAOS/RAOB/PLATFORM.h	63;"	d
DBG	RAOS/RAOT/PLATFORM.h	56;"	d
DBG	RAOS/RAOT/PLATFORM.h	58;"	d
DBG	SG/PLATFORM.h	35;"	d
DBG	SG/PLATFORM.h	37;"	d
DBG	bench/passthru/main.c	40;"	d	file:
DBG	bench/passthru/main.c	44;"	d	file:
DBG	links/PLATFORM.h	91;"	d
DBG	links/PLATFORM.h	93;"	d
DBL_DIG	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	20;"	d
DBL_EPSILON	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	21;"	d
DBL_MANT_DIG	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	22;"	d
DBL_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	23;"	d
DBL_MAX_10_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	24;"	d
DBL_MAX_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	25;"	d
DBL_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	26;"	d
DBL_MIN_10_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	27;"	d
DBL_MIN_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	28;"	d
DBR_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	134;"	d
DCNR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		DCNR;		\/\/ $YFFE26	Decoded Channel Number Register [S]$/;"	m	struct:__anon42
DDMMYY	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^						, DDMMYY	\/\/ European$/;"	e	enum:__anon121
DDRE	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		DDRE;		\/\/ $YFFA15 Port E Data Direction [S\/U]$/;"	m	struct:__anon40
DDRE	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		DDRE;		\/\/ $YFFA15 Port E Data Direction [S\/U]$/;"	m	struct:__anon44
DDRF	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		DDRF;		\/\/ $YFFA1D Port F Data Direction [S\/U]$/;"	m	struct:__anon40
DDRF	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		DDRF;		\/\/ $YFFA1D Port F Data Direction [S\/U]$/;"	m	struct:__anon44
DDRQS	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		DDRQS;		\/\/ $YFFC17 PQS Data Direction Register [S\/U]$/;"	m	struct:__anon41
DDRQS	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		DDRQS;		\/\/ $YFFC17 PQS Data Direction Register [S\/U]$/;"	m	struct:__anon45
DEBUG	AUH/PLATFORM.h	13;"	d
DEBUG	CTDCom/PLATFORM.h	14;"	d
DEBUG	LARA/PLATFORM.h	41;"	d
DEBUG	bench/passthru/main.c	38;"	d	file:
DEBUG	links/PLATFORM.h	41;"	d
DEBUG_TRAP	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	  DEBUG_TRAP				\/\/ 0 for inserting debugging traps$/;"	e	enum:__anon68
DECIMAL_DIG	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	70;"	d
DELAY	MPC/WINCH/Winch.h	/^  short DELAY; \/\/ Time in seconds post TUTxAcousticModem when the Winch actually$/;"	m	struct:__anon22
DELAY	links/Winch.h	/^  short DELAY; \/\/ Time in seconds post TUTxAcousticModem when the Winch actually$/;"	m	struct:__anon9
DEPTH	LARA/PLATFORM.h	/^  float DEPTH;     \/\/ Most recent depth measurement from CTD$/;"	m	struct:__anon1
DEPTH	links/PLATFORM.h	/^  float DEPTH;     \/\/ Most recent depth measurement from CTD$/;"	m	struct:__anon7
DEPTHINT	CTDCom/cfxmain.c	/^int DEPTHINT;$/;"	v
DEPTHINTERVAL_DEFAULT	CTDCom/cfxmain.c	63;"	d	file:
DEPTHINTERVAL_DESC	CTDCom/cfxmain.c	64;"	d	file:
DEPTHINTERVAL_NAME	CTDCom/cfxmain.c	62;"	d	file:
DESCENTCALLS	MPC/WINCH/Winch.h	/^  short DESCENTCALLS;$/;"	m	struct:__anon23
DESCENTCALLS	links/Winch.h	/^  short DESCENTCALLS;$/;"	m	struct:__anon10
DESCENTRCV	MPC/WINCH/Winch.h	/^  short DESCENTRCV;$/;"	m	struct:__anon23
DESCENTRCV	links/Winch.h	/^  short DESCENTRCV;$/;"	m	struct:__anon10
DESCENTTIME	LARA/PLATFORM.h	/^  short DESCENTTIME;$/;"	m	struct:__anon1
DESCENTTIME	links/PLATFORM.h	/^  short DESCENTTIME;$/;"	m	struct:__anon7
DETECTIONINT_DEFAULT	MPC/MPC3.3/Settings.h	63;"	d
DETECTIONINT_DEFAULT	MPC/MPC_SETTINGS/Settings.h	52;"	d
DETECTIONINT_DEFAULT	links/Settings.h	52;"	d
DETECTIONINT_DESC	MPC/MPC3.3/Settings.h	64;"	d
DETECTIONINT_DESC	MPC/MPC_SETTINGS/Settings.h	53;"	d
DETECTIONINT_DESC	links/Settings.h	53;"	d
DETECTIONINT_NAME	MPC/MPC3.3/Settings.h	62;"	d
DETECTIONINT_NAME	MPC/MPC_SETTINGS/Settings.h	51;"	d
DETECTIONINT_NAME	links/Settings.h	51;"	d
DETECTIONMAX_DEFAULT	MPC/MPC3.3/Settings.h	175;"	d
DETECTIONMAX_DEFAULT	MPC/MPC_SETTINGS/Settings.h	140;"	d
DETECTIONMAX_DEFAULT	links/Settings.h	140;"	d
DETECTIONMAX_DESC	MPC/MPC3.3/Settings.h	176;"	d
DETECTIONMAX_DESC	MPC/MPC_SETTINGS/Settings.h	141;"	d
DETECTIONMAX_DESC	links/Settings.h	141;"	d
DETECTIONMAX_NAME	MPC/MPC3.3/Settings.h	174;"	d
DETECTIONMAX_NAME	MPC/MPC_SETTINGS/Settings.h	139;"	d
DETECTIONMAX_NAME	links/Settings.h	139;"	d
DETECTIONNUM_DEFAULT	MPC/MPC3.3/Settings.h	169;"	d
DETECTIONNUM_DEFAULT	MPC/MPC_SETTINGS/Settings.h	135;"	d
DETECTIONNUM_DEFAULT	links/Settings.h	135;"	d
DETECTIONNUM_DESC	MPC/MPC3.3/Settings.h	170;"	d
DETECTIONNUM_DESC	MPC/MPC_SETTINGS/Settings.h	136;"	d
DETECTIONNUM_DESC	links/Settings.h	136;"	d
DETECTIONNUM_NAME	MPC/MPC3.3/Settings.h	168;"	d
DETECTIONNUM_NAME	MPC/MPC_SETTINGS/Settings.h	134;"	d
DETECTIONNUM_NAME	links/Settings.h	134;"	d
DETINT	MPC/MPC3.3/MPC_Global.h	/^  short DETINT;   \/\/-D      \/\/Minutes   \/\/WISPR DET INTERVAL$/;"	m	struct:__anon16
DETINT	MPC/MPC_Global/MPC_Global.h	/^  short DETINT;   \/\/-D      \/\/Minutes   \/\/WISPR DET INTERVAL$/;"	m	struct:__anon19
DETINT	SeagliderCom/cfxmain.c	/^short DETMAX, DETINT, PWRONDEPTH, PWROFFDEP, WGAIN, MINVOLT;$/;"	v
DETINT	links/MPC_Global.h	/^  short DETINT;   \/\/-D      \/\/Minutes   \/\/WISPR DET INTERVAL$/;"	m	struct:__anon5
DETMAX	MPC/WISPR/WISPR.h	/^  short DETMAX; \/\/ Maximum Number of Detections to return$/;"	m	struct:__anon24
DETMAX	SeagliderCom/cfxmain.c	/^short DETMAX, DETINT, PWRONDEPTH, PWROFFDEP, WGAIN, MINVOLT;$/;"	v
DETMAX	links/WISPR.h	/^  short DETMAX; \/\/ Maximum Number of Detections to return$/;"	m	struct:__anon11
DETNUM	MPC/WISPR/WISPR.h	/^  short DETNUM; \/\/ Number of detections per one call to initiate #REALTIME call$/;"	m	struct:__anon24
DETNUM	links/WISPR.h	/^  short DETNUM; \/\/ Number of detections per one call to initiate #REALTIME call$/;"	m	struct:__anon11
DFS_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	151;"	d
DIO	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	DIO		= 0xD,	\/\/*REQ*	21	Discrete Input\/Output$/;"	e	enum:__anon112
DIOINIT_0	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	166;"	d
DIOINIT_1	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	164;"	d
DIOINIT_10	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	161;"	d
DIOINIT_11	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	159;"	d
DIOINIT_12	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	157;"	d
DIOINIT_13	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	155;"	d
DIOINIT_14	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	153;"	d
DIOINIT_15	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	151;"	d
DIOINIT_2	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	162;"	d
DIOINIT_3	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	160;"	d
DIOINIT_4	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	158;"	d
DIOINIT_5	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	156;"	d
DIOINIT_6	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	154;"	d
DIOINIT_7	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	152;"	d
DIOINIT_8	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	165;"	d
DIOINIT_9	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	163;"	d
DIOPCLR_0	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	132;"	d
DIOPCLR_1	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	130;"	d
DIOPCLR_10	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	127;"	d
DIOPCLR_11	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	125;"	d
DIOPCLR_12	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	123;"	d
DIOPCLR_13	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	121;"	d
DIOPCLR_14	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	119;"	d
DIOPCLR_15	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	117;"	d
DIOPCLR_2	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	128;"	d
DIOPCLR_3	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	126;"	d
DIOPCLR_4	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	124;"	d
DIOPCLR_5	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	122;"	d
DIOPCLR_6	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	120;"	d
DIOPCLR_7	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	118;"	d
DIOPCLR_8	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	131;"	d
DIOPCLR_9	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	129;"	d
DIOPSET_0	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	115;"	d
DIOPSET_1	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	113;"	d
DIOPSET_10	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	110;"	d
DIOPSET_11	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	108;"	d
DIOPSET_12	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	106;"	d
DIOPSET_13	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	104;"	d
DIOPSET_14	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	102;"	d
DIOPSET_15	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	100;"	d
DIOPSET_2	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	111;"	d
DIOPSET_3	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	109;"	d
DIOPSET_4	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	107;"	d
DIOPSET_5	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	105;"	d
DIOPSET_6	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	103;"	d
DIOPSET_7	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	101;"	d
DIOPSET_8	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	114;"	d
DIOPSET_9	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	112;"	d
DIOUPDSQ_0	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	149;"	d
DIOUPDSQ_1	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	147;"	d
DIOUPDSQ_10	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	144;"	d
DIOUPDSQ_11	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	142;"	d
DIOUPDSQ_12	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	140;"	d
DIOUPDSQ_13	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	138;"	d
DIOUPDSQ_14	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	136;"	d
DIOUPDSQ_15	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	134;"	d
DIOUPDSQ_2	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	145;"	d
DIOUPDSQ_3	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	143;"	d
DIOUPDSQ_4	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	141;"	d
DIOUPDSQ_5	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	139;"	d
DIOUPDSQ_6	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	137;"	d
DIOUPDSQ_7	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	135;"	d
DIOUPDSQ_8	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	148;"	d
DIOUPDSQ_9	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	146;"	d
DIR	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	} DIR;$/;"	t	typeref:struct:dir
DIRENT	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	} DIRENT;$/;"	t	typeref:struct:dirent
DIRFindEnd	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^short	DIRFindEnd(struct dirent *dp)				PICO_CALL(DIRFindEnd);$/;"	v
DIRFindFirst	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^			struct dirent *dp)						PICO_CALL(DIRFindFirst);$/;"	v
DIRFindNext	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^short	DIRFindNext(struct dirent *dp)				PICO_CALL(DIRFindNext);$/;"	v
DIRFreeSpace	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^long	DIRFreeSpace(char *drive)					PICO_CALL(DIRFreeSpace);$/;"	v
DIRMatchName	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	DIRMatchName(char *filename, char *pattern)	PICO_CALL(DIRMatchName);$/;"	v
DIRTotalSpace	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^long	DIRTotalSpace(char *drive)					PICO_CALL(DIRTotalSpace);$/;"	v
DIR_ENTRY_SIZE	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	90;"	d
DIR_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	147;"	d
DIVENUM	MPC/MPC3.3/MPC_Global.h	/^  short DIVENUM;  \/\/ For use instead of FileNumber: Might just use FILENUM.$/;"	m	struct:__anon17
DIVENUM	MPC/MPC_Global/MPC_Global.h	/^  short DIVENUM;  \/\/ For use instead of FileNumber: Might just use FILENUM.$/;"	m	struct:__anon20
DIVENUM	links/MPC_Global.h	/^  short DIVENUM;  \/\/ For use instead of FileNumber: Might just use FILENUM.$/;"	m	struct:__anon6
DIVENUM_DEFAULT	MPC/MPC3.3/Settings.h	206;"	d
DIVENUM_DEFAULT	MPC/MPC_SETTINGS/Settings.h	167;"	d
DIVENUM_DEFAULT	links/Settings.h	167;"	d
DIVENUM_DESC	MPC/MPC3.3/Settings.h	207;"	d
DIVENUM_DESC	MPC/MPC_SETTINGS/Settings.h	168;"	d
DIVENUM_DESC	links/Settings.h	168;"	d
DIVENUM_NAME	MPC/MPC3.3/Settings.h	205;"	d
DIVENUM_NAME	MPC/MPC_SETTINGS/Settings.h	166;"	d
DIVENUM_NAME	links/Settings.h	166;"	d
DMA_LBA_Support	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		DMA_LBA_Support;		\/\/ supports DMA (b8) and LBA (b9)$/;"	m	struct:ATADriveID
DOSPackedBootParamBlock	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	DOSPackedBootParamBlock, DPBPB;$/;"	t	typeref:struct:DPBPB
DOSPartitionEntry	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	DOSPartitionEntry, DOSPartitionTable[4];$/;"	t	typeref:struct:__anon30
DOSPartitionTable	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	DOSPartitionEntry, DOSPartitionTable[4];$/;"	t	typeref:struct:__anon30
DOSWorkingBootParamBlock	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	DOSWorkingBootParamBlock, DWBPB;$/;"	t	typeref:struct:DWBPB
DOS_Com	MPC/MPC3.3/MPC.c	/^void DOS_Com(char *command, long filenum, char *ext, char *extt) {$/;"	f
DOS_Com	MPC/MPC_Global/MPC.c	/^void DOS_Com(char *command, long filenum, char *ext, char *extt) {$/;"	f
DOS_Com	links/MPC.c	/^void DOS_Com(char *command, long filenum, char *ext, char *extt) {$/;"	f
DO_NOT_AUTOEXEC	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	131;"	d
DPBPB	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	DOSPackedBootParamBlock, DPBPB;$/;"	t	typeref:struct:DPBPB
DPBPB	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct DPBPB$/;"	s
DREG	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		DREG;		\/\/ $YFFA3A Test Module Distributed Register [S\/U]$/;"	m	struct:__anon40
DREG	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		DREG;		\/\/ $YFFA3A Test Module Distributed Register [S\/U]$/;"	m	struct:__anon44
DS	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	  DS	=  1	\/\/ Data Strobe\/GPIO		Out		GPIO\/BUS		OB	OB$/;"	e	enum:__anon57
DS	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	  DS	=  1	\/\/ Data Strobe\/GPIO		Out		GPIO\/BUS		OB	OB$/;"	e	enum:__anon99
DSCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		DSCR;		\/\/ $YFFE04	Development Support Control Register [S]$/;"	m	struct:__anon42
DSDDataSectors	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^long	DSDDataSectors(short logdrv)				PICO_CALL(DSDDataSectors);$/;"	v
DSDFreeSectors	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^long	DSDFreeSectors(short logdrv)				PICO_CALL(DSDFreeSectors);$/;"	v
DSD_COMMIT_HINTS_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1200;"	d
DSD_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	124;"	d
DSD_FIRST_DEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1145;"	d
DSD_LAST_DEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1146;"	d
DSD_MAX_DEVS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1147;"	d
DSSR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		DSSR;		\/\/ $YFFE06	Development Support Status Register [S]$/;"	m	struct:__anon42
DUTYCYCL	MPC/WISPR/WISPR.h	/^  short DUTYCYCL; \/\/ Duty cycle of recorder during one detection interval$/;"	m	struct:__anon24
DUTYCYCL	links/WISPR.h	/^  short DUTYCYCL; \/\/ Duty cycle of recorder during one detection interval$/;"	m	struct:__anon11
DUTYCYCLE_DEFAULT	MPC/MPC3.3/Settings.h	193;"	d
DUTYCYCLE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	156;"	d
DUTYCYCLE_DEFAULT	links/Settings.h	156;"	d
DUTYCYCLE_DESC	MPC/MPC3.3/Settings.h	194;"	d
DUTYCYCLE_DESC	MPC/MPC_SETTINGS/Settings.h	157;"	d
DUTYCYCLE_DESC	links/Settings.h	157;"	d
DUTYCYCLE_NAME	MPC/MPC3.3/Settings.h	192;"	d
DUTYCYCLE_NAME	MPC/MPC_SETTINGS/Settings.h	155;"	d
DUTYCYCLE_NAME	links/Settings.h	155;"	d
DWBPB	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	DOSWorkingBootParamBlock, DWBPB;$/;"	t	typeref:struct:DWBPB
DWBPB	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct DWBPB$/;"	s
DW_CountOfClusters	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_CountOfClusters;		\/\/ max cluster number (tot-1)$/;"	m	struct:DWBPB
DW_DataSectors	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_DataSectors;			\/\/ working data sectors (FAT32 includes root dir)$/;"	m	struct:DWBPB
DW_FATType	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	FATType		DW_FATType;				\/\/ computed from capacity (uSoft)$/;"	m	struct:DWBPB
DW_FSI_Free_Count	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	long		*DW_FSI_Free_Count;		\/\/ last known free cluster count$/;"	m	struct:DWBPB
DW_FSI_Nxt_Free	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	long		*DW_FSI_Nxt_Free;		\/\/ cluster number at to start free search$/;"	m	struct:DWBPB
DW_FirstDataSector	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_FirstDataSector;		\/\/ first data sector (includes root for FAT32)$/;"	m	struct:DWBPB
DW_FirstDirSector	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_FirstDirSector;		\/\/ first dir sector (root for FAT32)$/;"	m	struct:DWBPB
DW_FirstFatSector	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_FirstFatSector;		\/\/ first fat sector$/;"	m	struct:DWBPB
DW_LastClusterMark	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_LastClusterMark;		\/\/ last cluster mark$/;"	m	struct:DWBPB
DW_LastDataSector	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_LastDataSector;		\/\/ last data sector$/;"	m	struct:DWBPB
DW_RootDirSectors	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_RootDirSectors;		\/\/ root dir sectors (0 for FAT32)$/;"	m	struct:DWBPB
DW_SectorsPerFAT	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_SectorsPerFAT;		\/\/ sectors per fat$/;"	m	struct:DWBPB
DW_TotalSectors	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		DW_TotalSectors;		\/\/ working total sectors$/;"	m	struct:DWBPB
DataAlarm	RAOS/RAOB/RAOSBottom1.c	/^bool DataAlarm;$/;"	v
DataAlarm	RAOS/RAOT/RAOSTop3.c	/^bool DataAlarm;$/;"	v
DataInterval	MPC/MPC3.3/MPC.c	/^int DataInterval;$/;"	v
DataInterval	MPC/MPC_Global/MPC.c	/^int DataInterval;$/;"	v
DataInterval	links/MPC.c	/^int DataInterval;$/;"	v
DateCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*DateCmd(CmdInfoPtr cip)					PICO_CALL(DateCmd);$/;"	v
DateFieldOrder	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	} DateFieldOrder;$/;"	t	typeref:enum:__anon121
DefaultChkBsyDelay	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, DefaultChkBsyDelay			= 1000000	\/\/ 1 second$/;"	e	enum:ResetResume::__anon89
DefaultStartupTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	  DefaultStartupTimeout			= 30000000	\/\/ 30 seconds$/;"	e	enum:ResetResume::__anon89
DelCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*DelCmd(CmdInfoPtr cip)						PICO_CALL(DelCmd);$/;"	v
Delay	CSACCom/CSACComTest.c	/^void Delay(short centisecs)$/;"	f
Delay100us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	57;"	d
Delay10us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	54;"	d
Delay1ms	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	60;"	d
Delay1us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	51;"	d
Delay200us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	58;"	d
Delay20us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	55;"	d
Delay2us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	52;"	d
Delay500us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	59;"	d
Delay50us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	56;"	d
Delay5us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	53;"	d
DelaySeconds	SeagliderCom/cfxmain.c	/^void DelaySeconds(int seconds) { RTCDelayMicroSeconds(seconds * 1000000); }$/;"	f
Delay_AD_Log	MPC/MPC3.3/MPC.c	/^void Delay_AD_Log(short Sec) {$/;"	f
Delay_AD_Log	MPC/MPC_Global/MPC.c	/^void Delay_AD_Log(short Sec) {$/;"	f
Delay_AD_Log	links/MPC.c	/^void Delay_AD_Log(short Sec) {$/;"	f
Depth	SG/Seaglider.c	/^float Depth;$/;"	v
Depth_Samples	SG/Seaglider.c	/^short Depth_Samples;$/;"	v
DetectionInt	MPC/MPC3.3/MPC.c	/^int DetectionInt;$/;"	v
DetectionInt	MPC/MPC_Global/MPC.c	/^int DetectionInt;$/;"	v
DetectionInt	links/MPC.c	/^int DetectionInt;$/;"	v
DeviceCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*DeviceCmd(CmdInfoPtr cip)					PICO_CALL(DeviceCmd);$/;"	v
DirCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*DirCmd(CmdInfoPtr cip)						PICO_CALL(DirCmd);$/;"	v
DisplayParameters	MPC/MPC3.3/Settings.c	/^void DisplayParameters(FILE *stream) {$/;"	f
DisplayParameters	MPC/MPC_SETTINGS/Settings.c	/^void DisplayParameters(FILE *stream) {$/;"	f
DisplayParameters	SG/s.c	/^void DisplayParameters(FILE *stream) {$/;"	f
DisplayParameters	links/Settings.c	/^void DisplayParameters(FILE *stream) {$/;"	f
DivideBy2	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	DivideBy2,	DivideBy3	} CPSMDivisor;$/;"	e	enum:__anon51
DivideBy3	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	DivideBy2,	DivideBy3	} CPSMDivisor;$/;"	e	enum:__anon51
DontOpenClose	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^enum { EchoToConsole = 0x01, LogPicoCommands = 0x10, DontOpenClose = 0x20 };$/;"	e	enum:__anon59
DosSwitch	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	} DosSwitch;$/;"	t	typeref:struct:__anon61
DoubleActionID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	} DoubleActionID;$/;"	t	typeref:enum:__anon50
DownloadFile	SeagliderCom/cfxmain.c	/^void DownloadFile(int divenum) {$/;"	f
DumpCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*DumpCmd(CmdInfoPtr cip)					PICO_CALL(DumpCmd);$/;"	v
DutyCycleTicks	MPC/MPC3.3/MPC.c	/^int DutyCycleTicks;$/;"	v
DutyCycleTicks	MPC/MPC_Global/MPC.c	/^int DutyCycleTicks;$/;"	v
DutyCycleTicks	links/MPC.c	/^int DutyCycleTicks;$/;"	v
EBADF	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EBADF						\/\/ invalid file descriptor (11)$/;"	e	enum:__anon67
EBADF	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	9;"	d
EDOM	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EDOM = 33					\/\/ domain error (33)$/;"	e	enum:__anon67
EDOM	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	22;"	d
EEXIST	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EEXIST					\/\/ named file already exists (12)$/;"	e	enum:__anon67
EEXIST	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	10;"	d
EFPOS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EFPOS						\/\/ file position error (35)$/;"	e	enum:__anon67
EFPOS	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	24;"	d
EIAAssertTXX	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	EIAAssertTXX(bool set)						BIOS_CALL(EIAAssertTXX);$/;"	v
EIACheckRXX	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	EIACheckRXX(void)							BIOS_CALL(EIACheckRXX);$/;"	v
EIAEnableRx	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	EIAEnableRx(bool enable)					BIOS_CALL(EIAEnableRx);$/;"	v
EIAForceOff	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	EIAForceOff(bool forceoff)					BIOS_CALL(EIAForceOff);$/;"	v
EINVAL	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EINVAL					\/\/ invalid argument (13)$/;"	e	enum:__anon67
EINVAL	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	11;"	d
EIO	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EIO						\/\/ input or output error (14)$/;"	e	enum:__anon67
EIO	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	12;"	d
EISDIR	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EISDIR					\/\/ attempt open dir as file (15)$/;"	e	enum:__anon67
EISDIR	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	13;"	d
EMPTY_CLUSTER	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	108;"	d
ENFILE	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENFILE					\/\/ too many files are open (16)$/;"	e	enum:__anon67
ENFILE	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	14;"	d
ENOENT	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENOENT					\/\/ file or directory does not exist (17)$/;"	e	enum:__anon67
ENOENT	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	15;"	d
ENOERR	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	  ENOERR = 0				\/\/ no error (0) <errno.h>$/;"	e	enum:__anon67
ENOERR	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	8;"	d
ENOMEM	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENOMEM					\/\/ no memory available (18)$/;"	e	enum:__anon67
ENOMEM	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	16;"	d
ENOSPC	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENOSPC					\/\/ no space on disk or directory (19)$/;"	e	enum:__anon67
ENOSPC	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	17;"	d
ENOTDIR	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENOTDIR					\/\/ part of path was not directory (20)$/;"	e	enum:__anon67
ENOTDIR	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	18;"	d
ENOTEMPTY	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENOTEMPTY					\/\/ attempt to delete non-empty directory (21)$/;"	e	enum:__anon67
ENOTEMPTY	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	19;"	d
ENXIO	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ENXIO						\/\/ no such device (22)$/;"	e	enum:__anon67
ENXIO	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	20;"	d
EOF	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	25;"	d
EPERM	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, EPERM						\/\/ operation is not permited (23)$/;"	e	enum:__anon67
EPERM	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	21;"	d
ERANGE	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ERANGE					\/\/ range error (34)$/;"	e	enum:__anon67
ERANGE	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	23;"	d
ESIGPARM	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ESIGPARM					\/\/ signal parameter error (36)$/;"	e	enum:__anon67
ESIGPARM	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	25;"	d
EXEC_MUST_NOT_FAIL	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	132;"	d
EXIT_FAILURE	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	12;"	d
EXIT_SUCCESS	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	13;"	d
EXT_BOOT_SIG	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	93;"	d
EchoCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*EchoCmd(CmdInfoPtr cip)					PICO_CALL(EchoCmd);$/;"	v
EchoToConsole	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^enum { EchoToConsole = 0x01, LogPicoCommands = 0x10, DontOpenClose = 0x20 };$/;"	e	enum:__anon59
Event	bench/capture/cap.py	/^from threading import Thread, Event$/;"	i
Event	bench/emul/buoy.py	/^from threading import Thread, Event$/;"	i
Event	bench/emul/radio.py	/^from threading import Thread, Event$/;"	i
Event	bench/emul/winch.py	/^from threading import Thread, Event$/;"	i
ExitCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ExitCmd(CmdInfoPtr cip)					PICO_CALL(ExitCmd);$/;"	v
ExtFinishPulseRuptHandler	AUH/AUH.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
ExtFinishPulseRuptHandler	CSACCom/CSACComTest.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
ExtFinishPulseRuptHandler	LARA/LARA.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
ExtFinishPulseRuptHandler	RAOS/RAOB/RAOSBottom1.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
ExtFinishPulseRuptHandler	RAOS/RAOT/RAOSTop3.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
ExtFinishPulseRuptHandler	SG/s.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
ExtFinishPulseRuptHandler	links/LARA.c	/^IEV_C_PROTO(ExtFinishPulseRuptHandler);$/;"	v
FAT12	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef enum { FAT12 = -1, FAT16, FAT32, FATBAD } FATType;$/;"	e	enum:__anon27
FAT16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef enum { FAT12 = -1, FAT16, FAT32, FATBAD } FATType;$/;"	e	enum:__anon27
FAT16_RESERVED_SECTORS	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	104;"	d
FAT16_ROOT_DIR_ENTRIES	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	91;"	d
FAT32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef enum { FAT12 = -1, FAT16, FAT32, FATBAD } FATType;$/;"	e	enum:__anon27
FAT32_BACKUP_SECTOR	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	97;"	d
FAT32_FSINFO_SECTOR	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	96;"	d
FAT32_RESERVED_SECTORS	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	105;"	d
FAT32_ROOT_CLUSTER	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	95;"	d
FAT32_ROOT_DIR_ENTRIES	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	92;"	d
FAT32_VERSION	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	94;"	d
FATBAD	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef enum { FAT12 = -1, FAT16, FAT32, FATBAD } FATType;$/;"	e	enum:__anon27
FATType	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef enum { FAT12 = -1, FAT16, FAT32, FATBAD } FATType;$/;"	t	typeref:enum:__anon27
FAT_DEFAULT_NUMBER	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	106;"	d
FAT_MEDIA_DESCRIPTOR	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	107;"	d
FC3CNT	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		FC3CNT;		\/\/ $YFF41A FCSM3 Counter Register $/;"	m	struct:__anon46
FC3SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		FC3SIC;		\/\/ $YFF418 FCSM3 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
FCHAN	MPC/ADS/ADS.h	5;"	d
FCHAN	links/ADS.h	5;"	d
FIFO	SG/Seaglider.c	/^float FIFO[FIFO_SIZE];$/;"	v
FIFO_POS	SG/Seaglider.c	/^short FIFO_POS;$/;"	v
FIFO_SIZE	SG/Seaglider.c	98;"	d	file:
FILE	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	/^typedef struct _FILE FILE;$/;"	t	typeref:struct:_FILE
FILENAME_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	13;"	d
FILENUM	MPC/MPC3.3/MPC_Global.h	/^  long FILENUM;$/;"	m	struct:__anon16
FILENUM	MPC/MPC_Global/MPC_Global.h	/^  long FILENUM; \/\/ current number for 00000000.dat$/;"	m	struct:__anon19
FILENUM	links/MPC_Global.h	/^  long FILENUM; \/\/ current number for 00000000.dat$/;"	m	struct:__anon5
FILENUM_DEFAULT	MPC/MPC3.3/Settings.h	69;"	d
FILENUM_DEFAULT	MPC/MPC_SETTINGS/Settings.h	58;"	d
FILENUM_DEFAULT	links/Settings.h	58;"	d
FILENUM_DESC	MPC/MPC3.3/Settings.h	70;"	d
FILENUM_DESC	MPC/MPC_SETTINGS/Settings.h	59;"	d
FILENUM_DESC	links/Settings.h	59;"	d
FILENUM_NAME	MPC/MPC3.3/Settings.h	68;"	d
FILENUM_NAME	MPC/MPC_SETTINGS/Settings.h	57;"	d
FILENUM_NAME	links/Settings.h	57;"	d
FLASH_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	75;"	d
FLASH_ERR_TRAP	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, FLASH_ERR_TRAP			\/\/ 4 for detecting flash errors$/;"	e	enum:__anon68
FLT_DIG	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	10;"	d
FLT_EPSILON	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	11;"	d
FLT_MANT_DIG	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	12;"	d
FLT_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	13;"	d
FLT_MAX_10_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	15;"	d
FLT_MAX_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	14;"	d
FLT_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	16;"	d
FLT_MIN_10_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	18;"	d
FLT_MIN_EXP	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	17;"	d
FLT_RADIX	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	8;"	d
FLT_ROUNDS	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	9;"	d
FOPEN_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	12;"	d
FP_INFINITE	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	59;"	d
FP_NAN	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	58;"	d
FP_NORMAL	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	61;"	d
FP_SUBNORMAL	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	62;"	d
FP_ZERO	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	60;"	d
FQM	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	FQM		= 0x9,	\/\/		22	Frequency Measurement$/;"	e	enum:__anon112
FRATE	MPC/WINCH/Winch.h	/^  short FRATE;  \/\/ Velocity in Meters\/minute of the fall (descent) rate$/;"	m	struct:__anon22
FRATE	links/Winch.h	/^  short FRATE;  \/\/ Velocity in Meters\/minute of the fall (descent) rate$/;"	m	struct:__anon9
FSI_Free_Count	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong	FSI_Free_Count;			\/\/ last known free cluster count$/;"	m	struct:FSInfo
FSI_LEADSIG	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	98;"	d
FSI_LEADSIG_BIG_END	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	99;"	d
FSI_LeadSig	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong	FSI_LeadSig;			\/\/ Value 0x41615252.$/;"	m	struct:FSInfo
FSI_Nxt_Free	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong	FSI_Nxt_Free;			\/\/ hint for the FAT driver$/;"	m	struct:FSInfo
FSI_Reserved1	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar	FSI_Reserved1[480];		\/\/ zeros$/;"	m	struct:FSInfo
FSI_Reserved2	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar	FSI_Reserved2[12];		\/\/ zeros$/;"	m	struct:FSInfo
FSI_STRUCSIG	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	100;"	d
FSI_STRUCSIG_BIG_END	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	101;"	d
FSI_StrucSig	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong	FSI_StrucSig;			\/\/ Value 0x61417272.$/;"	m	struct:FSInfo
FSI_TRAILSIG	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	102;"	d
FSI_TRAILSIG_BIG_END	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	103;"	d
FSI_TrailSig	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong	FSI_TrailSig;			\/\/ Value 0xAA550000.$/;"	m	struct:FSInfo
FSInfo	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	}	FSInfo;$/;"	t	typeref:struct:FSInfo
FSInfo	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^typedef struct FSInfo$/;"	s
FastStop	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum { 	FullStop = 0x00,	FastStop = 0x02,		CPUStop = 0x42 };$/;"	e	enum:__anon100
FdiskCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*FdiskCmd(CmdInfoPtr cip)					PICO_CALL(FdiskCmd);$/;"	v
FetchSettings	MPC/MPC3.3/Settings.c	/^void FetchSettings(Settings *VEESettings) {$/;"	f
FetchSettings	MPC/MPC_SETTINGS/Settings.c	/^void FetchSettings(Settings *VEESettings) {$/;"	f
FetchSettings	links/Settings.c	/^void FetchSettings(Settings *VEESettings) {$/;"	f
FileNumber	AUH/AUH.c	/^long FileNumber;$/;"	v
FileNumber	SG/s.c	/^long FileNumber;$/;"	v
FlashErrCode	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	FlashErrCode;		\/\/ global flash error code$/;"	m	struct:__anon73
ForCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ForCmd(CmdInfoPtr cip)						PICO_CALL(ForCmd);$/;"	v
FormatCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*FormatCmd(CmdInfoPtr cip)					PICO_CALL(FormatCmd);$/;"	v
Free_Disk_Space	MPC/MPC3.3/MPC.c	/^long Free_Disk_Space() {$/;"	f
Free_Disk_Space	MPC/MPC_Global/MPC.c	/^long Free_Disk_Space() {$/;"	f
Free_Disk_Space	links/MPC.c	/^long Free_Disk_Space() {$/;"	f
Freef	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^typedef void	Freef(void *ptr);$/;"	t
FullStop	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum { 	FullStop = 0x00,	FastStop = 0x02,		CPUStop = 0x42 };$/;"	e	enum:__anon100
GAIN	MPC/WISPR/WISPR.h	/^  short GAIN; \/\/-g 0-3$/;"	m	struct:__anon24
GAIN	links/WISPR.h	/^  short GAIN; \/\/-g 0-3$/;"	m	struct:__anon11
GPSIRIDPort	MPC/TUPORT/TUPort.c	/^TUPort *GPSIRIDPort;$/;"	v
GPSIRID_RX	MPC/TUPORT/TUPort.c	/^short GPSIRID_RX, GPSIRID_TX;$/;"	v
GPSIRID_TX	MPC/TUPORT/TUPort.c	/^short GPSIRID_RX, GPSIRID_TX;$/;"	v
GPS_TRIES	MPC/GPSIRID/GPSIRID.c	58;"	d	file:
GPS_TRIES	links/GPSIRID.c	58;"	d	file:
GatherWISPRFreeSpace	MPC/WISPR/WISPR.c	/^void GatherWISPRFreeSpace() {$/;"	f
GatherWISPRFreeSpace	links/WISPR.c	/^void GatherWISPRFreeSpace() {$/;"	f
GetAMODEMSettings	MPC/AMODEM/AModem.c	/^void GetAMODEMSettings() {$/;"	f
GetCTDSettings	MPC/CTD/CTD.c	/^void GetCTDSettings() {$/;"	f
GetCTDSettings	links/CTD.c	/^void GetCTDSettings() {$/;"	f
GetFileName	MPC/MPC3.3/MPC.c	/^char *GetFileName(bool Lowest, bool incIndex, long *fcounter,$/;"	f
GetFileName	MPC/MPC_Global/MPC.c	/^char *GetFileName(bool Lowest, bool incIndex, long *fcounter,$/;"	f
GetFileName	links/MPC.c	/^char *GetFileName(bool Lowest, bool incIndex, long *fcounter,$/;"	f
GetGPSInput	MPC/GPSIRID/GPSIRID.c	/^char *GetGPSInput(char *chars, int *numsats) {$/;"	f
GetGPSInput	links/GPSIRID.c	/^char *GetGPSInput(char *chars, int *numsats) {$/;"	f
GetGPS_SyncRTC	MPC/GPSIRID/GPSIRID.c	/^bool GetGPS_SyncRTC() {$/;"	f
GetGPS_SyncRTC	links/GPSIRID.c	/^bool GetGPS_SyncRTC() {$/;"	f
GetHeader	MPC/AMODEM/AModem.c	/^const char *GetHeader(char *chars, short charnums, int *numchars) {$/;"	f
GetIRIDIUMSettings	MPC/GPSIRID/GPSIRID.c	/^void GetIRIDIUMSettings() {$/;"	f
GetIRIDIUMSettings	links/GPSIRID.c	/^void GetIRIDIUMSettings() {$/;"	f
GetIRIDInput	MPC/GPSIRID/GPSIRID.c	/^short GetIRIDInput(char *Template, short num_char_to_reads, uchar *compstring,$/;"	f
GetIRIDInput	links/GPSIRID.c	/^short GetIRIDInput(char *Template, short num_char_to_reads, uchar *compstring,$/;"	f
GetNextRECFileName	SG/s.c	/^static char *GetNextRECFileName(bool hunt, bool incIndex, long *fcounter) {$/;"	f	file:
GetPowerSettings	MPC/ADS/ADS.c	/^void GetPowerSettings() {$/;"	f
GetPowerSettings	links/ADS.c	/^void GetPowerSettings() {$/;"	f
GetSEAGLIDERSettings	SG/Seaglider.c	/^void GetSEAGLIDERSettings() {$/;"	f
GetSettings	MPC/MPC3.3/MPC.c	/^void GetSettings(void) {$/;"	f
GetSettings	MPC/MPC_Global/MPC.c	/^void GetSettings(void) {$/;"	f
GetSettings	links/MPC.c	/^void GetSettings(void) {$/;"	f
GetSyncRTCbyCSAC	CSACCom/CSACComTest.c	/^bool GetSyncRTCbyCSAC(void)$/;"	f
GetUTCSeconds	MPC/GPSIRID/GPSIRID.c	/^bool GetUTCSeconds() {$/;"	f
GetUTCSeconds	links/GPSIRID.c	/^bool GetUTCSeconds() {$/;"	f
GetWISPRFreeSpace	MPC/WISPR/WISPR.c	/^float GetWISPRFreeSpace() {$/;"	f
GetWISPRFreeSpace	links/WISPR.c	/^float GetWISPRFreeSpace() {$/;"	f
GetWISPRInput	MPC/WISPR/WISPR.c	/^char *GetWISPRInput(float *numchars) {$/;"	f
GetWISPRInput	links/WISPR.c	/^char *GetWISPRInput(float *numchars) {$/;"	f
GetWISPRSettings	MPC/WISPR/WISPR.c	/^void GetWISPRSettings() {$/;"	f
GetWISPRSettings	links/WISPR.c	/^void GetWISPRSettings() {$/;"	f
GetWinchSettings	MPC/WINCH/Winch.c	/^void GetWinchSettings() {$/;"	f
GetWinchSettings	links/Winch.c	/^void GetWinchSettings() {$/;"	f
Get_ADCounter	MPC/ADS/ADS.c	/^int Get_ADCounter() { return ADCounter; }$/;"	f
Get_ADCounter	links/ADS.c	/^int Get_ADCounter() { return ADCounter; }$/;"	f
Get_Voltage	MPC/ADS/ADS.c	/^float Get_Voltage() { return Voltage; } \/\/____ Get_Voltage ____\/\/$/;"	f
Get_Voltage	links/ADS.c	/^float Get_Voltage() { return Voltage; } \/\/____ Get_Voltage ____\/\/$/;"	f
GlobalRestart	LARA/LARA.c	/^bool GlobalRestart;$/;"	v
GlobalRestart	links/LARA.c	/^bool GlobalRestart;$/;"	v
GoCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*GoCmd(CmdInfoPtr cip)						PICO_CALL(GoCmd);$/;"	v
GotoCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*GotoCmd(CmdInfoPtr cip)					PICO_CALL(GotoCmd);$/;"	v
HANDSHAKE	MPC/GPSIRID/GPSIRID.c	53;"	d	file:
HANDSHAKE	links/GPSIRID.c	53;"	d	file:
HSQR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		HSQR0;		\/\/ $YFFE14	Host Sequence Register 0 [S\/U]$/;"	m	struct:__anon42
HSQR0_15to8_W	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	60;"	d
HSQR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		HSQR1;		\/\/ $YFFE16	Host Sequence Register 1 [S\/U]$/;"	m	struct:__anon42
HSQR1_7to0_W	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	70;"	d
HSQR_0	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	78;"	d
HSQR_1	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	77;"	d
HSQR_10	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	66;"	d
HSQR_11	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	65;"	d
HSQR_12	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	64;"	d
HSQR_13	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	63;"	d
HSQR_14	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	62;"	d
HSQR_15	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	61;"	d
HSQR_2	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	76;"	d
HSQR_3	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	75;"	d
HSQR_4	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	74;"	d
HSQR_5	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	73;"	d
HSQR_6	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	72;"	d
HSQR_7	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	71;"	d
HSQR_8	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	68;"	d
HSQR_9	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	67;"	d
HSRR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		HSRR0;		\/\/ $YFFE18	Host Service Request Register 0 [S\/U]$/;"	m	struct:__anon42
HSRR0_15to8_W	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	80;"	d
HSRR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		HSRR1;		\/\/ $YFFE1A	Host Service Request Register 1 [S\/U]$/;"	m	struct:__anon42
HSRR1_7to0_W	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	90;"	d
HSRR_0	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	98;"	d
HSRR_1	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	97;"	d
HSRR_10	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	86;"	d
HSRR_11	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	85;"	d
HSRR_12	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	84;"	d
HSRR_13	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	83;"	d
HSRR_14	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	82;"	d
HSRR_15	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	81;"	d
HSRR_2	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	96;"	d
HSRR_3	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	95;"	d
HSRR_4	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	94;"	d
HSRR_5	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	93;"	d
HSRR_6	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	92;"	d
HSRR_7	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	91;"	d
HSRR_8	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	88;"	d
HSRR_9	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	87;"	d
HUGE_VAL	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	54;"	d
HUGE_VAL	/home/kahn/cf2/headers/CPU32/Headers/StdC/math.h	8;"	d
HaltMonEnable	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum	{	HaltMonEnable = 0x08,		BusMonEnable = 0x04,	$/;"	e	enum:ResetResume::__anon75
HangUp	MPC/GPSIRID/GPSIRID.c	/^bool HangUp(void) {$/;"	f
HangUp	links/GPSIRID.c	/^bool HangUp(void) {$/;"	f
HelpCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*HelpCmd(CmdInfoPtr cip)					PICO_CALL(HelpCmd);$/;"	v
Hibernate	AUH/AUH.c	/^void Hibernate() {$/;"	f
IEVCWrapper	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { short entry[5]; ievfptr cf; short exit[3]; } IEVCWrapper;$/;"	t	typeref:struct:__anon64
IEVDisableAll	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	91;"	d
IEVEnableAll	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	90;"	d
IEVInsertAsmFunct	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^												BIOS_CALL(IEVInsertAsmFunct);$/;"	v
IEVInsertCFunct	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^												BIOS_CALL(IEVInsertCFunct);$/;"	v
IEVRestoreSavedSR	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	89;"	d
IEVStack	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { ushort sr; ulong pc; ushort fmtvct; ulong info[4]; } IEVStack;$/;"	t	typeref:struct:__anon63
IEV_C_FUNCT	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	109;"	d
IEV_C_FUNCT	AUH/AUH.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_FUNCT	CSACCom/CSACComTest.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_FUNCT	CSACCom/CSACComTest.c	/^IEV_C_FUNCT(TimingRuptHandler) {$/;"	f
IEV_C_FUNCT	LARA/LARA.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_FUNCT	MPC/ADS/ADS.c	/^IEV_C_FUNCT($/;"	f
IEV_C_FUNCT	MPC/ADS/ADS.c	/^IEV_C_FUNCT(ADTimingRuptHandler) \/\/ implied (IEVStack *ievstack:__a0) parameter$/;"	f
IEV_C_FUNCT	RAOS/RAOB/RAOSBottom1.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_FUNCT	RAOS/RAOT/RAOSTop3.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_FUNCT	SG/s.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_FUNCT	links/ADS.c	/^IEV_C_FUNCT($/;"	f
IEV_C_FUNCT	links/ADS.c	/^IEV_C_FUNCT(ADTimingRuptHandler) \/\/ implied (IEVStack *ievstack:__a0) parameter$/;"	f
IEV_C_FUNCT	links/LARA.c	/^IEV_C_FUNCT(ExtFinishPulseRuptHandler) {$/;"	f
IEV_C_PROTO	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	105;"	d
IEV_DISABLE	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	432;"	d
IEV_ENABLE	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	434;"	d
IEV_MASK_ALL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	431;"	d
IEV_MASK_NONE	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	433;"	d
INFINITY	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	55;"	d
INITIAL_BATTERY_CAPACITY	CTDCom/PLATFORM.h	79;"	d
INITIAL_BATTERY_CAPACITY	LARA/PLATFORM.h	120;"	d
INITIAL_BATTERY_CAPACITY	RAOS/RAOB/PLATFORM.h	88;"	d
INITIAL_BATTERY_CAPACITY	RAOS/RAOT/PLATFORM.h	83;"	d
INITIAL_BATTERY_CAPACITY	SG/PLATFORM.h	85;"	d
INITIAL_BATTERY_CAPACITY	links/PLATFORM.h	120;"	d
INT_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	12;"	d
INT_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	13;"	d
IRDGPSCOM	MPC/TUPORT/TUPort.h	8;"	d
IRDGPSPWR	MPC/TUPORT/TUPort.h	7;"	d
IRDGPSRX	MPC/TUPORT/TUPort.h	9;"	d
IRDGPSTX	MPC/TUPORT/TUPort.h	10;"	d
IRID	MPC/GPSIRID/GPSIRID.c	/^IridiumParameters IRID;$/;"	v
IRID	links/GPSIRID.c	/^IridiumParameters IRID;$/;"	v
IRIDBAUD	MPC/GPSIRID/GPSIRID.h	39;"	d
IRIDBAUD	MPC/TUPORT/TUPort.h	25;"	d
IRIDBAUD	links/GPSIRID.h	39;"	d
IRIDFileHandle	MPC/GPSIRID/GPSIRID.c	/^static int IRIDFileHandle;$/;"	v	file:
IRIDFileHandle	links/GPSIRID.c	/^static int IRIDFileHandle;$/;"	v	file:
IRIDFilename	MPC/GPSIRID/GPSIRID.c	/^static char IRIDFilename[sizeof "c:00000000.dat"];$/;"	v	file:
IRIDFilename	links/GPSIRID.c	/^static char IRIDFilename[sizeof "c:00000000.dat"];$/;"	v	file:
IRIDGPS	MPC/GPSIRID/GPSIRID.c	/^short IRIDGPS(bool reboot) {$/;"	f
IRIDGPS	links/GPSIRID.c	/^short IRIDGPS(bool reboot) {$/;"	f
IRIDGPSCOM	MPC/GPSIRID/GPSIRID.h	43;"	d
IRIDGPSCOM	links/GPSIRID.h	43;"	d
IRIDGPSPWR	MPC/GPSIRID/GPSIRID.h	42;"	d
IRIDGPSPWR	links/GPSIRID.h	42;"	d
IRIDGPSPort	MPC/GPSIRID/GPSIRID.c	/^TUPort *IRIDGPSPort;$/;"	v
IRIDGPSPort	bench/passthru/main.c	/^TUPort *IRIDGPSPort;              \/\/ IRID GPS port$/;"	v
IRIDGPSPort	links/GPSIRID.c	/^TUPort *IRIDGPSPort;$/;"	v
IRIDGPSRX	MPC/GPSIRID/GPSIRID.h	44;"	d
IRIDGPSRX	links/GPSIRID.h	44;"	d
IRIDGPSTX	MPC/GPSIRID/GPSIRID.h	45;"	d
IRIDGPSTX	links/GPSIRID.h	45;"	d
IRIDGPS_RX	MPC/GPSIRID/GPSIRID.c	/^short IRIDGPS_RX, IRIDGPS_TX;$/;"	v
IRIDGPS_RX	links/GPSIRID.c	/^short IRIDGPS_RX, IRIDGPS_TX;$/;"	v
IRIDGPS_TX	MPC/GPSIRID/GPSIRID.c	/^short IRIDGPS_RX, IRIDGPS_TX;$/;"	v
IRIDGPS_TX	links/GPSIRID.c	/^short IRIDGPS_RX, IRIDGPS_TX;$/;"	v
IRIDIUM	LARA/PLATFORM.h	44;"	d
IRIDIUM	RAOS/RAOT/PLATFORM.h	15;"	d
IRIDIUM	links/PLATFORM.h	44;"	d
IRIDPHONE_DEFAULT	MPC/MPC3.3/Settings.h	108;"	d
IRIDPHONE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	91;"	d
IRIDPHONE_DEFAULT	links/Settings.h	91;"	d
IRIDPHONE_DESC	MPC/MPC3.3/Settings.h	109;"	d
IRIDPHONE_DESC	MPC/MPC_SETTINGS/Settings.h	92;"	d
IRIDPHONE_DESC	links/Settings.h	92;"	d
IRIDPHONE_NAME	MPC/MPC3.3/Settings.h	107;"	d
IRIDPHONE_NAME	MPC/MPC_SETTINGS/Settings.h	90;"	d
IRIDPHONE_NAME	links/Settings.h	90;"	d
IRIDREST_DEFAULT	MPC/MPC3.3/Settings.h	138;"	d
IRIDREST_DEFAULT	MPC/MPC_SETTINGS/Settings.h	113;"	d
IRIDREST_DEFAULT	links/Settings.h	113;"	d
IRIDREST_DESC	MPC/MPC3.3/Settings.h	139;"	d
IRIDREST_DESC	MPC/MPC_SETTINGS/Settings.h	114;"	d
IRIDREST_DESC	links/Settings.h	114;"	d
IRIDREST_NAME	MPC/MPC3.3/Settings.h	137;"	d
IRIDREST_NAME	MPC/MPC_SETTINGS/Settings.h	112;"	d
IRIDREST_NAME	links/Settings.h	112;"	d
IRIDSettings	MPC/MPC3.3/Settings.c	/^Settings IRIDSettings[] = {ANTSW_NAME,$/;"	v
IRIDSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings IRIDSettings[] = {ANTSW_NAME,$/;"	v
IRIDSettings	links/Settings.c	/^Settings IRIDSettings[] = {ANTSW_NAME,$/;"	v
IRIDStatus	MPC/GPSIRID/GPSIRID.c	/^static short IRIDStatus;$/;"	v	file:
IRIDStatus	links/GPSIRID.c	/^static short IRIDStatus;$/;"	v	file:
IRIDWarm	MPC/GPSIRID/GPSIRID.c	/^short IRIDWarm = 27;  \/\/ Irid Modem warm-up. 45 IS NORMAL, 1 FOR TESTING \/\/\/$/;"	v
IRIDWarm	links/GPSIRID.c	/^short IRIDWarm = 27;  \/\/ Irid Modem warm-up. 45 IS NORMAL, 1 FOR TESTING \/\/\/$/;"	v
IRQ2	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, IRQ2	= 41	\/\/ Interrupt Request 2	I\/O		GPIO\/IRQ	10K	IB+	I+$/;"	e	enum:__anon57
IRQ2	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, IRQ2	= 41	\/\/ Interrupt Request 2	I\/O		GPIO\/IRQ	10K	IB+	I+$/;"	e	enum:__anon99
IRQ2_ISR	LARA/LARA.c	/^static void IRQ2_ISR(void) {$/;"	f	file:
IRQ2_ISR	RAOS/RAOB/RAOSBottom1.c	/^static void IRQ2_ISR(void) {$/;"	f	file:
IRQ2_ISR	SG/Seaglider.c	/^static void IRQ2_ISR(void) {$/;"	f	file:
IRQ2_ISR	SG/s.c	/^static void IRQ2_ISR(void) {$/;"	f	file:
IRQ2_ISR	links/LARA.c	/^static void IRQ2_ISR(void) {$/;"	f	file:
IRQ3RXX	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, IRQ3RXX= 50	\/\/ IRQ\/CMOS RXX	Sense	in		GPIO\/UART		IB?	I+$/;"	e	enum:__anon57
IRQ3RXX	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, IRQ3RXX= 50	\/\/ IRQ\/CMOS RXX	Sense	in		GPIO\/UART		IB?	I+$/;"	e	enum:__anon99
IRQ3_ISR	LARA/LARA.c	/^static void IRQ3_ISR(void) {$/;"	f	file:
IRQ3_ISR	MPC/AMODEM/AModem.c	/^static void IRQ3_ISR(void) {$/;"	f	file:
IRQ3_ISR	RAOS/RAOB/RAOSBottom1.c	/^static void IRQ3_ISR(void) {$/;"	f	file:
IRQ3_ISR	RAOS/RAOT/RAOSTop3.c	/^static void IRQ3_ISR(void) {$/;"	f	file:
IRQ3_ISR	links/LARA.c	/^static void IRQ3_ISR(void) {$/;"	f	file:
IRQ4RXD	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, IRQ4RXD= 45	\/\/ IRQ\/CMOS RxD	Sense	In		GPIO\/UART		IB?	I+$/;"	e	enum:__anon57
IRQ4RXD	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, IRQ4RXD= 45	\/\/ IRQ\/CMOS RxD	Sense	In		GPIO\/UART		IB?	I+$/;"	e	enum:__anon99
IRQ4_ISR	AUH/AUH.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ4_ISR	LARA/LARA.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ4_ISR	RAOS/RAOB/RAOSBottom1.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ4_ISR	RAOS/RAOT/RAOSTop3.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ4_ISR	SG/Seaglider.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ4_ISR	SG/s.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ4_ISR	links/LARA.c	/^static void IRQ4_ISR(void) {$/;"	f	file:
IRQ5	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, IRQ5	= 39	\/\/ Interrupt Request 5	I\/O		GPIO\/IRQ	10K	IB+	I+$/;"	e	enum:__anon57
IRQ5	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, IRQ5	= 39	\/\/ Interrupt Request 5	I\/O		GPIO\/IRQ	10K	IB+	I+$/;"	e	enum:__anon99
IRQ5_ISR	AUH/AUH.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	LARA/LARA.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	MPC/MPC3.3/Settings.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	MPC/MPC_SETTINGS/Settings.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	RAOS/RAOB/RAOSBottom1.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	RAOS/RAOT/RAOSTop3.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	SG/Seaglider.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	SG/s.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	links/LARA.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ5_ISR	links/Settings.c	/^static void IRQ5_ISR(void) {$/;"	f	file:
IRQ7	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, IRQ7	= 40	\/\/ Interrupt Request 7	I\/O		GPIO\/IRQ	10K	IB+	I+$/;"	e	enum:__anon57
IRQ7	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, IRQ7	= 40	\/\/ Interrupt Request 7	I\/O		GPIO\/IRQ	10K	IB+	I+$/;"	e	enum:__anon99
IfCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*IfCmd(CmdInfoPtr cip)						PICO_CALL(IfCmd);$/;"	v
Incoming_Data	AUH/AUH.c	/^void Incoming_Data() {$/;"	f
Incoming_Data	LARA/LARA.c	/^int Incoming_Data() {$/;"	f
Incoming_Data	RAOS/RAOB/RAOSBottom1.c	/^void Incoming_Data(void) {$/;"	f
Incoming_Data	RAOS/RAOT/RAOSTop3.c	/^void Incoming_Data(void) {$/;"	f
Incoming_Data	SG/Seaglider.c	/^void Incoming_Data(void) {$/;"	f
Incoming_Data	SG/s.c	/^int Incoming_Data(void) {$/;"	f
Incoming_Data	links/LARA.c	/^int Incoming_Data() {$/;"	f
Incoming_Data_AModem	RAOS/RAOB/RAOSBottom1.c	/^void Incoming_Data_AModem() {$/;"	f
IncrementDetections	SG/s.c	/^void IncrementDetections(int detections) { TotalDetections += detections; }$/;"	f
InduceHibernation	RAOS/RAOB/RAOSBottom1.c	/^void InduceHibernation() {$/;"	f
InduceHibernation	RAOS/RAOT/RAOSTop3.c	/^void InduceHibernation() {$/;"	f
InitModem	MPC/GPSIRID/GPSIRID.c	/^bool InitModem(int status) {$/;"	f
InitModem	links/GPSIRID.c	/^bool InitModem(int status) {$/;"	f
Initflog	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^void	Initflog(char *fname, uchar flags)			PICO_CALL(Initflog);$/;"	v
InitializeAUH	AUH/AUH.c	/^void InitializeAUH(ulong *PwrOn) {$/;"	f
InitializeLARA	LARA/LARA.c	/^void InitializeLARA(ulong *PwrOn) {$/;"	f
InitializeLARA	links/LARA.c	/^void InitializeLARA(ulong *PwrOn) {$/;"	f
InitializeRAOS	RAOS/RAOB/RAOSBottom1.c	/^void InitializeRAOS(ulong *PwrOn) {$/;"	f
InitializeRAOS	RAOS/RAOT/RAOSTop3.c	/^void InitializeRAOS(ulong *PwrOn) {$/;"	f
InitializeSG	SG/Seaglider.c	/^void InitializeSG() {$/;"	f
InstallCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*InstallCmd(CmdInfoPtr cip)					PICO_CALL(InstallCmd);$/;"	v
IridiumCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable IridiumCmdTable[] =$/;"	v
IridiumCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable IridiumCmdTable[] =$/;"	v
IridiumCmdTable	links/Settings.c	/^CmdTable IridiumCmdTable[] =$/;"	v
IridiumParameters	MPC/GPSIRID/GPSIRID.h	/^} IridiumParameters;$/;"	t	typeref:struct:__anon15
IridiumParameters	links/GPSIRID.h	/^} IridiumParameters;$/;"	t	typeref:struct:__anon4
Irq2RxISR	bench/passthru/main.c	/^static void Irq2RxISR(void) {$/;"	f	file:
Irq5RxISR	bench/passthru/main.c	/^static void Irq5RxISR(void) {$/;"	f	file:
KB_SIZE	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	88;"	d
LARA	LARA/LARA.c	/^SystemStatus LARA;$/;"	v
LARA	links/LARA.c	/^SystemStatus LARA;$/;"	v
LARA_Recovery	LARA/LARA.c	/^void LARA_Recovery() {} \/\/____ LARA_Recovery() ____\/\/$/;"	f
LARA_Recovery	links/LARA.c	/^void LARA_Recovery() {} \/\/____ LARA_Recovery() ____\/\/$/;"	f
LAST_CLUSTER_12_BIT	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	109;"	d
LAST_CLUSTER_16_BIT	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	110;"	d
LAST_CLUSTER_32_BIT	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	111;"	d
LAT	MPC/MPC3.3/MPC_Global.h	/^  char LAT[17];      \/\/ 45:67.8900 North$/;"	m	struct:__anon16
LAT	MPC/MPC_Global/MPC_Global.h	/^  char LAT[17];      \/\/ 45:67.8900 North$/;"	m	struct:__anon19
LAT	links/MPC_Global.h	/^  char LAT[17];      \/\/ 45:67.8900 North$/;"	m	struct:__anon5
LATITUDE_DEFAULT	MPC/MPC3.3/Settings.h	43;"	d
LATITUDE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	37;"	d
LATITUDE_DEFAULT	links/Settings.h	37;"	d
LATITUDE_DESC	MPC/MPC3.3/Settings.h	44;"	d
LATITUDE_DESC	MPC/MPC_SETTINGS/Settings.h	38;"	d
LATITUDE_DESC	links/Settings.h	38;"	d
LATITUDE_NAME	MPC/MPC3.3/Settings.h	42;"	d
LATITUDE_NAME	MPC/MPC_SETTINGS/Settings.h	36;"	d
LATITUDE_NAME	links/Settings.h	36;"	d
LBP	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} LongBit, *LBP;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon87
LC_ALL	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	17;"	d
LC_COLLATE	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	11;"	d
LC_CTYPE	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	12;"	d
LC_FIRST	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	10;"	d
LC_LAST	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	18;"	d
LC_MESSAGES	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	16;"	d
LC_MONETARY	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	13;"	d
LC_NUMERIC	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	14;"	d
LC_TIME	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	15;"	d
LEDGetState	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^ushort	LEDGetState(ushort lrLED)					BIOS_CALL(LEDGetState);$/;"	v
LEDInit	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	LEDInit(void)								BIOS_CALL(LEDInit);$/;"	v
LEDOrbit	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	LEDOrbit(bool ccw)							BIOS_CALL(LEDOrbit);$/;"	v
LEDSetState	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	LEDSetState(ushort lrLED, ushort state)		BIOS_CALL(LEDSetState);$/;"	v
LEDToggleRG	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	LEDToggleRG(ushort lrLED)					BIOS_CALL(LEDToggleRG);$/;"	v
LEDToggleRGOff	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	LEDToggleRGOff(ushort lrLED)				BIOS_CALL(LEDToggleRGOff);$/;"	v
LEDbus	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^enum { LEDoff, LEDred, LEDgreen, LEDbus };$/;"	e	enum:__anon125
LEDgreen	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^enum { LEDoff, LEDred, LEDgreen, LEDbus };$/;"	e	enum:__anon125
LEDleft	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^enum { LEDleft, LEDright };$/;"	e	enum:__anon124
LEDoff	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^enum { LEDoff, LEDred, LEDgreen, LEDbus };$/;"	e	enum:__anon125
LEDred	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^enum { LEDoff, LEDred, LEDgreen, LEDbus };$/;"	e	enum:__anon125
LEDright	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^enum { LEDleft, LEDright };$/;"	e	enum:__anon124
LOGFILE	MPC/MPC3.3/MPC_Global.h	/^  char LOGFILE[13]; \/\/ File Name: activity.log$/;"	m	struct:__anon16
LOGFILE	MPC/MPC_Global/MPC_Global.h	/^  char LOGFILE[13]; \/\/ File Name: activity.log$/;"	m	struct:__anon19
LOGFILE	links/MPC_Global.h	/^  char LOGFILE[13]; \/\/ File Name: activity.log$/;"	m	struct:__anon5
LOGFILE_DEFAULT	MPC/MPC3.3/Settings.h	75;"	d
LOGFILE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	62;"	d
LOGFILE_DEFAULT	links/Settings.h	62;"	d
LOGFILE_DESC	MPC/MPC3.3/Settings.h	76;"	d
LOGFILE_DESC	MPC/MPC_SETTINGS/Settings.h	63;"	d
LOGFILE_DESC	links/Settings.h	63;"	d
LOGFILE_NAME	MPC/MPC3.3/Settings.h	74;"	d
LOGFILE_NAME	MPC/MPC_SETTINGS/Settings.h	61;"	d
LOGFILE_NAME	links/Settings.h	61;"	d
LOGTOCON	RAOS/RAOB/RAOSBottom1.c	/^short LOGTOCON = 1;$/;"	v
LOGTOCON	RAOS/RAOT/RAOSTop3.c	/^short LOGTOCON = 1; \/\/ Log activity to a logfile. flogf can be used.$/;"	v
LONG	MPC/MPC3.3/MPC_Global.h	/^  char LONG[17];     \/\/ 123:45.67 West$/;"	m	struct:__anon16
LONG	MPC/MPC_Global/MPC_Global.h	/^  char LONG[17];     \/\/ 123:45.67 West$/;"	m	struct:__anon19
LONG	links/MPC_Global.h	/^  char LONG[17];     \/\/ 123:45.67 West$/;"	m	struct:__anon5
LONGITUDE_DEFAULT	MPC/MPC3.3/Settings.h	37;"	d
LONGITUDE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	31;"	d
LONGITUDE_DEFAULT	links/Settings.h	31;"	d
LONGITUDE_DESC	MPC/MPC3.3/Settings.h	38;"	d
LONGITUDE_DESC	MPC/MPC_SETTINGS/Settings.h	32;"	d
LONGITUDE_DESC	links/Settings.h	32;"	d
LONGITUDE_NAME	MPC/MPC3.3/Settings.h	36;"	d
LONGITUDE_NAME	MPC/MPC_SETTINGS/Settings.h	30;"	d
LONGITUDE_NAME	links/Settings.h	30;"	d
LONG_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	14;"	d
LONG_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	15;"	d
LOWPOWER	LARA/PLATFORM.h	/^  bool LOWPOWER;$/;"	m	struct:__anon1
LOWPOWER	links/PLATFORM.h	/^  bool LOWPOWER;$/;"	m	struct:__anon7
LPStop	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^void	LPStop(void)								PICO_CALL(LPStop);$/;"	v
LPStopCSE	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^void	LPStopCSE(uchar csebits)					PICO_CALL(LPStopCSE);$/;"	v
LR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		LR;			\/\/ $YFFE22	Link Register [S]$/;"	m	struct:__anon42
LRTC	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	LRTC	= 0xF	\/\/*REQ*	39	Local Real Time Clock for CF2$/;"	e	enum:__anon112
L_tmpnam	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	14;"	d
LabelCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*LabelCmd(CmdInfoPtr cip)					PICO_CALL(LabelCmd);$/;"	v
LoadMxCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*LoadMxCmd(CmdInfoPtr cip)					PICO_CALL(LoadMxCmd);$/;"	v
LoadSRecCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*LoadSRecCmd(CmdInfoPtr cip)				PICO_CALL(LoadSRecCmd);$/;"	v
Lock	bench/capture/laraSer.py	/^from threading import Lock$/;"	i
Lock	bench/emul/laraSer.py	/^from threading import Lock$/;"	i
Lock	bench/emul/shared.py	/^from threading import Lock$/;"	i
LogFile	bench/passthru/cfxmain.c	/^char *LogFile = {"activity.log"};            \/\/Activity Log$/;"	v
LogFile	bench/passthru/main.c	/^char *LogFile = {"activity.log"}; \/\/ Activity Log$/;"	v
LogPicoCommands	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^enum { EchoToConsole = 0x01, LogPicoCommands = 0x10, DontOpenClose = 0x20 };$/;"	e	enum:__anon59
Log_Time	SG/Seaglider.c	/^void Log_Time(float depth) {$/;"	f
LongBit	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} LongBit, *LBP;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon87
LongBitClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	835;"	d
LongBitSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	834;"	d
LongBitTest	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	836;"	d
LoopDelay100us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay100us;		\/\/ plug into LoopModeDelay() for 100 us delay$/;"	m	struct:__anon73
LoopDelay10us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay10us;		\/\/ plug into LoopModeDelay() for 10 us delay$/;"	m	struct:__anon73
LoopDelay1ms	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay1ms;		\/\/ plug into LoopModeDelay() for 1 ms delay$/;"	m	struct:__anon73
LoopDelay1us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay1us;		\/\/ plug into LoopModeDelay() for 1 us delay$/;"	m	struct:__anon73
LoopDelay200us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay200us;		\/\/ plug into LoopModeDelay() for 200 us delay$/;"	m	struct:__anon73
LoopDelay20us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay20us;		\/\/ plug into LoopModeDelay() for 20 us delay$/;"	m	struct:__anon73
LoopDelay2us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay2us;		\/\/ plug into LoopModeDelay() for 2 us delay$/;"	m	struct:__anon73
LoopDelay500us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay500us;		\/\/ plug into LoopModeDelay() for 500 us delay$/;"	m	struct:__anon73
LoopDelay50us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay50us;		\/\/ plug into LoopModeDelay() for 50 us delay$/;"	m	struct:__anon73
LoopDelay5us	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	LoopDelay5us;		\/\/ plug into LoopModeDelay() for 5 us delay$/;"	m	struct:__anon73
LostConnect	MPC/GPSIRID/GPSIRID.c	/^bool LostConnect = false;$/;"	v
LostConnect	links/GPSIRID.c	/^bool LostConnect = false;$/;"	v
LowPowerDelay	CSACCom/CSACComTest.c	/^void LowPowerDelay(ulong nDelay) {$/;"	f
MAGIC_RESUME_KEY_HI	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	53;"	d
MAGIC_RESUME_KEY_LO	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	54;"	d
MAGIC_RESUME_RAM	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	69;"	d
MAGIC_RESUME_RAM	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	89;"	d
MAX3222	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { MAX3222 = 1, MAX3223 };			\/\/ driver chip ID$/;"	e	enum:ResetResume::__anon82
MAX3223	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { MAX3222 = 1, MAX3223 };			\/\/ driver chip ID$/;"	e	enum:ResetResume::__anon82
MAXCALLS	MPC/GPSIRID/GPSIRID.h	/^  short MAXCALLS; \/\/ Maximum Iridium calls per session$/;"	m	struct:__anon15
MAXCALLS	links/GPSIRID.h	/^  short MAXCALLS; \/\/ Maximum Iridium calls per session$/;"	m	struct:__anon4
MAXCALLS_DEFAULT	MPC/MPC3.3/Settings.h	150;"	d
MAXCALLS_DEFAULT	MPC/MPC_SETTINGS/Settings.h	122;"	d
MAXCALLS_DEFAULT	links/Settings.h	122;"	d
MAXCALLS_DESC	MPC/MPC3.3/Settings.h	151;"	d
MAXCALLS_DESC	MPC/MPC_SETTINGS/Settings.h	123;"	d
MAXCALLS_DESC	links/Settings.h	123;"	d
MAXCALLS_NAME	MPC/MPC3.3/Settings.h	149;"	d
MAXCALLS_NAME	MPC/MPC_SETTINGS/Settings.h	121;"	d
MAXCALLS_NAME	links/Settings.h	121;"	d
MAXUPL	MPC/AMODEM/AModem.h	/^  short MAXUPL;  \/\/ in bytes, 10000? 20000?$/;"	m	struct:__anon13
MAXUPL	MPC/GPSIRID/GPSIRID.h	/^  short MAXUPL;   \/\/ Max upload try per call$/;"	m	struct:__anon15
MAXUPL	links/GPSIRID.h	/^  short MAXUPL;   \/\/ Max upload try per call$/;"	m	struct:__anon4
MAXUPLOAD_DEFAULT	MPC/MPC3.3/Settings.h	126;"	d
MAXUPLOAD_DEFAULT	MPC/MPC_SETTINGS/Settings.h	104;"	d
MAXUPLOAD_DEFAULT	links/Settings.h	104;"	d
MAXUPLOAD_DESC	MPC/MPC3.3/Settings.h	127;"	d
MAXUPLOAD_DESC	MPC/MPC_SETTINGS/Settings.h	105;"	d
MAXUPLOAD_DESC	links/Settings.h	105;"	d
MAXUPLOAD_NAME	MPC/MPC3.3/Settings.h	125;"	d
MAXUPLOAD_NAME	MPC/MPC_SETTINGS/Settings.h	103;"	d
MAXUPLOAD_NAME	links/Settings.h	103;"	d
MAX_BLOCK_SIZE	AUH/PLATFORM.h	77;"	d
MAX_BLOCK_SIZE	CTDCom/PLATFORM.h	30;"	d
MAX_BLOCK_SIZE	LARA/PLATFORM.h	60;"	d
MAX_BLOCK_SIZE	RAOS/RAOB/PLATFORM.h	28;"	d
MAX_BLOCK_SIZE	RAOS/RAOT/PLATFORM.h	28;"	d
MAX_BLOCK_SIZE	SG/PLATFORM.h	51;"	d
MAX_BLOCK_SIZE	links/PLATFORM.h	60;"	d
MAX_CLUSTER_COUNT_12_BIT	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	112;"	d
MAX_CLUSTER_COUNT_16_BIT	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	113;"	d
MAX_DATAX_INTERVAL	AUH/PLATFORM.h	79;"	d
MAX_DATAX_INTERVAL	CTDCom/PLATFORM.h	32;"	d
MAX_DATAX_INTERVAL	LARA/PLATFORM.h	62;"	d
MAX_DATAX_INTERVAL	RAOS/RAOB/PLATFORM.h	30;"	d
MAX_DATAX_INTERVAL	RAOS/RAOT/PLATFORM.h	30;"	d
MAX_DATAX_INTERVAL	SG/PLATFORM.h	53;"	d
MAX_DATAX_INTERVAL	links/PLATFORM.h	62;"	d
MAX_DETECTIONS	AUH/PLATFORM.h	67;"	d
MAX_DETECTIONS	CTDCom/PLATFORM.h	38;"	d
MAX_DETECTIONS	LARA/PLATFORM.h	68;"	d
MAX_DETECTIONS	RAOS/RAOB/PLATFORM.h	36;"	d
MAX_DETECTIONS	RAOS/RAOT/PLATFORM.h	36;"	d
MAX_DETECTIONS	SG/PLATFORM.h	64;"	d
MAX_DETECTIONS	SG/s.c	93;"	d	file:
MAX_DETECTIONS	links/PLATFORM.h	68;"	d
MAX_DETECTION_INTERVAL	AUH/PLATFORM.h	76;"	d
MAX_DETECTION_INTERVAL	CTDCom/PLATFORM.h	29;"	d
MAX_DETECTION_INTERVAL	LARA/PLATFORM.h	59;"	d
MAX_DETECTION_INTERVAL	RAOS/RAOB/PLATFORM.h	27;"	d
MAX_DETECTION_INTERVAL	RAOS/RAOT/PLATFORM.h	27;"	d
MAX_DETECTION_INTERVAL	SG/PLATFORM.h	50;"	d
MAX_DETECTION_INTERVAL	SG/s.c	91;"	d	file:
MAX_DETECTION_INTERVAL	links/PLATFORM.h	59;"	d
MAX_DUTYCYCLE	AUH/PLATFORM.h	68;"	d
MAX_DUTYCYCLE	CTDCom/PLATFORM.h	40;"	d
MAX_DUTYCYCLE	LARA/PLATFORM.h	70;"	d
MAX_DUTYCYCLE	RAOS/RAOB/PLATFORM.h	38;"	d
MAX_DUTYCYCLE	RAOS/RAOT/PLATFORM.h	38;"	d
MAX_DUTYCYCLE	SG/PLATFORM.h	66;"	d
MAX_DUTYCYCLE	links/PLATFORM.h	70;"	d
MAX_GPS_CHANGE	AUH/PLATFORM.h	72;"	d
MAX_GPS_CHANGE	LARA/PLATFORM.h	55;"	d
MAX_GPS_CHANGE	links/PLATFORM.h	55;"	d
MAX_PIT_CHORES	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	66;"	d
MAX_PWR_CHG_CHORES	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	78;"	d
MAX_RESENDS	MPC/AMODEM/AModem.h	26;"	d
MAX_RESENT	MPC/GPSIRID/GPSIRID.c	57;"	d	file:
MAX_RESENT	links/GPSIRID.c	57;"	d	file:
MAX_RTC_CHORES	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	603;"	d
MAX_STARTUPS	AUH/PLATFORM.h	74;"	d
MAX_STARTUPS	CTDCom/PLATFORM.h	27;"	d
MAX_STARTUPS	LARA/PLATFORM.h	57;"	d
MAX_STARTUPS	RAOS/RAOB/PLATFORM.h	25;"	d
MAX_STARTUPS	RAOS/RAOT/PLATFORM.h	25;"	d
MAX_STARTUPS	SG/PLATFORM.h	48;"	d
MAX_STARTUPS	links/PLATFORM.h	57;"	d
MAX_TMG_CHG_CHORES	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	777;"	d
MAX_UPLOAD	AUH/PLATFORM.h	73;"	d
MAX_UPLOAD	CTDCom/PLATFORM.h	26;"	d
MAX_UPLOAD	LARA/PLATFORM.h	56;"	d
MAX_UPLOAD	RAOS/RAOB/PLATFORM.h	24;"	d
MAX_UPLOAD	RAOS/RAOT/PLATFORM.h	24;"	d
MAX_UPLOAD	SG/PLATFORM.h	47;"	d
MAX_UPLOAD	SG/s.c	94;"	d	file:
MAX_UPLOAD	links/PLATFORM.h	56;"	d
MBR_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	140;"	d
MBR_MAX_PARTS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1207;"	d
MB_CUR_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	14;"	d
MB_LEN_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	25;"	d
MB_SIZE	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	89;"	d
MC2CNT	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC2CNT;		\/\/ $YFF412 MCSM2 Counter Register $/;"	m	struct:__anon46
MC2ML	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC2ML;		\/\/ $YFF414 MCSM2 Modulus Latch $/;"	m	struct:__anon46
MC2SICR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC2SICR;	\/\/ $YFF410 MCSM2 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
MC30CNT	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC30CNT;	\/\/ $YFF4F2 MCSM30 Counter Register $/;"	m	struct:__anon46
MC30ML	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC30ML;		\/\/ $YFF4F4 MCSM30 Modulus Latch $/;"	m	struct:__anon46
MC30SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC30SIC;	\/\/ $YFF4F0 MCSM30 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
MC31CNT	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC31CNT;	\/\/ $YFF4FA MCSM31 Counter Register $/;"	m	struct:__anon46
MC31ML	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC31ML;		\/\/ $YFF4FC MCSM31 Modulus Latch $/;"	m	struct:__anon46
MC31SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		MC31SIC;	\/\/ $YFF4F8 MCSM31 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
MCSM2	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum 	{ MCSM2 = 2, MCSM30 = 30, MCSM31 = 31 } ModulusCounterID;$/;"	e	enum:__anon47
MCSM30	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum 	{ MCSM2 = 2, MCSM30 = 30, MCSM31 = 31 } ModulusCounterID;$/;"	e	enum:__anon47
MCSM31	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum 	{ MCSM2 = 2, MCSM30 = 30, MCSM31 = 31 } ModulusCounterID;$/;"	e	enum:__anon47
MINIMUM_BATTERY_CAPACITY	CTDCom/PLATFORM.h	80;"	d
MINIMUM_BATTERY_CAPACITY	LARA/PLATFORM.h	121;"	d
MINIMUM_BATTERY_CAPACITY	RAOS/RAOB/PLATFORM.h	89;"	d
MINIMUM_BATTERY_CAPACITY	RAOS/RAOT/PLATFORM.h	84;"	d
MINIMUM_BATTERY_CAPACITY	SG/PLATFORM.h	86;"	d
MINIMUM_BATTERY_CAPACITY	links/PLATFORM.h	121;"	d
MINSIGQ	MPC/GPSIRID/GPSIRID.h	/^  short MINSIGQ;  \/\/ Min Irid signal quality to proceed$/;"	m	struct:__anon15
MINSIGQ	links/GPSIRID.h	/^  short MINSIGQ;  \/\/ Min Irid signal quality to proceed$/;"	m	struct:__anon4
MINSIGQ_DEFAULT	MPC/MPC3.3/Settings.h	114;"	d
MINSIGQ_DEFAULT	MPC/MPC_SETTINGS/Settings.h	96;"	d
MINSIGQ_DEFAULT	links/Settings.h	96;"	d
MINSIGQ_DESC	MPC/MPC3.3/Settings.h	115;"	d
MINSIGQ_DESC	MPC/MPC_SETTINGS/Settings.h	97;"	d
MINSIGQ_DESC	links/Settings.h	97;"	d
MINSIGQ_NAME	MPC/MPC3.3/Settings.h	113;"	d
MINSIGQ_NAME	MPC/MPC_SETTINGS/Settings.h	95;"	d
MINSIGQ_NAME	links/Settings.h	95;"	d
MINSYSVOLT_DEFAULT	MPC/MPC3.3/Settings.h	101;"	d
MINSYSVOLT_DEFAULT	MPC/MPC_SETTINGS/Settings.h	85;"	d
MINSYSVOLT_DEFAULT	links/Settings.h	85;"	d
MINSYSVOLT_DESC	MPC/MPC3.3/Settings.h	102;"	d
MINSYSVOLT_DESC	MPC/MPC_SETTINGS/Settings.h	86;"	d
MINSYSVOLT_DESC	links/Settings.h	86;"	d
MINSYSVOLT_NAME	MPC/MPC3.3/Settings.h	100;"	d
MINSYSVOLT_NAME	MPC/MPC_SETTINGS/Settings.h	84;"	d
MINSYSVOLT_NAME	links/Settings.h	84;"	d
MINVOLT	MPC/ADS/ADS.h	/^  char MINVOLT[6]; \/\/-v %.2f  minimum system voltage$/;"	m	struct:__anon12
MINVOLT	SeagliderCom/cfxmain.c	/^short DETMAX, DETINT, PWRONDEPTH, PWROFFDEP, WGAIN, MINVOLT;$/;"	v
MINVOLT	links/ADS.h	/^  char MINVOLT[6]; \/\/-v %.2f  minimum system voltage$/;"	m	struct:__anon2
MIN_BATTERY_VOLTAGE	CTDCom/PLATFORM.h	77;"	d
MIN_BATTERY_VOLTAGE	LARA/PLATFORM.h	118;"	d
MIN_BATTERY_VOLTAGE	RAOS/RAOB/PLATFORM.h	86;"	d
MIN_BATTERY_VOLTAGE	RAOS/RAOT/PLATFORM.h	81;"	d
MIN_BATTERY_VOLTAGE	SG/PLATFORM.h	83;"	d
MIN_BATTERY_VOLTAGE	SG/s.c	92;"	d	file:
MIN_BATTERY_VOLTAGE	links/PLATFORM.h	118;"	d
MIN_DATAX_INTERVAL	AUH/PLATFORM.h	78;"	d
MIN_DATAX_INTERVAL	CTDCom/PLATFORM.h	31;"	d
MIN_DATAX_INTERVAL	LARA/PLATFORM.h	61;"	d
MIN_DATAX_INTERVAL	RAOS/RAOB/PLATFORM.h	29;"	d
MIN_DATAX_INTERVAL	RAOS/RAOT/PLATFORM.h	29;"	d
MIN_DATAX_INTERVAL	SG/PLATFORM.h	52;"	d
MIN_DATAX_INTERVAL	links/PLATFORM.h	61;"	d
MIN_DETECTION_INTERVAL	AUH/PLATFORM.h	75;"	d
MIN_DETECTION_INTERVAL	CTDCom/PLATFORM.h	28;"	d
MIN_DETECTION_INTERVAL	LARA/PLATFORM.h	58;"	d
MIN_DETECTION_INTERVAL	RAOS/RAOB/PLATFORM.h	26;"	d
MIN_DETECTION_INTERVAL	RAOS/RAOT/PLATFORM.h	26;"	d
MIN_DETECTION_INTERVAL	SG/PLATFORM.h	49;"	d
MIN_DETECTION_INTERVAL	SG/s.c	90;"	d	file:
MIN_DETECTION_INTERVAL	links/PLATFORM.h	58;"	d
MIN_DUTYCYCLE	AUH/PLATFORM.h	69;"	d
MIN_DUTYCYCLE	CTDCom/PLATFORM.h	39;"	d
MIN_DUTYCYCLE	LARA/PLATFORM.h	69;"	d
MIN_DUTYCYCLE	RAOS/RAOB/PLATFORM.h	37;"	d
MIN_DUTYCYCLE	RAOS/RAOT/PLATFORM.h	37;"	d
MIN_DUTYCYCLE	SG/PLATFORM.h	65;"	d
MIN_DUTYCYCLE	links/PLATFORM.h	69;"	d
MIN_FREESPACE	AUH/PLATFORM.h	65;"	d
MIN_FREESPACE	CTDCom/PLATFORM.h	41;"	d
MIN_FREESPACE	LARA/PLATFORM.h	71;"	d
MIN_FREESPACE	RAOS/RAOB/PLATFORM.h	39;"	d
MIN_FREESPACE	RAOS/RAOT/PLATFORM.h	39;"	d
MIN_FREESPACE	SG/PLATFORM.h	67;"	d
MIN_FREESPACE	links/PLATFORM.h	71;"	d
MIN_OFF_DEPTH	LARA/PLATFORM.h	75;"	d
MIN_OFF_DEPTH	RAOS/RAOB/PLATFORM.h	43;"	d
MIN_OFF_DEPTH	SG/PLATFORM.h	59;"	d
MIN_OFF_DEPTH	links/PLATFORM.h	75;"	d
MIN_ON_DEPTH	LARA/PLATFORM.h	76;"	d
MIN_ON_DEPTH	RAOS/RAOB/PLATFORM.h	44;"	d
MIN_ON_DEPTH	SG/PLATFORM.h	60;"	d
MIN_ON_DEPTH	links/PLATFORM.h	76;"	d
MIN_WISPR_DEPTH	SG/s.c	89;"	d	file:
MISO	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, MISO	= 20	\/\/ SPI Master Data In	I\/O		GPIO\/QSPI	1M	I+	I+$/;"	e	enum:__anon57
MISO	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, MISO	= 20	\/\/ SPI Master Data In	I\/O		GPIO\/QSPI	1M	I+	I+$/;"	e	enum:__anon99
MKDirCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MKDirCmd(CmdInfoPtr cip)					PICO_CALL(MKDirCmd);$/;"	v
MMDDYY	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^		  				, MMDDYY	\/\/ US$/;"	e	enum:__anon121
MODCLK	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, MODCLK= 42	\/\/ Clk Source Sel\/GPIO	I\/O		GPIO\/CLK	10K	I+	I+$/;"	e	enum:__anon57
MODCLK	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, MODCLK= 42	\/\/ Clk Source Sel\/GPIO	I\/O		GPIO\/CLK	10K	I+	I+$/;"	e	enum:__anon99
MOORDEPTH	LARA/PLATFORM.h	/^  float MOORDEPTH; \/\/ Depth confirmation at beginning of LARA.PHASE==1. Averaged$/;"	m	struct:__anon1
MOORDEPTH	links/PLATFORM.h	/^  float MOORDEPTH; \/\/ Depth confirmation at beginning of LARA.PHASE==1. Averaged$/;"	m	struct:__anon7
MOSI	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, MOSI	= 18	\/\/ SPI Master Data Out	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon57
MOSI	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, MOSI	= 18	\/\/ SPI Master Data Out	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon99
MPC	AUH/AUH.c	/^SystemParameters MPC;$/;"	v
MPC	LARA/LARA.c	/^SystemParameters MPC;$/;"	v
MPC	RAOS/RAOB/RAOSBottom1.c	/^SystemParameters MPC;$/;"	v
MPC	RAOS/RAOT/RAOSTop3.c	/^SystemParameters MPC;$/;"	v
MPC	SG/Seaglider.c	/^SystemParameters MPC;$/;"	v
MPC	links/LARA.c	/^SystemParameters MPC;$/;"	v
Make_Directory	MPC/MPC3.3/MPC.c	/^void Make_Directory(char *path) {$/;"	f
Make_Directory	MPC/MPC_Global/MPC.c	/^void Make_Directory(char *path) {$/;"	f
Make_Directory	links/MPC.c	/^void Make_Directory(char *path) {$/;"	f
Max146BIP	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146UNI		= 0x08, 		Max146BIP		= 0x00	};$/;"	e	enum:__anon37
Max146CMD	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146CMD		= 0x80	};$/;"	e	enum:__anon35
Max146DIF	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146SGL		= 0x04, 		Max146DIF		= 0x00	};$/;"	e	enum:__anon36
Max146EXT	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^		Max146INT		= 0x02, 		Max146EXT		= 0x03	};$/;"	e	enum:__anon38
Max146INT	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^		Max146INT		= 0x02, 		Max146EXT		= 0x03	};$/;"	e	enum:__anon38
Max146PDFast	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146PDFull	= 0x00,			Max146PDFast	= 0x01,$/;"	e	enum:__anon38
Max146PDFull	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146PDFull	= 0x00,			Max146PDFast	= 0x01,$/;"	e	enum:__anon38
Max146SGL	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146SGL		= 0x04, 		Max146DIF		= 0x00	};$/;"	e	enum:__anon36
Max146UNI	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	/^enum { 	Max146UNI		= 0x08, 		Max146BIP		= 0x00	};$/;"	e	enum:__anon37
MaxDepth	SeagliderCom/cfxmain.c	/^float MaxDepth;$/;"	v
Max_No_SigQ_Chk	MPC/GPSIRID/GPSIRID.c	/^short Max_No_SigQ_Chk = 7;$/;"	v
Max_No_SigQ_Chk	links/GPSIRID.c	/^short Max_No_SigQ_Chk = 7;$/;"	v
MemCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MemCmd(CmdInfoPtr cip)						PICO_CALL(MemCmd);$/;"	v
MemDispCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MemDispCmd(CmdInfoPtr cip)					PICO_CALL(MemDispCmd);$/;"	v
MemListCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MemListCmd(CmdInfoPtr cip)					PICO_CALL(MemListCmd);$/;"	v
MemModCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MemModCmd(CmdInfoPtr cip)					PICO_CALL(MemModCmd);$/;"	v
MemReadCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MemReadCmd(CmdInfoPtr cip)					PICO_CALL(MemReadCmd);$/;"	v
MemWriteCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MemWriteCmd(CmdInfoPtr cip)				PICO_CALL(MemWriteCmd);$/;"	v
MinSQ	MPC/GPSIRID/GPSIRID.c	/^short MinSQ;$/;"	v
MinSQ	links/GPSIRID.c	/^short MinSQ;$/;"	v
ModeCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ModeCmd(CmdInfoPtr cip)					PICO_CALL(ModeCmd);$/;"	v
ModifyPermission	MPC/MPC3.3/Settings.c	/^bool ModifyPermission = true; \/\/ gets updated when password entered$/;"	v
ModifyPermission	MPC/MPC_SETTINGS/Settings.c	/^bool ModifyPermission = true; \/\/ gets updated when password entered$/;"	v
ModifyPermission	links/Settings.c	/^bool ModifyPermission = true; \/\/ gets updated when password entered$/;"	v
ModulusCounterID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum 	{ MCSM2 = 2, MCSM30 = 30, MCSM31 = 31 } ModulusCounterID;$/;"	t	typeref:enum:__anon47
MountCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*MountCmd(CmdInfoPtr cip)					PICO_CALL(MountCmd);$/;"	v
NAN	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	56;"	d
NCHAN	MPC/ADS/ADS.h	6;"	d
NCHAN	links/ADS.h	6;"	d
NIGK	MPC/WINCH/Winch.c	/^WINCHParameters NIGK;$/;"	v
NIGK	links/Winch.c	/^WINCHParameters NIGK;$/;"	v
NIGKANTENNALENGTH_DEFAULT	MPC/MPC3.3/Settings.h	257;"	d
NIGKANTENNALENGTH_DEFAULT	MPC/MPC_SETTINGS/Settings.h	208;"	d
NIGKANTENNALENGTH_DEFAULT	links/Settings.h	208;"	d
NIGKANTENNALENGTH_DESC	MPC/MPC3.3/Settings.h	258;"	d
NIGKANTENNALENGTH_DESC	MPC/MPC_SETTINGS/Settings.h	209;"	d
NIGKANTENNALENGTH_DESC	links/Settings.h	209;"	d
NIGKANTENNALENGTH_NAME	MPC/MPC3.3/Settings.h	256;"	d
NIGKANTENNALENGTH_NAME	MPC/MPC_SETTINGS/Settings.h	207;"	d
NIGKANTENNALENGTH_NAME	links/Settings.h	207;"	d
NIGKBAUD	MPC/TUPORT/TUPort.h	23;"	d
NIGKDELAY_DEFAULT	MPC/MPC3.3/Settings.h	251;"	d
NIGKDELAY_DEFAULT	MPC/MPC_SETTINGS/Settings.h	202;"	d
NIGKDELAY_DEFAULT	links/Settings.h	202;"	d
NIGKDELAY_DESC	MPC/MPC3.3/Settings.h	252;"	d
NIGKDELAY_DESC	MPC/MPC_SETTINGS/Settings.h	203;"	d
NIGKDELAY_DESC	links/Settings.h	203;"	d
NIGKDELAY_NAME	MPC/MPC3.3/Settings.h	250;"	d
NIGKDELAY_NAME	MPC/MPC_SETTINGS/Settings.h	201;"	d
NIGKDELAY_NAME	links/Settings.h	201;"	d
NIGKFALLRATE_DEFAULT	MPC/MPC3.3/Settings.h	275;"	d
NIGKFALLRATE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	223;"	d
NIGKFALLRATE_DEFAULT	links/Settings.h	223;"	d
NIGKFALLRATE_DESC	MPC/MPC3.3/Settings.h	276;"	d
NIGKFALLRATE_DESC	MPC/MPC_SETTINGS/Settings.h	224;"	d
NIGKFALLRATE_DESC	links/Settings.h	224;"	d
NIGKFALLRATE_NAME	MPC/MPC3.3/Settings.h	274;"	d
NIGKFALLRATE_NAME	MPC/MPC_SETTINGS/Settings.h	222;"	d
NIGKFALLRATE_NAME	links/Settings.h	222;"	d
NIGKPROFILES_DEFAULT	MPC/MPC3.3/Settings.h	281;"	d
NIGKPROFILES_DEFAULT	MPC/MPC_SETTINGS/Settings.h	228;"	d
NIGKPROFILES_DEFAULT	links/Settings.h	228;"	d
NIGKPROFILES_DESC	MPC/MPC3.3/Settings.h	282;"	d
NIGKPROFILES_DESC	MPC/MPC_SETTINGS/Settings.h	229;"	d
NIGKPROFILES_DESC	links/Settings.h	229;"	d
NIGKPROFILES_NAME	MPC/MPC3.3/Settings.h	280;"	d
NIGKPROFILES_NAME	MPC/MPC_SETTINGS/Settings.h	227;"	d
NIGKPROFILES_NAME	links/Settings.h	227;"	d
NIGKPort	CTDCom/cfxmain.c	/^TUPort *NIGKPort;$/;"	v
NIGKPort	MPC/TUPORT/TUPort.c	/^TUPort *NIGKPort;$/;"	v
NIGKPort	MPC/WINCH/Winch.c	/^TUPort *NIGKPort;$/;"	v
NIGKPort	links/Winch.c	/^TUPort *NIGKPort;$/;"	v
NIGKRECOVERY_DEFAULT	MPC/MPC3.3/Settings.h	287;"	d
NIGKRECOVERY_DEFAULT	MPC/MPC_SETTINGS/Settings.h	232;"	d
NIGKRECOVERY_DEFAULT	links/Settings.h	232;"	d
NIGKRECOVERY_DESC	MPC/MPC3.3/Settings.h	288;"	d
NIGKRECOVERY_DESC	MPC/MPC_SETTINGS/Settings.h	233;"	d
NIGKRECOVERY_DESC	links/Settings.h	233;"	d
NIGKRECOVERY_NAME	MPC/MPC3.3/Settings.h	286;"	d
NIGKRECOVERY_NAME	MPC/MPC_SETTINGS/Settings.h	231;"	d
NIGKRECOVERY_NAME	links/Settings.h	231;"	d
NIGKRISERATE_DEFAULT	MPC/MPC3.3/Settings.h	269;"	d
NIGKRISERATE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	218;"	d
NIGKRISERATE_DEFAULT	links/Settings.h	218;"	d
NIGKRISERATE_DESC	MPC/MPC3.3/Settings.h	270;"	d
NIGKRISERATE_DESC	MPC/MPC_SETTINGS/Settings.h	219;"	d
NIGKRISERATE_DESC	links/Settings.h	219;"	d
NIGKRISERATE_NAME	MPC/MPC3.3/Settings.h	268;"	d
NIGKRISERATE_NAME	MPC/MPC_SETTINGS/Settings.h	217;"	d
NIGKRISERATE_NAME	links/Settings.h	217;"	d
NIGKSettings	MPC/MPC3.3/Settings.c	/^Settings NIGKSettings[] = {NIGKDELAY_NAME,$/;"	v
NIGKSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings NIGKSettings[] = {NIGKDELAY_NAME,$/;"	v
NIGKSettings	links/Settings.c	/^Settings NIGKSettings[] = {NIGKDELAY_NAME,$/;"	v
NIGKTARGETDEPTH_DEFAULT	MPC/MPC3.3/Settings.h	263;"	d
NIGKTARGETDEPTH_DEFAULT	MPC/MPC_SETTINGS/Settings.h	213;"	d
NIGKTARGETDEPTH_DEFAULT	links/Settings.h	213;"	d
NIGKTARGETDEPTH_DESC	MPC/MPC3.3/Settings.h	264;"	d
NIGKTARGETDEPTH_DESC	MPC/MPC_SETTINGS/Settings.h	214;"	d
NIGKTARGETDEPTH_DESC	links/Settings.h	214;"	d
NIGKTARGETDEPTH_NAME	MPC/MPC3.3/Settings.h	262;"	d
NIGKTARGETDEPTH_NAME	MPC/MPC_SETTINGS/Settings.h	212;"	d
NIGKTARGETDEPTH_NAME	links/Settings.h	212;"	d
NIGKWINCH	LARA/PLATFORM.h	52;"	d
NIGKWINCH	links/PLATFORM.h	52;"	d
NIGK_MIN_DEPTH	CTDCom/cfxmain.c	40;"	d	file:
NIGK_MIN_DEPTH	MPC/WINCH/Winch.h	19;"	d
NIGK_MIN_DEPTH	links/Winch.h	19;"	d
NITC	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	NITC	= 0xA,	\/\/*REQ*	35	New Input Capture\/Input Transition Counter$/;"	e	enum:__anon112
NMPCS0	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^enum { NMPCS0 = 14, NMPCS1 = 13, NMPCS2 = 11, NMPCS3 = 7 };$/;"	e	enum:__anon72
NMPCS1	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^enum { NMPCS0 = 14, NMPCS1 = 13, NMPCS2 = 11, NMPCS3 = 7 };$/;"	e	enum:__anon72
NMPCS2	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^enum { NMPCS0 = 14, NMPCS1 = 13, NMPCS2 = 11, NMPCS3 = 7 };$/;"	e	enum:__anon72
NMPCS3	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^enum { NMPCS0 = 14, NMPCS1 = 13, NMPCS2 = 11, NMPCS3 = 7 };$/;"	e	enum:__anon72
NULL	/home/kahn/cf2/headers/CPU32/Headers/StdC/null.h	9;"	d
NULL	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar.h	10;"	d
NUM	MPC/WISPR/WISPR.h	/^  short NUM;    \/\/ Depends on the number of WISPR Boards installed$/;"	m	struct:__anon24
NUM	links/WISPR.h	/^  short NUM;    \/\/ Depends on the number of WISPR Boards installed$/;"	m	struct:__anon11
NUMCOM	MPC/GPSIRID/GPSIRID.c	56;"	d	file:
NUMCOM	links/GPSIRID.c	56;"	d	file:
NewDive	SG/Seaglider.c	/^bool NewDive;$/;"	v
NextCharacter	MPC/WINCH/Winch.c	/^char NextCharacter;$/;"	v
NextCharacter	links/Winch.c	/^char NextCharacter;$/;"	v
NoEraXlateFlag	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { NoEraXlateFlag = 0x01, CFMaster = 0x10 };	\/\/ > 228r1$/;"	e	enum:ResetResume::__anon78
NothingCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*NothingCmd(CmdInfoPtr cip)					PICO_CALL(NothingCmd);$/;"	v
Nsamps	MPC/ADS/ADS.c	/^long Nsamps;  \/\/ Incremented upon each sample. Once Nsamps equals SAMPLES$/;"	v
Nsamps	links/ADS.c	/^long Nsamps;  \/\/ Incremented upon each sample. Once Nsamps equals SAMPLES$/;"	v
Num_Resent	MPC/GPSIRID/GPSIRID.c	/^short Num_Resent;$/;"	v
Num_Resent	links/GPSIRID.c	/^short Num_Resent;$/;"	v
OC	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	OC		= 0x7,	\/\/		39	Output Compare$/;"	e	enum:__anon112
OEMData	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum	{ PIIData, OEMData } SCSDataSrc;$/;"	e	enum:ResetResume::__anon95
OFFDEPTH	MPC/MPC3.3/MPC_Global.h	/^  short OFFDEPTH; \/\/ Depth at which SG power off during ascent.$/;"	m	struct:__anon17
OFFDEPTH	MPC/MPC_Global/MPC_Global.h	/^  short OFFDEPTH; \/\/ Depth at which SG power off during ascent.$/;"	m	struct:__anon20
OFFDEPTH	links/MPC_Global.h	/^  short OFFDEPTH; \/\/ Depth at which SG power off during ascent.$/;"	m	struct:__anon6
OFFSET	MPC/AMODEM/AModem.h	/^  short OFFSET;  \/\/ seconds for which to offset the GPS Rx Time$/;"	m	struct:__anon13
OFFSET	MPC/GPSIRID/GPSIRID.h	/^  short OFFSET;   \/\/ GPS and UTC time offset in sec$/;"	m	struct:__anon15
OFFSET	links/GPSIRID.h	/^  short OFFSET;   \/\/ GPS and UTC time offset in sec$/;"	m	struct:__anon4
OFFSET_DEFAULT	MPC/MPC3.3/Settings.h	144;"	d
OFFSET_DEFAULT	MPC/MPC_SETTINGS/Settings.h	118;"	d
OFFSET_DEFAULT	links/Settings.h	118;"	d
OFFSET_DESC	MPC/MPC3.3/Settings.h	145;"	d
OFFSET_DESC	MPC/MPC_SETTINGS/Settings.h	119;"	d
OFFSET_DESC	links/Settings.h	119;"	d
OFFSET_NAME	MPC/MPC3.3/Settings.h	143;"	d
OFFSET_NAME	MPC/MPC_SETTINGS/Settings.h	117;"	d
OFFSET_NAME	links/Settings.h	117;"	d
ON	LARA/PLATFORM.h	/^  bool ON;       \/\/ While "ON", continue running program$/;"	m	struct:__anon1
ON	links/PLATFORM.h	/^  bool ON;       \/\/ While "ON", continue running program$/;"	m	struct:__anon7
ONDEPTH	MPC/MPC3.3/MPC_Global.h	/^  short ONDEPTH;  \/\/ Depth at which SG powers on during the descent.$/;"	m	struct:__anon17
ONDEPTH	MPC/MPC_Global/MPC_Global.h	/^  short ONDEPTH;  \/\/ Depth at which SG powers on during the descent.$/;"	m	struct:__anon20
ONDEPTH	links/MPC_Global.h	/^  short ONDEPTH;  \/\/ Depth at which SG powers on during the descent.$/;"	m	struct:__anon6
OPEN_MAX	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	54;"	d
O_APPEND	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_APPEND	=	0x0800,$/;"	e	enum:__anon39
O_BINARY	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_BINARY	=	0x8000$/;"	e	enum:__anon39
O_CREAT	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_CREAT		=	0x0100,$/;"	e	enum:__anon39
O_RDONLY	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_RDONLY	=	0,$/;"	e	enum:__anon39
O_RDWR	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_RDWR		=	2,$/;"	e	enum:__anon39
O_TRUNC	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_TRUNC		=	0x0200,$/;"	e	enum:__anon39
O_WRONLY	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	/^	O_WRONLY	=	1,$/;"	e	enum:__anon39
OpenCOM4Port	bench/passthru/main.c	/^void OpenCOM4Port(bool on) {$/;"	f
OpenIRIDGPSPort	bench/passthru/main.c	/^void OpenIRIDGPSPort(bool on) {$/;"	f
OpenPAMPort	bench/passthru/main.c	/^void OpenPAMPort(bool on) {$/;"	f
OpenSB39Port	bench/passthru/main.c	/^void OpenSB39Port(bool on) {$/;"	f
OpenTUPort	MPC/TUPORT/TUPort.c	/^void OpenTUPort(char *Port, bool on) {$/;"	f
OpenTUPort_AModem	MPC/AMODEM/AModem.c	/^void OpenTUPort_AModem(bool on) {$/;"	f
OpenTUPort_CTD	CTDCom/cfxmain.c	/^void OpenTUPort_CTD(bool on) {$/;"	f
OpenTUPort_CTD	MPC/CTD/CTD.c	/^void OpenTUPort_CTD(bool on) {$/;"	f
OpenTUPort_CTD	links/CTD.c	/^void OpenTUPort_CTD(bool on) {$/;"	f
OpenTUPort_IRIDGPS	MPC/GPSIRID/GPSIRID.c	/^void OpenTUPort_IRIDGPS(bool on) {$/;"	f
OpenTUPort_IRIDGPS	links/GPSIRID.c	/^void OpenTUPort_IRIDGPS(bool on) {$/;"	f
OpenTUPort_NIGK	CTDCom/cfxmain.c	/^void OpenTUPort_NIGK(bool on) {$/;"	f
OpenTUPort_NIGK	MPC/WINCH/Winch.c	/^void OpenTUPort_NIGK(bool on) {$/;"	f
OpenTUPort_NIGK	links/Winch.c	/^void OpenTUPort_NIGK(bool on) {$/;"	f
OpenTUPort_SG	SG/Seaglider.c	/^void OpenTUPort_SG(bool on) {$/;"	f
OpenTUPort_WISPR	CTDCom/cfxmain.c	/^void OpenTUPort_WISPR(bool on) {$/;"	f
OpenTUPort_WISPR	MPC/WISPR/WISPR.c	/^void OpenTUPort_WISPR(bool on) {$/;"	f
OpenTUPort_WISPR	links/WISPR.c	/^void OpenTUPort_WISPR(bool on) {$/;"	f
Open_Avg_File	MPC/ADS/ADS.c	/^void Open_Avg_File(long counter) {$/;"	f
Open_Avg_File	links/ADS.c	/^void Open_Avg_File(long counter) {$/;"	f
Open_File	SG/s.c	/^void Open_File(long *fcounter) {$/;"	f
OptCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*OptCmd(CmdInfoPtr cip)						PICO_CALL(OptCmd);$/;"	v
P6Div128	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div64,		P6Div128,	P6Div256,	P6Div512,	\/\/ div by 2$/;"	e	enum:__anon52
P6Div192	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div96 = 0,	P6Div192,	P6Div384,	P6Div768	\/\/ div by 3$/;"	e	enum:__anon52
P6Div256	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div64,		P6Div128,	P6Div256,	P6Div512,	\/\/ div by 2$/;"	e	enum:__anon52
P6Div384	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div96 = 0,	P6Div192,	P6Div384,	P6Div768	\/\/ div by 3$/;"	e	enum:__anon52
P6Div512	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div64,		P6Div128,	P6Div256,	P6Div512,	\/\/ div by 2$/;"	e	enum:__anon52
P6Div64	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div64,		P6Div128,	P6Div256,	P6Div512,	\/\/ div by 2$/;"	e	enum:__anon52
P6Div768	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div96 = 0,	P6Div192,	P6Div384,	P6Div768	\/\/ div by 3$/;"	e	enum:__anon52
P6Div96	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	P6Div96 = 0,	P6Div192,	P6Div384,	P6Div768	\/\/ div by 3$/;"	e	enum:__anon52
P6DivisorID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	} P6DivisorID;$/;"	t	typeref:enum:__anon52
PACChanControl	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^enum	PACChanControl			\/\/ Input:			\/\/ Output:$/;"	g
PAMONEBIT	bench/passthru/main.c	54;"	d	file:
PAMPWR	bench/passthru/main.c	52;"	d	file:
PAMPort	CTDCom/cfxmain.c	/^TUPort *PAMPort;$/;"	v
PAMPort	MPC/TUPORT/TUPort.c	/^TUPort *PAMPort;$/;"	v
PAMPort	MPC/WISPR/WISPR.c	/^TUPort *PAMPort;$/;"	v
PAMPort	bench/passthru/main.c	/^TUPort *PAMPort;                  \/\/ PAM TUport$/;"	v
PAMPort	links/WISPR.c	/^TUPort *PAMPort;$/;"	v
PAMRX	bench/passthru/main.c	55;"	d	file:
PAMTX	bench/passthru/main.c	56;"	d	file:
PAMZEROBIT	bench/passthru/main.c	53;"	d	file:
PAM_RX	MPC/TUPORT/TUPort.c	/^short PAM_RX, PAM_TX;$/;"	v
PAM_RX	MPC/WISPR/WISPR.c	/^short PAM_RX, PAM_TX;$/;"	v
PAM_RX	links/WISPR.c	/^short PAM_RX, PAM_TX;$/;"	v
PAM_TX	MPC/TUPORT/TUPort.c	/^short PAM_RX, PAM_TX;$/;"	v
PAM_TX	MPC/WISPR/WISPR.c	/^short PAM_RX, PAM_TX;$/;"	v
PAM_TX	links/WISPR.c	/^short PAM_RX, PAM_TX;$/;"	v
PAYOUT	LARA/PLATFORM.h	/^  float PAYOUT;$/;"	m	struct:__anon1
PAYOUT	links/PLATFORM.h	/^  float PAYOUT;$/;"	m	struct:__anon7
PCCSAC	CSACCom/CSACComTest.c	50;"	d	file:
PCLK1	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	PCLK1, PCLK2, PCLK3, PCLK4, PCLK5, PCLK6,$/;"	e	enum:__anon48
PCLK2	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	PCLK1, PCLK2, PCLK3, PCLK4, PCLK5, PCLK6,$/;"	e	enum:__anon48
PCLK3	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	PCLK1, PCLK2, PCLK3, PCLK4, PCLK5, PCLK6,$/;"	e	enum:__anon48
PCLK4	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	PCLK1, PCLK2, PCLK3, PCLK4, PCLK5, PCLK6,$/;"	e	enum:__anon48
PCLK5	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	PCLK1, PCLK2, PCLK3, PCLK4, PCLK5, PCLK6,$/;"	e	enum:__anon48
PCLK6	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	PCLK1, PCLK2, PCLK3, PCLK4, PCLK5, PCLK6,$/;"	e	enum:__anon48
PCMCIAHardDiskChkBsyDelay	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, PCMCIAHardDiskChkBsyDelay		= 1000000	\/\/ 1 second$/;"	e	enum:ResetResume::__anon89
PCMCIAHardDiskStartupTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, PCMCIAHardDiskStartupTimeout	= 5000000	\/\/ 5 seconds (typ. <1s)$/;"	e	enum:ResetResume::__anon89
PCS0	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, PCS0	= 21	\/\/ SPI Chip Select 0	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon57
PCS0	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, PCS0	= 21	\/\/ SPI Chip Select 0	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon99
PCS1	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, PCS1	= 19	\/\/ SPI Chip Select 1	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon57
PCS1	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, PCS1	= 19	\/\/ SPI Chip Select 1	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon99
PCS2	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, PCS2	= 15	\/\/ SPI Chip Select 2	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon57
PCS2	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, PCS2	= 15	\/\/ SPI Chip Select 2	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon99
PCS3	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, PCS3	= 17	\/\/ SPI Chip Select 3	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon57
PCS3	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, PCS3	= 17	\/\/ SPI Chip Select 3	I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon99
PDCLINK	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	332;"	d
PDX_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	52;"	d
PDX_OPEN_MAX	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	55;"	d
PD_CMD_BUILD_LINKS	MPC/MPC3.3/Settings.c	15;"	d	file:
PD_CMD_BUILD_LINKS	MPC/MPC_SETTINGS/Settings.c	15;"	d	file:
PD_CMD_BUILD_LINKS	links/Settings.c	15;"	d	file:
PEPAR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PEPAR;		\/\/ $YFFA17 Port E Pin Assignment [S]$/;"	m	struct:__anon40
PEPAR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PEPAR;		\/\/ $YFFA17 Port E Pin Assignment [S]$/;"	m	struct:__anon44
PFPAR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PFPAR;		\/\/ $YFFA1F Port F Pin Assignment [S]$/;"	m	struct:__anon40
PFPAR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PFPAR;		\/\/ $YFFA1F Port F Pin Assignment [S]$/;"	m	struct:__anon44
PHASE	LARA/PLATFORM.h	/^  short PHASE; \/\/ 1=AUH, 2=Ascent Profile, 3=Surface Communitcation, 4= Descent$/;"	m	struct:__anon1
PHASE	links/PLATFORM.h	/^  short PHASE; \/\/ 1=AUH, 2=Ascent Profile, 3=Surface Communitcation, 4= Descent$/;"	m	struct:__anon7
PHONE	MPC/GPSIRID/GPSIRID.h	/^  char PHONE[14]; \/\/ Rudics phone number 13 char long$/;"	m	struct:__anon15
PHONE	links/GPSIRID.h	/^  char PHONE[14]; \/\/ Rudics phone number 13 char long$/;"	m	struct:__anon4
PICOHandlerAddress	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	55;"	d
PICOLIST	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	367;"	d
PICOPatchInsert	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	54;"	d
PICORelease	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	uchar	PICORelease;		\/\/ fixes, no table changes REL*10+SUB$/;"	m	struct:__anon73
PICORelease	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	uchar	PICORelease;		\/\/ 0 for PicoDOS x.00, 25 for x.25, etc.$/;"	m	struct:__anon26
PICOVersion	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	uchar	PICOVersion;		\/\/ must be equal or greater than your app$/;"	m	struct:__anon73
PICOVersion	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	uchar	PICOVersion;		\/\/ 1 for PicoDOS 1.xx, 2 for 2.xx, etc.$/;"	m	struct:__anon26
PICO_BETA	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	53;"	d
PICO_BUILD	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	50;"	d
PICO_CALL	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	370;"	d
PICO_DEF_BEGIN	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	363;"	d
PICO_DEF_END	/home/kahn/cf2/headers/CFX/Headers/_cfx_linktab.h	364;"	d
PICO_FDTAB_BASE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	94;"	d
PICO_FDTAB_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	95;"	d
PICO_NAME_MAX	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	126;"	d
PICO_PATCH	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	51;"	d
PICO_PATH_MAX	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	125;"	d
PICO_RELEASE	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	47;"	d
PICO_SECTOR_SIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	879;"	d
PICO_SUBREL	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	48;"	d
PICO_VERSION	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	46;"	d
PICR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		PICR;		\/\/ $YFFA22 Periodic Interrupt Control Register [S]$/;"	m	struct:__anon40
PICR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		PICR;		\/\/ $YFFA22 Periodic Interrupt Control Register [S]$/;"	m	struct:__anon44
PIIData	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum	{ PIIData, OEMData } SCSDataSrc;$/;"	e	enum:ResetResume::__anon95
PIO17A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		PIO17A;		\/\/ $YFF488 PIOSM17A I\/O Port Register $/;"	m	struct:__anon46
PIOBusFunct	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOBusFunct(short pin)						BIOS_CALL(PIOBusFunct);$/;"	v
PIOClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOClear(short pin)							BIOS_CALL(PIOClear);$/;"	v
PIOMirror	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOMirror(short pin)						BIOS_CALL(PIOMirror);$/;"	v
PIOMirrorList	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^void	PIOMirrorList(uchar *pinlist)				BIOS_CALL(PIOMirrorList);$/;"	v
PIORead	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIORead(short pin)							BIOS_CALL(PIORead);$/;"	v
PIOSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOSet(short pin)							BIOS_CALL(PIOSet);$/;"	v
PIOTestAssertClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOTestAssertClear(short pin)				BIOS_CALL(PIOTestAssertClear);$/;"	v
PIOTestAssertSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOTestAssertSet(short pin)					BIOS_CALL(PIOTestAssertSet);$/;"	v
PIOTestIsItBus	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOTestIsItBus(short pin)					BIOS_CALL(PIOTestIsItBus);$/;"	v
PIOToggle	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOToggle(short pin)						BIOS_CALL(PIOToggle);$/;"	v
PIOWrite	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^short	PIOWrite(short pin, short value)			BIOS_CALL(PIOWrite);$/;"	v
PIO_ERR_TRAP	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, PIO_ERR_TRAP				\/\/ 1 for detecting invalid PIO requests$/;"	e	enum:__anon68
PIO_MAX_PIN	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	481;"	d
PIT100Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT125Hz = 80,	PIT100Hz = 100,	PIT50Hz = 200,	PIT40Hz = 250,$/;"	e	enum:__anon109
PIT10kHz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^enum	{	PIT10kHz = 1,	PIT5kHz = 2,	PIT2500Hz = 4,	PIT2kHz = 5,$/;"	e	enum:__anon109
PIT125Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT125Hz = 80,	PIT100Hz = 100,	PIT50Hz = 200,	PIT40Hz = 250,$/;"	e	enum:__anon109
PIT1kHz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT1kHz = 10,	PIT500Hz = 20,	PIT250Hz = 40,	PIT200Hz = 50,$/;"	e	enum:__anon109
PIT200Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT1kHz = 10,	PIT500Hz = 20,	PIT250Hz = 40,	PIT200Hz = 50,$/;"	e	enum:__anon109
PIT2500Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^enum	{	PIT10kHz = 1,	PIT5kHz = 2,	PIT2500Hz = 4,	PIT2kHz = 5,$/;"	e	enum:__anon109
PIT250Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT1kHz = 10,	PIT500Hz = 20,	PIT250Hz = 40,	PIT200Hz = 50,$/;"	e	enum:__anon109
PIT2kHz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^enum	{	PIT10kHz = 1,	PIT5kHz = 2,	PIT2500Hz = 4,	PIT2kHz = 5,$/;"	e	enum:__anon109
PIT40Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT125Hz = 80,	PIT100Hz = 100,	PIT50Hz = 200,	PIT40Hz = 250,$/;"	e	enum:__anon109
PIT500Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT1kHz = 10,	PIT500Hz = 20,	PIT250Hz = 40,	PIT200Hz = 50,$/;"	e	enum:__anon109
PIT50Hz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PIT125Hz = 80,	PIT100Hz = 100,	PIT50Hz = 200,	PIT40Hz = 250,$/;"	e	enum:__anon109
PIT5kHz	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^enum	{	PIT10kHz = 1,	PIT5kHz = 2,	PIT2500Hz = 4,	PIT2kHz = 5,$/;"	e	enum:__anon109
PITAddChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^bool	PITAddChore(vfptr chore, ushort intReqLevel)BIOS_CALL(PITAddChore);$/;"	v
PITInit	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^void	PITInit(ushort intReqLevel)					BIOS_CALL(PITInit);$/;"	v
PITLPOff	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PITOff = 0, PITLPOff = 0x100	};$/;"	e	enum:__anon109
PITLsCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ulong	PITLsCount;			\/\/ periodic interrupt count least sig lword	$/;"	m	struct:__anon73
PITMsCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ulong	PITMsCount;			\/\/ periodic interrupt count most sig lword	$/;"	m	struct:__anon73
PITOff	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^			PITOff = 0, PITLPOff = 0x100	};$/;"	e	enum:__anon109
PITPERIOD	MPC/ADS/ADS.h	8;"	d
PITPERIOD	links/ADS.h	8;"	d
PITPeriod	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^ulong	PITPeriod(void)								BIOS_CALL(PITPeriod);$/;"	v
PITR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		PITR;		\/\/ $YFFA24 Periodic Interrupt Timer Register [S]$/;"	m	struct:__anon40
PITR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		PITR;		\/\/ $YFFA24 Periodic Interrupt Timer Register [S]$/;"	m	struct:__anon44
PITRATE	MPC/ADS/ADS.h	7;"	d
PITRATE	links/ADS.h	7;"	d
PITRemoveChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^bool	PITRemoveChore(vfptr chore)					BIOS_CALL(PITRemoveChore);$/;"	v
PITSet100usPeriod	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^void	PITSet100usPeriod(uchar per100us)			BIOS_CALL(PITSet100usPeriod);$/;"	v
PITSet51msPeriod	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^void	PITSet51msPeriod(uchar per51ms)				BIOS_CALL(PITSet51msPeriod);$/;"	v
PIT_ERR_TRAP	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, PIT_ERR_TRAP				\/\/ 5 for detecting PIT chore errors$/;"	e	enum:__anon68
PITchrCompat	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	PITchrCompat =	0,		\/\/ default is compatible with all pre-2.2.2.6 releases$/;"	e	enum:__anon110
PITchrRunLowHi	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	PITchrRunLowHi =0x40,	\/\/ Run all chores at PIT intReqLevel (default: 6)$/;"	e	enum:__anon110
PITchrSkipLow	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	PITchrSkipLow =	0x20,	\/\/ Only run chores >= current mask level$/;"	e	enum:__anon110
PITchrTrapInv	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	PITchrTrapInv =	0x80	\/\/ Take TRAP 5 on possible priority inversions$/;"	e	enum:__anon110
PLATFORM	AUH/PLATFORM.h	4;"	d
PLATFORM	CTDCom/PLATFORM.h	4;"	d
PLATFORM	LARA/PLATFORM.h	3;"	d
PLATFORM	SG/PLATFORM.h	5;"	d
PLATFORM	links/PLATFORM.h	3;"	d
PLTFRMID	MPC/MPC3.3/MPC_Global.h	/^  char PLTFRMID[6];$/;"	m	struct:__anon16
PLTFRMID	MPC/MPC_Global/MPC_Global.h	/^  char PLTFRMID[6];  \/\/ rudicsland$/;"	m	struct:__anon19
PLTFRMID	links/MPC_Global.h	/^  char PLTFRMID[6];  \/\/ rudicsland$/;"	m	struct:__anon5
PLTFRMID_DEFAULT	MPC/MPC3.3/Settings.h	31;"	d
PLTFRMID_DEFAULT	MPC/MPC_SETTINGS/Settings.h	27;"	d
PLTFRMID_DEFAULT	links/Settings.h	27;"	d
PLTFRMID_DESC	MPC/MPC3.3/Settings.h	32;"	d
PLTFRMID_DESC	MPC/MPC_SETTINGS/Settings.h	28;"	d
PLTFRMID_DESC	links/Settings.h	28;"	d
PLTFRMID_NAME	MPC/MPC3.3/Settings.h	30;"	d
PLTFRMID_NAME	MPC/MPC_SETTINGS/Settings.h	26;"	d
PLTFRMID_NAME	links/Settings.h	26;"	d
PORTC	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PORTC;		\/\/ $YFFA41 Port C Data [S\/U]$/;"	m	struct:__anon40
PORTC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PORTC;		\/\/ $YFFA41 Port C Data [S\/U]$/;"	m	struct:__anon44
PORTE	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PORTE;		\/\/ $YFFA13 Port E Data [S\/U]$/;"	m	struct:__anon40
PORTE	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PORTE;		\/\/ $YFFA13 Port E Data [S\/U]$/;"	m	struct:__anon44
PORTE0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PORTE0;		\/\/ $YFFA11 Port E Data [S\/U]$/;"	m	struct:__anon40
PORTE0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PORTE0;		\/\/ $YFFA11 Port E Data [S\/U]$/;"	m	struct:__anon44
PORTF	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PORTF;		\/\/ $YFFA1B Port F Data [S\/U]$/;"	m	struct:__anon40
PORTF	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PORTF;		\/\/ $YFFA1B Port F Data [S\/U]$/;"	m	struct:__anon44
PORTF0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PORTF0;		\/\/ $YFFA19 Port F Data [S\/U]$/;"	m	struct:__anon40
PORTF0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PORTF0;		\/\/ $YFFA19 Port F Data [S\/U]$/;"	m	struct:__anon44
PORTQS	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PORTQS;		\/\/ $YFFC15 PQS Data Register [S\/U]$/;"	m	struct:__anon41
PORTQS	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PORTQS;		\/\/ $YFFC15 PQS Data Register [S\/U]$/;"	m	struct:__anon45
POWERERROR	CTDCom/PLATFORM.h	76;"	d
POWERERROR	LARA/PLATFORM.h	117;"	d
POWERERROR	RAOS/RAOB/PLATFORM.h	85;"	d
POWERERROR	RAOS/RAOT/PLATFORM.h	80;"	d
POWERERROR	links/PLATFORM.h	117;"	d
POWERLOGGING	AUH/PLATFORM.h	12;"	d
POWERLOGGING	CTDCom/PLATFORM.h	13;"	d
POWERLOGGING	LARA/PLATFORM.h	40;"	d
POWERLOGGING	RAOS/RAOB/PLATFORM.h	12;"	d
POWERLOGGING	RAOS/RAOT/PLATFORM.h	12;"	d
POWERLOGGING	SG/PLATFORM.h	12;"	d
POWERLOGGING	links/PLATFORM.h	40;"	d
POWEROFFDEPTH_DEFAULT	MPC/MPC3.3/Settings.h	218;"	d
POWEROFFDEPTH_DEFAULT	MPC/MPC_SETTINGS/Settings.h	176;"	d
POWEROFFDEPTH_DEFAULT	links/Settings.h	176;"	d
POWEROFFDEPTH_DESC	MPC/MPC3.3/Settings.h	219;"	d
POWEROFFDEPTH_DESC	MPC/MPC_SETTINGS/Settings.h	177;"	d
POWEROFFDEPTH_DESC	links/Settings.h	177;"	d
POWEROFFDEPTH_NAME	MPC/MPC3.3/Settings.h	217;"	d
POWEROFFDEPTH_NAME	MPC/MPC_SETTINGS/Settings.h	175;"	d
POWEROFFDEPTH_NAME	links/Settings.h	175;"	d
POWERONDEPTH_DEFAULT	MPC/MPC3.3/Settings.h	212;"	d
POWERONDEPTH_DEFAULT	MPC/MPC_SETTINGS/Settings.h	171;"	d
POWERONDEPTH_DEFAULT	links/Settings.h	171;"	d
POWERONDEPTH_DESC	MPC/MPC3.3/Settings.h	213;"	d
POWERONDEPTH_DESC	MPC/MPC_SETTINGS/Settings.h	172;"	d
POWERONDEPTH_DESC	links/Settings.h	172;"	d
POWERONDEPTH_NAME	MPC/MPC3.3/Settings.h	211;"	d
POWERONDEPTH_NAME	MPC/MPC_SETTINGS/Settings.h	170;"	d
POWERONDEPTH_NAME	links/Settings.h	170;"	d
PPBCheckRdAvail	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^long	PPBCheckRdAvail(void *ppb)					PICO_CALL(PPBCheckRdAvail);$/;"	v
PPBCheckWrFree	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^long	PPBCheckWrFree(void *ppb)					PICO_CALL(PPBCheckWrFree);$/;"	v
PPBClose	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	PPBClose(void *ppb)							PICO_CALL(PPBClose);$/;"	v
PPBErrorCode	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^short	PPBErrorCode(void *ppb, bool clear)			PICO_CALL(PPBErrorCode);$/;"	v
PPBFlush	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^short	PPBFlush(void *ppb)							PICO_CALL(PPBFlush);$/;"	v
PPBGetMemBuf	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^			bool flush)								PICO_CALL(PPBGetMemBuf);$/;"	v
PPBOpen	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^			vfptr ppnotify)							PICO_CALL(PPBOpen);$/;"	v
PPBPutByte	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^short	PPBPutByte(void *ppb, uchar byte)			PICO_CALL(PPBPutByte);$/;"	v
PPBPutWord	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^short	PPBPutWord(void *ppb, ushort word)			PICO_CALL(PPBPutWord);$/;"	v
PPBRdf	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef long 	PPBRdf(void *buf, void *rdp, ulong rdofs, ulong n);$/;"	t
PPBRead	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^long	PPBRead(void *ppb, void *buf, long nbyte)	PICO_CALL(PPBRead);$/;"	v
PPBWrf	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef long 	PPBWrf(void *buf, void *wrp, ulong wrofs, ulong n);$/;"	t
PPBWrite	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^long	PPBWrite(void *ppb, void *buf, long nbyte)	PICO_CALL(PPBWrite);$/;"	v
PPB_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	153;"	d
PPSENAB	CSACCom/CSACComTest.c	52;"	d	file:
PPSIN	CSACCom/CSACComTest.c	51;"	d	file:
PQSPAR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		PQSPAR;		\/\/ $YFFC16 PQS Pin Assignment Register [S\/U]$/;"	m	struct:__anon41
PQSPAR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		PQSPAR;		\/\/ $YFFC16 PQS Pin Assignment Register [S\/U]$/;"	m	struct:__anon45
PRAM	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		PRAM[16][8];\/\/ $YFFF00-$YFFFFF	Channel Parameter RAM$/;"	m	struct:__anon42
PRAM_W	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	55;"	d
PRCHCTL	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	56;"	d
PRES	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	PRES	= 0xE,	\/\/*REQ*	8	Reserved for PicoDOS (8 to 40 long words)$/;"	e	enum:__anon112
PRMATCH	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	58;"	d
PROFILES	MPC/WINCH/Winch.h	/^  short PROFILES; \/\/ Keep record of number of profiles$/;"	m	struct:__anon22
PROFILES	links/Winch.h	/^  short PROFILES; \/\/ Keep record of number of profiles$/;"	m	struct:__anon9
PROGNAME	MPC/MPC3.3/MPC_Global.h	/^  char PROGNAME[20]; \/\/ added HM$/;"	m	struct:__anon16
PROGNAME	MPC/MPC_Global/MPC_Global.h	/^  char PROGNAME[20]; \/\/ added HM$/;"	m	struct:__anon19
PROGNAME	links/MPC_Global.h	/^  char PROGNAME[20]; \/\/ added HM$/;"	m	struct:__anon5
PROG_DEFAULT	MPC/MPC3.3/Settings.h	19;"	d
PROG_DEFAULT	MPC/MPC_SETTINGS/Settings.h	19;"	d
PROG_DEFAULT	links/Settings.h	19;"	d
PROG_DESC	MPC/MPC3.3/Settings.h	20;"	d
PROG_DESC	MPC/MPC_SETTINGS/Settings.h	20;"	d
PROG_DESC	links/Settings.h	20;"	d
PROG_NAME	MPC/MPC3.3/Settings.h	18;"	d
PROG_NAME	MPC/MPC_SETTINGS/Settings.h	18;"	d
PROG_NAME	links/Settings.h	18;"	d
PROG_VERSION	AUH/PLATFORM.h	10;"	d
PROG_VERSION	CTDCom/PLATFORM.h	11;"	d
PROG_VERSION	LARA/PLATFORM.h	38;"	d
PROG_VERSION	RAOS/RAOB/PLATFORM.h	10;"	d
PROG_VERSION	RAOS/RAOT/PLATFORM.h	10;"	d
PROG_VERSION	SG/PLATFORM.h	10;"	d
PROG_VERSION	links/PLATFORM.h	38;"	d
PROJID	MPC/MPC3.3/MPC_Global.h	/^  char PROJID[6];$/;"	m	struct:__anon16
PROJID	MPC/MPC_Global/MPC_Global.h	/^  char PROJID[6];    \/\/ rudicsland$/;"	m	struct:__anon19
PROJID	links/MPC_Global.h	/^  char PROJID[6];    \/\/ rudicsland$/;"	m	struct:__anon5
PROJID_DEFAULT	MPC/MPC3.3/Settings.h	25;"	d
PROJID_DEFAULT	MPC/MPC_SETTINGS/Settings.h	23;"	d
PROJID_DEFAULT	links/Settings.h	23;"	d
PROJID_DESC	MPC/MPC3.3/Settings.h	26;"	d
PROJID_DESC	MPC/MPC_SETTINGS/Settings.h	24;"	d
PROJID_DESC	links/Settings.h	24;"	d
PROJID_NAME	MPC/MPC3.3/Settings.h	24;"	d
PROJID_NAME	MPC/MPC_SETTINGS/Settings.h	22;"	d
PROJID_NAME	links/Settings.h	22;"	d
PRPINLV	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	57;"	d
PSCChanControl	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^enum	PSCChanControl$/;"	g
PTA	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	PTA		= 0xC,	\/\/*REQ*	63	Programmable Time Accumulator$/;"	e	enum:__anon112
PVer	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	}	PVer;	\/\/ use explicit (PVer *) typecast with picodosver()$/;"	t	typeref:struct:__anon74
PWDPeriodMax	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	PWDPeriodMax;		\/\/ PIC watchdog maximum period in milliseconds$/;"	m	struct:__anon73
PWDPeriodMin	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	short	PWDPeriodMin;		\/\/ PIC watchdog minimum period in milliseconds$/;"	m	struct:__anon73
PWM	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	PWM		= 0xB,	\/\/*REQ*	40	Pulse Width Modulation$/;"	e	enum:__anon112
PWR	AUH/PLATFORM.h	55;"	d
PWR	AUH/PLATFORM.h	60;"	d
PWR	CTDCom/PLATFORM.h	82;"	d
PWR	CTDCom/PLATFORM.h	96;"	d
PWR	LARA/PLATFORM.h	123;"	d
PWR	LARA/PLATFORM.h	137;"	d
PWR	RAOS/RAOB/PLATFORM.h	105;"	d
PWR	RAOS/RAOB/PLATFORM.h	91;"	d
PWR	RAOS/RAOT/PLATFORM.h	100;"	d
PWR	RAOS/RAOT/PLATFORM.h	86;"	d
PWR	SG/PLATFORM.h	102;"	d
PWR	SG/PLATFORM.h	88;"	d
PWR	links/PLATFORM.h	123;"	d
PWR	links/PLATFORM.h	137;"	d
PWRCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable PWRCmdTable[] =$/;"	v
PWRCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable PWRCmdTable[] =$/;"	v
PWRCmdTable	links/Settings.c	/^CmdTable PWRCmdTable[] =$/;"	v
PWRLPStopSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			bool stext)								PICO_CALL(PWRLPStopSetup);$/;"	v
PWROFFDEP	SeagliderCom/cfxmain.c	/^short DETMAX, DETINT, PWRONDEPTH, PWROFFDEP, WGAIN, MINVOLT;$/;"	v
PWRONDEPTH	SeagliderCom/cfxmain.c	/^short DETMAX, DETINT, PWRONDEPTH, PWROFFDEP, WGAIN, MINVOLT;$/;"	v
PWRPostChgAddChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			ushort priority)						PICO_CALL(PWRPostChgAddChore);$/;"	v
PWRPostChgRemoveChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^bool	PWRPostChgRemoveChore(vfptr chore)			PICO_CALL(PWRPostChgRemoveChore);$/;"	v
PWRPreChgAddChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			ushort priority)						PICO_CALL(PWRPreChgAddChore);$/;"	v
PWRPreChgRemoveChore	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^bool	PWRPreChgRemoveChore(vfptr chore)			PICO_CALL(PWRPreChgRemoveChore);$/;"	v
PWRSuspendSecs	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			bool resume, short WhatWakesSuspend)	PICO_CALL(PWRSuspendSecs);$/;"	v
PWRSuspendTicks	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			bool resume, short WhatWakesSuspend)	PICO_CALL(PWRSuspendTicks);$/;"	v
PWRSuspendUntil	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			bool resume, short WhatWakesSuspend)	PICO_CALL(PWRSuspendUntil);$/;"	v
PZCacheFlush	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	PZCacheFlush(short logdrv)					PICO_CALL(PZCacheFlush);$/;"	v
PZCacheRelease	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^bool	PZCacheRelease(short logdrv)				PICO_CALL(PZCacheRelease);$/;"	v
PZCacheSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	/^			Callocf *callocf, Freef *freef)			PICO_CALL(PZCacheSetup);$/;"	v
ParamFile	SG/Seaglider.c	/^char ParamFile[sizeof "SYSTEM.CFG"];$/;"	v
ParamFile	SG/s.c	/^char ParamFile[sizeof "RAOBParams.txt"];$/;"	v
ParseParam	SG/s.c	/^void ParseParam(char *param) {$/;"	f
ParseStartupParams	MPC/MPC3.3/MPC.c	/^void ParseStartupParams(bool DefaultSettings) {$/;"	f
ParseStartupParams	MPC/MPC_Global/MPC.c	/^void ParseStartupParams(bool DefaultSettings) {$/;"	f
ParseStartupParams	links/MPC.c	/^void ParseStartupParams(bool DefaultSettings) {$/;"	f
ParseTime	SG/Seaglider.c	/^void ParseTime(char *timein) {$/;"	f
PatchInfo	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	}	PatchInfo;$/;"	t	typeref:struct:__anon26
PatchRelease	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	uchar	PatchRelease;		\/\/ 0 for patch.lib x.00, 25 for x.25, etc.$/;"	m	struct:__anon26
PatchVersion	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	/^	uchar	PatchVersion;		\/\/ 1 for patch.lib 1.xx, 2 for 2.xx, etc.$/;"	m	struct:__anon26
PathCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PathCmd(CmdInfoPtr cip)					PICO_CALL(PathCmd);$/;"	v
PauseCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PauseCmd(CmdInfoPtr cip)					PICO_CALL(PauseCmd);$/;"	v
PhaseFour	LARA/LARA.c	/^void PhaseFour() {$/;"	f
PhaseFour	links/LARA.c	/^void PhaseFour() {$/;"	f
PhaseOne	LARA/LARA.c	/^void PhaseOne() {$/;"	f
PhaseOne	links/LARA.c	/^void PhaseOne() {$/;"	f
PhaseThree	LARA/LARA.c	/^void PhaseThree() {$/;"	f
PhaseThree	links/LARA.c	/^void PhaseThree() {$/;"	f
PhaseTwo	LARA/LARA.c	/^void PhaseTwo() {$/;"	f
PhaseTwo	links/LARA.c	/^void PhaseTwo() {$/;"	f
PhoneNum	MPC/GPSIRID/GPSIRID.c	/^static char PhoneNum[14];$/;"	v	file:
PhoneNum	links/GPSIRID.c	/^static char PhoneNum[14];$/;"	v	file:
PhonePin	MPC/GPSIRID/GPSIRID.c	/^short PhonePin(void) {$/;"	f
PhonePin	links/GPSIRID.c	/^short PhonePin(void) {$/;"	f
PhoneStatus	MPC/GPSIRID/GPSIRID.c	/^short PhoneStatus() {$/;"	f
PhoneStatus	links/GPSIRID.c	/^short PhoneStatus() {$/;"	f
PicoZoomCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PicoZoomCmd(CmdInfoPtr cip)				PICO_CALL(PicoZoomCmd);$/;"	v
PinBus	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	500;"	d
PinClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	503;"	d
PinFunctDefEFQ	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	514;"	d
PinID	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	} PinID;$/;"	t	typeref:enum:__anon57
PinID	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	} PinID;$/;"	t	typeref:enum:__anon99
PinIO	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	501;"	d
PinIODefineCTM	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	526;"	d
PinIODefineEFQ	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	519;"	d
PinIODefineTPU	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	532;"	d
PinMirror	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	508;"	d
PinRead	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	505;"	d
PinSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	502;"	d
PinTest	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	504;"	d
PinTestAssertClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	512;"	d
PinTestAssertSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	511;"	d
PinTestIsItBus	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	509;"	d
PinToggle	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	507;"	d
PinWrite	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	506;"	d
PltfrmID	MPC/GPSIRID/GPSIRID.c	/^static char PltfrmID[5];$/;"	v	file:
PltfrmID	links/GPSIRID.c	/^static char PltfrmID[5];$/;"	v	file:
PortClrCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PortClrCmd(CmdInfoPtr cip)					PICO_CALL(PortClrCmd);$/;"	v
PortMirrorCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PortMirrorCmd(CmdInfoPtr cip)				PICO_CALL(PortMirrorCmd);$/;"	v
PortReadCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PortReadCmd(CmdInfoPtr cip)				PICO_CALL(PortReadCmd);$/;"	v
PortSetCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PortSetCmd(CmdInfoPtr cip)					PICO_CALL(PortSetCmd);$/;"	v
PortToggleCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PortToggleCmd(CmdInfoPtr cip)				PICO_CALL(PortToggleCmd);$/;"	v
PowerOn_GPS	MPC/GPSIRID/GPSIRID.c	/^bool PowerOn_GPS() {$/;"	f
PowerOn_GPS	links/GPSIRID.c	/^bool PowerOn_GPS() {$/;"	f
PowerParameters	MPC/ADS/ADS.h	/^} PowerParameters;/;"	t	typeref:struct:__anon12
PowerParameters	links/ADS.h	/^} PowerParameters;/;"	t	typeref:struct:__anon2
PowerSettings	MPC/MPC3.3/Settings.c	/^Settings PowerSettings[] = {BATTERYLOGGER_NAME,$/;"	v
PowerSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings PowerSettings[] = {BATTERYLOGGER_NAME,$/;"	v
PowerSettings	links/Settings.c	/^Settings PowerSettings[] = {BATTERYLOGGER_NAME,$/;"	v
Power_Monitor	MPC/ADS/ADS.c	/^float Power_Monitor(ulong totaltime, int filehandle, ulong *LoggingTime) {$/;"	f
Power_Monitor	links/ADS.c	/^float Power_Monitor(ulong totaltime, int filehandle, ulong *LoggingTime) {$/;"	f
PreRun	MPC/MPC3.3/MPC.c	/^void PreRun(void) {$/;"	f
PreRun	MPC/MPC_Global/MPC.c	/^void PreRun(void) {$/;"	f
PreRun	SG/s.c	/^void PreRun(void) {$/;"	f
PreRun	links/MPC.c	/^void PreRun(void) {$/;"	f
Prev_Depth	SG/Seaglider.c	/^float Prev_Depth;$/;"	v
PrintSystemStatus	LARA/LARA.c	/^char *PrintSystemStatus() {$/;"	f
PrintSystemStatus	links/LARA.c	/^char *PrintSystemStatus() {$/;"	f
ProgramFinished	CSACCom/CSACComTest.c	/^bool ProgramFinished = false;$/;"	v
ProjID	MPC/GPSIRID/GPSIRID.c	/^static char ProjID[5];$/;"	v	file:
ProjID	links/GPSIRID.c	/^static char ProjID[5];$/;"	v	file:
PromptCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*PromptCmd(CmdInfoPtr cip)					PICO_CALL(PromptCmd);$/;"	v
Protected	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum	{ Visible, Protected } SCSDataType;$/;"	e	enum:ResetResume::__anon96
PutInSleepMode	AUH/AUH.c	/^bool PutInSleepMode;$/;"	v
PutInSleepMode	LARA/LARA.c	/^bool PutInSleepMode = false;$/;"	v
PutInSleepMode	SG/Seaglider.c	/^bool PutInSleepMode;$/;"	v
PutInSleepMode	SG/s.c	/^bool PutInSleepMode;$/;"	v
PutInSleepMode	links/LARA.c	/^bool PutInSleepMode = false;$/;"	v
PwrOff	SG/Seaglider.c	/^ulong PwrOn, PwrOff;$/;"	v
PwrOn	SG/Seaglider.c	/^ulong PwrOn, PwrOff;$/;"	v
QCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		QCR[16];	\/\/ $YFFD40  $YFFD4F Command RAM [S\/U]$/;"	m	struct:__anon41
QCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		QCR[16];	\/\/ $YFFD40  $YFFD4F Command RAM [S\/U]$/;"	m	struct:__anon45
QILR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		QILR;		\/\/ $YFFC04 QSM Interrupt Level Register [S]$/;"	m	struct:__anon41
QILR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		QILR;		\/\/ $YFFC04 QSM Interrupt Level Register [S]$/;"	m	struct:__anon45
QIVR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		QIVR;		\/\/ $YFFC05 QSM Interrupt Vector Register [S]$/;"	m	struct:__anon41
QIVR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		QIVR;		\/\/ $YFFC05 QSM Interrupt Vector Register [S]$/;"	m	struct:__anon45
QOM	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	QOM		= 0x8,	\/\/		49	Queued Output Match$/;"	e	enum:__anon112
QPB	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	} QPB;$/;"	t	typeref:struct:__anon71
QPBClearBusy	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^void	*QPBClearBusy(void)							PICO_CALL(QPBClearBusy);$/;"	v
QPBDev	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	} QPBDev;$/;"	t	typeref:struct:qpbDev
QPBFreeSlot	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^void	QPBFreeSlot(QPBDev *qbpd)					PICO_CALL(QPBFreeSlot);$/;"	v
QPBInitSlot	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^QPB		*QPBInitSlot(QPBDev *qbpd)					PICO_CALL(QPBInitSlot);$/;"	v
QPBLockSlot	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^bool	QPBLockSlot(QPB *qpb)						PICO_CALL(QPBLockSlot);$/;"	v
QPBSLOTS	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	84;"	d
QPBSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^			ushort count, ushort *spidata)			PICO_CALL(QPBSetup);$/;"	v
QPBTestBusy	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^QPB		*QPBTestBusy(void)							PICO_CALL(QPBTestBusy);$/;"	v
QPBTestLocked	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^QPB		*QPBTestLocked(void)						PICO_CALL(QPBTestLocked);$/;"	v
QPBTransact	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^			ushort count, ushort *spidata)			PICO_CALL(QPBTransact);$/;"	v
QPBUnlockSlot	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^bool	QPBUnlockSlot(QPB *qpb)						PICO_CALL(QPBUnlockSlot);$/;"	v
QRR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		QRR[16];	\/\/ $YFFD00  $YFFD1F Receive RAM [S\/U]$/;"	m	struct:__anon41
QRR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		QRR[16];	\/\/ $YFFD00  $YFFD1F Receive RAM [S\/U]$/;"	m	struct:__anon45
QR_BUF_LEN	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	114;"	d
QRchar	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			char *reply, char *instr, bool uc)		PICO_CALL(QRchar);$/;"	v
QRconfirm	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			bool crok)								PICO_CALL(QRconfirm);$/;"	v
QRdate	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			bool y4d, bool crok, struct tm *tp)		PICO_CALL(QRdate);$/;"	v
QRdatetime	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			bool y4d, bool crok, struct tm *tp)		PICO_CALL(QRdatetime);$/;"	v
QRdouble	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			double *value, double min, double max)	PICO_CALL(QRdouble);$/;"	v
QRfloat	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			float *value, float min, float max)		PICO_CALL(QRfloat);$/;"	v
QRlong	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			long *value, long min, long max)		PICO_CALL(QRlong);$/;"	v
QRshort	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			short *value, short min, short max)		PICO_CALL(QRshort);$/;"	v
QRstring	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			char *strbuf, short len)				PICO_CALL(QRstring);$/;"	v
QRtime	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			bool crok, struct tm *tp)				PICO_CALL(QRtime);$/;"	v
QRulong	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			ulong *value, ulong min, ulong max)		PICO_CALL(QRulong);$/;"	v
QRushort	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			ushort *value, ushort min, ushort max)	PICO_CALL(QRushort);$/;"	v
QSLOT_SPV	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	87;"	d
QSMCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		QSMCR;		\/\/ $YFFC00 QSM Module Configuration Register [S]$/;"	m	struct:__anon41
QSMCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		QSMCR;		\/\/ $YFFC00 QSM Module Configuration Register [S]$/;"	m	struct:__anon45
QSM_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	52;"	d
QSM_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	54;"	d
QSM_DEF_IARB	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	443;"	d
QSM_SCI_DEF_IPL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	445;"	d
QSM_SPI_DEF_IPL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	444;"	d
QTEST	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		QTEST;		\/\/ $YFFC02 QSM Test Register [S]$/;"	m	struct:__anon41
QTEST	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		QTEST;		\/\/ $YFFC02 QSM Test Register [S]$/;"	m	struct:__anon45
QTR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		QTR[16];	\/\/ $YFFD20  $YFFD3F Transmit RAM [S\/U]$/;"	m	struct:__anon41
QTR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		QTR[16];	\/\/ $YFFD20  $YFFD3F Transmit RAM [S\/U]$/;"	m	struct:__anon45
R16FRCH	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		R16FRCH;	\/\/ $YFF484 RTCSM16 32-Bit Free-Running Counter High $/;"	m	struct:__anon46
R16FRCL	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		R16FRCL;	\/\/ $YFF486 RTCSM16 32-Bit Free-Running Counter Low $/;"	m	struct:__anon46
R16PRR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		R16PRR;		\/\/ $YFF482 RTCSM16 Prescaler Register $/;"	m	struct:__anon46
RAM32	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		RAM32[32];	\/\/ $YFF500  $YFF51E RAMSM32 $/;"	m	struct:__anon46
RAM36	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		RAM36[32];	\/\/ $YFF520  $YFF53E RAMSM36 $/;"	m	struct:__anon46
RAMSM_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	66;"	d
RAMSize	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ulong	RAMSize;			\/\/ size of SRAM in bytes$/;"	m	struct:__anon73
RAM_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	51;"	d
RAM_END_ADDR	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	108;"	d
RAND_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	15;"	d
RAOB	RAOS/RAOB/PLATFORM.h	7;"	d
RAOT	RAOS/RAOT/PLATFORM.h	6;"	d
REALTIME	AUH/PLATFORM.h	18;"	d
REALTIME	LARA/PLATFORM.h	51;"	d
REALTIME	RAOS/RAOB/PLATFORM.h	22;"	d
REALTIME	RAOS/RAOT/PLATFORM.h	22;"	d
REALTIME	links/PLATFORM.h	51;"	d
RECOVERY	MPC/WINCH/Winch.h	/^  short RECOVERY; \/\/ If 1, call in repeatedly @ specified interval. 'A' reset to$/;"	m	struct:__anon22
RECOVERY	links/Winch.h	/^  short RECOVERY; \/\/ If 1, call in repeatedly @ specified interval. 'A' reset to$/;"	m	struct:__anon9
REST	MPC/GPSIRID/GPSIRID.h	/^  short REST;     \/\/ Rest period for Iridium to call again$/;"	m	struct:__anon15
REST	links/GPSIRID.h	/^  short REST;     \/\/ Rest period for Iridium to call again$/;"	m	struct:__anon4
RMDirCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*RMDirCmd(CmdInfoPtr cip)					PICO_CALL(RMDirCmd);$/;"	v
RRATE	MPC/WINCH/Winch.h	/^  short RRATE;  \/\/ Velocity in meters\/minute of the rise (ascent) rate$/;"	m	struct:__anon22
RRATE	links/Winch.h	/^  short RRATE;  \/\/ Velocity in meters\/minute of the rise (ascent) rate$/;"	m	struct:__anon9
RSR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		RSR;		\/\/ $YFFA07 Reset Status Register [S]$/;"	m	struct:__anon40
RSR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		RSR;		\/\/ $YFFA07 Reset Status Register [S]$/;"	m	struct:__anon44
RTC16SIC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		RTC16SIC;	\/\/ $YFF480 RTCSM16 Status\/Interrupt\/Control Register $/;"	m	struct:__anon46
RTCCSACSync	CSACCom/CSACComTest.c	/^void RTCCSACSync(ulong secs, short detect) {$/;"	f
RTCDelayMicroSeconds	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^bool	RTCDelayMicroSeconds(ulong us)				BIOS_CALL(RTCDelayMicroSeconds);$/;"	v
RTCElapsedTime	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^ulong	RTCElapsedTime(RTCTimer *rt)				BIOS_CALL(RTCElapsedTime);$/;"	v
RTCElapsedTimerSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^void	RTCElapsedTimerSetup(RTCTimer *rt)			BIOS_CALL(RTCElapsedTimerSetup);$/;"	v
RTCGetTime	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^ulong	RTCGetTime(ulong *secs, ushort *ticks)		BIOS_CALL(RTCGetTime);$/;"	v
RTCSetTime	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^void	RTCSetTime(ulong secs, ushort ticks)		BIOS_CALL(RTCSetTime);$/;"	v
RTCTickfCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ulong	RTCTickfCount;		\/\/ one second tick flag from RTC$/;"	m	struct:__anon73
RTCTimer	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	}	RTCTimer;$/;"	t	typeref:struct:__anon111
RTC_ERR_TRAP	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, RTC_ERR_TRAP				\/\/ 3 for detecting RTC off lockup errors$/;"	e	enum:__anon68
RTCchrCompat	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	RTCchrCompat =	0,		\/\/ default is compatible with all pre-2.2.2.6 releases$/;"	e	enum:ResetResume::__anon83
RTCchrRunLowHi	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	RTCchrRunLowHi =0x40,	\/\/ Run all chores at PIT intReqLevel (default: 6)$/;"	e	enum:ResetResume::__anon83
RTCchrSkipLow	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	RTCchrSkipLow =	0x20,	\/\/ Only run chores >= current mask level$/;"	e	enum:ResetResume::__anon83
RTCchrTrapInv	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	RTCchrTrapInv =	0x80	\/\/ Take TRAP 5 on possible priority inversions$/;"	e	enum:ResetResume::__anon83
RTCtm	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} RTCtm;	\/\/ same as ANSI struct tm$/;"	t	struct:ResetResume	typeref:struct:ResetResume::rtctm
RTS	AUH/PLATFORM.h	26;"	d
RTS	AUH/PLATFORM.h	28;"	d
RTS	CTDCom/PLATFORM.h	66;"	d
RTS	CTDCom/PLATFORM.h	68;"	d
RTS	LARA/PLATFORM.h	84;"	d
RTS	LARA/PLATFORM.h	86;"	d
RTS	RAOS/RAOB/PLATFORM.h	52;"	d
RTS	RAOS/RAOB/PLATFORM.h	54;"	d
RTS	RAOS/RAOT/PLATFORM.h	47;"	d
RTS	RAOS/RAOT/PLATFORM.h	49;"	d
RTS	SG/PLATFORM.h	25;"	d
RTS	SG/PLATFORM.h	27;"	d
RTS	links/PLATFORM.h	84;"	d
RTS	links/PLATFORM.h	86;"	d
RX	CSACCom/CSACComTest.c	47;"	d	file:
ReadyToUpload	SG/Seaglider.c	/^bool ReadyToUpload;$/;"	v
RecallTimeout	MPC/GPSIRID/GPSIRID.c	55;"	d	file:
RecallTimeout	links/GPSIRID.c	55;"	d	file:
Receive_Command	MPC/GPSIRID/GPSIRID.c	/^int Receive_Command(int len) {$/;"	f
Receive_Command	links/GPSIRID.c	/^int Receive_Command(int len) {$/;"	f
RemCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*RemCmd(CmdInfoPtr cip)						PICO_CALL(RemCmd);$/;"	v
RenCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*RenCmd(CmdInfoPtr cip)						PICO_CALL(RenCmd);$/;"	v
ResResData	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^struct ResResData$/;"	s
ResendCount	MPC/AMODEM/AModem.c	/^int ResendCount = 0;$/;"	v
ResendRequest	MPC/AMODEM/AModem.c	/^int ResendRequest = 0;$/;"	v
ResetCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ResetCmd(CmdInfoPtr cip)					PICO_CALL(ResetCmd);$/;"	v
ResetDefaultSettings	MPC/MPC3.3/Settings.c	/^void ResetDefaultSettings(Settings *VEESettings) {$/;"	f
ResetDefaultSettings	MPC/MPC_SETTINGS/Settings.c	/^void ResetDefaultSettings(Settings *VEESettings) {$/;"	f
ResetDefaultSettings	links/Settings.c	/^void ResetDefaultSettings(Settings *VEESettings) {$/;"	f
ResetResume	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	}	ResetResume	:	MAGIC_RESUME_RAM;	\/\/ BIOS->PBM communications$/;"	s
ResetToPBMCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ResetToPBMCmd(CmdInfoPtr cip)				PICO_CALL(ResetToPBMCmd);$/;"	v
Reset_ADCounter	MPC/ADS/ADS.c	/^void Reset_ADCounter() { ADCounter = 0; }$/;"	f
Reset_ADCounter	links/ADS.c	/^void Reset_ADCounter() { ADCounter = 0; }$/;"	f
Return_ADSTIME	MPC/ADS/ADS.c	/^ushort Return_ADSTIME() { return ADSTIME; }$/;"	f
Return_ADSTIME	links/ADS.c	/^ushort Return_ADSTIME() { return ADSTIME; }$/;"	f
RxD_BOV_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_BOV_MASK	= 0x0800	\/\/ Buffer Overflow Flag$/;"	e	enum:__anon107
RxD_DATA7_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_DATA7_MASK= 0x007F	\/\/ Receive Data, 7 Bits (ASCII)$/;"	e	enum:__anon107
RxD_DATA8_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_DATA8_MASK= 0x00FF	\/\/ Receive Data, 8 Bits$/;"	e	enum:__anon107
RxD_DATA9_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_DATA9_MASK= 0x01FF	\/\/ Receive Data, 9 Bits$/;"	e	enum:__anon107
RxD_ERR_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_ERR_MASK	= 0xF800	\/\/ Any Error Flags$/;"	e	enum:__anon107
RxD_FE_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_FE_MASK	= 0x2000	\/\/ Framing Error Flag$/;"	e	enum:__anon107
RxD_NF_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_NF_MASK	= 0x4000	\/\/ Noise Error Flag$/;"	e	enum:__anon107
RxD_NO_DATA	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_NO_DATA	= 0xFCFF	\/\/ Return value for no data available$/;"	e	enum:__anon107
RxD_OR_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	  RxD_OR_MASK	= 0x8000	\/\/ Overrun Error Flag$/;"	e	enum:__anon107
RxD_PF_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_PF_MASK	= 0x1000	\/\/ Parity Error Flag$/;"	e	enum:__anon107
RxD_RPTF_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_RPTF_MASK	= 0x0200	\/\/ Repeat Filter Call Flag (user sets)$/;"	e	enum:__anon107
RxD_TOSS_MASK	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	, RxD_TOSS_MASK	= 0x0400	\/\/ Throw Away Flag (user sets)$/;"	e	enum:__anon107
RxTIMEOUT	CSACCom/CSACComTest.c	53;"	d	file:
S12DATA	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S12DATA;	\/\/ $YFF462 SASM12 Data Register A $/;"	m	struct:__anon46
S12DATB	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S12DATB;	\/\/ $YFF466 SASM12 Data Register B $/;"	m	struct:__anon46
S14DATA	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S14DATA;	\/\/ $YFF472 SASM14 Data Register A $/;"	m	struct:__anon46
S14DATB	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S14DATB;	\/\/ $YFF476 SASM14 Data Register B $/;"	m	struct:__anon46
S18DATA	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S18DATA;	\/\/ $YFF492 SASM18 Data Register A $/;"	m	struct:__anon46
S18DATB	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S18DATB;	\/\/ $YFF496 SASM18 Data Register B $/;"	m	struct:__anon46
S24DATA	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S24DATA;	\/\/ $YFF4C2 SASM24 Data Register A $/;"	m	struct:__anon46
S24DATB	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		S24DATB;	\/\/ $YFF4C6 SASM24 Data Register B $/;"	m	struct:__anon46
SAMPLES	MPC/ADS/ADS.c	/^ushort SAMPLES;$/;"	v
SAMPLES	links/ADS.c	/^ushort SAMPLES;$/;"	v
SASM12A	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM12A = 12,	SASM12B = 13,	SASM14A = 14,	SASM14B = 15,$/;"	e	enum:__anon49
SASM12B	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM12A = 12,	SASM12B = 13,	SASM14A = 14,	SASM14B = 15,$/;"	e	enum:__anon49
SASM14A	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM12A = 12,	SASM12B = 13,	SASM14A = 14,	SASM14B = 15,$/;"	e	enum:__anon49
SASM14B	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM12A = 12,	SASM12B = 13,	SASM14A = 14,	SASM14B = 15,$/;"	e	enum:__anon49
SASM18A	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM18A = 18,	SASM18B = 19,	SASM24A = 24,	SASM24B = 25$/;"	e	enum:__anon49
SASM18B	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM18A = 18,	SASM18B = 19,	SASM24A = 24,	SASM24B = 25$/;"	e	enum:__anon49
SASM24A	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM18A = 18,	SASM18B = 19,	SASM24A = 24,	SASM24B = 25$/;"	e	enum:__anon49
SASM24B	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASM18A = 18,	SASM18B = 19,	SASM24A = 24,	SASM24B = 25$/;"	e	enum:__anon49
SASMInCap	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASMInCap, SASMOutPort, SASMOutCompare,	SASMOutTogg } SASMModeID;$/;"	e	enum:__anon54
SASMModeID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASMInCap, SASMOutPort, SASMOutCompare,	SASMOutTogg } SASMModeID;$/;"	t	typeref:enum:__anon54
SASMOutCompare	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASMInCap, SASMOutPort, SASMOutCompare,	SASMOutTogg } SASMModeID;$/;"	e	enum:__anon54
SASMOutPort	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASMInCap, SASMOutPort, SASMOutCompare,	SASMOutTogg } SASMModeID;$/;"	e	enum:__anon54
SASMOutTogg	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	SASMInCap, SASMOutPort, SASMOutCompare,	SASMOutTogg } SASMModeID;$/;"	e	enum:__anon54
SB39	bench/passthru/cfxmain.c	/^TUPort *SB39;                                 \/\/SB39 TD Tuport$/;"	v
SB39Data	bench/passthru/main.c	/^void SB39Data() {$/;"	f
SB39PWR	bench/passthru/main.c	48;"	d	file:
SB39Port	bench/passthru/main.c	/^TUPort *SB39Port;                 \/\/ SB39 TD TUport$/;"	v
SB39RX	bench/passthru/main.c	49;"	d	file:
SB39TX	bench/passthru/main.c	50;"	d	file:
SB39data	bench/passthru/cfxmain.c	/^static char *SB39data;         \/\/Section of received input that is legitimate data to process$/;"	v	file:
SB39receive	bench/passthru/cfxmain.c	/^static char *SB39receive;      \/\/Pointer of received input from CTD$/;"	v	file:
SB39receive	bench/passthru/main.c	/^static char *SB39receive; \/\/ Pointer of received input from SB39 TD$/;"	v	file:
SB39send	bench/passthru/main.c	/^static char *SB39send;    \/\/ Section to send to LARA main$/;"	v	file:
SBE19	MPC/CTD/CTD.h	1;"	d
SBE19	links/CTD.h	1;"	d
SBRAM_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	51;"	d
SCB_DEFAULTS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1255;"	d
SCB_DEFAULT_CS10_ADDR	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1257;"	d
SCB_DEFAULT_CS8_ADDR	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1256;"	d
SCB_DEFAULT_NS_ACCESS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1258;"	d
SCB_MAX_CARDS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1259;"	d
SCB_MAX_HALF	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1260;"	d
SCCR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SCCR0;		\/\/ $YFFC08 SCI Control 0 Register [S\/U]$/;"	m	struct:__anon41
SCCR0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SCCR0;		\/\/ $YFFC08 SCI Control 0 Register [S\/U]$/;"	m	struct:__anon45
SCCR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SCCR1;		\/\/ $YFFC0A SCI Control 1 Register [S\/U]$/;"	m	struct:__anon41
SCCR1	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SCCR1;		\/\/ $YFFC0A SCI Control 1 Register [S\/U]$/;"	m	struct:__anon45
SCDR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SCDR;		\/\/ $YFFC0E SCI Data Register [S\/U]$/;"	m	struct:__anon41
SCDR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SCDR;		\/\/ $YFFC0E SCI Data Register [S\/U]$/;"	m	struct:__anon45
SCHAR_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	16;"	d
SCHAR_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	17;"	d
SCIConfigure	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^				bool autoTiming)					BIOS_CALL(SCIConfigure);$/;"	v
SCIGetConfig	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^long	SCIGetConfig(long *baudPtr, char *parityPtr)BIOS_CALL(SCIGetConfig);$/;"	v
SCIRxBreak	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	SCIRxBreak(short millisecs)					BIOS_CALL(SCIRxBreak);$/;"	v
SCIRxFlush	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCIRxFlush(void)							BIOS_CALL(SCIRxFlush);$/;"	v
SCIRxGetByte	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^ushort	SCIRxGetByte(bool block)					BIOS_CALL(SCIRxGetByte);$/;"	v
SCIRxGetChar	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	SCIRxGetChar(void)							BIOS_CALL(SCIRxGetChar);$/;"	v
SCIRxGetCharWithTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	SCIRxGetCharWithTimeout(short millisecs)	BIOS_CALL(SCIRxGetCharWithTimeout);$/;"	v
SCIRxHandshake	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			char xon, char xoff)					BIOS_CALL(SCIRxHandshake);$/;"	v
SCIRxQueuedCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	SCIRxQueuedCount(void)						BIOS_CALL(SCIRxQueuedCount);$/;"	v
SCIRxSetBuffered	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCIRxSetBuffered(bool buffered)				BIOS_CALL(SCIRxSetBuffered);$/;"	v
SCIRxTxIdle	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	SCIRxTxIdle(void)							BIOS_CALL(SCIRxTxIdle);$/;"	v
SCITxBreak	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCITxBreak(short millisecs)					BIOS_CALL(SCITxBreak);$/;"	v
SCITxFlush	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCITxFlush(void)							BIOS_CALL(SCITxFlush);$/;"	v
SCITxHandshake	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			char xon, char xoff)					BIOS_CALL(SCITxHandshake);$/;"	v
SCITxPutByte	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^bool	SCITxPutByte(ushort data, bool block)		BIOS_CALL(SCITxPutByte);$/;"	v
SCITxPutChar	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCITxPutChar(ushort data)					BIOS_CALL(SCITxPutChar);$/;"	v
SCITxQueuedCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	SCITxQueuedCount(void)						BIOS_CALL(SCITxQueuedCount);$/;"	v
SCITxSetBuffered	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCITxSetBuffered(bool buffered)				BIOS_CALL(SCITxSetBuffered);$/;"	v
SCITxWaitCompletion	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	SCITxWaitCompletion(void)					BIOS_CALL(SCITxWaitCompletion);$/;"	v
SCI_ERR_TRAP	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, SCI_ERR_TRAP				\/\/ 2 for detecting SCI receive errors$/;"	e	enum:__anon68
SCK	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, SCK	= 16	\/\/ SPI Serial Clock		I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon57
SCK	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, SCK	= 16	\/\/ SPI Serial Clock		I\/O		GPIO\/QSPI		I?	O+$/;"	e	enum:__anon99
SCSAD2	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum { SCSAD2, SCSAD3 } SCS_ADCH;	\/\/ for A-D reads$/;"	e	enum:ResetResume::__anon97
SCSAD3	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum { SCSAD2, SCSAD3 } SCS_ADCH;	\/\/ for A-D reads$/;"	e	enum:ResetResume::__anon97
SCSDataSrc	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum	{ PIIData, OEMData } SCSDataSrc;$/;"	t	struct:ResetResume	typeref:enum:ResetResume::__anon95
SCSDataType	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum	{ Visible, Protected } SCSDataType;$/;"	t	struct:ResetResume	typeref:enum:ResetResume::__anon96
SCSDevice	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef	union { struct { ushort id; ushort sn; }; ulong ref; } SCSDevice;$/;"	t	struct:ResetResume	typeref:union:ResetResume::__anon92
SCSR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SCSR;		\/\/ $YFFC0C SCI Status Register [S\/U]$/;"	m	struct:__anon41
SCSR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SCSR;		\/\/ $YFFC0C SCI Status Register [S\/U]$/;"	m	struct:__anon45
SCS_ADCH	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum { SCSAD2, SCSAD3 } SCS_ADCH;	\/\/ for A-D reads$/;"	t	struct:ResetResume	typeref:enum:ResetResume::__anon97
SCS_ALL_DEVS_REF	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1294;"	d
SCS_STD_MAX_DEVS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1291;"	d
SEAG	SG/Seaglider.c	/^SeagliderParameters SEAG;$/;"	v
SEAGLIDER	SG/PLATFORM.h	17;"	d
SEAGSettings	MPC/MPC3.3/Settings.c	/^Settings SEAGSettings[] = {POWERONDEPTH_NAME,$/;"	v
SEAGSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings SEAGSettings[] = {POWERONDEPTH_NAME,$/;"	v
SEAGSettings	links/Settings.c	/^Settings SEAGSettings[] = {POWERONDEPTH_NAME,$/;"	v
SEEK_CUR	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	16;"	d
SEEK_END	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	17;"	d
SEEK_SET	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	18;"	d
SG	SG/s.c	/^SGData SG;$/;"	v
SGBAUD	MPC/TUPORT/TUPort.h	22;"	d
SGBAUD	SG/Seaglider.c	100;"	d	file:
SGGetSettings	SG/s.c	/^void SGGetSettings(void) {$/;"	f
SGLR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SGLR;		\/\/ $YFFE24	Service Grant Latch Register [S]$/;"	m	struct:__anon42
SGPort	MPC/TUPORT/TUPort.c	/^TUPort *SGPort;$/;"	v
SGPort	SG/Seaglider.c	/^TUPort *SGPort;$/;"	v
SGSystemStart	SG/s.c	/^void SGSystemStart() {$/;"	f
SG_Data	SG/Seaglider.c	/^int SG_Data() {$/;"	f
SG_Depth_Check	SG/Seaglider.c	/^int SG_Depth_Check() {$/;"	f
SG_STATUS	SG/Seaglider.c	/^short SG_STATUS;$/;"	v
SHRT_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	18;"	d
SHRT_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	19;"	d
SIC12A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC12A;		\/\/ $YFF460 SASM12 Status\/Interrupt\/Control Register A $/;"	m	struct:__anon46
SIC12B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC12B;		\/\/ $YFF464 SASM12 Status\/Interrupt\/Control Register B $/;"	m	struct:__anon46
SIC14A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC14A;		\/\/ $YFF470 SASM14 Status\/Interrupt\/Control Register A $/;"	m	struct:__anon46
SIC14B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC14B;		\/\/ $YFF474 SASM14 Status\/Interrupt\/Control Register B $/;"	m	struct:__anon46
SIC18A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC18A;		\/\/ $YFF490 SASM18 Status\/Interrupt\/Control Register A $/;"	m	struct:__anon46
SIC18B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC18B;		\/\/ $YFF494 SASM18 Status\/Interrupt\/Control Register B $/;"	m	struct:__anon46
SIC24A	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC24A;		\/\/ $YFF4C0 SASM24 Status\/Interrupt\/Control Register A $/;"	m	struct:__anon46
SIC24B	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIC24B;		\/\/ $YFF4C4 SASM24 Status\/Interrupt\/Control Register B $/;"	m	struct:__anon46
SIGABRT	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	8;"	d
SIGBREAK	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	14;"	d
SIGFPE	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	9;"	d
SIGILL	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	10;"	d
SIGINT	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	11;"	d
SIGSEGV	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	12;"	d
SIGTERM	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	13;"	d
SIG_DFL	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	16;"	d
SIG_ERR	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	17;"	d
SIG_IGN	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	18;"	d
SIMLCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SIMLCR;		\/\/ $YFFA00 SIML Module Configuration Register [S]$/;"	m	struct:__anon40
SIMLCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIMLCR;		\/\/ $YFFA00 SIML Module Configuration Register [S]$/;"	m	struct:__anon44
SIMLTR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SIMLTR;		\/\/ $YFFA02 SIML Test Register [S]$/;"	m	struct:__anon40
SIMLTR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIMLTR;		\/\/ $YFFA02 SIML Test Register [S]$/;"	m	struct:__anon44
SIMLTRE	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SIMLTRE;	\/\/ $YFFA08 SIML Test Register E [S]$/;"	m	struct:__anon40
SIMLTRE	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SIMLTRE;	\/\/ $YFFA08 SIML Test Register E [S]$/;"	m	struct:__anon44
SIML_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	50;"	d
SIML_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	53;"	d
SIM_DEF_IARB	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	438;"	d
SIM_PITR_DEF_IPL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	439;"	d
SIOP	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	SIOP	= 0x5,	\/\/		39	2\/3-Wire Synchronous Serial Input\/Output Port$/;"	e	enum:__anon112
SPCR0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SPCR0;		\/\/ $YFFC18 SPI Control Register 0 [S\/U]$/;"	m	struct:__anon41
SPCR0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SPCR0;		\/\/ $YFFC18 SPI Control Register 0 [S\/U]$/;"	m	struct:__anon45
SPCR1	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SPCR1;		\/\/ $YFFC1A SPI Control Register 1 [S\/U]$/;"	m	struct:__anon41
SPCR1	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SPCR1;		\/\/ $YFFC1A SPI Control Register 1 [S\/U]$/;"	m	struct:__anon45
SPCR2	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SPCR2;		\/\/ $YFFC1C SPI Control Register 2 [S\/U]$/;"	m	struct:__anon41
SPCR2	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SPCR2;		\/\/ $YFFC1C SPI Control Register 2 [S\/U]$/;"	m	struct:__anon45
SPCR3	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		SPCR3;		\/\/ $YFFC1E SPI Control Register 3 [S\/U]$/;"	m	struct:__anon41
SPCR3	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		SPCR3;		\/\/ $YFFC1E SPI Control Register 3 [S\/U]$/;"	m	struct:__anon45
SPSR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		SPSR;		\/\/ $YFFC1F SPI Status Register [S\/U]$/;"	m	struct:__anon41
SPSR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		SPSR;		\/\/ $YFFC1F SPI Status Register [S\/U]$/;"	m	struct:__anon45
SPVCardFlag	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} SPVCardFlag; $/;"	t	struct:ResetResume	typeref:enum:ResetResume::__anon98
SSDCapf	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef short 	SSDCapf(void *iodvr, ulong *sectors, ushort *spt,$/;"	t	struct:ResetResume
SSDChkf	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef bool 	SSDChkf(void *iodvr);$/;"	t	struct:ResetResume
SSDRdf	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef short 	SSDRdf(void *iodvr, ulong sector, void *buffer, short count);$/;"	t	struct:ResetResume
SSDWrf	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef short 	SSDWrf(void *iodvr, ulong sector, void *buffer, short count);$/;"	t	struct:ResetResume
SSD_FIRST_DEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1351;"	d
SSD_LAST_DEV	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1352;"	d
SSD_MAX_DEVNAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1354;"	d
SSD_MAX_DEVS	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	1353;"	d
STARTDEPTH	CTDCom/cfxmain.c	/^int STARTDEPTH;$/;"	v
STARTDEPTH_DEFAULT	CTDCom/cfxmain.c	59;"	d	file:
STARTDEPTH_DESC	CTDCom/cfxmain.c	60;"	d	file:
STARTDEPTH_NAME	CTDCom/cfxmain.c	58;"	d	file:
STARTMAX	MPC/MPC3.3/MPC_Global.h	/^  short STARTMAX; \/\/-s$/;"	m	struct:__anon16
STARTMAX	MPC/MPC_Global/MPC_Global.h	/^  short STARTMAX; \/\/-s$/;"	m	struct:__anon19
STARTMAX	links/MPC_Global.h	/^  short STARTMAX; \/\/-s$/;"	m	struct:__anon5
STARTMAX_DEFAULT	MPC/MPC3.3/Settings.h	57;"	d
STARTMAX_DEFAULT	MPC/MPC_SETTINGS/Settings.h	48;"	d
STARTMAX_DEFAULT	links/Settings.h	48;"	d
STARTMAX_DESC	MPC/MPC3.3/Settings.h	58;"	d
STARTMAX_DESC	MPC/MPC_SETTINGS/Settings.h	49;"	d
STARTMAX_DESC	links/Settings.h	49;"	d
STARTMAX_NAME	MPC/MPC3.3/Settings.h	55;"	d
STARTMAX_NAME	MPC/MPC_SETTINGS/Settings.h	46;"	d
STARTMAX_NAME	links/Settings.h	46;"	d
STARTUPS	MPC/MPC3.3/MPC_Global.h	/^  short STARTUPS;$/;"	m	struct:__anon16
STARTUPS	MPC/MPC_Global/MPC_Global.h	/^  short STARTUPS;$/;"	m	struct:__anon19
STARTUPS	links/MPC_Global.h	/^  short STARTUPS;$/;"	m	struct:__anon5
STARTUPS_DEFAULT	MPC/MPC3.3/Settings.h	49;"	d
STARTUPS_DEFAULT	MPC/MPC_SETTINGS/Settings.h	42;"	d
STARTUPS_DEFAULT	links/Settings.h	42;"	d
STARTUPS_DESC	MPC/MPC3.3/Settings.h	51;"	d
STARTUPS_DESC	MPC/MPC_SETTINGS/Settings.h	44;"	d
STARTUPS_DESC	links/Settings.h	44;"	d
STARTUPS_NAME	MPC/MPC3.3/Settings.h	48;"	d
STARTUPS_NAME	MPC/MPC_SETTINGS/Settings.h	41;"	d
STARTUPS_NAME	links/Settings.h	41;"	d
STATUS	LARA/PLATFORM.h	/^  short STATUS;$/;"	m	struct:__anon1
STATUS	links/PLATFORM.h	/^  short STATUS;$/;"	m	struct:__anon7
STOPCALLS	MPC/WINCH/Winch.h	/^  short STOPCALLS;$/;"	m	struct:__anon23
STOPCALLS	links/Winch.h	/^  short STOPCALLS;$/;"	m	struct:__anon10
STOPRCV	MPC/WINCH/Winch.h	/^  short STOPRCV;$/;"	m	struct:__anon23
STOPRCV	links/Winch.h	/^  short STOPRCV;$/;"	m	struct:__anon10
SURFACED	LARA/PLATFORM.h	/^  bool SURFACED; \/\/ Set to true when Antenna is estimated to be protruding from$/;"	m	struct:__anon1
SURFACED	links/PLATFORM.h	/^  bool SURFACED; \/\/ Set to true when Antenna is estimated to be protruding from$/;"	m	struct:__anon7
SWSR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		SWSR;		\/\/ $YFFA27 Software Service [S]$/;"	m	struct:__anon40
SWSR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		SWSR;		\/\/ $YFFA27 Software Service [S]$/;"	m	struct:__anon44
SYNCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		SYNCR;		\/\/ $YFFA04 Clock Synthesizer Control Register [S]$/;"	m	struct:__anon40
SYNCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		SYNCR;		\/\/ $YFFA04 Clock Synthesizer Control Register [S]$/;"	m	struct:__anon44
SYPCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		SYPCR;		\/\/ $YFFA21 System Protection Control [S]$/;"	m	struct:__anon40
SYPCR	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		SYPCR;		\/\/ $YFFA21 System Protection Control [S]$/;"	m	struct:__anon44
SYPDEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { SYPDEFAULT = (WDTOff | HaltMonEnable | BusMonEnable | BMT32) };$/;"	e	enum:ResetResume::__anon76
SYSCLK	AUH/PLATFORM.h	71;"	d
SYSCLK	CTDCom/PLATFORM.h	35;"	d
SYSCLK	LARA/PLATFORM.h	65;"	d
SYSCLK	RAOS/RAOB/PLATFORM.h	33;"	d
SYSCLK	RAOS/RAOT/PLATFORM.h	33;"	d
SYSCLK	SG/PLATFORM.h	56;"	d
SYSCLK	SeagliderCom/cfxmain.c	38;"	d	file:
SYSCLK	bench/passthru/main.c	67;"	d	file:
SYSCLK	links/PLATFORM.h	65;"	d
SYSSettings	MPC/MPC3.3/Settings.c	/^Settings SYSSettings[] = {PROG_NAME,$/;"	v
SYSSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings SYSSettings[] = {PROG_NAME,$/;"	v
SYSSettings	links/Settings.c	/^Settings SYSSettings[] = {PROG_NAME,$/;"	v
SYSTEMDIAGNOSTICS	LARA/PLATFORM.h	42;"	d
SYSTEMDIAGNOSTICS	links/PLATFORM.h	42;"	d
SYS_AUTOEXEC_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	130;"	d
SYS_AUTOEXEC_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	129;"	d
SYS_BAUD_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	111;"	d
SYS_BAUD_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	110;"	d
SYS_CFEXTRA_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	147;"	d
SYS_CFEXTRA_MICRODRIVE	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	149;"	d
SYS_CFEXTRA_NOCARD	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	150;"	d
SYS_CFEXTRA_PCCARD	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	148;"	d
SYS_CFEXTRA_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	146;"	d
SYS_CLOCK_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	114;"	d
SYS_CLOCK_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	113;"	d
SYS_DFO_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	123;"	d
SYS_DFO_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	122;"	d
SYS_F32MBCUT_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	156;"	d
SYS_F32MBCUT_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	155;"	d
SYS_F32TRUST_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	159;"	d
SYS_F32TRUST_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	158;"	d
SYS_HOUR_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	127;"	d
SYS_HOUR_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	126;"	d
SYS_PATCHSTR_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	162;"	d
SYS_PATCHSTR_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	161;"	d
SYS_PATH_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	120;"	d
SYS_PATH_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	119;"	d
SYS_PROMPT_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	117;"	d
SYS_PROMPT_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	116;"	d
SYS_PSCK_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	141;"	d
SYS_PSCK_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	140;"	d
SYS_QPBCS_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	144;"	d
SYS_QPBCS_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	143;"	d
SYS_SPVX_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	153;"	d
SYS_SPVX_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	152;"	d
SYS_TCR1P_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	138;"	d
SYS_TCR1P_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	137;"	d
SYS_TPUIMG_DEFAULT	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	135;"	d
SYS_TPUIMG_VEENAME	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	134;"	d
S_IEXEC	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	89;"	d
S_IFBLK	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	84;"	d
S_IFCHR	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	85;"	d
S_IFDIR	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	83;"	d
S_IFIFO	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	86;"	d
S_IFMT	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	81;"	d
S_IFREG	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	82;"	d
S_IREAD	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	87;"	d
S_ISBLK	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	93;"	d
S_ISCHR	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	94;"	d
S_ISDIR	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	91;"	d
S_ISFIFO	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	95;"	d
S_ISREG	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	92;"	d
S_IWRITE	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	88;"	d
SamplePWR	MPC/MPC3.3/Settings.c	/^void SamplePWR() { printf("\\nVoltage: %5.2f", Voltage_Now()); }$/;"	f
SamplePWR	MPC/MPC_SETTINGS/Settings.c	/^void SamplePWR() { printf("\\nVoltage: %5.2f", Voltage_Now()); }$/;"	f
SamplePWR	links/Settings.c	/^void SamplePWR() { printf("\\nVoltage: %5.2f", Voltage_Now()); }$/;"	f
SatComOpen	MPC/GPSIRID/GPSIRID.c	/^bool SatComOpen = false;$/;"	v
SatComOpen	links/GPSIRID.c	/^bool SatComOpen = false;$/;"	v
SaveCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*SaveCmd(CmdInfoPtr cip)					PICO_CALL(SaveCmd);$/;"	v
SaveParams	MPC/MPC3.3/MPC.c	/^bool SaveParams(const char *Command) {$/;"	f
SaveParams	MPC/MPC_Global/MPC.c	/^bool SaveParams(const char *Command) {$/;"	f
SaveParams	links/MPC.c	/^bool SaveParams(const char *Command) {$/;"	f
SeaGlider	SeagliderCom/cfxmain.c	/^TUPort *SeaGlider;$/;"	v
Sea_Ice_Algorithm	MPC/CTD/CTD.c	/^int Sea_Ice_Algorithm() {$/;"	f
Sea_Ice_Algorithm	links/CTD.c	/^int Sea_Ice_Algorithm() {$/;"	f
SeagliderParameters	MPC/MPC3.3/MPC_Global.h	/^} SeagliderParameters;$/;"	t	typeref:struct:__anon17
SeagliderParameters	MPC/MPC_Global/MPC_Global.h	/^} SeagliderParameters;$/;"	t	typeref:struct:__anon20
SeagliderParameters	links/MPC_Global.h	/^} SeagliderParameters;$/;"	t	typeref:struct:__anon6
SecondsSince1970	CSACCom/CSACComTest.c	/^ulong SecondsSince1970;$/;"	v
SectorDumpCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*SectorDumpCmd(CmdInfoPtr cip)				PICO_CALL(SectorDumpCmd);$/;"	v
SelfInduced	RAOS/RAOT/RAOSTop3.c	/^bool SelfInduced;$/;"	v
SendString	MPC/GPSIRID/GPSIRID.c	/^void SendString(const char *StringIn) {$/;"	f
SendString	links/GPSIRID.c	/^void SendString(const char *StringIn) {$/;"	f
SendWISPRGPS	MPC/WISPR/WISPR.c	/^bool SendWISPRGPS = false;$/;"	v
SendWISPRGPS	links/WISPR.c	/^bool SendWISPRGPS = false;$/;"	v
Send_Blocks	MPC/GPSIRID/GPSIRID.c	/^int Send_Blocks(char *bitmap, uchar NumOfBlks, ushort BlockLength,$/;"	f
Send_Blocks	links/GPSIRID.c	/^int Send_Blocks(char *bitmap, uchar NumOfBlks, ushort BlockLength,$/;"	f
Send_File	MPC/GPSIRID/GPSIRID.c	/^short Send_File(bool FileExist, long filelength) {$/;"	f
Send_File	links/GPSIRID.c	/^short Send_File(bool FileExist, long filelength) {$/;"	f
Serial	bench/capture/laraSer.py	/^class Serial(serial.Serial):$/;"	c
Serial	bench/emul/buoy.py	/^from laraSer import Serial$/;"	i
Serial	bench/emul/laraSer.py	/^class Serial(serial.Serial):$/;"	c
Serial	bench/emul/radio.py	/^from laraSer import Serial$/;"	i
Serial	bench/emul/winch.py	/^from laraSer import Serial$/;"	i
SetCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*SetCmd(CmdInfoPtr cip)						PICO_CALL(SetCmd);$/;"	v
Settings	MPC/MPC3.3/Settings.h	/^} Settings;$/;"	t	typeref:struct:__anon18
Settings	MPC/MPC_SETTINGS/Settings.h	/^} Settings;$/;"	t	typeref:struct:__anon21
Settings	links/Settings.h	/^} Settings;$/;"	t	typeref:struct:__anon8
SettingsPointer	MPC/MPC3.3/Settings.c	/^Settings *SettingsPointer;$/;"	v
SettingsPointer	MPC/MPC_SETTINGS/Settings.c	/^Settings *SettingsPointer;$/;"	v
SettingsPointer	links/Settings.c	/^Settings *SettingsPointer;$/;"	v
SetupAModemCmd	MPC/MPC3.3/Settings.c	/^void SetupAModemCmd() {$/;"	f
SetupAModemCmd	MPC/MPC_SETTINGS/Settings.c	/^void SetupAModemCmd() {$/;"	f
SetupAModemCmd	links/Settings.c	/^void SetupAModemCmd() {$/;"	f
SetupCTDCmd	MPC/MPC3.3/Settings.c	/^void SetupCTDCmd() {$/;"	f
SetupCTDCmd	MPC/MPC_SETTINGS/Settings.c	/^void SetupCTDCmd() {$/;"	f
SetupCTDCmd	links/Settings.c	/^void SetupCTDCmd() {$/;"	f
SetupCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable SetupCmdTable[] =$/;"	v
SetupCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable SetupCmdTable[] =$/;"	v
SetupCmdTable	links/Settings.c	/^CmdTable SetupCmdTable[] =$/;"	v
SetupDefaultsCmd	MPC/MPC3.3/Settings.c	/^char *SetupDefaultsCmd(CmdInfoPtr cip) {$/;"	f
SetupDefaultsCmd	MPC/MPC_SETTINGS/Settings.c	/^char *SetupDefaultsCmd(CmdInfoPtr cip) {$/;"	f
SetupDefaultsCmd	links/Settings.c	/^char *SetupDefaultsCmd(CmdInfoPtr cip) {$/;"	f
SetupHardware	MPC/MPC3.3/MPC.c	/^void SetupHardware(void) {$/;"	f
SetupHardware	MPC/MPC_Global/MPC.c	/^void SetupHardware(void) {$/;"	f
SetupHardware	SG/s.c	/^void SetupHardware(void) {$/;"	f
SetupHardware	links/MPC.c	/^void SetupHardware(void) {$/;"	f
SetupHelpCmd	MPC/MPC3.3/Settings.c	/^char *SetupHelpCmd(CmdInfoPtr cip) {$/;"	f
SetupHelpCmd	MPC/MPC_SETTINGS/Settings.c	/^char *SetupHelpCmd(CmdInfoPtr cip) {$/;"	f
SetupHelpCmd	links/Settings.c	/^char *SetupHelpCmd(CmdInfoPtr cip) {$/;"	f
SetupIridiumCmd	MPC/MPC3.3/Settings.c	/^void SetupIridiumCmd() {$/;"	f
SetupIridiumCmd	MPC/MPC_SETTINGS/Settings.c	/^void SetupIridiumCmd() {$/;"	f
SetupIridiumCmd	links/Settings.c	/^void SetupIridiumCmd() {$/;"	f
SetupListCmd	MPC/MPC3.3/Settings.c	/^char *SetupListCmd(CmdInfoPtr cip) {$/;"	f
SetupListCmd	MPC/MPC_SETTINGS/Settings.c	/^char *SetupListCmd(CmdInfoPtr cip) {$/;"	f
SetupListCmd	links/Settings.c	/^char *SetupListCmd(CmdInfoPtr cip) {$/;"	f
SetupPWRCmd	MPC/MPC3.3/Settings.c	/^void SetupPWRCmd() {$/;"	f
SetupPWRCmd	MPC/MPC_SETTINGS/Settings.c	/^void SetupPWRCmd() {$/;"	f
SetupPWRCmd	links/Settings.c	/^void SetupPWRCmd() {$/;"	f
SetupSettings	MPC/MPC3.3/Settings.c	/^void SetupSettings() {$/;"	f
SetupSettings	MPC/MPC_SETTINGS/Settings.c	/^void SetupSettings() {$/;"	f
SetupSettings	links/Settings.c	/^void SetupSettings() {$/;"	f
SetupWISPRCmd	MPC/MPC3.3/Settings.c	/^void SetupWISPRCmd() {$/;"	f
SetupWISPRCmd	MPC/MPC_SETTINGS/Settings.c	/^void SetupWISPRCmd() {$/;"	f
SetupWISPRCmd	links/Settings.c	/^void SetupWISPRCmd() {$/;"	f
Setup_ADS	MPC/ADS/ADS.c	/^ushort Setup_ADS(bool ads_on, long filecounter, ushort val) {$/;"	f
Setup_ADS	links/ADS.c	/^ushort Setup_ADS(bool ads_on, long filecounter, ushort val) {$/;"	f
Setup_Acquisition	MPC/ADS/ADS.c	/^void Setup_Acquisition(ushort BitShift) {$/;"	f
Setup_Acquisition	links/ADS.c	/^void Setup_Acquisition(ushort BitShift) {$/;"	f
ShiftCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*ShiftCmd(CmdInfoPtr cip)					PICO_CALL(ShiftCmd);$/;"	v
Shutdown	SG/Seaglider.c	/^bool Shutdown;$/;"	v
Shutdown	SG/s.c	/^bool Shutdown;$/;"	v
SignalQuality	MPC/GPSIRID/GPSIRID.c	/^short SignalQuality(short *signal_quality) {$/;"	f
SignalQuality	links/GPSIRID.c	/^short SignalQuality(short *signal_quality) {$/;"	f
SingleActionID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	} SingleActionID;$/;"	t	typeref:enum:__anon49
Sleep	AUH/AUH.c	/^void Sleep(void) {$/;"	f
Sleep	LARA/LARA.c	/^void Sleep(void) {$/;"	f
Sleep	RAOS/RAOB/RAOSBottom1.c	/^void Sleep(void) {$/;"	f
Sleep	SG/Seaglider.c	/^void Sleep(void) {$/;"	f
Sleep	SG/s.c	/^void Sleep(void) {$/;"	f
Sleep	links/LARA.c	/^void Sleep(void) {$/;"	f
SleepUntilWoken	LARA/LARA.c	/^void SleepUntilWoken(void) {$/;"	f
SleepUntilWoken	RAOS/RAOB/RAOSBottom1.c	/^void SleepUntilWoken(void) {$/;"	f
SleepUntilWoken	RAOS/RAOT/RAOSTop3.c	/^void SleepUntilWoken(void) {$/;"	f
SleepUntilWoken	links/LARA.c	/^void SleepUntilWoken(void) {$/;"	f
Sleep_AModem	RAOS/RAOB/RAOSBottom1.c	/^void Sleep_AModem(void) {$/;"	f
Sleep_AModem	RAOS/RAOT/RAOSTop3.c	/^void Sleep_AModem(void) {$/;"	f
SmallHardDiskChkBsyDelay	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, SmallHardDiskChkBsyDelay		= 1000000	\/\/ 1 second$/;"	e	enum:ResetResume::__anon89
SmallHardDiskStartupTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, SmallHardDiskStartupTimeout	= 10000000	\/\/ 10 seconds (typ. 4s)$/;"	e	enum:ResetResume::__anon89
StartCTDCmd	MPC/MPC3.3/Settings.c	/^void StartCTDCmd() { CTD_Start_Up(false); }$/;"	f
StartCTDCmd	MPC/MPC_SETTINGS/Settings.c	/^void StartCTDCmd() { CTD_Start_Up(false); }$/;"	f
StartCTDCmd	links/Settings.c	/^void StartCTDCmd() { CTD_Start_Up(false); }$/;"	f
StartPWRCmd	MPC/MPC3.3/Settings.c	/^void StartPWRCmd() {$/;"	f
StartPWRCmd	MPC/MPC_SETTINGS/Settings.c	/^void StartPWRCmd() {$/;"	f
StartPWRCmd	links/Settings.c	/^void StartPWRCmd() {$/;"	f
StatusCheck	MPC/GPSIRID/GPSIRID.c	/^void StatusCheck() {$/;"	f
StatusCheck	links/GPSIRID.c	/^void StatusCheck() {$/;"	f
StopCTDCmd	MPC/MPC3.3/Settings.c	/^void StopCTDCmd() { OpenTUPort_CTD(false); }$/;"	f
StopCTDCmd	MPC/MPC_SETTINGS/Settings.c	/^void StopCTDCmd() { OpenTUPort_CTD(false); }$/;"	f
StopCTDCmd	links/Settings.c	/^void StopCTDCmd() { OpenTUPort_CTD(false); }$/;"	f
StopPWRCmd	MPC/MPC3.3/Settings.c	/^void StopPWRCmd() {$/;"	f
StopPWRCmd	MPC/MPC_SETTINGS/Settings.c	/^void StopPWRCmd() {$/;"	f
StopPWRCmd	links/Settings.c	/^void StopPWRCmd() {$/;"	f
StreamLoop	RAOS/RAOT/RAOSTop3.c	/^void StreamLoop(short amodemreturn) {$/;"	f
StringSearch	MPC/GPSIRID/GPSIRID.c	/^short StringSearch(char *inString, char *Template, uchar *compstring) {$/;"	f
StringSearch	links/GPSIRID.c	/^short StringSearch(char *inString, char *Template, uchar *compstring) {$/;"	f
SummedVelocity	CTDCom/cfxmain.c	/^float SummedVelocity;$/;"	v
SummedVelocity	MPC/CTD/CTD.c	/^float SummedVelocity;$/;"	v
SummedVelocity	links/CTD.c	/^float SummedVelocity;$/;"	v
Surfaced	MPC/WINCH/Winch.c	/^bool Surfaced;$/;"	v
Surfaced	SG/Seaglider.c	/^bool Surfaced;$/;"	v
Surfaced	SG/s.c	/^bool Surfaced;$/;"	v
Surfaced	links/Winch.c	/^bool Surfaced;$/;"	v
SwitchAntenna	MPC/GPSIRID/GPSIRID.c	/^short SwitchAntenna(char *r) {$/;"	f
SwitchAntenna	links/GPSIRID.c	/^short SwitchAntenna(char *r) {$/;"	f
SyncMode	CTDCom/cfxmain.c	/^bool SyncMode;$/;"	v
SyncMode	MPC/CTD/CTD.c	/^bool SyncMode;$/;"	v
SyncMode	links/CTD.c	/^bool SyncMode;$/;"	v
SysFreqHz	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	long	SysFreqHz;			\/\/ current system clock in Hz$/;"	m	struct:__anon73
SysFreqkHz	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ushort	SysFreqkHz;			\/\/ current system clock in kHz$/;"	m	struct:__anon73
SysFreqkHzChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	ushort	SysFreqkHzChg;		\/\/ system clock changing to (pre) or from (post)$/;"	m	struct:__anon73
SysPer_ps	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	long	SysPer_ps;			\/\/ current system clock period in picoseconds$/;"	m	struct:__anon73
SysTimeInt	RAOS/RAOT/RAOSTop3.c	/^ushort SysTimeInt;$/;"	v
SystemCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable SystemCmdTable[] =$/;"	v
SystemCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable SystemCmdTable[] =$/;"	v
SystemCmdTable	links/Settings.c	/^CmdTable SystemCmdTable[] =$/;"	v
SystemFreeSpace	AUH/AUH.c	/^long SystemFreeSpace;$/;"	v
SystemFreeSpace	RAOS/RAOB/RAOSBottom1.c	/^long SystemFreeSpace;$/;"	v
SystemFreeSpace	RAOS/RAOT/RAOSTop3.c	/^long SystemFreeSpace;$/;"	v
SystemFreeSpace	SG/Seaglider.c	/^long SystemFreeSpace;$/;"	v
SystemOn	AUH/AUH.c	/^bool SystemOn = true;$/;"	v
SystemOn	CTDCom/cfxmain.c	/^bool SystemOn;$/;"	v
SystemOn	RAOS/RAOB/RAOSBottom1.c	/^bool SystemOn = false;$/;"	v
SystemOn	RAOS/RAOT/RAOSTop3.c	/^bool SystemOn;$/;"	v
SystemOn	SG/s.c	/^bool SystemOn = false;$/;"	v
SystemParameters	MPC/MPC3.3/MPC_Global.h	/^} SystemParameters;$/;"	t	typeref:struct:__anon16
SystemParameters	MPC/MPC_Global/MPC_Global.h	/^} SystemParameters;$/;"	t	typeref:struct:__anon19
SystemParameters	links/MPC_Global.h	/^} SystemParameters;$/;"	t	typeref:struct:__anon5
SystemSettings	MPC/MPC3.3/Settings.c	/^void SystemSettings() {$/;"	f
SystemSettings	MPC/MPC_SETTINGS/Settings.c	/^void SystemSettings() {$/;"	f
SystemSettings	links/Settings.c	/^void SystemSettings() {$/;"	f
SystemStatus	LARA/PLATFORM.h	/^} SystemStatus;$/;"	t	typeref:struct:__anon1
SystemStatus	links/PLATFORM.h	/^} SystemStatus;$/;"	t	typeref:struct:__anon7
System_Timer	MPC/MPC3.3/MPC.c	/^int System_Timer() {$/;"	f
System_Timer	MPC/MPC_Global/MPC.c	/^int System_Timer() {$/;"	f
System_Timer	SG/s.c	/^void System_Timer() {$/;"	f
System_Timer	links/MPC.c	/^int System_Timer() {$/;"	f
T2CLK	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, T2CLK = 36	\/\/ Timer Load\/Clock		In		GPIO\/TMR	1M	I+	I+$/;"	e	enum:__anon99
TBB1	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	TBB1,	TBB2,	TBB3,	TBB4	} TimeBaseBusID;$/;"	e	enum:__anon53
TBB2	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	TBB1,	TBB2,	TBB3,	TBB4	} TimeBaseBusID;$/;"	e	enum:__anon53
TBB3	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	TBB1,	TBB2,	TBB3,	TBB4	} TimeBaseBusID;$/;"	e	enum:__anon53
TBB4	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	TBB1,	TBB2,	TBB3,	TBB4	} TimeBaseBusID;$/;"	e	enum:__anon53
TBSChanControl	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^enum	TBSChanControl$/;"	g
TCHSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	}	TCHSetup;$/;"	t	typeref:struct:TCHSetup
TCHSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef struct TCHSetup$/;"	s
TCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TCR;		\/\/ $YFFE02	Test Configuration Register [S]$/;"	m	struct:__anon42
TDEPTH	LARA/PLATFORM.h	/^  short TDEPTH; \/\/$/;"	m	struct:__anon1
TDEPTH	MPC/WINCH/Winch.h	/^  short TDEPTH; \/\/ CTD depth at optimal position for iridium\/gps comms (Antenna$/;"	m	struct:__anon22
TDEPTH	links/PLATFORM.h	/^  short TDEPTH; \/\/$/;"	m	struct:__anon7
TDEPTH	links/Winch.h	/^  short TDEPTH; \/\/ CTD depth at optimal position for iridium\/gps comms (Antenna$/;"	m	struct:__anon9
TICKS_TO_MS	CSACCom/CSACComTest.c	54;"	d	file:
TICKS_TO_MS	RAOS/RAOT/RAOSTop3.c	127;"	d	file:
TICR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TICR;		\/\/ $YFFE08	TPU Interrupt Configuration Register [S]$/;"	m	struct:__anon42
TLCGetTCR	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^ushort	TLCGetTCR(short tcr)						BIOS_CALL(TLCGetTCR);$/;"	v
TLCGetTime	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^ulong	TLCGetTime(vulong *secs, vushort *ticks)	BIOS_CALL(TLCGetTime);$/;"	v
TLCGetVerRelInfo	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^TLCInfo *TLCGetVerRelInfo(void)						BIOS_CALL(TLCGetVerRelInfo);$/;"	v
TLCIE	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum { tlcNoChangeI = -1, tlcDI, tlcEI } TLCIE;$/;"	t	typeref:enum:__anon117
TLCInfo	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	}	TLCInfo;$/;"	t	typeref:struct:__anon119
TLCInit	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^			ushort links, vfptr handler, TLCIE ei)	BIOS_CALL(TLCInit);$/;"	v
TLCSetTime	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TLCSetTime(ulong secs, ushort ticks)		BIOS_CALL(TLCSetTime);$/;"	v
TLCStatus	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^bool	TLCStatus(TLCSync action)					BIOS_CALL(TLCStatus);$/;"	v
TLCSync	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	}	TLCSync;$/;"	t	typeref:enum:__anon118
TLCUpdate	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TLCUpdate(void)								BIOS_CALL(TLCUpdate);$/;"	v
TLCchannel	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^enum { TLCchannel = 0 };	\/\/ Channel fixed by CF2 hardware configuration$/;"	e	enum:__anon116
TMCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TMCR;		\/\/ $YFFE00	Module Configuration Register [S]$/;"	m	struct:__anon42
TMGGetSpeed	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^ushort	TMGGetSpeed(void)							BIOS_CALL(TMGGetSpeed);$/;"	v
TMGSetSpeed	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^ushort	TMGSetSpeed(ushort kHz)						BIOS_CALL(TMGSetSpeed);$/;"	v
TMGSetupCLKOUTPin	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^			bool onLPSTOP)							BIOS_CALL(TMGSetupCLKOUTPin);$/;"	v
TMP_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	15;"	d
TOPDEPTH	LARA/PLATFORM.h	/^  float TOPDEPTH;$/;"	m	struct:__anon1
TOPDEPTH	links/PLATFORM.h	/^  float TOPDEPTH;$/;"	m	struct:__anon7
TPU1	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU1	= 22	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU10	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU10	= 31	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU11	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU11	= 32	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU12	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU12	= 33	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU13	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU13	= 34	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU14	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU14	= 35	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU15	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU15	= 37	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU2	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU2	= 23	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU3	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU3	= 24	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU4	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU4	= 25	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU5	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU5	= 26	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU6	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU6	= 27	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU7	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU7	= 28	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU8	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU8	= 29	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPU9	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TPU9	= 30	\/\/ Time Processor Pin	I\/O		GPIO\/TMR		I?	I?$/;"	e	enum:__anon99
TPUCF2Function	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	}	TPUCF2Function;$/;"	t	typeref:enum:__anon112
TPUChanFromPin	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	168;"	d
TPUChannelFunctionSelect	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^			ushort function)						BIOS_CALL(TPUChannelFunctionSelect);$/;"	v
TPUChannelPrioritySelect	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^			TPUPriority priority)					BIOS_CALL(TPUChannelPrioritySelect);$/;"	v
TPUChannelSetup	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	*TPUChannelSetup(TCHSetup *setup)			BIOS_CALL(TPUChannelSetup);$/;"	v
TPUGetTCR1Clock	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^long	TPUGetTCR1Clock(void)						BIOS_CALL(TPUGetTCR1Clock);$/;"	v
TPUHostSequenceSelect	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^			short hsq)								BIOS_CALL(TPUHostSequenceSelect);$/;"	v
TPUHostServiceCheckComplete	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^			bool waitstatus)						BIOS_CALL(TPUHostServiceCheckComplete);$/;"	v
TPUHostServiceSession	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^			TPUPriority priority, bool waitstatus)	BIOS_CALL(TPUHostServiceSession);$/;"	v
TPUInit	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TPUInit(void)								BIOS_CALL(TPUInit);$/;"	v
TPUPinFromChan	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	167;"	d
TPUPrescale	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum	{ tpuDiv1, tpuDiv2, tpuDiv4, tpuDiv8 } TPUPrescale;$/;"	t	typeref:enum:__anon114
TPUPriority	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	} TPUPriority;$/;"	t	typeref:enum:__anon113
TPURun	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TPURun(bool run)							BIOS_CALL(TPURun);$/;"	v
TPUState	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	void	*TPUState;			\/\/ Points to private TPU state information$/;"	m	struct:__anon73
TPU_BASE_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	53;"	d
TPU_DEF_IARB	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	458;"	d
TPU_DEF_IPL	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	459;"	d
TPU_RAM_ADDR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	49;"	d
TRAMBAR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TRAMBAR;		\/\/ $YFFB04     TPURAM Base Address and Status Register [S]$/;"	m	struct:__anon43
TRAMMCR	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TRAMMCR;		\/\/ $YFFB00     TPURAM Module Configuration Register [S]$/;"	m	struct:__anon43
TRAMTST	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TRAMTST;		\/\/ $YFFB02     TPURAM Test Register [S] $/;"	m	struct:__anon43
TSTMSRA	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TSTMSRA;	\/\/ $YFFA30 Test Module Master Shift A [S]$/;"	m	struct:__anon40
TSTMSRA	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		TSTMSRA;	\/\/ $YFFA30 Test Module Master Shift A [S]$/;"	m	struct:__anon44
TSTMSRB	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TSTMSRB;	\/\/ $YFFA32 Test Module Master Shift B [S]$/;"	m	struct:__anon40
TSTMSRB	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		TSTMSRB;	\/\/ $YFFA32 Test Module Master Shift B [S]$/;"	m	struct:__anon44
TSTRC	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TSTRC;		\/\/ $YFFA36 Test Module Repetition Counter [S]$/;"	m	struct:__anon40
TSTRC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		TSTRC;		\/\/ $YFFA36 Test Module Repetition Counter [S]$/;"	m	struct:__anon44
TSTSC	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		TSTSC;		\/\/ $YFFA34 Test Module Shift Count [S]$/;"	m	struct:__anon40
TSTSC	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		TSTSC;		\/\/ $YFFA34 Test Module Shift Count [S]$/;"	m	struct:__anon44
TUBlockDuration	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^long	TUBlockDuration(TUPort *tup, long bytes)	PICO_CALL(TUBlockDuration);$/;"	v
TUChParams	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	} TUChParams;$/;"	t	typeref:struct:__anon108
TUChanLookup	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	*TUChanLookup(short tuch)					PICO_CALL(TUChanLookup);$/;"	v
TUClose	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUClose(TUPort *tup)						PICO_CALL(TUClose);$/;"	v
TUConfigure	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUConfigure(TUPort *tup, TUChParams *tp)	PICO_CALL(TUConfigure);$/;"	v
TUGetCurrentParams	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^				TUChParams *cp)						PICO_CALL(TUGetCurrentParams);$/;"	v
TUGetDefaultParams	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^TUChParams	*TUGetDefaultParams(void)				PICO_CALL(TUGetDefaultParams);$/;"	v
TUInit	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUInit(Callocf *callocf, Freef *freef)		PICO_CALL(TUInit);$/;"	v
TUNotifyPostClockChange	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUNotifyPostClockChange(TUPort *tup)		PICO_CALL(TUNotifyPostClockChange);$/;"	v
TUNotifyPreClockChange	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUNotifyPreClockChange(TUPort *tup)			PICO_CALL(TUNotifyPreClockChange);$/;"	v
TUOpen	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			TUChParams *tp)							PICO_CALL(TUOpen);$/;"	v
TUPort	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	155;"	d
TURelease	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TURelease(void)								PICO_CALL(TURelease);$/;"	v
TURxFlush	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TURxFlush(TUPort *tup)						PICO_CALL(TURxFlush);$/;"	v
TURxGetBlock	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			long bytes, short millisecs)			PICO_CALL(TURxGetBlock);$/;"	v
TURxGetByte	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	TURxGetByte(TUPort *tup, bool block)		PICO_CALL(TURxGetByte);$/;"	v
TURxGetByteWithTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			short millisecs)						PICO_CALL(TURxGetByteWithTimeout);$/;"	v
TURxPeekByte	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	TURxPeekByte(TUPort *tup, short index)		PICO_CALL(TURxPeekByte);$/;"	v
TURxQueuedCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	TURxQueuedCount(TUPort *tup)				PICO_CALL(TURxQueuedCount);$/;"	v
TUSetDefaultParams	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUSetDefaultParams(TUChParams *rp)			PICO_CALL(TUSetDefaultParams);$/;"	v
TUSimpleTerm	CSACCom/CSACComTest.c	/^void TUSimpleTerm(void) {$/;"	f
TUTxBreak	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUTxBreak(TUPort *tup, short millisecs)		PICO_CALL(TUTxBreak);$/;"	v
TUTxFlush	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUTxFlush(TUPort *tup)						PICO_CALL(TUTxFlush);$/;"	v
TUTxPrintf	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	TUTxPrintf(TUPort *tup, char * str, ...)	PICO_CALL(TUTxPrintf);$/;"	v
TUTxPutBlock	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			long bytes, short millisecs)			PICO_CALL(TUTxPutBlock);$/;"	v
TUTxPutByte	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^			bool block)								PICO_CALL(TUTxPutByte);$/;"	v
TUTxQueuedCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^short	TUTxQueuedCount(TUPort *tup)				PICO_CALL(TUTxQueuedCount);$/;"	v
TUTxWaitCompletion	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^void	TUTxWaitCompletion(TUPort *tup)				PICO_CALL(TUTxWaitCompletion);$/;"	v
TU_RX_STD_PRIORITY	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	175;"	d
TU_RX_STD_QSIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	173;"	d
TU_TX_STD_PRIORITY	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	176;"	d
TU_TX_STD_QSIZE	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	174;"	d
TX	CSACCom/CSACComTest.c	48;"	d	file:
TXD	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, TXD	= 46	\/\/ CMOS Serial TxD		Out		GPIO\/UART		I?	OB$/;"	e	enum:__anon57
TXD	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TXD	= 46	\/\/ CMOS Serial TxD		Out		GPIO\/UART		I?	OB$/;"	e	enum:__anon99
TXX	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	/^	, TXX	= 48	\/\/ CMOS TXX\/RXX Output	Out		GPIO\/UART	1M	I+	O+	$/;"	e	enum:__anon57
TXX	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	/^	, TXX	= 48	\/\/ CMOS TXX\/RXX Output	Out		GPIO\/UART	1M	I+	O+	$/;"	e	enum:__anon99
TX_Success	MPC/GPSIRID/GPSIRID.c	/^short TX_Success = 0;$/;"	v
TX_Success	links/GPSIRID.c	/^short TX_Success = 0;$/;"	v
Thread	bench/capture/cap.py	/^from threading import Thread, Event$/;"	i
Thread	bench/emul/buoy.py	/^from threading import Thread, Event$/;"	i
Thread	bench/emul/radio.py	/^from threading import Thread, Event$/;"	i
Thread	bench/emul/winch.py	/^from threading import Thread, Event$/;"	i
Time	CTDCom/cfxmain.c	/^char *Time(ulong *seconds) {$/;"	f
Time	MPC/MPC3.3/MPC.c	/^char *Time(ulong *seconds) {$/;"	f
Time	MPC/MPC_Global/MPC.c	/^char *Time(ulong *seconds) {$/;"	f
Time	SG/s.c	/^char *Time(ulong *seconds) {$/;"	f
Time	links/MPC.c	/^char *Time(ulong *seconds) {$/;"	f
TimeBaseBusID	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^typedef enum	{	TBB1,	TBB2,	TBB3,	TBB4	} TimeBaseBusID;$/;"	t	typeref:enum:__anon53
TimeCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*TimeCmd(CmdInfoPtr cip)					PICO_CALL(TimeCmd);$/;"	v
TimeExpired	CSACCom/CSACComTest.c	/^bool TimeExpired = false;$/;"	v
TimeExpired	MPC/GPSIRID/GPSIRID.c	/^bool TimeExpired = false;$/;"	v
TimeExpired	links/GPSIRID.c	/^bool TimeExpired = false;$/;"	v
TimeStartLevelDetect	CSACCom/CSACComTest.c	/^static short TimeStartLevelDetect;$/;"	v	file:
TimingDelayCount	MPC/GPSIRID/GPSIRID.c	/^ulong TimingDelayCount;$/;"	v
TimingDelayCount	links/GPSIRID.c	/^ulong TimingDelayCount;$/;"	v
TimingRuptCount	CSACCom/CSACComTest.c	/^ulong TimingRuptCount;$/;"	v
TimingRuptHandler	CSACCom/CSACComTest.c	/^IEV_C_PROTO(TimingRuptHandler);$/;"	v
TotalDetections	MPC/WISPR/WISPR.c	/^int TotalDetections;$/;"	v
TotalDetections	SG/s.c	/^int TotalDetections;$/;"	v
TotalDetections	links/WISPR.c	/^int TotalDetections;$/;"	v
TotalPower	MPC/ADS/ADS.c	/^long TotalPower[2] = {0, 0};$/;"	v
TotalPower	links/ADS.c	/^long TotalPower[2] = {0, 0};$/;"	v
TypeCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*TypeCmd(CmdInfoPtr cip)					PICO_CALL(TypeCmd);$/;"	v
UART	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	UART	= 0x6,	\/\/		67	Asynchronous Serial Interface$/;"	e	enum:__anon112
UCHAR	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	55;"	d
UCHAR_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	20;"	d
UINT_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	21;"	d
ULONG	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	69;"	d
ULONG_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	23;"	d
UPLOAD	MPC/CTD/CTD.h	/^  short UPLOAD; \/\/ A boolean 1 or 0 to decide whether to upload CTD data at$/;"	m	struct:__anon14
UPLOAD	links/CTD.h	/^  short UPLOAD; \/\/ A boolean 1 or 0 to decide whether to upload CTD data at$/;"	m	struct:__anon3
USHORT	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	62;"	d
USHRT_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	22;"	d
UpdateParameters	SeagliderCom/cfxmain.c	/^void UpdateParameters() {$/;"	f
UpdateTime	SeagliderCom/cfxmain.c	/^void UpdateTime() {$/;"	f
UpdateWISPRFRS	MPC/WISPR/WISPR.c	/^void UpdateWISPRFRS() {$/;"	f
UpdateWISPRFRS	links/WISPR.c	/^void UpdateWISPRFRS() {$/;"	f
UploadFile	SG/Seaglider.c	/^int UploadFile(TUPort *Port) {$/;"	f
UploadFile	SG/s.c	/^int UploadFile(char *fname, TUPort *Port) {$/;"	f
UploadFiles	MPC/GPSIRID/GPSIRID.c	/^short UploadFiles(bool reboot) {$/;"	f
UploadFiles	links/GPSIRID.c	/^short UploadFiles(bool reboot) {$/;"	f
VEEClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^bool	VEEClear(void)								PICO_CALL(VEEClear);$/;"	v
VEEData	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef union { void *bin; char *str; long lng; float flt; } VEEData;$/;"	t	typeref:union:__anon127
VEEDelete	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^bool	VEEDelete(char *name)						PICO_CALL(VEEDelete);$/;"	v
VEEFetchData	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^VEEData	VEEFetchData(char *name)					PICO_CALL(VEEFetchData);$/;"	v
VEEFetchFloat	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^float	VEEFetchFloat(char *name, float fallback)	PICO_CALL(VEEFetchFloat);$/;"	v
VEEFetchLong	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^long	VEEFetchLong(char *name, long fallback)		PICO_CALL(VEEFetchLong);$/;"	v
VEEFetchStr	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^char	*VEEFetchStr(char *name, char *fallback)	PICO_CALL(VEEFetchStr);$/;"	v
VEELock	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^void	VEELock(void)								PICO_CALL(VEELock);$/;"	v
VEEStoreBin	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^			void *data)								PICO_CALL(VEEStoreBin);$/;"	v
VEEStoreFloat	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^bool	VEEStoreFloat(char *name, float fvalue)		PICO_CALL(VEEStoreFloat);$/;"	v
VEEStoreLong	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^bool	VEEStoreLong(char *name, long lvalue)		PICO_CALL(VEEStoreLong);$/;"	v
VEEStoreShort	MPC/MPC3.3/MPC.c	/^void VEEStoreShort(char *veename, short value) {$/;"	f
VEEStoreShort	MPC/MPC_Global/MPC.c	/^void VEEStoreShort(char *veename, short value) {$/;"	f
VEEStoreShort	links/MPC.c	/^void VEEStoreShort(char *veename, short value) {$/;"	f
VEEStoreStr	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^bool	VEEStoreStr(char *name, char *str)			PICO_CALL(VEEStoreStr);$/;"	v
VEEType	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef enum { vbin, vstr, vlong, vfloat } VEEType;$/;"	t	typeref:enum:__anon126
VEEVar	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	}	VEEVar;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon88
VEE_ERRORS	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	163;"	d
VEE_MAX_DATA_LEN	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	919;"	d
VEE_MAX_DATA_LEN	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	178;"	d
VEE_MAX_NAME_LEN	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	918;"	d
VEE_MAX_NAME_LEN	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	177;"	d
VOLTAGE	MPC/ADS/ADS.c	/^long VOLTAGE; \/\/ Summation of channel 1 from QSPI sampling function$/;"	v
VOLTAGE	links/ADS.c	/^long VOLTAGE; \/\/ Summation of channel 1 from QSPI sampling function$/;"	v
VPTR	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	76;"	d
VU_TYPES	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	89;"	d
VerCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*VerCmd(CmdInfoPtr cip)						PICO_CALL(VerCmd);$/;"	v
Visible	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef enum	{ Visible, Protected } SCSDataType;$/;"	e	enum:ResetResume::__anon96
Vitals	RAOS/RAOB/RAOSBottom1.c	/^void Vitals() {$/;"	f
Vitals	RAOS/RAOT/RAOSTop3.c	/^void Vitals(short status) {$/;"	f
VolCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*VolCmd(CmdInfoPtr cip)						PICO_CALL(VolCmd);$/;"	v
Voltage	MPC/ADS/ADS.c	/^float Voltage = 0.0;$/;"	v
Voltage	links/ADS.c	/^float Voltage = 0.0;$/;"	v
Voltage_Now	MPC/ADS/ADS.c	/^float Voltage_Now() {$/;"	f
Voltage_Now	links/ADS.c	/^float Voltage_Now() {$/;"	f
WARMUP	MPC/GPSIRID/GPSIRID.h	/^  short WARMUP; \/\/ IRID GPS Unit warm up in sec\/\/Does this really need to be in$/;"	m	struct:__anon15
WARMUP	links/GPSIRID.h	/^  short WARMUP; \/\/ IRID GPS Unit warm up in sec\/\/Does this really need to be in$/;"	m	struct:__anon4
WARMUP_DEFAULT	MPC/MPC3.3/Settings.h	120;"	d
WARMUP_DEFAULT	MPC/MPC_SETTINGS/Settings.h	100;"	d
WARMUP_DEFAULT	links/Settings.h	100;"	d
WARMUP_DESC	MPC/MPC3.3/Settings.h	121;"	d
WARMUP_DESC	MPC/MPC_SETTINGS/Settings.h	101;"	d
WARMUP_DESC	links/Settings.h	101;"	d
WARMUP_NAME	MPC/MPC3.3/Settings.h	119;"	d
WARMUP_NAME	MPC/MPC_SETTINGS/Settings.h	99;"	d
WARMUP_NAME	links/Settings.h	99;"	d
WBP	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} WordBit, *WBP;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon86
WCHAR_MAX	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar.h	11;"	d
WCHAR_MIN	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar.h	12;"	d
WDT105s	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			WDT105s = 0xE0,		WDT419s = 0xF0,		WDTOff = 0x00 };$/;"	m	struct:ResetResume
WDT13ms	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum	{	WDT13ms = 0x80,		WDT51ms = 0x90,		WDT205ms = 0xA0,$/;"	m	struct:ResetResume
WDT205ms	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum	{	WDT13ms = 0x80,		WDT51ms = 0x90,		WDT205ms = 0xA0,$/;"	m	struct:ResetResume
WDT26s	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			WDT819ms = 0xB0,	WDT6_5s = 0xC0,		WDT26s = 0xD0,$/;"	m	struct:ResetResume
WDT419s	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			WDT105s = 0xE0,		WDT419s = 0xF0,		WDTOff = 0x00 };$/;"	m	struct:ResetResume
WDT51ms	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum	{	WDT13ms = 0x80,		WDT51ms = 0x90,		WDT205ms = 0xA0,$/;"	m	struct:ResetResume
WDT6_5s	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			WDT819ms = 0xB0,	WDT6_5s = 0xC0,		WDT26s = 0xD0,$/;"	m	struct:ResetResume
WDT819ms	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			WDT819ms = 0xB0,	WDT6_5s = 0xC0,		WDT26s = 0xD0,$/;"	m	struct:ResetResume
WDTOff	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			WDT105s = 0xE0,		WDT419s = 0xF0,		WDTOff = 0x00 };$/;"	m	struct:ResetResume
WEOF	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar.h	13;"	d
WGAIN	SeagliderCom/cfxmain.c	/^short DETMAX, DETINT, PWRONDEPTH, PWROFFDEP, WGAIN, MINVOLT;$/;"	v
WINCH	MPC/WINCH/Winch.c	/^WinchCalls WINCH;$/;"	v
WINCH	links/Winch.c	/^WinchCalls WINCH;$/;"	v
WINCHCALLS	MPC/WINCH/Winch.h	/^  short WINCHCALLS;$/;"	m	struct:__anon23
WINCHCALLS	links/Winch.h	/^  short WINCHCALLS;$/;"	m	struct:__anon10
WINCHParameters	MPC/WINCH/Winch.h	/^} WINCHParameters;$/;"	t	typeref:struct:__anon22
WINCHParameters	links/Winch.h	/^} WINCHParameters;$/;"	t	typeref:struct:__anon9
WISP	MPC/WISPR/WISPR.c	/^WISPRParameters WISP;$/;"	v
WISP	links/WISPR.c	/^WISPRParameters WISP;$/;"	v
WISPR	AUH/PLATFORM.h	14;"	d
WISPR	LARA/PLATFORM.h	43;"	d
WISPR	RAOS/RAOB/PLATFORM.h	14;"	d
WISPR	SG/PLATFORM.h	14;"	d
WISPR	links/PLATFORM.h	43;"	d
WISPRCmdTable	MPC/MPC3.3/Settings.c	/^CmdTable WISPRCmdTable[] =$/;"	v
WISPRCmdTable	MPC/MPC_SETTINGS/Settings.c	/^CmdTable WISPRCmdTable[] =$/;"	v
WISPRCmdTable	links/Settings.c	/^CmdTable WISPRCmdTable[] =$/;"	v
WISPRDFP	MPC/WISPR/WISPR.c	/^void WISPRDFP() {$/;"	f
WISPRDFP	links/WISPR.c	/^void WISPRDFP() {$/;"	f
WISPRDet	MPC/WISPR/WISPR.c	/^void WISPRDet(int dtx) {$/;"	f
WISPRDet	links/WISPR.c	/^void WISPRDet(int dtx) {$/;"	f
WISPRExit	MPC/WISPR/WISPR.c	/^bool WISPRExit() {$/;"	f
WISPRExit	links/WISPR.c	/^bool WISPRExit() {$/;"	f
WISPRExpectedReturn	MPC/WISPR/WISPR.c	/^bool WISPRExpectedReturn(short expected, bool reboot) {$/;"	f
WISPRExpectedReturn	links/WISPR.c	/^bool WISPRExpectedReturn(short expected, bool reboot) {$/;"	f
WISPRFOUR	CTDCom/cfxmain.c	53;"	d	file:
WISPRFOUR	MPC/TUPORT/TUPort.h	15;"	d
WISPRFOUR	MPC/WISPR/WISPR.h	43;"	d
WISPRFOUR	links/WISPR.h	43;"	d
WISPRFreeSpace	MPC/WISPR/WISPR.c	/^float WISPRFreeSpace = 0.0;$/;"	v
WISPRFreeSpace	links/WISPR.c	/^float WISPRFreeSpace = 0.0;$/;"	v
WISPRGAIN_DEFAULT	MPC/MPC3.3/Settings.h	181;"	d
WISPRGAIN_DEFAULT	MPC/MPC_SETTINGS/Settings.h	146;"	d
WISPRGAIN_DEFAULT	links/Settings.h	146;"	d
WISPRGAIN_DESC	MPC/MPC3.3/Settings.h	182;"	d
WISPRGAIN_DESC	MPC/MPC_SETTINGS/Settings.h	147;"	d
WISPRGAIN_DESC	links/Settings.h	147;"	d
WISPRGAIN_NAME	MPC/MPC3.3/Settings.h	180;"	d
WISPRGAIN_NAME	MPC/MPC_SETTINGS/Settings.h	145;"	d
WISPRGAIN_NAME	links/Settings.h	145;"	d
WISPRGPS	MPC/WISPR/WISPR.c	/^void WISPRGPS() {$/;"	f
WISPRGPS	links/WISPR.c	/^void WISPRGPS() {$/;"	f
WISPRGPSSends	MPC/WISPR/WISPR.c	/^static int WISPRGPSSends;$/;"	v	file:
WISPRGPSSends	links/WISPR.c	/^static int WISPRGPSSends;$/;"	v	file:
WISPRGain	MPC/WISPR/WISPR.c	/^void WISPRGain(short c) {$/;"	f
WISPRGain	links/WISPR.c	/^void WISPRGain(short c) {$/;"	f
WISPRMODE_DEFAULT	MPC/MPC3.3/Settings.h	199;"	d
WISPRMODE_DEFAULT	MPC/MPC_SETTINGS/Settings.h	162;"	d
WISPRMODE_DEFAULT	links/Settings.h	162;"	d
WISPRMODE_DESC	MPC/MPC3.3/Settings.h	200;"	d
WISPRMODE_DESC	MPC/MPC_SETTINGS/Settings.h	163;"	d
WISPRMODE_DESC	links/Settings.h	163;"	d
WISPRMODE_NAME	MPC/MPC3.3/Settings.h	198;"	d
WISPRMODE_NAME	MPC/MPC_SETTINGS/Settings.h	161;"	d
WISPRMODE_NAME	links/Settings.h	161;"	d
WISPRNUMBER	AUH/PLATFORM.h	66;"	d
WISPRNUMBER	CTDCom/PLATFORM.h	37;"	d
WISPRNUMBER	LARA/PLATFORM.h	67;"	d
WISPRNUMBER	RAOS/RAOB/PLATFORM.h	35;"	d
WISPRNUMBER	RAOS/RAOT/PLATFORM.h	35;"	d
WISPRNUMBER	SG/PLATFORM.h	63;"	d
WISPRNUMBER	links/PLATFORM.h	67;"	d
WISPRNUM_DEFAULT	MPC/MPC3.3/Settings.h	187;"	d
WISPRNUM_DEFAULT	MPC/MPC_SETTINGS/Settings.h	151;"	d
WISPRNUM_DEFAULT	links/Settings.h	151;"	d
WISPRNUM_DESC	MPC/MPC3.3/Settings.h	188;"	d
WISPRNUM_DESC	MPC/MPC_SETTINGS/Settings.h	152;"	d
WISPRNUM_DESC	links/Settings.h	152;"	d
WISPRNUM_NAME	MPC/MPC3.3/Settings.h	186;"	d
WISPRNUM_NAME	MPC/MPC_SETTINGS/Settings.h	150;"	d
WISPRNUM_NAME	links/Settings.h	150;"	d
WISPRONE	CTDCom/cfxmain.c	50;"	d	file:
WISPRONE	MPC/TUPORT/TUPort.h	12;"	d
WISPRONE	MPC/WISPR/WISPR.h	40;"	d
WISPRONE	links/WISPR.h	40;"	d
WISPROff	MPC/MPC3.3/Settings.c	/^void WISPROff() {$/;"	f
WISPROff	MPC/MPC_SETTINGS/Settings.c	/^void WISPROff() {$/;"	f
WISPROff	links/Settings.c	/^void WISPROff() {$/;"	f
WISPROn	MPC/MPC3.3/Settings.c	/^void WISPROn() {$/;"	f
WISPROn	MPC/MPC_SETTINGS/Settings.c	/^void WISPROn() {$/;"	f
WISPROn	links/Settings.c	/^void WISPROn() {$/;"	f
WISPRParameters	MPC/WISPR/WISPR.h	/^} WISPRParameters;$/;"	t	typeref:struct:__anon24
WISPRParameters	links/WISPR.h	/^} WISPRParameters;$/;"	t	typeref:struct:__anon11
WISPRPower	MPC/WISPR/WISPR.c	/^void WISPRPower(bool power) {$/;"	f
WISPRPower	links/WISPR.c	/^void WISPRPower(bool power) {$/;"	f
WISPRSafeShutdown	MPC/WISPR/WISPR.c	/^void WISPRSafeShutdown() {$/;"	f
WISPRSafeShutdown	links/WISPR.c	/^void WISPRSafeShutdown() {$/;"	f
WISPRTFP	MPC/WISPR/WISPR.c	/^void WISPRTFP() {$/;"	f
WISPRTFP	links/WISPR.c	/^void WISPRTFP() {$/;"	f
WISPRTHREE	CTDCom/cfxmain.c	52;"	d	file:
WISPRTHREE	MPC/TUPORT/TUPort.h	14;"	d
WISPRTHREE	MPC/WISPR/WISPR.h	42;"	d
WISPRTHREE	links/WISPR.h	42;"	d
WISPRTWO	CTDCom/cfxmain.c	51;"	d	file:
WISPRTWO	MPC/TUPORT/TUPort.h	13;"	d
WISPRTWO	MPC/WISPR/WISPR.h	41;"	d
WISPRTWO	links/WISPR.h	41;"	d
WISPRWriteFile	MPC/WISPR/WISPR.c	/^void WISPRWriteFile(int uploadfilehandle) {$/;"	f
WISPRWriteFile	links/WISPR.c	/^void WISPRWriteFile(int uploadfilehandle) {$/;"	f
WISPR_Data	MPC/WISPR/WISPR.c	/^short WISPR_Data() {$/;"	f
WISPR_Data	links/WISPR.c	/^short WISPR_Data() {$/;"	f
WISPR_On	MPC/WISPR/WISPR.c	/^bool WISPR_On;$/;"	v
WISPR_On	links/WISPR.c	/^bool WISPR_On;$/;"	v
WISPR_PWR_OFF	CTDCom/cfxmain.c	56;"	d	file:
WISPR_PWR_OFF	MPC/TUPORT/TUPort.h	18;"	d
WISPR_PWR_OFF	MPC/WISPR/WISPR.h	46;"	d
WISPR_PWR_OFF	links/WISPR.h	46;"	d
WISPR_PWR_ON	CTDCom/cfxmain.c	55;"	d	file:
WISPR_PWR_ON	MPC/TUPORT/TUPort.h	17;"	d
WISPR_PWR_ON	MPC/WISPR/WISPR.h	45;"	d
WISPR_PWR_ON	links/WISPR.h	45;"	d
WISPR_Status	MPC/WISPR/WISPR.c	/^bool WISPR_Status() { return WISPR_On; }$/;"	f
WISPR_Status	links/WISPR.c	/^bool WISPR_Status() { return WISPR_On; }$/;"	f
WISPSettings	MPC/MPC3.3/Settings.c	/^Settings WISPSettings[] = {WISPRNUM_NAME,$/;"	v
WISPSettings	MPC/MPC_SETTINGS/Settings.c	/^Settings WISPSettings[] = {WISPRNUM_NAME,$/;"	v
WISPSettings	links/Settings.c	/^Settings WISPSettings[] = {WISPRNUM_NAME,$/;"	v
WTMODE	AUH/PLATFORM.h	70;"	d
WTMODE	CTDCom/PLATFORM.h	34;"	d
WTMODE	LARA/PLATFORM.h	64;"	d
WTMODE	RAOS/RAOB/PLATFORM.h	32;"	d
WTMODE	RAOS/RAOT/PLATFORM.h	32;"	d
WTMODE	SG/PLATFORM.h	55;"	d
WTMODE	bench/passthru/main.c	68;"	d	file:
WTMODE	links/PLATFORM.h	64;"	d
WaitForWinch	LARA/LARA.c	/^void WaitForWinch(short expectedBuoyMode) {$/;"	f
WaitForWinch	links/LARA.c	/^void WaitForWinch(short expectedBuoyMode) {$/;"	f
WakeCFChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum	{ WakeTimeout,  WakePinChg,  WakeCFChg, WakePinOrCF };	\/\/ older designators$/;"	e	enum:__anon101
WakeOnTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WakeOnTimeout,  	WakeTmtOrWAKEFall,$/;"	e	enum:__anon102
WakePinChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum	{ WakeTimeout,  WakePinChg,  WakeCFChg, WakePinOrCF };	\/\/ older designators$/;"	e	enum:__anon101
WakePinOrCF	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum	{ WakeTimeout,  WakePinChg,  WakeCFChg, WakePinOrCF };	\/\/ older designators$/;"	e	enum:__anon101
WakeTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^enum	{ WakeTimeout,  WakePinChg,  WakeCFChg, WakePinOrCF };	\/\/ older designators$/;"	e	enum:__anon101
WakeTmtOrCFChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WakeTmtOrCFChg,		WakeTmtWAKECFChg	}	WhatWakesSuspend;$/;"	e	enum:__anon102
WakeTmtOrWAKEFall	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WakeOnTimeout,  	WakeTmtOrWAKEFall,$/;"	e	enum:__anon102
WakeTmtWAKECFChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WakeTmtOrCFChg,		WakeTmtWAKECFChg	}	WhatWakesSuspend;$/;"	e	enum:__anon102
WhatTime	CSACCom/CSACComTest.c	/^ulong WhatTime(char *GMT_char, ushort *RTCms) {$/;"	f
WhatWakesSuspend	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WakeTmtOrCFChg,		WakeTmtWAKECFChg	}	WhatWakesSuspend;$/;"	t	typeref:enum:__anon102
WhatWokeSuspend	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WokeTmtWAKECFChg,	WokeNeverSuspending }	WhatWokeSuspend;$/;"	t	typeref:enum:__anon103
WinchCalls	MPC/WINCH/Winch.h	/^} WinchCalls;/;"	t	typeref:struct:__anon23
WinchCalls	links/Winch.h	/^} WinchCalls;/;"	t	typeref:struct:__anon10
WinchConsole	MPC/WINCH/Winch.c	/^void WinchConsole() {$/;"	f
WinchConsole	links/Winch.c	/^void WinchConsole() {$/;"	f
WinchMode	CTDCom/cfxmain.c	/^short WinchMode;$/;"	v
Winch_Ascend	MPC/WINCH/Winch.c	/^ulong Winch_Ascend(void) {$/;"	f
Winch_Ascend	links/Winch.c	/^ulong Winch_Ascend(void) {$/;"	f
Winch_Descend	MPC/WINCH/Winch.c	/^ulong Winch_Descend(void) {$/;"	f
Winch_Descend	links/Winch.c	/^ulong Winch_Descend(void) {$/;"	f
Winch_Monitor	MPC/WINCH/Winch.c	/^void Winch_Monitor(int filehandle) {$/;"	f
Winch_Monitor	links/Winch.c	/^void Winch_Monitor(int filehandle) {$/;"	f
Winch_Stop	MPC/WINCH/Winch.c	/^ulong Winch_Stop(void) {$/;"	f
Winch_Stop	links/Winch.c	/^ulong Winch_Stop(void) {$/;"	f
Wint_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar_t.h	/^typedef unsigned short	Wint_t;$/;"	t
WisprString	MPC/WISPR/WISPR.c	/^static char *WisprString;$/;"	v	file:
WisprString	links/WISPR.c	/^static char *WisprString;$/;"	v	file:
Wispr_On	AUH/AUH.c	/^bool Wispr_On;$/;"	v
WokeFromTimeout	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WokeFromTimeout,  	WokeTmtOrWAKEFall,		WokeTmtOrCFChg,$/;"	e	enum:__anon103
WokeNeverSuspending	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WokeTmtWAKECFChg,	WokeNeverSuspending }	WhatWokeSuspend;$/;"	e	enum:__anon103
WokeTmtOrCFChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WokeFromTimeout,  	WokeTmtOrWAKEFall,		WokeTmtOrCFChg,$/;"	e	enum:__anon103
WokeTmtOrWAKEFall	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WokeFromTimeout,  	WokeTmtOrWAKEFall,		WokeTmtOrCFChg,$/;"	e	enum:__anon103
WokeTmtWAKECFChg	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^	WokeTmtWAKECFChg,	WokeNeverSuspending }	WhatWokeSuspend;$/;"	e	enum:__anon103
Word2Swap	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	54;"	d
WordBit	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	} WordBit, *WBP;$/;"	t	struct:ResetResume	typeref:struct:ResetResume::__anon86
WordBitClear	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	825;"	d
WordBitSet	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	824;"	d
WordBitTest	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	826;"	d
WriteBuffer	AUH/AUH.c	/^char *WriteBuffer;$/;"	v
WriteBuffer	MPC/MPC3.3/MPC_Global.h	/^static char *WriteBuffer;$/;"	v
WriteBuffer	MPC/MPC_Global/MPC_Global.h	/^static char *WriteBuffer;$/;"	v
WriteBuffer	RAOS/RAOT/RAOSTop3.c	/^char *WriteBuffer;$/;"	v
WriteBuffer	links/MPC_Global.h	/^static char *WriteBuffer;$/;"	v
WriteDivenum	SG/s.c	/^void WriteDivenum(short newdivenum) {$/;"	f
WriteFile	AUH/AUH.c	/^int WriteFile(ulong TotalSeconds) {$/;"	f
WriteFile	LARA/LARA.c	/^ulong WriteFile(ulong TotalSeconds) {$/;"	f
WriteFile	RAOS/RAOB/RAOSBottom1.c	/^int WriteFile(ulong TotalSeconds) {$/;"	f
WriteFile	RAOS/RAOT/RAOSTop3.c	/^int WriteFile(ulong TotalSeconds) {$/;"	f
WriteFile	SG/Seaglider.c	/^int WriteFile(ulong TotalSeconds) {$/;"	f
WriteFile	SG/s.c	/^int WriteFile(float Ah, float voltage, float max_dep, char *fname,$/;"	f
WriteFile	links/LARA.c	/^ulong WriteFile(ulong TotalSeconds) {$/;"	f
WriteGain	SG/s.c	/^void WriteGain() {$/;"	f
XRCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*XRCmd(CmdInfoPtr cip)						PICO_CALL(XRCmd);$/;"	v
XSCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*XSCmd(CmdInfoPtr cip)						PICO_CALL(XSCmd);$/;"	v
YRCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*YRCmd(CmdInfoPtr cip)						PICO_CALL(YRCmd);$/;"	v
YSCmd	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^char	*YSCmd(CmdInfoPtr cip)						PICO_CALL(YSCmd);$/;"	v
YYMMDD	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^typedef enum {		 	  YYMMDD	\/\/ ISO$/;"	e	enum:__anon121
_A_ANY	/home/kahn/cf2/headers/CFX/Headers/dirent.h	84;"	d
_A_ARCH	/home/kahn/cf2/headers/CFX/Headers/dirent.h	82;"	d
_A_HIDDEN	/home/kahn/cf2/headers/CFX/Headers/dirent.h	78;"	d
_A_LONGNM	/home/kahn/cf2/headers/CFX/Headers/dirent.h	83;"	d
_A_NORMAL	/home/kahn/cf2/headers/CFX/Headers/dirent.h	76;"	d
_A_RDONLY	/home/kahn/cf2/headers/CFX/Headers/dirent.h	77;"	d
_A_SUBDIR	/home/kahn/cf2/headers/CFX/Headers/dirent.h	81;"	d
_A_SYSTEM	/home/kahn/cf2/headers/CFX/Headers/dirent.h	79;"	d
_A_VOLID	/home/kahn/cf2/headers/CFX/Headers/dirent.h	80;"	d
_CTM6	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	}	_CTM6;$/;"	t	typeref:struct:__anon46
_DDRE_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_DDRE_;		\/\/ $YFFA14 Not Used [S\/U]$/;"	m	struct:__anon40
_DDRE_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_DDRE_;		\/\/ $YFFA14 Not Used [S\/U]$/;"	m	struct:__anon44
_DDRF_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_DDRF_;		\/\/ $YFFA1C Not Used [S\/U]$/;"	m	struct:__anon40
_DDRF_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_DDRF_;		\/\/ $YFFA1C Not Used [S\/U]$/;"	m	struct:__anon44
_DIRENT_H	/home/kahn/cf2/headers/CFX/Headers/dirent.h	46;"	d
_DOSDRIVE_H	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	46;"	d
_FCNTL_H	/home/kahn/cf2/headers/CFX/Headers/fcntl.h	46;"	d
_FILE	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	/^	struct _FILE { long handle; char pad[72]; };$/;"	s
_IOFBF	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	22;"	d
_IOLBF	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	21;"	d
_IONBF	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	20;"	d
_MSL_CLOCKS_PER_SEC	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	89;"	d
_MSL_CLOCKS_PER_SEC	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	92;"	d
_PEPAR_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PEPAR_;	\/\/ $YFFA16 Not Used [S]$/;"	m	struct:__anon40
_PEPAR_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PEPAR_;	\/\/ $YFFA16 Not Used [S]$/;"	m	struct:__anon44
_PFPAR_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PFPAR_;	\/\/ $YFFA1E Not Used [S]$/;"	m	struct:__anon40
_PFPAR_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PFPAR_;	\/\/ $YFFA1E Not Used [S]$/;"	m	struct:__anon44
_PORTC_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PORTC_;	\/\/ $YFFA40 Not Used [S\/U]$/;"	m	struct:__anon40
_PORTC_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PORTC_;	\/\/ $YFFA40 Not Used [S\/U]$/;"	m	struct:__anon44
_PORTE0	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PORTE0;	\/\/ $YFFA10 Not Used[S\/U]$/;"	m	struct:__anon40
_PORTE0	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PORTE0;	\/\/ $YFFA10 Not Used[S\/U]$/;"	m	struct:__anon44
_PORTE1_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PORTE1_;	\/\/ $YFFA12 Not Used[S\/U]$/;"	m	struct:__anon40
_PORTE1_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PORTE1_;	\/\/ $YFFA12 Not Used[S\/U]$/;"	m	struct:__anon44
_PORTF0_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PORTF0_;	\/\/ $YFFA18 Not Used [S\/U]$/;"	m	struct:__anon40
_PORTF0_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PORTF0_;	\/\/ $YFFA18 Not Used [S\/U]$/;"	m	struct:__anon44
_PORTF1_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PORTF1_;	\/\/ $YFFA1A Not Used [S\/U]$/;"	m	struct:__anon40
_PORTF1_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PORTF1_;	\/\/ $YFFA1A Not Used [S\/U]$/;"	m	struct:__anon44
_PORTQS_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_PORTQS_;	\/\/ $YFFC14 Not Used [S\/U]$/;"	m	struct:__anon41
_PORTQS_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_PORTQS_;	\/\/ $YFFC14 Not Used [S\/U]$/;"	m	struct:__anon45
_QSM	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	}	_QSM;$/;"	t	typeref:struct:__anon41
_QSM	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	}	_QSM;$/;"	t	typeref:struct:__anon45
_RSR_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_RSR_;		\/\/ $YFFA06 Not Used [S]$/;"	m	struct:__anon40
_RSR_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_RSR_;		\/\/ $YFFA06 Not Used [S]$/;"	m	struct:__anon44
_SBRAM	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	}	_SBRAM;$/;"	t	typeref:struct:__anon43
_SIML	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	}	_SIML;$/;"	t	typeref:struct:__anon40
_SIML	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	}	_SIML;$/;"	t	typeref:struct:__anon44
_STAT_H	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	46;"	d
_SWSR_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_SWSR_;		\/\/ $YFFA26 Not Used [S]$/;"	m	struct:__anon40
_SWSR_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_SWSR_;		\/\/ $YFFA26 Not Used [S]$/;"	m	struct:__anon44
_SYPCR_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vuchar		_SYPCR_;	\/\/ $YFFA20 Not Used [S]$/;"	m	struct:__anon40
_SYPCR_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vuchar		_SYPCR_;	\/\/ $YFFA20 Not Used [S]$/;"	m	struct:__anon44
_TERMIOS_H	/home/kahn/cf2/headers/CFX/Headers/termios.h	46;"	d
_TPU	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	}	_TPU;$/;"	t	typeref:struct:__anon42
_UNISTD_H	/home/kahn/cf2/headers/CFX/Headers/unistd.h	46;"	d
_UTIME_H	/home/kahn/cf2/headers/CFX/Headers/utime.h	46;"	d
__ADS8344_H	/home/kahn/cf2/headers/CFX/Headers/Drivers/ADS8344.h	46;"	d
__ASSERT_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/assert.h	6;"	d
__CTYPE_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/ctype.h	6;"	d
__ERRNO_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/errno.h	6;"	d
__FLOAT_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/float.h	6;"	d
__ISO646_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	6;"	d
__LIMITS_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/limits.h	6;"	d
__LOCALE_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	6;"	d
__MATH_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/math.h	6;"	d
__Max146_H	/home/kahn/cf2/headers/CFX/Headers/Drivers/Max146.h	46;"	d
__NULL_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/null.h	6;"	d
__SETJMP_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/setjmp.h	6;"	d
__SIGNAL_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	6;"	d
__SIZE_T_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/size_t.h	6;"	d
__STDARG_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdarg.h	6;"	d
__STDDEF_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/stddef.h	6;"	d
__STDIO_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	6;"	d
__STDLIB_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	6;"	d
__STRING_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/string.h	6;"	d
__TIME_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	6;"	d
__VA_LIST_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/va_list.h	6;"	d
__WCHAR_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar.h	6;"	d
__WCHAR_T_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar_t.h	6;"	d
__WCTYPE_H	/home/kahn/cf2/headers/CPU32/Headers/StdC/wctype.h	6;"	d
___cf1_ctm_h	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	45;"	d
___cf1_pins_h	/home/kahn/cf2/headers/CFX/Headers/_cf1_pins.h	45;"	d
___cfx_console_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	45;"	d
___cfx_cpulevel_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	45;"	d
___cfx_drives_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_drives.h	45;"	d
___cfx_errors_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	45;"	d
___cfx_expand_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	45;"	d
___cfx_files_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	45;"	d
___cfx_globals_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	45;"	d
___cfx_internals_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	45;"	d
___cfx_memmap_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_memmap.h	45;"	d
___cfx_pins_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_pins.h	45;"	d
___cfx_power_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	45;"	d
___cfx_sercomm_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	45;"	d
___cfx_time_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	45;"	d
___cfx_tpu_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	45;"	d
___cfx_types_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	45;"	d
___cfx_util_h	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	45;"	d
__cfxad_H	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	46;"	d
__cfxpatch_h	/home/kahn/cf2/headers/CFX/Headers/cfxpatch.h	46;"	d
__cfxpico_h	/home/kahn/cf2/headers/CFX/Headers/cfxpico.h	43;"	d
__cmath__	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	45;"	d
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^void	CPUWriteInterruptMask(ushort ipmask:__d0) = { 0xE148, 0x0040, 0x2000, 0x46C0 };$/;"	v
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^void	CPUWriteStackReg(ulong a7:__d0) = { 0x2E40 };$/;"	v
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^void	CPUWriteStatusReg(ushort sr:__d0) = { 0x46C0 };$/;"	v
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_power.h	/^void	LPStopCSE(uchar csebits:__d0) = {	0x0238, 0x00BC, 0xFA05, 0x8138,$/;"	v
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TPUClearInterrupt(ushort tch:__d0) = \\$/;"	v
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TPUDisableInterrupt(ushort tch:__d0) = \\$/;"	v
__d0	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^void	TPUEnableInterrupt(ushort tch:__d0) = \\$/;"	v
__double_huge	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	/^long __double_huge[];$/;"	v
__extended_huge	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	/^long __extended_huge[];$/;"	v
__float_huge	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	/^long __float_huge[];$/;"	v
__float_nan	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	/^long __float_nan[];$/;"	v
__init__	bench/capture/laraSer.py	/^    def __init__(self, eol='\\n', name=None, *args, **kwargs):$/;"	m	class:Serial
__init__	bench/emul/laraSer.py	/^    def __init__(self, eol='\\n', name=None, *args, **kwargs):$/;"	m	class:Serial
__isfinite	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	69;"	d
__mc68332_h	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	43;"	d
__mc68338_h	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	46;"	d
__mxcfxstd_h	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	81;"	d
__mxcfxwdt_h	/home/kahn/cf2/headers/CFX/Headers/mxcfx4i.h	46;"	d
__mxcfxwdt_h	/home/kahn/cf2/headers/CFX/Headers/mxcfxwdt.h	46;"	d
__mxcpu32_h	/home/kahn/cf2/headers/CPU32/Headers/mxcpu32.h	43;"	d
__tpu68332_h	/home/kahn/cf2/headers/CFX/Headers/tpu68332.h	46;"	d
__va_start	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdarg.h	11;"	d
_resvC00_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC00_;	\/\/ $YFF406 $/;"	m	struct:__anon46
_resvC01_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC01_;	\/\/ $YFF416 $/;"	m	struct:__anon46
_resvC02_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC02_;	\/\/ $YFF426 $/;"	m	struct:__anon46
_resvC03_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC03_;	\/\/ $YFF42E $/;"	m	struct:__anon46
_resvC04_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC04_;	\/\/ $YFF436 $/;"	m	struct:__anon46
_resvC05_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC05_;	\/\/ $YFF43E $/;"	m	struct:__anon46
_resvC06_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC06_;	\/\/ $YFF446 $/;"	m	struct:__anon46
_resvC07_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC07_;	\/\/ $YFF44E $/;"	m	struct:__anon46
_resvC08_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC08_;	\/\/ $YFF4D6 $/;"	m	struct:__anon46
_resvC09_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC09_;	\/\/ $YFF4DE $/;"	m	struct:__anon46
_resvC10_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC10_;	\/\/ $YFF4E6 $/;"	m	struct:__anon46
_resvC11_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC11_;	\/\/ $YFF4EE $/;"	m	struct:__anon46
_resvC12_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC12_;	\/\/ $YFF4F6 $/;"	m	struct:__anon46
_resvC13_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvC13_;	\/\/ $YFF4FE $/;"	m	struct:__anon46
_resvQ00_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvQ00_;	\/\/ $YFFC06 [S\/U]$/;"	m	struct:__anon41
_resvQ00_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvQ00_;	\/\/ $YFFC06 [S\/U]$/;"	m	struct:__anon45
_resvQ01_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvQ01_;	\/\/ $YFFC10 [S\/U]$/;"	m	struct:__anon41
_resvQ01_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvQ01_;	\/\/ $YFFC10 [S\/U]$/;"	m	struct:__anon45
_resvQ02_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvQ02_;	\/\/ $YFFC12 [S\/U]$/;"	m	struct:__anon41
_resvQ02_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvQ02_;	\/\/ $YFFC12 [S\/U]$/;"	m	struct:__anon45
_resvS00_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS00_;	\/\/ $YFFA0A $/;"	m	struct:__anon40
_resvS00_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS00_;	\/\/ $YFFA0A $/;"	m	struct:__anon44
_resvS01_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS01_;	\/\/ $YFFA0C $/;"	m	struct:__anon40
_resvS01_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS01_;	\/\/ $YFFA0C $/;"	m	struct:__anon44
_resvS02_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS02_;	\/\/ $YFFA0E $/;"	m	struct:__anon40
_resvS02_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS02_;	\/\/ $YFFA0E $/;"	m	struct:__anon44
_resvS03_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS03_;	\/\/ $YFFA28 [S]$/;"	m	struct:__anon40
_resvS03_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS03_;	\/\/ $YFFA28 [S]$/;"	m	struct:__anon44
_resvS04_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS04_;	\/\/ $YFFA2A [S]$/;"	m	struct:__anon40
_resvS04_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS04_;	\/\/ $YFFA2A [S]$/;"	m	struct:__anon44
_resvS05_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS05_;	\/\/ $YFFA2C [S]$/;"	m	struct:__anon40
_resvS05_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS05_;	\/\/ $YFFA2C [S]$/;"	m	struct:__anon44
_resvS06_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS06_;	\/\/ $YFFA2E [S]$/;"	m	struct:__anon40
_resvS06_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS06_;	\/\/ $YFFA2E [S]$/;"	m	struct:__anon44
_resvS07_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS07_;	\/\/ $YFFA3C $/;"	m	struct:__anon40
_resvS07_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS07_;	\/\/ $YFFA3C $/;"	m	struct:__anon44
_resvS08_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS08_;	\/\/ $YFFA3E $/;"	m	struct:__anon40
_resvS08_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS08_;	\/\/ $YFFA3E $/;"	m	struct:__anon44
_resvS09_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS09_;	\/\/ $YFFA42 $/;"	m	struct:__anon40
_resvS09_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS09_;	\/\/ $YFFA42 $/;"	m	struct:__anon44
_resvS10_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS10_;	\/\/ $YFFA78 $/;"	m	struct:__anon40
_resvS10_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS10_;	\/\/ $YFFA78 $/;"	m	struct:__anon44
_resvS11_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS11_;	\/\/ $YFFA7A $/;"	m	struct:__anon40
_resvS11_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS11_;	\/\/ $YFFA7A $/;"	m	struct:__anon44
_resvS12_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS12_;	\/\/ $YFFA7C $/;"	m	struct:__anon40
_resvS12_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS12_;	\/\/ $YFFA7C $/;"	m	struct:__anon44
_resvS13_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_resvS13_;	\/\/ $YFFA7E $/;"	m	struct:__anon40
_resvS13_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_resvS13_;	\/\/ $YFFA7E $/;"	m	struct:__anon44
_rvC0_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC0_[2];	\/\/ $YFF40C $YFF40E $/;"	m	struct:__anon46
_rvC1_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC1_[2];	\/\/ $YFF41C  $YFF41E $/;"	m	struct:__anon46
_rvC2_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC2_[5];	\/\/ $YFF456  $YFF45E $/;"	m	struct:__anon46
_rvC3_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC3_[4];	\/\/ $YFF468  $YFF46E $/;"	m	struct:__anon46
_rvC4_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC4_[4];	\/\/ $YFF478  $YFF47E $/;"	m	struct:__anon46
_rvC5_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC5_[3];	\/\/ $YFF48A  $YFF48E $/;"	m	struct:__anon46
_rvC6_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC6_[20];	\/\/ $YFF498 $YFF4BE $/;"	m	struct:__anon46
_rvC7_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvC7_[4];	\/\/ $YFF4C8  $YFF4CE $/;"	m	struct:__anon46
_rvQ_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_rvQ_[112];	\/\/ $YFFC20  $YFFCFF [S\/U]$/;"	m	struct:__anon41
_rvQ_	/home/kahn/cf2/headers/CFX/Headers/mc68338.h	/^	vushort		_rvQ_[112];	\/\/ $YFFC20  $YFFCFF [S\/U]$/;"	m	struct:__anon45
_vTR_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_vTR_[58];		\/\/ $YFFB06-$YFFB3F     Not Used$/;"	m	struct:__anon43
_vT_	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^	vushort		_vT_[108];	\/\/ $YFFE28-$YFFEFF     Not Used$/;"	m	struct:__anon42
abbrevOk	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		abbrevOk;				\/\/ accept abbreviated commands (default)$/;"	m	struct:CmdInfo
actime	/home/kahn/cf2/headers/CFX/Headers/utime.h	/^	time_t		actime;					\/\/ access time$/;"	m	struct:utimbuf
ad	MPC/ADS/ADS.c	/^CFxAD *ad, adbuf;$/;"	v
ad	links/ADS.c	/^CFxAD *ad, adbuf;$/;"	v
adbuf	MPC/ADS/ADS.c	/^CFxAD *ad, adbuf;$/;"	v
adbuf	links/ADS.c	/^CFxAD *ad, adbuf;$/;"	v
adif	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^typedef bool (*adif)(ushort qslot, void *ad);$/;"	t
adtype	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	ushort	adtype;$/;"	m	struct:__anon25
altctp	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	CmdTablePtr	altctp;					\/\/ secondary command table$/;"	m	struct:CmdInfo
altgets	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	getsfptr	altgets; 				\/\/ zero defaults to stdlib gets()$/;"	m	struct:CmdInfo
amodDelay	bench/emul/winch.py	/^amodDelay = 5.5$/;"	v
amodInput	bench/emul/winch.py	/^def amodInput():$/;"	f
amodOutput	bench/emul/winch.py	/^def amodOutput():$/;"	f
amodPut	bench/emul/winch.py	/^def amodPut(s):$/;"	f
and	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	8;"	d
and_eq	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	9;"	d
argc	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	short		argc;					\/\/ number of arguments (incl. command$/;"	m	struct:CmdInfo
argv	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	CmdParam	argv[CMDMAXARGS];		\/\/ arguments$/;"	m	struct:CmdInfo
ascentRate	CTDCom/cfxmain.c	/^float ascentRate = 0.26;$/;"	v
ascentRate	MPC/CTD/CTD.c	/^float ascentRate = 0.26;$/;"	v
ascentRate	links/CTD.c	/^float ascentRate = 0.26;$/;"	v
assert	/home/kahn/cf2/headers/CPU32/Headers/StdC/assert.h	11;"	d
assert	/home/kahn/cf2/headers/CPU32/Headers/StdC/assert.h	14;"	d
assert	/home/kahn/cf2/headers/CPU32/Headers/StdC/assert.h	16;"	d
assert	/home/kahn/cf2/headers/CPU32/Headers/StdC/assert.h	8;"	d
autoTiming	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	bool			autoTiming;		\/\/ Auto adjust timing to clock flag$/;"	m	struct:qpbDev
autobaud	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	autobaud;	\/\/ auto-adjust baud on clock change (not implemented!)$/;"	m	struct:__anon108
b	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[2]; ushort w; } BW, *pBW;$/;"	m	union:__anon122
b	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[4]; ushort w[2]; ulong l; } BWL, *pBWL;$/;"	m	union:__anon123
b0	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b0	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b0	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b1	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b1	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b1	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b10	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b10	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b11	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b11	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b12	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b12	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b13	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b13	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b14	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b14	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b15	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b15	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b16	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b17	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b18	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b19	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b2	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b2	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b2	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b20	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b21	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b22	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b23	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b23:1,	b22:1,	b21:1,	b20:1,	b19:1,	b18:1,	b17:1,	b16:1,$/;"	m	struct:ResetResume::__anon87
b24	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b25	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b26	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b27	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b28	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b29	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b3	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b3	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b3	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b30	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b31	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	b31:1,	b30:1,	b29:1,	b28:1,	b27:1,	b26:1,	b25:1,	b24:1,$/;"	m	struct:ResetResume::__anon87
b4	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b4	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b4	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b5	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b5	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b5	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b6	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b6	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b6	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b7	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon86
b7	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon87
b7	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	b7:1,	b6:1,	b5:1,	b4:1,	b3:1,	b2:1,	b1:1,	b0:1;$/;"	m	struct:ResetResume::__anon85
b8	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b8	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
b9	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^			b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon87
b9	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	b15:1,	b14:1,	b13:1,	b12:1,	b11:1,	b10:1,	b9:1,	b8:1,$/;"	m	struct:ResetResume::__anon86
baud	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	long	baud;		\/\/ baud rate$/;"	m	struct:__anon108
baudrate	bench/capture/cap.py	/^baudrate = 9600$/;"	v
baudrate	bench/emul/buoy.py	/^baudrate = 9600$/;"	v
baudrate	bench/emul/radio.py	/^baudrate = 19200$/;"	v
baudrate	bench/emul/winch.py	/^baudrate = 4800$/;"	v
biaBoard	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar		biaBoard;		\/\/ BigIDEA board version$/;"	m	struct:ResetResume::__anon91
biaBuild	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar		biaBuild;		\/\/ BigIDEA board changes$/;"	m	struct:ResetResume::__anon91
biaCantAllocSSD	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaCantAllocSSD			\/\/ failed trying to allocate the SSD$/;"	e	enum:__anon67
biaDev	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	BIADEV		biaDev;			\/\/ device type: BIAHD, BIA25, BIA18, ...$/;"	m	struct:ResetResume::__anon91
biaErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaErrorStart = BIA_ERRORS$/;"	e	enum:__anon67
biaIndex	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	char		biaIndex;		\/\/ BigIDEA SCS index number$/;"	m	struct:ResetResume::__anon91
biaInvalidIDEport	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaInvalidIDEport			\/\/ BIA driver references invalid IDE port$/;"	e	enum:__anon67
biaPowerUpFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaPowerUpFailed			\/\/ failed waiting for ready at power up$/;"	e	enum:__anon67
biaSCBInitFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaSCBInitFailed			\/\/ failed trying to initialize the SCB$/;"	e	enum:__anon67
biaSCSIndexConfFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaSCSIndexConfFailed		\/\/ failed to confirm the requested the SCS index$/;"	e	enum:__anon67
biaSCSIndexReadyFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaSCSIndexReadyFailed	\/\/ failed acknowledge the requested the SCS index$/;"	e	enum:__anon67
biaSCSIndexReqUnknown	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaSCSIndexReqUnknown		\/\/ failed to find the requested the SCS index$/;"	e	enum:__anon67
biaSCSInitFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaSCSInitFailed			\/\/ failed trying to initialize the SCS$/;"	e	enum:__anon67
biaSCSUnknownVersion	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaSCSUnknownVersion		\/\/ SCS driver is incompatible with this BIA$/;"	e	enum:__anon67
biaUnknownDevice	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaUnknownDevice			\/\/ unknown BIADEV requested$/;"	e	enum:__anon67
biaUnknownHardwareVersion	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, biaUnknownHardwareVersion	\/\/ BIA driver doesn't recognize this BIA$/;"	e	enum:__anon67
bin	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef union { void *bin; char *str; long lng; float flt; } VEEData;$/;"	m	union:__anon127
biosver	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	biosver[10];		\/\/ "2.28r1  ", "2.28r1p1"$/;"	m	struct:__anon74
bitand	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	10;"	d
bitor	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	11;"	d
bits	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ushort			bits;			\/\/ Bits Per Transfer$/;"	m	struct:qpbDev
bits	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	bits;		\/\/ data bits exclusive of start, stop, parity$/;"	m	struct:__anon108
bool	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^		typedef char bool;$/;"	t
bool	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	85;"	d
bool	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	/^	typedef char bool;$/;"	t
bool	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	103;"	d
bps	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	61;"	d
brtime	bench/ctd/test.py	/^def brtime(s9,br=1):$/;"	f
bs	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^  	BS			bs;						\/\/ FAT32 or FAT16 fields$/;"	m	struct:DWBPB
bs16	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	  	BS16	bs16;					\/\/ FAT12\/16 fields$/;"	m	union:DPBPB::__anon28
bs32	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	  	BS32	bs32;					\/\/ FAT32 fields$/;"	m	union:DPBPB::__anon28
bsdErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, bsdErrorStart = BSD_ERRORS$/;"	e	enum:__anon67
bsdIdOfRange	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, bsdIdOfRange				\/\/ invalid ID requested$/;"	e	enum:__anon67
bsdNotRegistered	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, bsdNotRegistered			\/\/ no BSD registered to this ID$/;"	e	enum:__anon67
bsdSectorRangeError	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, bsdSectorRangeError		\/\/ read\/write requested sector out of range$/;"	e	enum:__anon67
buffOut	bench/emul/winch.py	/^buffOut = ''$/;"	v
bufferSize	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		bufferSize;				\/\/ buffer size in 512 byte segments$/;"	m	struct:ATADriveID
bufferType	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		bufferType;				\/\/ buffer type$/;"	m	struct:ATADriveID
buoy	bench/emul/emul.py	/^import laraSer, winch, buoy, radio$/;"	i
buoyArgs	bench/emul/emul.py	/^buoyArgs = {}$/;"	v
buoyID	bench/emul/shared.py	/^buoyID = '00'$/;"	v
busy	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool	busy		: 1;	\/\/ drive currently busy (online must be valid)$/;"	m	struct:ResetResume::__anon90
captFall	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef enum { captLead, captFall } cpha;$/;"	e	enum:__anon70
captLead	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef enum { captLead, captFall } cpha;$/;"	e	enum:__anon70
carraydump	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	70;"	d
cdrain	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	58;"	d
cf	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { short entry[5]; ievfptr cf; short exit[3]; } IEVCWrapper;$/;"	m	struct:__anon64
cfErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cfErrorStart = CF_ERRORS$/;"	e	enum:__anon67
cfInvalidIDEport	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cfInvalidIDEport			\/\/ CF driver references invalid IDE port$/;"	e	enum:__anon67
cfgetispeed	/home/kahn/cf2/headers/CFX/Headers/termios.h	57;"	d
cfgetospeed	/home/kahn/cf2/headers/CFX/Headers/termios.h	56;"	d
cfsetispeed	/home/kahn/cf2/headers/CFX/Headers/termios.h	59;"	d
cfsetospeed	/home/kahn/cf2/headers/CFX/Headers/termios.h	58;"	d
cgetc	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	55;"	d
cgetclp	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	60;"	d
cgetq	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	54;"	d
cgets	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	62;"	d
chexdump	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	67;"	d
chore	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	vfptr	chore;		\/\/ what we'll do$/;"	m	struct:ResetResume::__anon77
ciflush	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	56;"	d
clockPhase	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	cpha			clockPhase;		\/\/ SPI Clock Phase$/;"	m	struct:qpbDev
clockPolar	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	cpol			clockPolar;		\/\/ SPI Clock Polarity$/;"	m	struct:qpbDev
clock_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^typedef unsigned long	clock_t;$/;"	t
cmdApplicationError	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdApplicationError		\/\/ "Application error"$/;"	e	enum:__anon67
cmdCancelled	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdCancelled				\/\/ "Cancelled" -- always last item$/;"	e	enum:__anon67
cmdCantWithPicoZOOM	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdCantWithPicoZOOM		\/\/ "Can't with PicoZOOM active"$/;"	e	enum:__anon67
cmdDriveError	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdDriveError				\/\/ "Drive error"$/;"	e	enum:__anon67
cmdDriveNotFound	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdDriveNotFound			\/\/ "Drive not found"$/;"	e	enum:__anon67
cmdErrGeneralFailure	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdErrGeneralFailure		\/\/ "Failed"$/;"	e	enum:__anon67
cmdErrInvalidParam	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdErrInvalidParam		\/\/ "Invalid argument(s)"$/;"	e	enum:__anon67
cmdErrPrivViolation	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdErrPrivViolation		\/\/ "Privilege violation"$/;"	e	enum:__anon67
cmdErrUnknownCommand	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdErrUnknownCommand		\/\/ "Bad command or file name"$/;"	e	enum:__anon67
cmdErrWrongParmCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdErrWrongParmCount		\/\/ "Wrong number of arguments"$/;"	e	enum:__anon67
cmdErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdErrorStart = CMD_ERRORS$/;"	e	enum:__anon67
cmdExpectingValue	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdExpectingValue			\/\/ "ExpectingValue"$/;"	e	enum:__anon67
cmdFileNotFound	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdFileNotFound			\/\/ "File not found"$/;"	e	enum:__anon67
cmdInvalidAddress	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdInvalidAddress			\/\/ "Invalid Address"$/;"	e	enum:__anon67
cmdInvalidRange	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdInvalidRange			\/\/ "Invalid Range"$/;"	e	enum:__anon67
cmdNoErr	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdNoErr = 0$/;"	e	enum:__anon67
cmdNotEnoughMemory	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdNotEnoughMemory		\/\/ "Not enough memory"$/;"	e	enum:__anon67
cmdOddAddress	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdOddAddress				\/\/ "Odd Address"$/;"	e	enum:__anon67
cmdReqParamMissing	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdReqParamMissing		\/\/ "Required parameter missing"$/;"	e	enum:__anon67
cmdWrongParmType	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, cmdWrongParmType			\/\/ "Wrong Parameter Type"$/;"	e	enum:__anon67
cmdchrs	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		*cmdchrs;				\/\/ command token to match$/;"	m	struct:CmdTable
cmdf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^typedef char 	*cmdf(struct CmdInfo *);	\/\/ standard CMD handler$/;"	t
cmdfptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^typedef cmdf	*cmdfptr;					\/\/ pointer to same$/;"	t
coflush	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	59;"	d
com4rxch	bench/passthru/main.c	/^short com4rxch, com4txch;$/;"	v
com4txch	bench/passthru/main.c	/^short com4rxch, com4txch;$/;"	v
command	MPC/MPC3.3/MPC_Global.h	/^  void (*command)();$/;"	m	struct:menu
command	MPC/MPC_Global/MPC_Global.h	/^  void (*command)();$/;"	m	struct:menu
command	links/MPC_Global.h	/^  void (*command)();$/;"	m	struct:menu
compl	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	12;"	d
config	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		config;					\/\/ general configuration bits$/;"	m	struct:ATADriveID
contCSMulti	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	bool			contCSMulti;	\/\/ Continue CS assert between mult xfrs$/;"	m	struct:qpbDev
cpha	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef enum { captLead, captFall } cpha;$/;"	t	typeref:enum:__anon70
cpol	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef enum { iaLowSCK, iaHighSCK } cpol;$/;"	t	typeref:enum:__anon69
cprintf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	64;"	d
cprintf	bench/teststrtok/teststrtok-gcc.c	2;"	d	file:
cputc	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	57;"	d
cputs	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	63;"	d
crRepOk	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		crRepOk;				\/\/ repeat on just CR$/;"	m	struct:CmdTable
crc	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	crc;			\/\/ of all fields$/;"	m	struct:ResetResume::__anon88
create_dtx_file	MPC/WISPR/WISPR.c	/^void create_dtx_file(long fnum) {$/;"	f
create_dtx_file	links/WISPR.c	/^void create_dtx_file(long fnum) {$/;"	f
csprintf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	65;"	d
cstructdump	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	69;"	d
ctdDateTime	bench/emul/buoy.py	/^def ctdDateTime():$/;"	f
ctdOut	bench/emul/buoy.py	/^def ctdOut():$/;"	f
ctp	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	CmdTablePtr	ctp;					\/\/ working command table$/;"	m	struct:CmdInfo
curNumCyl	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		curNumCyl;				\/\/ apparent number of cylinders$/;"	m	struct:ATADriveID
curNumHeads	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		curNumHeads;			\/\/ apparent number of heads$/;"	m	struct:ATADriveID
curSectorCapacity	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		curSectorCapacity;		\/\/ apparent capacity in sectors$/;"	m	struct:ATADriveID
curSectorsPerTrack	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		curSectorsPerTrack;		\/\/ apparent sectors per track$/;"	m	struct:ATADriveID
currency_symbol	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*currency_symbol;$/;"	m	struct:lconv
cvprintf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	66;"	d
cycleTimingDMA	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		cycleTimingDMA;			\/\/ timing mode for DMA$/;"	m	struct:ATADriveID
cycleTimingPIO	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		cycleTimingPIO;			\/\/ timing mode for PIO$/;"	m	struct:ATADriveID
d_attr	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	uchar		d_attr;					\/\/ file\/entry attributes$/;"	m	struct:dirent
d_clustsize	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ulong		d_clustsize;			\/\/ cluster size in bytes$/;"	m	struct:dirent
d_clustsizeF16	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ushort		d_clustsizeF16;			\/\/ 2.2x legacy support$/;"	m	struct:dirent
d_link	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	void		*d_link;				\/\/ used internally$/;"	m	struct:dirent
d_name	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	uchar		d_name[13];				\/\/ expanded file name$/;"	m	struct:dirent
d_size	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ulong		d_size;					\/\/ actual size in bytes$/;"	m	struct:dirent
d_stcluster	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ulong		d_stcluster;			\/\/ starting cluster$/;"	m	struct:dirent
d_stclusterF16	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ushort		d_stclusterF16;			\/\/ 2.2x legacy support$/;"	m	struct:dirent
d_tm	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	struct tm	d_tm;					\/\/ modification date in C time$/;"	m	struct:dirent	typeref:struct:dirent::tm
dasm10Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm10Vector						\/\/  74	CTD10 (Pin22) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm26Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm26Vector				= 90	\/\/  90	CTD26 (Pin37) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm27Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm27Vector						\/\/  91	CTD27 (Pin35) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm28Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm28Vector						\/\/  92	CTD28 (Pin34) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm29Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm29Vector						\/\/  93	CTD29 (Pin33) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm4Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm4Vector						\/\/  68	CTD4 (Pin29) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm5Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm5Vector						\/\/  69	CTD5 (Pin27) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm6Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm6Vector						\/\/  70	CTD6 (Pin26) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm7Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm7Vector						\/\/  71	CTD7 (Pin24) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm8Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm8Vector						\/\/  72	CTD8 (Pin25) IC\/OC Event Interrupt$/;"	e	enum:__anon56
dasm9Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, dasm9Vector						\/\/  73	CTD9 (Pin23) IC\/OC Event Interrupt$/;"	e	enum:__anon56
data	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar	data[];	\/\/ name, 1 or 2 zeros, data, 0 or 1 zeros$/;"	m	struct:ResetResume::__anon88
data	MPC/ADS/ADS.c	/^bool data;$/;"	v
data	links/ADS.c	/^bool data;$/;"	v
dbrErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dbrErrorStart = DBR_ERRORS$/;"	e	enum:__anon67
dbrInvalidDOSBootRecord	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dbrInvalidDOSBootRecord	\/\/ not a valid DOS boot sector$/;"	e	enum:__anon67
dbrV2BinsCantFAT32	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dbrV2BinsCantFAT32		\/\/ PicoDOS version 2.xx binaries can't use FAT32$/;"	e	enum:__anon67
dd_buf	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	void		*dd_buf;$/;"	m	struct:dir
dd_dirname	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	uchar		dd_dirname[13];$/;"	m	struct:dir
dd_fd	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	int			dd_fd;$/;"	m	struct:dir
dd_loc	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ulong		dd_loc;$/;"	m	struct:dir
dd_size	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^	ulong		dd_size;$/;"	m	struct:dir
decimal_point	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*decimal_point;$/;"	m	struct:lconv
defAbbrv	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	188;"	d
defCROk	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	186;"	d
defNumCyl	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		defNumCyl;				\/\/ default number of cylinders$/;"	m	struct:ATADriveID
defNumHeads	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		defNumHeads;			\/\/ default number of heads$/;"	m	struct:ATADriveID
defNumSectorsPerTrack	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		defNumSectorsPerTrack;	\/\/ default number of sectors per track$/;"	m	struct:ATADriveID
defPriv	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	184;"	d
depth	CTDCom/cfxmain.c	/^static float depth;$/;"	v	file:
depth	bench/emul/buoy.py	/^from winch import depth$/;"	i
depth	bench/emul/winch.py	/^def depth():$/;"	f
descentRate	CTDCom/cfxmain.c	/^float descentRate = 0.1923; \/\/ m\/s$/;"	v
descentRate	MPC/CTD/CTD.c	/^float descentRate = 0.1923; \/\/ m\/s$/;"	v
descentRate	links/CTD.c	/^float descentRate = 0.1923; \/\/ m\/s$/;"	v
dev	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	QPBDev			*dev;			\/\/ device description$/;"	m	struct:__anon71
devName	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	char			devName[16];	\/\/ C string with device name (15 max)$/;"	m	struct:qpbDev
dev_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef unsigned long	dev_t;$/;"	t
dir	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^typedef struct dir$/;"	s
dirErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dirErrorStart = DIR_ERRORS$/;"	e	enum:__anon67
dirent	/home/kahn/cf2/headers/CFX/Headers/dirent.h	/^typedef struct dirent$/;"	s
div_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	/^	}	div_t;$/;"	t	typeref:struct:__anon128
dlen	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	dlen	: 10;	\/\/ data length (1024 max)$/;"	m	struct:ResetResume::__anon88
docked	bench/emul/winch.py	/^def docked():$/;"	f
dos33ext	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	dos33ext		= 0x05,				\/\/ FAT12\/16 DOS extended 0MB-2GB$/;"	e	enum:__anon29
dos40pri	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	dos40pri		= 0x06,				\/\/ FAT16 DOS primary 32MB-2GB$/;"	e	enum:__anon29
doubleWordSupport	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		doubleWordSupport;		\/\/ supports double word I\/O$/;"	m	struct:ATADriveID
double_t	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	/^typedef double double_t;$/;"	t
dsdDriveOutOfRange	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdDriveOutOfRange		\/\/ requested drive number is out of range$/;"	e	enum:__anon67
dsdDriveReqAlreadyMounted	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdDriveReqAlreadyMounted	\/\/ attempted to mount to drive letter in use$/;"	e	enum:__anon67
dsdDriveReqNotMounted	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdDriveReqNotMounted		\/\/ requested logical drive is not mounted$/;"	e	enum:__anon67
dsdEndOfDir	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdEndOfDir				\/\/ reached the end of the directory$/;"	e	enum:__anon67
dsdErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdErrorStart = DSD_ERRORS$/;"	e	enum:__anon67
dsdInvalidWorkingDirectory	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdInvalidWorkingDirectory\/\/ tried to set invalid working directory$/;"	e	enum:__anon67
dsdMountCantFindSSD	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdMountCantFindSSD		\/\/ failed to find SSD attempting mount$/;"	e	enum:__anon67
dsdNoMedia	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdNoMedia				\/\/ no media found$/;"	e	enum:__anon67
dsdNotEnoughMemory	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, dsdNotEnoughMemory		\/\/ not enough memory to mount the drive$/;"	e	enum:__anon67
dtxrqst	MPC/WISPR/WISPR.c	/^int dtxrqst;$/;"	v
dtxrqst	links/WISPR.c	/^int dtxrqst;$/;"	v
elapse	bench/ctd/test.py	/^def elapse(f):$/;"	f
emumfg	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	char	emumfg;		\/\/ author identifier character, 'P' for Persistor$/;"	m	struct:__anon119
emuset	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	uchar	emuset;		\/\/ emulation set, 1 identifies PII standard$/;"	m	struct:__anon119
enabints	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	bool		enabints;		\/\/ true to enable interrupts$/;"	m	struct:TCHSetup
endHead	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		endHead;$/;"	m	struct:__anon30
endSC	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		endSC;$/;"	m	struct:__anon30
entries	MPC/MPC3.3/MPC_Global.h	/^  short entries;$/;"	m	struct:menu
entries	MPC/MPC_Global/MPC_Global.h	/^  short entries;$/;"	m	struct:menu
entries	links/MPC_Global.h	/^  short entries;$/;"	m	struct:menu
entry	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { short entry[5]; ievfptr cf; short exit[3]; } IEVCWrapper;$/;"	m	struct:__anon64
eol	bench/capture/cap.py	/^eol = '\\r'$/;"	v
eol	bench/emul/buoy.py	/^eol = '\\r\\n'$/;"	v
eol	bench/emul/radio.py	/^eol = '\\r'$/;"	v
eol	bench/emul/winch.py	/^eol = '\\r\\n'$/;"	v
errmes	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		*errmes;				\/\/ last error message$/;"	m	struct:CmdInfo
errors	SG/Seaglider.c	/^int errors[9];$/;"	v
ets	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	72;"	d
execstr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^short	execstr(char *cmdstr, ...)					PICO_CALL(execstr);$/;"	v
execstrGeneralFailure	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^enum {	execstrNoError = 0, execstrGeneralFailure = 1 };$/;"	e	enum:__anon58
execstrNoError	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^enum {	execstrNoError = 0, execstrGeneralFailure = 1 };$/;"	e	enum:__anon58
exit	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { short entry[5]; ievfptr cf; short exit[3]; } IEVCWrapper;$/;"	m	struct:__anon64
false	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	82;"	d
false	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	100;"	d
fat12pri	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	fat12pri		= 0x01,				\/\/ FAT12 DOS primary <16MB$/;"	e	enum:__anon29
fat16LBA	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	fat16LBA		= 0x0E,				\/\/ FAT16 WIN95 primary LBA 32MB-2GB$/;"	e	enum:__anon29
fat16extLBA	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	fat16extLBA		= 0x0F				\/\/ FAT16 WIN95 extended LBA 0MB-2GB$/;"	e	enum:__anon29
fat16pri	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	fat16pri		= 0x04,				\/\/ FAT16 DOS primary 16MB-32MB$/;"	e	enum:__anon29
fat32LBA	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	fat32LBA		= 0x0C,				\/\/ FAT32 WIN95 primary LBA 512MB-2TB$/;"	e	enum:__anon29
fat32pri	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	fat32pri 		= 0x0B,				\/\/ FAT32 WIN95 primary 512MB-2TB$/;"	e	enum:__anon29
fatid	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	75;"	d
fats	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	64;"	d
fcsm3Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, fcsm3Vector						\/\/  67	FCSM Counter Overflow Interrupt$/;"	e	enum:__anon56
fdat	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	80;"	d
fdir	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	79;"	d
ffat	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	78;"	d
file	SG/Seaglider.c	/^FILE *file;$/;"	v
file	SG/s.c	/^FILE *file;$/;"	v
firmwareRevText	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		firmwareRevText[8];		\/\/ firmware revision text (Rev M.ms)$/;"	m	struct:ATADriveID
first	MPC/GPSIRID/GPSIRID.c	/^char *first;$/;"	v
first	links/GPSIRID.c	/^char *first;$/;"	v
flashAddrOutOfRange	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashAddrOutOfRange		\/\/ bad flash address specified$/;"	e	enum:__anon67
flashCantBurnZeroToOne	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashCantBurnZeroToOne	\/\/ attempting to write a one to a zeroed location$/;"	e	enum:__anon67
flashEraseDisabled	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashEraseDisabled		\/\/ request denied, erasing has been disabled$/;"	e	enum:__anon67
flashEraseFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashEraseFailed			\/\/ failed attempting to erase flash$/;"	e	enum:__anon67
flashErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashErrorStart = FLASH_ERRORS$/;"	e	enum:__anon67
flashInitFailedRepeat	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashInitFailedRepeat		\/\/ flash initialization failed, contact factory$/;"	e	enum:__anon67
flashInitFailedWrReMap	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashInitFailedWrReMap	\/\/ flash initialization failed, contact factory$/;"	e	enum:__anon67
flashNoError	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashNoError = 0$/;"	e	enum:__anon67
flashPrgEraConcludeFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashPrgEraConcludeFailed	\/\/ failed concluding write or erase operation$/;"	e	enum:__anon67
flashProgramFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashProgramFailed		\/\/ failed attempting to burn flash$/;"	e	enum:__anon67
flashRequestInvalidSector	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashRequestInvalidSector	\/\/ requested operation to invalid sector$/;"	e	enum:__anon67
flashRequestReservedSector	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashRequestReservedSector\/\/ request denied, can't write to reserved sectors$/;"	e	enum:__anon67
flashWordWriteToOddAddr	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashWordWriteToOddAddr	\/\/ attempting word write to odd flash address$/;"	e	enum:__anon67
flashWriteDisabled	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashWriteDisabled		\/\/ request denied, write has been disabled$/;"	e	enum:__anon67
flashWriteReqFromFlash	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, flashWriteReqFromFlash	\/\/ attempting flash write op from flash itself$/;"	e	enum:__anon67
float_t	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	/^typedef float float_t;$/;"	t
flogf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^short	flogf(char *format, ...)					PICO_CALL(flogf);$/;"	v
flt	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef union { void *bin; char *str; long lng; float flt; } VEEData;$/;"	m	union:__anon127
fmtvct	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { ushort sr; ulong pc; ushort fmtvct; ulong info[4]; } IEVStack;$/;"	m	struct:__anon63
fname	MPC/AMODEM/AModem.c	/^static char fname[] = "c:00000000.bot";$/;"	v	file:
fpos_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	/^typedef unsigned long	fpos_t;$/;"	t
frac_digits	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	frac_digits;$/;"	m	struct:lconv
function	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	ushort		function;		\/\/ from the function list$/;"	m	struct:TCHSetup
fv	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^		float	fv;			\/\/ float (32 bit) value$/;"	m	union:__anon61::__anon62
get	bench/capture/laraSer.py	/^    def get(self):$/;"	m	class:Serial
get	bench/emul/laraSer.py	/^    def get(self):$/;"	m	class:Serial
getch	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	76;"	d
getline	bench/capture/laraSer.py	/^    def getline(self, eol=''):$/;"	m	class:Serial
getline	bench/emul/laraSer.py	/^    def getline(self, eol=''):$/;"	m	class:Serial
getsfptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^typedef short	(*getsfptr)(char *, short);	\/\/ line input function$/;"	t
getstr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	79;"	d
gid_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef unsigned long	gid_t;$/;"	t
go	bench/capture/cap.py	/^go = Event()$/;"	v
grouping	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*grouping;$/;"	m	struct:lconv
handle	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	/^	struct _FILE { long handle; char pad[72]; };$/;"	m	struct:_FILE
handler	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	cmdfptr		handler;				\/\/ its associated C function$/;"	m	struct:CmdTable
hasv	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	bool		hasv;		\/\/ value was found and successfully sscanf'd$/;"	m	struct:__anon61
help	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		*help;					\/\/ help text for menus$/;"	m	struct:CmdTable
hexdump	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	82;"	d
hs	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	71;"	d
hshkCtsRts	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { hshkOff, hshkXonXoff, hshkCtsRts };$/;"	e	enum:__anon105
hshkOff	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { hshkOff, hshkXonXoff, hshkCtsRts };$/;"	e	enum:__anon105
hshkXonXoff	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { hshkOff, hshkXonXoff, hshkCtsRts };$/;"	e	enum:__anon105
iaHighSCK	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef enum { iaLowSCK, iaHighSCK } cpol;$/;"	e	enum:__anon69
iaLowSCK	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef enum { iaLowSCK, iaHighSCK } cpol;$/;"	e	enum:__anon69
id	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef	union { struct { ushort id; ushort sn; }; ulong ref; } SCSDevice;$/;"	m	struct:ResetResume::__anon92::__anon93
idch	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	const char	idch;		\/\/ switch ID character ('V' for \/V)$/;"	m	struct:__anon61
idePort	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	vusptr	 	idePort;		\/\/ base address for IDE registers$/;"	m	struct:ResetResume::__anon91
ievfptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef	void (*ievfptr)(IEVStack *ievstack:__a0);$/;"	t
info	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { ushort sr; ulong pc; ushort fmtvct; ulong info[4]; } IEVStack;$/;"	m	struct:__anon63
init	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	bool	(*init)(ushort qslot, void *ad);$/;"	m	struct:__anon25
init	bench/emul/emul.py	/^def init():$/;"	f
ino_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef unsigned long	ino_t;$/;"	t
inputstring	MPC/GPSIRID/GPSIRID.c	/^char *inputstring;$/;"	v
inputstring	links/GPSIRID.c	/^char *inputstring;$/;"	v
int_curr_symbol	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*int_curr_symbol;$/;"	m	struct:lconv
int_frac_digits	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	int_frac_digits;$/;"	m	struct:lconv
ioLock	bench/capture/laraSer.py	/^    ioLock = Lock()$/;"	v	class:Serial
ioLock	bench/emul/laraSer.py	/^    ioLock = Lock()$/;"	v	class:Serial
iridrxch	bench/passthru/main.c	/^short iridrxch, iridtxch;$/;"	v
iridtxch	bench/passthru/main.c	/^short iridrxch, iridtxch;$/;"	v
isPowered	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool		isPowered;		\/\/ true when known to be on$/;"	m	struct:ResetResume::__anon91
isnan	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	65;"	d
isnormal	/home/kahn/cf2/headers/CFX/Headers/math.mx.h	64;"	d
isrange	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	int			isrange		: 1;		\/\/ args form range of values$/;"	m	struct:__anon60
isval	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	int			isval		: 1;		\/\/ arg contains value$/;"	m	struct:__anon60
jmp_buf	/home/kahn/cf2/headers/CPU32/Headers/StdC/setjmp.h	/^  typedef long *jmp_buf[13];$/;"	t
justCR	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		justCR;					\/\/ last was just carriage return$/;"	m	struct:CmdInfo
justCROk	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		justCROk;				\/\/ accept CR repeat commands (default)$/;"	m	struct:CmdInfo
kbflush	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	75;"	d
kbhit	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	74;"	d
l	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[4]; ushort w[2]; ulong l; } BWL, *pBWL;$/;"	m	union:__anon123
laraSer	bench/emul/emul.py	/^import laraSer, winch, buoy, radio$/;"	i
lconv	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^struct lconv$/;"	s
ldat	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	81;"	d
ldiv_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	/^	}	ldiv_t;$/;"	t	typeref:struct:__anon129
level2InterruptAutovector	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	, level2InterruptAutovector	= 26	\/\/  26	IRQ2 (Pin41) Interrupt$/;"	e	enum:__anon65
level3InterruptAutovector	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	, level3InterruptAutovector	= 27	\/\/  27	IRQ3 (RXX\/RSRXX) Interrupt$/;"	e	enum:__anon65
level4InterruptAutovector	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	, level4InterruptAutovector	= 28	\/\/  28	IRQ4 (RSRxD) Interrupt$/;"	e	enum:__anon65
level5InterruptAutovector	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	, level5InterruptAutovector	= 29	\/\/  29	IRQ5 (Pin39) Interrupt$/;"	e	enum:__anon65
level7InterruptAutovector	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	, level7InterruptAutovector	= 31	\/\/  31	IRQ7 (Pin40) Interrupt$/;"	e	enum:__anon65
line	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		line[CMDLINELEN];		\/\/ working command line buffer$/;"	m	struct:CmdInfo
lineDelim	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		lineDelim;				\/\/ default as #defined$/;"	m	struct:CmdInfo
lng	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef union { void *bin; char *str; long lng; float flt; } VEEData;$/;"	m	union:__anon127
lock	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	bool	(*lock)(ushort qslot);$/;"	m	struct:__anon25
log	bench/capture/laraSer.py	/^    def log(self,s):$/;"	m	class:Serial
log	bench/emul/laraSer.py	/^    def log(self,s):$/;"	m	class:Serial
logIn	bench/capture/laraSer.py	/^    def logIn(self,s):$/;"	m	class:Serial
logIn	bench/emul/laraSer.py	/^    def logIn(self,s):$/;"	m	class:Serial
logOut	bench/capture/laraSer.py	/^    def logOut(self,s):$/;"	m	class:Serial
logOut	bench/emul/laraSer.py	/^    def logOut(self,s):$/;"	m	class:Serial
logSafe	bench/capture/laraSer.py	/^    def logSafe(self,s):$/;"	m	class:Serial
logSafe	bench/emul/laraSer.py	/^    def logSafe(self,s):$/;"	m	class:Serial
log_dep	SG/Seaglider.c	/^float log_dep;$/;"	v
log_verbose	SG/Seaglider.c	/^short log_verbose;$/;"	v
logfile	SG/Seaglider.c	/^char logfile[sizeof "00000000.log"];$/;"	v
logfile	SG/s.c	/^char logfile[16];$/;"	v
logfile	bench/capture/cap.py	/^logfile = "cap.out"$/;"	v
lv	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^		long	lv;			\/\/ long or unsigned long value$/;"	m	union:__anon61::__anon62
main	AUH/AUH.c	/^void main() {$/;"	f
main	CSACCom/CSACComTest.c	/^int main(void) {$/;"	f
main	CTDCom/cfxmain.c	/^void main() {$/;"	f
main	LARA/LARA.c	/^void main() {$/;"	f
main	RAOS/RAOB/RAOSBottom1.c	/^void main() {$/;"	f
main	RAOS/RAOT/RAOSTop3.c	/^void main() {$/;"	f
main	SG/Seaglider.c	/^void main() {$/;"	f
main	SG/s.c	/^void main() {$/;"	f
main	SeagliderCom/cfxmain.c	/^void main() {$/;"	f
main	bench/capture/cap.py	/^def main():$/;"	f
main	bench/passthru/cfxmain.c	/^int main()$/;"	f
main	bench/passthru/main.c	/^int main() {$/;"	f
main	bench/teststrtok/teststrtok-gcc.c	/^void main() {$/;"	f
main	bench/teststrtok/teststrtok.c	/^void main() {$/;"	f
main	links/LARA.c	/^void main() {$/;"	f
maxBaud	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ulong			maxBaud;		\/\/ maximum baud rate in Hz for device$/;"	m	struct:qpbDev
max_dep	SG/Seaglider.c	/^float max_dep;$/;"	v
maxcl	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	82;"	d
maxcurrent	MPC/ADS/ADS.c	/^ushort maxcurrent = 0;$/;"	v
maxcurrent	links/ADS.c	/^ushort maxcurrent = 0;$/;"	v
mbrErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, mbrErrorStart = MBR_ERRORS$/;"	e	enum:__anon67
mbrInvalidDOSPrtnSector	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, mbrInvalidDOSPrtnSector	\/\/ MBR is not valid DOS partition sector$/;"	e	enum:__anon67
mbrInvalidPartitionIndex	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, mbrInvalidPartitionIndex	\/\/ invalid partition index (>= MBR_MAX_PARTS)$/;"	e	enum:__anon67
mbrNoKnownPartitionType	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, mbrNoKnownPartitionType	\/\/ no recognizable partitions found$/;"	e	enum:__anon67
mbrNotDOSPartitionType	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, mbrNotDOSPartitionType	\/\/ partition is not valid DOS type$/;"	e	enum:__anon67
mbstate_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar_t.h	/^typedef int 			mbstate_t;$/;"	t
mcsm2Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, mcsm2Vector				= 66	\/\/  66	MCSM2 Counter Overflow Interrupt$/;"	e	enum:__anon56
mcsm30Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, mcsm30Vector						\/\/  94	MCSM30 Counter Overflow Interrupt$/;"	e	enum:__anon56
mcsm31Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, mcsm31Vector						\/\/  95	MCSM31 Counter Overflow Interrupt$/;"	e	enum:__anon56
md	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	67;"	d
menu	MPC/MPC3.3/MPC_Global.h	/^struct menu {$/;"	s
menu	MPC/MPC_Global/MPC_Global.h	/^struct menu {$/;"	s
menu	links/MPC_Global.h	/^struct menu {$/;"	s
minParmCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^ 	char		minParmCount;			\/\/ minimum required parameters$/;"	m	struct:CmdTable
minvoltage	MPC/ADS/ADS.c	/^ushort minvoltage = 0;$/;"	v
minvoltage	links/ADS.c	/^ushort minvoltage = 0;$/;"	v
mirrorpins	AUH/AUH.c	/^uchar mirrorpins[] = {1,  15, 16, 17, 18, 19, 21, 24, 25,$/;"	v
mirrorpins	LARA/LARA.c	/^uchar mirrorpins[] = {15, 16, 17, 18, 19, 26, 36, 0};$/;"	v
mirrorpins	SG/Seaglider.c	/^uchar mirrorpins[] = {1, 15, 16, 17, 18, 19, 21, 24, 25, 26, 28, 35, 36, 0};$/;"	v
mirrorpins	SG/s.c	/^uchar mirrorpins[] = {1,  15, 16, 17, 18, 19, 21, 24, 25,$/;"	v
mirrorpins	links/LARA.c	/^uchar mirrorpins[] = {15, 16, 17, 18, 19, 26, 36, 0};$/;"	v
modGlobals	bench/emul/buoy.py	/^def modGlobals(**kwargs):$/;"	f
modGlobals	bench/emul/radio.py	/^def modGlobals(**kwargs):$/;"	f
modGlobals	bench/emul/winch.py	/^def modGlobals(**kwargs):$/;"	f
mode_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef unsigned long	mode_t;$/;"	t
model	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	model[8];			\/\/ "CF1", "CF2"$/;"	m	struct:__anon74
modelNumText	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		modelNumText[40];		\/\/ model number in right justified text$/;"	m	struct:ATADriveID
modtime	/home/kahn/cf2/headers/CFX/Headers/utime.h	/^	time_t		modtime;				\/\/ modification time$/;"	m	struct:utimbuf
mon_decimal_point	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*mon_decimal_point;$/;"	m	struct:lconv
mon_grouping	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*mon_grouping;$/;"	m	struct:lconv
mon_thousands_sep	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*mon_thousands_sep;$/;"	m	struct:lconv
mooring	bench/emul/winch.py	/^mooring = 30$/;"	v
motor	bench/emul/winch.py	/^def motor(state):$/;"	f
motorLastTime	bench/emul/winch.py	/^motorLastTime = 0.0$/;"	v
motorRunState	bench/emul/winch.py	/^motorRunState = 0 $/;"	v
motorThread	bench/emul/winch.py	/^def motorThread():$/;"	f
multSectorsPerInt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		multSectorsPerInt;		\/\/ multiple sectors per interrupt$/;"	m	struct:ATADriveID
n_cs_precedes	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	n_cs_precedes;$/;"	m	struct:lconv
n_sep_by_space	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	n_sep_by_space;$/;"	m	struct:lconv
n_sign_posn	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	n_sign_posn;$/;"	m	struct:lconv
name	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	74;"	d
name	bench/emul/buoy.py	/^name = 'ctd'$/;"	v
name	bench/emul/radio.py	/^name = 'radio'$/;"	v
name	bench/emul/winch.py	/^name = 'winch'$/;"	v
negative_sign	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*negative_sign;$/;"	m	struct:lconv
nh	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	70;"	d
nlen	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	nlen	: 4;	\/\/ name length (15+'\\0' max)$/;"	m	struct:ResetResume::__anon88
nlink_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef short			nlink_t;$/;"	t
nondos	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	nondos			= 0x00,				\/\/ unused partition table entry$/;"	e	enum:__anon29
not	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	13;"	d
not_eq	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	14;"	d
nottarg	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	nottarg;		\/\/ logical compliment of target address above$/;"	m	struct:ResResData
nsCFStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^  enum { nsFlashStd = 100, nsRAMStd = 70, nsCFStd = 190 };$/;"	e	enum:ResetResume::__anon79
nsCFStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^  enum { nsFlashStd = 90, nsRAMStd = 70, nsCFStd = 190 };$/;"	e	enum:ResetResume::__anon80
nsFlashStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^  enum { nsFlashStd = 100, nsRAMStd = 70, nsCFStd = 190 };$/;"	e	enum:ResetResume::__anon79
nsFlashStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^  enum { nsFlashStd = 90, nsRAMStd = 70, nsCFStd = 190 };$/;"	e	enum:ResetResume::__anon80
nsMotoSpecAdj	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { nsMotoSpecAdj = 0, nsStdSmallBusAdj = -10 };$/;"	e	enum:ResetResume::__anon81
nsRAMStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^  enum { nsFlashStd = 100, nsRAMStd = 70, nsCFStd = 190 };$/;"	e	enum:ResetResume::__anon79
nsRAMStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^  enum { nsFlashStd = 90, nsRAMStd = 70, nsCFStd = 190 };$/;"	e	enum:ResetResume::__anon80
nsStdSmallBusAdj	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { nsMotoSpecAdj = 0, nsStdSmallBusAdj = -10 };$/;"	e	enum:ResetResume::__anon81
numBase	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		numBase;				\/\/ default for scan (0 is no scan)$/;"	m	struct:CmdTable
numECCBytes	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		numECCBytes;			\/\/ number of ECC bytes passed on long commands$/;"	m	struct:ATADriveID
numSectors	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		numSectors;				\/\/ number of sectors in partition$/;"	m	struct:__anon30
off_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef long			off_t;$/;"	t
offsetof	/home/kahn/cf2/headers/CPU32/Headers/StdC/stddef.h	12;"	d
online	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool	online		: 1;	\/\/ drive should be up and running$/;"	m	struct:ResetResume::__anon90
optCurrent	MPC/MPC3.3/Settings.h	/^  char *optCurrent; \/\/ current value$/;"	m	struct:__anon18
optCurrent	MPC/MPC_SETTINGS/Settings.h	/^  char *optCurrent; \/\/ current value$/;"	m	struct:__anon21
optCurrent	links/Settings.h	/^  char *optCurrent; \/\/ current value$/;"	m	struct:__anon8
optDefault	MPC/MPC3.3/Settings.h	/^  char *optDefault; \/\/ default value$/;"	m	struct:__anon18
optDefault	MPC/MPC_SETTINGS/Settings.h	/^  char *optDefault; \/\/ default value$/;"	m	struct:__anon21
optDefault	links/Settings.h	/^  char *optDefault; \/\/ default value$/;"	m	struct:__anon8
optDelims	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		optDelims;				\/\/ default as #defined$/;"	m	struct:CmdInfo
optDesc	MPC/MPC3.3/Settings.h	/^  char *optDesc;    \/\/ detailed description text$/;"	m	struct:__anon18
optDesc	MPC/MPC_SETTINGS/Settings.h	/^  char *optDesc;    \/\/ detailed description text$/;"	m	struct:__anon21
optDesc	links/Settings.h	/^  char *optDesc;    \/\/ detailed description text$/;"	m	struct:__anon8
optName	MPC/MPC3.3/Settings.h	/^  char *optName;    \/\/ VEE name for lookup$/;"	m	struct:__anon18
optName	MPC/MPC_SETTINGS/Settings.h	/^  char *optName;    \/\/ VEE name for lookup$/;"	m	struct:__anon21
optName	links/Settings.h	/^  char *optName;    \/\/ VEE name for lookup$/;"	m	struct:__anon8
options	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		*options;				\/\/ command modifiers (typ. CMD.mmm)$/;"	m	struct:CmdInfo
or	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	15;"	d
or_eq	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	16;"	d
pBW	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[2]; ushort w; } BW, *pBW;$/;"	t	typeref:union:__anon122
pBWL	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[4]; ushort w[2]; ulong l; } BWL, *pBWL;$/;"	t	typeref:union:__anon123
p_cs_precedes	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	p_cs_precedes;$/;"	m	struct:lconv
p_sep_by_space	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	p_sep_by_space;$/;"	m	struct:lconv
p_sign_posn	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	p_sign_posn;$/;"	m	struct:lconv
pacDetectEither	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacDetectEither =	0x0C,	\/\/ Detect Either Edge$/;"	e	enum:PACChanControl
pacDetectFalling	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacDetectFalling =	0x08,	\/\/ Detect Falling Edge$/;"	e	enum:PACChanControl
pacDetectRising	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacDetectRising =	0x04,	\/\/ Detect Rising Edge$/;"	e	enum:PACChanControl
pacDoNotChange	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacDoNotChange =	0x10	\/\/ Do Not Change PAC$/;"	e	enum:PACChanControl
pacDoNotChangePin	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacDoNotChangePin =	0x00,						\/\/ Do Not Change Pin State$/;"	e	enum:PACChanControl
pacDoNotDetect	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacDoNotDetect = 	0x00,	\/\/ Do Not Detect Transition$/;"	e	enum:PACChanControl
pacHighOnMatch	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacHighOnMatch =	0x04,						\/\/ High on Match$/;"	e	enum:PACChanControl
pacLowOnMatch	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacLowOnMatch =		0x08,						\/\/ Low on Match$/;"	e	enum:PACChanControl
pacToggleOnMatch	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pacToggleOnMatch =	0x0C,						\/\/ Toggle on Match$/;"	e	enum:PACChanControl
pad	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	/^	struct _FILE { long handle; char pad[72]; };$/;"	m	struct:_FILE
pamrxch	bench/passthru/main.c	/^short pamrxch, pamtxch;$/;"	v
pamtxch	bench/passthru/main.c	/^short pamrxch, pamtxch;$/;"	v
parity	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	parity;		\/\/ parity: 'o','O','e','E', all else is none$/;"	m	struct:__anon108
pbmver	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	pbmver[8];			\/\/ "2.28  ", "2.28p1"$/;"	m	struct:__anon74
pc	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { ushort sr; ulong pc; ushort fmtvct; ulong info[4]; } IEVStack;$/;"	m	struct:__anon63
pdxErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, pdxErrorStart = PDX_ERRORS$/;"	e	enum:__anon67
pdx_attrib	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^			uchar setatrb, uchar clratrb)				PICO_CALL(pdx_attrib);$/;"	v
pdx_chdir	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_chdir(const char *path)						PICO_CALL(pdx_chdir);$/;"	v
pdx_close	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_close(short fd)								PICO_CALL(pdx_close);$/;"	v
pdx_copy	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^			short vflag, void *buf, ulong bufsize)		PICO_CALL(pdx_copy);$/;"	v
pdx_creat	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_creat(const char *path, long mode)			PICO_CALL(pdx_creat);$/;"	v
pdx_errno	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_errno(bool clear)							PICO_CALL(pdx_errno);$/;"	v
pdx_fcntl	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_fcntl(short fildes, short cmd, ...)			PICO_CALL(pdx_fcntl);$/;"	v
pdx_fstat	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_fstat(int fd, struct stat *buf)				PICO_CALL(pdx_fstat);$/;"	v
pdx_getcwd	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^char	*pdx_getcwd(char *buf, ulong size)				PICO_CALL(pdx_getcwd);$/;"	v
pdx_isatty	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_isatty(short fd)							PICO_CALL(pdx_isatty);$/;"	v
pdx_lseek	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^long	pdx_lseek(short fd, long offset, short whence)	PICO_CALL(pdx_lseek);$/;"	v
pdx_mkdir	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_mkdir(const char *path, short mode)			PICO_CALL(pdx_mkdir);$/;"	v
pdx_open	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_open(const char *path, short oflag)			PICO_CALL(pdx_open);$/;"	v
pdx_read	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^ulong	pdx_read(short fd, void *buf, ulong nbyte)		PICO_CALL(pdx_read);$/;"	v
pdx_rename	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_rename(const char *old, const char *nwn)	PICO_CALL(pdx_rename);$/;"	v
pdx_rmdir	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_rmdir(const char *path)						PICO_CALL(pdx_rmdir);$/;"	v
pdx_stat	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_stat(const char *path, struct stat *buf)	PICO_CALL(pdx_stat);$/;"	v
pdx_unlink	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^short	pdx_unlink(const char *path)					PICO_CALL(pdx_unlink);$/;"	v
pdx_utime	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^			const struct utimbuf *tm)					PICO_CALL(pdx_utime);$/;"	v
pdx_write	/home/kahn/cf2/headers/CFX/Headers/_cfx_files.h	/^ulong	pdx_write(short fd, void *buf, ulong nbyte)		PICO_CALL(pdx_write);$/;"	v
picodos	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	picodos[10];		\/\/ "2.28r1  ", "2.28r1p1"$/;"	m	struct:__anon74
picodosver	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^char	*picodosver(void)							PICO_CALL(picodosver);$/;"	v
pitVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, pitVector					= 87	\/\/  87	Periodic Timer Interrupt$/;"	e	enum:__anon56
pitVector	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, pitVector							\/\/  82	Periodic Timer Interrupt$/;"	e	enum:__anon120
port	bench/capture/cap.py	/^port = '\/dev\/ttyS6'$/;"	v
port	bench/emul/buoy.py	/^port = '\/dev\/ttyS7'$/;"	v
port	bench/emul/radio.py	/^port = '\/dev\/ttyS8'$/;"	v
port	bench/emul/winch.py	/^port = '\/dev\/ttyS9'$/;"	v
pos	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		pos;		\/\/ was specified, at argv position n$/;"	m	struct:__anon61
positive_sign	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*positive_sign;$/;"	m	struct:lconv
powerDown	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	void	(*powerDown)(ushort qslot, bool pdfull);$/;"	m	struct:__anon25
poweron	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool	poweron		: 1;	\/\/ we're applying power to the drive$/;"	m	struct:ResetResume::__anon90
ppbErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ppbErrorStart = PPB_ERRORS$/;"	e	enum:__anon67
ppbMemAccReqToNonMem	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ppbMemAccReqToNonMem		\/\/ attempted direct memory access to non-memory device$/;"	e	enum:__anon67
ppbRdBufferEmpty	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ppbRdBufferEmpty			\/\/ no data in read buffer$/;"	e	enum:__anon67
ppbRdIOFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ppbRdIOFailed				\/\/ low level read failed$/;"	e	enum:__anon67
ppbWrIOFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ppbWrIOFailed				\/\/ low level write failed$/;"	e	enum:__anon67
ppbWrOvflBufNotEmpty	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, ppbWrOvflBufNotEmpty		\/\/ write operation would overflow to non-empty buffer$/;"	e	enum:__anon67
pppRdBufferInUse	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, pppRdBufferInUse			\/\/ attempted to read while another read was in process$/;"	e	enum:__anon67
pppWrBufferInUse	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, pppWrBufferInUse			\/\/ attempted to write while another write was in process$/;"	e	enum:__anon67
pram	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	ushort		pram[8];		\/\/ initial parameter ram$/;"	m	struct:TCHSetup
print_clock_cycle_count	MPC/MPC3.3/MPC.c	/^void print_clock_cycle_count(clock_t start, clock_t stop, char *label) {$/;"	f
print_clock_cycle_count	MPC/MPC_Global/MPC.c	/^void print_clock_cycle_count(clock_t start, clock_t stop, char *label) {$/;"	f
print_clock_cycle_count	links/MPC.c	/^void print_clock_cycle_count(clock_t start, clock_t stop, char *label) {$/;"	f
priority	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	priority;	\/\/ when we'll get around to it$/;"	m	struct:ResetResume::__anon77
priority	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	TPUPriority priority;		\/\/ initial priority$/;"	m	struct:TCHSetup
priv	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	struct QPBPriv	*priv;			\/\/ parameters used internally$/;"	m	struct:__anon71	typeref:struct:__anon71::QPBPriv
privLevel	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		privLevel;				\/\/ privilege level to invoke$/;"	m	struct:CmdTable
privLevel	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		privLevel;				\/\/ working privilege level$/;"	m	struct:CmdInfo
psDelaySCK	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ulong			psDelaySCK;		\/\/ Min. Delay Before SCK (pico secs)$/;"	m	struct:qpbDev
psDelayTXFR	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ulong			psDelayTXFR;	\/\/ Min. Delay After Transfer (pico secs)$/;"	m	struct:qpbDev
pscDoNotForce	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pscDoNotForce =		0x03	\/\/ Do Not Force Any State$/;"	e	enum:PSCChanControl
pscForcePinHigh	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pscForcePinHigh =	0x01,	\/\/ Force Pin High$/;"	e	enum:PSCChanControl
pscForcePinLow	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pscForcePinLow =	0x02,	\/\/ Force Pin Low$/;"	e	enum:PSCChanControl
pscForcePinPAC	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	pscForcePinPAC =	0x00,	\/\/ Force Pin as Specified by PAC Latches$/;"	e	enum:PSCChanControl
ptrdiff_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/stddef.h	/^typedef long			ptrdiff_t;$/;"	t
ptype	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		ptype;					\/\/ from enum list above (+ others)$/;"	m	struct:__anon30
put	bench/capture/laraSer.py	/^    def put(self,s):$/;"	m	class:Serial
put	bench/emul/laraSer.py	/^    def put(self,s):$/;"	m	class:Serial
putch	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	77;"	d
putflush	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	78;"	d
putline	bench/capture/laraSer.py	/^    def putline(self, s, eol=''):$/;"	m	class:Serial
putline	bench/emul/laraSer.py	/^    def putline(self, s, eol=''):$/;"	m	class:Serial
putstr	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	80;"	d
qpbDev	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^typedef struct qpbDev$/;"	s
qslot	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ushort			qslot;			\/\/ QSPI slot associated with this device$/;"	m	struct:qpbDev
qslot	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	ushort	qslot;$/;"	m	struct:__anon25
qspiVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, qspiVector						\/\/  65	Queued Serial Peripheral Interface$/;"	e	enum:__anon56
qspiVector	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, qspiVector						\/\/  81	Queued Serial Peripheral Interface$/;"	e	enum:__anon120
query	bench/ctd/test.py	/^def query(s9,sl=5):$/;"	f
queueToArray	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	ushort *(*queueToArray)(void *qp, ushort count);$/;"	m	struct:__anon25
quiet	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		quiet;					\/\/ no messages or prompts$/;"	m	struct:CmdInfo
quot	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	/^	int		quot;$/;"	m	struct:__anon128
quot	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	/^	long	quot;$/;"	m	struct:__anon129
radio	bench/emul/emul.py	/^import laraSer, winch, buoy, radio$/;"	i
radioArgs	bench/emul/emul.py	/^radioArgs = {}$/;"	v
rangeChar	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		rangeChar;				\/\/ default as #defined$/;"	m	struct:CmdInfo
rawToVolts	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	float	(*rawToVolts)(ushort raw, float vref, bool uni);$/;"	m	struct:__anon25
rcvData	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ushort			*rcvData;		\/\/ pointer to received data buffer$/;"	m	struct:qpbDev
rde	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	65;"	d
ready	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool	ready		: 1;	\/\/ online and not busy$/;"	m	struct:ResetResume::__anon90
ref	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef	union { struct { ushort id; ushort sn; }; ulong ref; } SCSDevice;$/;"	m	union:ResetResume::__anon92
rem	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	/^	int		rem;$/;"	m	struct:__anon128
rem	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdlib.h	/^	long	rem;$/;"	m	struct:__anon129
repChar	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		repChar;				\/\/ default as #defined$/;"	m	struct:CmdInfo
repeat	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	long		repeat;					\/\/ number of times to execute$/;"	m	struct:CmdInfo
repeat	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	ushort	(*repeat)(ushort qslot);$/;"	m	struct:__anon25
request	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	ushort		request;		\/\/ host service request$/;"	m	struct:TCHSetup
res1	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		res1;					\/\/ reserved$/;"	m	struct:ATADriveID
res2	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		res2;					\/\/ reserved$/;"	m	struct:ATADriveID
res3	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		res3;					\/\/ reserved$/;"	m	struct:ATADriveID
res4	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		res4;					\/\/ reserved$/;"	m	struct:ATADriveID
res5	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		res5[388];				\/\/ reserved$/;"	m	struct:ATADriveID
resumeData	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	resumeData[4];	\/\/ application defined data$/;"	m	struct:ResResData
resumeKeyHi	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	resumeKeyHi;	\/\/ must be MAGIC_RESUME_KEY1 to be considered valid$/;"	m	struct:ResResData
resumeKeyLo	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong	resumeKeyLo;	\/\/ must be MAGIC_RESUME_KEY2 to be considered valid$/;"	m	struct:ResResData
rs	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	63;"	d
rtcsm16Vector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, rtcsm16Vector						\/\/  80	RTC TICKF Interrupt$/;"	e	enum:__anon56
rtctm	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef struct rtctm$/;"	s	struct:ResetResume
run	bench/emul/buoy.py	/^def run():$/;"	f
run	bench/emul/emul.py	/^def run():$/;"	f
run	bench/emul/radio.py	/^def run():$/;"	f
run	bench/emul/winch.py	/^def run():$/;"	f
rxFE	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { rxOR = 0x8000, rxNF = 0x4000, rxFE = 0x2000, rxPF = 0x1000 };$/;"	e	enum:__anon104
rxNF	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { rxOR = 0x8000, rxNF = 0x4000, rxFE = 0x2000, rxPF = 0x1000 };$/;"	e	enum:__anon104
rxOR	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { rxOR = 0x8000, rxNF = 0x4000, rxFE = 0x2000, rxPF = 0x1000 };$/;"	e	enum:__anon104
rxPF	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { rxOR = 0x8000, rxNF = 0x4000, rxFE = 0x2000, rxPF = 0x1000 };$/;"	e	enum:__anon104
rxpri	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	rxpri;		\/\/ receive channel TPUPriority$/;"	m	struct:__anon108
rxqsz	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	rxqsz;		\/\/ receive channel queue buffer size$/;"	m	struct:__anon108
sample	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	ushort	(*sample)(ushort qslot, ushort chan, bool uni, bool sgl, bool pd);$/;"	m	struct:__anon25
sampleBlock	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	ushort	*(*sampleBlock)(ushort qslot, ushort first, ushort count,  $/;"	m	struct:__anon25
sasm12AVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, sasm12AVector				= 76	\/\/  76	CTS12A IC\/OC Event Interrupt$/;"	e	enum:__anon56
sasm12BVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, sasm12BVector						\/\/  77	CTS12B IC\/OC Event Interrupt$/;"	e	enum:__anon56
sasm14AVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, sasm14AVector						\/\/  78	CTS14A (Pin30) IC\/OC Event Interrupt$/;"	e	enum:__anon56
sasm14BVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, sasm14BVector						\/\/  79	CTS12B (Pin28) IC\/OC Event Interrupt$/;"	e	enum:__anon56
sasm18AVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, sasm18AVector				= 82	\/\/  82	CTS18A (Pin31) IC\/OC Event Interrupt$/;"	e	enum:__anon56
sasm18BVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	, sasm18BVector						\/\/  83	CTS18B (Pin32) IC\/OC Event Interrupt$/;"	e	enum:__anon56
sb39rxch	bench/passthru/main.c	/^short sb39rxch, sb39txch;$/;"	v
sb39txch	bench/passthru/main.c	/^short sb39rxch, sb39txch;$/;"	v
scfmt	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	const char	*scfmt;		\/\/ nonzero sscanf format to attempt scan$/;"	m	struct:__anon61
sciVector	/home/kahn/cf2/headers/CFX/Headers/_cf1_ctm.h	/^	  sciVector					= 64	\/\/  64	Serial Controller Interface (UART)$/;"	e	enum:__anon56
sciVector	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, sciVector					= 80	\/\/  80	Serial Controller Interface (UART)$/;"	e	enum:__anon120
scsDev	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ulong		scsDev;			\/\/ SCS reference number id:sn (actually SCSDevice)$/;"	m	struct:ResetResume::__anon91
scsIsReady	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, scsIsReady	= 0x00000000	\/\/ from SCSReady()$/;"	e	enum:ResetResume::__anon94
scsNoErr	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	  scsNoErr		= 0x00000000$/;"	e	enum:ResetResume::__anon94
scsNoResponse	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, scsNoResponse	= 0xFFFFFFFE	\/\/ did not receive proper response$/;"	e	enum:ResetResume::__anon94
scsNotReady	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	, scsNotReady	= 0xFFFFFFFF	\/\/ not ready, and told not to wait$/;"	e	enum:ResetResume::__anon94
scsPatch	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar		scsPatch;		\/\/ SCS firmware patch$/;"	m	struct:ResetResume::__anon91
scsRel	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar		scsRel;			\/\/ SCS firmware release$/;"	m	struct:ResetResume::__anon91
scsVer	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	uchar		scsVer;			\/\/ SCS firmware version$/;"	m	struct:ResetResume::__anon91
secsRef	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	ulong		secsRef;	\/\/ timeout secs$/;"	m	struct:__anon111
sectOffset	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		sectOffset;				\/\/ offset to start sector$/;"	m	struct:__anon30
sequence	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	ushort		sequence;		\/\/ host sequence $/;"	m	struct:TCHSetup
serThread	bench/capture/cap.py	/^def serThread():$/;"	f
serThread	bench/emul/buoy.py	/^def serThread():$/;"	f
serThread	bench/emul/radio.py	/^def serThread():$/;"	f
serThread	bench/emul/winch.py	/^def serThread():$/;"	f
serial	bench/capture/cap.py	/^import serial, time, sys$/;"	i
serial	bench/capture/laraSer.py	/^import serial$/;"	i
serial	bench/ctd/test.py	/^import serial$/;"	i
serial	bench/emul/laraSer.py	/^import serial$/;"	i
serialNumberText	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	char		serialNumberText[20];	\/\/ serial number in right justified text$/;"	m	struct:ATADriveID
sernum	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	sernum[6];			\/\/ "00001" to "99999"$/;"	m	struct:__anon74
setDateTime	bench/emul/buoy.py	/^def setDateTime(dt):$/;"	f
settings	MPC/MPC3.3/Settings.c	/^void settings(void) {$/;"	f
settings	MPC/MPC_SETTINGS/Settings.c	/^void settings(void) {$/;"	f
settings	links/Settings.c	/^void settings(void) {$/;"	f
shortVerStr	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	shortVerStr[12];	\/\/ "12345-2.28"  serial number - version$/;"	m	struct:__anon74
sid	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	73;"	d
sig_atomic_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/signal.h	/^typedef int sig_atomic_t;$/;"	t
singSectorsPerInt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		singSectorsPerInt;		\/\/ single sectors per interrupt$/;"	m	struct:ATADriveID
size_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/size_t.h	/^	typedef unsigned long	size_t;$/;"	t
skpspc	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	const bool	skpspc;		\/\/ accept space between switch and argument$/;"	m	struct:__anon61
slack	bench/emul/winch.py	/^def slack():$/;"	f
sleep	bench/emul/buoy.py	/^from time import sleep$/;"	i
sleep	bench/emul/radio.py	/^from time import time, sleep$/;"	i
sleep	bench/emul/winch.py	/^from time import time, sleep$/;"	i
sn	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^typedef	union { struct { ushort id; ushort sn; }; ulong ref; } SCSDevice;$/;"	m	struct:ResetResume::__anon92::__anon93
sp	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^		char	*sp;		\/\/ >2.30, save string pointer for "%s" scfmt$/;"	m	union:__anon61::__anon62
spc	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	62;"	d
spf	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	68;"	d
spinup	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool	spinup		: 1;	\/\/ drive is spinning up and not yet online$/;"	m	struct:ResetResume::__anon90
spt	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	69;"	d
spuriousInterrupt	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	, spuriousInterrupt			= 24	\/\/  24	Spurious Interrupt$/;"	e	enum:__anon65
spvCardDetError	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	spvCardDetError = -1,	\/\/ SPV not available to look$/;"	e	enum:ResetResume::__anon98
spvCardDetected	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	spvCardDetected			\/\/ card found$/;"	e	enum:ResetResume::__anon98
spvCardNotDetected	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	spvCardNotDetected,		\/\/ no card found$/;"	e	enum:ResetResume::__anon98
spvver	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	spvver[6];			\/\/ "3.07 "$/;"	m	struct:__anon74
sr	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^typedef struct { ushort sr; ulong pc; ushort fmtvct; ulong info[4]; } IEVStack;$/;"	m	struct:__anon63
sscandate	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^			DateFieldOrder dfo)						PICO_CALL(sscandate);$/;"	v
sscantime	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^short	sscantime(const char *str, struct tm *ptm)	PICO_CALL(sscantime);$/;"	v
st_atime	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	time_t	st_atime;	\/\/ time of last access$/;"	m	struct:stat
st_attr	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	ushort	st_attr;	\/\/ DOS attributes$/;"	m	struct:stat
st_ctime	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	time_t	st_ctime;	\/\/ time of change to status$/;"	m	struct:stat
st_dev	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	dev_t	st_dev;		\/\/ device ID$/;"	m	struct:stat
st_dfi	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	struct dirent *st_dfi;	\/\/ directory entry block$/;"	m	struct:stat	typeref:struct:stat::dirent
st_dwbpb	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	struct DWBPB *st_dwbpb;	\/\/ working boot param block$/;"	m	struct:stat	typeref:struct:stat::DWBPB
st_gid	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	gid_t	st_gid;		\/\/ group ID$/;"	m	struct:stat
st_ino	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	ino_t	st_ino;		\/\/ file serial number$/;"	m	struct:stat
st_mode	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	mode_t	st_mode;	\/\/ file mode$/;"	m	struct:stat
st_mtime	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	time_t	st_mtime;	\/\/ time of last modification$/;"	m	struct:stat
st_nlink	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	nlink_t	st_nlink;	\/\/ number of links$/;"	m	struct:stat
st_path	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	char	*st_path;	\/\/ full path$/;"	m	struct:stat
st_pdcb	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	void	*st_pdcb;	\/\/ PicoDOS control block$/;"	m	struct:stat
st_size	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	off_t	st_size;	\/\/ file size in bytes$/;"	m	struct:stat
st_uid	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^	uid_t	st_uid;		\/\/ user ID$/;"	m	struct:stat
startHead	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		startHead;$/;"	m	struct:__anon30
startSC	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		startSC;				\/\/ complicated, see technical manuals$/;"	m	struct:__anon30
start_clock	MPC/MPC3.3/MPC.c	/^volatile clock_t start_clock;$/;"	v
start_clock	MPC/MPC_Global/MPC.c	/^volatile clock_t start_clock;$/;"	v
start_clock	links/MPC.c	/^volatile clock_t start_clock;$/;"	v
stat	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^struct stat$/;"	s
status	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	uchar		status;					\/\/ 0x80 = boot, 0x00 = non boot$/;"	m	struct:__anon30
stderr	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	30;"	d
stdin	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	28;"	d
stdout	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdio.h	29;"	d
stop	bench/capture/cap.py	/^def stop():$/;"	f
stop	bench/emul/buoy.py	/^def stop():$/;"	f
stop	bench/emul/emul.py	/^def stop():$/;"	f
stop	bench/emul/radio.py	/^def stop():$/;"	f
stop	bench/emul/winch.py	/^def stop():$/;"	f
stop_clock	MPC/MPC3.3/MPC.c	/^volatile clock_t stop_clock;$/;"	v
stop_clock	MPC/MPC_Global/MPC.c	/^volatile clock_t stop_clock;$/;"	v
stop_clock	links/MPC.c	/^volatile clock_t stop_clock;$/;"	v
str	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		*str;					\/\/ pointer to argument text$/;"	m	struct:__anon60
str	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef union { void *bin; char *str; long lng; float flt; } VEEData;$/;"	m	union:__anon127
string	MPC/MPC3.3/MPC_Global.h	/^  char *string;$/;"	m	struct:menu
string	MPC/MPC_Global/MPC_Global.h	/^  char *string;$/;"	m	struct:menu
string	links/MPC_Global.h	/^  char *string;$/;"	m	struct:menu
stringin	CTDCom/cfxmain.c	/^static char *stringin;$/;"	v	file:
stringin	MPC/CTD/CTD.c	/^char *stringin;$/;"	v
stringin	bench/passthru/main.c	/^static char *stringin;$/;"	v	file:
stringin	bench/teststrtok/teststrtok-gcc.c	/^char *stringin;$/;"	v
stringin	bench/teststrtok/teststrtok.c	/^char *stringin;$/;"	v
stringin	links/CTD.c	/^char *stringin;$/;"	v
stringout	CTDCom/cfxmain.c	/^static char *stringout;$/;"	v	file:
stringout	MPC/CTD/CTD.c	/^char *stringout;$/;"	v
stringout	links/CTD.c	/^char *stringout;$/;"	v
style	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	style[4];			\/\/ "C", "I5", "1M"$/;"	m	struct:__anon74
swset	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	const char	*swset;		\/\/ standard is "\/"$/;"	m	struct:__anon61
syncm	bench/ctd/test.py	/^def syncm(s9,sl=1):$/;"	f
syncmode	bench/emul/radio.py	/^syncmode = 0$/;"	v
sys	bench/capture/cap.py	/^import serial, time, sys$/;"	i
sys	bench/emul/emul.py	/^import sys, time$/;"	i
target	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	vfptr	target;			\/\/ address of function to handle resumption$/;"	m	struct:ResResData
tbsCap1Match1	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	  tbsCap1Match1 =	0x00,	\/\/ Capture TCR1, Match TCR1$/;"	e	enum:TBSChanControl
tbsCap1Match2	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	  tbsCap1Match2 =	0x20,	\/\/ Capture TCR1, Match TCR2$/;"	e	enum:TBSChanControl
tbsCap2Match1	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	  tbsCap2Match1 =	0x40,	\/\/ Capture TCR2, Match TCR1$/;"	e	enum:TBSChanControl
tbsCap2Match2	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	  tbsCap2Match2 =	0x60,	\/\/ Capture TCR2, Match TCR2$/;"	e	enum:TBSChanControl
tbsDoNotChange	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tbsDoNotChange =	0x100	\/\/ Do Not Change TBS$/;"	e	enum:TBSChanControl
tbsInput	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tbsInput =			0x00,	\/\/ Input Channel$/;"	e	enum:TBSChanControl
tbsOutput	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tbsOutput =			0x80,	\/\/ Output Channel$/;"	e	enum:TBSChanControl
tcdrain	/home/kahn/cf2/headers/CFX/Headers/termios.h	54;"	d
tclose	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	160;"	d
tconfig	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	161;"	d
tdrain	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	168;"	d
text	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	char		text[CMDLINELEN];		\/\/ verbatim copy of input line$/;"	m	struct:CmdInfo
tgetc	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	162;"	d
tgetq	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	163;"	d
thousands_sep	/home/kahn/cf2/headers/CPU32/Headers/StdC/locale.h	/^	char	*thousands_sep;$/;"	m	struct:lconv
ticks	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	ulong		ticks;		\/\/ ticks$/;"	m	struct:__anon111
ticksRef	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	ushort		ticksRef;	\/\/ timeout ticks$/;"	m	struct:__anon111
tiflush	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	165;"	d
time	bench/capture/cap.py	/^import serial, time, sys$/;"	i
time	bench/ctd/test.py	/^import time$/;"	i
time	bench/emul/buoy.py	/^import time$/;"	i
time	bench/emul/emul.py	/^import sys, time$/;"	i
time	bench/emul/radio.py	/^from time import time, sleep$/;"	i
time	bench/emul/winch.py	/^from time import time, sleep$/;"	i
time_chr	CTDCom/cfxmain.c	/^char time_chr[21];$/;"	v
time_chr	MPC/MPC3.3/MPC.c	/^char time_chr[21];$/;"	v
time_chr	MPC/MPC_Global/MPC.c	/^char time_chr[21];$/;"	v
time_chr	SG/s.c	/^char time_chr[21];$/;"	v
time_chr	links/MPC.c	/^char time_chr[21];$/;"	v
time_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^typedef unsigned long	time_t;$/;"	t
timedout	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	bool	timedout	: 1;	\/\/ spinup timed out waiting for not busy$/;"	m	struct:ResetResume::__anon90
timeout	bench/capture/cap.py	/^timeout = 100 * (1.0 \/ baudrate)$/;"	v
tinit	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	158;"	d
tinitch	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tinitf		*tinitch;		\/\/ reinit for resume from suspend$/;"	m	struct:TCHSetup
tinitf	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef void	*tinitf(struct TCHSetup *setup);$/;"	t
tlcCheckSync	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tlcCheckSync = -1,$/;"	e	enum:__anon118
tlcDI	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum { tlcNoChangeI = -1, tlcDI, tlcEI } TLCIE;$/;"	e	enum:__anon117
tlcEI	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum { tlcNoChangeI = -1, tlcDI, tlcEI } TLCIE;$/;"	e	enum:__anon117
tlcInSync	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tlcInSync$/;"	e	enum:__anon118
tlcNoChangeI	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum { tlcNoChangeI = -1, tlcDI, tlcEI } TLCIE;$/;"	e	enum:__anon117
tlcNotSync	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tlcNotSync,$/;"	e	enum:__anon118
tlcver	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	tlcver[6];			\/\/ "1.02 "$/;"	m	struct:__anon74
tm	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^struct tm$/;"	s
tm_hour	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_hour;	\/\/ hours since midnight (0,23)$/;"	m	struct:ResetResume::rtctm
tm_hour	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_hour;$/;"	m	struct:tm
tm_isdst	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_isdst;	\/\/ Daylight Savings Time flag$/;"	m	struct:ResetResume::rtctm
tm_isdst	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_isdst;$/;"	m	struct:tm
tm_mday	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_mday;	\/\/ day of the month (1,31)$/;"	m	struct:ResetResume::rtctm
tm_mday	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_mday;$/;"	m	struct:tm
tm_min	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_min;		\/\/ minutes after the hour (0,59)$/;"	m	struct:ResetResume::rtctm
tm_min	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_min;$/;"	m	struct:tm
tm_mon	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_mon;		\/\/ months since January (0,11)$/;"	m	struct:ResetResume::rtctm
tm_mon	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_mon;$/;"	m	struct:tm
tm_sec	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_sec;		\/\/ seconds after the minute (0,60)$/;"	m	struct:ResetResume::rtctm
tm_sec	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_sec;$/;"	m	struct:tm
tm_wday	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_wday;	\/\/ days since Sunday (0,6)$/;"	m	struct:ResetResume::rtctm
tm_wday	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_wday;$/;"	m	struct:tm
tm_yday	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_yday;	\/\/ days since January 1 (0,365)$/;"	m	struct:ResetResume::rtctm
tm_yday	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_yday;$/;"	m	struct:tm
tm_year	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	int tm_year;	\/\/ years since 1900$/;"	m	struct:ResetResume::rtctm
tm_year	/home/kahn/cf2/headers/CPU32/Headers/StdC/time.h	/^	int	tm_year;$/;"	m	struct:tm
tmgChgFirstActions	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { tmgChgLastActions, tmgChgMidActions, tmgChgFirstActions };$/;"	e	enum:ResetResume::__anon84
tmgChgLastActions	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { tmgChgLastActions, tmgChgMidActions, tmgChgFirstActions };$/;"	e	enum:ResetResume::__anon84
tmgChgMidActions	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^enum { tmgChgLastActions, tmgChgMidActions, tmgChgFirstActions };$/;"	e	enum:ResetResume::__anon84
toflush	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	169;"	d
topen	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	159;"	d
totalSectorsLBA	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		totalSectorsLBA;		\/\/ total addressabel sectors in LBA mode$/;"	m	struct:ATADriveID
tpeekc	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	164;"	d
tpfbsz	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	tpfbsz;		\/\/ transmit channel printf buffer size$/;"	m	struct:__anon108
tprintf	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	167;"	d
tpuAutoPriority	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	171;"	d
tpuDisabled	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpuDisabled,$/;"	e	enum:__anon113
tpuDiv1	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum	{ tpuDiv1, tpuDiv2, tpuDiv4, tpuDiv8 } TPUPrescale;$/;"	e	enum:__anon114
tpuDiv2	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum	{ tpuDiv1, tpuDiv2, tpuDiv4, tpuDiv8 } TPUPrescale;$/;"	e	enum:__anon114
tpuDiv4	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum	{ tpuDiv1, tpuDiv2, tpuDiv4, tpuDiv8 } TPUPrescale;$/;"	e	enum:__anon114
tpuDiv8	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^typedef enum	{ tpuDiv1, tpuDiv2, tpuDiv4, tpuDiv8 } TPUPrescale;$/;"	e	enum:__anon114
tpuDontChangeHostSequence	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^enum	{ tpuDontChangeHostSequence = -1 };$/;"	e	enum:__anon115
tpuDontChangePriority	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpuDontChangePriority = -1,$/;"	e	enum:__anon113
tpuHighPriority	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpuHighPriority$/;"	e	enum:__anon113
tpuLowPriority	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpuLowPriority,$/;"	e	enum:__anon113
tpuMiddlePriority	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpuMiddlePriority,$/;"	e	enum:__anon113
tpuV0	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV0					= tpuVector	\/\/	64	TPU0 (internal use)$/;"	e	enum:__anon120
tpuV1	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV1								\/\/	65	TPU1 (Pin22)$/;"	e	enum:__anon120
tpuV10	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV10							\/\/	74	TPU10 (Pin31)$/;"	e	enum:__anon120
tpuV11	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV11							\/\/	75	TPU11 (Pin32)$/;"	e	enum:__anon120
tpuV12	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV12							\/\/	76	TPU12 (Pin33)$/;"	e	enum:__anon120
tpuV13	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV13							\/\/	77	TPU13 (Pin34)$/;"	e	enum:__anon120
tpuV14	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV14							\/\/	78	TPU14 (Pin35)$/;"	e	enum:__anon120
tpuV15	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV15							\/\/	79	TPU15 (Pin37)$/;"	e	enum:__anon120
tpuV2	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV2								\/\/	66	TPU2 (Pin23)$/;"	e	enum:__anon120
tpuV3	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV3								\/\/	67	TPU3 (Pin24)$/;"	e	enum:__anon120
tpuV4	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV4								\/\/	68	TPU4 (Pin25)$/;"	e	enum:__anon120
tpuV5	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV5								\/\/	69	TPU5 (Pin26)$/;"	e	enum:__anon120
tpuV6	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV6								\/\/	70	TPU6 (Pin27)$/;"	e	enum:__anon120
tpuV7	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV7								\/\/	71	TPU7 (Pin28)$/;"	e	enum:__anon120
tpuV8	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV8								\/\/	72	TPU8 (Pin29)$/;"	e	enum:__anon120
tpuV9	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	, tpuV9								\/\/	73	TPU9 (Pin30)$/;"	e	enum:__anon120
tpuVector	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	  tpuVector					= 64	\/\/  64	Time Processor Unit (TPU) ALIGN 16!$/;"	e	enum:__anon120
tpuch	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	ushort		tpuch;			\/\/ TPU channel 0 to 15$/;"	m	struct:TCHSetup
tputc	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	166;"	d
tpuver	/home/kahn/cf2/headers/CFX/Headers/_cfx_globals.h	/^	char	tpuver[6];			\/\/ "P.01 "$/;"	m	struct:__anon74
tpux0	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpux0	= 0x0,	\/\/		0	unassigned and NOT AVAILABLE FOR USE!$/;"	e	enum:__anon112
tpux1	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpux1	= 0x1,	\/\/		0	unassigned$/;"	e	enum:__anon112
tpux2	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpux2	= 0x2,	\/\/		0	unassigned$/;"	e	enum:__anon112
tpux3	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpux3	= 0x3,	\/\/		0	unassigned$/;"	e	enum:__anon112
tpux4	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	tpux4	= 0x4,	\/\/		0	unassigned$/;"	e	enum:__anon112
trtcrel	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	uchar	trtcrel;	\/\/ release number for TRCT function$/;"	m	struct:__anon119
trtcver	/home/kahn/cf2/headers/CFX/Headers/_cfx_tpu.h	/^	uchar	trtcver;	\/\/ version number for TRCT function$/;"	m	struct:__anon119
true	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	83;"	d
true	/home/kahn/cf2/headers/CFX/Headers/mxcfxstd.h	101;"	d
ts	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	66;"	d
twoCols	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	182;"	d
txpri	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	txpri;		\/\/ transmit channel TPUPriority$/;"	m	struct:__anon108
txqsz	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^	short	txqsz;		\/\/ transmit channel queue buffer size$/;"	m	struct:__anon108
type	/home/kahn/cf2/headers/CFX/Headers/_cfx_internals.h	/^	ushort	type	: 2;	\/\/ string, long, float, binary $/;"	m	struct:ResetResume::__anon88
uchar	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef unsigned char		uchar;			\/\/ 8 bits, 0..255$/;"	t
uid_t	/home/kahn/cf2/headers/CFX/Headers/sys/stat.h	/^typedef unsigned long	uid_t;$/;"	t
ulong	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef unsigned long		ulong;			\/\/ 32 bits, 0..4,294,967,296$/;"	t
unfNumBytesPerSector	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		unfNumBytesPerSector;	\/\/ number of unformatted bytes per sector$/;"	m	struct:ATADriveID
unfNumBytesPerTrack	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ushort		unfNumBytesPerTrack;	\/\/ number of unformatted bytes per track$/;"	m	struct:ATADriveID
unlock	/home/kahn/cf2/headers/CFX/Headers/cfxad.h	/^	bool	(*unlock)(ushort qslot);$/;"	m	struct:__anon25
uploadfile	AUH/AUH.c	/^static char uploadfile[] =$/;"	v	file:
uploadfile	LARA/LARA.c	/^static char uploadfile[] =$/;"	v	file:
uploadfile	RAOS/RAOB/RAOSBottom1.c	/^static char uploadfile[] = "c:00000000.dat";$/;"	v	file:
uploadfile	RAOS/RAOT/RAOSTop3.c	/^static char uploadfile[] = "c:00000000.dat";$/;"	v	file:
uploadfile	SG/Seaglider.c	/^char uploadfile[] = "c:00000000.dat";$/;"	v
uploadfile	links/LARA.c	/^static char uploadfile[] =$/;"	v	file:
uprintf	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	81;"	d
us	/home/kahn/cf2/headers/CFX/Headers/_cfx_time.h	/^	ulong		us;			\/\/ microseconds$/;"	m	struct:__anon111
ushort	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef unsigned short	ushort;			\/\/ 16 bits, 0..65535$/;"	t
utimbuf	/home/kahn/cf2/headers/CFX/Headers/utime.h	/^	} utimbuf;$/;"	t	typeref:struct:utimbuf
utimbuf	/home/kahn/cf2/headers/CFX/Headers/utime.h	/^typedef struct utimbuf$/;"	s
va_arg	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdarg.h	12;"	d
va_copy	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdarg.h	15;"	d
va_end	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdarg.h	13;"	d
va_list	/home/kahn/cf2/headers/CPU32/Headers/StdC/va_list.h	/^typedef char *va_list;$/;"	t
va_start	/home/kahn/cf2/headers/CPU32/Headers/StdC/stdarg.h	10;"	d
value	/home/kahn/cf2/headers/CFX/Headers/_cfx_console.h	/^	long		value;					\/\/ value if numeric (isval true)$/;"	m	struct:__anon60
vbin	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef enum { vbin, vstr, vlong, vfloat } VEEType;$/;"	e	enum:__anon126
veeBadCRC	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeBadCRC					\/\/ Entry has bad CRC$/;"	e	enum:__anon67
veeBadDataSize	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeBadDataSize			\/\/ Entry has bad data size$/;"	e	enum:__anon67
veeBadEntry	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeBadEntry				\/\/ Invalid entry in VEE table$/;"	e	enum:__anon67
veeBadNameSize	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeBadNameSize			\/\/ Entry has bad name size$/;"	e	enum:__anon67
veeClearFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeClearFailed			\/\/ Clear command failed$/;"	e	enum:__anon67
veeErrorStart	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeErrorStart = VEE_ERRORS$/;"	e	enum:__anon67
veeLocked	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeLocked					\/\/ Locked, can't write or erase$/;"	e	enum:__anon67
veeNotInited	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeNotInited				\/\/ Hasn't been initialized$/;"	e	enum:__anon67
veeSpareNotErased	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeSpareNotErased			\/\/ Flash invalid, must be cleared to use$/;"	e	enum:__anon67
veeStoreFailed	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeStoreFailed			\/\/ Store command failed$/;"	e	enum:__anon67
veeTableFull	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeTableFull				\/\/ No more room in VEE$/;"	e	enum:__anon67
veeTooManyErases	/home/kahn/cf2/headers/CFX/Headers/_cfx_errors.h	/^	, veeTooManyErases			\/\/ Too many erases (limited to 4)$/;"	e	enum:__anon67
vendorSpec1	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	/^	ulong		vendorSpec1;			\/\/ vendor specific$/;"	m	struct:ATADriveID
vfloat	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef enum { vbin, vstr, vlong, vfloat } VEEType;$/;"	e	enum:__anon126
vfptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef	vfv				*vfptr;			\/\/ "" "" pointer to$/;"	t
vfv	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef void 				vfv(void);		\/\/ generic void function$/;"	t
vlong	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef enum { vbin, vstr, vlong, vfloat } VEEType;$/;"	e	enum:__anon126
vptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef void 				*vptr;			\/\/ generic pointer$/;"	t
vstr	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef enum { vbin, vstr, vlong, vfloat } VEEType;$/;"	e	enum:__anon126
vuchar	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef volatile uchar	vuchar;			\/\/ "" "" volatile $/;"	t
vucptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef vuchar			*vucptr;		\/\/ "" "" pointer to$/;"	t
vulong	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef volatile ulong	vulong;			\/\/ "" "" volatile$/;"	t
vulptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef vulong			*vulptr;		\/\/ "" "" pointer to$/;"	t
vushort	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef volatile ushort	vushort;		\/\/ "" "" volatile $/;"	t
vusptr	/home/kahn/cf2/headers/CFX/Headers/_cfx_types.h	/^	  typedef vushort			*vusptr;		\/\/ "" "" pointer to$/;"	t
w	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[2]; ushort w; } BW, *pBW;$/;"	m	union:__anon122
w	/home/kahn/cf2/headers/CFX/Headers/_cfx_util.h	/^typedef	union	{ uchar	b[4]; ushort w[2]; ulong l; } BWL, *pBWL;$/;"	m	union:__anon123
wctrans_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar_t.h	/^typedef unsigned short	wctrans_t;$/;"	t
wctype_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar_t.h	/^typedef unsigned short	wctype_t;$/;"	t
wds	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	77;"	d
winch	bench/emul/emul.py	/^import laraSer, winch, buoy, radio$/;"	i
winchArgs	bench/emul/emul.py	/^winchArgs = {}$/;"	v
winchID	bench/emul/shared.py	/^winchID = '01'$/;"	v
wint_t	/home/kahn/cf2/headers/CPU32/Headers/StdC/wchar_t.h	/^typedef unsigned short	wint_t;$/;"	t
wisprfile	MPC/WISPR/WISPR.c	/^static char wisprfile[] = "c:WISPRFRS.DAT";$/;"	v	file:
wisprfile	links/WISPR.c	/^static char wisprfile[] = "c:WISPRFRS.DAT";$/;"	v	file:
writestring	CTDCom/cfxmain.c	/^static char *writestring;$/;"	v	file:
writestring	MPC/CTD/CTD.c	/^char *writestring;$/;"	v
writestring	links/CTD.c	/^char *writestring;$/;"	v
wts	/home/kahn/cf2/headers/CFX/Headers/dosdrive.h	76;"	d
x100	/home/kahn/cf2/headers/CFX/Headers/mc68332.h	/^vushort	TPRAM[16][8] : TPU_BASE_ADDR + 0x100;	\/\/ $YFFF00-$YFFFFF	Parameter RAM$/;"	v
xFFFFFD00	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^vushort		QRR[16] : 0xFFFFFD00;	\/\/ $YFFD00  $YFFD1F Receive RAM [S\/U]$/;"	v
xFFFFFD20	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^vushort		QTR[16] : 0xFFFFFD20;	\/\/ $YFFD20  $YFFD3F Transmit RAM [S\/U]$/;"	v
xFFFFFD40	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^vuchar		QCR[16] : 0xFFFFFD40;	\/\/ $YFFD40  $YFFD4F Command RAM [S\/U]$/;"	v
xfrCount	/home/kahn/cf2/headers/CFX/Headers/_cfx_expand.h	/^	ushort			xfrCount;		\/\/ words transferred$/;"	m	struct:qpbDev
xoffStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { xonStd = 0x11, xoffStd = 0x13 };		\/\/ ctl-Q, ctl-S$/;"	e	enum:__anon106
xonStd	/home/kahn/cf2/headers/CFX/Headers/_cfx_sercomm.h	/^enum { xonStd = 0x11, xoffStd = 0x13 };		\/\/ ctl-Q, ctl-S$/;"	e	enum:__anon106
xor	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	17;"	d
xor_eq	/home/kahn/cf2/headers/CPU32/Headers/StdC/iso646.h	18;"	d
zeroDivision	/home/kahn/cf2/headers/CFX/Headers/_cfx_cpulevel.h	/^	  zeroDivision				= 5		\/\/   5	Division by Zero Interrupt$/;"	e	enum:__anon65
