                                                                                                            EVALUATION KIT AVAILABLE
Click here for production status of specific part numbers.
DS8500                                                                                                                 HART Modem
General Description                                            Benefits and Features
The DS8500 is a single-chip modem with Highway                 ●● Single-Chip, Half-Duplex Modem Overlays 1200bps
Addressable Remote Transducer (HART) capabilities.                FSK Digital Communication on Top of Installed 4mA–
It has been fully tested and verified and has received a          20mA Current Loop Infrastructure
HART® Certificate of Registration. The device integrates       ●● Digital Signal Processing Provides Reliable Input
the modulation and demodulation of the 1200Hz/2200Hz              Signal Detection in Noisy Conditions
FSK signal, has very low power consumption, and needs
                                                               ●● Standard Component 3.6864MHz Crystal Reduces
only a few external components due to the integrated
                                                                  System Cost
digital signal processing. The input signal is sampled by
an analog-to-digital converter (ADC), followed by a digi-      ●● Fully Tested and Verified as a HART-Registered
tal filter/demodulator. This architecture ensures reliable        Modem IC
signal detection in noisy environments. The output digital-    ●● Integrated Solution Requires Minimal Power and
to-analog converter (DAC) generates a sine wave and               Space
provides a clean signal with phase-continuous switching           • 2.7V to 3.6V Operating Voltage
between 1200Hz and 2200Hz. Low power is achieved                  • 285μA (max) Current Consumption
by disabling the receive circuits during transmit and vice        • Space-Saving, 5mm x 5mm x 0.8mm, 20-Pin
versa. The DS8500 is ideal for low-power process control             TQFN Package
transmitters.                                                     • Few External Components Required
Applications                                                   Ordering Information
●● 4mA–20mA Loop-Powered Transmitters for                           PART             TEMP RANGE                                PIN-PACKAGE
   Temperature, Pressure, Flow, and Level
                                                                DS8500-JND+          -40°C to +85°C                            20 TQFN-EP*
   Measurement
●● HART Multiplexers                                           +Denotes a lead(Pb)-free/RoHS-compliant package.
●● HART Modem Interface Connectivity                           *EP = Exposed pad.
                                                               Pin Configuration
                                                                                            FSK_IN           FSK_OUT
                                                                    TOP VIEW
                                                                                     AGND            REF                AVDD
                                                                                     15      14      13       12         11
                                                                        DGND 16                                                  10   XCEN
                                                                       MODE 17                                                    9   DGND
                                                                                                  DS8500
                                                                        DGND 18                                                   8   XTAL2
                                                                       D_OUT 19                                                   7   XTAL1
                                                                         D_IN 20     +                                 *EP        6   RTS
HART is a registered trademark of the HART Communication                              1       2       3        4         5
Foundation. Membership in the HART Communication
                                                                                     DVDD   DVDD     DGND
Foundation does not guarantee a product has been verified or                                                 RST        OCD
received a HART Registration Certificate.
                                                                                              THIN QFN
                                                                                            (5mm x 5mm)
                                                                     *EXPOSED PAD.
19-7581; Rev 3; 2/20


DS8500                                                                                                                                                        HART Modem
Absolute Maximum Ratings
Voltage Range on All Pins (including AVDD,                                                            Operating Temperature Range............................ -40°C to +85°C
    DVDD) Relative to Ground................................-0.5V to +3.6V                            Storage Temperature Range............................. -65°C to +150°C
Voltage Range on Any Pin Relative to                                                                  Soldering Temperature...........................Refer to the IPC/JEDEC
    Ground Except AVDD, DVDD............-0.5V to (VDVDD + 0.5V)                                                                                             J-STD-020 Specification.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Recommended DC Operating Conditions
(VDVDD = VAVDD = 2.7V to 3.6V, TA = -40°C to +85°C.) (Note 1)
                    PARAMETER                           SYMBOL                                  CONDITIONS                                  MIN          TYP            MAX        UNITS
 Digital Supply Voltage                                   VDVDD                                                                              2.7                         3.6           V
 Analog Supply Voltage                                    VAVDD           VAVDD = VDVDD                                                      2.7                         3.6           V
 Ground                                                     GND           AGND = DGND                                                          0                          0            V
 Digital Power-Fail Reset Voltage                          VRST           Monitors VDVDD                                                    2.59         2.64           2.69           V
 Active Current                                              IDD          VAVDD = VDVDD = 2.7V (Note 2)                                                                 285           µA
                                                                                                                                                                       0.30 x
 Input Low Voltage                                            VIL                                                                          DGND                                        V
                                                                                                                                                                      VDVDD
                                                                                                                                           0.75 x
 Input High Voltage                                           VIL                                                                                                     VDVDD            V
                                                                                                                                           VDVDD
 Output Low Voltage                                          VOL          IOL = 4mA                                                        DGND                          0.4           V
                                                                                                                                            0.8 x
 Output High Voltage                                         VOH          IOH = -4mA                                                                                                   V
                                                                                                                                           VDVDD
 I/O Pin Capacitance                                         CIO          Guaranteed by design (Note 3)                                                                  15           pF
 RST Pullup Resistance                                     RRST                                                                               19                         45           kΩ
 Input Leakage Current XTAL, RST                            IILRX                                                                            -30                        +30           µA
 Input Leakage Current All Other Pins                         IIL                                                                             -2                         +2           µA
 Input Low Current for RST                                   IIL1         VIN = 0.4V                                                                                    170           µA
 CLOCK SOURCE
 External Clock Frequency                                   fHFIN                                                                           -1%        3.6864           +1%          MHz
 VOLTAGE REFERENCE
 Internal Reference Voltage                                VREF           (Note 5)                                                                       1.23                          V
 FSK INPUT
 Input Voltage Range at FSK_IN                                                                                                                 0                       VREF            V
 FSK OUTPUT
 Output Voltage at FSK_OUT                                 VOUT           AC-coupled max 30kΩ load                                          400          500            600        mVP-P
                                                                          For a mark                                                        -1%         1200            +1%
 Frequency of FSK_OUT (Note 4)                                                                                                                                                        Hz
                                                                          For a space                                                       -1%         2200            +1%
Note    1:   Specifications to -40°C are guaranteed by design and are not production tested.
Note    2:   Active currents are measured when the device is driven by an external clock XCEN = 1 condition.
Note    3:   Guaranteed by design and not production tested.
Note    4:   Accuracy is guaranteed based on the external crystal or clock provided.
Note    5:   VREF voltage is output only in demodulator mode.
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 2


DS8500                                                                                                           HART Modem
Pin Description
   PIN        NAME                                                            FUNCTION
   1, 2       DVDD      Digital Supply Voltage
   3, 9,
              DGND      Digital Ground
  16, 18
                        Active-Low Reset, Digital Input/Output. This pin includes an internal pullup resistor and is driven low
     4         RST
                        as an output when an internal reset condition occurs.
                        Carrier Detect, Digital Output. A logic-high indicates a valid carrier detection on FSK_IN.
     5         OCD      OCD = 1 when FSK_IN amplitude is greater than 120mVP-P.
                        OCD = 0 when FSK_IN amplitude is less than 80mVP-P.
                        Request to Send, Digital Input. When set high, the device is put into the demodulator mode.
     6         RTS
                        A logic-low puts the device into modulator mode.
     7        XTAL1     Crystal Pin or Input for External Clock at 3.6864MHz
     8        XTAL2     Crystal Pin or Output of the Crystal Amplifier
                        External Clock Enable, Digital Input. When set high, this pin allows the user to drive an external clock
    10        XCEN      signal through XTAL1. When in this mode, XTAL2 should be left unconnected. An external crystal
                        must be connected between XTAL1 and XTAL2 when set low.
    11        AVDD      Analog Supply Voltage
                        FSK Out, Analog Output. Output of the modulator. Provides a phase-continuous, FSK-modulated output
    12      FSK_OUT
                        signal (1200Hz and 2200Hz output frequencies) to the 4–20mA current loop interface circuit.
                        Reference, Analog Output. The internal voltage reference is provided as an output when in demodulator
    13         REF
                        mode. This pin must be connected to a 0.1µF capacitor.
                        FSK In, Analog Input. Input for the FSK-modulated HART receive signal from the 4–20mA current loop
    14       FSK_IN
                        interface circuit.
    15        AGND      Analog Ground
                        This pin should be tied high for HART applications. This pin can also be tied low for support of legacy
    17        MODE
                        designs.
    19       D_OUT      Digital Data Out, Digital Output. Output from the demodulator.
    20         D_IN     Digital Data In, Digital Input. Input to the modulator.
    —           EP      Exposed Pad. Should be connected to ground (DGND, AGND).
Block Diagram
                                                          RST            DVDD DGND AGND        AVDD
                                                                                         VREF
                 XTAL1              CRYSTAL              CLOCK             POWER        1.23V
                 XTAL2            OSCILLATOR          GENERATOR           MONITOR
                                                                                                              REF
                  XCEN
                   OCD
                                       Rx                        DIGITAL              SAMPLE/HOLD
                 MODE                                                                                         FSK_IN
                                 DEMODULATOR                      FILTER                  ADC
                 D_OUT
                   RTS                 Tx
                                                                                          DAC                 FSK_OUT
                   D_IN           MODULATOR
                                                               DS8500
www.maximintegrated.com                                                                                             Maxim Integrated │ 3


DS8500                                                                                                  HART Modem
Introduction to HART                                            Modulator
HART is a backward-compatible enhancement to existing           The modulator performs the FSK modulation of the digital
4–20mA instrumentation networks that allows two-way,            data at the D_IN input. The FSK-modulated sinusoidal
half-duplex, digital communication with a microcontroller-      signal is present at the FSK_OUT output as illustrated in
based field device. The digital signal is encoded on top        Figure 1. The modulator is enabled by RTS being a logic-
                                                                low. The modulation is done between 1200Hz (mark) or
of the existing instrumentation signal. Communication
                                                                2200Hz (space) depending on the logic level of the input
is accomplished through a series of commands and                signal. The modulator preserves a continuous phase
responses dependent on the specific protocol and net-           when switching between frequencies to minimize the
work topology. The DS8500 does not implement any                bandwidth of the transmitted signal.
portion of the communication protocol; it only handles the
                                                                Figure 2 illustrates an example waveform of the DS8500
modulation and demodulation of the encoded informa-             in modulate mode. The data to be modulated is presented
tion. Digital data is encoded using frequency-shift keying      in a UART format (start, 8 data bits, parity, stop bit) at
(FSK), which is illustrated in Figure 1. A “1” is identified as D_IN. FSK_OUT shows the modulated output.
a mark symbol and is represented with a center frequency
of 1.2kHz. A “0” is identified as a space symbol and is rep-    Demodulator
resented with a center frequency of 2.2kHz. This allows         The demodulator accepts an FSK signal at the FSK_IN
a throughput of 1.2kbps, with each symbol occupying an          input and reproduces the original modulating signal at
833μs slot.                                                     the D_OUT output. The HART signal should be presented
                                                                as an 11-bit UART character with a start, data, parity, and
                                                                stop bits for proper operation of the demodulator block.
     V                                                          The nominal bit rate of the D_OUT signal is 1200 bits per
                                                                second. A simple RC filter is sufficient for anti-aliasing.
                                                                Figure 3 illustrates an example waveform of the DS8500
                                                                in demodulate mode.
                                                                Applications Information
                                                                Figure 4 shows the typical application circuit. As the
                                                          T
                                                                DS8500 integrates a digital filter, only a simple passive
                                                                RC filter is required in front of the ADC. R3 and C3 imple-
                                                                ment a lowpass filter with a 10kHz cutoff frequency; C2
                                                                and R2/R1 implement a highpass filter with a 480Hz cut-
                                                                off frequency. The resistor-divider formed by R1 and R2
                                                                provides an input bias voltage of VREF/2 to the ADC input
              1.2kHz MARK              2.2kHz SPACE             (R1 = R2) when in demodulator mode. VREF is powered
                   "1"                      "0"                 down in modulator mode in order to save power.
                                                                The output DAC provides a sine-wave signal, and C4
Figure 1. HART FSK Signal                                       provides the AC-coupled signal output from the DS8500.
                                                                The typical value of C4 can be anything greater than 20nF
Functional Description                                          based on the application.
The DS8500 modem chip consists of a demodulator, car-
rier detect, digital filter, ADC for input signal conversion,
                                                                HART Registration
                                                                This IC has been tested and has received a Modem IC
a modulator and DAC for output signal generation, and
                                                                Registration Certificate from the HART Communication
receive and transmit state machine blocks to perform            Foundation. The use of this HART-registered IC reduces
the HART communication. The Block Diagram illustrates           the customer cost and effort associated with achieving
the interface between various blocks of circuitry. The          HART registration of the end product.
input HART signal’s noise interference is attenuated by
                                                                A copy of the DS8500 Registration Certificate (L2-06-
a one-pole highpass filter that is external to the chip; the    1000-346) is available from the HART Communication
attenuated signal is digitized by the ADC and filtered by       Foundation at www.hartcomm.org.
the receive state machine. The transmit state machine
modulates the input to the HART-compliant signal with the       Technical Support
help of the modulator and the DAC.                              For technical support, go to http://support.maximinte-
                                                                grated.com/micro.
www.maximintegrated.com                                                                                  Maxim Integrated │ 4


DS8500                                                                                                                 HART Modem
                                  1200bps/833µs
             D_IN
                                                                                                                                 STOP
                           START                                        8-BIT DATA                                       PARITY
         FSK_OUT
Figure 2. Actual DS8500 Modulator Waveform
          FSK_IN
                                                                                                                    STOP
                                        START                             8-BIT DATA                           PARITY
          D_OUT
                                              1200bps/833µs
                                                           ONE UART CHARACTER (START, 8 DATA BITS, PARITY, STOP)
Figure 3. Actual DS8500 Demodulator Waveform
www.maximintegrated.com                                                                                                   Maxim Integrated │ 5


DS8500                                                                                                                  HART Modem
                                                                                                           POWER SUPPLY
                                                                                                           2.7V TO 3.6V
          3.6864MHz                                     RST
                                                            MODE DVDD    DGND     AGND         AVDD
                              XTAL1
                                       CRYSTAL        CLOCK             POWER         VREF
  3.6864MHz
                                      OSCILLATOR    GENERATOR          MONITOR       1.23V
   CRYSTAL                    XTAL2
                                                                                                    REF
               27pF         27pF
                                                                                                                              C1
                                                                                                                 R1
                      XCEN
                                                                                                                   C2            R3
                       OCD                  Rx                  DIGITAL            SAMPLE/HOLD      FSK_IN
                                                                                                                                         HART IN
                     D_OUT            DEMODULATOR                FILTER                ADC
                                                                                                                              C3
                                                                                                                 R2
                                                               DS8500
                                                                                                              C4                    HART AND
                       RTS                  Tx
                                                                                       DAC                                          4–20mA
                       D_IN            MODULATOR                                                    FSK_OUT                         OUT
              MICROCONTROLLER
                                                                                                                         4–20mA
                                                                                                                       DAC OUTPUT
Figure 4. Typical Application Circuit
Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
          PACKAGE TYPE                      PACKAGE CODE                        OUTLINE NO.                       LAND PATTERN NO.
                20 TQFN                          T2055+3                          21-0140                                  90-0008
www.maximintegrated.com                                                                                                    Maxim Integrated │ 6


DS8500                                                                                                                                   HART Modem
Revision History
 REVISION          REVISION                                                                                                                        PAGES
                                                                            DESCRIPTION
  NUMBER              DATE                                                                                                                       CHANGED
        0              10/08       Initial release.                                                                                                     —
                                   In the Electrical Characteristics table, changed the Frequency of FSK_OUT
                                                                                                                                                        2
        1               2/09       parameter units from kHz to Hz.
                                   Added the EP description to the Pin Description table.                                                               3
                                   Updated Benefits and Features section, added HART registration information,
        2               4/15                                                                                                                       1, 3, 4, 6
                                   clarified alternate function of pin 17
                                   Updated Recommended DC Operating Conditions, added Note 5, Pin Description,
        3               2/20                                                                                                                          2–4
                                   and Application Information section
For pricing, delivery, and ordering information, please visit Maxim Integrated’s online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                  © 2015 Maxim Integrated Products, Inc. │ 7


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 DS8500-JND+ DS8500-JND+T&R
