$date
	Sat Oct 24 13:26:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! Y [11:0] $end
$var reg 1 " EN $end
$var reg 12 # InputLoad [11:0] $end
$var reg 1 $ Load $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module U1 $end
$var wire 1 " EN $end
$var wire 1 % clk $end
$var wire 12 ' inpload [11:0] $end
$var wire 1 $ load $end
$var wire 1 & reset $end
$var reg 12 ( Q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
1&
0%
0$
bx #
x"
b0 !
$end
#1
b1 !
b1 (
1%
b101001 #
b101001 '
1"
0&
#2
0%
0"
#3
1%
#4
0%
1"
#5
b10 !
b10 (
1%
#6
0%
#7
b11 !
b11 (
1%
#8
0%
#9
b100 !
b100 (
1%
#10
0%
#11
b101001 !
b101001 (
1%
1$
#12
b101010 !
b101010 (
0%
0$
#13
b101011 !
b101011 (
1%
#14
0%
#15
b101100 !
b101100 (
1%
#16
0%
0"
#17
1%
#18
0%
#19
1%
#20
0%
#21
1%
#22
0%
#23
1%
#24
0%
#25
1%
#26
0%
#27
1%
#28
0%
#29
1%
#30
0%
