
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105489                       # Number of seconds simulated
sim_ticks                                105489047529                       # Number of ticks simulated
final_tick                               632591110437                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171032                       # Simulator instruction rate (inst/s)
host_op_rate                                   218352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2081793                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345512                       # Number of bytes of host memory used
host_seconds                                 50672.21                       # Real time elapsed on the host
sim_insts                                  8666581010                       # Number of instructions simulated
sim_ops                                   11064368707                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1840768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3096704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1858816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1920384                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2723584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1915904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1022464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1314944                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15730816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5090432                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5090432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14381                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15003                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        21278                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14968                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         7988                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        10273                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                122897                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           39769                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                39769                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        44896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17449849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29355692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17620938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        41255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18204582                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        46109                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     25818642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        41255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     18162113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40042                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9692608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        47322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12465218                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               149122742                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        44896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        41255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        46109                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        41255                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40042                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        47322                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             353098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48255550                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48255550                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48255550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        44896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17449849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29355692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17620938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        41255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18204582                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        46109                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     25818642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        41255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     18162113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40042                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9692608                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        47322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12465218                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              197378292                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20692216                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16968559                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024235                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8578629                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8091176                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122573                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91109                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197412328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117602877                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20692216                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213749                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25869470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5744172                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5976302                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12160571                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2008812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232946657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.617288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207077187     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803065      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3238233      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1781792      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2070223      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126249      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          766893      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2007374      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12075641      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232946657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081797                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464886                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195832996                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7585709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25664302                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       193984                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3669660                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359184                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18897                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143565303                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93429                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3669660                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196134957                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2805999                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3923057                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25569098                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       843880                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143478030                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          203                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        222920                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       392687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199390131                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668075910                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668075910                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29098407                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20840                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2251420                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13690944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7464509                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197791                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1654822                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143267953                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135393391                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       187555                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17910568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41393679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4073                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232946657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581221                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175898361     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22943543      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12324477      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8539513      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7462355      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3824578      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       913143      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594309      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       446378      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232946657                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35858     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        126155     42.98%     55.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       131500     44.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113330388     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2118775      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12516020      9.24%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7411624      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135393391                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535212                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             293513                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002168                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504214504                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161217300                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133157035                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135686904                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       343703                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2407262                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          841                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1261                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       163838                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8288                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3669660                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2306132                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       147570                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143305596                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        57525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13690944                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7464509                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20818                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1261                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1173750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2311366                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133405710                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11754493                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1987678                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19164318                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667810                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7409825                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.527355                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133159133                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133157035                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79146107                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207314750                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.526372                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381768                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20619019                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2035914                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229276997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535108                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.354278                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179162269     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23239406     10.14%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9736719      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5853676      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4052087      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2615993      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1358237      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092590      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2166020      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229276997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584353                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283682                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607969                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496074                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2166020                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370417217                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290283576                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20024681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.529713                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.529713                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395302                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395302                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601781421                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184810165                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133987176                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33418                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19751016                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17820644                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1035714                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7475770                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7064503                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1093240                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46131                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    209407920                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124305229                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19751016                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      8157743                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24577307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3245094                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4636278                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12019716                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1041140                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    240805039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.934003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       216227732     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          876626      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1793612      0.74%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          748629      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4090169      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3631921      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          707295      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1475874      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11253181      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    240805039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078076                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491381                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       208282795                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5774072                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24487448                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77693                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2183026                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1735203                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          509                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     145762842                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2782                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2183026                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       208491014                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4051766                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1065439                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24368011                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       645776                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     145688026                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           86                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        273891                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       235429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3253                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    171032833                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    686251375                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    686251375                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    151866536                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        19166291                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16916                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8536                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1636648                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     34385510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     17400383                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       158421                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       845168                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145407332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16968                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139884252                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71404                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     11093823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     26531260                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    240805039                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.378589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191148590     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14830315      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12211546      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5280758      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6689112      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6489357      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3683970      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       289610      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       181781      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    240805039                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         354404     11.08%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2763829     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        80092      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     87743521     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1222565      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8378      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     33547208     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17362580     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139884252                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552965                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3198325                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523843272                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156521680                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138694986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143082577                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       251251                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1305318                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          552                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3565                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103713                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        12390                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2183026                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3691147                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       181206                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145424376                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     34385510                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     17400383                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8538                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        124063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3565                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       604710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       610378                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1215088                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138905312                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     33433241                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       978940                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   76                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            50794433                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18200667                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          17361192                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549095                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138699296                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138694986                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         74896127                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        147526693                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548264                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507678                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112722399                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132467587                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12970883                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16886                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1058462                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    238622013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555136                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379004                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190617263     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17493363      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8217801      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      8129834      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2208967      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9465598      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       706428      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       515378      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1267381      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    238622013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112722399                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132467587                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              50376854                       # Number of memory references committed
system.switch_cpus1.commit.loads             33080189                       # Number of loads committed
system.switch_cpus1.commit.membars               8430                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17492891                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117795752                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1283128                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1267381                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           382792764                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293060191                       # The number of ROB writes
system.switch_cpus1.timesIdled                4596193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               12166299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112722399                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132467587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112722399                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.244198                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.244198                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.445594                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.445594                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       686739695                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      161052325                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173613598                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16860                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20688720                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16963805                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2023065                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8572070                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8090753                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2123261                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91184                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197405129                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117600043                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20688720                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10214014                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25868178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5741142                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5990734                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12159279                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2007799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    232950699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.968929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       207082521     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2802762      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3239382      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1781895      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2066491      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1128774      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          767530      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2006072      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12075272      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    232950699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081783                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464875                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195819338                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7606860                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25662158                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       194566                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3667771                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3360480                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18887                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143557013                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        93613                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3667771                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       196122882                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2776021                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3972380                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25566093                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       845546                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143470231                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          219                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        221794                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       393884                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    199382393                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    668042969                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    668042969                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170294423                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29087970                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37475                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20869                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2258848                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13686324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7464907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       197365                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1655601                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143260100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37556                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135385429                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       187984                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17894690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41379752                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    232950699                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581176                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270415                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175906899     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22939575      9.85%     85.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12326715      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8538530      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7459540      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3824727      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       914516      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       593633      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       446564      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232950699                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35614     12.21%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124997     42.84%     55.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       131146     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113322103     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2119483      1.57%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12515274      9.24%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7411985      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135385429                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.535181                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             291757                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    504201298                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    161193615                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133153974                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135677186                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       343541                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2402470                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1273                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       164126                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8292                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3667771                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2278436                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       147537                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143297779                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        57344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13686324                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7464907                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20851                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        104382                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1273                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1172786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1135977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2308763                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133402673                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11755183                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1982756                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19165420                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18666633                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7410237                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.527343                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133156149                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133153974                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79138844                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        207278224                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.526360                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381800                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100001559                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122689830                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20609192                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33448                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2034780                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229282928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535102                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.354305                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179169664     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23237533     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9735685      4.25%     92.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5855324      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4050807      1.77%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2618226      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1355906      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1093103      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2166680      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229282928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100001559                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122689830                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18584635                       # Number of memory references committed
system.switch_cpus2.commit.loads             11283854                       # Number of loads committed
system.switch_cpus2.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17559106                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110609701                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2496113                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2166680                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           370414594                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290265893                       # The number of ROB writes
system.switch_cpus2.timesIdled                3021326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20020639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100001559                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122689830                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100001559                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.529674                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.529674                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.395308                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.395308                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       601779835                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      184799745                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133985443                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33416                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus3.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        19284696                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17213285                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1534676                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12811563                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12564380                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1159259                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        46498                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    203660192                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             109527982                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           19284696                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     13723639                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24420459                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5034120                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       2898929                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12320190                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1506746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234470370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.766240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       210049911     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3717353      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886467      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3678210      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1184940      0.51%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3398365      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          537947      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          868703      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         9148474      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234470370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076233                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.432966                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       201222423                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5383431                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24372183                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19623                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3472709                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      1828196                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18081                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     122559327                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        34158                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3472709                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       201496175                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3205686                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1346468                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24122658                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       826668                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     122390747                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          153                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94644                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       658982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    160456664                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    554755341                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    554755341                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    130176007                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30280637                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        16467                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         8332                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1799724                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     22022691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      3597121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23434                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       821184                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         121760729                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        16525                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        114024558                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        73782                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21918529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     44928243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234470370                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486307                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.098900                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    184458853     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15792732      6.74%     85.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     16682828      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9727811      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5003205      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1253419      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1487358      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        34638      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        29526      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234470370                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         191504     57.47%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         77072     23.13%     80.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        64626     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     89445896     78.44%     78.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       896308      0.79%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     20107062     17.63%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      3567156      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     114024558                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450741                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             333202                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002922                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    462926470                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    143696087                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    111135943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     114357760                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        90514                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      4463232                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        88018                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3472709                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2134451                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       102816                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    121777342                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        15950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     22022691                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      3597121                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         8330                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         40706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1034693                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       593262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1627955                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    112577587                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     19821340                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1446971                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23388320                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        17109422                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           3566980                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.445021                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             111160212                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            111135943                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         67244619                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        146619349                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439322                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458634                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     88536143                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     99704938                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22076826                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        16406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1525009                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230997661                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431627                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.302475                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    193858041     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     14601417      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9374314      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2949905      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4894052      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       954212      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       606410      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       555030      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3204280      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230997661                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     88536143                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      99704938                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21068557                       # Number of memory references committed
system.switch_cpus3.commit.loads             17559454                       # Number of loads committed
system.switch_cpus3.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15295315                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         87141405                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1249115                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3204280                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           349574820                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          247038982                       # The number of ROB writes
system.switch_cpus3.timesIdled                4515059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               18500968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           88536143                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             99704938                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     88536143                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.857266                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.857266                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349985                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349985                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       523224445                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      144841618                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      130106213                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         16390                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus4.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20614356                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16858078                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2009277                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8501419                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8130272                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2119967                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        89051                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    199996386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             117009707                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20614356                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10250239                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24517027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5843433                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3388775                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         12296630                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2026006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    231692238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.968864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       207175211     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1331509      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2100062      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3343332      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1381917      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1540552      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1657494      0.72%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1076621      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12085540      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    231692238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081489                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.462541                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198190682                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5209131                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24440559                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        62281                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3789584                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3381298                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          468                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     142870170                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         3025                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3789584                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       198493316                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1658397                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      2688280                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24204648                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       858000                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     142791867                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents        18694                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        245836                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       326282                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        30585                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    198251012                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    664272453                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    664272453                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    169250640                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29000367                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36210                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19843                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2609545                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13593067                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7313994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       220745                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1665333                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         142597146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        134933664                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       166598                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18107890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40400165                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         3292                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    231692238                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582383                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.274250                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174809621     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22825534      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12477613      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8517442      3.68%     94.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7962839      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2287857      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1787910      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       604899      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       418523      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    231692238                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          31488     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         98111     38.86%     51.33% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       122869     48.67%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113032413     83.77%     83.77% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2136130      1.58%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16365      0.01%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12469378      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7279378      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     134933664                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533395                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             252468                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001871                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    501978632                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    160742821                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    132769702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     135186132                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       403561                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2422452                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          316                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1518                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       212776                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8429                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3789584                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1145747                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       119962                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    142633585                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        58828                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13593067                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7313994                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19813                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         88115                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1518                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1174347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1146872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2321219                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    133018822                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11726498                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1914842                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  140                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19004113                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18715247                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7277615                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.525826                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             132770730                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            132769702                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         77628529                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        202816865                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.524841                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382752                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     99416892                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    121859567                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20774219                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33007                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2051900                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    227902654                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534700                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.388332                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178428356     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23962686     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9326546      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5026494      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3761072      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2102737      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1295985      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1159800      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2838978      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    227902654                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     99416892                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     121859567                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18271833                       # Number of memory references committed
system.switch_cpus4.commit.loads             11170615                       # Number of loads committed
system.switch_cpus4.commit.membars              16468                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17492347                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        109804628                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2475528                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2838978                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           367696799                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          289057383                       # The number of ROB writes
system.switch_cpus4.timesIdled                3220594                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21279100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           99416892                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            121859567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     99416892                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544551                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544551                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392997                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392997                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       599841346                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      184043473                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      133266363                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32976                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19291771                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17214033                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1533074                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12752396                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12562660                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1158576                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        46204                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    203647970                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             109550406                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19291771                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13721236                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24413163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5030652                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       2900040                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12317754                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1505155                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    234450101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.523677                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.766732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       210036938     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3718145      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1878308      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3670615      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1183971      0.50%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3397297      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          537393      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          876735      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         9150699      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    234450101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.076261                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.433055                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       201201529                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5393181                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24365126                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19415                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3470849                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1834617                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        18080                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     122582384                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        34201                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3470849                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       201476258                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3213093                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1346671                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24115090                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       828134                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     122413939                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         94613                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       660930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    160465054                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    554818541                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    554818541                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    130199035                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30265995                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16455                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8319                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1801431                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     22022642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3597475                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23205                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       819961                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         121777903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16513                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        114044021                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        73590                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21919934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44899434                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    234450101                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.486432                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.099068                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    184432291     78.67%     78.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15797564      6.74%     85.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16677663      7.11%     92.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9731482      4.15%     96.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5004783      2.13%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1254246      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1487784      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        34685      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        29603      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    234450101                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         191367     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         77109     23.15%     80.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        64674     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     89464588     78.45%     78.45% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       896207      0.79%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8138      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     20107565     17.63%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3567523      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     114044021                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.450818                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             333150                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002921                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    462944881                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    143714646                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    111160768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     114377171                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        90335                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4460608                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        87662                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3470849                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        2137563                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       103184                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    121794505                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5202                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     22022642                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3597475                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8316                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         40709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1920                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1032316                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       593622                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1625938                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    112601561                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19824533                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1442458                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            23391868                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17115120                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3567335                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.445116                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             111185012                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            111160768                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         67253116                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        146626554                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.439420                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458669                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     88551077                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     99722148                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     22076733                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16410                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1523410                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    230979252                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.431736                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.302591                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    193833605     83.92%     83.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14602059      6.32%     90.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9376154      4.06%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2951997      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4894806      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       954658      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       606688      0.26%     98.37% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       555132      0.24%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3204153      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    230979252                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     88551077                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      99722148                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21071847                       # Number of memory references committed
system.switch_cpus5.commit.loads             17562034                       # Number of loads committed
system.switch_cpus5.commit.membars               8188                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15297898                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         87156561                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1249358                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3204153                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           349573655                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          247071321                       # The number of ROB writes
system.switch_cpus5.timesIdled                4514164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               18521237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           88551077                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             99722148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     88551077                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.856784                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.856784                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.350044                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.350044                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       523327057                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      144870669                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      130132788                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16394                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus6.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22993025                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19143979                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2087061                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8785219                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8415505                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2474254                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        97173                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    200044386                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             126111224                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22993025                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10889759                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26290071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5811688                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6346121                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12420121                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1994914                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    236386253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.031275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       210096182     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1612855      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2036989      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3229953      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1356792      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1746472      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2032542      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          930667      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13343801      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    236386253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090892                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498520                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       198866343                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7637646                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         26164763                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12374                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3705125                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3500016                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          550                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     154160713                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2649                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3705125                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       199068050                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         644636                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6429578                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25975715                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       563142                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     153209473                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          135                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         81137                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       393361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    213984689                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    712481044                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    712481044                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    179145811                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34838866                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37049                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19283                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1978239                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14351409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7503979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        84268                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1696866                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         149608135                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        143551940                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       142251                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     18095641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36828860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    236386253                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607277                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327995                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    175560795     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27736918     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11347000      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6357746      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8615337      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2649630      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2604380      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1403570      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       110877      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    236386253                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         988201     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        135081     10.80%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127996     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    120938386     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1962979      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17766      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13151549      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7481260      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     143551940                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567463                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1251278                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008717                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    524883662                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    167741642                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139823257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     144803218                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       106380                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2707691                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          688                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       104964                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked           24                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3705125                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         490622                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        62223                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    149645322                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       116943                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14351409                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7503979                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19283                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         54351                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          688                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1236661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1174536                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2411197                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    141056541                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12938457                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2495399                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20419257                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19951369                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7480800                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557599                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139823556                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139823257                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83781602                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        225056775                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552724                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372269                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    104223375                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    128427665                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     21218227                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35838                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2104948                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    232681128                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551947                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.372486                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178327297     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27547884     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9998313      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4984723      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4555708      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1912551      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1895876      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       902065      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2556711      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    232681128                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    104223375                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     128427665                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              19042731                       # Number of memory references committed
system.switch_cpus6.commit.loads             11643716                       # Number of loads committed
system.switch_cpus6.commit.membars              17878                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18615487                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        115626556                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2652038                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2556711                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           379769581                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          302996937                       # The number of ROB writes
system.switch_cpus6.timesIdled                3032703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16585085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          104223375                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            128427665                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    104223375                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.427203                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.427203                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411997                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411997                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       634689997                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      195382546                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      142575260                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35808                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  54                       # Number of system calls
system.switch_cpus7.numCycles               252971338                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20942429                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17136248                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2044921                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8609450                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8235804                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2163080                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        93327                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    201587103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117136498                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20942429                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10398884                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24448063                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5591102                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4344344                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12333802                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2046843                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    233899085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.614908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.957956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       209451022     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1143795      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1811465      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2449581      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2521852      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2131801      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1190465      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1771112      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11427992      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    233899085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082786                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463043                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       199536588                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6412308                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24404327                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        26663                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3519197                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3446831                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143717441                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2002                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3519197                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       200085312                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1356959                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      3802301                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23889248                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1246066                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143666200                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        169901                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       543391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    200479320                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    668362738                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    668362738                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    173786180                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26693140                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35579                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18494                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3730893                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13437725                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7287353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        85582                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1779344                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143488706                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136251220                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18635                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15876111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38043067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    233899085                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582521                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273106                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    176208011     75.34%     75.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23752438     10.15%     85.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12018421      5.14%     90.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9050811      3.87%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7113698      3.04%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2873917      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1812755      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       943672      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       125362      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    233899085                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          26165     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         82943     36.75%     48.35% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116558     51.65%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    114590965     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2036293      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        17082      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12342422      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7264458      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136251220                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538603                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             225666                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001656                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    506645826                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    159401083                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134207464                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     136476886                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       277874                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2147890                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          563                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       105138                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3519197                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1074452                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121408                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143524557                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        57561                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13437725                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7287353                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18497                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          563                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1189237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1150094                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2339331                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    134371261                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11614627                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1879959                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  145                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18878796                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        19094256                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7264169                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531172                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134207717                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134207464                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         77041513                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        207591533                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530524                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371121                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    101306206                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    124656069                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18868519                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34457                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2070769                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    230379888                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541089                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.389513                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    179216726     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25374377     11.01%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9569693      4.15%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4565004      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3862516      1.68%     96.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2208007      0.96%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1919218      0.83%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       872889      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2791458      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    230379888                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    101306206                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     124656069                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18472050                       # Number of memory references committed
system.switch_cpus7.commit.loads             11289835                       # Number of loads committed
system.switch_cpus7.commit.membars              17190                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17975656                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        112313567                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2566931                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2791458                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           371112316                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          290568434                       # The number of ROB writes
system.switch_cpus7.timesIdled                3053141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               19072253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          101306206                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            124656069                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    101306206                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.497096                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.497096                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400465                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400465                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       604774126                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      186950464                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      133242408                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         34426                       # number of misc regfile writes
system.l2.replacements                         122914                       # number of replacements
system.l2.tagsinuse                      32764.688678                       # Cycle average of tags in use
system.l2.total_refs                          1830299                       # Total number of references to valid blocks.
system.l2.sampled_refs                         155681                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.756727                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           244.400328                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.512595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2840.801248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.221288                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4813.269354                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.141834                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2841.067946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      6.730468                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2863.862605                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      8.779901                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3656.534788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.774770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2855.424049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      6.498177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1571.780944                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.735739                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2058.844539                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1163.081016                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1326.618124                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1154.966155                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1157.967870                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1336.317334                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1144.913392                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data            773.353684                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            902.090532                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007459                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000199                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.086694                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.146889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000218                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.086703                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000205                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.087398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.111589                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000237                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.087141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.047967                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.062831                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.035494                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.040485                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.035247                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035338                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.040781                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.034940                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.023601                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.027530                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999899                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41670                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        56578                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        41656                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        40081                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        51072                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        40156                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        28612                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        31012                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  330848                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           109931                       # number of Writeback hits
system.l2.Writeback_hits::total                109931                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1030                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        41825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        56656                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        41812                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        40154                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        51207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        40226                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        28823                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        31164                       # number of demand (read+write) hits
system.l2.demand_hits::total                   331878                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        41825                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        56656                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        41812                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        40154                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        51207                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        40226                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        28823                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        31164                       # number of overall hits
system.l2.overall_hits::total                  331878                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14378                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        24193                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14514                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        15003                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        21278                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        14968                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         7988                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        10273                       # number of ReadReq misses
system.l2.ReadReq_misses::total                122886                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  11                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14381                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        24193                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14522                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        15003                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        21278                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        14968                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         7988                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        10273                       # number of demand (read+write) misses
system.l2.demand_misses::total                 122897                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14381                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        24193                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14522                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        15003                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        21278                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        14968                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         7988                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        10273                       # number of overall misses
system.l2.overall_misses::total                122897                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5590010                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2379577801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6203927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3942410118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5334698                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2404064846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5347932                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2445391544                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5924775                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   3501650946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      4907100                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   2450978384                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4968868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   1323289204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5951396                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1682216633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20173808182                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       464417                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      1231910                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1696327                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5590010                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2380042218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6203927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3942410118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5334698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2405296756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5347932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2445391544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5924775                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   3501650946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      4907100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   2450978384                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4968868                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   1323289204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5951396                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1682216633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20175504509                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5590010                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2380042218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6203927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3942410118                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5334698                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2405296756                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5347932                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2445391544                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5924775                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   3501650946                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      4907100                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   2450978384                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4968868                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   1323289204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5951396                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1682216633                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20175504509                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        56048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        80771                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        56170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        55084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        72350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        55124                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        36600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        41285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              453734                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       109931                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            109931                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           73                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          211                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1041                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        56206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        80849                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        56334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        55157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        72485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        55194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        36811                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        41437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               454775                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        56206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        80849                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        56334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        55157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        72485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        55194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        36811                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        41437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              454775                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.256530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.299526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.258394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.272366                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.294098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.271533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.218251                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.248831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.270833                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.018987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.048780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010567                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.299237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.257784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.272005                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.293550                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.271189                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.217000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.247919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270237                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.299237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.257784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.272005                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.293550                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.271189                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.217000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.247919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270237                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151081.351351                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165501.307623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155098.175000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 162956.645228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148186.055556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 165637.649580                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 157292.117647                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 162993.504232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155915.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 164566.733058                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 144326.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 163747.887761                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150571.757576                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 165659.639960                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152599.897436                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 163751.254064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164166.855313                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 154805.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 153988.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 154211.545455                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151081.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165499.076420                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155098.175000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 162956.645228                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148186.055556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 165631.232337                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 157292.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 162993.504232                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155915.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 164566.733058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 144326.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 163747.887761                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150571.757576                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 165659.639960                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152599.897436                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 163751.254064                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164165.964255                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151081.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165499.076420                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155098.175000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 162956.645228                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148186.055556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 165631.232337                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 157292.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 162993.504232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155915.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 164566.733058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 144326.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 163747.887761                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150571.757576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 165659.639960                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152599.897436                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 163751.254064                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164165.964255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                39769                       # number of writebacks
system.l2.writebacks::total                     39769                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14378                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        24193                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        15003                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        21278                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        14968                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         7988                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        10273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           122886                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             11                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        24193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14522                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        21278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        14968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         7988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        10273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            122897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        24193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14522                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        21278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        14968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         7988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        10273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           122897                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3439131                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1542015399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3872675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2533726991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3237503                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1558564615                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3367822                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1571228661                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3707256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2262255955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      2929137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1578803423                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3046904                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    858053632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3680462                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1083893982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13015823548                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       289922                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       765523                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1055445                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3439131                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1542305321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3872675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2533726991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3237503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1559330138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3367822                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1571228661                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3707256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2262255955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      2929137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1578803423                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3046904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    858053632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3680462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1083893982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13016878993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3439131                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1542305321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3872675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2533726991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3237503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1559330138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3367822                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1571228661                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3707256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2262255955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      2929137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1578803423                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3046904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    858053632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3680462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1083893982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13016878993                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256530                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.299526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.258394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.272366                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.294098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.271533                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.218251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.248831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.270833                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.018987                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.048780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010567                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.299237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.257784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.272005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.293550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.271189                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.217000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.247919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.299237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.257784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.272005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.293550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.271189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.217000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.247919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270237                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92949.486486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107248.254208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96816.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104729.756169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89930.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 107383.534174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 99053.588235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104727.631874                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97559.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106319.012830                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 86151.088235                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 105478.582509                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92330.424242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 107417.830746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 94370.820513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105509.002434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 105917.871426                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 96640.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 95690.375000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95949.545455                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92949.486486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107246.041374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96816.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104729.756169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89930.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 107377.092549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 99053.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 104727.631874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97559.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106319.012830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 86151.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 105478.582509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92330.424242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 107417.830746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 94370.820513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 105509.002434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105916.979202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92949.486486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107246.041374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96816.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104729.756169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89930.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 107377.092549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 99053.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 104727.631874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97559.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106319.012830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 86151.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 105478.582509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92330.424242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 107417.830746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 94370.820513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 105509.002434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105916.979202                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.620843                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012168617                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1946478.109615                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.620843                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058687                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.831123                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12160525                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12160525                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12160525                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12160525                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12160525                       # number of overall hits
system.cpu0.icache.overall_hits::total       12160525                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7296858                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7296858                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7296858                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7296858                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7296858                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7296858                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12160571                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12160571                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12160571                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12160571                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12160571                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12160571                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158627.347826                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158627.347826                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158627.347826                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158627.347826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158627.347826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158627.347826                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6083404                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6083404                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6083404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6083404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6083404                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6083404                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160089.578947                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160089.578947                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160089.578947                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160089.578947                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160089.578947                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160089.578947                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56206                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172657182                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56462                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3057.935992                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.809524                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.190476                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913318                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086682                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8577434                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8577434                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7261081                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7261081                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17698                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16709                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16709                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15838515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15838515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15838515                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15838515                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       192166                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192166                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         3799                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3799                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       195965                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        195965                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       195965                       # number of overall misses
system.cpu0.dcache.overall_misses::total       195965                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23189769623                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23189769623                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    479461019                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    479461019                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23669230642                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23669230642                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23669230642                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23669230642                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8769600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8769600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16709                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16034480                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16034480                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16034480                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16034480                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021913                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021913                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012221                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 120675.715907                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 120675.715907                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 126207.164780                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 126207.164780                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 120782.949210                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120782.949210                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 120782.949210                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120782.949210                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        22264                       # number of writebacks
system.cpu0.dcache.writebacks::total            22264                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       136118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       136118                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         3641                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3641                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       139759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       139759                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       139759                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       139759                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56048                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56048                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          158                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56206                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56206                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56206                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5285223132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5285223132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     10656362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10656362                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5295879494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5295879494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5295879494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5295879494                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006391                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003505                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003505                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003505                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003505                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94298.157508                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94298.157508                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67445.329114                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67445.329114                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94222.671850                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94222.671850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94222.671850                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94222.671850                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               580.079795                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1041602443                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1783565.827055                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.043491                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.036303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062570                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867045                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.929615                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12019662                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12019662                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12019662                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12019662                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12019662                       # number of overall hits
system.cpu1.icache.overall_hits::total       12019662                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8491362                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8491362                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8491362                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8491362                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8491362                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8491362                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12019716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12019716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12019716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12019716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12019716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12019716                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157247.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157247.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157247.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157247.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157247.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157247.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6698802                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6698802                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6698802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6698802                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6698802                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6698802                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163385.414634                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163385.414634                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163385.414634                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163385.414634                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163385.414634                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163385.414634                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 80849                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               450396867                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 81105                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5553.256482                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.908811                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.091189                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     31556445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31556445                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     17279303                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17279303                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8445                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8445                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8430                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8430                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48835748                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48835748                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48835748                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48835748                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       283367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       283367                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          259                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       283626                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        283626                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       283626                       # number of overall misses
system.cpu1.dcache.overall_misses::total       283626                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31304445490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31304445490                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22447566                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22447566                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  31326893056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  31326893056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  31326893056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  31326893056                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     31839812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31839812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     17279562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     17279562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8445                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8430                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     49119374                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49119374                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     49119374                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49119374                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008900                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005774                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005774                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005774                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005774                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110473.151390                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110473.151390                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86670.138996                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86670.138996                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110451.415089                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110451.415089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110451.415089                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110451.415089                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21855                       # number of writebacks
system.cpu1.dcache.writebacks::total            21855                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       202596                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       202596                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       202777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       202777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       202777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       202777                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        80771                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        80771                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        80849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80849                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        80849                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80849                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8087113584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8087113584                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5410760                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5410760                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8092524344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8092524344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8092524344                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8092524344                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001646                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001646                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001646                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100123.974991                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100123.974991                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69368.717949                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69368.717949                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100094.303504                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100094.303504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100094.303504                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100094.303504                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.012507                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012167327                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1950226.063584                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.012507                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.057712                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830148                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12159235                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12159235                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12159235                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12159235                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12159235                       # number of overall hits
system.cpu2.icache.overall_hits::total       12159235                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.cpu2.icache.overall_misses::total           44                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6959134                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6959134                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6959134                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6959134                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6959134                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6959134                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12159279                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12159279                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12159279                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12159279                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12159279                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12159279                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 158162.136364                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 158162.136364                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 158162.136364                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 158162.136364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 158162.136364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 158162.136364                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5811767                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5811767                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5811767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5811767                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5811767                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5811767                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157074.783784                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157074.783784                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157074.783784                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157074.783784                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157074.783784                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157074.783784                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 56334                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172658031                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 56590                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3051.034299                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.808695                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.191305                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913315                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086685                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8578129                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8578129                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7261192                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7261192                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17742                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17742                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16708                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16708                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15839321                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15839321                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15839321                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15839321                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       192204                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       192204                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3799                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3799                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       196003                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        196003                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       196003                       # number of overall misses
system.cpu2.dcache.overall_misses::total       196003                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  23205725047                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  23205725047                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    488859339                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    488859339                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  23694584386                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  23694584386                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  23694584386                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  23694584386                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8770333                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8770333                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7264991                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7264991                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16708                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16035324                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16035324                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16035324                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16035324                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021915                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021915                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000523                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012223                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012223                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012223                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012223                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120734.870487                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120734.870487                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 128681.057910                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 128681.057910                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 120888.886323                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 120888.886323                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 120888.886323                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 120888.886323                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       102563                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       102563                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21964                       # number of writebacks
system.cpu2.dcache.writebacks::total            21964                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       136034                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       136034                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3635                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3635                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       139669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       139669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       139669                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       139669                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        56170                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        56170                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          164                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        56334                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        56334                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        56334                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        56334                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5309879990                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5309879990                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     11539799                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11539799                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5321419789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5321419789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5321419789                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5321419789                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003513                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003513                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003513                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003513                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94532.312444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 94532.312444                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70364.628049                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70364.628049                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 94461.955285                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94461.955285                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 94461.955285                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94461.955285                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               558.499363                       # Cycle average of tags in use
system.cpu3.icache.total_refs               931017328                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1656614.462633                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    33.348542                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.150820                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.053443                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841588                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.895031                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12320145                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12320145                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12320145                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12320145                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12320145                       # number of overall hits
system.cpu3.icache.overall_hits::total       12320145                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.cpu3.icache.overall_misses::total           45                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6915316                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6915316                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6915316                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6915316                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6915316                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6915316                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12320190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12320190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12320190                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12320190                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12320190                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12320190                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 153673.688889                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 153673.688889                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 153673.688889                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 153673.688889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 153673.688889                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 153673.688889                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5747958                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5747958                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5747958                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5747958                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5747958                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5747958                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164227.371429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164227.371429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164227.371429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164227.371429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164227.371429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164227.371429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 55157                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               224679871                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 55413                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4054.641889                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   202.829774                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    53.170226                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.792304                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.207696                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     18101682                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       18101682                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3492178                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3492178                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         8262                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         8262                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         8195                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         8195                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     21593860                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21593860                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     21593860                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21593860                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       187261                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       187261                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          357                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       187618                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        187618                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       187618                       # number of overall misses
system.cpu3.dcache.overall_misses::total       187618                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  19936017335                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  19936017335                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     31206803                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31206803                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19967224138                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19967224138                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19967224138                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19967224138                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     18288943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18288943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3492535                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3492535                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         8262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8262                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         8195                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     21781478                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21781478                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     21781478                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21781478                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010239                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010239                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008614                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008614                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008614                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008614                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106461.128238                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106461.128238                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87414.014006                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87414.014006                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106424.885341                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106424.885341                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106424.885341                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106424.885341                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7148                       # number of writebacks
system.cpu3.dcache.writebacks::total             7148                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       132177                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       132177                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       132461                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       132461                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       132461                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       132461                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        55084                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        55084                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           73                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        55157                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        55157                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        55157                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        55157                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5244102441                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5244102441                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4890188                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4890188                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5248992629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5248992629                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5248992629                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5248992629                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95201.917816                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95201.917816                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66988.876712                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66988.876712                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95164.578005                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95164.578005                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95164.578005                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95164.578005                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               527.481564                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1016754627                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1922031.431002                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.481564                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060067                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.845323                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12296582                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12296582                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12296582                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12296582                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12296582                       # number of overall hits
system.cpu4.icache.overall_hits::total       12296582                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7740814                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7740814                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7740814                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7740814                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7740814                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7740814                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12296630                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12296630                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12296630                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12296630                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12296630                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12296630                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 161266.958333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 161266.958333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 161266.958333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 161266.958333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 161266.958333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 161266.958333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6440966                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6440966                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6440966                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6440966                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6440966                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6440966                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 165152.974359                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 165152.974359                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 165152.974359                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 165152.974359                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 165152.974359                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 165152.974359                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 72485                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               181294938                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 72741                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               2492.334969                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   234.167429                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    21.832571                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.914717                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.085283                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8531688                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8531688                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7067085                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7067085                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19612                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19612                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16488                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16488                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15598773                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15598773                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15598773                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15598773                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       183199                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       183199                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          821                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          821                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       184020                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        184020                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       184020                       # number of overall misses
system.cpu4.dcache.overall_misses::total       184020                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  20583025768                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  20583025768                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     69583224                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     69583224                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  20652608992                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  20652608992                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  20652608992                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  20652608992                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8714887                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8714887                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7067906                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7067906                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16488                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16488                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15782793                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15782793                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15782793                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15782793                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021021                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021021                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000116                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011660                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011660                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011660                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011660                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 112353.374025                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 112353.374025                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84754.231425                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84754.231425                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 112230.241235                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 112230.241235                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 112230.241235                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 112230.241235                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        12499                       # number of writebacks
system.cpu4.dcache.writebacks::total            12499                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       110849                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       110849                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          686                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          686                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       111535                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       111535                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       111535                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       111535                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        72350                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        72350                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          135                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        72485                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        72485                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        72485                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        72485                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7089397120                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7089397120                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      8908700                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      8908700                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7098305820                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7098305820                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7098305820                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7098305820                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004593                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004593                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 97987.520663                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 97987.520663                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65990.370370                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65990.370370                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 97927.927433                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 97927.927433                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 97927.927433                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 97927.927433                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.383296                       # Cycle average of tags in use
system.cpu5.icache.total_refs               931014894                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1656610.131673                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.193604                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.189692                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053195                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841650                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.894845                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12317711                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12317711                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12317711                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12317711                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12317711                       # number of overall hits
system.cpu5.icache.overall_hits::total       12317711                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           43                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           43                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           43                       # number of overall misses
system.cpu5.icache.overall_misses::total           43                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6475876                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6475876                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6475876                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6475876                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6475876                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6475876                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12317754                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12317754                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12317754                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12317754                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12317754                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12317754                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 150601.767442                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 150601.767442                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 150601.767442                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 150601.767442                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 150601.767442                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 150601.767442                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5339534                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5339534                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5339534                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5339534                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5339534                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5339534                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 152558.114286                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 152558.114286                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 152558.114286                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 152558.114286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 152558.114286                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 152558.114286                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 55194                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224683918                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 55450                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4052.009342                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   203.262086                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    52.737914                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.793993                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.206007                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     18105011                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       18105011                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3492907                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3492907                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8249                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8249                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8197                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8197                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     21597918                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        21597918                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     21597918                       # number of overall hits
system.cpu5.dcache.overall_hits::total       21597918                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       187073                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       187073                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          334                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       187407                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        187407                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       187407                       # number of overall misses
system.cpu5.dcache.overall_misses::total       187407                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  19977034692                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  19977034692                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29180075                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29180075                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  20006214767                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  20006214767                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  20006214767                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  20006214767                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     18292084                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     18292084                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3493241                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3493241                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8197                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8197                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21785325                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21785325                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21785325                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21785325                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010227                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010227                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000096                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000096                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008602                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008602                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008602                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008602                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 106787.375474                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 106787.375474                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 87365.494012                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 87365.494012                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 106752.761460                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 106752.761460                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 106752.761460                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 106752.761460                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         7302                       # number of writebacks
system.cpu5.dcache.writebacks::total             7302                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       131949                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       131949                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          264                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       132213                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       132213                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       132213                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       132213                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        55124                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        55124                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        55194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        55194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        55194                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        55194                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   5253811478                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   5253811478                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4624178                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4624178                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   5258435656                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   5258435656                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   5258435656                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   5258435656                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002534                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002534                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95308.966657                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95308.966657                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66059.685714                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66059.685714                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 95271.871145                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95271.871145                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 95271.871145                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95271.871145                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               489.600635                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1014209034                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2069814.355102                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    34.600635                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.055450                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.784616                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12420076                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12420076                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12420076                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12420076                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12420076                       # number of overall hits
system.cpu6.icache.overall_hits::total       12420076                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6960518                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6960518                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6960518                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6960518                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6960518                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6960518                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12420121                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12420121                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12420121                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12420121                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12420121                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12420121                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154678.177778                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154678.177778                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154678.177778                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154678.177778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154678.177778                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154678.177778                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5460711                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5460711                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5460711                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5460711                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5460711                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5460711                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 156020.314286                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 156020.314286                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 156020.314286                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36811                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164341657                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 37067                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4433.637926                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.466736                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.533264                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911979                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088021                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9907069                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9907069                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7360732                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7360732                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        18994                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        18994                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17904                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17904                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17267801                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17267801                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17267801                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17267801                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        94407                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        94407                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2109                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2109                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        96516                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         96516                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        96516                       # number of overall misses
system.cpu6.dcache.overall_misses::total        96516                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   9376937500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   9376937500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    139859705                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    139859705                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   9516797205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   9516797205                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   9516797205                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   9516797205                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     10001476                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     10001476                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7362841                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7362841                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        18994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        18994                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17904                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17364317                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17364317                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17364317                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17364317                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009439                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009439                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005558                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005558                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005558                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005558                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 99324.599871                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 99324.599871                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 66315.649597                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 66315.649597                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 98603.311420                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 98603.311420                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 98603.311420                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 98603.311420                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       161039                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 32207.800000                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8129                       # number of writebacks
system.cpu6.dcache.writebacks::total             8129                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        57807                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        57807                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1898                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1898                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        59705                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        59705                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        59705                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        59705                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36600                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36600                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          211                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          211                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36811                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36811                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36811                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36811                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   3281654850                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   3281654850                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15742444                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15742444                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   3297397294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   3297397294                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   3297397294                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   3297397294                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003659                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002120                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002120                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 89662.700820                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 89662.700820                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 74608.739336                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 74608.739336                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 89576.411779                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 89576.411779                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 89576.411779                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 89576.411779                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.032798                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1011029586                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1955569.798839                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.032798                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.065758                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.826976                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12333751                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12333751                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12333751                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12333751                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12333751                       # number of overall hits
system.cpu7.icache.overall_hits::total       12333751                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7921706                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7921706                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7921706                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7921706                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7921706                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7921706                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12333802                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12333802                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12333802                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12333802                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12333802                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12333802                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155327.568627                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155327.568627                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155327.568627                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155327.568627                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155327.568627                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155327.568627                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6590810                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6590810                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6590810                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6590810                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6590810                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6590810                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156924.047619                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156924.047619                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156924.047619                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156924.047619                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156924.047619                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156924.047619                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 41437                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166571629                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41693                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3995.194133                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.359916                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.640084                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.911562                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.088438                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8492163                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8492163                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7148265                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7148265                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18362                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18362                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        17213                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        17213                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15640428                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15640428                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15640428                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15640428                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       132682                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       132682                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          886                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          886                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       133568                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        133568                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       133568                       # number of overall misses
system.cpu7.dcache.overall_misses::total       133568                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  15154749397                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  15154749397                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75372242                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75372242                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  15230121639                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15230121639                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  15230121639                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15230121639                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8624845                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8624845                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7149151                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7149151                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        17213                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        17213                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15773996                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15773996                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15773996                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15773996                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015384                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015384                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000124                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008468                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008468                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008468                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008468                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114218.578232                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114218.578232                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85070.250564                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85070.250564                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114025.227891                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114025.227891                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114025.227891                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114025.227891                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         8770                       # number of writebacks
system.cpu7.dcache.writebacks::total             8770                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        91397                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        91397                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          734                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          734                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        92131                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        92131                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        92131                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        92131                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        41285                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        41285                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41437                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41437                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        41437                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        41437                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   3827453828                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   3827453828                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9960095                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9960095                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   3837413923                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   3837413923                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   3837413923                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   3837413923                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92708.098050                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92708.098050                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65526.940789                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65526.940789                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92608.391607                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92608.391607                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92608.391607                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92608.391607                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
