 
****************************************
Report : qor
Design : alu_8bit
Version: K-2015.06-SP2
Date   : Fri Feb 27 13:57:09 2026
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          2.01
  Critical Path Slack:           1.81
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -0.09
  No. of Hold Violations:        2.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                140
  Buf/Inv Cell Count:              25
  Buf Cell Count:                   0
  Inv Cell Count:                  25
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       130
  Sequential Cell Count:           10
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      258.840006
  Noncombinational Area:    72.719998
  Buf/Inv Area:             27.000001
  Total Buffer Area:             0.00
  Total Inverter Area:          27.00
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               331.560005
  Design Area:             331.560005


  Design Rules
  -----------------------------------
  Total Number of Nets:           161
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-09.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.08
  Logic Optimization:                  2.47
  Mapping Optimization:               14.43
  -----------------------------------------
  Overall Compile Time:               52.08
  Overall Compile Wall Clock Time:    54.94

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 0.09  Number of Violating Paths: 2

  --------------------------------------------------------------------


1
