WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2548953 heartbeat IPC: 3.923 cumulative IPC: 3.923 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2548954 cumulative IPC: 3.923 (Simulation time: 00 hr 00 min 34 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2548954 cumulative IPC: 3.923 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 12165690 heartbeat IPC: 1.04 cumulative IPC: 1.04 (Simulation time: 00 hr 02 min 12 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 9616737 cumulative IPC: 1.04 (Simulation time: 00 hr 02 min 12 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 9616737 cumulative IPC: 1.04 (Simulation time: 00 hr 02 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.04 instructions: 10000000 cycles: 9616737
CPU 0 Branch Prediction Accuracy: 98.38% MPKI: 1.363 Average ROB Occupancy at Mispredict: 201.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0387
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.29
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0395

LLC TOTAL        ACCESS:     141401 HIT:      32886 MISS:     108515
LLC LOAD         ACCESS:     117420 HIT:      16847 MISS:     100573
LLC RFO          ACCESS:      11756 HIT:       3821 MISS:       7935
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      12216 HIT:      12216 MISS:          0
LLC TRANSLATION  ACCESS:          9 HIT:          2 MISS:          7
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 354.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1978023 HIT:    1966563 MISS:      11460
cpu0_DTLB LOAD         ACCESS:    1978023 HIT:    1966563 MISS:      11460
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.307 cycles
cpu0_ITLB TOTAL        ACCESS:        964 HIT:        964 MISS:          0
cpu0_ITLB LOAD         ACCESS:        964 HIT:        964 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2343329 HIT:     941907 MISS:    1401422
cpu0_L1D LOAD         ACCESS:    2212822 HIT:     868012 MISS:    1344810
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     130498 HIT:      73895 MISS:      56603
cpu0_L1D TRANSLATION  ACCESS:          9 HIT:          0 MISS:          9
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.01 cycles
cpu0_L1I TOTAL        ACCESS:       1091 HIT:       1090 MISS:          1
cpu0_L1I LOAD         ACCESS:       1091 HIT:       1090 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 435 cycles
cpu0_L2C TOTAL        ACCESS:     153031 HIT:      23826 MISS:     129205
cpu0_L2C LOAD         ACCESS:     128457 HIT:      11037 MISS:     117420
cpu0_L2C RFO          ACCESS:      11967 HIT:        211 MISS:      11756
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      12598 HIT:      12578 MISS:         20
cpu0_L2C TRANSLATION  ACCESS:          9 HIT:          0 MISS:          9
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 318.7 cycles
cpu0_STLB TOTAL        ACCESS:       6527 HIT:       6518 MISS:          9
cpu0_STLB LOAD         ACCESS:       6527 HIT:       6518 MISS:          9
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 492.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      72402
  ROW_BUFFER_MISS:      35918
 AVG DBUS CONGESTED CYCLE: 3.903
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1960
  FULL:       6728
