Classic Timing Analyzer report for anemometre
Thu Sep 12 11:34:34 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.635 ns    ; d[3]      ; q[3]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.329 ns    ; q[6]~reg0 ; q[6]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.615 ns    ; d[1]      ; q[1]~reg0 ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.635 ns   ; d[3] ; q[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.912 ns   ; d[7] ; q[7]~reg0 ; clk      ;
; N/A   ; None         ; 3.795 ns   ; d[2] ; q[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.325 ns   ; d[4] ; q[4]~reg0 ; clk      ;
; N/A   ; None         ; 3.200 ns   ; d[6] ; q[6]~reg0 ; clk      ;
; N/A   ; None         ; 3.051 ns   ; d[5] ; q[5]~reg0 ; clk      ;
; N/A   ; None         ; -0.178 ns  ; d[0] ; q[0]~reg0 ; clk      ;
; N/A   ; None         ; -0.385 ns  ; d[1] ; q[1]~reg0 ; clk      ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 8.329 ns   ; q[6]~reg0 ; q[6] ; clk        ;
; N/A   ; None         ; 7.419 ns   ; q[1]~reg0 ; q[1] ; clk        ;
; N/A   ; None         ; 7.414 ns   ; q[2]~reg0 ; q[2] ; clk        ;
; N/A   ; None         ; 6.397 ns   ; q[3]~reg0 ; q[3] ; clk        ;
; N/A   ; None         ; 6.395 ns   ; q[5]~reg0 ; q[5] ; clk        ;
; N/A   ; None         ; 6.326 ns   ; q[0]~reg0 ; q[0] ; clk        ;
; N/A   ; None         ; 6.106 ns   ; q[4]~reg0 ; q[4] ; clk        ;
; N/A   ; None         ; 6.059 ns   ; q[7]~reg0 ; q[7] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; 0.615 ns  ; d[1] ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; 0.408 ns  ; d[0] ; q[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.821 ns ; d[5] ; q[5]~reg0 ; clk      ;
; N/A           ; None        ; -2.970 ns ; d[6] ; q[6]~reg0 ; clk      ;
; N/A           ; None        ; -3.095 ns ; d[4] ; q[4]~reg0 ; clk      ;
; N/A           ; None        ; -3.565 ns ; d[2] ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.682 ns ; d[7] ; q[7]~reg0 ; clk      ;
; N/A           ; None        ; -4.405 ns ; d[3] ; q[3]~reg0 ; clk      ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 12 11:34:34 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off anemometre -c anemometre --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "q[3]~reg0" (data pin = "d[3]", clock pin = "clk") is 4.635 ns
    Info: + Longest pin to register delay is 7.335 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC14; Fanout = 1; PIN Node = 'd[3]'
        Info: 2: + IC(6.139 ns) + CELL(0.366 ns) = 7.335 ns; Loc. = LCFF_X35_Y32_N25; Fanout = 1; REG Node = 'q[3]~reg0'
        Info: Total cell delay = 1.196 ns ( 16.31 % )
        Info: Total interconnect delay = 6.139 ns ( 83.69 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X35_Y32_N25; Fanout = 1; REG Node = 'q[3]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.66 % )
        Info: Total interconnect delay = 1.128 ns ( 42.34 % )
Info: tco from clock "clk" to destination pin "q[6]" through register "q[6]~reg0" is 8.329 ns
    Info: + Longest clock path from clock "clk" to source register is 2.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X63_Y28_N9; Fanout = 1; REG Node = 'q[6]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.77 % )
        Info: Total interconnect delay = 1.123 ns ( 42.23 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y28_N9; Fanout = 1; REG Node = 'q[6]~reg0'
        Info: 2: + IC(2.612 ns) + CELL(2.808 ns) = 5.420 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'q[6]'
        Info: Total cell delay = 2.808 ns ( 51.81 % )
        Info: Total interconnect delay = 2.612 ns ( 48.19 % )
Info: th for register "q[1]~reg0" (data pin = "d[1]", clock pin = "clk") is 0.615 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X38_Y32_N17; Fanout = 1; REG Node = 'q[1]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.322 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'd[1]'
        Info: 2: + IC(1.110 ns) + CELL(0.149 ns) = 2.238 ns; Loc. = LCCOMB_X38_Y32_N16; Fanout = 1; COMB Node = 'q[1]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.322 ns; Loc. = LCFF_X38_Y32_N17; Fanout = 1; REG Node = 'q[1]~reg0'
        Info: Total cell delay = 1.212 ns ( 52.20 % )
        Info: Total interconnect delay = 1.110 ns ( 47.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Thu Sep 12 11:34:34 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


