###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:48:15 2016
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix eth_core_preCTSHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.214
  Slack Time                   -0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.039 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.115 |   0.115 |    0.153 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2294                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2295                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.214 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.214 |    0.253 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.039 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.039 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.115 |   0.115 |    0.153 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2309                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2310                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.214 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.215 |    0.253 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][3] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.115 |   0.115 |    0.153 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2527                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2528                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.214 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.215 |    0.253 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.114 |   0.114 |    0.152 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2332                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2333                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.214 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.154 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2487                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2488                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.214 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.215 |    0.253 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.115 |   0.115 |    0.152 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2490                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2491                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   0.215 |    0.253 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.114 |   0.114 |    0.152 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2449                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.162 |    0.200 | 
     | \tx_core/axi_master /U2450                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   0.215 |    0.253 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.062 | 0.114 |   0.114 |    0.152 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2499                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.163 |    0.201 | 
     | \tx_core/axi_master /U2500                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.115 |   0.115 |    0.152 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2510                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2511                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.154 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2390                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2391                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.115 |   0.115 |    0.153 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2484                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.049 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2485                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][5] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.154 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2522                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.202 | 
     | \tx_core/axi_master /U2523                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.038 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.038 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.153 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2415                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2416                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.154 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2283                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2284                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.215 |    0.253 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.153 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2443                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2444                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.215 |    0.253 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.153 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2524                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2525                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.215 |    0.253 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.215 |    0.253 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.215
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.115 |   0.115 |    0.152 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2337                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2338                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.215 |    0.253 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.153 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2297                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2298                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.153 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2323                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2324                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.216 |    0.253 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.153 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2536                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.163 |    0.200 | 
     | \tx_core/axi_master /U2537                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   0.216 |    0.253 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][28] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.154 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2458                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2459                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.216 |    0.253 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.154 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2473                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2474                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.215 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.153 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2291                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.049 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2292                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.153 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2303                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2304                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.117 |   0.117 |    0.154 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2381                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2382                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.216 |    0.253 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.152 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2533                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.049 |   0.164 |    0.201 | 
     | \tx_core/axi_master /U2534                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.216 |    0.253 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.115 |   0.115 |    0.152 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2260                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.163 |    0.200 | 
     | \tx_core/axi_master /U2261                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   0.216 |    0.253 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.153 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2329                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2330                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][21] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.152 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2476                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2477                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.216 |    0.253 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.037 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.037 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.153 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2280                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2281                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.152 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2513                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2514                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.216 |    0.253 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.153 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2496                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2497                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.216 |    0.253 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.216
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.117 |   0.117 |    0.153 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2289                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2290                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.216 |    0.253 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][26] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.152 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2274                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.200 | 
     | \tx_core/axi_master /U2275                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   0.217 |    0.253 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.152 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2519                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2520                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.216 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.217 |    0.253 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.153 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2306                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2307                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   0.217 |    0.253 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   0.217 |    0.253 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][30] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.152 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2357                         | A ^ -> Y v   | NAND2X1  | 0.040 | 0.048 |   0.164 |    0.200 | 
     | \tx_core/axi_master /U2358                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   0.217 |    0.253 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   0.217 |    0.253 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.152 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2504                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2505                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.115 |   0.115 |    0.151 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2387                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.050 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2388                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.152 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2343                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.050 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2344                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][25] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.063 | 0.115 |   0.115 |    0.150 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2277                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.164 |    0.199 | 
     | \tx_core/axi_master /U2278                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.053 |   0.217 |    0.253 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   0.217 |    0.253 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.152 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2398                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.166 |    0.201 | 
     | \tx_core/axi_master /U2399                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.152 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2420                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.166 |    0.201 | 
     | \tx_core/axi_master /U2421                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.064 | 0.116 |   0.116 |    0.151 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2460                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2461                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.217 |    0.253 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.217 |    0.253 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.036 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.036 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.152 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2412                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.165 |    0.200 | 
     | \tx_core/axi_master /U2413                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   0.217 |    0.253 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.035 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.118 |   0.118 |    0.153 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2326                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.166 |    0.202 | 
     | \tx_core/axi_master /U2327                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.035 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.117 |   0.117 |    0.152 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2426                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.049 |   0.165 |    0.201 | 
     | \tx_core/axi_master /U2427                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   0.217 |    0.253 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.035 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.217
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.152 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2375                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   0.166 |    0.201 | 
     | \tx_core/axi_master /U2376                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.217 |    0.252 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.217 |    0.253 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.035 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][12] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.218
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.116 |   0.116 |    0.151 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2409                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   0.165 |    0.200 | 
     | \tx_core/axi_master /U2410                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   0.217 |    0.253 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   0.218 |    0.253 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.035 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 0.253
  Arrival Time                  0.218
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.035 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.117 |   0.117 |    0.152 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2320                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   0.166 |    0.201 | 
     | \tx_core/axi_master /U2321                         | C v -> Y ^   | OAI21X1  | 0.051 | 0.051 |   0.218 |    0.252 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.051 | 0.000 |   0.218 |    0.253 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.035 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |   -0.035 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

